// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See VVortex.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "VVortex_Vortex.h"
#include "VVortex__Syms.h"

VL_ATTR_COLD void VVortex_Vortex___settle__TOP__Vortex__1(VVortex_Vortex* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VVortex__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+      VVortex_Vortex___settle__TOP__Vortex__1\n"); );
    // Init
    VlWide<20>/*639:0*/ __Vtemp_h860a77da__0;
    VlWide<5>/*159:0*/ __Vtemp_h90ac3aae__0;
    VlWide<4>/*127:0*/ __Vtemp_ha29da162__0;
    VlWide<17>/*543:0*/ __Vtemp_h63aa8734__0;
    VlWide<3>/*95:0*/ __Vtemp_hba2a0eb3__0;
    CData/*31:0*/ __Vtemp_ha82ea81c__0;
    CData/*31:0*/ __Vtemp_h03d45af4__0;
    CData/*31:0*/ __Vtemp_hea97ffa7__0;
    CData/*31:0*/ __Vtemp_hed21210b__0;
    VlWide<3>/*95:0*/ __Vtemp_h62a7d827__0;
    // Body
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_data[1U] 
        = (IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__genblk6__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                    [(0x3ffU & (IData)(
                                                       (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_req_addr 
                                                        >> 0x14U)))])) 
                    << 0x20U) | (QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__genblk6__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                                [(0x3ffU 
                                                  & (IData)(
                                                            (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_req_addr 
                                                             >> 0xaU)))]))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_data[2U] 
        = (IData)(((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__genblk6__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                     [(0x3ffU & (IData)(
                                                        (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_req_addr 
                                                         >> 0x14U)))])) 
                     << 0x20U) | (QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__genblk6__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__ram
                                                 [(0x3ffU 
                                                   & (IData)(
                                                             (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_req_addr 
                                                              >> 0xaU)))]))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_data[3U] 
        = vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__genblk6__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__ram
        [(0x3ffU & (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_req_addr 
                            >> 0x1eU)))];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_valid 
        = ((0xeU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_valid)) 
           | (1U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_req_valid) 
                    & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_req_rw)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_valid 
        = ((0xdU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_valid)) 
           | (2U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_req_valid) 
                    & ((~ ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_req_rw) 
                           >> 1U)) << 1U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_valid 
        = ((0xbU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_valid)) 
           | (4U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_req_valid) 
                    & ((~ ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_req_rw) 
                           >> 2U)) << 2U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_valid 
        = ((7U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_valid)) 
           | ((IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_req_valid) 
                        >> 3U) & (~ ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_req_rw) 
                                     >> 3U)))) << 3U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT____Vcellinp__genblk6__BRA__0__KET____DOT__bank_buf__data_in 
        = ((0x18U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT____Vcellout__req_xbar__sel_out) 
                     << 3U)) | (7U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_req_tag)));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT____Vcellinp__genblk6__BRA__1__KET____DOT__bank_buf__data_in 
        = ((0x18U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT____Vcellout__req_xbar__sel_out) 
                     << 1U)) | (7U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_req_tag) 
                                      >> 3U)));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT____Vcellinp__genblk6__BRA__2__KET____DOT__bank_buf__data_in 
        = ((0x18U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT____Vcellout__req_xbar__sel_out) 
                     >> 1U)) | (7U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_req_tag) 
                                      >> 6U)));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT____Vcellinp__genblk6__BRA__3__KET____DOT__bank_buf__data_in 
        = ((0x18U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT____Vcellout__req_xbar__sel_out) 
                     >> 3U)) | (7U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_req_tag) 
                                      >> 9U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_write_hit_st1 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_creq_wr_st1) 
           & (0U != (3U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                           >> 3U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mreq_push 
        = ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_creq_rd_st1) 
             & (~ (IData)((0U != (3U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                        >> 3U)))))) 
            & (~ vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U])) 
           | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_creq_wr_st1));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_read_hit_st1 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_creq_rd_st1) 
           & (0U != (3U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                           >> 3U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x1aU)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x1aU)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x1aU)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x1aU)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                        >> 0x1aU)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x1aU)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                         >> 0x1aU)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x1aU)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                                        >> 0x1aU)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x1aU)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                                         >> 0x1aU)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x1aU)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                                        >> 0x1aU)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x1aU)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                                         >> 0x1aU)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x1aU)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                                        >> 0x1aU)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x1aU)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                                         >> 0x1aU)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x1aU)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                                        >> 0x1aU)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x1aU)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                                         >> 0x1aU)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x1aU)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                                        >> 0x1aU)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x1aU)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                                         >> 0x1aU)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x1aU)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                                        >> 0x1aU)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x1aU)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                                         >> 0x1aU)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x1aU)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                                        >> 0x1aU)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x1aU)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                                         >> 0x1aU)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x1aU)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                                        >> 0x1aU)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x1aU)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                                         >> 0x1aU)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x1aU)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                                        >> 0x1aU)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x1aU)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                                         >> 0x1aU)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x1aU)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                                        >> 0x1aU)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x1aU)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                                         >> 0x1aU)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x1aU)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                                        >> 0x1aU)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x1aU)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                                         >> 0x1aU)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x1aU)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                                        >> 0x1aU)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x1aU)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                                         >> 0x1aU)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x1aU)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                                        >> 0x1aU)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x1aU)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                                         >> 0x1aU)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x1aU)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                                        >> 0x1aU)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 6U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x1aU)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 6U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x1aU)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                                         >> 0x1aU)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x1aU)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 6U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x1aU)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xfffffff0U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xfU & (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                        ? 0xfU : (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r)) 
                      & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xffffff0fU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xf0U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                          ? 0xfU : (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r)) 
                        & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                            >> 1U))))) 
                       << 4U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xfffff0ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xf00U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                           ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                             >> 4U))) 
                         & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                        << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xffff0fffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xf000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                            ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                              >> 4U))) 
                          & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                              >> 1U))))) 
                         << 0xcU)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xfff0ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xf0000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                             ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                               >> 8U))) 
                           & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                          << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xff0fffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xf00000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                              ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                >> 8U))) 
                            & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                >> 1U))))) 
                           << 0x14U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xf0ffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xf000000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                               ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                 >> 0xcU))) 
                             & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                            << 0x18U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xfffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                 ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                   >> 0xcU))) & (- (IData)(
                                                           (1U 
                                                            & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                               >> 1U))))) 
              << 0x1cU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xfffffff0U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xfU & (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                        ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                          >> 0x10U))) 
                      & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xffffff0fU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xf0U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                          ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                            >> 0x10U))) 
                        & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                            >> 1U))))) 
                       << 4U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xfffff0ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xf00U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                           ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                             >> 0x14U))) 
                         & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                        << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xffff0fffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xf000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                            ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                              >> 0x14U))) 
                          & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                              >> 1U))))) 
                         << 0xcU)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xfff0ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xf0000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                             ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                               >> 0x18U))) 
                           & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                          << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xff0fffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xf00000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                              ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                >> 0x18U))) 
                            & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                >> 1U))))) 
                           << 0x14U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xf0ffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xf000000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                               ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                 >> 0x1cU))) 
                             & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                            << 0x18U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xfffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                 ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                   >> 0x1cU))) & (- (IData)(
                                                            (1U 
                                                             & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                                >> 1U))))) 
              << 0x1cU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xfffffff0U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xfU & (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                        ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                          >> 0x20U))) 
                      & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xffffff0fU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xf0U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                          ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                            >> 0x20U))) 
                        & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                            >> 1U))))) 
                       << 4U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xfffff0ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xf00U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                           ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                             >> 0x24U))) 
                         & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                        << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xffff0fffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xf000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                            ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                              >> 0x24U))) 
                          & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                              >> 1U))))) 
                         << 0xcU)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xfff0ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xf0000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                             ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                               >> 0x28U))) 
                           & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                          << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xff0fffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xf00000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                              ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                >> 0x28U))) 
                            & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                >> 1U))))) 
                           << 0x14U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xf0ffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xf000000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                               ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                 >> 0x2cU))) 
                             & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                            << 0x18U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xfffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                 ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                   >> 0x2cU))) & (- (IData)(
                                                            (1U 
                                                             & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                                >> 1U))))) 
              << 0x1cU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xfffffff0U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xfU & (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                        ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                          >> 0x30U))) 
                      & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xffffff0fU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xf0U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                          ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                            >> 0x30U))) 
                        & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                            >> 1U))))) 
                       << 4U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xfffff0ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xf00U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                           ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                             >> 0x34U))) 
                         & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                        << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xffff0fffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xf000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                            ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                              >> 0x34U))) 
                          & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                              >> 1U))))) 
                         << 0xcU)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xfff0ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xf0000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                             ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                               >> 0x38U))) 
                           & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                          << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xff0fffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xf00000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                              ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                >> 0x38U))) 
                            & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                >> 1U))))) 
                           << 0x14U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xf0ffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xf000000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                               ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                 >> 0x3cU))) 
                             & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                            << 0x18U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xfffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                 ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                   >> 0x3cU))) & (- (IData)(
                                                            (1U 
                                                             & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                                >> 1U))))) 
              << 0x1cU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_write_hit_st1 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_creq_wr_st1) 
           & (0U != (3U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                           >> 3U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xfffffff0U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xfU & (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                        ? 0xfU : (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r)) 
                      & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xffffff0fU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xf0U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                          ? 0xfU : (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r)) 
                        & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                            >> 1U))))) 
                       << 4U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xfffff0ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xf00U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                           ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                             >> 4U))) 
                         & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                        << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xffff0fffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xf000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                            ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                              >> 4U))) 
                          & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                              >> 1U))))) 
                         << 0xcU)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xfff0ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xf0000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                             ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                               >> 8U))) 
                           & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                          << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xff0fffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xf00000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                              ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                >> 8U))) 
                            & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                >> 1U))))) 
                           << 0x14U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xf0ffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xf000000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                               ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                 >> 0xcU))) 
                             & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                            << 0x18U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xfffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                 ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                   >> 0xcU))) & (- (IData)(
                                                           (1U 
                                                            & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                               >> 1U))))) 
              << 0x1cU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xfffffff0U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xfU & (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                        ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                          >> 0x10U))) 
                      & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xffffff0fU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xf0U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                          ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                            >> 0x10U))) 
                        & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                            >> 1U))))) 
                       << 4U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xfffff0ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xf00U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                           ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                             >> 0x14U))) 
                         & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                        << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xffff0fffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xf000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                            ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                              >> 0x14U))) 
                          & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                              >> 1U))))) 
                         << 0xcU)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xfff0ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xf0000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                             ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                               >> 0x18U))) 
                           & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                          << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xff0fffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xf00000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                              ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                >> 0x18U))) 
                            & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                >> 1U))))) 
                           << 0x14U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xf0ffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xf000000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                               ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                 >> 0x1cU))) 
                             & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                            << 0x18U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xfffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                 ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                   >> 0x1cU))) & (- (IData)(
                                                            (1U 
                                                             & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                                >> 1U))))) 
              << 0x1cU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xfffffff0U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xfU & (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                        ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                          >> 0x20U))) 
                      & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xffffff0fU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xf0U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                          ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                            >> 0x20U))) 
                        & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                            >> 1U))))) 
                       << 4U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xfffff0ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xf00U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                           ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                             >> 0x24U))) 
                         & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                        << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xffff0fffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xf000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                            ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                              >> 0x24U))) 
                          & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                              >> 1U))))) 
                         << 0xcU)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xfff0ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xf0000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                             ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                               >> 0x28U))) 
                           & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                          << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xff0fffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xf00000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                              ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                >> 0x28U))) 
                            & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                >> 1U))))) 
                           << 0x14U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xf0ffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xf000000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                               ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                 >> 0x2cU))) 
                             & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                            << 0x18U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xfffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                 ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                   >> 0x2cU))) & (- (IData)(
                                                            (1U 
                                                             & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                                >> 1U))))) 
              << 0x1cU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xfffffff0U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xfU & (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                        ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                          >> 0x30U))) 
                      & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xffffff0fU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xf0U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                          ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                            >> 0x30U))) 
                        & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                            >> 1U))))) 
                       << 4U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xfffff0ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xf00U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                           ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                             >> 0x34U))) 
                         & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                        << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xffff0fffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xf000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                            ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                              >> 0x34U))) 
                          & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                              >> 1U))))) 
                         << 0xcU)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xfff0ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xf0000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                             ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                               >> 0x38U))) 
                           & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                          << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xff0fffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xf00000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                              ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                >> 0x38U))) 
                            & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                >> 1U))))) 
                           << 0x14U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xf0ffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xf000000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                               ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                 >> 0x3cU))) 
                             & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                            << 0x18U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xfffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_fill_st1)
                 ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                   >> 0x3cU))) & (- (IData)(
                                                            (1U 
                                                             & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                                >> 1U))))) 
              << 0x1cU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mreq_push 
        = ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_creq_rd_st1) 
             & (~ (IData)((0U != (3U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                        >> 3U)))))) 
            & (~ vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U])) 
           | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_creq_wr_st1));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_read_hit_st1 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_creq_rd_st1) 
           & (0U != (3U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                           >> 3U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_write_hit_st1 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_creq_wr_st1) 
           & (0U != (3U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                           >> 3U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xfffffff0U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xfU & (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                        ? 0xfU : (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r)) 
                      & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xffffff0fU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xf0U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                          ? 0xfU : (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r)) 
                        & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                            >> 1U))))) 
                       << 4U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xfffff0ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xf00U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                           ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                             >> 4U))) 
                         & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                        << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xffff0fffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xf000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                            ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                              >> 4U))) 
                          & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                              >> 1U))))) 
                         << 0xcU)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xfff0ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xf0000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                             ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                               >> 8U))) 
                           & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                          << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xff0fffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xf00000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                              ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                >> 8U))) 
                            & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                >> 1U))))) 
                           << 0x14U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xf0ffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xf000000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                               ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                 >> 0xcU))) 
                             & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                            << 0x18U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xfffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                 ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                   >> 0xcU))) & (- (IData)(
                                                           (1U 
                                                            & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                               >> 1U))))) 
              << 0x1cU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xfffffff0U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xfU & (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                        ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                          >> 0x10U))) 
                      & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xffffff0fU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xf0U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                          ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                            >> 0x10U))) 
                        & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                            >> 1U))))) 
                       << 4U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xfffff0ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xf00U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                           ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                             >> 0x14U))) 
                         & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                        << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xffff0fffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xf000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                            ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                              >> 0x14U))) 
                          & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                              >> 1U))))) 
                         << 0xcU)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xfff0ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xf0000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                             ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                               >> 0x18U))) 
                           & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                          << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xff0fffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xf00000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                              ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                >> 0x18U))) 
                            & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                >> 1U))))) 
                           << 0x14U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xf0ffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xf000000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                               ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                 >> 0x1cU))) 
                             & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                            << 0x18U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xfffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                 ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                   >> 0x1cU))) & (- (IData)(
                                                            (1U 
                                                             & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                                >> 1U))))) 
              << 0x1cU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xfffffff0U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xfU & (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                        ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                          >> 0x20U))) 
                      & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xffffff0fU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xf0U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                          ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                            >> 0x20U))) 
                        & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                            >> 1U))))) 
                       << 4U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xfffff0ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xf00U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                           ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                             >> 0x24U))) 
                         & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                        << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xffff0fffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xf000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                            ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                              >> 0x24U))) 
                          & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                              >> 1U))))) 
                         << 0xcU)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xfff0ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xf0000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                             ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                               >> 0x28U))) 
                           & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                          << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xff0fffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xf00000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                              ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                >> 0x28U))) 
                            & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                >> 1U))))) 
                           << 0x14U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xf0ffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xf000000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                               ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                 >> 0x2cU))) 
                             & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                            << 0x18U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xfffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                 ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                   >> 0x2cU))) & (- (IData)(
                                                            (1U 
                                                             & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                                >> 1U))))) 
              << 0x1cU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xfffffff0U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xfU & (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                        ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                          >> 0x30U))) 
                      & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xffffff0fU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xf0U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                          ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                            >> 0x30U))) 
                        & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                            >> 1U))))) 
                       << 4U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xfffff0ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xf00U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                           ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                             >> 0x34U))) 
                         & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                        << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xffff0fffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xf000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                            ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                              >> 0x34U))) 
                          & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                              >> 1U))))) 
                         << 0xcU)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xfff0ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xf0000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                             ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                               >> 0x38U))) 
                           & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                          << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xff0fffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xf00000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                              ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                >> 0x38U))) 
                            & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                >> 1U))))) 
                           << 0x14U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xf0ffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xf000000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                               ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                 >> 0x3cU))) 
                             & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                            << 0x18U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xfffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_fill_st1)
                 ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                   >> 0x3cU))) & (- (IData)(
                                                            (1U 
                                                             & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                                >> 1U))))) 
              << 0x1cU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__mreq_push 
        = ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_creq_rd_st1) 
             & (~ (IData)((0U != (3U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                        >> 3U)))))) 
            & (~ vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U])) 
           | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_creq_wr_st1));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_read_hit_st1 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_creq_rd_st1) 
           & (0U != (3U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                           >> 3U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_write_hit_st1 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_creq_wr_st1) 
           & (0U != (3U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                           >> 3U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xfffffff0U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xfU & (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                        ? 0xfU : (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r)) 
                      & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xffffff0fU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xf0U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                          ? 0xfU : (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r)) 
                        & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                            >> 1U))))) 
                       << 4U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xfffff0ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xf00U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                           ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                             >> 4U))) 
                         & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                        << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xffff0fffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xf000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                            ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                              >> 4U))) 
                          & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                              >> 1U))))) 
                         << 0xcU)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xfff0ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xf0000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                             ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                               >> 8U))) 
                           & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                          << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xff0fffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xf00000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                              ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                >> 8U))) 
                            & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                >> 1U))))) 
                           << 0x14U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xf0ffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xf000000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                               ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                 >> 0xcU))) 
                             & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                            << 0x18U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xfffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                 ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                   >> 0xcU))) & (- (IData)(
                                                           (1U 
                                                            & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                               >> 1U))))) 
              << 0x1cU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xfffffff0U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xfU & (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                        ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                          >> 0x10U))) 
                      & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xffffff0fU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xf0U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                          ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                            >> 0x10U))) 
                        & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                            >> 1U))))) 
                       << 4U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xfffff0ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xf00U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                           ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                             >> 0x14U))) 
                         & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                        << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xffff0fffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xf000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                            ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                              >> 0x14U))) 
                          & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                              >> 1U))))) 
                         << 0xcU)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xfff0ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xf0000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                             ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                               >> 0x18U))) 
                           & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                          << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xff0fffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xf00000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                              ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                >> 0x18U))) 
                            & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                >> 1U))))) 
                           << 0x14U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xf0ffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xf000000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                               ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                 >> 0x1cU))) 
                             & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                            << 0x18U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xfffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                 ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                   >> 0x1cU))) & (- (IData)(
                                                            (1U 
                                                             & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                                >> 1U))))) 
              << 0x1cU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xfffffff0U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xfU & (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                        ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                          >> 0x20U))) 
                      & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xffffff0fU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xf0U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                          ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                            >> 0x20U))) 
                        & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                            >> 1U))))) 
                       << 4U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xfffff0ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xf00U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                           ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                             >> 0x24U))) 
                         & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                        << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xffff0fffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xf000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                            ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                              >> 0x24U))) 
                          & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                              >> 1U))))) 
                         << 0xcU)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xfff0ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xf0000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                             ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                               >> 0x28U))) 
                           & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                          << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xff0fffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xf00000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                              ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                >> 0x28U))) 
                            & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                >> 1U))))) 
                           << 0x14U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xf0ffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xf000000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                               ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                 >> 0x2cU))) 
                             & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                            << 0x18U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xfffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                 ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                   >> 0x2cU))) & (- (IData)(
                                                            (1U 
                                                             & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                                >> 1U))))) 
              << 0x1cU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xfffffff0U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xfU & (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                        ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                          >> 0x30U))) 
                      & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xffffff0fU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xf0U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                          ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                            >> 0x30U))) 
                        & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                            >> 1U))))) 
                       << 4U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xfffff0ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xf00U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                           ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                             >> 0x34U))) 
                         & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                        << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xffff0fffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xf000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                            ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                              >> 0x34U))) 
                          & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                              >> 1U))))) 
                         << 0xcU)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xfff0ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xf0000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                             ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                               >> 0x38U))) 
                           & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                          << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xff0fffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xf00000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                              ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                >> 0x38U))) 
                            & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                >> 1U))))) 
                           << 0x14U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xf0ffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xf000000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                               ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                 >> 0x3cU))) 
                             & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                            << 0x18U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xfffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_fill_st1)
                 ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                   >> 0x3cU))) & (- (IData)(
                                                            (1U 
                                                             & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                                >> 1U))))) 
              << 0x1cU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__mreq_push 
        = ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_creq_rd_st1) 
             & (~ (IData)((0U != (3U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                        >> 3U)))))) 
            & (~ vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U])) 
           | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_creq_wr_st1));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_read_hit_st1 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__do_creq_rd_st1) 
           & (0U != (3U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                           >> 3U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_write_hit_st1 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_creq_wr_st1) 
           & (0U != (3U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                           >> 3U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[2U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[3U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[4U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[5U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[6U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[7U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[8U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[9U] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xaU] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xbU] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xcU] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xdU] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xeU] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
        = (IData)(((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                    ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                                        >> 0x19U)))))
                    : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                          << 7U) | 
                                         (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                          >> 0x19U)))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                      << 7U) 
                                                     | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                        >> 0x19U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
        = (IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                     ? (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0xfU] 
                                                         >> 0x19U)))))
                     : (((QData)((IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                           << 7U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                           >> 0x19U)))) 
                         << 0x20U) | (QData)((IData)(
                                                     ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[1U] 
                                                       << 7U) 
                                                      | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                                         >> 0x19U)))))) 
                   >> 0x20U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xfffffff0U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xfU & (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                        ? 0xfU : (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r)) 
                      & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xffffff0fU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xf0U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                          ? 0xfU : (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r)) 
                        & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                            >> 1U))))) 
                       << 4U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xfffff0ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xf00U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                           ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                             >> 4U))) 
                         & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                        << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xffff0fffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xf000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                            ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                              >> 4U))) 
                          & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                              >> 1U))))) 
                         << 0xcU)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xfff0ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xf0000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                             ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                               >> 8U))) 
                           & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                          << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xff0fffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xf00000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                              ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                >> 8U))) 
                            & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                >> 1U))))) 
                           << 0x14U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xf0ffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | (0xf000000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                               ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                 >> 0xcU))) 
                             & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                            << 0x18U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
        = ((0xfffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U]) 
           | ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                 ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                   >> 0xcU))) & (- (IData)(
                                                           (1U 
                                                            & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                               >> 1U))))) 
              << 0x1cU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xfffffff0U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xfU & (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                        ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                          >> 0x10U))) 
                      & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xffffff0fU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xf0U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                          ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                            >> 0x10U))) 
                        & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                            >> 1U))))) 
                       << 4U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xfffff0ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xf00U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                           ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                             >> 0x14U))) 
                         & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                        << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xffff0fffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xf000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                            ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                              >> 0x14U))) 
                          & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                              >> 1U))))) 
                         << 0xcU)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xfff0ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xf0000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                             ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                               >> 0x18U))) 
                           & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                          << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xff0fffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xf00000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                              ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                >> 0x18U))) 
                            & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                >> 1U))))) 
                           << 0x14U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xf0ffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | (0xf000000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                               ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                 >> 0x1cU))) 
                             & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                            << 0x18U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
        = ((0xfffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U]) 
           | ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                 ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                   >> 0x1cU))) & (- (IData)(
                                                            (1U 
                                                             & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                                >> 1U))))) 
              << 0x1cU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xfffffff0U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xfU & (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                        ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                          >> 0x20U))) 
                      & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xffffff0fU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xf0U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                          ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                            >> 0x20U))) 
                        & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                            >> 1U))))) 
                       << 4U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xfffff0ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xf00U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                           ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                             >> 0x24U))) 
                         & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                        << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xffff0fffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xf000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                            ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                              >> 0x24U))) 
                          & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                              >> 1U))))) 
                         << 0xcU)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xfff0ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xf0000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                             ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                               >> 0x28U))) 
                           & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                          << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xff0fffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xf00000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                              ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                >> 0x28U))) 
                            & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                >> 1U))))) 
                           << 0x14U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xf0ffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | (0xf000000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                               ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                 >> 0x2cU))) 
                             & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                            << 0x18U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
        = ((0xfffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U]) 
           | ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                 ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                   >> 0x2cU))) & (- (IData)(
                                                            (1U 
                                                             & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                                >> 1U))))) 
              << 0x1cU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xfffffff0U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xfU & (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                        ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                          >> 0x30U))) 
                      & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xffffff0fU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xf0U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                          ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                            >> 0x30U))) 
                        & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                            >> 1U))))) 
                       << 4U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xfffff0ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xf00U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                           ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                             >> 0x34U))) 
                         & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                        << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xffff0fffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xf000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                            ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                              >> 0x34U))) 
                          & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                              >> 1U))))) 
                         << 0xcU)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xfff0ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xf0000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                             ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                               >> 0x38U))) 
                           & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                          << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xff0fffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xf00000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                              ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                >> 0x38U))) 
                            & (- (IData)((1U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                >> 1U))))) 
                           << 0x14U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xf0ffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | (0xf000000U & ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                               ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                                 >> 0x3cU))) 
                             & (- (IData)((1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel))))) 
                            << 0x18U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
        = ((0xfffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U]) 
           | ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_fill_st1)
                 ? 0xfU : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_r 
                                   >> 0x3cU))) & (- (IData)(
                                                            (1U 
                                                             & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellinp__cache_data__way_sel) 
                                                                >> 1U))))) 
              << 0x1cU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__mreq_push 
        = ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_creq_rd_st1) 
             & (~ (IData)((0U != (3U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                                        >> 3U)))))) 
            & (~ vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U])) 
           | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_creq_wr_st1));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_read_hit_st1 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__do_creq_rd_st1) 
           & (0U != (3U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0U] 
                           >> 3U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__pop 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__valid_out_r) 
           & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__core_req_ready));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__genblk9__BRA__0__KET____DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__push 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__mem_req_valid_s) 
           & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__genblk9__BRA__0__KET____DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__ready_in_r));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__genblk9__BRA__1__KET____DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__push 
        = (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__mem_req_valid_s) 
            >> 1U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__genblk9__BRA__1__KET____DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__ready_in_r));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__genblk9__BRA__2__KET____DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__push 
        = (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__mem_req_valid_s) 
            >> 2U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__genblk9__BRA__2__KET____DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__ready_in_r));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__genblk9__BRA__3__KET____DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__push 
        = (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__mem_req_valid_s) 
            >> 3U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__genblk9__BRA__3__KET____DOT__mem_req_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__ready_in_r));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode_if.__PVT__ibuf_pop 
        = ((7U & (IData)(vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode_if.__PVT__ibuf_pop)) 
           | (8U & (((~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
                     & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stg_buf__DOT__genblk1__DOT__stall))) 
                    << 3U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__pop 
        = (1U & ((~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
                 & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stg_buf__DOT__genblk1__DOT__stall))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__pop 
        = (1U & ((~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
                 & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stg_buf__DOT__genblk1__DOT__stall))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__pop 
        = (1U & ((~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
                 & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stg_buf__DOT__genblk1__DOT__stall))));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode_if.__PVT__ibuf_pop 
        = ((8U & (IData)(vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__decode_if.__PVT__ibuf_pop)) 
           | ((4U & (((~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
                      & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stg_buf__DOT__genblk1__DOT__stall))) 
                     << 2U)) | ((2U & (((~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
                                        & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stg_buf__DOT__genblk1__DOT__stall))) 
                                       << 1U)) | (1U 
                                                  & ((~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
                                                     & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stg_buf__DOT__genblk1__DOT__stall)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__pop 
        = (1U & ((~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
                 & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stg_buf__DOT__genblk1__DOT__stall))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_ready_in 
        = ((- (IData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__ready_in_r))) 
           & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_onehot_r));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__rsp_arb__ready_in 
        = ((- (IData)((1U & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__stall))))) 
           & ((2U & ((~ (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in)) 
                     << 1U)) | (1U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellinp__rsp_arb__valid_in))));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellout__genblk1__BRA__0__KET____DOT__commit_arb__ready_in 
        = vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_onehot_r;
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellout__genblk1__BRA__1__KET____DOT__commit_arb__ready_in 
        = vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_onehot_r;
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellout__genblk1__BRA__2__KET____DOT__commit_arb__ready_in 
        = vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_onehot_r;
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellout__genblk1__BRA__3__KET____DOT__commit_arb__ready_in 
        = vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_onehot_r;
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n 
        = ((0x7ffeU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n)) 
           | (IData)((0U != (6U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n 
        = ((0x7ffdU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n)) 
           | ((IData)((0U != (0x18U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n)))) 
              << 1U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n 
        = ((0x7ffbU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n)) 
           | ((IData)((0U != (0x60U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n)))) 
              << 2U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n 
        = ((0x7ff7U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n)) 
           | ((IData)((0U != (0x180U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n)))) 
              << 3U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n 
        = ((0x7fefU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n)) 
           | ((IData)((0U != (0x600U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n)))) 
              << 4U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n 
        = ((0x7fdfU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n)) 
           | ((IData)((0U != (0x1800U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n)))) 
              << 5U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n 
        = ((0x7fbfU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n)) 
           | ((IData)((0U != (0x6000U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n)))) 
              << 6U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n 
        = ((0x1ffffffffff8ULL & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n) 
           | (IData)((IData)((7U & ((2U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n))
                                     ? (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n 
                                                >> 3U))
                                     : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n 
                                                >> 6U)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n 
        = ((0x1fffffffffc7ULL & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n) 
           | ((QData)((IData)((7U & ((8U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n))
                                      ? (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n 
                                                 >> 9U))
                                      : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n 
                                                 >> 0xcU)))))) 
              << 3U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n 
        = ((0x1ffffffffe3fULL & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n) 
           | ((QData)((IData)((7U & ((0x20U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n))
                                      ? (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n 
                                                 >> 0xfU))
                                      : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n 
                                                 >> 0x12U)))))) 
              << 6U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n 
        = ((0x1ffffffff1ffULL & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n) 
           | ((QData)((IData)((7U & ((0x80U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n))
                                      ? (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n 
                                                 >> 0x15U))
                                      : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n 
                                                 >> 0x18U)))))) 
              << 9U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n 
        = ((0x1fffffff8fffULL & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n) 
           | ((QData)((IData)((7U & ((0x200U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n))
                                      ? (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n 
                                                 >> 0x1bU))
                                      : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n 
                                                 >> 0x1eU)))))) 
              << 0xcU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n 
        = ((0x1ffffffc7fffULL & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n) 
           | ((QData)((IData)((7U & ((0x800U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n))
                                      ? (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n 
                                                 >> 0x21U))
                                      : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n 
                                                 >> 0x24U)))))) 
              << 0xfU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n 
        = ((0x1fffffe3ffffULL & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n) 
           | ((QData)((IData)((7U & ((0x2000U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n))
                                      ? (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n 
                                                 >> 0x27U))
                                      : (IData)((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n 
                                                 >> 0x2aU)))))) 
              << 0x12U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in 
        = (((QData)((IData)((1U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__s_n)))) 
            << 0x27U) | (((QData)((IData)((0xfU & (
                                                   (0x11fU 
                                                    >= 
                                                    (0x1ffU 
                                                     & ((IData)(0x20U) 
                                                        + 
                                                        ((IData)(0x24U) 
                                                         * 
                                                         (7U 
                                                          & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n))))))
                                                    ? 
                                                   (((0U 
                                                      == 
                                                      (0x1fU 
                                                       & ((IData)(0x20U) 
                                                          + 
                                                          ((IData)(0x24U) 
                                                           * 
                                                           (7U 
                                                            & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n))))))
                                                      ? 0U
                                                      : 
                                                     (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__schedule_data[
                                                      (((IData)(3U) 
                                                        + 
                                                        (0x1ffU 
                                                         & ((IData)(0x20U) 
                                                            + 
                                                            ((IData)(0x24U) 
                                                             * 
                                                             (7U 
                                                              & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n)))))) 
                                                       >> 5U)] 
                                                      << 
                                                      ((IData)(0x20U) 
                                                       - 
                                                       (0x1fU 
                                                        & ((IData)(0x20U) 
                                                           + 
                                                           ((IData)(0x24U) 
                                                            * 
                                                            (7U 
                                                             & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n)))))))) 
                                                    | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__schedule_data[
                                                       (0xfU 
                                                        & (((IData)(0x20U) 
                                                            + 
                                                            ((IData)(0x24U) 
                                                             * 
                                                             (7U 
                                                              & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n)))) 
                                                           >> 5U))] 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(0x20U) 
                                                           + 
                                                           ((IData)(0x24U) 
                                                            * 
                                                            (7U 
                                                             & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n)))))))
                                                    : (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vxrand_h9b5a6f3c__0))))) 
                          << 0x23U) | (((QData)((IData)(
                                                        ((0x11fU 
                                                          >= 
                                                          (0x1ffU 
                                                           & ((IData)(0x24U) 
                                                              * 
                                                              (7U 
                                                               & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                                                          ? 
                                                         (((0U 
                                                            == 
                                                            (0x1fU 
                                                             & ((IData)(0x24U) 
                                                                * 
                                                                (7U 
                                                                 & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n)))))
                                                            ? 0U
                                                            : 
                                                           (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__schedule_data[
                                                            (((IData)(0x1fU) 
                                                              + 
                                                              (0x1ffU 
                                                               & ((IData)(0x24U) 
                                                                  * 
                                                                  (7U 
                                                                   & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n))))) 
                                                             >> 5U)] 
                                                            << 
                                                            ((IData)(0x20U) 
                                                             - 
                                                             (0x1fU 
                                                              & ((IData)(0x24U) 
                                                                 * 
                                                                 (7U 
                                                                  & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n))))))) 
                                                          | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__schedule_data[
                                                             (0xfU 
                                                              & (((IData)(0x24U) 
                                                                  * 
                                                                  (7U 
                                                                   & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n))) 
                                                                 >> 5U))] 
                                                             >> 
                                                             (0x1fU 
                                                              & ((IData)(0x24U) 
                                                                 * 
                                                                 (7U 
                                                                  & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n))))))
                                                          : vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vxrand_h9b584707__0))) 
                                        << 3U) | (QData)((IData)(
                                                                 (7U 
                                                                  & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__genblk1__DOT__find_first__DOT__d_n)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_ready_in 
        = ((- (IData)((1U & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__stall))))) 
           & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_onehot_r));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__stall 
        = (IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__0__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[3U] 
                    >> 0x11U) & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_in_ready))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__1__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__stall 
        = (IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__1__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[3U] 
                    >> 0x11U) & (~ ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_in_ready) 
                                    >> 1U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__2__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__stall 
        = (IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__2__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[3U] 
                    >> 0x11U) & (~ ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_in_ready) 
                                    >> 2U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__3__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT__genblk1__DOT__stall 
        = (IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__genblk1__BRA__3__KET____DOT__rsp_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[3U] 
                    >> 0x11U) & (~ ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_in_ready) 
                                    >> 3U))));
    if ((0x2c7U >= (0x3ffU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))) {
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[0U] 
            = (((0U == (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                 ? 0U : (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__commit_arb__data_in[
                         ((IData)(1U) + (0x1fU & (((IData)(0xb2U) 
                                                   * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                  >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb2U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
               | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__commit_arb__data_in[
                  (0x1fU & (((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                            >> 5U))] >> (0x1fU & ((IData)(0xb2U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))));
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[1U] 
            = (((0U == (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                 ? 0U : (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__commit_arb__data_in[
                         ((IData)(2U) + (0x1fU & (((IData)(0xb2U) 
                                                   * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                  >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb2U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
               | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__commit_arb__data_in[
                  ((IData)(1U) + (0x1fU & (((IData)(0xb2U) 
                                            * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                           >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))));
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[2U] 
            = (((0U == (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                 ? 0U : (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__commit_arb__data_in[
                         ((IData)(3U) + (0x1fU & (((IData)(0xb2U) 
                                                   * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                  >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb2U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
               | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__commit_arb__data_in[
                  ((IData)(2U) + (0x1fU & (((IData)(0xb2U) 
                                            * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                           >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))));
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[3U] 
            = (((0U == (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                 ? 0U : (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__commit_arb__data_in[
                         ((IData)(4U) + (0x1fU & (((IData)(0xb2U) 
                                                   * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                  >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb2U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
               | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__commit_arb__data_in[
                  ((IData)(3U) + (0x1fU & (((IData)(0xb2U) 
                                            * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                           >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))));
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[4U] 
            = (((0U == (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                 ? 0U : (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__commit_arb__data_in[
                         ((IData)(5U) + (0x1fU & (((IData)(0xb2U) 
                                                   * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                  >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb2U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
               | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__commit_arb__data_in[
                  ((IData)(4U) + (0x1fU & (((IData)(0xb2U) 
                                            * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                           >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))));
    } else {
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[0U] 
            = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT____Vxrand_ha3bf5a48__0[0U];
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[1U] 
            = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT____Vxrand_ha3bf5a48__0[1U];
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[2U] 
            = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT____Vxrand_ha3bf5a48__0[2U];
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[3U] 
            = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT____Vxrand_ha3bf5a48__0[3U];
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[4U] 
            = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT____Vxrand_ha3bf5a48__0[4U];
    }
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[5U] 
        = (((IData)((0U != (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__commit_arb__valid_in))) 
            << 0x14U) | (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r) 
                          << 0x12U) | (0x3ffffU & (
                                                   (0x2c7U 
                                                    >= 
                                                    (0x3ffU 
                                                     & ((IData)(0xb2U) 
                                                        * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                                                    ? 
                                                   (((0U 
                                                      == 
                                                      (0x1fU 
                                                       & ((IData)(0xb2U) 
                                                          * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                                                      ? 0U
                                                      : 
                                                     (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__commit_arb__data_in[
                                                      ((IData)(6U) 
                                                       + 
                                                       (0x1fU 
                                                        & (((IData)(0xb2U) 
                                                            * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                           >> 5U)))] 
                                                      << 
                                                      ((IData)(0x20U) 
                                                       - 
                                                       (0x1fU 
                                                        & ((IData)(0xb2U) 
                                                           * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__commit_arb__data_in[
                                                       ((IData)(5U) 
                                                        + 
                                                        (0x1fU 
                                                         & (((IData)(0xb2U) 
                                                             * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                            >> 5U)))] 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(0xb2U) 
                                                           * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))
                                                    : 
                                                   vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__3__KET____DOT__commit_arb__DOT____Vxrand_ha3bf5a48__0[5U]))));
    if ((0x2c7U >= (0x3ffU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))) {
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[0U] 
            = (((0U == (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                 ? 0U : (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__commit_arb__data_in[
                         ((IData)(1U) + (0x1fU & (((IData)(0xb2U) 
                                                   * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                  >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb2U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
               | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__commit_arb__data_in[
                  (0x1fU & (((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                            >> 5U))] >> (0x1fU & ((IData)(0xb2U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))));
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[1U] 
            = (((0U == (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                 ? 0U : (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__commit_arb__data_in[
                         ((IData)(2U) + (0x1fU & (((IData)(0xb2U) 
                                                   * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                  >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb2U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
               | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__commit_arb__data_in[
                  ((IData)(1U) + (0x1fU & (((IData)(0xb2U) 
                                            * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                           >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))));
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[2U] 
            = (((0U == (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                 ? 0U : (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__commit_arb__data_in[
                         ((IData)(3U) + (0x1fU & (((IData)(0xb2U) 
                                                   * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                  >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb2U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
               | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__commit_arb__data_in[
                  ((IData)(2U) + (0x1fU & (((IData)(0xb2U) 
                                            * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                           >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))));
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[3U] 
            = (((0U == (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                 ? 0U : (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__commit_arb__data_in[
                         ((IData)(4U) + (0x1fU & (((IData)(0xb2U) 
                                                   * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                  >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb2U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
               | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__commit_arb__data_in[
                  ((IData)(3U) + (0x1fU & (((IData)(0xb2U) 
                                            * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                           >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))));
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[4U] 
            = (((0U == (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                 ? 0U : (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__commit_arb__data_in[
                         ((IData)(5U) + (0x1fU & (((IData)(0xb2U) 
                                                   * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                  >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb2U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
               | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__commit_arb__data_in[
                  ((IData)(4U) + (0x1fU & (((IData)(0xb2U) 
                                            * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                           >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))));
    } else {
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[0U] 
            = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT____Vxrand_ha3bf5a48__0[0U];
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[1U] 
            = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT____Vxrand_ha3bf5a48__0[1U];
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[2U] 
            = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT____Vxrand_ha3bf5a48__0[2U];
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[3U] 
            = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT____Vxrand_ha3bf5a48__0[3U];
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[4U] 
            = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT____Vxrand_ha3bf5a48__0[4U];
    }
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[5U] 
        = (((IData)((0U != (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__commit_arb__valid_in))) 
            << 0x14U) | (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r) 
                          << 0x12U) | (0x3ffffU & (
                                                   (0x2c7U 
                                                    >= 
                                                    (0x3ffU 
                                                     & ((IData)(0xb2U) 
                                                        * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                                                    ? 
                                                   (((0U 
                                                      == 
                                                      (0x1fU 
                                                       & ((IData)(0xb2U) 
                                                          * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                                                      ? 0U
                                                      : 
                                                     (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__commit_arb__data_in[
                                                      ((IData)(6U) 
                                                       + 
                                                       (0x1fU 
                                                        & (((IData)(0xb2U) 
                                                            * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                           >> 5U)))] 
                                                      << 
                                                      ((IData)(0x20U) 
                                                       - 
                                                       (0x1fU 
                                                        & ((IData)(0xb2U) 
                                                           * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__commit_arb__data_in[
                                                       ((IData)(5U) 
                                                        + 
                                                        (0x1fU 
                                                         & (((IData)(0xb2U) 
                                                             * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                            >> 5U)))] 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(0xb2U) 
                                                           * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))
                                                    : 
                                                   vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__2__KET____DOT__commit_arb__DOT____Vxrand_ha3bf5a48__0[5U]))));
    if ((0x2c7U >= (0x3ffU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))) {
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[0U] 
            = (((0U == (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                 ? 0U : (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__commit_arb__data_in[
                         ((IData)(1U) + (0x1fU & (((IData)(0xb2U) 
                                                   * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                  >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb2U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
               | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__commit_arb__data_in[
                  (0x1fU & (((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                            >> 5U))] >> (0x1fU & ((IData)(0xb2U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))));
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[1U] 
            = (((0U == (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                 ? 0U : (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__commit_arb__data_in[
                         ((IData)(2U) + (0x1fU & (((IData)(0xb2U) 
                                                   * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                  >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb2U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
               | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__commit_arb__data_in[
                  ((IData)(1U) + (0x1fU & (((IData)(0xb2U) 
                                            * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                           >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))));
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[2U] 
            = (((0U == (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                 ? 0U : (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__commit_arb__data_in[
                         ((IData)(3U) + (0x1fU & (((IData)(0xb2U) 
                                                   * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                  >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb2U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
               | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__commit_arb__data_in[
                  ((IData)(2U) + (0x1fU & (((IData)(0xb2U) 
                                            * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                           >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))));
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[3U] 
            = (((0U == (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                 ? 0U : (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__commit_arb__data_in[
                         ((IData)(4U) + (0x1fU & (((IData)(0xb2U) 
                                                   * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                  >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb2U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
               | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__commit_arb__data_in[
                  ((IData)(3U) + (0x1fU & (((IData)(0xb2U) 
                                            * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                           >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))));
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[4U] 
            = (((0U == (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                 ? 0U : (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__commit_arb__data_in[
                         ((IData)(5U) + (0x1fU & (((IData)(0xb2U) 
                                                   * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                  >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb2U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
               | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__commit_arb__data_in[
                  ((IData)(4U) + (0x1fU & (((IData)(0xb2U) 
                                            * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                           >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))));
    } else {
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[0U] 
            = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT____Vxrand_ha3bf5a48__0[0U];
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[1U] 
            = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT____Vxrand_ha3bf5a48__0[1U];
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[2U] 
            = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT____Vxrand_ha3bf5a48__0[2U];
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[3U] 
            = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT____Vxrand_ha3bf5a48__0[3U];
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[4U] 
            = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT____Vxrand_ha3bf5a48__0[4U];
    }
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[5U] 
        = (((IData)((0U != (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__commit_arb__valid_in))) 
            << 0x14U) | (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r) 
                          << 0x12U) | (0x3ffffU & (
                                                   (0x2c7U 
                                                    >= 
                                                    (0x3ffU 
                                                     & ((IData)(0xb2U) 
                                                        * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                                                    ? 
                                                   (((0U 
                                                      == 
                                                      (0x1fU 
                                                       & ((IData)(0xb2U) 
                                                          * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                                                      ? 0U
                                                      : 
                                                     (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__commit_arb__data_in[
                                                      ((IData)(6U) 
                                                       + 
                                                       (0x1fU 
                                                        & (((IData)(0xb2U) 
                                                            * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                           >> 5U)))] 
                                                      << 
                                                      ((IData)(0x20U) 
                                                       - 
                                                       (0x1fU 
                                                        & ((IData)(0xb2U) 
                                                           * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__commit_arb__data_in[
                                                       ((IData)(5U) 
                                                        + 
                                                        (0x1fU 
                                                         & (((IData)(0xb2U) 
                                                             * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                            >> 5U)))] 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(0xb2U) 
                                                           * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))
                                                    : 
                                                   vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__1__KET____DOT__commit_arb__DOT____Vxrand_ha3bf5a48__0[5U]))));
    if ((0x2c7U >= (0x3ffU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))) {
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[0U] 
            = (((0U == (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                 ? 0U : (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__commit_arb__data_in[
                         ((IData)(1U) + (0x1fU & (((IData)(0xb2U) 
                                                   * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                  >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb2U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
               | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__commit_arb__data_in[
                  (0x1fU & (((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                            >> 5U))] >> (0x1fU & ((IData)(0xb2U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))));
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[1U] 
            = (((0U == (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                 ? 0U : (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__commit_arb__data_in[
                         ((IData)(2U) + (0x1fU & (((IData)(0xb2U) 
                                                   * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                  >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb2U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
               | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__commit_arb__data_in[
                  ((IData)(1U) + (0x1fU & (((IData)(0xb2U) 
                                            * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                           >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))));
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[2U] 
            = (((0U == (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                 ? 0U : (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__commit_arb__data_in[
                         ((IData)(3U) + (0x1fU & (((IData)(0xb2U) 
                                                   * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                  >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb2U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
               | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__commit_arb__data_in[
                  ((IData)(2U) + (0x1fU & (((IData)(0xb2U) 
                                            * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                           >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))));
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[3U] 
            = (((0U == (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                 ? 0U : (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__commit_arb__data_in[
                         ((IData)(4U) + (0x1fU & (((IData)(0xb2U) 
                                                   * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                  >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb2U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
               | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__commit_arb__data_in[
                  ((IData)(3U) + (0x1fU & (((IData)(0xb2U) 
                                            * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                           >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))));
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[4U] 
            = (((0U == (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                 ? 0U : (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__commit_arb__data_in[
                         ((IData)(5U) + (0x1fU & (((IData)(0xb2U) 
                                                   * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                  >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xb2U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
               | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__commit_arb__data_in[
                  ((IData)(4U) + (0x1fU & (((IData)(0xb2U) 
                                            * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                           >> 5U)))] 
                  >> (0x1fU & ((IData)(0xb2U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))));
    } else {
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[0U] 
            = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT____Vxrand_ha3bf5a48__0[0U];
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[1U] 
            = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT____Vxrand_ha3bf5a48__0[1U];
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[2U] 
            = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT____Vxrand_ha3bf5a48__0[2U];
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[3U] 
            = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT____Vxrand_ha3bf5a48__0[3U];
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[4U] 
            = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT____Vxrand_ha3bf5a48__0[4U];
    }
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__out_buf__DOT____Vcellinp__genblk1__DOT__pipe_register__data_in[5U] 
        = (((IData)((0U != (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__commit_arb__valid_in))) 
            << 0x14U) | (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r) 
                          << 0x12U) | (0x3ffffU & (
                                                   (0x2c7U 
                                                    >= 
                                                    (0x3ffU 
                                                     & ((IData)(0xb2U) 
                                                        * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                                                    ? 
                                                   (((0U 
                                                      == 
                                                      (0x1fU 
                                                       & ((IData)(0xb2U) 
                                                          * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                                                      ? 0U
                                                      : 
                                                     (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__commit_arb__data_in[
                                                      ((IData)(6U) 
                                                       + 
                                                       (0x1fU 
                                                        & (((IData)(0xb2U) 
                                                            * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                           >> 5U)))] 
                                                      << 
                                                      ((IData)(0x20U) 
                                                       - 
                                                       (0x1fU 
                                                        & ((IData)(0xb2U) 
                                                           * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__commit_arb__data_in[
                                                       ((IData)(5U) 
                                                        + 
                                                        (0x1fU 
                                                         & (((IData)(0xb2U) 
                                                             * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                            >> 5U)))] 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(0xb2U) 
                                                           * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))
                                                    : 
                                                   vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__genblk1__BRA__0__KET____DOT__commit_arb__DOT____Vxrand_ha3bf5a48__0[5U]))));
    __Vtemp_h860a77da__0[1U] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[1U];
    __Vtemp_h860a77da__0[2U] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[2U];
    __Vtemp_h860a77da__0[3U] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[3U];
    __Vtemp_h860a77da__0[4U] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[4U];
    __Vtemp_h860a77da__0[5U] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[5U];
    __Vtemp_h860a77da__0[6U] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[6U];
    __Vtemp_h860a77da__0[7U] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[7U];
    __Vtemp_h860a77da__0[8U] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[8U];
    __Vtemp_h860a77da__0[9U] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[9U];
    __Vtemp_h860a77da__0[0xaU] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xaU];
    __Vtemp_h860a77da__0[0xbU] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xbU];
    __Vtemp_h860a77da__0[0xcU] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xcU];
    __Vtemp_h860a77da__0[0xdU] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xdU];
    __Vtemp_h860a77da__0[0xeU] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xeU];
    __Vtemp_h860a77da__0[0xfU] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xfU];
    __Vtemp_h860a77da__0[0x10U] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x10U];
    __Vtemp_h860a77da__0[0x11U] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x11U];
    __Vtemp_h860a77da__0[0x12U] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x12U];
    __Vtemp_h860a77da__0[0x13U] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x13U];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0U] 
        = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0U];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[1U] 
        = __Vtemp_h860a77da__0[1U];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[2U] 
        = __Vtemp_h860a77da__0[2U];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[3U] 
        = __Vtemp_h860a77da__0[3U];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[4U] 
        = __Vtemp_h860a77da__0[4U];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[5U] 
        = __Vtemp_h860a77da__0[5U];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[6U] 
        = __Vtemp_h860a77da__0[6U];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[7U] 
        = __Vtemp_h860a77da__0[7U];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[8U] 
        = __Vtemp_h860a77da__0[8U];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[9U] 
        = __Vtemp_h860a77da__0[9U];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0xaU] 
        = __Vtemp_h860a77da__0[0xaU];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0xbU] 
        = __Vtemp_h860a77da__0[0xbU];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0xcU] 
        = __Vtemp_h860a77da__0[0xcU];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0xdU] 
        = __Vtemp_h860a77da__0[0xdU];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0xeU] 
        = __Vtemp_h860a77da__0[0xeU];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0xfU] 
        = __Vtemp_h860a77da__0[0xfU];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0x10U] 
        = __Vtemp_h860a77da__0[0x10U];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0x11U] 
        = __Vtemp_h860a77da__0[0x11U];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0x12U] 
        = __Vtemp_h860a77da__0[0x12U];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__req_data[0x13U] 
        = __Vtemp_h860a77da__0[0x13U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[5U] 
        = ((0x3ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[5U]) 
           | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if.__PVT__data[0U] 
              << 0x12U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[6U] 
        = ((vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if.__PVT__data[0U] 
            >> 0xeU) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if.__PVT__data[1U] 
                        << 0x12U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[7U] 
        = ((vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if.__PVT__data[1U] 
            >> 0xeU) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if.__PVT__data[2U] 
                        << 0x12U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[8U] 
        = ((vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if.__PVT__data[2U] 
            >> 0xeU) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if.__PVT__data[3U] 
                        << 0x12U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[9U] 
        = ((vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if.__PVT__data[3U] 
            >> 0xeU) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if.__PVT__data[4U] 
                        << 0x12U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[0xaU] 
        = ((vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if.__PVT__data[4U] 
            >> 0xeU) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if.__PVT__data[5U] 
                        << 0x12U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[0xbU] 
        = (0xfU & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_commit_if.__PVT__data[5U] 
                   >> 0xeU));
    __Vtemp_ha29da162__0[0U] = ((vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_ld_if.__PVT__data[1U] 
                                 << 0x1dU) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_ld_if.__PVT__data[0U] 
                                              >> 3U));
    __Vtemp_ha29da162__0[1U] = ((vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_ld_if.__PVT__data[2U] 
                                 << 0x1dU) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_ld_if.__PVT__data[1U] 
                                              >> 3U));
    __Vtemp_ha29da162__0[2U] = ((vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_ld_if.__PVT__data[3U] 
                                 << 0x1dU) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_ld_if.__PVT__data[2U] 
                                              >> 3U));
    __Vtemp_ha29da162__0[3U] = ((vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_ld_if.__PVT__data[4U] 
                                 << 0x1dU) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_ld_if.__PVT__data[3U] 
                                              >> 3U));
    VL_EXTEND_WW(135,128, __Vtemp_h90ac3aae__0, __Vtemp_ha29da162__0);
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_st_if.__PVT__data[0U] 
        = ((7U & vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_st_if.__PVT__data[0U]) 
           | (__Vtemp_h90ac3aae__0[0U] << 3U));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_st_if.__PVT__data[1U] 
        = ((__Vtemp_h90ac3aae__0[0U] >> 0x1dU) | (__Vtemp_h90ac3aae__0[1U] 
                                                  << 3U));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_st_if.__PVT__data[2U] 
        = ((__Vtemp_h90ac3aae__0[1U] >> 0x1dU) | (__Vtemp_h90ac3aae__0[2U] 
                                                  << 3U));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_st_if.__PVT__data[3U] 
        = ((__Vtemp_h90ac3aae__0[2U] >> 0x1dU) | (__Vtemp_h90ac3aae__0[3U] 
                                                  << 3U));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_st_if.__PVT__data[4U] 
        = ((0xfffffc00U & vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__commit_st_if.__PVT__data[4U]) 
           | ((__Vtemp_h90ac3aae__0[3U] >> 0x1dU) | 
              (__Vtemp_h90ac3aae__0[4U] << 3U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0U] 
        = (((IData)((((QData)((IData)(vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x13U])) 
                      << 0x3cU) | (((QData)((IData)(
                                                    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x12U])) 
                                    << 0x1cU) | ((QData)((IData)(
                                                                 vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x11U])) 
                                                 >> 4U)))) 
            << 0x1bU) | ((0x7fffffeU & ((vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x11U] 
                                         << 0x17U) 
                                        | (0x7ffffeU 
                                           & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x10U] 
                                              >> 9U)))) 
                         | (1U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x13U] 
                                  >> 4U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[1U] 
        = (((IData)((((QData)((IData)(vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x13U])) 
                      << 0x3cU) | (((QData)((IData)(
                                                    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x12U])) 
                                    << 0x1cU) | ((QData)((IData)(
                                                                 vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x11U])) 
                                                 >> 4U)))) 
            >> 5U) | ((IData)(((((QData)((IData)(vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x13U])) 
                                 << 0x3cU) | (((QData)((IData)(
                                                               vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x12U])) 
                                               << 0x1cU) 
                                              | ((QData)((IData)(
                                                                 vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x11U])) 
                                                 >> 4U))) 
                               >> 0x20U)) << 0x1bU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[2U] 
        = (((IData)(((((QData)((IData)(vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x13U])) 
                       << 0x3cU) | (((QData)((IData)(
                                                     vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x12U])) 
                                     << 0x1cU) | ((QData)((IData)(
                                                                  vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x11U])) 
                                                  >> 4U))) 
                     >> 0x20U)) >> 5U) | (0xf8000000U 
                                          & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0U] 
                                             << 0x11U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[3U] 
        = (((0x7fe0000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[1U] 
                           << 0x11U)) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0U] 
                                         >> 0xfU)) 
           | (0xf8000000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[1U] 
                             << 0x11U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[4U] 
        = (((0x7fe0000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[2U] 
                           << 0x11U)) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[1U] 
                                         >> 0xfU)) 
           | (0xf8000000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[2U] 
                             << 0x11U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[5U] 
        = (((0x7fe0000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[3U] 
                           << 0x11U)) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[2U] 
                                         >> 0xfU)) 
           | (0xf8000000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[3U] 
                             << 0x11U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[6U] 
        = (((0x7fe0000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[4U] 
                           << 0x11U)) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[3U] 
                                         >> 0xfU)) 
           | (0xf8000000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[4U] 
                             << 0x11U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[7U] 
        = (((0x7fe0000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[5U] 
                           << 0x11U)) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[4U] 
                                         >> 0xfU)) 
           | (0xf8000000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[5U] 
                             << 0x11U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[8U] 
        = (((0x7fe0000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[6U] 
                           << 0x11U)) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[5U] 
                                         >> 0xfU)) 
           | (0xf8000000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[6U] 
                             << 0x11U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[9U] 
        = (((0x7fe0000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[7U] 
                           << 0x11U)) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[6U] 
                                         >> 0xfU)) 
           | (0xf8000000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[7U] 
                             << 0x11U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0xaU] 
        = (((0x7fe0000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[8U] 
                           << 0x11U)) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[7U] 
                                         >> 0xfU)) 
           | (0xf8000000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[8U] 
                             << 0x11U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0xbU] 
        = (((0x7fe0000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[9U] 
                           << 0x11U)) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[8U] 
                                         >> 0xfU)) 
           | (0xf8000000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[9U] 
                             << 0x11U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0xcU] 
        = (((0x7fe0000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xaU] 
                           << 0x11U)) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[9U] 
                                         >> 0xfU)) 
           | (0xf8000000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xaU] 
                             << 0x11U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0xdU] 
        = (((0x7fe0000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xbU] 
                           << 0x11U)) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xaU] 
                                         >> 0xfU)) 
           | (0xf8000000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xbU] 
                             << 0x11U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0xeU] 
        = (((0x7fe0000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xcU] 
                           << 0x11U)) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xbU] 
                                         >> 0xfU)) 
           | (0xf8000000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xcU] 
                             << 0x11U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0xfU] 
        = (((0x7fe0000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xdU] 
                           << 0x11U)) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xcU] 
                                         >> 0xfU)) 
           | (0xf8000000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xdU] 
                             << 0x11U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0x10U] 
        = (((0x7fe0000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xeU] 
                           << 0x11U)) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xdU] 
                                         >> 0xfU)) 
           | (0xf8000000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xeU] 
                             << 0x11U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0x11U] 
        = (((0x7fe0000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xfU] 
                           << 0x11U)) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xeU] 
                                         >> 0xfU)) 
           | (0xf8000000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xfU] 
                             << 0x11U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0x12U] 
        = ((vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0U] 
            << 0x1bU) | ((0x7fe0000U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x10U] 
                                        << 0x11U)) 
                         | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xfU] 
                            >> 0xfU)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__genblk5__DOT__cache_bypass__DOT__core_req_nc_mux_in[0x13U] 
        = (0x1fU & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0U] 
                    >> 5U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT____Vcellout__shared_mem__rsp_data[0U] 
        = ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT____Vcellout__rsp_xbar__data_out[1U] 
            << 0x1dU) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT____Vcellout__rsp_xbar__data_out[0U] 
                         >> 3U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT____Vcellout__shared_mem__rsp_tag 
        = ((0xff8U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT____Vcellout__shared_mem__rsp_tag)) 
           | (7U & vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT____Vcellout__rsp_xbar__data_out[0U]));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT____Vcellout__shared_mem__rsp_data[1U] 
        = ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT____Vcellout__rsp_xbar__data_out[2U] 
            << 0x1aU) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT____Vcellout__rsp_xbar__data_out[1U] 
                         >> 6U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT____Vcellout__shared_mem__rsp_tag 
        = ((0xfc7U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT____Vcellout__shared_mem__rsp_tag)) 
           | (0x38U & vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT____Vcellout__rsp_xbar__data_out[1U]));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT____Vcellout__shared_mem__rsp_data[2U] 
        = ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT____Vcellout__rsp_xbar__data_out[3U] 
            << 0x17U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT____Vcellout__rsp_xbar__data_out[2U] 
                         >> 9U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT____Vcellout__shared_mem__rsp_tag 
        = ((0xe3fU & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT____Vcellout__shared_mem__rsp_tag)) 
           | (0x1c0U & vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT____Vcellout__rsp_xbar__data_out[2U]));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT____Vcellout__shared_mem__rsp_data[3U] 
        = ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT____Vcellout__rsp_xbar__data_out[4U] 
            << 0x14U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT____Vcellout__rsp_xbar__data_out[3U] 
                         >> 0xcU));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT____Vcellout__shared_mem__rsp_tag 
        = ((0x1ffU & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT____Vcellout__shared_mem__rsp_tag)) 
           | (0xe00U & vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT____Vcellout__rsp_xbar__data_out[3U]));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[0U] 
        = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.__PVT__data[0U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[1U] 
        = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.__PVT__data[1U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[2U] 
        = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.__PVT__data[2U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[3U] 
        = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.__PVT__data[3U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[4U] 
        = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.__PVT__data[4U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[5U] 
        = ((0xfffc0000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__rsp_arb_data_in[5U]) 
           | vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_commit_if.__PVT__data[5U]);
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__ibuf_pop 
        = (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__mem_rsp_sel__DOT__genblk3__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__valid_out_r) 
            & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__ld_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__ready_in_r)) 
           & (~ (IData)((0U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__rsp_rem_mask_n)))));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0U] 
        = (((IData)((((QData)((IData)((0x3fffffffU 
                                       & vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_addr[0U]))) 
                      << 0x20U) | (QData)((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_data[0U])))) 
            << 4U) | ((8U & ((IData)((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_tag 
                                      >> 9U)) << 3U)) 
                      | ((4U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_tag) 
                                << 2U)) | (3U & (IData)(
                                                        (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_tag 
                                                         >> 1U))))));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__0__KET__.__PVT__req_data[1U] 
        = (((IData)((((QData)((IData)((0x3fffffffU 
                                       & vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_addr[0U]))) 
                      << 0x20U) | (QData)((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_data[0U])))) 
            >> 0x1cU) | ((IData)(((((QData)((IData)(
                                                    (0x3fffffffU 
                                                     & vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_addr[0U]))) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_data[0U]))) 
                                  >> 0x20U)) << 4U));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__0__KET__.__PVT__req_data[2U] 
        = (((0xcU & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_byteen) 
                     << 2U)) | ((IData)(((((QData)((IData)(
                                                           (0x3fffffffU 
                                                            & vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_addr[0U]))) 
                                           << 0x20U) 
                                          | (QData)((IData)(
                                                            vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_data[0U]))) 
                                         >> 0x20U)) 
                                >> 0x1cU)) | ((0x40U 
                                               & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__cache_req_rw) 
                                                  << 6U)) 
                                              | (0x30U 
                                                 & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_byteen) 
                                                    << 2U))));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__1__KET__.__PVT__req_data[0U] 
        = (((IData)((((QData)((IData)((0x3fffffffU 
                                       & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_addr[1U] 
                                           << 2U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_addr[0U] 
                                           >> 0x1eU))))) 
                      << 0x20U) | (QData)((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_data[1U])))) 
            << 4U) | ((8U & ((IData)((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_tag 
                                      >> 0x13U)) << 3U)) 
                      | ((4U & ((IData)((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_tag 
                                         >> 0xaU)) 
                                << 2U)) | (3U & (IData)(
                                                        (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_tag 
                                                         >> 0xdU))))));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__1__KET__.__PVT__req_data[1U] 
        = (((IData)((((QData)((IData)((0x3fffffffU 
                                       & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_addr[1U] 
                                           << 2U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_addr[0U] 
                                           >> 0x1eU))))) 
                      << 0x20U) | (QData)((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_data[1U])))) 
            >> 0x1cU) | ((IData)(((((QData)((IData)(
                                                    (0x3fffffffU 
                                                     & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_addr[1U] 
                                                         << 2U) 
                                                        | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_addr[0U] 
                                                           >> 0x1eU))))) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_data[1U]))) 
                                  >> 0x20U)) << 4U));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__1__KET__.__PVT__req_data[2U] 
        = (((0xcU & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_byteen) 
                     >> 2U)) | ((IData)(((((QData)((IData)(
                                                           (0x3fffffffU 
                                                            & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_addr[1U] 
                                                                << 2U) 
                                                               | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_addr[0U] 
                                                                  >> 0x1eU))))) 
                                           << 0x20U) 
                                          | (QData)((IData)(
                                                            vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_data[1U]))) 
                                         >> 0x20U)) 
                                >> 0x1cU)) | ((0x40U 
                                               & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__cache_req_rw) 
                                                  << 5U)) 
                                              | (0x30U 
                                                 & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_byteen) 
                                                    >> 2U))));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__2__KET__.__PVT__req_data[0U] 
        = (((IData)((((QData)((IData)((0x3fffffffU 
                                       & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_addr[2U] 
                                           << 4U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_addr[1U] 
                                           >> 0x1cU))))) 
                      << 0x20U) | (QData)((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_data[2U])))) 
            << 4U) | ((8U & ((IData)((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_tag 
                                      >> 0x1dU)) << 3U)) 
                      | ((4U & ((IData)((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_tag 
                                         >> 0x14U)) 
                                << 2U)) | (3U & (IData)(
                                                        (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_tag 
                                                         >> 0x19U))))));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__2__KET__.__PVT__req_data[1U] 
        = (((IData)((((QData)((IData)((0x3fffffffU 
                                       & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_addr[2U] 
                                           << 4U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_addr[1U] 
                                           >> 0x1cU))))) 
                      << 0x20U) | (QData)((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_data[2U])))) 
            >> 0x1cU) | ((IData)(((((QData)((IData)(
                                                    (0x3fffffffU 
                                                     & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_addr[2U] 
                                                         << 4U) 
                                                        | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_addr[1U] 
                                                           >> 0x1cU))))) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_data[2U]))) 
                                  >> 0x20U)) << 4U));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__2__KET__.__PVT__req_data[2U] 
        = (((0xcU & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_byteen) 
                     >> 6U)) | ((IData)(((((QData)((IData)(
                                                           (0x3fffffffU 
                                                            & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_addr[2U] 
                                                                << 4U) 
                                                               | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_addr[1U] 
                                                                  >> 0x1cU))))) 
                                           << 0x20U) 
                                          | (QData)((IData)(
                                                            vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_data[2U]))) 
                                         >> 0x20U)) 
                                >> 0x1cU)) | ((0x40U 
                                               & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__cache_req_rw) 
                                                  << 4U)) 
                                              | (0x30U 
                                                 & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_byteen) 
                                                    >> 6U))));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__3__KET__.__PVT__req_data[0U] 
        = (((IData)((((QData)((IData)((0x3fffffffU 
                                       & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_addr[3U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_addr[2U] 
                                           >> 0x1aU))))) 
                      << 0x20U) | (QData)((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_data[3U])))) 
            << 4U) | ((8U & ((IData)((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_tag 
                                      >> 0x27U)) << 3U)) 
                      | ((4U & ((IData)((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_tag 
                                         >> 0x1eU)) 
                                << 2U)) | (3U & (IData)(
                                                        (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_tag 
                                                         >> 0x25U))))));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__3__KET__.__PVT__req_data[1U] 
        = (((IData)((((QData)((IData)((0x3fffffffU 
                                       & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_addr[3U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_addr[2U] 
                                           >> 0x1aU))))) 
                      << 0x20U) | (QData)((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_data[3U])))) 
            >> 0x1cU) | ((IData)(((((QData)((IData)(
                                                    (0x3fffffffU 
                                                     & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_addr[3U] 
                                                         << 6U) 
                                                        | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_addr[2U] 
                                                           >> 0x1aU))))) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_data[3U]))) 
                                  >> 0x20U)) << 4U));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__dcache_bus_tmp_if__BRA__3__KET__.__PVT__req_data[2U] 
        = (((0xcU & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_byteen) 
                     >> 0xaU)) | ((IData)(((((QData)((IData)(
                                                             (0x3fffffffU 
                                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_addr[3U] 
                                                                  << 6U) 
                                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_addr[2U] 
                                                                    >> 0x1aU))))) 
                                             << 0x20U) 
                                            | (QData)((IData)(
                                                              vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_data[3U]))) 
                                           >> 0x20U)) 
                                  >> 0x1cU)) | ((0x40U 
                                                 & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__cache_req_rw) 
                                                    << 3U)) 
                                                | (0x30U 
                                                   & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT____Vcellout__mem_scheduler__mem_req_byteen) 
                                                      >> 0xaU))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__core_rsp_data_in[0U] 
        = (IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_data[0U])) 
                    << 2U) | (QData)((IData)((3U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_tag))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__core_rsp_data_in[1U] 
        = (((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_data[1U])) 
                      << 2U) | (QData)((IData)((3U 
                                                & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_tag) 
                                                   >> 2U)))))) 
            << 2U) | (IData)(((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_data[0U])) 
                                << 2U) | (QData)((IData)(
                                                         (3U 
                                                          & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_tag))))) 
                              >> 0x20U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__core_rsp_data_in[2U] 
        = ((0xfffffff0U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__core_rsp_data_in[2U]) 
           | (((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_data[1U])) 
                         << 2U) | (QData)((IData)((3U 
                                                   & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_tag) 
                                                      >> 2U)))))) 
               >> 0x1eU) | ((IData)(((((QData)((IData)(
                                                       vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_data[1U])) 
                                       << 2U) | (QData)((IData)(
                                                                (3U 
                                                                 & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_tag) 
                                                                    >> 2U))))) 
                                     >> 0x20U)) << 2U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__core_rsp_data_in[2U] 
        = ((0xfU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__core_rsp_data_in[2U]) 
           | ((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_data[2U])) 
                        << 2U) | (QData)((IData)((3U 
                                                  & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_tag) 
                                                     >> 4U)))))) 
              << 4U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__core_rsp_data_in[3U] 
        = (((IData)((((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_data[2U])) 
                      << 2U) | (QData)((IData)((3U 
                                                & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_tag) 
                                                   >> 4U)))))) 
            >> 0x1cU) | (((IData)((((QData)((IData)(
                                                    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_data[3U])) 
                                    << 2U) | (QData)((IData)(
                                                             (3U 
                                                              & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_tag) 
                                                                 >> 6U)))))) 
                          << 6U) | ((IData)(((((QData)((IData)(
                                                               vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_data[2U])) 
                                               << 2U) 
                                              | (QData)((IData)(
                                                                (3U 
                                                                 & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_tag) 
                                                                    >> 4U))))) 
                                             >> 0x20U)) 
                                    << 4U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__core_rsp_data_in[4U] 
        = (0xffU & (((0xfU & ((IData)((((QData)((IData)(
                                                        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_data[3U])) 
                                        << 2U) | (QData)((IData)(
                                                                 (3U 
                                                                  & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_tag) 
                                                                     >> 6U)))))) 
                              >> 0x1aU)) | ((IData)(
                                                    ((((QData)((IData)(
                                                                       vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_data[2U])) 
                                                       << 2U) 
                                                      | (QData)((IData)(
                                                                        (3U 
                                                                         & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_tag) 
                                                                            >> 4U))))) 
                                                     >> 0x20U)) 
                                            >> 0x1cU)) 
                    | ((0x30U & ((IData)((((QData)((IData)(
                                                           vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_data[3U])) 
                                           << 2U) | (QData)((IData)(
                                                                    (3U 
                                                                     & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_tag) 
                                                                        >> 6U)))))) 
                                 >> 0x1aU)) | ((IData)(
                                                       ((((QData)((IData)(
                                                                          vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_data[3U])) 
                                                          << 2U) 
                                                         | (QData)((IData)(
                                                                           (3U 
                                                                            & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_tag) 
                                                                               >> 6U))))) 
                                                        >> 0x20U)) 
                                               << 6U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__valid_in_q 
        = ((0xeU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__valid_in_q)) 
           | ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_valid) 
              & (0U == (3U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_idx)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__valid_in_q 
        = ((0xdU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__valid_in_q)) 
           | ((IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_valid) 
                        >> 1U) & (0U == (0xcU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_idx))))) 
              << 1U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__valid_in_q 
        = ((0xbU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__valid_in_q)) 
           | ((IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_valid) 
                        >> 2U) & (0U == (0x30U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_idx))))) 
              << 2U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__valid_in_q 
        = ((7U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__0__KET____DOT__valid_in_q)) 
           | ((IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_valid) 
                        >> 3U) & (0U == (0xc0U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_idx))))) 
              << 3U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__valid_in_q 
        = ((0xeU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__valid_in_q)) 
           | ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_valid) 
              & (1U == (3U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_idx)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__valid_in_q 
        = ((0xdU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__valid_in_q)) 
           | ((IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_valid) 
                        >> 1U) & (4U == (0xcU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_idx))))) 
              << 1U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__valid_in_q 
        = ((0xbU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__valid_in_q)) 
           | ((IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_valid) 
                        >> 2U) & (0x10U == (0x30U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_idx))))) 
              << 2U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__valid_in_q 
        = ((7U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__1__KET____DOT__valid_in_q)) 
           | ((IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_valid) 
                        >> 3U) & (0x40U == (0xc0U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_idx))))) 
              << 3U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__valid_in_q 
        = ((0xeU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__valid_in_q)) 
           | ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_valid) 
              & (2U == (3U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_idx)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__valid_in_q 
        = ((0xdU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__valid_in_q)) 
           | ((IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_valid) 
                        >> 1U) & (8U == (0xcU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_idx))))) 
              << 1U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__valid_in_q 
        = ((0xbU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__valid_in_q)) 
           | ((IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_valid) 
                        >> 2U) & (0x20U == (0x30U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_idx))))) 
              << 2U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__valid_in_q 
        = ((7U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__2__KET____DOT__valid_in_q)) 
           | ((IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_valid) 
                        >> 3U) & (0x80U == (0xc0U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_idx))))) 
              << 3U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__valid_in_q 
        = ((0xeU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__valid_in_q)) 
           | ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_valid) 
              & (3U == (3U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_idx)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__valid_in_q 
        = ((0xdU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__valid_in_q)) 
           | ((IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_valid) 
                        >> 1U) & (0xcU == (0xcU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_idx))))) 
              << 1U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__valid_in_q 
        = ((0xbU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__valid_in_q)) 
           | ((IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_valid) 
                        >> 2U) & (0x30U == (0x30U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_idx))))) 
              << 2U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__valid_in_q 
        = ((7U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__rsp_xbar__DOT__genblk3__DOT__genblk1__DOT__genblk1__BRA__3__KET____DOT__valid_in_q)) 
           | ((IData)((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_valid) 
                        >> 3U) & (0xc0U == (0xc0U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_core_rsp_idx))))) 
              << 3U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[0U] 
        = ((vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[1U] 
            << 0x1bU) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[0U] 
                         >> 5U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[1U] 
        = ((vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[2U] 
            << 0x1bU) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[1U] 
                         >> 5U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[2U] 
        = ((vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[3U] 
            << 0x1bU) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[2U] 
                         >> 5U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[3U] 
        = ((vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[4U] 
            << 0x1bU) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[3U] 
                         >> 5U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[4U] 
        = ((vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[5U] 
            << 0x1bU) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[4U] 
                         >> 5U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[5U] 
        = ((vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[6U] 
            << 0x1bU) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[5U] 
                         >> 5U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[6U] 
        = ((vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[7U] 
            << 0x1bU) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[6U] 
                         >> 5U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[7U] 
        = ((vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[8U] 
            << 0x1bU) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[7U] 
                         >> 5U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[8U] 
        = ((vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[9U] 
            << 0x1bU) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[8U] 
                         >> 5U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[9U] 
        = ((vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[0xaU] 
            << 0x1bU) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[9U] 
                         >> 5U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[0xaU] 
        = ((vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[0xbU] 
            << 0x1bU) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[0xaU] 
                         >> 5U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[0xbU] 
        = ((vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[0xcU] 
            << 0x1bU) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[0xbU] 
                         >> 5U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[0xcU] 
        = ((vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[0xdU] 
            << 0x1bU) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[0xcU] 
                         >> 5U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[0xdU] 
        = ((vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[0xeU] 
            << 0x1bU) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[0xdU] 
                         >> 5U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[0xeU] 
        = ((vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[0xfU] 
            << 0x1bU) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[0xeU] 
                         >> 5U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[0xfU] 
        = ((vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[0x10U] 
            << 0x1bU) | (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[0xfU] 
                         >> 5U));
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT____Vcellinp__mem_rsp_queue__data_in[0x10U] 
        = (0xfU & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__cache_mem_bus_if__BRA__0__KET__.__PVT__rsp_data[0U] 
                   >> 1U));
    __Vtemp_h63aa8734__0[1U] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__rsp_data[1U];
    __Vtemp_h63aa8734__0[2U] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__rsp_data[2U];
    __Vtemp_h63aa8734__0[3U] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__rsp_data[3U];
    __Vtemp_h63aa8734__0[4U] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__rsp_data[4U];
    __Vtemp_h63aa8734__0[5U] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__rsp_data[5U];
    __Vtemp_h63aa8734__0[6U] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__rsp_data[6U];
    __Vtemp_h63aa8734__0[7U] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__rsp_data[7U];
    __Vtemp_h63aa8734__0[8U] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__rsp_data[8U];
    __Vtemp_h63aa8734__0[9U] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__rsp_data[9U];
    __Vtemp_h63aa8734__0[0xaU] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__rsp_data[0xaU];
    __Vtemp_h63aa8734__0[0xbU] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__rsp_data[0xbU];
    __Vtemp_h63aa8734__0[0xcU] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__rsp_data[0xcU];
    __Vtemp_h63aa8734__0[0xdU] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__rsp_data[0xdU];
    __Vtemp_h63aa8734__0[0xeU] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__rsp_data[0xeU];
    __Vtemp_h63aa8734__0[0xfU] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__rsp_data[0xfU];
    __Vtemp_h63aa8734__0[0x10U] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__rsp_data[0x10U];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0U] 
        = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__cache_mem_bus_if__BRA__1__KET__.__PVT__rsp_data[0U];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[1U] 
        = __Vtemp_h63aa8734__0[1U];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[2U] 
        = __Vtemp_h63aa8734__0[2U];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[3U] 
        = __Vtemp_h63aa8734__0[3U];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[4U] 
        = __Vtemp_h63aa8734__0[4U];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[5U] 
        = __Vtemp_h63aa8734__0[5U];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[6U] 
        = __Vtemp_h63aa8734__0[6U];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[7U] 
        = __Vtemp_h63aa8734__0[7U];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[8U] 
        = __Vtemp_h63aa8734__0[8U];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[9U] 
        = __Vtemp_h63aa8734__0[9U];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0xaU] 
        = __Vtemp_h63aa8734__0[0xaU];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0xbU] 
        = __Vtemp_h63aa8734__0[0xbU];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0xcU] 
        = __Vtemp_h63aa8734__0[0xcU];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0xdU] 
        = __Vtemp_h63aa8734__0[0xdU];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0xeU] 
        = __Vtemp_h63aa8734__0[0xeU];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0xfU] 
        = __Vtemp_h63aa8734__0[0xfU];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache_mem_bus_if.__PVT__rsp_data[0x10U] 
        = __Vtemp_h63aa8734__0[0x10U];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0U] 
        = ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[0U] 
            << 5U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[0x12U] 
                      >> 0x1bU));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[1U] 
        = ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[0U] 
            >> 0x1bU) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[1U] 
                         << 5U));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[2U] 
        = ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[1U] 
            >> 0x1bU) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[2U] 
                         << 5U));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[3U] 
        = ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[2U] 
            >> 0x1bU) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[3U] 
                         << 5U));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[4U] 
        = ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[3U] 
            >> 0x1bU) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[4U] 
                         << 5U));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[5U] 
        = ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[4U] 
            >> 0x1bU) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[5U] 
                         << 5U));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[6U] 
        = ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[5U] 
            >> 0x1bU) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[6U] 
                         << 5U));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[7U] 
        = ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[6U] 
            >> 0x1bU) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[7U] 
                         << 5U));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[8U] 
        = ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[7U] 
            >> 0x1bU) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[8U] 
                         << 5U));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[9U] 
        = ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[8U] 
            >> 0x1bU) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[9U] 
                         << 5U));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xaU] 
        = ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[9U] 
            >> 0x1bU) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[0xaU] 
                         << 5U));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xbU] 
        = ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[0xaU] 
            >> 0x1bU) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[0xbU] 
                         << 5U));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xcU] 
        = ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[0xbU] 
            >> 0x1bU) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[0xcU] 
                         << 5U));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xdU] 
        = ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[0xcU] 
            >> 0x1bU) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[0xdU] 
                         << 5U));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xeU] 
        = ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[0xdU] 
            >> 0x1bU) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[0xeU] 
                         << 5U));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0xfU] 
        = ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[0xeU] 
            >> 0x1bU) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[0xfU] 
                         << 5U));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x10U] 
        = ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[0x10U] 
            << 0x1fU) | ((0x7fffffe0U & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[0x12U] 
                                         << 4U)) | 
                         (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[0xfU] 
                          >> 0x1bU)));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x11U] 
        = ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[0x10U] 
            >> 1U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[0x11U] 
                      << 0x1fU));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0x12U] 
        = ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[0x11U] 
            >> 1U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__mem_arb__DOT__req_data_in[0x12U] 
                      << 0x1fU));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__reqq_pop 
        = ((~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__req_queue__DOT__genblk6__DOT__empty_r)) 
           & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__batch_sent_all));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__mem_rsp_sel__DOT__genblk3__DOT__arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t 
        = ((0xf0fU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__mem_rsp_sel__DOT__genblk3__DOT__arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t)) 
           | (0xf0U & (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__mem_rsp_sel__DOT__genblk3__DOT__arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                        | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__mem_rsp_sel__DOT__genblk3__DOT__arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__genblk2__DOT__genblk1__BRA__0__KET____DOT__shifted)) 
                       << 4U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__mem_rsp_sel__DOT__genblk3__DOT__arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t 
        = ((0xffU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__mem_rsp_sel__DOT__genblk3__DOT__arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t)) 
           | (0xf00U & ((0xffffff00U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__mem_rsp_sel__DOT__genblk3__DOT__arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__t) 
                                        << 4U)) | ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__mem_rsp_sel__DOT__genblk3__DOT__arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__scan__DOT__genblk2__DOT__genblk1__BRA__1__KET____DOT__shifted) 
                                                   << 8U))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__mem_rsp_sel__DOT__genblk3__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__push 
        = (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__mem_rsp_sel__DOT__genblk3__DOT__arbiter__DOT__genblk4__DOT__priority_encoder__DOT__genblk2__DOT__scan_lo) 
            >> 3U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__mem_rsp_sel__DOT__genblk3__DOT__out_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__ready_in_r));
    __Vtemp_hba2a0eb3__0[1U] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.__PVT__req_data[1U];
    __Vtemp_hba2a0eb3__0[2U] = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.__PVT__req_data[2U];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__core_bus_wrap_if__BRA__0__KET__.__PVT__req_data[0U] 
        = vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk2__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.__PVT__req_data[0U];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__core_bus_wrap_if__BRA__0__KET__.__PVT__req_data[1U] 
        = __Vtemp_hba2a0eb3__0[1U];
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__core_bus_wrap_if__BRA__0__KET__.__PVT__req_data[2U] 
        = __Vtemp_hba2a0eb3__0[2U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__inuse_regs_n[0U] 
        = vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__inuse_regs[0U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__inuse_regs_n[1U] 
        = vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__inuse_regs[1U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__inuse_regs_n[2U] 
        = vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__inuse_regs[2U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__inuse_regs_n[3U] 
        = vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__inuse_regs[3U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__ready_masks_n 
        = vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__ready_masks;
    if (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__writeback_fire) {
        __Vtemp_ha82ea81c__0 = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__ready_masks_n) 
                                | ((- (IData)(((1U 
                                                & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.__PVT__data[5U] 
                                                   >> 0xcU)) 
                                               == (1U 
                                                   & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[3U] 
                                                      >> 8U))))) 
                                   & ((((0x3fU & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.__PVT__data[4U] 
                                                  >> 2U)) 
                                        == (0x3fU & 
                                            (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                             >> 0x12U))) 
                                       << 3U) | (((
                                                   (0x3fU 
                                                    & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.__PVT__data[4U] 
                                                       >> 2U)) 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                                       >> 0xcU))) 
                                                  << 2U) 
                                                 | ((((0x3fU 
                                                       & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.__PVT__data[4U] 
                                                          >> 2U)) 
                                                      == 
                                                      (0x3fU 
                                                       & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                                          >> 6U))) 
                                                     << 1U) 
                                                    | ((0x3fU 
                                                        & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.__PVT__data[4U] 
                                                           >> 2U)) 
                                                       == 
                                                       (0x3fU 
                                                        & vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U])))))));
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__ready_masks_n 
            = __Vtemp_ha82ea81c__0;
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__inuse_regs_n[(3U 
                                                                                & (((0x40U 
                                                                                & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.__PVT__data[5U] 
                                                                                >> 6U)) 
                                                                                + 
                                                                                (0x3fU 
                                                                                & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.__PVT__data[4U] 
                                                                                >> 2U))) 
                                                                                >> 5U))] 
            = ((~ ((IData)(1U) << (0x1fU & ((0x40U 
                                             & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.__PVT__data[5U] 
                                                >> 6U)) 
                                            + (0x3fU 
                                               & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.__PVT__data[4U] 
                                                  >> 2U)))))) 
               & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__inuse_regs_n[
               (3U & (((0x40U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.__PVT__data[5U] 
                                 >> 6U)) + (0x3fU & 
                                            (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.__PVT__data[4U] 
                                             >> 2U))) 
                      >> 5U))]);
    }
    if ((((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[3U] 
           >> 0xaU) & (IData)(vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__staging_if.__PVT__ready)) 
         & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[2U] 
            >> 0x1aU))) {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__inuse_regs_n[(3U 
                                                                                & (((0x40U 
                                                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[3U] 
                                                                                >> 2U)) 
                                                                                + 
                                                                                (0x3fU 
                                                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                                                                >> 0x12U))) 
                                                                                >> 5U))] 
            = (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__inuse_regs_n[
               (3U & (((0x40U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[3U] 
                                 >> 2U)) + (0x3fU & 
                                            (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                             >> 0x12U))) 
                      >> 5U))] | ((IData)(1U) << (0x1fU 
                                                  & ((0x40U 
                                                      & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[3U] 
                                                         >> 2U)) 
                                                     + 
                                                     (0x3fU 
                                                      & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                                         >> 0x12U))))));
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__ready_masks_n = 0U;
    }
    if ((1U & ((~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
               & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__stg_buf__DOT__genblk1__DOT__stall))))) {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__ready_masks_n 
            = (0xfU & (~ ((8U & ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__inuse_regs_n[
                                  (3U & (((0x40U & 
                                           (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                            >> 2U)) 
                                          + (0x3fU 
                                             & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U] 
                                                >> 0x12U))) 
                                         >> 5U))] >> 
                                  (0x1fU & ((0x40U 
                                             & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                                >> 2U)) 
                                            + (0x3fU 
                                               & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U] 
                                                  >> 0x12U))))) 
                                 << 3U)) | ((4U & (
                                                   (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__inuse_regs_n[
                                                    (3U 
                                                     & (((0x40U 
                                                          & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                                             >> 2U)) 
                                                         + 
                                                         (0x3fU 
                                                          & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U] 
                                                             >> 0xcU))) 
                                                        >> 5U))] 
                                                    >> 
                                                    (0x1fU 
                                                     & ((0x40U 
                                                         & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                                            >> 2U)) 
                                                        + 
                                                        (0x3fU 
                                                         & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U] 
                                                            >> 0xcU))))) 
                                                   << 2U)) 
                                            | ((2U 
                                                & ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__inuse_regs_n[
                                                    (3U 
                                                     & (((0x40U 
                                                          & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                                             >> 2U)) 
                                                         + 
                                                         (0x3fU 
                                                          & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U] 
                                                             >> 6U))) 
                                                        >> 5U))] 
                                                    >> 
                                                    (0x1fU 
                                                     & ((0x40U 
                                                         & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                                            >> 2U)) 
                                                        + 
                                                        (0x3fU 
                                                         & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U] 
                                                            >> 6U))))) 
                                                   << 1U)) 
                                               | (1U 
                                                  & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__0__KET____DOT__inuse_regs_n[
                                                     (3U 
                                                      & (((0x40U 
                                                           & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                                              >> 2U)) 
                                                          + 
                                                          (0x3fU 
                                                           & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U])) 
                                                         >> 5U))] 
                                                     >> 
                                                     (0x1fU 
                                                      & ((0x40U 
                                                          & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                                             >> 2U)) 
                                                         + 
                                                         (0x3fU 
                                                          & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__0__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U]))))))))));
    }
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__inuse_regs_n[0U] 
        = vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__inuse_regs[0U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__inuse_regs_n[1U] 
        = vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__inuse_regs[1U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__inuse_regs_n[2U] 
        = vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__inuse_regs[2U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__inuse_regs_n[3U] 
        = vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__inuse_regs[3U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__ready_masks_n 
        = vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__ready_masks;
    if (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__writeback_fire) {
        __Vtemp_h03d45af4__0 = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__ready_masks_n) 
                                | ((- (IData)(((1U 
                                                & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__1__KET__.__PVT__data[5U] 
                                                   >> 0xcU)) 
                                               == (1U 
                                                   & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[3U] 
                                                      >> 8U))))) 
                                   & ((((0x3fU & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__1__KET__.__PVT__data[4U] 
                                                  >> 2U)) 
                                        == (0x3fU & 
                                            (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                             >> 0x12U))) 
                                       << 3U) | (((
                                                   (0x3fU 
                                                    & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__1__KET__.__PVT__data[4U] 
                                                       >> 2U)) 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                                       >> 0xcU))) 
                                                  << 2U) 
                                                 | ((((0x3fU 
                                                       & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__1__KET__.__PVT__data[4U] 
                                                          >> 2U)) 
                                                      == 
                                                      (0x3fU 
                                                       & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                                          >> 6U))) 
                                                     << 1U) 
                                                    | ((0x3fU 
                                                        & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__1__KET__.__PVT__data[4U] 
                                                           >> 2U)) 
                                                       == 
                                                       (0x3fU 
                                                        & vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U])))))));
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__ready_masks_n 
            = __Vtemp_h03d45af4__0;
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__inuse_regs_n[(3U 
                                                                                & (((0x40U 
                                                                                & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__1__KET__.__PVT__data[5U] 
                                                                                >> 6U)) 
                                                                                + 
                                                                                (0x3fU 
                                                                                & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__1__KET__.__PVT__data[4U] 
                                                                                >> 2U))) 
                                                                                >> 5U))] 
            = ((~ ((IData)(1U) << (0x1fU & ((0x40U 
                                             & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__1__KET__.__PVT__data[5U] 
                                                >> 6U)) 
                                            + (0x3fU 
                                               & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__1__KET__.__PVT__data[4U] 
                                                  >> 2U)))))) 
               & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__inuse_regs_n[
               (3U & (((0x40U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__1__KET__.__PVT__data[5U] 
                                 >> 6U)) + (0x3fU & 
                                            (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__1__KET__.__PVT__data[4U] 
                                             >> 2U))) 
                      >> 5U))]);
    }
    if ((((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[3U] 
           >> 0xaU) & (IData)(vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__staging_if.__PVT__ready)) 
         & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[2U] 
            >> 0x1aU))) {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__inuse_regs_n[(3U 
                                                                                & (((0x40U 
                                                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[3U] 
                                                                                >> 2U)) 
                                                                                + 
                                                                                (0x3fU 
                                                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                                                                >> 0x12U))) 
                                                                                >> 5U))] 
            = (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__inuse_regs_n[
               (3U & (((0x40U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[3U] 
                                 >> 2U)) + (0x3fU & 
                                            (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                             >> 0x12U))) 
                      >> 5U))] | ((IData)(1U) << (0x1fU 
                                                  & ((0x40U 
                                                      & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[3U] 
                                                         >> 2U)) 
                                                     + 
                                                     (0x3fU 
                                                      & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                                         >> 0x12U))))));
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__ready_masks_n = 0U;
    }
    if ((1U & ((~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
               & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__stg_buf__DOT__genblk1__DOT__stall))))) {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__ready_masks_n 
            = (0xfU & (~ ((8U & ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__inuse_regs_n[
                                  (3U & (((0x40U & 
                                           (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                            >> 2U)) 
                                          + (0x3fU 
                                             & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U] 
                                                >> 0x12U))) 
                                         >> 5U))] >> 
                                  (0x1fU & ((0x40U 
                                             & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                                >> 2U)) 
                                            + (0x3fU 
                                               & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U] 
                                                  >> 0x12U))))) 
                                 << 3U)) | ((4U & (
                                                   (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__inuse_regs_n[
                                                    (3U 
                                                     & (((0x40U 
                                                          & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                                             >> 2U)) 
                                                         + 
                                                         (0x3fU 
                                                          & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U] 
                                                             >> 0xcU))) 
                                                        >> 5U))] 
                                                    >> 
                                                    (0x1fU 
                                                     & ((0x40U 
                                                         & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                                            >> 2U)) 
                                                        + 
                                                        (0x3fU 
                                                         & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U] 
                                                            >> 0xcU))))) 
                                                   << 2U)) 
                                            | ((2U 
                                                & ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__inuse_regs_n[
                                                    (3U 
                                                     & (((0x40U 
                                                          & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                                             >> 2U)) 
                                                         + 
                                                         (0x3fU 
                                                          & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U] 
                                                             >> 6U))) 
                                                        >> 5U))] 
                                                    >> 
                                                    (0x1fU 
                                                     & ((0x40U 
                                                         & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                                            >> 2U)) 
                                                        + 
                                                        (0x3fU 
                                                         & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U] 
                                                            >> 6U))))) 
                                                   << 1U)) 
                                               | (1U 
                                                  & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__1__KET____DOT__inuse_regs_n[
                                                     (3U 
                                                      & (((0x40U 
                                                           & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                                              >> 2U)) 
                                                          + 
                                                          (0x3fU 
                                                           & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U])) 
                                                         >> 5U))] 
                                                     >> 
                                                     (0x1fU 
                                                      & ((0x40U 
                                                          & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                                             >> 2U)) 
                                                         + 
                                                         (0x3fU 
                                                          & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__1__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U]))))))))));
    }
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__inuse_regs_n[0U] 
        = vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__inuse_regs[0U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__inuse_regs_n[1U] 
        = vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__inuse_regs[1U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__inuse_regs_n[2U] 
        = vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__inuse_regs[2U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__inuse_regs_n[3U] 
        = vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__inuse_regs[3U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__ready_masks_n 
        = vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__ready_masks;
    if (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__writeback_fire) {
        __Vtemp_hea97ffa7__0 = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__ready_masks_n) 
                                | ((- (IData)(((1U 
                                                & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__2__KET__.__PVT__data[5U] 
                                                   >> 0xcU)) 
                                               == (1U 
                                                   & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[3U] 
                                                      >> 8U))))) 
                                   & ((((0x3fU & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__2__KET__.__PVT__data[4U] 
                                                  >> 2U)) 
                                        == (0x3fU & 
                                            (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                             >> 0x12U))) 
                                       << 3U) | (((
                                                   (0x3fU 
                                                    & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__2__KET__.__PVT__data[4U] 
                                                       >> 2U)) 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                                       >> 0xcU))) 
                                                  << 2U) 
                                                 | ((((0x3fU 
                                                       & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__2__KET__.__PVT__data[4U] 
                                                          >> 2U)) 
                                                      == 
                                                      (0x3fU 
                                                       & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                                          >> 6U))) 
                                                     << 1U) 
                                                    | ((0x3fU 
                                                        & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__2__KET__.__PVT__data[4U] 
                                                           >> 2U)) 
                                                       == 
                                                       (0x3fU 
                                                        & vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U])))))));
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__ready_masks_n 
            = __Vtemp_hea97ffa7__0;
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__inuse_regs_n[(3U 
                                                                                & (((0x40U 
                                                                                & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__2__KET__.__PVT__data[5U] 
                                                                                >> 6U)) 
                                                                                + 
                                                                                (0x3fU 
                                                                                & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__2__KET__.__PVT__data[4U] 
                                                                                >> 2U))) 
                                                                                >> 5U))] 
            = ((~ ((IData)(1U) << (0x1fU & ((0x40U 
                                             & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__2__KET__.__PVT__data[5U] 
                                                >> 6U)) 
                                            + (0x3fU 
                                               & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__2__KET__.__PVT__data[4U] 
                                                  >> 2U)))))) 
               & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__inuse_regs_n[
               (3U & (((0x40U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__2__KET__.__PVT__data[5U] 
                                 >> 6U)) + (0x3fU & 
                                            (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__2__KET__.__PVT__data[4U] 
                                             >> 2U))) 
                      >> 5U))]);
    }
    if ((((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[3U] 
           >> 0xaU) & (IData)(vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__staging_if.__PVT__ready)) 
         & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[2U] 
            >> 0x1aU))) {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__inuse_regs_n[(3U 
                                                                                & (((0x40U 
                                                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[3U] 
                                                                                >> 2U)) 
                                                                                + 
                                                                                (0x3fU 
                                                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                                                                >> 0x12U))) 
                                                                                >> 5U))] 
            = (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__inuse_regs_n[
               (3U & (((0x40U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[3U] 
                                 >> 2U)) + (0x3fU & 
                                            (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                             >> 0x12U))) 
                      >> 5U))] | ((IData)(1U) << (0x1fU 
                                                  & ((0x40U 
                                                      & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[3U] 
                                                         >> 2U)) 
                                                     + 
                                                     (0x3fU 
                                                      & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                                         >> 0x12U))))));
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__ready_masks_n = 0U;
    }
    if ((1U & ((~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
               & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__stg_buf__DOT__genblk1__DOT__stall))))) {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__ready_masks_n 
            = (0xfU & (~ ((8U & ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__inuse_regs_n[
                                  (3U & (((0x40U & 
                                           (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                            >> 2U)) 
                                          + (0x3fU 
                                             & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U] 
                                                >> 0x12U))) 
                                         >> 5U))] >> 
                                  (0x1fU & ((0x40U 
                                             & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                                >> 2U)) 
                                            + (0x3fU 
                                               & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U] 
                                                  >> 0x12U))))) 
                                 << 3U)) | ((4U & (
                                                   (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__inuse_regs_n[
                                                    (3U 
                                                     & (((0x40U 
                                                          & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                                             >> 2U)) 
                                                         + 
                                                         (0x3fU 
                                                          & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U] 
                                                             >> 0xcU))) 
                                                        >> 5U))] 
                                                    >> 
                                                    (0x1fU 
                                                     & ((0x40U 
                                                         & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                                            >> 2U)) 
                                                        + 
                                                        (0x3fU 
                                                         & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U] 
                                                            >> 0xcU))))) 
                                                   << 2U)) 
                                            | ((2U 
                                                & ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__inuse_regs_n[
                                                    (3U 
                                                     & (((0x40U 
                                                          & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                                             >> 2U)) 
                                                         + 
                                                         (0x3fU 
                                                          & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U] 
                                                             >> 6U))) 
                                                        >> 5U))] 
                                                    >> 
                                                    (0x1fU 
                                                     & ((0x40U 
                                                         & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                                            >> 2U)) 
                                                        + 
                                                        (0x3fU 
                                                         & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U] 
                                                            >> 6U))))) 
                                                   << 1U)) 
                                               | (1U 
                                                  & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__2__KET____DOT__inuse_regs_n[
                                                     (3U 
                                                      & (((0x40U 
                                                           & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                                              >> 2U)) 
                                                          + 
                                                          (0x3fU 
                                                           & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U])) 
                                                         >> 5U))] 
                                                     >> 
                                                     (0x1fU 
                                                      & ((0x40U 
                                                          & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                                             >> 2U)) 
                                                         + 
                                                         (0x3fU 
                                                          & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__2__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U]))))))))));
    }
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__commit_size_reg1__data_in 
        = (((IData)((0U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__commit_fire))) 
            << 0xcU) | ((0xe00U & (VL_COUNTONES_I((0xfU 
                                                   & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__commit_tmask) 
                                                      >> 0xcU))) 
                                   << 9U)) | ((0x1c0U 
                                               & (VL_COUNTONES_I(
                                                                 (0xfU 
                                                                  & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__commit_tmask) 
                                                                     >> 8U))) 
                                                  << 6U)) 
                                              | ((0x38U 
                                                  & (VL_COUNTONES_I(
                                                                    (0xfU 
                                                                     & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__commit_tmask) 
                                                                        >> 4U))) 
                                                     << 3U)) 
                                                 | (7U 
                                                    & VL_COUNTONES_I(
                                                                     (0xfU 
                                                                      & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__commit__DOT__commit_tmask))))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__inuse_regs_n[0U] 
        = vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__inuse_regs[0U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__inuse_regs_n[1U] 
        = vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__inuse_regs[1U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__inuse_regs_n[2U] 
        = vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__inuse_regs[2U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__inuse_regs_n[3U] 
        = vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__inuse_regs[3U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__ready_masks_n 
        = vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__ready_masks;
    if (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__writeback_fire) {
        __Vtemp_hed21210b__0 = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__ready_masks_n) 
                                | ((- (IData)(((1U 
                                                & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__3__KET__.__PVT__data[5U] 
                                                   >> 0xcU)) 
                                               == (1U 
                                                   & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[3U] 
                                                      >> 8U))))) 
                                   & ((((0x3fU & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__3__KET__.__PVT__data[4U] 
                                                  >> 2U)) 
                                        == (0x3fU & 
                                            (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                             >> 0x12U))) 
                                       << 3U) | (((
                                                   (0x3fU 
                                                    & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__3__KET__.__PVT__data[4U] 
                                                       >> 2U)) 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                                       >> 0xcU))) 
                                                  << 2U) 
                                                 | ((((0x3fU 
                                                       & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__3__KET__.__PVT__data[4U] 
                                                          >> 2U)) 
                                                      == 
                                                      (0x3fU 
                                                       & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                                          >> 6U))) 
                                                     << 1U) 
                                                    | ((0x3fU 
                                                        & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__3__KET__.__PVT__data[4U] 
                                                           >> 2U)) 
                                                       == 
                                                       (0x3fU 
                                                        & vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U])))))));
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__ready_masks_n 
            = __Vtemp_hed21210b__0;
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__inuse_regs_n[(3U 
                                                                                & (((0x40U 
                                                                                & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__3__KET__.__PVT__data[5U] 
                                                                                >> 6U)) 
                                                                                + 
                                                                                (0x3fU 
                                                                                & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__3__KET__.__PVT__data[4U] 
                                                                                >> 2U))) 
                                                                                >> 5U))] 
            = ((~ ((IData)(1U) << (0x1fU & ((0x40U 
                                             & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__3__KET__.__PVT__data[5U] 
                                                >> 6U)) 
                                            + (0x3fU 
                                               & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__3__KET__.__PVT__data[4U] 
                                                  >> 2U)))))) 
               & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__inuse_regs_n[
               (3U & (((0x40U & (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__3__KET__.__PVT__data[5U] 
                                 >> 6U)) + (0x3fU & 
                                            (vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__3__KET__.__PVT__data[4U] 
                                             >> 2U))) 
                      >> 5U))]);
    }
    if ((((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[3U] 
           >> 0xaU) & (IData)(vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__staging_if.__PVT__ready)) 
         & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[2U] 
            >> 0x1aU))) {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__inuse_regs_n[(3U 
                                                                                & (((0x40U 
                                                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[3U] 
                                                                                >> 2U)) 
                                                                                + 
                                                                                (0x3fU 
                                                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                                                                >> 0x12U))) 
                                                                                >> 5U))] 
            = (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__inuse_regs_n[
               (3U & (((0x40U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[3U] 
                                 >> 2U)) + (0x3fU & 
                                            (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                             >> 0x12U))) 
                      >> 5U))] | ((IData)(1U) << (0x1fU 
                                                  & ((0x40U 
                                                      & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[3U] 
                                                         >> 2U)) 
                                                     + 
                                                     (0x3fU 
                                                      & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stg_buf__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                                         >> 0x12U))))));
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__ready_masks_n = 0U;
    }
    if ((1U & ((~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__empty_r)) 
               & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__stg_buf__DOT__genblk1__DOT__stall))))) {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__ready_masks_n 
            = (0xfU & (~ ((8U & ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__inuse_regs_n[
                                  (3U & (((0x40U & 
                                           (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                            >> 2U)) 
                                          + (0x3fU 
                                             & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U] 
                                                >> 0x12U))) 
                                         >> 5U))] >> 
                                  (0x1fU & ((0x40U 
                                             & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                                >> 2U)) 
                                            + (0x3fU 
                                               & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U] 
                                                  >> 0x12U))))) 
                                 << 3U)) | ((4U & (
                                                   (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__inuse_regs_n[
                                                    (3U 
                                                     & (((0x40U 
                                                          & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                                             >> 2U)) 
                                                         + 
                                                         (0x3fU 
                                                          & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U] 
                                                             >> 0xcU))) 
                                                        >> 5U))] 
                                                    >> 
                                                    (0x1fU 
                                                     & ((0x40U 
                                                         & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                                            >> 2U)) 
                                                        + 
                                                        (0x3fU 
                                                         & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U] 
                                                            >> 0xcU))))) 
                                                   << 2U)) 
                                            | ((2U 
                                                & ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__inuse_regs_n[
                                                    (3U 
                                                     & (((0x40U 
                                                          & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                                             >> 2U)) 
                                                         + 
                                                         (0x3fU 
                                                          & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U] 
                                                             >> 6U))) 
                                                        >> 5U))] 
                                                    >> 
                                                    (0x1fU 
                                                     & ((0x40U 
                                                         & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                                            >> 2U)) 
                                                        + 
                                                        (0x3fU 
                                                         & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U] 
                                                            >> 6U))))) 
                                                   << 1U)) 
                                               | (1U 
                                                  & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__scoreboard__DOT__genblk1__BRA__3__KET____DOT__inuse_regs_n[
                                                     (3U 
                                                      & (((0x40U 
                                                           & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                                              >> 2U)) 
                                                          + 
                                                          (0x3fU 
                                                           & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U])) 
                                                         >> 5U))] 
                                                     >> 
                                                     (0x1fU 
                                                      & ((0x40U 
                                                          & (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[3U] 
                                                             >> 2U)) 
                                                         + 
                                                         (0x3fU 
                                                          & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__issue__DOT__ibuffer__DOT__genblk1__BRA__3__KET____DOT__instr_buf__DOT__genblk1__DOT__fifo_queue__DOT__genblk6__DOT__genblk1__DOT__genblk1__DOT__dout_r[0U]))))))))));
    }
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__split 
        = (((QData)((IData)((((2U == (0xfU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0xeU] 
                                              >> 0x11U))) 
                              << 5U) | ((((0U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__then_tmask_n)) 
                                          & (0U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__else_tmask_n))) 
                                         << 4U) | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__then_tmask_n))))) 
            << 0x24U) | (((QData)((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__else_tmask_n)) 
                          << 0x20U) | (QData)((IData)(
                                                      ((IData)(4U) 
                                                       + 
                                                       ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0xeU] 
                                                         << 0x15U) 
                                                        | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0xdU] 
                                                           >> 0xbU)))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__ready_in = 0U;
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__ready_in 
        = (((~ ((IData)(1U) << (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__batch_idx))) 
            & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__ready_in)) 
           | (0xfU & ((1U & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__stall))) 
                      << (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__batch_idx))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__push 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_req_valid) 
           & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__ready_in_r));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mreq_pop 
        = (1U & ((~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__empty_r)) 
                 & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_mem_req_ready)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__mreq_pop 
        = (1U & ((~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__empty_r)) 
                 & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_mem_req_ready) 
                    >> 1U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__mreq_pop 
        = (1U & ((~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__empty_r)) 
                 & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_mem_req_ready) 
                    >> 2U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__mreq_pop 
        = ((~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__genblk6__DOT__empty_r)) 
           & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__per_bank_mem_req_ready) 
              >> 3U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__creq_grant 
        = (1U & (((~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__cache_init__DOT__enabled)) 
                  & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__replay_enable))) 
                 & (~ (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__fill_enable))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch__DOT__ibuf_ready 
        = (1U & (~ ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch__DOT__pending_ibuf_full) 
                    >> (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch__DOT__schedule_isw))));
    if ((0x11bU >= (0x1ffU & ((IData)(0x47U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))) {
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[0U] 
            = (((0U == (0x1fU & ((IData)(0x47U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                 ? 0U : (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__data_in[
                         ((IData)(1U) + (0xfU & (((IData)(0x47U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x47U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
               | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__data_in[
                  (0xfU & (((IData)(0x47U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                           >> 5U))] >> (0x1fU & ((IData)(0x47U) 
                                                 * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))));
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[1U] 
            = (((0U == (0x1fU & ((IData)(0x47U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                 ? 0U : (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__data_in[
                         ((IData)(2U) + (0xfU & (((IData)(0x47U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x47U) 
                                                  * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
               | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__data_in[
                  ((IData)(1U) + (0xfU & (((IData)(0x47U) 
                                           * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x47U) * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))));
    } else {
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[0U] 
            = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_h774972a2__0[0U];
        vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[1U] 
            = vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_h774972a2__0[1U];
    }
    vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT____Vcellinp__genblk1__DOT__genblk1__DOT__out_buf__data_in[2U] 
        = (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r) 
            << 7U) | (0x7fU & ((0x11bU >= (0x1ffU & 
                                           ((IData)(0x47U) 
                                            * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                                ? (((0U == (0x1fU & 
                                            ((IData)(0x47U) 
                                             * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r))))
                                     ? 0U : (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__data_in[
                                             ((IData)(3U) 
                                              + (0xfU 
                                                 & (((IData)(0x47U) 
                                                     * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                    >> 5U)))] 
                                             << ((IData)(0x20U) 
                                                 - 
                                                 (0x1fU 
                                                  & ((IData)(0x47U) 
                                                     * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))) 
                                   | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__data_in[
                                      ((IData)(2U) 
                                       + (0xfU & (((IData)(0x47U) 
                                                   * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)) 
                                                  >> 5U)))] 
                                      >> (0x1fU & ((IData)(0x47U) 
                                                   * (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT__genblk1__DOT__genblk1__DOT__arbiter__DOT__genblk1__DOT__rr_arbiter__DOT__genblk1__DOT__grant_index_r)))))
                                : vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_h774972a2__0[2U])));
    __Vtemp_h62a7d827__0[1U] = (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_addr_type) 
                                 << 0x1bU) | (IData)(
                                                     ((((QData)((IData)(
                                                                        (7U 
                                                                         & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0xeU] 
                                                                            >> 0x19U)))) 
                                                        << 0x38U) 
                                                       | (((QData)((IData)(
                                                                           (0xfU 
                                                                            & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0xeU] 
                                                                               >> 0x15U)))) 
                                                           << 0x34U) 
                                                          | (((QData)((IData)(
                                                                              ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0xeU] 
                                                                                << 0x15U) 
                                                                               | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0xdU] 
                                                                                >> 0xbU)))) 
                                                              << 0x14U) 
                                                             | (QData)((IData)(
                                                                               ((0xfc000U 
                                                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0xcU] 
                                                                                << 9U)) 
                                                                                | ((0x3c00U 
                                                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0xeU] 
                                                                                >> 7U)) 
                                                                                | (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__req_align) 
                                                                                << 2U) 
                                                                                | (2U 
                                                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                                                                >> 1U)))))))))) 
                                                      >> 0x20U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_tag[0U] 
        = (IData)((((QData)((IData)((7U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0xeU] 
                                           >> 0x19U)))) 
                    << 0x38U) | (((QData)((IData)((0xfU 
                                                   & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0xeU] 
                                                      >> 0x15U)))) 
                                  << 0x34U) | (((QData)((IData)(
                                                                ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0xeU] 
                                                                  << 0x15U) 
                                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0xdU] 
                                                                    >> 0xbU)))) 
                                                << 0x14U) 
                                               | (QData)((IData)(
                                                                 ((0xfc000U 
                                                                   & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0xcU] 
                                                                      << 9U)) 
                                                                  | ((0x3c00U 
                                                                      & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0xeU] 
                                                                         >> 7U)) 
                                                                     | (((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__req_align) 
                                                                         << 2U) 
                                                                        | (2U 
                                                                           & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0U] 
                                                                              >> 1U)))))))))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_tag[1U] 
        = __Vtemp_h62a7d827__0[1U];
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_tag[2U] 
        = ((8U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0xeU] 
                  >> 0x19U)) | ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_addr_type) 
                                >> 5U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen 
        = (0xfff0U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen));
    if ((0U == (3U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0xeU] 
                      >> 0x11U)))) {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen 
            = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen) 
               | (0xffffU & ((IData)(1U) << (3U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__req_align)))));
    } else if ((1U == (3U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0xeU] 
                             >> 0x11U)))) {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen 
            = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen) 
               | (0xffffU & ((IData)(1U) << (2U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__req_align)))));
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen 
            = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen) 
               | (0xffffU & ((IData)(1U) << (1U | (2U 
                                                   & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__req_align))))));
    } else {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen 
            = (0xfU | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen));
    }
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen 
        = (0xff0fU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen));
    if ((0U == (3U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0xeU] 
                      >> 0x11U)))) {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen 
            = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen) 
               | (0xffffU & ((IData)(1U) << (0xfU & 
                                             ((IData)(4U) 
                                              + (3U 
                                                 & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__req_align) 
                                                    >> 2U)))))));
    } else if ((1U == (3U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0xeU] 
                             >> 0x11U)))) {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen 
            = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen) 
               | (0xffffU & ((IData)(1U) << (0xfU & 
                                             ((IData)(4U) 
                                              + (2U 
                                                 & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__req_align) 
                                                    >> 2U)))))));
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen 
            = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen) 
               | (0xffffU & ((IData)(1U) << (0xfU & 
                                             ((IData)(4U) 
                                              + (1U 
                                                 | (2U 
                                                    & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__req_align) 
                                                       >> 2U))))))));
    } else {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen 
            = (0xf0U | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen));
    }
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen 
        = (0xf0ffU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen));
    if ((0U == (3U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0xeU] 
                      >> 0x11U)))) {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen 
            = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen) 
               | (0xffffU & ((IData)(1U) << (0xfU & 
                                             ((IData)(8U) 
                                              + (3U 
                                                 & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__req_align) 
                                                    >> 4U)))))));
    } else if ((1U == (3U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0xeU] 
                             >> 0x11U)))) {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen 
            = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen) 
               | (0xffffU & ((IData)(1U) << (0xfU & 
                                             ((IData)(8U) 
                                              + (2U 
                                                 & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__req_align) 
                                                    >> 4U)))))));
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen 
            = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen) 
               | (0xffffU & ((IData)(1U) << (0xfU & 
                                             ((IData)(8U) 
                                              + (1U 
                                                 | (2U 
                                                    & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__req_align) 
                                                       >> 4U))))))));
    } else {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen 
            = (0xf00U | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen));
    }
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen 
        = (0xfffU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen));
    if ((0U == (3U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0xeU] 
                      >> 0x11U)))) {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen 
            = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen) 
               | (0xffffU & ((IData)(1U) << (0xfU & 
                                             ((IData)(0xcU) 
                                              + (3U 
                                                 & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__req_align) 
                                                    >> 6U)))))));
    } else if ((1U == (3U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0xeU] 
                             >> 0x11U)))) {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen 
            = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen) 
               | (0xffffU & ((IData)(1U) << (0xfU & 
                                             ((IData)(0xcU) 
                                              + (2U 
                                                 & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__req_align) 
                                                    >> 6U)))))));
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen 
            = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen) 
               | (0xffffU & ((IData)(1U) << (0xfU & 
                                             ((IData)(0xcU) 
                                              + (1U 
                                                 | (2U 
                                                    & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__req_align) 
                                                       >> 6U))))))));
    } else {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen 
            = (0xf000U | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_byteen));
    }
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[0U] 
        = ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[5U] 
            << 0x1dU) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[4U] 
                         >> 3U));
    if ((1U == (3U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__req_align)))) {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[0U] 
            = ((0xffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[0U]) 
               | (0xffffff00U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[4U] 
                                 << 5U)));
    } else if ((2U == (3U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__req_align)))) {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[0U] 
            = ((0xffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[0U]) 
               | (0xffff0000U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[4U] 
                                 << 0xdU)));
    } else if ((3U == (3U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__req_align)))) {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[0U] 
            = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[0U]) 
               | (0xff000000U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[4U] 
                                 << 0x15U)));
    }
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[1U] 
        = ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[6U] 
            << 0x1dU) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[5U] 
                         >> 3U));
    if ((1U == (3U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__req_align) 
                      >> 2U)))) {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[1U] 
            = ((0xffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[1U]) 
               | (0xffffff00U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[5U] 
                                 << 5U)));
    } else if ((2U == (3U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__req_align) 
                             >> 2U)))) {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[1U] 
            = ((0xffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[1U]) 
               | (0xffff0000U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[5U] 
                                 << 0xdU)));
    } else if ((3U == (3U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__req_align) 
                             >> 2U)))) {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[1U] 
            = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[1U]) 
               | (0xff000000U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[5U] 
                                 << 0x15U)));
    }
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[2U] 
        = ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[7U] 
            << 0x1dU) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[6U] 
                         >> 3U));
    if ((1U == (3U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__req_align) 
                      >> 4U)))) {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[2U] 
            = ((0xffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[2U]) 
               | (0xffffff00U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[6U] 
                                 << 5U)));
    } else if ((2U == (3U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__req_align) 
                             >> 4U)))) {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[2U] 
            = ((0xffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[2U]) 
               | (0xffff0000U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[6U] 
                                 << 0xdU)));
    } else if ((3U == (3U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__req_align) 
                             >> 4U)))) {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[2U] 
            = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[2U]) 
               | (0xff000000U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[6U] 
                                 << 0x15U)));
    }
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[3U] 
        = ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[8U] 
            << 0x1dU) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[7U] 
                         >> 3U));
    if ((1U == (3U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__req_align) 
                      >> 6U)))) {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[3U] 
            = ((0xffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[3U]) 
               | (0xffffff00U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[7U] 
                                 << 5U)));
    } else if ((2U == (3U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__req_align) 
                             >> 6U)))) {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[3U] 
            = ((0xffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[3U]) 
               | (0xffff0000U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[7U] 
                                 << 0xdU)));
    } else if ((3U == (3U & ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__req_align) 
                             >> 6U)))) {
        vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[3U] 
            = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_data[3U]) 
               | (0xff000000U & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[7U] 
                                 << 0x15U)));
    }
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT__genblk1__DOT__stall 
        = (IData)(((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0xeU] 
                    >> 0x1dU) & (~ (IData)(vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__execute_if__BRA__0__KET__.__PVT__ready))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__st_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__push 
        = ((((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_valid) 
             & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_ready)) 
            & (~ (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__genblk4__BRA__0__KET____DOT__buf_out__DOT____Vcellout__genblk1__DOT__pipe_register__data_out[0xeU] 
                  >> 0xdU))) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__st_rsp_buf__DOT__genblk1__DOT__skid_buffer__DOT__genblk2__DOT__ready_in_r));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_scheduler__DOT__reqq_push 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__lsu_valid) 
           & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__mem_req_ready));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches 
        = ((0xfffcU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xfffffffeU & (((1U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 1U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | ((0U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                 & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches 
        = ((0xfff3U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xfffffff8U & (((3U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 3U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xfffffffcU & (((2U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 2U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches 
        = ((0xffcfU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xffffffe0U & (((5U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 5U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xfffffff0U & (((4U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 4U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches 
        = ((0xff3fU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xffffff80U & (((7U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 7U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xffffffc0U & (((6U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 6U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches 
        = ((0xfcffU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xfffffe00U & (((9U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 9U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xffffff00U & (((8U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 8U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches 
        = ((0xf3ffU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xfffff800U & (((0xbU != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 0xbU) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xfffffc00U & (((0xaU != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 0xaU) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches 
        = ((0xcfffU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xffffe000U & (((0xdU != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 0xdU) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xfffff000U & (((0xcU != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 0xcU) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches 
        = ((0x3fffU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xffff8000U & (((0xfU != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 0xfU) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xffffc000U & (((0xeU != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 0xeU) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches 
        = ((0xfffcU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xfffffffeU & (((1U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 1U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | ((0U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                 & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches 
        = ((0xfff3U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xfffffff8U & (((3U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 3U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xfffffffcU & (((2U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 2U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches 
        = ((0xffcfU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xffffffe0U & (((5U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 5U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xfffffff0U & (((4U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 4U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches 
        = ((0xff3fU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xffffff80U & (((7U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 7U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xffffffc0U & (((6U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 6U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches 
        = ((0xfcffU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xfffffe00U & (((9U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 9U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xffffff00U & (((8U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 8U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches 
        = ((0xf3ffU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xfffff800U & (((0xbU != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 0xbU) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xfffffc00U & (((0xaU != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 0xaU) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches 
        = ((0xcfffU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xffffe000U & (((0xdU != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 0xdU) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xfffff000U & (((0xcU != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 0xcU) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches 
        = ((0x3fffU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xffff8000U & (((0xfU != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 0xfU) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xffffc000U & (((0xeU != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 0xeU) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__lookup_matches 
        = ((0xfffcU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xfffffffeU & (((1U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 1U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | ((0U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                 & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__mshr_matches_st0))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__lookup_matches 
        = ((0xfff3U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xfffffff8U & (((3U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 3U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xfffffffcU & (((2U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 2U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__lookup_matches 
        = ((0xffcfU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xffffffe0U & (((5U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 5U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xfffffff0U & (((4U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 4U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__lookup_matches 
        = ((0xff3fU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xffffff80U & (((7U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 7U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xffffffc0U & (((6U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 6U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__lookup_matches 
        = ((0xfcffU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xfffffe00U & (((9U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 9U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xffffff00U & (((8U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 8U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__lookup_matches 
        = ((0xf3ffU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xfffff800U & (((0xbU != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 0xbU) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xfffffc00U & (((0xaU != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 0xaU) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__lookup_matches 
        = ((0xcfffU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xffffe000U & (((0xdU != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 0xdU) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xfffff000U & (((0xcU != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 0xcU) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__lookup_matches 
        = ((0x3fffU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xffff8000U & (((0xfU != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 0xfU) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xffffc000U & (((0xeU != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 0xeU) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__lookup_matches 
        = ((0xfffcU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xfffffffeU & (((1U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 1U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | ((0U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                 & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__mshr_matches_st0))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__lookup_matches 
        = ((0xfff3U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xfffffff8U & (((3U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 3U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xfffffffcU & (((2U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 2U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__lookup_matches 
        = ((0xffcfU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xffffffe0U & (((5U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 5U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xfffffff0U & (((4U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 4U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__lookup_matches 
        = ((0xff3fU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xffffff80U & (((7U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 7U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xffffffc0U & (((6U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 6U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__lookup_matches 
        = ((0xfcffU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xfffffe00U & (((9U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 9U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xffffff00U & (((8U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 8U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__lookup_matches 
        = ((0xf3ffU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xfffff800U & (((0xbU != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 0xbU) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xfffffc00U & (((0xaU != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 0xaU) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__lookup_matches 
        = ((0xcfffU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xffffe000U & (((0xdU != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 0xdU) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xfffff000U & (((0xcU != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 0xcU) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__lookup_matches 
        = ((0x3fffU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xffff8000U & (((0xfU != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 0xfU) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xffffc000U & (((0xeU != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 0xeU) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__lookup_matches 
        = ((0xfffcU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xfffffffeU & (((1U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 1U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | ((0U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                 & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__mshr_matches_st0))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__lookup_matches 
        = ((0xfff3U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xfffffff8U & (((3U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 3U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xfffffffcU & (((2U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 2U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__lookup_matches 
        = ((0xffcfU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xffffffe0U & (((5U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 5U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xfffffff0U & (((4U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 4U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__lookup_matches 
        = ((0xff3fU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xffffff80U & (((7U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 7U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xffffffc0U & (((6U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 6U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__lookup_matches 
        = ((0xfcffU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xfffffe00U & (((9U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 9U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xffffff00U & (((8U != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 8U) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__lookup_matches 
        = ((0xf3ffU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xfffff800U & (((0xbU != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 0xbU) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xfffffc00U & (((0xaU != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 0xaU) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__lookup_matches 
        = ((0xcfffU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xffffe000U & (((0xdU != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 0xdU) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xfffff000U & (((0xcU != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 0xcU) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__lookup_matches 
        = ((0x3fffU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__lookup_matches)) 
           | ((0xffff8000U & (((0xfU != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                               << 0xfU) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__mshr_matches_st0))) 
              | (0xffffc000U & (((0xeU != (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_id_r)) 
                                 << 0xeU) & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__3__KET____DOT__bank__DOT__mshr_matches_st0)))));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[0U] 
        = (IData)((((QData)((IData)((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch__DOT____Vcellout__tag_store__rdata 
                                     >> 4U))) << 0x20U) 
                   | (QData)((IData)((vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.__PVT__rsp_data 
                                      >> 4U)))));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[1U] 
        = (IData)(((((QData)((IData)((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch__DOT____Vcellout__tag_store__rdata 
                                      >> 4U))) << 0x20U) 
                    | (QData)((IData)((vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.__PVT__rsp_data 
                                       >> 4U)))) >> 0x20U));
    vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[2U] 
        = ((0x80U & vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch_if.__PVT__data[2U]) 
           | (0xffU & ((0x70U & ((IData)(vlSymsp->TOP__Vortex__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk2__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.__PVT__rsp_data) 
                                 << 4U)) | (0xfU & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__fetch__DOT____Vcellout__tag_store__rdata)))));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_tag 
        = ((0xff8U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_tag)) 
           | (7U & (IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT____Vcellinp__genblk6__BRA__0__KET____DOT__bank_buf__data_in)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_idx 
        = ((0xfcU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_idx)) 
           | (3U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT____Vcellinp__genblk6__BRA__0__KET____DOT__bank_buf__data_in) 
                    >> 3U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_tag 
        = ((0xfc7U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_tag)) 
           | (0x38U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT____Vcellinp__genblk6__BRA__1__KET____DOT__bank_buf__data_in) 
                       << 3U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_idx 
        = ((0xf3U & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_idx)) 
           | (0xcU & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT____Vcellinp__genblk6__BRA__1__KET____DOT__bank_buf__data_in) 
                      >> 1U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_tag 
        = ((0xe3fU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_tag)) 
           | (0x1c0U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT____Vcellinp__genblk6__BRA__2__KET____DOT__bank_buf__data_in) 
                        << 6U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_idx 
        = ((0xcfU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_idx)) 
           | (0x30U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT____Vcellinp__genblk6__BRA__2__KET____DOT__bank_buf__data_in) 
                       << 1U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_tag 
        = ((0x1ffU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_tag)) 
           | (0xe00U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT____Vcellinp__genblk6__BRA__3__KET____DOT__bank_buf__data_in) 
                        << 9U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_idx 
        = ((0x3fU & (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT__per_bank_rsp_idx)) 
           | (0xc0U & ((IData)(vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__genblk6__BRA__0__KET____DOT__core__DOT__smem_unit__DOT__shared_mem__DOT____Vcellinp__genblk6__BRA__3__KET____DOT__bank_buf__data_in) 
                       << 3U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__crsq_valid 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_read_hit_st1) 
           | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_replay_rd_st1));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][0U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][0U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][0U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][0U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][0U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x7fU 
                                               & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                   << 6U) 
                                                  | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                     >> 0x1aU)))][0U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x7fU 
                                                 & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                     << 6U) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       >> 0x1aU)))][0U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][1U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][1U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][1U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][1U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][1U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x7fU 
                                               & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                   << 6U) 
                                                  | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                     >> 0x1aU)))][1U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x7fU 
                                                 & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                     << 6U) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       >> 0x1aU)))][1U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][2U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][2U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][2U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][2U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][2U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x7fU 
                                               & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                   << 6U) 
                                                  | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                     >> 0x1aU)))][2U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x7fU 
                                                 & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                     << 6U) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       >> 0x1aU)))][2U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][3U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][3U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][3U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][3U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][3U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x7fU 
                                               & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                   << 6U) 
                                                  | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                     >> 0x1aU)))][3U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x7fU 
                                                 & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                     << 6U) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       >> 0x1aU)))][3U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][4U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][4U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][4U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][4U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][4U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x7fU 
                                               & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                   << 6U) 
                                                  | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                     >> 0x1aU)))][4U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x7fU 
                                                 & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                     << 6U) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       >> 0x1aU)))][4U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][5U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][5U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][5U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][5U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][5U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x7fU 
                                               & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                   << 6U) 
                                                  | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                     >> 0x1aU)))][5U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x7fU 
                                                 & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                     << 6U) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       >> 0x1aU)))][5U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][6U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][6U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][6U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][6U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][6U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x7fU 
                                               & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                   << 6U) 
                                                  | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                     >> 0x1aU)))][6U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x7fU 
                                                 & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                     << 6U) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       >> 0x1aU)))][6U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][7U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][7U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][7U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][7U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][7U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                             << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                       >> 0x1aU)))][7U] 
                 << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                           [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                       << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x1aU)))][7U] 
                           >> 0x18U))) << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][8U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][8U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][8U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][8U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][8U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x7fU 
                                               & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                   << 6U) 
                                                  | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                     >> 0x1aU)))][8U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x7fU 
                                                 & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                     << 6U) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       >> 0x1aU)))][8U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][9U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][9U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][9U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][9U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][9U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x7fU 
                                               & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                   << 6U) 
                                                  | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                     >> 0x1aU)))][9U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x7fU 
                                                 & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                     << 6U) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       >> 0x1aU)))][9U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][0xaU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][0xaU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][0xaU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][0xaU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][0xaU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x7fU 
                                               & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                   << 6U) 
                                                  | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                     >> 0x1aU)))][0xaU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x7fU 
                                                 & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                     << 6U) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       >> 0x1aU)))][0xaU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][0xbU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][0xbU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][0xbU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][0xbU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][0xbU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x7fU 
                                               & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                   << 6U) 
                                                  | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                     >> 0x1aU)))][0xbU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x7fU 
                                                 & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                     << 6U) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       >> 0x1aU)))][0xbU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][0xcU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][0xcU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][0xcU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][0xcU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][0xcU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x7fU 
                                               & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                   << 6U) 
                                                  | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                     >> 0x1aU)))][0xcU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x7fU 
                                                 & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                     << 6U) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       >> 0x1aU)))][0xcU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][0xdU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][0xdU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][0xdU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][0xdU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][0xdU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x7fU 
                                               & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                   << 6U) 
                                                  | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                     >> 0x1aU)))][0xdU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x7fU 
                                                 & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                     << 6U) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       >> 0x1aU)))][0xdU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][0xeU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][0xeU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][0xeU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][0xeU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][0xeU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x7fU 
                                               & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                   << 6U) 
                                                  | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                     >> 0x1aU)))][0xeU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x7fU 
                                                 & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                     << 6U) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       >> 0x1aU)))][0xeU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][0xfU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][0xfU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][0xfU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][0xfU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][0xfU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                             << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                       >> 0x1aU)))][0xfU] 
                 << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                           [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                       << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x1aU)))][0xfU] 
                           >> 0x18U))) << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][0x10U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][0x10U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][0x10U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][0x10U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][0x10U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x7fU 
                                               & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                   << 6U) 
                                                  | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                     >> 0x1aU)))][0x10U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x7fU 
                                                 & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                     << 6U) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       >> 0x1aU)))][0x10U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][0x11U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][0x11U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][0x11U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][0x11U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][0x11U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x7fU 
                                               & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                   << 6U) 
                                                  | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                     >> 0x1aU)))][0x11U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x7fU 
                                                 & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                     << 6U) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       >> 0x1aU)))][0x11U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][0x12U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][0x12U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][0x12U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][0x12U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][0x12U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x7fU 
                                               & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                   << 6U) 
                                                  | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                     >> 0x1aU)))][0x12U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x7fU 
                                                 & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                     << 6U) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       >> 0x1aU)))][0x12U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][0x13U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][0x13U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][0x13U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][0x13U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][0x13U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x7fU 
                                               & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                   << 6U) 
                                                  | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                     >> 0x1aU)))][0x13U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x7fU 
                                                 & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                     << 6U) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       >> 0x1aU)))][0x13U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][0x14U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][0x14U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][0x14U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][0x14U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][0x14U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x7fU 
                                               & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                   << 6U) 
                                                  | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                     >> 0x1aU)))][0x14U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x7fU 
                                                 & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                     << 6U) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       >> 0x1aU)))][0x14U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][0x15U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][0x15U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][0x15U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][0x15U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][0x15U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x7fU 
                                               & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                   << 6U) 
                                                  | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                     >> 0x1aU)))][0x15U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x7fU 
                                                 & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                     << 6U) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       >> 0x1aU)))][0x15U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][0x16U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][0x16U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][0x16U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][0x16U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][0x16U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x7fU 
                                               & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                   << 6U) 
                                                  | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                     >> 0x1aU)))][0x16U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x7fU 
                                                 & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                     << 6U) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       >> 0x1aU)))][0x16U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][0x17U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][0x17U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][0x17U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][0x17U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][0x17U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                             << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                       >> 0x1aU)))][0x17U] 
                 << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                           [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                       << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x1aU)))][0x17U] 
                           >> 0x18U))) << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][0x18U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][0x18U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][0x18U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][0x18U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][0x18U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x7fU 
                                               & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                   << 6U) 
                                                  | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                     >> 0x1aU)))][0x18U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x7fU 
                                                 & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                     << 6U) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       >> 0x1aU)))][0x18U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][0x19U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][0x19U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][0x19U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][0x19U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][0x19U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x7fU 
                                               & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                   << 6U) 
                                                  | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                     >> 0x1aU)))][0x19U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x7fU 
                                                 & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                     << 6U) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       >> 0x1aU)))][0x19U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][0x1aU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][0x1aU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][0x1aU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][0x1aU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][0x1aU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x7fU 
                                               & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                   << 6U) 
                                                  | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                     >> 0x1aU)))][0x1aU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x7fU 
                                                 & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                     << 6U) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       >> 0x1aU)))][0x1aU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][0x1bU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][0x1bU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][0x1bU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][0x1bU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][0x1bU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x7fU 
                                               & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                   << 6U) 
                                                  | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                     >> 0x1aU)))][0x1bU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x7fU 
                                                 & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                     << 6U) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       >> 0x1aU)))][0x1bU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][0x1cU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][0x1cU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][0x1cU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][0x1cU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][0x1cU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x7fU 
                                               & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                   << 6U) 
                                                  | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                     >> 0x1aU)))][0x1cU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x7fU 
                                                 & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                     << 6U) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       >> 0x1aU)))][0x1cU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][0x1dU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][0x1dU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][0x1dU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][0x1dU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][0x1dU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x7fU 
                                               & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                   << 6U) 
                                                  | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                     >> 0x1aU)))][0x1dU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x7fU 
                                                 & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                     << 6U) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       >> 0x1aU)))][0x1dU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][0x1eU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][0x1eU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][0x1eU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][0x1eU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][0x1eU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x7fU 
                                               & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                   << 6U) 
                                                  | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                     >> 0x1aU)))][0x1eU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x7fU 
                                                 & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                     << 6U) 
                                                    | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                       >> 0x1aU)))][0x1eU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                   << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                             >> 0x1aU)))][0x1fU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                           << 6U) | 
                                          (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                           >> 0x1aU)))][0x1fU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x7fU 
                                              & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                  << 6U) 
                                                 | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x1aU)))][0x1fU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                             << 6U) 
                                            | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                               >> 0x1aU)))][0x1fU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x7fU 
                                                & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                                    << 6U) 
                                                   | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                      >> 0x1aU)))][0x1fU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                             << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                       >> 0x1aU)))][0x1fU] 
                 << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                           [(0x7fU & ((vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x11U] 
                                       << 6U) | (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__icache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x1aU)))][0x1fU] 
                           >> 0x18U))) << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][1U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][1U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][1U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][1U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][1U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][1U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][1U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][2U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][2U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][2U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][2U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][2U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][2U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][2U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][3U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][3U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][3U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][3U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][3U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][3U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][3U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][4U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][4U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][4U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][4U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][4U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][4U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][4U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][5U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][5U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][5U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][5U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][5U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][5U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][5U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][6U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][6U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][6U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][6U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][6U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][6U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][6U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][7U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][7U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][7U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][7U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][7U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                            >> 0x19U))][7U] << 8U) 
                | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                   [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                              >> 0x19U))][7U] >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][8U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][8U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][8U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][8U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][8U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][8U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][8U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][9U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][9U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][9U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][9U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][9U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][9U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][9U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xaU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xaU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xaU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xaU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xaU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xaU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xaU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xbU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xbU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xbU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xbU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xbU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xbU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xbU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xcU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xcU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xcU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xcU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xcU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xcU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xcU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xdU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xdU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xdU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xdU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xdU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xdU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xdU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xeU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xeU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xeU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xeU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xeU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xeU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xeU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xfU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xfU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xfU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xfU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xfU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                            >> 0x19U))][0xfU] << 8U) 
                | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                   [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                              >> 0x19U))][0xfU] >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x10U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x10U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x10U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x10U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x10U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x10U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x10U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x11U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x11U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x11U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x11U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x11U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x11U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x11U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x12U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x12U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x12U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x12U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x12U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x12U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x12U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x13U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x13U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x13U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x13U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x13U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x13U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x13U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x14U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x14U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x14U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x14U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x14U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x14U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x14U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x15U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x15U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x15U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x15U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x15U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x15U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x15U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x16U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x16U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x16U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x16U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x16U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x16U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x16U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x17U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x17U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x17U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x17U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x17U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                            >> 0x19U))][0x17U] << 8U) 
                | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                   [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                              >> 0x19U))][0x17U] >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x18U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x18U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x18U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x18U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x18U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x18U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x18U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x19U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x19U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x19U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x19U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x19U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x19U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x19U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1aU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1aU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1aU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1aU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1aU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1aU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1aU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1bU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1bU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1bU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1bU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1bU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1bU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1bU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1cU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1cU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1cU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1cU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1cU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1cU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1cU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1dU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1dU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1dU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1dU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1dU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1dU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1dU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1eU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1eU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1eU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1eU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1eU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1eU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1eU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1fU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1fU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1fU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1fU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1fU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                            >> 0x19U))][0x1fU] << 8U) 
                | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                   [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                              >> 0x19U))][0x1fU] >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__crsq_valid 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_read_hit_st1) 
           | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__0__KET____DOT__bank__DOT__do_replay_rd_st1));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][1U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][1U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][1U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][1U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][1U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][1U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][1U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][2U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][2U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][2U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][2U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][2U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][2U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][2U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][3U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][3U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][3U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][3U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][3U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][3U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][3U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][4U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][4U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][4U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][4U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][4U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][4U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][4U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][5U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][5U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][5U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][5U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][5U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][5U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][5U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][6U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][6U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][6U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][6U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][6U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][6U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][6U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][7U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][7U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][7U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][7U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][7U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                            >> 0x19U))][7U] << 8U) 
                | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                   [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                              >> 0x19U))][7U] >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][8U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][8U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][8U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][8U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][8U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][8U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][8U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][9U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][9U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][9U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][9U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][9U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][9U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][9U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xaU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xaU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xaU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xaU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xaU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xaU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xaU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xbU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xbU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xbU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xbU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xbU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xbU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xbU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xcU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xcU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xcU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xcU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xcU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xcU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xcU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xdU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xdU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xdU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xdU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xdU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xdU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xdU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xeU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xeU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xeU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xeU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xeU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xeU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xeU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xfU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xfU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xfU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xfU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xfU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                            >> 0x19U))][0xfU] << 8U) 
                | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                   [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                              >> 0x19U))][0xfU] >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x10U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x10U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x10U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x10U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x10U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x10U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x10U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x11U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x11U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x11U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x11U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x11U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x11U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x11U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x12U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x12U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x12U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x12U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x12U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x12U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x12U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x13U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x13U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x13U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x13U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x13U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x13U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x13U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x14U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x14U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x14U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x14U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x14U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x14U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x14U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x15U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x15U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x15U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x15U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x15U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x15U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x15U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x16U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x16U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x16U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x16U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x16U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x16U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x16U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x17U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x17U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x17U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x17U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x17U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                            >> 0x19U))][0x17U] << 8U) 
                | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                   [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                              >> 0x19U))][0x17U] >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x18U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x18U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x18U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x18U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x18U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x18U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x18U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x19U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x19U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x19U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x19U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x19U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x19U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x19U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1aU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1aU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1aU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1aU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1aU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1aU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1aU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1bU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1bU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1bU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1bU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1bU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1bU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1bU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1cU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1cU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1cU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1cU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1cU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1cU]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1cU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1cU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1cU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1dU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1dU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1dU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1dU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1dU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1dU]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1dU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1dU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1dU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1eU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1eU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1eU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1eU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1eU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1eU]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1eU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1eU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1eU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1fU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1fU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1fU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1fU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1fU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1fU]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1fU] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                            >> 0x19U))][0x1fU] << 8U) 
                | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                   [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                              >> 0x19U))][0x1fU] >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__crsq_valid 
        = ((IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_read_hit_st1) 
           | (IData)(vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__1__KET____DOT__bank__DOT__do_replay_rd_st1));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][1U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][1U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][1U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][1U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][1U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[1U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[1U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][1U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][1U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][2U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][2U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][2U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][2U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][2U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[2U]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[2U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][2U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][2U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][3U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][3U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][3U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][3U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][3U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[3U]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[3U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][3U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][3U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][4U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][4U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][4U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][4U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][4U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[4U]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[4U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][4U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][4U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][5U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][5U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][5U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][5U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][5U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[5U]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[5U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][5U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][5U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][6U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][6U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][6U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][6U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][6U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[6U]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[6U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][6U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][6U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][7U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][7U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][7U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][7U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][7U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[7U]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[0U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[7U] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                            >> 0x19U))][7U] << 8U) 
                | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                   [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                              >> 0x19U))][7U] >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][8U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][8U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][8U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][8U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][8U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[8U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[8U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][8U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][8U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][9U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][9U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][9U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][9U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][9U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[9U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[9U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][9U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][9U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xaU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xaU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xaU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xaU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xaU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xaU]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xaU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xaU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xaU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xbU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xbU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xbU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xbU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xbU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xbU]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xbU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xbU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xbU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xcU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xcU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xcU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xcU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xcU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xcU]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xcU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xcU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xcU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xdU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xdU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xdU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xdU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xdU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xdU]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xdU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xdU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xdU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xeU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xeU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xeU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xeU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xeU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xeU]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xeU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0xeU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0xeU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0xfU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0xfU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0xfU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0xfU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0xfU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0xfU]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[1U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0xfU] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                            >> 0x19U))][0xfU] << 8U) 
                | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                   [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                              >> 0x19U))][0xfU] >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x10U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x10U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x10U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x10U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x10U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x10U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x10U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x10U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x10U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x11U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x11U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x11U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x11U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x11U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x11U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x11U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x11U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x11U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x12U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x12U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x12U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x12U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x12U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x12U]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x12U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x12U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x12U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x13U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x13U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x13U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (0xff0000U & (((0x4000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x13U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x13U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x13U]) 
           | (((0x8000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x13U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x13U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x13U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (0xffU & ((0x10000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x14U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (0xff00U & (((0x20000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x14U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x14U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (0xff0000U & (((0x40000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x14U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x14U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x14U]) 
           | (((0x80000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x14U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x14U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x14U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (0xffU & ((0x100000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x15U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (0xff00U & (((0x200000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x15U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x15U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (0xff0000U & (((0x400000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x15U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x15U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x15U]) 
           | (((0x800000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x15U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x15U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x15U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (0xffU & ((0x1000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x16U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (0xff00U & (((0x2000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x16U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x16U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (0xff0000U & (((0x4000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x16U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x16U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x16U]) 
           | (((0x8000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x16U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x16U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x16U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (0xffU & ((0x10000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x17U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (0xff00U & (((0x20000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x17U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x17U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (0xff0000U & (((0x40000000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x17U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x17U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x17U]) 
           | (((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[2U] 
                >> 0x1fU) ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                              << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x17U] 
                                        >> 0x18U)) : 
               ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                            >> 0x19U))][0x17U] << 8U) 
                | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                   [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                              >> 0x19U))][0x17U] >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (0xffU & ((1U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x18U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (0xff00U & (((2U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x18U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x18U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (0xff0000U & (((4U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x18U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x18U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x18U]) 
           | (((8U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x18U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x18U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x18U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (0xffU & ((0x10U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x19U])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (0xff00U & (((0x20U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x19U] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x19U] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (0xff0000U & (((0x40U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x19U] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x19U] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x19U]) 
           | (((0x80U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x19U] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x19U] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x19U] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (0xffU & ((0x100U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1aU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (0xff00U & (((0x200U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1aU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1aU] 
                                            >> 8U))) 
                         << 8U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xff00ffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (0xff0000U & (((0x400U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                             ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                                              >> 0x10U))
                             : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                 [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                            >> 0x19U))][0x1aU] 
                                 << 0x10U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                              [(0x1fU 
                                                & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                   >> 0x19U))][0x1aU] 
                                              >> 0x10U))) 
                           << 0x10U)));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU] 
        = ((0xffffffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1aU]) 
           | (((0x800U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                    << 8U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1aU] 
                              >> 0x18U)) : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                             [(0x1fU 
                                               & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                  >> 0x19U))][0x1aU] 
                                             << 8U) 
                                            | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                               [(0x1fU 
                                                 & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                    >> 0x19U))][0x1aU] 
                                               >> 0x18U))) 
              << 0x18U));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xffffff00U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (0xffU & ((0x1000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                        ? vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU]
                        : vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                       [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                  >> 0x19U))][0x1bU])));
    vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU] 
        = ((0xffff00ffU & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram_n[0x1bU]) 
           | (0xff00U & (((0x2000U & vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__genblk4__DOT__wren_w[3U])
                           ? ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__wdata[0x1bU] 
                                            >> 8U))
                           : ((vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                               [(0x1fU & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                          >> 0x19U))][0x1bU] 
                               << 0x18U) | (vlSelf->__PVT__genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__ram
                                            [(0x1fU 
                                              & (vlSelf->genblk5__BRA__0__KET____DOT__cluster__DOT__genblk4__BRA__0__KET____DOT__socket__DOT__dcache__DOT__genblk3__BRA__0__KET____DOT__cache_wrap__DOT__genblk6__DOT__cache__DOT__genblk10__BRA__2__KET____DOT__bank__DOT____Vcellout__pipe_reg1__data_out[0x10U] 
                                                 >> 0x19U))][0x1bU] 
                                            >> 8U))) 
                         << 8U)));
}
