============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 24 2025  06:46:32 am
  Module:                 otbn
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                                   Instance                                                                         Module                        Cell Count  Cell Area   Net Area   Total Area 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
otbn                                                                                                                                                                  173141 340736.466 150866.617   491603.084 
  g_dmem_intg_check[0].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_19700                             98    209.252     51.769      261.021 
  g_dmem_intg_check[1].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_19701                            103    219.050     55.234      274.284 
  g_dmem_intg_check[2].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_19702                            110    219.516     59.697      279.214 
  g_dmem_intg_check[3].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_19703                            118    243.311     64.659      307.971 
  g_dmem_intg_check[4].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_19704                            108    220.450     58.700      279.150 
  g_dmem_intg_check[5].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_19705                             98    219.750     52.254      272.004 
  g_dmem_intg_check[6].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_19706                            119    236.313     65.401      301.714 
  g_dmem_intg_check[7].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec                                  112    217.417     61.667      279.084 
  gen_alert_tx[0].u_prim_alert_sender                                                                         prim_alert_sender_AsyncOn1_IsFatal1                        135    273.171     96.222      369.393 
    u_decode_ack_gen_async.i_sync_n                                                                           prim_flop_2sync_Width1_ResetValue1_26090                     4     13.530      1.496       15.027 
      u_sync_1                                                                                                prim_flop_Width1_ResetValue1_26121                           2      6.765      0.499        7.264 
      u_sync_2                                                                                                prim_flop_Width1_ResetValue1_26120                           2      6.765      0.499        7.264 
    u_decode_ack_gen_async.i_sync_p                                                                           prim_flop_2sync_Width1_ResetValue0_26087                     4     13.530      1.496       15.027 
      u_sync_1                                                                                                prim_flop_Width1_ResetValue0_26110                           2      6.765      0.499        7.264 
      u_sync_2                                                                                                prim_flop_Width1_ResetValue0_26109                           2      6.765      0.499        7.264 
    u_decode_ping                                                                                             prim_diff_decode_AsyncOn1                                   41     85.614     27.956      113.570 
      gen_async.i_sync_n                                                                                      prim_flop_2sync_Width1_ResetValue1                           4     13.530      1.496       15.027 
        u_sync_1                                                                                              prim_flop_Width1_ResetValue1_26123                           2      6.765      0.499        7.264 
        u_sync_2                                                                                              prim_flop_Width1_ResetValue1_26122                           2      6.765      0.499        7.264 
      gen_async.i_sync_p                                                                                      prim_flop_2sync_Width1_ResetValue0                           4     13.530      1.496       15.027 
        u_sync_1                                                                                              prim_flop_Width1_ResetValue0_26112                           2      6.765      0.499        7.264 
        u_sync_2                                                                                              prim_flop_Width1_ResetValue0_26111                           2      6.765      0.499        7.264 
    u_prim_flop_alert                                                                                         prim_sec_anchor_flop_Width2_ResetValue2                      4     13.530      0.998       14.528 
      u_secure_anchor_flop                                                                                    prim_flop_Width2_ResetValue2                                 4     13.530      0.998       14.528 
  gen_alert_tx[1].u_prim_alert_sender                                                                         prim_alert_sender_AsyncOn1_IsFatal0                        143    278.070    100.455      378.525 
    u_decode_ack_gen_async.i_sync_n                                                                           prim_flop_2sync_Width1_ResetValue1_26088                     4     13.530      1.496       15.027 
      u_sync_1                                                                                                prim_flop_Width1_ResetValue1_26117                           2      6.765      0.499        7.264 
      u_sync_2                                                                                                prim_flop_Width1_ResetValue1_26116                           2      6.765      0.499        7.264 
    u_decode_ack_gen_async.i_sync_p                                                                           prim_flop_2sync_Width1_ResetValue0_26085                     4     13.530      1.496       15.027 
      u_sync_1                                                                                                prim_flop_Width1_ResetValue0_26106                           2      6.765      0.499        7.264 
      u_sync_2                                                                                                prim_flop_Width1_ResetValue0_26105                           2      6.765      0.499        7.264 
    u_decode_ping                                                                                             prim_diff_decode_AsyncOn1_10865                             41     85.614     27.956      113.570 
      gen_async.i_sync_n                                                                                      prim_flop_2sync_Width1_ResetValue1_26089                     4     13.530      1.496       15.027 
        u_sync_1                                                                                              prim_flop_Width1_ResetValue1_26119                           2      6.765      0.499        7.264 
        u_sync_2                                                                                              prim_flop_Width1_ResetValue1_26118                           2      6.765      0.499        7.264 
      gen_async.i_sync_p                                                                                      prim_flop_2sync_Width1_ResetValue0_26086                     4     13.530      1.496       15.027 
        u_sync_1                                                                                              prim_flop_Width1_ResetValue0_26108                           2      6.765      0.499        7.264 
        u_sync_2                                                                                              prim_flop_Width1_ResetValue0_26107                           2      6.765      0.499        7.264 
    u_prim_flop_alert                                                                                         prim_sec_anchor_flop_Width2_ResetValue2_26170                4     13.530      0.998       14.528 
      u_secure_anchor_flop                                                                                    prim_flop_Width2_ResetValue2_26129                           4     13.530      0.998       14.528 
  u_dmem_u_addr_collision_flop                                                                                prim_flop_Width4_ResetValue9_26153                           8     27.060      1.995       29.056 
  u_dmem_u_rvalid_flop                                                                                        prim_flop_Width4_ResetValue9_26151                           3     12.830      0.499       13.329 
  u_dmem_u_write_en_flop                                                                                      prim_flop_Width4_ResetValue9_26154                           3     12.830      0.499       13.329 
  u_dmem_u_write_pending_flop                                                                                 prim_flop_Width4_ResetValue9_26152                           8     27.060      1.995       29.056 
  u_imem_u_addr_collision_flop                                                                                prim_flop_Width4_ResetValue9_26157                           8     27.060      1.995       29.056 
  u_imem_u_rvalid_flop                                                                                        prim_flop_Width4_ResetValue9_26155                           3     12.830      0.499       13.329 
  u_imem_u_write_en_flop                                                                                      prim_flop_Width4_ResetValue9                                 3     12.830      0.499       13.329 
  u_imem_u_write_pending_flop                                                                                 prim_flop_Width4_ResetValue9_26156                           8     27.060      1.995       29.056 
  u_intr_hw_done                                                                                              prim_intr_hw_Width1                                          6     10.731      1.739       12.470 
  u_lc_escalate_en_sync                                                                                       prim_lc_sync_NumCopies2                                     16     54.121      5.985       60.106 
    gen_flops.u_prim_flop_2sync                                                                               prim_flop_2sync_Width4_ResetValue10                         16     54.121      5.985       60.106 
      u_sync_1                                                                                                prim_flop_Width4_ResetValue10                                8     27.060      1.995       29.056 
      u_sync_2                                                                                                prim_flop_Width4_ResetValue10_26147                          8     27.060      1.995       29.056 
  u_lc_rma_req_sync                                                                                           prim_lc_sync_NumCopies1                                     16     54.121      5.985       60.106 
    gen_flops.u_prim_flop_2sync                                                                               prim_flop_2sync_Width4_ResetValue10_26091                   16     54.121      5.985       60.106 
      u_sync_1                                                                                                prim_flop_Width4_ResetValue10_26146                          8     27.060      1.995       29.056 
      u_sync_2                                                                                                prim_flop_Width4_ResetValue10_26145                          8     27.060      1.995       29.056 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[0].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_65_26207                          77    161.663     37.343      199.006 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[1].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_65_26208                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[2].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_65_26209                          77    161.663     37.343      199.006 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[3].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_65_26210                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[4].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_65_26211                          76    159.564     37.087      196.651 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[5].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_65_26212                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[6].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_65_26213                          76    159.564     37.087      196.651 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[7].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_65_26214                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[0].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_65_26199                          76    159.564     37.087      196.651 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[1].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_65_26200                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[2].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_65_26201                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[3].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_65_26202                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[4].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_65_26203                          77    161.663     37.343      199.006 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[5].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_65_26204                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[6].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_65_26205                          77    161.663     37.343      199.006 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[7].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_65_26206                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[0].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_26190                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[1].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_26191                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[2].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_26192                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[3].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_26193                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[4].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_26194                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[5].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_26195                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[6].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_26196                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[7].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_26197                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[0].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_26215                          77    166.095     37.343      203.438 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[1].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_26216                          81    177.060     40.067      217.126 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[2].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_26217                          77    165.396     37.343      202.738 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[3].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_26218                          78    172.860     38.571      211.431 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[4].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_26219                          76    167.262     37.087      204.349 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[5].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_26220                          76    165.396     37.330      202.726 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[6].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_26221                          76    162.363     37.087      199.450 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[7].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_26222                          78    170.994     38.328      209.322 
  u_otbn_core_u_otbn_alu_bignum_g_update_flag_groups[0].u_mac_z_flag_en_blanker                               prim_blanker_Width1                                          1      1.400      0.000        1.400 
    u_blank_and                                                                                               prim_and2_Width1                                             1      1.400      0.000        1.400 
  u_otbn_core_u_otbn_alu_bignum_g_update_flag_groups[1].u_mac_z_flag_en_blanker                               prim_blanker_Width1_26079                                    1      1.400      0.000        1.400 
    u_blank_and                                                                                               prim_and2_Width1_26075                                       1      1.400      0.000        1.400 
  u_otbn_core_u_otbn_alu_bignum_u_expected_ispr_rd_en_enc                                                     prim_onehot_enc_OneHotWidth13_26159                         20     26.361     10.538       36.899 
  u_otbn_core_u_otbn_alu_bignum_u_expected_ispr_wr_en_enc                                                     prim_onehot_enc_OneHotWidth13_26158                         20     26.361     10.538       36.899 
  u_otbn_core_u_otbn_alu_bignum_u_flags_q_mux_g_in_mux_outer[0].u_mux_bit_and                                 prim_and2_Width2                                             2      2.799      0.000        2.799 
  u_otbn_core_u_otbn_alu_bignum_u_flags_q_mux_g_in_mux_outer[1].u_mux_bit_and                                 prim_and2_Width2_26078                                       2      2.799      0.000        2.799 
  u_otbn_core_u_otbn_alu_bignum_u_flags_q_mux_g_in_mux_outer[2].u_mux_bit_and                                 prim_and2_Width2_26077                                       2      2.799      0.000        2.799 
  u_otbn_core_u_otbn_alu_bignum_u_flags_q_mux_g_in_mux_outer[3].u_mux_bit_and                                 prim_and2_Width2_26076                                       2      2.799      0.000        2.799 
  u_otbn_core_u_otbn_alu_bignum_u_kmac_cfg_secded_enc                                                         prim_secded_inv_39_32_enc_65_26198                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_u_kmac_msg_ctr                                                                prim_count_Width12_EnableAlertTriggerSVA0                  151    339.656     93.127      432.783 
    gen_cnts[0].u_cnt_flop                                                                                    prim_flop_Width12_ResetValue0                               24     81.181      5.985       87.167 
    gen_cnts[1].u_cnt_flop                                                                                    prim_flop_Width12_ResetValue4095                            24     81.181      5.985       87.167 
  u_otbn_core_u_otbn_alu_bignum_u_kmac_status_secded_enc                                                      prim_secded_inv_39_32_enc_41                                 3      6.299      0.000        6.299 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[0].i_secded_enc                                       prim_secded_inv_39_32_enc_65_26173                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[1].i_secded_enc                                       prim_secded_inv_39_32_enc_65_26174                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[2].i_secded_enc                                       prim_secded_inv_39_32_enc_65_26175                          76    159.564     37.087      196.651 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[3].i_secded_enc                                       prim_secded_inv_39_32_enc_65_26176                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[4].i_secded_enc                                       prim_secded_inv_39_32_enc_65_26177                          74    155.364     36.819      192.183 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[5].i_secded_enc                                       prim_secded_inv_39_32_enc_65_26178                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[6].i_secded_enc                                       prim_secded_inv_39_32_enc_65_26179                          75    157.464     37.074      194.538 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[7].i_secded_enc                                       prim_secded_inv_39_32_enc_65_26180                          75    157.464     37.074      194.538 
  u_otbn_core_u_otbn_controller_rf_bignum_rd_a_idirect_onehot__enc                                            prim_onehot_enc_OneHotWidth32_26166                         55     67.185     32.854      100.039 
  u_otbn_core_u_otbn_controller_rf_bignum_rd_b_indirect_onehot_enc                                            prim_onehot_enc_OneHotWidth32_26165                         55     67.185     32.854      100.039 
  u_otbn_core_u_otbn_controller_rf_bignum_wr_indirect_onehot_enc                                              prim_onehot_enc_OneHotWidth32_26164                         55     67.185     32.854      100.039 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[0].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1                              64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[0].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0                               64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[1].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_26143                        64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[1].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_26136                         64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[2].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_26142                        64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[2].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_26135                         64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[3].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_26141                        64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[3].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_26134                         64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[4].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_26140                        64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[4].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_26133                         64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[5].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_26139                        64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[5].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_26132                         64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[6].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_26138                        64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[6].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_26131                         64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[7].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_26137                        64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[7].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_26130                         64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_loop_info_stack_u_cnt_err_flop                         prim_flop_Width1_ResetValue0_26095                           2      6.765      0.499        7.264 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_loop_info_stack_u_stack_wr_ptr_gen_cnts[0].u_cnt_flop  prim_flop_Width4_ResetValue0                                 8     27.060      1.995       29.056 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_loop_info_stack_u_stack_wr_ptr_gen_cnts[1].u_cnt_flop  prim_flop_Width4_ResetValue15                                8     27.060      1.995       29.056 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_u_loop_counter_err_flop                                prim_flop_Width8_ResetValue0                                16     54.121      3.990       58.111 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_u_new_loop_addrs_intg_enc                              prim_secded_inv_39_32_enc_6                                 70    150.232     34.338      184.570 
  u_otbn_core_u_otbn_controller_u_state_error_flop                                                            prim_flop_Width1_ResetValue0_26094                           2      6.765      0.499        7.264 
  u_otbn_core_u_otbn_controller_u_state_regs                                                                  prim_sparse_fsm_flop_Width5_StateEnumTtype_otbn_pk          10     33.826      2.494       36.319 
    u_state_flop                                                                                              prim_flop_Width5_ResetValue4                                10     33.826      2.494       36.319 
  u_otbn_core_u_otbn_instruction_fetch_rf_we_bignum_sec_wipe_onehot_enc                                       prim_onehot_enc_OneHotWidth32_26167                         56     66.718     34.568      101.286 
  u_otbn_core_u_otbn_instruction_fetch_u_alu_predec_bignum_flop                                               prim_flop_Width44_ResetValuex00000000000                   110    342.455     32.918      375.373 
  u_otbn_core_u_otbn_instruction_fetch_u_ctrl_flow_predec_flop                                                prim_flop_Width6_ResetValue0                                13     41.990      3.491       45.482 
  u_otbn_core_u_otbn_instruction_fetch_u_ctrl_flow_target_predec_flop                                         prim_flop_Width15_ResetValue0                               30    101.477      7.481      108.958 
  u_otbn_core_u_otbn_instruction_fetch_u_insn_fetch_resp_data_intg_flop                                       prim_flop_Width39_ResetValuex0000000000                     80    267.572     20.449      288.021 
  u_otbn_core_u_otbn_instruction_fetch_u_ispr_predec_bignum_flop                                              prim_flop_Width26_ResetValue0                               64    201.087     18.953      220.040 
  u_otbn_core_u_otbn_instruction_fetch_u_lsu_addr_en_predec_flop                                              prim_flop_Width1_ResetValue0_26096                           2      6.765      0.499        7.264 
  u_otbn_core_u_otbn_instruction_fetch_u_mac_predec_bignum_flop                                               prim_flop_Width2_ResetValue0                                 6     17.263      1.995       19.258 
  u_otbn_core_u_otbn_instruction_fetch_u_otbn_predecode_ispr_rd_en_onehot_enc                                 prim_onehot_enc_OneHotWidth13                               20     26.594     10.538       37.132 
  u_otbn_core_u_otbn_instruction_fetch_u_otbn_predecode_ispr_wr_en_onehot_enc                                 prim_onehot_enc_OneHotWidth13_26160                         20     26.594     10.538       37.132 
  u_otbn_core_u_otbn_instruction_fetch_u_otbn_predecode_rf_ren_a_bignum_onehot_enc                            prim_onehot_enc_OneHotWidth32                               56     66.485     34.568      101.053 
  u_otbn_core_u_otbn_instruction_fetch_u_otbn_predecode_rf_ren_b_bignum_onehot_enc                            prim_onehot_enc_OneHotWidth32_26169                         56     67.185     34.325      101.509 
  u_otbn_core_u_otbn_instruction_fetch_u_otbn_predecode_rf_we_bignum_onehot_enc                               prim_onehot_enc_OneHotWidth32_26168                         56     66.485     34.568      101.053 
  u_otbn_core_u_otbn_instruction_fetch_u_rf_predec_bignum_flop                                                prim_flop_Width96_ResetValuex000000000000000000000         287    803.416     95.263      898.679 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[0].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_26223                          76    160.030     37.330      197.360 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[1].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_26224                          76    160.030     37.330      197.360 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[2].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_26225                          76    160.030     37.330      197.360 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[3].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_26226                          76    160.030     37.330      197.360 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[4].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_26227                          76    160.030     37.330      197.360 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[5].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_26228                          76    160.030     37.330      197.360 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[6].i_secded_enc                                                   prim_secded_inv_39_32_enc_65_26229                          76    160.030     37.330      197.360 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[7].i_secded_enc                                                   prim_secded_inv_39_32_enc_65                                76    160.030     37.330      197.360 
  u_otbn_core_u_otbn_rf_base_gen_rf_base_ff.u_otbn_rf_base_inner_u_prim_onehot_check                          prim_onehot_check_AddrWidth5_AddrCheck1_EnableChec          98    124.572     62.230      186.801 
  u_otbn_core_u_otbn_rf_base_u_call_stack_u_cnt_err_flop                                                      prim_flop_Width1_ResetValue0_26093                           2      6.765      0.499        7.264 
  u_otbn_core_u_otbn_rf_base_u_call_stack_u_stack_wr_ptr                                                      prim_count_Width4_1                                        109    194.322     75.197      269.520 
    gen_cnts[0].u_cnt_flop                                                                                    prim_flop_Width4_ResetValue0_26144                           8     27.060      1.995       29.056 
    gen_cnts[1].u_cnt_flop                                                                                    prim_flop_Width4_ResetValue15_26148                          8     27.060      1.995       29.056 
  u_otbn_core_u_otbn_rf_base_u_wr_data_intg_enc                                                               prim_secded_inv_39_32_enc_65_26181                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[0].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_65_26182                          77    162.130     37.586      199.715 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[1].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_65_26183                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[2].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_65_26184                          76    181.958     37.330      219.289 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[3].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_65_26185                          81    190.123     39.824      229.947 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[4].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_65_26186                          79    206.220     38.826      245.046 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[5].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_65_26187                          82    199.921     41.052      240.973 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[6].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_65_26188                          86    207.852     44.019      251.871 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[7].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_65_26189                          85    206.220     42.305      248.524 
  u_otbn_core_u_otbn_rf_bignum_gen_rf_bignum_ff.u_otbn_rf_bignum_inner_u_prim_onehot_check                    prim_onehot_check_AddrWidth5_OneHotWidth32_AddrChe          96    122.239     60.503      182.742 
  u_otbn_core_u_otbn_rf_bignum_gen_rf_bignum_ff.u_otbn_rf_bignum_inner_u_we_err_flop                          prim_flop_Width1_ResetValue0_26092                           2      6.765      0.499        7.264 
  u_otbn_core_u_otbn_rf_bignum_u_rf_ren_a_onehot_enc                                                          prim_onehot_enc_OneHotWidth32_26163                         56     67.418     34.568      101.986 
  u_otbn_core_u_otbn_rf_bignum_u_rf_ren_b_onehot_enc                                                          prim_onehot_enc_OneHotWidth32_26162                         56     66.718     34.568      101.286 
  u_otbn_core_u_otbn_rf_bignum_u_rf_we_onehot_enc                                                             prim_onehot_enc_OneHotWidth32_26161                         56     66.718     34.568      101.286 
  u_otbn_core_u_otbn_start_stop_control_u_prim_mubi4_sender_rma_ack                                           prim_mubi4_sender_AsyncOn1_EnSecBuf1_ResetValue9             8     27.060      1.995       29.056 
    gen_flops.u_prim_flop                                                                                     prim_flop_Width4_ResetValue9_26150                           8     27.060      1.995       29.056 
  u_otbn_core_u_otbn_start_stop_control_u_state_regs                                                          prim_sparse_fsm_flop_Width7_StateEnumTtype_otbn_pk          14     47.356      3.491       50.847 
    u_state_flop                                                                                              prim_flop_Width7_ResetValue83                               14     47.356      3.491       50.847 
  u_otbn_core_u_otbn_start_stop_control_u_wipe_after_urnd_refresh_flop                                        prim_mubi4_sender_AsyncOn1_ResetValue9                       8     27.060      1.995       29.056 
    gen_flops.u_prim_flop                                                                                     prim_flop_Width4_ResetValue9_26149                           8     27.060      1.995       29.056 
  u_otbn_scramble_ctrl_u_otp_key_req_sync_u_prim_sync_reqack_gen_nrz_hs_protocol.ack_sync                     prim_flop_2sync_Width1_26084                                 4     13.530      1.496       15.027 
    u_sync_1                                                                                                  prim_flop_Width1_ResetValue0_26114                           2      6.765      0.499        7.264 
    u_sync_2                                                                                                  prim_flop_Width1_ResetValue0_26113                           2      6.765      0.499        7.264 
  u_otbn_scramble_ctrl_u_otp_key_req_sync_u_prim_sync_reqack_gen_nrz_hs_protocol.req_sync                     prim_flop_2sync_Width1                                       4     13.530      1.496       15.027 
    u_sync_1                                                                                                  prim_flop_Width1_ResetValue0                                 2      6.765      0.499        7.264 
    u_sync_2                                                                                                  prim_flop_Width1_ResetValue0_26115                           2      6.765      0.499        7.264 
  u_otbn_scramble_ctrl_u_state_regs                                                                           prim_sparse_fsm_flop_Width5_StateEnumTtype_otbn_pk          10     33.826      2.494       36.319 
    u_state_flop                                                                                              prim_flop_Width5_ResetValue19                               10     33.826      2.494       36.319 
  u_prim_edn_rnd_req                                                                                          prim_edn_req_OutWidth256_RepCheck1_EnRstChks1             1196   3200.368    895.705     4096.074 
    u_prim_packer_fifo                                                                                        prim_packer_fifo_InW32_OutW256_ClearOnRead0               1050   2824.788    797.169     3621.956 
    u_prim_sync_reqack_data_u_prim_sync_reqack_gen_nrz_hs_protocol.ack_sync                                   prim_flop_2sync_Width1_26082                                 4     13.530      1.496       15.027 
      u_sync_1                                                                                                prim_flop_Width1_ResetValue0_26102                           2      6.765      0.499        7.264 
      u_sync_2                                                                                                prim_flop_Width1_ResetValue0_26101                           2      6.765      0.499        7.264 
    u_prim_sync_reqack_data_u_prim_sync_reqack_gen_nrz_hs_protocol.req_sync                                   prim_flop_2sync_Width1_26083                                 4     13.530      1.496       15.027 
      u_sync_1                                                                                                prim_flop_Width1_ResetValue0_26104                           2      6.765      0.499        7.264 
      u_sync_2                                                                                                prim_flop_Width1_ResetValue0_26103                           2      6.765      0.499        7.264 
  u_prim_edn_urnd_req                                                                                         prim_edn_req_OutWidth256_EnRstChks1                       1077   2895.005    812.566     3707.571 
    u_prim_packer_fifo                                                                                        prim_packer_fifo_InW32_OutW256_ClearOnRead0_10961         1050   2824.788    797.169     3621.956 
    u_prim_sync_reqack_data                                                                                   prim_sync_reqack_data_Width33_EnRstChks1_DataSrc2D          25     68.584     13.415       82.000 
      u_prim_sync_reqack_gen_nrz_hs_protocol.ack_sync                                                         prim_flop_2sync_Width1_26080                                 4     13.530      1.496       15.027 
        u_sync_1                                                                                              prim_flop_Width1_ResetValue0_26098                           2      6.765      0.499        7.264 
        u_sync_2                                                                                              prim_flop_Width1_ResetValue0_26097                           2      6.765      0.499        7.264 
      u_prim_sync_reqack_gen_nrz_hs_protocol.req_sync                                                         prim_flop_2sync_Width1_26081                                 4     13.530      1.496       15.027 
        u_sync_1                                                                                              prim_flop_Width1_ResetValue0_26100                           2      6.765      0.499        7.264 
        u_sync_2                                                                                              prim_flop_Width1_ResetValue0_26099                           2      6.765      0.499        7.264 
  u_prim_mubi4_sender                                                                                         prim_mubi4_sender_ResetValue6                                3     12.830      0.499       13.329 
    gen_flops.u_prim_flop                                                                                     prim_flop_Width4_ResetValue6                                 3     12.830      0.499       13.329 
  u_reg_u_chk                                                                                                 tlul_cmd_intg_chk                                          223    472.159    116.799      588.958 
    u_tlul_data_integ_dec                                                                                     tlul_data_integ_dec                                         92    196.888     46.602      243.490 
  u_reg_u_fatal_alert_cause_bad_internal_state                                                                prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_26233                2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_bus_intg_violation                                                                prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_26234                2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_dmem_intg_violation                                                               prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_26236                2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_fatal_software                                                                    prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_26230                2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_illegal_bus_access                                                                prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_26232                2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_imem_intg_violation                                                               prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0                      2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_lifecycle_escalation                                                              prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_26231                2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_reg_intg_violation                                                                prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_26235                2      6.998      0.499        7.497 
  u_reg_u_intr_state                                                                                          prim_subreg_DW1_SwAccess3_RESVAL0_Mubi0                      8     13.997      3.734       17.731 
    wr_en_data_arb                                                                                            prim_subreg_arb_DW1_SwAccess3_Mubi0                          5      5.832      1.496        7.328 
  u_reg_u_prim_reg_we_check                                                                                   prim_reg_we_check_OneHotWidth11                             12     17.029      7.187       24.217 
    u_prim_onehot_check                                                                                       prim_onehot_check_AddrWidth4_OneHotWidth11_AddrChe          12     17.029      7.187       24.217 
  u_reg_u_reg_if_u_err                                                                                        tlul_err_11122                                              46     50.855     26.089       76.944 
  u_reg_u_reg_if_u_rsp_intg_gen                                                                               tlul_rsp_intg_gen_EnableRspIntgGen0_EnableDataIntg          77    161.663     37.586      199.249 
    gen_data_intg.u_tlul_data_integ_enc                                                                       tlul_data_integ_enc_5                                       77    161.663     37.586      199.249 
      u_data_gen                                                                                              prim_secded_inv_39_32_enc_65_26172                          77    161.663     37.586      199.249 
  u_reg_u_rsp_intg_gen                                                                                        tlul_rsp_intg_gen_EnableRspIntgGen1_EnableDataIntg           3      6.299      0.998        7.296 
    gen_rsp_intg.u_rsp_gen                                                                                    prim_secded_inv_64_57_enc                                    3      6.299      0.998        7.296 
  u_reg_u_status                                                                                              prim_subreg_DW8_SwAccess1_RESVAL4_Mubi0                      8     27.060      1.995       29.056 
  u_tlul_adapter_sram_dmem_u_err                                                                              tlul_err_11123                                              46     50.622     26.089       76.711 
  u_tlul_adapter_sram_dmem_u_reqfifo_gen_singleton_fifo.gen_secure.u_inv_full                                 prim_flop_Width1_ResetValue1_26125                           2      6.765      0.499        7.264 
  u_tlul_adapter_sram_dmem_u_rspfifo_gen_singleton_fifo.gen_secure.u_inv_full                                 prim_flop_Width1_ResetValue1_26124                           2      6.765      0.499        7.264 
  u_tlul_adapter_sram_dmem_u_sramreqfifo_gen_singleton_fifo.gen_secure.u_inv_full                             prim_flop_Width1_ResetValue1_26126                           2      6.765      0.499        7.264 
  u_tlul_adapter_sram_imem_u_err                                                                              tlul_err                                                    47     52.021     26.588       78.609 
  u_tlul_adapter_sram_imem_u_reqfifo_gen_singleton_fifo.gen_secure.u_inv_full                                 prim_flop_Width1_ResetValue1                                 2      6.765      0.499        7.264 
  u_tlul_adapter_sram_imem_u_rspfifo_gen_singleton_fifo.gen_secure.u_inv_full                                 prim_flop_Width1_ResetValue1_26127                           2      6.765      0.499        7.264 
  u_tlul_adapter_sram_imem_u_sramreqfifo_gen_singleton_fifo.gen_secure.u_inv_full                             prim_flop_Width1_ResetValue1_26128                           2      6.765      0.499        7.264 
