#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Nov 25 00:27:05 2021
# Process ID: 4220
# Current directory: C:/home/github/LogicDesign/Lab5-Advanced/FPGA_Vending_Machine
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9868 C:\home\github\LogicDesign\Lab5-Advanced\FPGA_Vending_Machine\FPGA_Vending_Machine.xpr
# Log file: C:/home/github/LogicDesign/Lab5-Advanced/FPGA_Vending_Machine/vivado.log
# Journal file: C:/home/github/LogicDesign/Lab5-Advanced/FPGA_Vending_Machine\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/home/github/LogicDesign/Lab5-Advanced/FPGA_Vending_Machine/FPGA_Vending_Machine.xpr
INFO: [Project 1-313] Project file moved from 'D:/LogicDesignExperiment/share_repo/Lab5-Advanced/FPGA_Vending_Machine' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/home/github/LogicDesign/Lab5-Advanced/FPGA_Vending_Machine/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/lawre/Downloads/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardDecoder.v}}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/lawre/Downloads/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/OnePulse.v}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Nov 25 00:28:54 2021] Launched synth_1...
Run output will be captured here: C:/home/github/LogicDesign/Lab5-Advanced/FPGA_Vending_Machine/FPGA_Vending_Machine.runs/synth_1/runme.log
[Thu Nov 25 00:28:54 2021] Launched impl_1...
Run output will be captured here: C:/home/github/LogicDesign/Lab5-Advanced/FPGA_Vending_Machine/FPGA_Vending_Machine.runs/impl_1/runme.log
