<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-integrator › integrator_cp.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>integrator_cp.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  linux/arch/arm/mach-integrator/integrator_cp.c</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2003 Deep Blue Solutions Ltd</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/list.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>
<span class="cp">#include &lt;linux/string.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/amba/bus.h&gt;</span>
<span class="cp">#include &lt;linux/amba/kmi.h&gt;</span>
<span class="cp">#include &lt;linux/amba/clcd.h&gt;</span>
<span class="cp">#include &lt;linux/amba/mmci.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/gfp.h&gt;</span>
<span class="cp">#include &lt;linux/clkdev.h&gt;</span>
<span class="cp">#include &lt;linux/mtd/physmap.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;mach/platform.h&gt;</span>
<span class="cp">#include &lt;asm/setup.h&gt;</span>
<span class="cp">#include &lt;asm/mach-types.h&gt;</span>
<span class="cp">#include &lt;asm/hardware/arm_timer.h&gt;</span>
<span class="cp">#include &lt;asm/hardware/icst.h&gt;</span>

<span class="cp">#include &lt;mach/cm.h&gt;</span>
<span class="cp">#include &lt;mach/lm.h&gt;</span>
<span class="cp">#include &lt;mach/irqs.h&gt;</span>

<span class="cp">#include &lt;asm/mach/arch.h&gt;</span>
<span class="cp">#include &lt;asm/mach/irq.h&gt;</span>
<span class="cp">#include &lt;asm/mach/map.h&gt;</span>
<span class="cp">#include &lt;asm/mach/time.h&gt;</span>

<span class="cp">#include &lt;asm/hardware/timer-sp.h&gt;</span>

<span class="cp">#include &lt;plat/clcd.h&gt;</span>
<span class="cp">#include &lt;plat/fpga-irq.h&gt;</span>
<span class="cp">#include &lt;plat/sched_clock.h&gt;</span>

<span class="cp">#include &quot;common.h&quot;</span>

<span class="cp">#define INTCP_PA_FLASH_BASE		0x24000000</span>
<span class="cp">#define INTCP_FLASH_SIZE		SZ_32M</span>

<span class="cp">#define INTCP_PA_CLCD_BASE		0xc0000000</span>

<span class="cp">#define INTCP_VA_CIC_BASE		__io_address(INTEGRATOR_HDR_BASE + 0x40)</span>
<span class="cp">#define INTCP_VA_PIC_BASE		__io_address(INTEGRATOR_IC_BASE)</span>
<span class="cp">#define INTCP_VA_SIC_BASE		__io_address(INTEGRATOR_CP_SIC_BASE)</span>

<span class="cp">#define INTCP_ETH_SIZE			0x10</span>

<span class="cp">#define INTCP_VA_CTRL_BASE		IO_ADDRESS(INTEGRATOR_CP_CTL_BASE)</span>
<span class="cp">#define INTCP_FLASHPROG			0x04</span>
<span class="cp">#define CINTEGRATOR_FLASHPROG_FLVPPEN	(1 &lt;&lt; 0)</span>
<span class="cp">#define CINTEGRATOR_FLASHPROG_FLWREN	(1 &lt;&lt; 1)</span>

<span class="cm">/*</span>
<span class="cm"> * Logical      Physical</span>
<span class="cm"> * f1000000	10000000	Core module registers</span>
<span class="cm"> * f1100000	11000000	System controller registers</span>
<span class="cm"> * f1200000	12000000	EBI registers</span>
<span class="cm"> * f1300000	13000000	Counter/Timer</span>
<span class="cm"> * f1400000	14000000	Interrupt controller</span>
<span class="cm"> * f1600000	16000000	UART 0</span>
<span class="cm"> * f1700000	17000000	UART 1</span>
<span class="cm"> * f1a00000	1a000000	Debug LEDs</span>
<span class="cm"> * fc900000	c9000000	GPIO</span>
<span class="cm"> * fca00000	ca000000	SIC</span>
<span class="cm"> * fcb00000	cb000000	CP system control</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">map_desc</span> <span class="n">intcp_io_desc</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">INTEGRATOR_HDR_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">INTEGRATOR_HDR_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="n">SZ_4K</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">INTEGRATOR_SC_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">INTEGRATOR_SC_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="n">SZ_4K</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">INTEGRATOR_EBI_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">INTEGRATOR_EBI_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="n">SZ_4K</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">INTEGRATOR_CT_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">INTEGRATOR_CT_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="n">SZ_4K</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">INTEGRATOR_IC_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">INTEGRATOR_IC_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="n">SZ_4K</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">INTEGRATOR_UART0_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">INTEGRATOR_UART0_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="n">SZ_4K</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">INTEGRATOR_UART1_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">INTEGRATOR_UART1_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="n">SZ_4K</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">INTEGRATOR_DBG_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">INTEGRATOR_DBG_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="n">SZ_4K</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">INTEGRATOR_CP_GPIO_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">INTEGRATOR_CP_GPIO_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="n">SZ_4K</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">INTEGRATOR_CP_SIC_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">INTEGRATOR_CP_SIC_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="n">SZ_4K</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">INTEGRATOR_CP_CTL_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">INTEGRATOR_CP_CTL_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="n">SZ_4K</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">intcp_map_io</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">iotable_init</span><span class="p">(</span><span class="n">intcp_io_desc</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">intcp_io_desc</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">intcp_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">pic_mask</span><span class="p">,</span> <span class="n">cic_mask</span><span class="p">,</span> <span class="n">sic_mask</span><span class="p">;</span>

	<span class="cm">/* These masks are for the HW IRQ registers */</span>
	<span class="n">pic_mask</span> <span class="o">=</span> <span class="o">~</span><span class="p">((</span><span class="o">~</span><span class="mi">0u</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">11</span> <span class="o">-</span> <span class="n">IRQ_PIC_START</span><span class="p">));</span>
	<span class="n">pic_mask</span> <span class="o">|=</span> <span class="p">(</span><span class="o">~</span><span class="p">((</span><span class="o">~</span><span class="mi">0u</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">29</span> <span class="o">-</span> <span class="mi">22</span><span class="p">)))</span> <span class="o">&lt;&lt;</span> <span class="mi">22</span><span class="p">;</span>
	<span class="n">cic_mask</span> <span class="o">=</span> <span class="o">~</span><span class="p">((</span><span class="o">~</span><span class="mi">0u</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">+</span> <span class="n">IRQ_CIC_END</span> <span class="o">-</span> <span class="n">IRQ_CIC_START</span><span class="p">));</span>
	<span class="n">sic_mask</span> <span class="o">=</span> <span class="o">~</span><span class="p">((</span><span class="o">~</span><span class="mi">0u</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">+</span> <span class="n">IRQ_SIC_END</span> <span class="o">-</span> <span class="n">IRQ_SIC_START</span><span class="p">));</span>

	<span class="cm">/*</span>
<span class="cm">	 * Disable all interrupt sources</span>
<span class="cm">	 */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">INTCP_VA_PIC_BASE</span> <span class="o">+</span> <span class="n">IRQ_ENABLE_CLEAR</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">INTCP_VA_PIC_BASE</span> <span class="o">+</span> <span class="n">FIQ_ENABLE_CLEAR</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">INTCP_VA_CIC_BASE</span> <span class="o">+</span> <span class="n">IRQ_ENABLE_CLEAR</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">INTCP_VA_CIC_BASE</span> <span class="o">+</span> <span class="n">FIQ_ENABLE_CLEAR</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">sic_mask</span><span class="p">,</span> <span class="n">INTCP_VA_SIC_BASE</span> <span class="o">+</span> <span class="n">IRQ_ENABLE_CLEAR</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">sic_mask</span><span class="p">,</span> <span class="n">INTCP_VA_SIC_BASE</span> <span class="o">+</span> <span class="n">FIQ_ENABLE_CLEAR</span><span class="p">);</span>

	<span class="n">fpga_irq_init</span><span class="p">(</span><span class="n">INTCP_VA_PIC_BASE</span><span class="p">,</span> <span class="s">&quot;PIC&quot;</span><span class="p">,</span> <span class="n">IRQ_PIC_START</span><span class="p">,</span>
		      <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="n">pic_mask</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="n">fpga_irq_init</span><span class="p">(</span><span class="n">INTCP_VA_CIC_BASE</span><span class="p">,</span> <span class="s">&quot;CIC&quot;</span><span class="p">,</span> <span class="n">IRQ_CIC_START</span><span class="p">,</span>
		      <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="n">cic_mask</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="n">fpga_irq_init</span><span class="p">(</span><span class="n">INTCP_VA_SIC_BASE</span><span class="p">,</span> <span class="s">&quot;SIC&quot;</span><span class="p">,</span> <span class="n">IRQ_SIC_START</span><span class="p">,</span>
		      <span class="n">IRQ_CP_CPPLDINT</span><span class="p">,</span> <span class="n">sic_mask</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Clock handling</span>
<span class="cm"> */</span>
<span class="cp">#define CM_LOCK		(__io_address(INTEGRATOR_HDR_BASE)+INTEGRATOR_HDR_LOCK_OFFSET)</span>
<span class="cp">#define CM_AUXOSC	(__io_address(INTEGRATOR_HDR_BASE)+0x1c)</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">icst_params</span> <span class="n">cp_auxvco_params</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ref</span>		<span class="o">=</span> <span class="mi">24000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">vco_max</span>	<span class="o">=</span> <span class="n">ICST525_VCO_MAX_5V</span><span class="p">,</span>
	<span class="p">.</span><span class="n">vco_min</span>	<span class="o">=</span> <span class="n">ICST525_VCO_MIN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">vd_min</span> 	<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">.</span><span class="n">vd_max</span> 	<span class="o">=</span> <span class="mi">263</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rd_min</span> 	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rd_max</span> 	<span class="o">=</span> <span class="mi">65</span><span class="p">,</span>
	<span class="p">.</span><span class="n">s2div</span>		<span class="o">=</span> <span class="n">icst525_s2div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">idx2s</span>		<span class="o">=</span> <span class="n">icst525_idx2s</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cp_auxvco_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">icst_vco</span> <span class="n">vco</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">vcoreg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x7ffff</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">vco</span><span class="p">.</span><span class="n">v</span> <span class="o">|</span> <span class="p">(</span><span class="n">vco</span><span class="p">.</span><span class="n">r</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">vco</span><span class="p">.</span><span class="n">s</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="mh">0xa05f</span><span class="p">,</span> <span class="n">CM_LOCK</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">vcoreg</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">CM_LOCK</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">cp_auxclk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">round</span>	<span class="o">=</span> <span class="n">icst_clk_round</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set</span>	<span class="o">=</span> <span class="n">icst_clk_set</span><span class="p">,</span>
	<span class="p">.</span><span class="n">setvco</span>	<span class="o">=</span> <span class="n">cp_auxvco_set</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">cp_auxclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">cp_auxclk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">params</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">cp_auxvco_params</span><span class="p">,</span>
	<span class="p">.</span><span class="n">vcoreg</span>	<span class="o">=</span> <span class="n">CM_AUXOSC</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sp804_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">rate</span>	<span class="o">=</span> <span class="mi">1000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">cp_lookups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>	<span class="cm">/* CLCD */</span>
		<span class="p">.</span><span class="n">dev_id</span>		<span class="o">=</span> <span class="s">&quot;mb:c0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clk</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">cp_auxclk</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>	<span class="cm">/* SP804 timers */</span>
		<span class="p">.</span><span class="n">dev_id</span>		<span class="o">=</span> <span class="s">&quot;sp804&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clk</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sp804_clk</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Flash handling.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">intcp_flash_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">INTCP_VA_CTRL_BASE</span> <span class="o">+</span> <span class="n">INTCP_FLASHPROG</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">CINTEGRATOR_FLASHPROG_FLWREN</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">INTCP_VA_CTRL_BASE</span> <span class="o">+</span> <span class="n">INTCP_FLASHPROG</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intcp_flash_exit</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">INTCP_VA_CTRL_BASE</span> <span class="o">+</span> <span class="n">INTCP_FLASHPROG</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">CINTEGRATOR_FLASHPROG_FLVPPEN</span><span class="o">|</span><span class="n">CINTEGRATOR_FLASHPROG_FLWREN</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">INTCP_VA_CTRL_BASE</span> <span class="o">+</span> <span class="n">INTCP_FLASHPROG</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intcp_flash_set_vpp</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">on</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">INTCP_VA_CTRL_BASE</span> <span class="o">+</span> <span class="n">INTCP_FLASHPROG</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">on</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">CINTEGRATOR_FLASHPROG_FLVPPEN</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">CINTEGRATOR_FLASHPROG_FLVPPEN</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">INTCP_VA_CTRL_BASE</span> <span class="o">+</span> <span class="n">INTCP_FLASHPROG</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">physmap_flash_data</span> <span class="n">intcp_flash_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">width</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="n">intcp_flash_init</span><span class="p">,</span>
	<span class="p">.</span><span class="n">exit</span>		<span class="o">=</span> <span class="n">intcp_flash_exit</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_vpp</span>	<span class="o">=</span> <span class="n">intcp_flash_set_vpp</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">intcp_flash_resource</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">start</span>		<span class="o">=</span> <span class="n">INTCP_PA_FLASH_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">end</span>		<span class="o">=</span> <span class="n">INTCP_PA_FLASH_BASE</span> <span class="o">+</span> <span class="n">INTCP_FLASH_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">intcp_flash_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;physmap-flash&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">intcp_flash_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">intcp_flash_resource</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">smc91x_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">INTEGRATOR_CP_ETH_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">INTEGRATOR_CP_ETH_BASE</span> <span class="o">+</span> <span class="n">INTCP_ETH_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">IRQ_CP_ETHINT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">IRQ_CP_ETHINT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">smc91x_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;smc91x&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">smc91x_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">smc91x_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">intcp_devs</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">intcp_flash_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">smc91x_device</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * It seems that the card insertion interrupt remains active after</span>
<span class="cm"> * we&#39;ve acknowledged it.  We therefore ignore the interrupt, and</span>
<span class="cm"> * rely on reading it from the SIC.  This also means that we must</span>
<span class="cm"> * clear the latched interrupt.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">mmc_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">IO_ADDRESS</span><span class="p">(</span><span class="mh">0xca000000</span> <span class="o">+</span> <span class="mi">4</span><span class="p">));</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">8</span><span class="p">,</span> <span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">INTEGRATOR_CP_CTL_BASE</span> <span class="o">+</span> <span class="mi">8</span><span class="p">));</span>

	<span class="k">return</span> <span class="n">status</span> <span class="o">&amp;</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">mmci_platform_data</span> <span class="n">mmc_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ocr_mask</span>	<span class="o">=</span> <span class="n">MMC_VDD_32_33</span><span class="o">|</span><span class="n">MMC_VDD_33_34</span><span class="p">,</span>
	<span class="p">.</span><span class="n">status</span>		<span class="o">=</span> <span class="n">mmc_status</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_wp</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_cd</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define INTEGRATOR_CP_MMC_IRQS	{ IRQ_CP_MMCIINT0, IRQ_CP_MMCIINT1 }</span>
<span class="cp">#define INTEGRATOR_CP_AACI_IRQS	{ IRQ_CP_AACIINT }</span>

<span class="k">static</span> <span class="n">AMBA_APB_DEVICE</span><span class="p">(</span><span class="n">mmc</span><span class="p">,</span> <span class="s">&quot;mb:1c&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INTEGRATOR_CP_MMC_BASE</span><span class="p">,</span>
	<span class="n">INTEGRATOR_CP_MMC_IRQS</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mmc_data</span><span class="p">);</span>

<span class="k">static</span> <span class="n">AMBA_APB_DEVICE</span><span class="p">(</span><span class="n">aaci</span><span class="p">,</span> <span class="s">&quot;mb:1d&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INTEGRATOR_CP_AACI_BASE</span><span class="p">,</span>
	<span class="n">INTEGRATOR_CP_AACI_IRQS</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>


<span class="cm">/*</span>
<span class="cm"> * CLCD support</span>
<span class="cm"> */</span>
<span class="cm">/*</span>
<span class="cm"> * Ensure VGA is selected.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">cp_clcd_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clcd_fb</span> <span class="o">*</span><span class="n">fb</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fb_var_screeninfo</span> <span class="o">*</span><span class="n">var</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">fb</span><span class="o">-&gt;</span><span class="n">fb</span><span class="p">.</span><span class="n">var</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">=</span> <span class="n">CM_CTRL_STATIC1</span> <span class="o">|</span> <span class="n">CM_CTRL_STATIC2</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">var</span><span class="o">-&gt;</span><span class="n">bits_per_pixel</span> <span class="o">&lt;=</span> <span class="mi">8</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">var</span><span class="o">-&gt;</span><span class="n">bits_per_pixel</span> <span class="o">==</span> <span class="mi">16</span> <span class="o">&amp;&amp;</span> <span class="n">var</span><span class="o">-&gt;</span><span class="n">green</span><span class="p">.</span><span class="n">length</span> <span class="o">==</span> <span class="mi">5</span><span class="p">))</span>
		<span class="cm">/* Pseudocolor, RGB555, BGR555 */</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">CM_CTRL_LCDMUXSEL_VGA555_TFT555</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">fb</span><span class="o">-&gt;</span><span class="n">fb</span><span class="p">.</span><span class="n">var</span><span class="p">.</span><span class="n">bits_per_pixel</span> <span class="o">&lt;=</span> <span class="mi">16</span><span class="p">)</span>
		<span class="cm">/* truecolor RGB565 */</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">CM_CTRL_LCDMUXSEL_VGA565_TFT555</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="cm">/* no idea for this, don&#39;t trust the docs */</span>

	<span class="n">cm_control</span><span class="p">(</span><span class="n">CM_CTRL_LCDMUXSEL_MASK</span><span class="o">|</span>
		   <span class="n">CM_CTRL_LCDEN0</span><span class="o">|</span>
		   <span class="n">CM_CTRL_LCDEN1</span><span class="o">|</span>
		   <span class="n">CM_CTRL_STATIC1</span><span class="o">|</span>
		   <span class="n">CM_CTRL_STATIC2</span><span class="o">|</span>
		   <span class="n">CM_CTRL_STATIC</span><span class="o">|</span>
		   <span class="n">CM_CTRL_n24BITEN</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cp_clcd_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">clcd_fb</span> <span class="o">*</span><span class="n">fb</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">fb</span><span class="o">-&gt;</span><span class="n">panel</span> <span class="o">=</span> <span class="n">versatile_clcd_get_panel</span><span class="p">(</span><span class="s">&quot;VGA&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">fb</span><span class="o">-&gt;</span><span class="n">panel</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">versatile_clcd_setup_dma</span><span class="p">(</span><span class="n">fb</span><span class="p">,</span> <span class="n">SZ_1M</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clcd_board</span> <span class="n">clcd_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;Integrator/CP&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">caps</span>		<span class="o">=</span> <span class="n">CLCD_CAP_5551</span> <span class="o">|</span> <span class="n">CLCD_CAP_RGB565</span> <span class="o">|</span> <span class="n">CLCD_CAP_888</span><span class="p">,</span>
	<span class="p">.</span><span class="n">check</span>		<span class="o">=</span> <span class="n">clcdfb_check</span><span class="p">,</span>
	<span class="p">.</span><span class="n">decode</span>		<span class="o">=</span> <span class="n">clcdfb_decode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">cp_clcd_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">setup</span>		<span class="o">=</span> <span class="n">cp_clcd_setup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mmap</span>		<span class="o">=</span> <span class="n">versatile_clcd_mmap_dma</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">versatile_clcd_remove_dma</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">AMBA_AHB_DEVICE</span><span class="p">(</span><span class="n">clcd</span><span class="p">,</span> <span class="s">&quot;mb:c0&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INTCP_PA_CLCD_BASE</span><span class="p">,</span>
	<span class="p">{</span> <span class="n">IRQ_CP_CLCDCINT</span> <span class="p">},</span> <span class="o">&amp;</span><span class="n">clcd_data</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">amba_device</span> <span class="o">*</span><span class="n">amba_devs</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">mmc_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">aaci_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clcd_device</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define REFCOUNTER (__io_address(INTEGRATOR_HDR_BASE) + 0x28)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">intcp_init_early</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">clkdev_add_table</span><span class="p">(</span><span class="n">cp_lookups</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cp_lookups</span><span class="p">));</span>

	<span class="n">integrator_init_early</span><span class="p">();</span>

<span class="cp">#ifdef CONFIG_PLAT_VERSATILE_SCHED_CLOCK</span>
	<span class="n">versatile_sched_clock_init</span><span class="p">(</span><span class="n">REFCOUNTER</span><span class="p">,</span> <span class="mi">24000000</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">intcp_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">platform_add_devices</span><span class="p">(</span><span class="n">intcp_devs</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">intcp_devs</span><span class="p">));</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">amba_devs</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">amba_device</span> <span class="o">*</span><span class="n">d</span> <span class="o">=</span> <span class="n">amba_devs</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="n">amba_device_register</span><span class="p">(</span><span class="n">d</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">iomem_resource</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cp">#define TIMER0_VA_BASE __io_address(INTEGRATOR_TIMER0_BASE)</span>
<span class="cp">#define TIMER1_VA_BASE __io_address(INTEGRATOR_TIMER1_BASE)</span>
<span class="cp">#define TIMER2_VA_BASE __io_address(INTEGRATOR_TIMER2_BASE)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">intcp_timer_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">TIMER0_VA_BASE</span> <span class="o">+</span> <span class="n">TIMER_CTRL</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">TIMER1_VA_BASE</span> <span class="o">+</span> <span class="n">TIMER_CTRL</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">TIMER2_VA_BASE</span> <span class="o">+</span> <span class="n">TIMER_CTRL</span><span class="p">);</span>

	<span class="n">sp804_clocksource_init</span><span class="p">(</span><span class="n">TIMER2_VA_BASE</span><span class="p">,</span> <span class="s">&quot;timer2&quot;</span><span class="p">);</span>
	<span class="n">sp804_clockevents_init</span><span class="p">(</span><span class="n">TIMER1_VA_BASE</span><span class="p">,</span> <span class="n">IRQ_TIMERINT1</span><span class="p">,</span> <span class="s">&quot;timer1&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sys_timer</span> <span class="n">cp_timer</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="n">intcp_timer_init</span><span class="p">,</span>
<span class="p">};</span>

<span class="n">MACHINE_START</span><span class="p">(</span><span class="n">CINTEGRATOR</span><span class="p">,</span> <span class="s">&quot;ARM-IntegratorCP&quot;</span><span class="p">)</span>
	<span class="cm">/* Maintainer: ARM Ltd/Deep Blue Solutions Ltd */</span>
	<span class="p">.</span><span class="n">atag_offset</span>	<span class="o">=</span> <span class="mh">0x100</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reserve</span>	<span class="o">=</span> <span class="n">integrator_reserve</span><span class="p">,</span>
	<span class="p">.</span><span class="n">map_io</span>		<span class="o">=</span> <span class="n">intcp_map_io</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_irqs</span>	<span class="o">=</span> <span class="n">NR_IRQS_INTEGRATOR_CP</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_early</span>	<span class="o">=</span> <span class="n">intcp_init_early</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_irq</span>	<span class="o">=</span> <span class="n">intcp_init_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">handle_irq</span>	<span class="o">=</span> <span class="n">fpga_handle_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">cp_timer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_machine</span>	<span class="o">=</span> <span class="n">intcp_init</span><span class="p">,</span>
	<span class="p">.</span><span class="n">restart</span>	<span class="o">=</span> <span class="n">integrator_restart</span><span class="p">,</span>
<span class="n">MACHINE_END</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
