simSeconds 0.06079392538700001
simTicks 60793879489.47201
finalTick 886966282310870.8
simFreq 1000000000000.0
hostSeconds 167.39585655
hostTickRate 363647270.412264
hostMemory 54692492.49168001
simInsts 110000020.569047
simOps 112506312.97814098
hostInstRate 679091.0654429999
hostOpRate 694732.624161
system.clk_domain.clock 999.9999999999999
system.cpu_clk_domain.clock 499.99999999999994
system.cpu_voltage_domain.voltage 1.0
system.l2.demandHits::switch_cpus.inst 821.8085259999998
system.l2.demandHits::switch_cpus.data 747706.100985
system.l2.demandHits::total 748527.909511
system.l2.overallHits::switch_cpus.inst 821.8085259999998
system.l2.overallHits::switch_cpus.data 747706.100985
system.l2.overallHits::total 748527.909511
system.l2.demandMisses::cpu.inst 2.5277060000000002
system.l2.demandMisses::cpu.data 2.102329
system.l2.demandMisses::switch_cpus.inst 41.830223999999994
system.l2.demandMisses::switch_cpus.data 193005.23009799997
system.l2.demandMisses::total 193045.519156
system.l2.overallMisses::cpu.inst 2.5277060000000002
system.l2.overallMisses::cpu.data 2.102329
system.l2.overallMisses::switch_cpus.inst 41.830223999999994
system.l2.overallMisses::switch_cpus.data 193005.23009799997
system.l2.overallMisses::total 193045.519156
system.l2.demandMissLatency::switch_cpus.inst 4117678.9274999998
system.l2.demandMissLatency::switch_cpus.data 18162653661.716003
system.l2.demandMissLatency::total 18166657781.043503
system.l2.overallMissLatency::switch_cpus.inst 4117678.9274999998
system.l2.overallMissLatency::switch_cpus.data 18162653661.716003
system.l2.overallMissLatency::total 18166657781.043503
system.l2.demandAccesses::cpu.inst 2.5277060000000002
system.l2.demandAccesses::cpu.data 2.102329
system.l2.demandAccesses::switch_cpus.inst 863.63875
system.l2.demandAccesses::switch_cpus.data 940711.331083
system.l2.demandAccesses::total 941573.4286669999
system.l2.overallAccesses::cpu.inst 2.5277060000000002
system.l2.overallAccesses::cpu.data 2.102329
system.l2.overallAccesses::switch_cpus.inst 863.63875
system.l2.overallAccesses::switch_cpus.data 940711.331083
system.l2.overallAccesses::total 941573.4286669999
system.l2.demandMissRate::cpu.inst 1.0
system.l2.demandMissRate::cpu.data 0.718588
system.l2.demandMissRate::switch_cpus.inst 0.141263209764
system.l2.demandMissRate::switch_cpus.data 0.25577931135599996
system.l2.demandMissRate::total 0.255457046877
system.l2.overallMissRate::cpu.inst 1.0
system.l2.overallMissRate::cpu.data 0.718588
system.l2.overallMissRate::switch_cpus.inst 0.141263209764
system.l2.overallMissRate::switch_cpus.data 0.25577931135599996
system.l2.overallMissRate::total 0.255457046877
system.l2.demandAvgMissLatency::switch_cpus.inst 97987.99012568317
system.l2.demandAvgMissLatency::switch_cpus.data 93225.76051783511
system.l2.demandAvgMissLatency::total 93226.58279466236
system.l2.overallAvgMissLatency::switch_cpus.inst 97987.99012568317
system.l2.overallAvgMissLatency::switch_cpus.data 93225.76051783511
system.l2.overallAvgMissLatency::total 93226.58279466236
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 133555.747565
system.l2.writebacks::total 133555.747565
system.l2.demandMshrMisses::switch_cpus.inst 41.830223999999994
system.l2.demandMshrMisses::switch_cpus.data 193005.23009799997
system.l2.demandMshrMisses::total 193045.519156
system.l2.overallMshrMisses::switch_cpus.inst 41.830223999999994
system.l2.overallMshrMisses::switch_cpus.data 193005.23009799997
system.l2.overallMshrMisses::total 193045.519156
system.l2.demandMshrMissLatency::switch_cpus.inst 3699376.6875
system.l2.demandMshrMissLatency::switch_cpus.data 16232602570.626001
system.l2.demandMshrMissLatency::total 16236203799.373499
system.l2.overallMshrMissLatency::switch_cpus.inst 3699376.6875
system.l2.overallMshrMissLatency::switch_cpus.data 16232602570.626001
system.l2.overallMshrMissLatency::total 16236203799.373499
system.l2.demandMshrMissRate::switch_cpus.inst 0.141263209764
system.l2.demandMshrMissRate::switch_cpus.data 0.25577931135599996
system.l2.demandMshrMissRate::total 0.255457046877
system.l2.overallMshrMissRate::switch_cpus.inst 0.141263209764
system.l2.overallMshrMissRate::switch_cpus.data 0.25577931135599996
system.l2.overallMshrMissRate::total 0.255457046877
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 87987.99012568317
system.l2.demandAvgMshrMissLatency::switch_cpus.data 83225.76743089204
system.l2.demandAvgMshrMissLatency::total 83226.58970668104
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 87987.99012568317
system.l2.overallAvgMshrMissLatency::switch_cpus.data 83225.76743089204
system.l2.overallAvgMshrMissLatency::total 83226.58970668104
system.l2.replacements 183391.89624800003
system.l2.ReadCleanReq.hits::switch_cpus.inst 821.8085259999998
system.l2.ReadCleanReq.hits::total 821.8085259999998
system.l2.ReadCleanReq.misses::cpu.inst 2.5277060000000002
system.l2.ReadCleanReq.misses::switch_cpus.inst 41.830223999999994
system.l2.ReadCleanReq.misses::total 41.99245199999999
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 4117678.9274999998
system.l2.ReadCleanReq.missLatency::total 4117678.9274999998
system.l2.ReadCleanReq.accesses::cpu.inst 2.5277060000000002
system.l2.ReadCleanReq.accesses::switch_cpus.inst 863.63875
system.l2.ReadCleanReq.accesses::total 863.8009780000001
system.l2.ReadCleanReq.missRate::cpu.inst 1.0
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.141263209764
system.l2.ReadCleanReq.missRate::total 0.141263209764
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 97987.99012568317
system.l2.ReadCleanReq.avgMissLatency::total 97418.76907310424
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 41.830223999999994
system.l2.ReadCleanReq.mshrMisses::total 41.830223999999994
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 3699376.6875
system.l2.ReadCleanReq.mshrMissLatency::total 3699376.6875
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.141263209764
system.l2.ReadCleanReq.mshrMissRate::total 0.13353807463200001
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 87987.99012568317
system.l2.ReadCleanReq.avgMshrMissLatency::total 87987.99012568317
system.l2.ReadExReq.hits::switch_cpus.data 127751.79606300002
system.l2.ReadExReq.hits::total 127751.79606300002
system.l2.ReadExReq.misses::switch_cpus.data 41466.982296999995
system.l2.ReadExReq.misses::total 41466.982296999995
system.l2.ReadExReq.missLatency::switch_cpus.data 3646247964.6389995
system.l2.ReadExReq.missLatency::total 3646247964.6389995
system.l2.ReadExReq.accesses::switch_cpus.data 169218.77836
system.l2.ReadExReq.accesses::total 169218.77836
system.l2.ReadExReq.missRate::switch_cpus.data 0.279309058105
system.l2.ReadExReq.missRate::total 0.279309058105
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 89094.18323009528
system.l2.ReadExReq.avgMissLatency::total 89094.18323009528
system.l2.ReadExReq.mshrMisses::switch_cpus.data 41466.982296999995
system.l2.ReadExReq.mshrMisses::total 41466.982296999995
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 3231578468.229
system.l2.ReadExReq.mshrMissLatency::total 3231578468.229
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.279309058105
system.l2.ReadExReq.mshrMissRate::total 0.279309058105
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 79094.19066151413
system.l2.ReadExReq.avgMshrMissLatency::total 79094.19066151413
system.l2.ReadSharedReq.hits::switch_cpus.data 619954.3049219999
system.l2.ReadSharedReq.hits::total 619954.3049219999
system.l2.ReadSharedReq.misses::cpu.data 1.8303079999999998
system.l2.ReadSharedReq.misses::switch_cpus.data 151538.32891500002
system.l2.ReadSharedReq.misses::total 151538.32891500002
system.l2.ReadSharedReq.missLatency::switch_cpus.data 14516412510.653002
system.l2.ReadSharedReq.missLatency::total 14516412510.653002
system.l2.ReadSharedReq.accesses::cpu.data 1.8303079999999998
system.l2.ReadSharedReq.accesses::switch_cpus.data 771492.633837
system.l2.ReadSharedReq.accesses::total 771492.633837
system.l2.ReadSharedReq.missRate::cpu.data 0.718588
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.24017057243599998
system.l2.ReadSharedReq.missRate::total 0.24017057243599998
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 94723.10489076312
system.l2.ReadSharedReq.avgMissLatency::total 94723.10489076312
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 151538.32891500002
system.l2.ReadSharedReq.mshrMisses::total 151538.32891500002
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 13001030104.833002
system.l2.ReadSharedReq.mshrMissLatency::total 13001030104.833002
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.24017057243599998
system.l2.ReadSharedReq.mshrMissRate::total 0.24017057243599998
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 84723.10971038825
system.l2.ReadSharedReq.avgMshrMissLatency::total 84723.10971038825
system.l2.WritebackClean.hits::writebacks 851.1450980000001
system.l2.WritebackClean.hits::total 851.1450980000001
system.l2.WritebackClean.accesses::writebacks 851.1450980000001
system.l2.WritebackClean.accesses::total 851.1450980000001
system.l2.WritebackDirty.hits::writebacks 749177.251361
system.l2.WritebackDirty.hits::total 749177.251361
system.l2.WritebackDirty.accesses::writebacks 749177.251361
system.l2.WritebackDirty.accesses::total 749177.251361
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 60793879489.47201
system.l2.tags.tagsInUse 31820.732006147162
system.l2.tags.totalRefs 2060373.197684
system.l2.tags.sampledRefs 216159.896248
system.l2.tags.avgRefs 10.416622104535
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::writebacks 7.608845223627
system.l2.tags.occupancies::cpu.inst 0.264942155874
system.l2.tags.occupancies::cpu.data 1.594153133586
system.l2.tags.occupancies::switch_cpus.inst 36.91305925357499
system.l2.tags.occupancies::switch_cpus.data 31774.611632686825
system.l2.tags.avgOccs::writebacks 0.00023224339899999996
system.l2.tags.avgOccs::cpu.inst 8.067187e-06
system.l2.tags.avgOccs::cpu.data 4.8615418e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.001126663808
system.l2.tags.avgOccs::switch_cpus.data 0.969684087596
system.l2.tags.avgOccs::total 0.9710916338019999
system.l2.tags.occupanciesTaskId::1024 32768.0
system.l2.tags.ageTaskId_1024::0 22.823398999999995
system.l2.tags.ageTaskId_1024::1 213.97472000000005
system.l2.tags.ageTaskId_1024::2 2396.2565280000003
system.l2.tags.ageTaskId_1024::3 17541.746682999998
system.l2.tags.ratioOccsTaskId::1024 1.0
system.l2.tags.tagAccesses 15257976.834671998
system.l2.tags.dataAccesses 15257976.834671998
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 60793879489.47201
system.mem_ctrls.avgPriority_writebacks::samples 133555.747565
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 41.830223999999994
system.mem_ctrls.avgPriority_switch_cpus.data::samples 192916.08117899997
system.mem_ctrls.priorityMinLatency 1.8749999999999996e-08
system.mem_ctrls.priorityMaxLatency 0.00147028805515025
system.mem_ctrls.numReadWriteTurnArounds 7887.547355999999
system.mem_ctrls.numWriteReadTurnArounds 7887.536381999999
system.mem_ctrls.numStayReadState 518901.44670000003
system.mem_ctrls.numStayWriteState 125863.04404400001
system.mem_ctrls.readReqs 193045.519156
system.mem_ctrls.writeReqs 133555.747565
system.mem_ctrls.readBursts 193045.519156
system.mem_ctrls.writeBursts 133555.747565
system.mem_ctrls.servicedByWrQ 89.14891900000002
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.16805976
system.mem_ctrls.avgWrQLen 22.93869125
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 193045.519156
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 133555.747565
system.mem_ctrls.rdQLenPdf::0 151068.277839
system.mem_ctrls.rdQLenPdf::1 40539.56323299999
system.mem_ctrls.rdQLenPdf::2 1302.6113429999998
system.mem_ctrls.rdQLenPdf::3 45.75308499999999
system.mem_ctrls.rdQLenPdf::4 0.16473700000000002
system.mem_ctrls.rdQLenPdf::5 0.0
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.0
system.mem_ctrls.wrQLenPdf::1 0.026949
system.mem_ctrls.wrQLenPdf::2 0.026949
system.mem_ctrls.wrQLenPdf::3 0.060263000000000004
system.mem_ctrls.wrQLenPdf::4 0.060263000000000004
system.mem_ctrls.wrQLenPdf::5 0.060263000000000004
system.mem_ctrls.wrQLenPdf::6 0.060263000000000004
system.mem_ctrls.wrQLenPdf::7 0.060263000000000004
system.mem_ctrls.wrQLenPdf::8 0.060263000000000004
system.mem_ctrls.wrQLenPdf::9 0.060263000000000004
system.mem_ctrls.wrQLenPdf::10 0.140426
system.mem_ctrls.wrQLenPdf::11 0.140426
system.mem_ctrls.wrQLenPdf::12 0.140426
system.mem_ctrls.wrQLenPdf::13 0.140426
system.mem_ctrls.wrQLenPdf::14 0.140426
system.mem_ctrls.wrQLenPdf::15 3341.3161539999996
system.mem_ctrls.wrQLenPdf::16 3454.2920050000007
system.mem_ctrls.wrQLenPdf::17 7117.457890000001
system.mem_ctrls.wrQLenPdf::18 7875.201276000001
system.mem_ctrls.wrQLenPdf::19 7906.530342000001
system.mem_ctrls.wrQLenPdf::20 7912.909191000001
system.mem_ctrls.wrQLenPdf::21 7917.668698000001
system.mem_ctrls.wrQLenPdf::22 7930.452987000001
system.mem_ctrls.wrQLenPdf::23 7927.664718
system.mem_ctrls.wrQLenPdf::24 7929.294191
system.mem_ctrls.wrQLenPdf::25 7957.233039000001
system.mem_ctrls.wrQLenPdf::26 7970.433922000001
system.mem_ctrls.wrQLenPdf::27 8024.400442000002
system.mem_ctrls.wrQLenPdf::28 8037.458401999999
system.mem_ctrls.wrQLenPdf::29 8320.255253000001
system.mem_ctrls.wrQLenPdf::30 8057.092096
system.mem_ctrls.wrQLenPdf::31 7973.973203999999
system.mem_ctrls.wrQLenPdf::32 7889.1579059999995
system.mem_ctrls.wrQLenPdf::33 11.497323999999999
system.mem_ctrls.wrQLenPdf::34 0.280656
system.mem_ctrls.wrQLenPdf::35 0.0
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.rdPerTurnAround::samples 7887.536381999999
system.mem_ctrls.rdPerTurnAround::mean 22.394110061713
system.mem_ctrls.rdPerTurnAround::gmean 20.979815760472
system.mem_ctrls.rdPerTurnAround::stdev 54.09873451441001
system.mem_ctrls.rdPerTurnAround::0-511 278.22071300000005
system.mem_ctrls.rdPerTurnAround::512-1023 1.7123950000000001
system.mem_ctrls.rdPerTurnAround::14336-14847 0.149278
system.mem_ctrls.rdPerTurnAround::total 7887.536381999999
system.mem_ctrls.wrPerTurnAround::samples 7887.547355999999
system.mem_ctrls.wrPerTurnAround::mean 15.638871272516
system.mem_ctrls.wrPerTurnAround::gmean 15.607851524225
system.mem_ctrls.wrPerTurnAround::stdev 0.989986001885
system.mem_ctrls.wrPerTurnAround::16 4400.348223999999
system.mem_ctrls.wrPerTurnAround::17 118.398672
system.mem_ctrls.wrPerTurnAround::18 2897.4717400000004
system.mem_ctrls.wrPerTurnAround::19 447.69873099999995
system.mem_ctrls.wrPerTurnAround::total 7887.547355999999
system.mem_ctrls.bytesReadWrQ 5705.530816000001
system.mem_ctrls.bytesReadSys 12354913.225984
system.mem_ctrls.bytesWrittenSys 8547567.84416
system.mem_ctrls.avgRdBWSys 182560758.44408697
system.mem_ctrls.avgWrBWSys 126690313.06856759
system.mem_ctrls.totGap 60794019194.33951
system.mem_ctrls.avgGap 250808.47381918
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 2677.1343359999996
system.mem_ctrls.requestorReadBytes::switch_cpus.data 12346629.195455998
system.mem_ctrls.requestorWriteBytes::writebacks 8547422.188096
system.mem_ctrls.requestorReadRate::switch_cpus.inst 62588.14061245482
system.mem_ctrls.requestorReadRate::switch_cpus.data 182432437.79666117
system.mem_ctrls.requestorWriteRate::writebacks 126687508.43725492
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 41.830223999999994
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 193005.23009799997
system.mem_ctrls.requestorWriteAccesses::writebacks 133555.747565
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 1975103.6552499998
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 8267584132.459002
system.mem_ctrls.requestorWriteTotalLat::writebacks 1374595491237.485
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 46766.45702503
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 41960.3661677
system.mem_ctrls.requestorWriteAvgLat::writebacks 11464344.466339111
system.mem_ctrls.dram.bytesRead::cpu.inst 161.77318400000001
system.mem_ctrls.dram.bytesRead::cpu.data 134.549056
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 2677.1343359999996
system.mem_ctrls.dram.bytesRead::switch_cpus.data 12352329.115071999
system.mem_ctrls.dram.bytesRead::total 12354907.614784
system.mem_ctrls.dram.bytesInstRead::cpu.inst 161.77318400000001
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 2677.1343359999996
system.mem_ctrls.dram.bytesInstRead::total 2687.5169279999996
system.mem_ctrls.dram.bytesWritten::writebacks 8547567.84416
system.mem_ctrls.dram.bytesWritten::total 8547567.84416
system.mem_ctrls.dram.numReads::cpu.inst 2.5277060000000002
system.mem_ctrls.dram.numReads::cpu.data 2.102329
system.mem_ctrls.dram.numReads::switch_cpus.inst 41.830223999999994
system.mem_ctrls.dram.numReads::switch_cpus.data 193005.14242299998
system.mem_ctrls.dram.numReads::total 193045.431481
system.mem_ctrls.dram.numWrites::writebacks 133555.747565
system.mem_ctrls.dram.numWrites::total 133555.747565
system.mem_ctrls.dram.bwRead::cpu.inst 25258.674979999996
system.mem_ctrls.dram.bwRead::cpu.data 21453.968807
system.mem_ctrls.dram.bwRead::switch_cpus.inst 62588.21186699998
system.mem_ctrls.dram.bwRead::switch_cpus.data 182521133.391287
system.mem_ctrls.dram.bwRead::total 182560671.86753696
system.mem_ctrls.dram.bwInstRead::cpu.inst 25258.674979999996
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 62588.21186699998
system.mem_ctrls.dram.bwInstRead::total 65014.41272099998
system.mem_ctrls.dram.bwWrite::writebacks 126690312.99245602
system.mem_ctrls.dram.bwWrite::total 126690312.99245602
system.mem_ctrls.dram.bwTotal::writebacks 126690312.99245602
system.mem_ctrls.dram.bwTotal::cpu.inst 25258.674979999996
system.mem_ctrls.dram.bwTotal::cpu.data 21453.968807
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 62588.21186699998
system.mem_ctrls.dram.bwTotal::switch_cpus.data 182521133.391287
system.mem_ctrls.dram.bwTotal::total 309250985.1168459
system.mem_ctrls.dram.readBursts 192956.37023700002
system.mem_ctrls.dram.writeBursts 133553.471689
system.mem_ctrls.dram.perBankRdBursts::0 11716.026487000001
system.mem_ctrls.dram.perBankRdBursts::1 12799.651487
system.mem_ctrls.dram.perBankRdBursts::2 11910.583752
system.mem_ctrls.dram.perBankRdBursts::3 12261.444809999999
system.mem_ctrls.dram.perBankRdBursts::4 12077.865360999998
system.mem_ctrls.dram.perBankRdBursts::5 12116.271882000001
system.mem_ctrls.dram.perBankRdBursts::6 12656.985121
system.mem_ctrls.dram.perBankRdBursts::7 12087.86218
system.mem_ctrls.dram.perBankRdBursts::8 12190.101749000001
system.mem_ctrls.dram.perBankRdBursts::9 11512.349495999999
system.mem_ctrls.dram.perBankRdBursts::10 12154.473547
system.mem_ctrls.dram.perBankRdBursts::11 11893.317677000001
system.mem_ctrls.dram.perBankRdBursts::12 12111.923258
system.mem_ctrls.dram.perBankRdBursts::13 11887.690617
system.mem_ctrls.dram.perBankRdBursts::14 11861.279439
system.mem_ctrls.dram.perBankRdBursts::15 11718.543374
system.mem_ctrls.dram.perBankWrBursts::0 8193.811811
system.mem_ctrls.dram.perBankWrBursts::1 8843.164236
system.mem_ctrls.dram.perBankWrBursts::2 8318.560198
system.mem_ctrls.dram.perBankWrBursts::3 8490.280704
system.mem_ctrls.dram.perBankWrBursts::4 8463.66876
system.mem_ctrls.dram.perBankWrBursts::5 8299.866244
system.mem_ctrls.dram.perBankWrBursts::6 8782.808654999999
system.mem_ctrls.dram.perBankWrBursts::7 8330.836928
system.mem_ctrls.dram.perBankWrBursts::8 8425.373221999998
system.mem_ctrls.dram.perBankWrBursts::9 8029.70377
system.mem_ctrls.dram.perBankWrBursts::10 8371.869564
system.mem_ctrls.dram.perBankWrBursts::11 8235.36564
system.mem_ctrls.dram.perBankWrBursts::12 8277.326575
system.mem_ctrls.dram.perBankWrBursts::13 8229.306242
system.mem_ctrls.dram.perBankWrBursts::14 8123.734204
system.mem_ctrls.dram.perBankWrBursts::15 8137.794936
system.mem_ctrls.dram.totQLat 4651592273.201
system.mem_ctrls.dram.totBusLat 964781851.1850001
system.mem_ctrls.dram.totMemAccLat 8269524215.14475
system.mem_ctrls.dram.avgQLat 23232.45904916
system.mem_ctrls.dram.avgBusLat 5000.0
system.mem_ctrls.dram.avgMemAccLat 41982.459049159996
system.mem_ctrls.dram.readRowHits 52752.223385
system.mem_ctrls.dram.writeRowHits 21519.661171000003
system.mem_ctrls.dram.readRowHitRate 27.71094293
system.mem_ctrls.dram.writeRowHitRate 12.181418469999999
system.mem_ctrls.dram.bytesPerActivate::samples 252238.544725
system.mem_ctrls.dram.bytesPerActivate::mean 139.554783031857
system.mem_ctrls.dram.bytesPerActivate::gmean 123.93831751483502
system.mem_ctrls.dram.bytesPerActivate::stdev 76.56685620498801
system.mem_ctrls.dram.bytesPerActivate::0-127 228340.19506
system.mem_ctrls.dram.bytesPerActivate::128-255 17464.814348
system.mem_ctrls.dram.bytesPerActivate::256-383 2021.812574
system.mem_ctrls.dram.bytesPerActivate::384-511 987.1406270000001
system.mem_ctrls.dram.bytesPerActivate::512-639 542.3469950000001
system.mem_ctrls.dram.bytesPerActivate::640-767 310.31724399999996
system.mem_ctrls.dram.bytesPerActivate::768-895 282.519499
system.mem_ctrls.dram.bytesPerActivate::896-1023 234.780911
system.mem_ctrls.dram.bytesPerActivate::1024-1151 1616.926323
system.mem_ctrls.dram.bytesPerActivate::total 252238.544725
system.mem_ctrls.dram.dramBytesRead 12349207.695168002
system.mem_ctrls.dram.dramBytesWritten 8547422.188096
system.mem_ctrls.dram.avgRdBW 182.47197657312503
system.mem_ctrls.dram.avgWrBW 126.68750826779001
system.mem_ctrls.dram.peakBW 12800.000000000002
system.mem_ctrls.dram.busUtil 2.41515141
system.mem_ctrls.dram.busUtilRead 1.4241014700000003
system.mem_ctrls.dram.busUtilWrite 0.9901453899999998
system.mem_ctrls.dram.pageHitRate 24.339577460000005
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 60793879489.47201
system.mem_ctrls.dram.rank0.actEnergy 913911336.2169
system.mem_ctrls.dram.rank0.preEnergy 485757760.7982
system.mem_ctrls.dram.rank0.readEnergy 697053943.6135799
system.mem_ctrls.dram.rank0.writeEnergy 353514218.99076
system.mem_ctrls.dram.rank0.refreshEnergy 4798983140.927041
system.mem_ctrls.dram.rank0.actBackEnergy 21935196693.8439
system.mem_ctrls.dram.rank0.preBackEnergy 4873106900.71152
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 34057523995.101906
system.mem_ctrls.dram.rank0.averagePower 555.780749200496
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 12458044914.59075
system.mem_ctrls.dram.rank0.pwrStateTime::REF 2030021724.1099997
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 46305812850.77125
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 887067679.4049
system.mem_ctrls.dram.rank1.preEnergy 471487724.664825
system.mem_ctrls.dram.rank1.readEnergy 680653909.18098
system.mem_ctrls.dram.rank1.writeEnergy 343635189.64722
system.mem_ctrls.dram.rank1.refreshEnergy 4798983140.927041
system.mem_ctrls.dram.rank1.actBackEnergy 21988562192.8746
system.mem_ctrls.dram.rank1.preBackEnergy 4828167349.996321
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 33998557186.69589
system.mem_ctrls.dram.rank1.averagePower 555.064997049728
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 12339031589.58175
system.mem_ctrls.dram.rank1.pwrStateTime::REF 2030022200.9599996
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 46424825698.93025
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 60793879489.47201
system.membus.transDist::ReadResp 151578.52963999996
system.membus.transDist::WritebackDirty 133555.747565
system.membus.transDist::CleanEvict 49584.530036
system.membus.transDist::ReadExReq 41466.982296999995
system.membus.transDist::ReadExResp 41466.94964099999
system.membus.transDist::ReadSharedReq 151578.617973
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 569231.1949240001
system.membus.pktCount::total 569231.1949240001
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 20902473.326848004
system.membus.pktSize::total 20902473.326848004
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 193045.519156
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 193045.519156
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 193045.519156
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 60793879489.47201
system.membus.reqLayer0.occupancy 956579674.6895001
system.membus.reqLayer0.utilization 6.58e-05
system.membus.respLayer1.occupancy 1062371092.4729999
system.membus.respLayer1.utilization 6.58e-05
system.membus.snoop_filter.totRequests 376185.796757
system.membus.snoop_filter.hitSingleRequests 183160.696894
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 121587758.97894402
system.switch_cpus.cpi 1.21580742528
system.switch_cpus.ipc 0.848396665777
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 121457904.018298
system.switch_cpus.instsIssued 116633367.27760702
system.switch_cpus.squashedInstsIssued 1776.1715699999997
system.switch_cpus.squashedInstsExamined 19177703.608535998
system.switch_cpus.squashedOperandsExamined 13261086.339329999
system.switch_cpus.numIssuedDist::samples 121580732.990409
system.switch_cpus.numIssuedDist::mean 0.9827341711330002
system.switch_cpus.numIssuedDist::stdev 1.159775458965
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 58808676.474803
system.switch_cpus.numIssuedDist::1 28107849.949878003
system.switch_cpus.numIssuedDist::2 19601164.998189002
system.switch_cpus.numIssuedDist::3 12502827.481613997
system.switch_cpus.numIssuedDist::4 1715097.309869
system.switch_cpus.numIssuedDist::5 466270.7424979999
system.switch_cpus.numIssuedDist::6 164424.17646
system.switch_cpus.numIssuedDist::7 78957.981001
system.switch_cpus.numIssuedDist::8 135463.876097
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.837114000000001
system.switch_cpus.numIssuedDist::total 121580732.990409
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 0.0
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 3032.9373450000003
system.switch_cpus.statFuBusy::MemWrite 373.70447299999995
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 0.0
system.switch_cpus.statIssuedInstType_0::IntAlu 84514070.542169
system.switch_cpus.statIssuedInstType_0::IntMult 1048261.7612700001
system.switch_cpus.statIssuedInstType_0::IntDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::FloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::FloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::FloatMult 0.0
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::FloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatMisc 57095.002363999985
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 10858.242419999999
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 50887.930394999996
system.switch_cpus.statIssuedInstType_0::SimdCmp 9864.474892000002
system.switch_cpus.statIssuedInstType_0::SimdCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdMisc 114489.405629
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 37479.016129
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 24275128.558898997
system.switch_cpus.statIssuedInstType_0::MemWrite 6515232.34344
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 116633367.27760702
system.switch_cpus.issueRate 0.9826830516740002
system.switch_cpus.fuBusy 3406.6418179999996
system.switch_cpus.fuBusyRate 2.8955998e-05
system.switch_cpus.intInstQueueReads 353243933.5089381
system.switch_cpus.intInstQueueWrites 139816812.92584595
system.switch_cpus.intInstQueueWakeupAccesses 113311412.813006
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 1608717.399971
system.switch_cpus.vecInstQueueWrites 818794.700988
system.switch_cpus.vecInstQueueWakeupAccesses 781383.290795
system.switch_cpus.intAluAccesses 115832346.98960099
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 804426.929824
system.switch_cpus.numSquashedInsts 1555395.8184820001
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 604.59889
system.switch_cpus.idleCycles 7185.702001
system.switch_cpus.MemDepUnit__0.insertedLoads 24868465.200530004
system.switch_cpus.MemDepUnit__0.insertedStores 6710086.756512
system.switch_cpus.MemDepUnit__0.conflictingLoads 1942811.755559
system.switch_cpus.MemDepUnit__0.conflictingStores 0.0
system.switch_cpus.MemDepUnit__0.MDPLookups 8020380.09081
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 16848085.10972
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 1554509.163799
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 101920.24401999998
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 110878.17778700001
system.switch_cpus.branchPred.lookups_0::CallDirect 37165.65038000001
system.switch_cpus.branchPred.lookups_0::CallIndirect 41313.687032999995
system.switch_cpus.branchPred.lookups_0::DirectCond 20644359.666589003
system.switch_cpus.branchPred.lookups_0::DirectUncond 848951.2757009999
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 6097.4519820000005
system.switch_cpus.branchPred.lookups_0::total 21688765.909472004
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 35194.134566
system.switch_cpus.branchPred.squashes_0::CallDirect 1124.9805060000003
system.switch_cpus.branchPred.squashes_0::CallIndirect 1670.631509
system.switch_cpus.branchPred.squashes_0::DirectCond 5677281.139651
system.switch_cpus.branchPred.squashes_0::DirectUncond 172372.93038699997
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 227.50771399999996
system.switch_cpus.branchPred.squashes_0::total 5887871.324333
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 0.129157
system.switch_cpus.branchPred.corrected_0::CallDirect 29.426483999999995
system.switch_cpus.branchPred.corrected_0::CallIndirect 91.377168
system.switch_cpus.branchPred.corrected_0::DirectCond 1466955.1506329996
system.switch_cpus.branchPred.corrected_0::DirectUncond 127.625122
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 21.930749000000002
system.switch_cpus.branchPred.corrected_0::total 1467225.6393129998
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 75684.100362
system.switch_cpus.branchPred.committed_0::CallDirect 36040.669874
system.switch_cpus.branchPred.committed_0::CallIndirect 39643.055523999996
system.switch_cpus.branchPred.committed_0::DirectCond 14967077.705772
system.switch_cpus.branchPred.committed_0::DirectUncond 676578.1293839999
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 5869.944268000001
system.switch_cpus.branchPred.committed_0::total 15800893.605183998
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.000658
system.switch_cpus.branchPred.mispredicted_0::CallDirect 25.736113
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 85.77861600000001
system.switch_cpus.branchPred.mispredicted_0::DirectCond 1391403.431673
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 91.09113199999999
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 20.694575999999998
system.switch_cpus.branchPred.mispredicted_0::total 1391626.7327680003
system.switch_cpus.branchPred.targetProvider_0::NoTarget 10176046.642608
system.switch_cpus.branchPred.targetProvider_0::BTB 11354864.373246001
system.switch_cpus.branchPred.targetProvider_0::RAS 110878.17581300001
system.switch_cpus.branchPred.targetProvider_0::Indirect 46976.71780499999
system.switch_cpus.branchPred.targetProvider_0::total 21688765.909472004
system.switch_cpus.branchPred.targetWrong_0::NoBranch 682411.518516
system.switch_cpus.branchPred.targetWrong_0::Return 784806.7551930001
system.switch_cpus.branchPred.targetWrong_0::CallDirect 0.12784099999999998
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 7.237763
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 1467225.6393129998
system.switch_cpus.branchPred.condPredicted 20644359.666589003
system.switch_cpus.branchPred.condPredictedTaken 10489670.10706
system.switch_cpus.branchPred.condIncorrect 1467225.6393129998
system.switch_cpus.branchPred.predTakenBTBMiss 5257.340756
system.switch_cpus.branchPred.NotTakenMispredicted 682418.8841200001
system.switch_cpus.branchPred.TakenMispredicted 784806.7551930001
system.switch_cpus.branchPred.BTBLookups 21688765.909472004
system.switch_cpus.branchPred.BTBUpdates 682305.4470459999
system.switch_cpus.branchPred.BTBHits 20722617.832936
system.switch_cpus.branchPred.BTBHitRatio 0.9542712261949999
system.switch_cpus.branchPred.BTBMispredicted 6940.484794
system.switch_cpus.branchPred.indirectLookups 47411.139015
system.switch_cpus.branchPred.indirectHits 46976.71780499999
system.switch_cpus.branchPred.indirectMisses 434.42121000000003
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 110878.17778700001
system.switch_cpus.branchPred.btb.lookups::CallDirect 37165.65038000001
system.switch_cpus.branchPred.btb.lookups::CallIndirect 41313.687032999995
system.switch_cpus.branchPred.btb.lookups::DirectCond 20644359.666589003
system.switch_cpus.branchPred.btb.lookups::DirectUncond 848951.2757009999
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 6097.4519820000005
system.switch_cpus.branchPred.btb.lookups::total 21688765.909472004
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 110878.17778700001
system.switch_cpus.branchPred.btb.misses::CallDirect 56.229228000000006
system.switch_cpus.branchPred.btb.misses::CallIndirect 41313.687032999995
system.switch_cpus.branchPred.btb.misses::DirectCond 807650.969135
system.switch_cpus.branchPred.btb.misses::DirectUncond 151.561371
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 6097.4519820000005
system.switch_cpus.branchPred.btb.misses::total 966148.076536
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 29.426483999999995
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 682148.39544
system.switch_cpus.branchPred.btb.updates::DirectUncond 127.625122
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 682305.4470459999
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 29.426483999999995
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 682148.39544
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 127.625122
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 682305.4470459999
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 60793879489.47201
system.switch_cpus.branchPred.indirectBranchPred.lookups 47411.139015
system.switch_cpus.branchPred.indirectBranchPred.hits 46976.71780499999
system.switch_cpus.branchPred.indirectBranchPred.misses 434.42121000000003
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 113.307917
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 47524.446932
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 113673.47197900002
system.switch_cpus.branchPred.ras.pops 113673.78980200001
system.switch_cpus.branchPred.ras.squashes 37989.746581
system.switch_cpus.branchPred.ras.used 75684.100362
system.switch_cpus.branchPred.ras.correct 75684.09970400001
system.switch_cpus.branchPred.ras.incorrect 0.000658
system.switch_cpus.commit.commitSquashedInsts 19179007.359577
system.switch_cpus.commit.branchMispredicts 1467068.587707
system.switch_cpus.commit.numCommittedDist::samples 114376123.05286199
system.switch_cpus.commit.numCommittedDist::mean 0.9187286394680002
system.switch_cpus.commit.numCommittedDist::stdev 1.134795432614
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 61747754.464825
system.switch_cpus.commit.numCommittedDist::1 21859598.730605002
system.switch_cpus.commit.numCommittedDist::2 11879873.273268998
system.switch_cpus.commit.numCommittedDist::3 18888896.584163003
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 2.9999999999999996
system.switch_cpus.commit.numCommittedDist::total 114376123.05286199
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 75683.725398
system.switch_cpus.commit.committedInstType_0::No_OpClass 0.0
system.switch_cpus.commit.committedInstType_0::IntAlu 74503334.67901601
system.switch_cpus.commit.committedInstType_0::IntMult 1001093.136498
system.switch_cpus.commit.committedInstType_0::IntDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::FloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::FloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::FloatMult 0.0
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatMisc 57085.50992
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 10576.20305
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 50576.327914
system.switch_cpus.commit.committedInstType_0::SimdCmp 8281.405428
system.switch_cpus.commit.committedInstType_0::SimdCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdMisc 108500.78785700002
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 37474.673962999994
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 20953895.860121995
system.switch_cpus.commit.committedInstType_0::MemWrite 5555216.445863999
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 102286035.02963202
system.switch_cpus.commit.commitEligibleSamples 18888896.584163003
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 204813.982453
system.switch_cpus.commitStats0.numInsts 100005837.33859201
system.switch_cpus.commitStats0.numOps 102286035.02963202
system.switch_cpus.commitStats0.numInstsNotNOP 99999999.78101999
system.switch_cpus.commitStats0.numOpsNotNOP 102280197.47206001
system.switch_cpus.commitStats0.cpi 1.21580742528
system.switch_cpus.commitStats0.ipc 0.848396665777
system.switch_cpus.commitStats0.numMemRefs 26509112.305986
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 88118944.512673
system.switch_cpus.commitStats0.numLoadInsts 20953895.860121995
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 5555216.445863999
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 774822.9491980001
system.switch_cpus.commitStats0.committedInstType::No_OpClass 0.0
system.switch_cpus.commitStats0.committedInstType::IntAlu 74503334.67901601
system.switch_cpus.commitStats0.committedInstType::IntMult 1001093.136498
system.switch_cpus.commitStats0.committedInstType::IntDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMisc 57085.50992
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 10576.20305
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 50576.327914
system.switch_cpus.commitStats0.committedInstType::SimdCmp 8281.405428
system.switch_cpus.commitStats0.committedInstType::SimdCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMisc 108500.78785700002
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 37474.673962999994
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 20953895.860121995
system.switch_cpus.commitStats0.committedInstType::MemWrite 5555216.445863999
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 102286035.02963202
system.switch_cpus.commitStats0.committedControl::IsControl 15800893.803725999
system.switch_cpus.commitStats0.committedControl::IsDirectControl 15679696.703572003
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 121197.10015400001
system.switch_cpus.commitStats0.committedControl::IsCondControl 14967077.968039999
system.switch_cpus.commitStats0.committedControl::IsUncondControl 833815.8356860001
system.switch_cpus.commitStats0.committedControl::IsCall 75683.725398
system.switch_cpus.commitStats0.committedControl::IsReturn 75684.100362
system.switch_cpus.decode.idleCycles 36263221.574423
system.switch_cpus.decode.blockedCycles 23944904.881416004
system.switch_cpus.decode.runCycles 58456577.82795899
system.switch_cpus.decode.unblockCycles 1240215.8976450001
system.switch_cpus.decode.squashCycles 1675812.808966
system.switch_cpus.decode.branchResolved 10789642.691651998
system.switch_cpus.decode.branchMispred 167.89597400000002
system.switch_cpus.decode.decodedInsts 128004287.80505398
system.switch_cpus.decode.squashedInsts 112.087975
system.switch_cpus.executeStats0.numInsts 115077972.00902301
system.switch_cpus.executeStats0.numNop 5855.7690920000005
system.switch_cpus.executeStats0.numBranches 17865599.290810004
system.switch_cpus.executeStats0.numLoadInsts 23761425.242693998
system.switch_cpus.executeStats0.numStoreInsts 6427723.786351
system.switch_cpus.executeStats0.instRate 0.9700365606739999
system.switch_cpus.executeStats0.numCCRegReads 53929220.877798
system.switch_cpus.executeStats0.numCCRegWrites 54618048.10895701
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 153764553.98257497
system.switch_cpus.executeStats0.numIntRegWrites 73993123.324233
system.switch_cpus.executeStats0.numMemRefs 30189149.029044997
system.switch_cpus.executeStats0.numMiscRegReads 10694819.760953002
system.switch_cpus.executeStats0.numMiscRegWrites 1.0
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 24864.708360000004
system.switch_cpus.executeStats0.numVecPredRegWrites 9686.342252
system.switch_cpus.executeStats0.numVecRegReads 619346.747477
system.switch_cpus.executeStats0.numVecRegWrites 320920.897364
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 11512719.266864
system.switch_cpus.fetch.cycles 78897804.277063
system.switch_cpus.fetch.squashCycles 3351939.721144
system.switch_cpus.fetch.cacheLines 39939949.472743005
system.switch_cpus.fetch.icacheSquashes 533404.142873
system.switch_cpus.fetch.nisnDist::samples 121580732.990409
system.switch_cpus.fetch.nisnDist::mean 1.111160988207
system.switch_cpus.fetch.nisnDist::stdev 1.257372690771
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 58113848.309185006
system.switch_cpus.fetch.nisnDist::1 27174702.880641002
system.switch_cpus.fetch.nisnDist::2 3380655.626518
system.switch_cpus.fetch.nisnDist::3 32911526.174064998
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 2.9999999999999996
system.switch_cpus.fetch.nisnDist::total 121580732.990409
system.switch_cpus.fetchStats0.numInsts 130022738.398634
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 1.089131287451
system.switch_cpus.fetchStats0.numBranches 21688765.909472004
system.switch_cpus.fetchStats0.branchRate 0.17716846808599998
system.switch_cpus.fetchStats0.icacheStallCycles 41006958.852773994
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 1675812.808966
system.switch_cpus.iew.blockCycles 7574279.550137
system.switch_cpus.iew.unblockCycles 1160063.2685260002
system.switch_cpus.iew.dispatchedInsts 121463759.78738996
system.switch_cpus.iew.dispSquashedInsts 246628.810357
system.switch_cpus.iew.dispLoadInsts 24868465.200530004
system.switch_cpus.iew.dispStoreInsts 6710086.756512
system.switch_cpus.iew.dispNonSpecInsts 0.0
system.switch_cpus.iew.iqFullEvents 14551.943758999998
system.switch_cpus.iew.lsqFullEvents 1128265.442334
system.switch_cpus.iew.predictedTakenIncorrect 869757.5998729999
system.switch_cpus.iew.predictedNotTakenIncorrect 752739.5340500001
system.switch_cpus.iew.branchMispredicts 1622497.1339230007
system.switch_cpus.iew.instsToCommit 114415031.629155
system.switch_cpus.iew.writebackCount 114092796.10380101
system.switch_cpus.iew.producerInst 61952670.682546005
system.switch_cpus.iew.consumerInst 100827098.721623
system.switch_cpus.iew.wbRate 0.9620518462709999
system.switch_cpus.iew.wbFanout 0.6280936459450002
system.switch_cpus.lsq0.forwLoads 226455.55726200002
system.switch_cpus.lsq0.squashedLoads 3914569.084259
system.switch_cpus.lsq0.ignoredResponses 592.075303
system.switch_cpus.lsq0.memOrderViolation 210878.86509199996
system.switch_cpus.lsq0.squashedStores 1154870.768626
system.switch_cpus.lsq0.rescheduledLoads 18060.789115
system.switch_cpus.lsq0.blockedByCache 4211.209472999999
system.switch_cpus.lsq0.loadToUse::samples 20953895.410750996
system.switch_cpus.lsq0.loadToUse::mean 5.707590969846
system.switch_cpus.lsq0.loadToUse::stdev 18.553454012463998
system.switch_cpus.lsq0.loadToUse::0-9 19893803.825656004
system.switch_cpus.lsq0.loadToUse::10-19 76833.76631600001
system.switch_cpus.lsq0.loadToUse::20-29 688330.3538610002
system.switch_cpus.lsq0.loadToUse::30-39 79821.00691499999
system.switch_cpus.lsq0.loadToUse::40-49 1179.8282020000001
system.switch_cpus.lsq0.loadToUse::50-59 1514.9142169999998
system.switch_cpus.lsq0.loadToUse::60-69 1585.160707
system.switch_cpus.lsq0.loadToUse::70-79 1625.263346
system.switch_cpus.lsq0.loadToUse::80-89 1717.808597
system.switch_cpus.lsq0.loadToUse::90-99 2373.9660710000003
system.switch_cpus.lsq0.loadToUse::100-109 2640.3476530000003
system.switch_cpus.lsq0.loadToUse::110-119 3823.3209799999995
system.switch_cpus.lsq0.loadToUse::120-129 4010.79429
system.switch_cpus.lsq0.loadToUse::130-139 15168.241628000002
system.switch_cpus.lsq0.loadToUse::140-149 44918.43268400001
system.switch_cpus.lsq0.loadToUse::150-159 4625.040493
system.switch_cpus.lsq0.loadToUse::160-169 5500.482565
system.switch_cpus.lsq0.loadToUse::170-179 49225.22451199999
system.switch_cpus.lsq0.loadToUse::180-189 4366.255168000001
system.switch_cpus.lsq0.loadToUse::190-199 4541.387526
system.switch_cpus.lsq0.loadToUse::200-209 50736.099160000005
system.switch_cpus.lsq0.loadToUse::210-219 2167.2716429999996
system.switch_cpus.lsq0.loadToUse::220-229 187.237828
system.switch_cpus.lsq0.loadToUse::230-239 246.59064400000003
system.switch_cpus.lsq0.loadToUse::240-249 222.51460499999996
system.switch_cpus.lsq0.loadToUse::250-259 274.26451
system.switch_cpus.lsq0.loadToUse::260-269 416.623058
system.switch_cpus.lsq0.loadToUse::270-279 338.915908
system.switch_cpus.lsq0.loadToUse::280-289 303.611387
system.switch_cpus.lsq0.loadToUse::290-299 521.703971
system.switch_cpus.lsq0.loadToUse::overflows 10876.551379999999
system.switch_cpus.lsq0.loadToUse::min_value 1.1968580000000002
system.switch_cpus.lsq0.loadToUse::max_value 1807.4934999999998
system.switch_cpus.lsq0.loadToUse::total 20953895.410750996
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 60793879489.47201
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 60793879489.47201
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 60793879489.47201
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 60793879489.47201
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 60793879489.47201
system.switch_cpus.rename.squashCycles 1675812.808966
system.switch_cpus.rename.idleCycles 37414355.849288
system.switch_cpus.rename.blockCycles 20651002.22335
system.switch_cpus.rename.serializeStallCycles 66.57926800000001
system.switch_cpus.rename.runCycles 58362666.12163801
system.switch_cpus.rename.unblockCycles 3476829.4078989998
system.switch_cpus.rename.renamedInsts 126253863.82276101
system.switch_cpus.rename.ROBFullEvents 421404.562253
system.switch_cpus.rename.IQFullEvents 63925.291804
system.switch_cpus.rename.LQFullEvents 415808.84837799997
system.switch_cpus.rename.SQFullEvents 2491213.4192089997
system.switch_cpus.rename.fullRegistersEvents 59758.91346900001
system.switch_cpus.rename.renamedOperands 161776696.52081496
system.switch_cpus.rename.lookups 239687340.535828
system.switch_cpus.rename.intLookups 167810721.465497
system.switch_cpus.rename.vecLookups 631900.615108
system.switch_cpus.rename.vecPredLookups 19391.663010000004
system.switch_cpus.rename.committedMaps 130105176.76221697
system.switch_cpus.rename.undoneMaps 31671512.841354
system.switch_cpus.rename.serializing 4.337726
system.switch_cpus.rename.tempSerializing 0.0
system.switch_cpus.rename.skidInsts 963055.3995419998
system.switch_cpus.rob.reads 216950806.79111996
system.switch_cpus.rob.writes 250156103.070483
system.switch_cpus.rob.squashedLoads 4050210.1499169995
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 1179591.9507509999
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999999.78101999
system.switch_cpus.thread_0.numOps 102280197.47206001
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 772354.388625
system.tol2bus.transDist::WritebackDirty 882732.9989259999
system.tol2bus.transDist::WritebackClean 851.1450980000001
system.tol2bus.transDist::CleanEvict 241369.93687199996
system.tol2bus.transDist::ReadExReq 169218.77836
system.tol2bus.transDist::ReadExResp 169218.745704
system.tol2bus.transDist::ReadCleanReq 863.8009780000001
system.tol2bus.transDist::ReadSharedReq 771492.633837
system.tol2bus.pktCount::total 2824708.6665299996
system.tol2bus.pktSize::total 108262492.77913597
system.tol2bus.snoops 183391.89624800003
system.tol2bus.snoopTraffic 8547567.84416
system.tol2bus.snoopFanout::samples 1124965.324915
system.tol2bus.snoopFanout::mean 0.000282385653
system.tol2bus.snoopFanout::stdev 0.016491247035
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 1124690.0653110002
system.tol2bus.snoopFanout::1 275.259604
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9993420000000001
system.tol2bus.snoopFanout::total 1124965.324915
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 60793879489.47201
system.tol2bus.reqLayer0.occupancy 1691596203.1165001
system.tol2bus.reqLayer0.utilization 0.0
system.tol2bus.respLayer0.occupancy 1313479.05591
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 1411066564.4160361
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 1883135.6133150002
system.tol2bus.snoop_filter.hitSingleRequests 941562.096315
system.tol2bus.snoop_filter.hitMultiRequests 23.72929
system.tol2bus.snoop_filter.totSnoops 251.61864699999998
system.tol2bus.snoop_filter.hitSingleSnoops 251.61864699999998
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 1.0
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.tags.ageTaskId_1024::4 12593.19867
system.mem_ctrls.rdPerTurnAround::12-15 2.343798
system.mem_ctrls.rdPerTurnAround::16-19 160.505406
system.mem_ctrls.rdPerTurnAround::20-23 454.89365999999995
system.mem_ctrls.rdPerTurnAround::24-27 318.32919000000004
system.mem_ctrls.rdPerTurnAround::28-31 104.325633
system.mem_ctrls.rdPerTurnAround::32-35 28.724508
system.mem_ctrls.rdPerTurnAround::36-39 13.145121
system.mem_ctrls.rdPerTurnAround::40-43 7.732044
system.mem_ctrls.rdPerTurnAround::44-47 5.222268
system.mem_ctrls.rdPerTurnAround::48-51 3.34206
system.mem_ctrls.rdPerTurnAround::52-55 2.128158
system.mem_ctrls.rdPerTurnAround::56-59 1.429542
system.mem_ctrls.rdPerTurnAround::60-63 1.251657
system.mem_ctrls.rdPerTurnAround::64-67 0.781605
system.mem_ctrls.rdPerTurnAround::68-71 0.5972580000000001
system.mem_ctrls.rdPerTurnAround::72-75 0.241488
system.mem_ctrls.rdPerTurnAround::80-83 0.120744
system.mem_ctrls.rdPerTurnAround::88-91 0.120744
system.mem_ctrls.rdPerTurnAround::104-107 0.120744
system.mem_ctrls.wrPerTurnAround::20 21.721052999999998
system.mem_ctrls.wrPerTurnAround::21 1.875622
system.mem_ctrls.rdPerTurnAround::15872-16383 0.346284
system.mem_ctrls.rdPerTurnAround::8-15 2.9356139999999997
system.mem_ctrls.rdPerTurnAround::16-23 1231.39291
system.mem_ctrls.rdPerTurnAround::24-31 615.539738
system.mem_ctrls.rdPerTurnAround::32-39 54.304283
system.mem_ctrls.rdPerTurnAround::40-47 15.917803
system.mem_ctrls.rdPerTurnAround::48-55 8.265334
system.mem_ctrls.rdPerTurnAround::56-63 3.737778
system.mem_ctrls.rdPerTurnAround::64-71 2.139643
system.mem_ctrls.rdPerTurnAround::72-79 1.5981349999999999
system.mem_ctrls.rdPerTurnAround::80-87 0.926299
system.mem_ctrls.rdPerTurnAround::88-95 0.417373
system.mem_ctrls.rdPerTurnAround::128-135 0.319627
system.mem_ctrls.dram.bytesPerActivate::64-127 13.38381
system.mem_ctrls.dram.bytesPerActivate::128-191 0.567798
system.mem_ctrls.dram.bytesPerActivate::192-255 13.302696000000001
system.mem_ctrls.dram.bytesPerActivate::256-319 0.648912
system.mem_ctrls.dram.bytesPerActivate::320-383 13.302696000000001
system.mem_ctrls.dram.bytesPerActivate::384-447 0.567798
system.mem_ctrls.dram.bytesPerActivate::448-511 13.38381
system.mem_ctrls.dram.bytesPerActivate::512-575 0.567798
system.mem_ctrls.dram.bytesPerActivate::576-639 13.302696000000001
system.mem_ctrls.dram.bytesPerActivate::640-703 0.567798
system.mem_ctrls.dram.bytesPerActivate::704-767 47.04612
system.mem_ctrls.dram.bytesPerActivate::768-831 370.204296
system.mem_ctrls.rdPerTurnAround::1024-1535 0.268559
system.mem_ctrls.rdPerTurnAround::14-15 6.205788
system.mem_ctrls.rdPerTurnAround::16-17 129.590813
system.mem_ctrls.rdPerTurnAround::18-19 446.088706
system.mem_ctrls.rdPerTurnAround::20-21 691.189815
system.mem_ctrls.rdPerTurnAround::22-23 646.5384779999999
system.mem_ctrls.rdPerTurnAround::24-25 441.00006900000005
system.mem_ctrls.rdPerTurnAround::26-27 249.09565400000002
system.mem_ctrls.rdPerTurnAround::28-29 123.705873
system.mem_ctrls.rdPerTurnAround::30-31 53.838155
system.mem_ctrls.rdPerTurnAround::32-33 21.132033
system.mem_ctrls.rdPerTurnAround::34-35 7.260453
system.mem_ctrls.rdPerTurnAround::36-37 2.927862
system.mem_ctrls.rdPerTurnAround::38-39 1.3219699999999999
system.mem_ctrls.rdPerTurnAround::40-41 0.491319
system.mem_ctrls.rdPerTurnAround::44-45 0.028534
system.l2.ReadExReq.misses::cpu.data 0.272021
system.l2.ReadExReq.accesses::cpu.data 0.272021
system.l2.ReadExReq.missRate::cpu.data 0.260389
system.mem_ctrls.rdPerTurnAround::0-2047 50.731142
system.mem_ctrls.rdPerTurnAround::32768-34815 0.000658
system.mem_ctrls.rdPerTurnAround::0-63 450.02199199999995
system.mem_ctrls.rdPerTurnAround::1088-1151 0.000658
system.mem_ctrls.rdPerTurnAround::1408-1471 0.000658
system.mem_ctrls.rdPerTurnAround::1472-1535 0.000658
system.mem_ctrls.rdPerTurnAround::14848-15359 0.066359
system.mem_ctrls.rdPerTurnAround::0-15 0.720005
system.mem_ctrls.rdPerTurnAround::16-31 278.36501
system.mem_ctrls.rdPerTurnAround::32-47 11.630849999999999
system.mem_ctrls.rdPerTurnAround::48-63 2.9907899999999996
system.mem_ctrls.rdPerTurnAround::64-79 0.941545
system.mem_ctrls.rdPerTurnAround::80-95 0.44308
system.mem_ctrls.rdPerTurnAround::96-111 0.66462
system.mem_ctrls.rdPerTurnAround::112-127 0.38769499999999996
system.mem_ctrls.rdPerTurnAround::128-143 0.166155
system.mem_ctrls.rdPerTurnAround::144-159 0.055385
system.mem_ctrls.rdPerTurnAround::160-175 0.166155
system.mem_ctrls.rdPerTurnAround::176-191 0.055385
system.mem_ctrls.rdPerTurnAround::272-287 0.055385
system.mem_ctrls.rdPerTurnAround::0-1023 1201.6154470000001
system.mem_ctrls.rdPerTurnAround::16384-17407 0.032582
system.mem_ctrls.rdPerTurnAround::96-103 0.16291
system.mem_ctrls.rdPerTurnAround::104-111 0.260656
system.mem_ctrls.rdPerTurnAround::112-119 0.097746
system.mem_ctrls.rdPerTurnAround::120-127 0.065164
system.mem_ctrls.rdPerTurnAround::136-143 0.032582
system.mem_ctrls.rdPerTurnAround::144-151 0.032582
system.mem_ctrls.rdPerTurnAround::24576-25599 0.024607
system.mem_ctrls.rdPerTurnAround::76-79 0.057141
system.mem_ctrls.rdPerTurnAround::17408-18431 0.113477
system.mem_ctrls.wrPerTurnAround::22 0.033314
system.mem_ctrls.rdPerTurnAround::12800-13311 0.070359
system.mem_ctrls.rdPerTurnAround::15360-15871 0.088333
system.mem_ctrls.rdPerTurnAround::54-55 0.088333
system.mem_ctrls.rdPerTurnAround::2048-3071 0.026949
system.mem_ctrls.rdPerTurnAround::19456-20479 0.026949
CPI 1.2158775924519691

Per-Address PND Load Violations:
