\hypertarget{struct_c_a_n___type_def}{}\section{C\+A\+N\+\_\+\+Type\+Def Struct Reference}
\label{struct_c_a_n___type_def}\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}


Controller Area Network.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_a1282eee79a22003257a7a5daa7f4a35f}{M\+CR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_af98b957a4e887751fbd407d3e2cf93b5}{M\+SR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_acbc82ac4e87e75350fc586be5e56d95b}{T\+SR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_ad8e858479e26ab075ee2ddb630e8769d}{R\+F0R}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_a69a528d1288c1de666df68655af1d20e}{R\+F1R}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_a530babbc4b9584c93a1bf87d6ce8b8dc}{I\+ER}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_ab1a1b6a7c587443a03d654d3b9a94423}{E\+SR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_accad1e4155459a13369f5ad0e7c6da29}{B\+TR}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_ad0cc7fb26376c435bbf148e962739337}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}88\mbox{]}
\item 
\hyperlink{struct_c_a_n___tx_mail_box___type_def}{C\+A\+N\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def} \hyperlink{struct_c_a_n___type_def_a328925e230f68a775f6f4ad1076c27ce}{s\+Tx\+Mail\+Box} \mbox{[}3\mbox{]}
\item 
\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def} \hyperlink{struct_c_a_n___type_def_aa6053bc607535d9ecf7a3d887c0cc053}{s\+F\+I\+F\+O\+Mail\+Box} \mbox{[}2\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_a046ef464378aaaaafaf999c23a4dc55e}{R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}12\mbox{]}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_a1a6a0f78ca703a63bb0a6b6f231f612f}{F\+MR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_aefe6a26ee25947b7eb5be9d485f4d3b0}{F\+M1R}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_ab29069c9fd10eeec47414abd8d06822f}{R\+E\+S\+E\+R\+V\+E\+D2}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_ac6296402924b37966c67ccf14a381976}{F\+S1R}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_af730af32307f845895465e8ead57d20c}{R\+E\+S\+E\+R\+V\+E\+D3}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_ae2decd14b26f851e00a31b42d15293ce}{F\+F\+A1R}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_a51c408c7c352b8080f0c6d42bf811d43}{R\+E\+S\+E\+R\+V\+E\+D4}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_ab57a3a6c337a8c6c7cb39d0cefc2459a}{F\+A1R}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_ad4339975b6064cfe2aaeb642f916d6e0}{R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}8\mbox{]}
\item 
\hyperlink{struct_c_a_n___filter_register___type_def}{C\+A\+N\+\_\+\+Filter\+Register\+\_\+\+Type\+Def} \hyperlink{struct_c_a_n___type_def_a23a22b903fdc909ac9f61edd68029f35}{s\+Filter\+Register} \mbox{[}28\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Controller Area Network. 

\subsection{Member Data Documentation}
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!B\+TR@{B\+TR}}
\index{B\+TR@{B\+TR}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+TR}{BTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+A\+N\+\_\+\+Type\+Def\+::\+B\+TR}\hypertarget{struct_c_a_n___type_def_accad1e4155459a13369f5ad0e7c6da29}{}\label{struct_c_a_n___type_def_accad1e4155459a13369f5ad0e7c6da29}
C\+AN bit timing register, Address offset\+: 0x1C \index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!E\+SR@{E\+SR}}
\index{E\+SR@{E\+SR}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{E\+SR}{ESR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+A\+N\+\_\+\+Type\+Def\+::\+E\+SR}\hypertarget{struct_c_a_n___type_def_ab1a1b6a7c587443a03d654d3b9a94423}{}\label{struct_c_a_n___type_def_ab1a1b6a7c587443a03d654d3b9a94423}
C\+AN error status register, Address offset\+: 0x18 \index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!F\+A1R@{F\+A1R}}
\index{F\+A1R@{F\+A1R}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+A1R}{FA1R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+A\+N\+\_\+\+Type\+Def\+::\+F\+A1R}\hypertarget{struct_c_a_n___type_def_ab57a3a6c337a8c6c7cb39d0cefc2459a}{}\label{struct_c_a_n___type_def_ab57a3a6c337a8c6c7cb39d0cefc2459a}
C\+AN filter activation register, Address offset\+: 0x21C \index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!F\+F\+A1R@{F\+F\+A1R}}
\index{F\+F\+A1R@{F\+F\+A1R}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+F\+A1R}{FFA1R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+A\+N\+\_\+\+Type\+Def\+::\+F\+F\+A1R}\hypertarget{struct_c_a_n___type_def_ae2decd14b26f851e00a31b42d15293ce}{}\label{struct_c_a_n___type_def_ae2decd14b26f851e00a31b42d15293ce}
C\+AN filter F\+I\+FO assignment register, Address offset\+: 0x214 \index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!F\+M1R@{F\+M1R}}
\index{F\+M1R@{F\+M1R}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+M1R}{FM1R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+A\+N\+\_\+\+Type\+Def\+::\+F\+M1R}\hypertarget{struct_c_a_n___type_def_aefe6a26ee25947b7eb5be9d485f4d3b0}{}\label{struct_c_a_n___type_def_aefe6a26ee25947b7eb5be9d485f4d3b0}
C\+AN filter mode register, Address offset\+: 0x204 \index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!F\+MR@{F\+MR}}
\index{F\+MR@{F\+MR}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+MR}{FMR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+A\+N\+\_\+\+Type\+Def\+::\+F\+MR}\hypertarget{struct_c_a_n___type_def_a1a6a0f78ca703a63bb0a6b6f231f612f}{}\label{struct_c_a_n___type_def_a1a6a0f78ca703a63bb0a6b6f231f612f}
C\+AN filter master register, Address offset\+: 0x200 \index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!F\+S1R@{F\+S1R}}
\index{F\+S1R@{F\+S1R}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S1R}{FS1R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+A\+N\+\_\+\+Type\+Def\+::\+F\+S1R}\hypertarget{struct_c_a_n___type_def_ac6296402924b37966c67ccf14a381976}{}\label{struct_c_a_n___type_def_ac6296402924b37966c67ccf14a381976}
C\+AN filter scale register, Address offset\+: 0x20C \index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!I\+ER@{I\+ER}}
\index{I\+ER@{I\+ER}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+ER}{IER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+A\+N\+\_\+\+Type\+Def\+::\+I\+ER}\hypertarget{struct_c_a_n___type_def_a530babbc4b9584c93a1bf87d6ce8b8dc}{}\label{struct_c_a_n___type_def_a530babbc4b9584c93a1bf87d6ce8b8dc}
C\+AN interrupt enable register, Address offset\+: 0x14 \index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!M\+CR@{M\+CR}}
\index{M\+CR@{M\+CR}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{M\+CR}{MCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+A\+N\+\_\+\+Type\+Def\+::\+M\+CR}\hypertarget{struct_c_a_n___type_def_a1282eee79a22003257a7a5daa7f4a35f}{}\label{struct_c_a_n___type_def_a1282eee79a22003257a7a5daa7f4a35f}
C\+AN master control register, Address offset\+: 0x00 \index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!M\+SR@{M\+SR}}
\index{M\+SR@{M\+SR}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{M\+SR}{MSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+A\+N\+\_\+\+Type\+Def\+::\+M\+SR}\hypertarget{struct_c_a_n___type_def_af98b957a4e887751fbd407d3e2cf93b5}{}\label{struct_c_a_n___type_def_af98b957a4e887751fbd407d3e2cf93b5}
C\+AN master status register, Address offset\+: 0x04 \index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+N\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}88\mbox{]}}\hypertarget{struct_c_a_n___type_def_ad0cc7fb26376c435bbf148e962739337}{}\label{struct_c_a_n___type_def_ad0cc7fb26376c435bbf148e962739337}
Reserved, 0x020 -\/ 0x17F \index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+N\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D1\mbox{[}12\mbox{]}}\hypertarget{struct_c_a_n___type_def_a046ef464378aaaaafaf999c23a4dc55e}{}\label{struct_c_a_n___type_def_a046ef464378aaaaafaf999c23a4dc55e}
Reserved, 0x1\+D0 -\/ 0x1\+FF \index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+N\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D2}\hypertarget{struct_c_a_n___type_def_ab29069c9fd10eeec47414abd8d06822f}{}\label{struct_c_a_n___type_def_ab29069c9fd10eeec47414abd8d06822f}
Reserved, 0x208 \index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+N\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D3}\hypertarget{struct_c_a_n___type_def_af730af32307f845895465e8ead57d20c}{}\label{struct_c_a_n___type_def_af730af32307f845895465e8ead57d20c}
Reserved, 0x210 \index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+N\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D4}\hypertarget{struct_c_a_n___type_def_a51c408c7c352b8080f0c6d42bf811d43}{}\label{struct_c_a_n___type_def_a51c408c7c352b8080f0c6d42bf811d43}
Reserved, 0x218 \index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+N\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D5\mbox{[}8\mbox{]}}\hypertarget{struct_c_a_n___type_def_ad4339975b6064cfe2aaeb642f916d6e0}{}\label{struct_c_a_n___type_def_ad4339975b6064cfe2aaeb642f916d6e0}
Reserved, 0x220-\/0x23F \index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!R\+F0R@{R\+F0R}}
\index{R\+F0R@{R\+F0R}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+F0R}{RF0R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+A\+N\+\_\+\+Type\+Def\+::\+R\+F0R}\hypertarget{struct_c_a_n___type_def_ad8e858479e26ab075ee2ddb630e8769d}{}\label{struct_c_a_n___type_def_ad8e858479e26ab075ee2ddb630e8769d}
C\+AN receive F\+I\+FO 0 register, Address offset\+: 0x0C \index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!R\+F1R@{R\+F1R}}
\index{R\+F1R@{R\+F1R}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+F1R}{RF1R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+A\+N\+\_\+\+Type\+Def\+::\+R\+F1R}\hypertarget{struct_c_a_n___type_def_a69a528d1288c1de666df68655af1d20e}{}\label{struct_c_a_n___type_def_a69a528d1288c1de666df68655af1d20e}
C\+AN receive F\+I\+FO 1 register, Address offset\+: 0x10 \index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!s\+F\+I\+F\+O\+Mail\+Box@{s\+F\+I\+F\+O\+Mail\+Box}}
\index{s\+F\+I\+F\+O\+Mail\+Box@{s\+F\+I\+F\+O\+Mail\+Box}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{s\+F\+I\+F\+O\+Mail\+Box}{sFIFOMailBox}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def} C\+A\+N\+\_\+\+Type\+Def\+::s\+F\+I\+F\+O\+Mail\+Box\mbox{[}2\mbox{]}}\hypertarget{struct_c_a_n___type_def_aa6053bc607535d9ecf7a3d887c0cc053}{}\label{struct_c_a_n___type_def_aa6053bc607535d9ecf7a3d887c0cc053}
C\+AN F\+I\+FO Mail\+Box, Address offset\+: 0x1\+B0 -\/ 0x1\+CC \index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!s\+Filter\+Register@{s\+Filter\+Register}}
\index{s\+Filter\+Register@{s\+Filter\+Register}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{s\+Filter\+Register}{sFilterRegister}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+A\+N\+\_\+\+Filter\+Register\+\_\+\+Type\+Def} C\+A\+N\+\_\+\+Type\+Def\+::s\+Filter\+Register\mbox{[}28\mbox{]}}\hypertarget{struct_c_a_n___type_def_a23a22b903fdc909ac9f61edd68029f35}{}\label{struct_c_a_n___type_def_a23a22b903fdc909ac9f61edd68029f35}
C\+AN Filter Register, Address offset\+: 0x240-\/0x31C \index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!s\+Tx\+Mail\+Box@{s\+Tx\+Mail\+Box}}
\index{s\+Tx\+Mail\+Box@{s\+Tx\+Mail\+Box}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{s\+Tx\+Mail\+Box}{sTxMailBox}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+A\+N\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def} C\+A\+N\+\_\+\+Type\+Def\+::s\+Tx\+Mail\+Box\mbox{[}3\mbox{]}}\hypertarget{struct_c_a_n___type_def_a328925e230f68a775f6f4ad1076c27ce}{}\label{struct_c_a_n___type_def_a328925e230f68a775f6f4ad1076c27ce}
C\+AN Tx Mail\+Box, Address offset\+: 0x180 -\/ 0x1\+AC \index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!T\+SR@{T\+SR}}
\index{T\+SR@{T\+SR}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{T\+SR}{TSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+A\+N\+\_\+\+Type\+Def\+::\+T\+SR}\hypertarget{struct_c_a_n___type_def_acbc82ac4e87e75350fc586be5e56d95b}{}\label{struct_c_a_n___type_def_acbc82ac4e87e75350fc586be5e56d95b}
C\+AN transmit status register, Address offset\+: 0x08 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
