#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Jan 25 23:16:53 2018
# Process ID: 22383
# Current directory: /home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.runs/bram_test_rst_ps7_0_100M_0_synth_1
# Command line: vivado -log bram_test_rst_ps7_0_100M_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bram_test_rst_ps7_0_100M_0.tcl
# Log file: /home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.runs/bram_test_rst_ps7_0_100M_0_synth_1/bram_test_rst_ps7_0_100M_0.vds
# Journal file: /home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.runs/bram_test_rst_ps7_0_100M_0_synth_1/vivado.jou
#-----------------------------------------------------------
source bram_test_rst_ps7_0_100M_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1389.504 ; gain = 81.992 ; free physical = 84443 ; free virtual = 91661
INFO: [Synth 8-638] synthesizing module 'bram_test_rst_ps7_0_100M_0' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_rst_ps7_0_100M_0/synth/bram_test_rst_ps7_0_100M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bram_test_rst_ps7_0_100M_0' (7#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_rst_ps7_0_100M_0/synth/bram_test_rst_ps7_0_100M_0.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1432.051 ; gain = 124.539 ; free physical = 84343 ; free virtual = 91586
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1432.051 ; gain = 124.539 ; free physical = 84372 ; free virtual = 91616
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1828.199 ; gain = 0.008 ; free physical = 82448 ; free virtual = 89699
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:01:24 . Memory (MB): peak = 1828.199 ; gain = 520.688 ; free physical = 82618 ; free virtual = 89868
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:01:24 . Memory (MB): peak = 1828.199 ; gain = 520.688 ; free physical = 82617 ; free virtual = 89868
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:01:24 . Memory (MB): peak = 1828.199 ; gain = 520.688 ; free physical = 82616 ; free virtual = 89867
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:01:24 . Memory (MB): peak = 1828.199 ; gain = 520.688 ; free physical = 82579 ; free virtual = 89830
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:01:24 . Memory (MB): peak = 1828.199 ; gain = 520.688 ; free physical = 82572 ; free virtual = 89822
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:42 . Memory (MB): peak = 1828.199 ; gain = 520.688 ; free physical = 82195 ; free virtual = 89446
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:42 . Memory (MB): peak = 1828.199 ; gain = 520.688 ; free physical = 82195 ; free virtual = 89446
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:01:42 . Memory (MB): peak = 1828.199 ; gain = 520.688 ; free physical = 82194 ; free virtual = 89444
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:43 . Memory (MB): peak = 1828.199 ; gain = 520.688 ; free physical = 82172 ; free virtual = 89422
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:43 . Memory (MB): peak = 1828.199 ; gain = 520.688 ; free physical = 82172 ; free virtual = 89422
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:43 . Memory (MB): peak = 1828.199 ; gain = 520.688 ; free physical = 82170 ; free virtual = 89421
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:43 . Memory (MB): peak = 1828.199 ; gain = 520.688 ; free physical = 82170 ; free virtual = 89420
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:43 . Memory (MB): peak = 1828.199 ; gain = 520.688 ; free physical = 82169 ; free virtual = 89420
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:43 . Memory (MB): peak = 1828.199 ; gain = 520.688 ; free physical = 82169 ; free virtual = 89420

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:43 . Memory (MB): peak = 1828.199 ; gain = 520.688 ; free physical = 82169 ; free virtual = 89419
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:44 . Memory (MB): peak = 1828.199 ; gain = 545.512 ; free physical = 82209 ; free virtual = 89460
