
---------- Begin Simulation Statistics ----------
final_tick                               2541931586500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 210600                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   210599                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.91                       # Real time elapsed on the host
host_tick_rate                              598686970                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4193683                       # Number of instructions simulated
sim_ops                                       4193683                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011922                       # Number of seconds simulated
sim_ticks                                 11921741500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.800143                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  399658                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               872613                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2346                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             85706                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            810412                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53270                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278741                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225471                       # Number of indirect misses.
system.cpu.branchPred.lookups                  986305                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65252                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26871                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4193683                       # Number of instructions committed
system.cpu.committedOps                       4193683                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.682451                       # CPI: cycles per instruction
system.cpu.discardedOps                        196251                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607731                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1453785                       # DTB hits
system.cpu.dtb.data_misses                       7447                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   406584                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       851482                       # DTB read hits
system.cpu.dtb.read_misses                       6617                       # DTB read misses
system.cpu.dtb.write_accesses                  201147                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602303                       # DTB write hits
system.cpu.dtb.write_misses                       830                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18039                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3408674                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1042389                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           663792                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16778406                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.175980                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  991207                       # ITB accesses
system.cpu.itb.fetch_acv                         1015                       # ITB acv
system.cpu.itb.fetch_hits                      983844                       # ITB hits
system.cpu.itb.fetch_misses                      7363                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4219     69.37%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6082                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14425                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2681     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5132                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11008557000     92.31%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9146500      0.08%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17832500      0.15%     92.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               890326000      7.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11925862000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903021                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946804                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8041651000     67.43%     67.43% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3884211000     32.57%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23830399                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85378      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540193     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838731     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592202     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104851      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4193683                       # Class of committed instruction
system.cpu.quiesceCycles                        13084                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7051993                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          435                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156105                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        313810                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22857458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22857458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22857458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22857458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117217.733333                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117217.733333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117217.733333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117217.733333                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13094492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13094492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13094492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13094492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67151.241026                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67151.241026                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67151.241026                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67151.241026                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22507961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22507961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117228.963542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117228.963542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12894995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12894995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67161.432292                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67161.432292                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.258902                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539502272000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.258902                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203681                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203681                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128702                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34857                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87063                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34162                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28926                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28926                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87653                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40942                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       262312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       262312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208583                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 471685                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11178176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11178176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6690880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6691313                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17880753                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               60                       # Total snoops (count)
system.membus.snoopTraffic                       3840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157935                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002767                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052529                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157498     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     437      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157935                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           824049537                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375843750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          464788249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5606144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4471296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10077440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5606144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5606144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34857                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34857                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470245392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         375053930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             845299321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470245392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470245392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187124339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187124339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187124339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470245392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        375053930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1032423661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000136584500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7354                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7354                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              408079                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112207                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157460                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121705                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157460                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121705                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10341                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2213                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5753                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2015273000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  735595000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4773754250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13698.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32448.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104065                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80517                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157460                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121705                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81998                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.055026                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.980702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.523067                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34815     42.46%     42.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24322     29.66%     72.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10064     12.27%     84.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4669      5.69%     90.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2390      2.91%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1463      1.78%     94.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          883      1.08%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          581      0.71%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2811      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81998                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7354                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.003943                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.393042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.596160                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1301     17.69%     17.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5566     75.69%     93.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           295      4.01%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            93      1.26%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            36      0.49%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.30%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           12      0.16%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7354                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.245173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.228796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.764626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6573     89.38%     89.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              108      1.47%     90.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              413      5.62%     96.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              179      2.43%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               74      1.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7354                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9415616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  661824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7645888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10077440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7789120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       789.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    845.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11921736500                       # Total gap between requests
system.mem_ctrls.avgGap                      42704.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4977792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4437824                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7645888                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417538997.972737491131                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 372246286.333250939846                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641339857.939379096031                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87596                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69864                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121705                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2532722750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2241031500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 293301497500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28913.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32077.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2409937.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314916840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167363295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560711340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309373740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     941013840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5207188830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        192948000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7693515885                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.334902                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    450581500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    398060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11073100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            270591720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            143819115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           489718320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          314244000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     941013840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5153877870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        237841440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7551106305                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.389535                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    564905750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    398060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10958775750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              997458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11914541500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1686252                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1686252                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1686252                       # number of overall hits
system.cpu.icache.overall_hits::total         1686252                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87654                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87654                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87654                       # number of overall misses
system.cpu.icache.overall_misses::total         87654                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5400109000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5400109000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5400109000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5400109000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1773906                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1773906                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1773906                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1773906                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049413                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049413                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049413                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049413                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61607.102927                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61607.102927                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61607.102927                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61607.102927                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87063                       # number of writebacks
system.cpu.icache.writebacks::total             87063                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87654                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87654                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87654                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87654                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5312456000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5312456000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5312456000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5312456000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049413                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049413                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049413                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049413                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60607.114336                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60607.114336                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60607.114336                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60607.114336                       # average overall mshr miss latency
system.cpu.icache.replacements                  87063                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1686252                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1686252                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87654                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87654                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5400109000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5400109000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1773906                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1773906                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049413                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049413                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61607.102927                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61607.102927                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87654                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87654                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5312456000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5312456000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049413                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049413                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60607.114336                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60607.114336                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.822066                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1711731                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87141                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.643233                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.822066                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995746                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995746                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3635465                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3635465                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1314424                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1314424                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1314424                       # number of overall hits
system.cpu.dcache.overall_hits::total         1314424                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105664                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105664                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105664                       # number of overall misses
system.cpu.dcache.overall_misses::total        105664                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6768802000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6768802000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6768802000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6768802000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1420088                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1420088                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1420088                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1420088                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074407                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074407                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074407                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074407                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64059.679740                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64059.679740                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64059.679740                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64059.679740                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34681                       # number of writebacks
system.cpu.dcache.writebacks::total             34681                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36688                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36688                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36688                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36688                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68976                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68976                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68976                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68976                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4388648000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4388648000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4388648000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4388648000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048572                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048572                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048572                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048572                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63625.724890                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63625.724890                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63625.724890                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63625.724890                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104384.057971                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104384.057971                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68840                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       783841                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          783841                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49274                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49274                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3301150000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3301150000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       833115                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       833115                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059144                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059144                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66995.778707                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66995.778707                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9237                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9237                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40037                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40037                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2672885500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2672885500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048057                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048057                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66760.384145                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66760.384145                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530583                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530583                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56390                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56390                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3467652000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3467652000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       586973                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       586973                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096069                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096069                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61494.094698                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61494.094698                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27451                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27451                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28939                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28939                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1715762500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1715762500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59288.935347                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59288.935347                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63566000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63566000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080844                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080844                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70316.371681                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70316.371681                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62662000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62662000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080844                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080844                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69316.371681                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69316.371681                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541931586500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.579310                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1376015                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68840                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.988597                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.579310                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979081                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979081                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2954636                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2954636                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2551689491500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 602681                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745856                       # Number of bytes of host memory used
host_op_rate                                   602675                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.82                       # Real time elapsed on the host
host_tick_rate                              584038912                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7727892                       # Number of instructions simulated
sim_ops                                       7727892                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007489                       # Number of seconds simulated
sim_ticks                                  7488936000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             37.882020                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  190181                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               502035                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12284                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             59294                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            460970                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28920                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          189718                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           160798                       # Number of indirect misses.
system.cpu.branchPred.lookups                  617726                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   77386                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        16028                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2792620                       # Number of instructions committed
system.cpu.committedOps                       2792620                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.311691                       # CPI: cycles per instruction
system.cpu.discardedOps                        216905                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   351196                       # DTB accesses
system.cpu.dtb.data_acv                            44                       # DTB access violations
system.cpu.dtb.data_hits                       868517                       # DTB hits
system.cpu.dtb.data_misses                       1938                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   234311                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       537229                       # DTB read hits
system.cpu.dtb.read_misses                       1518                       # DTB read misses
system.cpu.dtb.write_accesses                  116885                       # DTB write accesses
system.cpu.dtb.write_acv                           30                       # DTB write access violations
system.cpu.dtb.write_hits                      331288                       # DTB write hits
system.cpu.dtb.write_misses                       420                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              204797                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2309971                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            677864                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           375312                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10348113                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.188264                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  590572                       # ITB accesses
system.cpu.itb.fetch_acv                          163                       # ITB acv
system.cpu.itb.fetch_hits                      589199                       # ITB hits
system.cpu.itb.fetch_misses                      1373                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   187      3.56%      3.56% # number of callpals executed
system.cpu.kern.callpal::tbi                       11      0.21%      3.76% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4330     82.34%     86.10% # number of callpals executed
system.cpu.kern.callpal::rdps                     190      3.61%     89.71% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.73% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.75% # number of callpals executed
system.cpu.kern.callpal::rti                      306      5.82%     95.57% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      1.14%     96.71% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.79% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.19%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5259                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7319                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       96                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1823     38.93%     38.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.85%     39.78% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       7      0.15%     39.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2813     60.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4683                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1820     49.36%     49.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      1.08%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        7      0.19%     50.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1820     49.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3687                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5062334000     67.57%     67.57% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                70912000      0.95%     68.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 8000500      0.11%     68.63% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2350227500     31.37%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7491474000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998354                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.646996                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.787316                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 264                      
system.cpu.kern.mode_good::user                   260                      
system.cpu.kern.mode_good::idle                     4                      
system.cpu.kern.mode_switch::kernel               484                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 260                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   9                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.545455                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.444444                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.701195                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5839796000     77.95%     77.95% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1484578000     19.82%     97.77% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            167100000      2.23%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      187                       # number of times the context was actually changed
system.cpu.numCycles                         14833535                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        96                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              108401      3.88%      3.88% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1700317     60.89%     64.77% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4404      0.16%     64.93% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.93% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57927      2.07%     67.00% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     67.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.20%     68.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.23% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.23% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                 470190     16.84%     85.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite                295536     10.58%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35318      1.26%     97.31% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34936      1.25%     98.56% # Class of committed instruction
system.cpu.op_class_0::IprAccess                40119      1.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2792620                       # Class of committed instruction
system.cpu.quiesceCycles                       144337                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4485422                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          174                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114742                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        229380                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2978663674                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2978663674                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2978663674                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2978663674                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118116.570466                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118116.570466                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118116.570466                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118116.570466                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           289                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    5                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    57.800000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1716354129                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1716354129                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1716354129                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1716354129                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68060.676065                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68060.676065                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68060.676065                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68060.676065                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7616968                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7616968                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115408.606061                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115408.606061                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4316968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4316968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65408.606061                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65408.606061                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2971046706                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2971046706                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118123.676288                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118123.676288                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1712037161                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1712037161                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68067.635218                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68067.635218                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 730                       # Transaction distribution
system.membus.trans_dist::ReadResp              79864                       # Transaction distribution
system.membus.trans_dist::WriteReq                729                       # Transaction distribution
system.membus.trans_dist::WriteResp               729                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38882                       # Transaction distribution
system.membus.trans_dist::WritebackClean        66608                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9142                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10350                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10350                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          66609                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12525                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       199814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       199814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        68440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 321608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8525120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8525120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2338496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2341080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12475928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            116111                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001464                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038236                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  115941     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     170      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              116111                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2504000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           661905983                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             361968                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          125374250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          354082500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4262208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1459776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5721984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4262208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4262208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2488448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2488448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           66597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               89406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38882                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38882                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         569133986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         194924352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             764058339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    569133986                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        569133986                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      332283251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            332283251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      332283251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        569133986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        194924352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1096341590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    104464.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     63107.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22709.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000410410500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6427                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6427                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              246907                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              98552                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       89406                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105425                       # Number of write requests accepted
system.mem_ctrls.readBursts                     89406                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   105425                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3590                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   961                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5157                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1327416000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  429080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2936466000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15468.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34218.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        96                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    61671                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   73098                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 89406                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               105425                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   78061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    352                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        55514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.385092                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.804736                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.584667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22450     40.44%     40.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16806     30.27%     70.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6941     12.50%     83.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3105      5.59%     88.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1854      3.34%     92.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          924      1.66%     93.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          585      1.05%     94.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          413      0.74%     95.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2436      4.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        55514                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.352264                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      8.586459                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.972159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1580     24.58%     24.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              47      0.73%     25.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            123      1.91%     27.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           642      9.99%     37.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3376     52.53%     89.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           408      6.35%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           118      1.84%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            55      0.86%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            37      0.58%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            15      0.23%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             6      0.09%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             7      0.11%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             4      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             1      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             3      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6427                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.253929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.231467                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.136470                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          5951     92.59%     92.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           421      6.55%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            35      0.54%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            11      0.17%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             6      0.09%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             2      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6427                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5492224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  229760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6685696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5721984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6747200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       733.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       892.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    764.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    900.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7488936000                       # Total gap between requests
system.mem_ctrls.avgGap                      38438.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4038848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1453376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6685696                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 539308654.794219136238                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 194069758.374220311642                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 892743107.966205120087                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        66597                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        22809                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       105425                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2126090500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    810375500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 188030696250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31924.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35528.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1783549.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            220868760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            117371760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           327947340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          285795000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     591283680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3045914130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        312264960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4901445630                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        654.491590                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    784935000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    250120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6457770250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            175715400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             93383565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           285178740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          259783740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     591283680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3126355950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        244428000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4776129075                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.758031                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    607655000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    250120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6634799500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25881                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25881                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53354                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               200500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2189000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131297674                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.8                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1486500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              705500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               62500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 192                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284327.461324                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9681105000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     76800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1030973                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1030973                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1030973                       # number of overall hits
system.cpu.icache.overall_hits::total         1030973                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        66609                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          66609                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        66609                       # number of overall misses
system.cpu.icache.overall_misses::total         66609                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4365316500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4365316500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4365316500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4365316500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1097582                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1097582                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1097582                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1097582                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.060687                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.060687                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.060687                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.060687                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65536.436518                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65536.436518                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65536.436518                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65536.436518                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        66608                       # number of writebacks
system.cpu.icache.writebacks::total             66608                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        66609                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        66609                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        66609                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        66609                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4298707500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4298707500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4298707500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4298707500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.060687                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.060687                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.060687                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.060687                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64536.436518                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64536.436518                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64536.436518                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64536.436518                       # average overall mshr miss latency
system.cpu.icache.replacements                  66608                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1030973                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1030973                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        66609                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         66609                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4365316500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4365316500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1097582                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1097582                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.060687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.060687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65536.436518                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65536.436518                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        66609                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        66609                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4298707500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4298707500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.060687                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.060687                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64536.436518                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64536.436518                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998470                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1127444                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             66608                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.926555                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998470                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          296                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2261773                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2261773                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       806550                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           806550                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       806550                       # number of overall hits
system.cpu.dcache.overall_hits::total          806550                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33654                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33654                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33654                       # number of overall misses
system.cpu.dcache.overall_misses::total         33654                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2227781000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2227781000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2227781000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2227781000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       840204                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       840204                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       840204                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       840204                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040055                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040055                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040055                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040055                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66196.618530                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66196.618530                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66196.618530                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66196.618530                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13730                       # number of writebacks
system.cpu.dcache.writebacks::total             13730                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11247                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11247                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22407                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22407                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22407                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22407                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1459                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1459                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1503747500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1503747500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1503747500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1503747500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    138581500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    138581500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026669                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026669                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026669                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026669                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67110.612755                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67110.612755                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67110.612755                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67110.612755                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 94983.893077                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 94983.893077                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  22806                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       504929                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          504929                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13888                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13888                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1008380000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1008380000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       518817                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       518817                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026769                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026769                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72608.006912                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72608.006912                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1844                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1844                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12044                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12044                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    881120000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    881120000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    138581500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    138581500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023214                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023214                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73158.419130                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73158.419130                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 189837.671233                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189837.671233                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       301621                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         301621                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19766                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19766                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1219401000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1219401000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       321387                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       321387                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061502                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061502                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61691.844582                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61691.844582                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9403                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9403                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10363                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10363                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          729                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          729                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    622627500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    622627500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60081.781337                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60081.781337                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6623                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6623                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          420                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          420                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     33564000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     33564000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.059634                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.059634                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79914.285714                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79914.285714                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          418                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          418                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     33008000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     33008000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.059350                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.059350                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 78966.507177                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78966.507177                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6911                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6911                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6911                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6911                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9757905000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.896067                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              823882                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22809                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.120917                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.896067                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          692                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1731125                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1731125                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3141952349000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 416174                       # Simulator instruction rate (inst/s)
host_mem_usage                                 754048                       # Number of bytes of host memory used
host_op_rate                                   416174                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1761.50                       # Real time elapsed on the host
host_tick_rate                              335091309                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   733089175                       # Number of instructions simulated
sim_ops                                     733089175                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.590263                       # Number of seconds simulated
sim_ticks                                590262857500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.376878                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                17226402                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             20416022                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2165                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           3160370                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          20406668                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             773690                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1688070                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           914380                       # Number of indirect misses.
system.cpu.branchPred.lookups                29387035                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3629894                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       258047                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   725361283                       # Number of instructions committed
system.cpu.committedOps                     725361283                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.626634                       # CPI: cycles per instruction
system.cpu.discardedOps                       9027599                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                161540066                       # DTB accesses
system.cpu.dtb.data_acv                             1                       # DTB access violations
system.cpu.dtb.data_hits                    163013298                       # DTB hits
system.cpu.dtb.data_misses                       4595                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                115047585                       # DTB read accesses
system.cpu.dtb.read_acv                             1                       # DTB read access violations
system.cpu.dtb.read_hits                    115714208                       # DTB read hits
system.cpu.dtb.read_misses                       3966                       # DTB read misses
system.cpu.dtb.write_accesses                46492481                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    47299090                       # DTB write hits
system.cpu.dtb.write_misses                       629                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              472183                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          543587909                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         121622547                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         48687983                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       555872027                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.614767                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               104151220                       # ITB accesses
system.cpu.itb.fetch_acv                          312                       # ITB acv
system.cpu.itb.fetch_hits                   104129270                       # ITB hits
system.cpu.itb.fetch_misses                     21950                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    61      0.39%      0.39% # number of callpals executed
system.cpu.kern.callpal::swpipl                 12980     82.31%     82.70% # number of callpals executed
system.cpu.kern.callpal::rdps                    1350      8.56%     91.26% # number of callpals executed
system.cpu.kern.callpal::rti                     1151      7.30%     98.56% # number of callpals executed
system.cpu.kern.callpal::callsys                   22      0.14%     98.70% # number of callpals executed
system.cpu.kern.callpal::rdunique                 205      1.30%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  15769                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      39889                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      332                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     4153     28.15%     28.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.10%     28.26% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     605      4.10%     32.36% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9978     67.64%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                14751                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4114     46.50%     46.50% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.17%     46.67% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      605      6.84%     53.50% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4114     46.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  8848                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             579280886000     98.20%     98.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                28204000      0.00%     98.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               813903000      0.14%     98.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9805025000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         589928018000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.990609                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.412307                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.599824                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1087                      
system.cpu.kern.mode_good::user                  1085                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              1208                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1085                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.899834                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.946452                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        19474092000      3.30%      3.30% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         570373143000     96.69%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             80731000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       61                       # number of times the context was actually changed
system.cpu.numCycles                       1179897136                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       332                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            46015861      6.34%      6.34% # Class of committed instruction
system.cpu.op_class_0::IntAlu               513075090     70.73%     77.08% # Class of committed instruction
system.cpu.op_class_0::IntMult                4760656      0.66%     77.73% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                468717      0.06%     77.80% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.80% # Class of committed instruction
system.cpu.op_class_0::MemRead              113611745     15.66%     93.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite              47204350      6.51%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             11367      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8400      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               204745      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                725361283                       # Class of committed instruction
system.cpu.quiesceCycles                       628579                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       624025109                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         6401                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5067280                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10134509                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2032201757                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2032201757                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2032201757                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2032201757                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117774.659925                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117774.659925                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117774.659925                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117774.659925                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            29                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    14.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1168502321                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1168502321                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1168502321                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1168502321                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67719.636105                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67719.636105                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67719.636105                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67719.636105                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4731485                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4731485                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 121320.128205                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121320.128205                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2781485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2781485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 71320.128205                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 71320.128205                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2027470272                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2027470272                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117766.628253                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117766.628253                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1165720836                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1165720836                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67711.479786                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67711.479786                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            4923693                       # Transaction distribution
system.membus.trans_dist::WriteReq               1155                       # Transaction distribution
system.membus.trans_dist::WriteResp              1155                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       210665                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4672039                       # Transaction distribution
system.membus.trans_dist::CleanEvict           184525                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            126765                       # Transaction distribution
system.membus.trans_dist::ReadExResp           126765                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4672039                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        251209                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     14011189                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     14011189                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1133809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1137009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15182710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    597705600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    597705600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6265                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     36568576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     36574841                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               635382393                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4965                       # Total snoops (count)
system.membus.snoopTraffic                     317760                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5068833                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001263                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.035514                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5062432     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                    6401      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5068833                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3326000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         30052609329                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             210485                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2044154250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        24668685000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      298695104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       24187840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          322883072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    298695104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     298695104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13482560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13482560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4667111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          377935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5045048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       210665                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             210665                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         506037438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          40978082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             547015737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    506037438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        506037438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22841620                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22841620                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22841620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        506037438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         40978082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            569857357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4846762.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4536161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    375644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000642704500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       299588                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       299588                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14512306                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4550837                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5045048                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4876486                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5045048                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4876486                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 133241                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 29724                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            805493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            175276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            143990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            107211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            485310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            201644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            253584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            196499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            273306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             90896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           201722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           273147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           356999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           411207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           239666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           695857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            785839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            169365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            150297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             96348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            490646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            197090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            258703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            194709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            294980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             84967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           190969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           269847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           333480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           408519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           231220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           689779                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  51905481750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24559035000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            144001863000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10567.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29317.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        47                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4184791                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3952069                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5045048                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4876486                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4755787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  150902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  22427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 288552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 299811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 301399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 299836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 299621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 301904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 299792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 299786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 300116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 300448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 299916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 299860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 299789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 299533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 299755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 299895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    162                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1621708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    385.117558                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   248.143113                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   335.701291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       377715     23.29%     23.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       375011     23.12%     46.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       220769     13.61%     60.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       143768      8.87%     68.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       102664      6.33%     75.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        83700      5.16%     80.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        56485      3.48%     83.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        44351      2.73%     86.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       217245     13.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1621708                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       299588                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.395199                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.111284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.218814                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2153      0.72%      0.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          24896      8.31%      9.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        268840     89.74%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2583      0.86%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           542      0.18%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           204      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           136      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            59      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            38      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            29      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            22      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            20      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           16      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            7      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           10      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           14      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           11      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-247            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        299588                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       299588                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.178078                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.167276                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.620808                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        276512     92.30%     92.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         21779      7.27%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          1265      0.42%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            24      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        299588                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              314355648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8527424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               310192512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               322883072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            312095104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       532.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       525.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    547.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    528.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  590262290000                       # Total gap between requests
system.mem_ctrls.avgGap                      59493.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    290314304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     24041216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    310192512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 491839017.670191168785                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40729677.794439233840                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 216.852540141406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 525515891.875341355801                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4667111                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       377935                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4876486                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 130750061000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13251593500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       208500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14358157262250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28015.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35063.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    104250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2944365.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5711143200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3035555985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18155592000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13069632420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46594629120.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     211289689050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      48732778080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       346589019855                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        587.177417                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 124621240750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19710080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 445931536750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5867830500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3118825875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16914709980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        12230444340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46594629120.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     207916207320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      51573604800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       344216251935                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.157567                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 132176275750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19710080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 438376501750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18371                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18371                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1300                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37710                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6265                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108401                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1591500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2045000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89878757                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              697500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1019500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 664                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     969881.024096                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    135389.351825                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          332    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    589940857000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    100771532                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        100771532                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    100771532                       # number of overall hits
system.cpu.icache.overall_hits::total       100771532                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4672038                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4672038                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4672038                       # number of overall misses
system.cpu.icache.overall_misses::total       4672038                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 291237554000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 291237554000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 291237554000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 291237554000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    105443570                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    105443570                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    105443570                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    105443570                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.044308                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.044308                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.044308                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.044308                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62336.298206                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62336.298206                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62336.298206                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62336.298206                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4672039                       # number of writebacks
system.cpu.icache.writebacks::total           4672039                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4672038                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4672038                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4672038                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4672038                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 286565515000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 286565515000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 286565515000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 286565515000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.044308                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.044308                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.044308                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.044308                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61336.297992                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61336.297992                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61336.297992                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61336.297992                       # average overall mshr miss latency
system.cpu.icache.replacements                4672039                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    100771532                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       100771532                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4672038                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4672038                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 291237554000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 291237554000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    105443570                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    105443570                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.044308                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.044308                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62336.298206                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62336.298206                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4672038                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4672038                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 286565515000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 286565515000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.044308                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.044308                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61336.297992                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61336.297992                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           105451784                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4672551                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.568354                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          382                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         215559179                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        215559179                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    157813990                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        157813990                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    157813990                       # number of overall hits
system.cpu.dcache.overall_hits::total       157813990                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       509749                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         509749                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       509749                       # number of overall misses
system.cpu.dcache.overall_misses::total        509749                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33951292500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33951292500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33951292500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33951292500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    158323739                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    158323739                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    158323739                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    158323739                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003220                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003220                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003220                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66603.941352                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66603.941352                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66603.941352                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66603.941352                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       193449                       # number of writebacks
system.cpu.dcache.writebacks::total            193449                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       133357                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       133357                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       133357                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       133357                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       376392                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       376392                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       376392                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       376392                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1600                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1600                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  25160326000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25160326000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25160326000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25160326000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87646000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87646000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002377                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002377                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002377                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002377                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66846.070055                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66846.070055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66846.070055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66846.070055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 54778.750000                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 54778.750000                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 377935                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    110845956                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       110845956                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       281614                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        281614                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  19413183500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19413183500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    111127570                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    111127570                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002534                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002534                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68935.434673                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68935.434673                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        31991                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        31991                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       249623                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       249623                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  17031414500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17031414500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87646000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87646000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002246                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002246                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68228.546648                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68228.546648                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196957.303371                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196957.303371                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     46968034                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       46968034                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       228135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       228135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14538109000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14538109000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     47196169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     47196169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004834                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004834                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63725.903522                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63725.903522                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       101366                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       101366                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       126769                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       126769                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1155                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1155                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8128911500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8128911500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002686                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002686                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64123.811815                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64123.811815                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10214                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10214                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1548                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1548                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    117313000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    117313000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.131610                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.131610                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75783.591731                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75783.591731                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1547                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1547                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    115690500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    115690500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.131525                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.131525                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74783.775048                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74783.775048                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11740                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11740                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11740                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11740                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 590262857500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           158265326                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            378959                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            417.631791                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          770                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         317072417                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        317072417                       # Number of data accesses

---------- End Simulation Statistics   ----------
