

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s'
================================================================
* Date:           Thu Jan 11 03:43:16 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        tau_nn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.80 ns|  1.876 ns|     0.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  5.600 ns|  5.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      115|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     4|        0|       23|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       14|    -|
|Register             |        -|     -|      153|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     4|      153|      152|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_9ns_11ns_19_1_0_U606  |mul_9ns_11ns_19_1_0  |        0|   1|  0|   6|    0|
    |mul_9ns_11ns_19_1_0_U607  |mul_9ns_11ns_19_1_0  |        0|   1|  0|   6|    0|
    |mul_9ns_11ns_19_1_0_U609  |mul_9ns_11ns_19_1_0  |        0|   1|  0|   6|    0|
    |mul_9ns_12s_21_1_0_U608   |mul_9ns_12s_21_1_0   |        0|   1|  0|   5|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   4|  0|  23|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |tmp155_fu_221_p2  |         +|   0|  0|  29|          22|          22|
    |tmp1_fu_211_p2    |         +|   0|  0|  27|          20|          20|
    |tmp_fu_201_p2     |         +|   0|  0|  28|          21|          21|
    |x_V_fu_238_p2     |         +|   0|  0|  31|          24|          20|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0| 115|          87|          83|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|   16|         48|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|   16|         48|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_ce_reg          |   1|   0|    1|          0|
    |ap_return_int_reg  |  16|   0|   16|          0|
    |p_read1_int_reg    |   9|   0|    9|          0|
    |p_read2_int_reg    |   9|   0|    9|          0|
    |p_read3_int_reg    |   9|   0|    9|          0|
    |p_read_int_reg     |   9|   0|    9|          0|
    |r_V_365_reg_156    |  19|   0|   19|          0|
    |r_V_366_reg_160    |  19|   0|   19|          0|
    |r_V_367_reg_164    |  21|   0|   21|          0|
    |r_V_reg_152        |  19|   0|   19|          0|
    |tmp155_reg_258     |  22|   0|   22|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 153|   0|  153|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+-----------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>|  return value|
|ap_return  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>|  return value|
|p_read     |   in|    9|     ap_none|                                                                       p_read|        scalar|
|p_read1    |   in|    9|     ap_none|                                                                      p_read1|        scalar|
|p_read2    |   in|    9|     ap_none|                                                                      p_read2|        scalar|
|p_read3    |   in|    9|     ap_none|                                                                      p_read3|        scalar|
+-----------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read310 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read3" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4 'read' 'p_read310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read29 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read2" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5 'read' 'p_read29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read18 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read1" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'read' 'p_read18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_98 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 7 'read' 'p_read_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i9 %p_read_98" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 8 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.86ns)   --->   "%r_V = mul i19 %zext_ln70, i19 908"   --->   Operation 9 'mul' 'r_V' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln70_4 = zext i9 %p_read18" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 10 'zext' 'zext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.86ns)   --->   "%r_V_365 = mul i19 %zext_ln70_4, i19 898"   --->   Operation 11 'mul' 'r_V_365' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln70_5 = zext i9 %p_read29" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 12 'zext' 'zext_ln70_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.86ns)   --->   "%r_V_366 = mul i19 %zext_ln70_5, i19 821"   --->   Operation 13 'mul' 'r_V_366' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln70_6 = zext i9 %p_read310" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 14 'zext' 'zext_ln70_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.87ns)   --->   "%r_V_367 = mul i21 %zext_ln70_6, i21 2095719"   --->   Operation 15 'mul' 'r_V_367' <Predicate = true> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.62>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%r_V_373_cast = zext i19 %r_V"   --->   Operation 16 'zext' 'r_V_373_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%r_V_375_cast = zext i19 %r_V_365"   --->   Operation 17 'zext' 'r_V_375_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%r_V_377_cast = zext i19 %r_V_366"   --->   Operation 18 'zext' 'r_V_377_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.81ns)   --->   "%tmp = add i21 %r_V_367, i21 %r_V_375_cast"   --->   Operation 19 'add' 'tmp' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_cast = sext i21 %tmp"   --->   Operation 20 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.80ns)   --->   "%tmp1 = add i20 %r_V_373_cast, i20 %r_V_377_cast"   --->   Operation 21 'add' 'tmp1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i20 %tmp1"   --->   Operation 22 'zext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.81ns)   --->   "%tmp155 = add i22 %tmp1_cast, i22 %tmp_cast"   --->   Operation 23 'add' 'tmp155' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.82>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 24 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 4, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 25 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %tmp155, i1 0"   --->   Operation 26 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i23 %tmp_s"   --->   Operation 27 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.82ns)   --->   "%x_V = add i24 %sext_ln859, i24 16401408"   --->   Operation 28 'add' 'x_V' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_267 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %x_V, i32 9, i32 23"   --->   Operation 29 'partselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln864 = sext i15 %tmp_267"   --->   Operation 30 'sext' 'sext_ln864' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i16 %sext_ln864" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 31 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read310              (read             ) [ 0000]
p_read29               (read             ) [ 0000]
p_read18               (read             ) [ 0000]
p_read_98              (read             ) [ 0000]
zext_ln70              (zext             ) [ 0000]
r_V                    (mul              ) [ 0110]
zext_ln70_4            (zext             ) [ 0000]
r_V_365                (mul              ) [ 0110]
zext_ln70_5            (zext             ) [ 0000]
r_V_366                (mul              ) [ 0110]
zext_ln70_6            (zext             ) [ 0000]
r_V_367                (mul              ) [ 0110]
r_V_373_cast           (zext             ) [ 0000]
r_V_375_cast           (zext             ) [ 0000]
r_V_377_cast           (zext             ) [ 0000]
tmp                    (add              ) [ 0000]
tmp_cast               (sext             ) [ 0000]
tmp1                   (add              ) [ 0000]
tmp1_cast              (zext             ) [ 0000]
tmp155                 (add              ) [ 0101]
specpipeline_ln33      (specpipeline     ) [ 0000]
specresourcelimit_ln33 (specresourcelimit) [ 0000]
tmp_s                  (bitconcatenate   ) [ 0000]
sext_ln859             (sext             ) [ 0000]
x_V                    (add              ) [ 0000]
tmp_267                (partselect       ) [ 0000]
sext_ln864             (sext             ) [ 0000]
ret_ln68               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i22.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="p_read310_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="9" slack="0"/>
<pin id="46" dir="0" index="1" bw="9" slack="0"/>
<pin id="47" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read310/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_read29_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="9" slack="0"/>
<pin id="52" dir="0" index="1" bw="9" slack="0"/>
<pin id="53" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read29/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_read18_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="9" slack="0"/>
<pin id="58" dir="0" index="1" bw="9" slack="0"/>
<pin id="59" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read18/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_read_98_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="9" slack="0"/>
<pin id="64" dir="0" index="1" bw="9" slack="0"/>
<pin id="65" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_98/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="r_V_366_fu_68">
<pin_list>
<pin id="144" dir="0" index="0" bw="9" slack="0"/>
<pin id="145" dir="0" index="1" bw="11" slack="0"/>
<pin id="146" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_366/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="r_V_fu_69">
<pin_list>
<pin id="136" dir="0" index="0" bw="9" slack="0"/>
<pin id="137" dir="0" index="1" bw="11" slack="0"/>
<pin id="138" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="r_V_367_fu_70">
<pin_list>
<pin id="148" dir="0" index="0" bw="9" slack="0"/>
<pin id="149" dir="0" index="1" bw="12" slack="0"/>
<pin id="150" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_367/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="r_V_365_fu_71">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="0"/>
<pin id="141" dir="0" index="1" bw="11" slack="0"/>
<pin id="142" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_365/1 "/>
</bind>
</comp>

<comp id="152" class="1005" name="r_V_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="19" slack="1"/>
<pin id="154" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="156" class="1005" name="r_V_365_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="19" slack="1"/>
<pin id="158" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="r_V_365 "/>
</bind>
</comp>

<comp id="160" class="1005" name="r_V_366_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="19" slack="1"/>
<pin id="162" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="r_V_366 "/>
</bind>
</comp>

<comp id="164" class="1005" name="r_V_367_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="21" slack="1"/>
<pin id="166" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="r_V_367 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln70_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="9" slack="0"/>
<pin id="171" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln70_4_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="9" slack="0"/>
<pin id="176" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_4/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln70_5_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="9" slack="0"/>
<pin id="181" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_5/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln70_6_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="9" slack="0"/>
<pin id="186" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_6/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="r_V_373_cast_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="19" slack="1"/>
<pin id="191" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_373_cast/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="r_V_375_cast_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="19" slack="1"/>
<pin id="195" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_375_cast/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="r_V_377_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="19" slack="1"/>
<pin id="199" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_377_cast/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="21" slack="1"/>
<pin id="203" dir="0" index="1" bw="19" slack="0"/>
<pin id="204" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_cast_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="21" slack="0"/>
<pin id="209" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="19" slack="0"/>
<pin id="213" dir="0" index="1" bw="19" slack="0"/>
<pin id="214" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp1_cast_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="20" slack="0"/>
<pin id="219" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp155_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="20" slack="0"/>
<pin id="223" dir="0" index="1" bw="21" slack="0"/>
<pin id="224" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp155/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_s_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="23" slack="0"/>
<pin id="229" dir="0" index="1" bw="22" slack="1"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="sext_ln859_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="23" slack="0"/>
<pin id="236" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln859/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="x_V_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="23" slack="0"/>
<pin id="240" dir="0" index="1" bw="20" slack="0"/>
<pin id="241" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_V/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_267_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="15" slack="0"/>
<pin id="246" dir="0" index="1" bw="24" slack="0"/>
<pin id="247" dir="0" index="2" bw="5" slack="0"/>
<pin id="248" dir="0" index="3" bw="6" slack="0"/>
<pin id="249" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_267/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sext_ln864_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="15" slack="0"/>
<pin id="256" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln864/3 "/>
</bind>
</comp>

<comp id="258" class="1005" name="tmp155_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="22" slack="1"/>
<pin id="260" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp155 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="155"><net_src comp="69" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="71" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="68" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="70" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="62" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="177"><net_src comp="56" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="182"><net_src comp="50" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="187"><net_src comp="44" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="192"><net_src comp="152" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="156" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="160" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="164" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="193" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="201" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="189" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="197" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="207" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="237"><net_src comp="227" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="36" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="38" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="238" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="40" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="42" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="257"><net_src comp="244" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="221" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="227" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read | {}
	Port: p_read1 | {}
	Port: p_read2 | {}
	Port: p_read3 | {}
 - Input state : 
	Port: dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> : p_read | {1 }
	Port: dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> : p_read1 | {1 }
	Port: dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> : p_read2 | {1 }
	Port: dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> : p_read3 | {1 }
  - Chain level:
	State 1
		r_V : 1
		r_V_365 : 1
		r_V_366 : 1
		r_V_367 : 1
	State 2
		tmp : 1
		tmp_cast : 2
		tmp1 : 1
		tmp1_cast : 2
		tmp155 : 3
	State 3
		sext_ln859 : 1
		x_V : 2
		tmp_267 : 3
		sext_ln864 : 4
		ret_ln68 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      tmp_fu_201      |    0    |    0    |    28   |
|    add   |      tmp1_fu_211     |    0    |    0    |    26   |
|          |     tmp155_fu_221    |    0    |    0    |    28   |
|          |      x_V_fu_238      |    0    |    0    |    30   |
|----------|----------------------|---------|---------|---------|
|          |     r_V_366_fu_68    |    1    |    0    |    6    |
|    mul   |       r_V_fu_69      |    1    |    0    |    6    |
|          |     r_V_367_fu_70    |    1    |    0    |    5    |
|          |     r_V_365_fu_71    |    1    |    0    |    6    |
|----------|----------------------|---------|---------|---------|
|          | p_read310_read_fu_44 |    0    |    0    |    0    |
|   read   |  p_read29_read_fu_50 |    0    |    0    |    0    |
|          |  p_read18_read_fu_56 |    0    |    0    |    0    |
|          | p_read_98_read_fu_62 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln70_fu_169   |    0    |    0    |    0    |
|          |  zext_ln70_4_fu_174  |    0    |    0    |    0    |
|          |  zext_ln70_5_fu_179  |    0    |    0    |    0    |
|   zext   |  zext_ln70_6_fu_184  |    0    |    0    |    0    |
|          |  r_V_373_cast_fu_189 |    0    |    0    |    0    |
|          |  r_V_375_cast_fu_193 |    0    |    0    |    0    |
|          |  r_V_377_cast_fu_197 |    0    |    0    |    0    |
|          |   tmp1_cast_fu_217   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    tmp_cast_fu_207   |    0    |    0    |    0    |
|   sext   |   sext_ln859_fu_234  |    0    |    0    |    0    |
|          |   sext_ln864_fu_254  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     tmp_s_fu_227     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|    tmp_267_fu_244    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    4    |    0    |   135   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|r_V_365_reg_156|   19   |
|r_V_366_reg_160|   19   |
|r_V_367_reg_164|   21   |
|  r_V_reg_152  |   19   |
| tmp155_reg_258|   22   |
+---------------+--------+
|     Total     |   100  |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   135  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   100  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   100  |   135  |
+-----------+--------+--------+--------+
