<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — regist stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="alloc.html">alloc</a></span> (75)
<br/><span class="tag"><a href="color.html">color</a></span> (13)
<br/><span class="tag"><a href="graph.html">graph</a></span> (11)
<br/><span class="tag"><a href="base.html">base</a></span> (10)
<br/><span class="tag"><a href="automata.html">automata</a></span> (9)
</div>
<h2><span class="ttl">Stem</span> regist$ (<a href="../words.html">all stems</a>)</h2>
<h3>117 papers:</h3>
<dl class="toc"><dt><img src="../stuff/lics.png" alt="LICS"/><a href="../LICS-2015-MurawskiRT.html">LICS-2015-MurawskiRT</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/similarity.html" title="similarity">#similarity</a></span></dt><dd>Bisimilarity in Fresh-Register Automata (<abbr title="Andrzej S. Murawski">ASM</abbr>, <abbr title="Steven J. Ramsay">SJR</abbr>, <abbr title="Nikos Tzevelekos">NT</abbr>), pp. 156–167.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2013-Krause.html">CC-2013-Krause</a> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span></dt><dd>Optimal Register Allocation in Polynomial Time (<abbr title="Philipp Klaus Krause">PKK</abbr>), pp. 1–20.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/fossacs.png" alt="FoSSaCS"/><a href="../FoSSaCS-2013-TzevelekosG.html">FoSSaCS-2013-TzevelekosG</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span></dt><dd>History-Register Automata (<abbr title="Nikos Tzevelekos">NT</abbr>, <abbr title="Radu Grigore">RG</abbr>), pp. 17–33.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2013-GrigoreDPT.html">TACAS-2013-GrigoreDPT</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Runtime Verification Based on Register Automata (<abbr title="Radu Grigore">RG</abbr>, <abbr title="Dino Distefano">DD</abbr>, <abbr title="Rasmus Lerchedahl Petersen">RLP</abbr>, <abbr title="Nikos Tzevelekos">NT</abbr>), pp. 260–276.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/lics.png" alt="LICS"/><a href="../LICS-2013-AlurDDRY.html">LICS-2013-AlurDDRY</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span></dt><dd>Regular Functions and Cost Register Automata (<abbr title="Rajeev Alur">RA</abbr>, <abbr title="Loris D'Antoni">LD</abbr>, <abbr title="Jyotirmoy V. Deshmukh">JVD</abbr>, <abbr title="Mukund Raghothaman">MR</abbr>, <abbr title="Yifei Yuan">YY</abbr>), pp. 13–22.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dlt.png" alt="DLT"/><a href="../DLT-2013-BolligHLM.html">DLT-2013-BolligHLM</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span></dt><dd>A Fresh Approach to Learning Register Automata (<abbr title="Benedikt Bollig">BB</abbr>, <abbr title="Peter Habermehl">PH</abbr>, <abbr title="Martin Leucker">ML</abbr>, <abbr title="Benjamin Monmege">BM</abbr>), pp. 118–130.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2012-MertenHSCJ.html">TACAS-2012-MertenHSCJ</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span></dt><dd>Demonstrating Learning of Register Automata (<abbr title="Maik Merten">MM</abbr>, <abbr title="Falk Howar">FH</abbr>, <abbr title="Bernhard Steffen">BS</abbr>, <abbr title="Sofia Cassel">SC</abbr>, <abbr title="Bengt Jonsson">BJ</abbr>), pp. 466–471.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/ifm.png" alt="IFM"/><a href="../IFM-2012-DiaconescuLPSS.html">IFM-2012-DiaconescuLPSS</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>Refinement-Preserving Translation from Event-B to Register-Voice Interactive Systems (<abbr title="Denisa Diaconescu">DD</abbr>, <abbr title="Ioana Leustean">IL</abbr>, <abbr title="Luigia Petre">LP</abbr>, <abbr title="Kaisa Sere">KS</abbr>, <abbr title="Gheorghe Stefanescu">GS</abbr>), pp. 221–236.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2011-BuchwaldZB.html">CC-2011-BuchwaldZB</a></dt><dd>SSA-Based Register Allocation with PBQP (<abbr title="Sebastian Buchwald">SB</abbr>, <abbr title="Andreas Zwinkau">AZ</abbr>, <abbr title="Thomas Bersch">TB</abbr>), pp. 42–61.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/lata.png" alt="LATA"/><a href="../LATA-2011-LisitsaPS.html">LATA-2011-LisitsaPS</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span></dt><dd>Planarity of Knots, Register Automata and LogSpace Computability (<abbr title="Alexei Lisitsa">AL</abbr>, <abbr title="Igor Potapov">IP</abbr>, <abbr title="Rafiq Saleh">RS</abbr>), pp. 366–377.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-2011-Tzevelekos.html">POPL-2011-Tzevelekos</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span></dt><dd>Fresh-register automata (<abbr title="Nikos Tzevelekos">NT</abbr>), pp. 295–306.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2011-TianXLC.html">SAC-2011-TianXLC</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Loop fusion and reordering for register file optimization on stream processors (<abbr title="Wanyong Tian">WT</abbr>, <abbr title="Chun Jason Xue">CJX</abbr>, <abbr title="Minming Li">ML</abbr>, <abbr title="Enhong Chen">EC</abbr>), pp. 560–565.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2010-BraunMH.html">CC-2010-BraunMH</a></dt><dd>Preference-Guided Register Assignment (<abbr title="Matthias Braun">MB</abbr>, <abbr title="Christoph Mallon">CM</abbr>, <abbr title="Sebastian Hack">SH</abbr>), pp. 205–223.</dd> <div class="pagevis" style="width:18px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2010-Hoflehner.html">CC-2010-Hoflehner</a></dt><dd>Strategies for Predicate-Aware Register Allocation (<abbr title="Gerolf Hoflehner">GH</abbr>), pp. 185–204.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2010-RideauL.html">CC-2010-RideauL</a> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Validating Register Allocation and Spilling (<abbr title="Silvain Rideau">SR</abbr>, <abbr title="Xavier Leroy">XL</abbr>), pp. 224–243.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/esop.png" alt="ESOP"/><a href="../ESOP-2010-BlazyRA.html">ESOP-2010-BlazyRA</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Verification of Coalescing Graph-Coloring Register Allocation (<abbr title="Sandrine Blazy">SB</abbr>, <abbr title="Benoît Robillard">BR</abbr>, <abbr title="Andrew W. Appel">AWA</abbr>), pp. 145–164.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2010-KimJJ.html">SAC-2010-KimJJ</a></dt><dd>Dynamic register-renaming scheme for reducing power-density and temperature (<abbr title="Jungwook Kim">JK</abbr>, <abbr title="Seong Tae Jhang">STJ</abbr>, <abbr title="Chu Shik Jhon">CSJ</abbr>), pp. 231–237.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2009-BraunH.html">CC-2009-BraunH</a> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Register Spilling and Live-Range Splitting for SSA-Form Programs (<abbr title="Matthias Braun">MB</abbr>, <abbr title="Sebastian Hack">SH</abbr>), pp. 174–189.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2009-PereiraP.html">CC-2009-PereiraP</a></dt><dd>SSA Elimination after Register Allocation (<abbr title="Fernando Magno Quintão Pereira">FMQP</abbr>, <abbr title="Jens Palsberg">JP</abbr>), pp. 158–173.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2008-PereiraP.html">PLDI-2008-PereiraP</a></dt><dd>Register allocation by puzzle solving (<abbr title="Fernando Magno Quintão Pereira">FMQP</abbr>, <abbr title="Jens Palsberg">JP</abbr>), pp. 216–226.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-2008-SwadzbaVHW.html">ICPR-2008-SwadzbaVHW</a></dt><dd>Reducing noise and redundancy in registered range data for planar surface extraction (<abbr title="Agnes Swadzba">AS</abbr>, <abbr title="Anna-Lisa Vollmer">ALV</abbr>, <abbr title="Marc Hanheide">MH</abbr>, <abbr title="Sven Wachsmuth">SW</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2007-NagarakatteG.html">CC-2007-NagarakatteG</a> <span class="tag"><a href="../tag/integer.html" title="integer">#integer</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Register Allocation and Optimal Spill Code Scheduling in Software Pipelined Loops Using 0-1 Integer Linear Programming Formulation (<abbr title="Santosh G. Nagarakatte">SGN</abbr>, <abbr title="R. Govindarajan">RG</abbr>), pp. 126–140.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2007-SarkarB.html">CC-2007-SarkarB</a> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span></dt><dd>Extended Linear Scan: An Alternate Foundation for Global Register Allocation (<abbr title="Vivek Sarkar">VS</abbr>, <abbr title="Rajkishore Barik">RB</abbr>), pp. 141–155.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/sas.png" alt="SAS"/><a href="../SAS-2007-NandivadaPP.html">SAS-2007-NandivadaPP</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A Framework for End-to-End Verification and Evaluation of Register Allocators (<abbr title="V. Krishna Nandivada">VKN</abbr>, <abbr title="Fernando Magno Quintão Pereira">FMQP</abbr>, <abbr title="Jens Palsberg">JP</abbr>), pp. 153–169.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ICLP-2007-Zhou.html">ICLP-2007-Zhou</a> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>A Register-Free Abstract Prolog Machine with Jumbo Instructions (<abbr title="Neng-Fa Zhou">NFZ</abbr>), pp. 455–457.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-2007-LeePP.html">ICALP-2007-LeePP</a> <span class="tag"><a href="../tag/alias.html" title="alias">#alias</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Aliased Register Allocation for Straight-Line Programs Is NP-Complete (<abbr title="Jonathan K. Lee">JKL</abbr>, <abbr title="Jens Palsberg">JP</abbr>, <abbr title="Fernando Magno Quintão Pereira">FMQP</abbr>), pp. 680–691.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2006-BarikS.html">CC-2006-BarikS</a></dt><dd>Enhanced Bitwidth-Aware Register Allocation (<abbr title="Rajkishore Barik">RB</abbr>, <abbr title="Vivek Sarkar">VS</abbr>), pp. 263–276.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2006-HackGG.html">CC-2006-HackGG</a> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Register Allocation for Programs in SSA-Form (<abbr title="Sebastian Hack">SH</abbr>, <abbr title="Daniel Grund">DG</abbr>, <abbr title="Gerhard Goos">GG</abbr>), pp. 247–262.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2006-NandivadaP.html">CC-2006-NandivadaP</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>SARA: Combining Stack Allocation and Register Allocation (<abbr title="V. Krishna Nandivada">VKN</abbr>, <abbr title="Jens Palsberg">JP</abbr>), pp. 232–246.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/fossacs.png" alt="FoSSaCS"/><a href="../FoSSaCS-2006-PereiraP.html">FoSSaCS-2006-PereiraP</a></dt><dd>Register Allocation After Classical SSA Elimination is NP-Complete (<abbr title="Fernando Magno Quintão Pereira">FMQP</abbr>, <abbr title="Jens Palsberg">JP</abbr>), pp. 79–93.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2006-KoesG.html">PLDI-2006-KoesG</a></dt><dd>A global progressive register allocator (<abbr title="David Ryan Koes">DRK</abbr>, <abbr title="Seth Copen Goldstein">SCG</abbr>), pp. 204–215.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sas.png" alt="SAS"/><a href="../SAS-2006-HuangCS.html">SAS-2006-HuangCS</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span></dt><dd>Catching and Identifying Bugs in Register Allocation (<abbr title="Yuqiang Huang">YH</abbr>, <abbr title="Bruce R. Childers">BRC</abbr>, <abbr title="Mary Lou Soffa">MLS</abbr>), pp. 281–300.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/lics.png" alt="LICS"/><a href="../LICS-2006-DemriL.html">LICS-2006-DemriL</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/ltl.html" title="ltl">#ltl</a></span> <span class="tag"><a href="../tag/quantifier.html" title="quantifier">#quantifier</a></span></dt><dd>LTL with the Freeze Quantifier and Register Automata (<abbr title="Stéphane Demri">SD</abbr>, <abbr title="Ranko Lazic">RL</abbr>), pp. 17–26.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-v4-2006-ZhouL06a.html">ICPR-v4-2006-ZhouL06a</a> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Flag Guided Integration of Multiple Registered Range Images (<abbr title="Hong Zhou">HZ</abbr>, <abbr title="Yonghuai Liu">YL</abbr>), pp. 17–20.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2005-JainIGG.html">TACAS-2005-JainIGG</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span></dt><dd>Localization and Register Sharing for Predicate Abstraction (<abbr title="Himanshu Jain">HJ</abbr>, <abbr title="Franjo Ivancic">FI</abbr>, <abbr title="Aarti Gupta">AG</abbr>, <abbr title="Malay K. Ganai">MKG</abbr>), pp. 397–412.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2005-RongDG.html">PLDI-2005-RongDG</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Register allocation for software pipelined multi-dimensional loops (<abbr title="Hongbo Rong">HR</abbr>, <abbr title="Alban Douillet">AD</abbr>, <abbr title="Guang R. Gao">GRG</abbr>), pp. 154–167.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2005-ZhuangP.html">PLDI-2005-ZhuangP</a> <span class="tag"><a href="../tag/difference.html" title="difference">#difference</a></span></dt><dd>Differential register allocation (<abbr title="Xiaotong Zhuang">XZ</abbr>, <abbr title="Santosh Pande">SP</abbr>), pp. 168–179.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2004-SmithRH.html">PLDI-2004-SmithRH</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>A generalized algorithm for graph-coloring register allocation (<abbr title="Michael D. Smith">MDS</abbr>, <abbr title="Norman Ramsey">NR</abbr>, <abbr title="Glenn H. Holloway">GHH</abbr>), pp. 277–288.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2004-ZhuangP.html">PLDI-2004-ZhuangP</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Balancing register allocation across threads for a multithreaded network processor (<abbr title="Xiaotong Zhuang">XZ</abbr>, <abbr title="Santosh Pande">SP</abbr>), pp. 289–300.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-v3-2004-LangsRRC.html">ICPR-v3-2004-LangsRRC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/visualisation.html" title="visualisation">#visualisation</a></span></dt><dd>Building and Registering Parameterized 3D Models of Vessel Trees for Visualization during Intervention (<abbr title="Georg Langs">GL</abbr>, <abbr title="Petia Radeva">PR</abbr>, <abbr title="David Rotger">DR</abbr>, <abbr title="Francesc Carreras">FC</abbr>), pp. 726–729.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-v4-2004-IrfanogluGA.html">ICPR-v4-2004-IrfanogluGA</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>3D Shape-based Face Recognition using Automatically Registered Facial Surfaces (<abbr title="M. Okan Irfanoglu">MOI</abbr>, <abbr title="Berk Gökberk">BG</abbr>, <abbr title="Lale Akarun">LA</abbr>), pp. 183–186.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2003-Andersson.html">CC-2003-Andersson</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Register Allocation by Optimal Graph Coloring (<abbr title="Christian Andersson">CA</abbr>), pp. 33–45.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2003-JohnsonM.html">CC-2003-JohnsonM</a> <span class="tag"><a href="../tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Combined Code Motion and Register Allocation Using the Value State Dependence Graph (<abbr title="Neil Johnson">NJ</abbr>, <abbr title="Alan Mycroft">AM</abbr>), pp. 1–16.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2003-KandemirICR.html">CC-2003-KandemirICR</a></dt><dd>Address Register Assignment for Reducing Code Size (<abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>, <abbr title="Guilin Chen">GC</abbr>, <abbr title="J. Ramanujam">JR</abbr>), pp. 273–289.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2003-TouatiE.html">CC-2003-TouatiE</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Early Control of Register Pressure for Software Pipelined Loops (<abbr title="Sid Ahmed Ali Touati">SAAT</abbr>, <abbr title="Christine Eisenbeis">CE</abbr>), pp. 17–32.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/esop.png" alt="ESOP"/><a href="../ESOP-2003-Ohori.html">ESOP-2003-Ohori</a> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span></dt><dd>Register Allocation by Proof Transformation (<abbr title="Atsushi Ohori">AO</abbr>), pp. 399–413.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-2003-TallamG.html">POPL-2003-TallamG</a></dt><dd>Bitwidth aware global register allocation (<abbr title="Sriraman Tallam">ST</abbr>, <abbr title="Rajiv Gupta">RG</abbr>), pp. 85–96.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ldta.png" alt="LDTA"/><a href="../LDTA-2003-Lee.html">LDTA-2003-Lee</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span></dt><dd>A Formally Verified Register Allocation Framework (<abbr title="Kent Lee">KL</abbr>), pp. 515–531.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2002-CilioC.html">CC-2002-CilioC</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Global Variable Promotion: Using Registers to Reduce Cache Power Dissipation (<abbr title="Andrea G. M. Cilio">AGMC</abbr>, <abbr title="Henk Corporaal">HC</abbr>), pp. 247–260.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2002-MossenbockP.html">CC-2002-MossenbockP</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span></dt><dd>Linear Scan Register Allocation in the Context of SSA Form and Register Constraints (<abbr title="Hanspeter Mössenböck">HM</abbr>, <abbr title="Michael Pfeiffer">MP</abbr>), pp. 229–246.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-v4-2002-AppelN.html">ICPR-v4-2002-AppelN</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/re-engineering.html" title="re-engineering">#re-engineering</a></span></dt><dd>3D Reconstruction from Co-Registered Orthographic and Perspective Images: Theoretical Framework and Applications (<abbr title="Mirko Appel">MA</abbr>, <abbr title="Nassir Navab">NN</abbr>), pp. 21–26.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-v4-2002-WangTSHNY.html">ICPR-v4-2002-WangTSHNY</a></dt><dd>Registering Panoramic Range Data and Omni-directional Color Image Based on Edge Histograms (<abbr title="Caihua Wang">CW</abbr>, <abbr title="Hideki Tanahashi">HT</abbr>, <abbr title="Yutaka Sato">YS</abbr>, <abbr title="Hidekazu Hirayu">HH</abbr>, <abbr title="Yoshinori Niwa">YN</abbr>, <abbr title="Kazuhiko Yamamoto">KY</abbr>), pp. 355–358.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/padl.png" alt="PADL"/><a href="../PADL-2002-JohanssonS.html">PADL-2002-JohanssonS</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/erlang.html" title="erlang">#erlang</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span></dt><dd>Linear Scan Register Allocation in a High-Performance Erlang Compiler (<abbr title="Erik Johansson">EJ</abbr>, <abbr title="Konstantinos F. Sagonas">KFS</abbr>), pp. 101–119.</dd> <div class="pagevis" style="width:18px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2002-GarigipatiN.html">SAC-2002-GarigipatiN</a> <span class="tag"><a href="../tag/profiling.html" title="profiling">#profiling</a></span></dt><dd>Evaluating the use of profiling by a region-based register allocator (<abbr title="Kameswari V. Garigipati">KVG</abbr>, <abbr title="Cindy Norris">CN</abbr>), pp. 953–957.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/wcre.png" alt="WCRE"/><a href="../WCRE-2002-ProbstKS.html">WCRE-2002-ProbstKS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/liveness.html" title="liveness">#liveness</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Register Liveness Analysis for Optimizing Dynamic Binary Translation (<abbr title="Mark Probst">MP</abbr>, <abbr title="Andreas Krall">AK</abbr>, <abbr title="Bernhard Scholz">BS</abbr>), pp. 35–44.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2001-OttoniRARM.html">CC-2001-OttoniRARM</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Optimal Live Range Merge for Address Register Allocation in Embedded Programs (<abbr title="Guilherme Ottoni">GO</abbr>, <abbr title="Sandro Rigo">SR</abbr>, <abbr title="Guido Araujo">GA</abbr>, <abbr title="Subramanian Rajagopalan">SR</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 274–288.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2001-Touati.html">CC-2001-Touati</a></dt><dd>Register Saturation in Superscalar and VLIW Codes (<abbr title="Sid Ahmed Ali Touati">SAAT</abbr>), pp. 213–228.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2001-AppelG.html">PLDI-2001-AppelG</a></dt><dd>Optimal Spilling for CISC Machines with Few Registers (<abbr title="Andrew W. Appel">AWA</abbr>, <abbr title="Lal George">LG</abbr>), pp. 243–253.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2001-AltemoseN.html">SAC-2001-AltemoseN</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Register pressure responsive software pipelining (<abbr title="Glenn Altemose">GA</abbr>, <abbr title="Cindy Norris">CN</abbr>), pp. 626–631.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-v1-2000-DionLB.html">ICPR-v1-2000-DionLB</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/sequence.html" title="sequence">#sequence</a></span></dt><dd>3D Triangular Mesh Matching through a Sequence of Registered 2D and 3D Images (<abbr title="Denis Dion Jr.">DDJ</abbr>, <abbr title="Denis Laurendeau">DL</abbr>, <abbr title="Louis Borgeat">LB</abbr>), pp. 1977–1980.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2000-KreahlingN.html">SAC-2000-KreahlingN</a></dt><dd>Profile Assisted Register Allocation (<abbr title="William C. Kreahling">WCK</abbr>, <abbr title="Cindy Norris">CN</abbr>), pp. 774–781.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2000-ShrewsburyN.html">SAC-2000-ShrewsburyN</a></dt><dd>Reducing the Impact of Software Prefetching on Register Pressure (<abbr title="David W. Shrewsbury">DWS</abbr>, <abbr title="Cindy Norris">CN</abbr>), pp. 767–773.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-1999-GuptaB.html">CC-1999-GuptaB</a></dt><dd>Register Pressure Sensitive Redundancy Elimination (<abbr title="Rajiv Gupta">RG</abbr>, <abbr title="Rastislav Bodík">RB</abbr>), pp. 107–121.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-1999-LiberatoreFK.html">CC-1999-LiberatoreFK</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>Evaluation of Algorithms for Local Register Allocation (<abbr title="Vincenzo Liberatore">VL</abbr>, <abbr title="Martin Farach-Colton">MFC</abbr>, <abbr title="Ulrich Kremer">UK</abbr>), pp. 137–152.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-1998-CooperS.html">CC-1998-CooperS</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Live Range Splitting in a Graph Coloring Register Allocator (<abbr title="Keith D. Cooper">KDC</abbr>, <abbr title="L. Taylor Simpson">LTS</abbr>), pp. 174–187.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-1998-LelaitGE.html">CC-1998-LelaitGE</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A New Fast Algorithm for Optimal Register Allocation in Modulo Scheduled Loops (<abbr title="Sylvain Lelait">SL</abbr>, <abbr title="Guang R. Gao">GRG</abbr>, <abbr title="Christine Eisenbeis">CE</abbr>), pp. 204–218.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1998-ChowKLLT.html">PLDI-1998-ChowKLLT</a></dt><dd>Register Promotion by Partial Redundancy Elimination of Loads and Stores (<abbr title="Fred C. Chow">FCC</abbr>, <abbr title="Robert Kennedy">RK</abbr>, <abbr title="Shin-Ming Liu">SML</abbr>, <abbr title="Raymond Lo">RL</abbr>, <abbr title="Peng Tu">PT</abbr>), pp. 26–37.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1998-SastryJ.html">PLDI-1998-SastryJ</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>A New Algorithm for Scalar Register Promotion based on SSA Form (<abbr title="A. V. S. Sastry">AVSS</abbr>, <abbr title="Roy Dz-Ching Ju">RDCJ</abbr>), pp. 15–25.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1998-TraubHS.html">PLDI-1998-TraubHS</a> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span></dt><dd>Quality and Speed in Linear-scan Register Allocation (<abbr title="Omri Traub">OT</abbr>, <abbr title="Glenn H. Holloway">GHH</abbr>, <abbr title="Michael D. Smith">MDS</abbr>), pp. 142–151.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1997-CooperL.html">PLDI-1997-CooperL</a> <span class="tag"><a href="../tag/c.html" title="c">#c</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Register Promotion in C Programs (<abbr title="Keith D. Cooper">KDC</abbr>, <abbr title="John Lu">JL</abbr>), pp. 308–319.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1997-LuehG.html">PLDI-1997-LuehG</a></dt><dd>Call-Cost Directed Register Allocation (<abbr title="Guei-Yuan Lueh">GYL</abbr>, <abbr title="Thomas R. Gross">TRG</abbr>), pp. 296–307.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ifl.png" alt="IFL"/><a href="../IFL-1997-Agat.html">IFL-1997-Agat</a></dt><dd>Types for Register Allocation (<abbr title="Johan Agat">JA</abbr>), pp. 92–111.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../JICSLP-1996-Neumerkel.html">JICSLP-1996-Neumerkel</a> <span class="tag"><a href="../tag/interprocedural.html" title="interprocedural">#interprocedural</a></span></dt><dd>Interprocedural Register Allocation for the WAM based on Source to Source Transformations (<abbr title="Ulrich Neumerkel">UN</abbr>), pp. 127–141.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/ppdp.png" alt="PPDP"/><a href="../PLILP-1996-Kessler.html">PLILP-1996-Kessler</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Scheduling Expression DAGs for Minimal Register Need (<abbr title="Christoph W. Keßler">CWK</abbr>), pp. 228–242.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-1996-GeorgeA.html">POPL-1996-GeorgeA</a></dt><dd>Iterated Register Coalescing (<abbr title="Lal George">LG</abbr>, <abbr title="Andrew W. Appel">AWA</abbr>), pp. 208–218.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-1996-KurlanderF.html">POPL-1996-KurlanderF</a> <span class="tag"><a href="../tag/interprocedural.html" title="interprocedural">#interprocedural</a></span></dt><dd>Minimum Cost Interprocedural Register Allocation (<abbr title="Steven M. Kurlander">SMK</abbr>, <abbr title="Charles N. Fischer">CNF</abbr>), pp. 230–241.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1995-BurgerWD.html">PLDI-1995-BurgerWD</a> <span class="tag"><a href="../tag/lazy%20evaluation.html" title="lazy evaluation">#lazy evaluation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Register Allocation Using Lazy Saves, Eager Restores, and Greedy Shuffling (<abbr title="Robert G. Burger">RGB</abbr>, <abbr title="Oscar Waddell">OW</abbr>, <abbr title="R. Kent Dybvig">RKD</abbr>), pp. 130–138.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/fpca.png" alt="FPCA"/><a href="../FPCA-1995-Boquist.html">FPCA-1995-Boquist</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/interprocedural.html" title="interprocedural">#interprocedural</a></span> <span class="tag"><a href="../tag/lazy%20evaluation.html" title="lazy evaluation">#lazy evaluation</a></span></dt><dd>Interprocedural Register Allocation for Lazy Functional Languages (<abbr title="Urban Boquist">UB</abbr>), pp. 270–281.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1995-MakowskiP.html">SAC-1995-MakowskiP</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Achieving efficient register allocation via parallelism (<abbr title="Christine Makowski">CM</abbr>, <abbr title="Lori L. Pollock">LLP</abbr>), pp. 123–129.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1994-NorrisP.html">PLDI-1994-NorrisP</a> <span class="tag"><a href="../tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Register Allocation over the Program Dependence Graph (<abbr title="Cindy Norris">CN</abbr>, <abbr title="Lori L. Pollock">LLP</abbr>), pp. 266–277.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1993-KolteH.html">PLDI-1993-KolteH</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Load/Store Range Analysis for Global Register Allocation (<abbr title="Priyadarshan Kolte">PK</abbr>, <abbr title="Mary Jean Harrold">MJH</abbr>), pp. 268–277.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1993-Pinter.html">PLDI-1993-Pinter</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Register Allocation with Instruction Scheduling: A New Approach (<abbr title="Shlomit S. Pinter">SSP</abbr>), pp. 248–257.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ppdp.png" alt="PPDP"/><a href="../PLILP-1993-KesslerR.html">PLILP-1993-KesslerR</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Efficient Register Allocation for Large Basic Blocks (<abbr title="Christoph W. Keßler">CWK</abbr>, <abbr title="Thomas Rauber">TR</abbr>), pp. 418–419.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-1993-Adl-TabatabaiG.html">POPL-1993-Adl-TabatabaiG</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>Evicted Variables and the Interaction of Global Register Allocation and Symbolic Debugging (<abbr title="Ali-Reza Adl-Tabatabai">ARAT</abbr>, <abbr title="Thomas R. Gross">TRG</abbr>), pp. 371–383.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-1993-NingG.html">POPL-1993-NingG</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>A Novel Framework of Register Allocation for Software Pipelining (<abbr title="Qi Ning">QN</abbr>, <abbr title="Guang R. Gao">GRG</abbr>), pp. 29–42.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-1992-DuesterwaldGS.html">CC-1992-DuesterwaldGS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Register Pipelining: An Integrated Approach to Register Allocation for Scalar and Subscripted Variables (<abbr title="Evelyn Duesterwald">ED</abbr>, <abbr title="Rajiv Gupta">RG</abbr>, <abbr title="Mary Lou Soffa">MLS</abbr>), pp. 192–206.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-1992-HendrenGAM.html">CC-1992-HendrenGAM</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>A Register Allocation Framework Based on Hierarchical Cyclic Interval Graphs (<abbr title="Laurie J. Hendren">LJH</abbr>, <abbr title="Guang R. Gao">GRG</abbr>, <abbr title="Erik R. Altman">ERA</abbr>, <abbr title="Chandrika Mukerji">CM</abbr>), pp. 176–191.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1992-ProebstingF.html">PLDI-1992-ProebstingF</a></dt><dd>Probalistic Register Allocation (<abbr title="Todd A. Proebsting">TAP</abbr>, <abbr title="Charles N. Fischer">CNF</abbr>), pp. 300–310.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1992-RauLTS.html">PLDI-1992-RauLTS</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Register Allocation for Software Pipelined Loops (<abbr title="B. Ramakrishna Rau">BRR</abbr>, <abbr title="Meng Lee">ML</abbr>, <abbr title="Parthasarathy P. Tirumalai">PPT</abbr>, <abbr title="Michael S. Schlansker">MSS</abbr>), pp. 283–299.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1991-CallahanK.html">PLDI-1991-CallahanK</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Register Allocation via Hierarchical Graph Coloring (<abbr title="David Callahan">DC</abbr>, <abbr title="Brian Koblenz">BK</abbr>), pp. 192–203.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ICLP-1991-MatyskaJT.html">ICLP-1991-MatyskaJT</a></dt><dd>Register Allocation in WAM (<abbr title="Ludek Matyska">LM</abbr>, <abbr title="Adriana Jergová">AJ</abbr>, <abbr title="David Toman">DT</abbr>), pp. 142–156.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/ppdp.png" alt="PPDP"/><a href="../PLILP-1991-KeslerPR.html">PLILP-1991-KeslerPR</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/heuristic.html" title="heuristic">#heuristic</a></span></dt><dd>A Randomized Heuristic Approach to Register Allocation (<abbr title="Christoph W. Keßler">CWK</abbr>, <abbr title="Wolfgang J. Paul">WJP</abbr>, <abbr title="Thomas Rauber">TR</abbr>), pp. 195–206.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1990-CallahanCK.html">PLDI-1990-CallahanCK</a></dt><dd>Improving Register Allocation for Subscripted Variables (<abbr title="David Callahan">DC</abbr>, <abbr title="Steve Carr">SC</abbr>, <abbr title="Ken Kennedy">KK</abbr>), pp. 53–65.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1990-Nickerson.html">PLDI-1990-Nickerson</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Graph Coloring Register Allocation for Processors with Multi-Register Operands (<abbr title="Brian R. Nickerson">BRN</abbr>), pp. 40–52.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1990-SanthanamO.html">PLDI-1990-SanthanamO</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Register Allocation Across Procedure and Module Boundaries (<abbr title="Vatsa Santhanam">VS</abbr>, <abbr title="Daryl Odnert">DO</abbr>), pp. 28–39.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../Best-of-PLDI-1990-CallahanCK90a.html">Best-of-PLDI-1990-CallahanCK90a</a></dt><dd>Improving register allocation for subscripted variables (with retrospective) (<abbr title="David Callahan">DC</abbr>, <abbr title="Steve Carr">SC</abbr>, <abbr title="Ken Kennedy">KK</abbr>), pp. 328–342.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1990-NakamuraKFT.html">CAV-1990-NakamuraKFT</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A Data Path Verifier for Register Transfer Level Using Temporal Logic Language Tokio (<abbr title="Hiroshi Nakamura">HN</abbr>, <abbr title="Yuji Kukimoto">YK</abbr>, <abbr title="Masahiro Fujita">MF</abbr>, <abbr title="Hidehiko Tanaka">HT</abbr>), pp. 76–85.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1989-BriggsCKT.html">PLDI-1989-BriggsCKT</a> <span class="tag"><a href="../tag/heuristic.html" title="heuristic">#heuristic</a></span></dt><dd>Coloring Heuristics for Register Allocation (<abbr title="Preston Briggs">PB</abbr>, <abbr title="Keith D. Cooper">KDC</abbr>, <abbr title="Ken Kennedy">KK</abbr>, <abbr title="Linda Torczon">LT</abbr>), pp. 275–284.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1989-ChiD.html">PLDI-1989-ChiD</a> <span class="tag"><a href="../tag/liveness.html" title="liveness">#liveness</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Unified Management of Registers and Cache Using Liveness and Cache Bypass (<abbr title="Chi-Hung Chi">CHC</abbr>, <abbr title="Henry G. Dietz">HGD</abbr>), pp. 344–355.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1989-GuptaSS.html">PLDI-1989-GuptaSS</a> <span class="tag"><a href="../tag/clique.html" title="clique">#clique</a></span></dt><dd>Register Allocation via Clique Separators (<abbr title="Rajiv Gupta">RG</abbr>, <abbr title="Mary Lou Soffa">MLS</abbr>, <abbr title="Tim Steele">TS</abbr>), pp. 264–274.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../Best-of-PLDI-1989-BriggsCKT89a.html">Best-of-PLDI-1989-BriggsCKT89a</a> <span class="tag"><a href="../tag/heuristic.html" title="heuristic">#heuristic</a></span></dt><dd>Coloring heuristics for register allocation (with retrospective) (<abbr title="Preston Briggs">PB</abbr>, <abbr title="Keith D. Cooper">KDC</abbr>, <abbr title="Ken Kennedy">KK</abbr>, <abbr title="Linda Torczon">LT</abbr>), pp. 283–294.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1989-MehlhornP.html">ICALP-1989-MehlhornP</a> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Two Versus One Index Register and Modifiable Versus Non-modifiable Programs (<abbr title="Kurt Mehlhorn">KM</abbr>, <abbr title="Wolfgang J. Paul">WJP</abbr>), pp. 603–609.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1988-Chow.html">PLDI-1988-Chow</a></dt><dd>Minimizing Register Usage Penalty at Procedure Calls (<abbr title="Fred C. Chow">FCC</abbr>), pp. 85–94.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1988-Wall.html">PLDI-1988-Wall</a></dt><dd>Register Windows versus Register Allocation (<abbr title="David W. Wall">DWW</abbr>), pp. 67–78.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1988-Ben-OrC.html">STOC-1988-Ben-OrC</a> <span class="tag"><a href="../tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="../tag/constant.html" title="constant">#constant</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Computing Algebraic Formulas Using a Constant Number of Registers (<abbr title="Michael Ben-Or">MBO</abbr>, <abbr title="Richard Cleve">RC</abbr>), pp. 254–257.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../Best-of-PLDI-1988-Wall88a.html">Best-of-PLDI-1988-Wall88a</a></dt><dd>Register windows vs. register allocation (with retrospective) (<abbr title="David W. Wall">DWW</abbr>), pp. 270–282.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../JICSCP-1988-JanssensDM88.html">JICSCP-1988-JanssensDM88</a> <span class="tag"><a href="../tag/unification.html" title="unification">#unification</a></span></dt><dd>Improving the Register Allocation of WAM by Recording Unification (<abbr title="Gerda Janssens">GJ</abbr>, <abbr title="Bart Demoen">BD</abbr>, <abbr title="André Mariën">AM</abbr>), pp. 1388–1402.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-SES-1987-Rahav.html">HCI-SES-1987-Rahav</a></dt><dd>Computerization of Psychiatric Case Registers: Public Peril vs. Hazards to Confidentiality (<abbr title="Michael Rahav">MR</abbr>), pp. 25–30.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../Best-of-PLDI-1986-Wall.html">Best-of-PLDI-1986-Wall</a></dt><dd>Global register allocation at link time (with retrospective) (<abbr title="David W. Wall">DWW</abbr>), pp. 192–204.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../SLP-1986-Debray86.html">SLP-1986-Debray86</a> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>Register Allocation in a Prolog Machine (<abbr title="Saumya K. Debray">SKD</abbr>), pp. 267–275.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../SCC-1984-ChowH.html">SCC-1984-ChowH</a></dt><dd>Register allocation by priority-based coloring (<abbr title="Fred C. Chow">FCC</abbr>, <abbr title="John L. Hennessy">JLH</abbr>), pp. 222–232.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../Best-of-PLDI-1984-ChowH.html">Best-of-PLDI-1984-ChowH</a></dt><dd>Register allocation by priority-based coloring (with retrospective) (<abbr title="Fred C. Chow">FCC</abbr>, <abbr title="John L. Hennessy">JLH</abbr>), pp. 91–103.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../SCC-1982-Chaitin.html">SCC-1982-Chaitin</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Register Allocation &amp; Spilling via Graph Coloring (<abbr title="Gregory J. Chaitin">GJC</abbr>), pp. 98–105.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../Best-of-PLDI-1982-Chaitin.html">Best-of-PLDI-1982-Chaitin</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Register allocation and spilling via graph coloring (with retrospective) (<abbr title="Gregory J. Chaitin">GJC</abbr>), pp. 66–74.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../SCC-1979-Sites.html">SCC-1979-Sites</a></dt><dd>Machine-independent register allocation (<abbr title="Richard L. Sites">RLS</abbr>), pp. 221–225.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1973-Sethi.html">STOC-1973-Sethi</a> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Complete Register Allocation Problems (<abbr title="Ravi Sethi">RS</abbr>), pp. 182–195.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1972-Sethi.html">STOC-1972-Sethi</a> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Validating Register Allocations for Straight Line Programs (<abbr title="Ravi Sethi">RS</abbr>), pp. 222–237.</dd> <div class="pagevis" style="width:15px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>