{
  "design": {
    "design_info": {
      "boundary_crc": "0xA8AB1FD98035F74",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../MoiscBlocks.gen/sources_1/bd/mOISC",
      "name": "mOISC",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2.1",
      "validated": "true"
    },
    "design_tree": {
      "clashAlu_0": "",
      "clashIoCtr_0": "",
      "clashMem_0": "",
      "clashFsm_0": "",
      "clashIoBuffer_0": "",
      "clashClockGen_0": "",
      "clk_wiz_0": "",
      "util_vector_logic_0": ""
    },
    "ports": {
      "outside_io_0": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "RST": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "sysclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "mOISC_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "clashAlu_0": {
        "vlnv": "cs12.tf.fau.de:mOISCclash:clashAlu:ALU:1.0",
        "xci_name": "mOISC_clashAlu_0_0",
        "xci_path": "ip\\mOISC_clashAlu_0_0\\mOISC_clashAlu_0_0.xci",
        "inst_hier_path": "clashAlu_0"
      },
      "clashIoCtr_0": {
        "vlnv": "cs12.tf.fau.de:mOISCclash:clashIoCtr:1.0",
        "xci_name": "mOISC_clashIoCtr_0_0",
        "xci_path": "ip\\mOISC_clashIoCtr_0_0\\mOISC_clashIoCtr_0_0.xci",
        "inst_hier_path": "clashIoCtr_0"
      },
      "clashMem_0": {
        "vlnv": "cs12.tf.fau.de:mOISCclash:clashMem:1.0",
        "xci_name": "mOISC_clashMem_0_0",
        "xci_path": "ip\\mOISC_clashMem_0_0\\mOISC_clashMem_0_0.xci",
        "inst_hier_path": "clashMem_0",
        "parameters": {
          "memory_file": {
            "value": "D:/git/clash-moisc/Vivado/MoiscBlocks/MoiscBlocks.srcs/sources_1/imports/mem/iotest2.clash.bin"
          }
        }
      },
      "clashFsm_0": {
        "vlnv": "cs12.tf.fau.de:mOISCclash:clashFsm:1.0",
        "xci_name": "mOISC_clashFsm_0_0",
        "xci_path": "ip\\mOISC_clashFsm_0_0\\mOISC_clashFsm_0_0.xci",
        "inst_hier_path": "clashFsm_0"
      },
      "clashIoBuffer_0": {
        "vlnv": "cs12.tf.fau.de:mOISCclash:clashIoBuffer:1.0",
        "xci_name": "mOISC_clashIoBuffer_0_0",
        "xci_path": "ip\\mOISC_clashIoBuffer_0_0\\mOISC_clashIoBuffer_0_0.xci",
        "inst_hier_path": "clashIoBuffer_0"
      },
      "clashClockGen_0": {
        "vlnv": "cs12.tf.fau.de:mOISCclash:clashClockGen:1.0",
        "xci_name": "mOISC_clashClockGen_0_0",
        "xci_path": "ip\\mOISC_clashClockGen_0_0\\mOISC_clashClockGen_0_0.xci",
        "inst_hier_path": "clashClockGen_0"
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "mOISC_clk_wiz_0_0",
        "xci_path": "ip\\mOISC_clk_wiz_0_0\\mOISC_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "197.700"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "10"
          },
          "CLKOUT2_JITTER": {
            "value": "197.700"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "10"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "143.688"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_JITTER": {
            "value": "124.615"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT4_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "8.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "100.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "100"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "20"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "10"
          },
          "NUM_OUT_CLKS": {
            "value": "4"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "mOISC_util_vector_logic_0_0",
        "xci_path": "ip\\mOISC_util_vector_logic_0_0\\mOISC_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "outside_io_0",
          "clashIoBuffer_0/outside_io"
        ]
      },
      "RST_1": {
        "ports": [
          "RST",
          "util_vector_logic_0/Op1",
          "clashFsm_0/RST",
          "clashIoCtr_0/RST",
          "clashMem_0/RST"
        ]
      },
      "clashAlu_0_out_cmp": {
        "ports": [
          "clashAlu_0/out_cmp",
          "clashFsm_0/in_alu_cmp"
        ]
      },
      "clashAlu_0_out_data": {
        "ports": [
          "clashAlu_0/out_data",
          "clashFsm_0/in_alu_overflow"
        ]
      },
      "clashAlu_0_out_overflow": {
        "ports": [
          "clashAlu_0/out_overflow",
          "clashFsm_0/in_alu_data_res"
        ]
      },
      "clashClockGen_0_clkOut": {
        "ports": [
          "clashClockGen_0/clkOut",
          "clashMem_0/CLK",
          "clashFsm_0/CLK",
          "clashIoCtr_0/CLK"
        ]
      },
      "clashFsm_0_out_alu_mcr": {
        "ports": [
          "clashFsm_0/out_alu_mcr",
          "clashAlu_0/in_mcr"
        ]
      },
      "clashFsm_0_out_alu_mem_a": {
        "ports": [
          "clashFsm_0/out_alu_mem_a",
          "clashAlu_0/in_mem_a"
        ]
      },
      "clashFsm_0_out_alu_mem_b": {
        "ports": [
          "clashFsm_0/out_alu_mem_b",
          "clashAlu_0/in_mem_b"
        ]
      },
      "clashFsm_0_out_alu_mem_mem_b": {
        "ports": [
          "clashFsm_0/out_alu_mem_mem_b",
          "clashAlu_0/in_mem_mem_b"
        ]
      },
      "clashFsm_0_out_alu_pc": {
        "ports": [
          "clashFsm_0/out_alu_pc",
          "clashAlu_0/in_pc"
        ]
      },
      "clashFsm_0_out_clock_speed": {
        "ports": [
          "clashFsm_0/out_clock_speed",
          "clashClockGen_0/csr_in"
        ]
      },
      "clashFsm_0_out_iobuf_dataout": {
        "ports": [
          "clashFsm_0/out_iobuf_dataout",
          "clashIoBuffer_0/fsm_in"
        ]
      },
      "clashFsm_0_out_iobuf_oe": {
        "ports": [
          "clashFsm_0/out_iobuf_oe",
          "clashIoBuffer_0/dir"
        ]
      },
      "clashFsm_0_out_ioctr_icr": {
        "ports": [
          "clashFsm_0/out_ioctr_icr",
          "clashIoCtr_0/ICR_in"
        ]
      },
      "clashFsm_0_out_ioctr_interrupt_block": {
        "ports": [
          "clashFsm_0/out_ioctr_interrupt_block",
          "clashIoCtr_0/INTERRUPT_BLOCK"
        ]
      },
      "clashFsm_0_out_ioctr_iwr": {
        "ports": [
          "clashFsm_0/out_ioctr_iwr",
          "clashIoCtr_0/IWR_in"
        ]
      },
      "clashFsm_0_out_mem_address": {
        "ports": [
          "clashFsm_0/out_mem_address",
          "clashMem_0/address"
        ]
      },
      "clashFsm_0_out_mem_data_wr": {
        "ports": [
          "clashFsm_0/out_mem_data_wr",
          "clashMem_0/data"
        ]
      },
      "clashFsm_0_out_mem_rden": {
        "ports": [
          "clashFsm_0/out_mem_rden",
          "clashMem_0/rden"
        ]
      },
      "clashFsm_0_out_mem_wren": {
        "ports": [
          "clashFsm_0/out_mem_wren",
          "clashMem_0/wren"
        ]
      },
      "clashFsm_0_out_status_cpu_stop_status": {
        "ports": [
          "clashFsm_0/out_status_cpu_stop_status",
          "clashClockGen_0/cpu_stop_in"
        ]
      },
      "clashIoBuffer_0_to_fsm": {
        "ports": [
          "clashIoBuffer_0/to_fsm",
          "clashFsm_0/in_iobuf_data",
          "clashIoCtr_0/IOR_in"
        ]
      },
      "clashIoCtr_0_out_CPU_STOP": {
        "ports": [
          "clashIoCtr_0/out_CPU_STOP",
          "clashFsm_0/in_ioctr_cpu_stop"
        ]
      },
      "clashIoCtr_0_out_INTERRUPT": {
        "ports": [
          "clashIoCtr_0/out_INTERRUPT",
          "clashFsm_0/in_ioctr_interrupt"
        ]
      },
      "clashIoCtr_0_out_ISR": {
        "ports": [
          "clashIoCtr_0/out_ISR",
          "clashFsm_0/in_ioctr_isr"
        ]
      },
      "clashMem_0_out_data_q": {
        "ports": [
          "clashMem_0/out_data_q",
          "clashFsm_0/in_mem_data_rd"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "sysclk",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "clashClockGen_0/clock10khz"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "clashClockGen_0/clock1mhz"
        ]
      },
      "clk_wiz_0_clk_out3": {
        "ports": [
          "clk_wiz_0/clk_out3",
          "clashClockGen_0/clock50mhz"
        ]
      },
      "clk_wiz_0_clk_out4": {
        "ports": [
          "clk_wiz_0/clk_out4",
          "clashClockGen_0/clock100mhz"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "clashMem_0/EN",
          "clashFsm_0/EN",
          "clashIoCtr_0/EN"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "clk_wiz_0/reset"
        ]
      }
    }
  }
}