Info: constrained 'CLK' to bel 'X0/Y8/io1'
Info: constrained 'RST' to bel 'X0/Y13/io0'
Info: constrained 'SCL' to bel 'X0/Y13/io1'
Info: constrained 'DC' to bel 'X0/Y8/io0'
Info: constrained 'MOSI' to bel 'X13/Y11/io0'
Info: constrained 'CS' to bel 'X13/Y9/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      220 LCs used as LUT4 only
Info:       59 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:        5 LCs used as DFF only
Info: Packing carries..
Info:       31 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting CLK$SB_IO_IN (fanout 64)
Info: promoting $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3451 [cen] (fanout 16)
Info: Constraining chains...
Info:        9 LCs used to legalise carry chains.
Info: Checksum: 0x1d94f60c

Info: Annotating ports with timing budgets for target frequency 36.00 MHz
Info: Checksum: 0xf74284af

Info: Device utilisation:
Info: 	         ICESTORM_LC:   326/ 1280    25%
Info: 	        ICESTORM_RAM:     0/   16     0%
Info: 	               SB_IO:     6/  112     5%
Info: 	               SB_GB:     2/    8    25%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 6 cells based on constraints.
Info: Creating initial analytic placement for 257 cells, random placement wirelen = 3741.
Info:     at initial placer iter 0, wirelen = 89
Info:     at initial placer iter 1, wirelen = 87
Info:     at initial placer iter 2, wirelen = 89
Info:     at initial placer iter 3, wirelen = 86
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 87, spread = 1373, legal = 1428; time = 0.01s
Info:     at iteration #2, type ALL: wirelen solved = 96, spread = 1164, legal = 1269; time = 0.03s
Info:     at iteration #3, type ALL: wirelen solved = 116, spread = 856, legal = 874; time = 0.01s
Info:     at iteration #4, type ALL: wirelen solved = 175, spread = 908, legal = 954; time = 0.02s
Info:     at iteration #5, type ALL: wirelen solved = 177, spread = 765, legal = 800; time = 0.02s
Info:     at iteration #6, type ALL: wirelen solved = 167, spread = 697, legal = 744; time = 0.02s
Info:     at iteration #7, type ALL: wirelen solved = 160, spread = 667, legal = 739; time = 0.02s
Info:     at iteration #8, type ALL: wirelen solved = 198, spread = 744, legal = 773; time = 0.02s
Info:     at iteration #9, type ALL: wirelen solved = 262, spread = 856, legal = 907; time = 0.02s
Info:     at iteration #10, type ALL: wirelen solved = 233, spread = 741, legal = 808; time = 0.02s
Info:     at iteration #11, type ALL: wirelen solved = 239, spread = 727, legal = 820; time = 0.02s
Info:     at iteration #12, type ALL: wirelen solved = 255, spread = 689, legal = 853; time = 0.02s
Info: HeAP Placer Time: 0.42s
Info:   of which solving equations: 0.30s
Info:   of which spreading cells: 0.02s
Info:   of which strict legalisation: 0.02s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 73, wirelen = 739
Info:   at iteration #5: temp = 0.000000, timing cost = 75, wirelen = 634
Info:   at iteration #10: temp = 0.000000, timing cost = 48, wirelen = 604
Info:   at iteration #15: temp = 0.000000, timing cost = 45, wirelen = 577
Info:   at iteration #16: temp = 0.000000, timing cost = 41, wirelen = 582 
Info: SA placement time 0.37s

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 78.23 MHz (PASS at 36.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 4.19 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 14994,  15521) |* 
Info: [ 15521,  16048) | 
Info: [ 16048,  16575) |************ 
Info: [ 16575,  17102) |* 
Info: [ 17102,  17629) |**************************** 
Info: [ 17629,  18156) |****** 
Info: [ 18156,  18683) |*********** 
Info: [ 18683,  19210) |********* 
Info: [ 19210,  19737) |********* 
Info: [ 19737,  20264) |******************** 
Info: [ 20264,  20791) |************************************ 
Info: [ 20791,  21318) |****************** 
Info: [ 21318,  21845) |*********************************** 
Info: [ 21845,  22372) |****************** 
Info: [ 22372,  22899) |********** 
Info: [ 22899,  23426) |*** 
Info: [ 23426,  23953) |**** 
Info: [ 23953,  24480) |******* 
Info: [ 24480,  25007) |******** 
Info: [ 25007,  25534) |************** 
Info: Checksum: 0xc8b4bf5d

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1027 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       94        846 |   94   846 |       164|       0.18       0.18|
Info:       1210 |      131       1020 |   37   174 |         0|       0.07       0.25|
Info: Routing complete.
Info: Router1 time 0.25s
Info: Checksum: 0x5d7d5507

Info: Critical path report for clock 'CLK$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source $abc$4059$auto$blifparse.cc:492:parse_blif$4190_LC.O
Info:  0.9  1.7    Net delay[0] budget 0.000000 ns (1,10) -> (2,9)
Info:                Sink $abc$4059$auto$blifparse.cc:492:parse_blif$4264_LC.I0
Info:                Defined in:
Info:                  demo.v:33
Info:  0.7  2.3  Source $abc$4059$auto$blifparse.cc:492:parse_blif$4264_LC.O
Info:  0.9  3.2    Net $auto$alumacc.cc:474:replace_alu$700.C[1] budget 0.000000 ns (2,9) -> (1,8)
Info:                Sink $nextpnr_ICESTORM_LC_2.I1
Info:                Defined in:
Info:                  demo.v:205
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.4  3.6  Source $nextpnr_ICESTORM_LC_2.COUT
Info:  0.0  3.6    Net $nextpnr_ICESTORM_LC_2$O budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$700.slice[1].carry$CARRY.CIN
Info:  0.2  3.8  Source $auto$alumacc.cc:474:replace_alu$700.slice[1].carry$CARRY.COUT
Info:  0.0  3.8    Net $auto$alumacc.cc:474:replace_alu$700.C[2] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$700.slice[2].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:205
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  3.9  Source $auto$alumacc.cc:474:replace_alu$700.slice[2].carry$CARRY.COUT
Info:  0.0  3.9    Net $auto$alumacc.cc:474:replace_alu$700.C[3] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$700.slice[3].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:205
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  4.1  Source $auto$alumacc.cc:474:replace_alu$700.slice[3].carry$CARRY.COUT
Info:  0.0  4.1    Net $auto$alumacc.cc:474:replace_alu$700.C[4] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$700.slice[4].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:205
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  4.3  Source $auto$alumacc.cc:474:replace_alu$700.slice[4].carry$CARRY.COUT
Info:  0.0  4.3    Net $auto$alumacc.cc:474:replace_alu$700.C[5] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$700.slice[5].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:205
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  4.5  Source $auto$alumacc.cc:474:replace_alu$700.slice[5].carry$CARRY.COUT
Info:  0.0  4.5    Net $auto$alumacc.cc:474:replace_alu$700.C[6] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$700.slice[6].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:205
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  4.7  Source $auto$alumacc.cc:474:replace_alu$700.slice[6].carry$CARRY.COUT
Info:  0.0  4.7    Net $auto$alumacc.cc:474:replace_alu$700.C[7] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$700.slice[7].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:205
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  4.9  Source $auto$alumacc.cc:474:replace_alu$700.slice[7].carry$CARRY.COUT
Info:  0.3  5.2    Net $auto$alumacc.cc:474:replace_alu$700.C[8] budget 0.290000 ns (1,8) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$700.slice[8].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:205
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.3  Source $auto$alumacc.cc:474:replace_alu$700.slice[8].carry$CARRY.COUT
Info:  0.0  5.3    Net $auto$alumacc.cc:474:replace_alu$700.C[9] budget 0.000000 ns (1,9) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$700.slice[9].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:205
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.5  Source $auto$alumacc.cc:474:replace_alu$700.slice[9].carry$CARRY.COUT
Info:  0.0  5.5    Net $auto$alumacc.cc:474:replace_alu$700.C[10] budget 0.000000 ns (1,9) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$700.slice[10].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:205
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.7  Source $auto$alumacc.cc:474:replace_alu$700.slice[10].carry$CARRY.COUT
Info:  0.0  5.7    Net $auto$alumacc.cc:474:replace_alu$700.C[11] budget 0.000000 ns (1,9) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$700.slice[11].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:205
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.9  Source $auto$alumacc.cc:474:replace_alu$700.slice[11].carry$CARRY.COUT
Info:  0.0  5.9    Net $auto$alumacc.cc:474:replace_alu$700.C[12] budget 0.000000 ns (1,9) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$700.slice[12].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:205
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.1  Source $auto$alumacc.cc:474:replace_alu$700.slice[12].carry$CARRY.COUT
Info:  0.0  6.1    Net $auto$alumacc.cc:474:replace_alu$700.C[13] budget 0.000000 ns (1,9) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$700.slice[13].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:205
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.3  Source $auto$alumacc.cc:474:replace_alu$700.slice[13].carry$CARRY.COUT
Info:  0.0  6.3    Net $auto$alumacc.cc:474:replace_alu$700.C[14] budget 0.000000 ns (1,9) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$700.slice[14].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:205
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.5  Source $auto$alumacc.cc:474:replace_alu$700.slice[14].carry$CARRY.COUT
Info:  0.0  6.5    Net $auto$alumacc.cc:474:replace_alu$700.C[15] budget 0.000000 ns (1,9) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$700.slice[15].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:205
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.7  Source $auto$alumacc.cc:474:replace_alu$700.slice[15].carry$CARRY.COUT
Info:  0.7  7.3    Net $nextpnr_ICESTORM_LC_3$I3 budget 0.670000 ns (1,9) -> (1,10)
Info:                Sink $nextpnr_ICESTORM_LC_3.I3
Info:  0.5  7.8  Source $nextpnr_ICESTORM_LC_3.O
Info:  0.9  8.7    Net $abc$4059$auto$alumacc.cc:491:replace_alu$702[15] budget 12.552000 ns (1,10) -> (2,10)
Info:                Sink $abc$4059$auto$blifparse.cc:492:parse_blif$4223_LC.I2
Info:  0.6  9.2  Source $abc$4059$auto$blifparse.cc:492:parse_blif$4223_LC.O
Info:  1.9 11.1    Net $abc$4059$procmux$577.B_AND_S[54]_new_ budget 4.183000 ns (2,10) -> (5,9)
Info:                Sink $abc$4059$auto$blifparse.cc:492:parse_blif$4221_LC.I1
Info:                Defined in:
Info:                  demo.v:316
Info:                  demo.v:191
Info:                  /usr/bin/../share/yosys/techmap.v:432
Info:  0.6 11.7  Source $abc$4059$auto$blifparse.cc:492:parse_blif$4221_LC.O
Info:  0.9 12.5    Net $abc$4059$new_n374_ budget 4.183000 ns (5,9) -> (5,9)
Info:                Sink $abc$4059$auto$blifparse.cc:492:parse_blif$4220_LC.I1
Info:  0.6 13.2  Setup $abc$4059$auto$blifparse.cc:492:parse_blif$4220_LC.I1
Info: 6.9 ns logic, 6.3 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source $auto$simplemap.cc:420:simplemap_dff$2506_DFFLC.O
Info:  0.9  1.7    Net $0\scl[0:0] budget 12.815000 ns (1,11) -> (1,11)
Info:                Sink $abc$4059$auto$blifparse.cc:492:parse_blif$4249_LC.I0
Info:                Defined in:
Info:                  demo.v:186
Info:  0.7  2.3  Source $abc$4059$auto$blifparse.cc:492:parse_blif$4249_LC.O
Info:  2.2  4.5    Net SCL$SB_IO_OUT budget 13.160000 ns (1,11) -> (0,13)
Info:                Sink SCL$sb_io.D_OUT_0
Info:                Defined in:
Info:                  demo.v:31
Info: 1.5 ns logic, 3.1 ns routing

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 75.95 MHz (PASS at 36.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 4.52 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 14611,  15157) |* 
Info: [ 15157,  15703) | 
Info: [ 15703,  16249) | 
Info: [ 16249,  16795) |****** 
Info: [ 16795,  17341) |************************* 
Info: [ 17341,  17887) |************ 
Info: [ 17887,  18433) | 
Info: [ 18433,  18979) |*********** 
Info: [ 18979,  19525) |************************************* 
Info: [ 19525,  20071) |************************ 
Info: [ 20071,  20617) |*********** 
Info: [ 20617,  21163) |********************* 
Info: [ 21163,  21709) |****************************** 
Info: [ 21709,  22255) |************************* 
Info: [ 22255,  22801) |************ 
Info: [ 22801,  23347) |*** 
Info: [ 23347,  23893) | 
Info: [ 23893,  24439) |********* 
Info: [ 24439,  24985) |******** 
Info: [ 24985,  25531) |*************** 

Info: Program finished normally.
