var searchData=
[
  ['periph_5fbaseaddr_0',['PERIPH_BASEADDR',['../group___bus___base___addresses.html#ga61007d5774c0eb9e7864c6368c811669',1,'stm32f411xx.h']]],
  ['peripheral_20clock_20disable_20macros_1',['Peripheral Clock Disable Macros',['../group___clock___disable___macros.html',1,'']]],
  ['peripheral_20clock_20enable_20macros_2',['Peripheral Clock Enable Macros',['../group___clock___enable___macros.html',1,'']]],
  ['peripheral_20definitions_3',['Peripheral Definitions',['../group___peripheral___defs.html',1,'']]],
  ['peripheral_20register_20structures_4',['Peripheral Register Structures',['../group___peripheral___registers.html',1,'']]],
  ['peripheral_20reset_20macros_5',['Peripheral Reset Macros',['../group___reset___macros.html',1,'']]],
  ['peripherals_6',['Peripherals',['../group___a_h_b1___peripherals.html',1,'AHB1 Peripherals'],['../group___a_p_b1___peripherals.html',1,'APB1 Peripherals'],['../group___a_p_b2___peripherals.html',1,'APB2 Peripherals']]],
  ['pgpiox_7',['pGPIOx',['../struct_g_p_i_o___handle__t.html#a8b60e4d1529590f05585625156c8bc5c',1,'GPIO_Handle_t']]],
  ['phase_8',['SPI Clock Phase',['../group___s_p_i___c_p_h_a.html',1,'']]],
  ['philosophy_9',['Design Philosophy',['../index.html#design_sec',1,'']]],
  ['pin_20numbers_10',['GPIO Pin Numbers',['../group___g_p_i_o___p_i_n___n_u_m_b_e_r_s.html',1,'']]],
  ['pin_20output_20speeds_11',['GPIO Pin Output Speeds',['../group___g_p_i_o___p_i_n___s_p_e_e_d.html',1,'']]],
  ['pin_20output_20types_12',['GPIO Pin Output Types',['../group___g_p_i_o___p_i_n___o_u_t_p_u_t___t_y_p_e_s.html',1,'']]],
  ['pin_20possible_20modes_13',['GPIO Pin Possible Modes',['../group___g_p_i_o___p_i_n___m_o_d_e_s.html',1,'']]],
  ['pin_20pull_20up_20pull_20down_20config_14',['GPIO Pin Pull-Up/Pull-Down Config',['../group___g_p_i_o___p_i_n___p_u_p_d.html',1,'']]],
  ['pllcfgr_15',['PLLCFGR',['../struct_r_c_c___reg_def__t.html#aeac42fe139144a42801c62ec5fafc628',1,'RCC_RegDef_t']]],
  ['plli2scfgr_16',['PLLI2SCFGR',['../struct_r_c_c___reg_def__t.html#ad1aa4b2574efc7c9e5d35467d29d82b4',1,'RCC_RegDef_t']]],
  ['pmc_17',['PMC',['../struct_s_y_s_c_f_g___reg_def__t.html#a4238ec696c591dc263bb91a89874017d',1,'SYSCFG_RegDef_t']]],
  ['polarity_18',['SPI Clock Polarity',['../group___s_p_i___c_p_o_l.html',1,'']]],
  ['possible_20modes_19',['GPIO Pin Possible Modes',['../group___g_p_i_o___p_i_n___m_o_d_e_s.html',1,'']]],
  ['pr_20',['PR',['../struct_e_x_t_i___reg_def__t.html#ad16a0795361068981ed4aefefc9eb7ca',1,'EXTI_RegDef_t']]],
  ['prescalers_21',['SPI Clock Speed Prescalers',['../group___s_p_i___sclk_speed.html',1,'']]],
  ['processor_20specifics_22',['Cortex-M4 Processor Specifics',['../group___cortex___m4___specifics.html',1,'']]],
  ['project_20meta_23',['Project Meta',['../index.html#author_sec',1,'']]],
  ['prstport_24',['pRstPort',['../struct_m_f_r_c522___config__t.html#a1eb128dfb024c16a868e3f026e0cdee5',1,'MFRC522_Config_t']]],
  ['prxbuffer_25',['pRxBuffer',['../group___s_p_i___driver.html#gacf2a8d77252121207be8a623147bba59',1,'SPI_Handle_t']]],
  ['pspi_26',['pSPI',['../struct_m_f_r_c522___config__t.html#a83d9fa6ddfeb5cad775d2eac32d31951',1,'MFRC522_Config_t']]],
  ['pspix_27',['pSPIx',['../group___s_p_i___driver.html#gaa7db732f0f2920639f3803a2fb5e51bf',1,'SPI_Handle_t']]],
  ['ptxbuffer_28',['pTxBuffer',['../group___s_p_i___driver.html#ga51924cca4cfd49a7bf6ca242a7d200fa',1,'SPI_Handle_t']]],
  ['pull_20down_20config_29',['GPIO Pin Pull-Up/Pull-Down Config',['../group___g_p_i_o___p_i_n___p_u_p_d.html',1,'']]],
  ['pull_20up_20pull_20down_20config_30',['GPIO Pin Pull-Up/Pull-Down Config',['../group___g_p_i_o___p_i_n___p_u_p_d.html',1,'']]],
  ['pupdr_31',['PUPDR',['../struct_g_p_i_o___reg_def__t.html#a9998efab4c46666c354bb537e354e8da',1,'GPIO_RegDef_t']]],
  ['pusartx_32',['pUSARTx',['../struct_u_s_a_r_t___handle__t.html#a92d1eda6b38861b828d2471853adacad',1,'USART_Handle_t']]]
];
