{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571302147511 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571302147520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 02:49:06 2019 " "Processing started: Thu Oct 17 02:49:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571302147520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1571302147520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TicTacToe -c TicTacToe " "Command: quartus_sta TicTacToe -c TicTacToe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1571302147521 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1571302147744 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1571302149280 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1571302149281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571302149353 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571302149353 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1571302150167 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TicTacToe.sdc " "Synopsys Design Constraints File file not found: 'TicTacToe.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1571302150333 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1571302150333 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " "create_clock -period 1.000 -name video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571302150355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571302150355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " "create_clock -period 1.000 -name video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571302150355 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571302150355 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~4  from: dataa  to: combout " "Cell: VGA\|address\[15\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571302150369 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~4  from: datab  to: combout " "Cell: VGA\|address\[15\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571302150369 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~5  from: datac  to: combout " "Cell: VGA\|address\[15\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571302150369 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~6  from: datae  to: combout " "Cell: VGA\|address\[15\]~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571302150369 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~6  from: datag  to: combout " "Cell: VGA\|address\[15\]~6  from: datag  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571302150369 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1571302150369 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1571302150375 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571302150381 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1571302150383 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1571302150398 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571302150651 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571302150651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.403 " "Worst-case setup slack is -15.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302150664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302150664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.403            -228.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "  -15.403            -228.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302150664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.948          -20297.914 CLOCK_50  " "   -7.948          -20297.914 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302150664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.072             -95.855 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "   -3.072             -95.855 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302150664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571302150664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.279 " "Worst-case hold slack is 0.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302150711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302150711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "    0.279               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302150711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "    0.374               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302150711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 CLOCK_50  " "    0.377               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302150711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571302150711 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571302150725 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571302150739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302150754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302150754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -10204.228 CLOCK_50  " "   -2.174          -10204.228 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302150754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.794            -148.834 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "   -1.794            -148.834 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302150754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -16.805 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "   -0.394             -16.805 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302150754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571302150754 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1571302150866 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1571302150917 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1571302154103 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~4  from: dataa  to: combout " "Cell: VGA\|address\[15\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571302154413 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~4  from: datab  to: combout " "Cell: VGA\|address\[15\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571302154413 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~5  from: datac  to: combout " "Cell: VGA\|address\[15\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571302154413 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~6  from: datae  to: combout " "Cell: VGA\|address\[15\]~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571302154413 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~6  from: datag  to: combout " "Cell: VGA\|address\[15\]~6  from: datag  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571302154413 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1571302154413 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571302154425 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571302154521 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571302154521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.534 " "Worst-case setup slack is -15.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302154533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302154533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.534            -229.774 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "  -15.534            -229.774 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302154533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.478          -19024.590 CLOCK_50  " "   -7.478          -19024.590 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302154533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.995             -93.970 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "   -2.995             -93.970 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302154533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571302154533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.282 " "Worst-case hold slack is 0.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302154578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302154578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "    0.282               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302154578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "    0.339               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302154578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 CLOCK_50  " "    0.378               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302154578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571302154578 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571302154591 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571302154604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302154620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302154620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -10179.352 CLOCK_50  " "   -2.174          -10179.352 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302154620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.764            -159.208 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "   -1.764            -159.208 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302154620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -16.880 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "   -0.394             -16.880 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302154620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571302154620 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1571302154799 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1571302155231 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1571302158519 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~4  from: dataa  to: combout " "Cell: VGA\|address\[15\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571302158875 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~4  from: datab  to: combout " "Cell: VGA\|address\[15\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571302158875 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~5  from: datac  to: combout " "Cell: VGA\|address\[15\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571302158875 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~6  from: datae  to: combout " "Cell: VGA\|address\[15\]~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571302158875 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~6  from: datag  to: combout " "Cell: VGA\|address\[15\]~6  from: datag  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571302158875 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1571302158875 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571302158885 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571302158914 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571302158914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.801 " "Worst-case setup slack is -8.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302158925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302158925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.801            -129.272 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "   -8.801            -129.272 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302158925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.264          -13609.859 CLOCK_50  " "   -5.264          -13609.859 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302158925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.483             -45.580 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "   -1.483             -45.580 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302158925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571302158925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.062 " "Worst-case hold slack is 0.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302158967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302158967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "    0.062               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302158967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "    0.094               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302158967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 CLOCK_50  " "    0.200               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302158967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571302158967 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571302158982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571302158995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302159007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302159007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -10318.947 CLOCK_50  " "   -2.174          -10318.947 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302159007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.996             -50.064 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "   -0.996             -50.064 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302159007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "    0.142               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302159007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571302159007 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1571302159128 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~4  from: dataa  to: combout " "Cell: VGA\|address\[15\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571302159816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~4  from: datab  to: combout " "Cell: VGA\|address\[15\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571302159816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~5  from: datac  to: combout " "Cell: VGA\|address\[15\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571302159816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~6  from: datae  to: combout " "Cell: VGA\|address\[15\]~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571302159816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~6  from: datag  to: combout " "Cell: VGA\|address\[15\]~6  from: datag  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571302159816 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1571302159816 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571302159823 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571302159844 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571302159844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.060 " "Worst-case setup slack is -8.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302159884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302159884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.060            -118.617 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "   -8.060            -118.617 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302159884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.447          -11489.414 CLOCK_50  " "   -4.447          -11489.414 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302159884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.370             -41.244 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "   -1.370             -41.244 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302159884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571302159884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.081 " "Worst-case hold slack is 0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302159944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302159944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "    0.081               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302159944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "    0.136               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302159944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 CLOCK_50  " "    0.189               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302159944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571302159944 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571302159966 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571302160050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302160066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302160066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -10499.050 CLOCK_50  " "   -2.174          -10499.050 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302160066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.823             -41.076 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "   -0.823             -41.076 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302160066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "    0.145               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571302160066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571302160066 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1571302163059 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1571302163064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5203 " "Peak virtual memory: 5203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571302163247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 02:49:23 2019 " "Processing ended: Thu Oct 17 02:49:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571302163247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571302163247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571302163247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1571302163247 ""}
