$date
2021-04-12T09:47+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module Exercise3_Lab8 $end
 $var wire 32 " io_addr $end
 $var wire 32 $ io_inst $end
 $var wire 1 % clock $end
 $var wire 1 ' reset $end
 $var wire 32 ) i_mem $end
  $scope module i_mem $end
    $scope module io_inst_MPORT $end
     $var wire 32 ! data $end
     $var wire 1 # en $end
     $var wire 5 & addr $end
     $var wire 1 ( clk $end
    $upscope $end
  $upscope $end
$upscope $end
$enddefinitions $end
$dumpvars
0%
0'
b00000000010100000000000110010011 )
b00000 &
b00000000000000000000000000000000 !
b00000000000000000000000000000000 $
b00000000000000000000000000000000 "
1#
0(
$end
#0
b00000000010100000000000110010011 !
1'
b00000000010100000000000110010011 $
#1
1%
1(
#6
b00000000010000000010001010000011 !
0%
b00000000000000000000000000000100 "
b00100 &
0'
b00000000010000000010001010000011 $
0(
#11
1%
1(
#16
0%
0(
#21
1%
1(
#26
0%
0(
#31
1%
1(
#36
b00000000010100000000000110010011 !
0%
b00000000000000000000000000000000 "
b00000 &
b00000000010100000000000110010011 $
0(
#41
1%
1(
#46
0%
