{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.78006,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79847,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.019943,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0216174,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00171707,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0216174,
	"finish__design__instance__count__class:fill_cell": 107695,
	"finish__design__instance__area__class:fill_cell": 798435,
	"finish__design__instance__count__class:tap_cell": 14097,
	"finish__design__instance__area__class:tap_cell": 17638.2,
	"finish__design__instance__count__class:antenna_cell": 261,
	"finish__design__instance__area__class:antenna_cell": 653.126,
	"finish__design__instance__count__class:clock_buffer": 425,
	"finish__design__instance__area__class:clock_buffer": 9196.32,
	"finish__design__instance__count__class:timing_repair_buffer": 1113,
	"finish__design__instance__area__class:timing_repair_buffer": 8488.14,
	"finish__design__instance__count__class:inverter": 635,
	"finish__design__instance__area__class:inverter": 2777.66,
	"finish__design__instance__count__class:clock_inverter": 206,
	"finish__design__instance__area__class:clock_inverter": 2295.95,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 78929.4,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11653,
	"finish__design__instance__area__class:multi_input_combinational_cell": 148073,
	"finish__design__instance__count": 138872,
	"finish__design__instance__area": 1.06649e+06,
	"finish__timing__setup__tns": -5.50335,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -0.512108,
	"finish__timing__hold__ws": 0.334935,
	"finish__clock__skew__setup": 0.164105,
	"finish__clock__skew__hold": 0.164105,
	"finish__timing__drv__max_slew_limit": -3.73359,
	"finish__timing__drv__max_slew": 2545,
	"finish__timing__drv__max_cap_limit": -3.81821,
	"finish__timing__drv__max_cap": 44,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 72,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.212968,
	"finish__power__switching__total": 0.266517,
	"finish__power__leakage__total": 8.768e-08,
	"finish__power__total": 0.479485,
	"finish__design__io": 771,
	"finish__design__die__area": 1.07559e+06,
	"finish__design__core__area": 1.06649e+06,
	"finish__design__instance__count": 31177,
	"finish__design__instance__area": 268052,
	"finish__design__instance__count__stdcell": 31177,
	"finish__design__instance__area__stdcell": 268052,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.251341,
	"finish__design__instance__utilization__stdcell": 0.251341,
	"finish__design__rows": 379,
	"finish__design__rows:unithd": 379,
	"finish__design__sites": 852371,
	"finish__design__sites:unithd": 852371,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}