sv work "glbl.v"
sv xil_defaultlib "sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_buf_RAM_S2P_BRAM_1R1W.v"
sv xil_defaultlib "sobel_resize_accel.autotb.v"
sv xil_defaultlib "sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.v"
sv xil_defaultlib "sobel_resize_accel_mul_16ns_16ns_32_1_1.v"
sv xil_defaultlib "sobel_resize_accel_xFSobelFilter3x3_Pipeline_Col_Loop.v"
sv xil_defaultlib "sobel_resize_accel_fifo_w8_d2_S_x.v"
sv xil_defaultlib "sobel_resize_accel_fifo_w64_d6_S.v"
sv xil_defaultlib "sobel_resize_accel_gmem1_m_axi.v"
sv xil_defaultlib "AESL_deadlock_detection_unit.v"
sv xil_defaultlib "sobel_resize_accel_fifo_w32_d2_S.v"
sv xil_defaultlib "sobel_resize_accel_xFGradientX3x3_0_0_s.v"
sv xil_defaultlib "sobel_resize_accel_Block_entry14_proc.v"
sv xil_defaultlib "sobel_resize_accel_addrbound.v"
sv xil_defaultlib "sobel_resize_accel_fifo_w32_d3_S_x.v"
sv xil_defaultlib "sobel_resize_accel.v"
sv xil_defaultlib "sobel_resize_accel_xfUDivResize.v"
sv xil_defaultlib "sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1.v"
sv xil_defaultlib "sobel_resize_accel_mul_12ns_9s_21_1_1.v"
sv xil_defaultlib "sobel_resize_accel_xFGradientY3x3_0_0_s.v"
sv xil_defaultlib "sobel_resize_accel_AxiStream2Mat.v"
sv xil_defaultlib "sobel_resize_accel_start_for_AxiStream2Mat_U0.v"
sv xil_defaultlib "sobel_resize_accel_fifo_w64_d4_S.v"
sv xil_defaultlib "sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1.v"
sv xil_defaultlib "sobel_resize_accel_entry_proc13.v"
sv xil_defaultlib "sobel_resize_accel_MatStream2AxiStream_2_s.v"
sv xil_defaultlib "sobel_resize_accel_Sobel_0_3_0_0_64_64_1_false_2_2_2_s.v"
sv xil_defaultlib "sobel_resize_accel_entry_proc11.v"
sv xil_defaultlib "sobel_resize_accel_mul_32s_32s_32_2_1.v"
sv xil_defaultlib "sobel_resize_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.v"
sv xil_defaultlib "sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2.v"
sv xil_defaultlib "sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s.v"
sv xil_defaultlib "sobel_resize_accel_mul_12ns_12ns_24_1_1.v"
sv xil_defaultlib "sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5.v"
sv xil_defaultlib "sobel_resize_accel_scaleCompute_17_42_20_48_16_1_s.v"
sv xil_defaultlib "sobel_resize_accel_entry_proc12.v"
sv xil_defaultlib "sobel_resize_accel_fifo_w4_d2_S_x.v"
sv xil_defaultlib "sobel_resize_accel_fifo_w8_d2_S_x0.v"
sv xil_defaultlib "sobel_resize_accel_sparsemux_7_2_8_1_1.v"
sv xil_defaultlib "sobel_resize_accel_Axi2AxiStream.v"
sv xil_defaultlib "AESL_axi_master_gmem3.v"
sv xil_defaultlib "sobel_resize_accel_fifo_w4_d2_S.v"
sv xil_defaultlib "sobel_resize_accel_fifo_w32_d2_S_x.v"
sv xil_defaultlib "sobel_resize_accel_xFSobel3x3_1_1_0_0_s.v"
sv xil_defaultlib "sobel_resize_accel_last_blk_pxl_width_1.v"
sv xil_defaultlib "sobel_resize_accel_fifo_w13_d2_S.v"
sv xil_defaultlib "AESL_axi_slave_control.v"
sv xil_defaultlib "sobel_resize_accel_Block_entry1_proc.v"
sv xil_defaultlib "sobel_resize_accel_Axi2Mat.v"
sv xil_defaultlib "sobel_resize_accel_Mat2Axi.v"
sv xil_defaultlib "AESL_deadlock_report_unit.v"
sv xil_defaultlib "sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.v"
sv xil_defaultlib "sobel_resize_accel_last_blk_pxl_width.v"
sv xil_defaultlib "sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_RAM_T2P_BRAM_1bkb.v"
sv xil_defaultlib "sobel_resize_accel_start_for_Sobel_0_3_0_0_64_64_1_false_2_2_2_U0.v"
sv xil_defaultlib "sobel_resize_accel_fifo_w8_d2_S.v"
sv xil_defaultlib "sobel_resize_accel_flow_control_loop_pipe_sequential_init.v"
sv xil_defaultlib "sobel_resize_accel_Mat2Axi_Block_entry24_proc.v"
sv xil_defaultlib "AESL_axi_master_gmem2.v"
sv xil_defaultlib "sobel_resize_accel_mul_13s_13s_13_3_1.v"
sv xil_defaultlib "sobel_resize_accel_xfMat2Array_8_0_64_64_1_2_1_s.v"
sv xil_defaultlib "sobel_resize_accel_resize_1_0_128_128_64_64_1_false_2_2_2_s.v"
sv xil_defaultlib "sobel_resize_accel_mul_48ns_42s_74_5_0.v"
sv xil_defaultlib "sobel_resize_accel_gmem2_m_axi.v"
sv xil_defaultlib "sobel_resize_accel_fifo_w32_d3_S_x0.v"
sv xil_defaultlib "sobel_resize_accel_control_s_axi.v"
sv xil_defaultlib "sobel_resize_accel_AxiStream2Axi.v"
sv xil_defaultlib "sobel_resize_accel_udiv_64ns_16ns_64_68_seq_1.v"
sv xil_defaultlib "sobel_resize_accel_fifo_w32_d3_S.v"
sv xil_defaultlib "sobel_resize_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop.v"
sv xil_defaultlib "AESL_deadlock_detector.v"
sv xil_defaultlib "sobel_resize_accel_fifo_w16_d3_S.v"
sv xil_defaultlib "sobel_resize_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.v"
sv xil_defaultlib "sobel_resize_accel_xfMat2Array_8_0_64_64_1_2_1_1.v"
sv xil_defaultlib "sobel_resize_accel_gmem3_m_axi.v"
sv xil_defaultlib "sobel_resize_accel_Mat2AxiStream.v"
sv xil_defaultlib "sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2.v"
sv xil_defaultlib "sobel_resize_accel_entry_proc.v"
sv xil_defaultlib "sobel_resize_accel_fifo_w32_d5_S.v"
sv xil_defaultlib "sobel_resize_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.v"
sv xil_defaultlib "sobel_resize_accel_sparsemux_7_13_2_1_1.v"
sv xil_defaultlib "AESL_axi_master_gmem1.v"
sv xil_defaultlib "sobel_resize_accel_mul_15s_15s_15_3_1.v"
sv xil_defaultlib "sobel_resize_accel_AxiStream2MatStream_2_s.v"
sv xil_defaultlib "dataflow_monitor.sv"

