set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {lab52.vo lab52_v.sdo}}
	{{"Fast Model"} {lab52_fast.vo lab52_v_fast.sdo}}
}
