<module name="MCU_CPSW0_NUSS_ALE" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CPSW_ALE_MOD_VER" acronym="CPSW_ALE_MOD_VER" offset="0x3E000" width="32" description="The Module and Version Register identifies the module identifier of the ALE_2g64i module.">
    <bitfield id="MODULE_ID" width="16" begin="31" end="16" resetval="0x29" description="ALE module ID." range="" rwaccess="R"/>
    <bitfield id="RTL_VERSION" width="5" begin="15" end="11" resetval="0x7" description="RTL Version." range="" rwaccess="R"/>
    <bitfield id="MAJOR_REVISION" width="3" begin="10" end="8" resetval="0x1" description="Major Revision." range="" rwaccess="R"/>
    <bitfield id="CUSTOM_REVISION" width="2" begin="7" end="6" resetval="0x0" description="Custom Revision." range="" rwaccess="R"/>
    <bitfield id="MINOR_REVISION" width="6" begin="5" end="0" resetval="0x4" description="Minor Revision." range="" rwaccess="R"/>
  </register>
  <register id="CPSW_ALE_STATUS" acronym="CPSW_ALE_STATUS" offset="0x3E004" width="32" description="The ALE status provides information on the ALE configuration and state. The RAMDEPTH is used to determine how IPv6 entries are stored in the table. IPv6 entries are stored in two entries where IPv6 Entry Hi is designated by the odd slice index and Lo is designated by the even slice index. The slice index is above the ram depth like {SlixeIndex,RamIndex}. So for a 64 deep RAM index of 0x005, the Hi portion of the IPv6 entry is located at 0x005|0x040 and the Lo portion is located at 0x005&amp;amp;(~0x040).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="POLCNTDIV8" width="8" begin="15" end="8" resetval="0x1" description="This is the number of policer engines the ALE implements divided by 8.A value of 4 indicates 32 policer engines total." range="" rwaccess="R"/>
    <bitfield id="RAMDEPTH128" width="1" begin="7" end="7" resetval="0x0" description="The number of ALE entries per slice of the table when this is set it indicates the depth is 128 if both RAMDEPTH128 and RAMDEPTH32 are zero the depth is 64." range="" rwaccess="R"/>
    <bitfield id="RAMDEPTH32" width="1" begin="6" end="6" resetval="0x1" description="The number of ALE entries per slice of the table when this is set it indicates the depth is 32 if both RAMDEPTH128 and RAMDEPTH32 are zero the depth is 64." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="KLUENTRIES" width="5" begin="4" end="0" resetval="0x0" description="This is the number of table entries total divided by 1024.A value of 1h indicates 1024 table entries. A value of 8h indicates 8192 table entries." range="" rwaccess="R"/>
  </register>
  <register id="CPSW_ALE_CONTROL" acronym="CPSW_ALE_CONTROL" offset="0x3E008" width="32" description="The ALE Control Register is used to set the ALE modes used for all ports.">
    <bitfield id="ENABLE_ALE" width="1" begin="31" end="31" resetval="0x0" description="Enable ALE.0h = Drop all packets 1h = Enable ALE packet processing" range="" rwaccess="RW"/>
    <bitfield id="CLEAR_TABLE" width="1" begin="30" end="30" resetval="0x0" description="Clear ALE address table. Setting this bit causes the ALE hardware to write all table bit values to zero.Software must perform a clear table operation as part of the ALE setup/configuration process. Setting this bit causes all ALE accesses to be held up for 64 clocks while the clear is performed. Access to all ALE registers will be blocked (wait states) until the 64 clocks have completed. This bit cannot be read as one because the read is blocked until the clear table is completed at which time this bit is cleared to zero." range="" rwaccess="RW"/>
    <bitfield id="AGE_OUT_NOW" width="1" begin="29" end="29" resetval="0x0" description="Age Out Address Table Now. Setting this bit causes the ALE hardware to remove (free up) any ageable table entry that does not have a set touch bit.This bit is cleared when the age out process has completed. This bit may be read. The age out process takes four times the number of table entries clock cycles (4096 cycles for 1K addresses) best case (no ale packet processing during ageout) and sixty five times the number of table entries clock cycles (66560 cycles for 1K addresses) absolute worst case." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="28" end="25" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="MIRROR_DP" width="1" begin="24" end="24" resetval="0x0" description="Mirror Destination Port. This field defines the port to which destination traffic destined will be duplicated.That is all traffic that is forwarded to this port will also be mirrored to the MIRROR_TOP port." range="" rwaccess="RW"/>
    <bitfield id="UPD_BW_CTRL" width="3" begin="23" end="21" resetval="0x0" description="The UPD_BW_CTRL field allows for up to 8 times the rate in which adds, updates, touches, writes, and aging updates can occur.At frequencies of 350Mhz, the table update rate should be at it lowest or 5 Million updates per second. When operating the switch core at frequencies or above, the UPD_BW_CTRL can be programmed more aggressive. If the UPD_BW_CTRL is set but the frequency of the switch subsystem is below the associated value, ALE will drop packets due to insufficient time to complete lookup under high traffic loads. 0h = 350Mhz, 5M 1h = 359Mhz, 11M 2h = 367Mhz, 16M 3h = 375Mhz, 22M 4h = 384Mhz, 28M 5h = 392Mhz, 34M 6h = 400Mhz, 39M 7h = 409Mhz, 45M" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="20" end="17" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="MIRROR_TOP" width="1" begin="16" end="16" resetval="0x0" description="Mirror To Port. This field defines the destination port for the mirror traffic.If the traffic is received or transmitted on the mirror destination port it will not be duplicated. Traffic defined as mirror traffic only may be dropped by the switch due to congestion." range="" rwaccess="RW"/>
    <bitfield id="UPD_STATIC" width="1" begin="15" end="15" resetval="0x0" description="Update Static Entries - A static Entry is an entry that is not agable.When clear this bit will prevent any static entry (agable bit clear) from being updated due to port change. When set it allows static entries (agable bit clear) to update the source port if required. This bit should normally be 0h for most switch configurations." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="UVLAN_NO_LEARN" width="1" begin="13" end="13" resetval="0x0" description="Unknown VLAN No Learn. This field when set will prevent source addresses of unknown VLAN IDs from being automatically added into the look up table if learning is enabled." range="" rwaccess="RW"/>
    <bitfield id="MIRROR_MEN" width="1" begin="12" end="12" resetval="0x0" description="Mirror Match Entry Enable. This field enables the match mirror option.When this bit is set any traffic whose destination, source, VLAN or OUI matches the ~imirror_midx entry index will have that traffic also sent to the ~imirror_top port." range="" rwaccess="RW"/>
    <bitfield id="MIRROR_DEN" width="1" begin="11" end="11" resetval="0x0" description="Mirror Destination Port Enable - This field enables the destination port mirror option.When this bit is set any traffic destined for the ~imirror_dp port will have its transmit traffic also sent to the ~imirror_top port." range="" rwaccess="RW"/>
    <bitfield id="MIRROR_SEN" width="1" begin="10" end="10" resetval="0x0" description="Mirror Source Port Enable - This field enables the source port mirror option.When this bit is set any port with the Iy_REG_P0_MIRROR_SP set in the CPSW_Iy_ALE_PORTCTL0_y registers set will have its received traffic also sent to the MIRROR_TOP port." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EN_HOST_UNI_FLOOD" width="1" begin="8" end="8" resetval="0x0" description="Unknown unicast packets flood to host.0h = Unknown unicast packets are not sent to the host.1h = Unknown unicast packets flood to host port as well as other ports." range="" rwaccess="RW"/>
    <bitfield id="LEARN_NO_VLANID" width="1" begin="7" end="7" resetval="0x0" description="Learn No VID.0h = VID is learned with the source address.1h = VID is not learned with the source address (source address is not tied to VID). Determines the entry type." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_VID0_MODE" width="1" begin="6" end="6" resetval="0x0" description="Enable VLAN ID = 0 Mode0h = Process the priority tagged packet with VID = PORT_VLAN[11:0]. 1h = Process the priority tagged packet with VID = 0h." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_OUI_DENY" width="1" begin="5" end="5" resetval="0x0" description="Enable OUI Deny Mode.0h = Any packet source address matching an OUI address table entry will be dropped to the host unless the destination address matches with a supervisory destination address table entry.1h = Any packet with a non-matching OUI source address will be dropped to the host unless the packet destination address matches a supervisory destination address table entry." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_BYPASS" width="1" begin="4" end="4" resetval="0x0" description="ALE Bypass. When set, packets received on non-host ports are sent to the host.It is expected that packets from the host are directed to the particular port. 0h = No bypass 1h = Bypass the ALE" range="" rwaccess="RW"/>
    <bitfield id="BCAST_MCAST_CTL" width="1" begin="3" end="3" resetval="0x0" description="Rate Limit Transmit mode.0h = Broadcast and multicast rate limit counters are received port based.1h = Broadcast and multicast rate limit counters are transmit port based." range="" rwaccess="RW"/>
    <bitfield id="ALE_VLAN_AWARE" width="1" begin="2" end="2" resetval="0x0" description="ALE VLAN Aware. Determines how traffic is forwarded using VLAN rules.0h = Simple switch rules, packets forwarded to all ports for unknown destinations. 1h = VLAN Aware rules, packets forwarded based on VLAN members" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_AUTH_MODE" width="1" begin="1" end="1" resetval="0x0" description="Enable MAC Authorization Mode. Mac authorization mode requires that all table entries be made by the host software.There is no auto learning of addresses in authorization mode and the packet will be dropped if the source address is not found (and the destination address is not a multicast address with the super table entry bit set). 0h = The ALE is not in MAC authorization mode 1h = The ALE is in MAC authorization mode" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_RATE_LIMIT" width="1" begin="0" end="0" resetval="0x0" description="Enable Broadcast and Multicast Rate Limit0h = Broadcast/Multicast rates not limited 1h = Broadcast/Multicast packet reception limited to the port control register rate limit fields." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_CTRL2" acronym="CPSW_ALE_CTRL2" offset="0x3E00C" width="32" description="The ALE Control 2 Register is used to set the extended features used for all ports.">
    <bitfield id="TRK_EN_DST" width="1" begin="31" end="31" resetval="0x0" description="Trunk Enable Destination Address.This field enables the destination MAC address to be used with the hash function G(X) = 1 + X + X^3 and affect the trunk port transmit link determination." range="" rwaccess="RW"/>
    <bitfield id="TRK_EN_SRC" width="1" begin="30" end="30" resetval="0x0" description="Trunk Enable Source Address.This field enables the source MAC address to be used with the hash function G(X) = 1 + X + X^3 and affect the trunk port transmit link determination." range="" rwaccess="RW"/>
    <bitfield id="TRK_EN_PRI" width="1" begin="29" end="29" resetval="0x0" description="Trunk Enable Priority.This field enables the VLAN Priority bits to be used with the hash function G(X) = 1 + X + X^3 and affect the trunk port transmit link determination. In the event that DSCP mapping is enabled and there is no VLAN the DSCP priority will be used. For all other non IP frames without VLAN the port default priority is used." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="28" end="28" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="TRK_EN_IVLAN" width="1" begin="27" end="27" resetval="0x0" description="Trunk Enable Inner VLAN.This field enables the inner VLAN ID value (C-VLANID) to be used with the hash function G(X) = 1 + X + X^3 and affect the trunk port transmit link determination." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="TRK_EN_SIP" width="1" begin="25" end="25" resetval="0x0" description="Trunk Enable Source IP Address.This field enables the source IP address to be used with the hash function G(X) = 1 + X + X^3 and affect the trunk port transmit link determination. This feature supports No tag, Priority tagged, VLAN tagged, Q-in-Q double tagging for both IPV6 and IPV4." range="" rwaccess="RW"/>
    <bitfield id="TRK_EN_DIP" width="1" begin="24" end="24" resetval="0x0" description="Trunk Enable Destination IP Address.This field enables the destination IP address to be used with the hash function G(X) = 1 + X + X^3 and affect the trunk port transmit link determination. This feature supports No tag, Priority tagged, VLAN tagged, Q-in-Q double tagging for both IPV6 and IPV4." range="" rwaccess="RW"/>
    <bitfield id="DROP_BADLEN" width="1" begin="23" end="23" resetval="0x0" description="Drop Bad Length will drop any packet that the 802.3 length field is larger than the packet.Ethertypes 0-1500 are 802.3 lengths, all others are Ether types." range="" rwaccess="RW"/>
    <bitfield id="NODROP_SRCMCST" width="1" begin="22" end="22" resetval="0x0" description="No Drop Source Multicast will disable the dropping of any source address with the multicast bit set." range="" rwaccess="RW"/>
    <bitfield id="DEFNOFRAG" width="1" begin="21" end="21" resetval="0x0" description="Default No Frag field will cause an IPv4 fragmented packet to be dropped if a VLAN entry is not found." range="" rwaccess="RW"/>
    <bitfield id="DEFLMTNXTHDR" width="1" begin="20" end="20" resetval="0x0" description="Default limit next header field will cause an IPv4 protocol or IPv6 next header packet to be dropped if a VLAN entry is not found and the protocol or next header does not match theCPSW_ALE_NXT_HDR register values." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TRK_BASE" width="3" begin="18" end="16" resetval="0x0" description="Trunk Base. This field is the hash formula starting value.Changing this value will cause the packet distribution on trunk ports to be changed. If all the [31]TRK_EN_DST, [30]TRK_EN_SRC, [29]TRK_EN_PRI and [27]TRK_EN_VLAN bits are cleared (value: 0h), this value is used as the distribution index. That is a 0h will select the 1st bit of an 'N' link trunk, a 1h will select the second, etc. Below is the distribution across the trunk links. The first number in the sequence indicates the traffic is sent to the lowest numbered port of a trunk group. For example if you have a 3 port trunk, the hash result 0h will go to the base port (0), hash result 1h will go to the highest port of the trunk group (2), hash result 2h will go to the middle port (1), etc. 1h = 00000000 2h = 01010101 3h = 02102102 4h = 03210321" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="MIRROR_MIDX" width="6" begin="5" end="0" resetval="0x0" description="Mirror Index. This field is the ALE lookup table entry index that when a match occurs will cause this traffic to be mirrored to the MIRROR_TOP port.That is any VLAN, ONU or address with or withou VLAN can be selected for traffic mirroring." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_PRESCALE" acronym="CPSW_ALE_PRESCALE" offset="0x3E010" width="32" description="The ALE Prescale Register is used to set the Broadcast and Multicast rate limiting prescaler value.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ALE_PRESCALE" width="20" begin="19" end="0" resetval="0x0" description="ALE Prescale. The input clock is divided by this value for use in the multicast/broadcast rate limiters.The minimum operating value is 10h. The prescaler is off when the value is zero." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_AGING_CTRL" acronym="CPSW_ALE_AGING_CTRL" offset="0x3E014" width="32" description="The ALE Aging Control sets the aging interval which will cause periodic aging to occur. This value specifies the minimum time between aging starts.">
    <bitfield id="PRESCALE_2_DISABLE" width="1" begin="31" end="31" resetval="0x0" description="ALE Prescaler 2 Disable.When set will divide the aging interval by 1000. This bit is designed for device verification and should not be used in production software. Combination of PreScale1Disable and PreScale2Disable will divide the aging interval by 1,000,000 for test purposes." range="" rwaccess="RW"/>
    <bitfield id="PRESCALE_1_DISABLE" width="1" begin="30" end="30" resetval="0x0" description="ALE Prescaler 1 Disable. When set will divide the aging interval by 1000. This bit is designed for device verification and should not be used in production software. Combination of PreScale1Disable and PreScale2Disable will divide the aging interval by 1,000,000 for test purposes." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="29" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ALE_AGING_TIMER" width="24" begin="23" end="0" resetval="0x0" description="ALE Aging Timer." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_NXT_HDR" acronym="CPSW_ALE_NXT_HDR" offset="0x3E01C" width="32" description="The ALE Next Header is used to limit the IPv6 Next header or IPv4 Protocol values found in the IP header. It is enabled via the DEFLMTNXTHDR bit in the VLAN entry. All four IP_NXT_HDR0 to IP_NXT_HDR3 bits are compared when enabled, so if only one is required, set them all to the one value to be tested.">
    <bitfield id="IP_NXT_HDR3" width="8" begin="31" end="24" resetval="0x0" description="The IP_NXT_HDR3 is the forth protocol or next header compared when enabled." range="" rwaccess="RW"/>
    <bitfield id="IP_NXT_HDR2" width="8" begin="23" end="16" resetval="0x0" description="The IP_NXT_HDR2 is the third protocol or next header compared when enabled." range="" rwaccess="RW"/>
    <bitfield id="IP_NXT_HDR1" width="8" begin="15" end="8" resetval="0x0" description="The IP_NXT_HDR1 is the second protocol or next header compared when enabled." range="" rwaccess="RW"/>
    <bitfield id="IP_NXT_HDR0" width="8" begin="7" end="0" resetval="0x0" description="The IP_NXT_HDR0 is the first protocol or next header compared when enabled." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_TBLCTL" acronym="CPSW_ALE_TBLCTL" offset="0x3E020" width="32" description="The ALE table control register is used to read or write that ALE table entries. After writing to this register any read or write to any ALE register will be stalled until the read or write operation completes.">
    <bitfield id="TABLEWR" width="1" begin="31" end="31" resetval="0x0" description="Table Write. This bit is used to write the table words to the lookup table.0h = Table Read Operation is performed. The contents of the TABLEIDX bit will be read into the CPSW_ALE_TBLWx registers (where x = 0 to 2).1h = Table write operation is performed. This will take the current contents from the CPSW_ALE_TBLWx registers and write them to the table at the specified TABLEIDX." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="25" begin="30" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TABLEIDX" width="6" begin="5" end="0" resetval="0x0" description="The table index is used to determine which lookup table entry is read or written." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_TBLW2" acronym="CPSW_ALE_TBLW2" offset="0x3E034" width="32" description="The ALE Table Word 2 is the most significant word of an ALE table entry.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TABLEWRD2" width="7" begin="6" end="0" resetval="0x0" description="Table Entry bits [71-64]" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_TBLW1" acronym="CPSW_ALE_TBLW1" offset="0x3E038" width="32" description="The ALE Table Word 1 is the middle word of an ALE table entry.">
    <bitfield id="TABLEWRD1" width="32" begin="31" end="0" resetval="0x0" description="Table Entry bits [63-32]" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_TBLW0" acronym="CPSW_ALE_TBLW0" offset="0x3E03C" width="32" description="The ALE Table Word 0 is the least significant word of an ALE table entry.">
    <bitfield id="TABLEWRD0" width="32" begin="31" end="0" resetval="0x0" description="Table Entry bits [31-0]" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_Iy_ALE_PORTCTL0_y" acronym="CPSW_Iy_ALE_PORTCTL0_y" offset="0x3E040" width="32" description="The ALE Port Control Register sets the port specific modes of operation. Offset = 0003E040h + (y * 4h); where y = 0 to 1">
    <bitfield id="Iy_REG_P0_BCAST_LIMIT" width="8" begin="31" end="24" resetval="0x0" description="Broadcast Packet Rate Limit - Each prescale pulse loads this field into the port broadcast rate limit counter.The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Broadcast rate limiting is enabled by a non-zero value in this field." range="" rwaccess="RW"/>
    <bitfield id="Iy_REG_P0_MCAST_LIMIT" width="8" begin="23" end="16" resetval="0x0" description="Multicast Packet Rate Limit - Each prescale pulse loads this field into the port multicast rate limit counter.The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Multicast rate limiting is enabled by a non-zero value in this field.The Iy_REG_P0_MCAST_LIMIT bit field is the number of Multicast packets that will be forwaded per CPSW_ALE_PRESCALE time." range="" rwaccess="RW"/>
    <bitfield id="Iy_REG_P0_DROP_DOUBLE_VLAN" width="1" begin="15" end="15" resetval="0x0" description="Drop Double VLAN.When set cause any received packet with double VLANs to be dropped. That is if there are two ctag or two stag fields in the packet it will be dropped." range="" rwaccess="RW"/>
    <bitfield id="Iy_REG_P0_DROP_DUAL_VLAN" width="1" begin="14" end="14" resetval="0x0" description="Drop Dual VLAN. When set will cause any received packet with dual VLAN stag followed by ctag to be dropped." range="" rwaccess="RW"/>
    <bitfield id="Iy_REG_P0_MACONLY_CAF" width="1" begin="13" end="13" resetval="0x0" description="Mac Only Copy All Frames.When set a Mac Only port will transfer all received good frames to the host. When clear a Mac Only port will transfer packets to the host based on ALE destination address lookup operation (which operates more like an Ethernet Mac). A Mac Only port is a port with Iy_REG_P0_MACONLY set." range="" rwaccess="RW"/>
    <bitfield id="Iy_REG_P0_DIS_PAUTHMOD" width="1" begin="12" end="12" resetval="0x0" description="Disable Port authorization. When set will allow unknown addresses to arrive on a switch in authorization mode. It is intended for device to device network connection on ports which do not require MACSEC encryption." range="" rwaccess="RW"/>
    <bitfield id="Iy_REG_P0_MACONLY" width="1" begin="11" end="11" resetval="0x0" description="MAC Only.When set enables this port be treated like a MAC port for the host. All traffic received is only sent to the host. The host must direct traffic to this port as the lookup engine will not send traffic to the ports with the Iy_REG_P0_MACONLY bit set and the Iy_REG_P0_NO_LEARN also set. If Iy_REG_P0_MACONLY bit is set and the Iy_REG_P0_NO_LEARN is not set, the host can send non-directed packets that can be sent to the destination of a MacOnly port. It is also possible that the host can broadcast to all ports including MacOnly ports in this mode." range="" rwaccess="RW"/>
    <bitfield id="Iy_REG_P0_TRUNKEN" width="1" begin="10" end="10" resetval="0x0" description="Trunk Enable. This field is used to enable a port into a trunk.Any port can be used as a trunk port, any two or more ports with the Iy_REG_P0_TRUNKEN bit is set and having the same Iy_REG_P0_TRUNKNUM will be placed in the same trunk. There is no requirement for trunk ports to be adjacent. If all ports are enabled in the same trunk, no traffic can flow as traffic received within a trunk is never trasnmitted out the same trunk. If only a single port is a member of a trunk, it looks like a normal port with exception of entries in the look up table will be noted as a trunk entry." range="" rwaccess="RW"/>
    <bitfield id="Iy_REG_P0_TRUNKNUM" width="2" begin="9" end="8" resetval="0x0" description="Trunk Number. This field is used as the trunk number when the Iy_REG_P0_TRUNKEN bit is also set.Ports with the same trunk number that have the Iy_REG_P0_TRUNKEN bit is also set will have traffic distributed within the trunk based on the result of the hash function descrived above." range="" rwaccess="RW"/>
    <bitfield id="Iy_REG_P0_MIRROR_SP" width="1" begin="7" end="7" resetval="0x0" description="Mirror Source Port - This field enables the source port mirror option.When this bit is set any traffic received on the port with the Iy_REG_P0_MIRROR_SP bit set will have its received traffic also sent to the MIRROR_TOP port." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="Iy_REG_P0_NO_SA_UPDATE" width="1" begin="5" end="5" resetval="0x0" description="No Source Address Update.When set will not update the source addresses for this port." range="" rwaccess="RW"/>
    <bitfield id="Iy_REG_P0_NO_LEARN" width="1" begin="4" end="4" resetval="0x0" description="No Learn.When set will not learn the source addresses for this port." range="" rwaccess="RW"/>
    <bitfield id="Iy_REG_P0_VID_INGRESS_CHECK" width="1" begin="3" end="3" resetval="0x0" description="VLAN Ingress Check.When set if a packet received is not a member of the VLAN, the packet will be dropped." range="" rwaccess="RW"/>
    <bitfield id="Iy_REG_P0_DROP_UN_TAGGED" width="1" begin="2" end="2" resetval="0x0" description="If Drop Untagged. When set will drop packets without a VLAN tag." range="" rwaccess="RW"/>
    <bitfield id="Iy_REG_P0_PORTSTATE" width="2" begin="1" end="0" resetval="0x0" description="Port State. Defins the current port state used for lookup operations.0h = Disabled 1h = Blocked 2h = Learning 3h = Forwarding" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_UVLAN_MEMBER" acronym="CPSW_ALE_UVLAN_MEMBER" offset="0x3E090" width="32" description="The ALE Unknown VLAN Member Mask Register is used to specify the member list for unknown VLAN ID.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="UVLAN_MEMBER_LIST" width="2" begin="1" end="0" resetval="0x0" description="Unknown VLAN Member List." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_UVLAN_URCAST" acronym="CPSW_ALE_UVLAN_URCAST" offset="0x3E094" width="32" description="The ALE Unknown VLAN Unregistered Multicast Flood Mask Register is used to specify which egress ports unregistered multicast addresses egress for the unregistered VLAN ID.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="UVLAN_UNREG_MCAST_FLOOD_MASK" width="2" begin="1" end="0" resetval="0x0" description="Unknown VLAN Unregister Multicast Flood Mask." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_UVLAN_RMCAST" acronym="CPSW_ALE_UVLAN_RMCAST" offset="0x3E098" width="32" description="The ALE Unknown VLAN Registered Multicast Flood Mask Register is used to specify which egress ports registered multicast addresses egress for the unregistered VLAN ID.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="UVLAN_REG_MCAST_FLOOD_MASK" width="2" begin="1" end="0" resetval="0x0" description="Unknown VLAN Register Multicast Flood Mask." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_UVLAN_UNTAG" acronym="CPSW_ALE_UVLAN_UNTAG" offset="0x3E09C" width="32" description="The ALE Unknown VLAN force Untagged Egress Mask Register is used to specify which egress ports the VLAN ID will be removed.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="UVLAN_FORCE_UNTAGGED_EGRESS" width="2" begin="1" end="0" resetval="0x0" description="Unknown VLAN Force Untagged Egress Mask." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_STAT_DIAG" acronym="CPSW_ALE_STAT_DIAG" offset="0x3E0B8" width="32" description="The ALE Statistic Output Diagnostic Register allows the output statistics to diagnose the SW counters. This register is for diagnostic only.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PBCAST_DIAG" width="1" begin="15" end="15" resetval="0x0" description="When set and the PORT_DIAG is set to zero, will allow all ports to see the same stat diagnostic increment." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PORT_DIAG" width="1" begin="8" end="8" resetval="0x0" description="The port selected that a received packet will cause the selected error to increment" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="STAT_DIAG" width="4" begin="3" end="0" resetval="0x0" description="When non-zero will cause the selected statistic to increment on the next frame received.For the selected Port. 0h = Disabled 1h = Destination Equal Source Drop Stat will count 2h = VLAN Ingress Check Drop Stat will count 3h = Source Multicast Drop Stat will count 4h = Dual VLAN Drop Stat will count 5h = Ether Type length error Drop Stat will count 6h = Next Hop Limit Drop Stat will count 7h = IPv4 Fragment Drop Stat will count 8h = Classifier Hit Stat will count 9h = Classifier Red Drop Stat will count 10h = Classifier Yellow Drop Stat will count 11h = ALE Overflow Drop Stat will count 12h = Rate Limit Drop Stat will count 13h = Blocked Address Drop Stat will count 14h = Secure Address Drop Stat will count 15h = Authorization Drop Stat will count" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_OAM_LB_CTRL" acronym="CPSW_ALE_OAM_LB_CTRL" offset="0x3E0BC" width="32" description="The ALE OAM Control allows ports to be put into OAM Loopback, only non-supervisor packet are looped back to the source port.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="OAM_LB_CTRL" width="2" begin="1" end="0" resetval="0x0" description="The OAM_LB_CTRL bit field allows any port to be put into OAM loopback, that is any packet received will be returned to the same port with anCPSW_ALE_EGRESSOP[31-24] EGRESS_OP of 0xFF which swaps the source (SA) and destination address (DA). BPDUs will still flow through as normal so that OAM can be remotly requested and disabled." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_MSK_MUX0" acronym="CPSW_ALE_MSK_MUX0" offset="0x3E0C0" width="32" description="VLAN Mask Mux 0. The ALE Mask Mux 0 register is used along with the VLAN registered/unregistered index selectors from the Lookup Table to determine the value for VLAN registered and unregister mask respectively.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="VLAN_MASK_MUX_0" width="2" begin="1" end="0" resetval="0x3" description="VLAN Mask Mux 0." range="" rwaccess="R"/>
  </register>
  <register id="CPSW_Ix_ALE_MSK_MUXx" acronym="CPSW_Ix_ALE_MSK_MUXx" offset="0x3E0C4" width="32" description="VLAN Mask Mux x (where x = 1 to 3). The ALE Mask Mux registers are used along with the VLAN registered/unregistered index selectors from the Lookup Table to determine the value for VLAN registered and unregister mask respectively. Offset = 0003E0C4h + (x * 4h); where x = 1 to 3">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="Ix_REG_VLAN_MASK_MUX_x" width="2" begin="1" end="0" resetval="0x0" description="VLAN Mask Mux x (where x = 1 to 3)." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_EGRESSOP" acronym="CPSW_ALE_EGRESSOP" offset="0x3E0FC" width="32" description="The Egress Operation register allows enabled classifiers with IPSA or IPDA match to use the CPSW Egress Packet Operations Inter VLAN Routing sub functions. If the packet was destined for the host, but matches a clasifier that has a programmed egress opcode, it will be forwarded to the destination ports where the destination ports will use the thier egress opcode entry to modify the packet. InterVLAN Routing and mirroring need to be understood, they are orthogonal functions.">
    <bitfield id="EGRESS_OP" width="8" begin="31" end="24" resetval="0x0" description="The Egress Operation defines the operation performed by the CPSW Egress Packet Operations0h = NOP : 1-n: Defines which egress Operation will be performed. This allows Inter VLAN routing to be configured for high bandwidth traffic, reducing CPU load. FFh: Swaps source address (SA) and destination address (DA) of packet, this is intended to allow OAM diagnostics for a link." range="" rwaccess="RW"/>
    <bitfield id="EGRESS_TRK" width="3" begin="23" end="21" resetval="0x0" description="The Egress Trunk Index is the calculated trunk index from the SA, DA or VLAN if modified to that InterVLAN routing will work on trunks as well.The DA, SA and VLAN are ignored for trunk generation on InterVLAN Routing so that this field is the index generated from the Egress Op replacements elclusive or'd together into a three bit index." range="" rwaccess="RW"/>
    <bitfield id="TTL_CHECK" width="1" begin="20" end="20" resetval="0x0" description="The TTL Check will cause any packet that fails TTL checks to not be routed to the Inter VLAN Routing sub functions.The packet will be routed to the host it was destined to." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="18" begin="19" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DEST_PORTS" width="2" begin="1" end="0" resetval="0x0" description="The Destination Ports is a list of the ports the classified packet will be set to.If a destination is a Trunk, all the port bits for that trunck must be set." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_POLICECFG0" acronym="CPSW_ALE_POLICECFG0" offset="0x3E100" width="32" description="The Policing Config 0 holds the port, frame priority and ONU address index as well as match enables for port, frame priority and ONU address matching.">
    <bitfield id="PORT_MEN" width="1" begin="31" end="31" resetval="0x0" description="Port Match Enable." range="" rwaccess="RW"/>
    <bitfield id="TRUNKID" width="1" begin="30" end="30" resetval="0x0" description="Trunk ID." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="29" end="26" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PORT_NUM" width="1" begin="25" end="25" resetval="0x0" description="Port Number." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="24" end="20" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI_MEN" width="1" begin="19" end="19" resetval="0x0" description="Priority Match Enable." range="" rwaccess="RW"/>
    <bitfield id="PRI_VAL" width="3" begin="18" end="16" resetval="0x0" description="Priority Value." range="" rwaccess="RW"/>
    <bitfield id="ONU_MEN" width="1" begin="15" end="15" resetval="0x0" description="OUI Match Enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="ONU_INDEX" width="6" begin="5" end="0" resetval="0x0" description="OUI Table Entry Index." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_POLICECFG1" acronym="CPSW_ALE_POLICECFG1" offset="0x3E104" width="32" description="The Policing Config 1 holds the match enable/match index for the L2 Destination and L2 source addresses.">
    <bitfield id="DST_MEN" width="1" begin="31" end="31" resetval="0x0" description="Destination Address Match Enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="30" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DST_INDEX" width="6" begin="21" end="16" resetval="0x0" description="Destination Address Table Entry Index." range="" rwaccess="RW"/>
    <bitfield id="SRC_MEN" width="1" begin="15" end="15" resetval="0x0" description="Source Address Match Enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SRC_INDEX" width="6" begin="5" end="0" resetval="0x0" description="Source Address Table Entry Index." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_POLICECFG2" acronym="CPSW_ALE_POLICECFG2" offset="0x3E108" width="32" description="The Policing Config 2 holds the match enable/match index for the Outer VLAN and Inner VLAN addresses.">
    <bitfield id="OVLAN_MEN" width="1" begin="31" end="31" resetval="0x0" description="Outer VLAN Match Enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="30" end="22" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="OVLAN_INDEX" width="6" begin="21" end="16" resetval="0x0" description="Outer VLAN Table Entry Index." range="" rwaccess="RW"/>
    <bitfield id="IVLAN_MEN" width="1" begin="15" end="15" resetval="0x0" description="Inner VLAN Match Enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="IVLAN_INDEX" width="6" begin="5" end="0" resetval="0x0" description="Inner VLAN Table Entry Index." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_POLICECFG3" acronym="CPSW_ALE_POLICECFG3" offset="0x3E10C" width="32" description="The Policing Config 3 holds the match enable/match index for the Ether Type and IP Source address.">
    <bitfield id="ETHERTYPE_MEN" width="1" begin="31" end="31" resetval="0x0" description="EtherType Match Enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="30" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ETHERTYPE_INDEX" width="6" begin="21" end="16" resetval="0x0" description="EtherType Table Entry Index." range="" rwaccess="RW"/>
    <bitfield id="IPSRC_MEN" width="1" begin="15" end="15" resetval="0x0" description="IP Source Address Match Enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="IPSRC_INDEX" width="6" begin="5" end="0" resetval="0x0" description="IP Source Address Table Entry Index." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_POLICECFG4" acronym="CPSW_ALE_POLICECFG4" offset="0x3E110" width="32" description="The Policing Config 4 holds the match enable/match index for the IP Destination address">
    <bitfield id="IPDST_MEN" width="1" begin="31" end="31" resetval="0x0" description="IP Destination Address Match Enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="30" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="IPDST_INDEX" width="6" begin="21" end="16" resetval="0x0" description="IP Destination Address Table Entry Index." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_POLICECFG6" acronym="CPSW_ALE_POLICECFG6" offset="0x3E118" width="32" description="The PIR counter is a 37 bit internal counter where PIR_IDLE_INC_VAL is added every clock and the frame size &amp;lt;&amp;lt; 18 is subtracted at EOF if not RED at LUT time. If the counter is negative the packet will be marked RED, else it can be YELLOW or GREEN based on the CIR counter. If only this counter is used (CIR_IDLE_INC_VAL = 0h), then packets are marked RED or GREEN based on PIR counter only.">
    <bitfield id="PIR_IDLE_INC_VAL" width="32" begin="31" end="0" resetval="0x0" description="Peak Information Rate Idle Increment Value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_POLICECFG7" acronym="CPSW_ALE_POLICECFG7" offset="0x3E11C" width="32" description="The CIR counter is a 37 bit internal counter where CIR_IDLE_INC_VAL is added every clock and the frame size &amp;lt;&amp;lt; 18 is subtracted at EOF if not RED or YELLOW at LUT time. If the counter is positive the packet will be marked GREEN, else it can be YELLOW or RED based on the PIR counter. If only this counter is used (PIR_IDLE_INC_VAL= 0h), then packets are marked YELLOW or GREEN based on CIR counter only.">
    <bitfield id="CIR_IDLE_INC_VAL" width="32" begin="31" end="0" resetval="0x0" description="Committed Information Idle Increment Value - The number added to the CIR counter every clock cycle.If zero the CIR counter is disabled and packets will never be marked or processed as YELLOW." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_POLICETBLCTL" acronym="CPSW_ALE_POLICETBLCTL" offset="0x3E120" width="32" description="The Policing Table Control is used to read or write the selected policing/classifier entry. The selected policing/classifier entry is only read or written after this register is written based on the value of the WRITE_ENABLE bit.">
    <bitfield id="WRITE_ENABLE" width="1" begin="31" end="31" resetval="0x0" description="Write Enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="28" begin="30" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="POL_TBL_IDX" width="3" begin="2" end="0" resetval="0x0" description="Policer Entry Index." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_POLICECONTROL" acronym="CPSW_ALE_POLICECONTROL" offset="0x3E124" width="32" description="The Control Enables color marking as well as internal ALE packet dropping rules.">
    <bitfield id="POLICING_EN" width="1" begin="31" end="31" resetval="0x0" description="Policing Enable - Enables the policing to color the packets, this also enables red or yellow drop capabilities." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RED_DROP_EN" width="1" begin="29" end="29" resetval="0x0" description="RED Drop Enable - Enables the ALE to drop the red colored packets." range="" rwaccess="RW"/>
    <bitfield id="YELLOW_DROP_EN" width="1" begin="28" end="28" resetval="0x0" description="WELLOW Drop Enable - Enables the ALE to drop yellow packets based on the YELLOWTHRESH bit value.This field would normally not be used as to let the switch drop packets at a buffer threshold instead. In the event that the switch does not enable buffer threshold dropping, YELLOW packets can be dropped based on this feature." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="YELLOWTHRESH" width="3" begin="26" end="24" resetval="0x0" description="Yellow Threshold - When set enables a portion of the yellow packets to be dropped based on the YELLOW_DROP_EN bit enable.0h = 100% 1h =50% 2h = 33% 3h = 25% 4h = 20% 5h = 17% 6h = 14% 7h = 13%" range="" rwaccess="RW"/>
    <bitfield id="POLMCHMODE" width="2" begin="23" end="22" resetval="0x0" description="Policing Match Mode - This field determines what happens to packets that fail to hit any policing/classifier entry.0h = No Hit packets are marked GREEN 1h = No Hit packets are marked YELLOW 2h = No Hit packets are marked RED 3h = No Hit packets are marked based on policing/classifier entry=0 state." range="" rwaccess="RW"/>
    <bitfield id="PRIORITY_THREAD_EN" width="1" begin="21" end="21" resetval="0x0" description="Priority Thread Enable - This field determines if priority is OR'd to the default thread when no classifiers hit and the default thread is enabled." range="" rwaccess="RW"/>
    <bitfield id="MAC_ONLY_DEF_DIS" width="1" begin="20" end="20" resetval="0x0" description="MAC Only Default Disable - This field when set disables the default thread on MAC Only Ports.That is the default thread will be {port,priority}. If the traffic matches a classifier with a thread mapping, the classifier thread mapping still occurs." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="20" begin="19" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_POLICETESTCTL" acronym="CPSW_ALE_POLICETESTCTL" offset="0x3E128" width="32" description="The Policing Test Control enables the ability to determine which policing entry has been hit and whether they reported a red or yellow rate condition.">
    <bitfield id="POL_CLRALL_HIT" width="1" begin="31" end="31" resetval="0x0" description="Policer Clear - This bit clears all the policing/classifier hit bits.This bit is self clearing. This can be used to test the fact that a policing/classifier entry has been hit." range="" rwaccess="RW"/>
    <bitfield id="POL_CLRALL_REDHIT" width="1" begin="30" end="30" resetval="0x0" description="Policer Clear RED - This bit clears all the policing/classifier RED hit bits.This bit is self clearing. This can be used to test the fact that a policing/classifier entry has been hit during a RED condition." range="" rwaccess="RW"/>
    <bitfield id="POL_CLRALL_YELLOWHIT" width="1" begin="29" end="29" resetval="0x0" description="Policer Clear YELLOW - This bit clears all the policing/classifier YELLOW hit bits.This bit is self clearing. This can be used to test the fact that a policing/classifier entry has been hit during a YELLOW condition." range="" rwaccess="RW"/>
    <bitfield id="POL_CLRSEL_ALL" width="1" begin="28" end="28" resetval="0x0" description="Police Clear Selected - This bit clears the selected policing/classifier hit, redhit and yellowhit bits.This bit is self clearing." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="25" begin="27" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="POL_TEST_IDX" width="3" begin="2" end="0" resetval="0x0" description="Policer Test Index - This field selects which policing/classifier hit bits will be read or written." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_POLICEHSTAT" acronym="CPSW_ALE_POLICEHSTAT" offset="0x3E12C" width="32" description="The policing hit status is a read only register that reads the hit bits of the selected policing/classifier.">
    <bitfield id="POL_HIT" width="1" begin="31" end="31" resetval="0x0" description="Policer Hit." range="" rwaccess="R"/>
    <bitfield id="POL_REDHIT" width="1" begin="30" end="30" resetval="0x0" description="Policer Hit RED." range="" rwaccess="R"/>
    <bitfield id="POL_YELLOWHIT" width="1" begin="29" end="29" resetval="0x0" description="Policer Hit YELLOW." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="29" begin="28" end="0" resetval="0xX" description="" range="" rwaccess="R"/>
  </register>
  <register id="CPSW_ALE_THREADMAPDEF" acronym="CPSW_ALE_THREADMAPDEF" offset="0x3E134" width="32" description="The THREAD Mapping Default Value register is used to set the default thread ID when no classifier is matched.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DEFTHREAD_EN" width="1" begin="15" end="15" resetval="0x0" description="Default Tread Enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DEFTHREADVAL" width="6" begin="5" end="0" resetval="0x0" description="Default Thread Value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_THREADMAPCTL" acronym="CPSW_ALE_THREADMAPCTL" offset="0x3E138" width="32" description="The THREAD Mapping Control register allows the highest matched classifier to return a particular thread ID for traffic sent to the host. This allows particular classifier matched traffic to be placed an a particular hosts queue.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CLASSINDEX" width="3" begin="2" end="0" resetval="0x0" description="Classifier Index." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ALE_THREADMAPVAL" acronym="CPSW_ALE_THREADMAPVAL" offset="0x3E13C" width="32" description="The THREAD Mapping Value register is used to set the thread ID for a particular classifier entry.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="THREAD_EN" width="1" begin="15" end="15" resetval="0x0" description="Thread Enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="THREADVAL" width="6" begin="5" end="0" resetval="0x0" description="Thread Value." range="" rwaccess="RW"/>
  </register>
</module>
