<!doctype html>
<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1" />

    <title>simulator.operand_collector API documentation</title>
    <meta name="description" content="" />

  <link href='http://fonts.googleapis.com/css?family=Source+Sans+Pro:400,300' rel='stylesheet' type='text/css'>
  
  <style type="text/css">
  
* {
  box-sizing: border-box;
}
/*! normalize.css v1.1.1 | MIT License | git.io/normalize */

/* ==========================================================================
   HTML5 display definitions
   ========================================================================== */

/**
 * Correct `block` display not defined in IE 6/7/8/9 and Firefox 3.
 */

article,
aside,
details,
figcaption,
figure,
footer,
header,
hgroup,
main,
nav,
section,
summary {
    display: block;
}

/**
 * Correct `inline-block` display not defined in IE 6/7/8/9 and Firefox 3.
 */

audio,
canvas,
video {
    display: inline-block;
    *display: inline;
    *zoom: 1;
}

/**
 * Prevent modern browsers from displaying `audio` without controls.
 * Remove excess height in iOS 5 devices.
 */

audio:not([controls]) {
    display: none;
    height: 0;
}

/**
 * Address styling not present in IE 7/8/9, Firefox 3, and Safari 4.
 * Known issue: no IE 6 support.
 */

[hidden] {
    display: none;
}

/* ==========================================================================
   Base
   ========================================================================== */

/**
 * 1. Prevent system color scheme's background color being used in Firefox, IE,
 *    and Opera.
 * 2. Prevent system color scheme's text color being used in Firefox, IE, and
 *    Opera.
 * 3. Correct text resizing oddly in IE 6/7 when body `font-size` is set using
 *    `em` units.
 * 4. Prevent iOS text size adjust after orientation change, without disabling
 *    user zoom.
 */

html {
    background: #fff; /* 1 */
    color: #000; /* 2 */
    font-size: 100%; /* 3 */
    -webkit-text-size-adjust: 100%; /* 4 */
    -ms-text-size-adjust: 100%; /* 4 */
}

/**
 * Address `font-family` inconsistency between `textarea` and other form
 * elements.
 */

html,
button,
input,
select,
textarea {
    font-family: sans-serif;
}

/**
 * Address margins handled incorrectly in IE 6/7.
 */

body {
    margin: 0;
}

/* ==========================================================================
   Links
   ========================================================================== */

/**
 * Address `outline` inconsistency between Chrome and other browsers.
 */

a:focus {
    outline: thin dotted;
}

/**
 * Improve readability when focused and also mouse hovered in all browsers.
 */

a:active,
a:hover {
    outline: 0;
}

/* ==========================================================================
   Typography
   ========================================================================== */

/**
 * Address font sizes and margins set differently in IE 6/7.
 * Address font sizes within `section` and `article` in Firefox 4+, Safari 5,
 * and Chrome.
 */

h1 {
    font-size: 2em;
    margin: 0.67em 0;
}

h2 {
    font-size: 1.5em;
    margin: 0.83em 0;
}

h3 {
    font-size: 1.17em;
    margin: 1em 0;
}

h4 {
    font-size: 1em;
    margin: 1.33em 0;
}

h5 {
    font-size: 0.83em;
    margin: 1.67em 0;
}

h6 {
    font-size: 0.67em;
    margin: 2.33em 0;
}

/**
 * Address styling not present in IE 7/8/9, Safari 5, and Chrome.
 */

abbr[title] {
    border-bottom: 1px dotted;
}

/**
 * Address style set to `bolder` in Firefox 3+, Safari 4/5, and Chrome.
 */

b,
strong {
    font-weight: bold;
}

blockquote {
    margin: 1em 40px;
}

/**
 * Address styling not present in Safari 5 and Chrome.
 */

dfn {
    font-style: italic;
}

/**
 * Address differences between Firefox and other browsers.
 * Known issue: no IE 6/7 normalization.
 */

hr {
    -moz-box-sizing: content-box;
    box-sizing: content-box;
    height: 0;
}

/**
 * Address styling not present in IE 6/7/8/9.
 */

mark {
    background: #ff0;
    color: #000;
}

/**
 * Address margins set differently in IE 6/7.
 */

p,
pre {
    margin: 1em 0;
}

/**
 * Correct font family set oddly in IE 6, Safari 4/5, and Chrome.
 */

code,
kbd,
pre,
samp {
    font-family: monospace, serif;
    _font-family: 'courier new', monospace;
    font-size: 1em;
}

/**
 * Improve readability of pre-formatted text in all browsers.
 */

pre {
    white-space: pre;
    white-space: pre-wrap;
    word-wrap: break-word;
}

/**
 * Address CSS quotes not supported in IE 6/7.
 */

q {
    quotes: none;
}

/**
 * Address `quotes` property not supported in Safari 4.
 */

q:before,
q:after {
    content: '';
    content: none;
}

/**
 * Address inconsistent and variable font size in all browsers.
 */

small {
    font-size: 80%;
}

/**
 * Prevent `sub` and `sup` affecting `line-height` in all browsers.
 */

sub,
sup {
    font-size: 75%;
    line-height: 0;
    position: relative;
    vertical-align: baseline;
}

sup {
    top: -0.5em;
}

sub {
    bottom: -0.25em;
}

/* ==========================================================================
   Lists
   ========================================================================== */

/**
 * Address margins set differently in IE 6/7.
 */

dl,
menu,
ol,
ul {
    margin: 1em 0;
}

dd {
    margin: 0 0 0 40px;
}

/**
 * Address paddings set differently in IE 6/7.
 */

menu,
ol,
ul {
    padding: 0 0 0 40px;
}

/**
 * Correct list images handled incorrectly in IE 7.
 */

nav ul,
nav ol {
    list-style: none;
    list-style-image: none;
}

/* ==========================================================================
   Embedded content
   ========================================================================== */

/**
 * 1. Remove border when inside `a` element in IE 6/7/8/9 and Firefox 3.
 * 2. Improve image quality when scaled in IE 7.
 */

img {
    border: 0; /* 1 */
    -ms-interpolation-mode: bicubic; /* 2 */
}

/**
 * Correct overflow displayed oddly in IE 9.
 */

svg:not(:root) {
    overflow: hidden;
}

/* ==========================================================================
   Figures
   ========================================================================== */

/**
 * Address margin not present in IE 6/7/8/9, Safari 5, and Opera 11.
 */

figure {
    margin: 0;
}

/* ==========================================================================
   Forms
   ========================================================================== */

/**
 * Correct margin displayed oddly in IE 6/7.
 */

form {
    margin: 0;
}

/**
 * Define consistent border, margin, and padding.
 */

fieldset {
    border: 1px solid #c0c0c0;
    margin: 0 2px;
    padding: 0.35em 0.625em 0.75em;
}

/**
 * 1. Correct color not being inherited in IE 6/7/8/9.
 * 2. Correct text not wrapping in Firefox 3.
 * 3. Correct alignment displayed oddly in IE 6/7.
 */

legend {
    border: 0; /* 1 */
    padding: 0;
    white-space: normal; /* 2 */
    *margin-left: -7px; /* 3 */
}

/**
 * 1. Correct font size not being inherited in all browsers.
 * 2. Address margins set differently in IE 6/7, Firefox 3+, Safari 5,
 *    and Chrome.
 * 3. Improve appearance and consistency in all browsers.
 */

button,
input,
select,
textarea {
    font-size: 100%; /* 1 */
    margin: 0; /* 2 */
    vertical-align: baseline; /* 3 */
    *vertical-align: middle; /* 3 */
}

/**
 * Address Firefox 3+ setting `line-height` on `input` using `!important` in
 * the UA stylesheet.
 */

button,
input {
    line-height: normal;
}

/**
 * Address inconsistent `text-transform` inheritance for `button` and `select`.
 * All other form control elements do not inherit `text-transform` values.
 * Correct `button` style inheritance in Chrome, Safari 5+, and IE 6+.
 * Correct `select` style inheritance in Firefox 4+ and Opera.
 */

button,
select {
    text-transform: none;
}

/**
 * 1. Avoid the WebKit bug in Android 4.0.* where (2) destroys native `audio`
 *    and `video` controls.
 * 2. Correct inability to style clickable `input` types in iOS.
 * 3. Improve usability and consistency of cursor style between image-type
 *    `input` and others.
 * 4. Remove inner spacing in IE 7 without affecting normal text inputs.
 *    Known issue: inner spacing remains in IE 6.
 */

button,
html input[type="button"], /* 1 */
input[type="reset"],
input[type="submit"] {
    -webkit-appearance: button; /* 2 */
    cursor: pointer; /* 3 */
    *overflow: visible;  /* 4 */
}

/**
 * Re-set default cursor for disabled elements.
 */

button[disabled],
html input[disabled] {
    cursor: default;
}

/**
 * 1. Address box sizing set to content-box in IE 8/9.
 * 2. Remove excess padding in IE 8/9.
 * 3. Remove excess padding in IE 7.
 *    Known issue: excess padding remains in IE 6.
 */

input[type="checkbox"],
input[type="radio"] {
    box-sizing: border-box; /* 1 */
    padding: 0; /* 2 */
    *height: 13px; /* 3 */
    *width: 13px; /* 3 */
}

/**
 * 1. Address `appearance` set to `searchfield` in Safari 5 and Chrome.
 * 2. Address `box-sizing` set to `border-box` in Safari 5 and Chrome
 *    (include `-moz` to future-proof).
 */

input[type="search"] {
    -webkit-appearance: textfield; /* 1 */
    -moz-box-sizing: content-box;
    -webkit-box-sizing: content-box; /* 2 */
    box-sizing: content-box;
}

/**
 * Remove inner padding and search cancel button in Safari 5 and Chrome
 * on OS X.
 */

input[type="search"]::-webkit-search-cancel-button,
input[type="search"]::-webkit-search-decoration {
    -webkit-appearance: none;
}

/**
 * Remove inner padding and border in Firefox 3+.
 */

button::-moz-focus-inner,
input::-moz-focus-inner {
    border: 0;
    padding: 0;
}

/**
 * 1. Remove default vertical scrollbar in IE 6/7/8/9.
 * 2. Improve readability and alignment in all browsers.
 */

textarea {
    overflow: auto; /* 1 */
    vertical-align: top; /* 2 */
}

/* ==========================================================================
   Tables
   ========================================================================== */

/**
 * Remove most spacing between table cells.
 */

table {
    border-collapse: collapse;
    border-spacing: 0;
}

  </style>

  <style type="text/css">
  
  html, body {
    margin: 0;
    padding: 0;
    min-height: 100%;
  }
  body {
    background: #fff;
    font-family: "Source Sans Pro", "Helvetica Neueue", Helvetica, sans;
    font-weight: 300;
    font-size: 16px;
    line-height: 1.6em;
  }
  #content {
    width: 70%;
    max-width: 850px;
    float: left;
    padding: 30px 60px;
    border-left: 1px solid #ddd;
  }
  #sidebar {
    width: 25%;
    float: left;
    padding: 30px;
    overflow: hidden;
  }
  #nav {
    font-size: 130%;
    margin: 0 0 15px 0;
  }

  #top {
    display: block;
    position: fixed;
    bottom: 5px;
    left: 5px;
    font-size: .85em;
    text-transform: uppercase;
  }

  #footer {
    font-size: .75em;
    padding: 5px 30px;
    border-top: 1px solid #ddd;
    text-align: right;
  }
    #footer p {
      margin: 0 0 0 30px;
      display: inline-block;
    }

  h1, h2, h3, h4, h5 {
    font-weight: 300;
  }
  h1 {
    font-size: 2.5em;
    line-height: 1.1em;
    margin: 0 0 .50em 0;
  }

  h2 {
    font-size: 1.75em;
    margin: 1em 0 .50em 0;
  }

  h3 {
    margin: 25px 0 10px 0;
  }

  h4 {
    margin: 0;
    font-size: 105%;
  }

  a {
    color: #058;
    text-decoration: none;
    transition: color .3s ease-in-out;
  }

  a:hover {
    color: #e08524;
    transition: color .3s ease-in-out;
  }

  pre, code, .mono, .name {
    font-family: "Ubuntu Mono", "Cousine", "DejaVu Sans Mono", monospace;
  }

  .title .name {
    font-weight: bold;
  }
  .section-title {
    margin-top: 2em;
  }
  .ident {
    color: #900;
  }

  code {
    background: #f9f9f9;
  } 

  pre {
    background: #fefefe;
    border: 1px solid #ddd;
    box-shadow: 2px 2px 0 #f3f3f3;
    margin: 0 30px;
    padding: 15px 30px;
  }

  .codehilite {
    margin: 0 30px 10px 30px;
  }

    .codehilite pre {
      margin: 0;
    }
    .codehilite .err { background: #ff3300; color: #fff !important; } 

  table#module-list {
    font-size: 110%;
  }

    table#module-list tr td:first-child {
      padding-right: 10px;
      white-space: nowrap;
    }

    table#module-list td {
      vertical-align: top;
      padding-bottom: 8px;
    }

      table#module-list td p {
        margin: 0 0 7px 0;
      }

  .def {
    display: table;
  }

    .def p {
      display: table-cell;
      vertical-align: top;
      text-align: left;
    }

    .def p:first-child {
      white-space: nowrap;
    }

    .def p:last-child {
      width: 100%;
    }


  #index {
    list-style-type: none;
    margin: 0;
    padding: 0;
  }
    ul#index .class_name {
      /* font-size: 110%; */
      font-weight: bold;
    }
    #index ul {
      margin: 0;
    }

  .item {
    margin: 0 0 15px 0;
  }

    .item .class {
      margin: 0 0 25px 30px;
    }

      .item .class ul.class_list {
        margin: 0 0 20px 0;
      }

    .item .name {
      background: #fafafa;
      margin: 0;
      font-weight: bold;
      padding: 5px 10px;
      border-radius: 3px;
      display: inline-block;
      min-width: 40%;
    }
      .item .name:hover {
        background: #f6f6f6;
      }

    .item .empty_desc {
      margin: 0 0 5px 0;
      padding: 0;
    }

    .item .inheritance {
      margin: 3px 0 0 30px;
    }

    .item .inherited {
      color: #666;
    }

    .item .desc {
      padding: 0 8px;
      margin: 0;
    }

      .item .desc p {
        margin: 0 0 10px 0;
      }

    .source_cont {
      margin: 0;
      padding: 0;
    }

    .source_link a {
      background: #ffc300;
      font-weight: 400;
      font-size: .75em;
      text-transform: uppercase;
      color: #fff;
      text-shadow: 1px 1px 0 #f4b700;
      
      padding: 3px 8px;
      border-radius: 2px;
      transition: background .3s ease-in-out;
    }
      .source_link a:hover {
        background: #FF7200;
        text-shadow: none;
        transition: background .3s ease-in-out;
      }

    .source {
      display: none;
      max-height: 600px;
      overflow-y: scroll;
      margin-bottom: 15px;
    }

      .source .codehilite {
        margin: 0;
      }

  .desc h1, .desc h2, .desc h3 {
    font-size: 100% !important;
  }
  .clear {
    clear: both;
  }

  @media all and (max-width: 950px) {
    #sidebar {
      width: 35%;
    }
    #content {
      width: 65%;
    }
  }
  @media all and (max-width: 650px) {
    #top {
      display: none;
    }
    #sidebar {
      float: none;
      width: auto;
    }
    #content {
      float: none;
      width: auto;
      padding: 30px;
    }

    #index ul {
      padding: 0;
      margin-bottom: 15px;
    }
    #index ul li {
      display: inline-block;
      margin-right: 30px;
    }
    #footer {
      text-align: left;
    }
    #footer p {
      display: block;
      margin: inherit;
    }
  }

  /*****************************/

  </style>


  <style type="text/css">
  
/* ==========================================================================
   EXAMPLE Media Queries for Responsive Design.
   These examples override the primary ('mobile first') styles.
   Modify as content requires.
   ========================================================================== */

@media only screen and (min-width: 35em) {
    /* Style adjustments for viewports that meet the condition */
}

@media print,
       (-o-min-device-pixel-ratio: 5/4),
       (-webkit-min-device-pixel-ratio: 1.25),
       (min-resolution: 120dpi) {
    /* Style adjustments for high resolution devices */
}

/* ==========================================================================
   Print styles.
   Inlined to avoid required HTTP connection: h5bp.com/r
   ========================================================================== */

@media print {
    * {
        background: transparent !important;
        color: #000 !important; /* Black prints faster: h5bp.com/s */
        box-shadow: none !important;
        text-shadow: none !important;
    }

    a,
    a:visited {
        text-decoration: underline;
    }

    a[href]:after {
        content: " (" attr(href) ")";
    }

    abbr[title]:after {
        content: " (" attr(title) ")";
    }

    /*
     * Don't show links for images, or javascript/internal links
     */

    .ir a:after,
    a[href^="javascript:"]:after,
    a[href^="#"]:after {
        content: "";
    }

    pre,
    blockquote {
        border: 1px solid #999;
        page-break-inside: avoid;
    }

    thead {
        display: table-header-group; /* h5bp.com/t */
    }

    tr,
    img {
        page-break-inside: avoid;
    }

    img {
        max-width: 100% !important;
    }

    @page {
        margin: 0.5cm;
    }

    p,
    h2,
    h3 {
        orphans: 3;
        widows: 3;
    }

    h2,
    h3 {
        page-break-after: avoid;
    }
}

  </style>

  <script type="text/javascript">
  function toggle(id, $link) {
    $node = document.getElementById(id);
    if (!$node)
    return;
    if (!$node.style.display || $node.style.display == 'none') {
    $node.style.display = 'block';
    $link.innerHTML = 'Hide source &nequiv;';
    } else {
    $node.style.display = 'none';
    $link.innerHTML = 'Show source &equiv;';
    }
  }
  </script>
</head>
<body>
<a href="#" id="top">Top</a>

<div id="container">
    
  
  <div id="sidebar">
    <h1>Index</h1>
    <ul id="index">


    <li class="set"><h3><a href="#header-classes">Classes</a></h3>
      <ul>
        <li class="mono">
        <span class="class_name"><a href="#simulator.operand_collector.OperandCollector">OperandCollector</a></span>
        
          
  <ul>
    <li class="mono"><a href="#simulator.operand_collector.OperandCollector.__init__">__init__</a></li>
  </ul>

        </li>
      </ul>
    </li>

    </ul>
  </div>

    <article id="content">
      
  

  


  <header id="section-intro">
  <h1 class="title"><span class="name">simulator.operand_collector</span> module</h1>
  
  
  <p class="source_link"><a href="javascript:void(0);" onclick="toggle('source-simulator.operand_collector', this);">Show source &equiv;</a></p>
  <div id="source-simulator.operand_collector" class="source">
    <pre><code>import simpy

from simulator.instr_instance import InstrEntry
from simulator.register_file_utility import OperandReadReq, OperandReadResp


class OperandCollector:

    def __init__(self, env, log, config, clock_unit, backend, 
                 regfile_io_interface, execution_unit, opc_type):
        """Homogeneous operand collectors for several execution units
        Args:
            env: simpy environment
            log: python log
            config: configuration dictionary
            clock_unit: clock unit
            backend: the parent component
                For far-bank, this is subcore
                For near-bank, this is PG
            regfile_io_interface: read interface to register file
            execution_unit: the corresponding execution units of 
                the operand collectors
            opc_type: type of operand collector 
                (sfu, lsu, cfu, syncu, fb_alu, nb_alu)
        """
        self.env = env
        self.log = log
        self.config = config
        self.clock_unit = clock_unit
        self.backend = backend
        self.regfile_io_interface = regfile_io_interface
        self.execution_unit = execution_unit
        self.opc_type = opc_type
        self.num_threads_per_warp = self.config["num_threads_per_warp"]
        self.data_path_unit_size = self.config["data_path_unit_size"]
        self.alignment = self.num_threads_per_warp * self.data_path_unit_size
        
        self.base_regfile_read_port_id = \
            self.config["base_regfile_read_port_id_{}".format(opc_type)]
        self.num_opc = self.config["num_opc_{}".format(opc_type)]
        self.is_far_bank = False if opc_type == "nb_alu" else True

        self.instr_entry_queue = simpy.Store(env, capacity=1)
        self.output_bus_lock = simpy.Resource(env, capacity=1)

        # For each operand collector, spawn a process to handle 
        # operand requests of the instruction, and update
        # operand entries once an operand returns from reg file
        for i in range(self.num_opc):
            regfile_read_port_id = self.base_regfile_read_port_id + i
            self.env.process(self._process_instr_entry(regfile_read_port_id))

    def _get_reg_addr(self, reg_prefix, reg_index, subcore_id, warp_id):
        if self.is_far_bank:
            return self.backend.get_subcore_reg_addr(
                reg_prefix, reg_index, warp_id
            )
        else:
            return self.backend.get_pg_reg_addr(
                reg_prefix, reg_index, subcore_id, warp_id
            )

    def _check_reg_ready(self, op_str, subcore_id, warp_id):
        if self.is_far_bank:
            return self.backend.reg_track_table\
                .entry[warp_id].check_ready(
                    op_str=op_str,
                    reg_file_type="far-bank"
                )
        else:
            return self.backend.core\
                .subcore_array[subcore_id]\
                .reg_track_table.entry[warp_id].check_ready(
                    op_str=op_str,
                    reg_file_type="near-bank"
                )

    def _get_special_reg_value(self, op_str, subcore_id, warp_id):
        if self.is_far_bank:
            return self.backend.get_special_reg_value(
                op_str, warp_id
            )
        else:
            return self.backend.core.subcore_array[subcore_id]\
                .get_special_reg_value(
                    op_str, warp_id
            )

    def _get_param_value(self, op_str, subcore_id, warp_id):
        if self.is_far_bank:
            return self.backend.get_param_value(op_str, warp_id)
        else:
            return self.backend.core.subcore_array[subcore_id]\
                .get_param_value(op_str, warp_id)

    def _clear_dependency(self, op_str, subcore_id, warp_id):
        # TODO: model this more realistic for near-bank
        if self.is_far_bank:
            self.backend.dep_table.entry[warp_id]\
                .decrease_read(op_str)
        else:
            self.backend.core.subcore_array[subcore_id]\
                .dep_table.entry[warp_id]\
                .decrease_read(op_str)

    def _process_instr_entry(self, regfile_read_port_id):
        while True:
            instr_entry = yield self.instr_entry_queue.get()
            assert isinstance(instr_entry, InstrEntry)

            # record total operand entries for this collector
            total_operand_entry = 0
            if "pred_reg" in instr_entry.instr.metadata:
                total_operand_entry = len(instr_entry.instr.src_operands) + 1
            else:
                total_operand_entry = len(instr_entry.instr.src_operands)
            # operand entry data (read from register file)
            operand_entry_data = [None] * total_operand_entry
            # initially number of outbound operand requests is 0
            operand_entry_outbound_req = 0
            # set physical warp id info
            warp_id = instr_entry.warp_id
            # operand mapping: operand id --> operand name string
            operand_map = {}

            # start collecting source operand
            operand_id = 0
            # if there is predicate field of this instruction
            if "pred_reg" in instr_entry.instr.metadata:
                pred_reg = instr_entry.instr.metadata["pred_reg"]
                reg_addr, reg_size = self._get_reg_addr(
                    pred_reg.reg_prefix, pred_reg.reg_index,
                    instr_entry.subcore_id, warp_id
                )
                # Make sure the source register entries are ready
                # TODO: in the future offload engine will 
                # replace this functionality
                reg_ready = self._check_reg_ready(
                    op_str=pred_reg.op_str,
                    subcore_id=instr_entry.subcore_id,
                    warp_id=warp_id
                )
                assert reg_ready is True, "predicate register is not valid!"
                # compose a read request
                operand_read_req = OperandReadReq(
                    operand_id=operand_id,
                    base_reg_addr=reg_addr,
                    total_reg_size=reg_size
                )
                # issue this to read interface
                yield self.regfile_io_interface\
                    .read_req_queue[regfile_read_port_id].put(operand_read_req)
                # record outbound request number
                operand_entry_outbound_req = operand_entry_outbound_req + 1
                operand_map[operand_id] = pred_reg.op_str
                # update next operand info
                operand_id = operand_id + 1
            # collect all source operands
            for src_op in instr_entry.instr.src_operands:
                req_reg = False
                values = None
                if src_op.isreg():
                    if src_op.isnormalreg():
                        reg_addr, reg_size = self._get_reg_addr(
                            src_op.reg_prefix, src_op.reg_index,
                            instr_entry.subcore_id, warp_id
                        )
                        # Make sure the source register entries are ready
                        # TODO: in the future offload engine will replace 
                        # this functionality
                        reg_ready = self._check_reg_ready(
                            op_str=src_op.op_str,
                            subcore_id=instr_entry.subcore_id,
                            warp_id=warp_id
                        )
                        assert reg_ready is True, \
                            "predicate register is not valid!"
                        # compose a read request
                        operand_read_req = OperandReadReq(
                            operand_id=operand_id,
                            base_reg_addr=reg_addr,
                            total_reg_size=reg_size
                        )
                        # issue this to read interface
                        yield self.regfile_io_interface\
                            .read_req_queue[regfile_read_port_id]\
                            .put(operand_read_req)
                        # record outbound request number
                        operand_entry_outbound_req = \
                            operand_entry_outbound_req + 1
                        operand_map[operand_id] = src_op.op_str
                        # update next operand info
                        operand_id = operand_id + 1
                        req_reg = True
                    else:
                        # TODO: more accurate special register reading
                        values = self._get_special_reg_value(
                            op_str=src_op.op_str,
                            subcore_id=instr_entry.subcore_id,
                            warp_id=warp_id
                        )
                        operand_entry_data[operand_id] = values
                        operand_map[operand_id] = src_op.op_str
                        # update next operand info
                        operand_id = operand_id + 1
                elif src_op.isparam():
                    # TODO: more accurate paramter value reading
                    param_value = self._get_param_value(
                        op_str=src_op.op_str, 
                        subcore_id=instr_entry.subcore_id, 
                        warp_id=warp_id
                    )
                    values = [param_value] * self.num_threads_per_warp
                    operand_entry_data[operand_id] = values
                    operand_map[operand_id] = src_op.op_str
                    # update next operand info
                    operand_id = operand_id + 1
                elif src_op.isimmvalue():
                    values = [src_op.eval()] * self.num_threads_per_warp
                    operand_entry_data[operand_id] = values
                    operand_map[operand_id] = src_op.op_str
                    # update next operand info
                    operand_id = operand_id + 1
                else:
                    raise NotImplementedError(
                        "Unknown type of operand: {}".format(src_op.op_str)
                    )
                # if we haven't sent out regiter request, 
                # the value should have been ready
                if req_reg is False:
                    assert values is not None, "Unable to get values of the " \
                        "operand: {}".format(src_op.op_str)
            
            for i in range(operand_entry_outbound_req):
                # we expect to receive a given number of replies
                resp = yield self.regfile_io_interface\
                    .read_resp_queue[regfile_read_port_id].get()
                assert isinstance(resp, OperandReadResp), "The incorrect type" \
                    " from the response queue"
                assert resp.operand_id < total_operand_entry
                # get payload
                operand_entry_data[resp.operand_id] = resp.data
                # clear dependency
                self._clear_dependency(
                    op_str=operand_map[resp.operand_id],
                    subcore_id=instr_entry.subcore_id,
                    warp_id=warp_id
                )
            
            # feed the source operands into the instruction instance
            if "pred_reg" in instr_entry.instr.metadata:
                instr_entry.set_source_operands(
                    src_values=operand_entry_data[1:],
                    pred_buffer=operand_entry_data[0]
                )
            else:
                instr_entry.set_source_operands(
                    src_values=operand_entry_data
                )
            # try to acquire output bus
            with self.output_bus_lock.request() as request:
                # wait for access
                yield request
                # issue to execution unit
                yield self.execution_unit.instr_entry_queue.put(
                    instr_entry
                )
                # 1 cycle occupied on bus
                yield self.env.timeout(1 * self.clock_unit)
</code></pre>
  </div>

  </header>

  <section id="section-items">


    <h2 class="section-title" id="header-classes">Classes</h2>
      
      <div class="item">
      <p id="simulator.operand_collector.OperandCollector" class="name">class <span class="ident">OperandCollector</span></p>
      
  
  <div class="source_cont">
  <p class="source_link"><a href="javascript:void(0);" onclick="toggle('source-simulator.operand_collector.OperandCollector', this);">Show source &equiv;</a></p>
  <div id="source-simulator.operand_collector.OperandCollector" class="source">
    <pre><code>class OperandCollector:

    def __init__(self, env, log, config, clock_unit, backend, 
                 regfile_io_interface, execution_unit, opc_type):
        """Homogeneous operand collectors for several execution units
        Args:
            env: simpy environment
            log: python log
            config: configuration dictionary
            clock_unit: clock unit
            backend: the parent component
                For far-bank, this is subcore
                For near-bank, this is PG
            regfile_io_interface: read interface to register file
            execution_unit: the corresponding execution units of 
                the operand collectors
            opc_type: type of operand collector 
                (sfu, lsu, cfu, syncu, fb_alu, nb_alu)
        """
        self.env = env
        self.log = log
        self.config = config
        self.clock_unit = clock_unit
        self.backend = backend
        self.regfile_io_interface = regfile_io_interface
        self.execution_unit = execution_unit
        self.opc_type = opc_type
        self.num_threads_per_warp = self.config["num_threads_per_warp"]
        self.data_path_unit_size = self.config["data_path_unit_size"]
        self.alignment = self.num_threads_per_warp * self.data_path_unit_size
        
        self.base_regfile_read_port_id = \
            self.config["base_regfile_read_port_id_{}".format(opc_type)]
        self.num_opc = self.config["num_opc_{}".format(opc_type)]
        self.is_far_bank = False if opc_type == "nb_alu" else True

        self.instr_entry_queue = simpy.Store(env, capacity=1)
        self.output_bus_lock = simpy.Resource(env, capacity=1)

        # For each operand collector, spawn a process to handle 
        # operand requests of the instruction, and update
        # operand entries once an operand returns from reg file
        for i in range(self.num_opc):
            regfile_read_port_id = self.base_regfile_read_port_id + i
            self.env.process(self._process_instr_entry(regfile_read_port_id))

    def _get_reg_addr(self, reg_prefix, reg_index, subcore_id, warp_id):
        if self.is_far_bank:
            return self.backend.get_subcore_reg_addr(
                reg_prefix, reg_index, warp_id
            )
        else:
            return self.backend.get_pg_reg_addr(
                reg_prefix, reg_index, subcore_id, warp_id
            )

    def _check_reg_ready(self, op_str, subcore_id, warp_id):
        if self.is_far_bank:
            return self.backend.reg_track_table\
                .entry[warp_id].check_ready(
                    op_str=op_str,
                    reg_file_type="far-bank"
                )
        else:
            return self.backend.core\
                .subcore_array[subcore_id]\
                .reg_track_table.entry[warp_id].check_ready(
                    op_str=op_str,
                    reg_file_type="near-bank"
                )

    def _get_special_reg_value(self, op_str, subcore_id, warp_id):
        if self.is_far_bank:
            return self.backend.get_special_reg_value(
                op_str, warp_id
            )
        else:
            return self.backend.core.subcore_array[subcore_id]\
                .get_special_reg_value(
                    op_str, warp_id
            )

    def _get_param_value(self, op_str, subcore_id, warp_id):
        if self.is_far_bank:
            return self.backend.get_param_value(op_str, warp_id)
        else:
            return self.backend.core.subcore_array[subcore_id]\
                .get_param_value(op_str, warp_id)

    def _clear_dependency(self, op_str, subcore_id, warp_id):
        # TODO: model this more realistic for near-bank
        if self.is_far_bank:
            self.backend.dep_table.entry[warp_id]\
                .decrease_read(op_str)
        else:
            self.backend.core.subcore_array[subcore_id]\
                .dep_table.entry[warp_id]\
                .decrease_read(op_str)

    def _process_instr_entry(self, regfile_read_port_id):
        while True:
            instr_entry = yield self.instr_entry_queue.get()
            assert isinstance(instr_entry, InstrEntry)

            # record total operand entries for this collector
            total_operand_entry = 0
            if "pred_reg" in instr_entry.instr.metadata:
                total_operand_entry = len(instr_entry.instr.src_operands) + 1
            else:
                total_operand_entry = len(instr_entry.instr.src_operands)
            # operand entry data (read from register file)
            operand_entry_data = [None] * total_operand_entry
            # initially number of outbound operand requests is 0
            operand_entry_outbound_req = 0
            # set physical warp id info
            warp_id = instr_entry.warp_id
            # operand mapping: operand id --> operand name string
            operand_map = {}

            # start collecting source operand
            operand_id = 0
            # if there is predicate field of this instruction
            if "pred_reg" in instr_entry.instr.metadata:
                pred_reg = instr_entry.instr.metadata["pred_reg"]
                reg_addr, reg_size = self._get_reg_addr(
                    pred_reg.reg_prefix, pred_reg.reg_index,
                    instr_entry.subcore_id, warp_id
                )
                # Make sure the source register entries are ready
                # TODO: in the future offload engine will 
                # replace this functionality
                reg_ready = self._check_reg_ready(
                    op_str=pred_reg.op_str,
                    subcore_id=instr_entry.subcore_id,
                    warp_id=warp_id
                )
                assert reg_ready is True, "predicate register is not valid!"
                # compose a read request
                operand_read_req = OperandReadReq(
                    operand_id=operand_id,
                    base_reg_addr=reg_addr,
                    total_reg_size=reg_size
                )
                # issue this to read interface
                yield self.regfile_io_interface\
                    .read_req_queue[regfile_read_port_id].put(operand_read_req)
                # record outbound request number
                operand_entry_outbound_req = operand_entry_outbound_req + 1
                operand_map[operand_id] = pred_reg.op_str
                # update next operand info
                operand_id = operand_id + 1
            # collect all source operands
            for src_op in instr_entry.instr.src_operands:
                req_reg = False
                values = None
                if src_op.isreg():
                    if src_op.isnormalreg():
                        reg_addr, reg_size = self._get_reg_addr(
                            src_op.reg_prefix, src_op.reg_index,
                            instr_entry.subcore_id, warp_id
                        )
                        # Make sure the source register entries are ready
                        # TODO: in the future offload engine will replace 
                        # this functionality
                        reg_ready = self._check_reg_ready(
                            op_str=src_op.op_str,
                            subcore_id=instr_entry.subcore_id,
                            warp_id=warp_id
                        )
                        assert reg_ready is True, \
                            "predicate register is not valid!"
                        # compose a read request
                        operand_read_req = OperandReadReq(
                            operand_id=operand_id,
                            base_reg_addr=reg_addr,
                            total_reg_size=reg_size
                        )
                        # issue this to read interface
                        yield self.regfile_io_interface\
                            .read_req_queue[regfile_read_port_id]\
                            .put(operand_read_req)
                        # record outbound request number
                        operand_entry_outbound_req = \
                            operand_entry_outbound_req + 1
                        operand_map[operand_id] = src_op.op_str
                        # update next operand info
                        operand_id = operand_id + 1
                        req_reg = True
                    else:
                        # TODO: more accurate special register reading
                        values = self._get_special_reg_value(
                            op_str=src_op.op_str,
                            subcore_id=instr_entry.subcore_id,
                            warp_id=warp_id
                        )
                        operand_entry_data[operand_id] = values
                        operand_map[operand_id] = src_op.op_str
                        # update next operand info
                        operand_id = operand_id + 1
                elif src_op.isparam():
                    # TODO: more accurate paramter value reading
                    param_value = self._get_param_value(
                        op_str=src_op.op_str, 
                        subcore_id=instr_entry.subcore_id, 
                        warp_id=warp_id
                    )
                    values = [param_value] * self.num_threads_per_warp
                    operand_entry_data[operand_id] = values
                    operand_map[operand_id] = src_op.op_str
                    # update next operand info
                    operand_id = operand_id + 1
                elif src_op.isimmvalue():
                    values = [src_op.eval()] * self.num_threads_per_warp
                    operand_entry_data[operand_id] = values
                    operand_map[operand_id] = src_op.op_str
                    # update next operand info
                    operand_id = operand_id + 1
                else:
                    raise NotImplementedError(
                        "Unknown type of operand: {}".format(src_op.op_str)
                    )
                # if we haven't sent out regiter request, 
                # the value should have been ready
                if req_reg is False:
                    assert values is not None, "Unable to get values of the " \
                        "operand: {}".format(src_op.op_str)
            
            for i in range(operand_entry_outbound_req):
                # we expect to receive a given number of replies
                resp = yield self.regfile_io_interface\
                    .read_resp_queue[regfile_read_port_id].get()
                assert isinstance(resp, OperandReadResp), "The incorrect type" \
                    " from the response queue"
                assert resp.operand_id < total_operand_entry
                # get payload
                operand_entry_data[resp.operand_id] = resp.data
                # clear dependency
                self._clear_dependency(
                    op_str=operand_map[resp.operand_id],
                    subcore_id=instr_entry.subcore_id,
                    warp_id=warp_id
                )
            
            # feed the source operands into the instruction instance
            if "pred_reg" in instr_entry.instr.metadata:
                instr_entry.set_source_operands(
                    src_values=operand_entry_data[1:],
                    pred_buffer=operand_entry_data[0]
                )
            else:
                instr_entry.set_source_operands(
                    src_values=operand_entry_data
                )
            # try to acquire output bus
            with self.output_bus_lock.request() as request:
                # wait for access
                yield request
                # issue to execution unit
                yield self.execution_unit.instr_entry_queue.put(
                    instr_entry
                )
                # 1 cycle occupied on bus
                yield self.env.timeout(1 * self.clock_unit)
</code></pre>
  </div>
</div>


      <div class="class">
          <h3>Ancestors (in MRO)</h3>
          <ul class="class_list">
          <li><a href="#simulator.operand_collector.OperandCollector">OperandCollector</a></li>
          <li>builtins.object</li>
          </ul>
          <h3>Static methods</h3>
            
  <div class="item">
    <div class="name def" id="simulator.operand_collector.OperandCollector.__init__">
    <p>def <span class="ident">__init__</span>(</p><p>self, env, log, config, clock_unit, backend, regfile_io_interface, execution_unit, opc_type)</p>
    </div>
    

    
  
    <div class="desc"><p>Homogeneous operand collectors for several execution units
Args:
    env: simpy environment
    log: python log
    config: configuration dictionary
    clock_unit: clock unit
    backend: the parent component
        For far-bank, this is subcore
        For near-bank, this is PG
    regfile_io_interface: read interface to register file
    execution_unit: the corresponding execution units of 
        the operand collectors
    opc_type: type of operand collector 
        (sfu, lsu, cfu, syncu, fb_alu, nb_alu)</p></div>
  <div class="source_cont">
  <p class="source_link"><a href="javascript:void(0);" onclick="toggle('source-simulator.operand_collector.OperandCollector.__init__', this);">Show source &equiv;</a></p>
  <div id="source-simulator.operand_collector.OperandCollector.__init__" class="source">
    <pre><code>def __init__(self, env, log, config, clock_unit, backend, 
             regfile_io_interface, execution_unit, opc_type):
    """Homogeneous operand collectors for several execution units
    Args:
        env: simpy environment
        log: python log
        config: configuration dictionary
        clock_unit: clock unit
        backend: the parent component
            For far-bank, this is subcore
            For near-bank, this is PG
        regfile_io_interface: read interface to register file
        execution_unit: the corresponding execution units of 
            the operand collectors
        opc_type: type of operand collector 
            (sfu, lsu, cfu, syncu, fb_alu, nb_alu)
    """
    self.env = env
    self.log = log
    self.config = config
    self.clock_unit = clock_unit
    self.backend = backend
    self.regfile_io_interface = regfile_io_interface
    self.execution_unit = execution_unit
    self.opc_type = opc_type
    self.num_threads_per_warp = self.config["num_threads_per_warp"]
    self.data_path_unit_size = self.config["data_path_unit_size"]
    self.alignment = self.num_threads_per_warp * self.data_path_unit_size
    
    self.base_regfile_read_port_id = \
        self.config["base_regfile_read_port_id_{}".format(opc_type)]
    self.num_opc = self.config["num_opc_{}".format(opc_type)]
    self.is_far_bank = False if opc_type == "nb_alu" else True
    self.instr_entry_queue = simpy.Store(env, capacity=1)
    self.output_bus_lock = simpy.Resource(env, capacity=1)
    # For each operand collector, spawn a process to handle 
    # operand requests of the instruction, and update
    # operand entries once an operand returns from reg file
    for i in range(self.num_opc):
        regfile_read_port_id = self.base_regfile_read_port_id + i
        self.env.process(self._process_instr_entry(regfile_read_port_id))
</code></pre>
  </div>
</div>

  </div>
  
          <h3>Instance variables</h3>
            <div class="item">
            <p id="simulator.operand_collector.OperandCollector.alignment" class="name">var <span class="ident">alignment</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.operand_collector.OperandCollector.backend" class="name">var <span class="ident">backend</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.operand_collector.OperandCollector.base_regfile_read_port_id" class="name">var <span class="ident">base_regfile_read_port_id</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.operand_collector.OperandCollector.clock_unit" class="name">var <span class="ident">clock_unit</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.operand_collector.OperandCollector.config" class="name">var <span class="ident">config</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.operand_collector.OperandCollector.data_path_unit_size" class="name">var <span class="ident">data_path_unit_size</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.operand_collector.OperandCollector.env" class="name">var <span class="ident">env</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.operand_collector.OperandCollector.execution_unit" class="name">var <span class="ident">execution_unit</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.operand_collector.OperandCollector.instr_entry_queue" class="name">var <span class="ident">instr_entry_queue</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.operand_collector.OperandCollector.is_far_bank" class="name">var <span class="ident">is_far_bank</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.operand_collector.OperandCollector.log" class="name">var <span class="ident">log</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.operand_collector.OperandCollector.num_opc" class="name">var <span class="ident">num_opc</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.operand_collector.OperandCollector.num_threads_per_warp" class="name">var <span class="ident">num_threads_per_warp</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.operand_collector.OperandCollector.opc_type" class="name">var <span class="ident">opc_type</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.operand_collector.OperandCollector.output_bus_lock" class="name">var <span class="ident">output_bus_lock</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.operand_collector.OperandCollector.regfile_io_interface" class="name">var <span class="ident">regfile_io_interface</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
      </div>
      </div>

  </section>

    </article>
  <div class="clear"> </div>
  <footer id="footer">
    <p>
      Documentation generated by
      <a href="https://github.com/BurntSushi/pdoc">pdoc 0.3.2</a>
    </p>

    <p>pdoc is in the public domain with the
      <a href="http://unlicense.org">UNLICENSE</a></p>

    <p>Design by <a href="http://nadh.in">Kailash Nadh</a></p>
  </footer>
</div>
</body>
</html>
