// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ms_mergesort_merge_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_address0,
        a_ce0,
        a_we0,
        a_d0,
        a_q0,
        start_r,
        m,
        stop
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] a_address0;
output   a_ce0;
output   a_we0;
output  [31:0] a_d0;
input  [31:0] a_q0;
input  [31:0] start_r;
input  [31:0] m;
input  [31:0] stop;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[10:0] a_address0;
reg a_ce0;
reg a_we0;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [32:0] add_ln7_fu_92_p2;
reg   [32:0] add_ln7_reg_144;
wire   [10:0] trunc_ln12_fu_99_p1;
reg   [10:0] trunc_ln12_reg_149;
wire    ap_CS_fsm_state3;
wire   [31:0] j_fu_107_p2;
reg   [31:0] j_reg_159;
wire   [10:0] add9_fu_118_p2;
reg   [10:0] add9_reg_164;
wire   [31:0] add_ln12_fu_125_p2;
reg   [31:0] add_ln12_reg_169;
reg   [10:0] temp_address0;
reg    temp_ce0;
reg    temp_we0;
reg   [31:0] temp_d0;
wire   [31:0] temp_q0;
reg    temp_ce1;
wire   [31:0] temp_q1;
wire    grp_merge_1_Pipeline_merge_label1_fu_56_ap_start;
wire    grp_merge_1_Pipeline_merge_label1_fu_56_ap_done;
wire    grp_merge_1_Pipeline_merge_label1_fu_56_ap_idle;
wire    grp_merge_1_Pipeline_merge_label1_fu_56_ap_ready;
wire   [10:0] grp_merge_1_Pipeline_merge_label1_fu_56_a_address0;
wire    grp_merge_1_Pipeline_merge_label1_fu_56_a_ce0;
wire   [10:0] grp_merge_1_Pipeline_merge_label1_fu_56_temp_address0;
wire    grp_merge_1_Pipeline_merge_label1_fu_56_temp_ce0;
wire    grp_merge_1_Pipeline_merge_label1_fu_56_temp_we0;
wire   [31:0] grp_merge_1_Pipeline_merge_label1_fu_56_temp_d0;
wire    grp_merge_1_Pipeline_merge_label2_fu_67_ap_start;
wire    grp_merge_1_Pipeline_merge_label2_fu_67_ap_done;
wire    grp_merge_1_Pipeline_merge_label2_fu_67_ap_idle;
wire    grp_merge_1_Pipeline_merge_label2_fu_67_ap_ready;
wire   [10:0] grp_merge_1_Pipeline_merge_label2_fu_67_a_address0;
wire    grp_merge_1_Pipeline_merge_label2_fu_67_a_ce0;
wire   [10:0] grp_merge_1_Pipeline_merge_label2_fu_67_temp_address0;
wire    grp_merge_1_Pipeline_merge_label2_fu_67_temp_ce0;
wire    grp_merge_1_Pipeline_merge_label2_fu_67_temp_we0;
wire   [31:0] grp_merge_1_Pipeline_merge_label2_fu_67_temp_d0;
wire    grp_merge_1_Pipeline_merge_label3_fu_77_ap_start;
wire    grp_merge_1_Pipeline_merge_label3_fu_77_ap_done;
wire    grp_merge_1_Pipeline_merge_label3_fu_77_ap_idle;
wire    grp_merge_1_Pipeline_merge_label3_fu_77_ap_ready;
wire   [10:0] grp_merge_1_Pipeline_merge_label3_fu_77_temp_address0;
wire    grp_merge_1_Pipeline_merge_label3_fu_77_temp_ce0;
wire   [10:0] grp_merge_1_Pipeline_merge_label3_fu_77_temp_address1;
wire    grp_merge_1_Pipeline_merge_label3_fu_77_temp_ce1;
wire   [10:0] grp_merge_1_Pipeline_merge_label3_fu_77_a_address0;
wire    grp_merge_1_Pipeline_merge_label3_fu_77_a_ce0;
wire    grp_merge_1_Pipeline_merge_label3_fu_77_a_we0;
wire   [31:0] grp_merge_1_Pipeline_merge_label3_fu_77_a_d0;
reg    grp_merge_1_Pipeline_merge_label1_fu_56_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_merge_1_Pipeline_merge_label2_fu_67_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_merge_1_Pipeline_merge_label3_fu_77_ap_start_reg;
reg   [5:0] ap_NS_fsm;
wire    ap_NS_fsm_state5;
wire    ap_CS_fsm_state6;
wire  signed [31:0] sext_ln7_fu_88_p0;
wire  signed [32:0] sext_ln7_fu_88_p1;
wire  signed [31:0] trunc_ln12_fu_99_p0;
wire  signed [31:0] j_fu_107_p0;
wire   [10:0] add_ln5_fu_113_p2;
wire   [10:0] empty_fu_103_p1;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 grp_merge_1_Pipeline_merge_label1_fu_56_ap_start_reg = 1'b0;
#0 grp_merge_1_Pipeline_merge_label2_fu_67_ap_start_reg = 1'b0;
#0 grp_merge_1_Pipeline_merge_label3_fu_77_ap_start_reg = 1'b0;
end

ms_mergesort_merge_1_temp_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
temp_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(temp_address0),
    .ce0(temp_ce0),
    .we0(temp_we0),
    .d0(temp_d0),
    .q0(temp_q0),
    .address1(grp_merge_1_Pipeline_merge_label3_fu_77_temp_address1),
    .ce1(temp_ce1),
    .q1(temp_q1)
);

ms_mergesort_merge_1_Pipeline_merge_label1 grp_merge_1_Pipeline_merge_label1_fu_56(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_merge_1_Pipeline_merge_label1_fu_56_ap_start),
    .ap_done(grp_merge_1_Pipeline_merge_label1_fu_56_ap_done),
    .ap_idle(grp_merge_1_Pipeline_merge_label1_fu_56_ap_idle),
    .ap_ready(grp_merge_1_Pipeline_merge_label1_fu_56_ap_ready),
    .start_r(start_r),
    .add_ln7(add_ln7_reg_144),
    .a_address0(grp_merge_1_Pipeline_merge_label1_fu_56_a_address0),
    .a_ce0(grp_merge_1_Pipeline_merge_label1_fu_56_a_ce0),
    .a_q0(a_q0),
    .temp_address0(grp_merge_1_Pipeline_merge_label1_fu_56_temp_address0),
    .temp_ce0(grp_merge_1_Pipeline_merge_label1_fu_56_temp_ce0),
    .temp_we0(grp_merge_1_Pipeline_merge_label1_fu_56_temp_we0),
    .temp_d0(grp_merge_1_Pipeline_merge_label1_fu_56_temp_d0)
);

ms_mergesort_merge_1_Pipeline_merge_label2 grp_merge_1_Pipeline_merge_label2_fu_67(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_merge_1_Pipeline_merge_label2_fu_67_ap_start),
    .ap_done(grp_merge_1_Pipeline_merge_label2_fu_67_ap_done),
    .ap_idle(grp_merge_1_Pipeline_merge_label2_fu_67_ap_idle),
    .ap_ready(grp_merge_1_Pipeline_merge_label2_fu_67_ap_ready),
    .sext_ln12(j_reg_159),
    .sext_ln12_1(add_ln12_reg_169),
    .a_address0(grp_merge_1_Pipeline_merge_label2_fu_67_a_address0),
    .a_ce0(grp_merge_1_Pipeline_merge_label2_fu_67_a_ce0),
    .a_q0(a_q0),
    .add9(add9_reg_164),
    .temp_address0(grp_merge_1_Pipeline_merge_label2_fu_67_temp_address0),
    .temp_ce0(grp_merge_1_Pipeline_merge_label2_fu_67_temp_ce0),
    .temp_we0(grp_merge_1_Pipeline_merge_label2_fu_67_temp_we0),
    .temp_d0(grp_merge_1_Pipeline_merge_label2_fu_67_temp_d0)
);

ms_mergesort_merge_1_Pipeline_merge_label3 grp_merge_1_Pipeline_merge_label3_fu_77(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_merge_1_Pipeline_merge_label3_fu_77_ap_start),
    .ap_done(grp_merge_1_Pipeline_merge_label3_fu_77_ap_done),
    .ap_idle(grp_merge_1_Pipeline_merge_label3_fu_77_ap_idle),
    .ap_ready(grp_merge_1_Pipeline_merge_label3_fu_77_ap_ready),
    .sext_ln7(start_r),
    .stop(stop),
    .start_r(start_r),
    .sext_ln12_1(add_ln12_reg_169),
    .temp_address0(grp_merge_1_Pipeline_merge_label3_fu_77_temp_address0),
    .temp_ce0(grp_merge_1_Pipeline_merge_label3_fu_77_temp_ce0),
    .temp_q0(temp_q0),
    .temp_address1(grp_merge_1_Pipeline_merge_label3_fu_77_temp_address1),
    .temp_ce1(grp_merge_1_Pipeline_merge_label3_fu_77_temp_ce1),
    .temp_q1(temp_q1),
    .a_address0(grp_merge_1_Pipeline_merge_label3_fu_77_a_address0),
    .a_ce0(grp_merge_1_Pipeline_merge_label3_fu_77_a_ce0),
    .a_we0(grp_merge_1_Pipeline_merge_label3_fu_77_a_we0),
    .a_d0(grp_merge_1_Pipeline_merge_label3_fu_77_a_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_merge_1_Pipeline_merge_label1_fu_56_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_merge_1_Pipeline_merge_label1_fu_56_ap_start_reg <= 1'b1;
        end else if ((grp_merge_1_Pipeline_merge_label1_fu_56_ap_ready == 1'b1)) begin
            grp_merge_1_Pipeline_merge_label1_fu_56_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_merge_1_Pipeline_merge_label2_fu_67_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_merge_1_Pipeline_merge_label2_fu_67_ap_start_reg <= 1'b1;
        end else if ((grp_merge_1_Pipeline_merge_label2_fu_67_ap_ready == 1'b1)) begin
            grp_merge_1_Pipeline_merge_label2_fu_67_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_merge_1_Pipeline_merge_label3_fu_77_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state5) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_merge_1_Pipeline_merge_label3_fu_77_ap_start_reg <= 1'b1;
        end else if ((grp_merge_1_Pipeline_merge_label3_fu_77_ap_ready == 1'b1)) begin
            grp_merge_1_Pipeline_merge_label3_fu_77_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add9_reg_164 <= add9_fu_118_p2;
        add_ln12_reg_169 <= add_ln12_fu_125_p2;
        j_reg_159 <= j_fu_107_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        add_ln7_reg_144 <= add_ln7_fu_92_p2;
        trunc_ln12_reg_149 <= trunc_ln12_fu_99_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        a_address0 = grp_merge_1_Pipeline_merge_label3_fu_77_a_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        a_address0 = grp_merge_1_Pipeline_merge_label2_fu_67_a_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        a_address0 = grp_merge_1_Pipeline_merge_label1_fu_56_a_address0;
    end else begin
        a_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        a_ce0 = grp_merge_1_Pipeline_merge_label3_fu_77_a_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        a_ce0 = grp_merge_1_Pipeline_merge_label2_fu_67_a_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        a_ce0 = grp_merge_1_Pipeline_merge_label1_fu_56_a_ce0;
    end else begin
        a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        a_we0 = grp_merge_1_Pipeline_merge_label3_fu_77_a_we0;
    end else begin
        a_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_merge_1_Pipeline_merge_label1_fu_56_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_merge_1_Pipeline_merge_label2_fu_67_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_merge_1_Pipeline_merge_label3_fu_77_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_state6) & (grp_merge_1_Pipeline_merge_label3_fu_77_ap_done == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_merge_1_Pipeline_merge_label3_fu_77_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        temp_address0 = grp_merge_1_Pipeline_merge_label3_fu_77_temp_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        temp_address0 = grp_merge_1_Pipeline_merge_label2_fu_67_temp_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        temp_address0 = grp_merge_1_Pipeline_merge_label1_fu_56_temp_address0;
    end else begin
        temp_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        temp_ce0 = grp_merge_1_Pipeline_merge_label3_fu_77_temp_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        temp_ce0 = grp_merge_1_Pipeline_merge_label2_fu_67_temp_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        temp_ce0 = grp_merge_1_Pipeline_merge_label1_fu_56_temp_ce0;
    end else begin
        temp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        temp_ce1 = grp_merge_1_Pipeline_merge_label3_fu_77_temp_ce1;
    end else begin
        temp_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        temp_d0 = grp_merge_1_Pipeline_merge_label2_fu_67_temp_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        temp_d0 = grp_merge_1_Pipeline_merge_label1_fu_56_temp_d0;
    end else begin
        temp_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        temp_we0 = grp_merge_1_Pipeline_merge_label2_fu_67_temp_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        temp_we0 = grp_merge_1_Pipeline_merge_label1_fu_56_temp_we0;
    end else begin
        temp_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_merge_1_Pipeline_merge_label1_fu_56_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_merge_1_Pipeline_merge_label2_fu_67_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_merge_1_Pipeline_merge_label3_fu_77_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_d0 = grp_merge_1_Pipeline_merge_label3_fu_77_a_d0;

assign add9_fu_118_p2 = (add_ln5_fu_113_p2 + empty_fu_103_p1);

assign add_ln12_fu_125_p2 = (stop + 32'd1);

assign add_ln5_fu_113_p2 = (trunc_ln12_reg_149 + 11'd1);

assign add_ln7_fu_92_p2 = ($signed(sext_ln7_fu_88_p1) + $signed(33'd1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_NS_fsm_state5 = ap_NS_fsm[32'd4];

assign empty_fu_103_p1 = stop[10:0];

assign grp_merge_1_Pipeline_merge_label1_fu_56_ap_start = grp_merge_1_Pipeline_merge_label1_fu_56_ap_start_reg;

assign grp_merge_1_Pipeline_merge_label2_fu_67_ap_start = grp_merge_1_Pipeline_merge_label2_fu_67_ap_start_reg;

assign grp_merge_1_Pipeline_merge_label3_fu_77_ap_start = grp_merge_1_Pipeline_merge_label3_fu_77_ap_start_reg;

assign j_fu_107_p0 = m;

assign j_fu_107_p2 = ($signed(j_fu_107_p0) + $signed(32'd1));

assign sext_ln7_fu_88_p0 = m;

assign sext_ln7_fu_88_p1 = sext_ln7_fu_88_p0;

assign trunc_ln12_fu_99_p0 = m;

assign trunc_ln12_fu_99_p1 = trunc_ln12_fu_99_p0[10:0];

endmodule //ms_mergesort_merge_1
