[
	{	
		"name": "XOR_LOW",
		"type": "combinational",
		"path": "/home/znikolaos-g/VLSI/Project/Part2/xor.spice",
		"signature": "fxor A B vdd",
		"pins": [
			{
				"name": "A",
				"type": "input"
			},
			{
				"name": "B",
				"type": "input"
			},
			{
				"name": "vdd",
				"type": "power"
			},
			{
				"name": "fxor",
				"type": "output",
				"timing": [
					{
						"related_pin": "A",
						"timing_sense": "binate",
						"binate_type": "positive 0",
						"other_pin": "B",
						"loads": ["0.0017" ,"0.0062", "0.0232", "0.0865", "0.3221", "1.2"],
						"source_slews": ["0.0042", "0.0307", "0.0768", "0.192", "0.48", "1.2", "3"]
					},
					{
						"related_pin": "B",
						"timing_sense": "binate",
						"binate_type": "positive 0",
						"other_pin": "A",
						"loads": ["0.0017" ,"0.0062", "0.0232", "0.0865", "0.3221", "1.2"],
						"source_slews": ["0.0042", "0.0307", "0.0768", "0.192", "0.48", "1.2", "3"]
					}
				] 
			}
		]
	},
	{	
		"name": "XNOR_LOW",
		"type": "combinational",
		"path": "/home/znikolaos-g/VLSI/Project/Part2/xnor.spice",
		"signature": "xnor A B vdd",
		"pins": [
			{
				"name": "A",
				"type": "input"
			},
			{
				"name": "B",
				"type": "input"
			},
			{
				"name": "vdd",
				"type": "power"
			},
			{
				"name": "xnor",
				"type": "output",
				"timing": [
					{
						"related_pin": "A",
						"timing_sense": "binate",
						"binate_type": "negative 0",
						"other_pin": "B",
						"loads": ["0.0017" ,"0.0062", "0.0232", "0.0865", "0.3221", "1.2"],
						"source_slews": ["0.0042", "0.0307", "0.0768", "0.192", "0.48", "1.2", "3"]
					},
					{
						"related_pin": "B",
						"timing_sense": "binate",
						"binate_type": "negative 0",
						"other_pin": "A",
						"loads": ["0.0017" ,"0.0062", "0.0232", "0.0865", "0.3221", "1.2"],
						"source_slews": ["0.0042", "0.0307", "0.0768", "0.192", "0.48", "1.2", "3"]
					}
				] 
			}
		]
	},
	{	
		"name": "DFFRS_LOW",
		"type": "sequential",
		"path": "/home/znikolaos-g/VLSI/Project/Part2/dffrs.spice",
		"signature": "Q Qm D CLK S R Vdd",
		"pins": [
			{
				"name": "D",
				"type": "input",
				"timing": [
					{
						"related_pin": "CP",
						"timing_type": "setup_rising"
					},
					{
						"related_pin": "CP",
						"timing_type": "setup_hold"
					}
				]
			},
			{
				"name": "S",
				"type": "preset",
				"timing": [
					{
						"related_pin": "CP",
						"timing_type": "recovery_rising"
					}
				]
			},
			{
				"name": "R",
				"type": "clear",
				"timing": [
					{
						"related_pin": "CP",
						"timing_type": "recovery_rising"
					}
				]
			},
			{
				"name": "CLK",
				"type": "clock"
			},
			{
				"name": "Vdd",
				"type": "power"
			},
			{
				"name": "Q",
				"type": "output",
				"timing": [
					{
						"related_pin": "CLK",
						"timing_sense": "non_unate",
						"timing_type": "rising_edge"
					},
					{
						"related_pin": "B",
						"timing_sense": "binate",
						"binate_type": "negative 0",
						"other_pin": "A"
					}
				] 
			}
		]
	}
]
