Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 10 18:12:11 2019
| Host         : DESKTOP-39D6N6M running 64-bit major release  (build 9200)
| Command      : report_methodology -file thirtytwo_bit_adder_methodology_drc_routed.rpt -pb thirtytwo_bit_adder_methodology_drc_routed.pb -rpx thirtytwo_bit_adder_methodology_drc_routed.rpx
| Design       : thirtytwo_bit_adder
| Device       : xa7a12tcpg238-2I
| Speed File   : -2I
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

