
# ğŸ“˜ Essay 1 â€” Hardware Memory Ordering (Assembly First)

---

## 1ï¸âƒ£ What Is Memory Ordering?

### Program Order

**Program order** is the order in which instructions appear in your code or assembly.

Example:

```asm
store X = 1
load  Y
```

Program order says:

> â€œFirst store to `X`, then load from `Y`.â€

This order exists:

- In source code
    
- In assembly listing
    
- In the programmerâ€™s head
    

But here is the critical rule:

> **Program order is not a global promise. It is only a local, single-core illusion.**

---

### Memory Order

**Memory order** answers a different question:

> _In what order do memory operations become visible to other cores?_

Memory order is about:

- When writes become visible
    
- When reads observe writes
    
- What order other CPUs _observe_ memory effects
    

**Program order â‰  Memory order**

That gap is the entire reason memory ordering exists.

---

## 2ï¸âƒ£ Why Memory Ordering Is Needed

Modern CPUs:

- Are extremely fast
    
- Run many instructions in parallel
    
- Share memory across multiple cores
    

Without rules about memory ordering:

- Each core would see a different â€œrealityâ€
    
- Programs would behave unpredictably
    
- Shared data would be meaningless
    

Memory ordering exists to:

- Control _when_ writes become visible
    
- Control _what order_ reads see them
    
- Make multi-threaded programs reason-able
    

Important distinction:

> **Cache coherency gives correctness of values.  
> Memory ordering gives correctness of timing and order.**

---

## 3ï¸âƒ£ Why Multi-Core CPUs Reorder Things

### The Performance Problem

Memory is slow.  
CPUs are fast.

If a CPU waited for every memory operation to complete **in strict order**, it would waste huge amounts of time.

So CPUs are designed to:

- Execute instructions out of order
    
- Overlap memory operations
    
- Hide memory latency
    

### Key Principle

> **If reordering does not break single-thread correctness, the CPU is allowed to do it.**

The CPU only guarantees:

- Each thread behaves correctly _by itself_
    
- Instructions _appear_ ordered locally
    

It does **not** guarantee:

- Other cores see the same order
    
- Memory effects appear immediately
    

---

## 4ï¸âƒ£ How This Problem Gets â€œSolvedâ€ (At Hardware Level)

At the hardware level, the CPU does **not** fully solve ordering.

Instead, it:

- Allows aggressive reordering
    
- Provides _mechanisms_ to restrict it when needed
    

Those mechanisms include:

- Store buffers
    
- Load buffers
    
- Cache coherency protocols (like MESI)
    
- Memory fences (later)
    

Hardware provides **tools**, not safety.

Languages and atomics add the rules later.

---

## 5ï¸âƒ£ What Are Store Buffers and Load Buffers?

### Store Buffers

A **store buffer** holds writes temporarily before they reach the cache.

Why?

- Writing to cache can be slow
    
- CPU wants to keep executing
    

Mental model:

> A store buffer is like a **notepad** next to the CPU.  
> You write things down quickly and share them later.

Effect:

- Store is _executed_
    
- Store is _not yet visible_ to other cores
    

---

### Load Buffers

A **load buffer** allows the CPU to:

- Execute loads early
    
- Speculate on values
    
- Avoid waiting for stores or cache updates
    

Mental model:

> A load buffer lets the CPU **peek early**, even if memory is not fully synchronized.

Effect:

- Loads can see old values
    
- Loads can move ahead of stores
    

---

## 6ï¸âƒ£ Why MESI Does NOT Prevent Reordering

MESI guarantees **coherency**, not **ordering**.

MESI ensures:

- Only one core writes a cache line
    
- All cores eventually see the same value
    

MESI does **not** ensure:

- When writes become visible
    
- In what order writes are seen
    
- That loads wait for stores
    

Why?

Because:

- Store buffers sit _above_ the cache
    
- Load buffers bypass waiting
    
- MESI operates _after_ buffering
    

Key insight:

> **MESI answers â€œwhat value is correct?â€  
> Memory ordering answers â€œwhen is it visible?â€**

---

## 7ï¸âƒ£ Visibility vs Execution Order (In Depth)

### Execution Order

Execution order is:

- When the CPU performs an instruction internally
    

Example:

```asm
store X = 1   ; executed now (buffered)
```

Execution happens **immediately**.

---

### Visibility Order

Visibility order is:

- When another core can observe the effect
    

That may happen:

- Later
    
- In a different order
    
- After buffers flush
    

### Critical Rule

> **An instruction can execute before it becomes visible.**

This is the root of all concurrency confusion.

---

## 8ï¸âƒ£ Examples Using Pseudo-Assembly

### Example 1: Store â†’ Load Reordering

```asm
store X = 1
load  r1 = Y
```

What actually happens:

```
store X â†’ store buffer
load Y  â†’ executes immediately
```

From another coreâ€™s view:

- `X` may still be 0
    
- `Y` may be read before `X` is visible
    

---

## 9ï¸âƒ£ How Both Cores Can Observe â€œImpossibleâ€ Results

### Store Buffering (SB) Example

Initial state:

```
X = 0
Y = 0
```

**Core 0**

```asm
store X = 1
load  r0 = Y
```

**Core 1**

```asm
store Y = 1
load  r1 = X
```

### Timeline

1. Core 0 buffers `X = 1`
    
2. Core 1 buffers `Y = 1`
    
3. Core 0 loads `Y` â†’ sees `0`
    
4. Core 1 loads `X` â†’ sees `0`
    
5. Buffers flush later
    

Result:

```
r0 = 0
r1 = 0
```

This looks impossible **if you assume program order is global**.

It is completely legal **because observed order â‰  program order**.

---

## ğŸ”‘ Answering the Must-Answer Questions

### Why can a later load execute before an earlier store?

Because:

- Stores are buffered
    
- Loads are allowed to execute early
    
- This avoids pipeline stalls
    

---

### Why does the CPU do this even when caches are coherent?

Because:

- Coherency ensures correct values
    
- It does not enforce timing
    
- Buffers delay visibility
    

---

### What does â€œobserved orderâ€ mean?

**Observed order** is:

> The order in which _another core_ sees your memory operations.

Observed order:

- May differ from program order
    
- May differ from execution order
    
- May differ per core
    

---

## ğŸ§  Final Mental Model

Think of each core as:

- Executing instructions aggressively
    
- Writing into private buffers
    
- Reading from partially updated views
    
- Synchronizing only when forced
    

Memory ordering is about:

> **Forcing a shared, agreed-upon view of memory at specific points.**

---

## ğŸ›‘ Stop Rule Check

If you can explain:

- Why `r0 = 0, r1 = 0` is legal
    
- Without saying â€œcompiler bugâ€ or â€œundefined behaviorâ€
    

Then you **fully understand Essay 1**.

---

When youâ€™re ready, we move to  
ğŸ“˜ **Essay 2 â€” Memory Ordering as Rules (Language-Agnostic)**