{
  "creator": "Yosys 0.48 (git sha1 aaa5347494801e9e3870b31387da59da24233f76, clang++ 18.1.2-wasi-sdk -O3)",
  "modules": {
    "ALU": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/core/vsrc/ALU.v:2.1-103.10"
      },
      "ports": {
        "ALU_DA": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "ALU_DB": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "ALU_CTL": {
          "direction": "input",
          "bits": [ 66, 67, 68, 69 ]
        },
        "ALU_ZERO": {
          "direction": "output",
          "bits": [ 70 ]
        },
        "ALU_OverFlow": {
          "direction": "output",
          "bits": [ 71 ]
        },
        "ALU_DC": {
          "direction": "output",
          "bits": [ 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103 ]
        }
      },
      "cells": {
        "$and${workspace}/core/vsrc/ALU.v:28$4": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:28.20-28.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 104 ],
            "B": [ 105 ],
            "Y": [ 106 ]
          }
        },
        "$and${workspace}/core/vsrc/ALU.v:28$6": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:28.20-28.61"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 106 ],
            "B": [ 107 ],
            "Y": [ 108 ]
          }
        },
        "$and${workspace}/core/vsrc/ALU.v:40$8": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:40.32-40.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "Y": [ 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140 ]
          }
        },
        "$and${workspace}/core/vsrc/ALU.v:77$14": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:77.27-77.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 141 ],
            "B": [ 108 ],
            "Y": [ 71 ]
          }
        },
        "$eq${workspace}/core/vsrc/ALU.v:85$17": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:85.22-85.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66 ],
            "Y": [ 142 ]
          }
        },
        "$not${workspace}/core/vsrc/ALU.v:28$2": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:28.20-28.31"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 69 ],
            "Y": [ 104 ]
          }
        },
        "$not${workspace}/core/vsrc/ALU.v:28$3": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:28.34-28.46"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 68 ],
            "Y": [ 105 ]
          }
        },
        "$not${workspace}/core/vsrc/ALU.v:28$5": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:28.50-28.61"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 67 ],
            "Y": [ 107 ]
          }
        },
        "$not${workspace}/core/vsrc/ALU.v:46$12": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:46.32-46.50"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174 ],
            "Y": [ 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206 ]
          }
        },
        "$or${workspace}/core/vsrc/ALU.v:25$1": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:25.21-25.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66 ],
            "B": [ 67 ],
            "Y": [ 207 ]
          }
        },
        "$or${workspace}/core/vsrc/ALU.v:42$9": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:42.32-42.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "Y": [ 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239 ]
          }
        },
        "$or${workspace}/core/vsrc/ALU.v:46$11": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:46.34-46.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "Y": [ 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174 ]
          }
        },
        "$procmux$45": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/core/vsrc/ALU.v:0.0-0.0|{workspace}/core/vsrc/ALU.v:90.9-99.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367 ],
            "S": [ 368, 369, 370, 371 ],
            "Y": [ 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103 ]
          }
        },
        "$procmux$46_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/core/vsrc/ALU.v:0.0-0.0|{workspace}/core/vsrc/ALU.v:90.9-99.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 68, 69 ],
            "B": [ "1", "0" ],
            "Y": [ 368 ]
          }
        },
        "$procmux$47_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/core/vsrc/ALU.v:0.0-0.0|{workspace}/core/vsrc/ALU.v:90.9-99.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 68, 69 ],
            "B": [ "0", "1" ],
            "Y": [ 369 ]
          }
        },
        "$procmux$48_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/core/vsrc/ALU.v:0.0-0.0|{workspace}/core/vsrc/ALU.v:90.9-99.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 68, 69 ],
            "B": [ "1", "1" ],
            "Y": [ 370 ]
          }
        },
        "$procmux$49_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/core/vsrc/ALU.v:0.0-0.0|{workspace}/core/vsrc/ALU.v:90.9-99.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 68, 69 ],
            "Y": [ 371 ]
          }
        },
        "$procmux$50": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/core/vsrc/ALU.v:0.0-0.0|{workspace}/core/vsrc/ALU.v:38.9-47.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140 ],
            "S": [ 404, 405, 406, 407 ],
            "Y": [ 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335 ]
          }
        },
        "$procmux$51_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/core/vsrc/ALU.v:0.0-0.0|{workspace}/core/vsrc/ALU.v:38.9-47.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66, 67 ],
            "B": [ "1", "1" ],
            "Y": [ 404 ]
          }
        },
        "$procmux$52_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/core/vsrc/ALU.v:0.0-0.0|{workspace}/core/vsrc/ALU.v:38.9-47.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66, 67 ],
            "B": [ "0", "1" ],
            "Y": [ 405 ]
          }
        },
        "$procmux$53_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/core/vsrc/ALU.v:0.0-0.0|{workspace}/core/vsrc/ALU.v:38.9-47.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66, 67 ],
            "B": [ "1", "0" ],
            "Y": [ 406 ]
          }
        },
        "$procmux$54_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/core/vsrc/ALU.v:0.0-0.0|{workspace}/core/vsrc/ALU.v:38.9-47.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66, 67 ],
            "Y": [ 407 ]
          }
        },
        "$ternary${workspace}/core/vsrc/ALU.v:85$18": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:85.21-85.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 408 ],
            "B": [ 409 ],
            "S": [ 66 ],
            "Y": [ 410 ]
          }
        },
        "$ternary${workspace}/core/vsrc/ALU.v:86$19": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:86.25-86.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 410 ],
            "Y": [ 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303 ]
          }
        },
        "$xor${workspace}/core/vsrc/ALU.v:44$10": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:44.32-44.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "Y": [ 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403 ]
          }
        },
        "$xor${workspace}/core/vsrc/ALU.v:66$13": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:66.18-66.30"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207 ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "Y": [ 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442 ]
          }
        },
        "$xor${workspace}/core/vsrc/ALU.v:83$15": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:83.26-83.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 443 ],
            "B": [ 207 ],
            "Y": [ 408 ]
          }
        },
        "$xor${workspace}/core/vsrc/ALU.v:84$16": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:84.24-84.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 141 ],
            "B": [ 367 ],
            "Y": [ 409 ]
          }
        },
        "Adder": {
          "hide_name": 0,
          "type": "Adder",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/core/vsrc/ALU.v:68.11-75.41"
          },
          "port_directions": {
            "A": "input",
            "ADD_OverFlow": "output",
            "ADD_carry": "output",
            "ADD_result": "output",
            "ADD_zero": "output",
            "ALU_CTL": "input",
            "B": "input",
            "Cin": "input"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "ADD_OverFlow": [ 141 ],
            "ADD_carry": [ 443 ],
            "ADD_result": [ 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367 ],
            "ADD_zero": [ 70 ],
            "ALU_CTL": [ 66, 67, 68, 69 ],
            "B": [ 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442 ],
            "Cin": [ 207 ]
          }
        },
        "Shifter": {
          "hide_name": 0,
          "type": "Shifter",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/core/vsrc/ALU.v:55.13-58.49"
          },
          "port_directions": {
            "ALU_DA": "input",
            "ALU_SHIFT": "input",
            "Shiftctr": "input",
            "shift_result": "output"
          },
          "connections": {
            "ALU_DA": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "ALU_SHIFT": [ 34, 35, 36, 37, 38 ],
            "Shiftctr": [ 66, 67 ],
            "shift_result": [ 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271 ]
          }
        }
      },
      "netnames": {
        "$0\\ALU_DC[31:0]": {
          "hide_name": 1,
          "bits": [ 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:89.5-100.8"
          }
        },
        "$0\\logic_result[31:0]": {
          "hide_name": 1,
          "bits": [ 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:37.5-48.8"
          }
        },
        "$1\\ALU_DC[31:0]": {
          "hide_name": 1,
          "bits": [ 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:89.5-100.8"
          }
        },
        "$1\\logic_result[31:0]": {
          "hide_name": 1,
          "bits": [ 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:37.5-48.8"
          }
        },
        "$and${workspace}/core/vsrc/ALU.v:28$4_Y": {
          "hide_name": 1,
          "bits": [ 106 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:28.20-28.46"
          }
        },
        "$and${workspace}/core/vsrc/ALU.v:28$6_Y": {
          "hide_name": 1,
          "bits": [ 108 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:28.20-28.61"
          }
        },
        "$and${workspace}/core/vsrc/ALU.v:40$8_Y": {
          "hide_name": 1,
          "bits": [ 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:40.32-40.47"
          }
        },
        "$and${workspace}/core/vsrc/ALU.v:77$14_Y": {
          "hide_name": 1,
          "bits": [ 71 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:77.27-77.47"
          }
        },
        "$eq${workspace}/core/vsrc/ALU.v:85$17_Y": {
          "hide_name": 1,
          "bits": [ 142 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:85.22-85.34"
          }
        },
        "$not${workspace}/core/vsrc/ALU.v:28$2_Y": {
          "hide_name": 1,
          "bits": [ 104 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:28.20-28.31"
          }
        },
        "$not${workspace}/core/vsrc/ALU.v:28$3_Y": {
          "hide_name": 1,
          "bits": [ 105 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:28.34-28.46"
          }
        },
        "$not${workspace}/core/vsrc/ALU.v:28$5_Y": {
          "hide_name": 1,
          "bits": [ 107 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:28.50-28.61"
          }
        },
        "$not${workspace}/core/vsrc/ALU.v:46$12_Y": {
          "hide_name": 1,
          "bits": [ 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:46.32-46.50"
          }
        },
        "$or${workspace}/core/vsrc/ALU.v:25$1_Y": {
          "hide_name": 1,
          "bits": [ 207 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:25.21-25.42"
          }
        },
        "$or${workspace}/core/vsrc/ALU.v:42$9_Y": {
          "hide_name": 1,
          "bits": [ 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:42.32-42.47"
          }
        },
        "$or${workspace}/core/vsrc/ALU.v:46$11_Y": {
          "hide_name": 1,
          "bits": [ 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:46.34-46.49"
          }
        },
        "$procmux$45_Y": {
          "hide_name": 1,
          "bits": [ 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103 ],
          "attributes": {
          }
        },
        "$procmux$46_CMP": {
          "hide_name": 1,
          "bits": [ 368 ],
          "attributes": {
          }
        },
        "$procmux$47_CMP": {
          "hide_name": 1,
          "bits": [ 369 ],
          "attributes": {
          }
        },
        "$procmux$48_CMP": {
          "hide_name": 1,
          "bits": [ 370 ],
          "attributes": {
          }
        },
        "$procmux$49_CMP": {
          "hide_name": 1,
          "bits": [ 371 ],
          "attributes": {
          }
        },
        "$procmux$50_Y": {
          "hide_name": 1,
          "bits": [ 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335 ],
          "attributes": {
          }
        },
        "$procmux$51_CMP": {
          "hide_name": 1,
          "bits": [ 404 ],
          "attributes": {
          }
        },
        "$procmux$52_CMP": {
          "hide_name": 1,
          "bits": [ 405 ],
          "attributes": {
          }
        },
        "$procmux$53_CMP": {
          "hide_name": 1,
          "bits": [ 406 ],
          "attributes": {
          }
        },
        "$procmux$54_CMP": {
          "hide_name": 1,
          "bits": [ 407 ],
          "attributes": {
          }
        },
        "$ternary${workspace}/core/vsrc/ALU.v:85$18_Y": {
          "hide_name": 1,
          "bits": [ 410 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:85.21-85.57"
          }
        },
        "$ternary${workspace}/core/vsrc/ALU.v:86$19_Y": {
          "hide_name": 1,
          "bits": [ 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:86.25-86.59"
          }
        },
        "$xor${workspace}/core/vsrc/ALU.v:44$10_Y": {
          "hide_name": 1,
          "bits": [ 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:44.32-44.47"
          }
        },
        "$xor${workspace}/core/vsrc/ALU.v:66$13_Y": {
          "hide_name": 1,
          "bits": [ 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:66.18-66.30"
          }
        },
        "$xor${workspace}/core/vsrc/ALU.v:83$15_Y": {
          "hide_name": 1,
          "bits": [ 408 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:83.26-83.44"
          }
        },
        "$xor${workspace}/core/vsrc/ALU.v:84$16_Y": {
          "hide_name": 1,
          "bits": [ 409 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:84.24-84.53"
          }
        },
        "ADD_OverFlow": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:62.20-62.32"
          }
        },
        "ADD_carry": {
          "hide_name": 0,
          "bits": [ 443 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:62.10-62.19"
          }
        },
        "ADD_result": {
          "hide_name": 0,
          "bits": [ 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:63.17-63.27"
          }
        },
        "ALU_CTL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68, 69 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:12.21-12.28"
          }
        },
        "ALU_DA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:10.21-10.27"
          }
        },
        "ALU_DB": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:11.21-11.27"
          }
        },
        "ALU_DC": {
          "hide_name": 0,
          "bits": [ 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:15.25-15.31"
          }
        },
        "ALU_OverFlow": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:14.21-14.33"
          }
        },
        "ALU_SHIFT": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:51.20-51.29"
          }
        },
        "ALU_ZERO": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:13.21-13.29"
          }
        },
        "BIT_M": {
          "hide_name": 0,
          "bits": [ 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:61.17-61.22"
          }
        },
        "LESS_S": {
          "hide_name": 0,
          "bits": [ 410 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:81.32-81.38"
          }
        },
        "LESS_SIGN": {
          "hide_name": 0,
          "bits": [ 409 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:81.22-81.31"
          }
        },
        "LESS_UNSIGN": {
          "hide_name": 0,
          "bits": [ 408 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:81.10-81.21"
          }
        },
        "Logicctr": {
          "hide_name": 0,
          "bits": [ 66, 67 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:22.16-22.24"
          }
        },
        "Opctr": {
          "hide_name": 0,
          "bits": [ 68, 69 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:21.16-21.21"
          }
        },
        "Ovctr": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:20.10-20.15"
          }
        },
        "SIGctr": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:19.10-19.16"
          }
        },
        "SLT_result": {
          "hide_name": 0,
          "bits": [ 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:80.17-80.27"
          }
        },
        "SUBctr": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:18.10-18.16"
          }
        },
        "Shiftctr": {
          "hide_name": 0,
          "bits": [ 66, 67 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:23.16-23.24"
          }
        },
        "XOR_M": {
          "hide_name": 0,
          "bits": [ 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:61.23-61.28"
          }
        },
        "logic_result": {
          "hide_name": 0,
          "bits": [ 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:35.16-35.28"
          }
        },
        "shift_result": {
          "hide_name": 0,
          "bits": [ 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:52.17-52.29"
          }
        }
      }
    },
    "Adder": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/core/vsrc/ALU.v:132.1-153.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "Cin": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "ALU_CTL": {
          "direction": "input",
          "bits": [ 67, 68, 69, 70 ]
        },
        "ADD_carry": {
          "direction": "output",
          "bits": [ 71 ]
        },
        "ADD_OverFlow": {
          "direction": "output",
          "bits": [ 72 ]
        },
        "ADD_zero": {
          "direction": "output",
          "bits": [ 73 ]
        },
        "ADD_result": {
          "direction": "output",
          "bits": [ 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105 ]
        }
      },
      "cells": {
        "$add${workspace}/core/vsrc/ALU.v:142$28": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100001"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:142.35-142.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "Y": [ 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138 ]
          }
        },
        "$add${workspace}/core/vsrc/ALU.v:142$29": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100001",
            "Y_WIDTH": "00000000000000000000000000100001"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:142.35-142.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138 ],
            "B": [ 66, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 71 ]
          }
        },
        "$and${workspace}/core/vsrc/ALU.v:150$34": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:150.27-150.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 139 ],
            "B": [ 140 ],
            "Y": [ 141 ]
          }
        },
        "$and${workspace}/core/vsrc/ALU.v:150$35": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:150.27-150.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 141 ],
            "B": [ 105 ],
            "Y": [ 142 ]
          }
        },
        "$and${workspace}/core/vsrc/ALU.v:150$36": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:150.64-150.77"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 33 ],
            "B": [ 65 ],
            "Y": [ 143 ]
          }
        },
        "$and${workspace}/core/vsrc/ALU.v:150$38": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:150.64-150.95"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 143 ],
            "B": [ 144 ],
            "Y": [ 145 ]
          }
        },
        "$not${workspace}/core/vsrc/ALU.v:143$31": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:143.23-143.37"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 146 ],
            "Y": [ 73 ]
          }
        },
        "$not${workspace}/core/vsrc/ALU.v:150$32": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:150.27-150.33"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 33 ],
            "Y": [ 139 ]
          }
        },
        "$not${workspace}/core/vsrc/ALU.v:150$33": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:150.36-150.42"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 65 ],
            "Y": [ 140 ]
          }
        },
        "$not${workspace}/core/vsrc/ALU.v:150$37": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:150.80-150.95"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 105 ],
            "Y": [ 144 ]
          }
        },
        "$or${workspace}/core/vsrc/ALU.v:150$39": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:150.25-150.96"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 142 ],
            "B": [ 145 ],
            "Y": [ 72 ]
          }
        },
        "$reduce_or${workspace}/core/vsrc/ALU.v:143$30": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:143.25-143.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105 ],
            "Y": [ 146 ]
          }
        }
      },
      "netnames": {
        "$add${workspace}/core/vsrc/ALU.v:142$28_Y": {
          "hide_name": 1,
          "bits": [ 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:142.35-142.38"
          }
        },
        "$add${workspace}/core/vsrc/ALU.v:142$29_Y": {
          "hide_name": 1,
          "bits": [ 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 71 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:142.35-142.51"
          }
        },
        "$and${workspace}/core/vsrc/ALU.v:150$34_Y": {
          "hide_name": 1,
          "bits": [ 141 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:150.27-150.42"
          }
        },
        "$and${workspace}/core/vsrc/ALU.v:150$35_Y": {
          "hide_name": 1,
          "bits": [ 142 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:150.27-150.59"
          }
        },
        "$and${workspace}/core/vsrc/ALU.v:150$36_Y": {
          "hide_name": 1,
          "bits": [ 143 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:150.64-150.77"
          }
        },
        "$and${workspace}/core/vsrc/ALU.v:150$38_Y": {
          "hide_name": 1,
          "bits": [ 145 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:150.64-150.95"
          }
        },
        "$not${workspace}/core/vsrc/ALU.v:143$31_Y": {
          "hide_name": 1,
          "bits": [ 73 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:143.23-143.37"
          }
        },
        "$not${workspace}/core/vsrc/ALU.v:150$32_Y": {
          "hide_name": 1,
          "bits": [ 139 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:150.27-150.33"
          }
        },
        "$not${workspace}/core/vsrc/ALU.v:150$33_Y": {
          "hide_name": 1,
          "bits": [ 140 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:150.36-150.42"
          }
        },
        "$not${workspace}/core/vsrc/ALU.v:150$37_Y": {
          "hide_name": 1,
          "bits": [ 144 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:150.80-150.95"
          }
        },
        "$or${workspace}/core/vsrc/ALU.v:150$39_Y": {
          "hide_name": 1,
          "bits": [ 72 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:150.25-150.96"
          }
        },
        "$reduce_or${workspace}/core/vsrc/ALU.v:143$30_Y": {
          "hide_name": 1,
          "bits": [ 146 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:143.25-143.36"
          }
        },
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:132.27-132.28"
          }
        },
        "ADD_OverFlow": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:137.25-137.37"
          }
        },
        "ADD_carry": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:136.25-136.34"
          }
        },
        "ADD_result": {
          "hide_name": 0,
          "bits": [ 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:139.32-139.42"
          }
        },
        "ADD_zero": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:138.25-138.33"
          }
        },
        "ALU_CTL": {
          "hide_name": 0,
          "bits": [ 67, 68, 69, 70 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:135.30-135.37"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:133.31-133.32"
          }
        },
        "Cin": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:134.24-134.27"
          }
        }
      }
    },
    "Shifter": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/core/vsrc/ALU.v:107.1-129.10"
      },
      "ports": {
        "ALU_DA": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "ALU_SHIFT": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38 ]
        },
        "Shiftctr": {
          "direction": "input",
          "bits": [ 39, 40 ]
        },
        "shift_result": {
          "direction": "output",
          "bits": [ 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72 ]
        }
      },
      "cells": {
        "$or${workspace}/core/vsrc/ALU.v:122$27": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:122.32-122.85"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
            "B": [ 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136 ],
            "Y": [ 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168 ]
          }
        },
        "$procmux$41": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/core/vsrc/ALU.v:0.0-0.0|{workspace}/core/vsrc/ALU.v:116.9-125.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232 ],
            "S": [ 233, 234, 235 ],
            "Y": [ 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72 ]
          }
        },
        "$procmux$42_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/core/vsrc/ALU.v:0.0-0.0|{workspace}/core/vsrc/ALU.v:116.9-125.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 39, 40 ],
            "B": [ "1", "1" ],
            "Y": [ 233 ]
          }
        },
        "$procmux$43_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/core/vsrc/ALU.v:0.0-0.0|{workspace}/core/vsrc/ALU.v:116.9-125.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 39, 40 ],
            "B": [ "0", "1" ],
            "Y": [ 234 ]
          }
        },
        "$procmux$44_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/core/vsrc/ALU.v:0.0-0.0|{workspace}/core/vsrc/ALU.v:116.9-125.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 39, 40 ],
            "B": [ "1", "0" ],
            "Y": [ 235 ]
          }
        },
        "$shl${workspace}/core/vsrc/ALU.v:118$23": {
          "hide_name": 1,
          "type": "$shl",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:118.32-118.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ 34, 35, 36, 37, 38 ],
            "Y": [ 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232 ]
          }
        },
        "$shl${workspace}/core/vsrc/ALU.v:122$25": {
          "hide_name": 1,
          "type": "$shl",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:122.33-122.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33 ],
            "B": [ 236, 237, 238, 239, 240, 241 ],
            "Y": [ 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ]
          }
        },
        "$shr${workspace}/core/vsrc/ALU.v:120$24": {
          "hide_name": 1,
          "type": "$shr",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:120.32-120.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ 34, 35, 36, 37, 38 ],
            "Y": [ 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200 ]
          }
        },
        "$shr${workspace}/core/vsrc/ALU.v:122$26": {
          "hide_name": 1,
          "type": "$shr",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:122.65-122.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ 34, 35, 36, 37, 38 ],
            "Y": [ 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136 ]
          }
        },
        "$sub${workspace}/core/vsrc/ALU.v:114$21": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:114.22-114.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "1" ],
            "B": [ 34, 35, 36, 37, 38, "0" ],
            "Y": [ 236, 237, 238, 239, 240, 241 ]
          }
        }
      },
      "netnames": {
        "$0\\shift_result[31:0]": {
          "hide_name": 1,
          "bits": [ 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:115.5-126.8"
          }
        },
        "$1\\shift_result[31:0]": {
          "hide_name": 1,
          "bits": [ 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:115.5-126.8"
          }
        },
        "$or${workspace}/core/vsrc/ALU.v:122$27_Y": {
          "hide_name": 1,
          "bits": [ 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:122.32-122.85"
          }
        },
        "$procmux$41_Y": {
          "hide_name": 1,
          "bits": [ 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72 ],
          "attributes": {
          }
        },
        "$procmux$42_CMP": {
          "hide_name": 1,
          "bits": [ 233 ],
          "attributes": {
          }
        },
        "$procmux$43_CMP": {
          "hide_name": 1,
          "bits": [ 234 ],
          "attributes": {
          }
        },
        "$procmux$44_CMP": {
          "hide_name": 1,
          "bits": [ 235 ],
          "attributes": {
          }
        },
        "$shl${workspace}/core/vsrc/ALU.v:118$23_Y": {
          "hide_name": 1,
          "bits": [ 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:118.32-118.51"
          }
        },
        "$shl${workspace}/core/vsrc/ALU.v:122$25_Y": {
          "hide_name": 1,
          "bits": [ 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:122.33-122.60"
          }
        },
        "$shr${workspace}/core/vsrc/ALU.v:120$24_Y": {
          "hide_name": 1,
          "bits": [ 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:120.32-120.51"
          }
        },
        "$shr${workspace}/core/vsrc/ALU.v:122$26_Y": {
          "hide_name": 1,
          "bits": [ 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:122.65-122.84"
          }
        },
        "$sub${workspace}/core/vsrc/ALU.v:114$21_Y": {
          "hide_name": 1,
          "bits": [ 236, 237, 238, 239, 240, 241 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:114.22-114.46"
          }
        },
        "ALU_DA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:107.29-107.35"
          }
        },
        "ALU_SHIFT": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:108.32-108.41"
          }
        },
        "Shiftctr": {
          "hide_name": 0,
          "bits": [ 39, 40 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:109.32-109.40"
          }
        },
        "shift_n": {
          "hide_name": 0,
          "bits": [ 236, 237, 238, 239, 240, 241 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:113.16-113.23"
          }
        },
        "shift_result": {
          "hide_name": 0,
          "bits": [ 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72 ],
          "attributes": {
            "src": "{workspace}/core/vsrc/ALU.v:110.38-110.50"
          }
        }
      }
    }
  }
}
