# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Feb 19 2024 22:56:10

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: 5K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.85965 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_app
		4.2::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.2::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_dn:in
			6.1.2::Path details for port: usb_dp:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_dn:out
			6.2.2::Path details for port: usb_dp:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_dn:in
			6.4.2::Path details for port: usb_dp:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_dn:out
			6.5.2::Path details for port: usb_dp:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: clk_app  | Frequency: 93.10 MHz  | Target: 12.00 MHz  | 
Clock: clk_usb  | Frequency: 42.71 MHz  | Target: 48.01 MHz  | 
Clock: clki     | N/A                   | Target: 48.01 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk_app       clk_app        83330            72589       N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            -2586       N/A              N/A         N/A              N/A         N/A              N/A         
clki          clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clki          clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                 Setup Times  Clock Reference:Phase  
---------  -------------------------  -----------  ---------------------  
usb_dn:in  clk_gb/GLOBALBUFFEROUTPUT  6192         clk_usb:R              
usb_dp:in  clk_gb/GLOBALBUFFEROUTPUT  2947         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port                 Clock to Out  Clock Reference:Phase  
----------  -------------------------  ------------  ---------------------  
usb_dn:out  clk_gb/GLOBALBUFFEROUTPUT  16264         clk_usb:R              
usb_dp:out  clk_gb/GLOBALBUFFEROUTPUT  16264         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                 Hold Times  Clock Reference:Phase  
---------  -------------------------  ----------  ---------------------  
usb_dn:in  clk_gb/GLOBALBUFFEROUTPUT  -4910       clk_usb:R              
usb_dp:in  clk_gb/GLOBALBUFFEROUTPUT  -1732       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port                 Minimum Clock to Out  Clock Reference:Phase  
----------  -------------------------  --------------------  ---------------------  
usb_dn:out  clk_gb/GLOBALBUFFEROUTPUT  11927                 clk_usb:R              
usb_dp:out  clk_gb/GLOBALBUFFEROUTPUT  11477                 clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 93.10 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_q_0_LC_10_20_6/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_data_q_7_LC_17_17_7/ce
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_data_q_7_LC_17_17_7/clk
Setup Constraint : 83330p
Path slack       : 72589p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5086
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             88416

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5086
+ Clock To Q                               1391
+ Data Path Delay                          9350
---------------------------------------   ----- 
End-of-path arrival time (ps)             15827
 
Launch Clock Path
pin name                                                                                               model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_13_29_6/lcout                                                           LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__4801/I                                                                                              Odrv4                          0                 0  RISE       1
I__4801/O                                                                                              Odrv4                        596               596  RISE       1
I__4803/I                                                                                              LocalMux                       0               596  RISE       1
I__4803/O                                                                                              LocalMux                    1099              1695  RISE       1
I__4804/I                                                                                              IoInMux                        0              1695  RISE       1
I__4804/O                                                                                              IoInMux                      662              2358  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER                                                        ICE_GB                         0              2358  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT                                                              ICE_GB                      1589              3947  RISE      23
I__8722/I                                                                                              gio2CtrlBuf                    0              3947  RISE       1
I__8722/O                                                                                              gio2CtrlBuf                    0              3947  RISE       1
I__8723/I                                                                                              GlobalMux                      0              3947  RISE       1
I__8723/O                                                                                              GlobalMux                    252              4199  RISE       1
I__8726/I                                                                                              ClkMux                         0              4199  RISE       1
I__8726/O                                                                                              ClkMux                       887              5086  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_q_0_LC_10_20_6/clk  LogicCell40_SEQ_MODE_1010      0              5086  RISE       1

Data path
pin name                                                                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_q_0_LC_10_20_6/lcout                 LogicCell40_SEQ_MODE_1010   1391              6477  72589  RISE       3
I__3319/I                                                                                                               LocalMux                       0              6477  72589  RISE       1
I__3319/O                                                                                                               LocalMux                    1099              7576  72589  RISE       1
I__3322/I                                                                                                               InMux                          0              7576  72589  RISE       1
I__3322/O                                                                                                               InMux                        662              8238  72589  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_consumed_qq_er_RNILU49_0_LC_10_20_1/in3    LogicCell40_SEQ_MODE_0000      0              8238  72589  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_consumed_qq_er_RNILU49_0_LC_10_20_1/lcout  LogicCell40_SEQ_MODE_0000    861              9099  72589  RISE       4
I__10152/I                                                                                                              Odrv4                          0              9099  72589  RISE       1
I__10152/O                                                                                                              Odrv4                        596              9695  72589  RISE       1
I__10155/I                                                                                                              Span4Mux_h                     0              9695  72589  RISE       1
I__10155/O                                                                                                              Span4Mux_h                   517             10212  72589  RISE       1
I__10159/I                                                                                                              Span4Mux_v                     0             10212  72589  RISE       1
I__10159/O                                                                                                              Span4Mux_v                   596             10808  72589  RISE       1
I__10160/I                                                                                                              LocalMux                       0             10808  72589  RISE       1
I__10160/O                                                                                                              LocalMux                    1099             11907  72589  RISE       1
I__10161/I                                                                                                              InMux                          0             11907  72589  RISE       1
I__10161/O                                                                                                              InMux                        662             12569  72589  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_consumed_qq_er_RNIO2UI_0_LC_18_18_7/in3    LogicCell40_SEQ_MODE_0000      0             12569  72589  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_consumed_qq_er_RNIO2UI_0_LC_18_18_7/lcout  LogicCell40_SEQ_MODE_0000    861             13430  72589  RISE       8
I__10149/I                                                                                                              Odrv4                          0             13430  72589  RISE       1
I__10149/O                                                                                                              Odrv4                        596             14026  72589  RISE       1
I__10150/I                                                                                                              LocalMux                       0             14026  72589  RISE       1
I__10150/O                                                                                                              LocalMux                    1099             15125  72589  RISE       1
I__10151/I                                                                                                              CEMux                          0             15125  72589  RISE       1
I__10151/O                                                                                                              CEMux                        702             15827  72589  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_data_q_7_LC_17_17_7/ce                     LogicCell40_SEQ_MODE_1010      0             15827  72589  RISE       1

Capture Clock Path
pin name                                                                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_13_29_6/lcout                                                          LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__4801/I                                                                                             Odrv4                          0                 0  RISE       1
I__4801/O                                                                                             Odrv4                        596               596  RISE       1
I__4803/I                                                                                             LocalMux                       0               596  RISE       1
I__4803/O                                                                                             LocalMux                    1099              1695  RISE       1
I__4804/I                                                                                             IoInMux                        0              1695  RISE       1
I__4804/O                                                                                             IoInMux                      662              2358  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER                                                       ICE_GB                         0              2358  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT                                                             ICE_GB                      1589              3947  RISE      23
I__8722/I                                                                                             gio2CtrlBuf                    0              3947  RISE       1
I__8722/O                                                                                             gio2CtrlBuf                    0              3947  RISE       1
I__8723/I                                                                                             GlobalMux                      0              3947  RISE       1
I__8723/O                                                                                             GlobalMux                    252              4199  RISE       1
I__8729/I                                                                                             ClkMux                         0              4199  RISE       1
I__8729/O                                                                                             ClkMux                       887              5086  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_data_q_7_LC_17_17_7/clk  LogicCell40_SEQ_MODE_1010      0              5086  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 42.71 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.clk_cnt_q_1_LC_11_22_3/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_8_16_4/in3
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_8_16_4/clk
Setup Constraint : 20830p
Path slack       : -2586p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         21297
---------------------------------------   ----- 
End-of-path arrival time (ps)             23827
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT             ICE_GB                         0                 0  RISE     433
I__10830/I                            gio2CtrlBuf                    0                 0  RISE       1
I__10830/O                            gio2CtrlBuf                    0                 0  RISE       1
I__10831/I                            GlobalMux                      0                 0  RISE       1
I__10831/O                            GlobalMux                    252               252  RISE       1
I__10969/I                            ClkMux                         0               252  RISE       1
I__10969/O                            ClkMux                       887              1139  RISE       1
u_usb_cdc.clk_cnt_q_1_LC_11_22_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.clk_cnt_q_1_LC_11_22_3/lcout                                                      LogicCell40_SEQ_MODE_1000   1391              2530  -2586  RISE       3
I__3253/I                                                                                   LocalMux                       0              2530  -2586  RISE       1
I__3253/O                                                                                   LocalMux                    1099              3629  -2586  RISE       1
I__3256/I                                                                                   InMux                          0              3629  -2586  RISE       1
I__3256/O                                                                                   InMux                        662              4291  -2586  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_1_LC_11_21_7/in0                                                LogicCell40_SEQ_MODE_0000      0              4291  -2586  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_1_LC_11_21_7/lcout                                              LogicCell40_SEQ_MODE_0000   1245              5536  -2586  RISE       1
I__3261/I                                                                                   Odrv4                          0              5536  -2586  RISE       1
I__3261/O                                                                                   Odrv4                        596              6132  -2586  RISE       1
I__3262/I                                                                                   Span4Mux_v                     0              6132  -2586  RISE       1
I__3262/O                                                                                   Span4Mux_v                   596              6728  -2586  RISE       1
I__3263/I                                                                                   Span4Mux_v                     0              6728  -2586  RISE       1
I__3263/O                                                                                   Span4Mux_v                   596              7324  -2586  RISE       1
I__3264/I                                                                                   Span4Mux_h                     0              7324  -2586  RISE       1
I__3264/O                                                                                   Span4Mux_h                   517              7841  -2586  RISE       1
I__3265/I                                                                                   Span4Mux_s1_v                  0              7841  -2586  RISE       1
I__3265/O                                                                                   Span4Mux_s1_v                344              8185  -2586  RISE       1
I__3266/I                                                                                   LocalMux                       0              8185  -2586  RISE       1
I__3266/O                                                                                   LocalMux                    1099              9284  -2586  RISE       1
I__3267/I                                                                                   IoInMux                        0              9284  -2586  RISE       1
I__3267/O                                                                                   IoInMux                      662              9947  -2586  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_0_1/USERSIGNALTOGLOBALBUFFER                                    ICE_GB                         0              9947  -2586  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_0_1/GLOBALBUFFEROUTPUT                                          ICE_GB                      1589             11536  -2586  RISE     107
I__9913/I                                                                                   gio2CtrlBuf                    0             11536  -2586  RISE       1
I__9913/O                                                                                   gio2CtrlBuf                    0             11536  -2586  RISE       1
I__9914/I                                                                                   GlobalMux                      0             11536  -2586  RISE       1
I__9914/O                                                                                   GlobalMux                    252             11788  -2586  RISE       1
I__9915/I                                                                                   Glb2LocalMux                   0             11788  -2586  RISE       1
I__9915/O                                                                                   Glb2LocalMux                 583             12370  -2586  RISE       1
I__9966/I                                                                                   LocalMux                       0             12370  -2586  RISE       1
I__9966/O                                                                                   LocalMux                    1099             13470  -2586  RISE       1
I__9993/I                                                                                   InMux                          0             13470  -2586  RISE       1
I__9993/O                                                                                   InMux                        662             14132  -2586  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_0_sqmuxa_1_LC_9_17_7/in3       LogicCell40_SEQ_MODE_0000      0             14132  -2586  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_0_sqmuxa_1_LC_9_17_7/lcout     LogicCell40_SEQ_MODE_0000    861             14993  -2586  RISE       8
I__3273/I                                                                                   LocalMux                       0             14993  -2586  RISE       1
I__3273/O                                                                                   LocalMux                    1099             16092  -2586  RISE       1
I__3277/I                                                                                   InMux                          0             16092  -2586  RISE       1
I__3277/O                                                                                   InMux                        662             16754  -2586  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_nak_q_er_RNI8G1ND_LC_8_18_7/in3        LogicCell40_SEQ_MODE_0000      0             16754  -2586  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_nak_q_er_RNI8G1ND_LC_8_18_7/lcout      LogicCell40_SEQ_MODE_0000    861             17615  -2586  RISE       2
I__1992/I                                                                                   LocalMux                       0             17615  -2586  RISE       1
I__1992/O                                                                                   LocalMux                    1099             18715  -2586  RISE       1
I__1994/I                                                                                   InMux                          0             18715  -2586  RISE       1
I__1994/O                                                                                   InMux                        662             19377  -2586  RISE       1
I__1996/I                                                                                   CascadeMux                     0             19377  -2586  RISE       1
I__1996/O                                                                                   CascadeMux                     0             19377  -2586  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNIJRF02_0_LC_7_17_0/in2       LogicCell40_SEQ_MODE_0000      0             19377  -2586  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNIJRF02_0_LC_7_17_0/carryout  LogicCell40_SEQ_MODE_0000    609             19986  -2586  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_1_LC_7_17_1/carryin      LogicCell40_SEQ_MODE_0000      0             19986  -2586  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_1_LC_7_17_1/carryout     LogicCell40_SEQ_MODE_0000    278             20264  -2586  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_2_LC_7_17_2/carryin      LogicCell40_SEQ_MODE_0000      0             20264  -2586  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_2_LC_7_17_2/carryout     LogicCell40_SEQ_MODE_0000    278             20542  -2586  RISE       1
I__1316/I                                                                                   InMux                          0             20542  -2586  RISE       1
I__1316/O                                                                                   InMux                        662             21205  -2586  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_3_LC_7_17_3/in3          LogicCell40_SEQ_MODE_0000      0             21205  -2586  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_3_LC_7_17_3/lcout        LogicCell40_SEQ_MODE_0000    861             22065  -2586  RISE       1
I__1503/I                                                                                   LocalMux                       0             22065  -2586  RISE       1
I__1503/O                                                                                   LocalMux                    1099             23165  -2586  RISE       1
I__1504/I                                                                                   InMux                          0             23165  -2586  RISE       1
I__1504/O                                                                                   InMux                        662             23827  -2586  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_8_16_4/in3                LogicCell40_SEQ_MODE_1010      0             23827  -2586  RISE       1

Capture Clock Path
pin name                                                                      model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                                     ICE_GB                         0                 0  RISE     433
I__10830/I                                                                    gio2CtrlBuf                    0                 0  RISE       1
I__10830/O                                                                    gio2CtrlBuf                    0                 0  RISE       1
I__10831/I                                                                    GlobalMux                      0                 0  RISE       1
I__10831/O                                                                    GlobalMux                    252               252  RISE       1
I__10955/I                                                                    ClkMux                         0               252  RISE       1
I__10955/O                                                                    ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_8_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.clk_cnt_q_1_LC_11_22_3/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_8_16_4/in3
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_8_16_4/clk
Setup Constraint : 20830p
Path slack       : -2586p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         21297
---------------------------------------   ----- 
End-of-path arrival time (ps)             23827
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT             ICE_GB                         0                 0  RISE     433
I__10830/I                            gio2CtrlBuf                    0                 0  RISE       1
I__10830/O                            gio2CtrlBuf                    0                 0  RISE       1
I__10831/I                            GlobalMux                      0                 0  RISE       1
I__10831/O                            GlobalMux                    252               252  RISE       1
I__10969/I                            ClkMux                         0               252  RISE       1
I__10969/O                            ClkMux                       887              1139  RISE       1
u_usb_cdc.clk_cnt_q_1_LC_11_22_3/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.clk_cnt_q_1_LC_11_22_3/lcout                                                      LogicCell40_SEQ_MODE_1000   1391              2530  -2586  RISE       3
I__3253/I                                                                                   LocalMux                       0              2530  -2586  RISE       1
I__3253/O                                                                                   LocalMux                    1099              3629  -2586  RISE       1
I__3256/I                                                                                   InMux                          0              3629  -2586  RISE       1
I__3256/O                                                                                   InMux                        662              4291  -2586  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_1_LC_11_21_7/in0                                                LogicCell40_SEQ_MODE_0000      0              4291  -2586  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_1_LC_11_21_7/lcout                                              LogicCell40_SEQ_MODE_0000   1245              5536  -2586  RISE       1
I__3261/I                                                                                   Odrv4                          0              5536  -2586  RISE       1
I__3261/O                                                                                   Odrv4                        596              6132  -2586  RISE       1
I__3262/I                                                                                   Span4Mux_v                     0              6132  -2586  RISE       1
I__3262/O                                                                                   Span4Mux_v                   596              6728  -2586  RISE       1
I__3263/I                                                                                   Span4Mux_v                     0              6728  -2586  RISE       1
I__3263/O                                                                                   Span4Mux_v                   596              7324  -2586  RISE       1
I__3264/I                                                                                   Span4Mux_h                     0              7324  -2586  RISE       1
I__3264/O                                                                                   Span4Mux_h                   517              7841  -2586  RISE       1
I__3265/I                                                                                   Span4Mux_s1_v                  0              7841  -2586  RISE       1
I__3265/O                                                                                   Span4Mux_s1_v                344              8185  -2586  RISE       1
I__3266/I                                                                                   LocalMux                       0              8185  -2586  RISE       1
I__3266/O                                                                                   LocalMux                    1099              9284  -2586  RISE       1
I__3267/I                                                                                   IoInMux                        0              9284  -2586  RISE       1
I__3267/O                                                                                   IoInMux                      662              9947  -2586  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_0_1/USERSIGNALTOGLOBALBUFFER                                    ICE_GB                         0              9947  -2586  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_0_1/GLOBALBUFFEROUTPUT                                          ICE_GB                      1589             11536  -2586  RISE     107
I__9913/I                                                                                   gio2CtrlBuf                    0             11536  -2586  RISE       1
I__9913/O                                                                                   gio2CtrlBuf                    0             11536  -2586  RISE       1
I__9914/I                                                                                   GlobalMux                      0             11536  -2586  RISE       1
I__9914/O                                                                                   GlobalMux                    252             11788  -2586  RISE       1
I__9915/I                                                                                   Glb2LocalMux                   0             11788  -2586  RISE       1
I__9915/O                                                                                   Glb2LocalMux                 583             12370  -2586  RISE       1
I__9966/I                                                                                   LocalMux                       0             12370  -2586  RISE       1
I__9966/O                                                                                   LocalMux                    1099             13470  -2586  RISE       1
I__9993/I                                                                                   InMux                          0             13470  -2586  RISE       1
I__9993/O                                                                                   InMux                        662             14132  -2586  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_0_sqmuxa_1_LC_9_17_7/in3       LogicCell40_SEQ_MODE_0000      0             14132  -2586  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_0_sqmuxa_1_LC_9_17_7/lcout     LogicCell40_SEQ_MODE_0000    861             14993  -2586  RISE       8
I__3273/I                                                                                   LocalMux                       0             14993  -2586  RISE       1
I__3273/O                                                                                   LocalMux                    1099             16092  -2586  RISE       1
I__3277/I                                                                                   InMux                          0             16092  -2586  RISE       1
I__3277/O                                                                                   InMux                        662             16754  -2586  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_nak_q_er_RNI8G1ND_LC_8_18_7/in3        LogicCell40_SEQ_MODE_0000      0             16754  -2586  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_nak_q_er_RNI8G1ND_LC_8_18_7/lcout      LogicCell40_SEQ_MODE_0000    861             17615  -2586  RISE       2
I__1992/I                                                                                   LocalMux                       0             17615  -2586  RISE       1
I__1992/O                                                                                   LocalMux                    1099             18715  -2586  RISE       1
I__1994/I                                                                                   InMux                          0             18715  -2586  RISE       1
I__1994/O                                                                                   InMux                        662             19377  -2586  RISE       1
I__1996/I                                                                                   CascadeMux                     0             19377  -2586  RISE       1
I__1996/O                                                                                   CascadeMux                     0             19377  -2586  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNIJRF02_0_LC_7_17_0/in2       LogicCell40_SEQ_MODE_0000      0             19377  -2586  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNIJRF02_0_LC_7_17_0/carryout  LogicCell40_SEQ_MODE_0000    609             19986  -2586  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_1_LC_7_17_1/carryin      LogicCell40_SEQ_MODE_0000      0             19986  -2586  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_1_LC_7_17_1/carryout     LogicCell40_SEQ_MODE_0000    278             20264  -2586  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_2_LC_7_17_2/carryin      LogicCell40_SEQ_MODE_0000      0             20264  -2586  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_2_LC_7_17_2/carryout     LogicCell40_SEQ_MODE_0000    278             20542  -2586  RISE       1
I__1316/I                                                                                   InMux                          0             20542  -2586  RISE       1
I__1316/O                                                                                   InMux                        662             21205  -2586  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_3_LC_7_17_3/in3          LogicCell40_SEQ_MODE_0000      0             21205  -2586  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_3_LC_7_17_3/lcout        LogicCell40_SEQ_MODE_0000    861             22065  -2586  RISE       1
I__1503/I                                                                                   LocalMux                       0             22065  -2586  RISE       1
I__1503/O                                                                                   LocalMux                    1099             23165  -2586  RISE       1
I__1504/I                                                                                   InMux                          0             23165  -2586  RISE       1
I__1504/O                                                                                   InMux                        662             23827  -2586  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_8_16_4/in3                LogicCell40_SEQ_MODE_1010      0             23827  -2586  RISE       1

Capture Clock Path
pin name                                                                      model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                                     ICE_GB                         0                 0  RISE     433
I__10830/I                                                                    gio2CtrlBuf                    0                 0  RISE       1
I__10830/O                                                                    gio2CtrlBuf                    0                 0  RISE       1
I__10831/I                                                                    GlobalMux                      0                 0  RISE       1
I__10831/O                                                                    GlobalMux                    252               252  RISE       1
I__10955/I                                                                    ClkMux                         0               252  RISE       1
I__10955/O                                                                    ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_8_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1


5.2::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_q_0_LC_10_20_6/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_data_q_7_LC_17_17_7/ce
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_data_q_7_LC_17_17_7/clk
Setup Constraint : 83330p
Path slack       : 72589p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5086
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             88416

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5086
+ Clock To Q                               1391
+ Data Path Delay                          9350
---------------------------------------   ----- 
End-of-path arrival time (ps)             15827
 
Launch Clock Path
pin name                                                                                               model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_13_29_6/lcout                                                           LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__4801/I                                                                                              Odrv4                          0                 0  RISE       1
I__4801/O                                                                                              Odrv4                        596               596  RISE       1
I__4803/I                                                                                              LocalMux                       0               596  RISE       1
I__4803/O                                                                                              LocalMux                    1099              1695  RISE       1
I__4804/I                                                                                              IoInMux                        0              1695  RISE       1
I__4804/O                                                                                              IoInMux                      662              2358  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER                                                        ICE_GB                         0              2358  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT                                                              ICE_GB                      1589              3947  RISE      23
I__8722/I                                                                                              gio2CtrlBuf                    0              3947  RISE       1
I__8722/O                                                                                              gio2CtrlBuf                    0              3947  RISE       1
I__8723/I                                                                                              GlobalMux                      0              3947  RISE       1
I__8723/O                                                                                              GlobalMux                    252              4199  RISE       1
I__8726/I                                                                                              ClkMux                         0              4199  RISE       1
I__8726/O                                                                                              ClkMux                       887              5086  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_q_0_LC_10_20_6/clk  LogicCell40_SEQ_MODE_1010      0              5086  RISE       1

Data path
pin name                                                                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_q_0_LC_10_20_6/lcout                 LogicCell40_SEQ_MODE_1010   1391              6477  72589  RISE       3
I__3319/I                                                                                                               LocalMux                       0              6477  72589  RISE       1
I__3319/O                                                                                                               LocalMux                    1099              7576  72589  RISE       1
I__3322/I                                                                                                               InMux                          0              7576  72589  RISE       1
I__3322/O                                                                                                               InMux                        662              8238  72589  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_consumed_qq_er_RNILU49_0_LC_10_20_1/in3    LogicCell40_SEQ_MODE_0000      0              8238  72589  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_consumed_qq_er_RNILU49_0_LC_10_20_1/lcout  LogicCell40_SEQ_MODE_0000    861              9099  72589  RISE       4
I__10152/I                                                                                                              Odrv4                          0              9099  72589  RISE       1
I__10152/O                                                                                                              Odrv4                        596              9695  72589  RISE       1
I__10155/I                                                                                                              Span4Mux_h                     0              9695  72589  RISE       1
I__10155/O                                                                                                              Span4Mux_h                   517             10212  72589  RISE       1
I__10159/I                                                                                                              Span4Mux_v                     0             10212  72589  RISE       1
I__10159/O                                                                                                              Span4Mux_v                   596             10808  72589  RISE       1
I__10160/I                                                                                                              LocalMux                       0             10808  72589  RISE       1
I__10160/O                                                                                                              LocalMux                    1099             11907  72589  RISE       1
I__10161/I                                                                                                              InMux                          0             11907  72589  RISE       1
I__10161/O                                                                                                              InMux                        662             12569  72589  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_consumed_qq_er_RNIO2UI_0_LC_18_18_7/in3    LogicCell40_SEQ_MODE_0000      0             12569  72589  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_consumed_qq_er_RNIO2UI_0_LC_18_18_7/lcout  LogicCell40_SEQ_MODE_0000    861             13430  72589  RISE       8
I__10149/I                                                                                                              Odrv4                          0             13430  72589  RISE       1
I__10149/O                                                                                                              Odrv4                        596             14026  72589  RISE       1
I__10150/I                                                                                                              LocalMux                       0             14026  72589  RISE       1
I__10150/O                                                                                                              LocalMux                    1099             15125  72589  RISE       1
I__10151/I                                                                                                              CEMux                          0             15125  72589  RISE       1
I__10151/O                                                                                                              CEMux                        702             15827  72589  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_data_q_7_LC_17_17_7/ce                     LogicCell40_SEQ_MODE_1010      0             15827  72589  RISE       1

Capture Clock Path
pin name                                                                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_13_29_6/lcout                                                          LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__4801/I                                                                                             Odrv4                          0                 0  RISE       1
I__4801/O                                                                                             Odrv4                        596               596  RISE       1
I__4803/I                                                                                             LocalMux                       0               596  RISE       1
I__4803/O                                                                                             LocalMux                    1099              1695  RISE       1
I__4804/I                                                                                             IoInMux                        0              1695  RISE       1
I__4804/O                                                                                             IoInMux                      662              2358  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER                                                       ICE_GB                         0              2358  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT                                                             ICE_GB                      1589              3947  RISE      23
I__8722/I                                                                                             gio2CtrlBuf                    0              3947  RISE       1
I__8722/O                                                                                             gio2CtrlBuf                    0              3947  RISE       1
I__8723/I                                                                                             GlobalMux                      0              3947  RISE       1
I__8723/O                                                                                             GlobalMux                    252              4199  RISE       1
I__8729/I                                                                                             ClkMux                         0              4199  RISE       1
I__8729/O                                                                                             ClkMux                       887              5086  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_data_q_7_LC_17_17_7/clk  LogicCell40_SEQ_MODE_1010      0              5086  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 6192


Data Path Delay                6099
+ Setup Time                   1232
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 6192

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                       loopback                   0      0                  RISE  1       
u_usb_dn_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_dn_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
u_usb_dn_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dn_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__3364/I                                       Odrv12                     0      1000               RISE  1       
I__3364/O                                       Odrv12                     1073   2073               RISE  1       
I__3365/I                                       Span12Mux_h                0      2073               RISE  1       
I__3365/O                                       Span12Mux_h                1073   3146               RISE  1       
I__3366/I                                       Sp12to4                    0      3146               RISE  1       
I__3366/O                                       Sp12to4                    596    3742               RISE  1       
I__3367/I                                       Span4Mux_v                 0      3742               RISE  1       
I__3367/O                                       Span4Mux_v                 596    4338               RISE  1       
I__3368/I                                       LocalMux                   0      4338               RISE  1       
I__3368/O                                       LocalMux                   1099   5437               RISE  1       
I__3369/I                                       InMux                      0      5437               RISE  1       
I__3369/O                                       InMux                      662    6099               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_11_22_7/in0  LogicCell40_SEQ_MODE_1000  0      6099               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  433     
I__10830/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__10830/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__10831/I                                      GlobalMux                  0      0                  RISE  1       
I__10831/O                                      GlobalMux                  252    252                RISE  1       
I__10969/I                                      ClkMux                     0      252                RISE  1       
I__10969/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_11_22_7/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.1.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 2947


Data Path Delay                3358
+ Setup Time                    728
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 2947

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                       loopback                   0      0                  RISE  1       
u_usb_dp_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_dp_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
u_usb_dp_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dp_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__10459/I                                      Odrv4                      0      1000               RISE  1       
I__10459/O                                      Odrv4                      596    1596               RISE  1       
I__10460/I                                      LocalMux                   0      1596               RISE  1       
I__10460/O                                      LocalMux                   1099   2695               RISE  1       
I__10461/I                                      InMux                      0      2695               RISE  1       
I__10461/O                                      InMux                      662    3358               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_18_28_3/in3  LogicCell40_SEQ_MODE_1000  0      3358               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  433     
I__10830/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__10830/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__10831/I                                      GlobalMux                  0      0                  RISE  1       
I__10831/O                                      GlobalMux                  252    252                RISE  1       
I__10965/I                                      ClkMux                     0      252                RISE  1       
I__10965/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_18_28_3/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 16264


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             13734
---------------------------- ------
Clock To Out Delay            16264

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  433     
I__10830/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__10830/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__10831/I                                            GlobalMux                  0      0                  RISE  1       
I__10831/O                                            GlobalMux                  252    252                RISE  1       
I__10877/I                                            ClkMux                     0      252                RISE  1       
I__10877/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_18_16_0/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_18_16_0/lcout            LogicCell40_SEQ_MODE_1010  1391   2530               RISE  11      
I__9883/I                                                         Odrv4                      0      2530               RISE  1       
I__9883/O                                                         Odrv4                      596    3126               RISE  1       
I__9887/I                                                         LocalMux                   0      3126               RISE  1       
I__9887/O                                                         LocalMux                   1099   4225               RISE  1       
I__9894/I                                                         InMux                      0      4225               RISE  1       
I__9894/O                                                         InMux                      662    4887               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_18_16_7/in1      LogicCell40_SEQ_MODE_0000  0      4887               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_18_16_7/lcout    LogicCell40_SEQ_MODE_0000  1179   6066               RISE  3       
I__10468/I                                                        Odrv12                     0      6066               RISE  1       
I__10468/O                                                        Odrv12                     1073   7139               RISE  1       
I__10471/I                                                        Sp12to4                    0      7139               RISE  1       
I__10471/O                                                        Sp12to4                    596    7735               RISE  1       
I__10474/I                                                        LocalMux                   0      7735               RISE  1       
I__10474/O                                                        LocalMux                   1099   8834               RISE  1       
I__10476/I                                                        InMux                      0      8834               RISE  1       
I__10476/O                                                        InMux                      662    9496               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_1_LC_18_24_3/in0    LogicCell40_SEQ_MODE_0000  0      9496               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_1_LC_18_24_3/lcout  LogicCell40_SEQ_MODE_0000  1245   10741              RISE  2       
I__10462/I                                                        Odrv4                      0      10741              RISE  1       
I__10462/O                                                        Odrv4                      596    11337              RISE  1       
I__10463/I                                                        Span4Mux_s3_v              0      11337              RISE  1       
I__10463/O                                                        Span4Mux_s3_v              543    11880              RISE  1       
I__10464/I                                                        LocalMux                   0      11880              RISE  1       
I__10464/O                                                        LocalMux                   1099   12980              RISE  1       
I__10466/I                                                        IoInMux                    0      12980              RISE  1       
I__10466/O                                                        IoInMux                    662    13642              RISE  1       
u_usb_dn_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      13642              RISE  1       
u_usb_dn_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     534    14176              FALL  1       
u_usb_dn_iopad/OE                                                 IO_PAD                     0      14176              FALL  1       
u_usb_dn_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   16264              FALL  1       
usb_dn:out                                                        loopback                   0      16264              FALL  1       

6.2.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 16264


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             13734
---------------------------- ------
Clock To Out Delay            16264

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  433     
I__10830/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__10830/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__10831/I                                            GlobalMux                  0      0                  RISE  1       
I__10831/O                                            GlobalMux                  252    252                RISE  1       
I__10877/I                                            ClkMux                     0      252                RISE  1       
I__10877/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_18_16_0/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_18_16_0/lcout            LogicCell40_SEQ_MODE_1010  1391   2530               RISE  11      
I__9883/I                                                         Odrv4                      0      2530               RISE  1       
I__9883/O                                                         Odrv4                      596    3126               RISE  1       
I__9887/I                                                         LocalMux                   0      3126               RISE  1       
I__9887/O                                                         LocalMux                   1099   4225               RISE  1       
I__9894/I                                                         InMux                      0      4225               RISE  1       
I__9894/O                                                         InMux                      662    4887               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_18_16_7/in1      LogicCell40_SEQ_MODE_0000  0      4887               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_18_16_7/lcout    LogicCell40_SEQ_MODE_0000  1179   6066               RISE  3       
I__10468/I                                                        Odrv12                     0      6066               RISE  1       
I__10468/O                                                        Odrv12                     1073   7139               RISE  1       
I__10471/I                                                        Sp12to4                    0      7139               RISE  1       
I__10471/O                                                        Sp12to4                    596    7735               RISE  1       
I__10474/I                                                        LocalMux                   0      7735               RISE  1       
I__10474/O                                                        LocalMux                   1099   8834               RISE  1       
I__10476/I                                                        InMux                      0      8834               RISE  1       
I__10476/O                                                        InMux                      662    9496               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_1_LC_18_24_3/in0    LogicCell40_SEQ_MODE_0000  0      9496               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_1_LC_18_24_3/lcout  LogicCell40_SEQ_MODE_0000  1245   10741              RISE  2       
I__10462/I                                                        Odrv4                      0      10741              RISE  1       
I__10462/O                                                        Odrv4                      596    11337              RISE  1       
I__10463/I                                                        Span4Mux_s3_v              0      11337              RISE  1       
I__10463/O                                                        Span4Mux_s3_v              543    11880              RISE  1       
I__10465/I                                                        LocalMux                   0      11880              RISE  1       
I__10465/O                                                        LocalMux                   1099   12980              RISE  1       
I__10467/I                                                        IoInMux                    0      12980              RISE  1       
I__10467/O                                                        IoInMux                    662    13642              RISE  1       
u_usb_dp_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      13642              RISE  1       
u_usb_dp_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     534    14176              FALL  1       
u_usb_dp_iopad/OE                                                 IO_PAD                     0      14176              FALL  1       
u_usb_dp_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   16264              FALL  1       
usb_dp:out                                                        loopback                   0      16264              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -4910


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -6049
---------------------------- ------
Hold Time                     -4910

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                       loopback                   0      0                  FALL  1       
u_usb_dn_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_dn_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_dn_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dn_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    950                RISE  1       
I__3364/I                                       Odrv12                     0      950                RISE  1       
I__3364/O                                       Odrv12                     1073   2023               RISE  1       
I__3365/I                                       Span12Mux_h                0      2023               RISE  1       
I__3365/O                                       Span12Mux_h                1073   3096               RISE  1       
I__3366/I                                       Sp12to4                    0      3096               RISE  1       
I__3366/O                                       Sp12to4                    596    3692               RISE  1       
I__3367/I                                       Span4Mux_v                 0      3692               RISE  1       
I__3367/O                                       Span4Mux_v                 596    4288               RISE  1       
I__3368/I                                       LocalMux                   0      4288               RISE  1       
I__3368/O                                       LocalMux                   1099   5387               RISE  1       
I__3369/I                                       InMux                      0      5387               RISE  1       
I__3369/O                                       InMux                      662    6049               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_11_22_7/in0  LogicCell40_SEQ_MODE_1000  0      6049               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  433     
I__10830/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__10830/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__10831/I                                      GlobalMux                  0      0                  RISE  1       
I__10831/O                                      GlobalMux                  252    252                RISE  1       
I__10969/I                                      ClkMux                     0      252                RISE  1       
I__10969/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_11_22_7/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.4.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -1732


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -2871
---------------------------- ------
Hold Time                     -1732

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                       loopback                   0      0                  FALL  1       
u_usb_dp_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_dp_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_dp_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dp_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__10459/I                                      Odrv4                      0      950                FALL  1       
I__10459/O                                      Odrv4                      649    1599               FALL  1       
I__10460/I                                      LocalMux                   0      1599               FALL  1       
I__10460/O                                      LocalMux                   768    2367               FALL  1       
I__10461/I                                      InMux                      0      2367               FALL  1       
I__10461/O                                      InMux                      503    2871               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_18_28_3/in3  LogicCell40_SEQ_MODE_1000  0      2871               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  433     
I__10830/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__10830/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__10831/I                                      GlobalMux                  0      0                  RISE  1       
I__10831/O                                      GlobalMux                  252    252                RISE  1       
I__10965/I                                      ClkMux                     0      252                RISE  1       
I__10965/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_18_28_3/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 11927


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay              9397
---------------------------- ------
Clock To Out Delay            11927

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  433     
I__10830/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__10830/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__10831/I                                            GlobalMux                  0      0                  RISE  1       
I__10831/O                                            GlobalMux                  252    252                RISE  1       
I__10877/I                                            ClkMux                     0      252                RISE  1       
I__10877/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_18_16_2/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                     model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_18_16_2/lcout       LogicCell40_SEQ_MODE_1010  1391   2530               FALL  13      
I__9860/I                                                    LocalMux                   0      2530               FALL  1       
I__9860/O                                                    LocalMux                   768    3298               FALL  1       
I__9872/I                                                    InMux                      0      3298               FALL  1       
I__9872/O                                                    InMux                      503    3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_18_17_1/in3    LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_18_17_1/lcout  LogicCell40_SEQ_MODE_0000  861    4662               RISE  1       
I__10088/I                                                   Odrv12                     0      4662               RISE  1       
I__10088/O                                                   Odrv12                     1073   5735               RISE  1       
I__10089/I                                                   Sp12to4                    0      5735               RISE  1       
I__10089/O                                                   Sp12to4                    596    6331               RISE  1       
I__10090/I                                                   Span4Mux_s3_v              0      6331               RISE  1       
I__10090/O                                                   Span4Mux_s3_v              543    6874               RISE  1       
I__10091/I                                                   IoSpan4Mux                 0      6874               RISE  1       
I__10091/O                                                   IoSpan4Mux                 622    7496               RISE  1       
I__10092/I                                                   LocalMux                   0      7496               RISE  1       
I__10092/O                                                   LocalMux                   1099   8596               RISE  1       
I__10093/I                                                   IoInMux                    0      8596               RISE  1       
I__10093/O                                                   IoInMux                    662    9258               RISE  1       
u_usb_dn_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      9258               RISE  1       
u_usb_dn_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     755    10013              RISE  1       
u_usb_dn_iopad/DIN                                           IO_PAD                     0      10013              RISE  1       
u_usb_dn_iopad/PACKAGEPIN:out                                IO_PAD                     1914   11927              RISE  1       
usb_dn:out                                                   loopback                   0      11927              RISE  1       

6.5.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 11477


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay              8947
---------------------------- ------
Clock To Out Delay            11477

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  433     
I__10830/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__10830/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__10831/I                                      GlobalMux                  0      0                  RISE  1       
I__10831/O                                      GlobalMux                  252    252                RISE  1       
I__10877/I                                      ClkMux                     0      252                RISE  1       
I__10877/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_18_16_4/clk  LogicCell40_SEQ_MODE_1011  0      1139               RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_18_16_4/lcout           LogicCell40_SEQ_MODE_1011  1391   2530               FALL  3       
I__10095/I                                                 LocalMux                   0      2530               FALL  1       
I__10095/O                                                 LocalMux                   768    3298               FALL  1       
I__10098/I                                                 InMux                      0      3298               FALL  1       
I__10098/O                                                 InMux                      503    3801               FALL  1       
I__10099/I                                                 CascadeMux                 0      3801               FALL  1       
I__10099/O                                                 CascadeMux                 0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_18_17_0/in2    LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_18_17_0/lcout  LogicCell40_SEQ_MODE_0000  1205   5006               FALL  1       
I__10100/I                                                 Odrv4                      0      5006               FALL  1       
I__10100/O                                                 Odrv4                      649    5655               FALL  1       
I__10101/I                                                 Span4Mux_v                 0      5655               FALL  1       
I__10101/O                                                 Span4Mux_v                 649    6304               FALL  1       
I__10102/I                                                 Span4Mux_v                 0      6304               FALL  1       
I__10102/O                                                 Span4Mux_v                 649    6953               FALL  1       
I__10103/I                                                 Span4Mux_s3_v              0      6953               FALL  1       
I__10103/O                                                 Span4Mux_s3_v              583    7536               FALL  1       
I__10104/I                                                 LocalMux                   0      7536               FALL  1       
I__10104/O                                                 LocalMux                   768    8304               FALL  1       
I__10105/I                                                 IoInMux                    0      8304               FALL  1       
I__10105/O                                                 IoInMux                    503    8808               FALL  1       
u_usb_dp_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      8808               FALL  1       
u_usb_dp_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     755    9563               RISE  1       
u_usb_dp_iopad/DIN                                         IO_PAD                     0      9563               RISE  1       
u_usb_dp_iopad/PACKAGEPIN:out                              IO_PAD                     1914   11477              RISE  1       
usb_dp:out                                                 loopback                   0      11477              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

