$date
	Sun Oct 23 05:17:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#536427
b11000 !
1"
#536430
b11000 &
b11000 %
1$
#536431
0"
#536434
b1100 &
b1100 %
#536438
b110 &
b110 %
#536442
b11 &
b11 %
#536446
b1010 &
b1010 %
#536450
b101 &
b101 %
#536454
b10000 &
b10000 %
#536458
b1000 &
b1000 %
#536462
b100 &
b100 %
#536466
b10 &
b10 %
#536470
b1 &
1#
b1 %
#536474
b0 &
b0 %
0#
0$
#1597325
b1 !
1"
#1597326
b1 &
b1 %
1$
#1597327
0"
#1597330
1#
#1597334
b0 &
0#
b0 %
0$
#2596456
b11000 !
1"
#2596458
b11000 &
b11000 %
1$
#2596459
0"
#2596462
b1100 &
b1100 %
#2596466
b110 &
b110 %
#2596470
b11 &
b11 %
#2596474
b1010 &
b1010 %
#2596478
b101 &
b101 %
#2596482
b10000 &
b10000 %
#2596486
b1000 &
b1000 %
#2596490
b100 &
b100 %
#2596494
b10 &
b10 %
#2596498
b1 &
b1 %
1#
#2596502
b0 &
0#
b0 %
0$
#4500012
