
; 64tass Turbo Assembler Macro V1.54.1900 listing file
; 64tass --m65816 -D TARGET=2 --long-address --flat --intel-hex -o kernel.hex --list kernel_hex.lst --labels=kernel_hex.lbl src\kernel.asm
; Tue Jun 09 17:01:27 2020

;Offset	;Hex		;Monitor	;Source

;******  Command line definitions

=2					TARGET=2

;******  Processing input file: src\kernel.asm

=1					TARGET_FLASH = 1              ; The code is being assembled for Flash
=2					TARGET_RAM = 2                ; The code is being assembled for RAM

;******  Processing file: src\macros_inc.asm


;******  Return to file: src\kernel.asm


;******  Processing file: src\characters.asm

=$03					CHAR_CTRL_C = $03   ; CTRL-C
=$08					CHAR_BS = $08       ; Backspace (delete character to the left of the cursor)
=$09					CHAR_TAB = $09      ; TAB (moves cursor to next tabulated column)
=$0a					CHAR_LF = $0A       ; Line feed
=$0d					CHAR_CR = $0D       ; Carriage return
=$0f					CHAR_INS = $0F      ; Insert a space at the cursor
=$11					CHAR_UP = $11       ; Up arrow
=$1d					CHAR_RIGHT = $1D    ; Right arrow
=$20					CHAR_SP = $20       ; Space
=$91					CHAR_DOWN = $91     ; Down arrow
=$9d					CHAR_LEFT = $9D     ; Left arrow
=$7f					CHAR_DEL = $7F      ; Delete key (delete the character at the cursor)

;******  Return to file: src\kernel.asm


;******  Processing file: src\simulator_inc.asm


;******  Return to file: src\kernel.asm


;******  Processing file: src\page_00_inc.asm

=$000000				BANK0_BEGIN      = $000000 ;Start of bank 0 and Direct page
=$000000				unused_0000      = $000000 ;12 Bytes unused
=$000008				OPL2_ADDY_PTR_LO = $000008  ; THis Points towards the Instruments Database
=$000009				OPL2_ADDY_PTR_MD = $000009
=$00000a				OPL2_ADDY_PTR_HI = $00000A
=$00000c				SCREENBEGIN      = $00000C ;3 Bytes Start of screen in video RAM. This is the upper-left corrner of the current video page being written to. This may not be what's being displayed by VICKY. Update this if you change VICKY's display page.
=$00000f				COLS_VISIBLE     = $00000F ;2 Bytes Columns visible per screen line. A virtual line can be longer than displayed, up to COLS_PER_LINE long. Default = 80
=$000011				COLS_PER_LINE    = $000011 ;2 Bytes Columns in memory per screen line. A virtual line can be this long. Default=128
=$000013				LINES_VISIBLE    = $000013 ;2 Bytes The number of rows visible on the screen. Default=25
=$000015				LINES_MAX        = $000015 ;2 Bytes The number of rows in memory for the screen. Default=64
=$000017				CURSORPOS        = $000017 ;3 Bytes The next character written to the screen will be written in this location.
=$00001a				CURSORX          = $00001A ;2 Bytes This is where the blinking cursor sits. Do not edit this direectly. Call LOCATE to update the location and handle moving the cursor correctly.
=$00001c				CURSORY          = $00001C ;2 Bytes This is where the blinking cursor sits. Do not edit this direectly. Call LOCATE to update the location and handle moving the cursor correctly.
=$00001e				CURCOLOR         = $00001E ;1 Byte Color of next character to be printed to the screen.
=$00001f				COLORPOS         = $00001F ;3 Byte address of cursor's position in the color matrix
=$000022				STACKBOT         = $000022 ;2 Bytes Lowest location the stack should be allowed to write to. If SP falls below this value, the runtime should generate STACK OVERFLOW error and abort.
=$000024				STACKTOP         = $000024 ;2 Bytes Highest location the stack can occupy. If SP goes above this value, the runtime should generate STACK OVERFLOW error and abort.
=$000026				OPL2_OPERATOR    = $000026 ;
=$000027				OPL2_CHANNEL     = $000027 ;
=$000028				OPL2_REG_REGION  = $000028 ; Offset to the Group of Registers
=$00002a				OPL2_REG_OFFSET  = $00002A ; 2 Bytes (16Bits)
=$00002c				OPL2_IND_ADDY_LL = $00002C ; 2 Bytes Reserved (Only need 3)
=$00002e				OPL2_IND_ADDY_HL = $00002E ; 2 Bytes Reserved (Only need 3)
=$000030				OPL2_NOTE        = $000030 ; 1 Byte
=$000031				OPL2_OCTAVE      = $000031 ; 1 Byte
=$000032				OPL2_PARAMETER0  = $000032 ; 1 Byte - Key On/Feedback
=$000033				OPL2_PARAMETER1  = $000033 ; 1 Byte
=$000034				OPL2_PARAMETER2  = $000034 ; 1 Byte
=$000035				OPL2_PARAMETER3  = $000035 ; 1 Byte
=$000036				OPL2_LOOP        = $000036 ;
=$000036				OPL2_BLOCK       = $000036
=$000038				SDCARD_FILE_PTR  = $000038 ; 3 Bytes Pointer to Filename to open
=$00003c				SDCARD_BYTE_NUM  = $00003C ; 2Bytes
=$00003f				SDCARD_PRSNT_MNT = $00003F ; 1 Byte, Indicate that the SDCard is Present and that it is Mounted
=$000040				BM_CLEAR_SCRN_X  = $000040
=$000042				BM_CLEAR_SCRN_Y  = $000042
=$000040				RAD_STARTLINE    = $000040 ; 1 Byte
=$000041				RAD_PATTERN_IDX  = $000041 ; 1 Byte
=$000042				RAD_LINE         = $000042 ; 1 Byte
=$000043				RAD_LINENUMBER   = $000043 ; 1 Byte
=$000044				RAD_CHANNEL_NUM  = $000044 ; 1 Byte
=$000045				RAD_ISLASTCHAN   = $000045 ; 1 Byte
=$000046				RAD_Y_POINTER    = $000046 ; 2 Bytes
=$000048				RAD_TICK         = $000048
=$00004a				RAD_CHANNEL_DATA = $00004A ; 2 Bytes
=$00004c				RAD_CHANNE_EFFCT = $00004C
=$00004d				RAD_TEMP         = $00004D
=$000050				RAD_ADDR         = $000050 ; 3 bytes to avoid OPL2 errors.
=$000053				RAD_PATTRN       = $000053 ; 1 bytes - offset to patter
=$000054				RAD_PTN_DEST     = $000054 ; 3 bytes - where to write the pattern data
=$000057				RAD_CHANNEL      = $000057 ; 2 bytes - 0 to 8
=$000059				RAD_LAST_NOTE    = $000059 ; 1 if this is the last note
=$00005a				RAD_LINE_PTR     = $00005A ; 2 bytes - offset to memory location
=$000040				BMP_X_SIZE       = $000040 ; 2 Bytes
=$000042				BMP_Y_SIZE       = $000042 ; 2 Bytes
=$000044				BMP_PRSE_SRC_PTR = $000044 ; 3 Bytes
=$000048				BMP_PRSE_DST_PTR = $000048 ; 3 Bytes
=$00004c				BMP_COLOR_PALET  = $00004C ; 2 Bytes
=$00004e				SCRN_X_STRIDE    = $00004E ; 2 Bytes, Basically How many Pixel Accross in Bitmap Mode
=$000050				BMP_FILE_SIZE    = $000050 ; 4 Bytes
=$000054				BMP_POSITION_X   = $000054 ; 2 Bytes Where, the BMP will be position on the X Axis
=$000056				BMP_POSITION_Y   = $000056 ; 2 Bytes Where, the BMP will be position on the Y Axis
=$000058				BMP_PALET_CHOICE = $000058 ;
=$0000e0				MOUSE_PTR        = $0000E0
=$0000e1				MOUSE_POS_X_LO   = $0000E1
=$0000e2				MOUSE_POS_X_HI   = $0000E2
=$0000e3				MOUSE_POS_Y_LO   = $0000E3
=$0000e4				MOUSE_POS_Y_HI   = $0000E4
=$0000f0				USER_TEMP        = $0000F0 ;32 Bytes Temp space for user programs
=$000100				GAVIN_BLOCK      = $000100 ;256 Bytes Gavin reserved, overlaps debugging registers at $1F0
=$000140				INT_CONTROLLER   = $000140 ; $000140...$00015F Interrupt Controller
=$000160				TIMER_CONTROLLER = $000160 ; $000160...$00017F Timer0/Timer1/Timer2 Block
=$000160				TIMER_CTRL_REGLL = $000160 ;
=$000161				TIMER_CTRL_REGLH = $000161 ;
=$000162				TIMER_CTRL_REGHL = $000162 ;
=$000163				TIMER_CTRL_REGHH = $000163 ;
=$000240				CPU_REGISTERS    = $000240 ; Byte
=$000240				CPUPC            = $000240 ;2 Bytes Program Counter (PC)
=$000242				CPUPBR           = $000242 ;2 Bytes Program Bank Register (K)
=$000244				CPUA             = $000244 ;2 Bytes Accumulator (A)
=$000246				CPUX             = $000246 ;2 Bytes X Register (X)
=$000248				CPUY             = $000248 ;2 Bytes Y Register (Y)
=$00024a				CPUSTACK         = $00024A ;2 Bytes Stack Pointer (S)
=$00024c				CPUDP            = $00024C ;2 Bytes Direct Page Register (D)
=$00024e				CPUDBR           = $00024E ;1 Byte  Data Bank Register (B)
=$00024f				CPUFLAGS         = $00024F ;1 Byte  Flags (P)
=$000250				MONITOR_VARS     = $000250 ; Byte  MONITOR Variables. BASIC variables may overlap this space
=$000250				MCMDADDR         = $000250 ;3 Bytes Address of the current line of text being processed by the command parser. Can be in display memory or a variable in memory. MONITOR will parse up to MTEXTLEN characters or to a null character.
=$000253				MCMP_TEXT        = $000253 ;3 Bytes Address of symbol being evaluated for COMPARE routine
=$000256				MCMP_LEN         = $000256 ;2 Bytes Length of symbol being evaluated for COMPARE routine
=$000258				MCMD             = $000258 ;3 Bytes Address of the current command/function string
=$00025b				MCMD_LEN         = $00025B ;2 Bytes Length of the current command/function string
=$00025d				MARG1            = $00025D ;4 Bytes First command argument. May be data or address, depending on command
=$000261				MARG2            = $000261 ;4 Bytes First command argument. May be data or address, depending on command. Data is 32-bit number. Address is 24-bit address and 8-bit length.
=$000265				MARG3            = $000265 ;4 Bytes First command argument. May be data or address, depending on command. Data is 32-bit number. Address is 24-bit address and 8-bit length.
=$000269				MARG4            = $000269 ;4 Bytes First command argument. May be data or address, depending on command. Data is 32-bit number. Address is 24-bit address and 8-bit length.
=$00026d				MARG5            = $00026D ;4 Bytes First command argument. May be data or address, depending on command. Data is 32-bit number. Address is 24-bit address and 8-bit length.
=$000271				MARG6            = $000271 ;4 Bytes First command argument. May be data or address, depending on command. Data is 32-bit number. Address is 24-bit address and 8-bit length.
=$000275				MARG7            = $000275 ;4 Bytes First command argument. May be data or address, depending on command. Data is 32-bit number. Address is 24-bit address and 8-bit length.
=$000279				MARG8            = $000279 ;4 Bytes First command argument. May be data or address, depending on command. Data is 32-bit number. Address is 24-bit address and 8-bit length.
=$000300				LOADFILE_VARS    = $000300 ; Byte
=$000300				LOADFILE_NAME    = $000300 ;3 Bytes (addr) Name of file to load. Address in Data Page
=$000303				LOADFILE_LEN     = $000303 ;1 Byte  Length of filename. 0=Null Terminated
=$000304				LOADPBR          = $000304 ;1 Byte  First Program Bank of loaded file ($05 segment)
=$000305				LOADPC           = $000305 ;2 Bytes Start address of loaded file ($05 segment)
=$000307				LOADDBR          = $000307 ;1 Byte  First data bank of loaded file ($06 segment)
=$000308				LOADADDR         = $000308 ;2 Bytes FIrst data address of loaded file ($06 segment)
=$00030a				LOADFILE_TYPE    = $00030A ;3 Bytes (addr) File type string in loaded data file. Actual string data will be in Bank 1. Valid values are BIN, PRG, P16
=$00030d				BLOCK_LEN        = $00030D ;2 Bytes Length of block being loaded
=$00030f				BLOCK_ADDR       = $00030F ;2 Bytes (temp) Address of block being loaded
=$000311				BLOCK_BANK       = $000311 ;1 Byte  (temp) Bank of block being loaded
=$000312				BLOCK_COUNT      = $000312 ;2 Bytes (temp) Counter of bytes read as file is loaded
=$000300				FDC_DRIVE        = $000300 ;1 byte - The number of the selected drive
=$000301				FDC_HEAD         = $000301 ;1 byte - The head number (0 or 1)
=$000302				FDC_CYLINDER     = $000302 ;1 byte - The cylinder number
=$000303				FDC_SECTOR       = $000303 ;1 byte - The sector number
=$000304				FDC_SECTOR_SIZE  = $000304 ;1 byte - The sector size code (2 = 512)
=$000305				FDC_SECPERTRK    = $000305 ;1 byte - The number of sectors per track (18 for 1.44 MB floppy)
=$000306				FDC_ST0          = $000306 ;1 byte - Status Register 0
=$000307				FDC_ST1          = $000307 ;1 byte - Status Register 1
=$000308				FDC_ST2          = $000308 ;1 byte - Status Register 2
=$000309				FDC_ST3          = $000309 ;1 byte - Status Register 3
=$00030a				FDC_PCN          = $00030A ;1 byte - Present Cylinder Number
=$00030b				FDC_STATUS       = $00030B ;1 byte - Status of what we think is going on with the FDC:
=$00030c				DIVIDEND         = $00030C ;4 bytes - Dividend for 32-bit division
=$000310				DIVISOR          = $000310 ;4 bytes - Divisor for 32-bit division
=$000314				REMAINDER        = $000314 ;4 bytes - Remainder for 32-bit division
=$000320				SDOS_VARIABLES   = $000320
=$000320				BIOS_STATUS      = $000320      ; 1 byte - Status of any BIOS operation
=$000321				BIOS_DEV         = $000321      ; 1 byte - Block device number for block operations
=$000322				BIOS_LBA         = $000322      ; 4 bytes - Address of block to read/write (this is the physical block, w/o reference to partition)
=$000326				BIOS_BUFF_PTR    = $000326      ; 4 bytes - 24-bit pointer to memory for read/write operations
=$00032a				BIOS_FIFO_COUNT  = $00032A      ; 2 bytes - The number of bytes read on the last block read
=$00032c				BIOS_FLAGS       = $00032C      ; 1 byte - Flags for various BIOSy things:
=$00032d				BIOS_TIMER       = $00032D      ; 1 byte - the number of 1/60 ticks for a time out
=$00032e				DOS_STATUS       = $00032E      ; 1 byte - The error code describing any error with file access
=$000330				DOS_CLUS_ID      = $000330      ; 4 bytes - The cluster desired for a DOS operation
=$000338				DOS_DIR_PTR      = $000338      ; 4 bytes - Pointer to a directory entry (assumed to be within DOS_SECTOR)
=$00033c				DOS_BUFF_PTR     = $00033C      ; 4 bytes - A pointer for DOS cluster read/write operations
=$000340				DOS_FD_PTR       = $000340      ; 4 bytes - A pointer to a file descriptor
=$000344				DOS_FAT_LBA      = $000344      ; 4 bytes - The LBA for a sector of the FAT we need to read/write
=$000348				DOS_TEMP         = $000348      ; 4 bytes - Temporary storage for DOS operations
=$00034c				DOS_FILE_SIZE    = $00034C      ; 4 bytes - The size of a file
=$000350				DOS_SRC_PTR      = $000350      ; 4 bytes - Pointer for transferring data
=$000354				DOS_DST_PTR      = $000354      ; 4 bytes - Pointer for transferring data
=$000358				DOS_END_PTR      = $000358      ; 4 bytes - Pointer to the last byte to save
=$00035c				DOS_RUN_PTR      = $00035C      ; 4 bytes - Pointer for starting a loaded program
=$000360				DOS_RUN_PARAM    = $000360      ; 4 bytes - Pointer to the ASCIIZ string for arguments in loading a program
=$000364				DOS_STR1_PTR     = $000364      ; 4 bytes - pointer to a string
=$000368				DOS_STR2_PTR     = $000368      ; 4 bytes - pointer to a string
=$00036b				DOS_SCRATCH      = $00036B      ; 4 bytes - general purpose short term storage
=$000400				DOS_PATH_BUFF    = $000400      ; 256 bytes - A buffer for path names
=$000500				FDC_PARAMETERS   = $000500      ; 16 bytes - a buffer of parameter data for the FDC
=$000510				FDC_RESULTS      = $000510      ; 16 bytes - Buffer for results of FDC commands
=$000530				FDC_PARAM_NUM    = $000530      ; 1 byte - The number of parameters to send to the FDC (including command)
=$000532				FDC_RESULT_NUM   = $000532      ; 1 byte - The number of results expected
=$000533				FDC_EXPECT_DAT   = $000533      ; 1 byte - 0 = the command expects no data, otherwise expects data
=$000534				FDC_CMD_RETRY    = $000534      ; 1 byte - a retry counter for commands
=$000700				CURRUART         = $000700 ; 3-bytes: the base address of the current UART
=$000703				CHAN_OUT         = $000703 ; 1-byte: the number of the current output channel (for PUTC, etc.)
=$000704				CHAN_IN          = $000704 ; 1-byte: the number of the current input channel (for GETCH, etc.)
=$000705				TIMERFLAGS       = $000705 ; 1-byte: flags to indicate that one of the timer interupts has triggered
=$80					TIMER0TRIGGER    = $80
=$40					TIMER1TRIGGER    = $40
=$20					TIMER2TRIGGER    = $20
=$000f00				KEY_BUFFER       = $000F00 ; 64 Bytes keyboard buffer
=$0080					KEY_BUFFER_SIZE  = $0080   ;128 Bytes (constant) keyboard buffer length
=$000f7f				KEY_BUFFER_END   = $000F7F ;  1 Byte  Last byte of keyboard buffer
=$000f83				KEY_BUFFER_CMD   = $000F83 ;  1 Byte  Indicates the Command Process Status
=$000f84				COMMAND_SIZE_STR = $000F84 ;  1 Byte
=$000f86				COMMAND_COMP_TMP = $000F86 ;  2 Bytes
=$000f87				KEYBOARD_SC_FLG  = $000F87 ;  1 Bytes that indicate the Status of Left Shift, Left CTRL, Left ALT, Right Shift
=$000f88				KEYBOARD_SC_TMP  = $000F88 ;  1 Byte, Interrupt Save Scan Code while Processing
=$000f89				KEYBOARD_LOCKS   = $000F89 ;  1 Byte, the status of the various lock keys
=$000f8a				KEYFLAG          = $000F8A ;  1 Byte, flag to indicate if CTRL-C has been pressed
=$000f8b				KEY_BUFFER_RPOS  = $000F8B ;  2 Byte, position of the character to read from the KEY_BUFFER
=$000f8d				KEY_BUFFER_WPOS  = $000F8D ;  2 Byte, position of the character to write to the KEY_BUFFER
=$001000				KERNEL_JMP_BEGIN = $001000 ; Reserved for the Kernel jump table
=$001fff				KERNEL_JMP_END   = $001FFF
=$002000				TEST_BEGIN       = $002000 ;28672 Bytes Test/diagnostic code for prototype.
=$007fff				TEST_END         = $007FFF ;0 Byte
=$008000				STACK_BEGIN      = $008000 ;32512 Bytes The default beginning of stack space
=$00feff				STACK_END        = $00FEFF ;0 Byte  End of stack space. Everything below this is I/O space
=$00ff00				ISR_BEGIN        = $00FF00 ; Byte  Beginning of CPU vectors in Direct page
=$00ff00				HRESET           = $00FF00 ;16 Bytes Handle RESET asserted. Reboot computer and re-initialize the kernel.
=$00ff10				HCOP             = $00FF10 ;16 Bytes Handle the COP instruction. Program use; not used by OS
=$00ff20				HBRK             = $00FF20 ;16 Bytes Handle the BRK instruction. Returns to BASIC Ready prompt.
=$00ff30				HABORT           = $00FF30 ;16 Bytes Handle ABORT asserted. Return to Ready prompt with an error message.
=$00ff40				HNMI             = $00FF40 ;32 Bytes Handle NMI
=$00ff60				HIRQ             = $00FF60 ;32 Bytes Handle IRQ
=$00ff80				Unused_FF80      = $00FF80 ;End of direct page Interrrupt handlers
=$00ffe0				VECTORS_BEGIN    = $00FFE0 ;0 Byte  Interrupt vectors
=$00ffe0				JMP_READY        = $00FFE0 ;4 Bytes Jumps to ROM READY routine. Modified whenever alternate command interpreter is loaded.
=$00ffe4				VECTOR_COP       = $00FFE4 ;2 Bytes Native COP Interrupt vector
=$00ffe6				VECTOR_BRK       = $00FFE6 ;2 Bytes Native BRK Interrupt vector
=$00ffe8				VECTOR_ABORT     = $00FFE8 ;2 Bytes Native ABORT Interrupt vector
=$00ffea				VECTOR_NMI       = $00FFEA ;2 Bytes Native NMI Interrupt vector
=$00ffec				VECTOR_RESET     = $00FFEC ;2 Bytes Unused (Native RESET vector)
=$00ffee				VECTOR_IRQ       = $00FFEE ;2 Bytes Native IRQ Vector
=$00fff0				RETURN           = $00FFF0 ;4 Bytes RETURN key handler. Points to BASIC or MONITOR subroutine to execute when RETURN is pressed.
=$00fff4				VECTOR_ECOP      = $00FFF4 ;2 Bytes Emulation mode interrupt handler
=$00fff6				VECTOR_EBRK      = $00FFF6 ;2 Bytes Emulation mode interrupt handler
=$00fff8				VECTOR_EABORT    = $00FFF8 ;2 Bytes Emulation mode interrupt handler
=$00fffa				VECTOR_ENMI      = $00FFFA ;2 Bytes Emulation mode interrupt handler
=$00fffc				VECTOR_ERESET    = $00FFFC ;2 Bytes Emulation mode interrupt handler
=$00fffe				VECTOR_EIRQ      = $00FFFE ;2 Bytes Emulation mode interrupt handler
=$010000				VECTORS_END      = $010000 ;*End of vector space
=$00ffff				BANK0_END        = $00FFFF ;End of Bank 00 and Direct page

;******  Return to file: src\kernel.asm


;******  Processing file: src\page_00_data.asm

>380000	00 a0 af			                .long $AFA000       ; SCREENBEGIN, 3 bytes, Start of screen in video RAM. This is the upper-left corrner of the current video page being written to. This may not be what's being displayed by VICKY. Update this if you change VICKY's display page.
>380003	4c 00				                .word 76            ; COLS_VISIBLE, 2 bytes, Columns visible per screen line. A virtual line can be longer than displayed, up to COLS_PER_LINE long. Default = 80
>380005	80 00				                .word 128           ; COLS_PER_LINE, 2 bytes, Columns in memory per screen line. A virtual line can be this long. Default=128
>380007	38 00				                .word 56            ; LINES_VISIBLE, 2 bytes, The number of rows visible on the screen. Default=25
>380009	40 00				                .word 64            ; LINES_MAX, 2 bytes, The number of rows in memory for the screen. Default=64
>38000b	00 a0 af			                .long $AFA000       ; CURSORPOS, 3 bytes, The next character written to the screen will be written in this location.
>38000e	00 00				                .word 0             ; CURSORX, 2 bytes, This is where the blinking cursor sits. Do not edit this direectly. Call LOCATE to update the location and handle moving the cursor correctly.
>380010	00 00				                .word 0             ; CURSORY, 2 bytes, This is where the blinking cursor sits. Do not edit this direectly. Call LOCATE to update the location and handle moving the cursor correctly.
>380012	0f				                .byte $0F           ; CURCOLOR, 2 bytes, Color of next character to be printed to the screen.
>380013	00				                .byte $00           ; CURATTR, 2 bytes, Attribute of next character to be printed to the screen.
>380014	00 80				                .word STACK_BEGIN   ; STACKBOT, 2 bytes, Lowest location the stack should be allowed to write to. If SP falls below this value, the runtime should generate STACK OVERFLOW error and abort.
>380016	ff fe				                .word STACK_END     ; STACKTOP, 2 bytes, Highest location the stack can occupy. If SP goes above this value, the runtime should generate STACK OVERFLOW error and abort.

;******  Return to file: src\kernel.asm


;******  Processing file: src\page_00_code.asm

.ff00	18		clc		RHRESET         CLC
.ff01	fb		xce		                XCE
.ff02	5c 00 10 38	jmp $381000	                JML BOOT
.ff10					RHCOP
.ff10	c2 30		rep #$30	                REP #$30        ; set A&X long
.ff12	8b		phb		                PHB
.ff13	0b		phd		                PHD
.ff14	48		pha		                PHA
.ff15	da		phx		                PHX
.ff16	5a		phy		                PHY
.ff17	5c 08 10 38	jmp $381008	                JML BREAK
.ff20					RHBRK
.ff20	c2 30		rep #$30	                REP #$30        ; set A&X long
.ff22	8b		phb		                PHB
.ff23	0b		phd		                PHD
.ff24	48		pha		                PHA
.ff25	da		phx		                PHX
.ff26	5a		phy		                PHY
.ff27	5c 08 10 38	jmp $381008	                JML BREAK
.ff30					RHABORT
.ff30	c2 30		rep #$30	                REP #$30        ; set A&X long
.ff32	8b		phb		                PHB
.ff33	0b		phd		                PHD
.ff34	48		pha		                PHA
.ff35	da		phx		                PHX
.ff36	5a		phy		                PHY
.ff37	5c 08 10 38	jmp $381008	                JML BREAK
.ff40					 RHNMI
.ff40	c2 30		rep #$30	                REP #$30        ; set A&X long
.ff42	8b		phb		                PHB
.ff43	0b		phd		                PHD
.ff44	48		pha		                PHA
.ff45	da		phx		                PHX
.ff46	5a		phy		                PHY
.ff47	22 af 12 38	jsl $3812af	                JSL NMI_HANDLER
.ff4b	7a		ply		                PLY
.ff4c	fa		plx		                PLX
.ff4d	68		pla		                PLA
.ff4e	2b		pld		                PLD
.ff4f	ab		plb		                PLB
.ff50	40		rti		                RTI
.ff60					RHIRQ
.ff60	c2 30		rep #$30	                REP #$30        ; set A&X long
.ff62	8b		phb		                PHB
.ff63	0b		phd		                PHD
.ff64	48		pha		                PHA
.ff65	da		phx		                PHX
.ff66	5a		phy		                PHY
.ff67	22 28 11 38	jsl $381128	                JSL IRQ_HANDLER
.ff6b	7a		ply		                PLY
.ff6c	fa		plx		                PLX
.ff6d	68		pla		                PLA
.ff6e	2b		pld		                PLD
.ff6f	ab		plb		                PLB
.ff70	40		rti		                RTI
.ffe0	5c 04 00 3a	jmp $3a0004	JUMP_READY      JML MONITOR    ; Kernel READY routine. Rewrite this address to jump to a custom kernel.
>ffe4	10 ff				RVECTOR_COP     .addr HCOP     ; FFE4
>ffe6	20 ff				RVECTOR_BRK     .addr HBRK     ; FFE6
>ffe8	30 ff				RVECTOR_ABORT   .addr HABORT   ; FFE8
>ffea	40 ff				RVECTOR_NMI     .addr HNMI     ; FFEA
>ffec	00 00				                .word $0000    ; FFEC
>ffee	60 ff				RVECTOR_IRQ     .addr HIRQ    ; FFEE
.fff0	5c 4d 06 39	jmp $39064d	RRETURN         JML IRETURN
>fff4	10 ff				RVECTOR_ECOP    .addr HCOP     ; FFF4
>fff6	20 ff				RVECTOR_EBRK    .addr HBRK     ; FFF6
>fff8	30 ff				RVECTOR_EABORT  .addr HABORT   ; FFF8
>fffa	40 ff				RVECTOR_ENMI    .addr HNMI     ; FFFA
>fffc	00 ff				RVECTOR_ERESET  .addr HRESET   ; FFFC
>fffe	60 ff				RVECTOR_EIRQ    .addr HIRQ     ; FFFE

;******  Return to file: src\kernel.asm


;******  Processing file: src\Math_def.asm

=$000100				UNSIGNED_MULT_A_LO  = $000100
=$000101				UNSIGNED_MULT_A_HI  = $000101
=$000102				UNSIGNED_MULT_B_LO  = $000102
=$000103				UNSIGNED_MULT_B_HI  = $000103
=$000104				UNSIGNED_MULT_AL_LO = $000104
=$000105				UNSIGNED_MULT_AL_HI = $000105
=$000106				UNSIGNED_MULT_AH_LO = $000106
=$000107				UNSIGNED_MULT_AH_HI = $000107
=$000108				SIGNED_MULT_A_LO    = $000108
=$000109				SIGNED_MULT_A_HI    = $000109
=$00010a				SIGNED_MULT_B_LO    = $00010A
=$00010b				SIGNED_MULT_B_HI    = $00010B
=$00010c				SIGNED_MULT_AL_LO   = $00010C
=$00010d				SIGNED_MULT_AL_HI   = $00010D
=$00010e				SIGNED_MULT_AH_LO   = $00010E
=$00010f				SIGNED_MULT_AH_HI   = $00010F
=$000110				UNSIGNED_DIV_DEM_LO = $000110
=$000111				UNSIGNED_DIV_DEM_HI = $000111
=$000112				UNSIGNED_DIV_NUM_LO = $000112
=$000113				UNSIGNED_DIV_NUM_HI = $000113
=$000114				UNSIGNED_DIV_QUO_LO = $000114
=$000115				UNSIGNED_DIV_QUO_HI = $000115
=$000116				UNSIGNED_DIV_REM_LO = $000116
=$000117				UNSIGNED_DIV_REM_HI = $000117
=$000118				SIGNED_DIV_DEM_LO   = $000118
=$000119				SIGNED_DIV_DEM_HI   = $000119
=$00011a				SIGNED_DIV_NUM_LO   = $00011A
=$00011b				SIGNED_DIV_NUM_HI   = $00011B
=$00011c				SIGNED_DIV_QUO_LO   = $00011C
=$00011d				SIGNED_DIV_QUO_HI   = $00011D
=$00011e				SIGNED_DIV_REM_LO   = $00011E
=$00011f				SIGNED_DIV_REM_HI   = $00011F
=$000120				ADDER32_A_LL        = $000120
=$000121				ADDER32_A_LH        = $000121
=$000122				ADDER32_A_HL        = $000122
=$000123				ADDER32_A_HH        = $000123
=$000124				ADDER32_B_LL        = $000124
=$000125				ADDER32_B_LH        = $000125
=$000126				ADDER32_B_HL        = $000126
=$000127				ADDER32_B_HH        = $000127
=$000128				ADDER32_R_LL        = $000128
=$000129				ADDER32_R_LH        = $000129
=$00012a				ADDER32_R_HL        = $00012A
=$00012b				ADDER32_R_HH        = $00012B

;******  Return to file: src\kernel.asm


;******  Processing file: src\interrupt_def.asm

=$000140				INT_PENDING_REG0 = $000140 ;
=$000141				INT_PENDING_REG1 = $000141 ;
=$000142				INT_PENDING_REG2 = $000142 ;
=$000143				INT_PENDING_REG3 = $000143 ; FMX Model
=$000144				INT_POL_REG0     = $000144 ;
=$000145				INT_POL_REG1     = $000145 ;
=$000146				INT_POL_REG2     = $000146 ;
=$000147				INT_POL_REG7     = $000147 ; FMX Model
=$000148				INT_EDGE_REG0    = $000148 ;
=$000149				INT_EDGE_REG1    = $000149 ;
=$00014a				INT_EDGE_REG2    = $00014A ;
=$00014b				INT_EDGE_REG3    = $00014B ; FMX Model
=$00014c				INT_MASK_REG0    = $00014C ;
=$00014d				INT_MASK_REG1    = $00014D ;
=$00014e				INT_MASK_REG2    = $00014E ;
=$00014f				INT_MASK_REG3    = $00014F ; FMX Model
=$01					FNX0_INT00_SOF        = $01  ;Start of Frame @ 60FPS
=$02					FNX0_INT01_SOL        = $02  ;Start of Line (Programmable)
=$04					FNX0_INT02_TMR0       = $04  ;Timer 0 Interrupt
=$08					FNX0_INT03_TMR1       = $08  ;Timer 1 Interrupt
=$10					FNX0_INT04_TMR2       = $10  ;Timer 2 Interrupt
=$20					FNX0_INT05_RTC        = $20  ;Real-Time Clock Interrupt
=$40					FNX0_INT06_FDC        = $40  ;Floppy Disk Controller
=$80					FNX0_INT07_MOUSE      = $80  ; Mouse Interrupt (INT12 in SuperIO IOspace)
=$01					FNX1_INT00_KBD        = $01  ;Keyboard Interrupt
=$02					FNX1_INT01_SC0        = $02  ;VICKY_II (INT2) Sprite 2 Sprite Collision
=$04					FNX1_INT02_SC1        = $04  ;VICKY_II (INT3) Sprite 2 Tiles Collision
=$08					FNX1_INT03_COM2       = $08  ;Serial Port 2
=$10					FNX1_INT04_COM1       = $10  ;Serial Port 1
=$20					FNX1_INT05_MPU401     = $20  ;Midi Controller Interrupt
=$40					FNX1_INT06_LPT        = $40  ;Parallel Port
=$80					FNX1_INT07_SDCARD     = $80  ;SD Card Controller Interrupt (CH376S)
=$01					FNX2_INT00_OPL3       = $01  ;OPl3
=$02					FNX2_INT01_GABE_INT0  = $02  ;GABE (INT0) - TBD
=$04					FNX2_INT02_GABE_INT1  = $04  ;GABE (INT1) - TBD
=$08					FNX2_INT03_SDMA       = $08  ;VICKY_II (INT4)
=$10					FNX2_INT04_VDMA       = $10  ;VICKY_II (INT5)
=$20					FNX2_INT05_GABE_INT2  = $20  ;GABE (INT2) - TBD
=$40					FNX2_INT06_EXT        = $40  ;External Expansion
=$80					FNX2_INT07_SDCARD_INS = $80  ; SDCARD Insertion
=$01					FNX3_INT00_OPN2       = $01  ;OPN2
=$02					FNX3_INT01_OPM        = $02  ;OPM
=$04					FNX3_INT02_IDE        = $04  ;HDD IDE INTERRUPT
=$08					FNX3_INT03_TBD        = $08  ;TBD
=$10					FNX3_INT04_TBD        = $10  ;TBD
=$20					FNX3_INT05_TBD        = $20  ;GABE (INT2) - TBD
=$40					FNX3_INT06_TBD        = $40  ;External Expansion
=$80					FNX3_INT07_TBD        = $80  ; SDCARD Insertion

;******  Return to file: src\kernel.asm


;******  Processing file: src\dram_inc.asm

=$afa000				SCREEN_PAGE0     = $AFA000 ;8192 Bytes First page of display RAM. This is used at boot time to display the welcome screen and the BASIC or MONITOR command screens.
=$afc000				SCREEN_PAGE1     = $AFC000 ;8192 Bytes Additional page of display RAM. This can be used for page flipping or to handle multiple edit buffers.
=$b00000				SCREEN_END       = $B00000 ;End of display memory

;******  Return to file: src\kernel.asm


;******  Processing file: src\vicky_def.asm

=$af0000				MASTER_CTRL_REG_L	      = $AF0000
=$01					Mstr_Ctrl_Text_Mode_En  = $01       ; Enable the Text Mode
=$02					Mstr_Ctrl_Text_Overlay  = $02       ; Enable the Overlay of the text mode on top of Graphic Mode (the Background Color is ignored)
=$04					Mstr_Ctrl_Graph_Mode_En = $04       ; Enable the Graphic Mode
=$08					Mstr_Ctrl_Bitmap_En     = $08       ; Enable the Bitmap Module In Vicky
=$10					Mstr_Ctrl_TileMap_En    = $10       ; Enable the Tile Module in Vicky
=$20					Mstr_Ctrl_Sprite_En     = $20       ; Enable the Sprite Module in Vicky
=$40					Mstr_Ctrl_GAMMA_En      = $40       ; this Enable the GAMMA correction - The Analog and DVI have different color value, the GAMMA is great to correct the difference
=$80					Mstr_Ctrl_Disable_Vid   = $80       ; This will disable the Scanning of the Video hence giving 100% bandwith to the CPU
=$af0001				MASTER_CTRL_REG_H	      = $AF0001
=$af0002				VKY_RESERVED_00         = $AF0002
=$af0003				VKY_RESERVED_01         = $AF0003
=$01					Border_Ctrl_Enable      = $01
=$af0004				BORDER_CTRL_REG         = $AF0004 ; Bit[0] - Enable (1 by default)  Bit[4..6]: X Scroll Offset ( Will scroll Left) (Acceptable Value: 0..7)
=$af0005				BORDER_COLOR_B          = $AF0005
=$af0006				BORDER_COLOR_G          = $AF0006
=$af0007				BORDER_COLOR_R          = $AF0007
=$af0008				BORDER_X_SIZE           = $AF0008; X-  Values: 0 - 32 (Default: 32)
=$af0009				BORDER_Y_SIZE           = $AF0009; Y- Values 0 -32 (Default: 32)
=$af000d				BACKGROUND_COLOR_B      = $AF000D ; When in Graphic Mode, if a pixel is "0" then the Background pixel is chosen
=$af000e				BACKGROUND_COLOR_G      = $AF000E
=$af000f				BACKGROUND_COLOR_R      = $AF000F ;
=$af0010				VKY_TXT_CURSOR_CTRL_REG = $AF0010   ;[0]  Enable Text Mode
=$01					Vky_Cursor_Enable       = $01
=$02					Vky_Cursor_Flash_Rate0  = $02
=$04					Vky_Cursor_Flash_Rate1  = $04
=$08					Vky_Cursor_FONT_Page0   = $08       ; Pick Font Page 0 or Font Page 1
=$10					Vky_Cursor_FONT_Page1   = $10       ; Pick Font Page 0 or Font Page 1
=$af0011				VKY_TXT_START_ADD_PTR   = $AF0011   ; This is an offset to change the Starting address of the Text Mode Buffer (in x)
=$af0012				VKY_TXT_CURSOR_CHAR_REG = $AF0012
=$af0013				VKY_TXT_CURSOR_COLR_REG = $AF0013
=$af0014				VKY_TXT_CURSOR_X_REG_L  = $AF0014
=$af0015				VKY_TXT_CURSOR_X_REG_H  = $AF0015
=$af0016				VKY_TXT_CURSOR_Y_REG_L  = $AF0016
=$af0017				VKY_TXT_CURSOR_Y_REG_H  = $AF0017
=$af001b				VKY_LINE_IRQ_CTRL_REG   = $AF001B ;[0] - Enable Line 0, [1] -Enable Line 1
=$af001c				VKY_LINE0_CMP_VALUE_LO  = $AF001C ;Write Only [7:0]
=$af001d				VKY_LINE0_CMP_VALUE_HI  = $AF001D ;Write Only [3:0]
=$af001e				VKY_LINE1_CMP_VALUE_LO  = $AF001E ;Write Only [7:0]
=$af001f				VKY_LINE1_CMP_VALUE_HI  = $AF001F ;Write Only [3:0]
=$af001c				VKY_INFO_CHIP_NUM_L     = $AF001C
=$af001d				VKY_INFO_CHIP_NUM_H     = $AF001D
=$af001e				VKY_INFO_CHIP_VER_L     = $AF001E
=$af001f				VKY_INFO_CHIP_VER_H     = $AF001F
=$01					TILE_Enable             = $01
=$02					TILE_LUT0               = $02
=$04					TILE_LUT1               = $04
=$08					TILE_LUT2               = $08
=$80					TILESHEET_256x256_En    = $80   ; 0 -> Sequential, 1-> 256x256 Tile Sheet Striding
=$af0100				TL0_CONTROL_REG         = $AF0100       ; Bit[0] - Enable, Bit[3:1] - LUT Select,
=$af0101				TL0_START_ADDY_L        = $AF0101       ; Not USed right now - Starting Address to where is the MAP
=$af0102				TL0_START_ADDY_M        = $AF0102
=$af0103				TL0_START_ADDY_H        = $AF0103
=$af0104				TL0_MAP_X_STRIDE_L      = $AF0104       ; The Stride of the Map
=$af0105				TL0_MAP_X_STRIDE_H      = $AF0105
=$af0106				TL0_MAP_Y_STRIDE_L      = $AF0106       ; The Stride of the Map
=$af0107				TL0_MAP_Y_STRIDE_H      = $AF0107
=$af0108				TL1_CONTROL_REG         = $AF0108       ; Bit[0] - Enable, Bit[3:1] - LUT Select,
=$af0109				TL1_START_ADDY_L        = $AF0109       ; Not USed right now - Starting Address to where is the MAP
=$af010a				TL1_START_ADDY_M        = $AF010A
=$af010b				TL1_START_ADDY_H        = $AF010B
=$af010c				TL1_MAP_X_STRIDE_L      = $AF010C       ; The Stride of the Map
=$af010d				TL1_MAP_X_STRIDE_H      = $AF010D
=$af010e				TL1_MAP_Y_STRIDE_L      = $AF010E       ; The Stride of the Map
=$af010f				TL1_MAP_Y_STRIDE_H      = $AF010F
=$af0110				TL2_CONTROL_REG         = $AF0110       ; Bit[0] - Enable, Bit[3:1] - LUT Select,
=$af0111				TL2_START_ADDY_L        = $AF0111       ; Not USed right now - Starting Address to where is the MAP
=$af0112				TL2_START_ADDY_M        = $AF0112
=$af0113				TL2_START_ADDY_H        = $AF0113
=$af0114				TL2_MAP_X_STRIDE_L      = $AF0114       ; The Stride of the Map
=$af0115				TL2_MAP_X_STRIDE_H      = $AF0115
=$af0116				TL2_MAP_Y_STRIDE_L      = $AF0116       ; The Stride of the Map
=$af0117				TL2_MAP_Y_STRIDE_H      = $AF0117
=$af0118				TL3_CONTROL_REG         = $AF0118       ; Bit[0] - Enable, Bit[3:1] - LUT Select,
=$af0119				TL3_START_ADDY_L        = $AF0119       ; Not USed right now - Starting Address to where is the MAP
=$af011a				TL3_START_ADDY_M        = $AF011A
=$af011b				TL3_START_ADDY_H        = $AF011B
=$af011c				TL3_MAP_X_STRIDE_L      = $AF011C       ; The Stride of the Map
=$af011d				TL3_MAP_X_STRIDE_H      = $AF011D
=$af011e				TL3_MAP_Y_STRIDE_L      = $AF011E       ; The Stride of the Map
=$af011f				TL3_MAP_Y_STRIDE_H      = $AF011F
=$af0140				BM_CONTROL_REG          = $AF0140
=$af0141				BM_START_ADDY_L         = $AF0141
=$af0142				BM_START_ADDY_M         = $AF0142
=$af0143				BM_START_ADDY_H         = $AF0143
=$af0144				BM_X_SIZE_L             = $AF0144
=$af0145				BM_X_SIZE_H             = $AF0145
=$af0146				BM_Y_SIZE_L             = $AF0146
=$af0147				BM_Y_SIZE_H             = $AF0147
=$af0148				BM_RESERVED_0           = $AF0148
=$af0149				BM_RESERVED_1           = $AF0149
=$af014a				BM_RESERVED_2           = $AF014A
=$af014b				BM_RESERVED_3           = $AF014B
=$af014c				BM_RESERVED_4           = $AF014C
=$af014d				BM_RESERVED_5           = $AF014D
=$af014e				BM_RESERVED_6           = $AF014E
=$af014f				BM_RESERVED_7           = $AF014F
=$01					SPRITE_Enable             = $01
=$02					SPRITE_LUT0               = $02 ; This is the LUT that the Sprite will use
=$04					SPRITE_LUT1               = $04
=$08					SPRITE_LUT2               = $08 ; Only 4 LUT for Now, So this bit is not used.
=$10					SPRITE_DEPTH0             = $10 ; This is the Layer the Sprite will be Displayed in
=$20					SPRITE_DEPTH1             = $20
=$40					SPRITE_DEPTH2             = $40
=$af0200				SP00_CONTROL_REG        = $AF0200
=$af0201				SP00_ADDY_PTR_L         = $AF0201
=$af0202				SP00_ADDY_PTR_M         = $AF0202
=$af0203				SP00_ADDY_PTR_H         = $AF0203
=$af0204				SP00_X_POS_L            = $AF0204
=$af0205				SP00_X_POS_H            = $AF0205
=$af0206				SP00_Y_POS_L            = $AF0206
=$af0207				SP00_Y_POS_H            = $AF0207
=$af0208				SP01_CONTROL_REG        = $AF0208
=$af0209				SP01_ADDY_PTR_L         = $AF0209
=$af020a				SP01_ADDY_PTR_M         = $AF020A
=$af020b				SP01_ADDY_PTR_H         = $AF020B
=$af020c				SP01_X_POS_L            = $AF020C
=$af020d				SP01_X_POS_H            = $AF020D
=$af020e				SP01_Y_POS_L            = $AF020E
=$af020f				SP01_Y_POS_H            = $AF020F
=$af0210				SP02_CONTROL_REG        = $AF0210
=$af0211				SP02_ADDY_PTR_L         = $AF0211
=$af0212				SP02_ADDY_PTR_M         = $AF0212
=$af0213				SP02_ADDY_PTR_H         = $AF0213
=$af0214				SP02_X_POS_L            = $AF0214
=$af0215				SP02_X_POS_H            = $AF0215
=$af0216				SP02_Y_POS_L            = $AF0216
=$af0217				SP02_Y_POS_H            = $AF0217
=$af0218				SP03_CONTROL_REG        = $AF0218
=$af0219				SP03_ADDY_PTR_L         = $AF0219
=$af021a				SP03_ADDY_PTR_M         = $AF021A
=$af021b				SP03_ADDY_PTR_H         = $AF021B
=$af021c				SP03_X_POS_L            = $AF021C
=$af021d				SP03_X_POS_H            = $AF021D
=$af021e				SP03_Y_POS_L            = $AF021E
=$af021f				SP03_Y_POS_H            = $AF021F
=$af0220				SP04_CONTROL_REG        = $AF0220
=$af0221				SP04_ADDY_PTR_L         = $AF0221
=$af0222				SP04_ADDY_PTR_M         = $AF0222
=$af0223				SP04_ADDY_PTR_H         = $AF0223
=$af0224				SP04_X_POS_L            = $AF0224
=$af0225				SP04_X_POS_H            = $AF0225
=$af0226				SP04_Y_POS_L            = $AF0226
=$af0227				SP04_Y_POS_H            = $AF0227
=$af0228				SP05_CONTROL_REG        = $AF0228
=$af0229				SP05_ADDY_PTR_L         = $AF0229
=$af022a				SP05_ADDY_PTR_M         = $AF022A
=$af022b				SP05_ADDY_PTR_H         = $AF022B
=$af022c				SP05_X_POS_L            = $AF022C
=$af022d				SP05_X_POS_H            = $AF022D
=$af022e				SP05_Y_POS_L            = $AF022E
=$af022f				SP05_Y_POS_H            = $AF022F
=$af0230				SP06_CONTROL_REG        = $AF0230
=$af0231				SP06_ADDY_PTR_L         = $AF0231
=$af0232				SP06_ADDY_PTR_M         = $AF0232
=$af0233				SP06_ADDY_PTR_H         = $AF0233
=$af0234				SP06_X_POS_L            = $AF0234
=$af0235				SP06_X_POS_H            = $AF0235
=$af0236				SP06_Y_POS_L            = $AF0236
=$af0237				SP06_Y_POS_H            = $AF0237
=$af0238				SP07_CONTROL_REG        = $AF0238
=$af0239				SP07_ADDY_PTR_L         = $AF0239
=$af023a				SP07_ADDY_PTR_M         = $AF023A
=$af023b				SP07_ADDY_PTR_H         = $AF023B
=$af023c				SP07_X_POS_L            = $AF023C
=$af023d				SP07_X_POS_H            = $AF023D
=$af023e				SP07_Y_POS_L            = $AF023E
=$af023f				SP07_Y_POS_H            = $AF023F
=$af0240				SP08_CONTROL_REG        = $AF0240
=$af0241				SP08_ADDY_PTR_L         = $AF0241
=$af0242				SP08_ADDY_PTR_M         = $AF0242
=$af0243				SP08_ADDY_PTR_H         = $AF0243
=$af0244				SP08_X_POS_L            = $AF0244
=$af0245				SP08_X_POS_H            = $AF0245
=$af0246				SP08_Y_POS_L            = $AF0246
=$af0247				SP08_Y_POS_H            = $AF0247
=$af0248				SP09_CONTROL_REG        = $AF0248
=$af0249				SP09_ADDY_PTR_L         = $AF0249
=$af024a				SP09_ADDY_PTR_M         = $AF024A
=$af024b				SP09_ADDY_PTR_H         = $AF024B
=$af024c				SP09_X_POS_L            = $AF024C
=$af024d				SP09_X_POS_H            = $AF024D
=$af024e				SP09_Y_POS_L            = $AF024E
=$af024f				SP09_Y_POS_H            = $AF024F
=$af0250				SP10_CONTROL_REG        = $AF0250
=$af0251				SP10_ADDY_PTR_L         = $AF0251
=$af0252				SP10_ADDY_PTR_M         = $AF0252
=$af0253				SP10_ADDY_PTR_H         = $AF0253
=$af0254				SP10_X_POS_L            = $AF0254
=$af0255				SP10_X_POS_H            = $AF0255
=$af0256				SP10_Y_POS_L            = $AF0256
=$af0257				SP10_Y_POS_H            = $AF0257
=$af0258				SP11_CONTROL_REG        = $AF0258
=$af0259				SP11_ADDY_PTR_L         = $AF0259
=$af025a				SP11_ADDY_PTR_M         = $AF025A
=$af025b				SP11_ADDY_PTR_H         = $AF025B
=$af025c				SP11_X_POS_L            = $AF025C
=$af025d				SP11_X_POS_H            = $AF025D
=$af025e				SP11_Y_POS_L            = $AF025E
=$af025f				SP11_Y_POS_H            = $AF025F
=$af0260				SP12_CONTROL_REG        = $AF0260
=$af0261				SP12_ADDY_PTR_L         = $AF0261
=$af0262				SP12_ADDY_PTR_M         = $AF0262
=$af0263				SP12_ADDY_PTR_H         = $AF0263
=$af0264				SP12_X_POS_L            = $AF0264
=$af0265				SP12_X_POS_H            = $AF0265
=$af0266				SP12_Y_POS_L            = $AF0266
=$af0267				SP12_Y_POS_H            = $AF0267
=$af0268				SP13_CONTROL_REG        = $AF0268
=$af0269				SP13_ADDY_PTR_L         = $AF0269
=$af026a				SP13_ADDY_PTR_M         = $AF026A
=$af026b				SP13_ADDY_PTR_H         = $AF026B
=$af026c				SP13_X_POS_L            = $AF026C
=$af026d				SP13_X_POS_H            = $AF026D
=$af026e				SP13_Y_POS_L            = $AF026E
=$af026f				SP13_Y_POS_H            = $AF026F
=$af0270				SP14_CONTROL_REG        = $AF0270
=$af0271				SP14_ADDY_PTR_L         = $AF0271
=$af0272				SP14_ADDY_PTR_M         = $AF0272
=$af0273				SP14_ADDY_PTR_H         = $AF0273
=$af0274				SP14_X_POS_L            = $AF0274
=$af0275				SP14_X_POS_H            = $AF0275
=$af0276				SP14_Y_POS_L            = $AF0276
=$af0277				SP14_Y_POS_H            = $AF0277
=$af0278				SP15_CONTROL_REG        = $AF0278
=$af0279				SP15_ADDY_PTR_L         = $AF0279
=$af027a				SP15_ADDY_PTR_M         = $AF027A
=$af027b				SP15_ADDY_PTR_H         = $AF027B
=$af027c				SP15_X_POS_L            = $AF027C
=$af027d				SP15_X_POS_H            = $AF027D
=$af027e				SP15_Y_POS_L            = $AF027E
=$af027f				SP15_Y_POS_H            = $AF027F
=$af0280				SP16_CONTROL_REG        = $AF0280
=$af0281				SP16_ADDY_PTR_L         = $AF0281
=$af0282				SP16_ADDY_PTR_M         = $AF0282
=$af0283				SP16_ADDY_PTR_H         = $AF0283
=$af0284				SP16_X_POS_L            = $AF0284
=$af0285				SP16_X_POS_H            = $AF0285
=$af0286				SP16_Y_POS_L            = $AF0286
=$af0287				SP16_Y_POS_H            = $AF0287
=$af0288				SP17_CONTROL_REG        = $AF0288
=$af0289				SP17_ADDY_PTR_L         = $AF0289
=$af028a				SP17_ADDY_PTR_M         = $AF028A
=$af028b				SP17_ADDY_PTR_H         = $AF028B
=$af028c				SP17_X_POS_L            = $AF028C
=$af028d				SP17_X_POS_H            = $AF028D
=$af028e				SP17_Y_POS_L            = $AF028E
=$af028f				SP17_Y_POS_H            = $AF028F
=$af0400				VDMA_CONTROL_REG        = $AF0400
=$01					VDMA_CTRL_Enable        = $01
=$02					VDMA_CTRL_1D_2D         = $02     ; 0 - 1D (Linear) Transfer , 1 - 2D (Block) Transfer
=$04					VDMA_CTRL_TRF_Fill      = $04     ; 0 - Transfer Src -> Dst, 1 - Fill Destination with "Byte2Write"
=$08					VDMA_CTRL_Int_Enable    = $08     ; Set to 1 to Enable the Generation of Interrupt when the Transfer is over.
=$80					VDMA_CTRL_Start_TRF     = $80     ; Set to 1 To Begin Process, Need to Cleared before, you can start another
=$af0401				VDMA_BYTE_2_WRITE       = $AF0401 ; Write Only - Byte to Write in the Fill Function
=$af0401				VDMA_STATUS_REG         = $AF0401 ; Read only
=$01					VDMA_STAT_Size_Err      = $01     ; If Set to 1, Overall Size is Invalid
=$02					VDMA_STAT_Dst_Add_Err   = $02     ; If Set to 1, Destination Address Invalid
=$04					VDMA_STAT_Src_Add_Err   = $04     ; If Set to 1, Source Address Invalid
=$80					VDMA_STAT_VDMA_IPS      = $80     ; If Set to 1, VDMA Transfer in Progress (this Inhibit CPU Access to Mem)
=$af0402				VDMA_SRC_ADDY_L         = $AF0402 ; Pointer to the Source of the Data to be stransfered
=$af0403				VDMA_SRC_ADDY_M         = $AF0403 ; This needs to be within Vicky's Range ($00_0000 - $3F_0000)
=$af0404				VDMA_SRC_ADDY_H         = $AF0404
=$af0405				VDMA_DST_ADDY_L         = $AF0405 ; Destination Pointer within Vicky's video memory Range
=$af0406				VDMA_DST_ADDY_M         = $AF0406 ; ($00_0000 - $3F_0000)
=$af0407				VDMA_DST_ADDY_H         = $AF0407
=$af0408				VDMA_SIZE_L             = $AF0408 ; Maximum Value: $40:0000 (4Megs)
=$af0409				VDMA_SIZE_M             = $AF0409
=$af040a				VDMA_SIZE_H             = $AF040A
=$af040b				VDMA_IGNORED            = $AF040B
=$af0408				VDMA_X_SIZE_L           = $AF0408 ; Maximum Value: 65535
=$af0409				VDMA_X_SIZE_H           = $AF0409
=$af040a				VDMA_Y_SIZE_L           = $AF040A ; Maximum Value: 65535
=$af040b				VDMA_Y_SIZE_H           = $AF040B
=$af040c				VDMA_SRC_STRIDE_L       = $AF040C ; Always use an Even Number ( The Engine uses Even Ver of that value)
=$af040d				VDMA_SRC_STRIDE_H       = $AF040D ;
=$af040e				VDMA_DST_STRIDE_L       = $AF040E ; Always use an Even Number ( The Engine uses Even Ver of that value)
=$af040f				VDMA_DST_STRIDE_H       = $AF040F ;
=$af0500				MOUSE_PTR_GRAP0_START    = $AF0500 ; 16 x 16 = 256 Pixels (Grey Scale) 0 = Transparent, 1 = Black , 255 = White
=$af05ff				MOUSE_PTR_GRAP0_END      = $AF05FF ; Pointer 0
=$af0600				MOUSE_PTR_GRAP1_START    = $AF0600 ;
=$af06ff				MOUSE_PTR_GRAP1_END      = $AF06FF ; Pointer 1
=$af0700				MOUSE_PTR_CTRL_REG_L    = $AF0700 ; Bit[0] Enable, Bit[1] = 0  ( 0 = Pointer0, 1 = Pointer1)
=$af0701				MOUSE_PTR_CTRL_REG_H    = $AF0701 ;
=$af0702				MOUSE_PTR_X_POS_L       = $AF0702 ; X Position (0 - 639) (Can only read now) Writing will have no effect
=$af0703				MOUSE_PTR_X_POS_H       = $AF0703 ;
=$af0704				MOUSE_PTR_Y_POS_L       = $AF0704 ; Y Position (0 - 479) (Can only read now) Writing will have no effect
=$af0705				MOUSE_PTR_Y_POS_H       = $AF0705 ;
=$af0706				MOUSE_PTR_BYTE0         = $AF0706 ; Byte 0 of Mouse Packet (you must write 3 Bytes)
=$af0707				MOUSE_PTR_BYTE1         = $AF0707 ; Byte 1 of Mouse Packet (if you don't, then )
=$af0708				MOUSE_PTR_BYTE2         = $AF0708 ; Byte 2 of Mouse Packet (state Machine will be jammed in 1 state)
=$af070b				C256F_MODEL_MAJOR       = $AF070B ;
=$af070c				C256F_MODEL_MINOR       = $AF070C ;
=$af070d				FPGA_DOR                = $AF070D ;
=$af070e				FPGA_MOR                = $AF070E ;
=$af070f				FPGA_YOR                = $AF070F ;
=$af1f40				FG_CHAR_LUT_PTR         = $AF1F40
=$af1f80				BG_CHAR_LUT_PTR		      = $AF1F80
=$af2000				GRPH_LUT0_PTR		        = $AF2000
=$af2400				GRPH_LUT1_PTR		        = $AF2400
=$af2800				GRPH_LUT2_PTR		        = $AF2800
=$af2c00				GRPH_LUT3_PTR		        = $AF2C00
=$af3000				GRPH_LUT4_PTR		        = $AF3000
=$af3400				GRPH_LUT5_PTR		        = $AF3400
=$af3800				GRPH_LUT6_PTR		        = $AF3800
=$af3c00				GRPH_LUT7_PTR		        = $AF3C00
=$af4000				GAMMA_B_LUT_PTR		      = $AF4000
=$af4100				GAMMA_G_LUT_PTR		      = $AF4100
=$af4200				GAMMA_R_LUT_PTR		      = $AF4200
=$af5000				TILE_MAP0       		    = $AF5000     ;$AF5000 - $AF57FF
=$af5800				TILE_MAP1               = $AF5800     ;$AF5800 - $AF5FFF
=$af6000				TILE_MAP2               = $AF6000     ;$AF6000 - $AF67FF
=$af6800				TILE_MAP3               = $AF6800     ;$AF6800 - $AF6FFF
=$af8000				FONT_MEMORY_BANK0       = $AF8000     ;$AF8000 - $AF87FF
=$af8800				FONT_MEMORY_BANK1       = $AF8800     ;$AF8800 - $AF8FFF
=$afa000				CS_TEXT_MEM_PTR         = $AFA000
=$afc000				CS_COLOR_MEM_PTR        = $AFC000
=$afe000				BTX_START               = $AFE000     ; BEATRIX Registers
=$afffff				BTX_END                 = $AFFFFF

;******  Return to file: src\kernel.asm


;******  Processing file: src\super_io_def.asm

=$af1100				PME_STS_REG     = $AF1100
=$af1102				PME_EN_REG		  = $AF1102
=$af1104				PME_STS1_REG		= $AF1104
=$af1105				PME_STS2_REG		= $AF1105
=$af1106				PME_STS3_REG		= $AF1106
=$af1107				PME_STS4_REG		= $AF1107
=$af1108				PME_STS5_REG		= $AF1108
=$af110a				PME_EN1_REG     = $AF110A
=$af110b				PME_EN2_REG     = $AF110B
=$af110c				PME_EN3_REG     = $AF110C
=$af110d				PME_EN4_REG     = $AF110D
=$af110e				PME_EN5_REG     = $AF110E
=$af1110				SMI_STS1_REG		= $AF1110
=$af1111				SMI_STS2_REG		= $AF1111
=$af1112				SMI_STS3_REG		= $AF1112
=$af1113				SMI_STS4_REG		= $AF1113
=$af1114				SMI_STS5_REG		= $AF1114
=$af1116				SMI_EN1_REG     = $AF1116
=$af1117				SMI_EN2_REG     = $AF1117
=$af1118				SMI_EN3_REG     = $AF1118
=$af1119				SMI_EN4_REG     = $AF1119
=$af111a				SMI_EN5_REG     = $AF111A
=$af111c				MSC_ST_REG      = $AF111C
=$af111e				FORCE_DISK_CHANGE       = $AF111E
=$af111f				FLOPPY_DATA_RATE        = $AF111F
=$af1120				UART1_FIFO_CTRL_SHDW    = $AF1120
=$af1121				UART2_FIFO_CTRL_SHDW    = $AF1121
=$af1122				DEV_DISABLE_REG         = $AF1122
=$af1123				GP10_REG    		= $AF1123
=$af1124				GP11_REG    		= $AF1124
=$af1125				GP12_REG    		= $AF1125
=$af1126				GP13_REG    		= $AF1126
=$af1127				GP14_REG    		= $AF1127
=$af1128				GP15_REG    		= $AF1128
=$af1129				GP16_REG    		= $AF1129
=$af112a				GP17_REG    		= $AF112A
=$af112b				GP20_REG    		= $AF112B
=$af112c				GP21_REG    		= $AF112C
=$af112d				GP22_REG		= $AF112D
=$af112f				GP24_REG		= $AF112F
=$af1130				GP25_REG		= $AF1130
=$af1131				GP26_REG		= $AF1131
=$af1132				GP27_REG		= $AF1132
=$af1133				GP30_REG		= $AF1133
=$af1134				GP31_REG		= $AF1134
=$af1135				GP32_REG		= $AF1135
=$af1136				GP33_REG		= $AF1136
=$af1137				GP34_REG		= $AF1137
=$af1138				GP35_REG		= $AF1138
=$af1139				GP36_REG		= $AF1139
=$af113a				GP37_REG		= $AF113A
=$af113b				GP40_REG		= $AF113B
=$af113c				GP41_REG		= $AF113C
=$af113d				GP42_REG		= $AF113D
=$af113e				GP43_REG		= $AF113E
=$af113f				GP50_REG		= $AF113F
=$af1140				GP51_REG		= $AF1140
=$af1141				GP52_REG		= $AF1141
=$af1142				GP53_REG		= $AF1142
=$af1143				GP54_REG		= $AF1143
=$af1144				GP55_REG		= $AF1144
=$af1145				GP56_REG		= $AF1145
=$af1146				GP57_REG		= $AF1146
=$af1147				GP60_REG		= $AF1147
=$af1148				GP61_REG		= $AF1148
=$af114b				GP1_REG			= $AF114B
=$af114c				GP2_REG			= $AF114C
=$af114d				GP3_REG			= $AF114D
=$af114e				GP4_REG			= $AF114E
=$af114f				GP5_REG			= $AF114F
=$af1150				GP6_REG			= $AF1150
=$af1156				FAN1_REG		        = $AF1156
=$af1157				FAN2_REG            = $AF1157
=$af1158				FAN_CTRL_REG  	    = $AF1158
=$af1159				FAN1_TACH_REG       = $AF1159
=$af115a				FAN2_TACH_REG       = $AF115A
=$af115b				FAN1_PRELOAD_REG    = $AF115B
=$af115c				FAN2_PRELOAD_REG    = $AF115C
=$af115d				LED1_REG    		    = $AF115D
=$af115e				LED2_REG    		    = $AF115E
=$af115f				KEYBOARD_SCAN_CODE	= $AF115F

;******  Return to file: src\kernel.asm


;******  Processing file: src\keyboard_def.asm

=$af1064				STATUS_PORT 	= $AF1064
=$af1060				KBD_OUT_BUF 	= $AF1060
=$af1060				KBD_INPT_BUF	= $AF1060
=$af1064				KBD_CMD_BUF		= $AF1064
=$af1060				KBD_DATA_BUF	= $AF1060
=$af1060				PORT_A		    = $AF1060
=$af1061				PORT_B			= $AF1061
=$01					OUT_BUF_FULL    = $01
=$02					INPT_BUF_FULL	= $02
=$04					SYS_FLAG		= $04
=$08					CMD_DATA		= $08
=$10					KEYBD_INH       = $10
=$20					TRANS_TMOUT	    = $20
=$40					RCV_TMOUT		= $40
=$80					PARITY_EVEN		= $80
=$10					INH_KEYBOARD	= $10
=$ae					KBD_ENA			= $AE
=$ad					KBD_DIS			= $AD
=$f1					KB_MENU			= $F1
=$f4					KB_ENABLE		= $F4
=$f7					KB_MAKEBREAK    = $F7
=$fe					KB_ECHO			= $FE
=$ff					KB_RESET		= $FF
=$ed					KB_LED_CMD		= $ED
=$aa					KB_OK			= $AA
=$fa					KB_ACK			= $FA
=$ff					KB_OVERRUN		= $FF
=$fe					KB_RESEND		= $FE
=$f0					KB_BREAK		= $F0
=$10					KB_FA			= $10
=$20					KB_FE			= $20
=$40					KB_PR_LED		= $40
=$01					KB_SCROLL_LOCK  = $01
=$02					KB_NUM_LOCK     = $02
=$04					KB_CAPS_LOCK    = $04
=$80					KB_CTRL_C = $80             ; CTRL-C was pressed
=$60					KB_CREDITS = $60            ; Credits key was pressed

;******  Return to file: src\kernel.asm


;******  Processing file: src\SID_def.asm

=$afe400				SID0_V1_FREQ_LO    = $AFE400 ;SID - L - Voice 1 (Write Only) - FREQ LOW
=$afe401				SID0_V1_FREQ_HI    = $AFE401 ;SID - L - Voice 1 (Write Only) - FREQ HI
=$afe402				SID0_V1_PW_LO      = $AFE402 ;SID - L - Voice 1 (Write Only) - PW LOW
=$afe403				SID0_V1_PW_HI      = $AFE403 ;SID - L - Voice 1 (Write Only) - PW HI
=$afe404				SID0_V1_CTRL       = $AFE404 ;SID - L - Voice 1 (Write Only) - CTRL REG
=$afe405				SID0_V1_ATCK_DECY  = $AFE405 ;SID - L - Voice 1 (Write Only) - ATTACK / DECAY
=$afe406				SID0_V1_SSTN_RLSE  = $AFE406 ;SID - L - Voice 1 (Write Only) - SUSTAIN / RELEASE
=$afe407				SID0_V2_FREQ_LO    = $AFE407 ;SID - L - Voice 2 (Write Only) - FREQ LOW
=$afe408				SID0_V2_FREQ_HI    = $AFE408 ;SID - L - Voice 2 (Write Only) - FREQ HI
=$afe409				SID0_V2_PW_LO      = $AFE409 ;SID - L - Voice 2 (Write Only) - PW LOW
=$afe40a				SID0_V2_PW_HI      = $AFE40A ;SID - L - Voice 2 (Write Only) - PW HI
=$afe40b				SID0_V2_CTRL       = $AFE40B ;SID - L - Voice 2 (Write Only) - CTRL REG
=$afe40c				SID0_V2_ATCK_DECY  = $AFE40C ;SID - L - Voice 2 (Write Only) - ATTACK / DECAY
=$afe40d				SID0_V2_SSTN_RLSE  = $AFE40D ;SID - L - Voice 2 (Write Only) - SUSTAIN / RELEASE
=$afe40e				SID0_V3_FREQ_LO    = $AFE40E ;SID - L - Voice 3 (Write Only) - FREQ LOW
=$afe40f				SID0_V3_FREQ_HI    = $AFE40F ;SID - L - Voice 3 (Write Only) - FREQ HI
=$afe410				SID0_V3_PW_LO      = $AFE410 ;SID - L - Voice 3 (Write Only) - PW LOW
=$afe411				SID0_V3_PW_HI      = $AFE411 ;SID - L - Voice 3 (Write Only) - PW HI
=$afe412				SID0_V3_CTRL       = $AFE412 ;SID - L - Voice 3 (Write Only) - CTRL REG
=$afe413				SID0_V3_ATCK_DECY  = $AFE413 ;SID - L - Voice 3 (Write Only) - ATTACK / DECAY
=$afe414				SID0_V3_SSTN_RLSE  = $AFE414 ;SID - L - Voice 3 (Write Only) - SUSTAIN / RELEASE
=$afe415				SID0_FC_LO         = $AFE415 ;SID - L - Filter (Write Only) - FC LOW
=$afe416				SID0_FC_HI         = $AFE416 ;SID - L - Filter (Write Only) - FC HI
=$afe417				SID0_RES_FILT      = $AFE417 ;SID - L - Filter (Write Only) - RES / FILT
=$afe418				SID0_MODE_VOL      = $AFE418 ;SID - L - Filter (Write Only) - MODE / VOL
=$afe419				SID0_POT_X         = $AFE419 ;SID - L - Misc (Read Only) - POT X (C256 - NOT USED)
=$afe41a				SID0_POT_Y         = $AFE41A ;SID - L - Misc (Read Only) - POT Y (C256 - NOT USED)
=$afe41b				SID0_OSC3_RND      = $AFE41B ;SID - L - Misc (Read Only) - OSC3 / RANDOM
=$afe41c				SID0_ENV3          = $AFE41C ;SID - L - Misc (Read Only)  - ENV3
=$afe41d				SID0_NOT_USED0     = $AFE41D ;SID - L - NOT USED
=$afe41e				SID0_NOT_USED1     = $AFE41E ;SID - L - NOT USED
=$afe41f				SID0_NOT_USED2     = $AFE41F ;SID - L - NOT USED

;******  Return to file: src\kernel.asm


;******  Processing file: src\RTC_def.asm

=$af0800				RTC_SEC       = $AF0800 ;Seconds Register
=$af0801				RTC_SEC_ALARM = $AF0801 ;Seconds Alarm Register
=$af0802				RTC_MIN       = $AF0802 ;Minutes Register
=$af0803				RTC_MIN_ALARM = $AF0803 ;Minutes Alarm Register
=$af0804				RTC_HRS       = $AF0804 ;Hours Register
=$af0805				RTC_HRS_ALARM = $AF0805 ;Hours Alarm Register
=$af0806				RTC_DAY       = $AF0806 ;Day Register
=$af0807				RTC_DAY_ALARM = $AF0807 ;Day Alarm Register
=$af0808				RTC_DOW       = $AF0808 ;Day of Week Register
=$af0809				RTC_MONTH     = $AF0809 ;Month Register
=$af080a				RTC_YEAR      = $AF080A ;Year Register
=$af080b				RTC_RATES     = $AF080B ;Rates Register
=$af080c				RTC_ENABLE    = $AF080C ;Enables Register
=$af080d				RTC_FLAGS     = $AF080D ;Flags Register
=$af080e				RTC_CTRL      = $AF080E ;Control Register
=$af080f				RTC_CENTURY   = $AF080F ;Century Register

;******  Return to file: src\kernel.asm


;******  Processing file: src\io_def.asm

=0					CHAN_CONSOLE  = 0           ; ID for screen and keyboard access
=1					CHAN_COM1     = 1           ; ID for serial access on COM1 (external port)
=2					CHAN_COM2     = 2           ; ID for serial access on COM2 (internal port)
=3					CHAN_LPT      = 3           ; ID for parallel port
=$afe810				SDCARD_DATA   = $AFE810     ;(R/W) SDCARD (CH376S) Data PORT_A (A0 = 0)
=$afe811				SDCARD_CMD    = $AFE811     ;(R/W) SDCARD (CH376S) CMD/STATUS Port (A0 = 1)
=$afe812				SDCARD_STAT   = $AFE812     ;(R) SDCARD (Bit[0] = CD, Bit[1] = WP)
=$afe900				CODEC_DATA_LO = $AFE900     ;(W) LSB of Add/Data Reg to Control CODEC See WM8776 Spec
=$afe901				CODEC_DATA_HI = $AFE901     ;(W) MSB od Add/Data Reg to Control CODEC See WM8776 Spec
=$afe902				CODEC_WR_CTRL = $AFE902     ;(W) Bit[0] = 1 -> Start Writing the CODEC Control Register

;******  Return to file: src\kernel.asm


;******  Processing file: src\Trinity_CFP9301_def.asm

=$afe800				JOYSTICK0           = $AFE800   ;(R) Joystick 0 - J7 (next to SD Card)
=$afe801				JOYSTICK1           = $AFE801   ;(R) Joystick 1 - J8
=$afe802				JOYSTICK2           = $AFE802   ;(R) Joystick 2 - J9
=$afe803				JOYSTICK3           = $AFE803   ;(R) Joystick 3 - J10 (Next to Buzzer)
=$afe804				JOYSTICK_MODE       = $AFE804
=$01					NES_SNES_EN0        = $01       ; Enable the NES/SNES Mode on Port 0
=$02					NES_SNES_EN1        = $02       ; Enable the NES/SNES Mode on Port 1
=$04					NES_SNES_JOY        = $04       ; 0 = NES, 1 = SNES
=$40					NES_SNES_DONE       = $40       ; Poll to see if the Deserializer is done
=$80					NES_SNES_TRIG       = $80       ; Set to start the Serializer
=$afe805				REVOFPCB_C          = $AFE805   ; You should read the ASCCII for "C"
=$afe806				REVOFPCB_4          = $AFE806   ; You should read the ASCCII for "4"
=$afe807				REVOFPCB_A          = $AFE807   ; You should read the ASCCII for "A"
=$afe808				NES_SNES0_DAT_LO    = $AFE808   ; Contains the 8bits From NES and SNES
=$afe809				SNES0_DAT_HI0       = $AFE809   ; Contains the extra 4 bit from the SNES Controller
=$afe80a				NES_SNES1_DAT_LO    = $AFE80A
=$afe80b				SNES1_DAT_HI0       = $AFE80B
=$afe80c				CFP9301_REV         = $AFE80C   ; Hardware Revision of the CPLD Code
=$afe80d				DIP_USER            = $AFE80D   ; Dip Switch 3/4/5 can be user Defined
=$afe80e				DIP_BOOTMODE        = $AFE80E
=$01					BOOT_MODE0          = $01
=$02					BOOT_MODE1          = $02
=$80					HD_INSTALLED        = $80
=$00					DIP_BOOT_IDE        = $00
=$01					DIP_BOOT_SDCARD     = $01
=$02					DIP_BOOT_FLOPPY     = $02
=$03					DIP_BOOT_BASIC      = $03

;******  Return to file: src\kernel.asm


;******  Processing file: src\Unity_CFP9307_def.asm

=$afe830				IDE_DATA      = $AFE830 ; 8-Bit Access here Only
=$afe831				IDE_ERROR     = $AFE831 ; Error Information register (only read when there is an error ) - Probably clears Error Bits
=$afe832				IDE_SECT_CNT  = $AFE832 ; Sector Count Register (also used to pass parameter for timeout for IDLE modus Command)
=$afe833				IDE_SECT_SRT  = $AFE833 ; Start Sector Register (0 = 256), so start @ 1
=$afe834				IDE_CLDR_LO   = $AFE834 ; Low Byte of Cylinder Numnber {7:0}
=$afe835				IDE_CLDR_HI   = $AFE835 ;  Hi Byte of Cylinder Number {9:8} (1023-0).
=$afe836				IDE_HEAD      = $AFE836 ; Head, device select, {3:0} HEad Number, 4 -> 0:Master, 1:Slave, {7:5} = 101 (legacy);
=$afe837				IDE_CMD_STAT  = $AFE837 ; Command/Status Register - Reading this will clear the Interrupt Registers
=$afe838				IDE_DATA_LO   = $AFE838 ; 16-bit access here
=$afe839				IDE_DATA_HI   = $AFE839 ;
=$01					IDE_ERR_AMNF = $01      ; Error: Address mark not found
=$02					IDE_ERR_TKZNF = $02     ; Error: Track 0 not found
=$04					IDE_ERR_ABRT = $04      ; Error: Aborted command
=$08					IDE_ERR_MCR = $08       ; Error: Media change request
=$10					IDE_ERR_IDNF = $10      ; Error: ID not found
=$20					IDE_ERR_MC = $20        ; Error: Media change
=$40					IDE_ERR_UNC = $40       ; Error: Uncorrectable data error
=$80					IDE_ERR_BBK = $80       ; Error: Bad block detected
=$80					IDE_STAT_BSY = $80      ; BSY (Busy) is set whenever the device has control of the command Block Registers.
=$40					IDE_STAT_DRDY = $40     ; DRDY (Device Ready) is set to indicate that the device is capable of accepting all command codes.
=$20					IDE_STAT_DF = $20       ; DF (Device Fault) indicates a device fault error has been detected.
=$10					IDE_STAT_DSC = $10      ; DSC (Device Seek Complete) indicates that the device heads are settled over a track.
=$08					IDE_STAT_DRQ = $08      ; DRQ (Data Request) indicates that the device is ready to transfer a word or byte of data between
=$04					IDE_STAT_CORR = $04     ; CORR (Corrected Data) is used to indicate a correctable data error.
=$02					IDE_STAT_IDX = $02      ; Vendor specific bit
=$01					IDE_STAT_ERR = $01      ; ERR (Error) indicates that an error occurred during execution of the previous command.
=$ec					IDE_CMD_IDENTIFY = $EC      ; Get device identification data
=$21					IDE_CMD_READ_SECTOR = $21   ; Read 1 or more sectors
=$30					IDE_CMD_WRITE_SECTOR = $30  ; Write 1 or more sectors

;******  Return to file: src\kernel.asm


;******  Processing file: src\GABE_Control_Registers_def.asm

=$afe880				GABE_MSTR_CTRL      = $AFE880
=$01					GABE_CTRL_PWR_LED   = $01     ; Controls the LED in the Front of the case (Next to the reset button)
=$02					GABE_CTRL_SDC_LED   = $02     ; Controls the LED in the Front of the Case (Next to SDCard)
=$10					GABE_CTRL_BUZZER    = $10     ; Controls the Buzzer
=$80					GABE_CTRL_WRM_RST   = $80     ; Warm Reset (needs to Setup other registers)
=$afe881				GABE_NOTUSED        = $AFE881 ; Reserved for future use
=$afe882				GABE_RST_AUTH0      = $AFE882 ; Must Contain the BYTE $AD for Reset to Activate
=$afe883				GABE_RST_AUTH1      = $AFE883 ; Must Contain the BYTE $DE for Reset to Activate
=$afe884				GABE_RNG_DAT_LO     = $AFE884 ; Low Part of 16Bit RNG Generator
=$afe885				GABE_RNG_DAT_HI     = $AFE885 ; Hi Part of 16Bit RNG Generator
=$afe884				GABE_RNG_SEED_LO    = $AFE884 ; Low Part of 16Bit RNG Generator
=$afe885				GABE_RNG_SEED_HI    = $AFE885 ; Hi Part of 16Bit RNG Generator
=$afe886				GABE_RNG_STAT       = $AFE886 ;
=$80					GABE_RNG_LFSR_DONE  = $80     ; indicates that Output = SEED Database
=$afe886				GABE_RNG_CTRL       = $AFE886 ;
=$01					GABE_RNG_CTRL_EN    = $01     ; Enable the LFSR BLOCK_LEN
=$02					GABE_RNG_CTRL_DV    = $02     ; After Setting the Seed Value, Toggle that Bit for it be registered
=$afe887				GABE_SYS_STAT       = $AFE887 ;
=$01					GABE_SYS_STAT_MID0  = $01     ; Machine ID -- LSB
=$02					GABE_SYS_STAT_MID1  = $02     ; Machine ID -- MSB
=$08					GABE_SYS_STAT_EXP   = $08     ; if Zero, there is an Expansion Card Preset
=$40					GABE_SYS_STAT_CPUA  = $40     ; Indicates the (8bit/16bit) Size of the Accumulator
=$80					GABE_SYS_STAT_CPUX  = $80     ; Indicates the (8bit/16bit) Size of the Accumulator

;******  Return to file: src\kernel.asm


;******  Processing file: src\fdc_inc.asm

=$af13f0				SIO_FDC  = $AF13F0
=$af13f0				SIO_FDC_SRA = $AF13F0 ; Read Only - Status Register A (not used in AT mode)
=$af13f1				SIO_FDC_SRB = $AF13F1 ; Read Only - Status Register B (not used in AT mode)
=$af13f2				SIO_FDC_DOR = $AF13F2 ; Read/Write - Digital Output Register
=$01					FDC_DOR_DSEL0 = $01     ; Drive 0 Select
=$02					FDC_DOR_DSEL1 = $02     ; Drive 1 Select
=$04					FDC_DOR_NRESET = $04    ; Reset the FDC
=$08					FDC_DOR_DMAEN = $08     ; Enable DMA
=$10					FDC_DOR_MOT0  = $10     ; Turn on motor 0
=$20					FDC_DOR_MOT1  = $20     ; Turn on motor 1
=$40					FDC_DOR_MOT2  = $40     ; Turn on motor 2
=$80					FDC_DOR_MOT3  = $80     ; Turn on motor 3
=$af13f3				SIO_FDC_TSR = $AF13F3   ; Read/Write - Tape Drive Status (not used on the C256)
=$af13f4				SIO_FDC_MSR = $AF13F4   ; Read - Main Status Register
=$01					FDC_MSR_DRV0BSY = $01   ; Indicates if drive 0 is busy
=$02					FDC_MSR_DRV1BSY = $02   ; Indicates if drive 1 is busy
=$10					FDC_MSR_CMDBSY = $10    ; Indicates if a command is in progress
=$20					FDC_MSR_NONDMA = $20    ;
=$40					FDC_MSR_DIO = $40       ; Data direction: 1 = read, 0 = write
=$80					FDC_MSR_RQM = $80       ; 1 = host can transfer data, 0 = host must wait
=$af13f4				SIO_FDC_DSR = $AF13F4   ; Write - Data Select Register
=$40					FDC_DSR_LOPWR = $40     ; Turn on low power mode
=$80					FDC_DSR_RESET = $80     ; Software reset of the FDC
=$af13f5				SIO_FDC_DTA = $AF13F5   ; Read/Write - Data - FIFO
=$af13f6				SIO_FDC_RSV = $AF13F6   ; Reserved
=$af13f7				SIO_FDC_DIR = $AF13F7   ; Read - Digital Input Register
=$80					FDC_DIR_DSKCHG = $80    ; Indicates if the disk has changed
=$af13f7				SIO_FDC_CCR = $AF13F7   ; Write - Configuration Control Register
=$03					FDC_ST0_DRVSEL = $03    ; Mask for the current selected drive
=$04					FDC_ST0_HEAD = $04      ; Bit for the current selected head
=$08					FDC_ST0_EC = $08        ; Bit for EQUIPMENT CHECK, error in recalibrate or relative seek
=$10					FDC_ST0_SEEKEND = $10   ; The FDC completed a seek, relative seek, or recalibrate
=$c0					FDC_ST0_INTCODE = $C0   ; Mask for interrupt code:
=$01					FDC_ST1_MA = $01        ; Missing address mark
=$02					FDC_ST1_NW = $02        ; Not writable (disk is write protected)
=$04					FDC_ST1_ND = $04        ; No data
=$10					FDC_ST1_OR = $10        ; Overrun/underrun of the data
=$20					FDC_ST1_DE = $20        ; Data error... a CRC check failed
=$80					FDC_ST1_EN = $80        ; End of cylinder: tried to acess a sector not on the track
=$01					FDC_ST2_MD = $01        ; Missing address mark: FDC cannot detect a data address mark
=$02					FDC_ST2_BC = $02        ; Bad cylinder
=$10					FDC_ST2_WC = $10        ; Wrong cylinder: track is not the same as expected
=$20					FDC_ST2_DD = $20        ; Data error in field: CRC error
=$40					FDC_ST2_CM = $40        ; Control mark
=$03					FDC_ST3_DRVSEL = $03    ; Drive select mask
=$04					FDC_ST3_HEAD = $04      ; Head address bit
=$10					FDC_ST3_TRACK0 = $10    ; Track 0: Status of the TRK0 pin
=$40					FDC_ST3_WP = $40        ; Write Protect: status of the WP pin
=2					FDC_CMD_READ_TRACK          = 2
=3					FDC_CMD_SPECIFY             = 3
=4					FDC_CMD_SENSE_DRIVE_STATUS  = 4
=5					FDC_CMD_WRITE_DATA          = 5
=6					FDC_CMD_READ_DATA           = 6
=7					FDC_CMD_RECALIBRATE         = 7
=8					FDC_CMD_SENSE_INTERRUPT     = 8
=9					FDC_CMD_WRITE_DELETED_DATA  = 9
=10					FDC_CMD_READ_ID             = 10
=12					FDC_CMD_READ_DELETED_DATA   = 12
=13					FDC_CMD_FORMAT_TRACK        = 13
=14					FDC_CMD_DUMPREG             = 14
=15					FDC_CMD_SEEK                = 15
=16					FDC_CMD_VERSION             = 16
=17					FDC_CMD_SCAN_EQUAL          = 17
=18					FDC_CMD_PERPENDICULAR_MODE  = 18
=19					FDC_CMD_CONFIGURE           = 19
=20					FDC_CMD_LOCK                = 20
=22					FDC_CMD_VERIFY              = 22
=25					FDC_CMD_SCAN_LOW_OR_EQUAL   = 25
=29					FDC_CMD_SCAN_HIGH_OR_EQUAL  = 29
=$80					FDC_CMD_MT = $80                    ; Command bit to turn on multi-track
=$40					FDC_CMD_MFM = $40                   ; Command bit to operate in MFM format
=$20					FDC_CMD_SK = $20                    ; Command bit to skip deleted sectors
=$40					FDC_CMD_EIS = $40                   ; Command bit to turn on implied seek
=1					FDC_DEVCMD_MOTOR_ON         = 1     ; Device code to turn the motor on
=2					FDC_DEVCMD_MOTOR_OFF        = 2     ; Device code to turn the motor off
=3					FDC_DEVCMD_RECAL            = 3     ; Device code to recalibrate the drive

;******  Return to file: src\kernel.asm


;******  Processing file: src\timer_def.asm

=$000160				TIMER0_CTRL_REG   = $000160 ; (Write - Control, Read Status)
=$01					TMR0_EN     = $01
=$02					TMR0_SCLR   = $02
=$04					TMR0_SLOAD  = $04 ; Use SLOAD is
=$08					TMR0_UPDWN  = $08
=$000161				TIMER0_CHARGE_L   = $000161 ; Use if you want to Precharge and countdown
=$000162				TIMER0_CHARGE_M   = $000162 ;
=$000163				TIMER0_CHARGE_H   = $000163 ;
=$000164				TIMER0_CMP_REG    = $000164 ;
=$01					TMR0_CMP_RECLR     = $01 ; set to one for it to cycle when Counting up
=$02					TMR0_CMP_RELOAD    = $02 ; Set to one for it to reload when Counting Down
=$000165				TIMER0_CMP_L      = $000165 ; Load this Value for Countup
=$000166				TIMER0_CMP_M      = $000166 ;
=$000167				TIMER0_CMP_H      = $000167 ;
=$000168				TIMER1_CTRL_REG   = $000168 ;
=$01					TMR1_EN     = $01
=$02					TMR1_SCLR   = $02
=$04					TMR1_SLOAD  = $04
=$08					TMR1_UPDWN  = $08 ; 1 = Up, 0 = Down
=$000169				TIMER1_CHARGE_L   = $000169 ; Use if you want to Precharge and countdown
=$00016a				TIMER1_CHARGE_M   = $00016A ;
=$00016b				TIMER1_CHARGE_H   = $00016B ;
=$00016c				TIMER1_CMP_REG    = $00016C ;
=$01					TMR1_CMP_RECLR     = $01 ; set to one for it to cycle when Counting up
=$02					TMR1_CMP_RELOAD    = $02 ; Set to one for it to reload when Counting Down
=$00016d				TIMER1_CMP_L      = $00016D ;
=$00016e				TIMER1_CMP_M      = $00016E ;
=$00016f				TIMER1_CMP_H      = $00016F ;

;******  Return to file: src\kernel.asm


;******  Processing file: src\basic_inc.asm

=$3a0000				BASIC = $3A0000
=3801092				MONITOR = BASIC + 4

;******  Return to file: src\kernel.asm


;******  Processing file: src\kernel_jumptable.asm

.381000	5c 00 04 39	jmp $390400	BOOT            JML IBOOT
.381004	5c 0e 14 39	jmp $39140e	RESTORE         JML IRESTORE
.381008	5c ec 05 39	jmp $3905ec	BREAK           JML IBREAK
.38100c	5c 33 06 39	jmp $390633	READY           JML IREADY
.381010	5c 0f 14 39	jmp $39140f	SCINIT          JML ISCINIT
.381014	5c 10 14 39	jmp $391410	IOINIT          JML IIOINIT
.381018	5c b0 06 39	jmp $3906b0	PUTC            JML IPUTC
.38101c	5c 99 06 39	jmp $390699	PUTS            JML IPUTS
.381020	5c d5 07 39	jmp $3907d5	PUTB            JML IPUTB
.381024	5c e4 3e 39	jmp $393ee4	PUTBLOCK        JML IPUTBLOCK
.381028	5c 11 14 39	jmp $391411	SETLFS          JML ISETLFS
.38102c	5c 12 14 39	jmp $391412	SETNAM          JML ISETNAM
.381030	5c 13 14 39	jmp $391413	OPEN            JML IOPEN
.381034	5c 14 14 39	jmp $391414	CLOSE           JML ICLOSE
.381038	5c 4e 06 39	jmp $39064e	SETIN           JML ISETIN
.38103c	5c 57 06 39	jmp $390657	SETOUT          JML ISETOUT
.381040	5c 15 14 39	jmp $391415	GETB            JML IGETB
.381044	5c 91 3e 39	jmp $393e91	GETBLOCK        JML IGETBLOCK
.381048	5c 16 14 39	jmp $391416	GETCH           JML IGETCH
.38104c	5c 69 06 39	jmp $390669	GETCHW          JML IGETCHW
.381050	5c 60 06 39	jmp $390660	GETCHE          JML IGETCHE
.381054	5c 17 14 39	jmp $391417	GETS            JML IGETS
.381058	5c 18 14 39	jmp $391418	GETLINE         JML IGETLINE
.38105c	5c 19 14 39	jmp $391419	GETFIELD        JML IGETFIELD
.381060	5c 1a 14 39	jmp $39141a	TRIM            JML ITRIM
.381064	5c 1b 14 39	jmp $39141b	PRINTC          JML IPRINTC
.381068	5c 1c 14 39	jmp $39141c	PRINTS          JML IPRINTS
.38106c	5c d6 07 39	jmp $3907d6	PRINTCR         JML IPRINTCR
.381070	5c 1d 14 39	jmp $39141d	PRINTF          JML IPRINTF
.381074	5c 1e 14 39	jmp $39141e	PRINTI          JML IPRINTI
.381078	5c 4e 09 39	jmp $39094e	PRINTH          JML IPRINTH
.38107c	5c 1f 14 39	jmp $39141f	PRINTAI         JML IPRINTAI
.381080	5c 6b 09 39	jmp $39096b	PRINTAH         JML IPRINTAH
.381084	5c da 08 39	jmp $3908da	LOCATE          JML ILOCATE
.381088	5c 20 14 39	jmp $391420	PUSHKEY         JML IPUSHKEY
.38108c	5c 21 14 39	jmp $391421	PUSHKEYS        JML IPUSHKEYS
.381090	5c 36 08 39	jmp $390836	CSRRIGHT        JML ICSRRIGHT
.381094	5c 69 08 39	jmp $390869	CSRLEFT         JML ICSRLEFT
.381098	5c 8f 08 39	jmp $39088f	CSRUP           JML ICSRUP
.38109c	5c b5 08 39	jmp $3908b5	CSRDOWN         JML ICSRDOWN
.3810a0	5c 25 08 39	jmp $390825	CSRHOME         JML ICSRHOME
.3810a4	5c 26 09 39	jmp $390926	SCROLLUP        JML ISCROLLUP
.3810a8	5c b9 09 39	jmp $3909b9	CLRSCREEN       JML ICLRSCREEN
.3810ac	5c 1c 0a 39	jmp $390a1c	INITCHLUT	    JML IINITCHLUT
.3810b0	5c 36 0d 39	jmp $390d36	INITSUPERIO	    JML IINITSUPERIO
.3810b4	5c 35 0e 39	jmp $390e35	INITKEYBOARD    JML IINITKEYBOARD
.3810b8	5c a0 0f 39	jmp $390fa0	TESTSID         JML ITESTSID
.3810bc	5c 15 0d 39	jmp $390d15	INITCURSOR      JML IINITCURSOR
.3810c0	5c cb 0c 39	jmp $390ccb	INITFONTSET     JML IINITFONTSET
.3810c4	5c 4b 0a 39	jmp $390a4b	INITGAMMATABLE  JML IINITGAMMATABLE
.3810c8	5c 6b 0a 39	jmp $390a6b	INITALLLUT      JML IINITALLLUT
.3810cc	5c 2d 0b 39	jmp $390b2d	INITVKYTXTMODE  JML IINITVKYTXTMODE
.3810d0	5c 56 0b 39	jmp $390b56	INITVKYGRPMODE  JML IINITVKYGRPMODE
.3810d4	5c 8d 0b 39	jmp $390b8d	INITTILEMODE    JML IINITTILEMODE
.3810d8	5c 8e 0b 39	jmp $390b8e	INITSPRITE      JML IINITSPRITE
.3810dc	5c 6f 10 39	jmp $39106f	INITCODEC       JML IINITCODEC
.3810e0	5c eb 10 39	jmp $3910eb	RESETCODEC      JML IRESETCODEC
.3810e4	5c 59 11 39	jmp $391159	BMP_PARSER      JML IBMP_PARSER
.3810e8	5c 0e 11 39	jmp $39110e	BM_FILL_SCREEN  JML IBM_FILL_SCREEN
.3810ec	5c 9d 34 39	jmp $39349d	OPL2_TONE_TEST  JML IOPL2_TONE_TEST
.3810f0	5c 08 50 39	jmp $395008	F_OPEN          JML IF_OPEN         ; open a file for reading/writing/creating
.3810f4	5c 9b 50 39	jmp $39509b	F_CREATE        JML IF_CREATE       ; create a new file
.3810f8	5c d5 50 39	jmp $3950d5	F_CLOSE         JML IF_CLOSE        ; close a file (make sure last cluster is written)
.3810fc	5c 62 51 39	jmp $395162	F_WRITE         JML IF_WRITE        ; write the current cluster to the file
.381100	5c 0e 51 39	jmp $39510e	F_READ          JML IF_READ         ; read the next cluster from the file
.381104	5c 08 52 39	jmp $395208	F_DELETE        JML IF_DELETE       ; delete a file / directory
.381108	5c ca 51 39	jmp $3951ca	F_DIROPEN       JML IF_DIROPEN      ; open a directory and seek the first directory entry
.38110c	5c 04 52 39	jmp $395204	F_DIRNEXT       JML IF_DIRNEXT      ; seek to the next directory of an open directory
.381110	5c a1 52 39	jmp $3952a1	F_DIRREAD       JML IF_DIRREAD      ; Read the directory entry for the specified file
.381114	5c c8 52 39	jmp $3952c8	F_DIRWRITE      JML IF_DIRWRITE     ; Write any changes in the current directory cluster back to the drive
.381118	5c cc 52 39	jmp $3952cc	F_LOAD          JML IF_LOAD         ; load a binary file into memory, supports multiple file formats
.38111c	5c ad 54 39	jmp $3954ad	F_SAVE          JML IF_SAVE         ; Save memory to a binary file
.381120	5c 67 3e 39	jmp $393e67	CMDBLOCK        JML ICMDBLOCK       ; Send a command to a block device
.381124	5c 46 55 39	jmp $395546	F_RUN           JML IF_RUN          ; Load an run a binary file

;******  Return to file: src\kernel.asm


;******  Processing file: src\Interrupt_Handler.asm

.381128					IRQ_HANDLER
.381128	e2 20		sep #$20	                SEP #$20        ; set A short
.38112a	af 40 01 00	lda $000140	                LDA @lINT_PENDING_REG0
.38112e	c9 00		cmp #$00	                CMP #$00
.381130	f0 4a		beq $38117c	                BEQ CHECK_PENDING_REG1
.381132	af 40 01 00	lda $000140	                LDA @lINT_PENDING_REG0
.381136	29 01		and #$01	                AND #FNX0_INT00_SOF
.381138	c9 01		cmp #$01	                CMP #FNX0_INT00_SOF
.38113a	d0 09		bne $381145	                BNE SERVICE_NEXT_IRQ2
.38113c	8f 40 01 00	sta $000140	                STA @lINT_PENDING_REG0
.381140	20 e6 11	jsr $3811e6	                JSR SOF_INTERRUPT
.381143	e2 20		sep #$20	                SEP #$20        ; set A short
.381145					SERVICE_NEXT_IRQ2
.381145	af 40 01 00	lda $000140	                LDA @lINT_PENDING_REG0
.381149	29 04		and #$04	                AND #FNX0_INT02_TMR0
.38114b	c9 04		cmp #$04	                CMP #FNX0_INT02_TMR0
.38114d	d0 09		bne $381158	                BNE SERVICE_NEXT_IRQ6
.38114f	8f 40 01 00	sta $000140	                STA @lINT_PENDING_REG0
.381153	20 1d 12	jsr $38121d	                JSR TIMER0_INTERRUPT
.381156	e2 20		sep #$20	                SEP #$20        ; set A short
.381158					SERVICE_NEXT_IRQ6
.381158	af 40 01 00	lda $000140	                LDA @lINT_PENDING_REG0
.38115c	29 40		and #$40	                AND #FNX0_INT06_FDC
.38115e	c9 40		cmp #$40	                CMP #FNX0_INT06_FDC
.381160	d0 09		bne $38116b	                BNE SERVICE_NEXT_IRQ7
.381162	8f 40 01 00	sta $000140	                STA @lINT_PENDING_REG0
.381166	20 78 12	jsr $381278	                JSR FDC_INTERRUPT
.381169	e2 20		sep #$20	                SEP #$20        ; set A short
.38116b					SERVICE_NEXT_IRQ7
.38116b	af 40 01 00	lda $000140	                LDA @lINT_PENDING_REG0
.38116f	29 80		and #$80	                AND #FNX0_INT07_MOUSE
.381171	c9 80		cmp #$80	                CMP #FNX0_INT07_MOUSE
.381173	d0 07		bne $38117c	                BNE CHECK_PENDING_REG1
.381175	8f 40 01 00	sta $000140	                STA @lINT_PENDING_REG0
.381179	20 37 12	jsr $381237	                JSR MOUSE_INTERRUPT
.38117c					CHECK_PENDING_REG1
.38117c	e2 20		sep #$20	                SEP #$20        ; set A short
.38117e	af 41 01 00	lda $000141	                LDA @lINT_PENDING_REG1
.381182	c9 00		cmp #$00	                CMP #$00
.381184	f0 5d		beq $3811e3	                BEQ EXIT_IRQ_HANDLE
.381186					SERVICE_NEXT_IRQ8
.381186	af 41 01 00	lda $000141	                LDA @lINT_PENDING_REG1
.38118a	29 01		and #$01	                AND #FNX1_INT00_KBD
.38118c	c9 01		cmp #$01	                CMP #FNX1_INT00_KBD
.38118e	d0 09		bne $381199	                BNE SERVICE_NEXT_IRQ11
.381190	8f 41 01 00	sta $000141	                STA @lINT_PENDING_REG1
.381194	20 b0 12	jsr $3812b0	                JSR KEYBOARD_INTERRUPT
.381197	e2 20		sep #$20	                SEP #$20        ; set A short
.381199					SERVICE_NEXT_IRQ11
.381199	af 41 01 00	lda $000141	                LDA @lINT_PENDING_REG1
.38119d	29 08		and #$08	                AND #FNX1_INT03_COM2
.38119f	c9 08		cmp #$08	                CMP #FNX1_INT03_COM2
.3811a1	d0 09		bne $3811ac	                BNE SERVICE_NEXT_IRQ12
.3811a3	8f 41 01 00	sta $000141	                STA @lINT_PENDING_REG1
.3811a7	20 83 12	jsr $381283	                JSR COM2_INTERRUPT
.3811aa	e2 20		sep #$20	                SEP #$20        ; set A short
.3811ac					SERVICE_NEXT_IRQ12
.3811ac	af 41 01 00	lda $000141	                LDA @lINT_PENDING_REG1
.3811b0	29 10		and #$10	                AND #FNX1_INT04_COM1
.3811b2	c9 10		cmp #$10	                CMP #FNX1_INT04_COM1
.3811b4	d0 09		bne $3811bf	                BNE SERVICE_NEXT_IRQ13
.3811b6	8f 41 01 00	sta $000141	                STA @lINT_PENDING_REG1
.3811ba	20 8e 12	jsr $38128e	                JSR COM1_INTERRUPT
.3811bd	e2 20		sep #$20	                SEP #$20        ; set A short
.3811bf					SERVICE_NEXT_IRQ13
.3811bf	af 41 01 00	lda $000141	                LDA @lINT_PENDING_REG1
.3811c3	29 20		and #$20	                AND #FNX1_INT05_MPU401
.3811c5	c9 20		cmp #$20	                CMP #FNX1_INT05_MPU401
.3811c7	d0 09		bne $3811d2	                BNE SERVICE_NEXT_IRQ14
.3811c9	8f 41 01 00	sta $000141	                STA @lINT_PENDING_REG1
.3811cd	20 99 12	jsr $381299	                JSR MPU401_INTERRUPT
.3811d0	e2 20		sep #$20	                SEP #$20        ; set A short
.3811d2					SERVICE_NEXT_IRQ14
.3811d2	af 41 01 00	lda $000141	                LDA @lINT_PENDING_REG1
.3811d6	29 40		and #$40	                AND #FNX1_INT06_LPT
.3811d8	c9 40		cmp #$40	                CMP #FNX1_INT06_LPT
.3811da	d0 07		bne $3811e3	                BNE EXIT_IRQ_HANDLE
.3811dc	8f 41 01 00	sta $000141	                STA @lINT_PENDING_REG1
.3811e0	20 a4 12	jsr $3812a4	                JSR LPT1_INTERRUPT
.3811e3					EXIT_IRQ_HANDLE
.3811e3	c2 30		rep #$30	                REP #$30        ; set A&X long
.3811e5	6b		rtl		                RTL
.3811e6					SOF_INTERRUPT
.3811e6	af 40 01 00	lda $000140	                LDA @lINT_PENDING_REG0
.3811ea	29 01		and #$01	                AND #FNX0_INT00_SOF
.3811ec	8f 40 01 00	sta $000140	                STA @lINT_PENDING_REG0
.3811f0	c2 20		rep #$20	                REP #$20        ; set A long
.3811f2	af 4e e0 38	lda $38e04e	                LDA @l FDC_MOTOR_TIMER          ; Check the FDC motor count-down timer
.3811f6	f0 24		beq $38121c	                BEQ sof_int_done                ; If it's zero, do nothing
.3811f8	3a		dec a		                DEC A                           ; Otherwise, decrement it...
.3811f9	8f 4e e0 38	sta $38e04e	                STA @l FDC_MOTOR_TIMER
.3811fd	d0 1d		bne $38121c	                BNE sof_int_done                ; If it's not zero, we're done for this tick
.3811ff	22 a0 5c 39	jsl $395ca0	                JSL FDC_Motor_Off               ; Otherwise, turn off the motor
.381203					sof_timeout
.381203	e2 20		sep #$20	                SEP #$20        ; set A short
.381205	af 2d 03 00	lda $00032d	                LDA @l BIOS_TIMER               ; Check the BIOS_TIMER
.381209	f0 11		beq $38121c	                BEQ sof_int_done                ; If it's 0, we don't do anything
.38120b	3a		dec a		                DEC A                           ; Count down one tick
.38120c	8f 2d 03 00	sta $00032d	                STA @l BIOS_TIMER
.381210	d0 0a		bne $38121c	                BNE sof_int_done                ; If not 0, we're done
.381212	af 2c 03 00	lda $00032c	                LDA @l BIOS_FLAGS               ; Otherwise: flag a time out event
.381216	09 80		ora #$80	                ORA #BIOS_TIMEOUT
.381218	8f 2c 03 00	sta $00032c	                STA @l BIOS_FLAGS
.38121c	60		rts		sof_int_done    RTS
.38121d					TIMER0_INTERRUPT
.38121d	e2 20		sep #$20	                SEP #$20        ; set A short
.38121f	af 05 07 00	lda $000705	                LDA @l TIMERFLAGS               ; Flag that the interrupt has happened
.381223	09 80		ora #$80	                ORA #TIMER0TRIGGER
.381225	8f 05 07 00	sta $000705	                STA @l TIMERFLAGS
.381229	60		rts		                RTS
.38122a					TIMER2_INTERRUPT
.38122a	e2 20		sep #$20	                SEP #$20        ; set A short
.38122c	af 05 07 00	lda $000705	                LDA @l TIMERFLAGS               ; Flag that the interrupt has happened
.381230	09 20		ora #$20	                ORA #TIMER2TRIGGER
.381232	8f 05 07 00	sta $000705	                STA @l TIMERFLAGS
.381236	60		rts		                RTS
.381237					MOUSE_INTERRUPT
.381237	e2 20		sep #$20	                SEP #$20        ; set A short
.381239	af 40 01 00	lda $000140	                LDA @lINT_PENDING_REG0
.38123d	29 80		and #$80	                AND #FNX0_INT07_MOUSE
.38123f	8f 40 01 00	sta $000140	                STA @lINT_PENDING_REG0
.381243	af 60 10 af	lda $af1060	                LDA KBD_INPT_BUF
.381247	a2 00 00	ldx #$0000	                LDX #$0000
.38124a	e2 10		sep #$10	                SEP #$10        ; set X short
.38124c	a6 e0		ldx $e0		                LDX MOUSE_PTR
.38124e	9f 06 07 af	sta $af0706,x	                STA @lMOUSE_PTR_BYTE0, X
.381252	e8		inx		                INX
.381253	e0 03		cpx #$03	                CPX #$03
.381255	d0 1c		bne $381273	                BNE EXIT_FOR_NEXT_VALUE
.381257	af 02 07 af	lda $af0702	                LDA @lMOUSE_PTR_X_POS_L
.38125b	85 e1		sta $e1		                STA MOUSE_POS_X_LO
.38125d	af 03 07 af	lda $af0703	                LDA @lMOUSE_PTR_X_POS_H
.381261	85 e2		sta $e2		                STA MOUSE_POS_X_HI
.381263	af 04 07 af	lda $af0704	                LDA @lMOUSE_PTR_Y_POS_L
.381267	85 e3		sta $e3		                STA MOUSE_POS_Y_LO
.381269	af 05 07 af	lda $af0705	                LDA @lMOUSE_PTR_Y_POS_H
.38126d	85 e4		sta $e4		                STA MOUSE_POS_Y_HI
.38126f	e2 20		sep #$20	                SEP #$20        ; set A short
.381271	a2 00		ldx #$00	                LDX #$00
.381273					EXIT_FOR_NEXT_VALUE
.381273	86 e0		stx $e0		                STX MOUSE_PTR
.381275	c2 10		rep #$10	                REP #$10        ; set X long
.381277	60		rts		                RTS
.381278					FDC_INTERRUPT
.381278	af 40 01 00	lda $000140	                LDA @lINT_PENDING_REG0
.38127c	29 40		and #$40	                AND #FNX0_INT06_FDC
.38127e	8f 40 01 00	sta $000140	                STA @lINT_PENDING_REG0
.381282	60		rts		                RTS
.381283					COM2_INTERRUPT
.381283	af 41 01 00	lda $000141	                LDA @lINT_PENDING_REG1
.381287	29 08		and #$08	                AND #FNX1_INT03_COM2
.381289	8f 41 01 00	sta $000141	                STA @lINT_PENDING_REG1
.38128d	60		rts		                RTS
.38128e					COM1_INTERRUPT
.38128e	af 41 01 00	lda $000141	                LDA @lINT_PENDING_REG1
.381292	29 10		and #$10	                AND #FNX1_INT04_COM1
.381294	8f 41 01 00	sta $000141	                STA @lINT_PENDING_REG1
.381298	60		rts		                RTS
.381299					MPU401_INTERRUPT
.381299	af 41 01 00	lda $000141	                LDA @lINT_PENDING_REG1
.38129d	29 20		and #$20	                AND #FNX1_INT05_MPU401
.38129f	8f 41 01 00	sta $000141	                STA @lINT_PENDING_REG1
.3812a3	60		rts		                RTS
.3812a4					LPT1_INTERRUPT
.3812a4	af 41 01 00	lda $000141	                LDA @lINT_PENDING_REG1
.3812a8	29 40		and #$40	                AND #FNX1_INT06_LPT
.3812aa	8f 41 01 00	sta $000141	                STA @lINT_PENDING_REG1
.3812ae	60		rts		                RTS
.3812af					NMI_HANDLER
.3812af	6b		rtl		                RTL

;******  Return to file: src\kernel.asm


;******  Processing file: src\keyboard.asm

.3812b0					KEYBOARD_INTERRUPT
.3812b0	48		pha		                PHA             ; begin setdp macro
.3812b1	08		php		                PHP
.3812b2	c2 20		rep #$20	                REP #$20        ; set A long
.3812b4	a9 00 0f	lda #$0f00	                LDA #KEY_BUFFER         ; set DP to page 0
.3812b7	5b		tcd		                TCD
.3812b8	28		plp		                PLP
.3812b9	68		pla		                PLA             ; end setdp macro
.3812ba	a2 00 00	ldx #$0000	                ldx #$0000
.3812bd	e2 10		sep #$10	                SEP #$10        ; set X short
.3812bf	e2 20		sep #$20	                SEP #$20        ; set A short
.3812c1	af 41 01 00	lda $000141	                LDA @lINT_PENDING_REG1
.3812c5	29 01		and #$01	                AND #FNX1_INT00_KBD
.3812c7	8f 41 01 00	sta $000141	                STA @lINT_PENDING_REG1
.3812cb					IRQ_HANDLER_FETCH
.3812cb	af 60 10 af	lda $af1060	                LDA @lKBD_INPT_BUF      ; Get Scan Code from KeyBoard
.3812cf	85 88		sta $0f88	                STA KEYBOARD_SC_TMP     ; Save Code Immediately
.3812d1	a5 87		lda $0f87	                LDA KEYBOARD_SC_FLG     ; Check to See if the Prefix was picked up before
.3812d3	29 80		and #$80	                AND #$80
.3812d5	c9 80		cmp #$80	                CMP #$80
.3812d7	d0 10		bne $3812e9	                BNE CHK_LSHIFT          ; No: do normal scan-code checks
.3812d9	a5 87		lda $0f87	PREFIX_ON       LDA KEYBOARD_SC_FLG     ; Otherwise: clear prefix
.3812db	29 7f		and #$7f	                AND #$7F
.3812dd	85 87		sta $0f87	                STA KEYBOARD_SC_FLG
.3812df	a5 88		lda $0f88	                LDA KEYBOARD_SC_TMP     ; Get the prefixed scan-code's character
.3812e1	aa		tax		                TAX
.3812e2	bf 80 6e 39	lda $396e80,x	                LDA @lScanCode_Prefix_Set1, x
.3812e6	4c 8c 13	jmp $38138c	                JMP KB_WR_2_SCREEN      ; And save it
.3812e9	a5 88		lda $0f88	CHK_LSHIFT      LDA KEYBOARD_SC_TMP
.3812eb	c9 2a		cmp #$2a	                CMP #$2A                ; Left Shift Pressed
.3812ed	d0 03		bne $3812f2	                BNE NOT_KB_SET_LSHIFT
.3812ef	82 ad 00	brl $38139f	                BRL KB_SET_SHIFT
.3812f2					NOT_KB_SET_LSHIFT
.3812f2	c9 aa		cmp #$aa	                CMP #$AA                ; Left Shift Unpressed
.3812f4	d0 03		bne $3812f9	                BNE NOT_KB_CLR_LSHIFT
.3812f6	82 af 00	brl $3813a8	                BRL KB_CLR_SHIFT
.3812f9					NOT_KB_CLR_LSHIFT
.3812f9	c9 36		cmp #$36	                CMP #$36                ; Right Shift Pressed
.3812fb	d0 03		bne $381300	                BNE NOT_KB_SET_RSHIFT
.3812fd	82 9f 00	brl $38139f	                BRL KB_SET_SHIFT
.381300					NOT_KB_SET_RSHIFT
.381300	c9 b6		cmp #$b6	                CMP #$B6                ; Right Shift Unpressed
.381302	d0 03		bne $381307	                BNE NOT_KB_CLR_RSHIFT
.381304	82 a1 00	brl $3813a8	                BRL KB_CLR_SHIFT
.381307					NOT_KB_CLR_RSHIFT
.381307	c9 1d		cmp #$1d	                CMP #$1D                ; Left CTRL pressed
.381309	d0 03		bne $38130e	                BNE NOT_KB_SET_CTRL
.38130b	82 a3 00	brl $3813b1	                BRL KB_SET_CTRL
.38130e					NOT_KB_SET_CTRL
.38130e	c9 9d		cmp #$9d	                CMP #$9D                ; Left CTRL Unpressed
.381310	d0 03		bne $381315	                BNE NOT_KB_CLR_CTRL
.381312	82 a5 00	brl $3813ba	                BRL KB_CLR_CTRL
.381315					NOT_KB_CLR_CTRL
.381315	c9 38		cmp #$38	                CMP #$38                ; Left ALT Pressed
.381317	d0 03		bne $38131c	                BNE NOT_KB_SET_ALT
.381319	82 a7 00	brl $3813c3	                BRL KB_SET_ALT
.38131c					NOT_KB_SET_ALT
.38131c	c9 b8		cmp #$b8	                CMP #$B8                ; Left ALT Unpressed
.38131e	d0 03		bne $381323	                BNE NOT_KB_CLR_ALT
.381320	82 a9 00	brl $3813cc	                BRL KB_CLR_ALT
.381323	c9 e0		cmp #$e0	NOT_KB_CLR_ALT  CMP #$E0                ; Prefixed scan code
.381325	d0 03		bne $38132a	                BNE NOT_PREFIXED
.381327	82 ab 00	brl $3813d5	                BRL KB_SET_PREFIX
.38132a	c9 45		cmp #$45	NOT_PREFIXED    CMP #$45                ; Numlock Pressed
.38132c	d0 03		bne $381331	                BNE NOT_KB_SET_NUM
.38132e	82 b6 00	brl $3813e7	                BRL KB_TOG_NUMLOCK
.381331	c9 46		cmp #$46	NOT_KB_SET_NUM  CMP #$46                ; Scroll Lock Pressed
.381333	d0 03		bne $381338	                BNE NOT_KB_SET_SCR
.381335	82 a6 00	brl $3813de	                BRL KB_TOG_SCRLOCK
.381338	c9 3a		cmp #$3a	NOT_KB_SET_SCR  CMP #$3A                ; Caps Lock Pressed
.38133a	d0 03		bne $38133f	                BNE NOT_KB_CAPSLOCK
.38133c	82 bc 00	brl $3813fb	                BRL KB_TOG_CAPLOCK
.38133f	c9 58		cmp #$58	NOT_KB_CAPSLOCK CMP #$58                ; F12 Pressed
.381341	d0 09		bne $38134c	                BNE KB_UNPRESSED
.381343	a9 60		lda #$60	                LDA #KB_CREDITS         ; Yes: flag that the CREDITS key has been pressed
.381345	8f 8a 0f 00	sta $000f8a	                STA @lKEYFLAG
.381349	82 b5 00	brl $381401	                BRL KB_CHECK_B_DONE
.38134c	29 80		and #$80	KB_UNPRESSED    AND #$80                ; See if the Scan Code is press or Depressed
.38134e	c9 80		cmp #$80	                CMP #$80                ; Depress Status - We will not do anything at this point
.381350	d0 03		bne $381355	                BNE KB_NORM_SC
.381352	82 ac 00	brl $381401	                BRL KB_CHECK_B_DONE
.381355	a5 88		lda $0f88	KB_NORM_SC      LDA KEYBOARD_SC_TMP       ;
.381357	aa		tax		                TAX
.381358	a5 87		lda $0f87	                LDA KEYBOARD_SC_FLG     ; Check to See if the SHIFT Key is being Pushed
.38135a	29 10		and #$10	                AND #$10
.38135c	c9 10		cmp #$10	                CMP #$10
.38135e	f0 17		beq $381377	                BEQ SHIFT_KEY_ON
.381360	a5 87		lda $0f87	                LDA KEYBOARD_SC_FLG     ; Check to See if the CTRL Key is being Pushed
.381362	29 20		and #$20	                AND #$20
.381364	c9 20		cmp #$20	                CMP #$20
.381366	f0 16		beq $38137e	                BEQ CTRL_KEY_ON
.381368	a5 87		lda $0f87	                LDA KEYBOARD_SC_FLG     ; Check to See if the ALT Key is being Pushed
.38136a	29 40		and #$40	                AND #$40
.38136c	c9 40		cmp #$40	                CMP #$40
.38136e	f0 15		beq $381385	                BEQ ALT_KEY_ON
.381370	bf 00 6c 39	lda $396c00,x	                LDA @lScanCode_Press_Set1, x
.381374	82 15 00	brl $38138c	                BRL KB_WR_2_SCREEN
.381377	bf 80 6c 39	lda $396c80,x	SHIFT_KEY_ON    LDA @lScanCode_Shift_Set1, x
.38137b	82 0e 00	brl $38138c	                BRL KB_WR_2_SCREEN
.38137e	bf 00 6d 39	lda $396d00,x	CTRL_KEY_ON     LDA @lScanCode_Ctrl_Set1, x
.381382	82 07 00	brl $38138c	                BRL KB_WR_2_SCREEN
.381385	bf 80 6d 39	lda $396d80,x	ALT_KEY_ON      LDA @lScanCode_Alt_Set1, x
.381389	82 00 00	brl $38138c	                BRL KB_WR_2_SCREEN
.38138c	c9 18		cmp #$18	KB_WR_2_SCREEN  CMP #$18                ; Is it SysRq?
.38138e	d0 03		bne $381393	                BNE savechar
.381390	4c 11 14	jmp $381411	                JMP programmerKey       ; Yes: trigger the programmer key
.381393	48		pha		savechar        PHA
.381394	c2 10		rep #$10	                REP #$10        ; set X long
.381396	20 1d 14	jsr $38141d	                JSR SAVEKEY
.381399	e2 20		sep #$20	                SEP #$20        ; set A short
.38139b	68		pla		                PLA
.38139c	4c 01 14	jmp $381401	                JMP KB_CHECK_B_DONE
.38139f	a5 87		lda $0f87	KB_SET_SHIFT    LDA KEYBOARD_SC_FLG
.3813a1	09 10		ora #$10	                ORA #$10
.3813a3	85 87		sta $0f87	                STA KEYBOARD_SC_FLG
.3813a5	4c 01 14	jmp $381401	                JMP KB_CHECK_B_DONE
.3813a8	a5 87		lda $0f87	KB_CLR_SHIFT    LDA KEYBOARD_SC_FLG
.3813aa	29 ef		and #$ef	                AND #$EF
.3813ac	85 87		sta $0f87	                STA KEYBOARD_SC_FLG
.3813ae	4c 01 14	jmp $381401	                JMP KB_CHECK_B_DONE
.3813b1	a5 87		lda $0f87	KB_SET_CTRL     LDA KEYBOARD_SC_FLG
.3813b3	09 20		ora #$20	                ORA #$20
.3813b5	85 87		sta $0f87	                STA KEYBOARD_SC_FLG
.3813b7	4c 01 14	jmp $381401	                JMP KB_CHECK_B_DONE
.3813ba	a5 87		lda $0f87	KB_CLR_CTRL     LDA KEYBOARD_SC_FLG
.3813bc	29 df		and #$df	                AND #$DF
.3813be	85 87		sta $0f87	                STA KEYBOARD_SC_FLG
.3813c0	4c 01 14	jmp $381401	                JMP KB_CHECK_B_DONE
.3813c3	a5 87		lda $0f87	KB_SET_ALT      LDA KEYBOARD_SC_FLG
.3813c5	09 40		ora #$40	                ORA #$40
.3813c7	85 87		sta $0f87	                STA KEYBOARD_SC_FLG
.3813c9	4c 01 14	jmp $381401	                JMP KB_CHECK_B_DONE
.3813cc	a5 87		lda $0f87	KB_CLR_ALT      LDA KEYBOARD_SC_FLG
.3813ce	29 bf		and #$bf	                AND #$BF
.3813d0	85 87		sta $0f87	                STA KEYBOARD_SC_FLG
.3813d2	4c 01 14	jmp $381401	                JMP KB_CHECK_B_DONE
.3813d5	a5 87		lda $0f87	KB_SET_PREFIX   LDA KEYBOARD_SC_FLG
.3813d7	09 80		ora #$80	                ORA #$80
.3813d9	85 87		sta $0f87	                STA KEYBOARD_SC_FLG
.3813db	4c 01 14	jmp $381401	                JMP KB_CHECK_B_DONE
.3813de	a5 89		lda $0f89	KB_TOG_SCRLOCK  LDA KEYBOARD_LOCKS
.3813e0	49 01		eor #$01	                EOR #KB_SCROLL_LOCK         ; toggle the Scroll Lock flag
.3813e2	85 89		sta $0f89	                STA KEYBOARD_LOCKS
.3813e4	4c 01 14	jmp $381401	                JMP KB_CHECK_B_DONE
.3813e7	a5 87		lda $0f87	KB_TOG_NUMLOCK  LDA KEYBOARD_SC_FLG         ; Check flags...
.3813e9	29 60		and #$60	                AND #$60                    ; ... is control-alt pressed?
.3813eb	c9 60		cmp #$60	                CMP #$60
.3813ed	d0 03		bne $3813f2	                BNE KB_TOG_NUMLOC2
.3813ef	82 63 ff	brl $381355	                BRL KB_NORM_SC              ; No: treat as a BREAK key
.3813f2	a5 89		lda $0f89	KB_TOG_NUMLOC2  LDA KEYBOARD_LOCKS
.3813f4	49 02		eor #$02	                EOR #KB_NUM_LOCK            ; toggle the Num Lock flag
.3813f6	85 89		sta $0f89	                STA KEYBOARD_LOCKS
.3813f8	4c 01 14	jmp $381401	                JMP KB_CHECK_B_DONE
.3813fb	a5 89		lda $0f89	KB_TOG_CAPLOCK  LDA KEYBOARD_LOCKS
.3813fd	49 04		eor #$04	                EOR #KB_CAPS_LOCK           ; toggle the Caps Lock flag
.3813ff	85 89		sta $0f89	                STA KEYBOARD_LOCKS
.381401					KB_CHECK_B_DONE
.381401	af 64 10 af	lda $af1064	                LDA STATUS_PORT
.381405	29 01		and #$01	                AND #OUT_BUF_FULL           ; Test bit $01 (if 1, Full)
.381407	c9 01		cmp #$01	                CMP #OUT_BUF_FULL           ; if Still Byte in the Buffer, fetch it out
.381409	d0 03		bne $38140e	                BNE SET_LED
.38140b	4c cb 12	jmp $3812cb	                JMP IRQ_HANDLER_FETCH
.38140e					SET_LED
.38140e					KB_DONE
.38140e	c2 30		rep #$30	                REP #$30        ; set A&X long
.381410	60		rts		                RTS
.381411					programmerKey
.381411	c2 30		rep #$30	                REP #$30        ; set A&X long
.381413	68		pla		                PLA                     ; Get and throw-away the return address to the interrupt handler
.381414	2b		pld		                PLD                     ; Restore the registers that were present when the handler was invoked
.381415	ab		plb		                PLB
.381416	7a		ply		                PLY
.381417	fa		plx		                PLX
.381418	68		pla		                PLA
.381419	5c 08 10 38	jmp $381008	                JML BREAK               ; And go to the BRK handler directly to open the monitor
.38141d					SAVEKEY
.38141d	e2 20		sep #$20	                SEP #$20        ; set A short
.38141f	48		pha		                PHA                     ; Save the character
.381420	a5 89		lda $0f89	                LDA KEYBOARD_LOCKS      ; Check the keyboard lock flags
.381422	29 04		and #$04	                AND #KB_CAPS_LOCK       ; Is CAPS lock on?
.381424	f0 0d		beq $381433	                BEQ no_caps             ; No... just use the character as-is
.381426	68		pla		                PLA                     ; Get the character back
.381427	c9 61		cmp #$61	                CMP #'a'                ; Is it < 'a'
.381429	90 09		bcc $381434	                BLT check_break         ; Yes: just use as-is
.38142b	c9 7b		cmp #$7b	                CMP #'z'+1              ; Is it > 'z'
.38142d	b0 05		bcs $381434	                BGE check_break         ; Yes: just us as-is
.38142f	29 df		and #$df	                AND #%11011111          ; Conver to upper case
.381431	80 01		bra $381434	                BRA check_break
.381433	68		pla		no_caps         PLA                     ; Restore the character
.381434	c9 00		cmp #$00	check_break     CMP #0
.381436	f0 18		beq $381450	                BEQ done
.381438	c9 03		cmp #$03	                CMP #CHAR_CTRL_C        ; Is it CTRL-C?
.38143a	f0 15		beq $381451	                BEQ flag_break          ; Yes: flag a break
.38143c	a6 8d		ldx $0f8d	no_break        LDX KEY_BUFFER_WPOS     ; So the Receive Character is saved in the Buffer
.38143e	e0 80 00	cpx #$0080	                CPX #KEY_BUFFER_SIZE    ; Make sure we haven't been overboard.
.381441	b0 0d		bcs $381450	                BCS done                ; Stop storing - An error should ensue here...
.381443	9f 00 0f 00	sta $000f00,x	                STA @lKEY_BUFFER,X
.381447	e8		inx		                INX
.381448	86 8d		stx $0f8d	                STX KEY_BUFFER_WPOS
.38144a	a9 00		lda #$00	                LDA #$00
.38144c	9f 00 0f 00	sta $000f00,x	                STA @lKEY_BUFFER, X       ; Store a EOL in the following location for good measure
.381450	60		rts		done            RTS
.381451					flag_break
.381451	e2 20		sep #$20	                SEP #$20        ; set A short
.381453	a9 80		lda #$80	                LDA #KB_CTRL_C          ; Flag that an interrupt key has been pressed
.381455	85 8a		sta $0f8a	                STA KEYFLAG             ; The interpreter should see this soon and throw a BREAK
.381457	60		rts		                RTS
.381458					KBD_GETC
.381458	da		phx		                PHX
.381459	0b		phd		                PHD
.38145a	08		php		                PHP
.38145b	48		pha		                PHA             ; begin setdp macro
.38145c	08		php		                PHP
.38145d	c2 20		rep #$20	                REP #$20        ; set A long
.38145f	a9 00 0f	lda #$0f00	                LDA #KEY_BUFFER         ; set DP to page 0
.381462	5b		tcd		                TCD
.381463	28		plp		                PLP
.381464	68		pla		                PLA             ; end setdp macro
.381465	e2 20		sep #$20	                SEP #$20        ; set A short
.381467	c2 10		rep #$10	                REP #$10        ; set X long
.381469	58		cli		                CLI                     ; Make sure interrupts can happen
.38146a	af 8a 0f 00	lda $000f8a	get_wait        LDA @lKEYFLAG           ; Check the keyboard control flag
.38146e	29 60		and #$60	                AND #KB_CREDITS         ; Are the credits flagged?
.381470	c9 60		cmp #$60	                CMP #KB_CREDITS
.381472	d0 0a		bne $38147e	                BNE check_buffer        ; No: check the key buffer
.381474	a9 00		lda #$00	                LDA #0                  ; Yes: clear the flags
.381476	8f 8a 0f 00	sta $000f8a	                STA @lKEYFLAG
.38147a	22 c8 13 39	jsl $3913c8	                JSL SHOW_CREDITS        ; Then show the credits screen and wait for a key press
.38147e	a6 8b		ldx $0f8b	check_buffer    LDX KEY_BUFFER_RPOS     ; Is KEY_BUFFER_RPOS < KEY_BUFFER_WPOS
.381480	e4 8d		cpx $0f8d	                CPX KEY_BUFFER_WPOS
.381482	90 02		bcc $381486	                BCC read_buff           ; Yes: a key is present, read it
.381484	80 e4		bra $38146a	                BRA get_wait            ; Otherwise, keep waiting
.381486	78		sei		read_buff       SEI                     ; Don't interrupt me!
.381487	b5 00		lda $0f00,x	                LDA KEY_BUFFER,X        ; Get the key
.381489	e8		inx		                INX                     ; And move to the next key
.38148a	e4 8d		cpx $0f8d	                CPX KEY_BUFFER_WPOS     ; Did we just read the last key?
.38148c	f0 07		beq $381495	                BEQ reset_indexes       ; Yes: return to 0 position
.38148e	86 8b		stx $0f8b	                STX KEY_BUFFER_RPOS     ; Otherwise: Update the read index
.381490	58		cli		                CLI
.381491	28		plp		done            PLP                     ; Restore status and interrupts
.381492	2b		pld		                PLD
.381493	fa		plx		                PLX
.381494	6b		rtl		                RTL
.381495	64 8b		stz $0f8b	reset_indexes   STZ KEY_BUFFER_RPOS     ; Reset read index to the beginning
.381497	64 8d		stz $0f8d	                STZ KEY_BUFFER_WPOS     ; Reset the write index to the beginning
.381499	80 f6		bra $381491	                BRA done

;******  Return to file: src\kernel.asm

.390400					IBOOT
.390400	18		clc		                CLC                       ; clear the carry flag
.390401	fb		xce		                XCE                       ; move carry to emulation flag.
.390402	78		sei		                SEI
.390403	c2 30		rep #$30	                REP #$30        ; set A&X long
.390405	a9 ff fe	lda #$feff	                LDA #STACK_END            ; initialize stack pointer
.390408	1b		tcs		                TAS
.390409	48		pha		                PHA             ; begin setdp macro
.39040a	08		php		                PHP
.39040b	c2 20		rep #$20	                REP #$20        ; set A long
.39040d	a9 00 00	lda #$0000	                LDA #0         ; set DP to page 0
.390410	5b		tcd		                TCD
.390411	28		plp		                PLP
.390412	68		pla		                PLA             ; end setdp macro
.390413	e2 20		sep #$20	                SEP #$20        ; set A short
.390415	a2 00 00	ldx #$0000	                LDX #$0000
.390418	a9 00		lda #$00	                LDA #$00
.39041a					CLEAR_MEM_LOOP
.39041a	95 00		sta $00,x	                STA $0000, X
.39041c	e8		inx		                INX
.39041d	e0 00 01	cpx #$0100	                CPX #$0100
.390420	d0 f8		bne $39041a	                BNE CLEAR_MEM_LOOP
.390422	ea		nop		                NOP
.390423	a9 ff		lda #$ff	                LDA #$FF
.390425	8f 48 01 00	sta $000148	                STA @lINT_EDGE_REG0
.390429	8f 49 01 00	sta $000149	                STA @lINT_EDGE_REG1
.39042d	8f 4a 01 00	sta $00014a	                STA @lINT_EDGE_REG2
.390431	8f 4b 01 00	sta $00014b	                STA @lINT_EDGE_REG3
.390435	8f 4c 01 00	sta $00014c	                STA @lINT_MASK_REG0
.390439	8f 4d 01 00	sta $00014d	                STA @lINT_MASK_REG1
.39043d	8f 4e 01 00	sta $00014e	                STA @lINT_MASK_REG2
.390441	8f 4f 01 00	sta $00014f	                STA @lINT_MASK_REG3
.390445	22 85 0f 39	jsl $390f85	                JSL INITRTC               ; Initialize the RTC
.390449	c2 30		rep #$30	                REP #$30        ; set A&X long
.39044b	a9 00 a0	lda #$a000	                LDA #<>SCREEN_PAGE0      ; store the initial screen buffer location
.39044e	85 0c		sta $0c		                STA SCREENBEGIN
.390450	85 17		sta $17		                STA CURSORPOS
.390452	a9 00 c0	lda #$c000	                LDA #<>CS_COLOR_MEM_PTR   ; Set the initial COLOR cursor position
.390455	85 1f		sta $1f		                STA COLORPOS
.390457	e2 20		sep #$20	                SEP #$20        ; set A short
.390459	a9 af		lda #$af	                LDA #`SCREEN_PAGE0
.39045b	85 0e		sta $0e		                STA SCREENBEGIN+2
.39045d	85 19		sta $19		                STA CURSORPOS+2
.39045f	a9 af		lda #$af	                LDA #`CS_COLOR_MEM_PTR    ; Set the initial COLOR cursor position
.390461	85 21		sta $21		                STA COLORPOS+2
.390463	e2 20		sep #$20	                SEP #$20        ; set A short
.390465	a9 00		lda #$00	                LDA #$00
.390467	8d 87 0f	sta $0f87	                STA KEYBOARD_SC_FLG     ; Clear the Keyboard Flag
.39046a	a9 9f		lda #$9f	                LDA #$9F ; Channel Two - No Atteniation
.39046c	8f 00 f1 af	sta $aff100	                STA $AFF100
.390470	a9 bf		lda #$bf	                LDA #$BF ; Channel Two - No Atteniation
.390472	8f 00 f1 af	sta $aff100	                STA $AFF100
.390476	a9 df		lda #$df	                LDA #$DF ; Channel Two - No Atteniation
.390478	8f 00 f1 af	sta $aff100	                STA $AFF100
.39047c	a9 ff		lda #$ff	                LDA #$FF ; Channel Two - No Atteniation
.39047e	8f 00 f1 af	sta $aff100	                STA $AFF100
.390482	c2 30		rep #$30	                REP #$30        ; set A&X long
.390484	a2 48 00	ldx #$0048	                LDX #72
.390487	86 0f		stx $0f		                STX COLS_VISIBLE
.390489	a0 34 00	ldy #$0034	                LDY #52
.39048c	84 13		sty $13		                STY LINES_VISIBLE
.39048e	a2 80 00	ldx #$0080	                LDX #128
.390491	86 11		stx $11		                STX COLS_PER_LINE
.390493	a0 40 00	ldy #$0040	                LDY #64
.390496	84 15		sty $15		                STY LINES_MAX
.390498	a9 ed 00	lda #$00ed	                LDA #$ED                  ; Set the default text color to light gray on dark gray
.39049b	85 1e		sta $1e		                STA CURCOLOR
.39049d	22 dc 10 38	jsl $3810dc	                JSL INITCODEC
.3904a1	22 b0 10 38	jsl $3810b0	                JSL INITSUPERIO
.3904a5	22 c4 10 38	jsl $3810c4	                JSL INITGAMMATABLE
.3904a9	22 c8 10 38	jsl $3810c8	                JSL INITALLLUT
.3904ad	22 ac 10 38	jsl $3810ac	                JSL INITCHLUT
.3904b1	22 f6 0c 39	jsl $390cf6	                JSL INITMOUSEPOINTER
.3904b5	22 bc 10 38	jsl $3810bc	                JSL INITCURSOR
.3904b9	22 cc 10 38	jsl $3810cc	                JSL INITVKYTXTMODE
.3904bd	22 cb 0c 39	jsl $390ccb	                JSL IINITFONTSET
.3904c1	22 b9 09 39	jsl $3909b9	                JSL ICLRSCREEN  ; Clear Screen and Set a standard color in Color Memory
.3904c5	a9 01 00	lda #$0001	                LDA #CHAN_COM1    ; Initialize COM1
.3904c8	22 d1 55 39	jsl $3955d1	                JSL UART_SELECT
.3904cc	22 3d 56 39	jsl $39563d	                JSL UART_INIT
.3904d0	a9 02 00	lda #$0002	                LDA #CHAN_COM2    ; Initialize COM2
.3904d3	22 d1 55 39	jsl $3955d1	                JSL UART_SELECT
.3904d7	22 3d 56 39	jsl $39563d	                JSL UART_INIT
.3904db	a9 00 00	lda #$0000	                LDA #0
.3904de	22 38 10 38	jsl $381038	                JSL SETIN
.3904e2	22 3c 10 38	jsl $38103c	                JSL SETOUT
.3904e6	c2 20		rep #$20	                REP #$20        ; set A long
.3904e8	a2 00 00	ldx #$0000	                LDX #0
.3904eb	a0 00 00	ldy #$0000	                LDY #0
.3904ee	22 da 08 39	jsl $3908da	                JSL ILOCATE
.3904f2	c2 30		rep #$30	                REP #$30        ; set A&X long
.3904f4					greet
.3904f4	48		pha		                PHA             ; begin setdbr macro
.3904f5	08		php		                PHP
.3904f6	e2 20		sep #$20	                SEP #$20        ; set A short
.3904f8	a9 39		lda #$39	                LDA #`greet_msg
.3904fa	48		pha		                PHA
.3904fb	ab		plb		                PLB
.3904fc	28		plp		                PLP
.3904fd	68		pla		                PLA             ; end setdbr macro
.3904fe	a2 93 67	ldx #$6793	                LDX #<>greet_msg
.390501	22 90 06 39	jsl $390690	                JSL IPRINT       ; print the first line
.390505	22 e4 09 39	jsl $3909e4	                JSL ICOLORFLAG  ; This is to set the Color Memory for the Logo
.390509	48		pha		                PHA             ; begin setdp macro
.39050a	08		php		                PHP
.39050b	c2 20		rep #$20	                REP #$20        ; set A long
.39050d	a9 00 00	lda #$0000	                LDA #0         ; set DP to page 0
.390510	5b		tcd		                TCD
.390511	28		plp		                PLP
.390512	68		pla		                PLA             ; end setdp macro
.390513	22 b4 10 38	jsl $3810b4	                JSL INITKEYBOARD ;
.390517	e2 20		sep #$20	                SEP #$20        ; set A short
.390519	c2 10		rep #$10	                REP #$10        ; set X long
.39051b	a9 9f		lda #$9f	                LDA #$9F ; Channel Two - No Atteniation
.39051d	8f 00 f1 af	sta $aff100	                STA $AFF100
.390521	a9 bf		lda #$bf	                LDA #$BF ; Channel Two - No Atteniation
.390523	8f 00 f1 af	sta $aff100	                STA $AFF100
.390527	a9 df		lda #$df	                LDA #$DF ; Channel Two - No Atteniation
.390529	8f 00 f1 af	sta $aff100	                STA $AFF100
.39052d	a9 ff		lda #$ff	                LDA #$FF ; Channel Two - No Atteniation
.39052f	8f 00 f1 af	sta $aff100	                STA $AFF100
.390533	a9 83		lda #$83	                LDA #$83 ; Channel Zero - No Atteniation
.390535	8f 00 f1 af	sta $aff100	                STA $AFF100
.390539	a9 12		lda #$12	                LDA #$12 ; Channel Zero - No Atteniation
.39053b	8f 00 f1 af	sta $aff100	                STA $AFF100
.39053f	a9 90		lda #$90	                LDA #$90 ; Channel One - No Atteniation
.390541	8f 00 f1 af	sta $aff100	                STA $AFF100
.390545	a2 00 40	ldx #$4000	                LDX #16384      ; 400ms
.390548	22 56 13 39	jsl $391356	          		 	JSL ILOOP_MS
.39054c	a9 9f		lda #$9f	                LDA #$9F ; Channel Two - No Atteniation
.39054e	8f 00 f1 af	sta $aff100	                STA $AFF100
.390552	58		cli		                CLI                   ; Make sure no Interrupt will come and fuck up Init before this point.
.390553	e2 20		sep #$20	                SEP #$20        ; set A short
.390555	c2 10		rep #$10	                REP #$10        ; set X long
.390557	48		pha		                PHA             ; begin setdbr macro
.390558	08		php		                PHP
.390559	e2 20		sep #$20	                SEP #$20        ; set A short
.39055b	a9 39		lda #$39	                LDA #`greet_msg
.39055d	48		pha		                PHA
.39055e	ab		plb		                PLB
.39055f	28		plp		                PLP
.390560	68		pla		                PLA             ; end setdbr macro
.390561	a2 00 00	ldx #$0000	                LDX #0
.390564	bf 00 10 38	lda $381000,x	jmpcopy         LDA @l BOOT,X
.390568	9f 00 10 00	sta $001000,x	                STA @l $001000,X
.39056c	e8		inx		                INX
.39056d	e0 00 10	cpx #$1000	                CPX #$1000
.390570	d0 f2		bne $390564	                BNE jmpcopy
.390572	22 b1 41 39	jsl $3941b1	                JSL DOS_INIT          ; Initialize the "disc operating system"
.390576	22 f4 5b 39	jsl $395bf4	                JSL FDC_INIT
.39057a	af 0e e8 af	lda $afe80e	                LDA @lDIP_BOOTMODE    ; {HD_INSTALLED, 5'b0_0000, BOOT_MODE[1], BOOT_MODE[0]}
.39057e	29 03		and #$03	                AND #%00000011        ; Look at the mode bits
.390580	c9 00		cmp #$00	                CMP #DIP_BOOT_IDE     ; DIP set for IDE?
.390582	f0 28		beq $3905ac	                BEQ BOOTIDE           ; Yes: Boot from the IDE
.390584	c9 01		cmp #$01	                CMP #DIP_BOOT_SDCARD  ; DIP set for SD card?
.390586	f0 0b		beq $390593	                BEQ BOOTSDC           ; Yes: try to boot from the SD card
.390588	c9 02		cmp #$02	                CMP #DIP_BOOT_FLOPPY  ; DIP set for floppy?
.39058a	f0 3a		beq $3905c6	                BEQ BOOTFLOPPY        ; Yes: try to boot from the floppy
.39058c	5c 00 00 3a	jmp $3a0000	BOOTBASIC       JML BASIC             ; Cold start of the BASIC interpreter (or its replacement)
.390590	ea		nop		CREDIT_LOCK     NOP
.390591	80 fd		bra $390590	                BRA CREDIT_LOCK
.390593					BOOTSDC
.390593	e2 20		sep #$20	                SEP #$20        ; set A short
.390595	a9 02		lda #$02	                LDA #BIOS_DEV_SD
.390597	8f 21 03 00	sta $000321	                STA @l BIOS_DEV
.39059b	22 e2 41 39	jsl $3941e2	                JSL DOS_MOUNT         ; Mount the SDC
.39059f	90 06		bcc $3905a7	                BCC sdc_error         ; Print an error message if couldn't get anything
.3905a1	22 73 43 39	jsl $394373	                JSL DOS_TESTBOOT      ; Try to boot from the SDC's MBR
.3905a5	80 e5		bra $39058c	                BRA BOOTBASIC         ; If we couldn't fall, into BASIC
.3905a7	a2 4a 6b	ldx #$6b4a	sdc_error       LDX #<>sdc_err_boot   ; Print a message saying SD card booting is not implemented
.3905aa	80 39		bra $3905e5	                BRA PR_BOOT_ERROR
.3905ac					BOOTIDE
.3905ac	e2 20		sep #$20	                SEP #$20        ; set A short
.3905ae	a9 06		lda #$06	                LDA #BIOS_DEV_HD0
.3905b0	8f 21 03 00	sta $000321	                STA @l BIOS_DEV
.3905b4	22 e2 41 39	jsl $3941e2	                JSL DOS_MOUNT         ; Mount the IDE drive
.3905b8	90 07		bcc $3905c1	                BCC hdc_error         ; Print an error message if couldn't get anything
.3905ba	22 73 43 39	jsl $394373	                JSL DOS_TESTBOOT      ; Try to boot from the IDE's MBR
.3905be	82 cb ff	brl $39058c	                BRL BOOTBASIC         ; If we couldn't fall, into BASIC
.3905c1	a2 66 6b	ldx #$6b66	hdc_error       LDX #<>ide_err_boot   ; Print a message saying SD card booting is not implemented
.3905c4	80 1f		bra $3905e5	                BRA PR_BOOT_ERROR
.3905c6	a2 af 6b	ldx #$6baf	BOOTFLOPPY      LDX #<>fdc_boot
.3905c9	22 90 06 39	jsl $390690	                JSL IPRINT
.3905cd	e2 20		sep #$20	                SEP #$20        ; set A short
.3905cf	a9 00		lda #$00	                LDA #BIOS_DEV_FDC
.3905d1	8f 21 03 00	sta $000321	                STA @l BIOS_DEV
.3905d5	22 7f 61 39	jsl $39617f	                JSL FDC_MOUNT         ; Mount the floppy drive
.3905d9	90 07		bcc $3905e2	                BCC fdc_error         ; Print an error message if couldn't get anything
.3905db	22 73 43 39	jsl $394373	                JSL DOS_TESTBOOT      ; Try to boot from the FDC's MBR
.3905df	82 aa ff	brl $39058c	                BRL BOOTBASIC         ; If we couldn't, fall into BASIC
.3905e2	a2 89 6b	ldx #$6b89	fdc_error       LDX #<>fdc_err_boot   ; Print a message saying SD card booting is not implemented
.3905e5	22 90 06 39	jsl $390690	PR_BOOT_ERROR   JSL IPRINT
.3905e9	ea		nop		LOOP_FOREVER    NOP
.3905ea	80 fd		bra $3905e9	                BRA LOOP_FOREVER
.3905ec					IBREAK
.3905ec	48		pha		                PHA             ; begin setdp macro
.3905ed	08		php		                PHP
.3905ee	c2 20		rep #$20	                REP #$20        ; set A long
.3905f0	a9 00 00	lda #$0000	                LDA #0         ; set DP to page 0
.3905f3	5b		tcd		                TCD
.3905f4	28		plp		                PLP
.3905f5	68		pla		                PLA             ; end setdp macro
.3905f6	68		pla		                PLA             ; Pull .Y and stuff it in the CPUY variable
.3905f7	8f 48 02 00	sta $000248	                STA CPUY
.3905fb	68		pla		                PLA             ; Pull .X and stuff it in the CPUY variable
.3905fc	8f 46 02 00	sta $000246	                STA CPUX
.390600	68		pla		                PLA             ; Pull .A and stuff it in the CPUY variable
.390601	8f 44 02 00	sta $000244	                STA CPUA
.390605	68		pla		                PLA
.390606	8f 4c 02 00	sta $00024c	                STA CPUDP       ; Pull Direct page
.39060a	e2 20		sep #$20	                SEP #$20        ; set A short
.39060c	68		pla		                PLA             ; Pull Data Bank (8 bits)
.39060d	8f 4e 02 00	sta $00024e	                STA CPUDBR
.390611	68		pla		                PLA             ; Pull Flags (8 bits)
.390612	8f 4f 02 00	sta $00024f	                STA CPUFLAGS
.390616	c2 20		rep #$20	                REP #$20        ; set A long
.390618	68		pla		                PLA             ; Pull Program Counter (16 bits)
.390619	8f 40 02 00	sta $000240	                STA CPUPC
.39061d	e2 20		sep #$20	                SEP #$20        ; set A short
.39061f	68		pla		                PLA             ; Pull Program Bank (8 bits)
.390620	8f 42 02 00	sta $000242	                STA CPUPBR
.390624	c2 20		rep #$20	                REP #$20        ; set A long
.390626	3b		tsc		                TSA             ; Get the stack
.390627	8f 4a 02 00	sta $00024a	                STA CPUSTACK    ; Store the stack at immediately before the interrupt was asserted
.39062b	a9 ff fe	lda #$feff	                LDA #<>STACK_END   ; initialize stack pointer back to the bootup value
.39062e	1b		tcs		                TAS
.39062f	5c 04 00 3a	jmp $3a0004	                JML MONITOR
.390633					IREADY
.390633	48		pha		                PHA             ; begin setdbr macro
.390634	08		php		                PHP
.390635	e2 20		sep #$20	                SEP #$20        ; set A short
.390637	a9 39		lda #$39	                LDA #`ready_msg
.390639	48		pha		                PHA
.39063a	ab		plb		                PLB
.39063b	28		plp		                PLP
.39063c	68		pla		                PLA             ; end setdbr macro
.39063d	e2 20		sep #$20	                SEP #$20        ; set A short
.39063f	a2 c7 6b	ldx #$6bc7	                LDX #<>ready_msg
.390642	22 90 06 39	jsl $390690	                JSL IPRINT
.390646					IREADYWAIT
.390646	22 60 06 39	jsl $390660	                JSL IGETCHE
.39064a	80 fa		bra $390646	                BRA IREADYWAIT
.39064c	db		stp		IKEYDOWN        STP             ; Keyboard key pressed
.39064d	db		stp		IRETURN         STP
.39064e	08		php		ISETIN          PHP
.39064f	e2 20		sep #$20	                SEP #$20        ; set A short
.390651	8f 04 07 00	sta $000704	                STA @lCHAN_IN   ; Save the channel number
.390655	28		plp		                PLP
.390656	6b		rtl		                RTL
.390657	08		php		ISETOUT         PHP
.390658	e2 20		sep #$20	                SEP #$20        ; set A short
.39065a	8f 03 07 00	sta $000703	                STA @lCHAN_OUT  ; Save the channel number
.39065e	28		plp		                PLP
.39065f	6b		rtl		                RTL
.390660	22 69 06 39	jsl $390669	IGETCHE         JSL IGETCHW
.390664	22 b0 06 39	jsl $3906b0	                JSL IPUTC
.390668	6b		rtl		                RTL
.390669					IGETCHW
.390669	08		php		                PHP
.39066a	e2 20		sep #$20	                SEP #$20        ; set A short
.39066c	af 04 07 00	lda $000704	                LDA @lCHAN_IN       ; Get the current input channel
.390670	f0 17		beq $390689	                BEQ getc_keyboard   ; If it's keyboard, read from the key buffer
.390672	c9 01		cmp #$01	                CMP #CHAN_COM1      ; Check to see if it's the COM1 port
.390674	f0 09		beq $39067f	                BEQ getc_uart       ; Yes: handle reading from the UART
.390676	c9 02		cmp #$02	                CMP #CHAN_COM2      ; Check to see if it's the COM2 port
.390678	f0 05		beq $39067f	                BEQ getc_uart       ; Yes: handle reading from the UART
.39067a	a9 00		lda #$00	                LDA #0              ; Return 0 if no valid device
.39067c	28		plp		                PLP
.39067d	38		sec		                SEC                 ; And return carry set
.39067e	6b		rtl		                RTL
.39067f	22 d1 55 39	jsl $3955d1	getc_uart       JSL UART_SELECT     ; Select the correct COM port
.390683	22 85 56 39	jsl $395685	                JSL UART_GETC       ; Get the charater from the COM port
.390687	80 04		bra $39068d	                BRA done
.390689	22 58 14 38	jsl $381458	getc_keyboard   JSL KBD_GETC        ; Get the character from the keyboard
.39068d	28		plp		done            PLP
.39068e	18		clc		                CLC                 ; Return carry clear for valid data
.39068f	6b		rtl		                RTL
.390690	22 99 06 39	jsl $390699	IPRINT          JSL IPUTS
.390694	22 d6 07 39	jsl $3907d6	                JSL IPRINTCR
.390698	6b		rtl		                RTL
.390699	48		pha		IPUTS           PHA
.39069a	08		php		                PHP
.39069b	e2 20		sep #$20	                SEP #$20        ; set A short
.39069d	c2 10		rep #$10	                REP #$10        ; set X long
.39069f	bd 00 00	lda $390000,x	iputs1          LDA $0,b,x      ; read from the string
.3906a2	f0 08		beq $3906ac	                BEQ iputs_done
.3906a4	22 b0 06 39	jsl $3906b0	iputs2          JSL IPUTC
.3906a8	e8		inx		iputs3          INX
.3906a9	4c 9f 06	jmp $39069f	                JMP iputs1
.3906ac	e8		inx		iputs_done      INX
.3906ad	28		plp		                PLP
.3906ae	68		pla		                PLA
.3906af	6b		rtl		                RTL
.3906b0					IPUTC
.3906b0	da		phx		                PHX
.3906b1	5a		phy		                PHY
.3906b2	0b		phd		                PHD
.3906b3	8b		phb		                PHB
.3906b4	08		php		                PHP                 ; stash the flags (we'll be changing M)
.3906b5	48		pha		                PHA             ; begin setdp macro
.3906b6	08		php		                PHP
.3906b7	c2 20		rep #$20	                REP #$20        ; set A long
.3906b9	a9 00 00	lda #$0000	                LDA #0         ; set DP to page 0
.3906bc	5b		tcd		                TCD
.3906bd	28		plp		                PLP
.3906be	68		pla		                PLA             ; end setdp macro
.3906bf	48		pha		                PHA             ; begin setdbr macro
.3906c0	08		php		                PHP
.3906c1	e2 20		sep #$20	                SEP #$20        ; set A short
.3906c3	a9 00		lda #$00	                LDA #0
.3906c5	48		pha		                PHA
.3906c6	ab		plb		                PLB
.3906c7	28		plp		                PLP
.3906c8	68		pla		                PLA             ; end setdbr macro
.3906c9	e2 20		sep #$20	                SEP #$20        ; set A short
.3906cb	c2 10		rep #$10	                REP #$10        ; set X long
.3906cd	48		pha		                PHA                 ; Save the character to print
.3906ce	af 03 07 00	lda $000703	                LDA @lCHAN_OUT      ; Check the output channel #
.3906d2	f0 16		beq $3906ea	                BEQ putc_screen     ; If it's 0: print to the screen
.3906d4	c9 01		cmp #$01	                CMP #CHAN_COM1      ; Check to see if it's the COM1 port
.3906d6	f0 07		beq $3906df	                BEQ putc_uart       ; Yes: handle printing to the UART
.3906d8	c9 02		cmp #$02	                CMP #CHAN_COM2      ; Check to see if it's the COM2 port
.3906da	f0 03		beq $3906df	                BEQ putc_uart       ; Yes: handle printing to the UART
.3906dc	68		pla		                PLA                 ; Otherwise, just exit
.3906dd	80 4f		bra $39072e	                BRA done
.3906df	22 d1 55 39	jsl $3955d1	putc_uart       JSL UART_SELECT     ; Point to the correct UART
.3906e3	68		pla		                PLA                 ; Recover the character to send
.3906e4	22 a6 56 39	jsl $3956a6	                JSL UART_PUTC       ; Send the character
.3906e8	80 44		bra $39072e	                BRA done
.3906ea	68		pla		putc_screen     PLA                 ; Get the character to print
.3906eb	c9 0a		cmp #$0a	                CMP #CHAR_LF        ; Linefeed moves cursor down one line
.3906ed	f0 61		beq $390750	                BEQ go_down
.3906ef	c9 20		cmp #$20	                CMP #$20
.3906f1	90 19		bcc $39070c	                BCC check_ctrl0     ; [$00..$1F]: check for arrows
.3906f3	c9 7f		cmp #$7f	                CMP #$7F
.3906f5	f0 3d		beq $390734	                BEQ do_del
.3906f7	b0 02		bcs $3906fb	                BCS check_A0        ; [$20..$7E]: print it
.3906f9	80 29		bra $390724	                BRA printc
.3906fb	c9 a0		cmp #$a0	check_A0        CMP #$A0
.3906fd	90 02		bcc $390701	                BCC check_ctrl1
.3906ff	80 23		bra $390724	                BRA printc          ; [$A0..$FF]: print it
.390701	c9 91		cmp #$91	check_ctrl1     CMP #CHAR_DOWN      ; If the down arrow key was pressed
.390703	f0 4b		beq $390750	                BEQ go_down         ; ... move the cursor down one row
.390705	c9 9d		cmp #$9d	                CMP #CHAR_LEFT      ; If the left arrow key was pressed
.390707	f0 59		beq $390762	                BEQ go_left         ; ... move the cursor left one column
.390709	4c 2e 07	jmp $39072e	                JMP done
.39070c	c9 09		cmp #$09	check_ctrl0     CMP #CHAR_TAB       ; If it's a TAB...
.39070e	f0 58		beq $390768	                BEQ do_TAB          ; ... move to the next TAB stop
.390710	c9 08		cmp #$08	                CMP #CHAR_BS        ; If it's a backspace...
.390712	f0 2c		beq $390740	                BEQ backspace       ; ... move the cursor back and replace with a space
.390714	c9 0d		cmp #$0d	                CMP #CHAR_CR        ; If the carriage return was pressed
.390716	f0 32		beq $39074a	                BEQ do_cr           ; ... move cursor down and to the first column
.390718	c9 11		cmp #$11	                CMP #CHAR_UP        ; If the up arrow key was pressed
.39071a	f0 3a		beq $390756	                BEQ go_up           ; ... move the cursor up one row
.39071c	c9 1d		cmp #$1d	                CMP #CHAR_RIGHT     ; If the right arrow key was pressed
.39071e	f0 3c		beq $39075c	                BEQ go_right        ; ... move the cursor right one column
.390720	c9 0f		cmp #$0f	                CMP #CHAR_INS       ; If the insert key was pressed
.390722	f0 16		beq $39073a	                BEQ do_ins          ; ... insert a space
.390724	87 17		sta [$17]	printc          STA [CURSORPOS]     ; Save the character on the screen
.390726	a5 1e		lda $1e		                LDA CURCOLOR        ; Set the color based on CURCOLOR
.390728	87 1f		sta [$1f]	                STA [COLORPOS]
.39072a	22 36 08 39	jsl $390836	                JSL ICSRRIGHT       ; And advance the cursor
.39072e	28		plp		done            PLP
.39072f	ab		plb		                PLB
.390730	2b		pld		                PLD
.390731	7a		ply		                PLY
.390732	fa		plx		                PLX
.390733	6b		rtl		                RTL
.390734	22 8f 07 39	jsl $39078f	do_del          JSL SCRSHIFTLL      ; Shift the current line left one space into the cursor
.390738	80 f4		bra $39072e	                BRA done
.39073a	22 b2 07 39	jsl $3907b2	do_ins          JSL SCRSHIFTLR      ; Shift the current line right one space from the cursor
.39073e	80 ee		bra $39072e	                BRA done
.390740	22 69 08 39	jsl $390869	backspace       JSL ICSRLEFT
.390744	22 8f 07 39	jsl $39078f	                JSL SCRSHIFTLL      ; Shift the current line left one space into the cursor
.390748	80 e4		bra $39072e	                BRA done
.39074a	22 d6 07 39	jsl $3907d6	do_cr           JSL IPRINTCR        ; Move the cursor to the beginning of the next line
.39074e	80 de		bra $39072e	                BRA done
.390750	22 b5 08 39	jsl $3908b5	go_down         JSL ICSRDOWN        ; Move the cursor down one row (might force a scroll)
.390754	80 d8		bra $39072e	                BRA done
.390756	22 8f 08 39	jsl $39088f	go_up           JSL ICSRUP          ; Move the cursor up one line
.39075a	80 d2		bra $39072e	                BRA done
.39075c	22 36 08 39	jsl $390836	go_right        JSL ICSRRIGHT       ; Move the cursor right one column
.390760	80 cc		bra $39072e	                BRA done
.390762	22 69 08 39	jsl $390869	go_left         JSL ICSRLEFT        ; Move the cursor left one column
.390766	80 c6		bra $39072e	                BRA done
.390768					do_TAB
.390768	c2 20		rep #$20	                REP #$20        ; set A long
.39076a	a5 1a		lda $1a		                LDA CURSORX         ; Get the current column
.39076c	29 f8 ff	and #$fff8	                AND #$FFF8          ; See which group of 8 it's in
.39076f	18		clc		                CLC
.390770	69 08 00	adc #$0008	                ADC #$0008          ; And move it to the next one
.390773	aa		tax		                TAX
.390774	a4 1c		ldy $1c		                LDY CURSORY
.390776	e2 20		sep #$20	                SEP #$20        ; set A short
.390778	e4 0f		cpx $0f		set_xy          CPX COLS_VISIBLE    ; Check if we're still on screen horizontally
.39077a	90 04		bcc $390780	                BCC check_row       ; Yes: check the row
.39077c	a2 00 00	ldx #$0000	                LDX #0              ; No: move to the first column...
.39077f	c8		iny		                INY                 ; ... and the next row
.390780	c4 13		cpy $13		check_row       CPY LINES_VISIBLE   ; Check if we're still on the screen vertically
.390782	90 05		bcc $390789	                BCC do_locate       ; Yes: reposition the cursor
.390784	22 26 09 39	jsl $390926	                JSL ISCROLLUP       ; No: scroll the screen
.390788	88		dey		                DEY                 ; And set the row to the last one
.390789	22 da 08 39	jsl $3908da	do_locate       JSL ILOCATE         ; Set the cursor position
.39078d	80 9f		bra $39072e	                BRA done
.39078f	da		phx		SCRSHIFTLL      PHX
.390790	5a		phy		                PHY
.390791	48		pha		                PHA
.390792	08		php		                PHP
.390793	48		pha		                PHA             ; begin setdp macro
.390794	08		php		                PHP
.390795	c2 20		rep #$20	                REP #$20        ; set A long
.390797	a9 00 00	lda #$0000	                LDA #0         ; set DP to page 0
.39079a	5b		tcd		                TCD
.39079b	28		plp		                PLP
.39079c	68		pla		                PLA             ; end setdp macro
.39079d	c2 30		rep #$30	                REP #$30        ; set A&X long
.39079f	a5 17		lda $17		                LDA CURSORPOS       ; Get the current cursor position
.3907a1	a8		tay		                TAY                 ; Set it as the destination
.3907a2	aa		tax		                TAX
.3907a3	e8		inx		                INX                 ; And set the next cell as the source
.3907a4	38		sec		                SEC                 ; Calculate the length of the block to move
.3907a5	a9 7f 00	lda #$007f	                LDA #127            ; as 127 - X
.3907a8	e5 1a		sbc $1a		                SBC CURSORX
.3907aa	54 af af	mvn $af,$af	                MVN $AF, $AF        ; And move the block
.3907ad	28		plp		                PLP
.3907ae	68		pla		                PLA
.3907af	7a		ply		                PLY
.3907b0	fa		plx		                PLX
.3907b1	6b		rtl		                RTL
.3907b2	da		phx		SCRSHIFTLR      PHX
.3907b3	48		pha		                PHA
.3907b4	08		php		                PHP
.3907b5	c2 30		rep #$30	                REP #$30        ; set A&X long
.3907b7	a5 17		lda $17		                LDA CURSORPOS       ; Get the current cursor position
.3907b9	29 80 ff	and #$ff80	                AND #$FF80          ; Mask off the column bits
.3907bc	09 7f 00	ora #$007f	                ORA #$007F          ; And compute the address of the last cell
.3907bf	a8		tay		                TAY                 ; And set that as the destination address
.3907c0	3a		dec a		                DEC A               ; Compute the address of the character to the left
.3907c1	aa		tax		                TAX                 ; And make it the source
.3907c2	38		sec		                SEC                 ; Calculate the length of the block to move
.3907c3	a9 7f 00	lda #$007f	                LDA #127            ; as 127 - X
.3907c6	e5 1a		sbc $1a		                SBC CURSORX
.3907c8	44 af af	mvp $af,$af	                MVP $AF, $AF        ; And move the block
.3907cb	e2 20		sep #$20	                SEP #$20        ; set A short
.3907cd	a9 20		lda #$20	                LDA #CHAR_SP        ; Put a blank space at the cursor position
.3907cf	87 17		sta [$17]	                STA [CURSORPOS]
.3907d1	28		plp		                PLP
.3907d2	68		pla		                PLA
.3907d3	fa		plx		                PLX
.3907d4	6b		rtl		                RTL
.3907d5					IPUTB
.3907d5	6b		rtl		                RTL
.3907d6					IPRINTCR
.3907d6	da		phx		                PHX
.3907d7	5a		phy		                PHY
.3907d8	8b		phb		                PHB
.3907d9	0b		phd		                PHD
.3907da	08		php		                PHP
.3907db	48		pha		                PHA             ; begin setdbr macro
.3907dc	08		php		                PHP
.3907dd	e2 20		sep #$20	                SEP #$20        ; set A short
.3907df	a9 00		lda #$00	                LDA #0
.3907e1	48		pha		                PHA
.3907e2	ab		plb		                PLB
.3907e3	28		plp		                PLP
.3907e4	68		pla		                PLA             ; end setdbr macro
.3907e5	48		pha		                PHA             ; begin setdp macro
.3907e6	08		php		                PHP
.3907e7	c2 20		rep #$20	                REP #$20        ; set A long
.3907e9	a9 00 00	lda #$0000	                LDA #0         ; set DP to page 0
.3907ec	5b		tcd		                TCD
.3907ed	28		plp		                PLP
.3907ee	68		pla		                PLA             ; end setdp macro
.3907ef	e2 20		sep #$20	                SEP #$20        ; set A short
.3907f1	c2 10		rep #$10	                REP #$10        ; set X long
.3907f3	af 03 07 00	lda $000703	                LDA @lCHAN_OUT
.3907f7	f0 1c		beq $390815	                BEQ scr_printcr
.3907f9	c9 01		cmp #$01	                CMP #CHAN_COM1      ; Check to see if it's the COM1 port
.3907fb	f0 06		beq $390803	                BEQ uart_printcr    ; Yes: handle printing to the UART
.3907fd	c9 02		cmp #$02	                CMP #CHAN_COM2      ; Check to see if it's the COM2 port
.3907ff	f0 02		beq $390803	                BEQ uart_printcr    ; Yes: handle printing to the UART
.390801	80 1c		bra $39081f	                BRA done
.390803	22 d1 55 39	jsl $3955d1	uart_printcr    JSL UART_SELECT
.390807	a9 0d		lda #$0d	                LDA #CHAR_CR
.390809	22 b0 06 39	jsl $3906b0	                JSL IPUTC
.39080d	a9 0a		lda #$0a	                LDA #CHAR_LF
.39080f	22 b0 06 39	jsl $3906b0	                JSL IPUTC
.390813	80 0a		bra $39081f	                BRA done
.390815	a2 00 00	ldx #$0000	scr_printcr     LDX #0
.390818	a4 1c		ldy $1c		                LDY CURSORY
.39081a	c8		iny		                INY
.39081b	22 da 08 39	jsl $3908da	                JSL ILOCATE
.39081f	28		plp		done            PLP
.390820	2b		pld		                PLD
.390821	ab		plb		                PLB
.390822	7a		ply		                PLY
.390823	fa		plx		                PLX
.390824	6b		rtl		                RTL
.390825	da		phx		ICSRHOME        PHX
.390826	5a		phy		                PHY
.390827	08		php		                PHP
.390828	a2 00 00	ldx #$0000	                LDX #0
.39082b	a0 00 00	ldy #$0000	                LDY #0
.39082e	22 da 08 39	jsl $3908da	                JSL ILOCATE
.390832	28		plp		                PLP
.390833	7a		ply		                PLY
.390834	fa		plx		                PLX
.390835	6b		rtl		                RTL
.390836	da		phx		ICSRRIGHT       PHX
.390837	5a		phy		                PHY
.390838	48		pha		                PHA
.390839	0b		phd		                PHD
.39083a	08		php		                PHP
.39083b	c2 20		rep #$20	                REP #$20        ; set A long
.39083d	c2 10		rep #$10	                REP #$10        ; set X long
.39083f	48		pha		                PHA             ; begin setdp macro
.390840	08		php		                PHP
.390841	c2 20		rep #$20	                REP #$20        ; set A long
.390843	a9 00 00	lda #$0000	                LDA #$0         ; set DP to page 0
.390846	5b		tcd		                TCD
.390847	28		plp		                PLP
.390848	68		pla		                PLA             ; end setdp macro
.390849	a6 1a		ldx $1a		                LDX CURSORX           ; Get the new column
.39084b	e8		inx		                INX
.39084c	a4 1c		ldy $1c		                LDY CURSORY           ; Get the current row
.39084e	e4 0f		cpx $0f		                CPX COLS_VISIBLE      ; Are we off screen?
.390850	90 0d		bcc $39085f	                BCC icsrright_nowrap  ; No: just set the position
.390852	a2 00 00	ldx #$0000	                LDX #0                ; Yes: move to the first column
.390855	c8		iny		                INY                   ; And move to the next row
.390856	c4 13		cpy $13		                CPY LINES_VISIBLE     ; Are we still off screen?
.390858	90 05		bcc $39085f	                BCC icsrright_nowrap  ; No: just set the position
.39085a	88		dey		                DEY                   ; Yes: lock to the last row
.39085b	22 26 09 39	jsl $390926	                JSL ISCROLLUP         ; But scroll the screen up
.39085f					icsrright_nowrap
.39085f	22 da 08 39	jsl $3908da	                JSL ILOCATE           ; Set the cursor position
.390863	28		plp		                PLP
.390864	2b		pld		                PLD
.390865	68		pla		                PLA
.390866	7a		ply		                PLY
.390867	fa		plx		                PLX
.390868	6b		rtl		                RTL
.390869					ICSRLEFT
.390869	da		phx		                PHX
.39086a	5a		phy		                PHY
.39086b	48		pha		                PHA
.39086c	0b		phd		                PHD
.39086d	08		php		                PHP
.39086e	c2 30		rep #$30	                REP #$30        ; set A&X long
.390870	48		pha		                PHA             ; begin setdp macro
.390871	08		php		                PHP
.390872	c2 20		rep #$20	                REP #$20        ; set A long
.390874	a9 00 00	lda #$0000	                LDA #$0         ; set DP to page 0
.390877	5b		tcd		                TCD
.390878	28		plp		                PLP
.390879	68		pla		                PLA             ; end setdp macro
.39087a	a5 1a		lda $1a		                LDA CURSORX
.39087c	f0 0b		beq $390889	                BEQ icsrleft_done_already_zero ; Check that we are not already @ Zero
.39087e	a6 1a		ldx $1a		                LDX CURSORX
.390880	ca		dex		                DEX
.390881	86 1a		stx $1a		                STX CURSORX
.390883	a4 1c		ldy $1c		                LDY CURSORY
.390885	22 da 08 39	jsl $3908da	                JSL ILOCATE
.390889					icsrleft_done_already_zero
.390889	28		plp		                PLP
.39088a	2b		pld		                PLD
.39088b	68		pla		                PLA
.39088c	7a		ply		                PLY
.39088d	fa		plx		                PLX
.39088e	6b		rtl		                RTL
.39088f					ICSRUP
.39088f	da		phx		                PHX
.390890	5a		phy		                PHY
.390891	48		pha		                PHA
.390892	0b		phd		                PHD
.390893	08		php		                PHP
.390894	c2 30		rep #$30	                REP #$30        ; set A&X long
.390896	48		pha		                PHA             ; begin setdp macro
.390897	08		php		                PHP
.390898	c2 20		rep #$20	                REP #$20        ; set A long
.39089a	a9 00 00	lda #$0000	                LDA #$0         ; set DP to page 0
.39089d	5b		tcd		                TCD
.39089e	28		plp		                PLP
.39089f	68		pla		                PLA             ; end setdp macro
.3908a0	a5 1c		lda $1c		                LDA CURSORY
.3908a2	f0 0b		beq $3908af	                BEQ isrup_done_already_zero ; Check if we are not already @ Zero
.3908a4	a4 1c		ldy $1c		                LDY CURSORY
.3908a6	88		dey		                DEY
.3908a7	84 1c		sty $1c		                STY CURSORY
.3908a9	a6 1a		ldx $1a		                LDX CURSORX
.3908ab	22 da 08 39	jsl $3908da	                JSL ILOCATE
.3908af					isrup_done_already_zero
.3908af	28		plp		                PLP
.3908b0	2b		pld		                PLD
.3908b1	68		pla		                PLA
.3908b2	7a		ply		                PLY
.3908b3	fa		plx		                PLX
.3908b4	6b		rtl		                RTL
.3908b5	da		phx		ICSRDOWN        PHX
.3908b6	5a		phy		                PHY
.3908b7	0b		phd		                PHD
.3908b8	c2 30		rep #$30	                REP #$30        ; set A&X long
.3908ba	48		pha		                PHA             ; begin setdp macro
.3908bb	08		php		                PHP
.3908bc	c2 20		rep #$20	                REP #$20        ; set A long
.3908be	a9 00 00	lda #$0000	                LDA #$0         ; set DP to page 0
.3908c1	5b		tcd		                TCD
.3908c2	28		plp		                PLP
.3908c3	68		pla		                PLA             ; end setdp macro
.3908c4	a6 1a		ldx $1a		                LDX CURSORX                 ; Get the current column
.3908c6	a4 1c		ldy $1c		                LDY CURSORY                 ; Get the new row
.3908c8	c8		iny		                INY
.3908c9	c4 13		cpy $13		                CPY LINES_VISIBLE           ; Check to see if we're off screen
.3908cb	90 05		bcc $3908d2	                BCC icsrdown_noscroll       ; No: go ahead and set the position
.3908cd	88		dey		                DEY                         ; Yes: go back to the last row
.3908ce	22 26 09 39	jsl $390926	                JSL ISCROLLUP               ; But scroll the screen up
.3908d2					icsrdown_noscroll
.3908d2	22 da 08 39	jsl $3908da	                JSL ILOCATE                 ; And set the cursor position
.3908d6	2b		pld		                PLD
.3908d7	7a		ply		                PLY
.3908d8	fa		plx		                PLX
.3908d9	6b		rtl		                RTL
.3908da	48		pha		ILOCATE         PHA
.3908db	0b		phd		                PHD
.3908dc	08		php		                PHP
.3908dd	48		pha		                PHA             ; begin setdp macro
.3908de	08		php		                PHP
.3908df	c2 20		rep #$20	                REP #$20        ; set A long
.3908e1	a9 00 00	lda #$0000	                LDA #0         ; set DP to page 0
.3908e4	5b		tcd		                TCD
.3908e5	28		plp		                PLP
.3908e6	68		pla		                PLA             ; end setdp macro
.3908e7	c2 30		rep #$30	                REP #$30        ; set A&X long
.3908e9					ilocate_scroll
.3908e9	c4 13		cpy $13		                CPY LINES_VISIBLE
.3908eb	90 07		bcc $3908f4	                BCC ilocate_scrolldone
.3908ed	22 26 09 39	jsl $390926	                JSL ISCROLLUP
.3908f1	88		dey		                DEY
.3908f2	80 f5		bra $3908e9	                BRA ilocate_scroll
.3908f4					ilocate_scrolldone
.3908f4	86 1a		stx $1a		                STX CURSORX
.3908f6	84 1c		sty $1c		                STY CURSORY
.3908f8	a5 0c		lda $0c		                LDA SCREENBEGIN
.3908fa					ilocate_row
.3908fa	c0 00 00	cpy #$0000	                CPY #$0
.3908fd	f0 08		beq $390907	                BEQ ilocate_right
.3908ff	18		clc		ilocate_down    CLC
.390900	65 11		adc $11		                ADC COLS_PER_LINE
.390902	88		dey		                DEY
.390903	f0 02		beq $390907	                BEQ ilocate_right
.390905	80 f8		bra $3908ff	                BRA ilocate_down
.390907	18		clc		ilocate_right   CLC
.390908	65 1a		adc $1a		                ADC CURSORX             ; move the cursor right X columns
.39090a	85 17		sta $17		                STA CURSORPOS
.39090c	a4 1c		ldy $1c		                LDY CURSORY
.39090e	98		tya		                TYA
.39090f	8f 16 00 af	sta $af0016	                STA @lVKY_TXT_CURSOR_Y_REG_L  ;Store in Vicky's registers
.390913	8a		txa		                TXA
.390914	8f 14 00 af	sta $af0014	                STA @lVKY_TXT_CURSOR_X_REG_L  ;Store in Vicky's register
.390918	c2 20		rep #$20	                REP #$20        ; set A long
.39091a	18		clc		                CLC
.39091b	a5 17		lda $17		                LDA CURSORPOS
.39091d	69 00 20	adc #$2000	                ADC #<>(CS_COLOR_MEM_PTR - CS_TEXT_MEM_PTR)
.390920	85 1f		sta $1f		                STA COLORPOS
.390922	28		plp		ilocate_done    PLP
.390923	2b		pld		                PLD
.390924	68		pla		                PLA
.390925	6b		rtl		                RTL
.390926					ISCROLLUP
.390926	48		pha		                PHA
.390927	da		phx		                PHX
.390928	5a		phy		                PHY
.390929	8b		phb		                PHB
.39092a	08		php		                PHP
.39092b	c2 30		rep #$30	                REP #$30        ; set A&X long
.39092d	18		clc		                CLC
.39092e	a0 00 a0	ldy #$a000	                LDY #$A000
.390931	a2 80 a0	ldx #$a080	                LDX #$A080
.390934	a9 7f 1f	lda #$1f7f	                LDA #128 * 63 - 1
.390937	54 af af	mvn $af,$af	                MVN $AF,$AF
.39093a	c2 30		rep #$30	                REP #$30        ; set A&X long
.39093c	a0 00 c0	ldy #$c000	                LDY #$C000
.39093f	a2 80 c0	ldx #$c080	                LDX #$C080
.390942	a9 7f 1f	lda #$1f7f	                LDA #128 * 63 - 1
.390945	54 af af	mvn $af,$af	                MVN $AF,$AF
.390948	28		plp		                PLP
.390949	ab		plb		                PLB
.39094a	7a		ply		                PLY
.39094b	fa		plx		                PLX
.39094c	68		pla		                PLA
.39094d	6b		rtl		                RTL
.39094e	08		php		IPRINTH         PHP
.39094f	48		pha		                PHA
.390950					iprinth1
.390950	e2 20		sep #$20	                SEP #$20        ; set A short
.390952	bd 00 00	lda $0000,x	                LDA #0,b,x      ; Read the value to be printed
.390955	4a		lsr a		                LSR
.390956	4a		lsr a		                LSR
.390957	4a		lsr a		                LSR
.390958	4a		lsr a		                LSR
.390959	22 a8 09 39	jsl $3909a8	                JSL iprint_digit
.39095d	bd 00 00	lda $0000,x	                LDA #0,b,x
.390960	22 a8 09 39	jsl $3909a8	                JSL iprint_digit
.390964	ca		dex		                DEX
.390965	88		dey		                DEY
.390966	d0 e8		bne $390950	                BNE iprinth1
.390968	68		pla		                PLA
.390969	28		plp		                PLP
.39096a	6b		rtl		                RTL
.39096b					IPRINTAH
.39096b	48		pha		                PHA
.39096c	08		php		                PHP
.39096d	8f 44 02 00	sta $000244	                STA @lCPUA            ; Save A where we can use it multiple times
.390971	08		php		                PHP                   ; Get the processor status into A
.390972	e2 20		sep #$20	                SEP #$20        ; set A short
.390974	c2 10		rep #$10	                REP #$10        ; set X long
.390976	68		pla		                PLA
.390977	29 20		and #$20	                AND #%00100000        ; Is M = 1?
.390979	c9 20		cmp #$20	                CMP #%00100000
.39097b	f0 14		beq $390991	                BEQ eight_bit
.39097d	af 46 02 00	lda $000246	                LDA @lCPUA+2          ; Get nibble [15..12]
.390981	4a		lsr a		                LSR A
.390982	4a		lsr a		                LSR A
.390983	4a		lsr a		                LSR A
.390984	4a		lsr a		                LSR A
.390985	22 a8 09 39	jsl $3909a8	                JSL iprint_digit      ; And print it
.390989	af 46 02 00	lda $000246	                LDA @lCPUA+2          ; Get nibble [11..8]
.39098d	22 a8 09 39	jsl $3909a8	                JSL iprint_digit      ; And print it
.390991	af 44 02 00	lda $000244	eight_bit       LDA @lCPUA            ; Get nibble [7..4]
.390995	4a		lsr a		                LSR A
.390996	4a		lsr a		                LSR A
.390997	4a		lsr a		                LSR A
.390998	4a		lsr a		                LSR A
.390999	22 a8 09 39	jsl $3909a8	                JSL iprint_digit      ; And print it
.39099d	af 44 02 00	lda $000244	                LDA @lCPUA            ; Get nibble [3..0]
.3909a1	22 a8 09 39	jsl $3909a8	                JSL iprint_digit      ; And print it
.3909a5	28		plp		                PLP
.3909a6	68		pla		                PLA
.3909a7	6b		rtl		                RTL
.3909a8	da		phx		iprint_digit    PHX
.3909a9	c2 20		rep #$20	                REP #$20        ; set A long
.3909ab	29 0f 00	and #$000f	                AND #$0F
.3909ae	aa		tax		                TAX
.3909af	bf db 6b 39	lda $396bdb,x	                LDA hex_digits,X
.3909b3	22 b0 06 39	jsl $3906b0	                JSL IPUTC       ; Print the digit
.3909b7	fa		plx		                PLX
.3909b8	6b		rtl		                RTL
.3909b9	48		pha		ICLRSCREEN	    PHA
.3909ba	da		phx		                PHX
.3909bb	08		php		                PHP
.3909bc	e2 20		sep #$20	                SEP #$20        ; set A short
.3909be	c2 10		rep #$10	                REP #$10        ; set X long
.3909c0	a2 00 00	ldx #$0000	                LDX #$0000		          ; Only Use One Pointer
.3909c3	a9 20		lda #$20	                LDA #$20		            ; Fill the Entire Screen with Space
.3909c5	9f 00 a0 af	sta $afa000,x	iclearloop0	    STA CS_TEXT_MEM_PTR, x	;
.3909c9	e8		inx		                inx
.3909ca	e0 00 20	cpx #$2000	                cpx #$2000
.3909cd	d0 f6		bne $3909c5	                bne iclearloop0
.3909cf	a2 00 00	ldx #$0000	                LDX	#$0000		          ; Only Use One Pointer
.3909d2	af 1e 00 00	lda $00001e	                LDA @lCURCOLOR          ; Fill the Color Memory with the current color
.3909d6	9f 00 c0 af	sta $afc000,x	iclearloop1	    STA CS_COLOR_MEM_PTR, x	;
.3909da	e8		inx		                inx
.3909db	e0 00 20	cpx #$2000	                cpx #$2000
.3909de	d0 f6		bne $3909d6	                bne iclearloop1
.3909e0	28		plp		                PLP
.3909e1	fa		plx		                PLX
.3909e2	68		pla		                PLA
.3909e3	6b		rtl		                RTL
.3909e4	48		pha		ICOLORFLAG      PHA
.3909e5	da		phx		                PHX
.3909e6	08		php		                PHP
.3909e7	e2 30		sep #$30	                SEP #$30        ; set A&X short
.3909e9	a2 00		ldx #$00	                LDX #$00
.3909eb	bf d7 68 39	lda $3968d7,x	iclearloop2	    LDA @lgreet_clr_line1,x
.3909ef	9f 00 c0 af	sta $afc000,x	                STA CS_COLOR_MEM_PTR,x
.3909f3	bf 01 69 39	lda $396901,x	                LDA @lgreet_clr_line2,x
.3909f7	9f 80 c0 af	sta $afc080,x	                STA CS_COLOR_MEM_PTR + $80,x
.3909fb	bf 2b 69 39	lda $39692b,x	                LDA @lgreet_clr_line3,x
.3909ff	9f 00 c1 af	sta $afc100,x	                STA CS_COLOR_MEM_PTR + $100,x
.390a03	bf 55 69 39	lda $396955,x	                LDA @lgreet_clr_line4,x
.390a07	9f 80 c1 af	sta $afc180,x	                STA CS_COLOR_MEM_PTR + $180,x
.390a0b	bf 7f 69 39	lda $39697f,x	                LDA @lgreet_clr_line5,x
.390a0f	9f 00 c2 af	sta $afc200,x	                STA CS_COLOR_MEM_PTR + $200,x
.390a13	e8		inx		                inx
.390a14	e0 2a		cpx #$2a	                cpx #42
.390a16	d0 d3		bne $3909eb	                bne iclearloop2
.390a18	28		plp		                PLP
.390a19	fa		plx		                PLX
.390a1a	68		pla		                PLA
.390a1b	6b		rtl		                RTL
.390a1c	0b		phd		IINITCHLUT		  PHD
.390a1d	08		php		                PHP
.390a1e	48		pha		                PHA
.390a1f	da		phx		                PHX
.390a20	e2 20		sep #$20	                SEP #$20        ; set A short
.390a22	e2 10		sep #$10	                SEP #$10        ; set X short
.390a24	a2 00		ldx #$00					        LDX	#$00
.390a26	bf a9 69 39	lda $3969a9,x	lutinitloop0	  LDA @lfg_color_lut,x		; get Local Data
.390a2a	9f 40 1f af	sta $af1f40,x	                STA FG_CHAR_LUT_PTR,x	; Write in LUT Memory
.390a2e	e8		inx		                inx
.390a2f	e0 40		cpx #$40	                cpx #$40
.390a31	d0 f3		bne $390a26	                bne lutinitloop0
.390a33	a2 00		ldx #$00	                LDX	#$00
.390a35	bf e9 69 39	lda $3969e9,x	lutinitloop1	  LDA @lbg_color_lut,x		; get Local Data
.390a39	9f 80 1f af	sta $af1f80,x	                STA BG_CHAR_LUT_PTR,x	; Write in LUT Memory
.390a3d	e8		inx		                INX
.390a3e	e0 40		cpx #$40	                CPX #$40
.390a40	d0 f3		bne $390a35	                bne lutinitloop1
.390a42	c2 20		rep #$20	                REP #$20        ; set A long
.390a44	c2 10		rep #$10	                REP #$10        ; set X long
.390a46	fa		plx		                PLX
.390a47	68		pla		                PLA
.390a48	28		plp		                PLP
.390a49	2b		pld		                PLD
.390a4a	6b		rtl		                RTL
.390a4b					IINITGAMMATABLE
.390a4b	e2 20		sep #$20	                SEP #$20        ; set A short
.390a4d	c2 10		rep #$10	                REP #$10        ; set X long
.390a4f	a2 00 00	ldx #$0000	                ldx #$0000
.390a52	bf 00 70 39	lda $397000,x	initgammaloop   LDA GAMMA_1_8_Tbl, x
.390a56	9f 00 40 af	sta $af4000,x	                STA GAMMA_B_LUT_PTR, x
.390a5a	9f 00 41 af	sta $af4100,x	                STA GAMMA_G_LUT_PTR, x
.390a5e	9f 00 42 af	sta $af4200,x	                STA GAMMA_R_LUT_PTR, x
.390a62	e8		inx		                inx
.390a63	e0 00 01	cpx #$0100	                cpx #$0100
.390a66	d0 ea		bne $390a52	                bne initgammaloop
.390a68	c2 30		rep #$30	                REP #$30        ; set A&X long
.390a6a	6b		rtl		                RTL
.390a6b	48		pha		IINITALLLUT     PHA
.390a6c	da		phx		                PHX
.390a6d	a2 00 00	ldx #$0000	                LDX #$0000
.390a70	e2 20		sep #$20	                SEP #$20        ; set A short
.390a72	a9 00		lda #$00	                LDA #$00
.390a74	85 0a		sta $0a		                STA $0A     ; Temp Location
.390a76					iinit_lut_loop
.390a76	86 02		stx $02		                STX $02
.390a78	a6 0a		ldx $0a		                LDX $0A
.390a7a	bf 00 6f 39	lda $396f00,x	                LDA GAMMA_2_2_Tbl, x
.390a7e	49 55		eor #$55	                EOR  #$55
.390a80	a6 02		ldx $02		                LDX $02
.390a82	9f 00 20 af	sta $af2000,x	                STA @lGRPH_LUT0_PTR, x
.390a86	9f 00 24 af	sta $af2400,x	                STA @lGRPH_LUT1_PTR, x
.390a8a	9f 00 28 af	sta $af2800,x	                STA @lGRPH_LUT2_PTR, x
.390a8e	9f 00 2c af	sta $af2c00,x	                STA @lGRPH_LUT3_PTR, x
.390a92	9f 00 30 af	sta $af3000,x	                STA @lGRPH_LUT4_PTR, x
.390a96	9f 00 34 af	sta $af3400,x	                STA @lGRPH_LUT5_PTR, x
.390a9a	9f 00 38 af	sta $af3800,x	                STA @lGRPH_LUT6_PTR, x
.390a9e	9f 00 3c af	sta $af3c00,x	                STA @lGRPH_LUT7_PTR, x
.390aa2	e8		inx		                inx
.390aa3	86 02		stx $02		                STX $02
.390aa5	a6 0a		ldx $0a		                LDX $0A
.390aa7	bf 00 71 39	lda $397100,x	                LDA RANDOM_LUT_Tbl, x
.390aab	a6 02		ldx $02		                LDX $02
.390aad	9f 00 20 af	sta $af2000,x	                STA @lGRPH_LUT0_PTR, x
.390ab1	9f 00 24 af	sta $af2400,x	                STA @lGRPH_LUT1_PTR, x
.390ab5	9f 00 28 af	sta $af2800,x	                STA @lGRPH_LUT2_PTR, x
.390ab9	9f 00 2c af	sta $af2c00,x	                STA @lGRPH_LUT3_PTR, x
.390abd	9f 00 30 af	sta $af3000,x	                STA @lGRPH_LUT4_PTR, x
.390ac1	9f 00 34 af	sta $af3400,x	                STA @lGRPH_LUT5_PTR, x
.390ac5	9f 00 38 af	sta $af3800,x	                STA @lGRPH_LUT6_PTR, x
.390ac9	9f 00 3c af	sta $af3c00,x	                STA @lGRPH_LUT7_PTR, x
.390acd	e8		inx		                inx
.390ace	86 02		stx $02		                STX $02
.390ad0	a6 0a		ldx $0a		                LDX $0A
.390ad2	bf 00 70 39	lda $397000,x	                LDA GAMMA_1_8_Tbl, x
.390ad6	49 aa		eor #$aa	                EOR  #$AA
.390ad8	a6 02		ldx $02		                LDX $02
.390ada	9f 00 20 af	sta $af2000,x	                STA @lGRPH_LUT0_PTR, x
.390ade	9f 00 24 af	sta $af2400,x	                STA @lGRPH_LUT1_PTR, x
.390ae2	9f 00 28 af	sta $af2800,x	                STA @lGRPH_LUT2_PTR, x
.390ae6	9f 00 2c af	sta $af2c00,x	                STA @lGRPH_LUT3_PTR, x
.390aea	9f 00 30 af	sta $af3000,x	                STA @lGRPH_LUT4_PTR, x
.390aee	9f 00 34 af	sta $af3400,x	                STA @lGRPH_LUT5_PTR, x
.390af2	9f 00 38 af	sta $af3800,x	                STA @lGRPH_LUT6_PTR, x
.390af6	9f 00 3c af	sta $af3c00,x	                STA @lGRPH_LUT7_PTR, x
.390afa	e8		inx		                inx
.390afb	a9 ff		lda #$ff	                LDA #$FF
.390afd	9f 00 20 af	sta $af2000,x	                STA @lGRPH_LUT0_PTR, x
.390b01	9f 00 24 af	sta $af2400,x	                STA @lGRPH_LUT1_PTR, x
.390b05	9f 00 28 af	sta $af2800,x	                STA @lGRPH_LUT2_PTR, x
.390b09	9f 00 2c af	sta $af2c00,x	                STA @lGRPH_LUT3_PTR, x
.390b0d	9f 00 30 af	sta $af3000,x	                STA @lGRPH_LUT4_PTR, x
.390b11	9f 00 34 af	sta $af3400,x	                STA @lGRPH_LUT5_PTR, x
.390b15	9f 00 38 af	sta $af3800,x	                STA @lGRPH_LUT6_PTR, x
.390b19	9f 00 3c af	sta $af3c00,x	                STA @lGRPH_LUT7_PTR, x
.390b1d	e6 0a		inc $0a		                inc $0A
.390b1f	e8		inx		                inx
.390b20	e0 00 04	cpx #$0400	                cpx #$0400
.390b23	f0 03		beq $390b28	                beq iinit_lut_exit
.390b25	82 4e ff	brl $390a76	                brl iinit_lut_loop
.390b28					iinit_lut_exit
.390b28	c2 30		rep #$30	                REP #$30        ; set A&X long
.390b2a	fa		plx		                PLX
.390b2b	68		pla		                PLA
.390b2c	6b		rtl		                RTL
.390b2d	48		pha		IINITVKYTXTMODE PHA
.390b2e	e2 20		sep #$20	                SEP #$20        ; set A short
.390b30	a9 01		lda #$01	                LDA #Mstr_Ctrl_Text_Mode_En      ;Okay, this Enables the Text Mode (Video Display)
.390b32	8f 00 00 af	sta $af0000	                STA MASTER_CTRL_REG_L
.390b36	a9 20		lda #$20	                LDA #$20
.390b38	8f 05 00 af	sta $af0005	                STA BORDER_COLOR_B
.390b3c	8f 07 00 af	sta $af0007	                STA BORDER_COLOR_R
.390b40	a9 00		lda #$00	                LDA #$00
.390b42	8f 06 00 af	sta $af0006	                STA BORDER_COLOR_G
.390b46	a9 01		lda #$01	                LDA #Border_Ctrl_Enable   ; Enable the Border
.390b48	8f 04 00 af	sta $af0004	                STA BORDER_CTRL_REG
.390b4c	a9 01		lda #$01	                LDA #Mstr_Ctrl_Text_Mode_En
.390b4e	8f 00 00 af	sta $af0000	                STA MASTER_CTRL_REG_L
.390b52	c2 30		rep #$30	                REP #$30        ; set A&X long
.390b54	68		pla		                PLA
.390b55	6b		rtl		                RTL
.390b56					IINITVKYGRPMODE
.390b56	48		pha		                PHA
.390b57	e2 20		sep #$20	                SEP #$20        ; set A short
.390b59	a9 00		lda #$00	                LDA #$00          ; Enable Bit-Map and uses LUT0
.390b5b	8f 40 01 af	sta $af0140	                STA @lBM_CONTROL_REG
.390b5f	a9 00		lda #$00	                LDA #$00          ;; (L)Load Base Address of where Bitmap begins
.390b61	8f 41 01 af	sta $af0141	                STA @lBM_START_ADDY_L
.390b65	a9 c0		lda #$c0	                LDA #$C0
.390b67	8f 42 01 af	sta $af0142	                STA @lBM_START_ADDY_M
.390b6b	a9 00		lda #$00	                LDA #$00
.390b6d	8f 43 01 af	sta $af0143	                STA @lBM_START_ADDY_H ; This address is always base from
.390b71	a9 80		lda #$80	                LDA #$80
.390b73	8f 44 01 af	sta $af0144	                STA BM_X_SIZE_L
.390b77	a9 02		lda #$02	                LDA #$02
.390b79	8f 45 01 af	sta $af0145	                STA BM_X_SIZE_H         ; $0280 = 640
.390b7d	a9 e0		lda #$e0	                LDA #$E0
.390b7f	8f 46 01 af	sta $af0146	                STA BM_Y_SIZE_L
.390b83	a9 01		lda #$01	                LDA #$01
.390b85	8f 47 01 af	sta $af0147	                STA BM_Y_SIZE_H         ; $01E0 = 480
.390b89	c2 30		rep #$30	                REP #$30        ; set A&X long
.390b8b	68		pla		                PLA
.390b8c	6b		rtl		                RTL
.390b8d					IINITTILEMODE
.390b8d	6b		rtl		                RTL
.390b8e	48		pha		IINITSPRITE     PHA
.390b8f	e2 20		sep #$20	                SEP #$20        ; set A short
.390b91	a9 03		lda #$03	                LDA #$03    ; Enable 17 Sprites
.390b93	8f 00 02 af	sta $af0200	                STA SP00_CONTROL_REG
.390b97	8f 08 02 af	sta $af0208	                STA SP01_CONTROL_REG
.390b9b	8f 10 02 af	sta $af0210	                STA SP02_CONTROL_REG
.390b9f	8f 18 02 af	sta $af0218	                STA SP03_CONTROL_REG
.390ba3	8f 20 02 af	sta $af0220	                STA SP04_CONTROL_REG
.390ba7	8f 28 02 af	sta $af0228	                STA SP05_CONTROL_REG
.390bab	8f 30 02 af	sta $af0230	                STA SP06_CONTROL_REG
.390baf	8f 38 02 af	sta $af0238	                STA SP07_CONTROL_REG
.390bb3	8f 40 02 af	sta $af0240	                STA SP08_CONTROL_REG
.390bb7	8f 48 02 af	sta $af0248	                STA SP09_CONTROL_REG
.390bbb	8f 50 02 af	sta $af0250	                STA SP10_CONTROL_REG
.390bbf	8f 58 02 af	sta $af0258	                STA SP11_CONTROL_REG
.390bc3	8f 60 02 af	sta $af0260	                STA SP12_CONTROL_REG
.390bc7	8f 68 02 af	sta $af0268	                STA SP13_CONTROL_REG
.390bcb	8f 70 02 af	sta $af0270	                STA SP14_CONTROL_REG
.390bcf	8f 78 02 af	sta $af0278	                STA SP15_CONTROL_REG
.390bd3	8f 80 02 af	sta $af0280	                STA SP16_CONTROL_REG
.390bd7	a9 09		lda #$09	                LDA #$09
.390bd9	8f 03 02 af	sta $af0203	                STA SP00_ADDY_PTR_H
.390bdd	8f 0b 02 af	sta $af020b	                STA SP01_ADDY_PTR_H
.390be1	8f 13 02 af	sta $af0213	                STA SP02_ADDY_PTR_H
.390be5	8f 1b 02 af	sta $af021b	                STA SP03_ADDY_PTR_H
.390be9	8f 23 02 af	sta $af0223	                STA SP04_ADDY_PTR_H
.390bed	8f 2b 02 af	sta $af022b	                STA SP05_ADDY_PTR_H
.390bf1	8f 33 02 af	sta $af0233	                STA SP06_ADDY_PTR_H
.390bf5	8f 3b 02 af	sta $af023b	                STA SP07_ADDY_PTR_H
.390bf9	8f 43 02 af	sta $af0243	                STA SP08_ADDY_PTR_H
.390bfd	8f 4b 02 af	sta $af024b	                STA SP09_ADDY_PTR_H
.390c01	8f 53 02 af	sta $af0253	                STA SP10_ADDY_PTR_H
.390c05	8f 5b 02 af	sta $af025b	                STA SP11_ADDY_PTR_H
.390c09	8f 63 02 af	sta $af0263	                STA SP12_ADDY_PTR_H
.390c0d	8f 6b 02 af	sta $af026b	                STA SP13_ADDY_PTR_H
.390c11	8f 73 02 af	sta $af0273	                STA SP14_ADDY_PTR_H
.390c15	8f 7b 02 af	sta $af027b	                STA SP15_ADDY_PTR_H
.390c19	8f 83 02 af	sta $af0283	                STA SP16_ADDY_PTR_H
.390c1d	a9 00		lda #$00	                LDA #$00
.390c1f	8f 02 02 af	sta $af0202	                STA SP00_ADDY_PTR_M
.390c23	a9 04		lda #$04	                LDA #$04
.390c25	8f 0a 02 af	sta $af020a	                STA SP01_ADDY_PTR_M
.390c29	a9 08		lda #$08	                LDA #$08
.390c2b	8f 12 02 af	sta $af0212	                STA SP02_ADDY_PTR_M
.390c2f	a9 0c		lda #$0c	                LDA #$0C
.390c31	8f 1a 02 af	sta $af021a	                STA SP03_ADDY_PTR_M
.390c35	a9 10		lda #$10	                LDA #$10
.390c37	8f 22 02 af	sta $af0222	                STA SP04_ADDY_PTR_M
.390c3b	a9 14		lda #$14	                LDA #$14
.390c3d	8f 2a 02 af	sta $af022a	                STA SP05_ADDY_PTR_M
.390c41	a9 18		lda #$18	                LDA #$18
.390c43	8f 32 02 af	sta $af0232	                STA SP06_ADDY_PTR_M
.390c47	a9 1c		lda #$1c	                LDA #$1C
.390c49	8f 3a 02 af	sta $af023a	                STA SP07_ADDY_PTR_M
.390c4d	a9 20		lda #$20	                LDA #$20
.390c4f	8f 42 02 af	sta $af0242	                STA SP08_ADDY_PTR_M
.390c53	a9 24		lda #$24	                LDA #$24
.390c55	8f 4a 02 af	sta $af024a	                STA SP09_ADDY_PTR_M
.390c59	a9 28		lda #$28	                LDA #$28
.390c5b	8f 52 02 af	sta $af0252	                STA SP10_ADDY_PTR_M
.390c5f	a9 2c		lda #$2c	                LDA #$2C
.390c61	8f 5a 02 af	sta $af025a	                STA SP11_ADDY_PTR_M
.390c65	a9 30		lda #$30	                LDA #$30
.390c67	8f 62 02 af	sta $af0262	                STA SP12_ADDY_PTR_M
.390c6b	a9 34		lda #$34	                LDA #$34
.390c6d	8f 6a 02 af	sta $af026a	                STA SP13_ADDY_PTR_M
.390c71	a9 38		lda #$38	                LDA #$38
.390c73	8f 72 02 af	sta $af0272	                STA SP14_ADDY_PTR_M
.390c77	a9 3c		lda #$3c	                LDA #$3C
.390c79	8f 7a 02 af	sta $af027a	                STA SP15_ADDY_PTR_M
.390c7d	a9 40		lda #$40	                LDA #$40
.390c7f	8f 82 02 af	sta $af0282	                STA SP16_ADDY_PTR_M
.390c83	a9 00		lda #$00	                LDA #$00
.390c85	8f 01 02 af	sta $af0201	                STA SP00_ADDY_PTR_L
.390c89	8f 09 02 af	sta $af0209	                STA SP01_ADDY_PTR_L
.390c8d	8f 11 02 af	sta $af0211	                STA SP02_ADDY_PTR_L
.390c91	8f 19 02 af	sta $af0219	                STA SP03_ADDY_PTR_L
.390c95	8f 21 02 af	sta $af0221	                STA SP04_ADDY_PTR_L
.390c99	8f 29 02 af	sta $af0229	                STA SP05_ADDY_PTR_L
.390c9d	8f 31 02 af	sta $af0231	                STA SP06_ADDY_PTR_L
.390ca1	8f 39 02 af	sta $af0239	                STA SP07_ADDY_PTR_L
.390ca5	8f 41 02 af	sta $af0241	                STA SP08_ADDY_PTR_L
.390ca9	8f 49 02 af	sta $af0249	                STA SP09_ADDY_PTR_L
.390cad	8f 51 02 af	sta $af0251	                STA SP10_ADDY_PTR_L
.390cb1	8f 59 02 af	sta $af0259	                STA SP11_ADDY_PTR_L
.390cb5	8f 61 02 af	sta $af0261	                STA SP12_ADDY_PTR_L
.390cb9	8f 69 02 af	sta $af0269	                STA SP13_ADDY_PTR_L
.390cbd	8f 71 02 af	sta $af0271	                STA SP14_ADDY_PTR_L
.390cc1	8f 79 02 af	sta $af0279	                STA SP15_ADDY_PTR_L
.390cc5	8f 81 02 af	sta $af0281	                STA SP16_ADDY_PTR_L
.390cc9	68		pla		                PLA
.390cca	6b		rtl		                RTL
.390ccb					IINITFONTSET
.390ccb	e2 20		sep #$20	                SEP #$20        ; set A short
.390ccd	c2 10		rep #$10	                REP #$10        ; set X long
.390ccf	a2 00 00	ldx #$0000	                LDX #$0000
.390cd2					initFontsetbranch0
.390cd2	bf 00 f0 3f	lda $3ff000,x	                LDA @lFONT_4_BANK0,X    ; RAM Content
.390cd6	9f 00 80 af	sta $af8000,x	                STA @lFONT_MEMORY_BANK0,X ; Vicky FONT RAM Bank
.390cda	e8		inx		                INX
.390cdb	e0 00 08	cpx #$0800	                CPX #$0800
.390cde	d0 f2		bne $390cd2	                BNE initFontsetbranch0
.390ce0	ea		nop		                NOP
.390ce1	a2 00 00	ldx #$0000	                LDX #$0000
.390ce4					initFontsetbranch1
.390ce4	bf 00 f8 3f	lda $3ff800,x	                LDA @lFONT_4_BANK1,X
.390ce8	9f 00 88 af	sta $af8800,x	                STA @lFONT_MEMORY_BANK1,X ; Vicky FONT RAM Bank
.390cec	e8		inx		                INX
.390ced	e0 00 08	cpx #$0800	                CPX #$0800
.390cf0	d0 f2		bne $390ce4	                BNE initFontsetbranch1
.390cf2	ea		nop		                NOP
.390cf3	c2 30		rep #$30	                REP #$30        ; set A&X long
.390cf5	6b		rtl		                RTL
.390cf6					INITMOUSEPOINTER
.390cf6	e2 20		sep #$20	                SEP #$20        ; set A short
.390cf8	c2 10		rep #$10	                REP #$10        ; set X long
.390cfa	a2 00 00	ldx #$0000	                LDX #$0000
.390cfd					FILL_MOUSE_MARKER
.390cfd	bf 00 72 39	lda $397200,x	                LDA @lMOUSE_POINTER_PTR,X
.390d01	9f 00 05 af	sta $af0500,x	                STA @lMOUSE_PTR_GRAP0_START, X
.390d05	e8		inx		                INX
.390d06	e0 00 01	cpx #$0100	                CPX #$0100
.390d09	d0 f2		bne $390cfd	                BNE FILL_MOUSE_MARKER
.390d0b	ea		nop		                nop
.390d0c	a9 01		lda #$01	                LDA #$01
.390d0e	8f 00 07 af	sta $af0700	                STA @lMOUSE_PTR_CTRL_REG_L  ; Enable Mouse, Mouse Pointer Graphic Bank 0
.390d12	c2 30		rep #$30	                REP #$30        ; set A&X long
.390d14	6b		rtl		                RTL
.390d15	48		pha		IINITCURSOR     PHA
.390d16	e2 20		sep #$20	                SEP #$20        ; set A short
.390d18	a9 b1		lda #$b1	                LDA #$B1      ;The Cursor Character will be a Fully Filled Block
.390d1a	8f 12 00 af	sta $af0012	                STA VKY_TXT_CURSOR_CHAR_REG
.390d1e	a9 03		lda #$03	                LDA #$03      ;Set Cursor Enable And Flash Rate @1Hz
.390d20	8f 10 00 af	sta $af0010	                STA VKY_TXT_CURSOR_CTRL_REG ;
.390d24	c2 30		rep #$30	                REP #$30        ; set A&X long
.390d26	a9 00 00	lda #$0000	                LDA #$0000;
.390d29	8f 14 00 af	sta $af0014	                STA VKY_TXT_CURSOR_X_REG_L; // Set the X to Position 1
.390d2d	a9 06 00	lda #$0006	                LDA #$0006;
.390d30	8f 16 00 af	sta $af0016	                STA VKY_TXT_CURSOR_Y_REG_L; // Set the Y to Position 6 (Below)
.390d34	68		pla		                PLA
.390d35	6b		rtl		                RTL
.390d36	0b		phd		IINITSUPERIO	  PHD
.390d37	08		php		                PHP
.390d38	48		pha		                PHA
.390d39	e2 20		sep #$20	                SEP #$20        ; set A short
.390d3b	a9 01		lda #$01	                LDA #$01		;Default Value - C256 Doesn't use this IO Pin
.390d3d	8f 23 11 af	sta $af1123	                STA GP10_REG
.390d41	af 23 11 af	lda $af1123	                LDA GP10_REG
.390d45	a9 01		lda #$01	                LDA #$01		;Default Value - C256 Doesn't use this IO Pin
.390d47	8f 24 11 af	sta $af1124	                STA GP11_REG
.390d4b	a9 01		lda #$01	                LDA #$01		;Default Value - C256 Doesn't use this IO Pin
.390d4d	8f 25 11 af	sta $af1125	                STA GP12_REG
.390d51	a9 01		lda #$01	        				LDA #$01		;Default Value - C256 Doesn't use this IO Pin
.390d53	8f 26 11 af	sta $af1126	        				STA GP13_REG
.390d57	a9 05		lda #$05	        				LDA #$05		;(C256 - POT A Analog BX) Bit[0] = 1, Bit[2] = 1
.390d59	8f 27 11 af	sta $af1127	        				STA GP14_REG
.390d5d	a9 05		lda #$05	        				LDA #$05		;(C256 - POT A Analog BY) Bit[0] = 1, Bit[2] = 1
.390d5f	8f 28 11 af	sta $af1128	        				STA GP15_REG
.390d63	a9 05		lda #$05	        				LDA #$05		;(C256 - POT B Analog BX) Bit[0] = 1, Bit[2] = 1
.390d65	8f 29 11 af	sta $af1129	        				STA GP16_REG
.390d69	a9 05		lda #$05	        				LDA #$05		;(C256 - POT B Analog BY) Bit[0] = 1, Bit[2] = 1
.390d6b	8f 2a 11 af	sta $af112a	        				STA GP17_REG
.390d6f	a9 00		lda #$00	        				LDA #$00		;(C256 - HEADPHONE MUTE) - Output GPIO - Push-Pull (1 - Headphone On, 0 - HeadPhone Off)
.390d71	8f 2b 11 af	sta $af112b	        				STA GP20_REG
.390d75	a9 01		lda #$01					        LDA #$01		;Default Value - C256 Doesn't use this IO Pin
.390d77	8f 2f 11 af	sta $af112f					        STA GP24_REG
.390d7b	a9 05		lda #$05					        LDA #$05		;(C256 - MIDI IN) Bit[0] = 1, Bit[2] = 1 (Page 132 Manual)
.390d7d	8f 30 11 af	sta $af1130					        STA GP25_REG
.390d81	a9 84		lda #$84				        	LDA #$84		;(C256 - MIDI OUT) Bit[2] = 1, Bit[7] = 1 (Open Drain - To be Checked)
.390d83	8f 31 11 af	sta $af1131					        STA GP26_REG
.390d87	a9 01		lda #$01					        LDA #$01		;Default Value - (C256 - JP1 Fanout Pin 1) Setup as GPIO Input for now
.390d89	8f 33 11 af	sta $af1133					        STA GP30_REG
.390d8d	a9 01		lda #$01					        LDA #$01		;Default Value - (C256 - JP1 Fanout Pin 4) Setup as GPIO Input for now
.390d8f	8f 34 11 af	sta $af1134					        STA GP31_REG
.390d93	a9 01		lda #$01					        LDA #$01		;Default Value - (C256 - JP1 Fanout Pin 3) Setup as GPIO Input for now
.390d95	8f 35 11 af	sta $af1135					        STA GP32_REG
.390d99	a9 01		lda #$01					        LDA #$01		;Default Value - (C256 - JP1 Fanout Pin 6) Setup as GPIO Input for now
.390d9b	8f 36 11 af	sta $af1136					        STA GP33_REG
.390d9f	a9 01		lda #$01					        LDA #$01		;Default Value - (C256 - JP1 Fanout Pin 5) Setup as GPIO Input for now
.390da1	8f 37 11 af	sta $af1137					        STA GP34_REG
.390da5	a9 01		lda #$01					        LDA #$01		;Default Value - (C256 - JP1 Fanout Pin 8) Setup as GPIO Input for now
.390da7	8f 38 11 af	sta $af1138					        STA GP35_REG
.390dab	a9 01		lda #$01					        LDA #$01		;Default Value - (C256 - JP1 Fanout Pin 7) Setup as GPIO Input for now
.390dad	8f 39 11 af	sta $af1139					        STA GP36_REG
.390db1	a9 01		lda #$01					        LDA #$01		;Default Value - (C256 - JP1 Fanout Pin 10) Setup as GPIO Input for now
.390db3	8f 3a 11 af	sta $af113a					        STA GP37_REG
.390db7	a9 01		lda #$01					        LDA #$01		;Default Value - C256 Doesn't use this IO Pin
.390db9	8f 3d 11 af	sta $af113d					        STA GP42_REG
.390dbd	a9 01		lda #$01				          LDA #$01		;(C256 - INPUT PLL CLK INTERRUPT) Default Value - Will keep it as an input for now, no real usage for now
.390dbf	8f 3e 11 af	sta $af113e					        STA GP43_REG
.390dc3	a9 05		lda #$05					        LDA #$05		;(C256 - UART2 - RI2) - Input - Set Secondary Function
.390dc5	8f 3f 11 af	sta $af113f					        STA GP50_REG
.390dc9	a9 05		lda #$05					        LDA #$05		;(C256 - UART2 - DCD2) - Input - Set Secondary Function
.390dcb	8f 40 11 af	sta $af1140					        STA GP51_REG
.390dcf	a9 05		lda #$05					        LDA #$05		;(C256 - UART2 - RXD2) - Input - Set Secondary Function
.390dd1	8f 41 11 af	sta $af1141					        STA GP52_REG
.390dd5	a9 04		lda #$04					        LDA #$04		;(C256 - UART2 - TXD2) - Output - Set Secondary Function
.390dd7	8f 42 11 af	sta $af1142					        STA GP53_REG
.390ddb	a9 05		lda #$05					        LDA #$05		;(C256 - UART2 - DSR2) - Input - Set Secondary Function
.390ddd	8f 43 11 af	sta $af1143					        STA GP54_REG
.390de1	a9 04		lda #$04					        LDA #$04		;(C256 - UART2 - RTS2) - Output - Set Secondary Function
.390de3	8f 44 11 af	sta $af1144					        STA GP55_REG
.390de7	a9 05		lda #$05					        LDA #$05		;(C256 - UART2 - CTS2) - Input - Set Secondary Function
.390de9	8f 45 11 af	sta $af1145					        STA GP56_REG
.390ded	a9 04		lda #$04					        LDA #$04		;(C256 - UART2 - DTR2) - Output - Set Secondary Function
.390def	8f 46 11 af	sta $af1146					        STA GP57_REG
.390df3	a9 84		lda #$84					        LDA #$84		;(C256 - LED1) - Open Drain - Output
.390df5	8f 47 11 af	sta $af1147					        STA GP60_REG
.390df9	a9 84		lda #$84					        LDA #$84		;(C256 - LED2) - Open Drain - Output
.390dfb	8f 48 11 af	sta $af1148					        STA GP61_REG
.390dff	a9 00		lda #$00				        	LDA #$00		;GPIO Data Register (GP10..GP17) - Not Used
.390e01	8f 4b 11 af	sta $af114b					        STA GP1_REG
.390e05	a9 01		lda #$01					        LDA #$01		;GPIO Data Register (GP20..GP27) - Bit[0] - Headphone Mute (Enabling it)
.390e07	8f 4c 11 af	sta $af114c					        STA GP2_REG
.390e0b	a9 00		lda #$00					        LDA #$00		;GPIO Data Register (GP30..GP37) - Since it is in Output mode, nothing to write here.
.390e0d	8f 4d 11 af	sta $af114d					        STA GP3_REG
.390e11	a9 00		lda #$00					        LDA #$00		;GPIO Data Register (GP40..GP47)  - Not Used
.390e13	8f 4e 11 af	sta $af114e					        STA GP4_REG
.390e17	a9 00		lda #$00					        LDA #$00		;GPIO Data Register (GP50..GP57)  - Not Used
.390e19	8f 4f 11 af	sta $af114f					        STA GP5_REG
.390e1d	a9 00		lda #$00					        LDA #$00		;GPIO Data Register (GP60..GP61)  - Not Used
.390e1f	8f 50 11 af	sta $af1150					        STA GP6_REG
.390e23	a9 01		lda #$01					        LDA #$01		;LED1 Output - Already setup by Vicky Init Phase, for now, I will leave it alone
.390e25	8f 5d 11 af	sta $af115d					        STA LED1_REG
.390e29	a9 02		lda #$02					        LDA #$02		;LED2 Output - However, I will setup this one, to make sure the Code works (Full On, when Code was ran)
.390e2b	8f 5e 11 af	sta $af115e					        STA LED2_REG
.390e2f	c2 20		rep #$20	                REP #$20        ; set A long
.390e31	68		pla		                PLA
.390e32	28		plp						        PLP
.390e33	2b		pld					        	PLD
.390e34	6b		rtl		                RTL
.390e35	0b		phd		IINITKEYBOARD	  PHD
.390e36	08		php						        PHP
.390e37	48		pha						        PHA
.390e38	da		phx						        PHX
.390e39	e2 20		sep #$20	                SEP #$20        ; set A short
.390e3b	c2 10		rep #$10	                REP #$10        ; set X long
.390e3d	18		clc		                CLC
.390e3e	20 ee 0e	jsr $390eee	                JSR Poll_Inbuf ;
.390e41	a9 aa		lda #$aa					        LDA #$AA			;Send self test command
.390e43	8f 64 10 af	sta $af1064					        STA KBD_CMD_BUF
.390e47	20 f9 0e	jsr $390ef9	                JSR Poll_Outbuf ;
.390e4a	af 60 10 af	lda $af1060					        LDA KBD_OUT_BUF		;Check self test result
.390e4e	c9 55		cmp #$55					        CMP #$55
.390e50	f0 03		beq $390e55					        BEQ	passAAtest
.390e52	82 89 00	brl $390ede	                BRL initkb_loop_out
.390e55					passAAtest
.390e55	a9 ab		lda #$ab					        LDA #$AB			;Send test Interface command
.390e57	8f 64 10 af	sta $af1064					        STA KBD_CMD_BUF
.390e5b	20 f9 0e	jsr $390ef9	                JSR Poll_Outbuf ;
.390e5e	af 60 10 af	lda $af1060					        LDA KBD_OUT_BUF		;Display Interface test results
.390e62	c9 00		cmp #$00					        CMP #$00			;Should be 00
.390e64	f0 03		beq $390e69					        BEQ	passABtest
.390e66	82 75 00	brl $390ede	                BRL initkb_loop_out
.390e69					passABtest
.390e69	a9 60		lda #$60	                LDA #$60            ; Send Command 0x60 so to Enable Interrupt
.390e6b	8f 64 10 af	sta $af1064	                STA KBD_CMD_BUF
.390e6f	20 ee 0e	jsr $390eee	                JSR Poll_Inbuf ;
.390e72	a9 69		lda #$69	                LDA #%01101001      ; Enable Interrupt
.390e74	8f 60 10 af	sta $af1060	                STA KBD_DATA_BUF
.390e78	20 ee 0e	jsr $390eee	                JSR Poll_Inbuf ;
.390e7b	a9 ff		lda #$ff	                LDA #$FF      ; Send Keyboard Reset command
.390e7d	8f 60 10 af	sta $af1060	                STA KBD_DATA_BUF
.390e81	a2 ff ff	ldx #$ffff	                LDX #$FFFF
.390e84	ca		dex		DLY_LOOP1       DEX
.390e85	ea		nop		                NOP
.390e86	ea		nop		                NOP
.390e87	ea		nop		                NOP
.390e88	ea		nop		                NOP
.390e89	ea		nop		                NOP
.390e8a	ea		nop		                NOP
.390e8b	ea		nop		                NOP
.390e8c	ea		nop		                NOP
.390e8d	e0 00 00	cpx #$0000	                CPX #$0000
.390e90	d0 f2		bne $390e84	                BNE DLY_LOOP1
.390e92	20 f9 0e	jsr $390ef9	                JSR Poll_Outbuf ;
.390e95	af 60 10 af	lda $af1060	                LDA KBD_OUT_BUF   ; Read Output Buffer
.390e99					DO_CMD_F4_AGAIN
.390e99	20 ee 0e	jsr $390eee	                JSR Poll_Inbuf ;
.390e9c	a9 f4		lda #$f4					        LDA #$F4			; Enable the Keyboard
.390e9e	8f 60 10 af	sta $af1060					        STA KBD_DATA_BUF
.390ea2	20 f9 0e	jsr $390ef9	                JSR Poll_Outbuf ;
.390ea5	af 60 10 af	lda $af1060					        LDA KBD_OUT_BUF		; Clear the Output buffer
.390ea9	c9 fa		cmp #$fa	                CMP #$FA
.390eab	d0 ec		bne $390e99	                BNE DO_CMD_F4_AGAIN
.390ead	20 04 0f	jsr $390f04	                JSR INIT_MOUSE
.390eb0	af 40 01 00	lda $000140	                LDA @lINT_PENDING_REG0  ; Read the Pending Register &
.390eb4	29 80		and #$80	                AND #FNX0_INT07_MOUSE
.390eb6	8f 40 01 00	sta $000140	                STA @lINT_PENDING_REG0  ; Writing it back will clear the Active Bit
.390eba	af 41 01 00	lda $000141	                LDA @lINT_PENDING_REG1  ; Read the Pending Register &
.390ebe	29 01		and #$01	                AND #FNX1_INT00_KBD
.390ec0	8f 41 01 00	sta $000141	                STA @lINT_PENDING_REG1  ; Writing it back will clear the Active Bit
.390ec4	af 4d 01 00	lda $00014d	                LDA @lINT_MASK_REG1
.390ec8	29 fe		and #$fe	                AND #~FNX1_INT00_KBD
.390eca	8f 4d 01 00	sta $00014d	                STA @lINT_MASK_REG1
.390ece	af 4c 01 00	lda $00014c	                LDA @lINT_MASK_REG0
.390ed2	29 7f		and #$7f	                AND #~FNX0_INT07_MOUSE
.390ed4	8f 4c 01 00	sta $00014c	                STA @lINT_MASK_REG0
.390ed8	a2 a5 6a	ldx #$6aa5	                LDX #<>Success_kb_init
.390edb	38		sec		                SEC
.390edc	b0 03		bcs $390ee1	                BCS InitSuccess
.390ede	a2 b7 6a	ldx #$6ab7	initkb_loop_out LDX #<>Failed_kb_init
.390ee1	22 90 06 39	jsl $390690	InitSuccess     JSL IPRINT       ; print Message
.390ee5	c2 20		rep #$20	                REP #$20        ; set A long
.390ee7	c2 10		rep #$10	                REP #$10        ; set X long
.390ee9	fa		plx		                PLX
.390eea	68		pla		                PLA
.390eeb	28		plp						        PLP
.390eec	2b		pld						        PLD
.390eed	6b		rtl		                RTL
.390eee					Poll_Inbuf
.390eee	af 64 10 af	lda $af1064	                LDA STATUS_PORT		; Load Status Byte
.390ef2	29 02		and #$02					        AND	#<INPT_BUF_FULL	; Test bit $02 (if 0, Empty)
.390ef4	c9 02		cmp #$02					        CMP #<INPT_BUF_FULL
.390ef6	f0 f6		beq $390eee					        BEQ Poll_Inbuf
.390ef8	60		rts		                RTS
.390ef9					Poll_Outbuf
.390ef9	af 64 10 af	lda $af1064	                LDA STATUS_PORT
.390efd	29 01		and #$01	                AND #OUT_BUF_FULL ; Test bit $01 (if 1, Full)
.390eff	c9 01		cmp #$01	                CMP #OUT_BUF_FULL
.390f01	d0 f6		bne $390ef9	                BNE Poll_Outbuf
.390f03	60		rts		                RTS
.390f04					INIT_MOUSE
.390f04	20 ee 0e	jsr $390eee	                JSR Poll_Inbuf
.390f07	a9 a8		lda #$a8	                LDA #$A8          ; Enable the second PS2 Channel
.390f09	8f 64 10 af	sta $af1064	                STA KBD_CMD_BUF
.390f0d					DO_CMD_A9_AGAIN
.390f0d	20 ee 0e	jsr $390eee	                JSR Poll_Inbuf
.390f10	a9 a9		lda #$a9	                LDA #$A9          ; Tests second PS2 Channel
.390f12	8f 64 10 af	sta $af1064	                STA KBD_CMD_BUF
.390f16	20 f9 0e	jsr $390ef9	                JSR Poll_Outbuf ;
.390f19	af 60 10 af	lda $af1060					        LDA KBD_OUT_BUF		; Clear the Output buffer
.390f1d	c9 00		cmp #$00	                CMP #$00
.390f1f	d0 ec		bne $390f0d	                BNE DO_CMD_A9_AGAIN
.390f21	20 ee 0e	jsr $390eee	                JSR Poll_Inbuf
.390f24	a9 20		lda #$20	                LDA #$20
.390f26	8f 64 10 af	sta $af1064	                STA KBD_CMD_BUF
.390f2a	20 f9 0e	jsr $390ef9	                JSR Poll_Outbuf ;
.390f2d	af 60 10 af	lda $af1060	                LDA KBD_OUT_BUF
.390f31	09 02		ora #$02	                ORA #$02
.390f33	48		pha		                PHA
.390f34	20 ee 0e	jsr $390eee	                JSR Poll_Inbuf
.390f37	a9 60		lda #$60	                LDA #$60
.390f39	8f 64 10 af	sta $af1064	                STA KBD_CMD_BUF
.390f3d	20 ee 0e	jsr $390eee	                JSR Poll_Inbuf ;
.390f40	68		pla		                PLA
.390f41	8f 60 10 af	sta $af1060	                STA KBD_DATA_BUF
.390f45	a9 f6		lda #$f6	                LDA #$F6        ;Tell the mouse to use default settings
.390f47	20 6a 0f	jsr $390f6a	                JSR MOUSE_WRITE
.390f4a	20 7d 0f	jsr $390f7d	                JSR MOUSE_READ
.390f4d	a9 e8		lda #$e8	                LDA #$E8
.390f4f	20 6a 0f	jsr $390f6a	                JSR MOUSE_WRITE
.390f52	20 7d 0f	jsr $390f7d	                JSR MOUSE_READ
.390f55	a9 00		lda #$00	                LDA #$00
.390f57	20 6a 0f	jsr $390f6a	                JSR MOUSE_WRITE
.390f5a	20 7d 0f	jsr $390f7d	                JSR MOUSE_READ
.390f5d	a9 f4		lda #$f4	                LDA #$F4        ; Enable the Mouse
.390f5f	20 6a 0f	jsr $390f6a	                JSR MOUSE_WRITE
.390f62	20 7d 0f	jsr $390f7d	                JSR MOUSE_READ
.390f65	a9 00		lda #$00	                LDA #$00
.390f67	85 e0		sta $e0		                STA MOUSE_PTR
.390f69	60		rts		                RTS
.390f6a					MOUSE_WRITE
.390f6a	48		pha		                PHA
.390f6b	20 ee 0e	jsr $390eee	                JSR Poll_Inbuf
.390f6e	a9 d4		lda #$d4	                LDA #$D4
.390f70	8f 64 10 af	sta $af1064	                STA KBD_CMD_BUF
.390f74	20 ee 0e	jsr $390eee	                JSR Poll_Inbuf
.390f77	68		pla		                PLA
.390f78	8f 60 10 af	sta $af1060	                STA KBD_DATA_BUF
.390f7c	60		rts		                RTS
.390f7d					MOUSE_READ
.390f7d	20 f9 0e	jsr $390ef9	                JSR Poll_Outbuf ;
.390f80	af 60 10 af	lda $af1060	                LDA KBD_INPT_BUF
.390f84	60		rts		                RTS
.390f85	48		pha		INITRTC         PHA
.390f86	08		php		                PHP
.390f87	e2 20		sep #$20	                SEP #$20        ; set A short
.390f89	a9 00		lda #$00	                LDA #0
.390f8b	8f 0b 08 af	sta $af080b	                STA @l RTC_RATES    ; Set watch dog timer and periodic interrupt rates to 0
.390f8f	8f 0c 08 af	sta $af080c	                STA @l RTC_ENABLE   ; Disable all the alarms and interrupts
.390f93	af 0e 08 af	lda $af080e	                LDA @lRTC_CTRL      ; Make sure the RTC will continue to tick in battery mode
.390f97	09 04		ora #$04	                ORA #%00000100
.390f99	8f 0e 08 af	sta $af080e	                STA @lRTC_CTRL
.390f9d	28		plp		                PLP
.390f9e	68		pla		                PLA
.390f9f	6b		rtl		                RTL
.390fa0					ITESTSID
.390fa0	a9 0f		lda #$0f	                LDA #$0F
.390fa2	8f 18 e4 af	sta $afe418	                STA SID0_MODE_VOL
.390fa6	a9 be		lda #$be	                LDA #$BE
.390fa8	8f 05 e4 af	sta $afe405	                STA SID0_V1_ATCK_DECY
.390fac	a9 f8		lda #$f8	                LDA #$F8
.390fae	8f 06 e4 af	sta $afe406	                STA SID0_V1_SSTN_RLSE
.390fb2	a9 11		lda #$11	                LDA #$11
.390fb4	8f 01 e4 af	sta $afe401	                STA SID0_V1_FREQ_HI
.390fb8	a9 25		lda #$25	                LDA #$25
.390fba	8f 00 e4 af	sta $afe400	                STA SID0_V1_FREQ_LO
.390fbe	a9 11		lda #$11	                LDA #$11
.390fc0	8f 04 e4 af	sta $afe404	                STA SID0_V1_CTRL
.390fc4	a9 08		lda #$08	                LDA #$08
.390fc6	8f 03 e4 af	sta $afe403	                STA SID0_V1_PW_HI   ;G1
.390fca	a9 00		lda #$00	                LDA #$00
.390fcc	8f 01 e4 af	sta $afe401	                STA SID0_V1_FREQ_HI
.390fd0	a9 c6		lda #$c6	                LDA #$C6
.390fd2	8f 06 e4 af	sta $afe406	                STA SID0_V1_SSTN_RLSE
.390fd6	a9 08		lda #$08	                LDA #$08
.390fd8	8f 0a e4 af	sta $afe40a	                STA SID0_V2_PW_HI   ;G1
.390fdc	a9 00		lda #$00	                LDA #$00
.390fde	8f 08 e4 af	sta $afe408	                STA SID0_V2_FREQ_HI
.390fe2	a9 08		lda #$08	                LDA #$08
.390fe4	8f 0c e4 af	sta $afe40c	                STA SID0_V2_ATCK_DECY
.390fe8	a9 c6		lda #$c6	                LDA #$C6
.390fea	8f 0d e4 af	sta $afe40d	                STA SID0_V2_SSTN_RLSE
.390fee	a9 08		lda #$08	                LDA #$08
.390ff0	8f 11 e4 af	sta $afe411	                STA SID0_V3_PW_HI   ;G1
.390ff4	a9 00		lda #$00	                LDA #$00
.390ff6	8f 0f e4 af	sta $afe40f	                STA SID0_V3_FREQ_HI
.390ffa	a9 08		lda #$08	                LDA #$08
.390ffc	8f 13 e4 af	sta $afe413	                STA SID0_V3_ATCK_DECY
.391000	a9 c6		lda #$c6	                LDA #$C6
.391002	8f 14 e4 af	sta $afe414	                STA SID0_V3_SSTN_RLSE
.391006	a9 36		lda #$36	                LDA #$36              ;Left Side (Rev A of Board)
.391008	8f 00 e4 af	sta $afe400	                STA SID0_V1_FREQ_LO
.39100c	a9 01		lda #$01	                LDA #$01
.39100e	8f 01 e4 af	sta $afe401	                STA SID0_V1_FREQ_HI   ;G1
.391012	a9 00		lda #$00	                LDA #$00              ;Left Side (Rev A of Board)
.391014	8f 02 e4 af	sta $afe402	                STA SID0_V1_PW_LO
.391018	a9 08		lda #$08	                LDA #$08
.39101a	8f 03 e4 af	sta $afe403	                STA SID0_V1_PW_HI   ;G1
.39101e	a9 08		lda #$08	                LDA #$08
.391020	8f 04 e4 af	sta $afe404	                STA SID0_V1_CTRL    ; Reset
.391024	a9 0c		lda #$0c	                LDA #$0C
.391026	8f 07 e4 af	sta $afe407	                STA SID0_V2_FREQ_LO
.39102a	a9 04		lda #$04	                LDA #$04
.39102c	8f 08 e4 af	sta $afe408	                STA SID0_V2_FREQ_HI   ;B1
.391030	a9 00		lda #$00	                LDA #$00              ;Left Side (Rev A of Board)
.391032	8f 09 e4 af	sta $afe409	                STA SID0_V2_PW_LO
.391036	a9 08		lda #$08	                LDA #$08
.391038	8f 0a e4 af	sta $afe40a	                STA SID0_V2_PW_HI   ;G1
.39103c	a9 08		lda #$08	                LDA #$08
.39103e	8f 0b e4 af	sta $afe40b	                STA SID0_V2_CTRL    ; Reset
.391042	a9 00		lda #$00	                LDA #$00
.391044	8f 0e e4 af	sta $afe40e	                STA SID0_V3_FREQ_LO
.391048	a9 08		lda #$08	                LDA #$08
.39104a	8f 0f e4 af	sta $afe40f	                STA SID0_V3_FREQ_HI   ;D
.39104e	a9 00		lda #$00	                LDA #$00              ;Left Side (Rev A of Board)
.391050	8f 10 e4 af	sta $afe410	                STA SID0_V3_PW_LO
.391054	a9 08		lda #$08	                LDA #$08
.391056	8f 11 e4 af	sta $afe411	                STA SID0_V3_PW_HI   ;G1
.39105a	a9 08		lda #$08	                LDA #$08
.39105c	8f 12 e4 af	sta $afe412	                STA SID0_V3_CTRL    ; Reset
.391060	a9 10		lda #$10	                LDA #$10
.391062	8f 04 e4 af	sta $afe404	                STA SID0_V1_CTRL    ; Triangle
.391066	8f 0b e4 af	sta $afe40b	                STA SID0_V2_CTRL    ; Triangle
.39106a	8f 12 e4 af	sta $afe412	                STA SID0_V3_CTRL    ; Triangle
.39106e	6b		rtl		                RTL
.39106f	48		pha		IINITCODEC      PHA
.391070	c2 20		rep #$20	                REP #$20        ; set A long
.391072	a9 00 1a	lda #$1a00	                LDA #%0001101000000000     ;R13 - Turn On Headphones
.391075	8f 00 e9 af	sta $afe900	                STA CODEC_DATA_LO
.391079	a9 01 00	lda #$0001	                LDA #$0001
.39107c	8f 02 e9 af	sta $afe902	                STA CODEC_WR_CTRL             ; Execute the Write
.391080	20 ff 10	jsr $3910ff	                JSR CODEC_TRF_FINISHED
.391083	a9 0f 2a	lda #$2a0f	                LDA #%0010101000001111       ;R21 - Enable All the Analog In
.391086	8f 00 e9 af	sta $afe900	                STA CODEC_DATA_LO
.39108a	a9 01 00	lda #$0001	                LDA #$0001
.39108d	8f 02 e9 af	sta $afe902	                STA CODEC_WR_CTRL             ; Execute the Write
.391091	20 ff 10	jsr $3910ff	                JSR CODEC_TRF_FINISHED
.391094	a9 01 23	lda #$2301	                LDA #%0010001100000001      ;R17 - Enable All the Analog In
.391097	8f 00 e9 af	sta $afe900	                STA CODEC_DATA_LO
.39109b	a9 01 00	lda #$0001	                LDA #$0001
.39109e	8f 02 e9 af	sta $afe902	                STA CODEC_WR_CTRL             ; Execute the Write
.3910a2	20 ff 10	jsr $3910ff	                JSR CODEC_TRF_FINISHED
.3910a5	a9 07 2c	lda #$2c07	                LDA #%0010110000000111      ;R22 - Enable all Analog Out
.3910a8	8f 00 e9 af	sta $afe900	                STA CODEC_DATA_LO
.3910ac	a9 01 00	lda #$0001	                LDA #$0001
.3910af	8f 02 e9 af	sta $afe902	                STA CODEC_WR_CTRL             ; Execute the Write
.3910b3	20 ff 10	jsr $3910ff	                JSR CODEC_TRF_FINISHED
.3910b6	a9 02 14	lda #$1402	                LDA #%0001010000000010      ;R10 - DAC Interface Control
.3910b9	8f 00 e9 af	sta $afe900	                STA CODEC_DATA_LO
.3910bd	a9 01 00	lda #$0001	                LDA #$0001
.3910c0	8f 02 e9 af	sta $afe902	                STA CODEC_WR_CTRL             ; Execute the Write
.3910c4	20 ff 10	jsr $3910ff	                JSR CODEC_TRF_FINISHED
.3910c7	a9 02 16	lda #$1602	                LDA #%0001011000000010      ;R11 - ADC Interface Control
.3910ca	8f 00 e9 af	sta $afe900	                STA CODEC_DATA_LO
.3910ce	a9 01 00	lda #$0001	                LDA #$0001
.3910d1	8f 02 e9 af	sta $afe902	                STA CODEC_WR_CTRL             ; Execute the Write
.3910d5	20 ff 10	jsr $3910ff	                JSR CODEC_TRF_FINISHED
.3910d8	a9 d5 19	lda #$19d5	                LDA #%0001100111010101      ;R12 - Master Mode Control
.3910db	8f 00 e9 af	sta $afe900	                STA CODEC_DATA_LO
.3910df	a9 01 00	lda #$0001	                LDA #$0001
.3910e2	8f 02 e9 af	sta $afe902	                STA CODEC_WR_CTRL             ; Execute the Write
.3910e6	20 ff 10	jsr $3910ff	                JSR CODEC_TRF_FINISHED
.3910e9	68		pla		                PLA
.3910ea	6b		rtl		                RTL
.3910eb					IRESETCODEC
.3910eb	c2 20		rep #$20	                REP #$20        ; set A long
.3910ed	a9 00 2e	lda #$2e00	                LDA #$2E00      ;R22 - Enable all Analog Out
.3910f0	8f 00 e9 af	sta $afe900	                STA CODEC_DATA_LO
.3910f4	a9 01 00	lda #$0001	                LDA #$0001
.3910f7	8f 02 e9 af	sta $afe902	                STA CODEC_WR_CTRL             ; Execute the Write
.3910fb	20 ff 10	jsr $3910ff	                JSR CODEC_TRF_FINISHED
.3910fe	6b		rtl		                RTL
.3910ff					CODEC_TRF_FINISHED
.3910ff	e2 20		sep #$20	                SEP #$20        ; set A short
.391101	af 02 e9 af	lda $afe902	CODEC_LOOP      LDA CODEC_WR_CTRL
.391105	29 01		and #$01	                AND #$01
.391107	c9 01		cmp #$01	                CMP #$01
.391109	f0 f6		beq $391101	                BEQ CODEC_LOOP
.39110b	c2 20		rep #$20	                REP #$20        ; set A long
.39110d	60		rts		                RTS
.39110e					IBM_FILL_SCREEN
.39110e	c2 30		rep #$30	                REP #$30        ; set A&X long
.391110	a9 00 00	lda #$0000	                LDA #$0000
.391113	a2 00 00	ldx #$0000	                LDX #$0000
.391116					BM_FILL_SCREEN_LOOPY
.391116	a0 00 00	ldy #$0000	                LDY #$0000
.391119	e2 20		sep #$20	                SEP #$20        ; set A short
.39111b					BM_FILL_SCREEN_LOOPX
.39111b	97 48		sta [$48],y	                STA [BMP_PRSE_DST_PTR],Y    ; This is where the Pixel Go, Video Memory
.39111d	c8		iny		                INY
.39111e	c4 40		cpy $40		                CPY BM_CLEAR_SCRN_X              ; Transfer the First line
.391120	d0 f9		bne $39111b	                BNE BM_FILL_SCREEN_LOOPX
.391122	20 2d 11	jsr $39112d	                JSR BM_FILL_COMPUTE_Y_DST
.391125	e8		inx		                INX
.391126	e4 42		cpx $42		                CPX BM_CLEAR_SCRN_Y
.391128	d0 ec		bne $391116	                BNE BM_FILL_SCREEN_LOOPY
.39112a	c2 30		rep #$30	                REP #$30        ; set A&X long
.39112c	6b		rtl		                RTL
.39112d					BM_FILL_COMPUTE_Y_DST
.39112d	c2 20		rep #$20	                REP #$20        ; set A long
.39112f	a5 48		lda $48		                LDA BMP_PRSE_DST_PTR        ; Right now it is set @ $020000 (128K) + File Size
.391131	8f 20 01 00	sta $000120	                STA @lADDER32_A_LL
.391135	a5 4a		lda $4a		                LDA BMP_PRSE_DST_PTR+2      ; Right now it is set @ $020000 (128K)
.391137	8f 22 01 00	sta $000122	                STA @lADDER32_A_HL
.39113b	a9 80 02	lda #$0280	                LDA #$280        ; Right now it is set @ $020000 (128K) + File Size
.39113e	8f 24 01 00	sta $000124	                STA @lADDER32_B_LL
.391142	a9 00 00	lda #$0000	                LDA #$0000
.391145	8f 26 01 00	sta $000126	                STA @lADDER32_B_HL
.391149	af 28 01 00	lda $000128	                LDA @lADDER32_R_LL
.39114d	85 48		sta $48		                STA BMP_PRSE_DST_PTR
.39114f	af 2a 01 00	lda $00012a	                LDA @lADDER32_R_HL
.391153	85 4a		sta $4a		                STA BMP_PRSE_DST_PTR+2
.391155	a9 00 00	lda #$0000	                LDA #$0000
.391158	60		rts		                RTS
.391159					IBMP_PARSER
.391159	c2 30		rep #$30	                REP #$30        ; set A&X long
.39115b	a0 00 00	ldy #$0000	                LDY #$0000
.39115e	b7 44		lda [$44],y	                LDA [BMP_PRSE_SRC_PTR],Y
.391160	c9 42 4d	cmp #$4d42	                CMP #$4D42
.391163	f0 03		beq $391168	                BEQ IBMP_PARSER_CONT
.391165	82 04 01	brl $39126c	                BRL BMP_PARSER_END_WITH_ERROR
.391168					IBMP_PARSER_CONT
.391168	a0 02 00	ldy #$0002	                LDY #$0002
.39116b	b7 44		lda [$44],y	                LDA [BMP_PRSE_SRC_PTR],Y    ; File Size Low Short
.39116d	8f 20 01 00	sta $000120	                STA @lADDER32_A_LL          ; Store in 32Bit Adder (A)
.391171	a0 04 00	ldy #$0004	                LDY #$0004
.391174	b7 44		lda [$44],y	                LDA [BMP_PRSE_SRC_PTR],Y    ; File Size High Short
.391176	8f 22 01 00	sta $000122	                STA @lADDER32_A_HL          ; Store in 32Bit Adder (A)
.39117a	a9 ff ff	lda #$ffff	                LDA #$FFFF                  ; Store -1 in Adder (B)
.39117d	8f 24 01 00	sta $000124	                STA @lADDER32_B_LL
.391181	8f 26 01 00	sta $000126	                STA @lADDER32_B_HL
.391185	18		clc		                CLC
.391186	af 28 01 00	lda $000128	                LDA @lADDER32_R_LL
.39118a	85 50		sta $50		                STA BMP_FILE_SIZE
.39118c	af 2a 01 00	lda $00012a	                LDA @lADDER32_R_HL
.391190	85 52		sta $52		                STA BMP_FILE_SIZE+2
.391192	a0 12 00	ldy #$0012	                LDY #$0012
.391195	b7 44		lda [$44],y	                LDA [BMP_PRSE_SRC_PTR],Y    ; The X SIze is 32bits in BMP, but 16bits will suffice
.391197	85 40		sta $40		                STA BMP_X_SIZE
.391199	a0 16 00	ldy #$0016	                LDY #$0016
.39119c	b7 44		lda [$44],y	                LDA [BMP_PRSE_SRC_PTR],Y    ; The X SIze is 32bits in BMP, but 16bits will suffice
.39119e	85 42		sta $42		                STA BMP_Y_SIZE
.3911a0	a0 2e 00	ldy #$002e	                LDY #$002E
.3911a3	b7 44		lda [$44],y	                LDA [BMP_PRSE_SRC_PTR],Y    ; The X SIze is 32bits in BMP, but 16bits will suffice
.3911a5	0a		asl a		                ASL A; Multiply by 2
.3911a6	0a		asl a		                ASL A; Multiply by 2
.3911a7	85 4c		sta $4c		                STA BMP_COLOR_PALET         ;
.3911a9	e0 00 00	cpx #$0000	                CPX #$0000
.3911ac	d0 05		bne $3911b3	                BNE BMP_LUT1_PICK
.3911ae	20 74 12	jsr $391274	                JSR BMP_PARSER_UPDATE_LUT0   ; Go Upload the LUT0
.3911b1	80 08		bra $3911bb	                BRA DONE_TRANSFER_LUT;
.3911b3					  BMP_LUT1_PICK
.3911b3	e0 01 00	cpx #$0001	                CPX #$0001
.3911b6	d0 03		bne $3911bb	                BNE BMP_LUT2_PICK
.3911b8	20 a4 12	jsr $3912a4	                JSR BMP_PARSER_UPDATE_LUT1   ; Go Upload the LUT1
.3911bb					  BMP_LUT2_PICK
.3911bb					  DONE_TRANSFER_LUT
.3911bb	a5 56		lda $56		                LDA BMP_POSITION_Y
.3911bd	8f 00 01 00	sta $000100	                STA @lUNSIGNED_MULT_A_LO
.3911c1	a5 4e		lda $4e		                LDA SCRN_X_STRIDE
.3911c3	8f 02 01 00	sta $000102	                STA @lUNSIGNED_MULT_B_LO
.3911c7	af 04 01 00	lda $000104	                LDA @lUNSIGNED_MULT_AL_LO
.3911cb	8f 20 01 00	sta $000120	                STA @lADDER32_A_LL          ; Store in 32Bit Adder (A)
.3911cf	af 06 01 00	lda $000106	                LDA @lUNSIGNED_MULT_AL_LO+2
.3911d3	8f 22 01 00	sta $000122	                STA @lADDER32_A_HL          ; Store in 32Bit Adder (A)
.3911d7	a5 54		lda $54		                LDA BMP_POSITION_X
.3911d9	8f 24 01 00	sta $000124	                STA @lADDER32_B_LL          ; Put the X Position Adder (B)
.3911dd	a9 00 00	lda #$0000	                LDA #$0000
.3911e0	8f 26 01 00	sta $000126	                STA @lADDER32_B_HL
.3911e4	af 28 01 00	lda $000128	                LDA @lADDER32_R_LL          ; Put the Results in TEMP
.3911e8	85 f0		sta $f0		                STA USER_TEMP
.3911ea	af 2a 01 00	lda $00012a	                LDA @lADDER32_R_HL          ; Put the Results in TEMP
.3911ee	85 f2		sta $f2		                STA USER_TEMP+2
.3911f0	a5 48		lda $48		                LDA BMP_PRSE_DST_PTR
.3911f2	8f 20 01 00	sta $000120	                STA @lADDER32_A_LL          ; Store in 32Bit Adder (A)
.3911f6	a5 4a		lda $4a		                LDA BMP_PRSE_DST_PTR+2
.3911f8	8f 22 01 00	sta $000122	                STA @lADDER32_A_HL          ; Store in 32Bit Adder (A)
.3911fc	a5 f0		lda $f0		                LDA USER_TEMP
.3911fe	8f 24 01 00	sta $000124	                STA @lADDER32_B_LL          ; Store in 32Bit Adder (B)
.391202	a5 f2		lda $f2		                LDA USER_TEMP+2
.391204	8f 26 01 00	sta $000126	                STA @lADDER32_B_HL          ; Store in 32Bit Adder (B)
.391208	af 28 01 00	lda $000128	                LDA @lADDER32_R_LL          ; Put the Results in BMP_PRSE_DST_PTR
.39120c	85 48		sta $48		                STA BMP_PRSE_DST_PTR
.39120e	af 2a 01 00	lda $00012a	                LDA @lADDER32_R_HL          ; Put the Results in BMP_PRSE_DST_PTR
.391212	85 4a		sta $4a		                STA BMP_PRSE_DST_PTR+2
.391214	a5 44		lda $44		                LDA BMP_PRSE_SRC_PTR        ; Right now it is set @ $020000 (128K)
.391216	8f 20 01 00	sta $000120	                STA @lADDER32_A_LL
.39121a	a5 46		lda $46		                LDA BMP_PRSE_SRC_PTR+2        ; Right now it is set @ $020000 (128K)
.39121c	8f 22 01 00	sta $000122	                STA @lADDER32_A_HL
.391220	a5 50		lda $50		                LDA BMP_FILE_SIZE
.391222	8f 24 01 00	sta $000124	                STA @lADDER32_B_LL
.391226	a5 52		lda $52		                LDA BMP_FILE_SIZE+2
.391228	8f 26 01 00	sta $000126	                STA @lADDER32_B_HL
.39122c	af 28 01 00	lda $000128	                LDA @lADDER32_R_LL
.391230	85 44		sta $44		                STA BMP_PRSE_SRC_PTR
.391232	af 2a 01 00	lda $00012a	                LDA @lADDER32_R_HL
.391236	85 46		sta $46		                STA BMP_PRSE_SRC_PTR+2
.391238	a5 44		lda $44		                LDA BMP_PRSE_SRC_PTR        ; Right now it is set @ $020000 (128K) + File Size
.39123a	8f 20 01 00	sta $000120	                STA @lADDER32_A_LL
.39123e	a5 46		lda $46		                LDA BMP_PRSE_SRC_PTR+2      ; Right now it is set @ $020000 (128K)
.391240	8f 22 01 00	sta $000122	                STA @lADDER32_A_HL
.391244	18		clc		                CLC
.391245	a5 40		lda $40		                LDA BMP_X_SIZE              ; Load The Size in X of the image and Make it negative
.391247	49 ff ff	eor #$ffff	                EOR #$FFFF                  ; Inverse all bit
.39124a	69 01 00	adc #$0001	                ADC #$0001                  ; Add 0 ()
.39124d	8f 24 01 00	sta $000124	                STA @lADDER32_B_LL          ; Store the Results in reg B of ADDER32
.391251	a9 ff ff	lda #$ffff	                LDA #$FFFF
.391254	8f 26 01 00	sta $000126	                STA @lADDER32_B_HL          ; Store in the Reminder of the 32Bits B Register
.391258	af 28 01 00	lda $000128	                LDA @lADDER32_R_LL
.39125c	85 44		sta $44		                STA BMP_PRSE_SRC_PTR
.39125e	af 2a 01 00	lda $00012a	                LDA @lADDER32_R_HL
.391262	85 46		sta $46		                STA BMP_PRSE_SRC_PTR+2
.391264	20 d4 12	jsr $3912d4	                JSR BMP_PARSER_DMA_SHIT_OUT  ; We are going to start with the slow method
.391267	a2 f3 6a	ldx #$6af3	                LDX #<>bmp_parser_msg0
.39126a	80 03		bra $39126f	                BRA BMP_PARSER_END_NO_ERROR
.39126c					BMP_PARSER_END_WITH_ERROR
.39126c	a2 df 6a	ldx #$6adf	                LDX #<>bmp_parser_err0
.39126f					BMP_PARSER_END_NO_ERROR
.39126f	22 90 06 39	jsl $390690	                JSL IPRINT       ; print the first line
.391273	6b		rtl		                RTL
.391274					BMP_PARSER_UPDATE_LUT0
.391274	38		sec		                SEC
.391275	a0 7a 00	ldy #$007a	                LDY #$007A
.391278	a2 00 00	ldx #$0000	                LDX #$0000
.39127b	e2 20		sep #$20	                SEP #$20        ; set A short
.39127d					BMP_PARSER_UPDATE_LOOP
.39127d	b7 44		lda [$44],y	                LDA [BMP_PRSE_SRC_PTR],Y    ; First Pixel is Red
.39127f	9f 00 20 af	sta $af2000,x	                STA @lGRPH_LUT0_PTR+0, X      ; The look-up Table point to a pixel Blue
.391283	c8		iny		                INY
.391284	b7 44		lda [$44],y	                LDA [BMP_PRSE_SRC_PTR],Y    ; Second Pixel is Green
.391286	9f 01 20 af	sta $af2001,x	                STA @lGRPH_LUT0_PTR+1, X      ; The look-up Table point to a pixel Blue
.39128a	c8		iny		                INY
.39128b	b7 44		lda [$44],y	                LDA [BMP_PRSE_SRC_PTR],Y    ; Third Pixel is Blue
.39128d	9f 02 20 af	sta $af2002,x	                STA @lGRPH_LUT0_PTR+2, X      ; The look-up Table point to a pixel Blue
.391291	c8		iny		                INY
.391292	a9 80		lda #$80	                LDA #$80
.391294	9f 03 20 af	sta $af2003,x	                STA @lGRPH_LUT0_PTR+3, X      ; The look-up Table point to a pixel Blue
.391298	c8		iny		                INY ; For the Alpha Value, nobody cares
.391299	e8		inx		                INX
.39129a	e8		inx		                INX
.39129b	e8		inx		                INX
.39129c	e8		inx		                INX
.39129d	e4 4c		cpx $4c		                CPX BMP_COLOR_PALET         ; Apparently sometime there is less than 256 Values in the lookup
.39129f	d0 dc		bne $39127d	                BNE BMP_PARSER_UPDATE_LOOP
.3912a1	c2 20		rep #$20	                REP #$20        ; set A long
.3912a3	60		rts		                RTS
.3912a4					BMP_PARSER_UPDATE_LUT1
.3912a4	38		sec		                SEC
.3912a5	a0 36 00	ldy #$0036	                LDY #$0036
.3912a8	a2 00 00	ldx #$0000	                LDX #$0000
.3912ab	e2 20		sep #$20	                SEP #$20        ; set A short
.3912ad					PALETTE_LUT1_LOOP
.3912ad	b7 44		lda [$44],y	                LDA [BMP_PRSE_SRC_PTR],Y    ; First Pixel is Red
.3912af	9f 00 24 af	sta $af2400,x	                STA @lGRPH_LUT1_PTR+0, X      ; The look-up Table point to a pixel Blue
.3912b3	c8		iny		                INY
.3912b4	b7 44		lda [$44],y	                LDA [BMP_PRSE_SRC_PTR],Y    ; Second Pixel is Green
.3912b6	9f 01 24 af	sta $af2401,x	                STA @lGRPH_LUT1_PTR+1, X      ; The look-up Table point to a pixel Blue
.3912ba	c8		iny		                INY
.3912bb	b7 44		lda [$44],y	                LDA [BMP_PRSE_SRC_PTR],Y    ; Third Pixel is Blue
.3912bd	9f 02 24 af	sta $af2402,x	                STA @lGRPH_LUT1_PTR+2, X      ; The look-up Table point to a pixel Blue
.3912c1	c8		iny		                INY
.3912c2	a9 80		lda #$80	                LDA #$80
.3912c4	9f 03 24 af	sta $af2403,x	                STA @lGRPH_LUT1_PTR+3, X      ; The look-up Table point to a pixel Blue
.3912c8	c8		iny		                INY ; For the Alpha Value, nobody cares
.3912c9	e8		inx		                INX
.3912ca	e8		inx		                INX
.3912cb	e8		inx		                INX
.3912cc	e8		inx		                INX
.3912cd	e4 4c		cpx $4c		                CPX BMP_COLOR_PALET         ; Apparently sometime there is less than 256 Values in the lookup
.3912cf	d0 dc		bne $3912ad	                BNE PALETTE_LUT1_LOOP
.3912d1	c2 20		rep #$20	                REP #$20        ; set A long
.3912d3	60		rts		                RTS
.3912d4					BMP_PARSER_DMA_SHIT_OUT
.3912d4	a2 00 00	ldx #$0000	                LDX #$0000
.3912d7					BMP_PARSER_LOOPY
.3912d7	a0 00 00	ldy #$0000	                LDY #$0000
.3912da	e2 20		sep #$20	                SEP #$20        ; set A short
.3912dc					BMP_PARSER_LOOPX
.3912dc	b7 44		lda [$44],y	                LDA [BMP_PRSE_SRC_PTR],Y    ; Load First Pixel Y (will be linear)
.3912de	97 48		sta [$48],y	                STA [BMP_PRSE_DST_PTR],Y    ; This is where the Pixel Go, Video Memory
.3912e0	c8		iny		                INY
.3912e1	c4 40		cpy $40		                CPY BMP_X_SIZE              ; Transfer the First line
.3912e3	d0 f7		bne $3912dc	                BNE BMP_PARSER_LOOPX
.3912e5	20 f1 12	jsr $3912f1	                JSR BMP_PARSER_COMPUTE_Y_SRC
.3912e8	20 0c 13	jsr $39130c	                JSR BMP_PARSER_COMPUTE_Y_DST
.3912eb	e8		inx		                INX
.3912ec	e4 42		cpx $42		                CPX BMP_Y_SIZE
.3912ee	d0 e7		bne $3912d7	                BNE BMP_PARSER_LOOPY
.3912f0	60		rts		                RTS
.3912f1					BMP_PARSER_COMPUTE_Y_SRC
.3912f1	c2 20		rep #$20	                REP #$20        ; set A long
.3912f3	a5 44		lda $44		                LDA BMP_PRSE_SRC_PTR        ; Right now it is set @ $020000 (128K) + File Size
.3912f5	8f 20 01 00	sta $000120	                STA @lADDER32_A_LL
.3912f9	a5 46		lda $46		                LDA BMP_PRSE_SRC_PTR+2      ; Right now it is set @ $020000 (128K)
.3912fb	8f 22 01 00	sta $000122	                STA @lADDER32_A_HL
.3912ff	af 28 01 00	lda $000128	                LDA @lADDER32_R_LL
.391303	85 44		sta $44		                STA BMP_PRSE_SRC_PTR
.391305	af 2a 01 00	lda $00012a	                LDA @lADDER32_R_HL
.391309	85 46		sta $46		                STA BMP_PRSE_SRC_PTR+2
.39130b	60		rts		                RTS
.39130c					BMP_PARSER_COMPUTE_Y_DST
.39130c	c2 20		rep #$20	                REP #$20        ; set A long
.39130e	18		clc		                CLC
.39130f	a5 48		lda $48		                LDA BMP_PRSE_DST_PTR
.391311	65 4e		adc $4e		                ADC SCRN_X_STRIDE        ; In Normal Circumstances, it is 640
.391313	85 48		sta $48		                STA BMP_PRSE_DST_PTR
.391315	a5 4a		lda $4a		                LDA BMP_PRSE_DST_PTR+2
.391317	69 00 00	adc #$0000	                ADC #$0000
.39131a	85 4a		sta $4a		                STA BMP_PRSE_DST_PTR+2
.39131c	60		rts		                RTS
.39131d	ea		nop		ILOOP           NOP
.39131e	ea		nop		                NOP
.39131f	ea		nop		                NOP
.391320	ea		nop		                NOP
.391321	ea		nop		                NOP
.391322	ea		nop		                NOP
.391323	ea		nop		                NOP
.391324	ea		nop		                NOP
.391325	ea		nop		                NOP
.391326	ea		nop		                NOP
.391327	6b		rtl		                RTL
.391328	22 1d 13 39	jsl $39131d	ILOOP_1         JSL ILOOP
.39132c	22 1d 13 39	jsl $39131d	                JSL ILOOP
.391330	22 1d 13 39	jsl $39131d	                JSL ILOOP
.391334	22 1d 13 39	jsl $39131d	                JSL ILOOP
.391338	22 1d 13 39	jsl $39131d	                JSL ILOOP
.39133c	22 1d 13 39	jsl $39131d	                JSL ILOOP
.391340	22 1d 13 39	jsl $39131d	                JSL ILOOP
.391344	22 1d 13 39	jsl $39131d	                JSL ILOOP
.391348	22 1d 13 39	jsl $39131d	                JSL ILOOP
.39134c	22 1d 13 39	jsl $39131d	                JSL ILOOP
.391350	6b		rtl		                RTL
.391351	22 28 13 39	jsl $391328	ILOOP_1MS       JSL ILOOP_1
.391355	6b		rtl		                RTL
.391356	e0 00 00	cpx #$0000	ILOOP_MS        CPX #0
.391359	f0 07		beq $391362	                BEQ LOOP_MS_END
.39135b	22 51 13 39	jsl $391351	                JSL ILOOP_1MS
.39135f	ca		dex		                DEX
.391360	80 f4		bra $391356	                BRA ILOOP_MS
.391362	6b		rtl		LOOP_MS_END     RTL
.391363					IDELAY
.391363	8b		phb		                PHB
.391364	08		php		                PHP
.391365	48		pha		                PHA             ; begin setdbr macro
.391366	08		php		                PHP
.391367	e2 20		sep #$20	                SEP #$20        ; set A short
.391369	a9 00		lda #$00	                LDA #0
.39136b	48		pha		                PHA
.39136c	ab		plb		                PLB
.39136d	28		plp		                PLP
.39136e	68		pla		                PLA             ; end setdbr macro
.39136f	e2 20		sep #$20	                SEP #$20        ; set A short
.391371	a9 00		lda #$00	                LDA #0                      ; Stop the timer if it's running
.391373	8f 60 01 00	sta $000160	                STA @l TIMER0_CTRL_REG
.391377	af 4c 01 00	lda $00014c	                LDA @l INT_MASK_REG0        ; Enable Timer 0 Interrupts
.39137b	29 fb		and #$fb	                AND #~FNX0_INT02_TMR0
.39137d	8f 4c 01 00	sta $00014c	                STA @l INT_MASK_REG0
.391381	a9 7f		lda #$7f	                LDA #~TIMER0TRIGGER         ; Clear the timer 0 trigger flag
.391383	8d 05 07	sta $0705	                STA @w TIMERFLAGS
.391386	a9 00		lda #$00	                LDA #0
.391388	8f 61 01 00	sta $000161	                STA @l TIMER0_CHARGE_L      ; Clear the comparator for count-down
.39138c	8f 62 01 00	sta $000162	                STA @l TIMER0_CHARGE_M
.391390	8f 63 01 00	sta $000163	                STA @l TIMER0_CHARGE_H
.391394	c2 30		rep #$30	                REP #$30        ; set A&X long
.391396	8a		txa		                TXA
.391397	8f 65 01 00	sta $000165	                STA @l TIMER0_CMP_L         ; Set the number of ticks
.39139b	98		tya		                TYA
.39139c	e2 20		sep #$20	                SEP #$20        ; set A short
.39139e	8f 67 01 00	sta $000167	                STA @l TIMER0_CMP_H
.3913a2	a9 09		lda #$09	                LDA #TMR0_EN | TMR0_UPDWN   ; Enable the timer to count up
.3913a4	8f 60 01 00	sta $000160	                STA @l TIMER0_CTRL_REG
.3913a8	a9 80		lda #$80	                LDA #TIMER0TRIGGER          ; Timer zero's trigger flag
.3913aa	cb		wai		loop            WAI                         ; Wait for an interrupt
.3913ab	1c 05 07	trb $0705	                TRB @w TIMERFLAGS           ; Check for the flag
.3913ae	f0 fa		beq $3913aa	                BEQ loop                    ; Keep checking until it's set
.3913b0	a9 00		lda #$00	                LDA #0                      ; Stop the timer
.3913b2	8f 60 01 00	sta $000160	                STA @l TIMER0_CTRL_REG
.3913b6	a9 7f		lda #$7f	                LDA #~TIMER0TRIGGER         ; Clear the timer 0 trigger flag
.3913b8	8d 05 07	sta $0705	                STA @w TIMERFLAGS
.3913bb	af 4c 01 00	lda $00014c	                LDA @l INT_MASK_REG0        ; Disable Timer 0 Interrupts
.3913bf	09 04		ora #$04	                ORA #FNX0_INT02_TMR0
.3913c1	8f 4c 01 00	sta $00014c	                STA @l INT_MASK_REG0
.3913c5	28		plp		                PLP
.3913c6	ab		plb		                PLB
.3913c7	6b		rtl		                RTL
.3913c8					SHOW_CREDITS
.3913c8	48		pha		                PHA
.3913c9	da		phx		                PHX
.3913ca	5a		phy		                PHY
.3913cb	08		php		                PHP
.3913cc	e2 20		sep #$20	                SEP #$20        ; set A short
.3913ce	c2 10		rep #$10	                REP #$10        ; set X long
.3913d0	af 10 00 af	lda $af0010	                LDA @lVKY_TXT_CURSOR_CTRL_REG   ; Disable the cursor
.3913d4	29 fe		and #$fe	                AND #~Vky_Cursor_Enable
.3913d6	8f 10 00 af	sta $af0010	                STA @lVKY_TXT_CURSOR_CTRL_REG
.3913da	a2 00 00	ldx #$0000	                LDX #0
.3913dd	bf 00 00 3b	lda $3b0000,x	credit_loop     LDA @lCREDITS_TEXT,X            ; Copy a byte of text
.3913e1	9f 00 a0 af	sta $afa000,x	                STA @lCS_TEXT_MEM_PTR,X
.3913e5	bf 00 20 3b	lda $3b2000,x	                LDA @lCREDITS_COLOR,X           ; Copy a byte of color
.3913e9	9f 00 c0 af	sta $afc000,x	                STA @lCS_COLOR_MEM_PTR,X
.3913ed	e8		inx		                INX
.3913ee	e0 00 20	cpx #$2000	                CPX #128 * 64
.3913f1	d0 ea		bne $3913dd	                BNE credit_loop
.3913f3	22 69 06 39	jsl $390669	                JSL IGETCHW                     ; Wait for a keypress
.3913f7	22 b9 09 39	jsl $3909b9	                JSL ICLRSCREEN                  ; Then clear the screen and return
.3913fb	22 25 08 39	jsl $390825	                JSL ICSRHOME                    ; Move cursor to the home position
.3913ff	af 10 00 af	lda $af0010	                LDA @lVKY_TXT_CURSOR_CTRL_REG   ; Enable the cursor
.391403	09 01		ora #$01	                ORA #Vky_Cursor_Enable
.391405	8f 10 00 af	sta $af0010	                STA @lVKY_TXT_CURSOR_CTRL_REG
.391409	28		plp		                PLP
.39140a	7a		ply		                PLY
.39140b	fa		plx		                PLX
.39140c	68		pla		                PLA
.39140d	6b		rtl		                RTL
.39140e	00		brk #		IRESTORE        BRK ; Warm boot routine
.39140f	00		brk #		ISCINIT         BRK ;
.391410	00		brk #		IIOINIT         BRK ;
.391411	00		brk #		ISETLFS         BRK ; Obsolete (done in OPEN)
.391412	00		brk #		ISETNAM         BRK ; Obsolete (done in OPEN)
.391413	00		brk #		IOPEN           BRK ; Open a channel for reading and/or writing. Use SETLFS and SETNAM to set the channels and filename first.
.391414	00		brk #		ICLOSE          BRK ; Close a channel
.391415	00		brk #		IGETB           BRK ; Get a byte from input channel. Return 0 if no input. Carry is set if no input.
.391416	00		brk #		IGETCH          BRK ; Get a character from the input channel. A=0 and Carry=1 if no data is wating
.391417	00		brk #		IGETS           BRK ; Get a string from the input channel. NULL terminates
.391418	00		brk #		IGETLINE        BRK ; Get a line of text from input channel. CR or NULL terminates.
.391419	00		brk #		IGETFIELD       BRK ; Get a field from the input channel. Value in A, CR, or NULL terminates
.39141a	00		brk #		ITRIM           BRK ; Removes spaces at beginning and end of string.
.39141b	00		brk #		IPRINTC         BRK ; Print character to screen. Handles terminal commands
.39141c	00		brk #		IPRINTS         BRK ; Print string to screen. Handles terminal commands
.39141d	00		brk #		IPRINTF         BRK ; Print a float value
.39141e	00		brk #		IPRINTI         BRK ; Prints integer value in TEMP
.39141f	00		brk #		IPRINTAI        BRK ; Prints integer value in A
.391420	00		brk #		IPUSHKEY        BRK ;
.391421	00		brk #		IPUSHKEYS       BRK ;
.391422	00		brk #		ISCRREADLINE    BRK ; Loads the MCMDADDR/BCMDADDR variable with the address of the current line on the screen. This is called when the RETURN key is pressed and is the first step in processing an immediate mode command.
.391423	00		brk #		ISCRGETWORD     BRK ; Read a current word on the screen. A word ends with a space, punctuation (except _), or any control character (value < 32). Loads the address into CMPTEXT_VAL and length into CMPTEXT_LEN variables.

;******  Processing file: src\OPL2_Library.asm


;******  Processing file: src\OPL3_def.asm

=$afe600				OPL3_R_BASE               = $AFE600
=$e600					OPL3_R_BASE_LL            = $E600
=$00af					OPL3_R_BASE_HL            = $00AF
=$afe601				OPL3_R_TEST               = $AFE601 ; TEST
=$afe602				OPL3_R_TIMER1             = $AFE602 ; TIMER-1
=$afe603				OPL3_R_TIMER2             = $AFE603 ; TIMER-2
=$afe604				OPL3_R_IRQ                = $AFE604 ;
=$afe605				OPL3_R_OPL3_MODE          = $AFE605 ; Set bit 0 to 1 if you want to use in OPL3 Mode
=$afe608				OPL3_R_CSM                = $AFE608 ;
=$afe620				OPL3_R_AM_VID_EG_KSR_MULT = $AFE620 ; $40..$35 (21 Registers)
=$afe640				OPL3_R_KSL_TL             = $AFE640;  $40..$55 (21 Registers)
=$afe660				OPL3_R_AR_DR              = $AFE660;  $60..$75 (21 Registers)
=$afe680				OPL3_R_SL_RR              = $AFE680;  $80..$95 (21 Registers)
=$afe6a0				OPL3_R_FNumber            = $AFE6A0;  $A0..$A8
=$afe6b0				OPL3_R_KON_BLOCK_FNumber  = $AFE6B0;  $B0..$B9
=$afe6bd				OPL3_R_DPTH_RHYTM         = $AFE6BD;  $BD
=$afe6c0				OPL3_R_FEEDBACK           = $AFE6C0;  $C0..$C9
=$afe6e0				OPL3_R_WAVE_SELECT        = $AFE6E0;  $E0..$F5
=$afe700				OPL3_L_BASE               = $AFE700
=$e700					OPL3_L_BASE_LL            = $E700
=$00af					OPL3_L_BASE_HL            = $00AF
=$afe701				OPL3_L_TEST               = $AFE701 ; TEST
=$afe702				OPL3_L_TIMER1             = $AFE702 ; TIMER-1
=$afe703				OPL3_L_TIMER2             = $AFE703 ; TIMER-2
=$afe704				OPL3_L_IRQ                = $AFE704 ;
=$afe708				OPL3_L_CSM                = $AFE708 ;
=$afe720				OPL3_L_AM_VID_EG_KSR_MULT = $AFE720 ; $40..$35 (21 Registers)
=$afe740				OPL3_L_KSL_TL             = $AFE740;  $40..$55 (21 Registers)
=$afe760				OPL3_L_AR_DR              = $AFE760;  $60..$75 (21 Registers)
=$afe780				OPL3_L_SL_RR              = $AFE780;  $80..$95 (21 Registers)
=$afe7a0				OPL3_L_FNumber            = $AFE7A0;  $A0..$A8
=$afe7b0				OPL3_L_KON_BLOCK_FNumber  = $AFE7B0;  $B0..$B9
=$afe7bd				OPL3_L_DPTH_RHYTM         = $AFE7BD;  $BD
=$afe7c0				OPL3_L_FEEDBACK           = $AFE7C0;  $C0..$C9
=$afe7e0				OPL3_L_WAVE_SELECT        = $AFE7E0;  $E0..$F5
=$80					TREMOLO    = $80
=$40					VIBRATO    = $40
=$20					SUSTAINING = $20
=$10					KSR        = $10
=$0f					MULTIPLIER = $0F
=$c0					KEY_SCALE  = $C0
=$3f					OP_LEVEL   = $3F
=$f0					ATTACK_RT  = $F0
=$0f					DECAY_RT   = $0F
=$f0					SUSTAIN_RT = $F0
=$0f					RELEASE_RT = $0F
=$0e					FEEDBACK   = $0E
=$01					ALGORITHM  = $01
=9					OPL2_NUM_CHANNELS = 9
=0					OPERATOR1 = 0
=1					OPERATOR2 = 1
=0					MODULATOR = 0
=1					CARRIER = 1
=0					FREQ_MODULATION = 0
=1					ADDITIVE_SYNTH  = 1
=$10					DRUM_BASS   = $10
=$08					DRUM_SNARE  = $08
=$04					DRUM_TOM    = $04
=$02					DRUM_CYMBAL = $02
=$01					DRUM_HI_HAT = $01
=1					NOTE_CS =   1
=2					NOTE_D =    2
=3					NOTE_DS =   3
=4					NOTE_E =    4
=5					NOTE_F =    5
=6					NOTE_FS =   6
=7					NOTE_G =    7
=8					NOTE_GS =   8
=9					NOTE_A =    9
=10					NOTE_AS =  10
=11					NOTE_B =   11
=12					NOTE_C =   12
>391424	6b 01 81 01 98 01 b0 01		noteFNumbers    .word  $016B, $0181, $0198, $01B0, $01CA, $01E5, $0202, $0220, $0241, $0263, $0287, $02AE
>39142c	ca 01 e5 01 02 02 20 02 41 02 63 02 87 02 ae 02
>39143c	00 01 02 08 09 0a 10 11		registerOffsets_operator0 .byte $00, $01, $02, $08, $09, $0A, $10, $11, $12 ;initializers for operator 1 */
>391444	12
>391445	03 04 05 0b 0c 0d 13 14		registerOffsets_operator1 .byte $03, $04, $05, $0B, $0C, $0D, $13, $14, $15 ;initializers for operator 2 */
>39144d	15
>39144e	10 13 14 12 15 11		drumOffsets               .byte $10, $13, $14, $12, $15, $11
>391454	10 08 04 02 01			drumBits                  .byte $10, $08, $04, $02, $01
>391459	20 40 60 80 e0 c0		instrumentBaseRegs        .byte $20, $40, $60, $80, $E0, $C0

;******  Return to file: src\OPL2_Library.asm


;******  Processing file: src\OPL2_Instruments.asm

>39145f	00 24 4f f2 0b 00 0e 31		INSTRUMENT_ACCORDN    .text $00, $24, $4F, $F2, $0B, $00, $0E, $31, $00, $52, $0B, $00, 'ACCORDN   '
>391467	00 52 0b 00 41 43 43 4f 52 44 4e 20 20 20
>391475	00 31 43 6e 17 01 02 22		INSTRUMENT_BAGPIPE1   .text $00, $31, $43, $6E, $17, $01, $02, $22, $05, $8B, $0C, $02, 'BAGPIPE1  '
>39147d	05 8b 0c 02 42 41 47 50 49 50 45 31 20 20
>39148b	00 30 00 ff a0 03 00 a3		INSTRUMENT_BAGPIPE2   .text $00, $30, $00, $FF, $A0, $03, $00, $A3, $00, $65, $0B, $02, 'BAGPIPE2  '
>391493	00 65 0b 02 42 41 47 50 49 50 45 32 20 20
>3914a1	00 31 87 a1 11 00 08 16		INSTRUMENT_BANJO1     .text $00, $31, $87, $A1, $11, $00, $08, $16, $80, $7D, $43, $00, 'BANJO1    '
>3914a9	80 7d 43 00 42 41 4e 4a 4f 31 20 20 20 20
>3914b7	00 01 15 25 2f 00 0a 21		INSTRUMENT_BASS1      .text $00, $01, $15, $25, $2F, $00, $0A, $21, $80, $65, $6C, $00, 'BASS1     '
>3914bf	80 65 6c 00 42 41 53 53 31 20 20 20 20 20
>3914cd	00 01 1d f2 ef 00 0a 01		INSTRUMENT_BASS2      .text $00, $01, $1D, $F2, $EF, $00, $0A, $01, $00, $F5, $78, $00, 'BASS2     '
>3914d5	00 f5 78 00 42 41 53 53 32 20 20 20 20 20
>3914e3	00 c0 6d f9 01 01 0e 41		INSTRUMENT_BASSHARP   .text $00, $C0, $6D, $F9, $01, $01, $0E, $41, $00, $F2, $73, $00, 'BASSHARP  '
>3914eb	00 f2 73 00 42 41 53 53 48 41 52 50 20 20
>3914f9	00 30 c8 d5 19 00 0c 71		INSTRUMENT_BASSOON1   .text $00, $30, $C8, $D5, $19, $00, $0C, $71, $80, $61, $1B, $00, 'BASSOON1  '
>391501	80 61 1b 00 42 41 53 53 4f 4f 4e 31 20 20
>39150f	00 c1 4f b1 53 03 06 e0		INSTRUMENT_BASSTRLG   .text $00, $C1, $4F, $B1, $53, $03, $06, $E0, $00, $12, $74, $03, 'BASSTRLG  '
>391517	00 12 74 03 42 41 53 53 54 52 4c 47 20 20
>391525	06 00 0b a8 4c 00 00 00		INSTRUMENT_BDRUM1     .text $06, $00, $0B, $A8, $4C, $00, $00, $00, $00, $00, $00, $00, 'BDRUM1    '
>39152d	00 00 00 00 42 44 52 55 4d 31 20 20 20 20
>39153b	00 64 db ff 01 00 04 3e		INSTRUMENT_BELLONG    .text $00, $64, $DB, $FF, $01, $00, $04, $3E, $C0, $F3, $62, $00, 'BELLONG   '
>391543	c0 f3 62 00 42 45 4c 4c 4f 4e 47 20 20 20
>391551	00 07 4f f2 60 00 08 12		INSTRUMENT_BELLS      .text $00, $07, $4F, $F2, $60, $00, $08, $12, $00, $F2, $72, $00, 'BELLS     '
>391559	00 f2 72 00 42 45 4c 4c 53 20 20 20 20 20
>391567	00 64 db ff 01 00 04 3e		INSTRUMENT_BELSHORT   .text $00, $64, $DB, $FF, $01, $00, $04, $3E, $C0, $F5, $F3, $00, 'BELSHORT  '
>39156f	c0 f5 f3 00 42 45 4c 53 48 4f 52 54 20 20
>39157d	00 20 4b 7b 04 01 0e 21		INSTRUMENT_BNCEBASS   .text $00, $20, $4B, $7B, $04, $01, $0E, $21, $00, $F5, $72, $00, 'BNCEBASS  '
>391585	00 f5 72 00 42 4e 43 45 42 41 53 53 20 20
>391593	00 21 16 71 ae 00 0e 21		INSTRUMENT_BRASS1     .text $00, $21, $16, $71, $AE, $00, $0E, $21, $00, $81, $9E, $00, 'BRASS1    '
>39159b	00 81 9e 00 42 52 41 53 53 31 20 20 20 20
>3915a9	00 30 c5 52 11 00 00 31		INSTRUMENT_CBASSOON   .text $00, $30, $C5, $52, $11, $00, $00, $31, $80, $31, $2E, $00, 'CBASSOON  '
>3915b1	80 31 2e 00 43 42 41 53 53 4f 4f 4e 20 20
>3915bf	00 33 87 01 10 00 08 14		INSTRUMENT_CELESTA    .text $00, $33, $87, $01, $10, $00, $08, $14, $80, $7D, $33, $00, 'CELESTA   '
>3915c7	80 7d 33 00 43 45 4c 45 53 54 41 20 20 20
>3915d5	00 32 16 73 24 00 0e 21		INSTRUMENT_CLAR1      .text $00, $32, $16, $73, $24, $00, $0E, $21, $80, $75, $57, $00, 'CLAR1     '
>3915dd	80 75 57 00 43 4c 41 52 31 20 20 20 20 20
>3915eb	00 31 1c 41 1b 00 0c 60		INSTRUMENT_CLAR2      .text $00, $31, $1C, $41, $1B, $00, $0C, $60, $80, $42, $3B, $00, 'CLAR2     '
>3915f3	80 42 3b 00 43 4c 41 52 32 20 20 20 20 20
>391601	00 32 9a 51 1b 00 0c 61		INSTRUMENT_CLARINET   .text $00, $32, $9A, $51, $1B, $00, $0C, $61, $82, $A2, $3B, $00, 'CLARINET  '
>391609	82 a2 3b 00 43 4c 41 52 49 4e 45 54 20 20
>391617	00 11 0d f2 01 00 0a 15		INSTRUMENT_CLAVECIN   .text $00, $11, $0D, $F2, $01, $00, $0A, $15, $0D, $F2, $B1, $00, 'CLAVECIN  '
>39161f	0d f2 b1 00 43 4c 41 56 45 43 49 4e 20 20
>39162d	00 00 02 f0 ff 00 06 11		INSTRUMENT_CROMORNE   .text $00, $00, $02, $F0, $FF, $00, $06, $11, $80, $F0, $FF, $00, 'CROMORNE  '
>391635	80 f0 ff 00 43 52 4f 4d 4f 52 4e 45 20 20
>391643	09 01 00 f5 b5 00 00 00		INSTRUMENT_CYMBAL1    .text $09, $01, $00, $F5, $B5, $00, $00, $00, $00, $00, $00, $00, 'CYMBAL1   '
>39164b	00 00 00 00 43 59 4d 42 41 4c 31 20 20 20
>391659	00 05 8a f0 7b 00 08 01		INSTRUMENT_ELCLAV1    .text $00, $05, $8A, $F0, $7B, $00, $08, $01, $80, $F4, $7B, $00, 'ELCLAV1   '
>391661	80 f4 7b 00 45 4c 43 4c 41 56 31 20 20 20
>39166f	00 01 49 f1 53 01 06 11		INSTRUMENT_ELCLAV2    .text $00, $01, $49, $F1, $53, $01, $06, $11, $00, $F1, $74, $02, 'ELCLAV2   '
>391677	00 f1 74 02 45 4c 43 4c 41 56 32 20 20 20
>391685	00 e0 6d 57 04 01 0e 61		INSTRUMENT_ELECFL     .text $00, $E0, $6D, $57, $04, $01, $0E, $61, $00, $67, $7D, $00, 'ELECFL    '
>39168d	00 67 7d 00 45 4c 45 43 46 4c 20 20 20 20
>39169b	00 13 97 9a 12 02 0e 91		INSTRUMENT_ELECVIBE   .text $00, $13, $97, $9A, $12, $02, $0E, $91, $80, $9B, $11, $00, 'ELECVIBE  '
>3916a3	80 9b 11 00 45 4c 45 43 56 49 42 45 20 20
>3916b1	00 f1 01 97 17 00 08 21		INSTRUMENT_ELGUIT1    .text $00, $F1, $01, $97, $17, $00, $08, $21, $0D, $F1, $18, $00, 'ELGUIT1   '
>3916b9	0d f1 18 00 45 4c 47 55 49 54 31 20 20 20
>3916c7	00 13 96 ff 21 00 0a 11		INSTRUMENT_ELGUIT2    .text $00, $13, $96, $FF, $21, $00, $0A, $11, $80, $FF, $03, $00, 'ELGUIT2   '
>3916cf	80 ff 03 00 45 4c 47 55 49 54 32 20 20 20
>3916dd	00 07 8f 82 7d 00 0c 14		INSTRUMENT_ELGUIT3    .text $00, $07, $8F, $82, $7D, $00, $0C, $14, $80, $82, $7D, $00, 'ELGUIT3   '
>3916e5	80 82 7d 00 45 4c 47 55 49 54 33 20 20 20
>3916f3	00 05 8f da 15 00 0a 01		INSTRUMENT_ELGUIT4    .text $00, $05, $8F, $DA, $15, $00, $0A, $01, $80, $F9, $14, $02, 'ELGUIT4   '
>3916fb	80 f9 14 02 45 4c 47 55 49 54 34 20 20 20
>391709	00 b2 cd 91 2a 02 09 b1		INSTRUMENT_ELORGAN1   .text $00, $B2, $CD, $91, $2A, $02, $09, $B1, $80, $91, $2A, $01, 'ELORGAN1  '
>391711	80 91 2a 01 45 4c 4f 52 47 41 4e 31 20 20
>39171f	00 01 4f f1 50 00 06 01		INSTRUMENT_ELPIANO1   .text $00, $01, $4F, $F1, $50, $00, $06, $01, $04, $D2, $7C, $00, 'ELPIANO1  '
>391727	04 d2 7c 00 45 4c 50 49 41 4e 4f 31 20 20
>391735	00 02 22 f2 13 00 0e 02		INSTRUMENT_ELPIANO2   .text $00, $02, $22, $F2, $13, $00, $0E, $02, $00, $F5, $43, $00, 'ELPIANO2  '
>39173d	00 f5 43 00 45 4c 50 49 41 4e 4f 32 20 20
>39174b	00 81 63 f3 58 00 00 01		INSTRUMENT_EPIANO1A   .text $00, $81, $63, $F3, $58, $00, $00, $01, $80, $F2, $58, $00, 'EPIANO1A  '
>391753	80 f2 58 00 45 50 49 41 4e 4f 31 41 20 20
>391761	00 07 1f f5 fa 00 0e 01		INSTRUMENT_EPIANO1B   .text $00, $07, $1F, $F5, $FA, $00, $0E, $01, $57, $F5, $FA, $00, 'EPIANO1B  '
>391769	57 f5 fa 00 45 50 49 41 4e 4f 31 42 20 20
>391777	00 21 83 74 17 00 07 a2		INSTRUMENT_FLUTE      .text $00, $21, $83, $74, $17, $00, $07, $A2, $8D, $65, $17, $00, 'FLUTE     '
>39177f	8d 65 17 00 46 4c 55 54 45 20 20 20 20 20
>39178d	00 a1 27 74 8f 00 02 a1		INSTRUMENT_FLUTE1     .text $00, $A1, $27, $74, $8F, $00, $02, $A1, $80, $65, $2A, $00, 'FLUTE1    '
>391795	80 65 2a 00 46 4c 55 54 45 31 20 20 20 20
>3917a3	00 e0 ec 6e 8f 00 0e 61		INSTRUMENT_FLUTE2     .text $00, $E0, $EC, $6E, $8F, $00, $0E, $61, $00, $65, $2A, $00, 'FLUTE2    '
>3917ab	00 65 2a 00 46 4c 55 54 45 32 20 20 20 20
>3917b9	00 21 9f 53 5a 00 0c 21		INSTRUMENT_FRHORN1    .text $00, $21, $9F, $53, $5A, $00, $0C, $21, $80, $AA, $1A, $00, 'FRHORN1   '
>3917c1	80 aa 1a 00 46 52 48 4f 52 4e 31 20 20 20
>3917cf	00 20 8e a5 8f 02 06 21		INSTRUMENT_FRHORN2    .text $00, $20, $8E, $A5, $8F, $02, $06, $21, $00, $36, $3D, $00, 'FRHORN2   '
>3917d7	00 36 3d 00 46 52 48 4f 52 4e 32 20 20 20
>3917e5	00 f0 18 55 ef 02 00 e0		INSTRUMENT_FSTRP1     .text $00, $F0, $18, $55, $EF, $02, $00, $E0, $80, $87, $1E, $03, 'FSTRP1    '
>3917ed	80 87 1e 03 46 53 54 52 50 31 20 20 20 20
>3917fb	00 70 16 55 2f 02 0c e0		INSTRUMENT_FSTRP2     .text $00, $70, $16, $55, $2F, $02, $0C, $E0, $80, $87, $1E, $03, 'FSTRP2    '
>391803	80 87 1e 03 46 53 54 52 50 32 20 20 20 20
>391811	00 f1 00 97 13 00 0a 25		INSTRUMENT_FUZGUIT1   .text $00, $F1, $00, $97, $13, $00, $0A, $25, $0D, $F1, $18, $01, 'FUZGUIT1  '
>391819	0d f1 18 01 46 55 5a 47 55 49 54 31 20 20
>391827	00 31 48 f1 53 00 06 32		INSTRUMENT_FUZGUIT2   .text $00, $31, $48, $F1, $53, $00, $06, $32, $00, $F2, $27, $02, 'FUZGUIT2  '
>39182f	00 f2 27 02 46 55 5a 47 55 49 54 32 20 20
>39183d	00 01 11 f2 1f 00 0a 01		INSTRUMENT_GUITAR1    .text $00, $01, $11, $F2, $1F, $00, $0A, $01, $00, $F5, $88, $00, 'GUITAR1   '
>391845	00 f5 88 00 47 55 49 54 41 52 31 20 20 20
>391853	00 02 29 f5 75 00 00 01		INSTRUMENT_HARP1      .text $00, $02, $29, $F5, $75, $00, $00, $01, $83, $F2, $F3, $00, 'HARP1     '
>39185b	83 f2 f3 00 48 41 52 50 31 20 20 20 20 20
>391869	00 02 99 f5 55 00 00 01		INSTRUMENT_HARP2      .text $00, $02, $99, $F5, $55, $00, $00, $01, $80, $F6, $53, $00, 'HARP2     '
>391871	80 f6 53 00 48 41 52 50 32 20 20 20 20 20
>39187f	00 02 57 f5 56 00 00 01		INSTRUMENT_HARP3      .text $00, $02, $57, $F5, $56, $00, $00, $01, $80, $F6, $54, $00, 'HARP3     '
>391887	80 f6 54 00 48 41 52 50 33 20 20 20 20 20
>391895	00 02 29 f5 75 00 00 01		INSTRUMENT_HARPE1     .text $00, $02, $29, $F5, $75, $00, $00, $01, $03, $F2, $F3, $00, 'HARPE1    '
>39189d	03 f2 f3 00 48 41 52 50 45 31 20 20 20 20
>3918ab	00 32 87 a1 10 00 08 16		INSTRUMENT_HARPSI1    .text $00, $32, $87, $A1, $10, $00, $08, $16, $80, $7D, $33, $00, 'HARPSI1   '
>3918b3	80 7d 33 00 48 41 52 50 53 49 31 20 20 20
>3918c1	00 33 87 a1 10 00 06 15		INSTRUMENT_HARPSI2    .text $00, $33, $87, $A1, $10, $00, $06, $15, $80, $7D, $43, $00, 'HARPSI2   '
>3918c9	80 7d 43 00 48 41 52 50 53 49 32 20 20 20
>3918d7	00 35 84 a8 10 00 08 18		INSTRUMENT_HARPSI3    .text $00, $35, $84, $A8, $10, $00, $08, $18, $80, $7D, $33, $00, 'HARPSI3   '
>3918df	80 7d 33 00 48 41 52 50 53 49 33 20 20 20
>3918ed	00 11 0d f2 01 00 0a 15		INSTRUMENT_HARPSI4    .text $00, $11, $0D, $F2, $01, $00, $0A, $15, $0D, $F2, $B1, $00, 'HARPSI4   '
>3918f5	0d f2 b1 00 48 41 52 50 53 49 34 20 20 20
>391903	00 36 87 8a 00 00 08 1a		INSTRUMENT_HARPSI5    .text $00, $36, $87, $8A, $00, $00, $08, $1A, $80, $7F, $33, $00, 'HARPSI5   '
>39190b	80 7f 33 00 48 41 52 50 53 49 35 20 20 20
>391919	00 f0 00 1e 11 01 08 e2		INSTRUMENT_HELICPTR   .text $00, $F0, $00, $1E, $11, $01, $08, $E2, $C0, $11, $11, $01, 'HELICPTR  '
>391921	c0 11 11 01 48 45 4c 49 43 50 54 52 20 20
>39192f	0a 01 00 f7 b5 00 00 00		INSTRUMENT_HIHAT1     .text $0A, $01, $00, $F7, $B5, $00, $00, $00, $00, $00, $00, $00, 'HIHAT1    '
>391937	00 00 00 00 48 49 48 41 54 31 20 20 20 20
>391945	0a 01 03 da 18 00 00 00		INSTRUMENT_HIHAT2     .text $0A, $01, $03, $DA, $18, $00, $00, $00, $00, $00, $00, $00, 'HIHAT2    '
>39194d	00 00 00 00 48 49 48 41 54 32 20 20 20 20
>39195b	00 87 4d 78 42 00 0a 94		INSTRUMENT_JAVAICAN   .text $00, $87, $4D, $78, $42, $00, $0A, $94, $00, $85, $54, $00, 'JAVAICAN  '
>391963	00 85 54 00 4a 41 56 41 49 43 41 4e 20 20
>391971	00 03 5e 85 51 01 0e 11		INSTRUMENT_JAZZGUIT   .text $00, $03, $5E, $85, $51, $01, $0E, $11, $00, $D2, $71, $00, 'JAZZGUIT  '
>391979	00 d2 71 00 4a 41 5a 5a 47 55 49 54 20 20
>391987	00 00 50 f2 70 00 0e 13		INSTRUMENT_JEWSHARP   .text $00, $00, $50, $F2, $70, $00, $0E, $13, $00, $F2, $72, $00, 'JEWSHARP  '
>39198f	00 f2 72 00 4a 45 57 53 48 41 52 50 20 20
>39199d	00 00 02 f0 fa 01 06 11		INSTRUMENT_KEYBRD1    .text $00, $00, $02, $F0, $FA, $01, $06, $11, $80, $F2, $FA, $01, 'KEYBRD1   '
>3919a5	80 f2 fa 01 4b 45 59 42 52 44 31 20 20 20
>3919b3	00 01 8f f2 bd 00 08 14		INSTRUMENT_KEYBRD2    .text $00, $01, $8F, $F2, $BD, $00, $08, $14, $80, $82, $BD, $00, 'KEYBRD2   '
>3919bb	80 82 bd 00 4b 45 59 42 52 44 32 20 20 20
>3919c9	00 01 00 f0 f0 00 00 e4		INSTRUMENT_KEYBRD3    .text $00, $01, $00, $F0, $F0, $00, $00, $E4, $03, $F3, $36, $00, 'KEYBRD3   '
>3919d1	03 f3 36 00 4b 45 59 42 52 44 33 20 20 20
>3919df	09 e6 00 25 b5 00 00 00		INSTRUMENT_LASER      .text $09, $E6, $00, $25, $B5, $00, $00, $00, $00, $00, $00, $00, 'LASER     '
>3919e7	00 00 00 00 4c 41 53 45 52 20 20 20 20 20
>3919f5	00 32 44 f8 ff 00 0e 11		INSTRUMENT_LOGDRUM1   .text $00, $32, $44, $F8, $FF, $00, $0E, $11, $00, $F5, $7F, $00, 'LOGDRUM1  '
>3919fd	00 f5 7f 00 4c 4f 47 44 52 55 4d 31 20 20
>391a0b	00 05 4e da 25 00 0a 01		INSTRUMENT_MARIMBA1   .text $00, $05, $4E, $DA, $25, $00, $0A, $01, $00, $F9, $15, $00, 'MARIMBA1  '
>391a13	00 f9 15 00 4d 41 52 49 4d 42 41 31 20 20
>391a21	00 85 4e da 15 00 0a 81		INSTRUMENT_MARIMBA2   .text $00, $85, $4E, $DA, $15, $00, $0A, $81, $80, $F9, $13, $00, 'MARIMBA2  '
>391a29	80 f9 13 00 4d 41 52 49 4d 42 41 32 20 20
>391a37	00 30 00 fe 11 01 08 ae		INSTRUMENT_MDRNPHON   .text $00, $30, $00, $FE, $11, $01, $08, $AE, $C0, $F1, $19, $01, 'MDRNPHON  '
>391a3f	c0 f1 19 01 4d 44 52 4e 50 48 4f 4e 20 20
>391a4d	07 0c 00 c8 b6 01 00 00		INSTRUMENT_MLTRDRUM   .text $07, $0C, $00, $C8, $B6, $01, $00, $00, $00, $00, $00, $00, 'MLTRDRUM  '
>391a55	00 00 00 00 4d 4c 54 52 44 52 55 4d 20 20
>391a63	00 20 90 f5 9e 02 0c 11		INSTRUMENT_MOOGSYNT   .text $00, $20, $90, $F5, $9E, $02, $0C, $11, $00, $F4, $5B, $03, 'MOOGSYNT  '
>391a6b	00 f4 5b 03 4d 4f 4f 47 53 59 4e 54 20 20
>391a79	00 0e 40 d1 53 00 0e 0e		INSTRUMENT_NOISE1     .text $00, $0E, $40, $D1, $53, $00, $0E, $0E, $00, $F2, $7F, $03, 'NOISE1    '
>391a81	00 f2 7f 03 4e 4f 49 53 45 31 20 20 20 20
>391a8f	00 b1 c5 6e 17 00 02 22		INSTRUMENT_OBOE1      .text $00, $B1, $C5, $6E, $17, $00, $02, $22, $05, $8B, $0E, $00, 'OBOE1     '
>391a97	05 8b 0e 00 4f 42 4f 45 31 20 20 20 20 20
>391aa5	00 65 d2 81 03 00 02 71		INSTRUMENT_ORGAN1     .text $00, $65, $D2, $81, $03, $00, $02, $71, $80, $F1, $05, $00, 'ORGAN1    '
>391aad	80 f1 05 00 4f 52 47 41 4e 31 20 20 20 20
>391abb	00 24 80 ff 0f 00 01 21		INSTRUMENT_ORGAN2     .text $00, $24, $80, $FF, $0F, $00, $01, $21, $80, $FF, $0F, $00, 'ORGAN2    '
>391ac3	80 ff 0f 00 4f 52 47 41 4e 32 20 20 20 20
>391ad1	00 03 5b f0 1f 00 0a 01		INSTRUMENT_ORGAN3     .text $00, $03, $5B, $F0, $1F, $00, $0A, $01, $80, $F0, $1F, $00, 'ORGAN3    '
>391ad9	80 f0 1f 00 4f 52 47 41 4e 33 20 20 20 20
>391ae7	00 03 5b f0 1f 00 0a 01		INSTRUMENT_ORGAN3A    .text $00, $03, $5B, $F0, $1F, $00, $0A, $01, $8D, $F0, $13, $00, 'ORGAN3A   '
>391aef	8d f0 13 00 4f 52 47 41 4e 33 41 20 20 20
>391afd	00 03 5b f0 1f 00 0a 01		INSTRUMENT_ORGAN3B    .text $00, $03, $5B, $F0, $1F, $00, $0A, $01, $92, $F0, $12, $00, 'ORGAN3B   '
>391b05	92 f0 12 00 4f 52 47 41 4e 33 42 20 20 20
>391b13	00 0c 00 f8 b5 00 01 00		INSTRUMENT_ORGNPERC   .text $00, $0C, $00, $F8, $B5, $00, $01, $00, $00, $D6, $4F, $00, 'ORGNPERC  '
>391b1b	00 d6 4f 00 4f 52 47 4e 50 45 52 43 20 20
>391b29	00 17 4f f2 61 00 08 12		INSTRUMENT_PHONE1     .text $00, $17, $4F, $F2, $61, $00, $08, $12, $08, $F1, $B2, $00, 'PHONE1    '
>391b31	08 f1 b2 00 50 48 4f 4e 45 31 20 20 20 20
>391b3f	00 17 4f f2 61 00 08 12		INSTRUMENT_PHONE2     .text $00, $17, $4F, $F2, $61, $00, $08, $12, $0A, $F1, $B4, $00, 'PHONE2    '
>391b47	0a f1 b4 00 50 48 4f 4e 45 32 20 20 20 20
>391b55	00 81 63 f3 58 00 00 01		INSTRUMENT_PIAN1A     .text $00, $81, $63, $F3, $58, $00, $00, $01, $80, $F2, $58, $00, 'PIAN1A    '
>391b5d	80 f2 58 00 50 49 41 4e 31 41 20 20 20 20
>391b6b	00 07 1f f5 fa 00 0e 01		INSTRUMENT_PIAN1B     .text $00, $07, $1F, $F5, $FA, $00, $0E, $01, $26, $F5, $FA, $00, 'PIAN1B    '
>391b73	26 f5 fa 00 50 49 41 4e 31 42 20 20 20 20
>391b81	00 07 1f f5 fa 00 0e 01		INSTRUMENT_PIAN1C     .text $00, $07, $1F, $F5, $FA, $00, $0E, $01, $57, $F5, $FA, $00, 'PIAN1C    '
>391b89	57 f5 fa 00 50 49 41 4e 31 43 20 20 20 20
>391b97	00 03 4f f1 53 00 06 17		INSTRUMENT_PIANO      .text $00, $03, $4F, $F1, $53, $00, $06, $17, $00, $F2, $74, $00, 'PIANO     '
>391b9f	00 f2 74 00 50 49 41 4e 4f 20 20 20 20 20
>391bad	00 01 4f f1 53 00 06 11		INSTRUMENT_PIANO1     .text $00, $01, $4F, $F1, $53, $00, $06, $11, $00, $D2, $74, $00, 'PIANO1    '
>391bb5	00 d2 74 00 50 49 41 4e 4f 31 20 20 20 20
>391bc3	00 41 9d f2 51 00 06 13		INSTRUMENT_PIANO2     .text $00, $41, $9D, $F2, $51, $00, $06, $13, $00, $F2, $F1, $00, 'PIANO2    '
>391bcb	00 f2 f1 00 50 49 41 4e 4f 32 20 20 20 20
>391bd9	00 01 4f f1 50 00 06 01		INSTRUMENT_PIANO3     .text $00, $01, $4F, $F1, $50, $00, $06, $01, $04, $D2, $7C, $00, 'PIANO3    '
>391be1	04 d2 7c 00 50 49 41 4e 4f 33 20 20 20 20
>391bef	00 01 4d f1 60 00 08 11		INSTRUMENT_PIANO4     .text $00, $01, $4D, $F1, $60, $00, $08, $11, $00, $D2, $7B, $00, 'PIANO4    '
>391bf7	00 d2 7b 00 50 49 41 4e 4f 34 20 20 20 20
>391c05	00 03 4f f1 53 00 06 17		INSTRUMENT_PIANOBEL   .text $00, $03, $4F, $F1, $53, $00, $06, $17, $03, $F2, $74, $00, 'PIANOBEL  '
>391c0d	03 f2 74 00 50 49 41 4e 4f 42 45 4c 20 20
>391c1b	00 01 cf f1 53 00 02 12		INSTRUMENT_PIANOF     .text $00, $01, $CF, $F1, $53, $00, $02, $12, $00, $F2, $83, $00, 'PIANOF    '
>391c23	00 f2 83 00 50 49 41 4e 4f 46 20 20 20 20
>391c31	00 10 00 75 93 01 00 01		INSTRUMENT_POPBASS1   .text $00, $10, $00, $75, $93, $01, $00, $01, $00, $F5, $82, $01, 'POPBASS1  '
>391c39	00 f5 82 01 50 4f 50 42 41 53 53 31 20 20
>391c47	07 0c 00 c7 b4 00 00 00		INSTRUMENT_RKSNARE1   .text $07, $0C, $00, $C7, $B4, $00, $00, $00, $00, $00, $00, $00, 'RKSNARE1  '
>391c4f	00 00 00 00 52 4b 53 4e 41 52 45 31 20 20
>391c5d	00 01 4f 71 53 00 0a 12		INSTRUMENT_SAX1       .text $00, $01, $4F, $71, $53, $00, $0A, $12, $00, $52, $7C, $00, 'SAX1      '
>391c65	00 52 7c 00 53 41 58 31 20 20 20 20 20 20
>391c73	00 07 00 f0 f0 00 0e 00		INSTRUMENT_SCRATCH    .text $00, $07, $00, $F0, $F0, $00, $0E, $00, $00, $5C, $DC, $00, 'SCRATCH   '
>391c7b	00 5c dc 00 53 43 52 41 54 43 48 20 20 20
>391c89	00 07 00 f0 f0 00 0e 00		INSTRUMENT_SCRATCH4   .text $00, $07, $00, $F0, $F0, $00, $0E, $00, $00, $5C, $DC, $00, 'SCRATCH4  '
>391c91	00 5c dc 00 53 43 52 41 54 43 48 34 20 20
>391c9f	00 06 00 f0 f0 00 0e 00		INSTRUMENT_SDRUM2     .text $00, $06, $00, $F0, $F0, $00, $0E, $00, $00, $F6, $B4, $00, 'SDRUM2    '
>391ca7	00 f6 b4 00 53 44 52 55 4d 32 20 20 20 20
>391cb5	00 e4 0e ff 3f 01 00 c0		INSTRUMENT_SHRTVIBE   .text $00, $E4, $0E, $FF, $3F, $01, $00, $C0, $00, $F3, $07, $00, 'SHRTVIBE  '
>391cbd	00 f3 07 00 53 48 52 54 56 49 42 45 20 20
>391ccb	00 01 40 f1 53 00 00 08		INSTRUMENT_SITAR1     .text $00, $01, $40, $F1, $53, $00, $00, $08, $40, $F1, $53, $00, 'SITAR1    '
>391cd3	40 f1 53 00 53 49 54 41 52 31 20 20 20 20
>391ce1	00 01 40 f1 53 00 00 08		INSTRUMENT_SITAR2     .text $00, $01, $40, $F1, $53, $00, $00, $08, $40, $F1, $53, $01, 'SITAR2    '
>391ce9	40 f1 53 01 53 49 54 41 52 32 20 20 20 20
>391cf7	00 61 0c 81 03 00 08 71		INSTRUMENT_SNAKEFL    .text $00, $61, $0C, $81, $03, $00, $08, $71, $80, $61, $0C, $00, 'SNAKEFL   '
>391cff	80 61 0c 00 53 4e 41 4b 45 46 4c 20 20 20
>391d0d	07 0c 00 f8 b5 00 00 00		INSTRUMENT_SNARE1     .text $07, $0C, $00, $F8, $B5, $00, $00, $00, $00, $00, $00, $00, 'SNARE1    '
>391d15	00 00 00 00 53 4e 41 52 45 31 20 20 20 20
>391d23	00 06 00 f0 f0 00 0e c4		INSTRUMENT_SNRSUST    .text $00, $06, $00, $F0, $F0, $00, $0E, $C4, $03, $C4, $34, $00, 'SNRSUST   '
>391d2b	03 c4 34 00 53 4e 52 53 55 53 54 20 20 20
>391d39	00 70 1c 51 03 02 0e 20		INSTRUMENT_SOLOVLN    .text $00, $70, $1C, $51, $03, $02, $0E, $20, $00, $54, $67, $02, 'SOLOVLN   '
>391d41	00 54 67 02 53 4f 4c 4f 56 4c 4e 20 20 20
>391d4f	00 01 46 f1 83 00 06 61		INSTRUMENT_STEELGT1   .text $00, $01, $46, $F1, $83, $00, $06, $61, $03, $31, $86, $00, 'STEELGT1  '
>391d57	03 31 86 00 53 54 45 45 4c 47 54 31 20 20
>391d65	00 01 47 f1 83 00 06 61		INSTRUMENT_STEELGT2   .text $00, $01, $47, $F1, $83, $00, $06, $61, $03, $91, $86, $00, 'STEELGT2  '
>391d6d	03 91 86 00 53 54 45 45 4c 47 54 32 20 20
>391d7b	00 b1 8b 71 11 00 06 61		INSTRUMENT_STRINGS1   .text $00, $B1, $8B, $71, $11, $00, $06, $61, $40, $42, $15, $01, 'STRINGS1  '
>391d83	40 42 15 01 53 54 52 49 4e 47 53 31 20 20
>391d91	00 e1 4f b1 d3 03 06 21		INSTRUMENT_STRNLONG   .text $00, $E1, $4F, $B1, $D3, $03, $06, $21, $00, $12, $74, $01, 'STRNLONG  '
>391d99	00 12 74 01 53 54 52 4e 4c 4f 4e 47 20 20
>391da7	00 55 97 2a 02 00 00 12		INSTRUMENT_SYN1       .text $00, $55, $97, $2A, $02, $00, $00, $12, $80, $42, $F3, $00, 'SYN1      '
>391daf	80 42 f3 00 53 59 4e 31 20 20 20 20 20 20
>391dbd	00 13 97 9a 12 00 0e 11		INSTRUMENT_SYN2       .text $00, $13, $97, $9A, $12, $00, $0E, $11, $80, $9B, $14, $00, 'SYN2      '
>391dc5	80 9b 14 00 53 59 4e 32 20 20 20 20 20 20
>391dd3	00 11 8a f1 11 00 06 01		INSTRUMENT_SYN3       .text $00, $11, $8A, $F1, $11, $00, $06, $01, $40, $F1, $B3, $00, 'SYN3      '
>391ddb	40 f1 b3 00 53 59 4e 33 20 20 20 20 20 20
>391de9	00 21 0d e9 3a 00 0a 22		INSTRUMENT_SYN4       .text $00, $21, $0D, $E9, $3A, $00, $0A, $22, $80, $65, $6C, $00, 'SYN4      '
>391df1	80 65 6c 00 53 59 4e 34 20 20 20 20 20 20
>391dff	00 01 4f 71 53 00 06 19		INSTRUMENT_SYN5       .text $00, $01, $4F, $71, $53, $00, $06, $19, $00, $52, $7C, $00, 'SYN5      '
>391e07	00 52 7c 00 53 59 4e 35 20 20 20 20 20 20
>391e15	00 24 0f 41 7e 00 0a 21		INSTRUMENT_SYN6       .text $00, $24, $0F, $41, $7E, $00, $0A, $21, $00, $F1, $5E, $00, 'SYN6      '
>391e1d	00 f1 5e 00 53 59 4e 36 20 20 20 20 20 20
>391e2b	00 07 87 f0 05 00 04 01		INSTRUMENT_SYN9       .text $00, $07, $87, $F0, $05, $00, $04, $01, $80, $F0, $05, $00, 'SYN9      '
>391e33	80 f0 05 00 53 59 4e 39 20 20 20 20 20 20
>391e41	00 26 03 e0 f0 00 08 1e		INSTRUMENT_SYNBAL1    .text $00, $26, $03, $E0, $F0, $00, $08, $1E, $00, $FF, $31, $00, 'SYNBAL1   '
>391e49	00 ff 31 00 53 59 4e 42 41 4c 31 20 20 20
>391e57	00 28 03 e0 f0 00 04 13		INSTRUMENT_SYNBAL2    .text $00, $28, $03, $E0, $F0, $00, $04, $13, $00, $E8, $11, $00, 'SYNBAL2   '
>391e5f	00 e8 11 00 53 59 4e 42 41 4c 32 20 20 20
>391e6d	00 30 88 d5 19 00 0c 71		INSTRUMENT_SYNBASS1   .text $00, $30, $88, $D5, $19, $00, $0C, $71, $80, $61, $1B, $00, 'SYNBASS1  '
>391e75	80 61 1b 00 53 59 4e 42 41 53 53 31 20 20
>391e83	00 81 86 65 01 00 0c 11		INSTRUMENT_SYNBASS2   .text $00, $81, $86, $65, $01, $00, $0C, $11, $00, $32, $74, $00, 'SYNBASS2  '
>391e8b	00 32 74 00 53 59 4e 42 41 53 53 32 20 20
>391e99	00 81 83 65 05 00 0a 51		INSTRUMENT_SYNBASS4   .text $00, $81, $83, $65, $05, $00, $0A, $51, $00, $32, $74, $00, 'SYNBASS4  '
>391ea1	00 32 74 00 53 59 4e 42 41 53 53 34 20 20
>391eaf	00 06 00 f0 f0 00 0e 00		INSTRUMENT_SYNSNR1    .text $00, $06, $00, $F0, $F0, $00, $0E, $00, $00, $F8, $B6, $00, 'SYNSNR1   '
>391eb7	00 f8 b6 00 53 59 4e 53 4e 52 31 20 20 20
>391ec5	00 06 00 f0 f0 00 0e 00		INSTRUMENT_SYNSNR2    .text $00, $06, $00, $F0, $F0, $00, $0E, $00, $00, $F6, $B4, $00, 'SYNSNR2   '
>391ecd	00 f6 b4 00 53 59 4e 53 4e 52 32 20 20 20
>391edb	00 8f 81 ef 01 00 04 01		INSTRUMENT_TINCAN1    .text $00, $8F, $81, $EF, $01, $00, $04, $01, $00, $98, $F1, $00, 'TINCAN1   '
>391ee3	00 98 f1 00 54 49 4e 43 41 4e 31 20 20 20
>391ef1	08 04 00 f7 b5 00 00 00		INSTRUMENT_TOM1       .text $08, $04, $00, $F7, $B5, $00, $00, $00, $00, $00, $00, $00, 'TOM1      '
>391ef9	00 00 00 00 54 4f 4d 31 20 20 20 20 20 20
>391f07	08 02 00 c8 97 00 00 00		INSTRUMENT_TOM2       .text $08, $02, $00, $C8, $97, $00, $00, $00, $00, $00, $00, $00, 'TOM2      '
>391f0f	00 00 00 00 54 4f 4d 32 20 20 20 20 20 20
>391f1d	00 17 4f f2 61 00 08 12		INSTRUMENT_TRAINBEL   .text $00, $17, $4F, $F2, $61, $00, $08, $12, $08, $F2, $74, $00, 'TRAINBEL  '
>391f25	08 f2 74 00 54 52 41 49 4e 42 45 4c 20 20
>391f33	00 26 03 e0 f0 00 08 1e		INSTRUMENT_TRIANGLE   .text $00, $26, $03, $E0, $F0, $00, $08, $1E, $00, $FF, $31, $00, 'TRIANGLE  '
>391f3b	00 ff 31 00 54 52 49 41 4e 47 4c 45 20 20
>391f49	00 b1 1c 41 1f 00 0e 61		INSTRUMENT_TROMB1     .text $00, $B1, $1C, $41, $1F, $00, $0E, $61, $80, $92, $3B, $00, 'TROMB1    '
>391f51	80 92 3b 00 54 52 4f 4d 42 31 20 20 20 20
>391f5f	00 21 1c 53 1d 00 0c 61		INSTRUMENT_TROMB2     .text $00, $21, $1C, $53, $1D, $00, $0C, $61, $80, $52, $3B, $00, 'TROMB2    '
>391f67	80 52 3b 00 54 52 4f 4d 42 32 20 20 20 20
>391f75	00 31 1c 41 0b 00 0e 61		INSTRUMENT_TRUMPET1   .text $00, $31, $1C, $41, $0B, $00, $0E, $61, $80, $92, $3B, $00, 'TRUMPET1  '
>391f7d	80 92 3b 00 54 52 55 4d 50 45 54 31 20 20
>391f8b	00 31 1c 23 1d 00 0c 61		INSTRUMENT_TRUMPET2   .text $00, $31, $1C, $23, $1D, $00, $0C, $61, $80, $52, $3B, $00, 'TRUMPET2  '
>391f93	80 52 3b 00 54 52 55 4d 50 45 54 32 20 20
>391fa1	00 31 1c 41 01 00 0e 61		INSTRUMENT_TRUMPET3   .text $00, $31, $1C, $41, $01, $00, $0E, $61, $80, $92, $3B, $00, 'TRUMPET3  '
>391fa9	80 92 3b 00 54 52 55 4d 50 45 54 33 20 20
>391fb7	00 31 1c 41 0b 00 0c 61		INSTRUMENT_TRUMPET4   .text $00, $31, $1C, $41, $0B, $00, $0C, $61, $80, $92, $3B, $00, 'TRUMPET4  '
>391fbf	80 92 3b 00 54 52 55 4d 50 45 54 34 20 20
>391fcd	00 21 19 43 8c 00 0c 21		INSTRUMENT_TUBA1      .text $00, $21, $19, $43, $8C, $00, $0C, $21, $80, $85, $2F, $00, 'TUBA1     '
>391fd5	80 85 2f 00 54 55 42 41 31 20 20 20 20 20
>391fe3	00 84 53 f5 33 00 06 a0		INSTRUMENT_VIBRA1     .text $00, $84, $53, $F5, $33, $00, $06, $A0, $80, $FD, $25, $00, 'VIBRA1    '
>391feb	80 fd 25 00 56 49 42 52 41 31 20 20 20 20
>391ff9	00 06 73 f6 54 00 00 81		INSTRUMENT_VIBRA2     .text $00, $06, $73, $F6, $54, $00, $00, $81, $03, $F2, $B3, $00, 'VIBRA2    '
>392001	03 f2 b3 00 56 49 42 52 41 32 20 20 20 20
>39200f	00 93 97 aa 12 02 0e 91		INSTRUMENT_VIBRA3     .text $00, $93, $97, $AA, $12, $02, $0E, $91, $80, $AC, $21, $00, 'VIBRA3    '
>392017	80 ac 21 00 56 49 42 52 41 33 20 20 20 20
>392025	00 31 1c 51 03 00 0e 61		INSTRUMENT_VIOLIN1    .text $00, $31, $1C, $51, $03, $00, $0E, $61, $80, $54, $67, $00, 'VIOLIN1   '
>39202d	80 54 67 00 56 49 4f 4c 49 4e 31 20 20 20
>39203b	00 e1 88 62 29 00 0c 22		INSTRUMENT_VIOLIN2    .text $00, $E1, $88, $62, $29, $00, $0C, $22, $80, $53, $2C, $00, 'VIOLIN2   '
>392043	80 53 2c 00 56 49 4f 4c 49 4e 32 20 20 20
>392051	00 e1 88 64 29 00 06 22		INSTRUMENT_VIOLIN3    .text $00, $E1, $88, $64, $29, $00, $06, $22, $83, $53, $2C, $00, 'VIOLIN3   '
>392059	83 53 2c 00 56 49 4f 4c 49 4e 33 20 20 20
>392067	00 31 9c f1 f9 00 0e 31		INSTRUMENT_VLNPIZZ1   .text $00, $31, $9C, $F1, $F9, $00, $0E, $31, $80, $F7, $E6, $00, 'VLNPIZZ1  '
>39206f	80 f7 e6 00 56 4c 4e 50 49 5a 5a 31 20 20
>39207d	00 00 02 00 f0 00 0e 14		INSTRUMENT_WAVE       .text $00, $00, $02, $00, $F0, $00, $0E, $14, $80, $1B, $A2, $00, 'WAVE      '
>392085	80 1b a2 00 57 41 56 45 20 20 20 20 20 20
>392093	00 11 2d c8 2f 00 0c 31		INSTRUMENT_XYLO1      .text $00, $11, $2D, $C8, $2F, $00, $0C, $31, $00, $F5, $F5, $00, 'XYLO1     '
>39209b	00 f5 f5 00 58 59 4c 4f 31 20 20 20 20 20
>3920a9	06 2e 00 ff 0f 00 00 00		INSTRUMENT_XYLO2      .text $06, $2E, $00, $FF, $0F, $00, $00, $00, $00, $00, $00, $00, 'XYLO2     '
>3920b1	00 00 00 00 58 59 4c 4f 32 20 20 20 20 20
>3920bf	00 06 00 ff f0 00 0e c4		INSTRUMENT_XYLO3      .text $00, $06, $00, $FF, $F0, $00, $0E, $C4, $00, $F8, $B5, $00, 'XYLO3     '
>3920c7	00 f8 b5 00 58 59 4c 4f 33 20 20 20 20 20

;******  Return to file: src\OPL2_Library.asm


;******  Processing file: src\OPL2_Midi_Drums.asm

>3920d5	00 3e 00 9f 0f 0f 00 30		DRUMINS_CLAP2         .text $00, $3E, $00, $9F, $0F, $0F, $00, $30, $00, $87, $FA, $00
>3920dd	00 87 fa 00
>3920e1	00 01 00 78 97 09 00 02		DRUMINS_SCRATCH1      .text $00, $01, $00, $78, $97, $09, $00, $02, $00, $88, $98, $03
>3920e9	00 88 98 03
>3920ed	00 01 00 78 97 09 00 02		DRUMINS_SCRATCH2      .text $00, $01, $00, $78, $97, $09, $00, $02, $00, $88, $98, $03
>3920f5	00 88 98 03
>3920f9	00 16 08 f1 fb 01 00 11		DRUMINS_RIMSHOT2      .text $00, $16, $08, $F1, $FB, $01, $00, $11, $00, $F9, $69, $00
>392101	00 f9 69 00
>392105	00 00 00 f8 6c 01 00 0e		DRUMINS_HIQ           .text $00, $00, $00, $F8, $6C, $01, $00, $0E, $80, $E8, $4A, $00
>39210d	80 e8 4a 00
>392111	00 25 1b fa f2 01 00 12		DRUMINS_WOODBLOK      .text $00, $25, $1B, $FA, $F2, $01, $00, $12, $00, $F6, $9A, $00
>392119	00 f6 9a 00
>39211d	00 06 03 f4 44 00 01 01		DRUMINS_GLOCK         .text $00, $06, $03, $F4, $44, $00, $01, $01, $1B, $F2, $34, $00
>392125	1b f2 34 00
>392129	00 00 00 f9 f3 05 00 01		DRUMINS_BASS_DR2      .text $00, $00, $00, $F9, $F3, $05, $00, $01, $00, $F7, $8A, $00
>392131	00 f7 8a 00
>392135	00 01 07 fa fd 05 00 01		DRUMINS_BASS_DR1      .text $00, $01, $07, $FA, $FD, $05, $00, $01, $00, $F6, $47, $00
>39213d	00 f6 47 00
>392141	00 16 08 f1 fb 01 00 11		DRUMINS_RIMSHOT       .text $00, $16, $08, $F1, $FB, $01, $00, $11, $00, $F9, $69, $00
>392149	00 f9 69 00
>39214d	00 24 00 ff 00 0f 00 02		DRUMINS_SNARE_AC      .text $00, $24, $00, $FF, $00, $0F, $00, $02, $00, $F7, $A9, $00
>392155	00 f7 a9 00
>392159	00 3e 00 9f 0f 0f 00 30		DRUMINS_CLAP          .text $00, $3E, $00, $9F, $0F, $0F, $00, $30, $00, $87, $FA, $00
>392161	00 87 fa 00
>392165	00 24 00 ff 00 0f 00 02		DRUMINS_SNARE_EL      .text $00, $24, $00, $FF, $00, $0F, $00, $02, $00, $F7, $A9, $00
>39216d	00 f7 a9 00
>392171	00 06 0a fa 1f 0c 00 11		DRUMINS_LO_TOMS       .text $00, $06, $0A, $FA, $1F, $0C, $00, $11, $00, $F5, $F5, $00
>392179	00 f5 f5 00
>39217d	00 2c 00 f2 fe 07 00 02		DRUMINS_HIHAT_CL      .text $00, $2C, $00, $F2, $FE, $07, $00, $02, $06, $B8, $D8, $03
>392185	06 b8 d8 03
>392189	00 06 0a fa 1f 0c 00 11		DRUMINS_HI_TOMS       .text $00, $06, $0A, $FA, $1F, $0C, $00, $11, $00, $F5, $F5, $00
>392191	00 f5 f5 00
>392195	00 2c 00 f2 fe 07 00 02		DRUMINS_HIHAT_PL      .text $00, $2C, $00, $F2, $FE, $07, $00, $02, $06, $B8, $D8, $03
>39219d	06 b8 d8 03
>3921a1	00 06 0a fa 1f 0c 00 11		DRUMINS_LOW_TOM       .text $00, $06, $0A, $FA, $1F, $0C, $00, $11, $00, $F5, $F5, $00
>3921a9	00 f5 f5 00
>3921ad	00 2e 00 82 f6 05 00 04		DRUMINS_HIHAT_OP      .text $00, $2E, $00, $82, $F6, $05, $00, $04, $10, $74, $F8, $03
>3921b5	10 74 f8 03
>3921b9	00 06 0a fa 1f 0c 00 11		DRUMINS_LTOM_MID      .text $00, $06, $0A, $FA, $1F, $0C, $00, $11, $00, $F5, $F5, $00
>3921c1	00 f5 f5 00
>3921c5	00 06 0a fa 1f 0c 00 11		DRUMINS_HTOM_MID      .text $00, $06, $0A, $FA, $1F, $0C, $00, $11, $00, $F5, $F5, $00
>3921cd	00 f5 f5 00
>3921d1	00 2c 00 9f 00 0f 02 0e		DRUMINS_CRASH         .text $00, $2C, $00, $9F, $00, $0F, $02, $0E, $05, $C5, $D4, $03
>3921d9	05 c5 d4 03
>3921dd	00 06 0a fa 1f 0c 00 11		DRUMINS_TOM_HIGH      .text $00, $06, $0A, $FA, $1F, $0C, $00, $11, $00, $F5, $F5, $00
>3921e5	00 f5 f5 00
>3921e9	00 29 10 94 00 0f 00 04		DRUMINS_RIDE_CY       .text $00, $29, $10, $94, $00, $0F, $00, $04, $04, $F9, $44, $03
>3921f1	04 f9 44 03
>3921f5	00 2c 00 9f 00 0f 02 0e		DRUMINS_TAMBOUR       .text $00, $2C, $00, $9F, $00, $0F, $02, $0E, $05, $C5, $D4, $03
>3921fd	05 c5 d4 03
>392201	00 29 10 94 00 0f 00 04		DRUMINS_CYMBAL        .text $00, $29, $10, $94, $00, $0F, $00, $04, $04, $F9, $44, $03
>392209	04 f9 44 03
>39220d	00 2e 09 f5 f1 01 00 06		DRUMINS_TAMBOU2       .text $00, $2E, $09, $F5, $F1, $01, $00, $06, $03, $87, $F7, $03
>392215	03 87 f7 03
>392219	00 2c 00 9f 00 0f 02 0e		DRUMINS_SPLASH        .text $00, $2C, $00, $9F, $00, $0F, $02, $0E, $05, $C5, $D4, $03
>392221	05 c5 d4 03
>392225	00 37 14 f7 a1 09 01 03		DRUMINS_COWBELL       .text $00, $37, $14, $F7, $A1, $09, $01, $03, $00, $F6, $28, $00
>39222d	00 f6 28 00
>392231	00 2c 00 9f 00 0f 02 0e		DRUMINS_CRASH2        .text $00, $2C, $00, $9F, $00, $0F, $02, $0E, $05, $C5, $D4, $03
>392239	05 c5 d4 03
>39223d	00 80 00 ff 00 0d 01 00		DRUMINS_VIBRASLA      .text $00, $80, $00, $FF, $00, $0D, $01, $00, $00, $F5, $F7, $01
>392245	00 f5 f7 01
>392249	00 29 10 94 00 0f 00 04		DRUMINS_RIDE2         .text $00, $29, $10, $94, $00, $0F, $00, $04, $04, $F9, $44, $03
>392251	04 f9 44 03
>392255	00 25 c4 fa fa 01 00 03		DRUMINS_HI_BONGO      .text $00, $25, $C4, $FA, $FA, $01, $00, $03, $00, $99, $F9, $00
>39225d	00 99 f9 00
>392261	00 21 03 fb fa 01 01 02		DRUMINS_LO_BONGO      .text $00, $21, $03, $FB, $FA, $01, $01, $02, $00, $A8, $F7, $00
>392269	00 a8 f7 00
>39226d	00 25 c4 fa fa 01 00 03		DRUMINS_MUTECONG      .text $00, $25, $C4, $FA, $FA, $01, $00, $03, $00, $99, $F9, $00
>392275	00 99 f9 00
>392279	00 24 18 f9 fa 0f 02 03		DRUMINS_OPENCONG      .text $00, $24, $18, $F9, $FA, $0F, $02, $03, $00, $A6, $F6, $00
>392281	00 a6 f6 00
>392285	00 24 18 f9 fa 0f 02 03		DRUMINS_LOWCONGA      .text $00, $24, $18, $F9, $FA, $0F, $02, $03, $00, $A6, $F6, $00
>39228d	00 a6 f6 00
>392291	00 05 14 f5 f5 07 02 03		DRUMINS_HI_TIMBA      .text $00, $05, $14, $F5, $F5, $07, $02, $03, $00, $F6, $36, $02
>392299	00 f6 36 02
>39229d	00 05 14 f5 f5 07 02 03		DRUMINS_LO_TIMBA      .text $00, $05, $14, $F5, $F5, $07, $02, $03, $00, $F6, $36, $02
>3922a5	00 f6 36 02
>3922a9	00 1c 0c f9 31 0f 01 15		DRUMINS_HI_AGOGO      .text $00, $1C, $0C, $F9, $31, $0F, $01, $15, $00, $96, $E8, $01
>3922b1	00 96 e8 01
>3922b5	00 1c 0c f9 31 0f 01 15		DRUMINS_LO_AGOGO      .text $00, $1C, $0C, $F9, $31, $0F, $01, $15, $00, $96, $E8, $01
>3922bd	00 96 e8 01
>3922c1	00 0e 00 ff 01 0f 00 0e		DRUMINS_CABASA        .text $00, $0E, $00, $FF, $01, $0F, $00, $0E, $02, $79, $77, $03
>3922c9	02 79 77 03
>3922cd	00 0e 00 ff 01 0f 00 0e		DRUMINS_MARACAS       .text $00, $0E, $00, $FF, $01, $0F, $00, $0E, $02, $79, $77, $03
>3922d5	02 79 77 03
>3922d9	00 20 15 af 07 05 01 0e		DRUMINS_S_WHISTL      .text $00, $20, $15, $AF, $07, $05, $01, $0E, $00, $A5, $2B, $02
>3922e1	00 a5 2b 02
>3922e5	00 20 18 bf 07 01 01 0e		DRUMINS_L_WHISTL      .text $00, $20, $18, $BF, $07, $01, $01, $0E, $00, $93, $3B, $02
>3922ed	00 93 3b 02
>3922f1	00 20 00 f0 f7 0b 00 08		DRUMINS_S_GUIRO       .text $00, $20, $00, $F0, $F7, $0B, $00, $08, $01, $89, $3B, $03
>3922f9	01 89 3b 03
>3922fd	00 20 00 f3 fa 09 00 08		DRUMINS_L_GUIRO       .text $00, $20, $00, $F3, $FA, $09, $00, $08, $0A, $53, $2B, $02
>392305	0a 53 2b 02
>392309	00 15 21 f8 9a 09 01 13		DRUMINS_CLAVES        .text $00, $15, $21, $F8, $9A, $09, $01, $13, $00, $F6, $89, $00
>392311	00 f6 89 00
>392315	00 25 1b fa f2 01 00 12		DRUMINS_HI_WDBLK      .text $00, $25, $1B, $FA, $F2, $01, $00, $12, $00, $F6, $9A, $00
>39231d	00 f6 9a 00
>392321	00 25 1b fa f2 01 00 12		DRUMINS_LO_WDBLK      .text $00, $25, $1B, $FA, $F2, $01, $00, $12, $00, $F6, $9A, $00
>392329	00 f6 9a 00
>39232d	00 20 01 5f 07 01 00 08		DRUMINS_MU_CUICA      .text $00, $20, $01, $5F, $07, $01, $00, $08, $00, $87, $4B, $01
>392335	00 87 4b 01
>392339	00 25 12 57 f7 01 01 03		DRUMINS_OP_CUICA      .text $00, $25, $12, $57, $F7, $01, $01, $03, $00, $78, $67, $01
>392341	00 78 67 01
>392345	00 22 2f f1 f0 07 00 27		DRUMINS_MU_TRNGL      .text $00, $22, $2F, $F1, $F0, $07, $00, $27, $02, $F8, $FC, $00
>39234d	02 f8 fc 00
>392351	00 26 44 f1 f0 07 00 27		DRUMINS_OP_TRNGL      .text $00, $26, $44, $F1, $F0, $07, $00, $27, $40, $F5, $F5, $00
>392359	40 f5 f5 00
>39235d	00 0e 00 ff 01 0f 00 0e		DRUMINS_SHAKER        .text $00, $0E, $00, $FF, $01, $0F, $00, $0E, $02, $79, $77, $03
>392365	02 79 77 03
>392369	00 26 44 f1 f0 07 00 27		DRUMINS_TRIANGL1      .text $00, $26, $44, $F1, $F0, $07, $00, $27, $40, $F5, $F5, $00
>392371	40 f5 f5 00
>392375	00 26 44 f1 f0 07 00 27		DRUMINS_TRIANGL2      .text $00, $26, $44, $F1, $F0, $07, $00, $27, $40, $F5, $F5, $00
>39237d	40 f5 f5 00
>392381	00 16 08 f1 fb 01 00 11		DRUMINS_RIMSHOT3      .text $00, $16, $08, $F1, $FB, $01, $00, $11, $00, $F9, $69, $00
>392389	00 f9 69 00
>39238d	00 16 08 f1 fb 01 00 11		DRUMINS_RIMSHOT4      .text $00, $16, $08, $F1, $FB, $01, $00, $11, $00, $F9, $69, $00
>392395	00 f9 69 00
>392399	00 02 1d f5 93 01 00 00		DRUMINS_TAIKO         .text $00, $02, $1D, $F5, $93, $01, $00, $00, $00, $C6, $45, $00
>3923a1	00 c6 45 00
=27					DRUM_NOTE_BASE = 27;
=60					NUM_MIDI_DRUMS = 60;
>3923a5	d5 20 39 00 e1 20 39 00		midiDrums     .dword DRUMINS_CLAP2, DRUMINS_SCRATCH1, DRUMINS_SCRATCH2, DRUMINS_RIMSHOT2
>3923ad	ed 20 39 00 f9 20 39 00
>3923b5	05 21 39 00 11 21 39 00		              .dword DRUMINS_HIQ, DRUMINS_WOODBLOK, DRUMINS_GLOCK, DRUMINS_BASS_DR2
>3923bd	1d 21 39 00 29 21 39 00
>3923c5	35 21 39 00 41 21 39 00		              .dword DRUMINS_BASS_DR1, DRUMINS_RIMSHOT,  DRUMINS_SNARE_AC, DRUMINS_CLAP
>3923cd	4d 21 39 00 59 21 39 00
>3923d5	65 21 39 00 71 21 39 00		              .dword DRUMINS_SNARE_EL, DRUMINS_LO_TOMS,  DRUMINS_HIHAT_CL, DRUMINS_HI_TOMS
>3923dd	7d 21 39 00 89 21 39 00
>3923e5	95 21 39 00 a1 21 39 00		              .dword DRUMINS_HIHAT_PL, DRUMINS_LOW_TOM,	DRUMINS_HIHAT_OP, DRUMINS_LTOM_MID
>3923ed	ad 21 39 00 b9 21 39 00
>3923f5	c5 21 39 00 d1 21 39 00		              .dword DRUMINS_HTOM_MID, DRUMINS_CRASH,    DRUMINS_TOM_HIGH, DRUMINS_RIDE_CY
>3923fd	dd 21 39 00 e9 21 39 00
>392405	f5 21 39 00 01 22 39 00		              .dword DRUMINS_TAMBOUR,  DRUMINS_CYMBAL,   DRUMINS_TAMBOU2,  DRUMINS_SPLASH
>39240d	0d 22 39 00 19 22 39 00
>392415	25 22 39 00 31 22 39 00		              .dword DRUMINS_COWBELL,  DRUMINS_CRASH2, 	DRUMINS_VIBRASLA, DRUMINS_RIDE2
>39241d	3d 22 39 00 49 22 39 00
>392425	55 22 39 00 61 22 39 00		              .dword DRUMINS_HI_BONGO, DRUMINS_LO_BONGO, DRUMINS_MUTECONG, DRUMINS_OPENCONG
>39242d	6d 22 39 00 79 22 39 00
>392435	85 22 39 00 91 22 39 00		              .dword DRUMINS_LOWCONGA, DRUMINS_HI_TIMBA, DRUMINS_LO_TIMBA, DRUMINS_HI_AGOGO
>39243d	9d 22 39 00 a9 22 39 00
>392445	b5 22 39 00 c1 22 39 00		              .dword DRUMINS_LO_AGOGO, DRUMINS_CABASA, DRUMINS_MARACAS,  DRUMINS_S_WHISTL
>39244d	cd 22 39 00 d9 22 39 00
>392455	e5 22 39 00 f1 22 39 00		              .dword DRUMINS_L_WHISTL, DRUMINS_S_GUIRO,  DRUMINS_L_GUIRO,  DRUMINS_CLAVES
>39245d	fd 22 39 00 09 23 39 00
>392465	15 23 39 00 21 23 39 00		              .dword DRUMINS_HI_WDBLK, DRUMINS_LO_WDBLK, DRUMINS_MU_CUICA, DRUMINS_OP_CUICA
>39246d	2d 23 39 00 39 23 39 00
>392475	45 23 39 00 51 23 39 00		              .dword DRUMINS_MU_TRNGL, DRUMINS_OP_TRNGL, DRUMINS_SHAKER, DRUMINS_TRIANGL1
>39247d	5d 23 39 00 69 23 39 00
>392485	75 23 39 00 81 23 39 00		              .dword DRUMINS_TRIANGL2, DRUMINS_RIMSHOT3, DRUMINS_RIMSHOT4, DRUMINS_TAIKO
>39248d	8d 23 39 00 99 23 39 00

;******  Return to file: src\OPL2_Library.asm


;******  Processing file: src\OPL2_Midi_Instruments.asm

>392495	00 33 5a b2 50 01 00 31		MIDI_INSTRUMENT_PIANO1     .text $00, $33, $5A, $B2, $50, $01, $00, $31, $00, $B1, $F5, $01
>39249d	00 b1 f5 01
>3924a1	00 31 49 f2 53 07 01 11		MIDI_INSTRUMENT_PIANO2     .text $00, $31, $49, $F2, $53, $07, $01, $11, $03, $F1, $F5, $00
>3924a9	03 f1 f5 00
>3924ad	00 31 95 d1 83 0d 01 32		MIDI_INSTRUMENT_PIANO3     .text $00, $31, $95, $D1, $83, $0D, $01, $32, $03, $C1, $F5, $00
>3924b5	03 c1 f5 00
>3924b9	00 34 9b f3 63 01 01 11		MIDI_INSTRUMENT_HONKTONK   .text $00, $34, $9B, $F3, $63, $01, $01, $11, $00, $92, $F5, $01
>3924c1	00 92 f5 01
>3924c5	00 27 28 f8 b7 01 02 91		MIDI_INSTRUMENT_EP1        .text $00, $27, $28, $F8, $B7, $01, $02, $91, $00, $F1, $F9, $00
>3924cd	00 f1 f9 00
>3924d1	00 1a 2d f3 ee 01 01 11		MIDI_INSTRUMENT_EP2        .text $00, $1A, $2D, $F3, $EE, $01, $01, $11, $00, $F1, $F5, $00
>3924d9	00 f1 f5 00
>3924dd	00 35 95 f2 58 0f 01 32		MIDI_INSTRUMENT_HARPSIC    .text $00, $35, $95, $F2, $58, $0F, $01, $32, $02, $81, $F6, $01
>3924e5	02 81 f6 01
>3924e9	00 31 85 c9 40 01 00 35		MIDI_INSTRUMENT_CLAVIC     .text $00, $31, $85, $C9, $40, $01, $00, $35, $00, $C2, $B9, $01
>3924f1	00 c2 b9 01
>3924f5	00 09 15 c7 64 08 00 01		MIDI_INSTRUMENT_CELESTA    .text $00, $09, $15, $C7, $64, $08, $00, $01, $05, $B2, $35, $00
>3924fd	05 b2 35 00
>392501	00 06 03 f4 44 00 01 01		MIDI_INSTRUMENT_GLOCK      .text $00, $06, $03, $F4, $44, $00, $01, $01, $1B, $F2, $34, $00
>392509	1b f2 34 00
>39250d	00 04 06 a9 24 0a 01 01		MIDI_INSTRUMENT_MUSICBOX   .text $00, $04, $06, $A9, $24, $0A, $01, $01, $01, $F5, $74, $00
>392515	01 f5 74 00
>392519	00 d4 00 f6 33 00 00 f1		MIDI_INSTRUMENT_VIBES      .text $00, $D4, $00, $F6, $33, $00, $00, $F1, $00, $61, $E3, $00
>392521	00 61 e3 00
>392525	00 d4 00 f7 e8 04 00 d1		MIDI_INSTRUMENT_MARIMBA    .text $00, $D4, $00, $F7, $E8, $04, $00, $D1, $00, $A4, $64, $00
>39252d	00 a4 64 00
>392531	00 36 16 f7 f7 01 00 31		MIDI_INSTRUMENT_XYLO       .text $00, $36, $16, $F7, $F7, $01, $00, $31, $07, $B5, $F5, $00
>392539	07 b5 f5 00
>39253d	00 03 1b a2 43 0b 00 00		MIDI_INSTRUMENT_TUBEBELL   .text $00, $03, $1B, $A2, $43, $0B, $00, $00, $00, $F3, $74, $00
>392545	00 f3 74 00
>392549	00 c3 8e f8 35 01 01 11		MIDI_INSTRUMENT_SANTUR     .text $00, $C3, $8E, $F8, $35, $01, $01, $11, $00, $C3, $94, $01
>392551	00 c3 94 01
>392555	00 e2 07 f4 1b 06 01 e0		MIDI_INSTRUMENT_ORGAN1     .text $00, $E2, $07, $F4, $1B, $06, $01, $E0, $00, $F4, $0D, $01
>39255d	00 f4 0d 01
>392561	00 f2 00 f6 2c 04 00 f0		MIDI_INSTRUMENT_ORGAN2     .text $00, $F2, $00, $F6, $2C, $04, $00, $F0, $00, $F5, $0B, $01
>392569	00 f5 0b 01
>39256d	00 f1 06 b6 15 0a 00 f0		MIDI_INSTRUMENT_ORGAN3     .text $00, $F1, $06, $B6, $15, $0A, $00, $F0, $00, $BF, $07, $00
>392575	00 bf 07 00
>392579	00 22 03 79 16 08 01 e0		MIDI_INSTRUMENT_PIPEORG    .text $00, $22, $03, $79, $16, $08, $01, $E0, $00, $6D, $08, $01
>392581	00 6d 08 01
>392585	00 31 27 63 06 01 00 72		MIDI_INSTRUMENT_REEDORG    .text $00, $31, $27, $63, $06, $01, $00, $72, $00, $51, $17, $01
>39258d	00 51 17 01
>392591	00 b4 1d 53 16 0f 01 71		MIDI_INSTRUMENT_ACORDIAN   .text $00, $B4, $1D, $53, $16, $0F, $01, $71, $00, $51, $17, $01
>392599	00 51 17 01
>39259d	00 25 29 97 15 01 00 32		MIDI_INSTRUMENT_HARMONIC   .text $00, $25, $29, $97, $15, $01, $00, $32, $00, $53, $08, $01
>3925a5	00 53 08 01
>3925a9	00 24 9e 67 15 0f 00 31		MIDI_INSTRUMENT_BANDNEON   .text $00, $24, $9E, $67, $15, $0F, $00, $31, $00, $53, $06, $01
>3925b1	00 53 06 01
>3925b5	00 13 27 a3 b4 05 01 31		MIDI_INSTRUMENT_NYLONGT    .text $00, $13, $27, $A3, $B4, $05, $01, $31, $00, $D2, $F8, $00
>3925bd	00 d2 f8 00
>3925c1	00 17 a3 f3 32 01 00 11		MIDI_INSTRUMENT_STEELGT    .text $00, $17, $A3, $F3, $32, $01, $00, $11, $00, $E2, $C7, $01
>3925c9	00 e2 c7 01
>3925cd	00 33 24 d2 c1 0f 01 31		MIDI_INSTRUMENT_JAZZGT     .text $00, $33, $24, $D2, $C1, $0F, $01, $31, $00, $F1, $9C, $00
>3925d5	00 f1 9c 00
>3925d9	00 31 05 f8 44 01 00 32		MIDI_INSTRUMENT_CLEANGT    .text $00, $31, $05, $F8, $44, $01, $00, $32, $02, $F2, $C9, $01
>3925e1	02 f2 c9 01
>3925e5	00 21 09 9c 7b 07 00 02		MIDI_INSTRUMENT_MUTEGT     .text $00, $21, $09, $9C, $7B, $07, $00, $02, $03, $95, $FB, $00
>3925ed	03 95 fb 00
>3925f1	00 21 84 81 98 07 01 21		MIDI_INSTRUMENT_OVERDGT    .text $00, $21, $84, $81, $98, $07, $01, $21, $04, $A1, $59, $00
>3925f9	04 a1 59 00
>3925fd	00 b1 0c 78 43 01 00 22		MIDI_INSTRUMENT_DISTGT     .text $00, $B1, $0C, $78, $43, $01, $00, $22, $03, $91, $FC, $03
>392605	03 91 fc 03
>392609	00 00 0a 82 8c 09 00 08		MIDI_INSTRUMENT_GTHARMS    .text $00, $00, $0A, $82, $8C, $09, $00, $08, $02, $B4, $EC, $00
>392611	02 b4 ec 00
>392615	00 21 13 ab 46 01 00 21		MIDI_INSTRUMENT_ACOUBASS   .text $00, $21, $13, $AB, $46, $01, $00, $21, $00, $93, $F7, $00
>39261d	00 93 f7 00
>392621	00 01 0a f9 32 01 00 22		MIDI_INSTRUMENT_FINGBASS   .text $00, $01, $0A, $F9, $32, $01, $00, $22, $04, $C1, $58, $00
>392629	04 c1 58 00
>39262d	00 21 07 fa 77 0b 00 22		MIDI_INSTRUMENT_PICKBASS   .text $00, $21, $07, $FA, $77, $0B, $00, $22, $02, $C3, $6A, $00
>392635	02 c3 6a 00
>392639	00 21 17 71 57 0b 00 21		MIDI_INSTRUMENT_FRETLESS   .text $00, $21, $17, $71, $57, $0B, $00, $21, $00, $62, $87, $00
>392641	00 62 87 00
>392645	00 25 01 fa 78 07 01 12		MIDI_INSTRUMENT_SLAPBAS1   .text $00, $25, $01, $FA, $78, $07, $01, $12, $00, $F3, $97, $00
>39264d	00 f3 97 00
>392651	00 21 03 fa 88 0d 00 13		MIDI_INSTRUMENT_SLAPBAS2   .text $00, $21, $03, $FA, $88, $0D, $00, $13, $00, $B3, $97, $00
>392659	00 b3 97 00
>39265d	00 21 09 f5 7f 09 01 23		MIDI_INSTRUMENT_SYNBASS1   .text $00, $21, $09, $F5, $7F, $09, $01, $23, $04, $F3, $CC, $00
>392665	04 f3 cc 00
>392669	00 01 10 a3 9b 09 00 01		MIDI_INSTRUMENT_SYNBASS2   .text $00, $01, $10, $A3, $9B, $09, $00, $01, $00, $93, $AA, $00
>392671	00 93 aa 00
>392675	00 e2 19 f6 29 0d 01 e1		MIDI_INSTRUMENT_VIOLIN     .text $00, $E2, $19, $F6, $29, $0D, $01, $E1, $00, $78, $08, $01
>39267d	00 78 08 01
>392681	00 e2 1c f6 29 0d 01 e1		MIDI_INSTRUMENT_VIOLA      .text $00, $E2, $1C, $F6, $29, $0D, $01, $E1, $00, $78, $08, $01
>392689	00 78 08 01
>39268d	00 61 19 69 16 0b 01 61		MIDI_INSTRUMENT_CELLO      .text $00, $61, $19, $69, $16, $0B, $01, $61, $00, $54, $27, $01
>392695	00 54 27 01
>392699	00 71 18 82 31 0d 01 32		MIDI_INSTRUMENT_CONTRAB    .text $00, $71, $18, $82, $31, $0D, $01, $32, $00, $61, $56, $00
>3926a1	00 61 56 00
>3926a5	00 e2 23 70 06 0d 01 e1		MIDI_INSTRUMENT_TREMSTR    .text $00, $E2, $23, $70, $06, $0D, $01, $E1, $00, $75, $16, $01
>3926ad	00 75 16 01
>3926b1	00 02 00 88 e6 08 00 61		MIDI_INSTRUMENT_PIZZ       .text $00, $02, $00, $88, $E6, $08, $00, $61, $00, $F5, $F6, $01
>3926b9	00 f5 f6 01
>3926bd	00 12 20 f6 d5 0f 01 11		MIDI_INSTRUMENT_HARP       .text $00, $12, $20, $F6, $D5, $0F, $01, $11, $80, $F3, $E3, $00
>3926c5	80 f3 e3 00
>3926c9	00 61 0e f4 f4 01 01 00		MIDI_INSTRUMENT_TIMPANI    .text $00, $61, $0E, $F4, $F4, $01, $01, $00, $00, $B5, $F5, $00
>3926d1	00 b5 f5 00
>3926d5	00 61 1e 9c 04 0f 01 21		MIDI_INSTRUMENT_STRINGS    .text $00, $61, $1E, $9C, $04, $0F, $01, $21, $80, $71, $16, $00
>3926dd	80 71 16 00
>3926e1	00 a2 2a c0 d6 0f 02 21		MIDI_INSTRUMENT_SLOWSTR    .text $00, $A2, $2A, $C0, $D6, $0F, $02, $21, $00, $30, $55, $01
>3926e9	00 30 55 01
>3926ed	00 61 21 72 35 0f 01 61		MIDI_INSTRUMENT_SYNSTR1    .text $00, $61, $21, $72, $35, $0F, $01, $61, $00, $62, $36, $01
>3926f5	00 62 36 01
>3926f9	00 21 1a 72 23 0f 01 21		MIDI_INSTRUMENT_SYNSTR2    .text $00, $21, $1A, $72, $23, $0F, $01, $21, $02, $51, $07, $00
>392701	02 51 07 00
>392705	00 e1 16 97 31 09 00 61		MIDI_INSTRUMENT_CHOIR      .text $00, $E1, $16, $97, $31, $09, $00, $61, $00, $62, $39, $00
>39270d	00 62 39 00
>392711	00 22 c3 79 45 01 00 21		MIDI_INSTRUMENT_OOHS       .text $00, $22, $C3, $79, $45, $01, $00, $21, $00, $66, $27, $00
>392719	00 66 27 00
>39271d	00 21 de 63 55 01 01 21		MIDI_INSTRUMENT_SYNVOX     .text $00, $21, $DE, $63, $55, $01, $01, $21, $00, $73, $46, $00
>392725	00 73 46 00
>392729	00 42 05 86 f7 0a 00 50		MIDI_INSTRUMENT_ORCHIT     .text $00, $42, $05, $86, $F7, $0A, $00, $50, $00, $74, $76, $01
>392731	00 74 76 01
>392735	00 31 1c 61 02 0f 00 61		MIDI_INSTRUMENT_TRUMPET    .text $00, $31, $1C, $61, $02, $0F, $00, $61, $81, $92, $38, $00
>39273d	81 92 38 00
>392741	00 71 1e 52 23 0f 00 61		MIDI_INSTRUMENT_TROMBONE   .text $00, $71, $1E, $52, $23, $0F, $00, $61, $02, $71, $19, $00
>392749	02 71 19 00
>39274d	00 21 1a 76 16 0f 00 21		MIDI_INSTRUMENT_TUBA       .text $00, $21, $1A, $76, $16, $0F, $00, $21, $01, $81, $09, $00
>392755	01 81 09 00
>392759	00 25 28 89 2c 07 02 20		MIDI_INSTRUMENT_MUTETRP    .text $00, $25, $28, $89, $2C, $07, $02, $20, $00, $83, $4B, $02
>392761	00 83 4b 02
>392765	00 21 1f 79 16 09 00 a2		MIDI_INSTRUMENT_FRHORN     .text $00, $21, $1F, $79, $16, $09, $00, $A2, $05, $71, $59, $00
>39276d	05 71 59 00
>392771	00 21 19 87 16 0f 00 21		MIDI_INSTRUMENT_BRASS1     .text $00, $21, $19, $87, $16, $0F, $00, $21, $03, $82, $39, $00
>392779	03 82 39 00
>39277d	00 21 17 75 35 0f 00 22		MIDI_INSTRUMENT_SYNBRAS1   .text $00, $21, $17, $75, $35, $0F, $00, $22, $82, $84, $17, $00
>392785	82 84 17 00
>392789	00 21 22 62 58 0f 00 21		MIDI_INSTRUMENT_SYNBRAS2   .text $00, $21, $22, $62, $58, $0F, $00, $21, $02, $72, $16, $00
>392791	02 72 16 00
>392795	00 b1 1b 59 07 01 01 a1		MIDI_INSTRUMENT_SOPSAX     .text $00, $B1, $1B, $59, $07, $01, $01, $A1, $00, $7B, $0A, $00
>39279d	00 7b 0a 00
>3927a1	00 21 16 9f 04 0b 00 21		MIDI_INSTRUMENT_ALTOSAX    .text $00, $21, $16, $9F, $04, $0B, $00, $21, $00, $85, $0C, $01
>3927a9	00 85 0c 01
>3927ad	00 21 0f a8 20 0d 00 23		MIDI_INSTRUMENT_TENSAX     .text $00, $21, $0F, $A8, $20, $0D, $00, $23, $00, $7B, $0A, $01
>3927b5	00 7b 0a 01
>3927b9	00 21 0f 88 04 09 00 26		MIDI_INSTRUMENT_BARISAX    .text $00, $21, $0F, $88, $04, $09, $00, $26, $00, $79, $18, $01
>3927c1	00 79 18 01
>3927c5	00 31 18 8f 05 01 00 32		MIDI_INSTRUMENT_OBOE       .text $00, $31, $18, $8F, $05, $01, $00, $32, $01, $73, $08, $00
>3927cd	01 73 08 00
>3927d1	00 a1 0a 8c 37 01 01 24		MIDI_INSTRUMENT_ENGLHORN   .text $00, $A1, $0A, $8C, $37, $01, $01, $24, $04, $77, $0A, $00
>3927d9	04 77 0a 00
>3927dd	00 31 04 a8 67 0b 00 75		MIDI_INSTRUMENT_BASSOON    .text $00, $31, $04, $A8, $67, $0B, $00, $75, $00, $51, $19, $00
>3927e5	00 51 19 00
>3927e9	00 a2 1f 77 26 01 01 21		MIDI_INSTRUMENT_CLARINET   .text $00, $A2, $1F, $77, $26, $01, $01, $21, $01, $74, $09, $00
>3927f1	01 74 09 00
>3927f5	00 e1 07 b8 94 01 01 21		MIDI_INSTRUMENT_PICCOLO    .text $00, $E1, $07, $B8, $94, $01, $01, $21, $01, $63, $28, $00
>3927fd	01 63 28 00
>392801	00 a1 93 87 59 01 00 e1		MIDI_INSTRUMENT_FLUTE1     .text $00, $A1, $93, $87, $59, $01, $00, $E1, $00, $65, $0A, $00
>392809	00 65 0a 00
>39280d	00 22 10 9f 38 01 00 61		MIDI_INSTRUMENT_RECORDER   .text $00, $22, $10, $9F, $38, $01, $00, $61, $00, $67, $29, $00
>392815	00 67 29 00
>392819	00 e2 0d 88 9a 01 01 21		MIDI_INSTRUMENT_PANFLUTE   .text $00, $E2, $0D, $88, $9A, $01, $01, $21, $00, $67, $09, $00
>392821	00 67 09 00
>392825	00 a2 10 98 94 0f 00 21		MIDI_INSTRUMENT_BOTTLEB    .text $00, $A2, $10, $98, $94, $0F, $00, $21, $01, $6A, $28, $00
>39282d	01 6a 28 00
>392831	00 f1 1c 86 26 0f 00 f1		MIDI_INSTRUMENT_SHAKU      .text $00, $F1, $1C, $86, $26, $0F, $00, $F1, $00, $55, $27, $00
>392839	00 55 27 00
>39283d	00 e1 3f 9f 09 00 00 e1		MIDI_INSTRUMENT_WHISTLE    .text $00, $E1, $3F, $9F, $09, $00, $00, $E1, $00, $6F, $08, $00
>392845	00 6f 08 00
>392849	00 e2 3b f7 19 01 00 21		MIDI_INSTRUMENT_OCARINA    .text $00, $E2, $3B, $F7, $19, $01, $00, $21, $00, $7A, $07, $00
>392851	00 7a 07 00
>392855	00 22 1e 92 0c 0f 00 61		MIDI_INSTRUMENT_SQUARWAV   .text $00, $22, $1E, $92, $0C, $0F, $00, $61, $06, $A2, $0D, $00
>39285d	06 a2 0d 00
>392861	00 21 15 f4 22 0f 01 21		MIDI_INSTRUMENT_SAWWAV     .text $00, $21, $15, $F4, $22, $0F, $01, $21, $00, $A3, $5F, $00
>392869	00 a3 5f 00
>39286d	00 f2 20 47 66 03 01 f1		MIDI_INSTRUMENT_SYNCALLI   .text $00, $F2, $20, $47, $66, $03, $01, $F1, $00, $42, $27, $00
>392875	00 42 27 00
>392879	00 61 19 88 28 0f 00 61		MIDI_INSTRUMENT_CHIFLEAD   .text $00, $61, $19, $88, $28, $0F, $00, $61, $05, $B2, $49, $00
>392881	05 b2 49 00
>392885	00 21 16 82 1b 01 00 23		MIDI_INSTRUMENT_CHARANG    .text $00, $21, $16, $82, $1B, $01, $00, $23, $00, $B2, $79, $01
>39288d	00 b2 79 01
>392891	00 21 00 ca 93 01 00 22		MIDI_INSTRUMENT_SOLOVOX    .text $00, $21, $00, $CA, $93, $01, $00, $22, $00, $7A, $1A, $00
>392899	00 7a 1a 00
>39289d	00 23 00 92 c9 08 01 22		MIDI_INSTRUMENT_FIFTHSAW   .text $00, $23, $00, $92, $C9, $08, $01, $22, $00, $82, $28, $01
>3928a5	00 82 28 01
>3928a9	00 21 1d f3 7b 0f 00 22		MIDI_INSTRUMENT_BASSLEAD   .text $00, $21, $1D, $F3, $7B, $0F, $00, $22, $02, $C3, $5F, $00
>3928b1	02 c3 5f 00
>3928b5	00 e1 00 81 25 00 01 a6		MIDI_INSTRUMENT_FANTASIA   .text $00, $E1, $00, $81, $25, $00, $01, $A6, $86, $C4, $95, $01
>3928bd	86 c4 95 01
>3928c1	00 21 27 31 01 0f 00 21		MIDI_INSTRUMENT_WARMPAD    .text $00, $21, $27, $31, $01, $0F, $00, $21, $00, $44, $15, $00
>3928c9	00 44 15 00
>3928cd	00 60 14 83 35 0d 02 61		MIDI_INSTRUMENT_POLYSYN    .text $00, $60, $14, $83, $35, $0D, $02, $61, $00, $D1, $06, $00
>3928d5	00 d1 06 00
>3928d9	00 e1 5c d3 01 01 01 62		MIDI_INSTRUMENT_SPACEVOX   .text $00, $E1, $5C, $D3, $01, $01, $01, $62, $00, $82, $37, $00
>3928e1	00 82 37 00
>3928e5	00 28 38 34 86 01 02 21		MIDI_INSTRUMENT_BOWEDGLS   .text $00, $28, $38, $34, $86, $01, $02, $21, $00, $41, $35, $00
>3928ed	00 41 35 00
>3928f1	00 24 12 52 f3 05 01 23		MIDI_INSTRUMENT_METALPAD   .text $00, $24, $12, $52, $F3, $05, $01, $23, $02, $32, $F5, $01
>3928f9	02 32 f5 01
>3928fd	00 61 1d 62 a6 0b 00 a1		MIDI_INSTRUMENT_HALOPAD    .text $00, $61, $1D, $62, $A6, $0B, $00, $A1, $00, $61, $26, $00
>392905	00 61 26 00
>392909	00 22 0f 22 d5 0b 01 21		MIDI_INSTRUMENT_SWEEPPAD   .text $00, $22, $0F, $22, $D5, $0B, $01, $21, $84, $3F, $05, $01
>392911	84 3f 05 01
>392915	00 e3 1f f9 24 01 00 31		MIDI_INSTRUMENT_ICERAIN    .text $00, $E3, $1F, $F9, $24, $01, $00, $31, $01, $D1, $F6, $00
>39291d	01 d1 f6 00
>392921	00 63 00 41 55 06 01 a2		MIDI_INSTRUMENT_SOUNDTRK   .text $00, $63, $00, $41, $55, $06, $01, $A2, $00, $41, $05, $01
>392929	00 41 05 01
>39292d	00 c7 25 a7 65 01 01 c1		MIDI_INSTRUMENT_CRYSTAL    .text $00, $C7, $25, $A7, $65, $01, $01, $C1, $05, $F3, $E4, $00
>392935	05 f3 e4 00
>392939	00 e3 19 f7 b7 01 01 61		MIDI_INSTRUMENT_ATMOSPH    .text $00, $E3, $19, $F7, $B7, $01, $01, $61, $00, $92, $F5, $01
>392941	00 92 f5 01
>392945	00 66 9b a8 44 0f 00 41		MIDI_INSTRUMENT_BRIGHT     .text $00, $66, $9B, $A8, $44, $0F, $00, $41, $04, $F2, $E4, $01
>39294d	04 f2 e4 01
>392951	00 61 20 22 75 0d 00 61		MIDI_INSTRUMENT_GOBLIN     .text $00, $61, $20, $22, $75, $0D, $00, $61, $00, $45, $25, $00
>392959	00 45 25 00
>39295d	00 e1 21 f6 84 0f 00 e1		MIDI_INSTRUMENT_ECHODROP   .text $00, $E1, $21, $F6, $84, $0F, $00, $E1, $01, $A3, $36, $00
>392965	01 a3 36 00
>392969	00 e2 14 73 64 0b 01 e1		MIDI_INSTRUMENT_STARTHEM   .text $00, $E2, $14, $73, $64, $0B, $01, $E1, $01, $98, $05, $01
>392971	01 98 05 01
>392975	00 21 0b 72 34 09 00 24		MIDI_INSTRUMENT_SITAR      .text $00, $21, $0B, $72, $34, $09, $00, $24, $02, $A3, $F6, $01
>39297d	02 a3 f6 01
>392981	00 21 16 f4 53 0d 00 04		MIDI_INSTRUMENT_BANJO      .text $00, $21, $16, $F4, $53, $0D, $00, $04, $00, $F6, $F8, $00
>392989	00 f6 f8 00
>39298d	00 21 18 da 02 0d 00 35		MIDI_INSTRUMENT_SHAMISEN   .text $00, $21, $18, $DA, $02, $0D, $00, $35, $00, $F3, $F5, $00
>392995	00 f3 f5 00
>392999	00 25 0f fa 63 09 00 02		MIDI_INSTRUMENT_KOTO       .text $00, $25, $0F, $FA, $63, $09, $00, $02, $00, $94, $E5, $01
>3929a1	00 94 e5 01
>3929a5	00 32 07 f9 96 01 00 11		MIDI_INSTRUMENT_KALIMBA    .text $00, $32, $07, $F9, $96, $01, $00, $11, $00, $84, $44, $00
>3929ad	00 84 44 00
>3929b1	00 20 0e 97 18 09 02 25		MIDI_INSTRUMENT_BAGPIPE    .text $00, $20, $0E, $97, $18, $09, $02, $25, $03, $83, $18, $01
>3929b9	03 83 18 01
>3929bd	00 61 18 f6 29 01 00 62		MIDI_INSTRUMENT_FIDDLE     .text $00, $61, $18, $F6, $29, $01, $00, $62, $01, $78, $08, $01
>3929c5	01 78 08 01
>3929c9	00 e6 21 76 19 0b 00 61		MIDI_INSTRUMENT_SHANNAI    .text $00, $E6, $21, $76, $19, $0B, $00, $61, $03, $8E, $08, $01
>3929d1	03 8e 08 01
>3929d5	00 27 23 f0 d4 01 00 05		MIDI_INSTRUMENT_TINKLBEL   .text $00, $27, $23, $F0, $D4, $01, $00, $05, $09, $F2, $46, $00
>3929dd	09 f2 46 00
>3929e1	00 1c 0c f9 31 0f 01 15		MIDI_INSTRUMENT_AGOGO      .text $00, $1C, $0C, $F9, $31, $0F, $01, $15, $00, $96, $E8, $01
>3929e9	00 96 e8 01
>3929ed	00 02 00 75 16 06 02 01		MIDI_INSTRUMENT_STEELDRM   .text $00, $02, $00, $75, $16, $06, $02, $01, $00, $F6, $F6, $01
>3929f5	00 f6 f6 01
>3929f9	00 25 1b fa f2 01 00 12		MIDI_INSTRUMENT_WOODBLOK   .text $00, $25, $1B, $FA, $F2, $01, $00, $12, $00, $F6, $9A, $00
>392a01	00 f6 9a 00
>392a05	00 02 1d f5 93 01 00 00		MIDI_INSTRUMENT_TAIKO      .text $00, $02, $1D, $F5, $93, $01, $00, $00, $00, $C6, $45, $00
>392a0d	00 c6 45 00
>392a11	00 11 15 f5 32 05 00 10		MIDI_INSTRUMENT_MELOTOM    .text $00, $11, $15, $F5, $32, $05, $00, $10, $00, $F4, $B4, $00
>392a19	00 f4 b4 00
>392a1d	00 22 06 fa 99 09 00 01		MIDI_INSTRUMENT_SYNDRUM    .text $00, $22, $06, $FA, $99, $09, $00, $01, $00, $D5, $25, $00
>392a25	00 d5 25 00
>392a29	00 2e 00 ff 00 0f 02 0e		MIDI_INSTRUMENT_REVRSCYM   .text $00, $2E, $00, $FF, $00, $0F, $02, $0E, $0E, $21, $2D, $00
>392a31	0e 21 2d 00
>392a35	00 30 0b 56 e4 01 01 17		MIDI_INSTRUMENT_FRETNOIS   .text $00, $30, $0B, $56, $E4, $01, $01, $17, $00, $55, $87, $02
>392a3d	00 55 87 02
>392a41	00 24 00 ff 03 0d 00 05		MIDI_INSTRUMENT_BRTHNOIS   .text $00, $24, $00, $FF, $03, $0D, $00, $05, $08, $98, $87, $01
>392a49	08 98 87 01
>392a4d	00 0e 00 f0 00 0f 02 0a		MIDI_INSTRUMENT_SEASHORE   .text $00, $0E, $00, $F0, $00, $0F, $02, $0A, $04, $17, $04, $03
>392a55	04 17 04 03
>392a59	00 20 08 f6 f7 01 00 0e		MIDI_INSTRUMENT_BIRDS      .text $00, $20, $08, $F6, $F7, $01, $00, $0E, $05, $77, $F9, $02
>392a61	05 77 f9 02
>392a65	00 20 14 f1 08 01 00 2e		MIDI_INSTRUMENT_TELEPHON   .text $00, $20, $14, $F1, $08, $01, $00, $2E, $02, $F4, $08, $00
>392a6d	02 f4 08 00
>392a71	00 20 04 f2 00 03 01 23		MIDI_INSTRUMENT_HELICOPT   .text $00, $20, $04, $F2, $00, $03, $01, $23, $00, $36, $05, $01
>392a79	00 36 05 01
>392a7d	00 2e 00 ff 02 0f 00 2a		MIDI_INSTRUMENT_APPLAUSE   .text $00, $2E, $00, $FF, $02, $0F, $00, $2A, $05, $32, $55, $03
>392a85	05 32 55 03
>392a89	00 20 00 a1 ef 0f 00 10		MIDI_INSTRUMENT_GUNSHOT    .text $00, $20, $00, $A1, $EF, $0F, $00, $10, $00, $F3, $DF, $00
>392a91	00 f3 df 00
>392a95	95 24 39 00 a1 24 39 00		midiInstruments .dword MIDI_INSTRUMENT_PIANO1,   MIDI_INSTRUMENT_PIANO2,   MIDI_INSTRUMENT_PIANO3,   MIDI_INSTRUMENT_HONKTONK, MIDI_INSTRUMENT_EP1,      MIDI_INSTRUMENT_EP2
>392a9d	ad 24 39 00 b9 24 39 00 c5 24 39 00 d1 24 39 00
>392aad	dd 24 39 00 e9 24 39 00		              	.dword MIDI_INSTRUMENT_HARPSIC,  MIDI_INSTRUMENT_CLAVIC,   MIDI_INSTRUMENT_CELESTA,  MIDI_INSTRUMENT_GLOCK,    MIDI_INSTRUMENT_MUSICBOX, MIDI_INSTRUMENT_VIBES
>392ab5	f5 24 39 00 01 25 39 00 0d 25 39 00 19 25 39 00
>392ac5	25 25 39 00 31 25 39 00		              	.dword MIDI_INSTRUMENT_MARIMBA,  MIDI_INSTRUMENT_XYLO,     MIDI_INSTRUMENT_TUBEBELL, MIDI_INSTRUMENT_SANTUR,   MIDI_INSTRUMENT_ORGAN1,   MIDI_INSTRUMENT_ORGAN2
>392acd	3d 25 39 00 49 25 39 00 55 25 39 00 61 25 39 00
>392add	6d 25 39 00 79 25 39 00		              	.dword MIDI_INSTRUMENT_ORGAN3,   MIDI_INSTRUMENT_PIPEORG,  MIDI_INSTRUMENT_REEDORG,  MIDI_INSTRUMENT_ACORDIAN, MIDI_INSTRUMENT_HARMONIC, MIDI_INSTRUMENT_BANDNEON
>392ae5	85 25 39 00 91 25 39 00 9d 25 39 00 a9 25 39 00
>392af5	b5 25 39 00 c1 25 39 00		              	.dword MIDI_INSTRUMENT_NYLONGT,  MIDI_INSTRUMENT_STEELGT,  MIDI_INSTRUMENT_JAZZGT,   MIDI_INSTRUMENT_CLEANGT,  MIDI_INSTRUMENT_MUTEGT,   MIDI_INSTRUMENT_OVERDGT
>392afd	cd 25 39 00 d9 25 39 00 e5 25 39 00 f1 25 39 00
>392b0d	fd 25 39 00 09 26 39 00		              	.dword MIDI_INSTRUMENT_DISTGT,   MIDI_INSTRUMENT_GTHARMS,  MIDI_INSTRUMENT_ACOUBASS, MIDI_INSTRUMENT_FINGBASS, MIDI_INSTRUMENT_PICKBASS, MIDI_INSTRUMENT_FRETLESS
>392b15	15 26 39 00 21 26 39 00 2d 26 39 00 39 26 39 00
>392b25	45 26 39 00 51 26 39 00		              	.dword MIDI_INSTRUMENT_SLAPBAS1, MIDI_INSTRUMENT_SLAPBAS2, MIDI_INSTRUMENT_SYNBASS1, MIDI_INSTRUMENT_SYNBASS2, MIDI_INSTRUMENT_VIOLIN,   MIDI_INSTRUMENT_VIOLA
>392b2d	5d 26 39 00 69 26 39 00 75 26 39 00 81 26 39 00
>392b3d	8d 26 39 00 99 26 39 00		              	.dword MIDI_INSTRUMENT_CELLO,    MIDI_INSTRUMENT_CONTRAB,  MIDI_INSTRUMENT_TREMSTR,  MIDI_INSTRUMENT_PIZZ,     MIDI_INSTRUMENT_HARP,     MIDI_INSTRUMENT_TIMPANI
>392b45	a5 26 39 00 b1 26 39 00 bd 26 39 00 c9 26 39 00
>392b55	d5 26 39 00 e1 26 39 00		              	.dword MIDI_INSTRUMENT_STRINGS,  MIDI_INSTRUMENT_SLOWSTR,  MIDI_INSTRUMENT_SYNSTR1,  MIDI_INSTRUMENT_SYNSTR2,  MIDI_INSTRUMENT_CHOIR,    MIDI_INSTRUMENT_OOHS
>392b5d	ed 26 39 00 f9 26 39 00 05 27 39 00 11 27 39 00
>392b6d	1d 27 39 00 29 27 39 00		              	.dword MIDI_INSTRUMENT_SYNVOX,   MIDI_INSTRUMENT_ORCHIT,   MIDI_INSTRUMENT_TRUMPET,  MIDI_INSTRUMENT_TROMBONE, MIDI_INSTRUMENT_TUBA,     MIDI_INSTRUMENT_MUTETRP
>392b75	35 27 39 00 41 27 39 00 4d 27 39 00 59 27 39 00
>392b85	65 27 39 00 71 27 39 00		              	.dword MIDI_INSTRUMENT_FRHORN,   MIDI_INSTRUMENT_BRASS1,   MIDI_INSTRUMENT_SYNBRAS1, MIDI_INSTRUMENT_SYNBRAS2, MIDI_INSTRUMENT_SOPSAX,   MIDI_INSTRUMENT_ALTOSAX
>392b8d	7d 27 39 00 89 27 39 00 95 27 39 00 a1 27 39 00
>392b9d	ad 27 39 00 b9 27 39 00		              	.dword MIDI_INSTRUMENT_TENSAX,   MIDI_INSTRUMENT_BARISAX,  MIDI_INSTRUMENT_OBOE,     MIDI_INSTRUMENT_ENGLHORN, MIDI_INSTRUMENT_BASSOON,  MIDI_INSTRUMENT_CLARINET
>392ba5	c5 27 39 00 d1 27 39 00 dd 27 39 00 e9 27 39 00
>392bb5	f5 27 39 00 01 28 39 00		              	.dword MIDI_INSTRUMENT_PICCOLO,  MIDI_INSTRUMENT_FLUTE1,   MIDI_INSTRUMENT_RECORDER, MIDI_INSTRUMENT_PANFLUTE, MIDI_INSTRUMENT_BOTTLEB,  MIDI_INSTRUMENT_SHAKU
>392bbd	0d 28 39 00 19 28 39 00 25 28 39 00 31 28 39 00
>392bcd	3d 28 39 00 49 28 39 00		              	.dword MIDI_INSTRUMENT_WHISTLE,  MIDI_INSTRUMENT_OCARINA,  MIDI_INSTRUMENT_SQUARWAV, MIDI_INSTRUMENT_SAWWAV,   MIDI_INSTRUMENT_SYNCALLI, MIDI_INSTRUMENT_CHIFLEAD
>392bd5	55 28 39 00 61 28 39 00 6d 28 39 00 79 28 39 00
>392be5	85 28 39 00 91 28 39 00		              	.dword MIDI_INSTRUMENT_CHARANG,  MIDI_INSTRUMENT_SOLOVOX,  MIDI_INSTRUMENT_FIFTHSAW, MIDI_INSTRUMENT_BASSLEAD, MIDI_INSTRUMENT_FANTASIA, MIDI_INSTRUMENT_WARMPAD
>392bed	9d 28 39 00 a9 28 39 00 b5 28 39 00 c1 28 39 00
>392bfd	cd 28 39 00 d9 28 39 00		              	.dword MIDI_INSTRUMENT_POLYSYN,  MIDI_INSTRUMENT_SPACEVOX, MIDI_INSTRUMENT_BOWEDGLS, MIDI_INSTRUMENT_METALPAD, MIDI_INSTRUMENT_HALOPAD,  MIDI_INSTRUMENT_SWEEPPAD
>392c05	e5 28 39 00 f1 28 39 00 fd 28 39 00 09 29 39 00
>392c15	15 29 39 00 21 29 39 00		              	.dword MIDI_INSTRUMENT_ICERAIN,  MIDI_INSTRUMENT_SOUNDTRK, MIDI_INSTRUMENT_CRYSTAL,  MIDI_INSTRUMENT_ATMOSPH,  MIDI_INSTRUMENT_BRIGHT,   MIDI_INSTRUMENT_GOBLIN
>392c1d	2d 29 39 00 39 29 39 00 45 29 39 00 51 29 39 00
>392c2d	5d 29 39 00 69 29 39 00		              	.dword MIDI_INSTRUMENT_ECHODROP, MIDI_INSTRUMENT_STARTHEM, MIDI_INSTRUMENT_SITAR,    MIDI_INSTRUMENT_BANJO,    MIDI_INSTRUMENT_SHAMISEN, MIDI_INSTRUMENT_KOTO
>392c35	75 29 39 00 81 29 39 00 8d 29 39 00 99 29 39 00
>392c45	a5 29 39 00 b1 29 39 00		              	.dword MIDI_INSTRUMENT_KALIMBA,  MIDI_INSTRUMENT_BAGPIPE,  MIDI_INSTRUMENT_FIDDLE,   MIDI_INSTRUMENT_SHANNAI,  MIDI_INSTRUMENT_TINKLBEL, MIDI_INSTRUMENT_AGOGO
>392c4d	bd 29 39 00 c9 29 39 00 d5 29 39 00 e1 29 39 00
>392c5d	ed 29 39 00 f9 29 39 00		              	.dword MIDI_INSTRUMENT_STEELDRM, MIDI_INSTRUMENT_WOODBLOK, MIDI_INSTRUMENT_TAIKO,    MIDI_INSTRUMENT_MELOTOM,  MIDI_INSTRUMENT_SYNDRUM,  MIDI_INSTRUMENT_REVRSCYM
>392c65	05 2a 39 00 11 2a 39 00 1d 2a 39 00 29 2a 39 00
>392c75	35 2a 39 00 41 2a 39 00		              	.dword MIDI_INSTRUMENT_FRETNOIS, MIDI_INSTRUMENT_BRTHNOIS, MIDI_INSTRUMENT_SEASHORE, MIDI_INSTRUMENT_BIRDS,    MIDI_INSTRUMENT_TELEPHON, MIDI_INSTRUMENT_HELICOPT
>392c7d	4d 2a 39 00 59 2a 39 00 65 2a 39 00 71 2a 39 00
>392c8d	7d 2a 39 00 89 2a 39 00		              	.dword MIDI_INSTRUMENT_APPLAUSE, MIDI_INSTRUMENT_GUNSHOT

;******  Return to file: src\OPL2_Library.asm


;******  Processing file: src\OPL2_Midi_Instruments_Win31.asm

>392c95	00 01 8f f2 f4 38 00 01		MIDIW31_INSTRUMENT_PIANO1     .text $00, $01, $8F, $F2, $F4, $38, $00, $01, $0D, $F2, $F7, $00
>392c9d	0d f2 f7 00
>392ca1	00 01 4b f2 f4 38 00 01		MIDIW31_INSTRUMENT_PIANO2     .text $00, $01, $4B, $F2, $F4, $38, $00, $01, $07, $F2, $F7, $00
>392ca9	07 f2 f7 00
>392cad	00 01 49 f2 f4 38 00 01		MIDIW31_INSTRUMENT_PIANO3     .text $00, $01, $49, $F2, $F4, $38, $00, $01, $07, $F2, $F6, $00
>392cb5	07 f2 f6 00
>392cb9	00 81 12 f2 f7 00 00 41		MIDIW31_INSTRUMENT_HONKTONK   .text $00, $81, $12, $F2, $F7, $00, $00, $41, $07, $F2, $F7, $00
>392cc1	07 f2 f7 00
>392cc5	00 01 57 f1 f7 00 00 01		MIDIW31_INSTRUMENT_EP1        .text $00, $01, $57, $F1, $F7, $00, $00, $01, $07, $F2, $F7, $00
>392ccd	07 f2 f7 00
>392cd1	00 01 93 f1 f7 00 00 01		MIDIW31_INSTRUMENT_EP2        .text $00, $01, $93, $F1, $F7, $00, $00, $01, $07, $F2, $F7, $00
>392cd9	07 f2 f7 00
>392cdd	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_HARPSIC    .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392ce5	00 00 00 00
>392ce9	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_CLAVIC     .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392cf1	00 00 00 00
>392cf5	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_CELESTA    .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392cfd	00 00 00 00
>392d01	00 07 97 f3 f2 32 00 11		MIDIW31_INSTRUMENT_GLOCK      .text $00, $07, $97, $F3, $F2, $32, $00, $11, $87, $F2, $F1, $00
>392d09	87 f2 f1 00
>392d0d	00 17 21 54 f4 32 00 01		MIDIW31_INSTRUMENT_MUSICBOX   .text $00, $17, $21, $54, $F4, $32, $00, $01, $07, $F4, $F4, $00
>392d15	07 f4 f4 00
>392d19	00 98 62 f3 f6 30 00 81		MIDIW31_INSTRUMENT_VIBES      .text $00, $98, $62, $F3, $F6, $30, $00, $81, $07, $F2, $F6, $00
>392d21	07 f2 f6 00
>392d25	00 18 23 f6 f6 00 00 01		MIDIW31_INSTRUMENT_MARIMBA    .text $00, $18, $23, $F6, $F6, $00, $00, $01, $07, $E7, $F7, $00
>392d2d	07 e7 f7 00
>392d31	00 15 91 f6 f6 00 00 01		MIDIW31_INSTRUMENT_XYLO       .text $00, $15, $91, $F6, $F6, $00, $00, $01, $07, $F6, $F6, $00
>392d39	07 f6 f6 00
>392d3d	00 45 59 d3 f3 00 00 81		MIDIW31_INSTRUMENT_TUBEBELL   .text $00, $45, $59, $D3, $F3, $00, $00, $81, $87, $A3, $F3, $00
>392d45	87 a3 f3 00
>392d49	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_SANTUR     .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392d51	00 00 00 00
>392d55	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_ORGAN1     .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392d5d	00 00 00 00
>392d61	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_ORGAN2     .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392d69	00 00 00 00
>392d6d	00 70 44 aa 18 34 00 b1		MIDIW31_INSTRUMENT_ORGAN3     .text $00, $70, $44, $AA, $18, $34, $00, $B1, $07, $8A, $08, $00
>392d75	07 8a 08 00
>392d79	00 23 93 97 23 34 01 b1		MIDIW31_INSTRUMENT_PIPEORG    .text $00, $23, $93, $97, $23, $34, $01, $B1, $07, $55, $14, $00
>392d81	07 55 14 00
>392d85	00 61 13 97 04 30 01 b1		MIDIW31_INSTRUMENT_REEDORG    .text $00, $61, $13, $97, $04, $30, $01, $B1, $87, $55, $04, $00
>392d8d	87 55 04 00
>392d91	00 24 48 98 2a 30 01 b1		MIDIW31_INSTRUMENT_ACORDIAN   .text $00, $24, $48, $98, $2A, $30, $01, $B1, $07, $46, $1A, $00
>392d99	07 46 1a 00
>392d9d	00 61 13 91 06 00 01 21		MIDIW31_INSTRUMENT_HARMONIC   .text $00, $61, $13, $91, $06, $00, $01, $21, $07, $61, $07, $00
>392da5	07 61 07 00
>392da9	00 21 13 71 06 00 00 a1		MIDIW31_INSTRUMENT_BANDNEON   .text $00, $21, $13, $71, $06, $00, $00, $A1, $90, $61, $07, $00
>392db1	90 61 07 00
>392db5	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_NYLONGT    .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392dbd	00 00 00 00
>392dc1	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_STEELGT    .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392dc9	00 00 00 00
>392dcd	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_JAZZGT     .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392dd5	00 00 00 00
>392dd9	00 03 87 f6 22 36 01 21		MIDIW31_INSTRUMENT_CLEANGT    .text $00, $03, $87, $F6, $22, $36, $01, $21, $87, $F3, $F8, $00
>392de1	87 f3 f8 00
>392de5	00 03 47 f9 54 30 00 21		MIDIW31_INSTRUMENT_MUTEGT     .text $00, $03, $47, $F9, $54, $30, $00, $21, $07, $F6, $3A, $00
>392ded	07 f6 3a 00
>392df1	00 23 4a 91 41 38 01 21		MIDIW31_INSTRUMENT_OVERDGT    .text $00, $23, $4A, $91, $41, $38, $01, $21, $0C, $84, $19, $00
>392df9	0c 84 19 00
>392dfd	00 23 4a 95 19 32 01 21		MIDIW31_INSTRUMENT_DISTGT     .text $00, $23, $4A, $95, $19, $32, $01, $21, $07, $94, $19, $00
>392e05	07 94 19 00
>392e09	00 09 a1 20 4f 00 00 84		MIDIW31_INSTRUMENT_GTHARMS    .text $00, $09, $A1, $20, $4F, $00, $00, $84, $87, $D1, $F8, $00
>392e11	87 d1 f8 00
>392e15	00 21 1e 94 06 00 00 a2		MIDIW31_INSTRUMENT_ACOUBASS   .text $00, $21, $1E, $94, $06, $00, $00, $A2, $07, $C3, $A6, $00
>392e1d	07 c3 a6 00
>392e21	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_FINGBASS   .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392e29	00 00 00 00
>392e2d	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_PICKBASS   .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392e35	00 00 00 00
>392e39	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_FRETLESS   .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392e41	00 00 00 00
>392e45	00 01 8b a1 9a 38 00 21		MIDIW31_INSTRUMENT_SLAPBAS1   .text $00, $01, $8B, $A1, $9A, $38, $00, $21, $47, $F2, $DF, $00
>392e4d	47 f2 df 00
>392e51	00 21 8b a2 16 38 00 21		MIDIW31_INSTRUMENT_SLAPBAS2   .text $00, $21, $8B, $A2, $16, $38, $00, $21, $0F, $A1, $DF, $00
>392e59	0f a1 df 00
>392e5d	00 31 8b f4 e8 3a 00 31		MIDIW31_INSTRUMENT_SYNBASS1   .text $00, $31, $8B, $F4, $E8, $3A, $00, $31, $07, $F1, $78, $00
>392e65	07 f1 78 00
>392e69	00 31 12 f1 28 30 00 31		MIDIW31_INSTRUMENT_SYNBASS2   .text $00, $31, $12, $F1, $28, $30, $00, $31, $07, $F1, $18, $00
>392e71	07 f1 18 00
>392e75	00 31 15 dd 13 00 01 21		MIDIW31_INSTRUMENT_VIOLIN     .text $00, $31, $15, $DD, $13, $00, $01, $21, $07, $56, $26, $00
>392e7d	07 56 26 00
>392e81	00 31 16 dd 13 00 01 21		MIDIW31_INSTRUMENT_VIOLA      .text $00, $31, $16, $DD, $13, $00, $01, $21, $07, $66, $06, $00
>392e89	07 66 06 00
>392e8d	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_CELLO      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392e95	00 00 00 00
>392e99	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_CONTRAB    .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392ea1	00 00 00 00
>392ea5	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_TREMSTR    .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392ead	00 00 00 00
>392eb1	00 02 1a f5 75 30 01 01		MIDIW31_INSTRUMENT_PIZZ       .text $00, $02, $1A, $F5, $75, $30, $01, $01, $87, $85, $35, $00
>392eb9	87 85 35 00
>392ebd	00 02 1d f5 75 30 01 01		MIDIW31_INSTRUMENT_HARP       .text $00, $02, $1D, $F5, $75, $30, $01, $01, $87, $F3, $F4, $00
>392ec5	87 f3 f4 00
>392ec9	00 10 41 f5 05 32 01 11		MIDIW31_INSTRUMENT_TIMPANI    .text $00, $10, $41, $F5, $05, $32, $01, $11, $07, $F2, $C3, $00
>392ed1	07 f2 c3 00
>392ed5	00 21 9b b1 25 3c 01 a2		MIDIW31_INSTRUMENT_STRINGS    .text $00, $21, $9B, $B1, $25, $3C, $01, $A2, $08, $72, $08, $00
>392edd	08 72 08 00
>392ee1	00 a1 98 7f 03 00 01 21		MIDIW31_INSTRUMENT_SLOWSTR    .text $00, $A1, $98, $7F, $03, $00, $01, $21, $07, $3F, $07, $01
>392ee9	07 3f 07 01
>392eed	00 a1 93 c1 12 00 00 61		MIDIW31_INSTRUMENT_SYNSTR1    .text $00, $A1, $93, $C1, $12, $00, $00, $61, $07, $4F, $05, $00
>392ef5	07 4f 05 00
>392ef9	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_SYNSTR2    .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392f01	00 00 00 00
>392f05	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_CHOIR      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392f0d	00 00 00 00
>392f11	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_OOHS       .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392f19	00 00 00 00
>392f1d	00 71 57 54 05 3c 00 72		MIDIW31_INSTRUMENT_SYNVOX     .text $00, $71, $57, $54, $05, $3C, $00, $72, $07, $7A, $05, $00
>392f25	07 7a 05 00
>392f29	00 90 00 54 63 38 00 41		MIDIW31_INSTRUMENT_ORCHIT     .text $00, $90, $00, $54, $63, $38, $00, $41, $07, $A5, $45, $00
>392f31	07 a5 45 00
>392f35	00 21 92 85 17 3c 00 21		MIDIW31_INSTRUMENT_TRUMPET    .text $00, $21, $92, $85, $17, $3C, $00, $21, $08, $8F, $09, $00
>392f3d	08 8f 09 00
>392f41	00 21 94 75 17 32 00 21		MIDIW31_INSTRUMENT_TROMBONE   .text $00, $21, $94, $75, $17, $32, $00, $21, $0C, $8F, $09, $00
>392f49	0c 8f 09 00
>392f4d	00 21 94 76 15 00 00 61		MIDIW31_INSTRUMENT_TUBA       .text $00, $21, $94, $76, $15, $00, $00, $61, $07, $82, $37, $00
>392f55	07 82 37 00
>392f59	00 31 43 9e 17 00 01 21		MIDIW31_INSTRUMENT_MUTETRP    .text $00, $31, $43, $9E, $17, $00, $01, $21, $07, $62, $2C, $01
>392f61	07 62 2c 01
>392f65	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_FRHORN     .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392f6d	00 00 00 00
>392f71	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_BRASS1     .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392f79	00 00 00 00
>392f7d	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_SYNBRAS1   .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392f85	00 00 00 00
>392f89	00 21 4d 54 3c 38 00 21		MIDIW31_INSTRUMENT_SYNBRAS2   .text $00, $21, $4D, $54, $3C, $38, $00, $21, $07, $A6, $1C, $00
>392f91	07 a6 1c 00
>392f95	00 31 8f 93 02 38 01 61		MIDIW31_INSTRUMENT_SOPSAX     .text $00, $31, $8F, $93, $02, $38, $01, $61, $07, $72, $0B, $00
>392f9d	07 72 0b 00
>392fa1	00 31 8e 93 03 38 01 61		MIDIW31_INSTRUMENT_ALTOSAX    .text $00, $31, $8E, $93, $03, $38, $01, $61, $07, $72, $09, $00
>392fa9	07 72 09 00
>392fad	00 31 91 93 03 30 01 61		MIDIW31_INSTRUMENT_TENSAX     .text $00, $31, $91, $93, $03, $30, $01, $61, $07, $82, $09, $00
>392fb5	07 82 09 00
>392fb9	00 31 8e 93 0f 00 01 61		MIDIW31_INSTRUMENT_BARISAX    .text $00, $31, $8E, $93, $0F, $00, $01, $61, $07, $72, $0F, $00
>392fc1	07 72 0f 00
>392fc5	00 21 4b aa 16 00 01 21		MIDIW31_INSTRUMENT_OBOE       .text $00, $21, $4B, $AA, $16, $00, $01, $21, $07, $8F, $0A, $00
>392fcd	07 8f 0a 00
>392fd1	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_ENGLHORN   .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392fd9	00 00 00 00
>392fdd	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_BASSOON    .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392fe5	00 00 00 00
>392fe9	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_CLARINET   .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392ff1	00 00 00 00
>392ff5	00 e1 1f 85 5f 30 00 e1		MIDIW31_INSTRUMENT_PICCOLO    .text $00, $E1, $1F, $85, $5F, $30, $00, $E1, $07, $65, $1A, $00
>392ffd	07 65 1a 00
>393001	00 e1 46 88 5f 30 00 e1		MIDIW31_INSTRUMENT_FLUTE1     .text $00, $E1, $46, $88, $5F, $30, $00, $E1, $07, $65, $1A, $00
>393009	07 65 1a 00
>39300d	00 a1 9c 75 1f 32 00 21		MIDIW31_INSTRUMENT_RECORDER   .text $00, $A1, $9C, $75, $1F, $32, $00, $21, $07, $75, $0A, $00
>393015	07 75 0a 00
>393019	00 31 8b 84 58 30 00 21		MIDIW31_INSTRUMENT_PANFLUTE   .text $00, $31, $8B, $84, $58, $30, $00, $21, $07, $65, $1A, $00
>393021	07 65 1a 00
>393025	00 e1 4c 66 56 00 00 a1		MIDIW31_INSTRUMENT_BOTTLEB    .text $00, $E1, $4C, $66, $56, $00, $00, $A1, $07, $65, $26, $00
>39302d	07 65 26 00
>393031	00 62 cb 76 46 00 00 a1		MIDIW31_INSTRUMENT_SHAKU      .text $00, $62, $CB, $76, $46, $00, $00, $A1, $07, $55, $36, $00
>393039	07 55 36 00
>39303d	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_WHISTLE    .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>393045	00 00 00 00
>393049	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_OCARINA    .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>393051	00 00 00 00
>393055	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_SQUARWAV   .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>39305d	00 00 00 00
>393061	00 21 0e ff 0f 30 01 21		MIDIW31_INSTRUMENT_SAWWAV     .text $00, $21, $0E, $FF, $0F, $30, $01, $21, $07, $FF, $0F, $01
>393069	07 ff 0f 01
>39306d	00 22 46 86 55 30 00 21		MIDIW31_INSTRUMENT_SYNCALLI   .text $00, $22, $46, $86, $55, $30, $00, $21, $87, $64, $18, $00
>393075	87 64 18 00
>393079	00 21 45 66 12 30 00 a1		MIDIW31_INSTRUMENT_CHIFLEAD   .text $00, $21, $45, $66, $12, $30, $00, $A1, $07, $96, $0A, $00
>393081	07 96 0a 00
>393085	00 21 8b 92 2a 34 01 22		MIDIW31_INSTRUMENT_CHARANG    .text $00, $21, $8B, $92, $2A, $34, $01, $22, $07, $91, $2A, $00
>39308d	07 91 2a 00
>393091	00 a2 9e df 05 00 00 61		MIDIW31_INSTRUMENT_SOLOVOX    .text $00, $A2, $9E, $DF, $05, $00, $00, $61, $47, $6F, $07, $00
>393099	47 6f 07 00
>39309d	00 20 1a ef 01 00 00 60		MIDIW31_INSTRUMENT_FIFTHSAW   .text $00, $20, $1A, $EF, $01, $00, $00, $60, $07, $8F, $06, $02
>3930a5	07 8f 06 02
>3930a9	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_BASSLEAD   .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>3930b1	00 00 00 00
>3930b5	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_FANTASIA   .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>3930bd	00 00 00 00
>3930c1	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_WARMPAD    .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>3930c9	00 00 00 00
>3930cd	00 61 17 91 34 3c 00 61		MIDIW31_INSTRUMENT_POLYSYN    .text $00, $61, $17, $91, $34, $3C, $00, $61, $07, $55, $16, $00
>3930d5	07 55 16 00
>3930d9	00 71 5d 54 01 30 00 72		MIDIW31_INSTRUMENT_SPACEVOX   .text $00, $71, $5D, $54, $01, $30, $00, $72, $07, $6A, $03, $00
>3930e1	07 6a 03 00
>3930e5	00 21 97 21 43 38 00 a2		MIDIW31_INSTRUMENT_BOWEDGLS   .text $00, $21, $97, $21, $43, $38, $00, $A2, $07, $42, $35, $00
>3930ed	07 42 35 00
>3930f1	00 a1 1c a1 77 30 01 21		MIDIW31_INSTRUMENT_METALPAD   .text $00, $A1, $1C, $A1, $77, $30, $01, $21, $07, $31, $47, $01
>3930f9	07 31 47 01
>3930fd	00 21 89 11 33 00 00 61		MIDIW31_INSTRUMENT_HALOPAD    .text $00, $21, $89, $11, $33, $00, $00, $61, $0A, $42, $25, $00
>393105	0a 42 25 00
>393109	00 a1 15 11 47 00 01 21		MIDIW31_INSTRUMENT_SWEEPPAD   .text $00, $A1, $15, $11, $47, $00, $01, $21, $07, $CF, $07, $00
>393111	07 cf 07 00
>393115	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_ICERAIN    .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>39311d	00 00 00 00
>393121	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_SOUNDTRK   .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>393129	00 00 00 00
>39312d	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_CRYSTAL    .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>393135	00 00 00 00
>393139	00 22 92 b1 81 3c 00 61		MIDIW31_INSTRUMENT_ATMOSPH    .text $00, $22, $92, $B1, $81, $3C, $00, $61, $8A, $F2, $26, $00
>393141	8a f2 26 00
>393145	00 41 4d f1 51 30 01 42		MIDIW31_INSTRUMENT_BRIGHT     .text $00, $41, $4D, $F1, $51, $30, $01, $42, $07, $F2, $F5, $00
>39314d	07 f2 f5 00
>393151	00 61 94 11 51 36 01 a3		MIDIW31_INSTRUMENT_GOBLIN     .text $00, $61, $94, $11, $51, $36, $01, $A3, $87, $11, $13, $00
>393159	87 11 13 00
>39315d	00 61 8c 11 31 3a 00 a1		MIDIW31_INSTRUMENT_ECHODROP   .text $00, $61, $8C, $11, $31, $3A, $00, $A1, $87, $1D, $03, $00
>393165	87 1d 03 00
>393169	00 a4 4c f3 73 00 01 61		MIDIW31_INSTRUMENT_STARTHEM   .text $00, $A4, $4C, $F3, $73, $00, $01, $61, $07, $81, $23, $00
>393171	07 81 23 00
>393175	00 02 85 d2 53 00 00 07		MIDIW31_INSTRUMENT_SITAR      .text $00, $02, $85, $D2, $53, $00, $00, $07, $0A, $F2, $F6, $01
>39317d	0a f2 f6 01
>393181	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_BANJO      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>393189	00 00 00 00
>39318d	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_SHAMISEN   .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>393195	00 00 00 00
>393199	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_KOTO       .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>3931a1	00 00 00 00
>3931a5	00 04 4f fa 56 3c 00 01		MIDIW31_INSTRUMENT_KALIMBA    .text $00, $04, $4F, $FA, $56, $3C, $00, $01, $07, $C2, $05, $00
>3931ad	07 c2 05 00
>3931b1	00 21 49 7c 20 36 00 22		MIDIW31_INSTRUMENT_BAGPIPE    .text $00, $21, $49, $7C, $20, $36, $00, $22, $07, $6F, $0C, $01
>3931b9	07 6f 0c 01
>3931bd	00 31 85 dd 33 3a 01 21		MIDIW31_INSTRUMENT_FIDDLE     .text $00, $31, $85, $DD, $33, $3A, $01, $21, $07, $56, $16, $00
>3931c5	07 56 16 00
>3931c9	00 20 04 da 05 30 02 21		MIDIW31_INSTRUMENT_SHANNAI    .text $00, $20, $04, $DA, $05, $30, $02, $21, $88, $8F, $0B, $00
>3931d1	88 8f 0b 00
>3931d5	00 05 6a f1 e5 00 00 03		MIDIW31_INSTRUMENT_TINKLBEL   .text $00, $05, $6A, $F1, $E5, $00, $00, $03, $87, $C3, $E5, $00
>3931dd	87 c3 e5 00
>3931e1	00 07 15 ec 26 00 00 02		MIDIW31_INSTRUMENT_AGOGO      .text $00, $07, $15, $EC, $26, $00, $00, $02, $07, $F8, $16, $00
>3931e9	07 f8 16 00
>3931ed	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_STEELDRM   .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>3931f5	00 00 00 00
>3931f9	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_WOODBLOK   .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>393201	00 00 00 00
>393205	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_TAIKO      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>39320d	00 00 00 00
>393211	00 11 41 f8 47 34 02 10		MIDIW31_INSTRUMENT_MELOTOM    .text $00, $11, $41, $F8, $47, $34, $02, $10, $0A, $F3, $03, $00
>393219	0a f3 03 00
>39321d	00 01 8e f1 06 3e 02 10		MIDIW31_INSTRUMENT_SYNDRUM    .text $00, $01, $8E, $F1, $06, $3E, $02, $10, $07, $F3, $02, $00
>393225	07 f3 02 00
>393229	00 0e 00 1f 00 3e 00 c0		MIDIW31_INSTRUMENT_REVRSCYM   .text $00, $0E, $00, $1F, $00, $3E, $00, $C0, $07, $1F, $FF, $03
>393231	07 1f ff 03
>393235	00 06 80 f8 24 38 00 03		MIDIW31_INSTRUMENT_FRETNOIS   .text $00, $06, $80, $F8, $24, $38, $00, $03, $8F, $56, $84, $02
>39323d	8f 56 84 02
>393241	00 0e 00 f8 00 00 00 d0		MIDIW31_INSTRUMENT_BRTHNOIS   .text $00, $0E, $00, $F8, $00, $00, $00, $D0, $0C, $34, $04, $03
>393249	0c 34 04 03
>39324d	00 0e 00 f6 00 00 00 c0		MIDIW31_INSTRUMENT_SEASHORE   .text $00, $0E, $00, $F6, $00, $00, $00, $C0, $07, $1F, $02, $03
>393255	07 1f 02 03
>393259	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_BIRDS      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>393261	00 00 00 00
>393265	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_TELEPHON   .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>39326d	00 00 00 00
>393271	00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_HELICOPT   .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>393279	00 00 00 00
>39327d	00 26 00 ff 01 3e 00 e4		MIDIW31_INSTRUMENT_APPLAUSE   .text $00, $26, $00, $FF, $01, $3E, $00, $E4, $07, $12, $16, $01
>393285	07 12 16 01
>393289	00 00 00 f3 f0 3e 00 00		MIDIW31_INSTRUMENT_GUNSHOT    .text $00, $00, $00, $F3, $F0, $3E, $00, $00, $07, $F6, $C9, $02
>393291	07 f6 c9 02
>393295	95 2c 39 00 a1 2c 39 00		midiInstrumentsw31 .dword MIDIW31_INSTRUMENT_PIANO1,   MIDIW31_INSTRUMENT_PIANO2,   MIDIW31_INSTRUMENT_PIANO3,   MIDIW31_INSTRUMENT_HONKTONK, MIDIW31_INSTRUMENT_EP1, MIDIW31_INSTRUMENT_EP2
>39329d	ad 2c 39 00 b9 2c 39 00 c5 2c 39 00 d1 2c 39 00
>3932ad	dd 2c 39 00 e9 2c 39 00		                   .dword MIDIW31_INSTRUMENT_HARPSIC,  MIDIW31_INSTRUMENT_CLAVIC,   MIDIW31_INSTRUMENT_CELESTA,  MIDIW31_INSTRUMENT_GLOCK,    MIDIW31_INSTRUMENT_MUSICBOX, MIDIW31_INSTRUMENT_VIBES
>3932b5	f5 2c 39 00 01 2d 39 00 0d 2d 39 00 19 2d 39 00
>3932c5	25 2d 39 00 31 2d 39 00			                 .dword MIDIW31_INSTRUMENT_MARIMBA,  MIDIW31_INSTRUMENT_XYLO,     MIDIW31_INSTRUMENT_TUBEBELL, MIDIW31_INSTRUMENT_SANTUR,   MIDIW31_INSTRUMENT_ORGAN1,   MIDIW31_INSTRUMENT_ORGAN2
>3932cd	3d 2d 39 00 49 2d 39 00 55 2d 39 00 61 2d 39 00
>3932dd	6d 2d 39 00 79 2d 39 00			                 .dword MIDIW31_INSTRUMENT_ORGAN3,   MIDIW31_INSTRUMENT_PIPEORG,  MIDIW31_INSTRUMENT_REEDORG,  MIDIW31_INSTRUMENT_ACORDIAN, MIDIW31_INSTRUMENT_HARMONIC, MIDIW31_INSTRUMENT_BANDNEON
>3932e5	85 2d 39 00 91 2d 39 00 9d 2d 39 00 a9 2d 39 00
>3932f5	b5 2d 39 00 c1 2d 39 00		                     .dword MIDIW31_INSTRUMENT_NYLONGT,  MIDIW31_INSTRUMENT_STEELGT,  MIDIW31_INSTRUMENT_JAZZGT,   MIDIW31_INSTRUMENT_CLEANGT,  MIDIW31_INSTRUMENT_MUTEGT,   MIDIW31_INSTRUMENT_OVERDGT
>3932fd	cd 2d 39 00 d9 2d 39 00 e5 2d 39 00 f1 2d 39 00
>39330d	fd 2d 39 00 09 2e 39 00			                 .dword MIDIW31_INSTRUMENT_DISTGT,   MIDIW31_INSTRUMENT_GTHARMS,  MIDIW31_INSTRUMENT_ACOUBASS, MIDIW31_INSTRUMENT_FINGBASS, MIDIW31_INSTRUMENT_PICKBASS, MIDIW31_INSTRUMENT_FRETLESS
>393315	15 2e 39 00 21 2e 39 00 2d 2e 39 00 39 2e 39 00
>393325	45 2e 39 00 51 2e 39 00			                 .dword MIDIW31_INSTRUMENT_SLAPBAS1, MIDIW31_INSTRUMENT_SLAPBAS2, MIDIW31_INSTRUMENT_SYNBASS1, MIDIW31_INSTRUMENT_SYNBASS2, MIDIW31_INSTRUMENT_VIOLIN,   MIDIW31_INSTRUMENT_VIOLA
>39332d	5d 2e 39 00 69 2e 39 00 75 2e 39 00 81 2e 39 00
>39333d	8d 2e 39 00 99 2e 39 00			                 .dword MIDIW31_INSTRUMENT_CELLO,    MIDIW31_INSTRUMENT_CONTRAB,  MIDIW31_INSTRUMENT_TREMSTR,  MIDIW31_INSTRUMENT_PIZZ,     MIDIW31_INSTRUMENT_HARP,     MIDIW31_INSTRUMENT_TIMPANI
>393345	a5 2e 39 00 b1 2e 39 00 bd 2e 39 00 c9 2e 39 00
>393355	d5 2e 39 00 e1 2e 39 00			                 .dword MIDIW31_INSTRUMENT_STRINGS,  MIDIW31_INSTRUMENT_SLOWSTR,  MIDIW31_INSTRUMENT_SYNSTR1,  MIDIW31_INSTRUMENT_SYNSTR2,  MIDIW31_INSTRUMENT_CHOIR,    MIDIW31_INSTRUMENT_OOHS
>39335d	ed 2e 39 00 f9 2e 39 00 05 2f 39 00 11 2f 39 00
>39336d	1d 2f 39 00 29 2f 39 00			                 .dword MIDIW31_INSTRUMENT_SYNVOX,   MIDIW31_INSTRUMENT_ORCHIT,   MIDIW31_INSTRUMENT_TRUMPET,  MIDIW31_INSTRUMENT_TROMBONE, MIDIW31_INSTRUMENT_TUBA,     MIDIW31_INSTRUMENT_MUTETRP
>393375	35 2f 39 00 41 2f 39 00 4d 2f 39 00 59 2f 39 00
>393385	65 2f 39 00 71 2f 39 00			                 .dword MIDIW31_INSTRUMENT_FRHORN,   MIDIW31_INSTRUMENT_BRASS1,   MIDIW31_INSTRUMENT_SYNBRAS1, MIDIW31_INSTRUMENT_SYNBRAS2, MIDIW31_INSTRUMENT_SOPSAX,   MIDIW31_INSTRUMENT_ALTOSAX
>39338d	7d 2f 39 00 89 2f 39 00 95 2f 39 00 a1 2f 39 00
>39339d	ad 2f 39 00 b9 2f 39 00			                 .dword MIDIW31_INSTRUMENT_TENSAX,   MIDIW31_INSTRUMENT_BARISAX,  MIDIW31_INSTRUMENT_OBOE,     MIDIW31_INSTRUMENT_ENGLHORN, MIDIW31_INSTRUMENT_BASSOON,  MIDIW31_INSTRUMENT_CLARINET
>3933a5	c5 2f 39 00 d1 2f 39 00 dd 2f 39 00 e9 2f 39 00
>3933b5	f5 2f 39 00 01 30 39 00			                 .dword MIDIW31_INSTRUMENT_PICCOLO,  MIDIW31_INSTRUMENT_FLUTE1,   MIDIW31_INSTRUMENT_RECORDER, MIDIW31_INSTRUMENT_PANFLUTE, MIDIW31_INSTRUMENT_BOTTLEB,  MIDIW31_INSTRUMENT_SHAKU
>3933bd	0d 30 39 00 19 30 39 00 25 30 39 00 31 30 39 00
>3933cd	3d 30 39 00 49 30 39 00			                 .dword MIDIW31_INSTRUMENT_WHISTLE,  MIDIW31_INSTRUMENT_OCARINA,  MIDIW31_INSTRUMENT_SQUARWAV, MIDIW31_INSTRUMENT_SAWWAV,   MIDIW31_INSTRUMENT_SYNCALLI, MIDIW31_INSTRUMENT_CHIFLEAD
>3933d5	55 30 39 00 61 30 39 00 6d 30 39 00 79 30 39 00
>3933e5	85 30 39 00 91 30 39 00			                 .dword MIDIW31_INSTRUMENT_CHARANG,  MIDIW31_INSTRUMENT_SOLOVOX,  MIDIW31_INSTRUMENT_FIFTHSAW, MIDIW31_INSTRUMENT_BASSLEAD, MIDIW31_INSTRUMENT_FANTASIA, MIDIW31_INSTRUMENT_WARMPAD
>3933ed	9d 30 39 00 a9 30 39 00 b5 30 39 00 c1 30 39 00
>3933fd	cd 30 39 00 d9 30 39 00			                 .dword MIDIW31_INSTRUMENT_POLYSYN,  MIDIW31_INSTRUMENT_SPACEVOX, MIDIW31_INSTRUMENT_BOWEDGLS, MIDIW31_INSTRUMENT_METALPAD, MIDIW31_INSTRUMENT_HALOPAD,  MIDIW31_INSTRUMENT_SWEEPPAD
>393405	e5 30 39 00 f1 30 39 00 fd 30 39 00 09 31 39 00
>393415	15 31 39 00 21 31 39 00			                 .dword MIDIW31_INSTRUMENT_ICERAIN,  MIDIW31_INSTRUMENT_SOUNDTRK, MIDIW31_INSTRUMENT_CRYSTAL,  MIDIW31_INSTRUMENT_ATMOSPH,  MIDIW31_INSTRUMENT_BRIGHT,   MIDIW31_INSTRUMENT_GOBLIN
>39341d	2d 31 39 00 39 31 39 00 45 31 39 00 51 31 39 00
>39342d	5d 31 39 00 69 31 39 00			                 .dword MIDIW31_INSTRUMENT_ECHODROP, MIDIW31_INSTRUMENT_STARTHEM, MIDIW31_INSTRUMENT_SITAR,    MIDIW31_INSTRUMENT_BANJO,    MIDIW31_INSTRUMENT_SHAMISEN, MIDIW31_INSTRUMENT_KOTO
>393435	75 31 39 00 81 31 39 00 8d 31 39 00 99 31 39 00
>393445	a5 31 39 00 b1 31 39 00			                 .dword MIDIW31_INSTRUMENT_KALIMBA,  MIDIW31_INSTRUMENT_BAGPIPE,  MIDIW31_INSTRUMENT_FIDDLE,   MIDIW31_INSTRUMENT_SHANNAI,  MIDIW31_INSTRUMENT_TINKLBEL, MIDIW31_INSTRUMENT_AGOGO
>39344d	bd 31 39 00 c9 31 39 00 d5 31 39 00 e1 31 39 00
>39345d	ed 31 39 00 f9 31 39 00			                 .dword MIDIW31_INSTRUMENT_STEELDRM, MIDIW31_INSTRUMENT_WOODBLOK, MIDIW31_INSTRUMENT_TAIKO,    MIDIW31_INSTRUMENT_MELOTOM,  MIDIW31_INSTRUMENT_SYNDRUM,  MIDIW31_INSTRUMENT_REVRSCYM
>393465	05 32 39 00 11 32 39 00 1d 32 39 00 29 32 39 00
>393475	35 32 39 00 41 32 39 00			                 .dword MIDIW31_INSTRUMENT_FRETNOIS, MIDIW31_INSTRUMENT_BRTHNOIS, MIDIW31_INSTRUMENT_SEASHORE, MIDIW31_INSTRUMENT_BIRDS,    MIDIW31_INSTRUMENT_TELEPHON, MIDIW31_INSTRUMENT_HELICOPT
>39347d	4d 32 39 00 59 32 39 00 65 32 39 00 71 32 39 00
>39348d	7d 32 39 00 89 32 39 00			                 .dword MIDIW31_INSTRUMENT_APPLAUSE, MIDIW31_INSTRUMENT_GUNSHOT

;******  Return to file: src\OPL2_Library.asm

>393495	3c 42 44 45 47 49 4b 4c		NOTE_INTRO  .byte  $3C, $42, $44, $45, $47, $49, $4B, $4C
.39349d					IOPL2_TONE_TEST
.39349d	e2 20		sep #$20	                SEP #$20        ; set A short
.39349f	c2 10		rep #$10	                REP #$10        ; set X long
.3934a1	a2 00 00	ldx #$0000	                LDX #0
.3934a4					OPL2_TONE_TESTING_L1
.3934a4	bf 95 34 39	lda $393495,x	                LDA NOTE_INTRO, X
.3934a8	29 0f		and #$0f	                AND #$F
.3934aa	85 30		sta $30		                STA OPL2_NOTE ; start at C
.3934ac	bf 95 34 39	lda $393495,x	                LDA NOTE_INTRO, X
.3934b0	29 70		and #$70	                AND #$70
.3934b2	4a		lsr a		                LSR A
.3934b3	4a		lsr a		                LSR A
.3934b4	4a		lsr a		                LSR A
.3934b5	4a		lsr a		                LSR A
.3934b6	85 31		sta $31		                STA OPL2_OCTAVE
.3934b8	8a		txa		                TXA
.3934b9	29 03		and #$03	                AND #$03        ; replace modulo 3 -  play each note on a different channel
.3934bb	85 27		sta $27		                STA OPL2_CHANNEL
.3934bd	22 8d 36 39	jsl $39368d	                JSL OPL2_PLAYNOTE
.3934c1	a0 00 00	ldy #$0000	                LDY #$0000
.3934c4					OPL2_TONE_TESTING_L2
.3934c4	ea		nop		                NOP
.3934c5	ea		nop		                NOP
.3934c6	ea		nop		                NOP
.3934c7	ea		nop		                NOP
.3934c8	c8		iny		                INY
.3934c9	c0 ff ff	cpy #$ffff	                CPY #$FFFF
.3934cc	d0 f6		bne $3934c4	                BNE OPL2_TONE_TESTING_L2
.3934ce	e8		inx		                INX
.3934cf	e0 08 00	cpx #$0008	                CPX #8
.3934d2	d0 d0		bne $3934a4	                BNE OPL2_TONE_TESTING_L1
.3934d4	6b		rtl		                RTL
.3934d5					OPL2_INIT
.3934d5	c2 20		rep #$20	                REP #$20        ; set A long
.3934d7	a9 00 00	lda #$0000	                LDA #$0000
.3934da	85 28		sta $28		                STA OPL2_REG_REGION
.3934dc	85 2a		sta $2a		                STA OPL2_REG_OFFSET
.3934de	85 30		sta $30		                STA OPL2_NOTE
.3934e0	85 32		sta $32		                STA OPL2_PARAMETER0
.3934e2	85 34		sta $34		                STA OPL2_PARAMETER2
.3934e4	a9 5f 14	lda #$145f	                LDA #<>INSTRUMENT_ACCORDN
.3934e7	85 50		sta $50		                STA RAD_ADDR
.3934e9	a9 39 00	lda #$0039	                LDA #<`INSTRUMENT_ACCORDN
.3934ec	85 52		sta $52		                STA RAD_ADDR + 2
.3934ee	e2 20		sep #$20	                SEP #$20        ; set A short
.3934f0	6b		rtl		                RTL
.3934f1					OPL2_Reset
.3934f1	6b		rtl		                RTL
.3934f2					OPL2_Get_FrequencyBlock
.3934f2	6b		rtl		                RTL
.3934f3					OPL2_GET_REGISTER
.3934f3	48		pha		                PHA             ; begin setdp macro
.3934f4	08		php		                PHP
.3934f5	c2 20		rep #$20	                REP #$20        ; set A long
.3934f7	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.3934fa	5b		tcd		                TCD
.3934fb	28		plp		                PLP
.3934fc	68		pla		                PLA             ; end setdp macro
.3934fd	c2 20		rep #$20	                REP #$20        ; set A long
.3934ff	18		clc		              CLC
.393500	a9 00 e6	lda #$e600	              LDA #<>OPL3_R_BASE
.393503	65 32		adc $32		              ADC OPL2_PARAMETER0
.393505	85 2c		sta $2c		              STA OPL2_IND_ADDY_LL
.393507	a9 af 00	lda #$00af	              LDA #`OPL3_R_BASE
.39350a	85 2e		sta $2e		              STA OPL2_IND_ADDY_HL
.39350c	e2 20		sep #$20	                SEP #$20        ; set A short
.39350e	a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.393510	6b		rtl		              RTL
.393511					OPL2_GET_WAVEFORM_SELECT
.393511	48		pha		                PHA             ; begin setdp macro
.393512	08		php		                PHP
.393513	c2 20		rep #$20	                REP #$20        ; set A long
.393515	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393518	5b		tcd		                TCD
.393519	28		plp		                PLP
.39351a	68		pla		                PLA             ; end setdp macro
.39351b	c2 20		rep #$20	                REP #$20        ; set A long
.39351d	a9 00 e6	lda #$e600	              LDA #<>OPL3_R_BASE
.393520	69 01 00	adc #$0001	              ADC #$0001
.393523	85 2c		sta $2c		              STA OPL2_IND_ADDY_LL
.393525	a9 af 00	lda #$00af	              LDA #`OPL3_R_BASE
.393528	85 2e		sta $2e		              STA OPL2_IND_ADDY_HL
.39352a	e2 20		sep #$20	                SEP #$20        ; set A short
.39352c	a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.39352e	29 20		and #$20	              AND #$20
.393530	6b		rtl		              RTL
.393531					OPL2_GET_SCALINGLEVEL
.393531	48		pha		                PHA             ; begin setdp macro
.393532	08		php		                PHP
.393533	c2 20		rep #$20	                REP #$20        ; set A long
.393535	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393538	5b		tcd		                TCD
.393539	28		plp		                PLP
.39353a	68		pla		                PLA             ; end setdp macro
.39353b	c2 20		rep #$20	                REP #$20        ; set A long
.39353d	a9 40 00	lda #$0040	              LDA #$0040  ;
.393540	85 28		sta $28		              STA OPL2_REG_REGION
.393542	20 f4 3d	jsr $393df4	              JSR OPL2_GET_REG_OFFSET
.393545	e2 20		sep #$20	                SEP #$20        ; set A short
.393547	a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.393549	29 c0		and #$c0	              AND #$C0
.39354b	4a		lsr a		              LSR A
.39354c	4a		lsr a		              LSR A
.39354d	4a		lsr a		              LSR A
.39354e	4a		lsr a		              LSR A
.39354f	4a		lsr a		              LSR A
.393550	4a		lsr a		              LSR A
.393551	6b		rtl		              RTL
.393552					OPL2_GET_BLOCK
.393552	48		pha		                PHA             ; begin setdp macro
.393553	08		php		                PHP
.393554	c2 20		rep #$20	                REP #$20        ; set A long
.393556	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393559	5b		tcd		                TCD
.39355a	28		plp		                PLP
.39355b	68		pla		                PLA             ; end setdp macro
.39355c	e2 20		sep #$20	                SEP #$20        ; set A short
.39355e	18		clc		              CLC
.39355f	a5 27		lda $27		              LDA OPL2_CHANNEL
.393561	29 0f		and #$0f	              AND #$0F  ; This is just precaution, it should be between 0 to 8
.393563	69 b0		adc #$b0	              ADC #$B0
.393565	85 2a		sta $2a		              STA OPL2_REG_OFFSET
.393567	a9 00		lda #$00	              LDA #$00
.393569	85 2b		sta $2b		              STA OPL2_REG_OFFSET+1;
.39356b	c2 30		rep #$30	                REP #$30        ; set A&X long
.39356d	18		clc		              CLC
.39356e	a9 00 e6	lda #$e600	              LDA #<>OPL3_R_BASE
.393571	65 2a		adc $2a		              ADC OPL2_REG_OFFSET
.393573	85 2c		sta $2c		              STA OPL2_IND_ADDY_LL
.393575	a9 af 00	lda #$00af	              LDA #`OPL3_R_BASE
.393578	85 2e		sta $2e		              STA OPL2_IND_ADDY_HL
.39357a	e2 20		sep #$20	                SEP #$20        ; set A short
.39357c	a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.39357e	29 1c		and #$1c	              AND #$1C
.393580	4a		lsr a		              LSR A
.393581	4a		lsr a		              LSR A
.393582	6b		rtl		              RTL
.393583					OPL2_GET_KEYON
.393583	48		pha		                PHA             ; begin setdp macro
.393584	08		php		                PHP
.393585	c2 20		rep #$20	                REP #$20        ; set A long
.393587	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.39358a	5b		tcd		                TCD
.39358b	28		plp		                PLP
.39358c	68		pla		                PLA             ; end setdp macro
.39358d	e2 20		sep #$20	                SEP #$20        ; set A short
.39358f	18		clc		              CLC
.393590	a5 27		lda $27		              LDA OPL2_CHANNEL
.393592	29 0f		and #$0f	              AND #$0F  ; This is just precaution, it should be between 0 to 8
.393594	69 b0		adc #$b0	              ADC #$B0
.393596	85 2a		sta $2a		              STA OPL2_REG_OFFSET
.393598	a9 00		lda #$00	              LDA #$00
.39359a	85 2b		sta $2b		              STA OPL2_REG_OFFSET+1;
.39359c	c2 30		rep #$30	                REP #$30        ; set A&X long
.39359e	18		clc		              CLC
.39359f	a9 00 e6	lda #$e600	              LDA #<>OPL3_R_BASE
.3935a2	65 2a		adc $2a		              ADC OPL2_REG_OFFSET
.3935a4	85 2c		sta $2c		              STA OPL2_IND_ADDY_LL
.3935a6	a9 af 00	lda #$00af	              LDA #`OPL3_R_BASE
.3935a9	85 2e		sta $2e		              STA OPL2_IND_ADDY_HL
.3935ab	e2 20		sep #$20	                SEP #$20        ; set A short
.3935ad	a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.3935af	29 20		and #$20	              AND #$20
.3935b1	6b		rtl		              RTL
.3935b2					OPL2_GET_FEEDBACK
.3935b2	48		pha		                PHA             ; begin setdp macro
.3935b3	08		php		                PHP
.3935b4	c2 20		rep #$20	                REP #$20        ; set A long
.3935b6	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.3935b9	5b		tcd		                TCD
.3935ba	28		plp		                PLP
.3935bb	68		pla		                PLA             ; end setdp macro
.3935bc	e2 20		sep #$20	                SEP #$20        ; set A short
.3935be	18		clc		              CLC
.3935bf	a5 27		lda $27		              LDA OPL2_CHANNEL
.3935c1	29 0f		and #$0f	              AND #$0F  ; This is just precaution, it should be between 0 to 8
.3935c3	69 c0		adc #$c0	              ADC #$C0
.3935c5	85 2a		sta $2a		              STA OPL2_REG_OFFSET
.3935c7	a9 00		lda #$00	              LDA #$00
.3935c9	85 2b		sta $2b		              STA OPL2_REG_OFFSET+1;
.3935cb	c2 30		rep #$30	                REP #$30        ; set A&X long
.3935cd	18		clc		              CLC
.3935ce	a9 00 e6	lda #$e600	              LDA #<>OPL3_R_BASE
.3935d1	65 2a		adc $2a		              ADC OPL2_REG_OFFSET
.3935d3	85 2c		sta $2c		              STA OPL2_IND_ADDY_LL
.3935d5	a9 af 00	lda #$00af	              LDA #`OPL3_R_BASE
.3935d8	85 2e		sta $2e		              STA OPL2_IND_ADDY_HL
.3935da	e2 20		sep #$20	                SEP #$20        ; set A short
.3935dc	a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.3935de	29 e0		and #$e0	              AND #$E0
.3935e0	4a		lsr a		              LSR
.3935e1	6b		rtl		              RTL
.3935e2					OPL2_GET_SYNTHMODE
.3935e2	48		pha		                PHA             ; begin setdp macro
.3935e3	08		php		                PHP
.3935e4	c2 20		rep #$20	                REP #$20        ; set A long
.3935e6	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.3935e9	5b		tcd		                TCD
.3935ea	28		plp		                PLP
.3935eb	68		pla		                PLA             ; end setdp macro
.3935ec	e2 20		sep #$20	                SEP #$20        ; set A short
.3935ee	18		clc		              CLC
.3935ef	a5 27		lda $27		              LDA OPL2_CHANNEL
.3935f1	29 0f		and #$0f	              AND #$0F  ; This is just precaution, it should be between 0 to 8
.3935f3	69 c0		adc #$c0	              ADC #$C0
.3935f5	85 2a		sta $2a		              STA OPL2_REG_OFFSET
.3935f7	a9 00		lda #$00	              LDA #$00
.3935f9	85 2b		sta $2b		              STA OPL2_REG_OFFSET+1;
.3935fb	c2 30		rep #$30	                REP #$30        ; set A&X long
.3935fd	18		clc		              CLC
.3935fe	a9 00 e6	lda #$e600	              LDA #<>OPL3_R_BASE
.393601	65 2a		adc $2a		              ADC OPL2_REG_OFFSET
.393603	85 2c		sta $2c		              STA OPL2_IND_ADDY_LL
.393605	a9 af 00	lda #$00af	              LDA #`OPL3_R_BASE
.393608	85 2e		sta $2e		              STA OPL2_IND_ADDY_HL
.39360a	e2 20		sep #$20	                SEP #$20        ; set A short
.39360c	a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.39360e	29 01		and #$01	              AND #$01
.393610	6b		rtl		              RTL
.393611					OPL2_GET_DEEPTREMOLO
.393611	48		pha		                PHA             ; begin setdp macro
.393612	08		php		                PHP
.393613	c2 20		rep #$20	                REP #$20        ; set A long
.393615	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393618	5b		tcd		                TCD
.393619	28		plp		                PLP
.39361a	68		pla		                PLA             ; end setdp macro
.39361b	c2 20		rep #$20	                REP #$20        ; set A long
.39361d	a9 bd 00	lda #$00bd	              LDA #$00BD;
.393620	85 28		sta $28		              STA OPL2_REG_REGION
.393622	20 f4 3d	jsr $393df4	              JSR OPL2_GET_REG_OFFSET
.393625	e2 20		sep #$20	                SEP #$20        ; set A short
.393627	a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.393629	29 80		and #$80	              AND #$80
.39362b	6b		rtl		              RTL
.39362c					OPL2_GET_DEEPVIBRATO
.39362c	48		pha		                PHA             ; begin setdp macro
.39362d	08		php		                PHP
.39362e	c2 20		rep #$20	                REP #$20        ; set A long
.393630	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393633	5b		tcd		                TCD
.393634	28		plp		                PLP
.393635	68		pla		                PLA             ; end setdp macro
.393636	c2 20		rep #$20	                REP #$20        ; set A long
.393638	a9 00 e6	lda #$e600	              LDA #<>OPL3_R_BASE
.39363b	69 bd 00	adc #$00bd	              ADC #$00BD
.39363e	85 2c		sta $2c		              STA OPL2_IND_ADDY_LL
.393640	a9 af 00	lda #$00af	              LDA #`OPL3_R_BASE
.393643	85 2e		sta $2e		              STA OPL2_IND_ADDY_HL
.393645	e2 20		sep #$20	                SEP #$20        ; set A short
.393647	a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.393649	29 40		and #$40	              AND #$40
.39364b	6b		rtl		              RTL
.39364c					OPL2_GET_PERCUSSION
.39364c	48		pha		                PHA             ; begin setdp macro
.39364d	08		php		                PHP
.39364e	c2 20		rep #$20	                REP #$20        ; set A long
.393650	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393653	5b		tcd		                TCD
.393654	28		plp		                PLP
.393655	68		pla		                PLA             ; end setdp macro
.393656	c2 20		rep #$20	                REP #$20        ; set A long
.393658	a9 00 e6	lda #$e600	              LDA #<>OPL3_R_BASE
.39365b	69 bd 00	adc #$00bd	              ADC #$00BD
.39365e	85 2c		sta $2c		              STA OPL2_IND_ADDY_LL
.393660	a9 af 00	lda #$00af	              LDA #`OPL3_R_BASE
.393663	85 2e		sta $2e		              STA OPL2_IND_ADDY_HL
.393665	e2 20		sep #$20	                SEP #$20        ; set A short
.393667	a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.393669	29 20		and #$20	              AND #$20
.39366b	6b		rtl		              RTL
.39366c					OPL2_GET_DRUMS
.39366c	48		pha		                PHA             ; begin setdp macro
.39366d	08		php		                PHP
.39366e	c2 20		rep #$20	                REP #$20        ; set A long
.393670	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393673	5b		tcd		                TCD
.393674	28		plp		                PLP
.393675	68		pla		                PLA             ; end setdp macro
.393676	c2 20		rep #$20	                REP #$20        ; set A long
.393678	a9 00 e6	lda #$e600	              LDA #<>OPL3_R_BASE
.39367b	69 bd 00	adc #$00bd	              ADC #$00BD
.39367e	85 2c		sta $2c		              STA OPL2_IND_ADDY_LL
.393680	a9 af 00	lda #$00af	              LDA #`OPL3_R_BASE
.393683	85 2e		sta $2e		              STA OPL2_IND_ADDY_HL
.393685	e2 20		sep #$20	                SEP #$20        ; set A short
.393687	a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.393689	29 1f		and #$1f	              AND #$1F
.39368b	6b		rtl		              RTL
.39368c					OPL2_Get_WaveForm
.39368c	6b		rtl		                RTL
.39368d					OPL2_PLAYNOTE
.39368d	48		pha		                PHA             ; begin setdp macro
.39368e	08		php		                PHP
.39368f	c2 20		rep #$20	                REP #$20        ; set A long
.393691	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393694	5b		tcd		                TCD
.393695	28		plp		                PLP
.393696	68		pla		                PLA             ; end setdp macro
.393697	e2 20		sep #$20	                SEP #$20        ; set A short
.393699	da		phx		                PHX
.39369a	a9 00		lda #$00	                LDA #$00
.39369c	85 32		sta $32		                STA OPL2_PARAMETER0 ; Set Keyon False
.39369e	20 75 3c	jsr $393c75	                JSR OPL2_SET_KEYON
.3936a1	20 3a 3c	jsr $393c3a	                JSR OPL2_SET_BLOCK  ; OPL2_SET_BLOCK Already to OPL2_OCTAVE
.3936a4	e2 10		sep #$10	                SEP #$10        ; set X short
.3936a6	a5 30		lda $30		                LDA OPL2_NOTE
.3936a8	3a		dec a		                DEC A
.3936a9	0a		asl a		                ASL A
.3936aa	aa		tax		                TAX
.3936ab	bf 24 14 39	lda $391424,x	                LDA @lnoteFNumbers,X
.3936af	85 32		sta $32		                STA OPL2_PARAMETER0 ; Store the 8it in Param OPL2_PARAMETER0
.3936b1	e8		inx		                INX
.3936b2	bf 24 14 39	lda $391424,x	                LDA @lnoteFNumbers,X
.3936b6	85 33		sta $33		                STA OPL2_PARAMETER1 ; Store the 8bit in Param OPL2_PARAMETER1
.3936b8	22 b8 3b 39	jsl $393bb8	                JSL OPL2_SET_FNUMBER
.3936bc	a9 01		lda #$01	                LDA #$01
.3936be	85 32		sta $32		                STA OPL2_PARAMETER0 ; Set Keyon False
.3936c0	20 75 3c	jsr $393c75	                JSR OPL2_SET_KEYON
.3936c3	c2 10		rep #$10	                REP #$10        ; set X long
.3936c5	fa		plx		                PLX
.3936c6	6b		rtl		                RTL
.3936c7					OPL2_PLAYDRUM
.3936c7	6b		rtl		                RTL
.3936c8					OPL2_SET_INSTRUMENT
.3936c8	48		pha		                PHA             ; begin setdp macro
.3936c9	08		php		                PHP
.3936ca	c2 20		rep #$20	                REP #$20        ; set A long
.3936cc	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.3936cf	5b		tcd		                TCD
.3936d0	28		plp		                PLP
.3936d1	68		pla		                PLA             ; end setdp macro
.3936d2	38		sec		              SEC ; Set the WaveFormSelect to True
.3936d3	22 b6 38 39	jsl $3938b6	              JSL OPL2_SET_WAVEFORMSELECT;
.3936d7	e2 20		sep #$20	                SEP #$20        ; set A short
.3936d9	c2 10		rep #$10	                REP #$10        ; set X long
.3936db	a0 00 00	ldy #$0000	              LDY #$0000
.3936de	a2 00 00	ldx #$0000	              LDX #$0000
.3936e1	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO],Y ; Pointer Location 0 in Instrument Profile
.3936e3	85 35		sta $35		              STA OPL2_PARAMETER3
.3936e5	c8		iny		              INY
.3936e6	c9 06		cmp #$06	              CMP #$06
.3936e8	d0 03		bne $3936ed	              BNE PERCUSSION_NEXT07
.3936ea	82 70 01	brl $39385d	              BRL Percussion_6
.3936ed					PERCUSSION_NEXT07
.3936ed	c9 07		cmp #$07	              CMP #$07
.3936ef	d0 03		bne $3936f4	              BNE PERCUSSION_NEXT08
.3936f1	82 44 01	brl $393838	              BRL Percussion_7
.3936f4					PERCUSSION_NEXT08
.3936f4	c9 08		cmp #$08	              CMP #$08
.3936f6	d0 03		bne $3936fb	              BNE PERCUSSION_NEXT09
.3936f8	82 18 01	brl $393813	              BRL Percussion_8
.3936fb					PERCUSSION_NEXT09
.3936fb	c9 09		cmp #$09	              CMP #$09
.3936fd	d0 03		bne $393702	              BNE PERCUSSION_NEXT0A
.3936ff	82 ec 00	brl $3937ee	              BRL Percussion_9
.393702					PERCUSSION_NEXT0A
.393702	c9 0a		cmp #$0a	              CMP #$0A
.393704	d0 03		bne $393709	              BNE Percussion_Default
.393706	82 c0 00	brl $3937c9	              BRL Percussion_A
.393709					Percussion_Default
.393709	a9 00		lda #$00	              LDA #$00
.39370b	85 26		sta $26		              STA OPL2_OPERATOR
.39370d	c2 20		rep #$20	                REP #$20        ; set A long
.39370f	a9 20 00	lda #$0020	              LDA #$0020;
.393712	85 28		sta $28		              STA OPL2_REG_REGION
.393714	20 f4 3d	jsr $393df4	              JSR OPL2_GET_REG_OFFSET
.393717	e2 20		sep #$20	                SEP #$20        ; set A short
.393719	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 1 in Instrument Profile
.39371b	87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.39371d	c8		iny		              INY
.39371e	c2 20		rep #$20	                REP #$20        ; set A long
.393720	a9 40 00	lda #$0040	              LDA #$0040;
.393723	85 28		sta $28		              STA OPL2_REG_REGION
.393725	20 f4 3d	jsr $393df4	              JSR OPL2_GET_REG_OFFSET
.393728	e2 20		sep #$20	                SEP #$20        ; set A short
.39372a	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 2 in Instrument Profile
.39372c	87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.39372e	c8		iny		              INY
.39372f	c2 20		rep #$20	                REP #$20        ; set A long
.393731	a9 60 00	lda #$0060	              LDA #$0060;
.393734	85 28		sta $28		              STA OPL2_REG_REGION
.393736	20 f4 3d	jsr $393df4	              JSR OPL2_GET_REG_OFFSET
.393739	e2 20		sep #$20	                SEP #$20        ; set A short
.39373b	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 3 in Instrument Profile
.39373d	87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.39373f	c8		iny		              INY
.393740	c2 20		rep #$20	                REP #$20        ; set A long
.393742	a9 80 00	lda #$0080	              LDA #$0080;
.393745	85 28		sta $28		              STA OPL2_REG_REGION
.393747	20 f4 3d	jsr $393df4	              JSR OPL2_GET_REG_OFFSET
.39374a	e2 20		sep #$20	                SEP #$20        ; set A short
.39374c	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 4 in Instrument Profile
.39374e	87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.393750	c8		iny		              INY
.393751	c2 20		rep #$20	                REP #$20        ; set A long
.393753	a9 e0 00	lda #$00e0	              LDA #$00E0;
.393756	85 28		sta $28		              STA OPL2_REG_REGION
.393758	20 f4 3d	jsr $393df4	              JSR OPL2_GET_REG_OFFSET
.39375b	e2 20		sep #$20	                SEP #$20        ; set A short
.39375d	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 5 in Instrument Profile
.39375f	87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.393761	c8		iny		              INY
.393762	e2 10		sep #$10	                SEP #$10        ; set X short
.393764	a5 27		lda $27		              LDA OPL2_CHANNEL
.393766	29 0f		and #$0f	              AND #$0F
.393768	aa		tax		              TAX
.393769	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 6 in Instrument Profile
.39376b	9f c0 e6 af	sta $afe6c0,x	              STA @lOPL3_R_FEEDBACK,X
.39376f	c8		iny		              INY
.393770	a9 01		lda #$01	              LDA #$01
.393772	85 26		sta $26		              STA OPL2_OPERATOR
.393774	c2 20		rep #$20	                REP #$20        ; set A long
.393776	a9 20 00	lda #$0020	              LDA #$0020;
.393779	85 28		sta $28		              STA OPL2_REG_REGION
.39377b	20 f4 3d	jsr $393df4	              JSR OPL2_GET_REG_OFFSET
.39377e	e2 20		sep #$20	                SEP #$20        ; set A short
.393780	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 7 in Instrument Profile
.393782	87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.393784	c8		iny		              INY
.393785	c2 20		rep #$20	                REP #$20        ; set A long
.393787	a9 40 00	lda #$0040	              LDA #$0040;
.39378a	85 28		sta $28		              STA OPL2_REG_REGION
.39378c	20 f4 3d	jsr $393df4	              JSR OPL2_GET_REG_OFFSET
.39378f	e2 20		sep #$20	                SEP #$20        ; set A short
.393791	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 8 in Instrument Profile
.393793	87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.393795	c8		iny		              INY
.393796	c2 20		rep #$20	                REP #$20        ; set A long
.393798	a9 60 00	lda #$0060	              LDA #$0060;
.39379b	85 28		sta $28		              STA OPL2_REG_REGION
.39379d	20 f4 3d	jsr $393df4	              JSR OPL2_GET_REG_OFFSET
.3937a0	e2 20		sep #$20	                SEP #$20        ; set A short
.3937a2	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 9 in Instrument Profile
.3937a4	87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.3937a6	c8		iny		              INY
.3937a7	c2 20		rep #$20	                REP #$20        ; set A long
.3937a9	a9 80 00	lda #$0080	              LDA #$0080;
.3937ac	85 28		sta $28		              STA OPL2_REG_REGION
.3937ae	20 f4 3d	jsr $393df4	              JSR OPL2_GET_REG_OFFSET
.3937b1	e2 20		sep #$20	                SEP #$20        ; set A short
.3937b3	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location A in Instrument Profile
.3937b5	87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.3937b7	c8		iny		              INY
.3937b8	c2 20		rep #$20	                REP #$20        ; set A long
.3937ba	a9 e0 00	lda #$00e0	              LDA #$00E0;
.3937bd	85 28		sta $28		              STA OPL2_REG_REGION
.3937bf	20 f4 3d	jsr $393df4	              JSR OPL2_GET_REG_OFFSET
.3937c2	e2 20		sep #$20	                SEP #$20        ; set A short
.3937c4	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location B in Instrument Profile
.3937c6	87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.3937c8	6b		rtl		                RTL
.3937c9					Percussion_A
.3937c9	e2 20		sep #$20	                SEP #$20        ; set A short
.3937cb	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 1 in Instrument Profile
.3937cd	8f 31 e6 af	sta $afe631	              STA @lOPL3_R_AM_VID_EG_KSR_MULT + $11
.3937d1	c8		iny		              INY
.3937d2	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 2 in Instrument Profile
.3937d4	8f 51 e6 af	sta $afe651	              STA @lOPL3_R_KSL_TL + $11
.3937d8	c8		iny		              INY
.3937d9	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 3 in Instrument Profile
.3937db	8f 71 e6 af	sta $afe671	              STA @lOPL3_R_AR_DR + $11
.3937df	c8		iny		              INY
.3937e0	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 4 in Instrument Profile
.3937e2	8f 91 e6 af	sta $afe691	              STA @lOPL3_R_SL_RR + $11
.3937e6	c8		iny		              INY
.3937e7	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 5 in Instrument Profile
.3937e9	8f f1 e6 af	sta $afe6f1	              STA @lOPL3_R_WAVE_SELECT + $11
.3937ed	6b		rtl		                RTL
.3937ee					Percussion_9
.3937ee	e2 20		sep #$20	                SEP #$20        ; set A short
.3937f0	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 1 in Instrument Profile
.3937f2	8f 35 e6 af	sta $afe635	              STA @lOPL3_R_AM_VID_EG_KSR_MULT + $15
.3937f6	c8		iny		              INY
.3937f7	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 2 in Instrument Profile
.3937f9	8f 55 e6 af	sta $afe655	              STA @lOPL3_R_KSL_TL + $15
.3937fd	c8		iny		              INY
.3937fe	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 3 in Instrument Profile
.393800	8f 75 e6 af	sta $afe675	              STA @lOPL3_R_AR_DR + $15
.393804	c8		iny		              INY
.393805	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 4 in Instrument Profile
.393807	8f 95 e6 af	sta $afe695	              STA @lOPL3_R_SL_RR + $15
.39380b	c8		iny		              INY
.39380c	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 5 in Instrument Profile
.39380e	8f f5 e6 af	sta $afe6f5	              STA @lOPL3_R_WAVE_SELECT + $15
.393812	6b		rtl		              RTL
.393813					Percussion_8
.393813	e2 20		sep #$20	                SEP #$20        ; set A short
.393815	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 1 in Instrument Profile
.393817	8f 32 e6 af	sta $afe632	              STA @lOPL3_R_AM_VID_EG_KSR_MULT + $12
.39381b	c8		iny		              INY
.39381c	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 2 in Instrument Profile
.39381e	8f 52 e6 af	sta $afe652	              STA @lOPL3_R_KSL_TL + $12
.393822	c8		iny		              INY
.393823	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 3 in Instrument Profile
.393825	8f 72 e6 af	sta $afe672	              STA @lOPL3_R_AR_DR + $12
.393829	c8		iny		              INY
.39382a	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 4 in Instrument Profile
.39382c	8f 92 e6 af	sta $afe692	              STA @lOPL3_R_SL_RR + $12
.393830	c8		iny		              INY
.393831	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 5 in Instrument Profile
.393833	8f f2 e6 af	sta $afe6f2	              STA @lOPL3_R_WAVE_SELECT + $12
.393837	6b		rtl		              RTL
.393838					Percussion_7
.393838	e2 20		sep #$20	                SEP #$20        ; set A short
.39383a	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 1 in Instrument Profile
.39383c	8f 34 e6 af	sta $afe634	              STA @lOPL3_R_AM_VID_EG_KSR_MULT + $14
.393840	c8		iny		              INY
.393841	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 2 in Instrument Profile
.393843	8f 54 e6 af	sta $afe654	              STA @lOPL3_R_KSL_TL + $14
.393847	c8		iny		              INY
.393848	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 3 in Instrument Profile
.39384a	8f 74 e6 af	sta $afe674	              STA @lOPL3_R_AR_DR + $14
.39384e	c8		iny		              INY
.39384f	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 4 in Instrument Profile
.393851	8f 94 e6 af	sta $afe694	              STA @lOPL3_R_SL_RR + $14
.393855	c8		iny		              INY
.393856	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 5 in Instrument Profile
.393858	8f f4 e6 af	sta $afe6f4	              STA @lOPL3_R_WAVE_SELECT + $14
.39385c	6b		rtl		              RTL
.39385d					Percussion_6
.39385d	e2 20		sep #$20	                SEP #$20        ; set A short
.39385f	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 1 in Instrument Profile
.393861	8f 30 e6 af	sta $afe630	              STA @lOPL3_R_AM_VID_EG_KSR_MULT + $10
.393865	8f 33 e6 af	sta $afe633	              STA @lOPL3_R_AM_VID_EG_KSR_MULT + $13
.393869	c8		iny		              INY
.39386a	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 2 in Instrument Profile
.39386c	8f 50 e6 af	sta $afe650	              STA @lOPL3_R_KSL_TL + $10
.393870	8f 53 e6 af	sta $afe653	              STA @lOPL3_R_KSL_TL + $13
.393874	c8		iny		              INY
.393875	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 3 in Instrument Profile
.393877	8f 70 e6 af	sta $afe670	              STA @lOPL3_R_AR_DR + $10
.39387b	8f 73 e6 af	sta $afe673	              STA @lOPL3_R_AR_DR + $13
.39387f	c8		iny		              INY
.393880	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 4 in Instrument Profile
.393882	8f 90 e6 af	sta $afe690	              STA @lOPL3_R_SL_RR + $10
.393886	8f 93 e6 af	sta $afe693	              STA @lOPL3_R_SL_RR + $13
.39388a	c8		iny		              INY
.39388b	b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 5 in Instrument Profile
.39388d	8f f0 e6 af	sta $afe6f0	              STA @lOPL3_R_WAVE_SELECT + $10
.393891	8f f3 e6 af	sta $afe6f3	              STA @lOPL3_R_WAVE_SELECT + $13
.393895	6b		rtl		              RTL
.393896					OPL2_SET_REGISTER
.393896	48		pha		                PHA             ; begin setdp macro
.393897	08		php		                PHP
.393898	c2 20		rep #$20	                REP #$20        ; set A long
.39389a	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.39389d	5b		tcd		                TCD
.39389e	28		plp		                PLP
.39389f	68		pla		                PLA             ; end setdp macro
.3938a0	c2 20		rep #$20	                REP #$20        ; set A long
.3938a2	18		clc		              CLC
.3938a3	a9 00 e6	lda #$e600	              LDA #<>OPL3_R_BASE
.3938a6	65 32		adc $32		              ADC OPL2_PARAMETER0
.3938a8	85 2c		sta $2c		              STA OPL2_IND_ADDY_LL
.3938aa	a9 af 00	lda #$00af	              LDA #`OPL3_R_BASE
.3938ad	85 2e		sta $2e		              STA OPL2_IND_ADDY_HL
.3938af	e2 20		sep #$20	                SEP #$20        ; set A short
.3938b1	a5 33		lda $33		              LDA OPL2_PARAMETER1
.3938b3	87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.3938b5	6b		rtl		              RTL
.3938b6					OPL2_SET_WAVEFORMSELECT
.3938b6	48		pha		                PHA             ; begin setdp macro
.3938b7	08		php		                PHP
.3938b8	c2 20		rep #$20	                REP #$20        ; set A long
.3938ba	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.3938bd	5b		tcd		                TCD
.3938be	28		plp		                PLP
.3938bf	68		pla		                PLA             ; end setdp macro
.3938c0	c2 20		rep #$20	                REP #$20        ; set A long
.3938c2	a9 01 e6	lda #$e601	              LDA #<>OPL3_R_BASE + $0001
.3938c5	85 2c		sta $2c		              STA OPL2_IND_ADDY_LL
.3938c7	a9 af 00	lda #$00af	              LDA #`OPL3_R_BASE
.3938ca	85 2e		sta $2e		              STA OPL2_IND_ADDY_HL
.3938cc	e2 20		sep #$20	                SEP #$20        ; set A short
.3938ce	b0 07		bcs $3938d7	              BCS OPL2_Set_WaveFormSelect_set
.3938d0	a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.3938d2	29 df		and #$df	              AND #$DF
.3938d4	87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.3938d6	6b		rtl		              RTL
.3938d7					OPL2_Set_WaveFormSelect_set
.3938d7	48		pha		                PHA             ; begin setdp macro
.3938d8	08		php		                PHP
.3938d9	c2 20		rep #$20	                REP #$20        ; set A long
.3938db	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.3938de	5b		tcd		                TCD
.3938df	28		plp		                PLP
.3938e0	68		pla		                PLA             ; end setdp macro
.3938e1	a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.3938e3	09 20 00	ora #$0020	              ORA #$20
.3938e6	87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.3938e8	6b		rtl		                RTL
.3938e9					OPL2_SET_TREMOLO
.3938e9	48		pha		                PHA             ; begin setdp macro
.3938ea	08		php		                PHP
.3938eb	c2 20		rep #$20	                REP #$20        ; set A long
.3938ed	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.3938f0	5b		tcd		                TCD
.3938f1	28		plp		                PLP
.3938f2	68		pla		                PLA             ; end setdp macro
.3938f3	08		php		                PHP ; Push the Carry
.3938f4	c2 20		rep #$20	                REP #$20        ; set A long
.3938f6	18		clc		                CLC
.3938f7	a9 20 00	lda #$0020	                LDA #$0020 ;
.3938fa	85 28		sta $28		                STA OPL2_REG_REGION
.3938fc	20 f4 3d	jsr $393df4	                JSR OPL2_GET_REG_OFFSET
.3938ff	28		plp		                PLP ; Pull the Carry out
.393900	e2 20		sep #$20	                SEP #$20        ; set A short
.393902	b0 08		bcs $39390c	                BCS OPL2_Set_Tremolo_Set;
.393904	a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393906	29 7f		and #$7f	                AND #$7F
.393908	87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.39390a	80 06		bra $393912	                BRA OPL2_Set_Tremolo_Exit
.39390c					OPL2_Set_Tremolo_Set
.39390c	a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.39390e	09 80		ora #$80	                ORA #$80
.393910	87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.393912					OPL2_Set_Tremolo_Exit
.393912	6b		rtl		                RTL
.393913					OPL2_GET_TREMOLO
.393913	48		pha		                PHA             ; begin setdp macro
.393914	08		php		                PHP
.393915	c2 20		rep #$20	                REP #$20        ; set A long
.393917	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.39391a	5b		tcd		                TCD
.39391b	28		plp		                PLP
.39391c	68		pla		                PLA             ; end setdp macro
.39391d	c2 20		rep #$20	                REP #$20        ; set A long
.39391f	a9 20 00	lda #$0020	                LDA #$0020;
.393922	85 28		sta $28		                STA OPL2_REG_REGION
.393924	20 f4 3d	jsr $393df4	                JSR OPL2_GET_REG_OFFSET
.393927	e2 20		sep #$20	                SEP #$20        ; set A short
.393929	a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.39392b	29 80		and #$80	                AND #$80
.39392d	6b		rtl		                RTL
.39392e					OPL2_SET_VIBRATO
.39392e	48		pha		                PHA             ; begin setdp macro
.39392f	08		php		                PHP
.393930	c2 20		rep #$20	                REP #$20        ; set A long
.393932	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393935	5b		tcd		                TCD
.393936	28		plp		                PLP
.393937	68		pla		                PLA             ; end setdp macro
.393938	08		php		                PHP ; Push the Carry
.393939	c2 20		rep #$20	                REP #$20        ; set A long
.39393b	18		clc		                CLC
.39393c	a9 20 00	lda #$0020	                LDA #$0020;
.39393f	85 28		sta $28		                STA OPL2_REG_REGION
.393941	20 f4 3d	jsr $393df4	                JSR OPL2_GET_REG_OFFSET
.393944	28		plp		                PLP ; Pull the Carry out
.393945	e2 20		sep #$20	                SEP #$20        ; set A short
.393947	b0 08		bcs $393951	                BCS OPL2_Set_Vibrato_Set;
.393949	a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.39394b	29 bf		and #$bf	                AND #$BF
.39394d	87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.39394f	80 06		bra $393957	                BRA OPL2_Set_Vibrato_Exit
.393951					OPL2_Set_Vibrato_Set
.393951	a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393953	09 40		ora #$40	                ORA #$40
.393955	87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.393957					OPL2_Set_Vibrato_Exit
.393957	6b		rtl		                RTL
.393958					OPL2_GET_VIBRATO
.393958	48		pha		                PHA             ; begin setdp macro
.393959	08		php		                PHP
.39395a	c2 20		rep #$20	                REP #$20        ; set A long
.39395c	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.39395f	5b		tcd		                TCD
.393960	28		plp		                PLP
.393961	68		pla		                PLA             ; end setdp macro
.393962	c2 20		rep #$20	                REP #$20        ; set A long
.393964	a9 20 00	lda #$0020	                LDA #$0020;
.393967	85 28		sta $28		                STA OPL2_REG_REGION
.393969	20 f4 3d	jsr $393df4	                JSR OPL2_GET_REG_OFFSET
.39396c	e2 20		sep #$20	                SEP #$20        ; set A short
.39396e	a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393970	29 40		and #$40	                AND #$40
.393972	6b		rtl		                RTL
.393973					OPL2_SET_MAINTAINSUSTAIN
.393973	48		pha		                PHA             ; begin setdp macro
.393974	08		php		                PHP
.393975	c2 20		rep #$20	                REP #$20        ; set A long
.393977	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.39397a	5b		tcd		                TCD
.39397b	28		plp		                PLP
.39397c	68		pla		                PLA             ; end setdp macro
.39397d	08		php		              PHP ; Push the Carry
.39397e	c2 20		rep #$20	                REP #$20        ; set A long
.393980	18		clc		              CLC
.393981	a9 20 00	lda #$0020	              LDA #$0020;
.393984	85 28		sta $28		              STA OPL2_REG_REGION
.393986	20 f4 3d	jsr $393df4	              JSR OPL2_GET_REG_OFFSET
.393989	28		plp		              PLP ; Pull the Carry out
.39398a	e2 20		sep #$20	                SEP #$20        ; set A short
.39398c	b0 08		bcs $393996	              BCS OPL2_Set_MaintainSustain_Set;
.39398e	a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.393990	29 df		and #$df	              AND #$DF
.393992	87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.393994	80 06		bra $39399c	              BRA OPL2_Set_MaintainSustain_Exit
.393996					OPL2_Set_MaintainSustain_Set
.393996	a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.393998	09 20		ora #$20	              ORA #$20
.39399a	87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.39399c					OPL2_Set_MaintainSustain_Exit
.39399c	6b		rtl		                RTL
.39399d					OPL2_GET_MAINTAINSUSTAIN
.39399d	48		pha		                PHA             ; begin setdp macro
.39399e	08		php		                PHP
.39399f	c2 20		rep #$20	                REP #$20        ; set A long
.3939a1	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.3939a4	5b		tcd		                TCD
.3939a5	28		plp		                PLP
.3939a6	68		pla		                PLA             ; end setdp macro
.3939a7	c2 20		rep #$20	                REP #$20        ; set A long
.3939a9	a9 20 00	lda #$0020	              LDA #$0020;
.3939ac	85 28		sta $28		              STA OPL2_REG_REGION
.3939ae	20 f4 3d	jsr $393df4	              JSR OPL2_GET_REG_OFFSET
.3939b1	e2 20		sep #$20	                SEP #$20        ; set A short
.3939b3	a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.3939b5	29 20		and #$20	              AND #$20
.3939b7	6b		rtl		                RTL
.3939b8					OPL2_SET_ENVELOPESCALING
.3939b8	48		pha		                PHA             ; begin setdp macro
.3939b9	08		php		                PHP
.3939ba	c2 20		rep #$20	                REP #$20        ; set A long
.3939bc	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.3939bf	5b		tcd		                TCD
.3939c0	28		plp		                PLP
.3939c1	68		pla		                PLA             ; end setdp macro
.3939c2	08		php		              PHP ; Push the Carry
.3939c3	c2 20		rep #$20	                REP #$20        ; set A long
.3939c5	18		clc		              CLC
.3939c6	a9 20 00	lda #$0020	              LDA #$0020;
.3939c9	85 28		sta $28		              STA OPL2_REG_REGION
.3939cb	20 f4 3d	jsr $393df4	              JSR OPL2_GET_REG_OFFSET
.3939ce	28		plp		              PLP ; Pull the Carry out
.3939cf	e2 20		sep #$20	                SEP #$20        ; set A short
.3939d1	b0 08		bcs $3939db	              BCS OPL2_Set_EnvelopeScaling_Set;
.3939d3	a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.3939d5	29 ef		and #$ef	              AND #$EF
.3939d7	87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.3939d9	80 06		bra $3939e1	              BRA OPL2_Set_EnvelopeScaling_Exit
.3939db					OPL2_Set_EnvelopeScaling_Set
.3939db	a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.3939dd	09 10		ora #$10	              ORA #$10
.3939df	87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.3939e1					OPL2_Set_EnvelopeScaling_Exit
.3939e1	6b		rtl		                RTL
.3939e2					OPL2_GET_ENVELOPESCALING
.3939e2	48		pha		                PHA             ; begin setdp macro
.3939e3	08		php		                PHP
.3939e4	c2 20		rep #$20	                REP #$20        ; set A long
.3939e6	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.3939e9	5b		tcd		                TCD
.3939ea	28		plp		                PLP
.3939eb	68		pla		                PLA             ; end setdp macro
.3939ec	c2 20		rep #$20	                REP #$20        ; set A long
.3939ee	a9 20 00	lda #$0020	              LDA #$0020;
.3939f1	85 28		sta $28		              STA OPL2_REG_REGION
.3939f3	20 f4 3d	jsr $393df4	              JSR OPL2_GET_REG_OFFSET
.3939f6	e2 20		sep #$20	                SEP #$20        ; set A short
.3939f8	a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.3939fa	29 10		and #$10	              AND #$10
.3939fc	6b		rtl		                RTL
.3939fd					OPL2_GET_MODFREQMULTIPLE
.3939fd	48		pha		                PHA             ; begin setdp macro
.3939fe	08		php		                PHP
.3939ff	c2 20		rep #$20	                REP #$20        ; set A long
.393a01	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393a04	5b		tcd		                TCD
.393a05	28		plp		                PLP
.393a06	68		pla		                PLA             ; end setdp macro
.393a07	c2 20		rep #$20	                REP #$20        ; set A long
.393a09	a9 20 00	lda #$0020	              LDA #$0020;
.393a0c	85 28		sta $28		              STA OPL2_REG_REGION
.393a0e	20 f4 3d	jsr $393df4	              JSR OPL2_GET_REG_OFFSET
.393a11	e2 20		sep #$20	                SEP #$20        ; set A short
.393a13	a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.393a15	29 0f		and #$0f	              AND #$0F
.393a17	6b		rtl		              RTL
.393a18					OPL2_SET_MODFREQMULTIPLE
.393a18	48		pha		                PHA             ; begin setdp macro
.393a19	08		php		                PHP
.393a1a	c2 20		rep #$20	                REP #$20        ; set A long
.393a1c	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393a1f	5b		tcd		                TCD
.393a20	28		plp		                PLP
.393a21	68		pla		                PLA             ; end setdp macro
.393a22	c2 20		rep #$20	                REP #$20        ; set A long
.393a24	a9 20 00	lda #$0020	                LDA #$0020;
.393a27	85 28		sta $28		                STA OPL2_REG_REGION
.393a29	20 f4 3d	jsr $393df4	                JSR OPL2_GET_REG_OFFSET
.393a2c	e2 20		sep #$20	                SEP #$20        ; set A short
.393a2e	a5 32		lda $32		                LDA OPL2_PARAMETER0
.393a30	29 0f		and #$0f	                AND #$0F
.393a32	85 32		sta $32		                STA OPL2_PARAMETER0
.393a34	a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393a36	29 f0		and #$f0	                AND #$F0
.393a38	05 32		ora $32		                ORA OPL2_PARAMETER0
.393a3a	87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.393a3c	6b		rtl		                RTL
.393a3d					OPL2_SET_SCALINGLEVEL
.393a3d	48		pha		                PHA             ; begin setdp macro
.393a3e	08		php		                PHP
.393a3f	c2 20		rep #$20	                REP #$20        ; set A long
.393a41	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393a44	5b		tcd		                TCD
.393a45	28		plp		                PLP
.393a46	68		pla		                PLA             ; end setdp macro
.393a47	c2 20		rep #$20	                REP #$20        ; set A long
.393a49	a9 40 00	lda #$0040	                LDA #$0040;
.393a4c	85 28		sta $28		                STA OPL2_REG_REGION
.393a4e	20 f4 3d	jsr $393df4	                JSR OPL2_GET_REG_OFFSET
.393a51	e2 20		sep #$20	                SEP #$20        ; set A short
.393a53	a5 32		lda $32		                LDA OPL2_PARAMETER0 ; Attack
.393a55	29 03		and #$03	                AND #$03
.393a57	0a		asl a		                ASL
.393a58	0a		asl a		                ASL
.393a59	0a		asl a		                ASL
.393a5a	0a		asl a		                ASL
.393a5b	0a		asl a		                ASL
.393a5c	0a		asl a		                ASL
.393a5d	85 32		sta $32		                STA OPL2_PARAMETER0
.393a5f	a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393a61	29 3f		and #$3f	                AND #$3F
.393a63	05 32		ora $32		                ORA OPL2_PARAMETER0
.393a65	87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.393a67	6b		rtl		                RTL
.393a68					OPL2_SET_VOLUME
.393a68	48		pha		                PHA             ; begin setdp macro
.393a69	08		php		                PHP
.393a6a	c2 20		rep #$20	                REP #$20        ; set A long
.393a6c	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393a6f	5b		tcd		                TCD
.393a70	28		plp		                PLP
.393a71	68		pla		                PLA             ; end setdp macro
.393a72	c2 20		rep #$20	                REP #$20        ; set A long
.393a74	a9 40 00	lda #$0040	                LDA #$0040  ;
.393a77	85 28		sta $28		                STA OPL2_REG_REGION
.393a79	20 f4 3d	jsr $393df4	                JSR OPL2_GET_REG_OFFSET
.393a7c	e2 20		sep #$20	                SEP #$20        ; set A short
.393a7e	a5 32		lda $32		                LDA OPL2_PARAMETER0 ; Volume
.393a80	29 3f		and #$3f	                AND #$3F
.393a82	85 32		sta $32		                STA OPL2_PARAMETER0
.393a84	a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393a86	29 c0		and #$c0	                AND #$C0
.393a88	05 32		ora $32		                ORA OPL2_PARAMETER0
.393a8a	87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.393a8c	6b		rtl		                RTL
.393a8d					OPL2_GET_VOLUME
.393a8d	48		pha		                PHA             ; begin setdp macro
.393a8e	08		php		                PHP
.393a8f	c2 20		rep #$20	                REP #$20        ; set A long
.393a91	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393a94	5b		tcd		                TCD
.393a95	28		plp		                PLP
.393a96	68		pla		                PLA             ; end setdp macro
.393a97	c2 20		rep #$20	                REP #$20        ; set A long
.393a99	a9 40 00	lda #$0040	                LDA #$0040  ;
.393a9c	85 28		sta $28		                STA OPL2_REG_REGION
.393a9e	20 f4 3d	jsr $393df4	                JSR OPL2_GET_REG_OFFSET
.393aa1	e2 20		sep #$20	                SEP #$20        ; set A short
.393aa3	a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393aa5	29 3f		and #$3f	                AND #$3F
.393aa7	6b		rtl		                RTL
.393aa8					OPL2_SET_ATTACK
.393aa8	48		pha		                PHA             ; begin setdp macro
.393aa9	08		php		                PHP
.393aaa	c2 20		rep #$20	                REP #$20        ; set A long
.393aac	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393aaf	5b		tcd		                TCD
.393ab0	28		plp		                PLP
.393ab1	68		pla		                PLA             ; end setdp macro
.393ab2	c2 20		rep #$20	                REP #$20        ; set A long
.393ab4	a9 60 00	lda #$0060	                LDA #$0060  ;
.393ab7	85 28		sta $28		                STA OPL2_REG_REGION
.393ab9	20 f4 3d	jsr $393df4	                JSR OPL2_GET_REG_OFFSET
.393abc	e2 20		sep #$20	                SEP #$20        ; set A short
.393abe	a5 32		lda $32		                LDA OPL2_PARAMETER0 ; Attack
.393ac0	29 0f		and #$0f	                AND #$0F
.393ac2	0a		asl a		                ASL
.393ac3	0a		asl a		                ASL
.393ac4	0a		asl a		                ASL
.393ac5	0a		asl a		                ASL
.393ac6	85 32		sta $32		                STA OPL2_PARAMETER0
.393ac8	a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393aca	29 0f		and #$0f	                AND #$0F
.393acc	05 32		ora $32		                ORA OPL2_PARAMETER0
.393ace	87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.393ad0	6b		rtl		                RTL
.393ad1					OPL2_GET_ATTACK
.393ad1	48		pha		                PHA             ; begin setdp macro
.393ad2	08		php		                PHP
.393ad3	c2 20		rep #$20	                REP #$20        ; set A long
.393ad5	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393ad8	5b		tcd		                TCD
.393ad9	28		plp		                PLP
.393ada	68		pla		                PLA             ; end setdp macro
.393adb	c2 20		rep #$20	                REP #$20        ; set A long
.393add	a9 60 00	lda #$0060	                LDA #$0060
.393ae0	85 28		sta $28		                STA OPL2_REG_REGION
.393ae2	20 f4 3d	jsr $393df4	                JSR OPL2_GET_REG_OFFSET
.393ae5	e2 20		sep #$20	                SEP #$20        ; set A short
.393ae7	a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393ae9	29 f0		and #$f0	                AND #$F0
.393aeb	4a		lsr a		                LSR
.393aec	4a		lsr a		                LSR
.393aed	4a		lsr a		                LSR
.393aee	4a		lsr a		                LSR
.393aef	6b		rtl		                RTL
.393af0					OPL2_SET_DECAY
.393af0	48		pha		                PHA             ; begin setdp macro
.393af1	08		php		                PHP
.393af2	c2 20		rep #$20	                REP #$20        ; set A long
.393af4	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393af7	5b		tcd		                TCD
.393af8	28		plp		                PLP
.393af9	68		pla		                PLA             ; end setdp macro
.393afa	c2 20		rep #$20	                REP #$20        ; set A long
.393afc	a9 60 00	lda #$0060	                LDA #$0060;
.393aff	85 28		sta $28		                STA OPL2_REG_REGION
.393b01	20 f4 3d	jsr $393df4	                JSR OPL2_GET_REG_OFFSET
.393b04	e2 20		sep #$20	                SEP #$20        ; set A short
.393b06	a5 32		lda $32		                LDA OPL2_PARAMETER0 ; Attack
.393b08	29 0f		and #$0f	                AND #$0F
.393b0a	85 32		sta $32		                STA OPL2_PARAMETER0
.393b0c	a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393b0e	29 f0		and #$f0	                AND #$F0
.393b10	05 32		ora $32		                ORA OPL2_PARAMETER0
.393b12	87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.393b14	6b		rtl		                RTL
.393b15					OPL2_GET_DECAY
.393b15	48		pha		                PHA             ; begin setdp macro
.393b16	08		php		                PHP
.393b17	c2 20		rep #$20	                REP #$20        ; set A long
.393b19	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393b1c	5b		tcd		                TCD
.393b1d	28		plp		                PLP
.393b1e	68		pla		                PLA             ; end setdp macro
.393b1f	c2 20		rep #$20	                REP #$20        ; set A long
.393b21	a9 60 00	lda #$0060	                LDA #$0060
.393b24	85 28		sta $28		                STA OPL2_REG_REGION
.393b26	20 f4 3d	jsr $393df4	                JSR OPL2_GET_REG_OFFSET
.393b29	e2 20		sep #$20	                SEP #$20        ; set A short
.393b2b	a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393b2d	29 0f		and #$0f	                AND #$0F
.393b2f	6b		rtl		                RTL
.393b30					OPL2_SET_SUSTAIN
.393b30	48		pha		                PHA             ; begin setdp macro
.393b31	08		php		                PHP
.393b32	c2 20		rep #$20	                REP #$20        ; set A long
.393b34	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393b37	5b		tcd		                TCD
.393b38	28		plp		                PLP
.393b39	68		pla		                PLA             ; end setdp macro
.393b3a	c2 20		rep #$20	                REP #$20        ; set A long
.393b3c	a9 80 00	lda #$0080	                LDA #$0080;
.393b3f	85 28		sta $28		                STA OPL2_REG_REGION
.393b41	20 f4 3d	jsr $393df4	                JSR OPL2_GET_REG_OFFSET
.393b44	e2 20		sep #$20	                SEP #$20        ; set A short
.393b46	a5 32		lda $32		                LDA OPL2_PARAMETER0 ; Attack
.393b48	29 0f		and #$0f	                AND #$0F
.393b4a	0a		asl a		                ASL
.393b4b	0a		asl a		                ASL
.393b4c	0a		asl a		                ASL
.393b4d	0a		asl a		                ASL
.393b4e	85 32		sta $32		                STA OPL2_PARAMETER0
.393b50	a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393b52	29 0f		and #$0f	                AND #$0F
.393b54	05 32		ora $32		                ORA OPL2_PARAMETER0
.393b56	87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.393b58	6b		rtl		                RTL
.393b59					OPL2_GET_SUSTAIN
.393b59	48		pha		                PHA             ; begin setdp macro
.393b5a	08		php		                PHP
.393b5b	c2 20		rep #$20	                REP #$20        ; set A long
.393b5d	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393b60	5b		tcd		                TCD
.393b61	28		plp		                PLP
.393b62	68		pla		                PLA             ; end setdp macro
.393b63	c2 20		rep #$20	                REP #$20        ; set A long
.393b65	a9 80 00	lda #$0080	                LDA #$0080
.393b68	85 28		sta $28		                STA OPL2_REG_REGION
.393b6a	20 f4 3d	jsr $393df4	                JSR OPL2_GET_REG_OFFSET
.393b6d	e2 20		sep #$20	                SEP #$20        ; set A short
.393b6f	a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393b71	29 f0		and #$f0	                AND #$F0
.393b73	4a		lsr a		                LSR
.393b74	4a		lsr a		                LSR
.393b75	4a		lsr a		                LSR
.393b76	4a		lsr a		                LSR
.393b77	6b		rtl		                RTL
.393b78					OPL2_SET_RELEASE
.393b78	48		pha		                PHA             ; begin setdp macro
.393b79	08		php		                PHP
.393b7a	c2 20		rep #$20	                REP #$20        ; set A long
.393b7c	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393b7f	5b		tcd		                TCD
.393b80	28		plp		                PLP
.393b81	68		pla		                PLA             ; end setdp macro
.393b82	c2 20		rep #$20	                REP #$20        ; set A long
.393b84	a9 80 00	lda #$0080	                LDA #$0080;
.393b87	85 28		sta $28		                STA OPL2_REG_REGION
.393b89	20 f4 3d	jsr $393df4	                JSR OPL2_GET_REG_OFFSET
.393b8c	e2 20		sep #$20	                SEP #$20        ; set A short
.393b8e	a5 32		lda $32		                LDA OPL2_PARAMETER0 ; Attack
.393b90	29 0f		and #$0f	                AND #$0F
.393b92	85 32		sta $32		                STA OPL2_PARAMETER0
.393b94	a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393b96	29 f0		and #$f0	                AND #$F0
.393b98	05 32		ora $32		                ORA OPL2_PARAMETER0
.393b9a	87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.393b9c	6b		rtl		                RTL
.393b9d					OPL2_GET_RELEASE
.393b9d	48		pha		                PHA             ; begin setdp macro
.393b9e	08		php		                PHP
.393b9f	c2 20		rep #$20	                REP #$20        ; set A long
.393ba1	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393ba4	5b		tcd		                TCD
.393ba5	28		plp		                PLP
.393ba6	68		pla		                PLA             ; end setdp macro
.393ba7	c2 20		rep #$20	                REP #$20        ; set A long
.393ba9	a9 80 00	lda #$0080	                LDA #$0080
.393bac	85 28		sta $28		                STA OPL2_REG_REGION
.393bae	20 f4 3d	jsr $393df4	                JSR OPL2_GET_REG_OFFSET
.393bb1	e2 20		sep #$20	                SEP #$20        ; set A short
.393bb3	a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393bb5	29 0f		and #$0f	                AND #$0F
.393bb7	6b		rtl		                RTL
.393bb8					OPL2_SET_FNUMBER
.393bb8	48		pha		                PHA             ; begin setdp macro
.393bb9	08		php		                PHP
.393bba	c2 20		rep #$20	                REP #$20        ; set A long
.393bbc	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393bbf	5b		tcd		                TCD
.393bc0	28		plp		                PLP
.393bc1	68		pla		                PLA             ; end setdp macro
.393bc2	e2 20		sep #$20	                SEP #$20        ; set A short
.393bc4	18		clc		                CLC
.393bc5	a5 27		lda $27		                LDA OPL2_CHANNEL
.393bc7	29 0f		and #$0f	                AND #$0F  ; This is just precaution, it should be between 0 to 8
.393bc9	69 a0		adc #$a0	                ADC #$A0
.393bcb	85 2a		sta $2a		                STA OPL2_REG_OFFSET
.393bcd	a9 00		lda #$00	                LDA #$00
.393bcf	85 2b		sta $2b		                STA OPL2_REG_OFFSET+1;
.393bd1	c2 30		rep #$30	                REP #$30        ; set A&X long
.393bd3	18		clc		                CLC
.393bd4	a9 00 e6	lda #$e600	                LDA #<>OPL3_R_BASE
.393bd7	65 2a		adc $2a		                ADC OPL2_REG_OFFSET
.393bd9	85 2c		sta $2c		                STA OPL2_IND_ADDY_LL
.393bdb	a9 af 00	lda #$00af	                LDA #`OPL3_R_BASE
.393bde	85 2e		sta $2e		                STA OPL2_IND_ADDY_HL
.393be0	e2 20		sep #$20	                SEP #$20        ; set A short
.393be2	a5 32		lda $32		                LDA OPL2_PARAMETER0     ; Load the first 8 Bits Value of FNumber
.393be4	87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]  ; Load
.393be6	18		clc		                CLC
.393be7	a5 2c		lda $2c		                LDA OPL2_IND_ADDY_LL
.393be9	69 10		adc #$10	                ADC #$10
.393beb	85 2c		sta $2c		                STA OPL2_IND_ADDY_LL
.393bed	a5 33		lda $33		                LDA OPL2_PARAMETER1
.393bef	29 03		and #$03	                AND #$03
.393bf1	85 33		sta $33		                STA OPL2_PARAMETER1
.393bf3	a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393bf5	29 fc		and #$fc	                AND #$FC
.393bf7	05 33		ora $33		                ORA OPL2_PARAMETER1
.393bf9	87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.393bfb	6b		rtl		                RTL
.393bfc					OPL2_GET_FNUMBER
.393bfc	48		pha		                PHA             ; begin setdp macro
.393bfd	08		php		                PHP
.393bfe	c2 20		rep #$20	                REP #$20        ; set A long
.393c00	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393c03	5b		tcd		                TCD
.393c04	28		plp		                PLP
.393c05	68		pla		                PLA             ; end setdp macro
.393c06	e2 20		sep #$20	                SEP #$20        ; set A short
.393c08	18		clc		                CLC
.393c09	a5 27		lda $27		                LDA OPL2_CHANNEL
.393c0b	29 0f		and #$0f	                AND #$0F  ; This is just precaution, it should be between 0 to 8
.393c0d	69 a0		adc #$a0	                ADC #$A0
.393c0f	85 2a		sta $2a		                STA OPL2_REG_OFFSET
.393c11	a9 00		lda #$00	                LDA #$00
.393c13	85 2b		sta $2b		                STA OPL2_REG_OFFSET+1;
.393c15	c2 30		rep #$30	                REP #$30        ; set A&X long
.393c17	18		clc		                CLC
.393c18	a9 00 e6	lda #$e600	                LDA #<>OPL3_R_BASE
.393c1b	65 2a		adc $2a		                ADC OPL2_REG_OFFSET
.393c1d	85 2c		sta $2c		                STA OPL2_IND_ADDY_LL
.393c1f	a9 af 00	lda #$00af	                LDA #`OPL3_R_BASE
.393c22	85 2e		sta $2e		                STA OPL2_IND_ADDY_HL
.393c24	e2 20		sep #$20	                SEP #$20        ; set A short
.393c26	a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393c28	85 32		sta $32		                STA OPL2_PARAMETER0
.393c2a	18		clc		                CLC
.393c2b	a5 2c		lda $2c		                LDA OPL2_IND_ADDY_LL
.393c2d	69 10		adc #$10	                ADC #$10
.393c2f	85 2c		sta $2c		                STA OPL2_IND_ADDY_LL
.393c31	a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393c33	29 03		and #$03	                AND #$03
.393c35	85 33		sta $33		                STA OPL2_PARAMETER1
.393c37	6b		rtl		                RTL
.393c38					OPL2_Set_Frequency
.393c38	6b		rtl		                RTL
.393c39					OPL2_Get_Frequency
.393c39	6b		rtl		                RTL
.393c3a					OPL2_SET_BLOCK
.393c3a	48		pha		                PHA             ; begin setdp macro
.393c3b	08		php		                PHP
.393c3c	c2 20		rep #$20	                REP #$20        ; set A long
.393c3e	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393c41	5b		tcd		                TCD
.393c42	28		plp		                PLP
.393c43	68		pla		                PLA             ; end setdp macro
.393c44	e2 20		sep #$20	                SEP #$20        ; set A short
.393c46	18		clc		                CLC
.393c47	a5 27		lda $27		                LDA OPL2_CHANNEL
.393c49	29 0f		and #$0f	                AND #$0F  ; This is just precaution, it should be between 0 to 8
.393c4b	69 b0		adc #$b0	                ADC #$B0
.393c4d	85 2a		sta $2a		                STA OPL2_REG_OFFSET
.393c4f	a9 00		lda #$00	                LDA #$00
.393c51	85 2b		sta $2b		                STA OPL2_REG_OFFSET+1;
.393c53	c2 30		rep #$30	                REP #$30        ; set A&X long
.393c55	18		clc		                CLC
.393c56	a9 00 e6	lda #$e600	                LDA #<>OPL3_R_BASE
.393c59	65 2a		adc $2a		                ADC OPL2_REG_OFFSET
.393c5b	85 2c		sta $2c		                STA OPL2_IND_ADDY_LL
.393c5d	a9 af 00	lda #$00af	                LDA #`OPL3_R_BASE
.393c60	85 2e		sta $2e		                STA OPL2_IND_ADDY_HL
.393c62	e2 20		sep #$20	                SEP #$20        ; set A short
.393c64	a5 31		lda $31		                LDA OPL2_OCTAVE
.393c66	29 07		and #$07	                AND #$07
.393c68	0a		asl a		                ASL
.393c69	0a		asl a		                ASL
.393c6a	85 31		sta $31		                STA OPL2_OCTAVE
.393c6c	a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393c6e	29 e3		and #$e3	                AND #$E3
.393c70	05 31		ora $31		                ORA OPL2_OCTAVE
.393c72	87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.393c74	60		rts		                RTS
.393c75					OPL2_SET_KEYON
.393c75	48		pha		                PHA             ; begin setdp macro
.393c76	08		php		                PHP
.393c77	c2 20		rep #$20	                REP #$20        ; set A long
.393c79	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393c7c	5b		tcd		                TCD
.393c7d	28		plp		                PLP
.393c7e	68		pla		                PLA             ; end setdp macro
.393c7f	e2 20		sep #$20	                SEP #$20        ; set A short
.393c81	18		clc		                CLC
.393c82	a5 27		lda $27		                LDA OPL2_CHANNEL
.393c84	29 0f		and #$0f	                AND #$0F  ; This is just precaution, it should be between 0 to 8
.393c86	69 b0		adc #$b0	                ADC #$B0
.393c88	85 2a		sta $2a		                STA OPL2_REG_OFFSET
.393c8a	a9 00		lda #$00	                LDA #$00
.393c8c	85 2b		sta $2b		                STA OPL2_REG_OFFSET+1;
.393c8e	c2 30		rep #$30	                REP #$30        ; set A&X long
.393c90	18		clc		                CLC
.393c91	a9 00 e6	lda #$e600	                LDA #<>OPL3_R_BASE
.393c94	65 2a		adc $2a		                ADC OPL2_REG_OFFSET
.393c96	85 2c		sta $2c		                STA OPL2_IND_ADDY_LL
.393c98	a9 af 00	lda #$00af	                LDA #`OPL3_R_BASE
.393c9b	85 2e		sta $2e		                STA OPL2_IND_ADDY_HL
.393c9d	e2 20		sep #$20	                SEP #$20        ; set A short
.393c9f	a5 32		lda $32		                LDA OPL2_PARAMETER0
.393ca1	29 01		and #$01	                AND #$01
.393ca3	f0 02		beq $393ca7	                BEQ SET_KEYON_OFF
.393ca5	a9 20		lda #$20	                LDA #$20
.393ca7					    SET_KEYON_OFF
.393ca7	85 32		sta $32		                STA OPL2_PARAMETER0
.393ca9	a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393cab	29 df		and #$df	                AND #$DF
.393cad	05 32		ora $32		                ORA OPL2_PARAMETER0
.393caf	87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.393cb1	60		rts		                RTS
.393cb2					OPL2_SET_FEEDBACK
.393cb2	48		pha		                PHA             ; begin setdp macro
.393cb3	08		php		                PHP
.393cb4	c2 20		rep #$20	                REP #$20        ; set A long
.393cb6	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393cb9	5b		tcd		                TCD
.393cba	28		plp		                PLP
.393cbb	68		pla		                PLA             ; end setdp macro
.393cbc	e2 20		sep #$20	                SEP #$20        ; set A short
.393cbe	18		clc		              CLC
.393cbf	a5 27		lda $27		              LDA OPL2_CHANNEL
.393cc1	29 0f		and #$0f	              AND #$0F  ; This is just precaution, it should be between 0 to 8
.393cc3	69 c0		adc #$c0	              ADC #$C0
.393cc5	85 2a		sta $2a		              STA OPL2_REG_OFFSET
.393cc7	a9 00		lda #$00	              LDA #$00
.393cc9	85 2b		sta $2b		              STA OPL2_REG_OFFSET+1;
.393ccb	c2 30		rep #$30	                REP #$30        ; set A&X long
.393ccd	18		clc		              CLC
.393cce	a9 00 e6	lda #$e600	              LDA #<>OPL3_R_BASE
.393cd1	65 2a		adc $2a		              ADC OPL2_REG_OFFSET
.393cd3	85 2c		sta $2c		              STA OPL2_IND_ADDY_LL
.393cd5	a9 af 00	lda #$00af	              LDA #`OPL3_R_BASE
.393cd8	85 2e		sta $2e		              STA OPL2_IND_ADDY_HL
.393cda	e2 20		sep #$20	                SEP #$20        ; set A short
.393cdc	a5 32		lda $32		              LDA OPL2_PARAMETER0
.393cde	29 07		and #$07	              AND #$07
.393ce0	0a		asl a		              ASL
.393ce1	85 32		sta $32		              STA OPL2_PARAMETER0
.393ce3	a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.393ce5	29 01		and #$01	              AND #$01
.393ce7	05 32		ora $32		              ORA OPL2_PARAMETER0
.393ce9	87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.393ceb	6b		rtl		                RTL
.393cec					OPL2_SET_SYNTHMODE
.393cec	48		pha		                PHA             ; begin setdp macro
.393ced	08		php		                PHP
.393cee	c2 20		rep #$20	                REP #$20        ; set A long
.393cf0	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393cf3	5b		tcd		                TCD
.393cf4	28		plp		                PLP
.393cf5	68		pla		                PLA             ; end setdp macro
.393cf6	08		php		              PHP ; Push the Carry
.393cf7	e2 20		sep #$20	                SEP #$20        ; set A short
.393cf9	18		clc		              CLC
.393cfa	a5 27		lda $27		              LDA OPL2_CHANNEL
.393cfc	29 0f		and #$0f	              AND #$0F  ; This is just precaution, it should be between 0 to 8
.393cfe	69 c0		adc #$c0	              ADC #$C0
.393d00	85 2a		sta $2a		              STA OPL2_REG_OFFSET
.393d02	a9 00		lda #$00	              LDA #$00
.393d04	85 2b		sta $2b		              STA OPL2_REG_OFFSET+1;
.393d06	c2 30		rep #$30	                REP #$30        ; set A&X long
.393d08	18		clc		              CLC
.393d09	a9 00 e6	lda #$e600	              LDA #<>OPL3_R_BASE
.393d0c	65 2a		adc $2a		              ADC OPL2_REG_OFFSET
.393d0e	85 2c		sta $2c		              STA OPL2_IND_ADDY_LL
.393d10	a9 af 00	lda #$00af	              LDA #`OPL3_R_BASE
.393d13	85 2e		sta $2e		              STA OPL2_IND_ADDY_HL
.393d15	28		plp		              PLP ; Pull the Carry out
.393d16	e2 20		sep #$20	                SEP #$20        ; set A short
.393d18	b0 08		bcs $393d22	              BCS OPL2_Set_Synthmode_Set;
.393d1a	a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.393d1c	29 fe		and #$fe	              AND #$FE
.393d1e	87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.393d20	80 06		bra $393d28	              BRA OPL2_Set_Synthmode_Exit
.393d22					OPL2_Set_Synthmode_Set
.393d22	a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.393d24	09 01		ora #$01	              ORA #$01
.393d26	87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.393d28					OPL2_Set_Synthmode_Exit
.393d28	6b		rtl		                RTL
.393d29					OPL2_SET_DEEPTREMOLO
.393d29	48		pha		                PHA             ; begin setdp macro
.393d2a	08		php		                PHP
.393d2b	c2 20		rep #$20	                REP #$20        ; set A long
.393d2d	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393d30	5b		tcd		                TCD
.393d31	28		plp		                PLP
.393d32	68		pla		                PLA             ; end setdp macro
.393d33	c2 20		rep #$20	                REP #$20        ; set A long
.393d35	a9 bd e6	lda #$e6bd	              LDA #<>OPL3_R_BASE + $00BD
.393d38	85 2c		sta $2c		              STA OPL2_IND_ADDY_LL
.393d3a	a9 af 00	lda #$00af	              LDA #`OPL3_R_BASE
.393d3d	85 2e		sta $2e		              STA OPL2_IND_ADDY_HL
.393d3f	e2 20		sep #$20	                SEP #$20        ; set A short
.393d41	b0 08		bcs $393d4b	              BCS OPL2_Set_DeepTremolo_Set;
.393d43	a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.393d45	29 7f		and #$7f	              AND #$7F
.393d47	87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.393d49	80 06		bra $393d51	              BRA OPL2_Set_DeepTremolo_Exit
.393d4b					OPL2_Set_DeepTremolo_Set
.393d4b	a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.393d4d	09 80		ora #$80	              ORA #$80
.393d4f	87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.393d51					OPL2_Set_DeepTremolo_Exit
.393d51	6b		rtl		                RTL
.393d52					OPL2_SET_DEEPVIBRATO
.393d52	48		pha		                PHA             ; begin setdp macro
.393d53	08		php		                PHP
.393d54	c2 20		rep #$20	                REP #$20        ; set A long
.393d56	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393d59	5b		tcd		                TCD
.393d5a	28		plp		                PLP
.393d5b	68		pla		                PLA             ; end setdp macro
.393d5c	c2 20		rep #$20	                REP #$20        ; set A long
.393d5e	a9 bd e6	lda #$e6bd	              LDA #<>OPL3_R_BASE + $00BD
.393d61	85 2c		sta $2c		              STA OPL2_IND_ADDY_LL
.393d63	a9 af 00	lda #$00af	              LDA #`OPL3_R_BASE
.393d66	85 2e		sta $2e		              STA OPL2_IND_ADDY_HL
.393d68	e2 20		sep #$20	                SEP #$20        ; set A short
.393d6a	b0 08		bcs $393d74	              BCS OPL2_Set_DeepVibrato_Set;
.393d6c	a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.393d6e	29 bf		and #$bf	              AND #$BF
.393d70	87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.393d72	80 06		bra $393d7a	              BRA OPL2_Set_DeepVibrato_Exit
.393d74					OPL2_Set_DeepVibrato_Set
.393d74	a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.393d76	09 40		ora #$40	              ORA #$40
.393d78	87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.393d7a					OPL2_Set_DeepVibrato_Exit
.393d7a	6b		rtl		                RTL
.393d7b					OPL2_SET_PERCUSSION
.393d7b	48		pha		                PHA             ; begin setdp macro
.393d7c	08		php		                PHP
.393d7d	c2 20		rep #$20	                REP #$20        ; set A long
.393d7f	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393d82	5b		tcd		                TCD
.393d83	28		plp		                PLP
.393d84	68		pla		                PLA             ; end setdp macro
.393d85	c2 20		rep #$20	                REP #$20        ; set A long
.393d87	a9 bd e6	lda #$e6bd	                LDA #<>OPL3_R_BASE + $00BD
.393d8a	85 2c		sta $2c		                STA OPL2_IND_ADDY_LL
.393d8c	a9 af 00	lda #$00af	                LDA #`OPL3_R_BASE
.393d8f	85 2e		sta $2e		                STA OPL2_IND_ADDY_HL
.393d91	e2 20		sep #$20	                SEP #$20        ; set A short
.393d93	b0 08		bcs $393d9d	                BCS OPL2_Set_Percussion_Set;
.393d95	a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393d97	29 df		and #$df	                AND #$DF
.393d99	87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.393d9b	80 06		bra $393da3	                BRA OPL2_Set_Percussion_Exit
.393d9d					OPL2_Set_Percussion_Set
.393d9d	a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393d9f	09 20		ora #$20	                ORA #$20
.393da1	87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.393da3					OPL2_Set_Percussion_Exit
.393da3	6b		rtl		                RTL
.393da4					OPL2_SET_DRUMS
.393da4	48		pha		                PHA             ; begin setdp macro
.393da5	08		php		                PHP
.393da6	c2 20		rep #$20	                REP #$20        ; set A long
.393da8	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393dab	5b		tcd		                TCD
.393dac	28		plp		                PLP
.393dad	68		pla		                PLA             ; end setdp macro
.393dae	c2 20		rep #$20	                REP #$20        ; set A long
.393db0	a9 bd e6	lda #$e6bd	                LDA #<>OPL3_R_BASE + $00BD
.393db3	85 2c		sta $2c		                STA OPL2_IND_ADDY_LL
.393db5	a9 af 00	lda #$00af	                LDA #`OPL3_R_BASE
.393db8	85 2e		sta $2e		                STA OPL2_IND_ADDY_HL
.393dba	e2 20		sep #$20	                SEP #$20        ; set A short
.393dbc	a5 32		lda $32		                LDA OPL2_PARAMETER0
.393dbe	29 1f		and #$1f	                AND #$1F
.393dc0	85 32		sta $32		                STA OPL2_PARAMETER0
.393dc2	49 ff		eor #$ff	                EOR #$FF
.393dc4	85 33		sta $33		                STA OPL2_PARAMETER1
.393dc6	a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393dc8	25 33		and $33		                AND OPL2_PARAMETER1
.393dca	05 32		ora $32		                ORA OPL2_PARAMETER0
.393dcc	87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.393dce	6b		rtl		                RTL
.393dcf					OPL2_SET_WAVEFORM
.393dcf	48		pha		                PHA             ; begin setdp macro
.393dd0	08		php		                PHP
.393dd1	c2 20		rep #$20	                REP #$20        ; set A long
.393dd3	a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393dd6	5b		tcd		                TCD
.393dd7	28		plp		                PLP
.393dd8	68		pla		                PLA             ; end setdp macro
.393dd9	c2 20		rep #$20	                REP #$20        ; set A long
.393ddb	a9 e0 00	lda #$00e0	                LDA #$00E0;
.393dde	85 28		sta $28		                STA OPL2_REG_REGION
.393de0	20 f4 3d	jsr $393df4	                JSR OPL2_GET_REG_OFFSET
.393de3	e2 20		sep #$20	                SEP #$20        ; set A short
.393de5	a5 32		lda $32		                LDA OPL2_PARAMETER0
.393de7	29 03		and #$03	                AND #$03
.393de9	85 32		sta $32		                STA OPL2_PARAMETER0
.393deb	a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393ded	29 fc		and #$fc	                AND #$FC
.393def	05 32		ora $32		                ORA OPL2_PARAMETER0
.393df1	87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.393df3	6b		rtl		                RTL
.393df4					OPL2_GET_REG_OFFSET
.393df4	e2 30		sep #$30	                SEP #$30        ; set A&X short
.393df6	a5 27		lda $27		                LDA OPL2_CHANNEL
.393df8	29 0f		and #$0f	                AND #$0F
.393dfa	aa		tax		                TAX
.393dfb	a5 26		lda $26		                LDA OPL2_OPERATOR   ; 0 = operator 1, other = operator 2
.393dfd	d0 06		bne $393e05	                BNE OPL2_Get_Register_Offset_l0
.393dff	bf 3c 14 39	lda $39143c,x	                LDA @lregisterOffsets_operator0, X
.393e03	80 04		bra $393e09	                BRA OPL2_Get_Register_Offset_exit
.393e05					OPL2_Get_Register_Offset_l0
.393e05	bf 45 14 39	lda $391445,x	                LDA @lregisterOffsets_operator1, X
.393e09					OPL2_Get_Register_Offset_exit
.393e09	85 2a		sta $2a		                STA OPL2_REG_OFFSET
.393e0b	a9 00		lda #$00	                LDA #$00
.393e0d	85 2b		sta $2b		                STA OPL2_REG_OFFSET+1;
.393e0f	c2 30		rep #$30	                REP #$30        ; set A&X long
.393e11	18		clc		                CLC
.393e12	a9 00 e6	lda #$e600	                LDA #<>OPL3_R_BASE
.393e15	65 2a		adc $2a		                ADC OPL2_REG_OFFSET
.393e17	65 28		adc $28		                ADC OPL2_REG_REGION ; Ex: $20, or $40, $60, $80 (in 16bits)
.393e19	85 2c		sta $2c		                STA OPL2_IND_ADDY_LL
.393e1b	a9 af 00	lda #$00af	                LDA #`OPL3_R_BASE
.393e1e	85 2e		sta $2e		                STA OPL2_IND_ADDY_HL
.393e20	60		rts		                RTS

;******  Return to file: src\kernel.asm


;******  Processing file: src\sdcard_controller_def.asm

=$afea00				SDC_VERSION_REG         = $AFEA00    ; Ought to read 12
=$afea01				SDC_CONTROL_REG         = $AFEA01    ; Bit0 1 = Reset core logic, and registers. Self clearing
=$afea02				SDC_TRANS_TYPE_REG      = $AFEA02  ; Bit[1:0]
=$00					SDC_TRANS_DIRECT      = $00   ; 00 = Direct Access
=$01					SDC_TRANS_INIT_SD     = $01   ; 01 = Init SD
=$02					SDC_TRANS_READ_BLK    = $02   ; 10 = RW_READ_BLOCK (512 Bytes)
=$03					SDC_TRANS_WRITE_BLK   = $03   ; 11 = RW_WRITE_SD_BLOCK
=$afea03				SDC_TRANS_CONTROL_REG   = $AFEA03
=$01					SDC_TRANS_START         = $01
=$afea04				SDC_TRANS_STATUS_REG    = $AFEA04
=$01					SDC_TRANS_BUSY          = $01     ;  1= Transaction Busy
=$afea05				SDC_TRANS_ERROR_REG     = $AFEA05
=$00					SDC_TRANS_INIT_NO_ERR   = $00   ; Init Error Report [1:0]
=$01					SDC_TRANS_INIT_CMD0_ERR = $01
=$02					SDC_TRANS_INIT_CMD1_ERR = $02
=$00					SDC_TRANS_RD_NO_ERR     = $00   ; Read Error Report [3:2]
=$04					SDC_TRANS_RD_CMD_ERR    = $04
=$08					SDC_TRANS_RD_TOKEN_ERR  = $08
=$00					SDC_TRANS_WR_NO_ERR     = $00   ; Write Report Error  [5:4]
=$10					SDC_TRANS_WR_CMD_ERR    = $10   ;
=$20					SDC_TRANS_WR_DATA_ERR   = $20
=$30					SDC_TRANS_WR_BUSY_ERR   = $30
=$afea06				SDC_DIRECT_ACCESS_REG   = $AFEA06 ; SPI Direct Read and Write - Set DATA before initiating direct Access Transaction
=$afea07				SDC_SD_ADDR_7_0_REG     = $AFEA07 ; Set the ADDR before a block read or block write
=$afea08				SDC_SD_ADDR_15_8_REG    = $AFEA08 ; Addr0 [8:0] Always should be 0, since each block is 512Bytes
=$afea09				SDC_SD_ADDR_23_16_REG   = $AFEA09
=$afea0a				SDC_SD_ADDR_31_24_REG   = $AFEA0A
=$afea0b				SDC_SPI_CLK_DEL_REG     = $AFEA0B
=$afea10				SDC_RX_FIFO_DATA_REG    = $AFEA10 ; Data from the Block Read
=$afea12				SDC_RX_FIFO_DATA_CNT_HI = $AFEA12 ; How many Bytes in the FIFO HI
=$afea13				SDC_RX_FIFO_DATA_CNT_LO = $AFEA13 ; How many Bytes in the FIFO LO
=$afea14				SDC_RX_FIFO_CTRL_REG    = $AFEA14 ; Bit0  Force Empty - Set to 1 to clear FIFO, self clearing (the bit)
=$afea20				SDC_TX_FIFO_DATA_REG    = $AFEA20 ; Write Data Block here
=$afea24				SDC_TX_FIFO_CTRL_REG    = $AFEA24 ; Bit0  Force Empty - Set to 1 to clear FIFO, self clearing (the bit)

;******  Return to file: src\kernel.asm


;******  Processing file: src\sdos.asm


;******  Processing file: src\sdos_fat.asm


;******  Processing file: src\sdos_bios.asm

=$80					BIOS_TIMEOUT = $80              ; Flag to indicate if a time out has occurred (see ISETTIMEOUT)
=0					BIOS_DEV_FDC = 0                ; Floppy 0
=1					BIOS_DEV_FD1 = 1                ; Future support: Floppy 1 (not likely to be attached)
=2					BIOS_DEV_SD = 2                 ; SD card, partition 0
=3					BIOS_DEV_SD1 = 3                ; Future support: SD card, partition 1
=4					BIOS_DEV_SD2 = 4                ; Future support: SD card, partition 2
=5					BIOS_DEV_SD3 = 5                ; Future support: SD card, partition 3
=6					BIOS_DEV_HD0 = 6                ; Future support: IDE Drive 0, partition 0
=7					BIOS_DEV_HD1 = 7                ; Future support: IDE Drive 0, partition 1
=8					BIOS_DEV_HD2 = 8                ; Future support: IDE Drive 0, partition 2
=9					BIOS_DEV_HD3 = 9                ; Future support: IDE Drive 0, partition 3
=$80					BIOS_ERR_BADDEV = $80           ; BIOS bad device # error
=$81					BIOS_ERR_MOUNT = $81            ; BIOS failed to mount the device
=$82					BIOS_ERR_READ = $82             ; BIOS failed to read from a device
=$83					BIOS_ERR_WRITE = $83            ; BIOS failed to write to a device
=$84					BIOS_ERR_TRACK = $84            ; BIOS failed to seek to the correct track
=$85					BIOS_ERR_CMD = $85              ; A general block device command error
=$86					BIOS_ERR_WRITEPROT = $86        ; The media was write-protected
=$87					BIOS_ERR_NOMEDIA = $87          ; No media detected... unable to read/write in time
=$88					BIOS_ERR_RESULT = $88           ; Couldn't get the result bytes for some reason
=$89					BIOS_ERR_OOS = $89              ; FDC state is somehow out of sync with the driver.
=$8a					BIOS_ERR_NOTATA = $8A           ; IDE drive is not ATA
=$8b					BIOS_ERR_NOTINIT = $8B          ; Could not initilize the device
=$8c					BIOS_ERR_TIMEOUT = $8C          ; Timeout error
.393e21					ITRACE
.393e21	08		php		                PHP
.393e22	c2 30		rep #$30	                REP #$30        ; set A&X long
.393e24	8b		phb		                PHB                 ; Print the text
.393e25	a3 06		lda $06,s	                LDA #6,S            ; Get bits[15..0] of string pointer
.393e27	aa		tax		                TAX                 ; ... into X
.393e28	e2 20		sep #$20	                SEP #$20        ; set A short
.393e2a	a3 08		lda $08,s	                LDA #8,S            ; Get bits[23..16] of string pointer
.393e2c	48		pha		                PHA
.393e2d	ab		plb		                PLB                 ; ... into B
.393e2e	22 99 06 39	jsl $390699	                JSL IPUTS           ; Print the string
.393e32	c2 20		rep #$20	                REP #$20        ; set A long
.393e34	a3 04		lda $04,s	                LDA #4,S            ; Move P and return address down over the string pointer
.393e36	83 08		sta $08,s	                STA #8,S
.393e38	a3 02		lda $02,s	                LDA #2,S
.393e3a	83 06		sta $06,s	                STA #6,S
.393e3c	ab		plb		                PLB
.393e3d	68		pla		                PLA                 ; Clean up the stack
.393e3e	68		pla		                PLA
.393e3f	28		plp		                PLP
.393e40	6b		rtl		                RTL
.393e41					ISETTIMEOUT
.393e41	8b		phb		                PHB
.393e42	0b		phd		                PHD
.393e43	08		php		                PHP
.393e44	48		pha		                PHA             ; begin setdbr macro
.393e45	08		php		                PHP
.393e46	e2 20		sep #$20	                SEP #$20        ; set A short
.393e48	a9 00		lda #$00	                LDA #0
.393e4a	48		pha		                PHA
.393e4b	ab		plb		                PLB
.393e4c	28		plp		                PLP
.393e4d	68		pla		                PLA             ; end setdbr macro
.393e4e	48		pha		                PHA             ; begin setdp macro
.393e4f	08		php		                PHP
.393e50	c2 20		rep #$20	                REP #$20        ; set A long
.393e52	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.393e55	5b		tcd		                TCD
.393e56	28		plp		                PLP
.393e57	68		pla		                PLA             ; end setdp macro
.393e58	78		sei		                SEI                             ; We don't want to be interrupted
.393e59	e2 20		sep #$20	                SEP #$20        ; set A short
.393e5b	85 0d		sta $032d	                STA @b BIOS_TIMER               ; Set the number of ticks to wait
.393e5d	a5 0c		lda $032c	                LDA @b BIOS_FLAGS               ; Clear the BIOS_TIMEOUT flag
.393e5f	29 7f		and #$7f	                AND #~BIOS_TIMEOUT
.393e61	85 0c		sta $032c	                STA @b BIOS_FLAGS
.393e63	28		plp		done            PLP
.393e64	2b		pld		                PLD
.393e65	ab		plb		                PLB
.393e66	6b		rtl		                RTL
.393e67					ICMDBLOCK
.393e67	0b		phd		                PHD
.393e68	08		php		                PHP
.393e69	48		pha		                PHA             ; begin setdp macro
.393e6a	08		php		                PHP
.393e6b	c2 20		rep #$20	                REP #$20        ; set A long
.393e6d	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.393e70	5b		tcd		                TCD
.393e71	28		plp		                PLP
.393e72	68		pla		                PLA             ; end setdp macro
.393e73	e2 20		sep #$20	                SEP #$20        ; set A short
.393e75	a5 01		lda $0321	                LDA BIOS_DEV                ; Get the device number
.393e77	c9 00		cmp #$00	                CMP #BIOS_DEV_FDC           ; Check to see if we're sending to the floppy
.393e79	d0 06		bne $393e81	                BNE ret_success             ; No: just return
.393e7b	22 a5 62 39	jsl $3962a5	                JSL FDC_CMDBLOCK            ; Yes: call upon the floppy code
.393e7f	90 0c		bcc $393e8d	                BCC pass_failure
.393e81					ret_success
.393e81	e2 20		sep #$20	                SEP #$20        ; set A short
.393e83	64 00		stz $0320	                STZ BIOS_STATUS
.393e85	28		plp		                PLP
.393e86	2b		pld		                PLD
.393e87	38		sec		                SEC
.393e88	6b		rtl		                RTL
.393e89					ret_failure
.393e89	e2 20		sep #$20	                SEP #$20        ; set A short
.393e8b	85 00		sta $0320	                STA BIOS_STATUS
.393e8d	28		plp		pass_failure    PLP
.393e8e	2b		pld		                PLD
.393e8f	18		clc		                CLC
.393e90	6b		rtl		                RTL
.393e91					IGETBLOCK
.393e91	0b		phd		                PHD
.393e92	8b		phb		                PHB
.393e93	08		php		                PHP
.393e94	48		pha		                PHA             ; begin setdbr macro
.393e95	08		php		                PHP
.393e96	e2 20		sep #$20	                SEP #$20        ; set A short
.393e98	a9 00		lda #$00	                LDA #0
.393e9a	48		pha		                PHA
.393e9b	ab		plb		                PLB
.393e9c	28		plp		                PLP
.393e9d	68		pla		                PLA             ; end setdbr macro
.393e9e	48		pha		                PHA             ; begin setdp macro
.393e9f	08		php		                PHP
.393ea0	c2 20		rep #$20	                REP #$20        ; set A long
.393ea2	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.393ea5	5b		tcd		                TCD
.393ea6	28		plp		                PLP
.393ea7	68		pla		                PLA             ; end setdp macro
.393ea8	e2 20		sep #$20	                SEP #$20        ; set A short
.393eaa	a5 01		lda $0321	                LDA BIOS_DEV                        ; Check the device number
.393eac	c9 02		cmp #$02	                CMP #BIOS_DEV_SD                    ; Is it for the SDC?
.393eae	f0 13		beq $393ec3	                BEQ sd_getblock                     ; Yes: go to the SDC GETBLOCK routine
.393eb0	c9 00		cmp #$00	                CMP #BIOS_DEV_FDC                   ; Is it for the floppy drive?
.393eb2	f0 17		beq $393ecb	                BEQ fd_getblock                     ; Yes: go to the FDC GETBLOCK routine
.393eb4	c9 06		cmp #$06	                CMP #BIOS_DEV_HD0                   ; Is it for the IDE drive?
.393eb6	f0 1b		beq $393ed3	                BEQ hd_getblock
.393eb8	a9 80		lda #$80	                LDA #BIOS_ERR_BADDEV                ; Otherwise: return a bad device error
.393eba					ret_failure
.393eba	e2 20		sep #$20	                SEP #$20        ; set A short
.393ebc	85 00		sta $0320	                STA BIOS_STATUS                     ; Set BIOS STATUS
.393ebe	28		plp		                PLP
.393ebf	ab		plb		                PLB
.393ec0	2b		pld		                PLD
.393ec1	38		sec		                SEC                                 ; Return failure
.393ec2	6b		rtl		                RTL
.393ec3	22 f7 57 39	jsl $3957f7	sd_getblock     JSL SDC_GETBLOCK                    ; Call the SDC GETBLOCK routine
.393ec7	b0 12		bcs $393edb	                BCS ret_success
.393ec9	80 ef		bra $393eba	                BRA ret_failure
.393ecb	22 b1 60 39	jsl $3960b1	fd_getblock     JSL FDC_GETBLOCK                    ; Call the FDC GETBLOCK routine
.393ecf	b0 0a		bcs $393edb	                BCS ret_success
.393ed1	80 e7		bra $393eba	                BRA ret_failure
.393ed3	22 69 66 39	jsl $396669	hd_getblock     JSL IDE_GETBLOCK                    ; Call the IDE GETBLOCK routine
.393ed7	b0 02		bcs $393edb	                BCS ret_success
.393ed9	80 df		bra $393eba	                BRA ret_failure
.393edb					ret_success
.393edb	e2 20		sep #$20	                SEP #$20        ; set A short
.393edd	64 00		stz $0320	                STZ BIOS_STATUS                     ; Set BIOS STATUS to OK
.393edf	28		plp		                PLP
.393ee0	ab		plb		                PLB
.393ee1	2b		pld		                PLD
.393ee2	38		sec		                SEC                                 ; Return success
.393ee3	6b		rtl		                RTL
.393ee4					IPUTBLOCK
.393ee4	0b		phd		                PHD
.393ee5	8b		phb		                PHB
.393ee6	08		php		                PHP
.393ee7	48		pha		                PHA             ; begin setdbr macro
.393ee8	08		php		                PHP
.393ee9	e2 20		sep #$20	                SEP #$20        ; set A short
.393eeb	a9 00		lda #$00	                LDA #0
.393eed	48		pha		                PHA
.393eee	ab		plb		                PLB
.393eef	28		plp		                PLP
.393ef0	68		pla		                PLA             ; end setdbr macro
.393ef1	48		pha		                PHA             ; begin setdp macro
.393ef2	08		php		                PHP
.393ef3	c2 20		rep #$20	                REP #$20        ; set A long
.393ef5	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.393ef8	5b		tcd		                TCD
.393ef9	28		plp		                PLP
.393efa	68		pla		                PLA             ; end setdp macro
.393efb	e2 20		sep #$20	                SEP #$20        ; set A short
.393efd	a5 01		lda $0321	                LDA BIOS_DEV                        ; Check the device number
.393eff	c9 02		cmp #$02	                CMP #BIOS_DEV_SD                    ; Is it for the SDC?
.393f01	f0 13		beq $393f16	                BEQ sd_putblock                     ; Yes: go to the SDC PUTBLOCK routine
.393f03	c9 00		cmp #$00	                CMP #BIOS_DEV_FDC                   ; Is it for the FDC?
.393f05	f0 17		beq $393f1e	                BEQ fd_putblock                     ; Yes: go to the FDC PUTBLOCK routine
.393f07	c9 06		cmp #$06	                CMP #BIOS_DEV_HD0                   ; Is it for the IDE drive?
.393f09	f0 1b		beq $393f26	                BEQ hd_putblock
.393f0b	a9 80		lda #$80	                LDA #BIOS_ERR_BADDEV                ; Otherwise: return a bad device error
.393f0d					ret_failure
.393f0d	e2 20		sep #$20	                SEP #$20        ; set A short
.393f0f	85 00		sta $0320	                STA BIOS_STATUS                     ; Set BIOS STATUS
.393f11	28		plp		                PLP
.393f12	ab		plb		                PLB
.393f13	2b		pld		                PLD
.393f14	18		clc		                CLC                                 ; Return failure
.393f15	6b		rtl		                RTL
.393f16	22 97 58 39	jsl $395897	sd_putblock     JSL SDC_PUTBLOCK                    ; Call the SDC PUTBLOCK routine
.393f1a	90 f1		bcc $393f0d	                BCC ret_failure
.393f1c	80 10		bra $393f2e	                BRA ret_success
.393f1e	22 16 61 39	jsl $396116	fd_putblock     JSL FDC_PUTBLOCK                    ; Call the FDC PUTBLOCK routine
.393f22	90 e9		bcc $393f0d	                BCC ret_failure
.393f24	80 08		bra $393f2e	                BRA ret_success
.393f26	22 fa 66 39	jsl $3966fa	hd_putblock     JSL IDE_PUTBLOCK                    ; Call the IDE PUTBLOCK routine
.393f2a	90 e1		bcc $393f0d	                BCC ret_failure
.393f2c	80 00		bra $393f2e	                BRA ret_success
.393f2e					ret_success
.393f2e	e2 20		sep #$20	                SEP #$20        ; set A short
.393f30	64 00		stz $0320	                STZ BIOS_STATUS                     ; Set BIOS STATUS to OK
.393f32	28		plp		                PLP
.393f33	ab		plb		                PLB
.393f34	2b		pld		                PLD
.393f35	38		sec		                SEC                                 ; Return success
.393f36	6b		rtl		                RTL

;******  Return to file: src\sdos_fat.asm


;******  Processing file: src\sdos_dir.asm

.393f37					DOS_DIROPEN
.393f37	da		phx		                PHX
.393f38	5a		phy		                PHY
.393f39	0b		phd		                PHD
.393f3a	8b		phb		                PHB
.393f3b	08		php		                PHP
.393f3c	48		pha		                PHA             ; begin setdbr macro
.393f3d	08		php		                PHP
.393f3e	e2 20		sep #$20	                SEP #$20        ; set A short
.393f40	a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.393f42	48		pha		                PHA
.393f43	ab		plb		                PLB
.393f44	28		plp		                PLP
.393f45	68		pla		                PLA             ; end setdbr macro
.393f46	48		pha		                PHA             ; begin setdp macro
.393f47	08		php		                PHP
.393f48	c2 20		rep #$20	                REP #$20        ; set A long
.393f4a	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.393f4d	5b		tcd		                TCD
.393f4e	28		plp		                PLP
.393f4f	68		pla		                PLA             ; end setdp macro
.393f50	ad 20 e0	lda $38e020	                LDA ROOT_DIR_FIRST_CLUSTER  ; Set the cluster (or sector for FAT12)
.393f53	8d 32 e0	sta $38e032	                STA DOS_DIR_BLOCK_ID        ; to that of the root directory's start
.393f56	ad 22 e0	lda $38e022	                LDA ROOT_DIR_FIRST_CLUSTER+2
.393f59	8d 34 e0	sta $38e034	                STA DOS_DIR_BLOCK_ID+2
.393f5c	a9 00 e1	lda #$e100	                LDA #<>DOS_DIR_CLUSTER      ; Point to the directory cluster buffer for loading
.393f5f	85 1c		sta $033c	                STA DOS_BUFF_PTR
.393f61	85 18		sta $0338	                STA DOS_DIR_PTR
.393f63	a9 37 00	lda #$0037	                LDA #`DOS_DIR_CLUSTER
.393f66	85 1e		sta $033e	                STA DOS_BUFF_PTR+2
.393f68	85 1a		sta $033a	                STA DOS_DIR_PTR+2
.393f6a	e2 20		sep #$20	                SEP #$20        ; set A short
.393f6c	ad 01 e0	lda $38e001	                LDA FILE_SYSTEM             ; Check the file system
.393f6f	c9 00		cmp #$00	                CMP #PART_TYPE_FAT12        ; Is it FAT12?
.393f71	d0 24		bne $393f97	                BNE fetch_fat32             ; No: handle processing the diretory as FAT32
.393f73					fetch_fat12
.393f73	e2 20		sep #$20	                SEP #$20        ; set A short
.393f75	a9 00		lda #$00	                LDA #DOS_DIR_TYPE_FAT12ROOT ; Set the directory type to FAT12 root directory
.393f77	8d 45 e0	sta $38e045	                STA DOS_DIR_TYPE
.393f7a	c2 20		rep #$20	                REP #$20        ; set A long
.393f7c	a5 18		lda $0338	                LDA DOS_DIR_PTR             ; Set the BIOS buffer pointer
.393f7e	85 06		sta $0326	                STA BIOS_BUFF_PTR
.393f80	a5 1a		lda $033a	                LDA DOS_DIR_PTR+2
.393f82	85 08		sta $0328	                STA BIOS_BUFF_PTR+2
.393f84	ad 32 e0	lda $38e032	                LDA DOS_DIR_BLOCK_ID        ; Set the LBA of the sector
.393f87	85 02		sta $0322	                STA BIOS_LBA
.393f89	ad 34 e0	lda $38e034	                LDA DOS_DIR_BLOCK_ID+2
.393f8c	85 04		sta $0324	                STA BIOS_LBA+2
.393f8e	22 44 10 38	jsl $381044	                JSL GETBLOCK                ; Get the sector from the FAT12 device
.393f92	b0 1f		bcs $393fb3	                BCS do_success              ; If sucessful, set the directory cursor
.393f94	82 9b 15	brl $395532	                BRL IF_PASSFAILURE          ; Otherwise: pass up the failure
.393f97					fetch_fat32
.393f97	e2 20		sep #$20	                SEP #$20        ; set A short
.393f99	a9 01		lda #$01	                LDA #DOS_DIR_TYPE_FILE      ; Set the directory type to file type (all FAT32, any FAT12 subdirectory)
.393f9b	8d 45 e0	sta $38e045	                STA DOS_DIR_TYPE
.393f9e	c2 20		rep #$20	                REP #$20        ; set A long
.393fa0	ad 32 e0	lda $38e032	                LDA DOS_DIR_BLOCK_ID
.393fa3	85 10		sta $0330	                STA DOS_CLUS_ID
.393fa5	ad 34 e0	lda $38e034	                LDA DOS_DIR_BLOCK_ID+2
.393fa8	85 12		sta $0332	                STA DOS_CLUS_ID+2
.393faa	22 02 44 39	jsl $394402	                JSL DOS_GETCLUSTER          ; Try to read the first cluster
.393fae	b0 03		bcs $393fb3	                BCS do_success              ; If successful: set the directory cursor
.393fb0	82 7f 15	brl $395532	                BRL IF_PASSFAILURE          ; Otherwise: pass up the failure
.393fb3	82 83 15	brl $395539	do_success      BRL IF_SUCCESS
.393fb6					DOS_DIRFIRST
.393fb6	0b		phd		                PHD
.393fb7	08		php		                PHP
.393fb8	48		pha		                PHA             ; begin setdp macro
.393fb9	08		php		                PHP
.393fba	c2 20		rep #$20	                REP #$20        ; set A long
.393fbc	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.393fbf	5b		tcd		                TCD
.393fc0	28		plp		                PLP
.393fc1	68		pla		                PLA             ; end setdp macro
.393fc2	c2 20		rep #$20	                REP #$20        ; set A long
.393fc4	a9 00 e1	lda #$e100	                LDA #<>DOS_DIR_CLUSTER
.393fc7	85 18		sta $0338	                STA DOS_DIR_PTR
.393fc9	a9 37 00	lda #$0037	                LDA #`DOS_DIR_CLUSTER
.393fcc	85 1a		sta $033a	                STA DOS_DIR_PTR+2
.393fce	28		plp		                PLP
.393fcf	2b		pld		                PLD
.393fd0	6b		rtl		                RTL
.393fd1					DOS_DIRNEXT
.393fd1	da		phx		                PHX
.393fd2	5a		phy		                PHY
.393fd3	0b		phd		                PHD
.393fd4	8b		phb		                PHB
.393fd5	08		php		                PHP
.393fd6	48		pha		                PHA             ; begin setdbr macro
.393fd7	08		php		                PHP
.393fd8	e2 20		sep #$20	                SEP #$20        ; set A short
.393fda	a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.393fdc	48		pha		                PHA
.393fdd	ab		plb		                PLB
.393fde	28		plp		                PLP
.393fdf	68		pla		                PLA             ; end setdbr macro
.393fe0	48		pha		                PHA             ; begin setdp macro
.393fe1	08		php		                PHP
.393fe2	c2 20		rep #$20	                REP #$20        ; set A long
.393fe4	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.393fe7	5b		tcd		                TCD
.393fe8	28		plp		                PLP
.393fe9	68		pla		                PLA             ; end setdp macro
.393fea	c2 20		rep #$20	                REP #$20        ; set A long
.393fec	18		clc		                CLC                         ; Advance the directory entry pointer to the next entry
.393fed	a5 18		lda $0338	                LDA DOS_DIR_PTR
.393fef	69 20 00	adc #$0020	                ADC #DOS_DIR_ENTRY_SIZE
.393ff2	85 18		sta $0338	                STA DOS_DIR_PTR
.393ff4	a5 1a		lda $033a	                LDA DOS_DIR_PTR+2
.393ff6	69 00 00	adc #$0000	                ADC #0
.393ff9	85 1a		sta $033a	                STA DOS_DIR_PTR+2
.393ffb	38		sec		                SEC                         ; Check to see if we've reached the end of the sector buffer
.393ffc	a9 00 e3	lda #$e300	                LDA #<>DOS_DIR_CLUSTER_END
.393fff	e5 18		sbc $0338	                SBC DOS_DIR_PTR
.394001	85 28		sta $0348	                STA DOS_TEMP
.394003	a9 37 00	lda #$0037	                LDA #`DOS_DIR_CLUSTER_END
.394006	e5 1a		sbc $033a	                SBC DOS_DIR_PTR+2
.394008	85 2a		sta $034a	                STA DOS_TEMP+2
.39400a	30 0c		bmi $394018	                BMI get_next_block          ; Yes: try to fetch the next directory entry
.39400c	f0 03		beq $394011	                BEQ check_lower
.39400e	82 28 15	brl $395539	                BRL IF_SUCCESS
.394011	a5 28		lda $0348	check_lower     LDA DOS_TEMP
.394013	f0 03		beq $394018	                BEQ get_next_block
.394015	82 21 15	brl $395539	                BRL IF_SUCCESS
.394018					get_next_block
.394018	e2 20		sep #$20	                SEP #$20        ; set A short
.39401a	ad 45 e0	lda $38e045	                LDA DOS_DIR_TYPE            ; Check the type of the directory
.39401d	c9 01		cmp #$01	                CMP #DOS_DIR_TYPE_FILE
.39401f	f0 38		beq $394059	                BEQ next_cluster            ; FILE TYPE: it's cluster based (FAT32, or FAT12 non-root)
.394021					next_sector
.394021	c2 20		rep #$20	                REP #$20        ; set A long
.394023	ad 32 e0	lda $38e032	                LDA DOS_DIR_BLOCK_ID
.394026	1a		inc a		                INC A
.394027	8d 32 e0	sta $38e032	                STA DOS_DIR_BLOCK_ID        ; Increment the sector number (FAT12 root directory is sector based)
.39402a	c9 0a 00	cmp #$000a	                CMP #10                     ; See if we're at the end (TODO: calculate this)
.39402d	d0 07		bne $394036	                BNE read_sector
.39402f	e2 20		sep #$20	                SEP #$20        ; set A short
.394031	a9 00		lda #$00	                LDA #0
.394033	82 f8 14	brl $39552e	                BRL IF_FAILURE
.394036					read_sector
.394036	c2 20		rep #$20	                REP #$20        ; set A long
.394038	ad 32 e0	lda $38e032	                LDA DOS_DIR_BLOCK_ID        ; Set the LBA to the sector #
.39403b	85 02		sta $0322	                STA BIOS_LBA
.39403d	ad 34 e0	lda $38e034	                LDA DOS_DIR_BLOCK_ID+2
.394040	85 04		sta $0324	                STA BIOS_LBA+2
.394042	a9 00 e1	lda #$e100	                LDA #<>DOS_DIR_CLUSTER      ; Set the pointers to the buffer
.394045	85 06		sta $0326	                STA BIOS_BUFF_PTR
.394047	85 18		sta $0338	                STA DOS_DIR_PTR
.394049	a9 37 00	lda #$0037	                LDA #`DOS_DIR_CLUSTER
.39404c	85 08		sta $0328	                STA BIOS_BUFF_PTR+2
.39404e	85 1a		sta $033a	                STA DOS_DIR_PTR+2
.394050	22 44 10 38	jsl $381044	                JSL GETBLOCK                ; Attempt to read the sector from the FAT12 device
.394054	b0 39		bcs $39408f	                BCS do_success              ; If successful: set the directory cursor
.394056	82 d9 14	brl $395532	                BRL IF_PASSFAILURE          ; Otherwise: pass up the failure
.394059					next_cluster
.394059	c2 20		rep #$20	                REP #$20        ; set A long
.39405b	ad 32 e0	lda $38e032	                LDA DOS_DIR_BLOCK_ID        ; Get the current block (cluster) ID
.39405e	85 10		sta $0330	                STA DOS_CLUS_ID
.394060	ad 34 e0	lda $38e034	                LDA DOS_DIR_BLOCK_ID+2
.394063	85 12		sta $0332	                STA DOS_CLUS_ID+2
.394065	a9 00 e1	lda #$e100	                LDA #<>DOS_DIR_CLUSTER
.394068	85 1c		sta $033c	                STA DOS_BUFF_PTR
.39406a	85 18		sta $0338	                STA DOS_DIR_PTR
.39406c	a9 37 00	lda #$0037	                LDA #`DOS_DIR_CLUSTER
.39406f	85 1e		sta $033e	                STA DOS_BUFF_PTR+2
.394071	85 1a		sta $033a	                STA DOS_DIR_PTR+2
.394073	22 0d 48 39	jsl $39480d	                JSL NEXTCLUSTER             ; Try to find the next cluster
.394077	b0 03		bcs $39407c	                BCS set_next
.394079	82 b6 14	brl $395532	                BRL IF_PASSFAILURE          ; If error: pass it up the chain
.39407c	a5 10		lda $0330	set_next        LDA DOS_CLUS_ID             ; Save the cluster as the current directory cluster
.39407e	8d 32 e0	sta $38e032	                STA DOS_DIR_BLOCK_ID
.394081	a5 12		lda $0332	                LDA DOS_CLUS_ID+2
.394083	8d 34 e0	sta $38e034	                STA DOS_DIR_BLOCK_ID+2
.394086	22 02 44 39	jsl $394402	                JSL DOS_GETCLUSTER          ; Try to read the first cluster
.39408a	b0 03		bcs $39408f	                BCS do_success              ; If successful: set the directory cursor
.39408c	82 a3 14	brl $395532	                BRL IF_PASSFAILURE          ; Otherwise: pass up the failure
.39408f	82 a7 14	brl $395539	do_success      BRL IF_SUCCESS
.394092					DOS_DIRFINDFREE
.394092	da		phx		                PHX
.394093	5a		phy		                PHY
.394094	0b		phd		                PHD
.394095	8b		phb		                PHB
.394096	08		php		                PHP
.394097	48		pha		                PHA             ; begin setdbr macro
.394098	08		php		                PHP
.394099	e2 20		sep #$20	                SEP #$20        ; set A short
.39409b	a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.39409d	48		pha		                PHA
.39409e	ab		plb		                PLB
.39409f	28		plp		                PLP
.3940a0	68		pla		                PLA             ; end setdbr macro
.3940a1	48		pha		                PHA             ; begin setdp macro
.3940a2	08		php		                PHP
.3940a3	c2 20		rep #$20	                REP #$20        ; set A long
.3940a5	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3940a8	5b		tcd		                TCD
.3940a9	28		plp		                PLP
.3940aa	68		pla		                PLA             ; end setdp macro
.3940ab	22 ca 51 39	jsl $3951ca	                JSL IF_DIROPEN
.3940af	b0 06		bcs $3940b7	                BCS start_walk
.3940b1	a9 08 00	lda #$0008	                LDA #DOS_ERR_NODIR          ; Return that we could not read the directory
.3940b4	82 28 00	brl $3940df	                BRL ret_failure
.3940b7	a0 00 00	ldy #$0000	start_walk      LDY #0                      ; We check the first character of the entry
.3940ba					chk_entry
.3940ba	e2 20		sep #$20	                SEP #$20        ; set A short
.3940bc	b7 18		lda [$0338],y	                LDA [DOS_DIR_PTR],Y         ; Get the first byte of the directory entry
.3940be	f0 1c		beq $3940dc	                BEQ ret_success             ; If 0: we have a blank... return it
.3940c0	c9 e5		cmp #$e5	                CMP #DOS_DIR_ENT_UNUSED     ; Is it an unused (deleted) entry?
.3940c2	f0 18		beq $3940dc	                BEQ ret_success             ; Yes: return it
.3940c4	22 04 52 39	jsl $395204	                JSL IF_DIRNEXT              ; Go to the next directory entry
.3940c8	b0 ed		bcs $3940b7	                BCS start_walk              ; If we got one, start walking it
.3940ca	22 e2 40 39	jsl $3940e2	                JSL DOS_DIRAPPEND           ; If there isn't one, create a blank cluster
.3940ce	90 0f		bcc $3940df	                BCC ret_failure             ; If that didn't work, return the failure
.3940d0	c2 20		rep #$20	                REP #$20        ; set A long
.3940d2	a9 00 e1	lda #$e100	                LDA #<>DOS_DIR_CLUSTER      ; Return the first entry
.3940d5	85 18		sta $0338	                STA DOS_DIR_PTR
.3940d7	a9 37 00	lda #$0037	                LDA #`DOS_DIR_CLUSTER
.3940da	85 1a		sta $033a	                STA DOS_DIR_PTR+2
.3940dc	82 5a 14	brl $395539	ret_success     BRL IF_SUCCESS
.3940df	82 4c 14	brl $39552e	ret_failure     BRL IF_FAILURE
.3940e2					DOS_DIRAPPEND
.3940e2	da		phx		                PHX
.3940e3	8b		phb		                PHB
.3940e4	0b		phd		                PHD
.3940e5	08		php		                PHP
.3940e6	48		pha		                PHA             ; begin setdbr macro
.3940e7	08		php		                PHP
.3940e8	e2 20		sep #$20	                SEP #$20        ; set A short
.3940ea	a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.3940ec	48		pha		                PHA
.3940ed	ab		plb		                PLB
.3940ee	28		plp		                PLP
.3940ef	68		pla		                PLA             ; end setdbr macro
.3940f0	48		pha		                PHA             ; begin setdp macro
.3940f1	08		php		                PHP
.3940f2	c2 20		rep #$20	                REP #$20        ; set A long
.3940f4	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3940f7	5b		tcd		                TCD
.3940f8	28		plp		                PLP
.3940f9	68		pla		                PLA             ; end setdp macro
.3940fa	e2 20		sep #$20	                SEP #$20        ; set A short
.3940fc	ad 45 e0	lda $38e045	                LDA DOS_DIR_TYPE
.3940ff	c9 01		cmp #$01	                CMP #DOS_DIR_TYPE_FILE          ; Are we looking at a file type directory
.394101	f0 09		beq $39410c	                BEQ clr_sector                  ; Yes: clear out the directory data
.394103					ret_failure
.394103	e2 20		sep #$20	                SEP #$20        ; set A short
.394105	a9 15		lda #$15	                LDA #DOS_ERR_DIRFULL            ; No: return a directory-full error
.394107	85 0e		sta $032e	                STA DOS_STATUS
.394109	82 3f 00	brl $39414b	                BRL pass_failure
.39410c					clr_sector
.39410c	c2 20		rep #$20	                REP #$20        ; set A long
.39410e	a9 00 00	lda #$0000	                LDA #0
.394111	a2 00 00	ldx #$0000	                LDX #0
.394114	9f 00 e1 37	sta $37e100,x	clr_loop        STA DOS_DIR_CLUSTER,X           ; Clear the directory cluster
.394118	e8		inx		                INX
.394119	e8		inx		                INX
.39411a	e0 00 02	cpx #$0200	                CPX #512
.39411d	d0 f5		bne $394114	                BNE clr_loop
.39411f	a9 00 e1	lda #$e100	                LDA #<>DOS_DIR_CLUSTER          ; Point to the new, blank directory data
.394122	85 1c		sta $033c	                STA DOS_BUFF_PTR
.394124	a9 37 00	lda #$0037	                LDA #`DOS_DIR_CLUSTER
.394127	85 1e		sta $033e	                STA DOS_BUFF_PTR+2
.394129	ad 32 e0	lda $38e032	                LDA DOS_DIR_BLOCK_ID            ; We want to append it to the current directory
.39412c	85 10		sta $0330	                STA DOS_CLUS_ID
.39412e	ad 34 e0	lda $38e034	                LDA DOS_DIR_BLOCK_ID+2
.394131	85 12		sta $0332	                STA DOS_CLUS_ID+2
.394133	22 01 4c 39	jsl $394c01	                JSL DOS_APPENDCLUS              ; Attempt to append the blank data as a new cluster
.394137	90 12		bcc $39414b	                BCC pass_failure                ; If there was an error, pass it up the chain
.394139	ad 36 e0	lda $38e036	                LDA DOS_NEW_CLUSTER             ; Set the block ID of the new directory cluster
.39413c	8d 32 e0	sta $38e032	                STA DOS_DIR_BLOCK_ID
.39413f	ad 38 e0	lda $38e038	                LDA DOS_NEW_CLUSTER+2
.394142	8d 34 e0	sta $38e034	                STA DOS_DIR_BLOCK_ID+2
.394145	28		plp		ret_success     PLP
.394146	2b		pld		                PLD
.394147	ab		plb		                PLB
.394148	fa		plx		                PLX
.394149	38		sec		                SEC
.39414a	6b		rtl		                RTL
.39414b	28		plp		pass_failure    PLP
.39414c	2b		pld		                PLD
.39414d	ab		plb		                PLB
.39414e	fa		plx		                PLX
.39414f	18		clc		                CLC
.394150	6b		rtl		                RTL
.394151					DOS_DIRWRITE
.394151	da		phx		                PHX
.394152	5a		phy		                PHY
.394153	0b		phd		                PHD
.394154	8b		phb		                PHB
.394155	08		php		                PHP
.394156	48		pha		                PHA             ; begin setdbr macro
.394157	08		php		                PHP
.394158	e2 20		sep #$20	                SEP #$20        ; set A short
.39415a	a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.39415c	48		pha		                PHA
.39415d	ab		plb		                PLB
.39415e	28		plp		                PLP
.39415f	68		pla		                PLA             ; end setdbr macro
.394160	48		pha		                PHA             ; begin setdp macro
.394161	08		php		                PHP
.394162	c2 20		rep #$20	                REP #$20        ; set A long
.394164	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394167	5b		tcd		                TCD
.394168	28		plp		                PLP
.394169	68		pla		                PLA             ; end setdp macro
.39416a	e2 20		sep #$20	                SEP #$20        ; set A short
.39416c	ad 45 e0	lda $38e045	                LDA DOS_DIR_TYPE            ; Check the type of the directory
.39416f	c9 01		cmp #$01	                CMP #DOS_DIR_TYPE_FILE      ; Is it a file type directory (FAT32 or FAT12 non-root?)
.394171	f0 1f		beq $394192	                BEQ write_cluster           ; Yes: write it back using a cluster ID
.394173					write_sector
.394173	c2 20		rep #$20	                REP #$20        ; set A long
.394175	ad 32 e0	lda $38e032	                LDA DOS_DIR_BLOCK_ID        ; Set the BIOS_LBA to the LBA of the sector
.394178	85 02		sta $0322	                STA BIOS_LBA
.39417a	ad 34 e0	lda $38e034	                LDA DOS_DIR_BLOCK_ID+2
.39417d	85 04		sta $0324	                STA BIOS_LBA+2
.39417f	a9 00 e1	lda #$e100	                LDA #<>DOS_DIR_CLUSTER      ; Set the pointer to the directory buffer
.394182	85 06		sta $0326	                STA BIOS_BUFF_PTR
.394184	a9 37 00	lda #$0037	                LDA #`DOS_DIR_CLUSTER
.394187	85 08		sta $0328	                STA BIOS_BUFF_PTR+2
.394189	22 24 10 38	jsl $381024	                JSL PUTBLOCK                ; Try to write the sector to disk
.39418d	b0 1f		bcs $3941ae	                BCS ret_success
.39418f	82 9c 13	brl $39552e	ret_failure     BRL IF_FAILURE
.394192					write_cluster
.394192	c2 20		rep #$20	                REP #$20        ; set A long
.394194	ad 32 e0	lda $38e032	                LDA DOS_DIR_BLOCK_ID        ; Set the DOS_CLUS_ID to the ID of the cluster
.394197	85 10		sta $0330	                STA DOS_CLUS_ID
.394199	ad 34 e0	lda $38e034	                LDA DOS_DIR_BLOCK_ID+2
.39419c	85 12		sta $0332	                STA DOS_CLUS_ID+2
.39419e	a9 00 e1	lda #$e100	                LDA #<>DOS_DIR_CLUSTER      ; Set the pointer to the directory buffer
.3941a1	85 1c		sta $033c	                STA DOS_BUFF_PTR
.3941a3	a9 37 00	lda #$0037	                LDA #`DOS_DIR_CLUSTER
.3941a6	85 1e		sta $033e	                STA DOS_BUFF_PTR+2
.3941a8	22 3f 44 39	jsl $39443f	                JSL DOS_PUTCLUSTER          ; Try to write the cluster to disk
.3941ac	90 e1		bcc $39418f	                BCC ret_failure
.3941ae	82 88 13	brl $395539	ret_success     BRL IF_SUCCESS

;******  Return to file: src\sdos_fat.asm

.0000					DEVICE_DESC
>0000					DEVNAME         .dword ?            ; A pointer to the ASCIIZ name of the device
>0004					DEVNUMBER       .byte ?           ; The BIOS_DEV number for the device
>0005					NEXT            .dword ?            ; A pointer to the next device descriptor
.0000					DIRENTRY
>0000					SHORTNAME               .fill 11        ; $00 - The short name of the file (8 name, 3 extension)
>000b					ATTRIBUTE               .byte ?         ; $0B - The attribute bits
>000c					IGNORED1                .word ?         ; $0C - Unused (by us) bytes
>000e					CREATE_TIME             .word ?         ; $0E - Creation time
>0010					CREATE_DATE             .word ?         ; $10 - Creation date
>0012					ACCESS_DATE             .word ?         ; $12 - Last access date
>0014					CLUSTER_H               .word ?         ; $14 - High word of the first cluster #
>0016					MODIFIED_TIME           .word ?         ; $16 - Last modified time
>0018					MODIFIED_DATE           .word ?         ; $18 - Last modified date
>001a					CLUSTER_L               .word ?         ; $1A - Low word of the first cluster #
>001c					SIZE                    .dword ?        ; $1C - The size of the file (in bytes)
=$01					DOS_ATTR_RO = $01                       ; File is read-only
=$02					DOS_ATTR_HIDDEN = $02                   ; File is hidden
=$04					DOS_ATTR_SYSTEM = $04                   ; File is a system file
=$08					DOS_ATTR_VOLUME = $08                   ; Entry is the volume label
=$10					DOS_ATTR_DIR = $10                      ; Entry is a directory
=$20					DOS_ATTR_ARCH = $20                     ; Entry has changed since last backup
=$0f					DOS_ATTR_LONGNAME = $0F                 ; Entry is the long file name
.0000					FILEDESC
>0000					STATUS              .byte ?             ; The status flags of the file descriptor (open, closed, error, EOF, etc.)
>0001					DEV                 .byte ?             ; The ID of the device holding the file
>0002					PATH                .dword ?            ; Pointer to a NULL terminated path string
>0006					CLUSTER             .dword ?            ; The current cluster of the file.
>000a					FIRST_CLUSTER       .dword ?            ; The ID of the first cluster in the file
>000e					BUFFER              .dword ?            ; Pointer to a cluster-sized buffer
>0012					SIZE                .dword ?            ; The size of the file
>0016					CREATE_DATE         .word ?             ; The creation date of the file
>0018					CREATE_TIME         .word ?             ; The creation time of the file
>001a					MODIFIED_DATE       .word ?             ; The modification date of the file
>001c					MODIFIED_TIME       .word ?             ; The modification time of the file
=$01					FD_STAT_READ = $01                      ; The file is readable
=$02					FD_STAT_WRITE = $02                     ; The file is writable
=$40					FD_STAT_OPEN = $40                      ; The file is open
=$60					FD_STAT_ERROR = $60                     ; The file is in an error condition
=$80					FD_STAT_EOF = $80                       ; The file cursor is at the end of the file
=$0fffffff				FAT_LAST_CLUSTER = $0FFFFFFF            ; Code to mark the last cluster of a file
=1					VOLUMEMAX = 1                           ; The maximum number of mounted volumes we support
=32					DOS_DIR_ENTRY_SIZE = 32                 ; The size of a directory entry
=512					DOS_SECTOR_SIZE = 512                   ; The size of a sector
=$e5					DOS_DIR_ENT_UNUSED = $E5                ; Marker for an unused directory entry
=$00					PART_TYPE_FAT12 = $00                   ; "Partition" type: FAT12, used for floppy disks
=$0c					PART_TYPE_FAT32_LBA = $0C               ; Patition type: FAT32 with LBA addressing
=$29					BPB_EXTENDED_RECORD = $29               ; If SIGNATUREB of the BPB has this byte, the volume label is valid
=0					DOS_DIR_TYPE_FAT12ROOT = 0              ; Directory is a FAT12 root directory
=1					DOS_DIR_TYPE_FILE = 1                   ; Directory is a file type directory
=1					DOS_ERR_READ = 1                        ; We could not read a sector, check BIOS_STATUS for details
=2					DOS_ERR_NOTMBR = 2                      ; We could not find the MBR
=3					DOS_ERR_NOFAT32 = 3                     ; We could not find a FAT32 parition using LBA
=4					DOS_ERR_NOINIT = 4                      ; We could not INIT the block device
=5					DOS_ERR_VOLID = 5                       ; Volume ID sector could not be loaded
=6					DOS_ERR_FAT = 6                         ; Can't scan the FAT for some reason
=7					DOS_ERR_BADPATH = 7                     ; The path was badly formatted
=8					DOS_ERR_NODIR = 8                       ; Could not read the directory
=9					DOS_ERR_NOTFOUND = 9                    ; File/directory requested was not found
=10					DOS_ERR_NOCLUSTER = 10                  ; There are no more clusters
=11					DOS_ERR_FILEEXISTS = 11                 ; There is already a file of that name
=12					DOS_ERR_NOTOPEN = 12                    ; File has not been open
=13					DOS_ERR_NOTREAD = 13                    ; File is not open for reading
=14					DOS_ERR_NOTWRITE = 14                   ; File is not open for writing
=15					DOS_ERR_OPEN = 15                       ; File is already open
=16					DOS_ERR_PGXSIG = 16                     ; File does not have the PGX signature
=17					DOS_ERR_NOEXEC = 17                     ; File does is not an executable format
=18					DOS_ERR_MEDIAFULL = 18                  ; There are no more free clusters on the drive
=19					DOS_ERR_WRITEPROT = 19                  ; The medium is write-protected
=20					DOS_ERR_FATUPDATE = 20                  ; Can't update the FAT
=21					DOS_ERR_DIRFULL = 21                    ; The directory is full
=446					PART0_OFF = 446                         ; Offset to the first partition in the MBR
=4					PART_TYPE_OFF = 4                       ; Offset to the partition's type
=8					PART_LBA_OFF = 8                        ; Offset to the LBA of the first sector of the partition
=13					PART_SECT_COUNT_OFF = 13                ; Offset to the sector count of the partition
=510					MBR_SIGNATURE = 510                     ; The offset to the MBR signature bytes
=11					BPB_BYTEPERSEC_OFF = 11                 ; Offset in the BPB sector to the Bytes Per Sector
=13					BPB_SECPERCLUS_OFF = 13                 ; Offset in the BPB sector to the Sectors Per Cluster
=14					BPB_RSRVCLUS_OFF = 14                   ; Offset in the BPB sector to the Number of Reserved Clusters
=16					BPB_NUMFAT_OFF = 16                     ; Offset in the BPB sector to the Number of FATs
=17					BPB_ROOT_MAX_ENTRY_OFF = 17             ; Offset in the BPB sector to the Maximum # of entries in the root directory (FAT12)
=19					BPB_TOTAL_SECTORS = 19                  ; Offset in the BPB sector to the number of sectors on the partition or disk (FAT12)
=$24					BPB_SECPERFAT_OFF = $24                 ; Offset in the BPB sector to the Sectors Per FAT
=38					BPB_SIGNATUREB = 38                     ; Offset in the BPB sector to the second signature byte
=39					BPB_VOLUMEID = 39                       ; Offset in the BPB sector to the volume ID
=$2c					BPB_ROOTCLUS_OFF = $2C                  ; Offset in the BPB sector to the Root Cluster Number
=510					BPB_SIGNATURE = 510                     ; The offset to the MBR signature bytes
=$38e000				DOS_HIGH_VARIABLES      = $38E000
=$38e000				DEVICE                  = $38E000       ; 1 byte - The number of the block device
=$38e001				FILE_SYSTEM             = $38E001       ; 1 byte - The type of filesystem (FAT12, FAT32, etc.)
=$38e002				PARTITION               = $38E002       ; 1 byte - The number of the partitions on the device
=$38e003				SECTORS_PER_CLUSTER     = $38E003       ; 1 byte - The number of sectors in a cluster
=$38e004				FIRSTSECTOR             = $38E004       ; 4 bytes - The LBA of the first sector on the volume
=$38e008				SECTORCOUNT             = $38E008       ; 4 bytes - The number of sectors in the volume
=$38e00c				NUM_RSRV_SEC            = $38E00C       ; 2 bytes - The number of hidden or reserved sectors
=$38e00e				CLUSTER_SIZE            = $38E00E       ; 2 bytes - The size of a cluster in bytes
=$38e010				SEC_PER_FAT             = $38E010       ; 4 bytes - The number of sectors per FAT
=$38e014				FAT_BEGIN_LBA           = $38E014       ; 4 bytes - The LBA of the first sector of FAT #1
=$38e018				FAT2_BEGIN_LBA          = $38E018       ; 4 bytes - The LBA of the first sector of FAT #2
=$38e01c				CLUSTER_BEGIN_LBA       = $38E01C       ; 4 bytes - The LBA of the first cluster in the storage area
=$38e020				ROOT_DIR_FIRST_CLUSTER  = $38E020       ; 4 bytes - The number of the first cluster in the root directory
=$38e024				ROOT_DIR_MAX_ENTRY      = $38E024       ; 2 bytes - The maximum number of entries in the root directory (0 = no limit)
=$38e026				VOLUME_ID               = $38E026       ; 4 bytes - The ID of the volume
=$38e02a				DOS_CURR_CLUS           = $38E02A       ; 4 bytes - The current cluster (for delete)
=$38e02e				DOS_NEXT_CLUS           = $38E02E       ; 4 bytes - The next cluster in a file (for delete)
=$38e032				DOS_DIR_BLOCK_ID        = $38E032       ; 4 bytes - The ID of the current directory block
=$38e036				DOS_NEW_CLUSTER         = $38E036       ; 4 bytes - Space to store a newly written cluster ID
=$38e03a				DOS_SHORT_NAME          = $38E03A       ; 11 bytes - The short name for a desired file
=$38e045				DOS_DIR_TYPE            = $38E045       ; 1 byte - a code indicating the type of the current directory (0 = cluster based, $80 = sector based)
=$38e046				DOS_CURR_DIR_ID         = $38E046       ; 4 byte - the ID of the first sector or cluster of the current directory
=$38e04a				DOS_DEV_NAMES           = $38E04A       ; 4 byte - pointer to the linked list of device names
=$38e04e				FDC_MOTOR_TIMER         = $38E04E       ; 2 bytes - count-down timer to automatically turn off the FDC spindle motor
=$37e100				DOS_DIR_CLUSTER         = $37E100       ; 512 bytes - A buffer for directory entries
=$37e300				DOS_DIR_CLUSTER_END     = $37E300       ; The byte just past the end of the directory cluster buffer
=$37e300				DOS_SECTOR              = $37E300       ; 512 bytes - A buffer for block device read/write
=$37e500				DOS_SECTOR_END          = $37E500       ; The byte just past the end of the cluster buffer
=$37e500				DOS_FAT_SECTORS         = $37E500       ; 1024 bytes - two sectors worth of the FAT
=$37e900				DOS_FAT_SECTORS_END     = $37E900       ; The byte just past the end of the FAT buffers
=$37e900				DOS_SPARE_SECTOR        = $37E900       ; A spare 512 byte buffer for loading sectors
=$37eb00				DOS_SPARE_SECTOR_END    = $37EB00
=$37eb00				DOS_SPARE_FD            = $37EB00       ; A spare file descriptor buffer
.3941b1					DOS_INIT
.3941b1	8b		phb		                PHB
.3941b2	0b		phd		                PHD
.3941b3	08		php		                PHP
.3941b4	48		pha		                PHA             ; begin setdbr macro
.3941b5	08		php		                PHP
.3941b6	e2 20		sep #$20	                SEP #$20        ; set A short
.3941b8	a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.3941ba	48		pha		                PHA
.3941bb	ab		plb		                PLB
.3941bc	28		plp		                PLP
.3941bd	68		pla		                PLA             ; end setdbr macro
.3941be	48		pha		                PHA             ; begin setdp macro
.3941bf	08		php		                PHP
.3941c0	c2 20		rep #$20	                REP #$20        ; set A long
.3941c2	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3941c5	5b		tcd		                TCD
.3941c6	28		plp		                PLP
.3941c7	68		pla		                PLA             ; end setdp macro
.3941c8	c2 20		rep #$20	                REP #$20        ; set A long
.3941ca	a9 97 44	lda #$4497	                LDA #<>DOS_HD_DESC      ; Initialize the device names list
.3941cd	8f 4a e0 38	sta $38e04a	                STA @l DOS_DEV_NAMES
.3941d1	a9 39 00	lda #$0039	                LDA #`DOS_HD_DESC
.3941d4	8f 4c e0 38	sta $38e04c	                STA @l DOS_DEV_NAMES+2
.3941d8	e2 20		sep #$20	                SEP #$20        ; set A short
.3941da	a9 02		lda #$02	                LDA #BIOS_DEV_SD        ; Default to the SD card
.3941dc	85 01		sta $0321	                STA BIOS_DEV
.3941de	28		plp		                PLP
.3941df	2b		pld		                PLD
.3941e0	ab		plb		                PLB
.3941e1	6b		rtl		                RTL
.3941e2					DOS_MOUNT
.3941e2	8b		phb		                PHB
.3941e3	0b		phd		                PHD
.3941e4	08		php		                PHP
.3941e5	48		pha		                PHA             ; begin setdbr macro
.3941e6	08		php		                PHP
.3941e7	e2 20		sep #$20	                SEP #$20        ; set A short
.3941e9	a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.3941eb	48		pha		                PHA
.3941ec	ab		plb		                PLB
.3941ed	28		plp		                PLP
.3941ee	68		pla		                PLA             ; end setdbr macro
.3941ef	48		pha		                PHA             ; begin setdp macro
.3941f0	08		php		                PHP
.3941f1	c2 20		rep #$20	                REP #$20        ; set A long
.3941f3	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3941f6	5b		tcd		                TCD
.3941f7	28		plp		                PLP
.3941f8	68		pla		                PLA             ; end setdp macro
.3941f9	e2 20		sep #$20	                SEP #$20        ; set A short
.3941fb	a5 01		lda $0321	                LDA BIOS_DEV            ; Check the device
.3941fd	c9 02		cmp #$02	                CMP #BIOS_DEV_SD        ; Is it the SDC?
.3941ff	f0 1f		beq $394220	                BEQ do_sdc_mount        ; Yes: attempt to mount it
.394201	c9 06		cmp #$06	                CMP #BIOS_DEV_HD0       ; Is it HD0?
.394203	f0 26		beq $39422b	                BEQ do_ide_mount        ; Yes: attempt to mount the IDE drive
.394205	c9 00		cmp #$00	                CMP #BIOS_DEV_FDC       ; Is it the FDC?
.394207	f0 0b		beq $394214	                BEQ do_fdc_mount        ; Yes: attempt to mount it
.394209	a9 04		lda #$04	                LDA #DOS_ERR_NOINIT     ; Otherwise: return a bad device error
.39420b	85 0e		sta $032e	                STA DOS_STATUS
.39420d	a9 80		lda #$80	                LDA #BIOS_ERR_BADDEV
.39420f	85 00		sta $0320	                STA BIOS_STATUS
.394211	82 56 01	brl $39436a	                BRL ret_failure
.394214	22 7f 61 39	jsl $39617f	do_fdc_mount    JSL FDC_MOUNT           ; Attempt to mount the floppy disk
.394218	b0 03		bcs $39421d	                BCS fdc_success
.39421a	82 4d 01	brl $39436a	                BRL ret_failure
.39421d	82 41 01	brl $394361	fdc_success     BRL ret_success
.394220	22 b5 57 39	jsl $3957b5	do_sdc_mount    JSL SDC_INIT            ; Yes: Initialize access to the SDC
.394224	b0 10		bcs $394236	                BCS get_mbr             ; Continue if success
.394226	a9 04		lda #$04	                LDA #DOS_ERR_NOINIT     ; Otherwise: return an error
.394228	82 3f 01	brl $39436a	                BRL ret_failure
.39422b	22 74 65 39	jsl $396574	do_ide_mount    JSL IDE_INIT            ; Yes: Initialize access to the IDE drive
.39422f	b0 05		bcs $394236	                BCS get_mbr             ; Continue if success
.394231	a9 04		lda #$04	                LDA #DOS_ERR_NOINIT     ; Otherwise: return an error
.394233	82 34 01	brl $39436a	                BRL ret_failure
.394236					get_mbr
.394236	c2 30		rep #$30	                REP #$30        ; set A&X long
.394238	64 02		stz $0322	                STZ BIOS_LBA            ; Get the MBR
.39423a	64 04		stz $0324	                STZ BIOS_LBA+2
.39423c	a9 00 e3	lda #$e300	                LDA #<>DOS_SECTOR       ; Into DOS_SECTOR
.39423f	85 06		sta $0326	                STA BIOS_BUFF_PTR
.394241	a9 37 00	lda #$0037	                LDA #`DOS_SECTOR
.394244	85 08		sta $0328	                STA BIOS_BUFF_PTR+2
.394246	22 44 10 38	jsl $381044	                JSL GETBLOCK            ; Try to read the MBR
.39424a	b0 07		bcs $394253	                BCS chk_signature       ; If success, check the signature bytes
.39424c	e2 20		sep #$20	                SEP #$20        ; set A short
.39424e	a9 01		lda #$01	                LDA #DOS_ERR_READ       ; Otherwise: report we couldn't read the first sector
.394250	82 17 01	brl $39436a	                BRL ret_failure
.394253					chk_signature
.394253	e2 20		sep #$20	                SEP #$20        ; set A short
.394255	af fe e4 37	lda $37e4fe	                LDA DOS_SECTOR+MBR_SIGNATURE
.394259	c9 55		cmp #$55	                CMP #$55                ; Is first byte of signature $55?
.39425b	d0 08		bne $394265	                BNE not_mbr             ; No: signal we could find the MBR
.39425d	af ff e4 37	lda $37e4ff	                LDA DOS_SECTOR+MBR_SIGNATURE+1
.394261	c9 aa		cmp #$aa	                CMP #$AA                ; Is second byte of signature $AA?
.394263	f0 05		beq $39426a	                BEQ chk_part_type       ; Yes: we have an MBR
.394265	a9 02		lda #$02	not_mbr         LDA #DOS_ERR_NOTMBR     ; Return that we didn't find the MBR
.394267	82 00 01	brl $39436a	                BRL ret_failure
.39426a	af c2 e4 37	lda $37e4c2	chk_part_type   LDA DOS_SECTOR+PART0_OFF+PART_TYPE_OFF
.39426e	c9 0c		cmp #$0c	                CMP #PART_TYPE_FAT32_LBA
.394270	f0 05		beq $394277	                BEQ get_LBA             ; Is FAT32 with LBA?
.394272	a9 03		lda #$03	                LDA #DOS_ERR_NOFAT32    ; No: return No FAT32 found error
.394274	82 f3 00	brl $39436a	                BRL ret_failure
.394277	8d 01 e0	sta $38e001	get_LBA         STA FILE_SYSTEM         ; Save the file system of the partition
.39427a	c2 20		rep #$20	                REP #$20        ; set A long
.39427c	af c6 e4 37	lda $37e4c6	                LDA DOS_SECTOR+PART0_OFF+PART_LBA_OFF
.394280	8d 04 e0	sta $38e004	                STA FIRSTSECTOR
.394283	af c8 e4 37	lda $37e4c8	                LDA DOS_SECTOR+PART0_OFF+PART_LBA_OFF+2
.394287	8d 06 e0	sta $38e006	                STA FIRSTSECTOR+2
.39428a	af cb e4 37	lda $37e4cb	                LDA DOS_SECTOR+PART0_OFF+PART_SECT_COUNT_OFF
.39428e	8d 08 e0	sta $38e008	                STA SECTORCOUNT
.394291	af cd e4 37	lda $37e4cd	                LDA DOS_SECTOR+PART0_OFF+PART_SECT_COUNT_OFF+2
.394295	8d 0a e0	sta $38e00a	                STA SECTORCOUNT+2
.394298	e2 20		sep #$20	                SEP #$20        ; set A short
.39429a	a5 01		lda $0321	                LDA BIOS_DEV            ; Save the device number
.39429c	8d 00 e0	sta $38e000	                STA DEVICE
.39429f	a9 00		lda #$00	                LDA #0
.3942a1	8d 02 e0	sta $38e002	                STA PARTITION           ; For the moment, we only support the first partition
.3942a4	c2 20		rep #$20	                REP #$20        ; set A long
.3942a6	a9 00 e3	lda #$e300	                LDA #<>DOS_SECTOR
.3942a9	85 06		sta $0326	                STA BIOS_BUFF_PTR
.3942ab	a9 37 00	lda #$0037	                LDA #`DOS_SECTOR
.3942ae	85 08		sta $0328	                STA BIOS_BUFF_PTR+2
.3942b0	ad 04 e0	lda $38e004	                LDA FIRSTSECTOR
.3942b3	85 02		sta $0322	                STA BIOS_LBA
.3942b5	ad 06 e0	lda $38e006	                LDA FIRSTSECTOR+2
.3942b8	85 04		sta $0324	                STA BIOS_LBA+2
.3942ba	22 44 10 38	jsl $381044	                JSL GETBLOCK            ; Attempt to load the volume ID
.3942be	b0 1e		bcs $3942de	                BCS get_first_sec       ; Got it? Start parsing it
.3942c0	e2 20		sep #$20	                SEP #$20        ; set A short
.3942c2	a9 05		lda #$05	                LDA #DOS_ERR_VOLID      ; Otherwise: return an error
.3942c4	82 a3 00	brl $39436a	                BRL ret_failure
.3942c7					chk_bpb_sig
.3942c7	e2 20		sep #$20	                SEP #$20        ; set A short
.3942c9	af fe e4 37	lda $37e4fe	                LDA DOS_SECTOR+BPB_SIGNATURE
.3942cd	c9 55		cmp #$55	                CMP #$55                ; Is first byte of signature $55?
.3942cf	d0 08		bne $3942d9	                BNE not_bpb             ; No: signal we could find the volume ID
.3942d1	af ff e4 37	lda $37e4ff	                LDA DOS_SECTOR+BPB_SIGNATURE+1
.3942d5	c9 aa		cmp #$aa	                CMP #$AA                ; Is second byte of signature $AA?
.3942d7	f0 05		beq $3942de	                BEQ get_first_sec       ; Yes: we have an volume ID
.3942d9	a9 05		lda #$05	not_bpb         LDA #DOS_ERR_VOLID      ; Return that we didn't find the Volume ID (BPB)
.3942db	82 8c 00	brl $39436a	                BRL ret_failure
.3942de					get_first_sec
.3942de	c2 20		rep #$20	                REP #$20        ; set A long
.3942e0	af 2c e3 37	lda $37e32c	                LDA DOS_SECTOR+BPB_ROOTCLUS_OFF
.3942e4	8d 20 e0	sta $38e020	                STA ROOT_DIR_FIRST_CLUSTER
.3942e7	af 2e e3 37	lda $37e32e	                LDA DOS_SECTOR+BPB_ROOTCLUS_OFF+2
.3942eb	8d 22 e0	sta $38e022	                STA ROOT_DIR_FIRST_CLUSTER+2
.3942ee	af 0e e3 37	lda $37e30e	                LDA DOS_SECTOR+BPB_RSRVCLUS_OFF
.3942f2	8d 0c e0	sta $38e00c	                STA NUM_RSRV_SEC
.3942f5	18		clc		                CLC                     ; fat_begin_lba := FirstSector + Number_of_Reserved_Sectors
.3942f6	ad 04 e0	lda $38e004	                LDA FIRSTSECTOR
.3942f9	6d 0c e0	adc $38e00c	                ADC NUM_RSRV_SEC
.3942fc	8d 14 e0	sta $38e014	                STA FAT_BEGIN_LBA
.3942ff	ad 06 e0	lda $38e006	                LDA FIRSTSECTOR+2
.394302	69 00 00	adc #$0000	                ADC #0
.394305	8d 16 e0	sta $38e016	                STA FAT_BEGIN_LBA+2
.394308	af 24 e3 37	lda $37e324	                LDA DOS_SECTOR+BPB_SECPERFAT_OFF
.39430c	8d 10 e0	sta $38e010	                STA SEC_PER_FAT
.39430f	af 26 e3 37	lda $37e326	                LDA DOS_SECTOR+BPB_SECPERFAT_OFF+2
.394313	8d 12 e0	sta $38e012	                STA SEC_PER_FAT+2
.394316	ad 10 e0	lda $38e010	                LDA SEC_PER_FAT
.394319	0a		asl a		                ASL A
.39431a	8d 1c e0	sta $38e01c	                STA CLUSTER_BEGIN_LBA
.39431d	ad 12 e0	lda $38e012	                LDA SEC_PER_FAT+2
.394320	2a		rol a		                ROL A
.394321	8d 1e e0	sta $38e01e	                STA CLUSTER_BEGIN_LBA+2
.394324	18		clc		                CLC
.394325	ad 1c e0	lda $38e01c	                LDA CLUSTER_BEGIN_LBA                    ; Sectors Per FAT * 2 + fat_begin_lba
.394328	6d 14 e0	adc $38e014	                ADC FAT_BEGIN_LBA
.39432b	8d 1c e0	sta $38e01c	                STA CLUSTER_BEGIN_LBA
.39432e	ad 1e e0	lda $38e01e	                LDA CLUSTER_BEGIN_LBA+2
.394331	6d 16 e0	adc $38e016	                ADC FAT_BEGIN_LBA+2
.394334	8d 1e e0	sta $38e01e	                STA CLUSTER_BEGIN_LBA+2
.394337	e2 20		sep #$20	                SEP #$20        ; set A short
.394339	af 0d e3 37	lda $37e30d	                LDA DOS_SECTOR+BPB_SECPERCLUS_OFF
.39433d	8d 03 e0	sta $38e003	                STA SECTORS_PER_CLUSTER
.394340	c2 20		rep #$20	                REP #$20        ; set A long
.394342	29 ff 00	and #$00ff	                AND #$00FF
.394345	48		pha		                PHA                                     ; Save the number of sectors per cluster
.394346	a9 00 02	lda #$0200	                LDA #<>DOS_SECTOR_SIZE                  ; Default to one sector's worth of bytes
.394349	8d 0e e0	sta $38e00e	                STA CLUSTER_SIZE
.39434c	a9 00 00	lda #$0000	                LDA #`DOS_SECTOR_SIZE
.39434f	8d 10 e0	sta $38e010	                STA CLUSTER_SIZE+2
.394352	68		pla		                PLA                                     ; Restore the number of sectors per cluster
.394353	c9 01 00	cmp #$0001	clus_size_loop  CMP #1                                  ; If there's only one cluster, return success
.394356	f0 09		beq $394361	                BEQ ret_success
.394358	0e 0e e0	asl $38e00e	                ASL CLUSTER_SIZE                        ; Otherwise, multiply the number of bytes by 2
.39435b	2e 10 e0	rol $38e010	                ROL CLUSTER_SIZE+2
.39435e	4a		lsr a		                LSR A                                   ; And divide the number of sectors by 2
.39435f	80 f2		bra $394353	                BRA clus_size_loop
.394361					ret_success
.394361	e2 20		sep #$20	                SEP #$20        ; set A short
.394363	64 0e		stz $032e	                STZ DOS_STATUS          ; Set status code to 0
.394365	28		plp		                PLP
.394366	2b		pld		                PLD
.394367	ab		plb		                PLB
.394368	38		sec		                SEC
.394369	6b		rtl		                RTL
.39436a					ret_failure
.39436a	e2 20		sep #$20	                SEP #$20        ; set A short
.39436c	85 0e		sta $032e	                STA DOS_STATUS          ; Save the status code
.39436e	28		plp		                PLP
.39436f	2b		pld		                PLD
.394370	ab		plb		                PLB
.394371	18		clc		                CLC
.394372	6b		rtl		                RTL
.394373					DOS_TESTBOOT
.394373	da		phx		                PHX
.394374	08		php		                PHP
.394375	c2 10		rep #$10	                REP #$10        ; set X long
.394377	e2 20		sep #$20	                SEP #$20        ; set A short
.394379	af 3e e3 37	lda $37e33e	                LDA @l DOS_SECTOR+FDC_BOOT_START
.39437d	c9 80		cmp #$80	                CMP #$80                    ; Is the first byte a BRL instruction?
.39437f	d0 2b		bne $3943ac	                BNE done                    ; No: just return
.394381	a2 00 00	ldx #$0000	                LDX #0
.394384	bf 03 e3 37	lda $37e303,x	magic_loop      LDA @l DOS_SECTOR+3,X       ; Check the "vendor" byte
.394388	df af 43 39	cmp $3943af,x	                CMP DOS_BOOT_MAGIC,X        ; Compare it against our boot magic code
.39438c	d0 1e		bne $3943ac	                BNE done                    ; If it's not equal, just return
.39438e	e8		inx		                INX                         ; Otherwise, check the next one
.39438f	e0 08 00	cpx #$0008	                CPX #8
.394392	d0 f0		bne $394384	                BNE magic_loop              ; Until we've checked all 8 bytes
.394394	c2 20		rep #$20	                REP #$20        ; set A long
.394396	a2 00 00	ldx #$0000	                LDX #0
.394399	bf 00 e3 37	lda $37e300,x	copy_loop       LDA @l DOS_SECTOR,X         ; Copy the DOS_SECTOR to DOS_SPARE_SECTOR
.39439d	9f 00 e9 37	sta $37e900,x	                STA @l DOS_SPARE_SECTOR,X
.3943a1	e8		inx		                INX
.3943a2	e8		inx		                INX
.3943a3	e0 00 02	cpx #$0200	                CPX #512
.3943a6	d0 f1		bne $394399	                BNE copy_loop
.3943a8	5c 3e e9 37	jmp $37e93e	                JML DOS_SPARE_SECTOR+FDC_BOOT_START
.3943ac	28		plp		done            PLP
.3943ad	fa		plx		                PLX
.3943ae	6b		rtl		                RTL
>3943af	43 32 35 36 44 4f 53 20		DOS_BOOT_MAGIC  .text "C256DOS "
.3943b7					DOS_CALC_LBA
.3943b7	8b		phb		                PHB
.3943b8	0b		phd		                PHD
.3943b9	08		php		                PHP
.3943ba	48		pha		                PHA             ; begin setdbr macro
.3943bb	08		php		                PHP
.3943bc	e2 20		sep #$20	                SEP #$20        ; set A short
.3943be	a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.3943c0	48		pha		                PHA
.3943c1	ab		plb		                PLB
.3943c2	28		plp		                PLP
.3943c3	68		pla		                PLA             ; end setdbr macro
.3943c4	48		pha		                PHA             ; begin setdp macro
.3943c5	08		php		                PHP
.3943c6	c2 20		rep #$20	                REP #$20        ; set A long
.3943c8	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3943cb	5b		tcd		                TCD
.3943cc	28		plp		                PLP
.3943cd	68		pla		                PLA             ; end setdp macro
.3943ce	c2 20		rep #$20	                REP #$20        ; set A long
.3943d0	38		sec		                SEC
.3943d1	a5 10		lda $0330	                LDA DOS_CLUS_ID                     ; cluster - 2
.3943d3	e9 02 00	sbc #$0002	                SBC #2
.3943d6	85 28		sta $0348	                STA DOS_TEMP
.3943d8	a5 12		lda $0332	                LDA DOS_CLUS_ID+2
.3943da	e9 00 00	sbc #$0000	                SBC #0
.3943dd	85 2a		sta $034a	                STA DOS_TEMP+2
.3943df	e2 10		sep #$10	                SEP #$10        ; set X short
.3943e1	ae 03 e0	ldx $38e003	                LDX SECTORS_PER_CLUSTER
.3943e4	e0 01		cpx #$01	mult_loop       CPX #1
.3943e6	f0 07		beq $3943ef	                BEQ add_offset
.3943e8	06 28		asl $0348	                ASL DOS_TEMP
.3943ea	26 28		rol $0348	                ROL DOS_TEMP
.3943ec	ca		dex		                DEX
.3943ed	80 f5		bra $3943e4	                BRA mult_loop
.3943ef	18		clc		add_offset      CLC
.3943f0	a5 28		lda $0348	                LDA DOS_TEMP                        ; cluster_being_lba + (cluster - 2) * SECTORS_PER_CLUSTER
.3943f2	6d 1c e0	adc $38e01c	                ADC CLUSTER_BEGIN_LBA
.3943f5	85 02		sta $0322	                STA BIOS_LBA
.3943f7	a5 2a		lda $034a	                LDA DOS_TEMP+2
.3943f9	6d 1e e0	adc $38e01e	                ADC CLUSTER_BEGIN_LBA+2
.3943fc	85 04		sta $0324	                STA BIOS_LBA+2
.3943fe	28		plp		                PLP
.3943ff	2b		pld		                PLD
.394400	ab		plb		                PLB
.394401	6b		rtl		                RTL
.394402					DOS_GETCLUSTER
.394402	8b		phb		                PHB
.394403	0b		phd		                PHD
.394404	08		php		                PHP
.394405	48		pha		                PHA             ; begin setdbr macro
.394406	08		php		                PHP
.394407	e2 20		sep #$20	                SEP #$20        ; set A short
.394409	a9 00		lda #$00	                LDA #0
.39440b	48		pha		                PHA
.39440c	ab		plb		                PLB
.39440d	28		plp		                PLP
.39440e	68		pla		                PLA             ; end setdbr macro
.39440f	48		pha		                PHA             ; begin setdp macro
.394410	08		php		                PHP
.394411	c2 20		rep #$20	                REP #$20        ; set A long
.394413	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394416	5b		tcd		                TCD
.394417	28		plp		                PLP
.394418	68		pla		                PLA             ; end setdp macro
.394419	c2 20		rep #$20	                REP #$20        ; set A long
.39441b	a5 1c		lda $033c	                LDA DOS_BUFF_PTR                    ; Set the BIOS BUFFER
.39441d	85 06		sta $0326	                STA BIOS_BUFF_PTR
.39441f	a5 1e		lda $033e	                LDA DOS_BUFF_PTR+2
.394421	85 08		sta $0328	                STA BIOS_BUFF_PTR+2
.394423	22 b7 43 39	jsl $3943b7	                JSL DOS_CALC_LBA                    ; Convert the cluster # to the first sector's LBA
.394427	22 44 10 38	jsl $381044	                JSL GETBLOCK                        ; Get the first block of the cluster
.39442b	90 09		bcc $394436	                BCC ret_failure
.39442d					ret_success
.39442d	e2 20		sep #$20	                SEP #$20        ; set A short
.39442f	64 0e		stz $032e	                STZ DOS_STATUS
.394431	28		plp		                PLP
.394432	2b		pld		                PLD
.394433	ab		plb		                PLB
.394434	38		sec		                SEC
.394435	6b		rtl		                RTL
.394436					ret_failure
.394436	e2 20		sep #$20	                SEP #$20        ; set A short
.394438	85 0e		sta $032e	                STA DOS_STATUS
.39443a	28		plp		                PLP
.39443b	2b		pld		                PLD
.39443c	ab		plb		                PLB
.39443d	18		clc		                CLC
.39443e	6b		rtl		                RTL
.39443f					DOS_PUTCLUSTER
.39443f	8b		phb		                PHB
.394440	0b		phd		                PHD
.394441	08		php		                PHP
.394442	48		pha		                PHA             ; begin setdbr macro
.394443	08		php		                PHP
.394444	e2 20		sep #$20	                SEP #$20        ; set A short
.394446	a9 00		lda #$00	                LDA #0
.394448	48		pha		                PHA
.394449	ab		plb		                PLB
.39444a	28		plp		                PLP
.39444b	68		pla		                PLA             ; end setdbr macro
.39444c	48		pha		                PHA             ; begin setdp macro
.39444d	08		php		                PHP
.39444e	c2 20		rep #$20	                REP #$20        ; set A long
.394450	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394453	5b		tcd		                TCD
.394454	28		plp		                PLP
.394455	68		pla		                PLA             ; end setdp macro
.394456	c2 20		rep #$20	                REP #$20        ; set A long
.394458	a5 1c		lda $033c	                LDA DOS_BUFF_PTR                    ; Set the BIOS BUFFER
.39445a	85 06		sta $0326	                STA BIOS_BUFF_PTR
.39445c	a5 1e		lda $033e	                LDA DOS_BUFF_PTR+2
.39445e	85 08		sta $0328	                STA BIOS_BUFF_PTR+2
.394460	22 b7 43 39	jsl $3943b7	                JSL DOS_CALC_LBA                    ; Convert the cluster # to the first sector's LBA
.394464	22 24 10 38	jsl $381024	                JSL PUTBLOCK                        ; PUT the first block of the cluster
.394468	90 09		bcc $394473	                BCC ret_failure
.39446a					ret_success
.39446a	e2 20		sep #$20	                SEP #$20        ; set A short
.39446c	64 0e		stz $032e	                STZ DOS_STATUS
.39446e	28		plp		                PLP
.39446f	2b		pld		                PLD
.394470	ab		plb		                PLB
.394471	38		sec		                SEC
.394472	6b		rtl		                RTL
.394473					ret_failure
.394473	e2 20		sep #$20	                SEP #$20        ; set A short
.394475	85 0e		sta $032e	                STA DOS_STATUS
.394477	28		plp		                PLP
.394478	2b		pld		                PLD
.394479	ab		plb		                PLB
.39447a	18		clc		                CLC
.39447b	6b		rtl		                RTL
>39447c	40 46 00			DOS_FDC_NAME    .null "@F"
.39447f					DOS_FDC_DESC
>39447f	7c 44 39 00			DEVNAME         .dword DOS_FDC_NAME            ; A pointer to the ASCIIZ name of the device
>394483	00				DEVNUMBER       .byte BIOS_DEV_FDC           ; The BIOS_DEV number for the device
>394484	00 00 00 00			NEXT            .dword 0            ; A pointer to the next device descriptor
>394488	40 53 00			DOS_SDC_NAME    .null "@S"
.39448b					DOS_SDC_DESC
>39448b	88 44 39 00			DEVNAME         .dword DOS_SDC_NAME            ; A pointer to the ASCIIZ name of the device
>39448f	02				DEVNUMBER       .byte BIOS_DEV_SD           ; The BIOS_DEV number for the device
>394490	7f 44 39 00			NEXT            .dword DOS_FDC_DESC            ; A pointer to the next device descriptor
>394494	40 48 00			DOS_HDC_NAME    .null "@H"
.394497					DOS_HD_DESC
>394497	94 44 39 00			DEVNAME         .dword DOS_HDC_NAME            ; A pointer to the ASCIIZ name of the device
>39449b	06				DEVNUMBER       .byte BIOS_DEV_HD0           ; The BIOS_DEV number for the device
>39449c	8b 44 39 00			NEXT            .dword DOS_SDC_DESC            ; A pointer to the next device descriptor
.3944a0					DOS_PARSE_DEV
.3944a0	8b		phb		                PHB
.3944a1	0b		phd		                PHD
.3944a2	08		php		                PHP
.3944a3	48		pha		                PHA             ; begin setdbr macro
.3944a4	08		php		                PHP
.3944a5	e2 20		sep #$20	                SEP #$20        ; set A short
.3944a7	a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.3944a9	48		pha		                PHA
.3944aa	ab		plb		                PLB
.3944ab	28		plp		                PLP
.3944ac	68		pla		                PLA             ; end setdbr macro
.3944ad	48		pha		                PHA             ; begin setdp macro
.3944ae	08		php		                PHP
.3944af	c2 20		rep #$20	                REP #$20        ; set A long
.3944b1	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3944b4	5b		tcd		                TCD
.3944b5	28		plp		                PLP
.3944b6	68		pla		                PLA             ; end setdp macro
.3944b7	c2 30		rep #$30	                REP #$30        ; set A&X long
.3944b9	af 4a e0 38	lda $38e04a	                LDA @l DOS_DEV_NAMES        ; Point to the first device name to check
.3944bd	85 28		sta $0348	                STA DOS_TEMP
.3944bf	af 4c e0 38	lda $38e04c	                LDA @l DOS_DEV_NAMES+2
.3944c3	85 2a		sta $034a	                STA DOS_TEMP+2
.3944c5	a9 00 04	lda #$0400	                LDA #<>DOS_PATH_BUFF        ; Make DOS_STR2_PTR point to the path to check
.3944c8	85 48		sta $0368	                STA DOS_STR2_PTR
.3944ca	a9 00 00	lda #$0000	                LDA #`DOS_PATH_BUFF
.3944cd	85 4a		sta $036a	                STA DOS_STR2_PTR+2
.3944cf	a0 00 00	ldy #$0000	dev_loop        LDY #DEVICE_DESC.DEVNAME    ; Get the name of the current device into DOS_STR1_PTR
.3944d2	b7 28		lda [$0348],y	                LDA [DOS_TEMP],Y
.3944d4	85 44		sta $0364	                STA DOS_STR1_PTR
.3944d6	c8		iny		                INY
.3944d7	c8		iny		                INY
.3944d8	b7 28		lda [$0348],y	                LDA [DOS_TEMP],Y
.3944da	85 46		sta $0366	                STA DOS_STR1_PTR+2
.3944dc	e2 20		sep #$20	                SEP #$20        ; set A short
.3944de	a0 00 00	ldy #$0000	                LDY #0
.3944e1	b7 44		lda [$0364],y	cmp_loop        LDA [DOS_STR1_PTR],Y        ; Get the Yth character of the device name
.3944e3	f0 24		beq $394509	                BEQ found                   ; If it's NULL, we found a match
.3944e5	d7 48		cmp [$0368],y	                CMP [DOS_STR2_PTR],Y        ; Compare it to the Yth character of the path
.3944e7	d0 03		bne $3944ec	                BNE next_device             ; If no match, try to load the next device
.3944e9	c8		iny		                INY                         ; Go to the next character
.3944ea	80 f5		bra $3944e1	                BRA cmp_loop
.3944ec					next_device
.3944ec	c2 20		rep #$20	                REP #$20        ; set A long
.3944ee	a0 05 00	ldy #$0005	                LDY #DEVICE_DESC.NEXT       ; DOS_TEMP := DOS_TEMP->NEXT
.3944f1	b7 28		lda [$0348],y	                LDA [DOS_TEMP],Y
.3944f3	48		pha		                PHA
.3944f4	c8		iny		                INY
.3944f5	c8		iny		                INY
.3944f6	b7 28		lda [$0348],y	                LDA [DOS_TEMP],Y
.3944f8	85 2a		sta $034a	                STA DOS_TEMP+2
.3944fa	68		pla		                PLA
.3944fb	85 28		sta $0348	                STA DOS_TEMP
.3944fd	a5 28		lda $0348	                LDA DOS_TEMP                ; Is DOS_TEMP = NULL?
.3944ff	d0 ce		bne $3944cf	                BNE dev_loop                ; No: check this device
.394501	a5 2a		lda $034a	                LDA DOS_TEMP+2
.394503	d0 ca		bne $3944cf	                BNE dev_loop
.394505	28		plp		done            PLP                         ; Otherwise, return having not found a match
.394506	2b		pld		                PLD
.394507	ab		plb		                PLB
.394508	6b		rtl		                RTL
.394509	22 1a 45 39	jsl $39451a	found           JSL DOS_ADJUSTPATH          ; Remove the device name from the buffer
.39450d	e2 20		sep #$20	                SEP #$20        ; set A short
.39450f	a0 04 00	ldy #$0004	                LDY #DEVICE_DESC.DEVNUMBER  ; Set the BIOS device number from the found device
.394512	b7 28		lda [$0348],y	                LDA [DOS_TEMP],Y
.394514	8f 21 03 00	sta $000321	                STA @l BIOS_DEV
.394518	80 eb		bra $394505	                BRA done
.39451a					DOS_ADJUSTPATH
.39451a	da		phx		                PHX
.39451b	5a		phy		                PHY
.39451c	8b		phb		                PHB
.39451d	0b		phd		                PHD
.39451e	08		php		                PHP
.39451f	48		pha		                PHA             ; begin setdbr macro
.394520	08		php		                PHP
.394521	e2 20		sep #$20	                SEP #$20        ; set A short
.394523	a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.394525	48		pha		                PHA
.394526	ab		plb		                PLB
.394527	28		plp		                PLP
.394528	68		pla		                PLA             ; end setdbr macro
.394529	48		pha		                PHA             ; begin setdp macro
.39452a	08		php		                PHP
.39452b	c2 20		rep #$20	                REP #$20        ; set A long
.39452d	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394530	5b		tcd		                TCD
.394531	28		plp		                PLP
.394532	68		pla		                PLA             ; end setdp macro
.394533	c2 30		rep #$30	                REP #$30        ; set A&X long
.394535	84 4b		sty $036b	                STY DOS_SCRATCH                 ; Save the index to later compute the size
.394537	98		tya		                TYA                             ; Compute the address of the first source byte
.394538	18		clc		                CLC
.394539	69 00 04	adc #$0400	                ADC #<>DOS_PATH_BUFF
.39453c	aa		tax		                TAX
.39453d	a9 00 04	lda #$0400	                LDA #<>DOS_PATH_BUFF            ; Compute the destination address for the source byte
.394540	a8		tay		                TAY
.394541	38		sec		                SEC                             ; Compute the number of bytes to copy
.394542	a9 00 01	lda #$0100	                LDA #256
.394545	e5 4b		sbc $036b	                SBC DOS_SCRATCH
.394547	54 00 00	mvn $00,$00	                MVN #`DOS_PATH_BUFF, #`DOS_PATH_BUFF
.39454a	28		plp		                PLP
.39454b	2b		pld		                PLD
.39454c	ab		plb		                PLB
.39454d	7a		ply		                PLY
.39454e	fa		plx		                PLX
.39454f	6b		rtl		                RTL
.394550					DOS_PARSE_PATH
.394550	8b		phb		                PHB
.394551	0b		phd		                PHD
.394552	08		php		                PHP
.394553	48		pha		                PHA             ; begin setdbr macro
.394554	08		php		                PHP
.394555	e2 20		sep #$20	                SEP #$20        ; set A short
.394557	a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.394559	48		pha		                PHA
.39455a	ab		plb		                PLB
.39455b	28		plp		                PLP
.39455c	68		pla		                PLA             ; end setdbr macro
.39455d	48		pha		                PHA             ; begin setdp macro
.39455e	08		php		                PHP
.39455f	c2 20		rep #$20	                REP #$20        ; set A long
.394561	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394564	5b		tcd		                TCD
.394565	28		plp		                PLP
.394566	68		pla		                PLA             ; end setdp macro
.394567	c2 10		rep #$10	                REP #$10        ; set X long
.394569	e2 20		sep #$20	                SEP #$20        ; set A short
.39456b	a2 00 00	ldx #$0000	                LDX #0
.39456e	b5 e0		lda $0400,x	upcase_loop     LDA DOS_PATH_BUFF,X     ; Get the character
.394570	f0 1b		beq $39458d	                BEQ parse_dev           ; If it's NULL, the path is upper case, attempt to parse the device
.394572	c9 20		cmp #$20	                CMP #' '                ; Is a control character?
.394574	b0 05		bcs $39457b	                BGE check_case          ; No: check the case
.394576	a9 07		lda #$07	                LDA #DOS_ERR_BADPATH    ; Yes: return a bad path error
.394578	82 64 00	brl $3945df	                BRL ret_failure
.39457b	c9 61		cmp #$61	check_case      CMP #'a'                ; Is the character lower case?
.39457d	90 08		bcc $394587	                BLT next_char
.39457f	c9 7b		cmp #$7b	                CMP #'z'+1
.394581	b0 04		bcs $394587	                BGE next_char
.394583	29 5f		and #$5f	                AND #%01011111          ; Yes: Convert to uppercase
.394585	95 e0		sta $0400,x	                STA DOS_PATH_BUFF,X
.394587	e8		inx		next_char       INX                     ; Move to the next character
.394588	e0 00 01	cpx #$0100	                CPX #$100
.39458b	d0 e1		bne $39456e	                BNE upcase_loop
.39458d	22 a0 44 39	jsl $3944a0	parse_dev       JSL DOS_PARSE_DEV       ; Parse and extract a device specifier ":xxx:"
.394591	a5 e0		lda $0400	                LDA DOS_PATH_BUFF       ; Check the first character of the path
.394593	c9 3a		cmp #$3a	                CMP #':'
.394595	d0 07		bne $39459e	                BNE clr_name            ; If not colon, treat it as a file name
.394597	a0 01 00	ldy #$0001	                LDY #1                  ; Otherwise...
.39459a	22 1a 45 39	jsl $39451a	                JSL DOS_ADJUSTPATH      ; For now, just remove the leading ":"
.39459e	a0 00 00	ldy #$0000	clr_name        LDY #0                  ; Set the short name to blanks
.3945a1	a9 20		lda #$20	                LDA #' '
.3945a3	99 3a e0	sta $38e03a,y	clr_loop        STA DOS_SHORT_NAME,Y
.3945a6	c8		iny		                INY
.3945a7	c0 0b 00	cpy #$000b	                CPY #11
.3945aa	d0 f7		bne $3945a3	                BNE clr_loop
.3945ac	a2 00 00	ldx #$0000	                LDX #0
.3945af	a0 00 00	ldy #$0000	                LDY #0
.3945b2	b5 e0		lda $0400,x	cpy_name_loop   LDA DOS_PATH_BUFF,X     ; Get the character of the name
.3945b4	f0 20		beq $3945d6	                BEQ ret_success         ; If NULL: we've finished parsing the path
.3945b6	c9 2e		cmp #$2e	                CMP #'.'                ; If it's a dot, we've finished the name part
.3945b8	f0 0a		beq $3945c4	                BEQ cpy_ext             ; And move to the extension
.3945ba	99 3a e0	sta $38e03a,y	                STA DOS_SHORT_NAME,Y    ; Otherwise, store it to the name portion
.3945bd	e8		inx		                INX
.3945be	c8		iny		                INY                     ; Move to the next character
.3945bf	c0 08 00	cpy #$0008	                CPY #8                  ; Have we processed 8?
.3945c2	d0 ee		bne $3945b2	                BNE cpy_name_loop       ; No: process this one
.3945c4	e8		inx		cpy_ext         INX                     ; Skip the dot
.3945c5	a0 08 00	ldy #$0008	                LDY #8
.3945c8	b5 e0		lda $0400,x	cpy_ext_loop    LDA DOS_PATH_BUFF,X     ; Get the character of the extension
.3945ca	f0 0a		beq $3945d6	                BEQ ret_success         ; If it's NULL, we've finished
.3945cc	99 3a e0	sta $38e03a,y	                STA DOS_SHORT_NAME,Y    ; Otherwise, copy it to the short name
.3945cf	e8		inx		                INX
.3945d0	c8		iny		                INY                     ; Move to the next character
.3945d1	c0 0b 00	cpy #$000b	                CPY #11                 ; Have we processed the three ext characters?
.3945d4	d0 f2		bne $3945c8	                BNE cpy_ext_loop        ; No: process this one
.3945d6					ret_success
.3945d6	e2 20		sep #$20	                SEP #$20        ; set A short
.3945d8	64 0e		stz $032e	                STZ DOS_STATUS
.3945da	28		plp		                PLP
.3945db	2b		pld		                PLD
.3945dc	ab		plb		                PLB
.3945dd	38		sec		                SEC
.3945de	6b		rtl		                RTL
.3945df					ret_failure
.3945df	e2 20		sep #$20	                SEP #$20        ; set A short
.3945e1	85 0e		sta $032e	                STA DOS_STATUS
.3945e3	28		plp		                PLP
.3945e4	2b		pld		                PLD
.3945e5	ab		plb		                PLB
.3945e6	18		clc		                CLC
.3945e7	6b		rtl		                RTL
.3945e8					DOS_FINDFILE
.3945e8	8b		phb		                PHB
.3945e9	0b		phd		                PHD
.3945ea	08		php		                PHP
.3945eb	48		pha		                PHA             ; begin setdbr macro
.3945ec	08		php		                PHP
.3945ed	e2 20		sep #$20	                SEP #$20        ; set A short
.3945ef	a9 00		lda #$00	                LDA #0
.3945f1	48		pha		                PHA
.3945f2	ab		plb		                PLB
.3945f3	28		plp		                PLP
.3945f4	68		pla		                PLA             ; end setdbr macro
.3945f5	48		pha		                PHA             ; begin setdp macro
.3945f6	08		php		                PHP
.3945f7	c2 20		rep #$20	                REP #$20        ; set A long
.3945f9	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3945fc	5b		tcd		                TCD
.3945fd	28		plp		                PLP
.3945fe	68		pla		                PLA             ; end setdp macro
.3945ff	c2 30		rep #$30	                REP #$30        ; set A&X long
.394601	22 50 45 39	jsl $394550	                JSL DOS_PARSE_PATH              ; Break out the path into its components
.394605	b0 05		bcs $39460c	                BCS mount                       ; If success: try to open the directory
.394607	28		plp		pass_failure    PLP                             ; If failure, just pass the failure back up
.394608	2b		pld		                PLD
.394609	ab		plb		                PLB
.39460a	18		clc		                CLC
.39460b	6b		rtl		                RTL
.39460c	22 e2 41 39	jsl $3941e2	mount           JSL DOS_MOUNT
.394610					get_directory
.394610	c2 20		rep #$20	                REP #$20        ; set A long
.394612	22 37 3f 39	jsl $393f37	                JSL DOS_DIROPEN                 ; Get the directory
.394616	b0 07		bcs $39461f	                BCS scan_entries                ; If success: start scanning the directory entries
.394618	e2 20		sep #$20	                SEP #$20        ; set A short
.39461a	a9 08		lda #$08	                LDA #DOS_ERR_NODIR              ; Otherwise: return a no directory error
.39461c	82 47 00	brl $394666	                BRL ret_failure
.39461f	22 b6 3f 39	jsl $393fb6	scan_entries    JSL DOS_DIRFIRST                ; Move the DIR pointer to the beginning of the sector
.394623					scan_loop
.394623	e2 20		sep #$20	                SEP #$20        ; set A short
.394625	a0 00 00	ldy #$0000	                LDY #0
.394628	b7 18		lda [$0338],y	                LDA [DOS_DIR_PTR],Y             ; Check the directory entry
.39462a	d0 05		bne $394631	                BNE chk_unused                  ; If there's an entry, check to see if it's unused
.39462c	a9 09		lda #$09	                LDA #DOS_ERR_NOTFOUND           ; If end-of-directory, we couldn't find a match
.39462e	82 35 00	brl $394666	                BRL ret_failure
.394631	c9 e5		cmp #$e5	chk_unused      CMP #DOS_DIR_ENT_UNUSED         ; If it's unused...
.394633	f0 26		beq $39465b	                BEQ next_entry                  ; Go to the next entry
.394635	a0 0b 00	ldy #$000b	                LDY #DIRENTRY.ATTRIBUTE         ; Check the entry's attributes
.394638	b7 18		lda [$0338],y	                LDA [DOS_DIR_PTR],Y
.39463a	89 08		bit #$08	                BIT #DOS_ATTR_VOLUME            ; Is it a volume name?
.39463c	d0 1d		bne $39465b	                BNE next_entry                  ; Yes: skip it!
.39463e	29 0f		and #$0f	                AND #DOS_ATTR_LONGNAME
.394640	c9 0f		cmp #$0f	                CMP #DOS_ATTR_LONGNAME          ; Is it a long name field?
.394642	f0 17		beq $39465b	                BEQ next_entry                  ; Yes: skip it!
.394644	a2 00 00	ldx #$0000	                LDX #0
.394647	a0 00 00	ldy #$0000	                LDY #DIRENTRY.SHORTNAME
.39464a	b7 18		lda [$0338],y	scan_cmp_loop   LDA [DOS_DIR_PTR],Y             ; Get the X'th character of the entry
.39464c	df 3a e0 38	cmp $38e03a,x	                CMP DOS_SHORT_NAME,X            ; And compare to the X'th character of the name we want
.394650	d0 09		bne $39465b	                BNE next_entry                  ; If not equal: try the next entry
.394652	c8		iny		                INY                             ; Advance to the next character
.394653	e8		inx		                INX
.394654	e0 0b 00	cpx #$000b	                CPX #11                         ; Did we reach the end of the names?
.394657	f0 16		beq $39466f	                BEQ match                       ; Yes: we have a match!
.394659	80 ef		bra $39464a	                BRA scan_cmp_loop               ; No: keep checking
.39465b	22 d1 3f 39	jsl $393fd1	next_entry      JSL DOS_DIRNEXT                 ; Try to get the next directory entry
.39465f	90 05		bcc $394666	                BCC ret_failure                 ; If we're at the end of the directory, return a failure.
.394661	82 bf ff	brl $394623	                BRL scan_loop                   ; If found: keep scanning
.394664	a9 08		lda #$08	bad_dir         LDA #DOS_ERR_NODIR              ; Otherwise: fail with a NODIR error (maybe something else is better)
.394666					ret_failure
.394666	e2 20		sep #$20	                SEP #$20        ; set A short
.394668	85 0e		sta $032e	                STA DOS_STATUS
.39466a	28		plp		                PLP
.39466b	2b		pld		                PLD
.39466c	ab		plb		                PLB
.39466d	18		clc		                CLC
.39466e	6b		rtl		                RTL
.39466f					match
.39466f	c2 20		rep #$20	                REP #$20        ; set A long
.394671	a0 1a 00	ldy #$001a	                LDY #DIRENTRY.CLUSTER_L         ; Copy the cluster number from the directory entry
.394674	b7 18		lda [$0338],y	                LDA [DOS_DIR_PTR],Y
.394676	85 10		sta $0330	                STA DOS_CLUS_ID                 ; To DOS_CLUS_ID
.394678	a0 14 00	ldy #$0014	                LDY #DIRENTRY.CLUSTER_H
.39467b	b7 18		lda [$0338],y	                LDA [DOS_DIR_PTR],Y
.39467d	85 12		sta $0332	                STA DOS_CLUS_ID+2
.39467f					ret_success
.39467f	e2 20		sep #$20	                SEP #$20        ; set A short
.394681	64 0e		stz $032e	                STZ DOS_STATUS
.394683	28		plp		                PLP
.394684	2b		pld		                PLD
.394685	ab		plb		                PLB
.394686	38		sec		                SEC
.394687	6b		rtl		                RTL
.394688					DOS_READFILE
.394688	8b		phb		                PHB
.394689	0b		phd		                PHD
.39468a	08		php		                PHP
.39468b	48		pha		                PHA             ; begin setdbr macro
.39468c	08		php		                PHP
.39468d	e2 20		sep #$20	                SEP #$20        ; set A short
.39468f	a9 00		lda #$00	                LDA #0
.394691	48		pha		                PHA
.394692	ab		plb		                PLB
.394693	28		plp		                PLP
.394694	68		pla		                PLA             ; end setdbr macro
.394695	48		pha		                PHA             ; begin setdp macro
.394696	08		php		                PHP
.394697	c2 20		rep #$20	                REP #$20        ; set A long
.394699	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.39469c	5b		tcd		                TCD
.39469d	28		plp		                PLP
.39469e	68		pla		                PLA             ; end setdp macro
.39469f	c2 30		rep #$30	                REP #$30        ; set A&X long
.3946a1	a5 1e		lda $033e	                LDA DOS_BUFF_PTR+2
.3946a3	48		pha		                PHA
.3946a4	a5 1c		lda $033c	                LDA DOS_BUFF_PTR
.3946a6	48		pha		                PHA
.3946a7	22 e8 45 39	jsl $3945e8	                JSL DOS_FINDFILE                    ; Attempt to find the file's directory entry
.3946ab	68		pla		                PLA
.3946ac	85 1c		sta $033c	                STA DOS_BUFF_PTR
.3946ae	68		pla		                PLA
.3946af	85 1e		sta $033e	                STA DOS_BUFF_PTR+2
.3946b1	90 0f		bcc $3946c2	                BCC pass_failure                    ; If found: try to load the cluster
.3946b3	22 02 44 39	jsl $394402	load_cluster    JSL DOS_GETCLUSTER                  ; Get the first block of the cluster
.3946b7	90 09		bcc $3946c2	                BCC pass_failure                    ; If there's an error... pass it up the chain
.3946b9					ret_success
.3946b9	e2 20		sep #$20	                SEP #$20        ; set A short
.3946bb	64 0e		stz $032e	                STZ DOS_STATUS
.3946bd	28		plp		                PLP
.3946be	2b		pld		                PLD
.3946bf	ab		plb		                PLB
.3946c0	38		sec		                SEC
.3946c1	6b		rtl		                RTL
.3946c2	28		plp		pass_failure    PLP                                 ; Otherwise: pass any error up the chain
.3946c3	2b		pld		                PLD
.3946c4	ab		plb		                PLB
.3946c5	18		clc		                CLC
.3946c6	6b		rtl		                RTL
.3946c7					ENTRYFORCLUS12
.3946c7	8b		phb		                PHB
.3946c8	0b		phd		                PHD
.3946c9	08		php		                PHP
.3946ca	48		pha		                PHA             ; begin setdbr macro
.3946cb	08		php		                PHP
.3946cc	e2 20		sep #$20	                SEP #$20        ; set A short
.3946ce	a9 00		lda #$00	                LDA #0
.3946d0	48		pha		                PHA
.3946d1	ab		plb		                PLB
.3946d2	28		plp		                PLP
.3946d3	68		pla		                PLA             ; end setdbr macro
.3946d4	48		pha		                PHA             ; begin setdp macro
.3946d5	08		php		                PHP
.3946d6	c2 20		rep #$20	                REP #$20        ; set A long
.3946d8	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3946db	5b		tcd		                TCD
.3946dc	28		plp		                PLP
.3946dd	68		pla		                PLA             ; end setdp macro
.3946de	c2 30		rep #$30	                REP #$30        ; set A&X long
.3946e0	a5 10		lda $0330	                LDA DOS_CLUS_ID                 ; DOS_TEMP := DOS_CLUS_ID * 3
.3946e2	0a		asl a		                ASL A
.3946e3	85 28		sta $0348	                STA DOS_TEMP
.3946e5	a5 12		lda $0332	                LDA DOS_CLUS_ID+2
.3946e7	2a		rol a		                ROL A
.3946e8	85 2a		sta $034a	                STA DOS_TEMP+2
.3946ea	18		clc		                CLC
.3946eb	a5 10		lda $0330	                LDA DOS_CLUS_ID
.3946ed	65 28		adc $0348	                ADC DOS_TEMP
.3946ef	85 28		sta $0348	                STA DOS_TEMP
.3946f1	a5 12		lda $0332	                LDA DOS_CLUS_ID+2
.3946f3	65 2a		adc $034a	                ADC DOS_TEMP+2
.3946f5	85 2a		sta $034a	                STA DOS_TEMP+2
.3946f7	46 2a		lsr $034a	                LSR DOS_TEMP+2                  ; DOS_TEMP := (DOS_CLUS_ID * 3) / 2
.3946f9	66 28		ror $0348	                ROR DOS_TEMP                    ; DOS_TEMP is now the offset to the cluster's entry in the FAT
.3946fb	a5 28		lda $0348	                LDA DOS_TEMP                    ; X should be the offset within the FAT buffer
.3946fd	29 ff 03	and #$03ff	                AND #$003FF
.394700	aa		tax		                TAX
.394701	46 2a		lsr $034a	                LSR DOS_TEMP+2                  ; DOS_TEMP := DOS_TEMP / 512
.394703	66 28		ror $0348	                ROR DOS_TEMP
.394705	46 2a		lsr $034a	                LSR DOS_TEMP+2                  ; DOS_TEMP := DOS_TEMP / 512
.394707	66 28		ror $0348	                ROR DOS_TEMP
.394709	46 2a		lsr $034a	                LSR DOS_TEMP+2                  ; DOS_TEMP := DOS_TEMP / 512
.39470b	66 28		ror $0348	                ROR DOS_TEMP
.39470d	46 2a		lsr $034a	                LSR DOS_TEMP+2                  ; DOS_TEMP := DOS_TEMP / 512
.39470f	66 28		ror $0348	                ROR DOS_TEMP
.394711	46 2a		lsr $034a	                LSR DOS_TEMP+2                  ; DOS_TEMP := DOS_TEMP / 512
.394713	66 28		ror $0348	                ROR DOS_TEMP
.394715	46 2a		lsr $034a	                LSR DOS_TEMP+2                  ; DOS_TEMP := DOS_TEMP / 512
.394717	66 28		ror $0348	                ROR DOS_TEMP
.394719	46 2a		lsr $034a	                LSR DOS_TEMP+2                  ; DOS_TEMP := DOS_TEMP / 512
.39471b	66 28		ror $0348	                ROR DOS_TEMP
.39471d	46 2a		lsr $034a	                LSR DOS_TEMP+2                  ; DOS_TEMP := DOS_TEMP / 512
.39471f	66 28		ror $0348	                ROR DOS_TEMP
.394721	46 2a		lsr $034a	                LSR DOS_TEMP+2                  ; DOS_TEMP := DOS_TEMP / 512
.394723	66 28		ror $0348	                ROR DOS_TEMP
.394725	18		clc		                CLC                             ; DOS_FAT_LBA should be the LBA of the first FAT sector we need
.394726	af 14 e0 38	lda $38e014	                LDA FAT_BEGIN_LBA
.39472a	65 28		adc $0348	                ADC DOS_TEMP
.39472c	85 24		sta $0344	                STA DOS_FAT_LBA
.39472e	af 16 e0 38	lda $38e016	                LDA FAT_BEGIN_LBA+2
.394732	65 2a		adc $034a	                ADC DOS_TEMP+2
.394734	85 26		sta $0346	                STA DOS_FAT_LBA+2
.394736	28		plp		                PLP
.394737	2b		pld		                PLD
.394738	ab		plb		                PLB
.394739	6b		rtl		                RTL
.39473a					FATFORCLUSTER12
.39473a	8b		phb		                PHB
.39473b	0b		phd		                PHD
.39473c	08		php		                PHP
.39473d	48		pha		                PHA             ; begin setdbr macro
.39473e	08		php		                PHP
.39473f	e2 20		sep #$20	                SEP #$20        ; set A short
.394741	a9 00		lda #$00	                LDA #0
.394743	48		pha		                PHA
.394744	ab		plb		                PLB
.394745	28		plp		                PLP
.394746	68		pla		                PLA             ; end setdbr macro
.394747	48		pha		                PHA             ; begin setdp macro
.394748	08		php		                PHP
.394749	c2 20		rep #$20	                REP #$20        ; set A long
.39474b	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.39474e	5b		tcd		                TCD
.39474f	28		plp		                PLP
.394750	68		pla		                PLA             ; end setdp macro
.394751	c2 30		rep #$30	                REP #$30        ; set A&X long
.394753	a2 00 00	ldx #$0000	                LDX #0
.394756	a9 5a 5a	lda #$5a5a	                LDA #$5A5A
.394759	8f 00 e5 37	sta $37e500	clr_loop        STA DOS_FAT_SECTORS
.39475d	e8		inx		                INX
.39475e	e8		inx		                INX
.39475f	e0 00 04	cpx #$0400	                CPX #1024
.394762	d0 f5		bne $394759	                BNE clr_loop
.394764	22 c7 46 39	jsl $3946c7	                JSL ENTRYFORCLUS12              ; Calculate the LBA
.394768	a5 24		lda $0344	                LDA DOS_FAT_LBA                 ; Point to the desired sector in the FAT
.39476a	85 02		sta $0322	                STA BIOS_LBA
.39476c	a5 26		lda $0346	                LDA DOS_FAT_LBA+2
.39476e	85 04		sta $0324	                STA BIOS_LBA+2
.394770	a9 00 e5	lda #$e500	                LDA #<>DOS_FAT_SECTORS          ; Point to the first 512 bytes of the FAT buffer
.394773	85 06		sta $0326	                STA BIOS_BUFF_PTR
.394775	a9 37 00	lda #$0037	                LDA #`DOS_FAT_SECTORS
.394778	85 08		sta $0328	                STA BIOS_BUFF_PTR+2
.39477a	22 44 10 38	jsl $381044	                JSL GETBLOCK                    ; Attempt to load the first FAT sector
.39477e	90 17		bcc $394797	                BCC error
.394780	e6 02		inc $0322	                INC BIOS_LBA                    ; Move to the next sector
.394782	a9 00 e7	lda #$e700	                LDA #<>DOS_FAT_SECTORS+512      ; And point to the second 512 bytes of teh FAT buffer
.394785	85 06		sta $0326	                STA BIOS_BUFF_PTR
.394787	a9 37 00	lda #$0037	                LDA #`DOS_FAT_SECTORS
.39478a	85 08		sta $0328	                STA BIOS_BUFF_PTR+2
.39478c	22 44 10 38	jsl $381044	                JSL GETBLOCK                    ; Attempt to load the first FAT sector
.394790	90 05		bcc $394797	                BCC error
.394792	28		plp		                PLP
.394793	2b		pld		                PLD
.394794	ab		plb		                PLB
.394795	38		sec		                SEC
.394796	6b		rtl		                RTL
.394797					error
.394797	e2 20		sep #$20	                SEP #$20        ; set A short
.394799	a9 06		lda #$06	                LDA #DOS_ERR_FAT
.39479b	85 0e		sta $032e	                STA DOS_STATUS
.39479d	28		plp		                PLP
.39479e	2b		pld		                PLD
.39479f	ab		plb		                PLB
.3947a0	18		clc		                CLC
.3947a1	6b		rtl		                RTL
.3947a2					FATFORCLUSTER32
.3947a2	8b		phb		                PHB
.3947a3	0b		phd		                PHD
.3947a4	48		pha		                PHA             ; begin setdbr macro
.3947a5	08		php		                PHP
.3947a6	e2 20		sep #$20	                SEP #$20        ; set A short
.3947a8	a9 00		lda #$00	                LDA #0
.3947aa	48		pha		                PHA
.3947ab	ab		plb		                PLB
.3947ac	28		plp		                PLP
.3947ad	68		pla		                PLA             ; end setdbr macro
.3947ae	48		pha		                PHA             ; begin setdp macro
.3947af	08		php		                PHP
.3947b0	c2 20		rep #$20	                REP #$20        ; set A long
.3947b2	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3947b5	5b		tcd		                TCD
.3947b6	28		plp		                PLP
.3947b7	68		pla		                PLA             ; end setdp macro
.3947b8	c2 30		rep #$30	                REP #$30        ; set A&X long
.3947ba	a5 10		lda $0330	                LDA DOS_CLUS_ID
.3947bc	85 24		sta $0344	                STA DOS_FAT_LBA
.3947be	a5 12		lda $0332	                LDA DOS_CLUS_ID+2
.3947c0	85 26		sta $0346	                STA DOS_FAT_LBA+2
.3947c2	a2 07 00	ldx #$0007	                LDX #7
.3947c5	46 26		lsr $0346	div_loop        LSR DOS_FAT_LBA+2
.3947c7	66 24		ror $0344	                ROR DOS_FAT_LBA
.3947c9	ca		dex		                DEX
.3947ca	d0 f9		bne $3947c5	                BNE div_loop
.3947cc	18		clc		                CLC
.3947cd	a5 24		lda $0344	                LDA DOS_FAT_LBA
.3947cf	6f 14 e0 38	adc $38e014	                ADC FAT_BEGIN_LBA
.3947d3	85 24		sta $0344	                STA DOS_FAT_LBA
.3947d5	a5 26		lda $0346	                LDA DOS_FAT_LBA+2
.3947d7	6f 16 e0 38	adc $38e016	                ADC FAT_BEGIN_LBA+2
.3947db	85 26		sta $0346	                STA DOS_FAT_LBA+2
.3947dd	a5 24		lda $0344	                LDA DOS_FAT_LBA                 ; We want to load the FAT sector
.3947df	85 02		sta $0322	                STA BIOS_LBA
.3947e1	a5 26		lda $0346	                LDA DOS_FAT_LBA+2
.3947e3	85 04		sta $0324	                STA BIOS_LBA+2
.3947e5	a9 00 e5	lda #$e500	                LDA #<>DOS_FAT_SECTORS          ; We want to load the FAT sector in DOS_FAT_SECTORS
.3947e8	85 06		sta $0326	                STA BIOS_BUFF_PTR
.3947ea	a9 37 00	lda #$0037	                LDA #`DOS_FAT_SECTORS
.3947ed	85 08		sta $0328	                STA BIOS_BUFF_PTR+2
.3947ef	22 44 10 38	jsl $381044	                JSL GETBLOCK                    ; Load the FAT entry
.3947f3	b0 06		bcs $3947fb	                BCS find_entry
.3947f5	e2 20		sep #$20	                SEP #$20        ; set A short
.3947f7	a9 06		lda #$06	                LDA #DOS_ERR_FAT
.3947f9	80 0e		bra $394809	                BRA ret_failure
.3947fb					find_entry
.3947fb	c2 20		rep #$20	                REP #$20        ; set A long
.3947fd	a5 10		lda $0330	                LDA DOS_CLUS_ID
.3947ff	0a		asl a		                ASL A
.394800	0a		asl a		                ASL A                           ; * 4
.394801	29 7f 00	and #$007f	                AND #$7F                        ; DOS_CLUS_ID MOD 128
.394804	aa		tax		                TAX                             ; X should be the offset within the sector
.394805	2b		pld		ret_success     PLD
.394806	ab		plb		                PLB
.394807	38		sec		                SEC                             ; return success
.394808	6b		rtl		                RTL
.394809	2b		pld		ret_failure     PLD
.39480a	ab		plb		                PLB
.39480b	18		clc		                CLC                             ; Return failure
.39480c	6b		rtl		                RTL
.39480d					NEXTCLUSTER
.39480d	08		php		                PHP
.39480e	e2 20		sep #$20	                SEP #$20        ; set A short
.394810	af 01 e0 38	lda $38e001	                LDA @l FILE_SYSTEM              ; Get the file system code
.394814	c9 00		cmp #$00	                CMP #PART_TYPE_FAT12            ; Is it FAT12?
.394816	d0 08		bne $394820	                BNE fat32                       ; No: assume it's FAT32
.394818	22 2e 48 39	jsl $39482e	fat12           JSL NEXTCLUSTER12               ; Lookup the next cluster from FAT12
.39481c	90 0d		bcc $39482b	                BCC pass_failure                ; If there was an error, pass it up the chain
.39481e	80 06		bra $394826	                BRA ret_success
.394820	22 96 48 39	jsl $394896	fat32           JSL NEXTCLUSTER32               ; Lookup the next cluster from FAT32
.394824	90 05		bcc $39482b	                BCC pass_failure                ; If there was an error, pass it up the chain
.394826	64 0e		stz $032e	ret_success     STZ DOS_STATUS
.394828	28		plp		                PLP
.394829	38		sec		                SEC
.39482a	6b		rtl		                RTL
.39482b	28		plp		pass_failure    PLP
.39482c	18		clc		                CLC
.39482d	6b		rtl		                RTL
.39482e					NEXTCLUSTER12
.39482e	8b		phb		                    PHB
.39482f	0b		phd		                    PHD
.394830	08		php		                    PHP
.394831	48		pha		                PHA             ; begin setdbr macro
.394832	08		php		                PHP
.394833	e2 20		sep #$20	                SEP #$20        ; set A short
.394835	a9 00		lda #$00	                LDA #0
.394837	48		pha		                PHA
.394838	ab		plb		                PLB
.394839	28		plp		                PLP
.39483a	68		pla		                PLA             ; end setdbr macro
.39483b	48		pha		                PHA             ; begin setdp macro
.39483c	08		php		                PHP
.39483d	c2 20		rep #$20	                REP #$20        ; set A long
.39483f	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394842	5b		tcd		                TCD
.394843	28		plp		                PLP
.394844	68		pla		                PLA             ; end setdp macro
.394845	c2 30		rep #$30	                REP #$30        ; set A&X long
.394847	22 3a 47 39	jsl $39473a	                    JSL FATFORCLUSTER12             ; Attempt to load the FAT entries
.39484b	b0 03		bcs $394850	                    BCS chk_clus_id
.39484d	82 41 00	brl $394891	                    BRL pass_failure
.394850	a5 10		lda $0330	chk_clus_id         LDA DOS_CLUS_ID                 ; Check the cluster ID...
.394852	89 01 00	bit #$0001	                    BIT #1                          ; Is it odd?
.394855	d0 0d		bne $394864	                    BNE is_odd                      ; Yes: calculate the next cluster for odd
.394857					is_even
.394857	c2 20		rep #$20	                REP #$20        ; set A long
.394859	bf 00 e5 37	lda $37e500,x	                    LDA DOS_FAT_SECTORS,X           ; DOS_CLUS_ID := DOS_FAT_SECTORS[X] & $0FFF
.39485d	29 ff 0f	and #$0fff	                    AND #$0FFF
.394860	85 28		sta $0348	                    STA DOS_TEMP
.394862	80 0c		bra $394870	                    BRA check_id
.394864					is_odd
.394864	c2 20		rep #$20	                REP #$20        ; set A long
.394866	bf 00 e5 37	lda $37e500,x	                    LDA DOS_FAT_SECTORS,X           ; DOS_CLUS_ID := DOS_FAT_SECTORS[X] >> 4
.39486a	4a		lsr a		                    LSR A
.39486b	4a		lsr a		                    LSR A
.39486c	4a		lsr a		                    LSR A
.39486d	4a		lsr a		                    LSR A
.39486e	85 28		sta $0348	                    STA DOS_TEMP
.394870					check_id
.394870	c2 20		rep #$20	                REP #$20        ; set A long
.394872	a5 28		lda $0348	                    LDA DOS_TEMP                    ; Check the new cluster ID we got
.394874	29 f0 0f	and #$0ff0	                    AND #$0FF0                      ; Is it in the range $0FF0 -- $0FFF?
.394877	c9 f0 0f	cmp #$0ff0	                    CMP #$0FF0
.39487a	f0 0f		beq $39488b	                    BEQ no_more                     ; Yes: return that we've reached the end of the chain
.39487c	a5 28		lda $0348	                    LDA DOS_TEMP                    ; Restore the "current" cluster ID
.39487e	85 10		sta $0330	                    STA DOS_CLUS_ID
.394880	64 12		stz $0332	                    STZ DOS_CLUS_ID+2
.394882					ret_success
.394882	e2 20		sep #$20	                SEP #$20        ; set A short
.394884	64 0e		stz $032e	                    STZ DOS_STATUS
.394886	28		plp		                    PLP
.394887	2b		pld		                    PLD
.394888	ab		plb		                    PLB
.394889	38		sec		                    SEC
.39488a	6b		rtl		                    RTL
.39488b					no_more
.39488b	e2 20		sep #$20	                SEP #$20        ; set A short
.39488d	a9 0a		lda #$0a	                    LDA #DOS_ERR_NOCLUSTER
.39488f	85 0e		sta $032e	                    STA DOS_STATUS
.394891	28		plp		pass_failure        PLP
.394892	2b		pld		                    PLD
.394893	ab		plb		                    PLB
.394894	18		clc		                    CLC
.394895	6b		rtl		                    RTL
.394896					NEXTCLUSTER32
.394896	8b		phb		                PHB
.394897	0b		phd		                PHD
.394898	08		php		                PHP
.394899	48		pha		                PHA             ; begin setdbr macro
.39489a	08		php		                PHP
.39489b	e2 20		sep #$20	                SEP #$20        ; set A short
.39489d	a9 00		lda #$00	                LDA #0
.39489f	48		pha		                PHA
.3948a0	ab		plb		                PLB
.3948a1	28		plp		                PLP
.3948a2	68		pla		                PLA             ; end setdbr macro
.3948a3	48		pha		                PHA             ; begin setdp macro
.3948a4	08		php		                PHP
.3948a5	c2 20		rep #$20	                REP #$20        ; set A long
.3948a7	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3948aa	5b		tcd		                TCD
.3948ab	28		plp		                PLP
.3948ac	68		pla		                PLA             ; end setdp macro
.3948ad	c2 30		rep #$30	                REP #$30        ; set A&X long
.3948af	22 a2 47 39	jsl $3947a2	                JSL FATFORCLUSTER32             ; Get the FAT entry for this cluster
.3948b3	90 30		bcc $3948e5	                BCC ret_failure                 ; If it did not work, return the error
.3948b5	bf 00 e5 37	lda $37e500,x	                LDA DOS_FAT_SECTORS,X           ; Get the entry and copy it to DOS_TEMP
.3948b9	85 28		sta $0348	                STA DOS_TEMP
.3948bb	bf 02 e5 37	lda $37e502,x	                LDA DOS_FAT_SECTORS+2,X
.3948bf	85 2a		sta $034a	                STA DOS_TEMP+2
.3948c1	a5 28		lda $0348	                LDA DOS_TEMP                    ; Is DOS_TEMP = $FFFFFFFF?
.3948c3	c9 ff ff	cmp #$ffff	                CMP #$FFFF
.3948c6	d0 0c		bne $3948d4	                BNE found_next
.3948c8	a5 2a		lda $034a	                LDA DOS_TEMP+2
.3948ca	c9 ff 0f	cmp #$0fff	                CMP #$0FFF
.3948cd	d0 05		bne $3948d4	                BNE found_next                  ; No: return this cluster as the next
.3948cf	a9 0a 00	lda #$000a	                LDA #DOS_ERR_NOCLUSTER          ; Yes: return that there are no more clusters
.3948d2	80 11		bra $3948e5	                BRA ret_failure
.3948d4	a5 28		lda $0348	found_next      LDA DOS_TEMP                    ; No: return DOS_TEMP as the new DOS_CLUS_ID
.3948d6	85 10		sta $0330	                STA DOS_CLUS_ID
.3948d8	a5 2a		lda $034a	                LDA DOS_TEMP+2
.3948da	85 12		sta $0332	                STA DOS_CLUS_ID+2
.3948dc					ret_success
.3948dc	e2 20		sep #$20	                SEP #$20        ; set A short
.3948de	64 0e		stz $032e	                STZ DOS_STATUS                  ; Record success
.3948e0	28		plp		                PLP
.3948e1	2b		pld		                PLD
.3948e2	ab		plb		                PLB
.3948e3	38		sec		                SEC
.3948e4	6b		rtl		                RTL
.3948e5	85 0e		sta $032e	ret_failure     STA DOS_STATUS                  ; Record the error condition
.3948e7	28		plp		                PLP
.3948e8	2b		pld		                PLD
.3948e9	ab		plb		                PLB
.3948ea	18		clc		                CLC
.3948eb	6b		rtl		                RTL
.3948ec					DOS_READNEXT
.3948ec	08		php		                PHP
.3948ed	c2 30		rep #$30	                REP #$30        ; set A&X long
.3948ef	22 0d 48 39	jsl $39480d	                JSL NEXTCLUSTER                 ; Attempt to find the next cluster in the FAT
.3948f3	90 09		bcc $3948fe	                BCC pass_failure                ; If nothing found: pass the failure up the chain
.3948f5	22 02 44 39	jsl $394402	                JSL DOS_GETCLUSTER              ; Otherwise: attempt to read the cluster
.3948f9	90 03		bcc $3948fe	                BCC pass_failure                ; If nothing read: pass the failure up the chain
.3948fb	28		plp		ret_success     PLP
.3948fc	38		sec		                SEC
.3948fd	6b		rtl		                RTL
.3948fe	28		plp		pass_failure    PLP
.3948ff	18		clc		                CLC
.394900	6b		rtl		                RTL
.394901					DOS_FREECLUS
.394901	08		php		                PHP
.394902	48		pha		                PHA             ; begin setdp macro
.394903	08		php		                PHP
.394904	c2 20		rep #$20	                REP #$20        ; set A long
.394906	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394909	5b		tcd		                TCD
.39490a	28		plp		                PLP
.39490b	68		pla		                PLA             ; end setdp macro
.39490c	e2 20		sep #$20	                SEP #$20        ; set A short
.39490e	af 01 e0 38	lda $38e001	                LDA @l FILE_SYSTEM              ; Get the file system code
.394912	c9 00		cmp #$00	                CMP #PART_TYPE_FAT12            ; Is it FAT12?
.394914	d0 08		bne $39491e	                BNE fat32                       ; No: assume it's FAT32
.394916	22 92 49 39	jsl $394992	fat12           JSL DOS_FREECLUS12              ; Find the next free cluster from FAT12
.39491a	90 0d		bcc $394929	                BCC pass_failure                ; If there was an error, pass it up the chain
.39491c	80 06		bra $394924	                BRA ret_success
.39491e	22 6a 4a 39	jsl $394a6a	fat32           JSL DOS_FREECLUS32              ; Find the next free cluster from FAT32
.394922	90 05		bcc $394929	                BCC pass_failure                ; If there was an error, pass it up the chain
.394924	64 0e		stz $032e	ret_success     STZ DOS_STATUS
.394926	28		plp		                PLP
.394927	38		sec		                SEC
.394928	6b		rtl		                RTL
.394929	28		plp		pass_failure    PLP
.39492a	18		clc		                CLC
.39492b	6b		rtl		                RTL
.39492c					FDC_READ2FAT12
.39492c	8b		phb		                    PHB
.39492d	0b		phd		                    PHD
.39492e	08		php		                    PHP
.39492f	48		pha		                PHA             ; begin setdbr macro
.394930	08		php		                PHP
.394931	e2 20		sep #$20	                SEP #$20        ; set A short
.394933	a9 00		lda #$00	                LDA #0
.394935	48		pha		                PHA
.394936	ab		plb		                PLB
.394937	28		plp		                PLP
.394938	68		pla		                PLA             ; end setdbr macro
.394939	48		pha		                PHA             ; begin setdp macro
.39493a	08		php		                PHP
.39493b	c2 20		rep #$20	                REP #$20        ; set A long
.39493d	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394940	5b		tcd		                TCD
.394941	28		plp		                PLP
.394942	68		pla		                PLA             ; end setdp macro
.394943	c2 30		rep #$30	                REP #$30        ; set A&X long
.394945	a9 00 e5	lda #$e500	                    LDA #<>DOS_FAT_SECTORS          ; Set the location to store the sector
.394948	85 06		sta $0326	                    STA BIOS_BUFF_PTR
.39494a	a9 37 00	lda #$0037	                    LDA #`DOS_FAT_SECTORS
.39494d	85 08		sta $0328	                    STA BIOS_BUFF_PTR+2
.39494f	a5 24		lda $0344	                    LDA DOS_FAT_LBA
.394951	85 02		sta $0322	                    STA BIOS_LBA
.394953	a5 26		lda $0346	                    LDA DOS_FAT_LBA+2
.394955	85 04		sta $0324	                    STA BIOS_LBA+2
.394957	22 44 10 38	jsl $381044	                    JSL GETBLOCK                    ; Read the first sector
.39495b	b0 07		bcs $394964	                    BCS inc_sect2                   ; If success: start getting the second sector
.39495d	e2 20		sep #$20	                SEP #$20        ; set A short
.39495f	a9 06		lda #$06	                    LDA #DOS_ERR_FAT
.394961	82 1c 00	brl $394980	                    BRL ret_failure
.394964					inc_sect2
.394964	c2 20		rep #$20	                REP #$20        ; set A long
.394966	e6 02		inc $0322	                    INC BIOS_LBA                    ; Move to the next sector
.394968	d0 02		bne $39496c	                    BNE inc_buff_ptr
.39496a	e6 04		inc $0324	                    INC BIOS_LBA+2
.39496c	a9 00 e7	lda #$e700	inc_buff_ptr        LDA #<>(DOS_FAT_SECTORS+DOS_SECTOR_SIZE)
.39496f	85 06		sta $0326	                    STA BIOS_BUFF_PTR
.394971	a9 37 00	lda #$0037	                    LDA #`(DOS_FAT_SECTORS+DOS_SECTOR_SIZE)
.394974	85 08		sta $0328	                    STA BIOS_BUFF_PTR+2
.394976	22 44 10 38	jsl $381044	                    JSL GETBLOCK                    ; Read the second sector
.39497a	b0 0d		bcs $394989	                    BCS ret_success                 ; If success, return success
.39497c	e2 20		sep #$20	                SEP #$20        ; set A short
.39497e	a9 06		lda #$06	                    LDA #DOS_ERR_FAT
.394980					ret_failure
.394980	e2 20		sep #$20	                SEP #$20        ; set A short
.394982	85 00		sta $0320	                    STA BIOS_STATUS
.394984	28		plp		                    PLP
.394985	2b		pld		                    PLD
.394986	ab		plb		                    PLB
.394987	18		clc		                    CLC
.394988	6b		rtl		                    RTL
.394989					ret_success
.394989	e2 20		sep #$20	                SEP #$20        ; set A short
.39498b	64 00		stz $0320	                    STZ BIOS_STATUS
.39498d	28		plp		                    PLP
.39498e	2b		pld		                    PLD
.39498f	ab		plb		                    PLB
.394990	38		sec		                    SEC
.394991	6b		rtl		                    RTL
.394992					DOS_FREECLUS12
.394992	da		phx		                PHX
.394993	8b		phb		                PHB
.394994	0b		phd		                PHD
.394995	08		php		                PHP
.394996	48		pha		                PHA             ; begin setdbr macro
.394997	08		php		                PHP
.394998	e2 20		sep #$20	                SEP #$20        ; set A short
.39499a	a9 00		lda #$00	                LDA #0
.39499c	48		pha		                PHA
.39499d	ab		plb		                PLB
.39499e	28		plp		                PLP
.39499f	68		pla		                PLA             ; end setdbr macro
.3949a0	48		pha		                PHA             ; begin setdp macro
.3949a1	08		php		                PHP
.3949a2	c2 20		rep #$20	                REP #$20        ; set A long
.3949a4	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3949a7	5b		tcd		                TCD
.3949a8	28		plp		                PLP
.3949a9	68		pla		                PLA             ; end setdp macro
.3949aa	c2 30		rep #$30	                REP #$30        ; set A&X long
.3949ac	a9 02 00	lda #$0002	                LDA #2                          ; Cluster ID is 2 to start with
.3949af	85 10		sta $0330	                STA DOS_CLUS_ID
.3949b1	a9 00 00	lda #$0000	                LDA #0
.3949b4	85 12		sta $0332	                STA DOS_CLUS_ID+2
.3949b6	22 c7 46 39	jsl $3946c7	                JSL ENTRYFORCLUS12              ; Calculate the LBA and buffer offset for the cluster
.3949ba	22 2c 49 39	jsl $39492c	                JSL FDC_READ2FAT12              ; Read the first two sectors of the FAT
.3949be	b0 07		bcs $3949c7	                BCS start_of_fat                ; If success, move X to the start of the FAT
.3949c0	e2 20		sep #$20	                SEP #$20        ; set A short
.3949c2	a9 06		lda #$06	                LDA #DOS_ERR_FAT
.3949c4	82 99 00	brl $394a60	                BRL ret_failure
.3949c7					start_of_fat
.3949c7	c2 30		rep #$30	                REP #$30        ; set A&X long
.3949c9	a5 10		lda $0330	chk_cluster     LDA DOS_CLUS_ID                 ; Check to see if cluster number is even or odd
.3949cb	89 01 00	bit #$0001	                BIT #1
.3949ce	d0 09		bne $3949d9	                BNE is_odd
.3949d0	bf 00 e5 37	lda $37e500,x	is_even         LDA DOS_FAT_SECTORS,X           ; Get the cluster status for an even numbered cluster
.3949d4	29 ff 0f	and #$0fff	                AND #$0FFF
.3949d7	80 08		bra $3949e1	                BRA chk_available
.3949d9	bf 00 e5 37	lda $37e500,x	is_odd          LDA DOS_FAT_SECTORS,X           ; Get the cluster status for an odd numbered cluster
.3949dd	4a		lsr a		                LSR A
.3949de	4a		lsr a		                LSR A
.3949df	4a		lsr a		                LSR A
.3949e0	4a		lsr a		                LSR A
.3949e1					chk_available
.3949e1	85 28		sta $0348	                STA DOS_TEMP
.3949e3	c9 00 00	cmp #$0000	                CMP #0                          ; Is it available?
.3949e6	f0 03		beq $3949eb	                BEQ chk_found
.3949e8	82 39 00	brl $394a24	                BRL next_cluster                ; No: advance to the next cluster
.3949eb	8a		txa		chk_found       TXA
.3949ec	85 2a		sta $034a	                STA DOS_TEMP+2
.3949ee	a5 10		lda $0330	                LDA DOS_CLUS_ID                 ; Check to see if cluster number is even or odd
.3949f0	89 01 00	bit #$0001	                BIT #1
.3949f3	d0 0d		bne $394a02	                BNE is_odd2
.3949f5					is_even2
.3949f5	bf 00 e5 37	lda $37e500,x	                LDA DOS_FAT_SECTORS,X           ; Reserve the cluster in the FAT, even offset case
.3949f9	09 ff 0f	ora #$0fff	                ORA #$0FFF
.3949fc	9f 00 e5 37	sta $37e500,x	                STA DOS_FAT_SECTORS,X
.394a00	80 0b		bra $394a0d	                BRA write_fat
.394a02					is_odd2
.394a02	bf 00 e5 37	lda $37e500,x	                LDA DOS_FAT_SECTORS,X           ; Reserve the cluster in the FAT, odd offset case
.394a06	09 f0 ff	ora #$fff0	                ORA #$FFF0
.394a09	9f 00 e5 37	sta $37e500,x	                STA DOS_FAT_SECTORS,X
.394a0d	22 27 4b 39	jsl $394b27	write_fat       JSL WRITEFAT12                  ; Write the two FAT sectors back to disk
.394a11	b0 07		bcs $394a1a	                BCS ret_success                 ; If success: return success
.394a13	e2 20		sep #$20	                SEP #$20        ; set A short
.394a15	a9 14		lda #$14	                LDA #DOS_ERR_FATUPDATE          ; Flag an error trying to write the FAT back
.394a17	82 46 00	brl $394a60	                BRL ret_failure
.394a1a					ret_success
.394a1a	e2 20		sep #$20	                SEP #$20        ; set A short
.394a1c	64 0e		stz $032e	                STZ DOS_STATUS
.394a1e	28		plp		                PLP
.394a1f	2b		pld		                PLD
.394a20	ab		plb		                PLB
.394a21	fa		plx		                PLX
.394a22	38		sec		                SEC
.394a23	6b		rtl		                RTL
.394a24					next_cluster
.394a24	e6 10		inc $0330	                INC DOS_CLUS_ID                 ; And advance the cluster ID
.394a26	d0 02		bne $394a2a	                BNE calc_entry
.394a28	e6 12		inc $0332	                INC DOS_CLUS_ID+2
.394a2a	22 c7 46 39	jsl $3946c7	calc_entry      JSL ENTRYFORCLUS12              ; Calculate the LBA and offset into the buffer for the cluster
.394a2e	e0 00 00	cpx #$0000	                CPX #0                          ; Did we wrap around?
.394a31	f0 03		beq $394a36	                BEQ chk_end_of_fat
.394a33	82 93 ff	brl $3949c9	                BRL chk_cluster                 ; No: go back and check it too
.394a36					chk_end_of_fat
.394a36	a5 24		lda $0344	                LDA DOS_FAT_LBA                 ; Are we at the end of the FAT?
.394a38	cf 18 e0 38	cmp $38e018	                CMP FAT2_BEGIN_LBA              ; NOTE: we use the start sector of the second FAT as our sentinel
.394a3c	d0 0f		bne $394a4d	                BNE next_2
.394a3e	a5 26		lda $0346	                LDA DOS_FAT_LBA+2
.394a40	cf 1a e0 38	cmp $38e01a	                CMP FAT2_BEGIN_LBA+2
.394a44	d0 07		bne $394a4d	                BNE next_2                      ; No: get the next to sectors
.394a46	e2 20		sep #$20	                SEP #$20        ; set A short
.394a48	a9 12		lda #$12	                LDA #DOS_ERR_MEDIAFULL          ; Yes: return media full
.394a4a	82 13 00	brl $394a60	                BRL ret_failure
.394a4d					next_2
.394a4d	22 2c 49 39	jsl $39492c	                JSL FDC_READ2FAT12              ; Read the next two sectors of the FAT
.394a51	90 06		bcc $394a59	                BCC fat_fail                    ; If failed: return error
.394a53	a2 00 00	ldx #$0000	                LDX #0                          ; If success: Start scanning at the beginning of the sectors
.394a56	82 70 ff	brl $3949c9	                BRL chk_cluster                 ; And start checking from there
.394a59					fat_fail
.394a59	e2 20		sep #$20	                SEP #$20        ; set A short
.394a5b	a9 06		lda #$06	                LDA #DOS_ERR_FAT
.394a5d	82 00 00	brl $394a60	                BRL ret_failure
.394a60					ret_failure
.394a60	e2 20		sep #$20	                SEP #$20        ; set A short
.394a62	85 0e		sta $032e	                STA DOS_STATUS
.394a64	28		plp		                PLP
.394a65	2b		pld		                PLD
.394a66	ab		plb		                PLB
.394a67	fa		plx		                PLX
.394a68	18		clc		                CLC
.394a69	6b		rtl		                RTL
.394a6a					DOS_FREECLUS32
.394a6a	8b		phb		                PHB
.394a6b	0b		phd		                PHD
.394a6c	08		php		                PHP
.394a6d	48		pha		                PHA             ; begin setdbr macro
.394a6e	08		php		                PHP
.394a6f	e2 20		sep #$20	                SEP #$20        ; set A short
.394a71	a9 00		lda #$00	                LDA #0
.394a73	48		pha		                PHA
.394a74	ab		plb		                PLB
.394a75	28		plp		                PLP
.394a76	68		pla		                PLA             ; end setdbr macro
.394a77	48		pha		                PHA             ; begin setdp macro
.394a78	08		php		                PHP
.394a79	c2 20		rep #$20	                REP #$20        ; set A long
.394a7b	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394a7e	5b		tcd		                TCD
.394a7f	28		plp		                PLP
.394a80	68		pla		                PLA             ; end setdp macro
.394a81	c2 30		rep #$30	                REP #$30        ; set A&X long
.394a83	a9 00 e3	lda #$e300	                LDA #<>DOS_SECTOR               ; Set the location to store the sector
.394a86	85 06		sta $0326	                STA BIOS_BUFF_PTR
.394a88	a9 37 00	lda #$0037	                LDA #`DOS_SECTOR
.394a8b	85 08		sta $0328	                STA BIOS_BUFF_PTR+2
.394a8d	af 14 e0 38	lda $38e014	                LDA FAT_BEGIN_LBA               ; Set the LBA to that of the first FAT sector
.394a91	85 02		sta $0322	                STA BIOS_LBA
.394a93	af 16 e0 38	lda $38e016	                LDA FAT_BEGIN_LBA+2
.394a97	85 04		sta $0324	                STA BIOS_LBA+2
.394a99	22 44 10 38	jsl $381044	                JSL GETBLOCK                    ; Load the sector into memory
.394a9d	b0 07		bcs $394aa6	                BCS initial_entry               ; If OK: set the initial entry to check
.394a9f	e2 20		sep #$20	                SEP #$20        ; set A short
.394aa1	a9 06		lda #$06	                LDA #DOS_ERR_FAT                ; Return a NOFAT error
.394aa3	82 5e 00	brl $394b04	                BRL ret_failure
.394aa6					initial_entry
.394aa6	c2 20		rep #$20	                REP #$20        ; set A long
.394aa8	a9 02 00	lda #$0002	                LDA #2                          ; Set DOS_CLUS_ID to 2
.394aab	85 10		sta $0330	                STA DOS_CLUS_ID
.394aad	a9 00 00	lda #$0000	                LDA #0
.394ab0	85 12		sta $0332	                STA DOS_CLUS_ID+2
.394ab2	a2 08 00	ldx #$0008	                LDX #8                          ; Set the offset to DOS_CLUS_ID * 4
.394ab5	bf 00 e3 37	lda $37e300,x	chk_entry       LDA DOS_SECTOR,X                ; Is the cluster entry == $00000000?
.394ab9	d0 06		bne $394ac1	                BNE next_entry                  ; No: move to the next entry
.394abb	bf 02 e3 37	lda $37e302,x	                LDA DOS_SECTOR+2,X
.394abf	f0 29		beq $394aea	                BEQ found_free                  ; Yes: go to allocate and return it
.394ac1	e6 10		inc $0330	next_entry      INC DOS_CLUS_ID                 ; Move to the next cluster
.394ac3	d0 02		bne $394ac7	                BNE inc_ptr
.394ac5	e6 12		inc $0332	                INC DOS_CLUS_ID+2
.394ac7	e8		inx		inc_ptr         INX                             ; Update the index to the entry
.394ac8	e8		inx		                INX
.394ac9	e8		inx		                INX
.394aca	e8		inx		                INX
.394acb	e0 00 02	cpx #$0200	                CPX #DOS_SECTOR_SIZE            ; Are we outside the sector?
.394ace	90 e5		bcc $394ab5	                BLT chk_entry                   ; No: check this entry
.394ad0	18		clc		                CLC                             ; Point to the next sector in the FAT
.394ad1	a5 02		lda $0322	                LDA BIOS_LBA
.394ad3	69 00 02	adc #$0200	                ADC #DOS_SECTOR_SIZE
.394ad6	85 02		sta $0322	                STA BIOS_LBA
.394ad8	a5 04		lda $0324	                LDA BIOS_LBA+2
.394ada	69 00 00	adc #$0000	                ADC #0
.394add	85 04		sta $0324	                STA BIOS_LBA+2
.394adf	22 44 10 38	jsl $381044	                JSL GETBLOCK                    ; Attempt to read the block
.394ae3	b0 00		bcs $394ae5	                BCS set_ptr                     ; If OK: set the pointer and check it
.394ae5	a2 00 00	ldx #$0000	set_ptr         LDX #0                          ; Set index pointer to the first entry
.394ae8	80 cb		bra $394ab5	                BRA chk_entry                   ; Check this entry
.394aea					found_free
.394aea	c2 20		rep #$20	                REP #$20        ; set A long
.394aec	a9 ff ff	lda #$ffff	                LDA #<>FAT_LAST_CLUSTER         ; Set the entry to $0FFFFFFF to make it the last entry in its chain
.394aef	9f 00 e3 37	sta $37e300,x	                STA DOS_SECTOR,X
.394af3	a9 ff 0f	lda #$0fff	                LDA #(FAT_LAST_CLUSTER >> 16)
.394af6	9f 02 e3 37	sta $37e302,x	                STA DOS_SECTOR+2,X
.394afa	22 24 10 38	jsl $381024	                JSL PUTBLOCK                    ; Write the sector back to the block device
.394afe	b0 0d		bcs $394b0d	                BCS ret_success                 ; If OK: return success
.394b00	e2 20		sep #$20	                SEP #$20        ; set A short
.394b02	a9 06		lda #$06	                LDA #DOS_ERR_FAT                ; Otherwise: return NOFAT error
.394b04					ret_failure
.394b04	e2 20		sep #$20	                SEP #$20        ; set A short
.394b06	85 0e		sta $032e	                STA DOS_STATUS
.394b08	28		plp		                PLP
.394b09	2b		pld		                PLD
.394b0a	ab		plb		                PLB
.394b0b	18		clc		                CLC
.394b0c	6b		rtl		                RTL
.394b0d					ret_success
.394b0d	e2 20		sep #$20	                SEP #$20        ; set A short
.394b0f	64 0e		stz $032e	                STZ DOS_STATUS
.394b11	28		plp		                PLP
.394b12	2b		pld		                PLD
.394b13	ab		plb		                PLB
.394b14	38		sec		                SEC
.394b15	6b		rtl		                RTL
.394b16					DELCLUSTER
.394b16	e2 20		sep #$20	                SEP #$20        ; set A short
.394b18	af 01 e0 38	lda $38e001	                LDA @l FILE_SYSTEM              ; Get the file system code
.394b1c	c9 00		cmp #$00	                CMP #PART_TYPE_FAT12            ; Is it FAT12?
.394b1e	d0 04		bne $394b24	                BNE fat32                       ; No: assume it's FAT32
.394b20	5c 6e 4b 39	jmp $394b6e	fat12           JML DELCLUSTER12
.394b24	4c bf 4b	jmp $394bbf	fat32           JMP DELCLUSTER32
.394b27					WRITEFAT12
.394b27	8b		phb		                PHB
.394b28	0b		phd		                PHD
.394b29	48		pha		                PHA             ; begin setdbr macro
.394b2a	08		php		                PHP
.394b2b	e2 20		sep #$20	                SEP #$20        ; set A short
.394b2d	a9 00		lda #$00	                LDA #0
.394b2f	48		pha		                PHA
.394b30	ab		plb		                PLB
.394b31	28		plp		                PLP
.394b32	68		pla		                PLA             ; end setdbr macro
.394b33	48		pha		                PHA             ; begin setdp macro
.394b34	08		php		                PHP
.394b35	c2 20		rep #$20	                REP #$20        ; set A long
.394b37	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394b3a	5b		tcd		                TCD
.394b3b	28		plp		                PLP
.394b3c	68		pla		                PLA             ; end setdp macro
.394b3d	c2 30		rep #$30	                REP #$30        ; set A&X long
.394b3f	a9 00 e5	lda #$e500	                LDA #<>DOS_FAT_SECTORS          ; Point to the first FAT sector in memory
.394b42	85 06		sta $0326	                STA BIOS_BUFF_PTR
.394b44	a9 37 00	lda #$0037	                LDA #`DOS_FAT_SECTORS
.394b47	85 08		sta $0328	                STA BIOS_BUFF_PTR+2
.394b49	a5 24		lda $0344	                LDA DOS_FAT_LBA                 ; Set the LBA to that of the first sector's
.394b4b	85 02		sta $0322	                STA BIOS_LBA
.394b4d	a5 26		lda $0346	                LDA DOS_FAT_LBA+2
.394b4f	85 04		sta $0324	                STA BIOS_LBA+2
.394b51	22 24 10 38	jsl $381024	                JSL PUTBLOCK                    ; Write the first sector back to the block device
.394b55	90 14		bcc $394b6b	                BCC done
.394b57	a9 00 e7	lda #$e700	                LDA #<>(DOS_FAT_SECTORS+DOS_SECTOR_SIZE)
.394b5a	85 06		sta $0326	                STA BIOS_BUFF_PTR
.394b5c	a9 37 00	lda #$0037	                LDA #`(DOS_FAT_SECTORS+DOS_SECTOR_SIZE)
.394b5f	85 08		sta $0328	                STA BIOS_BUFF_PTR+2
.394b61	e6 02		inc $0322	                INC BIOS_LBA                    ; Point to the next sector in the FAT
.394b63	d0 02		bne $394b67	                BNE put_second
.394b65	e6 04		inc $0324	                INC BIOS_LBA+2
.394b67	22 24 10 38	jsl $381024	put_second      JSL PUTBLOCK                    ; Write the second sector back to the block device
.394b6b	2b		pld		done            PLD
.394b6c	ab		plb		                PLB
.394b6d	6b		rtl		                RTL
.394b6e					DELCLUSTER12
.394b6e	8b		phb		                PHB
.394b6f	0b		phd		                PHD
.394b70	08		php		                PHP
.394b71	48		pha		                PHA             ; begin setdbr macro
.394b72	08		php		                PHP
.394b73	e2 20		sep #$20	                SEP #$20        ; set A short
.394b75	a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.394b77	48		pha		                PHA
.394b78	ab		plb		                PLB
.394b79	28		plp		                PLP
.394b7a	68		pla		                PLA             ; end setdbr macro
.394b7b	48		pha		                PHA             ; begin setdp macro
.394b7c	08		php		                PHP
.394b7d	c2 20		rep #$20	                REP #$20        ; set A long
.394b7f	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394b82	5b		tcd		                TCD
.394b83	28		plp		                PLP
.394b84	68		pla		                PLA             ; end setdp macro
.394b85	c2 30		rep #$30	                REP #$30        ; set A&X long
.394b87	22 3a 47 39	jsl $39473a	                JSL FATFORCLUSTER12
.394b8b	8a		txa		                TXA                             ; Check to see if the index is odd or even
.394b8c	89 01 00	bit #$0001	                BIT #1
.394b8f	d0 09		bne $394b9a	                BNE is_odd
.394b91	bf 00 e5 37	lda $37e500,x	is_even         LDA DOS_FAT_SECTORS,X           ; Get the two bytes from the FAT
.394b95	29 00 f0	and #$f000	                AND #$F000                      ; Mask out the lower 12 bits
.394b98	80 07		bra $394ba1	                BRA save_update
.394b9a	bf 00 e5 37	lda $37e500,x	is_odd          LDA DOS_FAT_SECTORS,X           ; Get the two bytes from the FAT
.394b9e	29 0f 00	and #$000f	                AND #$000F                      ; Mask out the upper 12 bits
.394ba1	9f 00 e5 37	sta $37e500,x	save_update     STA DOS_FAT_SECTORS,X           ; And write it back
.394ba5	22 27 4b 39	jsl $394b27	                JSL WRITEFAT12                  ; Write the two FAT12 sectors back to the drive
.394ba9	b0 0b		bcs $394bb6	                BCS ret_success
.394bab					ret_failure
.394bab	e2 20		sep #$20	                SEP #$20        ; set A short
.394bad	a9 06		lda #$06	                LDA #DOS_ERR_FAT
.394baf	85 0e		sta $032e	                STA DOS_STATUS
.394bb1	28		plp		                PLP
.394bb2	2b		pld		                PLD
.394bb3	ab		plb		                PLB
.394bb4	18		clc		                CLC
.394bb5	6b		rtl		                RTL
.394bb6					ret_success
.394bb6	e2 20		sep #$20	                SEP #$20        ; set A short
.394bb8	64 0e		stz $032e	                STZ DOS_STATUS
.394bba	28		plp		                PLP
.394bbb	2b		pld		                PLD
.394bbc	ab		plb		                PLB
.394bbd	38		sec		                SEC
.394bbe	6b		rtl		                RTL
.394bbf					DELCLUSTER32
.394bbf	8b		phb		                PHB
.394bc0	0b		phd		                PHD
.394bc1	08		php		                PHP
.394bc2	c2 30		rep #$30	                REP #$30        ; set A&X long
.394bc4	48		pha		                PHA             ; begin setdbr macro
.394bc5	08		php		                PHP
.394bc6	e2 20		sep #$20	                SEP #$20        ; set A short
.394bc8	a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.394bca	48		pha		                PHA
.394bcb	ab		plb		                PLB
.394bcc	28		plp		                PLP
.394bcd	68		pla		                PLA             ; end setdbr macro
.394bce	48		pha		                PHA             ; begin setdp macro
.394bcf	08		php		                PHP
.394bd0	c2 20		rep #$20	                REP #$20        ; set A long
.394bd2	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394bd5	5b		tcd		                TCD
.394bd6	28		plp		                PLP
.394bd7	68		pla		                PLA             ; end setdp macro
.394bd8	22 a2 47 39	jsl $3947a2	                JSL FATFORCLUSTER32
.394bdc	a9 00 00	lda #$0000	                LDA #0
.394bdf	9f 00 e5 37	sta $37e500,x	                STA DOS_FAT_SECTORS,X           ; Set the cluster entry to 0
.394be3	9f 02 e5 37	sta $37e502,x	                STA DOS_FAT_SECTORS+2,X
.394be7	22 24 10 38	jsl $381024	                JSL PUTBLOCK                    ; Write the sector back to the block device
.394beb	b0 0b		bcs $394bf8	                BCS ret_success
.394bed					ret_failure
.394bed	e2 20		sep #$20	                SEP #$20        ; set A short
.394bef	a9 06		lda #$06	                LDA #DOS_ERR_FAT
.394bf1	85 0e		sta $032e	                STA DOS_STATUS
.394bf3	28		plp		                PLP
.394bf4	2b		pld		                PLD
.394bf5	ab		plb		                PLB
.394bf6	18		clc		                CLC
.394bf7	6b		rtl		                RTL
.394bf8					ret_success
.394bf8	e2 20		sep #$20	                SEP #$20        ; set A short
.394bfa	64 0e		stz $032e	                STZ DOS_STATUS
.394bfc	28		plp		                PLP
.394bfd	2b		pld		                PLD
.394bfe	ab		plb		                PLB
.394bff	38		sec		                SEC
.394c00	6b		rtl		                RTL
.394c01					DOS_APPENDCLUS
.394c01	8b		phb		                PHB
.394c02	0b		phd		                PHD
.394c03	08		php		                PHP
.394c04	48		pha		                PHA             ; begin setdbr macro
.394c05	08		php		                PHP
.394c06	e2 20		sep #$20	                SEP #$20        ; set A short
.394c08	a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.394c0a	48		pha		                PHA
.394c0b	ab		plb		                PLB
.394c0c	28		plp		                PLP
.394c0d	68		pla		                PLA             ; end setdbr macro
.394c0e	48		pha		                PHA             ; begin setdp macro
.394c0f	08		php		                PHP
.394c10	c2 20		rep #$20	                REP #$20        ; set A long
.394c12	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394c15	5b		tcd		                TCD
.394c16	28		plp		                PLP
.394c17	68		pla		                PLA             ; end setdp macro
.394c18	c2 30		rep #$30	                REP #$30        ; set A&X long
.394c1a	a5 12		lda $0332	                LDA DOS_CLUS_ID+2               ; Save the cluster number for later
.394c1c	48		pha		                PHA
.394c1d	a5 10		lda $0330	                LDA DOS_CLUS_ID
.394c1f	48		pha		                PHA
.394c20	22 01 49 39	jsl $394901	                JSL DOS_FREECLUS                ; Find a free cluster on the block device
.394c24	b0 09		bcs $394c2f	                BCS save_cluster                ; If we got a cluster, write the data to it
.394c26	68		pla		fail_cleanup    PLA                             ; Restore the cluster of the file
.394c27	85 10		sta $0330	                STA DOS_CLUS_ID
.394c29	68		pla		                PLA
.394c2a	85 12		sta $0332	                STA DOS_CLUS_ID+2
.394c2c	82 82 00	brl $394cb1	                BRL pass_failure                ; Pass the failure back up the chain
.394c2f	a5 10		lda $0330	save_cluster    LDA DOS_CLUS_ID
.394c31	8d 36 e0	sta $38e036	                STA DOS_NEW_CLUSTER
.394c34	a5 12		lda $0332	                LDA DOS_CLUS_ID+2
.394c36	8d 38 e0	sta $38e038	                STA DOS_NEW_CLUSTER+2
.394c39	22 3f 44 39	jsl $39443f	                JSL DOS_PUTCLUSTER              ; Write the data to the free cluster
.394c3d	90 e7		bcc $394c26	                BCC fail_cleanup                ; If failure: clean up stack and pass the failure up
.394c3f	68		pla		                PLA                             ; Restore the cluster of the file
.394c40	85 10		sta $0330	                STA DOS_CLUS_ID
.394c42	68		pla		                PLA
.394c43	85 12		sta $0332	                STA DOS_CLUS_ID+2
.394c45	22 0d 48 39	jsl $39480d	walk_loop       JSL NEXTCLUSTER                 ; Try to get the next cluster in the chain
.394c49	b0 fa		bcs $394c45	                BCS walk_loop                   ; If found a cluster, keep walking the chain
.394c4b	e2 20		sep #$20	                SEP #$20        ; set A short
.394c4d	af 01 e0 38	lda $38e001	                LDA @l FILE_SYSTEM              ; Get the file system code
.394c51	c9 00		cmp #$00	                CMP #PART_TYPE_FAT12            ; Is it FAT12?
.394c53	d0 40		bne $394c95	                BNE fat32                       ; No: assume it's FAT32
.394c55					fat12
.394c55	c2 20		rep #$20	                REP #$20        ; set A long
.394c57	22 c7 46 39	jsl $3946c7	                JSL ENTRYFORCLUS12              ; Make sure we have the right offset for the cluster
.394c5b	a5 10		lda $0330	                LDA DOS_CLUS_ID                 ; Check to see if the last cluster ID is even or odd
.394c5d	89 01 00	bit #$0001	                BIT #1
.394c60	d0 12		bne $394c74	                BNE is_odd
.394c62	ad 36 e0	lda $38e036	is_even         LDA DOS_NEW_CLUSTER             ; Handle the even case (change the lower 12 bits)
.394c65	29 ff 0f	and #$0fff	                AND #$0FFF
.394c68	8d 36 e0	sta $38e036	                STA DOS_NEW_CLUSTER
.394c6b	bf 00 e5 37	lda $37e500,x	                LDA DOS_FAT_SECTORS,X
.394c6f	29 00 f0	and #$f000	                AND #$F000
.394c72	80 11		bra $394c85	                BRA update_fat12
.394c74	ad 36 e0	lda $38e036	is_odd          LDA DOS_NEW_CLUSTER             ; Handle the odd case (change the upper 12 bits)
.394c77	0a		asl a		                ASL A
.394c78	0a		asl a		                ASL A
.394c79	0a		asl a		                ASL A
.394c7a	0a		asl a		                ASL A
.394c7b	8d 36 e0	sta $38e036	                STA DOS_NEW_CLUSTER
.394c7e	bf 00 e5 37	lda $37e500,x	                LDA DOS_FAT_SECTORS,X
.394c82	29 0f 00	and #$000f	                AND #$000F
.394c85	0d 36 e0	ora $38e036	update_fat12    ORA DOS_NEW_CLUSTER
.394c88	9f 00 e5 37	sta $37e500,x	                STA DOS_FAT_SECTORS,X
.394c8c	22 27 4b 39	jsl $394b27	                JSL WRITEFAT12                  ; Write the two FAT12 sectors back to the drive
.394c90	b0 24		bcs $394cb6	                BCS ret_success
.394c92	82 1c 00	brl $394cb1	                BRL pass_failure
.394c95					fat32
.394c95	c2 20		rep #$20	                REP #$20        ; set A long
.394c97	ad 36 e0	lda $38e036	                LDA DOS_NEW_CLUSTER             ; Write the ID of the new cluster to the end of the chain
.394c9a	9f 00 e5 37	sta $37e500,x	                STA DOS_FAT_SECTORS,X
.394c9e	ad 38 e0	lda $38e038	                LDA DOS_NEW_CLUSTER+2
.394ca1	9f 02 e5 37	sta $37e502,x	                STA DOS_FAT_SECTORS+2,X
.394ca5	22 24 10 38	jsl $381024	                JSL PUTBLOCK                    ; Write the FAT sector back (assumes BIOS_LBA and BIOS_BUFF_PTR haven't changed)
.394ca9	b0 0b		bcs $394cb6	                BCS ret_success
.394cab	e2 20		sep #$20	                SEP #$20        ; set A short
.394cad	a9 06		lda #$06	                LDA #DOS_ERR_FAT                ; Problem working with the FAT
.394caf	85 0e		sta $032e	                STA DOS_STATUS
.394cb1	28		plp		pass_failure    PLP
.394cb2	2b		pld		                PLD
.394cb3	ab		plb		                PLB
.394cb4	18		clc		                CLC
.394cb5	6b		rtl		                RTL
.394cb6					ret_success
.394cb6	e2 20		sep #$20	                SEP #$20        ; set A short
.394cb8	64 0e		stz $032e	                STZ DOS_STATUS
.394cba	28		plp		                PLP
.394cbb	2b		pld		                PLD
.394cbc	ab		plb		                PLB
.394cbd	38		sec		                SEC
.394cbe	6b		rtl		                RTL
.394cbf					BCD2BIN
.394cbf	8b		phb		                PHB
.394cc0	0b		phd		                PHD
.394cc1	08		php		                PHP
.394cc2	48		pha		                PHA             ; begin setdbr macro
.394cc3	08		php		                PHP
.394cc4	e2 20		sep #$20	                SEP #$20        ; set A short
.394cc6	a9 00		lda #$00	                LDA #0
.394cc8	48		pha		                PHA
.394cc9	ab		plb		                PLB
.394cca	28		plp		                PLP
.394ccb	68		pla		                PLA             ; end setdbr macro
.394ccc	48		pha		                PHA             ; begin setdp macro
.394ccd	08		php		                PHP
.394cce	c2 20		rep #$20	                REP #$20        ; set A long
.394cd0	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394cd3	5b		tcd		                TCD
.394cd4	28		plp		                PLP
.394cd5	68		pla		                PLA             ; end setdp macro
.394cd6	c2 30		rep #$30	                REP #$30        ; set A&X long
.394cd8	85 28		sta $0348	                STA DOS_TEMP
.394cda	29 0f 00	and #$000f	                AND #$000F
.394cdd	85 2a		sta $034a	                STA DOS_TEMP+2
.394cdf	a5 28		lda $0348	                LDA DOS_TEMP
.394ce1	4a		lsr a		                LSR A
.394ce2	4a		lsr a		                LSR A
.394ce3	4a		lsr a		                LSR A
.394ce4	4a		lsr a		                LSR A
.394ce5	85 28		sta $0348	                STA DOS_TEMP
.394ce7	29 0f 00	and #$000f	                AND #$000F
.394cea	8f 00 01 00	sta $000100	                STA @l UNSIGNED_MULT_A_LO
.394cee	a9 0a 00	lda #$000a	                LDA #10
.394cf1	8f 02 01 00	sta $000102	                STA @l UNSIGNED_MULT_B_LO
.394cf5	af 04 01 00	lda $000104	                LDA @l UNSIGNED_MULT_AL_LO
.394cf9	18		clc		                CLC
.394cfa	65 2a		adc $034a	                ADC DOS_TEMP+2
.394cfc	85 2a		sta $034a	                STA DOS_TEMP+2
.394cfe	a5 28		lda $0348	                LDA DOS_TEMP
.394d00	4a		lsr a		                LSR A
.394d01	4a		lsr a		                LSR A
.394d02	4a		lsr a		                LSR A
.394d03	4a		lsr a		                LSR A
.394d04	85 28		sta $0348	                STA DOS_TEMP
.394d06	29 0f 00	and #$000f	                AND #$000F
.394d09	8f 00 01 00	sta $000100	                STA @l UNSIGNED_MULT_A_LO
.394d0d	a9 64 00	lda #$0064	                LDA #100
.394d10	8f 02 01 00	sta $000102	                STA @l UNSIGNED_MULT_B_LO
.394d14	af 04 01 00	lda $000104	                LDA @l UNSIGNED_MULT_AL_LO
.394d18	18		clc		                CLC
.394d19	65 2a		adc $034a	                ADC DOS_TEMP+2
.394d1b	85 2a		sta $034a	                STA DOS_TEMP+2
.394d1d	a5 28		lda $0348	                LDA DOS_TEMP
.394d1f	4a		lsr a		                LSR A
.394d20	4a		lsr a		                LSR A
.394d21	4a		lsr a		                LSR A
.394d22	4a		lsr a		                LSR A
.394d23	29 0f 00	and #$000f	                AND #$000F
.394d26	8f 00 01 00	sta $000100	                STA @l UNSIGNED_MULT_A_LO
.394d2a	a9 e8 03	lda #$03e8	                LDA #1000
.394d2d	8f 02 01 00	sta $000102	                STA @l UNSIGNED_MULT_B_LO
.394d31	af 04 01 00	lda $000104	                LDA @l UNSIGNED_MULT_AL_LO
.394d35	18		clc		                CLC
.394d36	65 2a		adc $034a	                ADC DOS_TEMP+2
.394d38	28		plp		                PLP
.394d39	2b		pld		                PLD
.394d3a	ab		plb		                PLB
.394d3b	6b		rtl		                RTL
.394d3c					DOS_RTCCREATE
.394d3c	8b		phb		                PHB
.394d3d	0b		phd		                PHD
.394d3e	08		php		                PHP
.394d3f	48		pha		                PHA             ; begin setdbr macro
.394d40	08		php		                PHP
.394d41	e2 20		sep #$20	                SEP #$20        ; set A short
.394d43	a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.394d45	48		pha		                PHA
.394d46	ab		plb		                PLB
.394d47	28		plp		                PLP
.394d48	68		pla		                PLA             ; end setdbr macro
.394d49	48		pha		                PHA             ; begin setdp macro
.394d4a	08		php		                PHP
.394d4b	c2 20		rep #$20	                REP #$20        ; set A long
.394d4d	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394d50	5b		tcd		                TCD
.394d51	28		plp		                PLP
.394d52	68		pla		                PLA             ; end setdp macro
.394d53	c2 10		rep #$10	                REP #$10        ; set X long
.394d55	e2 20		sep #$20	                SEP #$20        ; set A short
.394d57	af 0e 08 af	lda $af080e	                LDA @l RTC_CTRL             ; Turn off the updates to the clock
.394d5b	09 08		ora #$08	                ORA #%00001000
.394d5d	8f 0e 08 af	sta $af080e	                STA @l RTC_CTRL
.394d61	af 0f 08 af	lda $af080f	                LDA @l RTC_CENTURY
.394d65	85 29		sta $0349	                STA DOS_TEMP+1
.394d67	af 0a 08 af	lda $af080a	                LDA @l RTC_YEAR             ; Get the year
.394d6b	85 28		sta $0348	                STA DOS_TEMP
.394d6d	c2 20		rep #$20	                REP #$20        ; set A long
.394d6f	a5 28		lda $0348	                LDA DOS_TEMP
.394d71	22 bf 4c 39	jsl $394cbf	                JSL BCD2BIN                 ; Convert it to binary
.394d75	85 28		sta $0348	                STA DOS_TEMP
.394d77	38		sec		                SEC                         ; Year is relative to 1980
.394d78	e9 bc 07	sbc #$07bc	                SBC #1980
.394d7b	c2 20		rep #$20	                REP #$20        ; set A long
.394d7d	0a		asl a		                ASL A
.394d7e	0a		asl a		                ASL A
.394d7f	0a		asl a		                ASL A
.394d80	0a		asl a		                ASL A
.394d81	0a		asl a		                ASL A
.394d82	0a		asl a		                ASL A
.394d83	0a		asl a		                ASL A
.394d84	0a		asl a		                ASL A
.394d85	0a		asl a		                ASL A
.394d86	29 00 fe	and #$fe00	                AND #$FE00
.394d89	a0 16 00	ldy #$0016	                LDY #FILEDESC.CREATE_DATE   ; And save it to the creation date field
.394d8c	97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394d8e	e2 20		sep #$20	                SEP #$20        ; set A short
.394d90	af 09 08 af	lda $af0809	                LDA @l RTC_MONTH            ; Get the month
.394d94	c2 20		rep #$20	                REP #$20        ; set A long
.394d96	29 ff 00	and #$00ff	                AND #$00FF
.394d99	22 bf 4c 39	jsl $394cbf	                JSL BCD2BIN                 ; Convert it to binary
.394d9d	29 ff 00	and #$00ff	                AND #$00FF                  ; Move the year to bits 15 - 9
.394da0	0a		asl a		                ASL A
.394da1	0a		asl a		                ASL A
.394da2	0a		asl a		                ASL A
.394da3	0a		asl a		                ASL A
.394da4	0a		asl a		                ASL A
.394da5	29 e0 01	and #$01e0	                AND #$01E0                  ; Make sure only the month is covered
.394da8	a0 16 00	ldy #$0016	                LDY #FILEDESC.CREATE_DATE   ; And save it to the creation date field
.394dab	17 20		ora [$0340],y	                ORA [DOS_FD_PTR],Y
.394dad	97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394daf	e2 20		sep #$20	                SEP #$20        ; set A short
.394db1	af 06 08 af	lda $af0806	                LDA @l RTC_DAY              ; Get the day
.394db5	c2 20		rep #$20	                REP #$20        ; set A long
.394db7	29 ff 00	and #$00ff	                AND #$00FF
.394dba	22 bf 4c 39	jsl $394cbf	                JSL BCD2BIN                 ; Convert it to binary
.394dbe	29 1f 00	and #$001f	                AND #$001F                  ; Make sure only the day is covered
.394dc1	a0 16 00	ldy #$0016	                LDY #FILEDESC.CREATE_DATE   ; And save it to the creation date field
.394dc4	17 20		ora [$0340],y	                ORA [DOS_FD_PTR],Y
.394dc6	97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394dc8	e2 20		sep #$20	                SEP #$20        ; set A short
.394dca	af 04 08 af	lda $af0804	                LDA @l RTC_HRS              ; Get the hour
.394dce	29 1f		and #$1f	                AND #$1F                    ; Trim AM/PM bit
.394dd0	c2 20		rep #$20	                REP #$20        ; set A long
.394dd2	29 ff 00	and #$00ff	                AND #$00FF
.394dd5	22 bf 4c 39	jsl $394cbf	                JSL BCD2BIN                 ; Convert it to binary
.394dd9	c2 20		rep #$20	                REP #$20        ; set A long
.394ddb	0a		asl a		                ASL A
.394ddc	0a		asl a		                ASL A
.394ddd	0a		asl a		                ASL A
.394dde	0a		asl a		                ASL A
.394ddf	0a		asl a		                ASL A
.394de0	0a		asl a		                ASL A
.394de1	0a		asl a		                ASL A
.394de2	0a		asl a		                ASL A
.394de3	0a		asl a		                ASL A
.394de4	0a		asl a		                ASL A
.394de5	0a		asl a		                ASL A
.394de6	29 00 f8	and #$f800	                AND #$F800
.394de9	a0 18 00	ldy #$0018	                LDY #FILEDESC.CREATE_TIME   ; And save it to the creation time field
.394dec	97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394dee	e2 20		sep #$20	                SEP #$20        ; set A short
.394df0	af 02 08 af	lda $af0802	                LDA @l RTC_MIN              ; Get the minute
.394df4	c2 20		rep #$20	                REP #$20        ; set A long
.394df6	29 ff 00	and #$00ff	                AND #$00FF
.394df9	22 bf 4c 39	jsl $394cbf	                JSL BCD2BIN                 ; Convert it to binary
.394dfd	c2 20		rep #$20	                REP #$20        ; set A long
.394dff	0a		asl a		                ASL A
.394e00	0a		asl a		                ASL A
.394e01	0a		asl a		                ASL A
.394e02	0a		asl a		                ASL A
.394e03	0a		asl a		                ASL A
.394e04	29 e0 07	and #$07e0	                AND #$07E0
.394e07	a0 18 00	ldy #$0018	                LDY #FILEDESC.CREATE_TIME   ; And save it to the creation time field
.394e0a	17 20		ora [$0340],y	                ORA [DOS_FD_PTR],Y
.394e0c	97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394e0e	e2 20		sep #$20	                SEP #$20        ; set A short
.394e10	af 00 08 af	lda $af0800	                LDA @l RTC_SEC              ; Get the second
.394e14	c2 20		rep #$20	                REP #$20        ; set A long
.394e16	29 ff 00	and #$00ff	                AND #$00FF
.394e19	22 bf 4c 39	jsl $394cbf	                JSL BCD2BIN                 ; Convert it to binary
.394e1d	c2 20		rep #$20	                REP #$20        ; set A long
.394e1f	29 1f 00	and #$001f	                AND #$001F
.394e22	a0 18 00	ldy #$0018	                LDY #FILEDESC.CREATE_TIME   ; And save it to the creation time field
.394e25	17 20		ora [$0340],y	                ORA [DOS_FD_PTR],Y
.394e27	97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394e29	af 0e 08 af	lda $af080e	                LDA @l RTC_CTRL             ; Turn on the updates again
.394e2d	29 f7 00	and #$00f7	                AND #%11110111
.394e30	8f 0e 08 af	sta $af080e	                STA @l RTC_CTRL
.394e34	28		plp		                PLP
.394e35	2b		pld		                PLD
.394e36	ab		plb		                PLB
.394e37	6b		rtl		                RTL
.394e38					DOS_CREATE
.394e38	8b		phb		                PHB
.394e39	0b		phd		                PHD
.394e3a	08		php		                PHP
.394e3b	48		pha		                PHA             ; begin setdbr macro
.394e3c	08		php		                PHP
.394e3d	e2 20		sep #$20	                SEP #$20        ; set A short
.394e3f	a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.394e41	48		pha		                PHA
.394e42	ab		plb		                PLB
.394e43	28		plp		                PLP
.394e44	68		pla		                PLA             ; end setdbr macro
.394e45	48		pha		                PHA             ; begin setdp macro
.394e46	08		php		                PHP
.394e47	c2 20		rep #$20	                REP #$20        ; set A long
.394e49	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394e4c	5b		tcd		                TCD
.394e4d	28		plp		                PLP
.394e4e	68		pla		                PLA             ; end setdp macro
.394e4f	c2 30		rep #$30	                REP #$30        ; set A&X long
.394e51	a0 02 00	ldy #$0002	                LDY #FILEDESC.PATH              ; DOS_TEMP := DOS_FD_PTR->PATH
.394e54	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394e56	85 28		sta $0348	                STA DOS_TEMP
.394e58	c8		iny		                INY
.394e59	c8		iny		                INY
.394e5a	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394e5c	85 2a		sta $034a	                STA DOS_TEMP+2
.394e5e	e2 20		sep #$20	                SEP #$20        ; set A short
.394e60	a0 00 00	ldy #$0000	                LDY #0
.394e63	a2 00 00	ldx #$0000	                LDX #0
.394e66	b7 28		lda [$0348],y	path_loop       LDA [DOS_TEMP],Y                ; Get a byte of the path
.394e68	95 e0		sta $0400,x	                STA DOS_PATH_BUFF,X             ; ... save it to the path buffer
.394e6a	f0 04		beq $394e70	                BEQ find_file                   ; If it's NULL, we're done
.394e6c	e8		inx		                INX
.394e6d	c8		iny		                INY
.394e6e	80 f6		bra $394e66	                BRA path_loop
.394e70	22 50 45 39	jsl $394550	find_file       JSL DOS_PARSE_PATH
.394e74	22 e8 45 39	jsl $3945e8	                JSL DOS_FINDFILE
.394e78	90 07		bcc $394e81	                BCC set_device
.394e7a	e2 20		sep #$20	                SEP #$20        ; set A short
.394e7c	a9 0b		lda #$0b	                LDA #DOS_ERR_FILEEXISTS
.394e7e	82 c9 00	brl $394f4a	                BRL ret_failure
.394e81					set_device
.394e81	e2 20		sep #$20	                SEP #$20        ; set A short
.394e83	a0 01 00	ldy #$0001	                LDY #FILEDESC.DEV               ; Set the device in the file descriptor
.394e86	a5 01		lda $0321	                LDA BIOS_DEV
.394e88	97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394e8a					validate_name
.394e8a	22 01 49 39	jsl $394901	                JSL DOS_FREECLUS
.394e8e	b0 03		bcs $394e93	                BCS save_data
.394e90	82 bb 00	brl $394f4e	                BRL pass_failure
.394e93					save_data
.394e93	c2 20		rep #$20	                REP #$20        ; set A long
.394e95	a0 0a 00	ldy #$000a	                LDY #FILEDESC.FIRST_CLUSTER
.394e98	a5 10		lda $0330	                LDA DOS_CLUS_ID             ; DOS_FD_PTR->FIRST_CLUSTER := DOS_CLUS_ID
.394e9a	97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394e9c	c8		iny		                INY
.394e9d	c8		iny		                INY
.394e9e	a5 12		lda $0332	                LDA DOS_CLUS_ID+2
.394ea0	97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394ea2	a0 0e 00	ldy #$000e	                LDY #FILEDESC.BUFFER        ; DOS_BUFF_PTR := DOS_FD_PTR->BUFFER
.394ea5	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394ea7	85 1c		sta $033c	                STA DOS_BUFF_PTR
.394ea9	c8		iny		                INY
.394eaa	c8		iny		                INY
.394eab	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394ead	85 1e		sta $033e	                STA DOS_BUFF_PTR+2
.394eaf	22 3f 44 39	jsl $39443f	                JSL DOS_PUTCLUSTER
.394eb3	b0 00		bcs $394eb5	                BCS find_dir
.394eb5					find_dir
.394eb5	c2 20		rep #$20	                REP #$20        ; set A long
.394eb7	22 92 40 39	jsl $394092	                JSL DOS_DIRFINDFREE
.394ebb	b0 1a		bcs $394ed7	                BCS set_entry
.394ebd	c2 20		rep #$20	                REP #$20        ; set A long
.394ebf	a0 0a 00	ldy #$000a	                LDY #FILEDESC.FIRST_CLUSTER     ; Failed to get the directory entry...
.394ec2	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y              ; DOS_CLUS_ID := DOS_FD_PTR->FIRST_CLUSTER
.394ec4	85 10		sta $0330	                STA DOS_CLUS_ID
.394ec6	c8		iny		                INY
.394ec7	c8		iny		                INY
.394ec8	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394eca	85 12		sta $0332	                STA DOS_CLUS_ID+2
.394ecc	22 bf 4b 39	jsl $394bbf	                JSL DELCLUSTER32                ; Delete the cluster
.394ed0	e2 20		sep #$20	                SEP #$20        ; set A short
.394ed2	a9 08		lda #$08	                LDA #DOS_ERR_NODIR              ; Return that we couldn't read the directory
.394ed4	82 73 00	brl $394f4a	                BRL ret_failure
.394ed7					set_entry
.394ed7	e2 20		sep #$20	                SEP #$20        ; set A short
.394ed9	a0 00 00	ldy #$0000	                LDY #0
.394edc	a9 00		lda #$00	                LDA #0                          ; NULL
.394ede	97 18		sta [$0338],y	copy_dir_loop   STA [DOS_DIR_PTR],Y             ; Save it to the directory cluster
.394ee0	c8		iny		                INY
.394ee1	c0 20 00	cpy #$0020	                CPY #SIZE(DIRENTRY)
.394ee4	d0 f8		bne $394ede	                BNE copy_dir_loop
.394ee6	a0 00 00	ldy #$0000	                LDY #0
.394ee9	b9 3a e0	lda $38e03a,y	name_loop       LDA DOS_SHORT_NAME,Y            ; Copy the name over
.394eec	97 18		sta [$0338],y	                STA [DOS_DIR_PTR],Y
.394eee	c8		iny		                INY
.394eef	c0 0b 00	cpy #$000b	                CPY #11
.394ef2	d0 f5		bne $394ee9	                BNE name_loop
.394ef4	c2 20		rep #$20	                REP #$20        ; set A long
.394ef6	a0 0a 00	ldy #$000a	                LDY #FILEDESC.FIRST_CLUSTER     ; DOS_DIR_PTR->CLUSTER_L := DOS_FD_PTR->FIRST_CLUSTER[15..0]
.394ef9	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394efb	a0 1a 00	ldy #$001a	                LDY #DIRENTRY.CLUSTER_L
.394efe	97 18		sta [$0338],y	                STA [DOS_DIR_PTR],Y
.394f00	a0 0c 00	ldy #$000c	                LDY #FILEDESC.FIRST_CLUSTER+2   ; DOS_DIR_PTR->CLUSTER_H := DOS_FD_PTR->FIRST_CLUSTER[31..16]
.394f03	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394f05	a0 14 00	ldy #$0014	                LDY #DIRENTRY.CLUSTER_H
.394f08	97 18		sta [$0338],y	                STA [DOS_DIR_PTR],Y
.394f0a	a0 12 00	ldy #$0012	                LDY #FILEDESC.SIZE              ; DOS_DIR_PTR->SIZE := DOS_FD_PTR->SIZE
.394f0d	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394f0f	a0 1c 00	ldy #$001c	                LDY #DIRENTRY.SIZE
.394f12	97 18		sta [$0338],y	                STA [DOS_DIR_PTR],Y
.394f14	a0 14 00	ldy #$0014	                LDY #FILEDESC.SIZE+2
.394f17	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394f19	a0 1e 00	ldy #$001e	                LDY #DIRENTRY.SIZE+2
.394f1c	97 18		sta [$0338],y	                STA [DOS_DIR_PTR],Y
.394f1e	22 3c 4d 39	jsl $394d3c	                JSL DOS_RTCCREATE               ; Pull the creation date-time from the RTC
.394f22	a0 16 00	ldy #$0016	                LDY #FILEDESC.CREATE_DATE       ; DOS_DIR_PTR->CREATE_DATE := DOS_FD_PTR->CREATE_DATE
.394f25	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394f27	a0 10 00	ldy #$0010	                LDY #DIRENTRY.CREATE_DATE
.394f2a	97 18		sta [$0338],y	                STA [DOS_DIR_PTR],Y
.394f2c	a0 18 00	ldy #$0018	                LDY #DIRENTRY.MODIFIED_DATE     ; And DOS_DIR_PTR->MODIFIED_DATE
.394f2f	97 18		sta [$0338],y	                STA [DOS_DIR_PTR],Y
.394f31	a0 18 00	ldy #$0018	                LDY #FILEDESC.CREATE_TIME       ; DOS_DIR_PTR->CREATE_TIME := DOS_FD_PTR->CREATE_TIME
.394f34	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394f36	a0 0e 00	ldy #$000e	                LDY #DIRENTRY.CREATE_TIME
.394f39	97 18		sta [$0338],y	                STA [DOS_DIR_PTR],Y
.394f3b	a0 16 00	ldy #$0016	                LDY #DIRENTRY.MODIFIED_TIME     ; And DOS_DIR_PTR->MODIFIED_TIME
.394f3e	97 18		sta [$0338],y	                STA [DOS_DIR_PTR],Y
.394f40	c2 20		rep #$20	                REP #$20        ; set A long
.394f42	22 51 41 39	jsl $394151	                JSL DOS_DIRWRITE
.394f46	b0 0b		bcs $394f53	                BCS ret_success
.394f48	80 04		bra $394f4e	                BRA pass_failure
.394f4a					ret_failure
.394f4a	e2 20		sep #$20	                SEP #$20        ; set A short
.394f4c	85 0e		sta $032e	                STA DOS_STATUS
.394f4e	28		plp		pass_failure    PLP
.394f4f	2b		pld		                PLD
.394f50	ab		plb		                PLB
.394f51	18		clc		                CLC
.394f52	6b		rtl		                RTL
.394f53					ret_success
.394f53	e2 20		sep #$20	                SEP #$20        ; set A short
.394f55	64 0e		stz $032e	                STZ DOS_STATUS
.394f57	28		plp		                PLP
.394f58	2b		pld		                PLD
.394f59	ab		plb		                PLB
.394f5a	38		sec		                SEC
.394f5b	6b		rtl		                RTL
.394f5c					DOS_COPYPATH
.394f5c	da		phx		                PHX
.394f5d	5a		phy		                PHY
.394f5e	8b		phb		                PHB
.394f5f	0b		phd		                PHD
.394f60	08		php		                PHP
.394f61	48		pha		                PHA             ; begin setdbr macro
.394f62	08		php		                PHP
.394f63	e2 20		sep #$20	                SEP #$20        ; set A short
.394f65	a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.394f67	48		pha		                PHA
.394f68	ab		plb		                PLB
.394f69	28		plp		                PLP
.394f6a	68		pla		                PLA             ; end setdbr macro
.394f6b	48		pha		                PHA             ; begin setdp macro
.394f6c	08		php		                PHP
.394f6d	c2 20		rep #$20	                REP #$20        ; set A long
.394f6f	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394f72	5b		tcd		                TCD
.394f73	28		plp		                PLP
.394f74	68		pla		                PLA             ; end setdp macro
.394f75	c2 30		rep #$30	                REP #$30        ; set A&X long
.394f77	a9 00 00	lda #$0000	                LDA #0                  ; Set the DOS_PATH_BUFF to all zeros
.394f7a	a2 00 00	ldx #$0000	                LDX #0
.394f7d	95 e0		sta $0400,x	clr_loop        STA DOS_PATH_BUFF,X
.394f7f	e8		inx		                INX
.394f80	e8		inx		                INX
.394f81	e0 00 01	cpx #$0100	                CPX #256
.394f84	d0 f7		bne $394f7d	                BNE clr_loop
.394f86	a5 20		lda $0340	                LDA DOS_FD_PTR          ; Is the DOS_FD_PTR null?
.394f88	d0 04		bne $394f8e	                BNE get_path            ; No: attempt to fetch the path
.394f8a	a5 22		lda $0342	                LDA DOS_FD_PTR+2
.394f8c	f0 27		beq $394fb5	                BEQ done                ; Yes: return an empty buffer
.394f8e	a0 02 00	ldy #$0002	get_path        LDY #FILEDESC.PATH      ; Get the path buffer
.394f91	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394f93	85 28		sta $0348	                STA DOS_TEMP
.394f95	c8		iny		                INY
.394f96	c8		iny		                INY
.394f97	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394f99	85 2a		sta $034a	                STA DOS_TEMP+2
.394f9b	a5 28		lda $0348	                LDA DOS_TEMP            ; Is the path pointer NULL?
.394f9d	d0 04		bne $394fa3	                BNE start_copy          ; No: start copying it
.394f9f	a5 2a		lda $034a	                LDA DOS_TEMP+2
.394fa1	f0 12		beq $394fb5	                BEQ done                ; Yes: return an empty buffer
.394fa3					start_copy
.394fa3	e2 20		sep #$20	                SEP #$20        ; set A short
.394fa5	a2 00 00	ldx #$0000	                LDX #0
.394fa8	a0 00 00	ldy #$0000	                LDY #0
.394fab	b7 28		lda [$0348],y	loop            LDA [DOS_TEMP],Y
.394fad	95 e0		sta $0400,x	                STA DOS_PATH_BUFF,X
.394faf	f0 04		beq $394fb5	                BEQ done
.394fb1	e8		inx		                INX
.394fb2	c8		iny		                INY
.394fb3	d0 f6		bne $394fab	                BNE loop
.394fb5	28		plp		done            PLP
.394fb6	2b		pld		                PLD
.394fb7	ab		plb		                PLB
.394fb8	7a		ply		                PLY
.394fb9	fa		plx		                PLX
.394fba	6b		rtl		                RTL

;******  Return to file: src\sdos.asm

.394fbb					DOS_TEST
.394fbb	8b		phb		                PHB
.394fbc	0b		phd		                PHD
.394fbd	08		php		                PHP
.394fbe	48		pha		                PHA             ; begin setdbr macro
.394fbf	08		php		                PHP
.394fc0	e2 20		sep #$20	                SEP #$20        ; set A short
.394fc2	a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.394fc4	48		pha		                PHA
.394fc5	ab		plb		                PLB
.394fc6	28		plp		                PLP
.394fc7	68		pla		                PLA             ; end setdbr macro
.394fc8	48		pha		                PHA             ; begin setdp macro
.394fc9	08		php		                PHP
.394fca	c2 20		rep #$20	                REP #$20        ; set A long
.394fcc	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394fcf	5b		tcd		                TCD
.394fd0	28		plp		                PLP
.394fd1	68		pla		                PLA             ; end setdp macro
.394fd2	c2 30		rep #$30	                REP #$30        ; set A&X long
.394fd4	a9 ec 4f	lda #$4fec	                LDA #<>sample
.394fd7	8f 60 03 00	sta $000360	                STA @l DOS_RUN_PARAM
.394fdb	a9 39 00	lda #$0039	                LDA #`sample
.394fde	8f 62 03 00	sta $000362	                STA @l DOS_RUN_PARAM+2
.394fe2	22 46 55 39	jsl $395546	                JSL IF_RUN
.394fe6	b0 00		bcs $394fe8	                BCS done
.394fe8	28		plp		done            PLP
.394fe9	2b		pld		                PLD
.394fea	ab		plb		                PLB
.394feb	6b		rtl		                RTL
>394fec	40 46 3a 53 41 4d 50 4c		sample          .null "@F:SAMPLE.PGX Hello, world!"
>394ff4	45 2e 50 47 58 20 48 65 6c 6c 6f 2c 20 77 6f 72
>395004	6c 64 21 00
.395008					IF_OPEN
.395008	da		phx		                PHX
.395009	5a		phy		                PHY
.39500a	0b		phd		                PHD
.39500b	8b		phb		                PHB
.39500c	08		php		                PHP
.39500d	48		pha		                PHA             ; begin setdbr macro
.39500e	08		php		                PHP
.39500f	e2 20		sep #$20	                SEP #$20        ; set A short
.395011	a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.395013	48		pha		                PHA
.395014	ab		plb		                PLB
.395015	28		plp		                PLP
.395016	68		pla		                PLA             ; end setdbr macro
.395017	48		pha		                PHA             ; begin setdp macro
.395018	08		php		                PHP
.395019	c2 20		rep #$20	                REP #$20        ; set A long
.39501b	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.39501e	5b		tcd		                TCD
.39501f	28		plp		                PLP
.395020	68		pla		                PLA             ; end setdp macro
.395021	e2 20		sep #$20	                SEP #$20        ; set A short
.395023	a0 00 00	ldy #$0000	                LDY #FILEDESC.STATUS            ; Get the status to make sure a open is ok
.395026	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.395028	89 40		bit #$40	                BIT #FD_STAT_OPEN
.39502a	f0 05		beq $395031	                BEQ ok_to_open
.39502c	a9 0f		lda #$0f	                LDA #DOS_ERR_OPEN               ; If already open: throw an error
.39502e	82 fd 04	brl $39552e	                BRL IF_FAILURE
.395031	22 5c 4f 39	jsl $394f5c	ok_to_open      JSL DOS_COPYPATH                ; Copy the path to the path buffer
.395035	22 e8 45 39	jsl $3945e8	                JSL DOS_FINDFILE                ; Attempt to find the file
.395039	b0 03		bcs $39503e	                BCS is_found                    ; If OK: we found the file
.39503b	82 f4 04	brl $395532	                BRL IF_PASSFAILURE              ; Otherwise: pass the failure up the chain
.39503e					is_found
.39503e	e2 20		sep #$20	                SEP #$20        ; set A short
.395040	a0 01 00	ldy #$0001	                LDY #FILEDESC.DEV               ; Set the device in the file descriptor
.395043	a5 01		lda $0321	                LDA BIOS_DEV
.395045	97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.395047	c2 20		rep #$20	                REP #$20        ; set A long
.395049	a0 0e 00	ldy #$000e	                LDY #FILEDESC.BUFFER            ; Set the buffer point to the one provided in the file
.39504c	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.39504e	85 1c		sta $033c	                STA DOS_BUFF_PTR
.395050	c8		iny		                INY
.395051	c8		iny		                INY
.395052	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.395054	85 1e		sta $033e	                STA DOS_BUFF_PTR+2
.395056	22 02 44 39	jsl $394402	                JSL DOS_GETCLUSTER              ; Attempt to load the cluster
.39505a	b0 03		bcs $39505f	                BCS read_cluster
.39505c	82 d3 04	brl $395532	                BRL IF_PASSFAILURE
.39505f	a0 0a 00	ldy #$000a	read_cluster    LDY #FILEDESC.FIRST_CLUSTER     ; Set the first cluster in the file descriptor
.395062	a5 10		lda $0330	                LDA DOS_CLUS_ID
.395064	97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.395066	c8		iny		                INY
.395067	c8		iny		                INY
.395068	a5 12		lda $0332	                LDA DOS_CLUS_ID+2
.39506a	97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.39506c	a0 06 00	ldy #$0006	                LDY #FILEDESC.CLUSTER           ; Set the current cluster in the file descriptor
.39506f	a5 10		lda $0330	                LDA DOS_CLUS_ID
.395071	97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.395073	c8		iny		                INY
.395074	c8		iny		                INY
.395075	a5 12		lda $0332	                LDA DOS_CLUS_ID+2
.395077	97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.395079	a0 1c 00	ldy #$001c	                LDY #DIRENTRY.SIZE              ; Copy the filesize from the directory entry to the file descriptor
.39507c	b7 18		lda [$0338],y	                LDA [DOS_DIR_PTR],Y
.39507e	a0 12 00	ldy #$0012	                LDY #FILEDESC.SIZE
.395081	97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.395083	a0 1e 00	ldy #$001e	                LDY #DIRENTRY.SIZE+2
.395086	b7 18		lda [$0338],y	                LDA [DOS_DIR_PTR],Y
.395088	a0 14 00	ldy #$0014	                LDY #FILEDESC.SIZE+2
.39508b	97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.39508d	e2 20		sep #$20	                SEP #$20        ; set A short
.39508f	a0 00 00	ldy #$0000	                LDY #FILEDESC.STATUS            ; Mark file as open and readable
.395092	a9 41		lda #$41	                LDA #FD_STAT_OPEN | FD_STAT_READ
.395094	17 20		ora [$0340],y	                ORA [DOS_FD_PTR],Y
.395096	97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.395098	82 9e 04	brl $395539	                BRL IF_SUCCESS
.39509b					IF_CREATE
.39509b	da		phx		                PHX
.39509c	5a		phy		                PHY
.39509d	0b		phd		                PHD
.39509e	8b		phb		                PHB
.39509f	08		php		                PHP
.3950a0	48		pha		                PHA             ; begin setdbr macro
.3950a1	08		php		                PHP
.3950a2	e2 20		sep #$20	                SEP #$20        ; set A short
.3950a4	a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.3950a6	48		pha		                PHA
.3950a7	ab		plb		                PLB
.3950a8	28		plp		                PLP
.3950a9	68		pla		                PLA             ; end setdbr macro
.3950aa	48		pha		                PHA             ; begin setdp macro
.3950ab	08		php		                PHP
.3950ac	c2 20		rep #$20	                REP #$20        ; set A long
.3950ae	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3950b1	5b		tcd		                TCD
.3950b2	28		plp		                PLP
.3950b3	68		pla		                PLA             ; end setdp macro
.3950b4	22 38 4e 39	jsl $394e38	                JSL DOS_CREATE                  ; Attempt to create the file
.3950b8	90 18		bcc $3950d2	                BCC pass_failure                ; If it fails: pass the failure up the chain
.3950ba	c2 30		rep #$30	                REP #$30        ; set A&X long
.3950bc	a0 06 00	ldy #$0006	                LDY #FILEDESC.CLUSTER           ; Sets the current cluster to 0 to make sure the next write appends
.3950bf	a9 00 00	lda #$0000	                LDA #0
.3950c2	97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.3950c4	c8		iny		                INY
.3950c5	c8		iny		                INY
.3950c6	97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.3950c8	e2 20		sep #$20	                SEP #$20        ; set A short
.3950ca	a0 00 00	ldy #$0000	                LDY #FILEDESC.STATUS
.3950cd	a9 42		lda #$42	                LDA #FD_STAT_OPEN | FD_STAT_WRITE   ; Set the file to open and APPEND only
.3950cf	82 67 04	brl $395539	                BRL IF_SUCCESS
.3950d2	82 59 04	brl $39552e	pass_failure    BRL IF_FAILURE
.3950d5					IF_CLOSE
.3950d5	da		phx		                PHX
.3950d6	5a		phy		                PHY
.3950d7	0b		phd		                PHD
.3950d8	8b		phb		                PHB
.3950d9	08		php		                PHP
.3950da	48		pha		                PHA             ; begin setdbr macro
.3950db	08		php		                PHP
.3950dc	e2 20		sep #$20	                SEP #$20        ; set A short
.3950de	a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.3950e0	48		pha		                PHA
.3950e1	ab		plb		                PLB
.3950e2	28		plp		                PLP
.3950e3	68		pla		                PLA             ; end setdbr macro
.3950e4	48		pha		                PHA             ; begin setdp macro
.3950e5	08		php		                PHP
.3950e6	c2 20		rep #$20	                REP #$20        ; set A long
.3950e8	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3950eb	5b		tcd		                TCD
.3950ec	28		plp		                PLP
.3950ed	68		pla		                PLA             ; end setdp macro
.3950ee	e2 20		sep #$20	                SEP #$20        ; set A short
.3950f0	a0 00 00	ldy #$0000	                LDY #FILEDESC.STATUS            ; Check to see if we were writing the file
.3950f3	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.3950f5	89 02		bit #$02	                BIT #FD_STAT_WRITE
.3950f7	f0 09		beq $395102	                BEQ set_flag                    ; No, just mark it closed
.3950f9	22 62 51 39	jsl $395162	                JSL IF_WRITE                    ; Attempt to write the cluster
.3950fd	b0 03		bcs $395102	                BCS set_flag
.3950ff	82 30 04	brl $395532	                BRL IF_PASSFAILURE              ; If there was a problem, pass it up the chain
.395102	a0 00 00	ldy #$0000	set_flag        LDY #FILEDESC.STATUS
.395105	a9 bf		lda #$bf	                LDA #~FD_STAT_OPEN              ; Mark file as closed
.395107	37 20		and [$0340],y	                AND [DOS_FD_PTR],Y
.395109	97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.39510b	82 2b 04	brl $395539	                BRL IF_SUCCESS
.39510e					IF_READ
.39510e	da		phx		                PHX
.39510f	5a		phy		                PHY
.395110	0b		phd		                PHD
.395111	8b		phb		                PHB
.395112	08		php		                PHP
.395113	48		pha		                PHA             ; begin setdbr macro
.395114	08		php		                PHP
.395115	e2 20		sep #$20	                SEP #$20        ; set A short
.395117	a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.395119	48		pha		                PHA
.39511a	ab		plb		                PLB
.39511b	28		plp		                PLP
.39511c	68		pla		                PLA             ; end setdbr macro
.39511d	48		pha		                PHA             ; begin setdp macro
.39511e	08		php		                PHP
.39511f	c2 20		rep #$20	                REP #$20        ; set A long
.395121	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.395124	5b		tcd		                TCD
.395125	28		plp		                PLP
.395126	68		pla		                PLA             ; end setdp macro
.395127	c2 10		rep #$10	                REP #$10        ; set X long
.395129	e2 20		sep #$20	                SEP #$20        ; set A short
.39512b					get_dev
.39512b	e2 20		sep #$20	                SEP #$20        ; set A short
.39512d	a0 01 00	ldy #$0001	                LDY #FILEDESC.DEV               ; Get the device number from the file descriptor
.395130	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.395132	85 01		sta $0321	                STA BIOS_DEV
.395134	c2 20		rep #$20	                REP #$20        ; set A long
.395136	a0 06 00	ldy #$0006	                LDY #FILEDESC.CLUSTER           ; Get the file's current cluster
.395139	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.39513b	85 10		sta $0330	                STA DOS_CLUS_ID
.39513d	c8		iny		                INY
.39513e	c8		iny		                INY
.39513f	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.395141	85 12		sta $0332	                STA DOS_CLUS_ID+2
.395143	22 0d 48 39	jsl $39480d	                JSL NEXTCLUSTER                 ; Find the next cluster of the file
.395147	90 13		bcc $39515c	                BCC pass_failure                ; If not OK: pass the failure up the chaing
.395149	a0 0e 00	ldy #$000e	                LDY #FILEDESC.BUFFER            ; Get the pointer to the file's cluster buffer
.39514c	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.39514e	85 1c		sta $033c	                STA DOS_BUFF_PTR
.395150	c8		iny		                INY
.395151	c8		iny		                INY
.395152	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.395154	85 1e		sta $033e	                STA DOS_BUFF_PTR+2
.395156	22 02 44 39	jsl $394402	                JSL DOS_GETCLUSTER              ; Get the cluster
.39515a	b0 03		bcs $39515f	                BCS ret_success                 ; If ok: return success
.39515c					pass_failure
.39515c	82 d3 03	brl $395532	                BRL IF_PASSFAILURE              ; Otherwise: bubble up the failure
.39515f	82 d7 03	brl $395539	ret_success     BRL IF_SUCCESS
.395162					IF_WRITE
.395162	da		phx		                PHX
.395163	5a		phy		                PHY
.395164	0b		phd		                PHD
.395165	8b		phb		                PHB
.395166	08		php		                PHP
.395167	48		pha		                PHA             ; begin setdbr macro
.395168	08		php		                PHP
.395169	e2 20		sep #$20	                SEP #$20        ; set A short
.39516b	a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.39516d	48		pha		                PHA
.39516e	ab		plb		                PLB
.39516f	28		plp		                PLP
.395170	68		pla		                PLA             ; end setdbr macro
.395171	48		pha		                PHA             ; begin setdp macro
.395172	08		php		                PHP
.395173	c2 20		rep #$20	                REP #$20        ; set A long
.395175	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.395178	5b		tcd		                TCD
.395179	28		plp		                PLP
.39517a	68		pla		                PLA             ; end setdp macro
.39517b	c2 10		rep #$10	                REP #$10        ; set X long
.39517d	e2 20		sep #$20	                SEP #$20        ; set A short
.39517f	a0 01 00	ldy #$0001	get_dev         LDY #FILEDESC.DEV               ; Get the device number from the file descriptor
.395182	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.395184	85 01		sta $0321	                STA BIOS_DEV
.395186	c2 20		rep #$20	                REP #$20        ; set A long
.395188	a0 0e 00	ldy #$000e	                LDY #FILEDESC.BUFFER            ; Get the pointer to the file's cluster buffer
.39518b	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.39518d	85 1c		sta $033c	                STA DOS_BUFF_PTR
.39518f	c8		iny		                INY
.395190	c8		iny		                INY
.395191	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.395193	85 1e		sta $033e	                STA DOS_BUFF_PTR+2
.395195	a0 06 00	ldy #$0006	                LDY #FILEDESC.CLUSTER           ; Get the file's current cluster
.395198	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.39519a	85 10		sta $0330	                STA DOS_CLUS_ID
.39519c	c8		iny		                INY
.39519d	c8		iny		                INY
.39519e	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.3951a0	85 12		sta $0332	                STA DOS_CLUS_ID+2
.3951a2	d0 1a		bne $3951be	                BNE rewrite_cluster             ; If the cluster ID <> 0, overwrite it
.3951a4	a5 10		lda $0330	                LDA DOS_CLUS_ID
.3951a6	d0 16		bne $3951be	                BNE rewrite_cluster
.3951a8	a0 0a 00	ldy #$000a	                LDY #FILEDESC.FIRST_CLUSTER     ; Get the file's first cluster
.3951ab	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.3951ad	85 10		sta $0330	                STA DOS_CLUS_ID
.3951af	c8		iny		                INY
.3951b0	c8		iny		                INY
.3951b1	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.3951b3	85 12		sta $0332	                STA DOS_CLUS_ID+2
.3951b5	22 01 4c 39	jsl $394c01	                JSL DOS_APPENDCLUS              ; Append the cluster
.3951b9	b0 0c		bcs $3951c7	                BCS ret_success                 ; If OK: return success
.3951bb	82 74 03	brl $395532	                BRL IF_PASSFAILURE              ; Otherwise: bubble up the failure
.3951be	22 3f 44 39	jsl $39443f	rewrite_cluster JSL DOS_PUTCLUSTER              ; Over-write the cluster
.3951c2	b0 03		bcs $3951c7	                BCS ret_success                 ; If ok: return success
.3951c4	82 6b 03	brl $395532	pass_failure    BRL IF_PASSFAILURE              ; Otherwise: bubble up the failure
.3951c7	82 6f 03	brl $395539	ret_success     BRL IF_SUCCESS
.3951ca					IF_DIROPEN
.3951ca	da		phx		                PHX
.3951cb	5a		phy		                PHY
.3951cc	0b		phd		                PHD
.3951cd	8b		phb		                PHB
.3951ce	08		php		                PHP
.3951cf	48		pha		                PHA             ; begin setdbr macro
.3951d0	08		php		                PHP
.3951d1	e2 20		sep #$20	                SEP #$20        ; set A short
.3951d3	a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.3951d5	48		pha		                PHA
.3951d6	ab		plb		                PLB
.3951d7	28		plp		                PLP
.3951d8	68		pla		                PLA             ; end setdbr macro
.3951d9	48		pha		                PHA             ; begin setdp macro
.3951da	08		php		                PHP
.3951db	c2 20		rep #$20	                REP #$20        ; set A long
.3951dd	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3951e0	5b		tcd		                TCD
.3951e1	28		plp		                PLP
.3951e2	68		pla		                PLA             ; end setdp macro
.3951e3	c2 30		rep #$30	                REP #$30        ; set A&X long
.3951e5	22 5c 4f 39	jsl $394f5c	                JSL DOS_COPYPATH            ; Copy the path from the file descriptor to the path buffer
.3951e9	22 50 45 39	jsl $394550	                JSL DOS_PARSE_PATH          ; Parse the path
.3951ed	22 e2 41 39	jsl $3941e2	                JSL DOS_MOUNT               ; Make sure we've mounted the SDC.
.3951f1	b0 03		bcs $3951f6	                BCS get_root_dir            ; If successful: get the root directory
.3951f3	82 3c 03	brl $395532	                BRL IF_PASSFAILURE          ; Otherwise: pass the error up the chain
.3951f6					get_root_dir
.3951f6	c2 30		rep #$30	                REP #$30        ; set A&X long
.3951f8	22 37 3f 39	jsl $393f37	                JSL DOS_DIROPEN
.3951fc	b0 03		bcs $395201	                BCS success
.3951fe	82 31 03	brl $395532	                BRL IF_PASSFAILURE
.395201	82 35 03	brl $395539	success         BRL IF_SUCCESS
.395204					IF_DIRNEXT
.395204	5c d1 3f 39	jmp $393fd1	                JML DOS_DIRNEXT
.395208					IF_DELETE
.395208	da		phx		                PHX
.395209	5a		phy		                PHY
.39520a	0b		phd		                PHD
.39520b	8b		phb		                PHB
.39520c	08		php		                PHP
.39520d	48		pha		                PHA             ; begin setdbr macro
.39520e	08		php		                PHP
.39520f	e2 20		sep #$20	                SEP #$20        ; set A short
.395211	a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.395213	48		pha		                PHA
.395214	ab		plb		                PLB
.395215	28		plp		                PLP
.395216	68		pla		                PLA             ; end setdbr macro
.395217	48		pha		                PHA             ; begin setdp macro
.395218	08		php		                PHP
.395219	c2 20		rep #$20	                REP #$20        ; set A long
.39521b	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.39521e	5b		tcd		                TCD
.39521f	28		plp		                PLP
.395220	68		pla		                PLA             ; end setdp macro
.395221	c2 30		rep #$30	                REP #$30        ; set A&X long
.395223	22 e8 45 39	jsl $3945e8	                JSL DOS_FINDFILE
.395227	b0 03		bcs $39522c	                BCS get_first_clus
.395229	82 06 03	brl $395532	                BRL IF_PASSFAILURE
.39522c					get_first_clus
.39522c	a0 1a 00	ldy #$001a	                LDY #DIRENTRY.CLUSTER_L
.39522f	b7 18		lda [$0338],y	                LDA [DOS_DIR_PTR],Y
.395231	85 10		sta $0330	                STA DOS_CLUS_ID
.395233	a0 14 00	ldy #$0014	                LDY #DIRENTRY.CLUSTER_H
.395236	b7 18		lda [$0338],y	                LDA [DOS_DIR_PTR],Y
.395238	85 12		sta $0332	                STA DOS_CLUS_ID+2
.39523a	a5 10		lda $0330	                LDA DOS_CLUS_ID
.39523c	8d 2a e0	sta $38e02a	                STA DOS_CURR_CLUS
.39523f	a5 12		lda $0332	                LDA DOS_CLUS_ID+2
.395241	8d 2c e0	sta $38e02c	                STA DOS_CURR_CLUS+2
.395244	22 0d 48 39	jsl $39480d	del_loop        JSL NEXTCLUSTER
.395248	90 2f		bcc $395279	                BCC del_one
.39524a	a5 10		lda $0330	                LDA DOS_CLUS_ID
.39524c	8d 2e e0	sta $38e02e	                STA DOS_NEXT_CLUS
.39524f	a5 12		lda $0332	                LDA DOS_CLUS_ID+2
.395251	8d 30 e0	sta $38e030	                STA DOS_NEXT_CLUS+2
.395254	ad 2a e0	lda $38e02a	                LDA DOS_CURR_CLUS
.395257	85 10		sta $0330	                STA DOS_CLUS_ID
.395259	ad 2c e0	lda $38e02c	                LDA DOS_CURR_CLUS+2
.39525c	85 12		sta $0332	                STA DOS_CLUS_ID+2
.39525e	22 bf 4b 39	jsl $394bbf	                JSL DELCLUSTER32
.395262	b0 03		bcs $395267	                BCS go_next
.395264	82 cb 02	brl $395532	                BRL IF_PASSFAILURE
.395267					go_next
.395267	ad 2e e0	lda $38e02e	                LDA DOS_NEXT_CLUS
.39526a	85 10		sta $0330	                STA DOS_CLUS_ID
.39526c	8d 2a e0	sta $38e02a	                STA DOS_CURR_CLUS
.39526f	ad 30 e0	lda $38e030	                LDA DOS_NEXT_CLUS+2
.395272	85 12		sta $0332	                STA DOS_CLUS_ID+2
.395274	8d 2c e0	sta $38e02c	                STA DOS_CURR_CLUS+2
.395277	80 cb		bra $395244	                BRA del_loop
.395279					del_one
.395279	ad 2a e0	lda $38e02a	                LDA DOS_CURR_CLUS
.39527c	85 10		sta $0330	                STA DOS_CLUS_ID
.39527e	ad 2c e0	lda $38e02c	                LDA DOS_CURR_CLUS+2
.395281	85 12		sta $0332	                STA DOS_CLUS_ID+2
.395283	22 16 4b 39	jsl $394b16	                JSL DELCLUSTER
.395287	b0 03		bcs $39528c	                BCS free_dir_entry
.395289	82 a6 02	brl $395532	                BRL IF_PASSFAILURE
.39528c					free_dir_entry
.39528c	e2 20		sep #$20	                SEP #$20        ; set A short
.39528e	a0 00 00	ldy #$0000	                LDY #DIRENTRY.SHORTNAME         ; Flag the directory entry as deleted
.395291	a9 e5		lda #$e5	                LDA #DOS_DIR_ENT_UNUSED
.395293	97 18		sta [$0338],y	                STA [DOS_DIR_PTR],Y
.395295	22 51 41 39	jsl $394151	                JSL DOS_DIRWRITE                ; Write the directory entry back
.395299	b0 03		bcs $39529e	                BCS ret_success
.39529b	82 94 02	brl $395532	                BRL IF_PASSFAILURE
.39529e	82 98 02	brl $395539	ret_success     BRL IF_SUCCESS
.3952a1					IF_DIRREAD
.3952a1	da		phx		                PHX
.3952a2	5a		phy		                PHY
.3952a3	0b		phd		                PHD
.3952a4	8b		phb		                PHB
.3952a5	08		php		                PHP
.3952a6	48		pha		                PHA             ; begin setdbr macro
.3952a7	08		php		                PHP
.3952a8	e2 20		sep #$20	                SEP #$20        ; set A short
.3952aa	a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.3952ac	48		pha		                PHA
.3952ad	ab		plb		                PLB
.3952ae	28		plp		                PLP
.3952af	68		pla		                PLA             ; end setdbr macro
.3952b0	48		pha		                PHA             ; begin setdp macro
.3952b1	08		php		                PHP
.3952b2	c2 20		rep #$20	                REP #$20        ; set A long
.3952b4	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3952b7	5b		tcd		                TCD
.3952b8	28		plp		                PLP
.3952b9	68		pla		                PLA             ; end setdp macro
.3952ba	c2 30		rep #$30	                REP #$30        ; set A&X long
.3952bc	22 e8 45 39	jsl $3945e8	                JSL DOS_FINDFILE
.3952c0	b0 03		bcs $3952c5	                BCS success
.3952c2	82 69 02	brl $39552e	                BRL IF_FAILURE
.3952c5	82 71 02	brl $395539	success         BRL IF_SUCCESS
.3952c8					IF_DIRWRITE
.3952c8	5c 51 41 39	jmp $394151	                JML DOS_DIRWRITE
.3952cc					IF_LOAD
.3952cc	da		phx		                PHX
.3952cd	5a		phy		                PHY
.3952ce	0b		phd		                PHD
.3952cf	8b		phb		                PHB
.3952d0	08		php		                PHP
.3952d1	48		pha		                PHA             ; begin setdbr macro
.3952d2	08		php		                PHP
.3952d3	e2 20		sep #$20	                SEP #$20        ; set A short
.3952d5	a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.3952d7	48		pha		                PHA
.3952d8	ab		plb		                PLB
.3952d9	28		plp		                PLP
.3952da	68		pla		                PLA             ; end setdbr macro
.3952db	48		pha		                PHA             ; begin setdp macro
.3952dc	08		php		                PHP
.3952dd	c2 20		rep #$20	                REP #$20        ; set A long
.3952df	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3952e2	5b		tcd		                TCD
.3952e3	28		plp		                PLP
.3952e4	68		pla		                PLA             ; end setdp macro
.3952e5	c2 30		rep #$30	                REP #$30        ; set A&X long
.3952e7	22 08 50 39	jsl $395008	                JSL IF_OPEN
.3952eb	b0 03		bcs $3952f0	                BCS setup                   ; If success: start setting things up
.3952ed	82 42 02	brl $395532	                BRL IF_PASSFAILURE          ; Otherwise: pass the failure up the chain
.3952f0					setup
.3952f0	c2 20		rep #$20	                REP #$20        ; set A long
.3952f2	a0 12 00	ldy #$0012	                LDY #FILEDESC.SIZE          ; Record the size of the file in DOS_FILE_SIZE
.3952f5	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.3952f7	85 2c		sta $034c	                STA DOS_FILE_SIZE
.3952f9	c8		iny		                INY
.3952fa	c8		iny		                INY
.3952fb	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.3952fd	85 2e		sta $034e	                STA DOS_FILE_SIZE+2
.3952ff	a0 0e 00	ldy #$000e	                LDY #FILEDESC.BUFFER        ; Set up the source pointer
.395302	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.395304	85 30		sta $0350	                STA DOS_SRC_PTR
.395306	c8		iny		                INY
.395307	c8		iny		                INY
.395308	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.39530a	85 32		sta $0352	                STA DOS_SRC_PTR+2
.39530c	a5 36		lda $0356	                LDA DOS_DST_PTR+2           ; Is there a destination address in RAM?
.39530e	c9 40 00	cmp #$0040	                CMP #$0040
.395311	b0 04		bcs $395317	                BGE load_by_type            ; No: try to load it by type
.395313	5c e1 53 39	jmp $3953e1	                JML IF_LOADRAW              ; Otherwise, load it to the supplied destination
.395317	a0 08 00	ldy #$0008	load_by_type    LDY #8                      ; Point to the first extension byte
.39531a	a2 00 00	ldx #$0000	                LDX #0                      ; and the first byte of the table
.39531d					type_loop
.39531d	e2 20		sep #$20	                SEP #$20        ; set A short
.39531f	bf 63 53 39	lda $395363,x	                LDA LOAD_TYPE_TABLE,X       ; Get 1st extension character of the entry
.395323	f0 37		beq $39535c	                BEQ no_match                ; If NULL... we didn't get a match
.395325	d9 3a e0	cmp $38e03a,y	                CMP DOS_SHORT_NAME,Y        ; Get the character of the extension
.395328	d0 28		bne $395352	                BNE next_entry              ; If they don't match, try the next entry
.39532a	bf 64 53 39	lda $395364,x	                LDA LOAD_TYPE_TABLE+1,X     ; Get 2nd extension character of the entry
.39532e	d9 3b e0	cmp $38e03b,y	                CMP DOS_SHORT_NAME+1,Y      ; Get the 2nd character of the extension
.395331	d0 1f		bne $395352	                BNE next_entry              ; If they don't match, try the next entry
.395333	bf 65 53 39	lda $395365,x	                LDA LOAD_TYPE_TABLE+2,X     ; Get 3rd extension character of the entry
.395337	d9 3c e0	cmp $38e03c,y	                CMP DOS_SHORT_NAME+2,Y      ; Get the 3rd character of the extension
.39533a	d0 16		bne $395352	                BNE next_entry              ; If they don't match, try the next entry
.39533c	c2 20		rep #$20	                REP #$20        ; set A long
.39533e	bf 66 53 39	lda $395366,x	                LDA LOAD_TYPE_TABLE+3,X     ; Get the low word of the address
.395342	85 28		sta $0348	                STA DOS_TEMP                ; Save it to the jump vector
.395344	e2 20		sep #$20	                SEP #$20        ; set A short
.395346	bf 68 53 39	lda $395368,x	                LDA LOAD_TYPE_TABLE+5,X     ; Get the high byte of the address
.39534a	85 2a		sta $034a	                STA DOS_TEMP+2              ; Save it to the jump vector
.39534c	a2 00 00	ldx #$0000	                LDX #0
.39534f	dc 48 03	jmp [$0348]	                JML [DOS_TEMP]              ; Jump to the loading routine
.395352					next_entry
.395352	c2 30		rep #$30	                REP #$30        ; set A&X long
.395354	8a		txa		                TXA
.395355	18		clc		                CLC
.395356	69 06 00	adc #$0006	                ADC #6
.395359	aa		tax		                TAX
.39535a	80 c1		bra $39531d	                BRA type_loop               ; And check it against the file
.39535c					no_match
.39535c	e2 20		sep #$20	                SEP #$20        ; set A short
.39535e	a9 11		lda #$11	                LDA #DOS_ERR_NOEXEC         ; Return an not-executable error
.395360	82 cb 01	brl $39552e	                BRL IF_FAILURE
>395363	50 47 58			LOAD_TYPE_TABLE .text "PGX"                 ; "PGX" --> IF_LOADPGX
>395366	6a 53				                .word <>IF_LOADPGX
>395368	39				                .byte `IF_LOADPGX
>395369	00				                .byte 0
.39536a					IF_LOADPGX
.39536a	c2 10		rep #$10	                REP #$10        ; set X long
.39536c	e2 20		sep #$20	                SEP #$20        ; set A short
.39536e	a0 00 00	ldy #$0000	                LDY #0
.395371	b7 30		lda [$0350],y	                LDA [DOS_SRC_PTR],Y                 ; Check for "PGX" signature
.395373	c9 50		cmp #$50	                CMP #'P'
.395375	d0 15		bne $39538c	                BNE fail_sig                        ; If not found, fail
.395377	c8		iny		                INY
.395378	b7 30		lda [$0350],y	                LDA [DOS_SRC_PTR],Y
.39537a	c9 47		cmp #$47	                CMP #'G'
.39537c	d0 0e		bne $39538c	                BNE fail_sig
.39537e	c8		iny		                INY
.39537f	b7 30		lda [$0350],y	                LDA [DOS_SRC_PTR],Y
.395381	c9 58		cmp #$58	                CMP #'X'
.395383	d0 07		bne $39538c	                BNE fail_sig
.395385	c8		iny		                INY                                 ; Check for CPU and version code ($01 for 65816)
.395386	b7 30		lda [$0350],y	                LDA [DOS_SRC_PTR],Y
.395388	c9 01		cmp #$01	                CMP #$01
.39538a	f0 06		beq $395392	                BEQ get_dest                        ; All passes: go to get the destination address
.39538c	a9 10		lda #$10	fail_sig        LDA #DOS_ERR_PGXSIG                 ; Fail with a PGXSIG error code
.39538e	22 2e 55 39	jsl $39552e	                JSL IF_FAILURE
.395392					get_dest
.395392	c2 20		rep #$20	                REP #$20        ; set A long
.395394	c8		iny		                INY
.395395	b7 30		lda [$0350],y	                LDA [DOS_SRC_PTR],Y                 ; Get low word of destination address
.395397	85 34		sta $0354	                STA DOS_DST_PTR                     ; And save it to the destination pointer
.395399	85 3c		sta $035c	                STA DOS_RUN_PTR                     ; And save it to the RUN pointer
.39539b	c8		iny		                INY
.39539c	c8		iny		                INY
.39539d	b7 30		lda [$0350],y	                LDA [DOS_SRC_PTR],Y                 ; Get high word of destination address
.39539f	85 36		sta $0356	                STA DOS_DST_PTR+2
.3953a1	85 3e		sta $035e	                STA DOS_RUN_PTR+2
.3953a3	c8		iny		                INY                                 ; Point to the first data byte
.3953a4	c8		iny		                INY
.3953a5					copy_loop
.3953a5	e2 20		sep #$20	                SEP #$20        ; set A short
.3953a7	b7 30		lda [$0350],y	                LDA [DOS_SRC_PTR],Y                 ; Read a byte from the file
.3953a9	87 34		sta [$0354]	                STA [DOS_DST_PTR]                   ; Write it to the destination
.3953ab	c2 20		rep #$20	                REP #$20        ; set A long
.3953ad	e6 34		inc $0354	                INC DOS_DST_PTR                     ; Move to the next destination location
.3953af	d0 02		bne $3953b3	                BNE dec_file_size
.3953b1	e6 34		inc $0354	                INC DOS_DST_PTR
.3953b3	38		sec		dec_file_size   SEC                                 ; Count down the number of bytes to read
.3953b4	a5 2c		lda $034c	                LDA DOS_FILE_SIZE
.3953b6	e9 01 00	sbc #$0001	                SBC #1
.3953b9	85 2c		sta $034c	                STA DOS_FILE_SIZE
.3953bb	a5 2e		lda $034e	                LDA DOS_FILE_SIZE+2
.3953bd	e9 00 00	sbc #$0000	                SBC #0
.3953c0	85 2e		sta $034e	                STA DOS_FILE_SIZE+2
.3953c2	a5 2c		lda $034c	                LDA DOS_FILE_SIZE                   ; Are we at the end of the file?
.3953c4	d0 04		bne $3953ca	                BNE next_byte
.3953c6	a5 2e		lda $034e	                LDA DOS_FILE_SIZE+2
.3953c8	f0 14		beq $3953de	                BEQ done                            ; Yes: we're done
.3953ca	c8		iny		next_byte       INY                                 ; Otherwise, move to the next source location
.3953cb	cc 0e e0	cpy $38e00e	                CPY CLUSTER_SIZE                    ; Are we at the end of the cluster?
.3953ce	d0 d5		bne $3953a5	                BNE copy_loop                       ; No: keep copying
.3953d0	22 0d 48 39	jsl $39480d	                JSL NEXTCLUSTER                     ; Yes: Load the next cluster
.3953d4	b0 03		bcs $3953d9	                BCS next_cluster
.3953d6	82 59 01	brl $395532	                BRL IF_PASSFAILURE                  ; If failed: pass that up the chain
.3953d9	a0 00 00	ldy #$0000	next_cluster    LDY #0                              ; Reset the source index
.3953dc	80 c7		bra $3953a5	                BRA copy_loop                       ; Go back to copying
.3953de	82 58 01	brl $395539	done            BRL IF_SUCCESS
.3953e1					IF_LOADRAW
.3953e1	c2 30		rep #$30	                REP #$30        ; set A&X long
.3953e3	a0 00 00	ldy #$0000	copy_cluster    LDY #0
.3953e6					copy_loop
.3953e6	e2 20		sep #$20	                SEP #$20        ; set A short
.3953e8	b7 30		lda [$0350],y	                LDA [DOS_SRC_PTR],Y         ; Copy byte from cluster to destination
.3953ea	97 34		sta [$0354],y	                STA [DOS_DST_PTR],Y
.3953ec	c2 20		rep #$20	                REP #$20        ; set A long
.3953ee	38		sec		                SEC                         ; Count down the number of bytes left
.3953ef	a5 2c		lda $034c	                LDA DOS_FILE_SIZE
.3953f1	e9 01 00	sbc #$0001	                SBC #1
.3953f4	85 2c		sta $034c	                STA DOS_FILE_SIZE
.3953f6	a5 2e		lda $034e	                LDA DOS_FILE_SIZE+2
.3953f8	e9 00 00	sbc #$0000	                SBC #0
.3953fb	85 2e		sta $034e	                STA DOS_FILE_SIZE+2
.3953fd	d0 04		bne $395403	                BNE continue
.3953ff	a5 2c		lda $034c	                LDA DOS_FILE_SIZE
.395401	f0 1b		beq $39541e	                BEQ close_file              ; If not: we're done
.395403	c8		iny		continue        INY
.395404	cc 0e e0	cpy $38e00e	                CPY CLUSTER_SIZE            ; Are we done with the cluster?
.395407	d0 dd		bne $3953e6	                BNE copy_loop               ; No: keep processing the bytes
.395409	18		clc		                CLC                         ; Advance the destination pointer to the next chunk of memory
.39540a	a5 34		lda $0354	                LDA DOS_DST_PTR
.39540c	6d 0e e0	adc $38e00e	                ADC CLUSTER_SIZE
.39540f	85 34		sta $0354	                STA DOS_DST_PTR
.395411	a5 36		lda $0356	                LDA DOS_DST_PTR+2
.395413	69 00 00	adc #$0000	                ADC #0
.395416	85 36		sta $0356	                STA DOS_DST_PTR+2
.395418	22 0e 51 39	jsl $39510e	                JSL IF_READ                 ; Yes: load the next cluster
.39541c	b0 c5		bcs $3953e3	                BCS copy_cluster            ; And start copying it
.39541e					close_file
.39541e	82 18 01	brl $395539	ret_success     BRL IF_SUCCESS
.395421					IF_NULLBUFFER
.395421	5a		phy		                PHY
.395422	8b		phb		                PHB
.395423	0b		phd		                PHD
.395424	08		php		                PHP
.395425	48		pha		                PHA             ; begin setdbr macro
.395426	08		php		                PHP
.395427	e2 20		sep #$20	                SEP #$20        ; set A short
.395429	a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.39542b	48		pha		                PHA
.39542c	ab		plb		                PLB
.39542d	28		plp		                PLP
.39542e	68		pla		                PLA             ; end setdbr macro
.39542f	48		pha		                PHA             ; begin setdp macro
.395430	08		php		                PHP
.395431	c2 20		rep #$20	                REP #$20        ; set A long
.395433	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.395436	5b		tcd		                TCD
.395437	28		plp		                PLP
.395438	68		pla		                PLA             ; end setdp macro
.395439	c2 30		rep #$30	                REP #$30        ; set A&X long
.39543b	a0 0e 00	ldy #$000e	                LDY #FILEDESC.BUFFER
.39543e	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.395440	85 28		sta $0348	                STA DOS_TEMP
.395442	c8		iny		                INY
.395443	c8		iny		                INY
.395444	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.395446	85 2a		sta $034a	                STA DOS_TEMP+2
.395448	a0 00 00	ldy #$0000	                LDY #0
.39544b	a9 00 00	lda #$0000	                LDA #0
.39544e	97 28		sta [$0348],y	loop            STA [DOS_TEMP],Y
.395450	c8		iny		                INY
.395451	c8		iny		                INY
.395452	cc 0e e0	cpy $38e00e	                CPY CLUSTER_SIZE
.395455	d0 f7		bne $39544e	                BNE loop
.395457	28		plp		                PLP
.395458	2b		pld		                PLD
.395459	ab		plb		                PLB
.39545a	7a		ply		                PLY
.39545b	6b		rtl		                RTL
.39545c					IF_COPY2BUFF
.39545c	5a		phy		                PHY
.39545d	8b		phb		                PHB
.39545e	0b		phd		                PHD
.39545f	08		php		                PHP
.395460	48		pha		                PHA             ; begin setdbr macro
.395461	08		php		                PHP
.395462	e2 20		sep #$20	                SEP #$20        ; set A short
.395464	a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.395466	48		pha		                PHA
.395467	ab		plb		                PLB
.395468	28		plp		                PLP
.395469	68		pla		                PLA             ; end setdbr macro
.39546a	48		pha		                PHA             ; begin setdp macro
.39546b	08		php		                PHP
.39546c	c2 20		rep #$20	                REP #$20        ; set A long
.39546e	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.395471	5b		tcd		                TCD
.395472	28		plp		                PLP
.395473	68		pla		                PLA             ; end setdp macro
.395474	c2 30		rep #$30	                REP #$30        ; set A&X long
.395476	a0 0e 00	ldy #$000e	                LDY #FILEDESC.BUFFER
.395479	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.39547b	85 28		sta $0348	                STA DOS_TEMP
.39547d	c8		iny		                INY
.39547e	c8		iny		                INY
.39547f	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.395481	85 2a		sta $034a	                STA DOS_TEMP+2
.395483	a0 00 00	ldy #$0000	                LDY #0
.395486					copy_loop
.395486	e2 20		sep #$20	                SEP #$20        ; set A short
.395488	a7 30		lda [$0350]	                LDA [DOS_SRC_PTR]           ; Copy a byte
.39548a	97 28		sta [$0348],y	                STA [DOS_TEMP],Y
.39548c	c2 20		rep #$20	                REP #$20        ; set A long
.39548e	c8		iny		                INY                         ; Count it
.39548f	cc 0e e0	cpy $38e00e	                CPY CLUSTER_SIZE            ; Have we reached the limit?
.395492	f0 14		beq $3954a8	                BEQ done                    ; Yes: we're done
.395494	a5 30		lda $0350	                LDA DOS_SRC_PTR             ; Check if we copied the last byte
.395496	c5 38		cmp $0358	                CMP DOS_END_PTR
.395498	d0 06		bne $3954a0	                BNE next_byte
.39549a	a5 32		lda $0352	                LDA DOS_SRC_PTR+2
.39549c	c5 3a		cmp $035a	                CMP DOS_END_PTR+2
.39549e	f0 08		beq $3954a8	                BEQ done                    ; Yes: we're done
.3954a0	e6 30		inc $0350	next_byte       INC DOS_SRC_PTR             ; No: advance the source pointer
.3954a2	d0 e2		bne $395486	                BNE copy_loop
.3954a4	e6 32		inc $0352	                INC DOS_SRC_PTR+2
.3954a6	80 de		bra $395486	                BRA copy_loop               ; And try this next byte
.3954a8	28		plp		done            PLP
.3954a9	2b		pld		                PLD
.3954aa	ab		plb		                PLB
.3954ab	7a		ply		                PLY
.3954ac	6b		rtl		                RTL
.3954ad					IF_SAVE
.3954ad	da		phx		                PHX
.3954ae	5a		phy		                PHY
.3954af	0b		phd		                PHD
.3954b0	8b		phb		                PHB
.3954b1	08		php		                PHP
.3954b2	48		pha		                PHA             ; begin setdbr macro
.3954b3	08		php		                PHP
.3954b4	e2 20		sep #$20	                SEP #$20        ; set A short
.3954b6	a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.3954b8	48		pha		                PHA
.3954b9	ab		plb		                PLB
.3954ba	28		plp		                PLP
.3954bb	68		pla		                PLA             ; end setdbr macro
.3954bc	48		pha		                PHA             ; begin setdp macro
.3954bd	08		php		                PHP
.3954be	c2 20		rep #$20	                REP #$20        ; set A long
.3954c0	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3954c3	5b		tcd		                TCD
.3954c4	28		plp		                PLP
.3954c5	68		pla		                PLA             ; end setdp macro
.3954c6	c2 30		rep #$30	                REP #$30        ; set A&X long
.3954c8	a0 12 00	ldy #$0012	                LDY #FILEDESC.SIZE      ; DOS_FD_PTR->SIZE := DOS_END_PTR - DOS_SRC_PTR
.3954cb	38		sec		                SEC
.3954cc	a5 38		lda $0358	                LDA DOS_END_PTR
.3954ce	e5 30		sbc $0350	                SBC DOS_SRC_PTR
.3954d0	97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.3954d2	c8		iny		                INY
.3954d3	c8		iny		                INY
.3954d4	a5 3a		lda $035a	                LDA DOS_END_PTR+2
.3954d6	e5 32		sbc $0352	                SBC DOS_SRC_PTR+2
.3954d8	97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.3954da	a0 12 00	ldy #$0012	                LDY #FILEDESC.SIZE      ; DOS_FD_PTR->SIZE++
.3954dd	18		clc		                CLC
.3954de	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.3954e0	69 01 00	adc #$0001	                ADC #1
.3954e3	97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.3954e5	90 09		bcc $3954f0	                BCC first_block
.3954e7	c8		iny		                INY
.3954e8	c8		iny		                INY
.3954e9	b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.3954eb	69 00 00	adc #$0000	                ADC #0
.3954ee	97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.3954f0	22 21 54 39	jsl $395421	first_block     JSL IF_NULLBUFFER       ; Fill FD buffer with NULL
.3954f4	22 5c 54 39	jsl $39545c	                JSL IF_COPY2BUFF        ; Copy first (at most) 512 bytes of data to FD buffer
.3954f8	22 9b 50 39	jsl $39509b	                JSL IF_CREATE           ; Create file.
.3954fc	b0 03		bcs $395501	                BCS check_for_end
.3954fe	82 31 00	brl $395532	                BRL IF_PASSFAILURE      ; If we couldn't create the file, pass the failure up
.395501	a5 30		lda $0350	check_for_end   LDA DOS_SRC_PTR         ; Check if we copied the last byte
.395503	c5 38		cmp $0358	                CMP DOS_END_PTR
.395505	d0 06		bne $39550d	                BNE next_block
.395507	a5 32		lda $0352	                LDA DOS_SRC_PTR+2
.395509	c5 3a		cmp $035a	                CMP DOS_END_PTR+2
.39550b	f0 1d		beq $39552a	                BEQ done                ; Yes: we're done
.39550d	22 21 54 39	jsl $395421	next_block      JSL IF_NULLBUFFER       ; Fill FD buffer with NULL
.395511	22 5c 54 39	jsl $39545c	                JSL IF_COPY2BUFF        ; Copy next (at most) 512 bytes of data to FD buffer
.395515	a0 06 00	ldy #$0006	                LDY #FILEDESC.CLUSTER   ; Make sure the CLUSTER is 0 to force an append
.395518	a9 00 00	lda #$0000	                LDA #0
.39551b	97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.39551d	c8		iny		                INY
.39551e	c8		iny		                INY
.39551f	97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.395521	22 62 51 39	jsl $395162	                JSL IF_WRITE            ; Append to the file
.395525	b0 da		bcs $395501	                BCS check_for_end       ; And try again
.395527	82 08 00	brl $395532	                BRL IF_PASSFAILURE      ; If we couldn't update the file, pass the failure up
.39552a	5c 39 55 39	jmp $395539	done            JML IF_SUCCESS
.39552e					IF_FAILURE
.39552e	e2 20		sep #$20	                SEP #$20        ; set A short
.395530	85 0e		sta $032e	                STA DOS_STATUS
.395532	28		plp		IF_PASSFAILURE  PLP
.395533	18		clc		                CLC
.395534	ab		plb		                PLB
.395535	2b		pld		                PLD
.395536	7a		ply		                PLY
.395537	fa		plx		                PLX
.395538	6b		rtl		                RTL
.395539					IF_SUCCESS
.395539	e2 20		sep #$20	                SEP #$20        ; set A short
.39553b	64 00		stz $0320	                STZ BIOS_STATUS
.39553d	64 0e		stz $032e	                STZ DOS_STATUS
.39553f	28		plp		                PLP
.395540	38		sec		                SEC
.395541	ab		plb		                PLB
.395542	2b		pld		                PLD
.395543	7a		ply		                PLY
.395544	fa		plx		                PLX
.395545	6b		rtl		                RTL
.395546					IF_RUN
.395546	da		phx		                PHX
.395547	5a		phy		                PHY
.395548	0b		phd		                PHD
.395549	8b		phb		                PHB
.39554a	08		php		                PHP
.39554b	48		pha		                PHA             ; begin setdbr macro
.39554c	08		php		                PHP
.39554d	e2 20		sep #$20	                SEP #$20        ; set A short
.39554f	a9 00		lda #$00	                LDA #0
.395551	48		pha		                PHA
.395552	ab		plb		                PLB
.395553	28		plp		                PLP
.395554	68		pla		                PLA             ; end setdbr macro
.395555	48		pha		                PHA             ; begin setdp macro
.395556	08		php		                PHP
.395557	c2 20		rep #$20	                REP #$20        ; set A long
.395559	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.39555c	5b		tcd		                TCD
.39555d	28		plp		                PLP
.39555e	68		pla		                PLA             ; end setdp macro
.39555f	e2 20		sep #$20	                SEP #$20        ; set A short
.395561	c2 10		rep #$10	                REP #$10        ; set X long
.395563	a9 00		lda #$00	                LDA #0                                  ; Zero out the file descriptor
.395565	a2 00 00	ldx #$0000	                LDX #0
.395568	9f 00 eb 37	sta $37eb00,x	clr_fd_loop     STA @l DOS_SPARE_FD,X
.39556c	e8		inx		                INX
.39556d	e0 1e 00	cpx #$001e	                CPX #SIZE(FILEDESC)
.395570	d0 f6		bne $395568	                BNE clr_fd_loop
.395572	c2 20		rep #$20	                REP #$20        ; set A long
.395574	a9 00 e9	lda #$e900	                LDA #<>DOS_SPARE_SECTOR                 ; Set the buffer for the file descriptor
.395577	8f 0e eb 37	sta $37eb0e	                STA @l DOS_SPARE_FD+FILEDESC.BUFFER
.39557b	a9 37 00	lda #$0037	                LDA #`DOS_SPARE_SECTOR
.39557e	8f 10 eb 37	sta $37eb10	                STA @l DOS_SPARE_FD+FILEDESC.BUFFER+2
.395582	a5 40		lda $0360	                LDA DOS_RUN_PARAM                        ; Set the path for the file descriptor
.395584	8f 02 eb 37	sta $37eb02	                STA @l DOS_SPARE_FD+FILEDESC.PATH
.395588	a5 42		lda $0362	                LDA DOS_RUN_PARAM+2
.39558a	8f 04 eb 37	sta $37eb04	                STA @l DOS_SPARE_FD+FILEDESC.PATH+2
.39558e	a9 00 00	lda #$0000	                LDA #0                                  ; Clear the run pointer
.395591	85 3c		sta $035c	                STA DOS_RUN_PTR                         ; This is used to check that we loaded an executable binary
.395593	85 3e		sta $035e	                STA DOS_RUN_PTR+2
.395595	a9 00 eb	lda #$eb00	                LDA #<>DOS_SPARE_FD
.395598	85 20		sta $0340	                STA DOS_FD_PTR
.39559a	a9 37 00	lda #$0037	                LDA #`DOS_SPARE_FD
.39559d	85 22		sta $0342	                STA DOS_FD_PTR+2
.39559f	a9 ff ff	lda #$ffff	                LDA #$FFFF                              ; We want to load to the address provided by the file
.3955a2	8f 54 03 00	sta $000354	                STA @l DOS_DST_PTR
.3955a6	8f 56 03 00	sta $000356	                STA @l DOS_DST_PTR+2
.3955aa	22 18 11 38	jsl $381118	                JSL F_LOAD                              ; Try to load the file
.3955ae	b0 14		bcs $3955c4	                BCS try_execute
.3955b0	82 7f ff	brl $395532	                BRL IF_PASSFAILURE                      ; On error: pass failure up the chain
.3955b3					chk_execute
.3955b3	c2 20		rep #$20	                REP #$20        ; set A long
.3955b5	a5 3c		lda $035c	                LDA DOS_RUN_PTR                         ; Check to see if we got a startup address back
.3955b7	d0 0b		bne $3955c4	                BNE try_execute                         ; If so: call it
.3955b9	a5 3e		lda $035e	                LDA DOS_RUN_PTR+2
.3955bb	d0 07		bne $3955c4	                BNE try_execute
.3955bd	e2 20		sep #$20	                SEP #$20        ; set A short
.3955bf	a9 11		lda #$11	                LDA #DOS_ERR_NOEXEC                     ; If not: return an error that it's not executable
.3955c1	82 6a ff	brl $39552e	                BRL IF_FAILURE
.3955c4					try_execute
.3955c4	e2 20		sep #$20	                SEP #$20        ; set A short
.3955c6	a9 5c		lda #$5c	                LDA #$5C                                ; Write a JML opcode
.3955c8	85 3b		sta $035b	                STA DOS_RUN_PTR-1
.3955ca	22 5b 03 00	jsl $00035b	                JSL DOS_RUN_PTR-1                       ; And call to it
.3955ce	82 68 ff	brl $395539	                BRL IF_SUCCESS                          ; Return success

;******  Return to file: src\kernel.asm


;******  Processing file: src\uart.asm

=$af13f8				UART1_BASE = $AF13F8        ; Base address for UART 1 (COM1)
=$af12f8				UART2_BASE = $AF12F8        ; Base address for UART 2 (COM2)
=$00					UART_TRHB = $00             ; Transmit/Receive Hold Buffer
=$00					UART_DLL = UART_TRHB        ; Divisor Latch Low Byte
=$01					UART_DLH = $01              ; Divisor Latch High Byte
=$01					UART_IER = UART_DLH         ; Interupt Enable Register
=$02					UART_FCR = $02              ; FIFO Control Register
=$02					UART_IIR = UART_FCR         ; Interupt Indentification Register
=$03					UART_LCR = $03              ; Line Control Register
=$04					UART_MCR = $04              ; Modem Control REgister
=$05					UART_LSR = $05              ; Line Status Register
=$06					UART_MSR = $06              ; Modem Status Register
=$07					UART_SR = $07               ; Scratch Register
=$20					UINT_LOW_POWER = $20        ; Enable Low Power Mode (16750)
=$10					UINT_SLEEP_MODE = $10       ; Enable Sleep Mode (16750)
=$08					UINT_MODEM_STATUS = $08     ; Enable Modem Status Interrupt
=$04					UINT_LINE_STATUS = $04      ; Enable Receiver Line Status Interupt
=$02					UINT_THR_EMPTY = $02        ; Enable Transmit Holding Register Empty interrupt
=$01					UINT_DATA_AVAIL = $01       ; Enable Recieve Data Available interupt
=$80					IIR_FIFO_ENABLED = $80      ; FIFO is enabled
=$40					IIR_FIFO_NONFUNC = $40      ; FIFO is not functioning
=$20					IIR_FIFO_64BYTE = $20       ; 64 byte FIFO enabled (16750)
=$00					IIR_MODEM_STATUS = $00      ; Modem Status Interrupt
=$02					IIR_THR_EMPTY = $02         ; Transmit Holding Register Empty Interrupt
=$04					IIR_DATA_AVAIL = $04        ; Data Available Interrupt
=$06					IIR_LINE_STATUS = $06       ; Line Status Interrupt
=$0c					IIR_TIMEOUT = $0C           ; Time-out Interrupt (16550 and later)
=$01					IIR_INTERRUPT_PENDING = $01 ; Interrupt Pending Flag
=$80					LCR_DLB = $80               ; Divisor Latch Access Bit
=$60					LCR_SBE = $60               ; Set Break Enable
=$00					LCR_PARITY_NONE = $00       ; Parity: None
=$08					LCR_PARITY_ODD = $08        ; Parity: Odd
=$18					LCR_PARITY_EVEN = $18       ; Parity: Even
=$28					LCR_PARITY_MARK = $28       ; Parity: Mark
=$38					LCR_PARITY_SPACE = $38      ; Parity: Space
=$00					LCR_STOPBIT_1 = $00         ; One Stop Bit
=$04					LCR_STOPBIT_2 = $04         ; 1.5 or 2 Stop Bits
=$00					LCR_DATABITS_5 = $00        ; Data Bits: 5
=$01					LCR_DATABITS_6 = $01        ; Data Bits: 6
=$02					LCR_DATABITS_7 = $02        ; Data Bits: 7
=$03					LCR_DATABITS_8 = $03        ; Data Bits: 8
=$80					LSR_ERR_RECIEVE = $80       ; Error in Received FIFO
=$40					LSR_XMIT_DONE = $40         ; All data has been transmitted
=$20					LSR_XMIT_EMPTY = $20        ; Empty transmit holding register
=$10					LSR_BREAK_INT = $10         ; Break interrupt
=$08					LSR_ERR_FRAME = $08         ; Framing error
=$04					LSR_ERR_PARITY = $04        ; Parity error
=$02					LSR_ERR_OVERRUN = $02       ; Overrun error
=$01					LSR_DATA_AVAIL = $01        ; Data is ready in the receive buffer
=384					UART_300 = 384              ; Code for 300 bps
=96					UART_1200 = 96              ; Code for 1200 bps
=48					UART_2400 = 48              ; Code for 2400 bps
=24					UART_4800 = 24              ; Code for 4800 bps
=12					UART_9600 = 12              ; Code for 9600 bps
=6					UART_19200 = 6              ; Code for 19200 bps
=3					UART_38400 = 3              ; Code for 28400 bps
=2					UART_57600 = 2              ; Code for 57600 bps
=1					UART_115200 = 1             ; Code for 115200 bps
.3955d1					UART_SELECT
.3955d1	08		php		            PHP
.3955d2	c2 20		rep #$20	                REP #$20        ; set A long
.3955d4	c9 02 00	cmp #$0002	            CMP #2
.3955d7	f0 07		beq $3955e0	            BEQ is_COM2
.3955d9	c2 20		rep #$20	                REP #$20        ; set A long
.3955db	a9 f8 13	lda #$13f8	            LDA #<>UART1_BASE
.3955de	80 05		bra $3955e5	            BRA setaddr
.3955e0					is_COM2
.3955e0	c2 20		rep #$20	                REP #$20        ; set A long
.3955e2	a9 f8 12	lda #$12f8	            LDA #<>UART2_BASE
.3955e5	8f 00 07 00	sta $000700	setaddr     STA @lCURRUART
.3955e9	e2 20		sep #$20	                SEP #$20        ; set A short
.3955eb	a9 af		lda #$af	            LDA #`UART1_BASE
.3955ed	8f 02 07 00	sta $000702	            STA @lCURRUART+2
.3955f1	28		plp		            PLP
.3955f2	6b		rtl		            RTL
.3955f3					UART_SETBPS
.3955f3	08		php		            PHP
.3955f4	0b		phd		            PHD
.3955f5	48		pha		                PHA             ; begin setdp macro
.3955f6	08		php		                PHP
.3955f7	c2 20		rep #$20	                REP #$20        ; set A long
.3955f9	a9 00 07	lda #$0700	                LDA #CURRUART         ; set DP to page 0
.3955fc	5b		tcd		                TCD
.3955fd	28		plp		                PLP
.3955fe	68		pla		                PLA             ; end setdp macro
.3955ff	c2 30		rep #$30	                REP #$30        ; set A&X long
.395601	48		pha		            PHA
.395602	e2 20		sep #$20	                SEP #$20        ; set A short
.395604	a0 03 00	ldy #$0003	            LDY #UART_LCR       ; Enable divisor latch
.395607	b7 00		lda [$0700],y	            LDA [CURRUART],Y
.395609	09 80		ora #$80	            ORA #LCR_DLB
.39560b	97 00		sta [$0700],y	            STA [CURRUART],Y
.39560d	c2 20		rep #$20	                REP #$20        ; set A long
.39560f	68		pla		            PLA
.395610	a0 00 00	ldy #$0000	            LDY #UART_DLL
.395613	97 00		sta [$0700],y	            STA [CURRUART],Y    ; Save the divisor to the UART
.395615	e2 20		sep #$20	                SEP #$20        ; set A short
.395617	a0 03 00	ldy #$0003	            LDY #UART_LCR       ; Disable divisor latch
.39561a	b7 00		lda [$0700],y	            LDA [CURRUART],Y
.39561c	49 80		eor #$80	            EOR #LCR_DLB
.39561e	97 00		sta [$0700],y	            STA [CURRUART],Y
.395620	2b		pld		            PLD
.395621	28		plp		            PLP
.395622	6b		rtl		            RTL
.395623					UART_SETLCR
.395623	08		php		            PHP
.395624	0b		phd		            PHD
.395625	48		pha		                PHA             ; begin setdp macro
.395626	08		php		                PHP
.395627	c2 20		rep #$20	                REP #$20        ; set A long
.395629	a9 00 07	lda #$0700	                LDA #CURRUART         ; set DP to page 0
.39562c	5b		tcd		                TCD
.39562d	28		plp		                PLP
.39562e	68		pla		                PLA             ; end setdp macro
.39562f	e2 20		sep #$20	                SEP #$20        ; set A short
.395631	c2 10		rep #$10	                REP #$10        ; set X long
.395633	29 7f		and #$7f	            AND #$7F            ; We don't want to alter divisor latch
.395635	a0 03 00	ldy #$0003	            LDY #UART_LCR
.395638	97 00		sta [$0700],y	            STA [CURRUART],Y
.39563a	2b		pld		            PLD
.39563b	28		plp		            PLP
.39563c	6b		rtl		            RTL
.39563d					UART_INIT
.39563d	08		php		            PHP
.39563e	0b		phd		            PHD
.39563f	c2 30		rep #$30	                REP #$30        ; set A&X long
.395641	48		pha		                PHA             ; begin setdp macro
.395642	08		php		                PHP
.395643	c2 20		rep #$20	                REP #$20        ; set A long
.395645	a9 00 07	lda #$0700	                LDA #CURRUART         ; set DP to page 0
.395648	5b		tcd		                TCD
.395649	28		plp		                PLP
.39564a	68		pla		                PLA             ; end setdp macro
.39564b	a9 01 00	lda #$0001	            LDA #UART_115200
.39564e	22 f3 55 39	jsl $3955f3	            JSL UART_SETBPS
.395652	e2 20		sep #$20	                SEP #$20        ; set A short
.395654	a9 03		lda #$03	            LDA #LCR_PARITY_NONE | LCR_STOPBIT_1 | LCR_DATABITS_8
.395656	22 23 56 39	jsl $395623	            JSL UART_SETLCR
.39565a	a9 e1		lda #$e1	            LDA #%11100001
.39565c	a0 02 00	ldy #$0002	            LDY #UART_FCR
.39565f	97 00		sta [$0700],y	            STA [CURRUART],Y
.395661	2b		pld		            PLD
.395662	28		plp		            PLP
.395663	6b		rtl		            RTL
.395664					UART_HASBYT
.395664	08		php		            PHP
.395665	0b		phd		            PHD
.395666	c2 30		rep #$30	                REP #$30        ; set A&X long
.395668	48		pha		                PHA             ; begin setdp macro
.395669	08		php		                PHP
.39566a	c2 20		rep #$20	                REP #$20        ; set A long
.39566c	a9 00 07	lda #$0700	                LDA #CURRUART         ; set DP to page 0
.39566f	5b		tcd		                TCD
.395670	28		plp		                PLP
.395671	68		pla		                PLA             ; end setdp macro
.395672	e2 20		sep #$20	                SEP #$20        ; set A short
.395674	a0 05 00	ldy #$0005	            LDY #UART_LSR           ; Check the receive FIFO
.395677	b7 00		lda [$0700],y	wait_putc   LDA [CURRUART],Y
.395679	29 01		and #$01	            AND #LSR_DATA_AVAIL
.39567b	d0 04		bne $395681	            BNE ret_true            ; If flag is set, return true
.39567d	2b		pld		ret_false   PLD                     ; Return false
.39567e	28		plp		            PLP
.39567f	18		clc		            CLC
.395680	6b		rtl		            RTL
.395681	2b		pld		ret_true    PLD                     ; Return true
.395682	28		plp		            PLP
.395683	38		sec		            SEC
.395684	6b		rtl		            RTL
.395685					UART_GETC
.395685	08		php		            PHP
.395686	0b		phd		            PHD
.395687	c2 30		rep #$30	                REP #$30        ; set A&X long
.395689	48		pha		                PHA             ; begin setdp macro
.39568a	08		php		                PHP
.39568b	c2 20		rep #$20	                REP #$20        ; set A long
.39568d	a9 00 07	lda #$0700	                LDA #CURRUART         ; set DP to page 0
.395690	5b		tcd		                TCD
.395691	28		plp		                PLP
.395692	68		pla		                PLA             ; end setdp macro
.395693	e2 20		sep #$20	                SEP #$20        ; set A short
.395695	a0 05 00	ldy #$0005	            LDY #UART_LSR           ; Check the receive FIFO
.395698	b7 00		lda [$0700],y	wait_getc   LDA [CURRUART],Y
.39569a	29 01		and #$01	            AND #LSR_DATA_AVAIL
.39569c	f0 fa		beq $395698	            BEQ wait_getc           ; If the flag is clear, wait
.39569e	a0 00 00	ldy #$0000	            LDY #UART_TRHB          ; Get the byte from the receive FIFO
.3956a1	b7 00		lda [$0700],y	            LDA [CURRUART],Y
.3956a3	2b		pld		            PLD
.3956a4	28		plp		            PLP
.3956a5	6b		rtl		            RTL
.3956a6					UART_PUTC
.3956a6	08		php		            PHP
.3956a7	0b		phd		            PHD
.3956a8	c2 30		rep #$30	                REP #$30        ; set A&X long
.3956aa	48		pha		                PHA             ; begin setdp macro
.3956ab	08		php		                PHP
.3956ac	c2 20		rep #$20	                REP #$20        ; set A long
.3956ae	a9 00 07	lda #$0700	                LDA #CURRUART         ; set DP to page 0
.3956b1	5b		tcd		                TCD
.3956b2	28		plp		                PLP
.3956b3	68		pla		                PLA             ; end setdp macro
.3956b4	e2 20		sep #$20	                SEP #$20        ; set A short
.3956b6	48		pha		            PHA                     ; Wait for the transmit FIFO to free up
.3956b7	a0 05 00	ldy #$0005	            LDY #UART_LSR
.3956ba	b7 00		lda [$0700],y	wait_putc   LDA [CURRUART],Y
.3956bc	29 20		and #$20	            AND #LSR_XMIT_EMPTY
.3956be	f0 fa		beq $3956ba	            BEQ wait_putc
.3956c0	68		pla		            PLA
.3956c1	a0 00 00	ldy #$0000	            LDY #UART_TRHB
.3956c4	97 00		sta [$0700],y	            STA [CURRUART],Y
.3956c6	2b		pld		            PLD
.3956c7	28		plp		            PLP
.3956c8	6b		rtl		            RTL
.3956c9					UART_PUTS
.3956c9	08		php		            PHP
.3956ca	e2 20		sep #$20	                SEP #$20        ; set A short
.3956cc	bd 00 00	lda $0000,x	put_loop    LDA #0,B,X
.3956cf	f0 07		beq $3956d8	            BEQ done
.3956d1	22 a6 56 39	jsl $3956a6	            JSL UART_PUTC
.3956d5	e8		inx		            INX
.3956d6	80 f4		bra $3956cc	            BRA put_loop
.3956d8	28		plp		done        PLP
.3956d9	6b		rtl		            RTL

;******  Return to file: src\kernel.asm


;******  Processing file: src\joystick.asm

.3956da					JOYSTICK_SET_NES_MODE
.3956da	e2 20		sep #$20	                SEP #$20        ; set A short
.3956dc	af 04 e8 af	lda $afe804	          LDA JOYSTICK_MODE
.3956e0	29 fb		and #$fb	          AND #~NES_SNES_JOY  ; 0 = NES (8 bit shift)
.3956e2	8f 04 e8 af	sta $afe804	          STA JOYSTICK_MODE
.3956e6	6b		rtl		          RTL
.3956e7					JOYSTICK_SET_SNES_MODE
.3956e7	e2 20		sep #$20	                SEP #$20        ; set A short
.3956e9	af 04 e8 af	lda $afe804	          LDA JOYSTICK_MODE
.3956ed	29 fb		and #$fb	          AND #~NES_SNES_JOY
.3956ef	09 04		ora #$04	          ORA #NES_SNES_JOY   ; 1 = SNES (12 Bit Shift)
.3956f1	8f 04 e8 af	sta $afe804	          STA JOYSTICK_MODE
.3956f5	6b		rtl		          RTL
.3956f6					JOYSTICK_ENABLE_NES_SNES_PORT0
.3956f6	e2 20		sep #$20	                SEP #$20        ; set A short
.3956f8	af 04 e8 af	lda $afe804	          LDA JOYSTICK_MODE
.3956fc	29 fe		and #$fe	          AND #~NES_SNES_EN0
.3956fe	09 01		ora #$01	          ORA #NES_SNES_EN0
.395700	8f 04 e8 af	sta $afe804	          STA JOYSTICK_MODE
.395704	6b		rtl		          RTL
.395705					JOYSTICK_ENABLE_NES_SNES_PORT1
.395705	e2 20		sep #$20	                SEP #$20        ; set A short
.395707	af 04 e8 af	lda $afe804	          LDA JOYSTICK_MODE
.39570b	29 fd		and #$fd	          AND #~NES_SNES_EN1
.39570d	09 02		ora #$02	          ORA #NES_SNES_EN1
.39570f	8f 04 e8 af	sta $afe804	          STA JOYSTICK_MODE
.395713	6b		rtl		          RTL
.395714					JOYSTICK_DISABLE_NES_SNES_PORT0
.395714	e2 20		sep #$20	                SEP #$20        ; set A short
.395716	af 04 e8 af	lda $afe804	          LDA JOYSTICK_MODE
.39571a	29 fe		and #$fe	          AND #~NES_SNES_EN0
.39571c	8f 04 e8 af	sta $afe804	          STA JOYSTICK_MODE
.395720	6b		rtl		          RTL
.395721					JOYSTICK_DISABLE_NES_SNES_PORT1
.395721	e2 20		sep #$20	                SEP #$20        ; set A short
.395723	af 04 e8 af	lda $afe804	          LDA JOYSTICK_MODE
.395727	29 fd		and #$fd	          AND #~NES_SNES_EN1
.395729	8f 04 e8 af	sta $afe804	          STA JOYSTICK_MODE
.39572d	6b		rtl		          RTL
.39572e					JOYSTICK_NES_SNES_TRIG_WITH_POLL
.39572e	e2 20		sep #$20	                SEP #$20        ; set A short
.395730	af 04 e8 af	lda $afe804	          LDA JOYSTICK_MODE
.395734	29 03		and #$03	          AND #(NES_SNES_EN0 | NES_SNES_EN1)
.395736	c9 00		cmp #$00	          CMP #$00
.395738	f0 14		beq $39574e	          BEQ END_OF_JOYSTICK_POLL
.39573a	af 04 e8 af	lda $afe804	          LDA JOYSTICK_MODE
.39573e	09 80		ora #$80	          ORA #NES_SNES_TRIG   ; Set to 1 (Will auto Clear)
.395740	8f 04 e8 af	sta $afe804	          STA JOYSTICK_MODE
.395744					JOYSTICK_POLLING_ISNOTOVER
.395744	af 04 e8 af	lda $afe804	          LDA JOYSTICK_MODE ;
.395748	29 40		and #$40	          AND #NES_SNES_DONE
.39574a	c9 40		cmp #$40	          CMP #NES_SNES_DONE
.39574c	d0 f6		bne $395744	          BNE JOYSTICK_POLLING_ISNOTOVER
.39574e					END_OF_JOYSTICK_POLL
.39574e	6b		rtl		          RTL

;******  Return to file: src\kernel.asm


;******  Processing file: src\sdc_library.asm

.39574f					SDC_TEST
.39574f	8b		phb		                PHB
.395750	0b		phd		                PHD
.395751	08		php		                PHP
.395752	48		pha		                PHA             ; begin setdbr macro
.395753	08		php		                PHP
.395754	e2 20		sep #$20	                SEP #$20        ; set A short
.395756	a9 00		lda #$00	                LDA #0
.395758	48		pha		                PHA
.395759	ab		plb		                PLB
.39575a	28		plp		                PLP
.39575b	68		pla		                PLA             ; end setdbr macro
.39575c	48		pha		                PHA             ; begin setdp macro
.39575d	08		php		                PHP
.39575e	c2 20		rep #$20	                REP #$20        ; set A long
.395760	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.395763	5b		tcd		                TCD
.395764	28		plp		                PLP
.395765	68		pla		                PLA             ; end setdp macro
.395766	e2 20		sep #$20	                SEP #$20        ; set A short
.395768	a9 f0		lda #$f0	                LDA #$F0                            ; Set white on black background
.39576a	8d 1e 00	sta $001e	                STA @w CURCOLOR
.39576d	22 a8 10 38	jsl $3810a8	                JSL CLRSCREEN
.395771	22 a0 10 38	jsl $3810a0	                JSL CSRHOME
.395775	22 b5 57 39	jsl $3957b5	                JSL SDC_INIT                        ; Attempt to initilize the SDC interface
.395779	b0 03		bcs $39577e	                BCS init_ok
.39577b	82 15 00	brl $395793	                BRL done
.39577e	a9 02		lda #$02	init_ok         LDA #BIOS_DEV_SD
.395780	85 01		sta $0321	                STA BIOS_DEV
.395782	22 e2 41 39	jsl $3941e2	                JSL DOS_MOUNT                       ; Attempt to mount the SDC
.395786	b0 03		bcs $39578b	                BCS mount_ok
.395788	82 08 00	brl $395793	                BRL done
.39578b	22 ca 51 39	jsl $3951ca	mount_ok        JSL IF_DIROPEN
.39578f	b0 02		bcs $395793	                BCS all_ok
.395791	80 00		bra $395793	                BRA done
.395793					all_ok
.395793	22 6c 10 38	jsl $38106c	done            JSL PRINTCR
.395797	28		plp		                PLP
.395798	2b		pld		                PLD
.395799	ab		plb		                PLB
.39579a	6b		rtl		                RTL
.39579b					SDC_WAITBUSY
.39579b	08		php		                PHP
.39579c	e2 20		sep #$20	                SEP #$20        ; set A short
.39579e	af 04 ea af	lda $afea04	wait_xact       LDA @l SDC_TRANS_STATUS_REG         ; Wait for the transaction to complete
.3957a2	29 01		and #$01	                AND #SDC_TRANS_BUSY
.3957a4	c9 01		cmp #$01	                CMP #SDC_TRANS_BUSY
.3957a6	f0 f6		beq $39579e	                BEQ wait_xact
.3957a8	28		plp		                PLP
.3957a9	6b		rtl		                RTL
.3957aa					SDC_RESET
.3957aa	08		php		                PHP
.3957ab	e2 20		sep #$20	                SEP #$20        ; set A short
.3957ad	a9 01		lda #$01	                LDA #1
.3957af	8f 01 ea af	sta $afea01	                STA @l SDC_CONTROL_REG
.3957b3	28		plp		                PLP
.3957b4	6b		rtl		                RTL
.3957b5	0b		phd		SDC_INIT        PHD
.3957b6	8b		phb		                PHB
.3957b7	08		php		                PHP
.3957b8	48		pha		                PHA             ; begin setdbr macro
.3957b9	08		php		                PHP
.3957ba	e2 20		sep #$20	                SEP #$20        ; set A short
.3957bc	a9 00		lda #$00	                LDA #0
.3957be	48		pha		                PHA
.3957bf	ab		plb		                PLB
.3957c0	28		plp		                PLP
.3957c1	68		pla		                PLA             ; end setdbr macro
.3957c2	48		pha		                PHA             ; begin setdp macro
.3957c3	08		php		                PHP
.3957c4	c2 20		rep #$20	                REP #$20        ; set A long
.3957c6	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3957c9	5b		tcd		                TCD
.3957ca	28		plp		                PLP
.3957cb	68		pla		                PLA             ; end setdp macro
.3957cc	e2 20		sep #$20	                SEP #$20        ; set A short
.3957ce	a9 01		lda #$01	                LDA #SDC_TRANS_INIT_SD
.3957d0	8f 02 ea af	sta $afea02	                STA @l SDC_TRANS_TYPE_REG           ; Set Init SD
.3957d4	a9 01		lda #$01	                LDA #SDC_TRANS_START                ; Set the transaction to start
.3957d6	8f 03 ea af	sta $afea03	                STA @l SDC_TRANS_CONTROL_REG
.3957da	22 9b 57 39	jsl $39579b	                JSL SDC_WAITBUSY                    ; Wait for initialization to complete
.3957de	af 05 ea af	lda $afea05	                LDA @l SDC_TRANS_ERROR_REG          ; Check for errors
.3957e2	d0 07		bne $3957eb	                BNE ret_error                       ; Is there one? Process the error
.3957e4	64 00		stz $0320	ret_success     STZ BIOS_STATUS
.3957e6	28		plp		                PLP
.3957e7	ab		plb		                PLB
.3957e8	2b		pld		                PLD
.3957e9	38		sec		                SEC
.3957ea	6b		rtl		                RTL
.3957eb	8d 06 03	sta $0306	ret_error       STA @w FDC_ST0
.3957ee	a9 8b		lda #$8b	                LDA #BIOS_ERR_NOTINIT
.3957f0	85 00		sta $0320	                STA BIOS_STATUS
.3957f2	28		plp		                PLP
.3957f3	ab		plb		                PLB
.3957f4	2b		pld		                PLD
.3957f5	18		clc		                CLC
.3957f6	6b		rtl		                RTL
.3957f7					SDC_GETBLOCK
.3957f7	0b		phd		                PHD
.3957f8	8b		phb		                PHB
.3957f9	08		php		                PHP
.3957fa	48		pha		                PHA             ; begin setdbr macro
.3957fb	08		php		                PHP
.3957fc	e2 20		sep #$20	                SEP #$20        ; set A short
.3957fe	a9 00		lda #$00	                LDA #0
.395800	48		pha		                PHA
.395801	ab		plb		                PLB
.395802	28		plp		                PLP
.395803	68		pla		                PLA             ; end setdbr macro
.395804	48		pha		                PHA             ; begin setdp macro
.395805	08		php		                PHP
.395806	c2 20		rep #$20	                REP #$20        ; set A long
.395808	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.39580b	5b		tcd		                TCD
.39580c	28		plp		                PLP
.39580d	68		pla		                PLA             ; end setdp macro
.39580e	e2 20		sep #$20	                SEP #$20        ; set A short
.395810	af 80 e8 af	lda $afe880	                LDA @l GABE_MSTR_CTRL               ; Turn on the SDC activity light
.395814	09 02		ora #$02	                ORA #GABE_CTRL_SDC_LED
.395816	8f 80 e8 af	sta $afe880	                STA @l GABE_MSTR_CTRL
.39581a	a9 00		lda #$00	                LDA #0
.39581c	8f 07 ea af	sta $afea07	                STA @l SDC_SD_ADDR_7_0_REG
.395820	a5 02		lda $0322	                LDA BIOS_LBA                        ; Set the LBA to read
.395822	0a		asl a		                ASL A
.395823	8f 08 ea af	sta $afea08	                STA @l SDC_SD_ADDR_15_8_REG
.395827	a5 03		lda $0323	                LDA BIOS_LBA+1
.395829	2a		rol a		                ROL A
.39582a	8f 09 ea af	sta $afea09	                STA @l SDC_SD_ADDR_23_16_REG
.39582e	a5 04		lda $0324	                LDA BIOS_LBA+2
.395830	2a		rol a		                ROL A
.395831	8f 0a ea af	sta $afea0a	                STA @l SDC_SD_ADDR_31_24_REG
.395835	a9 02		lda #$02	                LDA #SDC_TRANS_READ_BLK             ; Set the transaction to READ
.395837	8f 02 ea af	sta $afea02	                STA @l SDC_TRANS_TYPE_REG
.39583b	a9 01		lda #$01	                LDA #SDC_TRANS_START                ; Set the transaction to start
.39583d	8f 03 ea af	sta $afea03	                STA @l SDC_TRANS_CONTROL_REG
.395841	22 9b 57 39	jsl $39579b	                JSL SDC_WAITBUSY                    ; Wait for transaction to complete
.395845	af 05 ea af	lda $afea05	                LDA @l SDC_TRANS_ERROR_REG          ; Check for errors
.395849	d0 36		bne $395881	                BNE ret_error                       ; Is there one? Process the error
.39584b	e2 20		sep #$20	                SEP #$20        ; set A short
.39584d	af 13 ea af	lda $afea13	                LDA @l SDC_RX_FIFO_DATA_CNT_LO      ; Record the number of bytes read
.395851	85 0a		sta $032a	                STA BIOS_FIFO_COUNT
.395853	af 12 ea af	lda $afea12	                LDA @l SDC_RX_FIFO_DATA_CNT_HI
.395857	85 0b		sta $032b	                STA BIOS_FIFO_COUNT+1
.395859	c2 10		rep #$10	                REP #$10        ; set X long
.39585b	a0 00 00	ldy #$0000	                LDY #0
.39585e	af 10 ea af	lda $afea10	loop_rd         LDA @l SDC_RX_FIFO_DATA_REG         ; Get the byte...
.395862	97 06		sta [$0326],y	                STA [BIOS_BUFF_PTR],Y               ; Save it to the buffer
.395864	c8		iny		                INY                                 ; Advance to the next byte
.395865	c0 00 02	cpy #$0200	                CPY #512                            ; Have we read all the bytes?
.395868	d0 f4		bne $39585e	                BNE loop_rd                         ; No: keep reading
.39586a	af 05 ea af	lda $afea05	                LDA @l SDC_TRANS_ERROR_REG          ; Check for errors
.39586e	d0 11		bne $395881	                BNE ret_error                       ; Is there one? Process the error
.395870	64 00		stz $0320	ret_success     STZ BIOS_STATUS                     ; Return success
.395872	af 80 e8 af	lda $afe880	                LDA @l GABE_MSTR_CTRL               ; Turn off the SDC activity light
.395876	29 fd		and #$fd	                AND #~GABE_CTRL_SDC_LED
.395878	8f 80 e8 af	sta $afe880	                STA @l GABE_MSTR_CTRL
.39587c	28		plp		                PLP
.39587d	ab		plb		                PLB
.39587e	2b		pld		                PLD
.39587f	38		sec		                SEC
.395880	6b		rtl		                RTL
.395881	8d 06 03	sta $0306	ret_error       STA @w FDC_ST0
.395884	a9 82		lda #$82	                LDA #BIOS_ERR_READ
.395886	85 00		sta $0320	                STA BIOS_STATUS
.395888	af 80 e8 af	lda $afe880	                LDA @l GABE_MSTR_CTRL               ; Turn off the SDC activity light
.39588c	29 fd		and #$fd	                AND #~GABE_CTRL_SDC_LED
.39588e	8f 80 e8 af	sta $afe880	                STA @l GABE_MSTR_CTRL
.395892	28		plp		                PLP
.395893	ab		plb		                PLB
.395894	2b		pld		                PLD
.395895	18		clc		                CLC
.395896	6b		rtl		                RTL
.395897					SDC_PUTBLOCK
.395897	0b		phd		                PHD
.395898	8b		phb		                PHB
.395899	08		php		                PHP
.39589a	48		pha		                PHA             ; begin setdbr macro
.39589b	08		php		                PHP
.39589c	e2 20		sep #$20	                SEP #$20        ; set A short
.39589e	a9 00		lda #$00	                LDA #0
.3958a0	48		pha		                PHA
.3958a1	ab		plb		                PLB
.3958a2	28		plp		                PLP
.3958a3	68		pla		                PLA             ; end setdbr macro
.3958a4	48		pha		                PHA             ; begin setdp macro
.3958a5	08		php		                PHP
.3958a6	c2 20		rep #$20	                REP #$20        ; set A long
.3958a8	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3958ab	5b		tcd		                TCD
.3958ac	28		plp		                PLP
.3958ad	68		pla		                PLA             ; end setdp macro
.3958ae	e2 20		sep #$20	                SEP #$20        ; set A short
.3958b0	af 80 e8 af	lda $afe880	                LDA @l GABE_MSTR_CTRL               ; Turn on the SDC activity light
.3958b4	09 02		ora #$02	                ORA #GABE_CTRL_SDC_LED
.3958b6	8f 80 e8 af	sta $afe880	                STA @l GABE_MSTR_CTRL
.3958ba	c2 10		rep #$10	                REP #$10        ; set X long
.3958bc	a0 00 00	ldy #$0000	                LDY #0
.3958bf	b7 06		lda [$0326],y	loop_wr         LDA [BIOS_BUFF_PTR],Y               ; Get the byte...
.3958c1	8f 20 ea af	sta $afea20	                STA @l SDC_TX_FIFO_DATA_REG         ; Save it to the SDC
.3958c5	c8		iny		                INY                                 ; Advance to the next byte
.3958c6	c0 00 02	cpy #$0200	                CPY #512                            ; Have we read all the bytes?
.3958c9	d0 f4		bne $3958bf	                BNE loop_wr                         ; No: keep writing
.3958cb	a9 00		lda #$00	                LDA #0
.3958cd	8f 07 ea af	sta $afea07	                STA @l SDC_SD_ADDR_7_0_REG
.3958d1	a5 02		lda $0322	                LDA BIOS_LBA                        ; Set the LBA to write
.3958d3	0a		asl a		                ASL A
.3958d4	8f 08 ea af	sta $afea08	                STA @l SDC_SD_ADDR_15_8_REG
.3958d8	a5 03		lda $0323	                LDA BIOS_LBA+1
.3958da	2a		rol a		                ROL A
.3958db	8f 09 ea af	sta $afea09	                STA @l SDC_SD_ADDR_23_16_REG
.3958df	a5 04		lda $0324	                LDA BIOS_LBA+2
.3958e1	2a		rol a		                ROL A
.3958e2	8f 0a ea af	sta $afea0a	                STA @l SDC_SD_ADDR_31_24_REG
.3958e6	a9 03		lda #$03	                LDA #SDC_TRANS_WRITE_BLK            ; Set the transaction to WRITE
.3958e8	8f 02 ea af	sta $afea02	                STA @l SDC_TRANS_TYPE_REG
.3958ec	a9 01		lda #$01	                LDA #SDC_TRANS_START                ; Set the transaction to start
.3958ee	8f 03 ea af	sta $afea03	                STA @l SDC_TRANS_CONTROL_REG
.3958f2	22 9b 57 39	jsl $39579b	                JSL SDC_WAITBUSY                    ; Wait for transaction to complete
.3958f6	af 05 ea af	lda $afea05	                LDA @l SDC_TRANS_ERROR_REG          ; Check for errors
.3958fa	d0 11		bne $39590d	                BNE ret_error                       ; Is there one? Process the error
.3958fc	64 00		stz $0320	ret_success     STZ BIOS_STATUS                     ; Return success
.3958fe	af 80 e8 af	lda $afe880	                LDA @l GABE_MSTR_CTRL               ; Turn off the SDC activity light
.395902	29 fd		and #$fd	                AND #~GABE_CTRL_SDC_LED
.395904	8f 80 e8 af	sta $afe880	                STA @l GABE_MSTR_CTRL
.395908	28		plp		                PLP
.395909	ab		plb		                PLB
.39590a	2b		pld		                PLD
.39590b	38		sec		                SEC
.39590c	6b		rtl		                RTL
.39590d	8d 06 03	sta $0306	ret_error       STA @w FDC_ST0
.395910	a9 82		lda #$82	                LDA #BIOS_ERR_READ
.395912	85 00		sta $0320	                STA BIOS_STATUS
.395914	af 80 e8 af	lda $afe880	                LDA @l GABE_MSTR_CTRL               ; Turn off the SDC activity light
.395918	29 fd		and #$fd	                AND #~GABE_CTRL_SDC_LED
.39591a	8f 80 e8 af	sta $afe880	                STA @l GABE_MSTR_CTRL
.39591e	28		plp		                PLP
.39591f	ab		plb		                PLB
.395920	2b		pld		                PLD
.395921	18		clc		                CLC
.395922	6b		rtl		                RTL

;******  Return to file: src\kernel.asm


;******  Processing file: src\fdc_library.asm

=4295454				FDC_MOTOR_TIME = 4295454        ; Time to wait for the motor to come on: 300ms
=2147727				FDC_SEEK_TIME = 2147727         ; Time to wait for a seek to happen: 150ms
=1800					FDC_MOTOR_ON_TIME = 60 * 30     ; Time (in SOF interrupt counts) for the motor to stay on: ~30s?
=10					FDC_WAIT_TIME = 10              ; Time (in SOF interrupt counts) to allow for a waiting loop to continue
=13					BPB_SECPERCLUS12_OFF = 13       ; Offset to sectors per cluster in a FAT12 boot sector
=17					BPB_ROOT_MAX_ENTRY12_OFF = 17   ; Offset to the maximum number of entries in the root directory in FAT12 boot sector
=22					BPB_SECPERFAT12_OFF = 22        ; Offset to sectors per FAT on a FAT12 boot sector
.395923					FDC_TEST
.395923	8b		phb		                    PHB
.395924	0b		phd		                    PHD
.395925	08		php		                    PHP
.395926	48		pha		                PHA             ; begin setdbr macro
.395927	08		php		                PHP
.395928	e2 20		sep #$20	                SEP #$20        ; set A short
.39592a	a9 00		lda #$00	                LDA #0
.39592c	48		pha		                PHA
.39592d	ab		plb		                PLB
.39592e	28		plp		                PLP
.39592f	68		pla		                PLA             ; end setdbr macro
.395930	48		pha		                PHA             ; begin setdp macro
.395931	08		php		                PHP
.395932	c2 20		rep #$20	                REP #$20        ; set A long
.395934	a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.395937	5b		tcd		                TCD
.395938	28		plp		                PLP
.395939	68		pla		                PLA             ; end setdp macro
.39593a	e2 20		sep #$20	                SEP #$20        ; set A short
.39593c	a9 f0		lda #$f0	                    LDA #$F0
.39593e	8d 1e 00	sta $001e	                    STA @w CURCOLOR
.395941	22 b9 09 39	jsl $3909b9	                    JSL ICLRSCREEN
.395945	22 25 08 39	jsl $390825	                    JSL ICSRHOME
.395949	c2 30		rep #$30	                REP #$30        ; set A&X long
.39594b	22 f4 5b 39	jsl $395bf4	                    JSL FDC_Init
.39594f	b0 03		bcs $395954	                    BCS init_ok
.395951	82 2a 00	brl $39597e	                    BRL motor_off
.395954	22 e8 62 39	jsl $3962e8	init_ok             JSL FDC_CHK_MEDIA
.395958	90 03		bcc $39595d	                    BCC no_media
.39595a	82 03 00	brl $395960	                    BRL is_ok1
.39595d					no_media
.39595d	82 1e 00	brl $39597e	                    BRL motor_off
.395960	22 7f 61 39	jsl $39617f	is_ok1              JSL FDC_MOUNT
.395964	90 03		bcc $395969	                    BCC mount_err
.395966	82 03 00	brl $39596c	                    BRL is_ok2
.395969					mount_err
.395969	82 12 00	brl $39597e	                    BRL motor_off
.39596c					is_ok2
.39596c	e2 20		sep #$20	                SEP #$20        ; set A short
.39596e	a9 00		lda #$00	                    LDA #BIOS_DEV_FDC
.395970	8f 21 03 00	sta $000321	                    STA @l BIOS_DEV
.395974	c2 30		rep #$30	                REP #$30        ; set A&X long
.395976	22 92 49 39	jsl $394992	                    JSL DOS_FREECLUS12
.39597a	b0 02		bcs $39597e	                    BCS all_ok
.39597c	80 00		bra $39597e	                    BRA motor_off
.39597e					all_ok
.39597e	22 6c 10 38	jsl $38106c	motor_off           JSL PRINTCR
.395982	22 a0 5c 39	jsl $395ca0	                    JSL FDC_Motor_Off
.395986	28		plp		                    PLP
.395987	2b		pld		                    PLD
.395988	ab		plb		                    PLB
.395989	6b		rtl		                    RTL
.39598a					FDC_BRK_ON_ERR
.39598a	08		php		                    PHP
.39598b	e2 20		sep #$20	                SEP #$20        ; set A short
.39598d	af 06 03 00	lda $000306	                    LDA @l FDC_ST0
.395991	29 d0		and #$d0	                    AND #%11010000          ; Check only the error bits
.395993	f0 03		beq $395998	                    BEQ done
.395995	ea		nop		lock                NOP
.395996	80 fd		bra $395995	                    BRA lock
.395998	28		plp		done                PLP
.395999	6b		rtl		                    RTL
>39599a	40 46 3a 53 41 4d 50 4c		BOOT_FILE           .null "@F:SAMPLE.PGX Hello, world!"
>3959a2	45 2e 50 47 58 20 48 65 6c 6c 6f 2c 20 77 6f 72
>3959b2	6c 64 21 00
=$020000				TEST_LOCATION = $020000                     ; Location to try to load it
=$030000				TEST_BUFFER = $030000                       ; Temporary location for a cluster buffer
.3959b6					FDC_Check_RQM
.3959b6	0b		phd		                    PHD
.3959b7	08		php		                    PHP
.3959b8	48		pha		                PHA             ; begin setdp macro
.3959b9	08		php		                PHP
.3959ba	c2 20		rep #$20	                REP #$20        ; set A long
.3959bc	a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.3959bf	5b		tcd		                TCD
.3959c0	28		plp		                PLP
.3959c1	68		pla		                PLA             ; end setdp macro
.3959c2	e2 20		sep #$20	                SEP #$20        ; set A short
.3959c4	a9 0a		lda #$0a	                    LDA #FDC_WAIT_TIME      ; Set a time out for the loop
.3959c6	22 41 3e 39	jsl $393e41	                    JSL ISETTIMEOUT
.3959ca	a5 2c		lda $032c	loop                LDA @b BIOS_FLAGS       ; Check if there was a time out
.3959cc	30 12		bmi $3959e0	                    BMI time_out            ; If so: signal a time out
.3959ce	af f4 13 af	lda $af13f4	                    LDA @l SIO_FDC_MSR
.3959d2	89 80		bit #$80	                    BIT #FDC_MSR_RQM
.3959d4	f0 f4		beq $3959ca	                    BEQ loop
.3959d6	a9 00		lda #$00	                    LDA #0                  ; Clear the time out
.3959d8	22 41 3e 39	jsl $393e41	                    JSL ISETTIMEOUT
.3959dc	28		plp		                    PLP
.3959dd	2b		pld		                    PLD
.3959de	38		sec		                    SEC
.3959df	60		rts		                    RTS
.3959e0	28		plp		time_out            PLP
.3959e1	2b		pld		                    PLD
.3959e2	18		clc		                    CLC
.3959e3	60		rts		                    RTS
.3959e4					FDC_Check_DRV0_BSY
.3959e4	0b		phd		                    PHD
.3959e5	08		php		                    PHP
.3959e6	48		pha		                PHA             ; begin setdp macro
.3959e7	08		php		                PHP
.3959e8	c2 20		rep #$20	                REP #$20        ; set A long
.3959ea	a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.3959ed	5b		tcd		                TCD
.3959ee	28		plp		                PLP
.3959ef	68		pla		                PLA             ; end setdp macro
.3959f0	e2 20		sep #$20	                SEP #$20        ; set A short
.3959f2	a9 0a		lda #$0a	                    LDA #FDC_WAIT_TIME      ; Set a time out for the loop
.3959f4	22 41 3e 39	jsl $393e41	                    JSL ISETTIMEOUT
.3959f8	a5 2c		lda $032c	loop                LDA @b BIOS_FLAGS       ; Check if there was a time out
.3959fa	30 12		bmi $395a0e	                    BMI time_out            ; If so: signal a time out
.3959fc	af f4 13 af	lda $af13f4	                    LDA @l SIO_FDC_MSR
.395a00	89 01		bit #$01	                    BIT #FDC_MSR_DRV0BSY
.395a02	d0 f4		bne $3959f8	                    BNE loop
.395a04	a9 00		lda #$00	                    LDA #0                  ; Clear the time out
.395a06	22 41 3e 39	jsl $393e41	                    JSL ISETTIMEOUT
.395a0a	28		plp		                    PLP
.395a0b	2b		pld		                    PLD
.395a0c	38		sec		                    SEC
.395a0d	60		rts		                    RTS
.395a0e	28		plp		time_out            PLP
.395a0f	2b		pld		                    PLD
.395a10	18		clc		                    CLC
.395a11	60		rts		                    RTS
.395a12					FDC_Check_CMD_BSY
.395a12	0b		phd		                    PHD
.395a13	08		php		                    PHP
.395a14	48		pha		                PHA             ; begin setdp macro
.395a15	08		php		                PHP
.395a16	c2 20		rep #$20	                REP #$20        ; set A long
.395a18	a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.395a1b	5b		tcd		                TCD
.395a1c	28		plp		                PLP
.395a1d	68		pla		                PLA             ; end setdp macro
.395a1e	e2 20		sep #$20	                SEP #$20        ; set A short
.395a20	a9 0a		lda #$0a	                    LDA #FDC_WAIT_TIME      ; Set a time out for the loop
.395a22	22 41 3e 39	jsl $393e41	                    JSL ISETTIMEOUT
.395a26	a5 2c		lda $032c	loop                LDA @b BIOS_FLAGS       ; Check if there was a time out
.395a28	30 12		bmi $395a3c	                    BMI time_out            ; If so: signal a time out
.395a2a	af f4 13 af	lda $af13f4	                    LDA @l SIO_FDC_MSR
.395a2e	89 10		bit #$10	                    BIT #FDC_MSR_CMDBSY
.395a30	d0 f4		bne $395a26	                    BNE loop
.395a32	a9 00		lda #$00	                    LDA #0                  ; Clear the time out
.395a34	22 41 3e 39	jsl $393e41	                    JSL ISETTIMEOUT
.395a38	28		plp		                    PLP
.395a39	2b		pld		                    PLD
.395a3a	38		sec		                    SEC
.395a3b	60		rts		                    RTS
.395a3c	28		plp		time_out            PLP
.395a3d	2b		pld		                    PLD
.395a3e	18		clc		                    CLC
.395a3f	60		rts		                    RTS
.395a40					FDC_Can_Read_Data
.395a40	0b		phd		                    PHD
.395a41	08		php		                    PHP
.395a42	48		pha		                PHA             ; begin setdp macro
.395a43	08		php		                PHP
.395a44	c2 20		rep #$20	                REP #$20        ; set A long
.395a46	a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.395a49	5b		tcd		                TCD
.395a4a	28		plp		                PLP
.395a4b	68		pla		                PLA             ; end setdp macro
.395a4c	e2 20		sep #$20	                SEP #$20        ; set A short
.395a4e	a9 0a		lda #$0a	                    LDA #FDC_WAIT_TIME      ; Set a time out for the loop
.395a50	22 41 3e 39	jsl $393e41	                    JSL ISETTIMEOUT
.395a54	a5 2c		lda $032c	loop                LDA @b BIOS_FLAGS       ; Check if there was a time out
.395a56	30 14		bmi $395a6c	                    BMI time_out            ; If so: signal a time out
.395a58	af f4 13 af	lda $af13f4	                    LDA @l SIO_FDC_MSR
.395a5c	29 40		and #$40	                    AND #FDC_MSR_DIO
.395a5e	c9 40		cmp #$40	                    CMP #FDC_MSR_DIO
.395a60	d0 f2		bne $395a54	                    BNE loop
.395a62	a9 00		lda #$00	                    LDA #0                  ; Clear the time out
.395a64	22 41 3e 39	jsl $393e41	                    JSL ISETTIMEOUT
.395a68	28		plp		                    PLP
.395a69	2b		pld		                    PLD
.395a6a	38		sec		                    SEC
.395a6b	60		rts		                    RTS
.395a6c	28		plp		time_out            PLP
.395a6d	2b		pld		                    PLD
.395a6e	18		clc		                    CLC
.395a6f	60		rts		                    RTS
.395a70					FDC_CAN_WRITE
.395a70	0b		phd		                    PHD
.395a71	08		php		                    PHP
.395a72	48		pha		                PHA             ; begin setdp macro
.395a73	08		php		                PHP
.395a74	c2 20		rep #$20	                REP #$20        ; set A long
.395a76	a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.395a79	5b		tcd		                TCD
.395a7a	28		plp		                PLP
.395a7b	68		pla		                PLA             ; end setdp macro
.395a7c	e2 20		sep #$20	                SEP #$20        ; set A short
.395a7e	a9 0a		lda #$0a	                    LDA #FDC_WAIT_TIME      ; Set a time out for the loop
.395a80	22 41 3e 39	jsl $393e41	                    JSL ISETTIMEOUT
.395a84	a5 2c		lda $032c	loop                LDA @b BIOS_FLAGS       ; Check if there was a time out
.395a86	30 14		bmi $395a9c	                    BMI time_out            ; If so: signal a time out
.395a88	af f4 13 af	lda $af13f4	                    LDA @l SIO_FDC_MSR
.395a8c	29 c0		and #$c0	                    AND #FDC_MSR_RQM | FDC_MSR_DIO
.395a8e	c9 80		cmp #$80	                    CMP #FDC_MSR_RQM
.395a90	d0 f2		bne $395a84	                    BNE loop
.395a92	a9 00		lda #$00	                    LDA #0                  ; Clear the time out
.395a94	22 41 3e 39	jsl $393e41	                    JSL ISETTIMEOUT
.395a98	28		plp		                    PLP
.395a99	2b		pld		                    PLD
.395a9a	38		sec		                    SEC
.395a9b	60		rts		                    RTS
.395a9c	28		plp		time_out            PLP
.395a9d	2b		pld		                    PLD
.395a9e	18		clc		                    CLC
.395a9f	60		rts		                    RTS
.395aa0					FDC_DELAY_10MS
.395aa0	da		phx		                    PHX
.395aa1	08		php		                    PHP
.395aa2	c2 10		rep #$10	                REP #$10        ; set X long
.395aa4	a2 80 3e	ldx #$3e80	                    LDX #16000          ; Wait for around 10ms
.395aa7	ea		nop		loop                NOP                 ; Each iteration should take 9 cycles
.395aa8	ca		dex		                    DEX
.395aa9	e0 00 00	cpx #$0000	                    CPX #0
.395aac	d0 f9		bne $395aa7	                    BNE loop
.395aae	28		plp		                    PLP
.395aaf	fa		plx		                    PLX
.395ab0	6b		rtl		                    RTL
.395ab1					FDC_COMMAND
.395ab1	da		phx		                    PHX
.395ab2	8b		phb		                    PHB
.395ab3	0b		phd		                    PHD
.395ab4	08		php		                    PHP
.395ab5	48		pha		                PHA             ; begin setdbr macro
.395ab6	08		php		                PHP
.395ab7	e2 20		sep #$20	                SEP #$20        ; set A short
.395ab9	a9 00		lda #$00	                LDA #0
.395abb	48		pha		                PHA
.395abc	ab		plb		                PLB
.395abd	28		plp		                PLP
.395abe	68		pla		                PLA             ; end setdbr macro
.395abf	48		pha		                PHA             ; begin setdp macro
.395ac0	08		php		                PHP
.395ac1	c2 20		rep #$20	                REP #$20        ; set A long
.395ac3	a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.395ac6	5b		tcd		                TCD
.395ac7	28		plp		                PLP
.395ac8	68		pla		                PLA             ; end setdp macro
.395ac9	22 a0 5a 39	jsl $395aa0	                    JSL FDC_DELAY_10MS                      ; Wait around 10ms
.395acd	e2 30		sep #$30	                SEP #$30        ; set A&X short
.395acf	a2 00		ldx #$00	                    LDX #0
.395ad1	a9 00		lda #$00	                    LDA #0
.395ad3	9d 10 05	sta $0510,x	clr_results         STA FDC_RESULTS,X                       ; Clear the result buffer
.395ad6	e8		inx		                    INX
.395ad7	e0 10		cpx #$10	                    CPX #16
.395ad9	d0 f8		bne $395ad3	                    BNE clr_results
.395adb	af f4 13 af	lda $af13f4	                    LDA @l SIO_FDC_MSR                      ; Validate we can send a command
.395adf	29 c0		and #$c0	                    AND #FDC_MSR_RQM | FDC_MSR_DIO
.395ae1	c9 80		cmp #$80	                    CMP #FDC_MSR_RQM
.395ae3	f0 04		beq $395ae9	                    BEQ start_send                          ; If so, start sending
.395ae5	22 f4 5b 39	jsl $395bf4	fdc_reset           JSL FDC_INIT                            ; Reset the FDC
.395ae9					start_send
.395ae9	e2 10		sep #$10	                SEP #$10        ; set X short
.395aeb	a2 00		ldx #$00	                    LDX #0
.395aed	20 b6 59	jsr $3959b6	send_loop           JSR FDC_Check_RQM                       ; Wait until we can write
.395af0	b0 03		bcs $395af5	                    BCS send_param
.395af2	82 54 00	brl $395b49	                    BRL time_out                            ; If there was a timeout, flag the time out
.395af5	bd 00 05	lda $0500,x	send_param          LDA FDC_PARAMETERS,X                    ; Get the parameter/command byte to write
.395af8	8f f5 13 af	sta $af13f5	                    STA @l SIO_FDC_DTA                      ; Send it
.395afc	22 a0 5a 39	jsl $395aa0	                    JSL FDC_DELAY_10MS                      ; Wait around 10ms for things to settle
.395b00	e8		inx		                    INX                                     ; Advance to the next byte
.395b01	ec 30 05	cpx $0530	                    CPX FDC_PARAM_NUM
.395b04	d0 e7		bne $395aed	                    BNE send_loop                           ; Keep sending until we've sent them all
.395b06	ad 33 05	lda $0533	                    LDA FDC_EXPECT_DAT                      ; Check the data expectation byte
.395b09	f0 79		beq $395b84	                    BEQ result_phase                        ; If 0: we just want a result
.395b0b	10 35		bpl $395b42	                    BPL rd_data                             ; If >0: we want to read data
.395b0d					wr_data
.395b0d	af f4 13 af	lda $af13f4	wr_data_rdy         LDA @l SIO_FDC_MSR                      ; Wait for ready to write
.395b11	89 80		bit #$80	                    BIT #FDC_MSR_RQM
.395b13	f0 f8		beq $395b0d	                    BEQ wr_data_rdy
.395b15	89 20		bit #$20	                    BIT #FDC_MSR_NONDMA                     ; Check if in execution mode
.395b17	d0 03		bne $395b1c	                    BNE wr_data_phase                       ; If so: transfer the data
.395b19	82 68 00	brl $395b84	                    BRL result_phase                          ; If not: it's an error
.395b1c					wr_data_phase
.395b1c	c2 10		rep #$10	                REP #$10        ; set X long
.395b1e	a0 00 00	ldy #$0000	                    LDY #0
.395b21	a5 0b		lda $030b	wr_data_loop        LDA FDC_STATUS                          ; Check that the motor is still spinning
.395b23	10 03		bpl $395b28	                    BPL wr_chk_nondma
.395b25	82 21 00	brl $395b49	                    BRL time_out                            ; If not, raise an error
.395b28	af f4 13 af	lda $af13f4	wr_chk_nondma       LDA @l SIO_FDC_MSR                      ; Check to see if the FDC is in execution phase
.395b2c	89 20		bit #$20	                    BIT #FDC_MSR_NONDMA
.395b2e	f0 54		beq $395b84	                    BEQ result_phase                        ; If not: break out to result phase
.395b30	89 80		bit #$80	                    BIT #FDC_MSR_RQM                        ; Check if we can read data
.395b32	f0 ed		beq $395b21	                    BEQ wr_data_loop                        ; No: keep waiting
.395b34	b7 26		lda [$0326],y	                    LDA [BIOS_BUFF_PTR],Y                   ; Get the data byte
.395b36	8f f5 13 af	sta $af13f5	                    STA @l SIO_FDC_DTA                      ; And save it to the buffer
.395b3a	c8		iny		                    INY                                     ; Move to the next position
.395b3b	c0 00 02	cpy #$0200	                    CPY #512                                ; TODO: set this from the parameters?
.395b3e	d0 e1		bne $395b21	                    BNE wr_data_loop                        ; If not at the end, keep fetching
.395b40	80 42		bra $395b84	                    BRA result_phase                        ; ready for the result phase
.395b42	20 40 5a	jsr $395a40	rd_data             JSR FDC_Can_Read_Data
.395b45	a5 0b		lda $030b	rd_data_rdy         LDA FDC_STATUS                          ; Check that the motor is still spinning
.395b47	30 07		bmi $395b50	                    BMI chk_rd_rdy                          ; If so, check to see if the data is ready
.395b49					time_out
.395b49	e2 20		sep #$20	                SEP #$20        ; set A short
.395b4b	a9 8c		lda #$8c	                    LDA #BIOS_ERR_TIMEOUT                   ; Otherwise: throw a BIOS_ERR_TIMEOUT error
.395b4d	82 9c 00	brl $395bec	                    BRL pass_error
.395b50	af f4 13 af	lda $af13f4	chk_rd_rdy          LDA @l SIO_FDC_MSR                      ; Wait for data to be ready
.395b54	29 c0		and #$c0	                    AND #FDC_MSR_RQM | FDC_MSR_DIO
.395b56	c9 c0		cmp #$c0	                    CMP #FDC_MSR_RQM | FDC_MSR_DIO
.395b58	d0 eb		bne $395b45	                    BNE rd_data_rdy
.395b5a	af f4 13 af	lda $af13f4	                    LDA @l SIO_FDC_MSR                      ; Check to see if the FDC is in execution phase
.395b5e	89 20		bit #$20	                    BIT #FDC_MSR_NONDMA
.395b60	d0 03		bne $395b65	                    BNE rd_data_phase                       ; If so: transfer the data
.395b62	82 83 00	brl $395be8	                    BRL error                               ; If not: it's an error
.395b65					rd_data_phase
.395b65	c2 10		rep #$10	                REP #$10        ; set X long
.395b67	a0 00 00	ldy #$0000	                    LDY #0
.395b6a	a5 0b		lda $030b	rd_data_loop        LDA FDC_STATUS                          ; Check that the motor is still spinning
.395b6c	10 db		bpl $395b49	                    BPL time_out                            ; If not: throw a timeout error
.395b6e	af f4 13 af	lda $af13f4	                    LDA @l SIO_FDC_MSR                      ; Wait for the next byte to be ready
.395b72	29 c0		and #$c0	                    AND #FDC_MSR_RQM | FDC_MSR_DIO
.395b74	c9 c0		cmp #$c0	                    CMP #FDC_MSR_RQM | FDC_MSR_DIO
.395b76	d0 f2		bne $395b6a	                    BNE rd_data_loop
.395b78	af f5 13 af	lda $af13f5	                    LDA @l SIO_FDC_DTA                      ; Get the data byte
.395b7c	97 26		sta [$0326],y	                    STA [BIOS_BUFF_PTR],Y                   ; And save it to the buffer
.395b7e	c8		iny		                    INY                                     ; Move to the next position
.395b7f	c0 00 02	cpy #$0200	                    CPY #512                                ; TODO: set this from the parameters?
.395b82	d0 e6		bne $395b6a	                    BNE rd_data_loop                        ; If not at the end, keep fetching
.395b84	ad 32 05	lda $0532	result_phase        LDA FDC_RESULT_NUM                      ; If no results are expected...
.395b87	f0 34		beq $395bbd	                    BEQ chk_busy                            ; Then we're done
.395b89	e2 10		sep #$10	                SEP #$10        ; set X short
.395b8b	a2 00		ldx #$00	                    LDX #0
.395b8d	a9 0a		lda #$0a	                    LDA #FDC_WAIT_TIME                      ; Set the watchdog timer
.395b8f	22 41 3e 39	jsl $393e41	                    JSL ISETTIMEOUT
.395b93	20 40 5a	jsr $395a40	result_loop         JSR FDC_Can_Read_Data                   ; Wait until we can read
.395b96	90 b1		bcc $395b49	                    BCC time_out                            ; If there was a time out, raise an error
.395b98	af f5 13 af	lda $af13f5	                    LDA @l SIO_FDC_DTA                      ; Yes: get the data
.395b9c	20 40 5a	jsr $395a40	                    JSR FDC_Can_Read_Data                   ; Wait until we can read
.395b9f	90 a8		bcc $395b49	                    BCC time_out                            ; If there was a time out, raise an error
.395ba1	af f5 13 af	lda $af13f5	read_result         LDA @l SIO_FDC_DTA                      ; Yes: get the data
.395ba5	9d 10 05	sta $0510,x	                    STA FDC_RESULTS,X                       ; Save it to the result buffer
.395ba8	20 b6 59	jsr $3959b6	                    JSR FDC_Check_RQM
.395bab	90 9c		bcc $395b49	                    BCC time_out                            ; If there was a time out, flag the error
.395bad	af f4 13 af	lda $af13f4	rd_chk_1            LDA @l SIO_FDC_MSR
.395bb1	29 50		and #$50	                    AND #FDC_MSR_DIO | FDC_MSR_CMDBSY
.395bb3	c9 50		cmp #$50	                    CMP #FDC_MSR_DIO | FDC_MSR_CMDBSY
.395bb5	d0 06		bne $395bbd	                    BNE chk_busy
.395bb7	e8		inx		                    INX                                     ; Move to the next result positions
.395bb8	ec 32 05	cpx $0532	                    CPX FDC_RESULT_NUM
.395bbb	d0 e4		bne $395ba1	                    BNE read_result                         ; And keep looping until we've read all
.395bbd					chk_busy
.395bbd	c2 10		rep #$10	                REP #$10        ; set X long
.395bbf	a2 0a 00	ldx #$000a	                    LDX #10                                 ; Wait 10ms (I guess?)
.395bc2	22 56 13 39	jsl $391356	                    JSL ILOOP_MS
.395bc6	af f4 13 af	lda $af13f4	                    LDA @l SIO_FDC_MSR                      ; Check the command busy bit
.395bca	89 10		bit #$10	                    BIT #FDC_MSR_CMDBSY
.395bcc	f0 12		beq $395be0	                    BEQ done                                ; If not set: we're done
.395bce	20 40 5a	jsr $395a40	                    JSR FDC_Can_Read_Data                   ; Wait until we can read
.395bd1	b0 03		bcs $395bd6	                    BCS get_result_byte
.395bd3	82 73 ff	brl $395b49	                    BRL time_out                            ; If there was a time out, flag the error
.395bd6	af f5 13 af	lda $af13f5	get_result_byte     LDA @l SIO_FDC_DTA                      ; Read the data
.395bda	9d 10 05	sta $0510,x	                    STA FDC_RESULTS,X
.395bdd	e8		inx		                    INX
.395bde	80 dd		bra $395bbd	                    BRA chk_busy                            ; And keep checking
.395be0					done
.395be0	64 20		stz $0320	                    STZ BIOS_STATUS
.395be2	28		plp		                    PLP
.395be3	2b		pld		                    PLD
.395be4	ab		plb		                    PLB
.395be5	fa		plx		                    PLX
.395be6	38		sec		                    SEC
.395be7	6b		rtl		                    RTL
.395be8					error
.395be8	e2 20		sep #$20	                SEP #$20        ; set A short
.395bea	a9 85		lda #$85	                    LDA #BIOS_ERR_CMD
.395bec	85 20		sta $0320	pass_error          STA BIOS_STATUS
.395bee	28		plp		                    PLP
.395bef	2b		pld		                    PLD
.395bf0	ab		plb		                    PLB
.395bf1	fa		plx		                    PLX
.395bf2	18		clc		                    CLC
.395bf3	6b		rtl		                    RTL
.395bf4					FDC_Init
.395bf4	08		php		                    PHP
.395bf5	c2 10		rep #$10	                REP #$10        ; set X long
.395bf7	e2 20		sep #$20	                SEP #$20        ; set A short
.395bf9	a9 00		lda #$00	                    LDA #0
.395bfb	8f f2 13 af	sta $af13f2	                    STA @l SIO_FDC_DOR
.395bff	a2 e8 03	ldx #$03e8	                    LDX #1000                   ; Wait
.395c02	a0 00 00	ldy #$0000	                    LDY #0
.395c05	22 63 13 39	jsl $391363	                    JSL IDELAY
.395c09	a9 04		lda #$04	                    LDA #FDC_DOR_NRESET         ; Reset the FDC
.395c0b	8f f2 13 af	sta $af13f2	                    STA @l SIO_FDC_DOR
.395c0f	ea		nop		                    NOP
.395c10	ea		nop		                    NOP
.395c11	ea		nop		                    NOP
.395c12	ea		nop		                    NOP
.395c13	a9 00		lda #$00	                    LDA #$00                    ; Make sure the Speed and Compensation has been set
.395c15	8f f4 13 af	sta $af13f4	                    STA @l SIO_FDC_DSR
.395c19	a9 00		lda #$00	                    LDA #$00                    ; Precompensation set to 0
.395c1b	8f f7 13 af	sta $af13f7	                    STA @l SIO_FDC_CCR
.395c1f	a2 8f c5	ldx #$c58f	                    LDX #<>FDC_SEEK_TIME
.395c22	a0 20 00	ldy #$0020	                    LDY #`FDC_SEEK_TIME
.395c25	22 63 13 39	jsl $391363	                    JSL IDELAY
.395c29	22 00 5d 39	jsl $395d00	                    JSL FDC_Sense_Int_Status
.395c2d	90 21		bcc $395c50	                    BCC pass_failure
.395c2f	22 00 5d 39	jsl $395d00	                    JSL FDC_Sense_Int_Status
.395c33	90 1b		bcc $395c50	                    BCC pass_failure
.395c35	22 00 5d 39	jsl $395d00	                    JSL FDC_Sense_Int_Status
.395c39	90 15		bcc $395c50	                    BCC pass_failure
.395c3b	22 00 5d 39	jsl $395d00	                    JSL FDC_Sense_Int_Status
.395c3f	90 0f		bcc $395c50	                    BCC pass_failure
.395c41	22 c2 5d 39	jsl $395dc2	                    JSL FDC_Configure_Command
.395c45	90 09		bcc $395c50	                    BCC pass_failure
.395c47	22 69 5d 39	jsl $395d69	                    JSL FDC_Specify_Command
.395c4b	90 03		bcc $395c50	                    BCC pass_failure
.395c4d	28		plp		                    PLP
.395c4e	38		sec		                    SEC
.395c4f	6b		rtl		                    RTL
.395c50	28		plp		pass_failure        PLP
.395c51	18		clc		                    CLC
.395c52	6b		rtl		                    RTL
.395c53					FDC_MOTOR_NEEDED
.395c53	08		php		                    PHP
.395c54	c2 20		rep #$20	                REP #$20        ; set A long
.395c56	78		sei		                    SEI                         ; Turn off interrupts
.395c57	a9 08 07	lda #$0708	                    LDA #FDC_MOTOR_ON_TIME      ; Reset the FDC timeout clock
.395c5a	8f 4e e0 38	sta $38e04e	                    STA @l FDC_MOTOR_TIMER
.395c5e	e2 20		sep #$20	                SEP #$20        ; set A short
.395c60	af 4c 01 00	lda $00014c	                    LDA @l INT_MASK_REG0
.395c64	29 fe		and #$fe	                    AND #~FNX0_INT00_SOF        ; Enable the SOF interrupt
.395c66	8f 4c 01 00	sta $00014c	                    STA @l INT_MASK_REG0
.395c6a	28		plp		                    PLP
.395c6b	6b		rtl		                    RTL
.395c6c					FDC_Motor_On
.395c6c	08		php		                    PHP
.395c6d	22 53 5c 39	jsl $395c53	                    JSL FDC_MOTOR_NEEDED        ; Reset the spindle motor timeout clock
.395c71	e2 20		sep #$20	                SEP #$20        ; set A short
.395c73	af f2 13 af	lda $af13f2	                    LDA @l SIO_FDC_DOR          ; Check to see if the motor is already on
.395c77	89 10		bit #$10	                    BIT #FDC_DOR_MOT0
.395c79	d0 1f		bne $395c9a	                    BNE done                    ; If so: skip
.395c7b	a9 14		lda #$14	                    LDA #FDC_DOR_MOT0 | FDC_DOR_NRESET
.395c7d	8f f2 13 af	sta $af13f2	                    STA @l SIO_FDC_DOR
.395c81	20 b6 59	jsr $3959b6	                    JSR FDC_Check_RQM           ; Make sure we can leave knowing that everything set properly
.395c84	90 17		bcc $395c9d	                    BCC time_out
.395c86	a2 1e 8b	ldx #$8b1e	                    LDX #<>FDC_MOTOR_TIME       ; Wait a suitable time for the motor to spin up
.395c89	a0 41 00	ldy #$0041	                    LDY #`FDC_MOTOR_TIME
.395c8c	22 63 13 39	jsl $391363	                    JSL IDELAY
.395c90	af 0b 03 00	lda $00030b	                    LDA @l FDC_STATUS
.395c94	09 80		ora #$80	                    ORA #$80                    ; Flag that the motor should be on
.395c96	8f 0b 03 00	sta $00030b	                    STA @l FDC_STATUS
.395c9a	28		plp		done                PLP
.395c9b	38		sec		                    SEC
.395c9c	6b		rtl		                    RTL
.395c9d	28		plp		time_out            PLP                         ; Return a timeout error
.395c9e	18		clc		                    CLC
.395c9f	6b		rtl		                    RTL
.395ca0					FDC_Motor_Off
.395ca0	08		php		                    PHP
.395ca1	e2 20		sep #$20	                SEP #$20        ; set A short
.395ca3	a9 04		lda #$04	                    LDA #FDC_DOR_NRESET
.395ca5	8f f2 13 af	sta $af13f2	                    STA @L SIO_FDC_DOR
.395ca9	c2 20		rep #$20	                REP #$20        ; set A long
.395cab	78		sei		                    SEI                         ; Turn off interrupts
.395cac	a9 00 00	lda #$0000	                    LDA #0                      ; Set FDC motor timeout counter to 0 to disable it
.395caf	8f 4e e0 38	sta $38e04e	                    STA @l FDC_MOTOR_TIMER
.395cb3	e2 20		sep #$20	                SEP #$20        ; set A short
.395cb5	af 4c 01 00	lda $00014c	                    LDA @l INT_MASK_REG0
.395cb9	09 01		ora #$01	                    ORA #FNX0_INT00_SOF         ; Disable the SOF interrupt
.395cbb	8f 4c 01 00	sta $00014c	                    STA @l INT_MASK_REG0
.395cbf	af 0b 03 00	lda $00030b	                    LDA @l FDC_STATUS
.395cc3	29 7f		and #$7f	                    AND #$7F                    ; Flag that the motor should be off
.395cc5	8f 0b 03 00	sta $00030b	                    STA @l FDC_STATUS
.395cc9	28		plp		                    PLP
.395cca	6b		rtl		                    RTL
.395ccb					FDC_Recalibrate_Command
.395ccb	0b		phd		                    PHD
.395ccc	08		php		                    PHP
.395ccd	48		pha		                PHA             ; begin setdp macro
.395cce	08		php		                PHP
.395ccf	c2 20		rep #$20	                REP #$20        ; set A long
.395cd1	a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.395cd4	5b		tcd		                TCD
.395cd5	28		plp		                PLP
.395cd6	68		pla		                PLA             ; end setdp macro
.395cd7	22 53 5c 39	jsl $395c53	                    JSL FDC_MOTOR_NEEDED        ; Reset the spindle motor timeout clock
.395cdb	e2 20		sep #$20	                SEP #$20        ; set A short
.395cdd	a9 07		lda #$07	                    LDA #FDC_CMD_RECALIBRATE    ; RECALIBRATE Command
.395cdf	8d 00 05	sta $0500	                    STA FDC_PARAMETERS
.395ce2	a5 00		lda $0300	                    LDA FDC_DRIVE
.395ce4	8d 01 05	sta $0501	                    STA FDC_PARAMETERS+1
.395ce7	a9 02		lda #$02	                    LDA #2
.395ce9	8d 30 05	sta $0530	                    STA FDC_PARAM_NUM           ; 2 parameters
.395cec	9c 33 05	stz $0533	                    STZ FDC_EXPECT_DAT          ; 0 data
.395cef	9c 32 05	stz $0532	                    STZ FDC_RESULT_NUM          ; 0 results
.395cf2	22 b1 5a 39	jsl $395ab1	                    JSL FDC_COMMAND             ; Issue the command
.395cf6	90 04		bcc $395cfc	                    BCC pass_failure            ; If failure, pass the failure up
.395cf8	28		plp		                    PLP
.395cf9	2b		pld		                    PLD
.395cfa	38		sec		                    SEC
.395cfb	6b		rtl		                    RTL
.395cfc	28		plp		pass_failure        PLP
.395cfd	2b		pld		                    PLD
.395cfe	18		clc		                    CLC
.395cff	6b		rtl		                    RTL
.395d00					FDC_Sense_Int_Status
.395d00	8b		phb		                    PHB
.395d01	0b		phd		                    PHD
.395d02	08		php		                    PHP
.395d03	48		pha		                PHA             ; begin setdbr macro
.395d04	08		php		                PHP
.395d05	e2 20		sep #$20	                SEP #$20        ; set A short
.395d07	a9 00		lda #$00	                LDA #0
.395d09	48		pha		                PHA
.395d0a	ab		plb		                PLB
.395d0b	28		plp		                PLP
.395d0c	68		pla		                PLA             ; end setdbr macro
.395d0d	48		pha		                PHA             ; begin setdp macro
.395d0e	08		php		                PHP
.395d0f	c2 20		rep #$20	                REP #$20        ; set A long
.395d11	a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.395d14	5b		tcd		                TCD
.395d15	28		plp		                PLP
.395d16	68		pla		                PLA             ; end setdp macro
.395d17	c2 30		rep #$30	                REP #$30        ; set A&X long
.395d19	a2 0a 00	ldx #$000a	                    LDX #10                            ; Wait for 10ms
.395d1c	22 56 13 39	jsl $391356	                    JSL ILOOP_MS
.395d20	e2 20		sep #$20	                SEP #$20        ; set A short
.395d22	64 06		stz $0306	                    STZ FDC_ST0                         ; Clear ST0
.395d24	a9 ff		lda #$ff	                    LDA #$FF
.395d26	85 0a		sta $030a	                    STA FDC_PCN                         ; Set PCN to some obviously bad value
.395d28	20 12 5a	jsr $395a12	                    JSR FDC_Check_CMD_BSY               ; Check I can send a command
.395d2b	90 30		bcc $395d5d	                    BCC time_out                        ; If there was a time out, raise an error
.395d2d	20 b6 59	jsr $3959b6	                    JSR FDC_Check_RQM                   ; Check if I can transfer data
.395d30	90 2b		bcc $395d5d	                    BCC time_out                        ; If there was a time out, raise an error
.395d32	a9 08		lda #$08	                    LDA #FDC_CMD_SENSE_INTERRUPT
.395d34	8f f5 13 af	sta $af13f5	                    STA @l SIO_FDC_DTA
.395d38	20 40 5a	jsr $395a40	                    JSR FDC_Can_Read_Data
.395d3b	90 20		bcc $395d5d	                    BCC time_out                        ; If there was a time out, raise an error
.395d3d	20 b6 59	jsr $3959b6	                    JSR FDC_Check_RQM                   ; Check if I can transfer data
.395d40	90 1b		bcc $395d5d	                    BCC time_out                        ; If there was a time out, raise an error
.395d42	af f5 13 af	lda $af13f5	                    LDA @l SIO_FDC_DTA
.395d46	85 06		sta $0306	                    STA FDC_ST0                         ; --- ST0 ---
.395d48	20 b6 59	jsr $3959b6	                    JSR FDC_Check_RQM                   ; Check if I can transfer data
.395d4b	90 10		bcc $395d5d	                    BCC time_out                        ; If there was a time out, raise an error
.395d4d	af f5 13 af	lda $af13f5	                    LDA @l SIO_FDC_DTA
.395d51	85 0a		sta $030a	                    STA FDC_PCN                         ; --- Cylinder ---
.395d53	e2 20		sep #$20	                SEP #$20        ; set A short
.395d55	9c 20 03	stz $0320	                    STZ @w BIOS_STATUS
.395d58	28		plp		                    PLP
.395d59	2b		pld		                    PLD
.395d5a	ab		plb		                    PLB
.395d5b	38		sec		                    SEC
.395d5c	6b		rtl		                    RTL
.395d5d					time_out
.395d5d	e2 20		sep #$20	                SEP #$20        ; set A short
.395d5f	a9 8c		lda #$8c	                    LDA #BIOS_ERR_TIMEOUT               ; Return a time out error
.395d61	8d 20 03	sta $0320	                    STA @w BIOS_STATUS
.395d64	28		plp		                    PLP
.395d65	2b		pld		                    PLD
.395d66	ab		plb		                    PLB
.395d67	18		clc		                    CLC
.395d68	6b		rtl		                    RTL
.395d69					FDC_Specify_Command
.395d69	8b		phb		                    PHB
.395d6a	0b		phd		                    PHD
.395d6b	08		php		                    PHP
.395d6c	48		pha		                PHA             ; begin setdbr macro
.395d6d	08		php		                PHP
.395d6e	e2 20		sep #$20	                SEP #$20        ; set A short
.395d70	a9 00		lda #$00	                LDA #0
.395d72	48		pha		                PHA
.395d73	ab		plb		                PLB
.395d74	28		plp		                PLP
.395d75	68		pla		                PLA             ; end setdbr macro
.395d76	48		pha		                PHA             ; begin setdp macro
.395d77	08		php		                PHP
.395d78	c2 20		rep #$20	                REP #$20        ; set A long
.395d7a	a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.395d7d	5b		tcd		                TCD
.395d7e	28		plp		                PLP
.395d7f	68		pla		                PLA             ; end setdp macro
.395d80	c2 30		rep #$30	                REP #$30        ; set A&X long
.395d82	a2 0a 00	ldx #$000a	                    LDX #10                 ; Wait for 10ms
.395d85	22 56 13 39	jsl $391356	                    JSL ILOOP_MS
.395d89	e2 20		sep #$20	                SEP #$20        ; set A short
.395d8b	20 12 5a	jsr $395a12	                    JSR FDC_Check_CMD_BSY   ; Check I can send a command
.395d8e	90 26		bcc $395db6	                    BCC time_out            ; If there was a time out, raise an error
.395d90	20 b6 59	jsr $3959b6	                    JSR FDC_Check_RQM       ; Check if I can transfer data
.395d93	90 21		bcc $395db6	                    BCC time_out            ; If there was a time out, raise an error
.395d95	a9 03		lda #$03	                    LDA #FDC_CMD_SPECIFY    ; Specify Command
.395d97	8f f5 13 af	sta $af13f5	                    STA @l SIO_FDC_DTA
.395d9b	20 b6 59	jsr $3959b6	                    JSR FDC_Check_RQM       ; Check if I can transfer data
.395d9e	90 16		bcc $395db6	                    BCC time_out            ; If there was a time out, raise an error
.395da0	a9 cf		lda #$cf	                    LDA #$CF
.395da2	8f f5 13 af	sta $af13f5	                    STA @l SIO_FDC_DTA
.395da6	20 b6 59	jsr $3959b6	                    JSR FDC_Check_RQM       ; Check if I can transfer data
.395da9	90 0b		bcc $395db6	                    BCC time_out            ; If there was a time out, raise an error
.395dab	a9 01		lda #$01	                    LDA #$01                ; 1 = Non-DMA
.395dad	8f f5 13 af	sta $af13f5	                    STA @l SIO_FDC_DTA
.395db1	28		plp		                    PLP
.395db2	2b		pld		                    PLD
.395db3	ab		plb		                    PLB
.395db4	38		sec		                    SEC
.395db5	6b		rtl		                    RTL
.395db6					time_out
.395db6	e2 20		sep #$20	                SEP #$20        ; set A short
.395db8	a9 8c		lda #$8c	                    LDA #BIOS_ERR_TIMEOUT   ; Return a time out error
.395dba	8d 20 03	sta $0320	                    STA @w BIOS_STATUS
.395dbd	28		plp		                    PLP
.395dbe	2b		pld		                    PLD
.395dbf	ab		plb		                    PLB
.395dc0	18		clc		                    CLC
.395dc1	6b		rtl		                    RTL
.395dc2					FDC_Configure_Command
.395dc2	8b		phb		                    PHB
.395dc3	0b		phd		                    PHD
.395dc4	08		php		                    PHP
.395dc5	48		pha		                PHA             ; begin setdbr macro
.395dc6	08		php		                PHP
.395dc7	e2 20		sep #$20	                SEP #$20        ; set A short
.395dc9	a9 00		lda #$00	                LDA #0
.395dcb	48		pha		                PHA
.395dcc	ab		plb		                PLB
.395dcd	28		plp		                PLP
.395dce	68		pla		                PLA             ; end setdbr macro
.395dcf	48		pha		                PHA             ; begin setdp macro
.395dd0	08		php		                PHP
.395dd1	c2 20		rep #$20	                REP #$20        ; set A long
.395dd3	a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.395dd6	5b		tcd		                TCD
.395dd7	28		plp		                PLP
.395dd8	68		pla		                PLA             ; end setdp macro
.395dd9	c2 30		rep #$30	                REP #$30        ; set A&X long
.395ddb	a2 0a 00	ldx #$000a	                    LDX #10                 ; Wait for 10ms
.395dde	22 56 13 39	jsl $391356	                    JSL ILOOP_MS
.395de2	e2 20		sep #$20	                SEP #$20        ; set A short
.395de4	20 12 5a	jsr $395a12	                    JSR FDC_Check_CMD_BSY   ; Check I can send a command
.395de7	90 36		bcc $395e1f	                    BCC time_out            ; If there was a time out, raise an error
.395de9	20 b6 59	jsr $3959b6	                    JSR FDC_Check_RQM       ; Check if I can transfer data
.395dec	90 31		bcc $395e1f	                    BCC time_out            ; If there was a time out, raise an error
.395dee	a9 13		lda #$13	                    LDA #FDC_CMD_CONFIGURE  ; Specify Command
.395df0	8f f5 13 af	sta $af13f5	                    STA @l SIO_FDC_DTA
.395df4	20 b6 59	jsr $3959b6	                    JSR FDC_Check_RQM       ; Check if I can transfer data
.395df7	90 26		bcc $395e1f	                    BCC time_out            ; If there was a time out, raise an error
.395df9	a9 00		lda #$00	                    LDA #$00
.395dfb	8f f5 13 af	sta $af13f5	                    STA @l SIO_FDC_DTA
.395dff	20 b6 59	jsr $3959b6	                    JSR FDC_Check_RQM       ; Check if I can transfer data
.395e02	90 1b		bcc $395e1f	                    BCC time_out            ; If there was a time out, raise an error
.395e04	a9 44		lda #$44	                    LDA #$44                ; Implied Seek, FIFOTHR = 4 byte
.395e06	8f f5 13 af	sta $af13f5	                    STA @l SIO_FDC_DTA
.395e0a	20 b6 59	jsr $3959b6	                    JSR FDC_Check_RQM       ; Check if I can transfer data
.395e0d	90 10		bcc $395e1f	                    BCC time_out            ; If there was a time out, raise an error
.395e0f	a9 00		lda #$00	                    LDA #$00
.395e11	8f f5 13 af	sta $af13f5	                    STA @l SIO_FDC_DTA
.395e15	20 12 5a	jsr $395a12	                    JSR FDC_Check_CMD_BSY   ; Check I can send a command
.395e18	90 05		bcc $395e1f	                    BCC time_out            ; If there was a time out, raise an error
.395e1a	28		plp		                    PLP
.395e1b	2b		pld		                    PLD
.395e1c	ab		plb		                    PLB
.395e1d	38		sec		                    SEC
.395e1e	6b		rtl		                    RTL
.395e1f					time_out
.395e1f	e2 20		sep #$20	                SEP #$20        ; set A short
.395e21	a9 8c		lda #$8c	                    LDA #BIOS_ERR_TIMEOUT   ; Return a time out error
.395e23	8d 20 03	sta $0320	                    STA @w BIOS_STATUS
.395e26	28		plp		                    PLP
.395e27	2b		pld		                    PLD
.395e28	ab		plb		                    PLB
.395e29	18		clc		                    CLC
.395e2a	6b		rtl		                    RTL
.395e2b					FDC_Read_ID_Command
.395e2b	8b		phb		                    PHB
.395e2c	0b		phd		                    PHD
.395e2d	08		php		                    PHP
.395e2e	48		pha		                PHA             ; begin setdbr macro
.395e2f	08		php		                PHP
.395e30	e2 20		sep #$20	                SEP #$20        ; set A short
.395e32	a9 00		lda #$00	                LDA #0
.395e34	48		pha		                PHA
.395e35	ab		plb		                PLB
.395e36	28		plp		                PLP
.395e37	68		pla		                PLA             ; end setdbr macro
.395e38	48		pha		                PHA             ; begin setdp macro
.395e39	08		php		                PHP
.395e3a	c2 20		rep #$20	                REP #$20        ; set A long
.395e3c	a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.395e3f	5b		tcd		                TCD
.395e40	28		plp		                PLP
.395e41	68		pla		                PLA             ; end setdp macro
.395e42	e2 20		sep #$20	                SEP #$20        ; set A short
.395e44	a9 0a		lda #$0a	                    LDA #FDC_CMD_READ_ID                ; READID Command
.395e46	8d 00 05	sta $0500	                    STA FDC_PARAMETERS
.395e49	a9 01		lda #$01	                    LDA #1
.395e4b	8d 30 05	sta $0530	                    STA FDC_PARAM_NUM                   ; 4 parameter (the command)
.395e4e	9c 33 05	stz $0533	                    STZ FDC_EXPECT_DAT                  ; 0 data
.395e51	a9 07		lda #$07	                    LDA #7
.395e53	8d 32 05	sta $0532	                    STA FDC_RESULT_NUM                  ; 7 results
.395e56	22 b1 5a 39	jsl $395ab1	                    JSL FDC_COMMAND                     ; Issue the command
.395e5a	90 27		bcc $395e83	                    BCC pass_failure
.395e5c	ad 10 05	lda $0510	                    LDA FDC_RESULTS
.395e5f	85 06		sta $0306	                    STA FDC_ST0                         ; Get ST0
.395e61	ad 11 05	lda $0511	                    LDA FDC_RESULTS+1
.395e64	85 07		sta $0307	                    STA FDC_ST1                         ; Get ST1
.395e66	ad 12 05	lda $0512	                    LDA FDC_RESULTS+2
.395e69	85 08		sta $0308	                    STA FDC_ST2                         ; Get ST2
.395e6b	ad 13 05	lda $0513	                    LDA FDC_RESULTS+3
.395e6e	85 02		sta $0302	                    STA FDC_CYLINDER                    ; Get the cylinder
.395e70	ad 14 05	lda $0514	                    LDA FDC_RESULTS+4
.395e73	85 01		sta $0301	                    STA FDC_HEAD                        ; Get the head
.395e75	ad 15 05	lda $0515	                    LDA FDC_RESULTS+5
.395e78	85 0a		sta $030a	                    STA FDC_PCN                         ; Get the sector
.395e7a	ad 16 05	lda $0516	                    LDA FDC_RESULTS+6
.395e7d	85 04		sta $0304	                    STA FDC_SECTOR_SIZE                 ; Get the sector size code
.395e7f	28		plp		                    PLP
.395e80	2b		pld		                    PLD
.395e81	ab		plb		                    PLB
.395e82	6b		rtl		                    RTL
.395e83	28		plp		pass_failure        PLP
.395e84	2b		pld		                    PLD
.395e85	ab		plb		                    PLB
.395e86	18		clc		                    CLC
.395e87	6b		rtl		                    RTL
.395e88					FDC_DumpReg_Command
.395e88	0b		phd		                    PHD
.395e89	08		php		                    PHP
.395e8a	e2 20		sep #$20	                SEP #$20        ; set A short
.395e8c	a9 0e		lda #$0e	                    LDA #FDC_CMD_DUMPREG                ; DUMPREG Command
.395e8e	8d 00 05	sta $0500	                    STA FDC_PARAMETERS
.395e91	a9 01		lda #$01	                    LDA #1
.395e93	8d 30 05	sta $0530	                    STA FDC_PARAM_NUM                   ; 4 parameter (the command)
.395e96	9c 33 05	stz $0533	                    STZ FDC_EXPECT_DAT                  ; 0 data
.395e99	a9 0a		lda #$0a	                    LDA #10
.395e9b	8d 32 05	sta $0532	                    STA FDC_RESULT_NUM                  ; 10 results
.395e9e	22 b1 5a 39	jsl $395ab1	                    JSL FDC_COMMAND                     ; Issue the command
.395ea2	90 03		bcc $395ea7	                    BCC pass_failure
.395ea4	28		plp		                    PLP
.395ea5	2b		pld		                    PLD
.395ea6	6b		rtl		                    RTL
.395ea7	28		plp		pass_failure        PLP
.395ea8	2b		pld		                    PLD
.395ea9	18		clc		                    CLC
.395eaa	6b		rtl		                    RTL
.395eab					FDC_Seek_Track
.395eab	8b		phb		                    PHB
.395eac	0b		phd		                    PHD
.395ead	08		php		                    PHP
.395eae	48		pha		                PHA             ; begin setdbr macro
.395eaf	08		php		                PHP
.395eb0	e2 20		sep #$20	                SEP #$20        ; set A short
.395eb2	a9 00		lda #$00	                LDA #0
.395eb4	48		pha		                PHA
.395eb5	ab		plb		                PLB
.395eb6	28		plp		                PLP
.395eb7	68		pla		                PLA             ; end setdbr macro
.395eb8	48		pha		                PHA             ; begin setdp macro
.395eb9	08		php		                PHP
.395eba	c2 20		rep #$20	                REP #$20        ; set A long
.395ebc	a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.395ebf	5b		tcd		                TCD
.395ec0	28		plp		                PLP
.395ec1	68		pla		                PLA             ; end setdp macro
.395ec2	22 53 5c 39	jsl $395c53	                    JSL FDC_MOTOR_NEEDED                ; Reset the spindle motor timeout clock
.395ec6	e2 20		sep #$20	                SEP #$20        ; set A short
.395ec8	a9 0f		lda #$0f	                    LDA #FDC_CMD_SEEK                   ; Seek Command
.395eca	8d 00 05	sta $0500	                    STA FDC_PARAMETERS
.395ecd	a5 01		lda $0301	                    LDA FDC_HEAD                        ; Get the head
.395ecf	29 01		and #$01	                    AND #$01
.395ed1	0a		asl a		                    ASL A
.395ed2	0a		asl a		                    ASL A
.395ed3	05 00		ora $0300	                    ORA FDC_DRIVE                       ; And the drive number
.395ed5	8d 01 05	sta $0501	                    STA FDC_PARAMETERS+1
.395ed8	a5 02		lda $0302	                    LDA FDC_CYLINDER                    ; And the track
.395eda	8d 02 05	sta $0502	                    STA FDC_PARAMETERS+2
.395edd	a9 03		lda #$03	                    LDA #3
.395edf	8d 30 05	sta $0530	                    STA FDC_PARAM_NUM                   ; 3 parameter (the command)
.395ee2	9c 33 05	stz $0533	                    STZ FDC_EXPECT_DAT                  ; 0 data
.395ee5	9c 32 05	stz $0532	                    STZ FDC_RESULT_NUM                  ; 0 results
.395ee8	22 b1 5a 39	jsl $395ab1	                    JSL FDC_COMMAND                     ; Issue the command
.395eec	90 05		bcc $395ef3	                    BCC pass_failure
.395eee	28		plp		                    PLP
.395eef	2b		pld		                    PLD
.395ef0	ab		plb		                    PLB
.395ef1	38		sec		                    SEC
.395ef2	6b		rtl		                    RTL
.395ef3	28		plp		pass_failure        PLP
.395ef4	2b		pld		                    PLD
.395ef5	ab		plb		                    PLB
.395ef6	18		clc		                    CLC
.395ef7	6b		rtl		                    RTL
.395ef8					FDC_Read_Sector
.395ef8	8b		phb		                    PHB
.395ef9	0b		phd		                    PHD
.395efa	08		php		                    PHP
.395efb	48		pha		                PHA             ; begin setdbr macro
.395efc	08		php		                PHP
.395efd	e2 20		sep #$20	                SEP #$20        ; set A short
.395eff	a9 00		lda #$00	                LDA #0
.395f01	48		pha		                PHA
.395f02	ab		plb		                PLB
.395f03	28		plp		                PLP
.395f04	68		pla		                PLA             ; end setdbr macro
.395f05	48		pha		                PHA             ; begin setdp macro
.395f06	08		php		                PHP
.395f07	c2 20		rep #$20	                REP #$20        ; set A long
.395f09	a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.395f0c	5b		tcd		                TCD
.395f0d	28		plp		                PLP
.395f0e	68		pla		                PLA             ; end setdp macro
.395f0f	22 53 5c 39	jsl $395c53	                    JSL FDC_MOTOR_NEEDED                ; Reset the spindle motor timeout clock
.395f13	e2 20		sep #$20	                SEP #$20        ; set A short
.395f15	a9 06		lda #$06	                    LDA #FDC_CMD_READ_DATA              ; The READ_DATA command
.395f17	09 40		ora #$40	                    ORA #FDC_CMD_MFM                    ; Turn on MFM mode
.395f19	8d 00 05	sta $0500	                    STA FDC_PARAMETERS
.395f1c	a5 01		lda $0301	                    LDA FDC_HEAD                        ; Get the head
.395f1e	29 01		and #$01	                    AND #$01
.395f20	0a		asl a		                    ASL A
.395f21	0a		asl a		                    ASL A
.395f22	05 00		ora $0300	                    ORA FDC_DRIVE                       ; And the drive number
.395f24	8d 01 05	sta $0501	                    STA FDC_PARAMETERS+1
.395f27	a5 02		lda $0302	                    LDA FDC_CYLINDER                    ; Send the cylinder number
.395f29	8d 02 05	sta $0502	                    STA FDC_PARAMETERS+2
.395f2c	a5 01		lda $0301	                    LDA FDC_HEAD                        ; Send the head number
.395f2e	8d 03 05	sta $0503	                    STA FDC_PARAMETERS+3
.395f31	a5 03		lda $0303	                    LDA FDC_SECTOR                      ; Send the sector number
.395f33	8d 04 05	sta $0504	                    STA FDC_PARAMETERS+4
.395f36	a9 02		lda #$02	                    LDA #$02                            ; --- N ---- Sector Size (2 = 512Bytes)
.395f38	8d 05 05	sta $0505	                    STA FDC_PARAMETERS+5
.395f3b	a9 12		lda #$12	                    LDA #18                             ; --- EOT ---- End of Track
.395f3d	8d 06 05	sta $0506	                    STA FDC_PARAMETERS+6
.395f40	a9 1b		lda #$1b	                    LDA #$1B                            ; --- GPL ---- End of Track
.395f42	8d 07 05	sta $0507	                    STA FDC_PARAMETERS+7
.395f45	a9 ff		lda #$ff	                    LDA #$FF                            ; --- DTL ---- Special sector size
.395f47	8d 08 05	sta $0508	                    STA FDC_PARAMETERS+8
.395f4a	a9 09		lda #$09	                    LDA #9
.395f4c	8d 30 05	sta $0530	                    STA FDC_PARAM_NUM                   ; 9 parameter (the command)
.395f4f	a9 01		lda #$01	                    LDA #1
.395f51	8d 33 05	sta $0533	                    STA FDC_EXPECT_DAT                  ; Expect data
.395f54	a9 07		lda #$07	                    LDA #7
.395f56	8d 32 05	sta $0532	                    STA FDC_RESULT_NUM                  ; 7 results
.395f59	22 b1 5a 39	jsl $395ab1	command             JSL FDC_COMMAND                     ; Issue the command
.395f5d	08		php		                    PHP
.395f5e	ad 10 05	lda $0510	get_results         LDA FDC_RESULTS
.395f61	85 06		sta $0306	                    STA FDC_ST0                         ; --- ST0 ----
.395f63	ad 11 05	lda $0511	                    LDA FDC_RESULTS+1
.395f66	85 07		sta $0307	                    STA FDC_ST1                         ; --- ST1 ----
.395f68	ad 12 05	lda $0512	                    LDA FDC_RESULTS+2
.395f6b	85 08		sta $0308	                    STA FDC_ST2                         ; --- ST2 ----
.395f6d	ad 13 05	lda $0513	                    LDA FDC_RESULTS+3
.395f70	85 02		sta $0302	                    STA FDC_CYLINDER                    ; -- C ---
.395f72	ad 14 05	lda $0514	                    LDA FDC_RESULTS+4
.395f75	85 01		sta $0301	                    STA FDC_HEAD                        ; --- H ---
.395f77	ad 15 05	lda $0515	                    LDA FDC_RESULTS+5
.395f7a	85 0a		sta $030a	                    STA FDC_PCN                      ; --- R ---
.395f7c	ad 16 05	lda $0516	                    LDA FDC_RESULTS+6
.395f7f	85 04		sta $0304	                    STA FDC_SECTOR_SIZE                 ; --- N ---
.395f81	28		plp		                    PLP
.395f82	90 04		bcc $395f88	                    BCC pass_failure
.395f84	28		plp		done                PLP
.395f85	2b		pld		                    PLD
.395f86	ab		plb		                    PLB
.395f87	6b		rtl		                    RTL
.395f88	28		plp		pass_failure        PLP
.395f89	2b		pld		                    PLD
.395f8a	ab		plb		                    PLB
.395f8b	18		clc		                    CLC
.395f8c	6b		rtl		                    RTL
.395f8d					FDC_Write_Sector
.395f8d	8b		phb		                    PHB
.395f8e	0b		phd		                    PHD
.395f8f	08		php		                    PHP
.395f90	48		pha		                PHA             ; begin setdbr macro
.395f91	08		php		                PHP
.395f92	e2 20		sep #$20	                SEP #$20        ; set A short
.395f94	a9 00		lda #$00	                LDA #0
.395f96	48		pha		                PHA
.395f97	ab		plb		                PLB
.395f98	28		plp		                PLP
.395f99	68		pla		                PLA             ; end setdbr macro
.395f9a	48		pha		                PHA             ; begin setdp macro
.395f9b	08		php		                PHP
.395f9c	c2 20		rep #$20	                REP #$20        ; set A long
.395f9e	a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.395fa1	5b		tcd		                TCD
.395fa2	28		plp		                PLP
.395fa3	68		pla		                PLA             ; end setdp macro
.395fa4	e2 20		sep #$20	                SEP #$20        ; set A short
.395fa6	22 53 5c 39	jsl $395c53	                    JSL FDC_MOTOR_NEEDED                ; Reset the spindle motor timeout clock
.395faa	a9 05		lda #$05	                    LDA #FDC_CMD_WRITE_DATA             ; The WRITE_DATA command
.395fac	09 40		ora #$40	                    ORA #FDC_CMD_MFM                    ; Turn on MFM mode
.395fae	8d 00 05	sta $0500	                    STA FDC_PARAMETERS
.395fb1	a5 01		lda $0301	                    LDA FDC_HEAD                        ; Get the head
.395fb3	29 01		and #$01	                    AND #$01
.395fb5	0a		asl a		                    ASL A
.395fb6	0a		asl a		                    ASL A
.395fb7	05 00		ora $0300	                    ORA FDC_DRIVE                       ; And the drive number
.395fb9	8d 01 05	sta $0501	                    STA FDC_PARAMETERS+1
.395fbc	a5 02		lda $0302	                    LDA FDC_CYLINDER                    ; Send the cylinder number
.395fbe	8d 02 05	sta $0502	                    STA FDC_PARAMETERS+2
.395fc1	a5 01		lda $0301	                    LDA FDC_HEAD                        ; Send the head number
.395fc3	8d 03 05	sta $0503	                    STA FDC_PARAMETERS+3
.395fc6	a5 03		lda $0303	                    LDA FDC_SECTOR                      ; Send the sector number
.395fc8	8d 04 05	sta $0504	                    STA FDC_PARAMETERS+4
.395fcb	a9 02		lda #$02	                    LDA #$02                            ; --- N ---- Sector Size (2 = 512Bytes)
.395fcd	8d 05 05	sta $0505	                    STA FDC_PARAMETERS+5
.395fd0	a9 12		lda #$12	                    LDA #18                             ; --- EOT ---- End of Track
.395fd2	8d 06 05	sta $0506	                    STA FDC_PARAMETERS+6
.395fd5	a9 1b		lda #$1b	                    LDA #$1B                            ; --- GPL ---- End of Track
.395fd7	8d 07 05	sta $0507	                    STA FDC_PARAMETERS+7
.395fda	a9 ff		lda #$ff	                    LDA #$FF                            ; --- DTL ---- Special sector size
.395fdc	8d 08 05	sta $0508	                    STA FDC_PARAMETERS+8
.395fdf	a9 09		lda #$09	                    LDA #9
.395fe1	8d 30 05	sta $0530	                    STA FDC_PARAM_NUM                   ; 9 parameter (the command)
.395fe4	a9 ff		lda #$ff	                    LDA #$FF
.395fe6	8d 33 05	sta $0533	                    STA FDC_EXPECT_DAT                  ; Expect to write data
.395fe9	a9 07		lda #$07	                    LDA #7
.395feb	8d 32 05	sta $0532	                    STA FDC_RESULT_NUM                  ; 7 results
.395fee	22 b1 5a 39	jsl $395ab1	command             JSL FDC_COMMAND                     ; Issue the command
.395ff2	08		php		                    PHP
.395ff3	ad 10 05	lda $0510	get_results         LDA FDC_RESULTS
.395ff6	85 06		sta $0306	                    STA FDC_ST0                         ; --- ST0 ---
.395ff8	ad 11 05	lda $0511	                    LDA FDC_RESULTS+1
.395ffb	85 07		sta $0307	                    STA FDC_ST1                         ; --- ST1 ---
.395ffd	ad 12 05	lda $0512	                    LDA FDC_RESULTS+2
.396000	85 08		sta $0308	                    STA FDC_ST2                         ; --- ST2 ---
.396002	ad 13 05	lda $0513	                    LDA FDC_RESULTS+3
.396005	85 02		sta $0302	                    STA FDC_CYLINDER                    ; --- C ---
.396007	ad 14 05	lda $0514	                    LDA FDC_RESULTS+4
.39600a	85 01		sta $0301	                    STA FDC_HEAD                        ; --- H ---
.39600c	ad 15 05	lda $0515	                    LDA FDC_RESULTS+5
.39600f	85 0a		sta $030a	                    STA FDC_PCN                      ; --- R ---
.396011	ad 16 05	lda $0516	                    LDA FDC_RESULTS+6
.396014	85 04		sta $0304	                    STA FDC_SECTOR_SIZE                 ; --- N ---
.396016	28		plp		check_status        PLP
.396017	90 04		bcc $39601d	                    BCC pass_failure
.396019	28		plp		done                PLP
.39601a	2b		pld		                    PLD
.39601b	ab		plb		                    PLB
.39601c	6b		rtl		                    RTL
.39601d	28		plp		pass_failure        PLP
.39601e	2b		pld		                    PLD
.39601f	ab		plb		                    PLB
.396020	18		clc		                    CLC
.396021	6b		rtl		                    RTL
.396022					DIVIDE32
.396022	da		phx		                    PHX
.396023	5a		phy		                    PHY
.396024	0b		phd		                    PHD
.396025	08		php		                    PHP
.396026	48		pha		                PHA             ; begin setdp macro
.396027	08		php		                PHP
.396028	c2 20		rep #$20	                REP #$20        ; set A long
.39602a	a9 0c 03	lda #$030c	                LDA #DIVIDEND         ; set DP to page 0
.39602d	5b		tcd		                TCD
.39602e	28		plp		                PLP
.39602f	68		pla		                PLA             ; end setdp macro
.396030	c2 30		rep #$30	                REP #$30        ; set A&X long
.396032	64 08		stz $0314	                    STZ REMAINDER           ; Initialize the remainder
.396034	64 0a		stz $0316	                    STZ REMAINDER+2
.396036	a2 20 00	ldx #$0020	                    LDX #32                 ; Set the number of bits to process
.396039	06 00		asl $030c	loop                ASL DIVIDEND
.39603b	26 02		rol $030e	                    ROL DIVIDEND+2
.39603d	26 08		rol $0314	                    ROL REMAINDER
.39603f	26 0a		rol $0316	                    ROL REMAINDER+2
.396041	a5 08		lda $0314	                    LDA REMAINDER
.396043	38		sec		                    SEC
.396044	e5 04		sbc $0310	                    SBC DIVISOR
.396046	a8		tay		                    TAY
.396047	a5 0a		lda $0316	                    LDA REMAINDER+2
.396049	e5 06		sbc $0312	                    SBC DIVISOR+2
.39604b	90 06		bcc $396053	                    BCC skip
.39604d	85 0a		sta $0316	                    STA REMAINDER+2
.39604f	84 08		sty $0314	                    STY REMAINDER
.396051	e6 00		inc $030c	                    INC DIVIDEND
.396053	ca		dex		skip                DEX
.396054	d0 e3		bne $396039	                    BNE loop
.396056	28		plp		                    PLP
.396057	2b		pld		                    PLD
.396058	7a		ply		                    PLY
.396059	fa		plx		                    PLX
.39605a	60		rts		                    RTS
.39605b					LBA2CHS
.39605b	8b		phb		                    PHB
.39605c	0b		phd		                    PHD
.39605d	08		php		                    PHP
.39605e	48		pha		                PHA             ; begin setdbr macro
.39605f	08		php		                PHP
.396060	e2 20		sep #$20	                SEP #$20        ; set A short
.396062	a9 00		lda #$00	                LDA #0
.396064	48		pha		                PHA
.396065	ab		plb		                PLB
.396066	28		plp		                PLP
.396067	68		pla		                PLA             ; end setdbr macro
.396068	48		pha		                PHA             ; begin setdp macro
.396069	08		php		                PHP
.39606a	c2 20		rep #$20	                REP #$20        ; set A long
.39606c	a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.39606f	5b		tcd		                TCD
.396070	28		plp		                PLP
.396071	68		pla		                PLA             ; end setdp macro
.396072	c2 30		rep #$30	                REP #$30        ; set A&X long
.396074	a5 22		lda $0322	                    LDA BIOS_LBA
.396076	85 0c		sta $030c	                    STA DIVIDEND
.396078	a5 24		lda $0324	                    LDA BIOS_LBA+2
.39607a	85 0e		sta $030e	                    STA DIVIDEND+2
.39607c	a9 24 00	lda #$0024	                    LDA #36
.39607f	85 10		sta $0310	                    STA DIVISOR
.396081	64 12		stz $0312	                    STZ DIVISOR+2
.396083	20 22 60	jsr $396022	                    JSR DIVIDE32
.396086	e2 20		sep #$20	                SEP #$20        ; set A short
.396088	a5 0c		lda $030c	                    LDA DIVIDEND
.39608a	85 02		sta $0302	                    STA FDC_CYLINDER
.39608c	c2 20		rep #$20	                REP #$20        ; set A long
.39608e	a5 14		lda $0314	                    LDA REMAINDER
.396090	85 0c		sta $030c	                    STA DIVIDEND
.396092	a5 16		lda $0316	                    LDA REMAINDER+2
.396094	85 0e		sta $030e	                    STA DIVIDEND+2
.396096	a9 12 00	lda #$0012	                    LDA #18
.396099	85 10		sta $0310	                    STA DIVISOR
.39609b	64 12		stz $0312	                    STZ DIVISOR+2
.39609d	20 22 60	jsr $396022	                    JSR DIVIDE32
.3960a0	e2 20		sep #$20	                SEP #$20        ; set A short
.3960a2	a5 0c		lda $030c	                    LDA DIVIDEND
.3960a4	29 01		and #$01	                    AND #$01
.3960a6	85 01		sta $0301	                    STA FDC_HEAD
.3960a8	a5 14		lda $0314	                    LDA REMAINDER
.3960aa	1a		inc a		                    INC A
.3960ab	85 03		sta $0303	                    STA FDC_SECTOR
.3960ad	28		plp		                    PLP
.3960ae	2b		pld		                    PLD
.3960af	ab		plb		                    PLB
.3960b0	6b		rtl		                    RTL
.3960b1					FDC_GETBLOCK
.3960b1	8b		phb		                    PHB
.3960b2	0b		phd		                    PHD
.3960b3	08		php		                    PHP
.3960b4	48		pha		                PHA             ; begin setdbr macro
.3960b5	08		php		                PHP
.3960b6	e2 20		sep #$20	                SEP #$20        ; set A short
.3960b8	a9 00		lda #$00	                LDA #0
.3960ba	48		pha		                PHA
.3960bb	ab		plb		                PLB
.3960bc	28		plp		                PLP
.3960bd	68		pla		                PLA             ; end setdbr macro
.3960be	48		pha		                PHA             ; begin setdp macro
.3960bf	08		php		                PHP
.3960c0	c2 20		rep #$20	                REP #$20        ; set A long
.3960c2	a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.3960c5	5b		tcd		                TCD
.3960c6	28		plp		                PLP
.3960c7	68		pla		                PLA             ; end setdp macro
.3960c8	e2 20		sep #$20	                SEP #$20        ; set A short
.3960ca	a9 03		lda #$03	                    LDA #3                      ; We can retry 3 times
.3960cc	8d 34 05	sta $0534	                    STA FDC_CMD_RETRY
.3960cf	c2 30		rep #$30	                REP #$30        ; set A&X long
.3960d1	22 5b 60 39	jsl $39605b	                    JSL LBA2CHS                 ; Convert the LBA to CHS
.3960d5	e2 20		sep #$20	                SEP #$20        ; set A short
.3960d7	a5 03		lda $0303	                    LDA FDC_SECTOR              ; Just make sure the sector is ok
.3960d9	f0 29		beq $396104	                    BEQ read_failure
.3960db					try_read
.3960db	c2 20		rep #$20	                REP #$20        ; set A long
.3960dd	22 f8 5e 39	jsl $395ef8	                    JSL FDC_Read_Sector         ; Read the sector
.3960e1	90 14		bcc $3960f7	                    BCC retry
.3960e3	e2 20		sep #$20	                SEP #$20        ; set A short
.3960e5	a5 06		lda $0306	                    LDA FDC_ST0
.3960e7	29 d0		and #$d0	                    AND #%11010000              ; Check the error bits
.3960e9	d0 19		bne $396104	                    BNE read_failure
.3960eb					ret_success
.3960eb	e2 20		sep #$20	                SEP #$20        ; set A short
.3960ed	a9 00		lda #$00	                    LDA #0
.3960ef	8d 20 03	sta $0320	                    STA @w BIOS_STATUS
.3960f2	28		plp		                    PLP
.3960f3	2b		pld		                    PLD
.3960f4	ab		plb		                    PLB
.3960f5	38		sec		                    SEC
.3960f6	6b		rtl		                    RTL
.3960f7					retry
.3960f7	e2 20		sep #$20	                SEP #$20        ; set A short
.3960f9	ce 34 05	dec $0534	                    DEC FDC_CMD_RETRY           ; Decrement the retry counter
.3960fc	30 13		bmi $396111	                    BMI pass_failure            ; If it's gone negative, we should quit with an error
.3960fe	22 f4 5b 39	jsl $395bf4	                    JSL FDC_INIT                ; Otherwise, reinitialize the FDC
.396102	80 d7		bra $3960db	                    BRA try_read                ; And try the read again
.396104					read_failure
.396104	e2 20		sep #$20	                SEP #$20        ; set A short
.396106	a9 82		lda #$82	                    LDA #BIOS_ERR_READ
.396108	80 04		bra $39610e	                    BRA ret_failure
.39610a					seek_failure
.39610a	e2 20		sep #$20	                SEP #$20        ; set A short
.39610c	a9 84		lda #$84	                    LDA #BIOS_ERR_TRACK
.39610e	8d 20 03	sta $0320	ret_failure         STA @w BIOS_STATUS
.396111	28		plp		pass_failure        PLP
.396112	2b		pld		                    PLD
.396113	ab		plb		                    PLB
.396114	18		clc		                    CLC
.396115	6b		rtl		                    RTL
.396116					FDC_PUTBLOCK
.396116	8b		phb		                    PHB
.396117	0b		phd		                    PHD
.396118	08		php		                    PHP
.396119	48		pha		                PHA             ; begin setdbr macro
.39611a	08		php		                PHP
.39611b	e2 20		sep #$20	                SEP #$20        ; set A short
.39611d	a9 00		lda #$00	                LDA #0
.39611f	48		pha		                PHA
.396120	ab		plb		                PLB
.396121	28		plp		                PLP
.396122	68		pla		                PLA             ; end setdbr macro
.396123	48		pha		                PHA             ; begin setdp macro
.396124	08		php		                PHP
.396125	c2 20		rep #$20	                REP #$20        ; set A long
.396127	a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.39612a	5b		tcd		                TCD
.39612b	28		plp		                PLP
.39612c	68		pla		                PLA             ; end setdp macro
.39612d	e2 20		sep #$20	                SEP #$20        ; set A short
.39612f	a9 03		lda #$03	                    LDA #3                      ; Set the number of retries we're willing to do
.396131	8d 34 05	sta $0534	                    STA @w FDC_CMD_RETRY
.396134	c2 30		rep #$30	                REP #$30        ; set A&X long
.396136	22 5b 60 39	jsl $39605b	                    JSL LBA2CHS                 ; Convert the LBA to CHS
.39613a	22 8d 5f 39	jsl $395f8d	retry               JSL FDC_Write_Sector        ; Write the sector
.39613e	90 28		bcc $396168	                    BCC attempt_retry
.396140	e2 20		sep #$20	                SEP #$20        ; set A short
.396142	a5 06		lda $0306	                    LDA FDC_ST0
.396144	29 d0		and #$d0	                    AND #%11010000              ; Check the error bits
.396146	d0 0c		bne $396154	                    BNE write_failure
.396148					ret_success
.396148	e2 20		sep #$20	                SEP #$20        ; set A short
.39614a	a9 00		lda #$00	                    LDA #0
.39614c	8d 20 03	sta $0320	                    STA @w BIOS_STATUS
.39614f	28		plp		                    PLP
.396150	2b		pld		                    PLD
.396151	ab		plb		                    PLB
.396152	38		sec		                    SEC
.396153	6b		rtl		                    RTL
.396154					write_failure
.396154	e2 20		sep #$20	                SEP #$20        ; set A short
.396156	a5 07		lda $0307	                    LDA FDC_ST1                         ; Check ST1 for write protect
.396158	89 02		bit #$02	                    BIT #FDC_ST1_NW
.39615a	f0 04		beq $396160	                    BEQ generic_err
.39615c	a9 86		lda #$86	                    LDA #BIOS_ERR_WRITEPROT             ; Yes: return a write-protect error
.39615e	80 17		bra $396177	                    BRA ret_failure
.396160	89 10		bit #$10	generic_err         BIT #FDC_ST1_OR                     ; TODO: properly handle over/under run errors
.396162	d0 e4		bne $396148	                    BNE ret_success
.396164	89 80		bit #$80	                    BIT #FDC_ST1_EN                     ; TODO: properly handle end-of-track
.396166	d0 e0		bne $396148	                    BNE ret_success
.396168					attempt_retry
.396168	e2 20		sep #$20	                SEP #$20        ; set A short
.39616a	ce 34 05	dec $0534	                    DEC @w FDC_CMD_RETRY                ; Count down the retries
.39616d	d0 cb		bne $39613a	                    BNE retry                           ; And retry unless we have none left
.39616f	a9 83		lda #$83	                    LDA #BIOS_ERR_WRITE                 ; Otherwise: return a generic write error
.396171	80 04		bra $396177	                    BRA ret_failure
.396173					seek_failure
.396173	e2 20		sep #$20	                SEP #$20        ; set A short
.396175	a9 84		lda #$84	                    LDA #BIOS_ERR_TRACK
.396177					ret_failure
.396177	8d 20 03	sta $0320	                    STA @w BIOS_STATUS
.39617a	28		plp		pass_failure        PLP
.39617b	2b		pld		                    PLD
.39617c	ab		plb		                    PLB
.39617d	18		clc		                    CLC
.39617e	6b		rtl		                    RTL
.39617f					FDC_MOUNT
.39617f	8b		phb		                    PHB
.396180	0b		phd		                    PHD
.396181	08		php		                    PHP
.396182	48		pha		                PHA             ; begin setdbr macro
.396183	08		php		                PHP
.396184	e2 20		sep #$20	                SEP #$20        ; set A short
.396186	a9 00		lda #$00	                LDA #0
.396188	48		pha		                PHA
.396189	ab		plb		                PLB
.39618a	28		plp		                PLP
.39618b	68		pla		                PLA             ; end setdbr macro
.39618c	48		pha		                PHA             ; begin setdp macro
.39618d	08		php		                PHP
.39618e	c2 20		rep #$20	                REP #$20        ; set A long
.396190	a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.396193	5b		tcd		                TCD
.396194	28		plp		                PLP
.396195	68		pla		                PLA             ; end setdp macro
.396196	e2 20		sep #$20	                SEP #$20        ; set A short
.396198	c2 10		rep #$10	                REP #$10        ; set X long
.39619a	a9 00		lda #$00	                    LDA #0
.39619c	a2 00 00	ldx #$0000	                    LDX #0
.39619f	9f 00 e3 37	sta $37e300,x	zero_loop           STA DOS_SECTOR,X
.3961a3	e8		inx		                    INX
.3961a4	e0 00 02	cpx #$0200	                    CPX #512
.3961a7	d0 f6		bne $39619f	                    BNE zero_loop
.3961a9	a9 00		lda #$00	                    LDA #0                                  ; We only support drive 0
.3961ab	85 00		sta $0300	                    STA FDC_DRIVE
.3961ad	22 6c 5c 39	jsl $395c6c	                    JSL FDC_Motor_On                        ; Turn the motor on
.3961b1	c2 30		rep #$30	                REP #$30        ; set A&X long
.3961b3	a9 00 00	lda #$0000	                    LDA #0                                  ; We want sector 0
.3961b6	85 22		sta $0322	                    STA BIOS_LBA
.3961b8	85 24		sta $0324	                    STA BIOS_LBA+2
.3961ba	a9 00 e3	lda #$e300	                    LDA #<>DOS_SECTOR                       ; And load it into DOS_SECTOR
.3961bd	85 26		sta $0326	                    STA BIOS_BUFF_PTR
.3961bf	a9 37 00	lda #$0037	                    LDA #`DOS_SECTOR
.3961c2	85 28		sta $0328	                    STA BIOS_BUFF_PTR+2
.3961c4	22 b1 60 39	jsl $3960b1	                    JSL FDC_GETBLOCK                        ; Attempt to read the data
.3961c8	b0 03		bcs $3961cd	                    BCS parse_boot                          ; If ok: start parsing the boot record
.3961ca	82 d3 00	brl $3962a0	                    BRL pass_failure                        ; Pass the error up the chain
.3961cd					parse_boot
.3961cd	e2 20		sep #$20	                SEP #$20        ; set A short
.3961cf	a9 00		lda #$00	                    LDA #PART_TYPE_FAT12                    ; Set the file system to FAT12
.3961d1	8f 01 e0 38	sta $38e001	                    STA @l FILE_SYSTEM
.3961d5	a9 00		lda #$00	                    LDA #0                                  ; There are no partitions on the disk
.3961d7	8f 02 e0 38	sta $38e002	                    STA @l PARTITION
.3961db	e2 20		sep #$20	                SEP #$20        ; set A short
.3961dd	af 0d e3 37	lda $37e30d	                    LDA DOS_SECTOR+BPB_SECPERCLUS12_OFF     ; Get the # of sectors per cluster (usually 1)
.3961e1	8f 03 e0 38	sta $38e003	                    STA @l SECTORS_PER_CLUSTER
.3961e5	c2 20		rep #$20	                REP #$20        ; set A long
.3961e7	a9 00 00	lda #$0000	                    LDA #0                                  ; First sector of the "partition" is 0
.3961ea	8f 04 e0 38	sta $38e004	                    STA @l FIRSTSECTOR
.3961ee	8f 06 e0 38	sta $38e006	                    STA @l FIRSTSECTOR+2
.3961f2	af 16 e3 37	lda $37e316	                    LDA DOS_SECTOR+BPB_SECPERFAT12_OFF      ; Get the number of sectors per FAT
.3961f6	8f 10 e0 38	sta $38e010	                    STA @l SEC_PER_FAT
.3961fa	a9 00 00	lda #$0000	                    LDA #0
.3961fd	8f 12 e0 38	sta $38e012	                    STA @l SEC_PER_FAT+2
.396201	a9 01 00	lda #$0001	                    LDA #1                                  ; FAT#1 begins at sector 1
.396204	8f 14 e0 38	sta $38e014	                    STA @l FAT_BEGIN_LBA
.396208	18		clc		                    CLC
.396209	6f 10 e0 38	adc $38e010	                    ADC @l SEC_PER_FAT
.39620d	8f 18 e0 38	sta $38e018	                    STA @l FAT2_BEGIN_LBA                   ; FAT#2 begins SEC_PER_FAT sectors later
.396211	a9 00 00	lda #$0000	                    LDA #0
.396214	8f 16 e0 38	sta $38e016	                    STA @l FAT_BEGIN_LBA+2
.396218	8f 1a e0 38	sta $38e01a	                    STA @L FAT2_BEGIN_LBA+2
.39621c	18		clc		                    CLC                                     ; Calculate the root directory's starting sector
.39621d	af 18 e0 38	lda $38e018	                    LDA @l FAT2_BEGIN_LBA
.396221	6f 10 e0 38	adc $38e010	                    ADC @l SEC_PER_FAT
.396225	8f 20 e0 38	sta $38e020	                    STA @l ROOT_DIR_FIRST_CLUSTER           ; ROOT_DIR_FIRST_CLUSTER will be a sector LBA for FAT12!
.396229	a9 00 00	lda #$0000	                    LDA #0
.39622c	8f 22 e0 38	sta $38e022	                    STA @l ROOT_DIR_FIRST_CLUSTER+2
.396230	af 11 e3 37	lda $37e311	                    LDA DOS_SECTOR+BPB_ROOT_MAX_ENTRY12_OFF ; Get the maximum number of directory entries for the root dir
.396234	8f 24 e0 38	sta $38e024	                    STA @l ROOT_DIR_MAX_ENTRY
.396238	4a		lsr a		                    LSR A                                   ; 16 entries per sector
.396239	4a		lsr a		                    LSR A
.39623a	4a		lsr a		                    LSR A
.39623b	4a		lsr a		                    LSR A                                   ; So now A is the number of sectors in the root directory
.39623c	18		clc		                    CLC
.39623d	6f 20 e0 38	adc $38e020	                    ADC @L ROOT_DIR_FIRST_CLUSTER           ; Add that to the first sector LBA for the root directory
.396241	8f 1c e0 38	sta $38e01c	                    STA @l CLUSTER_BEGIN_LBA                ; And that is the LBA for the first cluster
.396245	a9 00 00	lda #$0000	                    LDA #0
.396248	8f 1e e0 38	sta $38e01e	                    STA @l CLUSTER_BEGIN_LBA+2
.39624c	af 13 e3 37	lda $37e313	                    LDA DOS_SECTOR+BPB_TOTAL_SECTORS        ; Set the sector limit
.396250	8f 08 e0 38	sta $38e008	                    STA @l SECTORCOUNT
.396254	a9 00 00	lda #$0000	                    LDA #0
.396257	8f 0a e0 38	sta $38e00a	                    STA @l SECTORCOUNT+2
.39625b	af 0e e3 37	lda $37e30e	                    LDA DOS_SECTOR+BPB_RSRVCLUS_OFF         ; Get the number of reserved clusters
.39625f	8f 0c e0 38	sta $38e00c	                    STA @l NUM_RSRV_SEC
.396263	a9 00 02	lda #$0200	                    LDA #DOS_SECTOR_SIZE                    ; Set the size of a FAT12 cluster
.396266	8f 0e e0 38	sta $38e00e	                    STA @l CLUSTER_SIZE
.39626a	e2 20		sep #$20	                SEP #$20        ; set A short
.39626c	af 26 e3 37	lda $37e326	                    LDA DOS_SECTOR+BPB_SIGNATUREB           ; Is signature B $29?
.396270	c9 29		cmp #$29	                    CMP #BPB_EXTENDED_RECORD
.396272	80 14		bra $396288	                    BRA no_volume_id                        ; No: there is no volume ID
.396274					is_extended
.396274	c2 20		rep #$20	                REP #$20        ; set A long
.396276	af 27 e3 37	lda $37e327	                    LDA DOS_SECTOR+BPB_VOLUMEID             ; Yes: set the volume ID
.39627a	8f 26 e0 38	sta $38e026	                    STA @l VOLUME_ID
.39627e	af 29 e3 37	lda $37e329	                    LDA DOS_SECTOR+BPB_VOLUMEID+2
.396282	8f 28 e0 38	sta $38e028	                    STA @l VOLUME_ID+2
.396286	80 0d		bra $396295	                    BRA ret_success
.396288					no_volume_id
.396288	c2 20		rep #$20	                REP #$20        ; set A long
.39628a	a9 00 00	lda #$0000	                    LDA #0                                  ; No: blank the Volume ID
.39628d	8f 26 e0 38	sta $38e026	                    STA @l VOLUME_ID
.396291	8f 28 e0 38	sta $38e028	                    STA @L VOLUME_ID+2
.396295					ret_success
.396295	e2 20		sep #$20	                SEP #$20        ; set A short
.396297	a9 00		lda #$00	                    LDA #0
.396299	85 20		sta $0320	                    STA BIOS_STATUS
.39629b	28		plp		                    PLP
.39629c	2b		pld		                    PLD
.39629d	ab		plb		                    PLB
.39629e	38		sec		                    SEC
.39629f	6b		rtl		                    RTL
.3962a0	28		plp		pass_failure        PLP
.3962a1	2b		pld		                    PLD
.3962a2	ab		plb		                    PLB
.3962a3	18		clc		                    CLC
.3962a4	6b		rtl		                    RTL
.3962a5					FDC_CMDBLOCK
.3962a5	8b		phb		                    PHB
.3962a6	0b		phd		                    PHD
.3962a7	08		php		                    PHP
.3962a8	48		pha		                PHA             ; begin setdbr macro
.3962a9	08		php		                PHP
.3962aa	e2 20		sep #$20	                SEP #$20        ; set A short
.3962ac	a9 00		lda #$00	                LDA #0
.3962ae	48		pha		                PHA
.3962af	ab		plb		                PLB
.3962b0	28		plp		                PLP
.3962b1	68		pla		                PLA             ; end setdbr macro
.3962b2	48		pha		                PHA             ; begin setdp macro
.3962b3	08		php		                PHP
.3962b4	c2 20		rep #$20	                REP #$20        ; set A long
.3962b6	a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.3962b9	5b		tcd		                TCD
.3962ba	28		plp		                PLP
.3962bb	68		pla		                PLA             ; end setdp macro
.3962bc	e2 30		sep #$30	                SEP #$30        ; set A&X short
.3962be	e0 01		cpx #$01	                    CPX #FDC_DEVCMD_MOTOR_ON
.3962c0	f0 0f		beq $3962d1	                    BEQ motor_on
.3962c2	e0 02		cpx #$02	                    CPX #FDC_DEVCMD_MOTOR_OFF
.3962c4	f0 11		beq $3962d7	                    BEQ motor_off
.3962c6	e0 03		cpx #$03	                    CPX #FDC_DEVCMD_RECAL
.3962c8	f0 13		beq $3962dd	                    BEQ recalibrate
.3962ca	64 20		stz $0320	ret_success         STZ BIOS_STATUS
.3962cc	28		plp		                    PLP
.3962cd	2b		pld		                    PLD
.3962ce	ab		plb		                    PLB
.3962cf	38		sec		                    SEC
.3962d0	6b		rtl		                    RTL
.3962d1	22 6c 5c 39	jsl $395c6c	motor_on            JSL FDC_Motor_On
.3962d5	80 f3		bra $3962ca	                    BRA ret_success
.3962d7	22 a0 5c 39	jsl $395ca0	motor_off           JSL FDC_Motor_Off
.3962db	80 ed		bra $3962ca	                    BRA ret_success
.3962dd	22 cb 5c 39	jsl $395ccb	recalibrate         JSL FDC_Recalibrate_Command
.3962e1	b0 e7		bcs $3962ca	                    BCS ret_success
.3962e3	28		plp		pass_failure        PLP
.3962e4	2b		pld		                    PLD
.3962e5	ab		plb		                    PLB
.3962e6	18		clc		                    CLC
.3962e7	6b		rtl		                    RTL
.3962e8					FDC_CHK_MEDIA
.3962e8	0b		phd		                    PHD
.3962e9	08		php		                    PHP
.3962ea	48		pha		                PHA             ; begin setdp macro
.3962eb	08		php		                PHP
.3962ec	c2 20		rep #$20	                REP #$20        ; set A long
.3962ee	a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.3962f1	5b		tcd		                TCD
.3962f2	28		plp		                PLP
.3962f3	68		pla		                PLA             ; end setdp macro
.3962f4	22 6c 5c 39	jsl $395c6c	                    JSL FDC_Motor_On                ; Turn on the motor
.3962f8	e2 20		sep #$20	                SEP #$20        ; set A short
.3962fa	af f7 13 af	lda $af13f7	                    LDA @l SIO_FDC_DIR              ; Check if the DSKCHG bit is set
.3962fe	89 80		bit #$80	                    BIT #FDC_DIR_DSKCHG
.396300	f0 42		beq $396344	                    BEQ ret_true                    ; If not: assume the disk is present
.396302	a9 00		lda #$00	                    LDA #0
.396304	85 00		sta $0300	                    STA FDC_DRIVE
.396306	a9 00		lda #$00	                    LDA #0
.396308	85 01		sta $0301	                    STA FDC_HEAD
.39630a	a9 50		lda #$50	                    LDA #80
.39630c	85 02		sta $0302	                    STA FDC_CYLINDER
.39630e	22 ab 5e 39	jsl $395eab	                    JSL FDC_Seek_Track              ; Attempt to seek to track 80
.396312	90 34		bcc $396348	                    BCC ret_false                   ; If fail: return false
.396314	c2 10		rep #$10	                REP #$10        ; set X long
.396316	a2 1e 8b	ldx #$8b1e	                    LDX #<>FDC_MOTOR_TIME       ; Wait a suitable time for the motor to spin up
.396319	a0 41 00	ldy #$0041	                    LDY #`FDC_MOTOR_TIME
.39631c	22 63 13 39	jsl $391363	                    JSL IDELAY
.396320	22 00 5d 39	jsl $395d00	                    JSL FDC_Sense_Int_Status
.396324	a5 06		lda $0306	                    LDA FDC_ST0
.396326	29 d0		and #$d0	                    AND #%11010000
.396328	d0 1e		bne $396348	                    BNE ret_false
.39632a	22 cb 5c 39	jsl $395ccb	                    JSL FDC_Recalibrate_Command     ; Attempt to recalibrate
.39632e	90 18		bcc $396348	                    BCC ret_false                   ; If fail: return false
.396330	a2 1e 8b	ldx #$8b1e	                    LDX #<>FDC_MOTOR_TIME       ; Wait a suitable time for the motor to spin up
.396333	a0 41 00	ldy #$0041	                    LDY #`FDC_MOTOR_TIME
.396336	22 63 13 39	jsl $391363	                    JSL IDELAY
.39633a	22 00 5d 39	jsl $395d00	                    JSL FDC_Sense_Int_Status
.39633e	a5 06		lda $0306	                    LDA FDC_ST0
.396340	29 d0		and #$d0	                    AND #%11010000
.396342	d0 04		bne $396348	                    BNE ret_false
.396344					ret_true
.396344	28		plp		                    PLP
.396345	2b		pld		                    PLD
.396346	38		sec		                    SEC
.396347	6b		rtl		                    RTL
.396348					ret_false
.396348	28		plp		                    PLP
.396349	2b		pld		                    PLD
.39634a	18		clc		                    CLC
.39634b	6b		rtl		                    RTL
.39634c					FDC_WRITEVBR
.39634c	8b		phb		                    PHB
.39634d	0b		phd		                    PHD
.39634e	08		php		                    PHP
.39634f	48		pha		                PHA             ; begin setdbr macro
.396350	08		php		                PHP
.396351	e2 20		sep #$20	                SEP #$20        ; set A short
.396353	a9 00		lda #$00	                LDA #0
.396355	48		pha		                PHA
.396356	ab		plb		                PLB
.396357	28		plp		                PLP
.396358	68		pla		                PLA             ; end setdbr macro
.396359	48		pha		                PHA             ; begin setdp macro
.39635a	08		php		                PHP
.39635b	c2 20		rep #$20	                REP #$20        ; set A long
.39635d	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.396360	5b		tcd		                TCD
.396361	28		plp		                PLP
.396362	68		pla		                PLA             ; end setdp macro
.396363	22 7f 61 39	jsl $39617f	                    JSL FDC_MOUNT               ; Mount the floppy disk
.396367	c2 30		rep #$30	                REP #$30        ; set A&X long
.396369	a9 00 00	lda #$0000	                    LDA #0                      ; Clear the sector buffer
.39636c	a2 00 00	ldx #$0000	                    LDX #0
.39636f	9f 00 e3 37	sta $37e300,x	clr_loop            STA DOS_SECTOR,X
.396373	e8		inx		                    INX
.396374	e8		inx		                    INX
.396375	e0 00 02	cpx #$0200	                    CPX #512
.396378	d0 f5		bne $39636f	                    BNE clr_loop
.39637a	e2 20		sep #$20	                SEP #$20        ; set A short
.39637c	a2 00 00	ldx #$0000	                    LDX #0                      ; Copy the prototype VBR to the sector buffer
.39637f	bf e5 63 39	lda $3963e5,x	copy_loop           LDA FDC_VBR_BEGIN,X
.396383	9f 00 e3 37	sta $37e300,x	                    STA DOS_SECTOR,X
.396387	e8		inx		                    INX
.396388	e0 c9 00	cpx #$00c9	                    CPX #<>(FDC_VBR_END - FDC_VBR_BEGIN + 1)
.39638b	d0 f2		bne $39637f	                    BNE copy_loop
.39638d	a0 00 00	ldy #$0000	                    LDY #0                      ; Copy the boot binary path to the VBR
.396390	a2 40 00	ldx #$0040	                    LDX #FDC_VBR_PATH
.396393	b7 3c		lda [$035c],y	path_copy_loop      LDA [DOS_RUN_PTR],Y
.396395	9f 00 e3 37	sta $37e300,x	                    STA DOS_SECTOR,X
.396399	f0 07		beq $3963a2	                    BEQ path_copy_done
.39639b	e8		inx		                    INX
.39639c	c8		iny		                    INY
.39639d	c0 80 00	cpy #$0080	                    CPY #128
.3963a0	d0 f1		bne $396393	                    BNE path_copy_loop
.3963a2					path_copy_done
.3963a2	c2 20		rep #$20	                REP #$20        ; set A long
.3963a4	a9 55 aa	lda #$aa55	                    LDA #$AA55                  ; Set the VBR signature bytes at the end
.3963a7	8f fe e4 37	sta $37e4fe	                    STA DOS_SECTOR+BPB_SIGNATURE
.3963ab	c2 20		rep #$20	                REP #$20        ; set A long
.3963ad	a9 00 e3	lda #$e300	                    LDA #<>DOS_SECTOR           ; Point to the BIOS buffer
.3963b0	85 06		sta $0326	                    STA BIOS_BUFF_PTR
.3963b2	a9 37 00	lda #$0037	                    LDA #`DOS_SECTOR
.3963b5	85 08		sta $0328	                    STA BIOS_BUFF_PTR+2
.3963b7	a9 01 00	lda #$0001	                    LDA #1                      ; Set the sector to #1 (boot record)
.3963ba	85 02		sta $0322	                    STA BIOS_LBA
.3963bc	a9 00 00	lda #$0000	                    LDA #0
.3963bf	85 02		sta $0322	                    STA BIOS_LBA
.3963c1	e2 20		sep #$20	                SEP #$20        ; set A short
.3963c3	a9 00		lda #$00	                    LDA #BIOS_DEV_FDC
.3963c5	85 01		sta $0321	                    STA BIOS_DEV
.3963c7	22 24 10 38	jsl $381024	                    JSL PUTBLOCK                ; Attempt to write the boot record
.3963cb	b0 09		bcs $3963d6	                    BCS ret_success
.3963cd	22 a0 5c 39	jsl $395ca0	                    JSL FDC_Motor_Off
.3963d1	28		plp		                    PLP                         ; Return the failure
.3963d2	2b		pld		                    PLD
.3963d3	ab		plb		                    PLB
.3963d4	18		clc		                    CLC
.3963d5	6b		rtl		                    RTL
.3963d6	22 a0 5c 39	jsl $395ca0	ret_success         JSL FDC_Motor_Off
.3963da	e2 20		sep #$20	                SEP #$20        ; set A short
.3963dc	a9 00		lda #$00	                    LDA #0
.3963de	85 00		sta $0320	                    STA BIOS_STATUS
.3963e0	28		plp		                    PLP
.3963e1	2b		pld		                    PLD
.3963e2	ab		plb		                    PLB
.3963e3	38		sec		                    SEC
.3963e4	6b		rtl		                    RTL
=62					FDC_BOOT_START = 62                         ; Entry point to the boot code
=64					FDC_VBR_PATH = 64                           ; Offset to the path in the VBR
.3963e5					FDC_VBR_BEGIN
>3963e5	eb 00 90			start               .byte $EB, $00, $90     ; Entry point
>3963e8	43 32 35 36 44 4f 53 20		magic               .text "C256DOS "        ; OEM name / magic text for booting
>3963f0	00 02				bytes_per_sec       .word 512               ; How many bytes per sector
>3963f2	01				sec_per_cluster     .byte 1                 ; How many sectors per cluster
>3963f3	01 00				rsrv_sectors        .word 1                 ; Number of reserved sectors
>3963f5	02				num_fat             .byte 2                 ; Number of FATs
>3963f6	e0 00				max_dir_entry       .word (32-18)*16        ; Total number of root dir entries
>3963f8	40 0b				total_sectors       .word 2880              ; Total sectors
>3963fa	f0				media_descriptor    .byte $F0               ; 3.5" 1.44 MB floppy 80 tracks, 18 tracks per sector
>3963fb	09 00				sec_per_fat         .word 9                 ; Sectors per FAT
>3963fd	12 00				sec_per_track       .word 18                ; Sectors per track
>3963ff	02 00				num_head            .word 2                 ; Number of heads
>396401	00 00 00 00			ignore2             .dword 0
>396405	00 00 00 00			fat32_sector        .dword 0                ; # of sectors in FAT32
>396409	00 00				ignore3             .word 0
>39640b	29				boot_signature      .byte $29
>39640c	78 56 34 12			volume_id           .dword $12345678        ; Replaced by code
>396410	55 4e 54 49 54 4c 45 44		volume_name         .text "UNTITLED   "     ; Replace by code
>396418	20 20 20
>39641b	46 41 54 31 32 20 20 20		fs_type             .text "FAT12   "
.396423	80 40		bra $396465	                    BRA vbr_start
>396425					file_path           .fill 64                ; Reserve 64 bytes for a path and any options
.396465					vbr_start
.396465	c2 20		rep #$20	                REP #$20        ; set A long
.396467	a9 40 e3	lda #$e340	                    LDA #<>(DOS_SECTOR + (file_path - FDC_VBR_BEGIN))
.39646a	8f 60 03 00	sta $000360	                    STA @l DOS_RUN_PARAM
.39646e	a9 37 00	lda #$0037	                    LDA #`(DOS_SECTOR + (file_path - FDC_VBR_BEGIN))
.396471	8f 62 03 00	sta $000362	                    STA @l DOS_RUN_PARAM+2
.396475	22 46 55 39	jsl $395546	                    JSL IF_RUN              ; And try to execute the binary file
.396479	b0 0c		bcs $396487	                    BCS lock                ; If it returned success... lock up... I guess?
.39647b					error
.39647b	e2 20		sep #$20	                SEP #$20        ; set A short
.39647d	4b		phk		                    PHK                     ; Otherwise, print an error message
.39647e	ab		plb		                    PLB
.39647f	62 08 00	per $39648a	                    PER message
.396482	fa		plx		                    PLX
.396483	22 1c 10 38	jsl $38101c	                    JSL PUTS
.396487	ea		nop		lock                NOP                     ; And lock up
.396488	80 fd		bra $396487	                    BRA lock
>39648a	43 6f 75 6c 64 20 6e 6f		message             .null "Could not find a bootable binary.",13
>396492	74 20 66 69 6e 64 20 61 20 62 6f 6f 74 61 62 6c
>3964a2	65 20 62 69 6e 61 72 79 2e 0d 00
.3964ad					FDC_VBR_END

;******  Return to file: src\kernel.asm


;******  Processing file: src\ide_library.asm

.0000					IDE_ID
>0000	00 00				General_Config        .word $0000
>0002	00 00				Obsolete0             .word $0000
>0004	00 00				Specific_Config       .word $0000
>0006	00 00				Obsolete1             .word $0000
>0008	00 00				Retired0              .word $0000
>000a	00 00				Retired1              .word $0000
>000c	00 00				Obsolete2             .word $0000
>000e	00 00				Reserved_CFlash0      .word $0000
>0010	00 00				Reserved_CFlash1      .word $0000
>0012	00 00				Retired2              .word $0000
>0014	00 00 00 00 00 00 00 00		Serial_Number_String  .byte $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>001c	00 00 00 00 00 00 00 00 00 00 00 00
>0028	00 00 00 00			Retired3              .word $0000, $0000
>002c	00 00				Obsolete3             .word $0000
>002e	00 00 00 00 00 00 00 00		Firmware_Rev_String   .byte $00, $00, $00, $00, $00, $00, $00, $00
>0036	00 00 00 00 00 00 00 00		Model_Number_String   .byte $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>003e	00 00 00 00 00 00 00 00
>0046	00 00 00 00 00 00 00 00		                      .byte $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>004e	00 00 00 00 00 00 00 00
>0056	00 00 00 00 00 00 00 00		                      .byte $00, $00, $00, $00, $00, $00, $00, $00
>005e	00 00				Max_Number_Logic_Sec  .word $0000
>0060	00 00				Trusted_Comp_Feature  .word $0000
>0062	00 00 00 00			Capabilities          .word $0000, $0000
>0066	00 00 00 00			Obsolete4             .word $0000, $0000
>006a	00 00				Free_Fall_Control     .word $0000
>006c	00 00 00 00 00 00 00 00		Obsolete5             .word $0000, $0000, $0000, $0000, $0000
>0074	00 00
>0076	00 00				Reserved0             .word $0000
>0078	00 00 00 00			Total_Addy_Logic_Sec  .word $0000, $0000
>007c	00 00				Obsolete6             .word $0000
>007e	00 00 00 00			Reserved1             .word $0000, $0000
>0082	00 00				Min_Multiword_DMA_Trf .word $0000
>0084	00 00				Manu_Recommended_Mult .word $0000
>0086	00 00				Min_PIO_Trf           .word $0000      ; Word 67
>0088	00 00				Min_PIO_Trf_with_IORD .word $0000      ; Word 68
>008a	00 00 00 00			Reserved2             .word $0000, $0000
>008e	00 00 00 00 00 00 00 00		Reserved3             .word $0000, $0000, $0000, $0000
>0096	00 00				Queue_Dept            .word $0000
>0098	00 00				SATA_Capabilities     .word $0000
>009a	00 00				Reserved_SATA         .word $0000
>009c	00 00				Sup_Feat_SATA         .word $0000
>009e	00 00				Sup_Feat_SATA_Enabled .word $0000    ; Word 79
>00a0	00 00				Major_Version_Number  .word $0000    ; Word 80
>00a2	00 00				Minor_Version_Number  .word $0000    ; Word 81
>00a4	00 00 00 00 00 00 00 00		Cmd_And_Features_Sup  .word $0000, $0000, $0000, $0000, $0000, $0000
>00ac	00 00 00 00
>00b0	00 00				UDMA_Modes            .word $0000
>00b2	00 00 00 00			Reserved4             .word $0000, $0000 ; Word 89
>00b6	00 00				Current_APM_Level     .word $0000
>00b8	00 00				Master_Password_Ident .word $0000
>00ba	00 00				Hardware_Reset_Result .word $0000
>00bc	00 00				Current_AAM_Value     .word $0000  ; Word 94
>00be	00 00				Stream_Min_Req_Size   .word $0000  ; Word 95
>00c0	00 00				Stream_Trf_Time_DMA   .word $0000  ; Word 96
>00c2	00 00				Stream_Access_Lat     .word $0000
>00c4	00 00 00 00			Streaming_Perf_Gran   .word $0000, $0000
>00c8	00 00 00 00 00 00 00 00		Tot_Num_Add_Logic_Sec .word $0000, $0000, $0000, $0000
>00d0	00 00				Streaming_Trf_Time    .word $0000 ; Word 104
>00d2	00 00				Reserved5             .word $0000 ; Word 105
.3964ad					IDE_TEST
.3964ad	08		php		                PHP
.3964ae	c2 20		rep #$20	                REP #$20        ; set A long
.3964b0	a9 00 e3	lda #$e300	                LDA #<>DOS_SECTOR
.3964b3	8f 26 03 00	sta $000326	                STA @l BIOS_BUFF_PTR
.3964b7	a9 37 00	lda #$0037	                LDA #`DOS_SECTOR
.3964ba	8f 28 03 00	sta $000328	                STA @l BIOS_BUFF_PTR+2
.3964be	22 db 65 39	jsl $3965db	                JSL IDE_IDENTIFY
.3964c2	b0 03		bcs $3964c7	                BCS id_ok
.3964c4	82 ab 00	brl $396572	                BRL done
.3964c7					id_ok
.3964c7	c2 10		rep #$10	                REP #$10        ; set X long
.3964c9	e2 20		sep #$20	                SEP #$20        ; set A short
.3964cb	a0 28 00	ldy #$0028	                LDY #40
.3964ce	a2 36 00	ldx #$0036	                LDX #27*2
.3964d1	bf 01 e3 37	lda $37e301,x	pr_model        LDA DOS_SECTOR+1,X
.3964d5	22 18 10 38	jsl $381018	                JSL PUTC
.3964d9	bf 00 e3 37	lda $37e300,x	                LDA DOS_SECTOR,X
.3964dd	22 18 10 38	jsl $381018	                JSL PUTC
.3964e1	e8		inx		                INX
.3964e2	e8		inx		                INX
.3964e3	88		dey		                DEY
.3964e4	88		dey		                DEY
.3964e5	d0 ea		bne $3964d1	                BNE pr_model
.3964e7	c2 10		rep #$10	                REP #$10        ; set X long
.3964e9	e2 20		sep #$20	                SEP #$20        ; set A short
.3964eb	a0 14 00	ldy #$0014	                LDY #20
.3964ee	a2 14 00	ldx #$0014	                LDX #10*2
.3964f1	bf 01 e3 37	lda $37e301,x	pr_serial       LDA DOS_SECTOR+1,X
.3964f5	22 18 10 38	jsl $381018	                JSL PUTC
.3964f9	bf 00 e3 37	lda $37e300,x	                LDA DOS_SECTOR,X
.3964fd	22 18 10 38	jsl $381018	                JSL PUTC
.396501	e8		inx		                INX
.396502	e8		inx		                INX
.396503	88		dey		                DEY
.396504	88		dey		                DEY
.396505	d0 ea		bne $3964f1	                BNE pr_serial
.396507	22 6c 10 38	jsl $38106c	                JSL PRINTCR
.39650b	c2 30		rep #$30	                REP #$30        ; set A&X long
.39650d	a9 01 00	lda #$0001	                LDA #1                 ; Set LBA = 1
.396510	8f 22 03 00	sta $000322	                STA @l BIOS_LBA
.396514	a9 00 00	lda #$0000	                LDA #0
.396517	8f 24 03 00	sta $000324	                STA @l BIOS_LBA+2
.39651b	a9 00 e3	lda #$e300	                LDA #<>DOS_SECTOR
.39651e	8f 26 03 00	sta $000326	                STA @l BIOS_BUFF_PTR
.396522	a9 37 00	lda #$0037	                LDA #`DOS_SECTOR
.396525	8f 28 03 00	sta $000328	                STA @l BIOS_BUFF_PTR+2
.396529	a2 00 00	ldx #$0000	                LDX #0                  ; Initialize the block to some recognizable data
.39652c	a9 a5 5a	lda #$5aa5	                LDA #$5AA5
.39652f	9f 00 e3 37	sta $37e300,x	init_loop       STA DOS_SECTOR,X
.396533	e8		inx		                INX
.396534	e8		inx		                INX
.396535	e0 00 02	cpx #$0200	                CPX #512
.396538	d0 f5		bne $39652f	                BNE init_loop
.39653a	22 fa 66 39	jsl $3966fa	                JSL IDE_PUTBLOCK        ; Attempt to write the block
.39653e	b0 06		bcs $396546	                BCS read_sect1
.396540	22 6c 10 38	jsl $38106c	                JSL PRINTCR
.396544	80 2c		bra $396572	                BRA done
.396546	a9 01 00	lda #$0001	read_sect1      LDA #1                 ; Set LBA = 1
.396549	8f 22 03 00	sta $000322	                STA @l BIOS_LBA
.39654d	a9 00 00	lda #$0000	                LDA #0
.396550	8f 24 03 00	sta $000324	                STA @l BIOS_LBA+2
.396554	a9 00 e5	lda #$e500	                LDA #<>DOS_FAT_SECTORS
.396557	8f 26 03 00	sta $000326	                STA @l BIOS_BUFF_PTR
.39655b	a9 37 00	lda #$0037	                LDA #`DOS_FAT_SECTORS
.39655e	8f 28 03 00	sta $000328	                STA @l BIOS_BUFF_PTR+2
.396562	22 69 66 39	jsl $396669	                JSL IDE_GETBLOCK        ; Attempt to read the block
.396566	b0 06		bcs $39656e	                BCS all_ok
.396568	22 6c 10 38	jsl $38106c	                JSL PRINTCR
.39656c	80 04		bra $396572	                BRA done
.39656e					all_ok
.39656e	22 6c 10 38	jsl $38106c	                JSL PRINTCR
.396572	28		plp		done            PLP
.396573	6b		rtl		                RTL
.396574					IDE_INIT
.396574	e2 20		sep #$20	                SEP #$20        ; set A short
.396576	20 97 65	jsr $396597	              JSR IDE_DRIVE_BSY ; Check to see if drive is busy
.396579	a9 00		lda #$00	              LDA #$00
.39657b	8f 35 e8 af	sta $afe835	              STA IDE_CLDR_HI
.39657f	8f 34 e8 af	sta $afe834	              STA IDE_CLDR_LO
.396583	8f 32 e8 af	sta $afe832	              STA IDE_SECT_CNT
.396587	a9 01		lda #$01	              LDA #$01
.396589	8f 33 e8 af	sta $afe833	              STA IDE_SECT_SRT
.39658d	a9 a0		lda #$a0	              LDA #$A0 ; HEAD 0 - Select Master Drive
.39658f	8f 36 e8 af	sta $afe836	              STA IDE_HEAD
.396593	20 b5 65	jsr $3965b5	              JSR IDE_DRV_READY_NOTBUSY
.396596	6b		rtl		              RTL
.396597					IDE_DRIVE_BSY
.396597	08		php		                PHP
.396598	e2 20		sep #$20	                SEP #$20        ; set A short
.39659a	af 37 e8 af	lda $afe837	loop            LDA @l IDE_CMD_STAT
.39659e	29 80		and #$80	                AND #IDE_STAT_BSY         ; Check for RDY Bit, this needs to be 1'b1
.3965a0	c9 80		cmp #$80	                CMP #IDE_STAT_BSY         ; If not go read again
.3965a2	f0 f6		beq $39659a	                BEQ loop
.3965a4	28		plp		                PLP
.3965a5	60		rts		                RTS
.3965a6					IDE_DRIVE_READY
.3965a6	08		php		                PHP
.3965a7	e2 20		sep #$20	                SEP #$20        ; set A short
.3965a9	af 37 e8 af	lda $afe837	loop            LDA @l IDE_CMD_STAT
.3965ad	29 40		and #$40	                AND #IDE_STAT_DRDY          ; Check to see if the Busy Signal is Cleared
.3965af	c9 40		cmp #$40	                CMP #IDE_STAT_DRDY          ; if it is still one, then go back to read again.
.3965b1	d0 f6		bne $3965a9	                BNE loop
.3965b3	28		plp		                PLP
.3965b4	60		rts		                RTS
.3965b5					IDE_DRV_READY_NOTBUSY
.3965b5	08		php		                PHP
.3965b6	e2 20		sep #$20	                SEP #$20        ; set A short
.3965b8	af 37 e8 af	lda $afe837	loop            LDA @l IDE_CMD_STAT                 ; Check the status
.3965bc	29 c0		and #$c0	                AND #IDE_STAT_BSY | IDE_STAT_DRDY
.3965be	c9 40		cmp #$40	                CMP #IDE_STAT_DRDY                  ; Is it READY but not BUSY?
.3965c0	d0 f6		bne $3965b8	                BNE loop                            ; No: keep waiting
.3965c2	28		plp		ret_success     PLP                                 ; Return success
.3965c3	38		sec		                SEC
.3965c4	60		rts		                RTS
.3965c5	8f 07 03 00	sta $000307	ret_failure     STA @l FDC_ST1                      ; Save the status code to FDC_ST1
.3965c9	28		plp		                PLP                                 ; Return failure
.3965ca	18		clc		                CLC
.3965cb	60		rts		                RTS
.3965cc					IDE_NOT_DRQ
.3965cc	08		php		                PHP
.3965cd	e2 20		sep #$20	                SEP #$20        ; set A short
.3965cf	af 37 e8 af	lda $afe837	loop            LDA @l IDE_CMD_STAT     ; Get the status
.3965d3	29 08		and #$08	                AND #IDE_STAT_DRQ
.3965d5	c9 08		cmp #$08	                CMP #IDE_STAT_DRQ       ; Is the DRQ bit set?
.3965d7	d0 f6		bne $3965cf	                BNE loop                ; No: keep waiting
.3965d9	28		plp		                PLP
.3965da	60		rts		                RTS
.3965db					IDE_IDENTIFY
.3965db	5a		phy		                PHY
.3965dc	8b		phb		                PHB
.3965dd	0b		phd		                PHD
.3965de	08		php		                PHP
.3965df	48		pha		                PHA             ; begin setdbr macro
.3965e0	08		php		                PHP
.3965e1	e2 20		sep #$20	                SEP #$20        ; set A short
.3965e3	a9 00		lda #$00	                LDA #0
.3965e5	48		pha		                PHA
.3965e6	ab		plb		                PLB
.3965e7	28		plp		                PLP
.3965e8	68		pla		                PLA             ; end setdbr macro
.3965e9	48		pha		                PHA             ; begin setdp macro
.3965ea	08		php		                PHP
.3965eb	c2 20		rep #$20	                REP #$20        ; set A long
.3965ed	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3965f0	5b		tcd		                TCD
.3965f1	28		plp		                PLP
.3965f2	68		pla		                PLA             ; end setdp macro
.3965f3	e2 20		sep #$20	                SEP #$20        ; set A short
.3965f5	20 b5 65	jsr $3965b5	                JSR IDE_DRV_READY_NOTBUSY       ; Wait until the IDE is clear to accept commands
.3965f8	a5 05		lda $0325	                LDA BIOS_LBA+3                  ; Get the high bits of the LBA
.3965fa	29 07		and #$07	                AND #$07
.3965fc	09 a0		ora #$a0	                ORA #%10100000                  ; Select DEV=0 and LBA mode = 1
.3965fe	8f 36 e8 af	sta $afe836	                STA @l IDE_HEAD                 ; Ensure master is selected
.396602	20 b5 65	jsr $3965b5	                JSR IDE_DRV_READY_NOTBUSY       ; And wait for it to take effect
.396605	e2 20		sep #$20	                SEP #$20        ; set A short
.396607	a9 00		lda #$00	                LDA #0                          ; Clear sector count and LBA
.396609	8f 32 e8 af	sta $afe832	                STA @l IDE_SECT_CNT
.39660d	8f 33 e8 af	sta $afe833	                STA @l IDE_SECT_SRT
.396611	8f 34 e8 af	sta $afe834	                STA @l IDE_CLDR_LO
.396615	8f 35 e8 af	sta $afe835	                STA @l IDE_CLDR_HI
.396619	a9 ec		lda #$ec	                LDA #IDE_CMD_IDENTIFY           ; The IDENTIFY command
.39661b	8f 37 e8 af	sta $afe837	                STA @l IDE_CMD_STAT             ; Check the status
.39661f	f0 29		beq $39664a	                BEQ no_media                    ; If 0: there is no drive
.396621	20 97 65	jsr $396597	                JSR IDE_DRIVE_BSY               ; Othewise: wait for drive to not be busy
.396624	20 b5 65	jsr $3965b5	                JSR IDE_DRV_READY_NOTBUSY       ; Wait for the device to be ready
.396627	90 2d		bcc $396656	                BCC ret_failure                 ; If an error occurred, return it
.396629	c2 30		rep #$30	                REP #$30        ; set A&X long
.39662b	a0 00 00	ldy #$0000	                LDY #0
.39662e	af 38 e8 af	lda $afe838	read_loop       LDA @l IDE_DATA_LO              ; Get the word of data from the device
.396632	97 06		sta [$0326],y	                STA [BIOS_BUFF_PTR],Y           ; Save it to the buffer
.396634	c8		iny		                INY                             ; Move to the next position
.396635	c8		iny		                INY
.396636	c0 00 02	cpy #$0200	                CPY #512
.396639	d0 f3		bne $39662e	                BNE read_loop
.39663b					ret_success
.39663b	e2 20		sep #$20	                SEP #$20        ; set A short
.39663d	a9 00		lda #$00	                LDA #0
.39663f	85 00		sta $0320	                STA BIOS_STATUS
.396641	8d 06 03	sta $0306	                STA @w FDC_ST0
.396644	28		plp		                PLP                             ; Return success
.396645	2b		pld		                PLD
.396646	ab		plb		                PLB
.396647	7a		ply		                PLY
.396648	38		sec		                SEC
.396649	6b		rtl		                RTL
.39664a					no_media
.39664a	e2 20		sep #$20	                SEP #$20        ; set A short
.39664c	a9 87		lda #$87	                LDA #BIOS_ERR_NOMEDIA
.39664e	80 0a		bra $39665a	                BRA pass_failure
.396650					not_ata
.396650	e2 20		sep #$20	                SEP #$20        ; set A short
.396652	a9 8a		lda #$8a	                LDA #BIOS_ERR_NOTATA
.396654	80 04		bra $39665a	                BRA pass_failure
.396656					ret_failure
.396656	e2 20		sep #$20	                SEP #$20        ; set A short
.396658	a9 82		lda #$82	                LDA #BIOS_ERR_READ
.39665a	85 00		sta $0320	pass_failure    STA BIOS_STATUS
.39665c	af 31 e8 af	lda $afe831	                LDA @l IDE_ERROR
.396660	8d 06 03	sta $0306	                STA @w FDC_ST0
.396663	28		plp		                PLP
.396664	2b		pld		                PLD
.396665	ab		plb		                PLB
.396666	7a		ply		                PLY
.396667	18		clc		                CLC
.396668	6b		rtl		                RTL
.396669					IDE_GETBLOCK
.396669	5a		phy		                PHY
.39666a	8b		phb		                PHB
.39666b	0b		phd		                PHD
.39666c	08		php		                PHP
.39666d	48		pha		                PHA             ; begin setdbr macro
.39666e	08		php		                PHP
.39666f	e2 20		sep #$20	                SEP #$20        ; set A short
.396671	a9 00		lda #$00	                LDA #0
.396673	48		pha		                PHA
.396674	ab		plb		                PLB
.396675	28		plp		                PLP
.396676	68		pla		                PLA             ; end setdbr macro
.396677	48		pha		                PHA             ; begin setdp macro
.396678	08		php		                PHP
.396679	c2 20		rep #$20	                REP #$20        ; set A long
.39667b	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.39667e	5b		tcd		                TCD
.39667f	28		plp		                PLP
.396680	68		pla		                PLA             ; end setdp macro
.396681	e2 20		sep #$20	                SEP #$20        ; set A short
.396683	20 b5 65	jsr $3965b5	                JSR IDE_DRV_READY_NOTBUSY       ; Wait until the IDE is clear to accept commands
.396686	a5 05		lda $0325	                LDA BIOS_LBA+3                  ; Get the high bits of the LBA
.396688	29 07		and #$07	                AND #$07
.39668a	09 e0		ora #$e0	                ORA #%11100000                  ; Select DEV=0 and LBA mode = 1
.39668c	8f 36 e8 af	sta $afe836	                STA @l IDE_HEAD                 ; Ensure master is selected
.396690	20 b5 65	jsr $3965b5	                JSR IDE_DRV_READY_NOTBUSY       ; And wait for it to take effect
.396693	e2 20		sep #$20	                SEP #$20        ; set A short
.396695	a9 01		lda #$01	                LDA #1                          ; Set that we want one sector
.396697	8f 32 e8 af	sta $afe832	                STA @l IDE_SECT_CNT
.39669b	a5 02		lda $0322	                LDA BIOS_LBA                    ; Set the lower bits of the LBA
.39669d	8f 33 e8 af	sta $afe833	                STA @l IDE_SECT_SRT
.3966a1	a5 03		lda $0323	                LDA BIOS_LBA+1
.3966a3	8f 34 e8 af	sta $afe834	                STA @l IDE_CLDR_LO
.3966a7	a5 04		lda $0324	                LDA BIOS_LBA+2
.3966a9	8f 35 e8 af	sta $afe835	                STA @l IDE_CLDR_HI
.3966ad	a9 21		lda #$21	                LDA #IDE_CMD_READ_SECTOR        ; The READ SECTOR command
.3966af	8f 37 e8 af	sta $afe837	                STA @l IDE_CMD_STAT
.3966b3	ea		nop		                NOP                             ; Wait about 500ns
.3966b4	ea		nop		                NOP
.3966b5	ea		nop		                NOP
.3966b6	ea		nop		                NOP
.3966b7	20 b5 65	jsr $3965b5	                JSR IDE_DRV_READY_NOTBUSY       ; Wait for the device to be ready
.3966ba	90 2b		bcc $3966e7	                BCC ret_failure                 ; If an error occurred, return it
.3966bc	e2 20		sep #$20	                SEP #$20        ; set A short
.3966be	af 30 e8 af	lda $afe830	                LDA @l IDE_DATA                 ; Read and toss out one byte from the 8-bit interface
.3966c2	a0 00 00	ldy #$0000	                LDY #0
.3966c5	c2 20		rep #$20	                REP #$20        ; set A long
.3966c7	af 38 e8 af	lda $afe838	read_loop       LDA @l IDE_DATA_LO              ; Get the word of data from the device
.3966cb	97 06		sta [$0326],y	                STA [BIOS_BUFF_PTR],Y           ; Save it to the buffer
.3966cd	c8		iny		                INY                             ; Move to the next position
.3966ce	c8		iny		                INY
.3966cf	c0 00 02	cpy #$0200	                CPY #512
.3966d2	d0 f3		bne $3966c7	                BNE read_loop
.3966d4	ea		nop		                NOP                             ; Wait about 500ns
.3966d5	ea		nop		                NOP
.3966d6	ea		nop		                NOP
.3966d7	ea		nop		                NOP
.3966d8					ret_success
.3966d8	e2 20		sep #$20	                SEP #$20        ; set A short
.3966da	a9 00		lda #$00	                LDA #0
.3966dc	85 00		sta $0320	                STA BIOS_STATUS
.3966de	8d 06 03	sta $0306	                STA @w FDC_ST0
.3966e1	28		plp		                PLP                             ; Return success
.3966e2	2b		pld		                PLD
.3966e3	ab		plb		                PLB
.3966e4	7a		ply		                PLY
.3966e5	38		sec		                SEC
.3966e6	6b		rtl		                RTL
.3966e7					ret_failure
.3966e7	e2 20		sep #$20	                SEP #$20        ; set A short
.3966e9	af 31 e8 af	lda $afe831	                LDA @l IDE_ERROR
.3966ed	8d 06 03	sta $0306	                STA @w FDC_ST0
.3966f0	a9 82		lda #$82	                LDA #BIOS_ERR_READ
.3966f2	85 00		sta $0320	                STA BIOS_STATUS
.3966f4	28		plp		                PLP
.3966f5	2b		pld		                PLD
.3966f6	ab		plb		                PLB
.3966f7	7a		ply		                PLY
.3966f8	18		clc		                CLC
.3966f9	6b		rtl		                RTL
.3966fa					IDE_PUTBLOCK
.3966fa	5a		phy		                PHY
.3966fb	8b		phb		                PHB
.3966fc	0b		phd		                PHD
.3966fd	08		php		                PHP
.3966fe	48		pha		                PHA             ; begin setdbr macro
.3966ff	08		php		                PHP
.396700	e2 20		sep #$20	                SEP #$20        ; set A short
.396702	a9 00		lda #$00	                LDA #0
.396704	48		pha		                PHA
.396705	ab		plb		                PLB
.396706	28		plp		                PLP
.396707	68		pla		                PLA             ; end setdbr macro
.396708	48		pha		                PHA             ; begin setdp macro
.396709	08		php		                PHP
.39670a	c2 20		rep #$20	                REP #$20        ; set A long
.39670c	a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.39670f	5b		tcd		                TCD
.396710	28		plp		                PLP
.396711	68		pla		                PLA             ; end setdp macro
.396712	e2 20		sep #$20	                SEP #$20        ; set A short
.396714	20 b5 65	jsr $3965b5	                JSR IDE_DRV_READY_NOTBUSY       ; Wait until the IDE is clear to accept commands
.396717	a5 05		lda $0325	                LDA BIOS_LBA+3                  ; Get the high bits of the LBA
.396719	29 07		and #$07	                AND #$07
.39671b	09 e0		ora #$e0	                ORA #%11100000                  ; Select DEV=0 and LBA mode = 1
.39671d	8f 36 e8 af	sta $afe836	                STA @l IDE_HEAD                 ; Ensure master is selected
.396721	20 b5 65	jsr $3965b5	                JSR IDE_DRV_READY_NOTBUSY       ; And wait for it to take effect
.396724	e2 20		sep #$20	                SEP #$20        ; set A short
.396726	a9 01		lda #$01	                LDA #1                          ; Set that we want one sector
.396728	8f 32 e8 af	sta $afe832	                STA @l IDE_SECT_CNT
.39672c	a5 02		lda $0322	                LDA BIOS_LBA                    ; Set the lower bits of the LBA
.39672e	8f 33 e8 af	sta $afe833	                STA @l IDE_SECT_SRT
.396732	a5 03		lda $0323	                LDA BIOS_LBA+1
.396734	8f 34 e8 af	sta $afe834	                STA @l IDE_CLDR_LO
.396738	a5 04		lda $0324	                LDA BIOS_LBA+2
.39673a	8f 35 e8 af	sta $afe835	                STA @l IDE_CLDR_HI
.39673e	a9 30		lda #$30	                LDA #IDE_CMD_WRITE_SECTOR       ; The READ SECTOR command
.396740	8f 37 e8 af	sta $afe837	                STA @l IDE_CMD_STAT
.396744	ea		nop		                NOP                             ; Wait about 500ns
.396745	ea		nop		                NOP
.396746	ea		nop		                NOP
.396747	ea		nop		                NOP
.396748	20 b5 65	jsr $3965b5	                JSR IDE_DRV_READY_NOTBUSY       ; Wait for the device to be ready
.39674b	90 33		bcc $396780	                BCC ret_failure                 ; If an error occurred, return it
.39674d	c2 30		rep #$30	                REP #$30        ; set A&X long
.39674f	a0 00 00	ldy #$0000	                LDY #0
.396752	b7 06		lda [$0326],y	read_loop       LDA [BIOS_BUFF_PTR],Y           ; Get the word from the buffer
.396754	8f 38 e8 af	sta $afe838	                STA @l IDE_DATA_LO              ; Save the word to the device
.396758	c8		iny		                INY                             ; Move to the next position
.396759	c8		iny		                INY
.39675a	c0 00 02	cpy #$0200	                CPY #512
.39675d	d0 f3		bne $396752	                BNE read_loop
.39675f	ea		nop		                NOP                             ; Wait about 500ns
.396760	ea		nop		                NOP
.396761	ea		nop		                NOP
.396762	ea		nop		                NOP
.396763	20 b5 65	jsr $3965b5	                JSR IDE_DRV_READY_NOTBUSY       ; Wait for the device to be ready
.396766	90 18		bcc $396780	                BCC ret_failure                 ; If an error occurred, return it
.396768	af 37 e8 af	lda $afe837	                LDA @l IDE_CMD_STAT             ; Check the status
.39676c	89 21 00	bit #$0021	                BIT #IDE_STAT_ERR | IDE_STAT_DF
.39676f	d0 0f		bne $396780	                BNE ret_failure                 ; If error: return failure
.396771					ret_success
.396771	e2 20		sep #$20	                SEP #$20        ; set A short
.396773	a9 00		lda #$00	                LDA #0
.396775	85 00		sta $0320	                STA BIOS_STATUS
.396777	8d 06 03	sta $0306	                STA @w FDC_ST0
.39677a	28		plp		                PLP                             ; Return success
.39677b	2b		pld		                PLD
.39677c	ab		plb		                PLB
.39677d	7a		ply		                PLY
.39677e	38		sec		                SEC
.39677f	6b		rtl		                RTL
.396780					ret_failure
.396780	e2 20		sep #$20	                SEP #$20        ; set A short
.396782	af 31 e8 af	lda $afe831	                LDA @l IDE_ERROR
.396786	8d 06 03	sta $0306	                STA @w FDC_ST0
.396789	a9 82		lda #$82	                LDA #BIOS_ERR_READ
.39678b	85 00		sta $0320	                STA BIOS_STATUS
.39678d	28		plp		                PLP
.39678e	2b		pld		                PLD
.39678f	ab		plb		                PLB
.396790	7a		ply		                PLY
.396791	18		clc		                CLC
.396792	6b		rtl		                RTL

;******  Return to file: src\kernel.asm

.396793					KERNEL_DATA
>396793	20 20 20 20 0b 0c 0b 0c		greet_msg       .text $20, $20, $20, $20, $0B, $0C, $0B, $0C, $0B, $0C, $0B, $0C, $0B, $0C, " FFFFFFF MMMMMMMM XX    XXX " ,$0D
>39679b	0b 0c 0b 0c 0b 0c 20 46 46 46 46 46 46 46 20 4d
>3967ab	4d 4d 4d 4d 4d 4d 4d 20 58 58 20 20 20 20 58 58
>3967bb	58 20 0d
>3967be	20 20 20 0b 0c 0b 0c 0b		                .text $20, $20, $20, $0B, $0C, $0B, $0C, $0B, $0C, $0B, $0C, $0B, $0C, $20, "FF      MM MM MM   XX XXX   ",$0D
>3967c6	0c 0b 0c 0b 0c 20 46 46 20 20 20 20 20 20 4d 4d
>3967d6	20 4d 4d 20 4d 4d 20 20 20 58 58 20 58 58 58 20
>3967e6	20 20 0d
>3967e9	20 20 0b 0c 0b 0c 0b 0c		                .text $20, $20, $0B, $0C, $0B, $0C, $0B, $0C, $0B, $0C, $0B, $0C, $20, "FFFFF   MM MM MM    XXX      ",$0D
>3967f1	0b 0c 0b 0c 20 46 46 46 46 46 20 20 20 4d 4d 20
>396801	4d 4d 20 4d 4d 20 20 20 20 58 58 58 20 20 20 20
>396811	20 20 0d
>396814	20 0b 0c 0b 0c 0b 0c 0b		                .text $20, $0B, $0C, $0B, $0C, $0B, $0C, $0B, $0C, $0B, $0C, $20, "FF      MM MM MM  XXX  XX     ",$0D
>39681c	0c 0b 0c 20 46 46 20 20 20 20 20 20 4d 4d 20 4d
>39682c	4d 20 4d 4d 20 20 58 58 58 20 20 58 58 20 20 20
>39683c	20 20 0d
>39683f	0b 0c 0b 0c 0b 0c 0b 0c		                .text $0B, $0C, $0B, $0C, $0B, $0C, $0B, $0C, $0B, $0C, $20, "FF      MM MM MM XXX     XX    ",$0D
>396847	0b 0c 20 46 46 20 20 20 20 20 20 4d 4d 20 4d 4d
>396857	20 4d 4d 20 58 58 58 20 20 20 20 20 58 58 20 20
>396867	20 20 0d
>39686a	0d 43 32 35 36 20 46 4f		                .text $0D, "C256 FOENIX FMX -- 3,670,016 Bytes Free", $0D
>396872	45 4e 49 58 20 46 4d 58 20 2d 2d 20 33 2c 36 37
>396882	30 2c 30 31 36 20 42 79 74 65 73 20 46 72 65 65
>396892	0d
>396893	77 77 77 2e 63 32 35 36		                .text "www.c256foenix.com - Kernel version: "
>39689b	66 6f 65 6e 69 78 2e 63 6f 6d 20 2d 20 4b 65 72
>3968ab	6e 65 6c 20 76 65 72 73 69 6f 6e 3a 20

;******  Processing file: src\version.asm

>3968b8	76 30 2e 31 2e 30 2d 61		.text "v0.1.0-alpha+668 (2020-06-09)"
>3968c0	6c 70 68 61 2b 36 36 38 20 28 32 30 32 30 2d 30
>3968d0	36 2d 30 39 29

;******  Return to file: src\kernel.asm

>3968d5	0d 00				                .text $0D,$00
.3968d7					old_pc_style_stat
>3968d7	1d 1d 1d 1d 1d 1d 8d 8d		greet_clr_line1 .text $1D, $1D, $1D, $1D, $1D, $1D, $8D, $8D, $4D, $4D, $2D, $2D, $5D, $5D, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD
>3968df	4d 4d 2d 2d 5d 5d fd fd fd fd fd fd fd fd fd fd
>3968ef	fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd
>3968ff	fd fd
>396901	1d 1d 1d 1d 1d 8d 8d 4d		greet_clr_line2 .text $1D, $1D, $1D, $1D, $1D, $8D, $8D, $4D, $4D, $2D, $2D, $5D, $5D, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD
>396909	4d 2d 2d 5d 5d fd fd fd fd fd fd fd fd fd fd fd
>396919	fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd
>396929	fd fd
>39692b	1d 1d 1d 1d 8d 8d 4d 4d		greet_clr_line3 .text $1D, $1D, $1D, $1D, $8D, $8D, $4D, $4D, $2D, $2D, $5D, $5D, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD
>396933	2d 2d 5d 5d fd fd fd fd fd fd fd fd fd fd fd fd
>396943	fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd
>396953	fd fd
>396955	1d 1d 1d 8d 8d 4d 4d 2d		greet_clr_line4 .text $1D, $1D, $1D, $8D, $8D, $4D, $4D, $2D, $2D, $5D, $5D, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD
>39695d	2d 5d 5d fd fd fd fd fd fd fd fd fd fd fd fd fd
>39696d	fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd
>39697d	fd fd
>39697f	1d 1d 8d 8d 4d 4d 2d 2d		greet_clr_line5 .text $1D, $1D, $8D, $8D, $4D, $4D, $2D, $2D, $5D, $5D, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD, $FD
>396987	5d 5d fd fd fd fd fd fd fd fd fd fd fd fd fd fd
>396997	fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd
>3969a7	fd fd
>3969a9	00 00 00 ff			fg_color_lut	  .text $00, $00, $00, $FF
>3969ad	00 00 80 ff			                .text $00, $00, $80, $FF
>3969b1	00 80 00 ff			                .text $00, $80, $00, $FF
>3969b5	80 00 00 ff			                .text $80, $00, $00, $FF
>3969b9	00 80 80 ff			                .text $00, $80, $80, $FF
>3969bd	80 80 00 ff			                .text $80, $80, $00, $FF
>3969c1	80 00 80 ff			                .text $80, $00, $80, $FF
>3969c5	80 80 80 ff			                .text $80, $80, $80, $FF
>3969c9	00 45 ff ff			                .text $00, $45, $FF, $FF
>3969cd	13 45 8b ff			                .text $13, $45, $8B, $FF
>3969d1	00 00 20 ff			                .text $00, $00, $20, $FF
>3969d5	00 20 00 ff			                .text $00, $20, $00, $FF
>3969d9	20 00 00 ff			                .text $20, $00, $00, $FF
>3969dd	20 20 20 ff			                .text $20, $20, $20, $FF
>3969e1	40 40 40 ff			                .text $40, $40, $40, $FF
>3969e5	ff ff ff ff			                .text $FF, $FF, $FF, $FF
>3969e9	00 00 00 ff			bg_color_lut	  .text $00, $00, $00, $FF
>3969ed	00 00 80 ff			                .text $00, $00, $80, $FF
>3969f1	00 80 00 ff			                .text $00, $80, $00, $FF
>3969f5	80 00 00 ff			                .text $80, $00, $00, $FF
>3969f9	00 20 20 ff			                .text $00, $20, $20, $FF
>3969fd	20 20 00 ff			                .text $20, $20, $00, $FF
>396a01	20 00 20 ff			                .text $20, $00, $20, $FF
>396a05	20 20 20 ff			                .text $20, $20, $20, $FF
>396a09	1e 69 d2 ff			                .text $1E, $69, $D2, $FF
>396a0d	13 45 8b ff			                .text $13, $45, $8B, $FF
>396a11	00 00 20 ff			                .text $00, $00, $20, $FF
>396a15	00 20 00 ff			                .text $00, $20, $00, $FF
>396a19	40 00 00 ff			                .text $40, $00, $00, $FF
>396a1d	10 10 10 ff			                .text $10, $10, $10, $FF
>396a21	40 40 40 ff			                .text $40, $40, $40, $FF
>396a25	ff ff ff ff			                .text $FF, $FF, $FF, $FF
>396a29	43 6d 64 20 30 78 41 41		pass_tst0xAAmsg .text "Cmd 0xAA Test passed...", $0D, $00
>396a31	20 54 65 73 74 20 70 61 73 73 65 64 2e 2e 2e 0d
>396a41	00
>396a42	43 6d 64 20 30 78 41 42		pass_tst0xABmsg .text "Cmd 0xAB Test passed...", $0D, $00
>396a4a	20 54 65 73 74 20 70 61 73 73 65 64 2e 2e 2e 0d
>396a5a	00
>396a5b	43 6d 64 20 30 78 36 30		pass_cmd0x60msg .text "Cmd 0x60 Executed.", $0D, $00
>396a63	20 45 78 65 63 75 74 65 64 2e 0d 00
>396a6f	43 6d 64 20 30 78 46 46		pass_cmd0xFFmsg .text "Cmd 0xFF (Reset) Done.", $0D, $00
>396a77	20 28 52 65 73 65 74 29 20 44 6f 6e 65 2e 0d 00
>396a87	43 6d 64 20 30 78 45 45		pass_cmd0xEEmsg .text "Cmd 0xEE Echo Test passed...", $0D, $00
>396a8f	20 45 63 68 6f 20 54 65 73 74 20 70 61 73 73 65
>396a9f	64 2e 2e 2e 0d 00
>396aa5	4b 65 79 62 6f 61 72 64		Success_kb_init .text "Keyboard Present", $0D, $00
>396aad	20 50 72 65 73 65 6e 74 0d 00
>396ab7	4e 6f 20 4b 65 79 62 6f		Failed_kb_init  .text "No Keyboard Attached or Failed Init...", $0D, $00
>396abf	61 72 64 20 41 74 74 61 63 68 65 64 20 6f 72 20
>396acf	46 61 69 6c 65 64 20 49 6e 69 74 2e 2e 2e 0d 00
>396adf	4e 4f 20 53 49 47 4e 41		bmp_parser_err0 .text "NO SIGNATURE FOUND.", $00
>396ae7	54 55 52 45 20 46 4f 55 4e 44 2e 00
>396af3	42 4d 50 20 4c 4f 41 44		bmp_parser_msg0 .text "BMP LOADED.", $00
>396afb	45 44 2e 00
>396aff	45 58 45 43 55 54 49 4e		bmp_parser_msg1 .text "EXECUTING BMP PARSER", $00
>396b07	47 20 42 4d 50 20 50 41 52 53 45 52 00
>396b14	49 44 45 20 48 44 44 20		IDE_HDD_Present_msg0 .text "IDE HDD Present:", $00
>396b1c	50 72 65 73 65 6e 74 3a 00
>396b25	42 6f 6f 74 20 44 49 50		boot_invalid    .text "Boot DIP switch settings are invalid", $00
>396b2d	20 73 77 69 74 63 68 20 73 65 74 74 69 6e 67 73
>396b3d	20 61 72 65 20 69 6e 76 61 6c 69 64 00
>396b4a	55 6e 61 62 6c 65 20 74		sdc_err_boot    .null "Unable to read the SD card."
>396b52	6f 20 72 65 61 64 20 74 68 65 20 53 44 20 63 61
>396b62	72 64 2e 00
>396b66	55 6e 61 62 6c 65 20 74		ide_err_boot    .null "Unable to read from the IDE drive."
>396b6e	6f 20 72 65 61 64 20 66 72 6f 6d 20 74 68 65 20
>396b7e	49 44 45 20 64 72 69 76 65 2e 00
>396b89	55 6e 61 62 6c 65 20 74		fdc_err_boot    .null "Unable to read from the floppy drive."
>396b91	6f 20 72 65 61 64 20 66 72 6f 6d 20 74 68 65 20
>396ba1	66 6c 6f 70 70 79 20 64 72 69 76 65 2e 00
>396baf	42 6f 6f 74 69 6e 67 20		fdc_boot        .null "Booting from floppy...", 13
>396bb7	66 72 6f 6d 20 66 6c 6f 70 70 79 2e 2e 2e 0d 00
>396bc7	0d 52 45 41 44 59 2e 00		ready_msg       .null $0D,"READY."
>396bcf	41 42 4f 52 54 20 45 52		error_01        .null "ABORT ERROR"
>396bd7	52 4f 52 00
>396bdb	30 31 32 33 34 35 36 37		hex_digits      .text "0123456789ABCDEF",0
>396be3	38 39 41 42 43 44 45 46 00
>396bec					.align 256
>396c00	00 1b 31 32 33 34 35 36		ScanCode_Press_Set1   .text $00, $1B, $31, $32, $33, $34, $35, $36, $37, $38, $39, $30, $2D, $3D, $08, $09    ; $00
>396c08	37 38 39 30 2d 3d 08 09
>396c10	71 77 65 72 74 79 75 69		                      .text $71, $77, $65, $72, $74, $79, $75, $69, $6F, $70, $5B, $5D, $0D, $00, $61, $73    ; $10
>396c18	6f 70 5b 5d 0d 00 61 73
>396c20	64 66 67 68 6a 6b 6c 3b		                      .text $64, $66, $67, $68, $6A, $6B, $6C, $3B, $27, $60, $00, $5C, $7A, $78, $63, $76    ; $20
>396c28	27 60 00 5c 7a 78 63 76
>396c30	62 6e 6d 2c 2e 2f 00 2a		                      .text $62, $6E, $6D, $2C, $2E, $2F, $00, $2A, $00, $20, $00, $00, $00, $00, $00, $00    ; $30
>396c38	00 20 00 00 00 00 00 00
>396c40	00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $11, $00, $00, $9D, $00, $1D, $00, $00    ; $40
>396c48	11 00 00 9d 00 1d 00 00
>396c50	91 00 00 00 00 00 00 00		                      .text $91, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $50
>396c58	00 00 00 00 00 00 00 00
>396c60	00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $60
>396c68	00 00 00 00 00 00 00 00
>396c70	00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $70
>396c78	00 00 00 00 00 00 00 00
>396c80	00 00 21 40 23 24 25 5e		ScanCode_Shift_Set1   .text $00, $00, $21, $40, $23, $24, $25, $5E, $26, $2A, $28, $29, $5F, $2B, $08, $09    ; $00
>396c88	26 2a 28 29 5f 2b 08 09
>396c90	51 57 45 52 54 59 55 49		                      .text $51, $57, $45, $52, $54, $59, $55, $49, $4F, $50, $7B, $7D, $0D, $00, $41, $53    ; $10
>396c98	4f 50 7b 7d 0d 00 41 53
>396ca0	44 46 47 48 4a 4b 4c 3a		                      .text $44, $46, $47, $48, $4A, $4B, $4C, $3A, $22, $7E, $00, $5C, $5A, $58, $43, $56    ; $20
>396ca8	22 7e 00 5c 5a 58 43 56
>396cb0	42 4e 4d 3c 3e 3f 00 00		                      .text $42, $4E, $4D, $3C, $3E, $3F, $00, $00, $00, $20, $00, $00, $00, $00, $00, $00    ; $30
>396cb8	00 20 00 00 00 00 00 00
>396cc0	00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $40
>396cc8	00 00 00 00 00 00 00 00
>396cd0	00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $50
>396cd8	00 00 00 00 00 00 00 00
>396ce0	00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $60
>396ce8	00 00 00 00 00 00 00 00
>396cf0	00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $70
>396cf8	00 00 00 00 00 00 00 00
>396d00	00 1b 31 32 33 34 35 36		ScanCode_Ctrl_Set1    .text $00, $1B, $31, $32, $33, $34, $35, $36, $37, $38, $39, $30, $2D, $3D, $08, $09    ; $00
>396d08	37 38 39 30 2d 3d 08 09
>396d10	71 77 65 72 74 79 75 69		                      .text $71, $77, $65, $72, $74, $79, $75, $69, $6F, $70, $5B, $5D, $0D, $00, $61, $73    ; $10
>396d18	6f 70 5b 5d 0d 00 61 73
>396d20	64 66 67 68 6a 6b 6c 3b		                      .text $64, $66, $67, $68, $6A, $6B, $6C, $3B, $27, $60, $00, $5C, $7A, $78, $03, $76    ; $20
>396d28	27 60 00 5c 7a 78 03 76
>396d30	62 6e 6d 2c 2e 2f 00 2a		                      .text $62, $6E, $6D, $2C, $2E, $2F, $00, $2A, $00, $20, $00, $00, $00, $00, $00, $00    ; $30
>396d38	00 20 00 00 00 00 00 00
>396d40	00 00 00 00 00 18 00 00		                      .text $00, $00, $00, $00, $00, $18, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $40
>396d48	00 00 00 00 00 00 00 00
>396d50	00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $50
>396d58	00 00 00 00 00 00 00 00
>396d60	00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $60
>396d68	00 00 00 00 00 00 00 00
>396d70	00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $70
>396d78	00 00 00 00 00 00 00 00
>396d80	00 1b 31 32 33 34 35 36		ScanCode_Alt_Set1     .text $00, $1B, $31, $32, $33, $34, $35, $36, $37, $38, $39, $30, $2D, $3D, $08, $09    ; $00
>396d88	37 38 39 30 2d 3d 08 09
>396d90	71 77 65 72 74 79 75 69		                      .text $71, $77, $65, $72, $74, $79, $75, $69, $6F, $70, $5B, $5D, $0D, $00, $61, $73    ; $10
>396d98	6f 70 5b 5d 0d 00 61 73
>396da0	64 66 67 68 6a 6b 6c 3b		                      .text $64, $66, $67, $68, $6A, $6B, $6C, $3B, $27, $60, $00, $5C, $7A, $78, $63, $76    ; $20
>396da8	27 60 00 5c 7a 78 63 76
>396db0	62 6e 6d 2c 2e 2f 00 2a		                      .text $62, $6E, $6D, $2C, $2E, $2F, $00, $2A, $00, $20, $00, $00, $00, $00, $00, $00    ; $30
>396db8	00 20 00 00 00 00 00 00
>396dc0	00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $40
>396dc8	00 00 00 00 00 00 00 00
>396dd0	00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $50
>396dd8	00 00 00 00 00 00 00 00
>396de0	00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $60
>396de8	00 00 00 00 00 00 00 00
>396df0	00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $70
>396df8	00 00 00 00 00 00 00 00
>396e00	00 1b 31 32 33 34 35 36		ScanCode_NumLock_Set1 .text $00, $1B, $31, $32, $33, $34, $35, $36, $37, $38, $39, $30, $2D, $3D, $08, $09    ; $00
>396e08	37 38 39 30 2d 3d 08 09
>396e10	71 77 65 72 74 79 75 69		                      .text $71, $77, $65, $72, $74, $79, $75, $69, $6F, $70, $5B, $5D, $0D, $00, $61, $73    ; $10
>396e18	6f 70 5b 5d 0d 00 61 73
>396e20	64 66 67 68 6a 6b 6c 3b		                      .text $64, $66, $67, $68, $6A, $6B, $6C, $3B, $27, $60, $00, $5C, $7A, $78, $63, $76    ; $20
>396e28	27 60 00 5c 7a 78 63 76
>396e30	62 6e 6d 2c 2e 2f 00 2a		                      .text $62, $6E, $6D, $2C, $2E, $2F, $00, $2A, $00, $20, $00, $00, $00, $00, $00, $00    ; $30
>396e38	00 20 00 00 00 00 00 00
>396e40	00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $40
>396e48	00 00 00 00 00 00 00 00
>396e50	00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $50
>396e58	00 00 00 00 00 00 00 00
>396e60	00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $60
>396e68	00 00 00 00 00 00 00 00
>396e70	00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $70
>396e78	00 00 00 00 00 00 00 00
>396e80	00 00 00 00 00 00 00 00		ScanCode_Prefix_Set1  .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $00
>396e88	00 00 00 00 00 00 00 00
>396e90	00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $10
>396e98	00 00 00 00 00 00 00 00
>396ea0	00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $20
>396ea8	00 00 00 00 00 00 00 00
>396eb0	00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $30
>396eb8	00 00 00 00 00 00 00 00
>396ec0	00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $11, $00, $00, $9D, $00, $1D, $00, $00    ; $40
>396ec8	11 00 00 9d 00 1d 00 00
>396ed0	91 00 0f 7f 00 00 00 00		                      .text $91, $00, $0F, $7F, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $50
>396ed8	00 00 00 00 00 00 00 00
>396ee0	00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $60
>396ee8	00 00 00 00 00 00 00 00
>396ef0	00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $70
>396ef8	00 00 00 00 00 00 00 00
>396f00					.align 256
>396f00	00 14 1c 21 26 2a 2e 31		GAMMA_2_2_Tbl         .text  $00, $14, $1c, $21, $26, $2a, $2e, $31, $34, $37, $3a, $3d, $3f, $41, $44, $46
>396f08	34 37 3a 3d 3f 41 44 46
>396f10	48 4a 4c 4e 50 51 53 55		                      .text  $48, $4a, $4c, $4e, $50, $51, $53, $55, $57, $58, $5a, $5b, $5d, $5e, $60, $61
>396f18	57 58 5a 5b 5d 5e 60 61
>396f20	63 64 66 67 68 6a 6b 6c		                      .text  $63, $64, $66, $67, $68, $6a, $6b, $6c, $6d, $6f, $70, $71, $72, $73, $75, $76
>396f28	6d 6f 70 71 72 73 75 76
>396f30	77 78 79 7a 7b 7c 7d 7e		                      .text  $77, $78, $79, $7a, $7b, $7c, $7d, $7e, $80, $81, $82, $83, $84, $85, $86, $87
>396f38	80 81 82 83 84 85 86 87
>396f40	88 88 89 8a 8b 8c 8d 8e		                      .text  $88, $88, $89, $8a, $8b, $8c, $8d, $8e, $8f, $90, $91, $92, $93, $93, $94, $95
>396f48	8f 90 91 92 93 93 94 95
>396f50	96 97 98 99 99 9a 9b 9c		                      .text  $96, $97, $98, $99, $99, $9a, $9b, $9c, $9d, $9e, $9e, $9f, $a0, $a1, $a2, $a2
>396f58	9d 9e 9e 9f a0 a1 a2 a2
>396f60	a3 a4 a5 a5 a6 a7 a8 a8		                      .text  $a3, $a4, $a5, $a5, $a6, $a7, $a8, $a8, $a9, $aa, $ab, $ab, $ac, $ad, $ae, $ae
>396f68	a9 aa ab ab ac ad ae ae
>396f70	af b0 b0 b1 b2 b2 b3 b4		                      .text  $AF, $b0, $b0, $b1, $b2, $b2, $b3, $b4, $b5, $b5, $b6, $b7, $b7, $b8, $b9, $b9
>396f78	b5 b5 b6 b7 b7 b8 b9 b9
>396f80	ba bb bb bc bd bd be be		                      .text  $ba, $bb, $bb, $bc, $bd, $bd, $be, $be, $bf, $c0, $c0, $c1, $c2, $c2, $c3, $c4
>396f88	bf c0 c0 c1 c2 c2 c3 c4
>396f90	c4 c5 c5 c6 c7 c7 c8 c8		                      .text  $c4, $c5, $c5, $c6, $c7, $c7, $c8, $c8, $c9, $ca, $ca, $cb, $cb, $cc, $cd, $cd
>396f98	c9 ca ca cb cb cc cd cd
>396fa0	ce ce cf d0 d0 d1 d1 d2		                      .text  $ce, $ce, $cf, $d0, $d0, $d1, $d1, $d2, $d2, $d3, $d4, $d4, $d5, $d5, $d6, $d6
>396fa8	d2 d3 d4 d4 d5 d5 d6 d6
>396fb0	d7 d8 d8 d9 d9 da da db		                      .text  $d7, $d8, $d8, $d9, $d9, $da, $da, $db, $db, $dc, $dc, $dd, $de, $de, $df, $df
>396fb8	db dc dc dd de de df df
>396fc0	e0 e0 e1 e1 e2 e2 e3 e3		                      .text  $e0, $e0, $e1, $e1, $e2, $e2, $e3, $e3, $e4, $e4, $e5, $e5, $e6, $e6, $e7, $e7
>396fc8	e4 e4 e5 e5 e6 e6 e7 e7
>396fd0	e8 e8 e9 e9 ea ea eb eb		                      .text  $e8, $e8, $e9, $e9, $ea, $ea, $eb, $eb, $ec, $ec, $ed, $ed, $ee, $ee, $ef, $ef
>396fd8	ec ec ed ed ee ee ef ef
>396fe0	f0 f0 f1 f1 f2 f2 f3 f3		                      .text  $f0, $f0, $f1, $f1, $f2, $f2, $f3, $f3, $f4, $f4, $f5, $f5, $f6, $f6, $f7, $f7
>396fe8	f4 f4 f5 f5 f6 f6 f7 f7
>396ff0	f8 f8 f9 f9 f9 fa fa fb		                      .text  $f8, $f8, $f9, $f9, $f9, $fa, $fa, $fb, $fb, $fc, $fc, $fd, $fd, $fe, $fe, $ff
>396ff8	fb fc fc fd fd fe fe ff
>397000					.align 256
>397000	00 0b 11 15 19 1c 1f 22		GAMMA_1_8_Tbl         .text  $00, $0b, $11, $15, $19, $1c, $1f, $22, $25, $27, $2a, $2c, $2e, $30, $32, $34
>397008	25 27 2a 2c 2e 30 32 34
>397010	36 38 3a 3c 3d 3f 41 43		                      .text  $36, $38, $3a, $3c, $3d, $3f, $41, $43, $44, $46, $47, $49, $4a, $4c, $4d, $4f
>397018	44 46 47 49 4a 4c 4d 4f
>397020	50 51 53 54 55 57 58 59		                      .text  $50, $51, $53, $54, $55, $57, $58, $59, $5b, $5c, $5d, $5e, $60, $61, $62, $63
>397028	5b 5c 5d 5e 60 61 62 63
>397030	64 65 67 68 69 6a 6b 6c		                      .text  $64, $65, $67, $68, $69, $6a, $6b, $6c, $6d, $6e, $70, $71, $72, $73, $74, $75
>397038	6d 6e 70 71 72 73 74 75
>397040	76 77 78 79 7a 7b 7c 7d		                      .text  $76, $77, $78, $79, $7a, $7b, $7c, $7d, $7e, $7f, $80, $81, $82, $83, $84, $84
>397048	7e 7f 80 81 82 83 84 84
>397050	85 86 87 88 89 8a 8b 8c		                      .text  $85, $86, $87, $88, $89, $8a, $8b, $8c, $8d, $8e, $8e, $8f, $90, $91, $92, $93
>397058	8d 8e 8e 8f 90 91 92 93
>397060	94 95 95 96 97 98 99 9a		                      .text  $94, $95, $95, $96, $97, $98, $99, $9a, $9a, $9b, $9c, $9d, $9e, $9f, $9f, $a0
>397068	9a 9b 9c 9d 9e 9f 9f a0
>397070	a1 a2 a3 a3 a4 a5 a6 a6		                      .text  $a1, $a2, $a3, $a3, $a4, $a5, $a6, $a6, $a7, $a8, $a9, $aa, $aa, $ab, $ac, $ad
>397078	a7 a8 a9 aa aa ab ac ad
>397080	ad ae af b0 b0 b1 b2 b3		                      .text  $ad, $ae, $af, $b0, $b0, $b1, $b2, $b3, $b3, $b4, $b5, $b6, $b6, $b7, $b8, $b8
>397088	b3 b4 b5 b6 b6 b7 b8 b8
>397090	b9 ba bb bb bc bd bd be		                      .text  $b9, $ba, $bb, $bb, $bc, $bd, $bd, $be, $bf, $bf, $c0, $c1, $c2, $c2, $c3, $c4
>397098	bf bf c0 c1 c2 c2 c3 c4
>3970a0	c4 c5 c6 c6 c7 c8 c8 c9		                      .text  $c4, $c5, $c6, $c6, $c7, $c8, $c8, $c9, $ca, $ca, $cb, $cc, $cc, $cd, $ce, $ce
>3970a8	ca ca cb cc cc cd ce ce
>3970b0	cf d0 d0 d1 d2 d2 d3 d4		                      .text  $cf, $d0, $d0, $d1, $d2, $d2, $d3, $d4, $d4, $d5, $d6, $d6, $d7, $d7, $d8, $d9
>3970b8	d4 d5 d6 d6 d7 d7 d8 d9
>3970c0	d9 da db db dc dc dd de		                      .text  $d9, $da, $db, $db, $dc, $dc, $dd, $de, $de, $df, $e0, $e0, $e1, $e1, $e2, $e3
>3970c8	de df e0 e0 e1 e1 e2 e3
>3970d0	e3 e4 e4 e5 e6 e6 e7 e7		                      .text  $e3, $e4, $e4, $e5, $e6, $e6, $e7, $e7, $e8, $e9, $e9, $ea, $ea, $eb, $ec, $ec
>3970d8	e8 e9 e9 ea ea eb ec ec
>3970e0	ed ed ee ef ef f0 f0 f1		                      .text  $ed, $ed, $ee, $ef, $ef, $f0, $f0, $f1, $f1, $f2, $f3, $f3, $f4, $f4, $f5, $f5
>3970e8	f1 f2 f3 f3 f4 f4 f5 f5
>3970f0	f6 f7 f7 f8 f8 f9 f9 fa		                      .text  $f6, $f7, $f7, $f8, $f8, $f9, $f9, $fa, $fb, $fb, $fc, $fc, $fd, $fd, $fe, $ff
>3970f8	fb fb fc fc fd fd fe ff
>397100					.align 256
>397100	1d c8 a7 ac 10 d6 52 7c		RANDOM_LUT_Tbl		    .text  $1d, $c8, $a7, $ac, $10, $d6, $52, $7c, $83, $dd, $ce, $39, $cd, $c5, $3b, $15
>397108	83 dd ce 39 cd c5 3b 15
>397110	22 55 3b 94 e0 33 1f 38						              .text  $22, $55, $3b, $94, $e0, $33, $1f, $38, $87, $12, $31, $65, $89, $27, $88, $42
>397118	87 12 31 65 89 27 88 42
>397120	b2 32 72 84 b2 b2 31 52						              .text  $b2, $32, $72, $84, $b2, $b2, $31, $52, $94, $ce, $56, $ec, $fe, $da, $58, $c9
>397128	94 ce 56 ec fe da 58 c9
>397130	c8 5b 53 2a 08 3b 19 c1						              .text  $c8, $5b, $53, $2a, $08, $3b, $19, $c1, $d0, $10, $2c, $b2, $4b, $ea, $32, $61
>397138	d0 10 2c b2 4b ea 32 61
>397140	da 34 33 8f 2b da 49 89						              .text  $da, $34, $33, $8f, $2b, $da, $49, $89, $a1, $e6, $ca, $2d, $b3, $ce, $b0, $79
>397148	a1 e6 ca 2d b3 ce b0 79
>397150	44 aa 32 82 91 e9 29 16						              .text  $44, $aa, $32, $82, $91, $e9, $29, $16, $5f, $e3, $fb, $bd, $15, $2e, $be, $f5
>397158	5f e3 fb bd 15 2e be f5
>397160	e9 4a e4 2e 60 24 94 35						              .text  $e9, $4a, $e4, $2e, $60, $24, $94, $35, $8d, $8f, $2c, $80, $0a, $5e, $99, $36
>397168	8d 8f 2c 80 0a 5e 99 36
>397170	ac ab 21 26 42 7c 5e bc						              .text  $ac, $ab, $21, $26, $42, $7c, $5e, $bc, $13, $52, $44, $2f, $e3, $ef, $44, $a2
>397178	13 52 44 2f e3 ef 44 a2
>397180	86 c1 9c 47 5f 36 6d 02						              .text  $86, $c1, $9c, $47, $5f, $36, $6d, $02, $be, $23, $02, $58, $0a, $52, $5e, $b4
>397188	be 23 02 58 0a 52 5e b4
>397190	9f 06 08 c9 97 cb 9e dd						              .text  $9f, $06, $08, $c9, $97, $cb, $9e, $dd, $d5, $cf, $3e, $df, $c4, $9e, $da, $bb
>397198	d5 cf 3e df c4 9e da bb
>3971a0	9b 5d c9 f5 d9 c3 7e 87						              .text  $9b, $5d, $c9, $f5, $d9, $c3, $7e, $87, $77, $7d, $b1, $3b, $4a, $68, $35, $6e
>3971a8	77 7d b1 3b 4a 68 35 6e
>3971b0	ee 47 ad 8f fd 73 2e 46						              .text  $ee, $47, $ad, $8f, $fd, $73, $2e, $46, $b5, $8f, $44, $63, $55, $6f, $e1, $50
>3971b8	b5 8f 44 63 55 6f e1 50
>3971c0	f4 b6 a3 4f 68 c4 a5 a4						              .text  $f4, $b6, $a3, $4f, $68, $c4, $a5, $a4, $57, $74, $b9, $bd, $05, $14, $50, $eb
>3971c8	57 74 b9 bd 05 14 50 eb
>3971d0	a5 5c 57 2f 99 dc 2e 8a						              .text  $a5, $5c, $57, $2f, $99, $dc, $2e, $8a, $44, $bc, $ec, $db, $22, $58, $fc, $be
>3971d8	44 bc ec db 22 58 fc be
>3971e0	5f 3f 50 bd 2a 36 ab ae						              .text  $5f, $3f, $50, $bd, $2a, $36, $ab, $ae, $24, $aa, $82, $11, $5c, $9f, $43, $4d
>3971e8	24 aa 82 11 5c 9f 43 4d
>3971f0	8f 0c 20 00 91 b6 45 9e						              .text  $8f, $0c, $20, $00, $91, $b6, $45, $9e, $3e, $3d, $66, $7e, $0a, $1c, $6b, $74
>3971f8	3e 3d 66 7e 0a 1c 6b 74
>397200					.align 16
>397200	00 01 01 00 00 00 00 00		MOUSE_POINTER_PTR     .text $00,$01,$01,$00,$00,$00,$00,$00,$01,$01,$01,$00,$00,$00,$00,$00
>397208	01 01 01 00 00 00 00 00
>397210	01 ff ff 01 00 00 01 01		                      .text $01,$FF,$FF,$01,$00,$00,$01,$01,$FF,$FF,$FF,$01,$00,$00,$00,$00
>397218	ff ff ff 01 00 00 00 00
>397220	01 ff ff ff 01 01 55 ff		                      .text $01,$FF,$FF,$FF,$01,$01,$55,$FF,$01,$55,$FF,$FF,$01,$00,$00,$00
>397228	01 55 ff ff 01 00 00 00
>397230	01 55 ff ff ff ff 01 55		                      .text $01,$55,$FF,$FF,$FF,$FF,$01,$55,$FF,$FF,$FF,$FF,$01,$00,$00,$00
>397238	ff ff ff ff 01 00 00 00
>397240	00 01 55 ff ff ff ff ff		                      .text $00,$01,$55,$FF,$FF,$FF,$FF,$FF,$FF,$FF,$01,$FF,$FF,$01,$00,$00
>397248	ff ff 01 ff ff 01 00 00
>397250	00 00 01 55 ff ff ff ff		                      .text $00,$00,$01,$55,$FF,$FF,$FF,$FF,$01,$FF,$FF,$01,$FF,$01,$00,$00
>397258	01 ff ff 01 ff 01 00 00
>397260	00 00 01 01 55 ff ff ff		                      .text $00,$00,$01,$01,$55,$FF,$FF,$FF,$FF,$01,$FF,$FF,$FF,$01,$00,$00
>397268	ff 01 ff ff ff 01 00 00
>397270	00 00 01 55 01 55 ff ff		                      .text $00,$00,$01,$55,$01,$55,$FF,$FF,$FF,$FF,$FF,$FF,$FF,$01,$01,$00
>397278	ff ff ff ff ff 01 01 00
>397280	00 00 01 55 55 55 ff ff		                      .text $00,$00,$01,$55,$55,$55,$FF,$FF,$FF,$FF,$FF,$FF,$01,$FF,$FF,$01
>397288	ff ff ff ff 01 ff ff 01
>397290	00 00 00 01 55 55 55 ff		                      .text $00,$00,$00,$01,$55,$55,$55,$FF,$FF,$FF,$FF,$FF,$FF,$FF,$FF,$01
>397298	ff ff ff ff ff ff ff 01
>3972a0	00 00 00 00 01 55 55 55		                      .text $00,$00,$00,$00,$01,$55,$55,$55,$55,$55,$01,$FF,$FF,$55,$01,$00
>3972a8	55 55 01 ff ff 55 01 00
>3972b0	00 00 00 00 00 01 01 01		                      .text $00,$00,$00,$00,$00,$01,$01,$01,$01,$01,$55,$FF,$55,$01,$00,$00
>3972b8	01 01 55 ff 55 01 00 00
>3972c0	00 00 00 00 00 00 00 00		                      .text $00,$00,$00,$00,$00,$00,$00,$00,$01,$55,$55,$55,$01,$00,$00,$00
>3972c8	01 55 55 55 01 00 00 00
>3972d0	00 00 00 00 00 00 00 00		                      .text $00,$00,$00,$00,$00,$00,$00,$00,$01,$55,$55,$01,$00,$00,$00,$00
>3972d8	01 55 55 01 00 00 00 00
>3972e0	00 00 00 00 00 00 00 00		                      .text $00,$00,$00,$00,$00,$00,$00,$00,$00,$01,$01,$00,$00,$00,$00,$00
>3972e8	00 01 01 00 00 00 00 00
>3972f0	00 00 00 00 00 00 00 00		                      .text $00,$00,$00,$00,$00,$00,$00,$00,$00,$00,$00,$00,$00,$00,$00,$00
>3972f8	00 00 00 00 00 00 00 00
.3ff000					FONT_4_BANK0
>3ff000	00 00 00 00 00 00 00 00		.binary "FONT/Bm437_PhoenixEGA_8x8.bin", 0, 2048
>3ff008	7e 81 a5 81 bd 99 81 7e 3c 7e db ff c3 7e 3c 00
>3ff018	00 ee fe fe 7c 38 10 00 10 38 7c fe 7c 38 10 00
>3ff028	00 3c 18 ff ff 08 18 00 10 38 7c fe fe 10 38 00
>3ff038	00 00 18 3c 18 00 00 00 ff ff e7 c3 e7 ff ff ff
>3ff048	00 3c 42 81 81 42 3c 00 ff c3 bd 7e 7e bd c3 ff
>3ff058	01 03 07 0f 1f 3f 7f ff ff fe fc f8 f0 e0 c0 80
>3ff068	04 06 07 04 04 fc f8 00 0c 0a 0d 0b f9 f9 1f 1f
>3ff078	00 92 7c 44 c6 7c 92 00 00 00 60 78 7e 78 60 00
>3ff088	00 00 06 1e 7e 1e 06 00 18 7e 18 18 18 18 7e 18
>3ff098	66 66 66 66 66 00 66 00 ff b6 76 36 36 36 36 00
>3ff0a8	7e c1 dc 22 22 1f 83 7e 00 00 00 7e 7e 00 00 00
>3ff0b8	18 7e 18 18 7e 18 00 ff 18 7e 18 18 18 18 18 00
>3ff0c8	18 18 18 18 18 7e 18 00 00 04 06 ff 06 04 00 00
>3ff0d8	00 20 60 ff 60 20 00 00 00 00 00 c0 c0 c0 ff 00
>3ff0e8	00 24 66 ff 66 24 00 00 00 00 10 38 7c fe 00 00
>3ff0f8	00 00 00 fe 7c 38 10 00 00 00 00 00 00 00 00 00
>3ff108	30 30 30 30 30 00 30 00 66 66 00 00 00 00 00 00
>3ff118	6c 6c fe 6c fe 6c 6c 00 10 7c d2 7c 86 7c 10 00
>3ff128	f0 96 fc 18 3e 72 de 00 30 48 30 78 ce cc 78 00
>3ff138	0c 0c 18 00 00 00 00 00 10 60 c0 c0 c0 60 10 00
>3ff148	10 0c 06 06 06 0c 10 00 00 54 38 fe 38 54 00 00
>3ff158	00 18 18 7e 18 18 00 00 00 00 00 00 00 00 18 70
>3ff168	00 00 00 7e 00 00 00 00 00 00 00 00 00 00 18 00
>3ff178	02 06 0c 18 30 60 c0 00 7c ce de f6 e6 e6 7c 00
>3ff188	18 38 78 18 18 18 3c 00 7c c6 06 0c 30 60 fe 00
>3ff198	7c c6 06 3c 06 c6 7c 00 0e 1e 36 66 fe 06 06 00
>3ff1a8	fe c0 c0 fc 06 06 fc 00 7c c6 c0 fc c6 c6 7c 00
>3ff1b8	fe 06 0c 18 30 60 60 00 7c c6 c6 7c c6 c6 7c 00
>3ff1c8	7c c6 c6 7e 06 c6 7c 00 00 30 00 00 00 30 00 00
>3ff1d8	00 30 00 00 00 30 20 00 00 1c 30 60 30 1c 00 00
>3ff1e8	00 00 7e 00 7e 00 00 00 00 70 18 0c 18 70 00 00
>3ff1f8	7c c6 0c 18 30 00 30 00 7c 82 9a aa aa 9e 7c 00
>3ff208	7c c6 c6 fe c6 c6 c6 00 fc 66 66 7c 66 66 fc 00
>3ff218	7c c6 c0 c0 c0 c6 7c 00 fc 66 66 66 66 66 fc 00
>3ff228	fe 62 68 78 68 62 fe 00 fe 62 68 78 68 60 f0 00
>3ff238	7c c6 c6 c0 de c6 7c 00 c6 c6 c6 fe c6 c6 c6 00
>3ff248	3c 18 18 18 18 18 3c 00 1e 0c 0c 0c 0c cc 78 00
>3ff258	c6 cc d8 f0 d8 cc c6 00 f0 60 60 60 60 62 fe 00
>3ff268	c6 ee fe d6 c6 c6 c6 00 c6 e6 f6 de ce c6 c6 00
>3ff278	7c c6 c6 c6 c6 c6 7c 00 fc 66 66 7c 60 60 f0 00
>3ff288	7c c6 c6 c6 c6 c6 7c 0c fc 66 66 7c 66 66 e6 00
>3ff298	7c c6 c0 7c 06 c6 7c 00 7e 5a 18 18 18 18 3c 00
>3ff2a8	c6 c6 c6 c6 c6 c6 7c 00 c6 c6 c6 c6 c6 6c 38 00
>3ff2b8	c6 c6 c6 c6 d6 ee c6 00 c6 6c 38 38 38 6c c6 00
>3ff2c8	66 66 66 3c 18 18 3c 00 fe c6 0c 18 30 66 fe 00
>3ff2d8	1c 18 18 18 18 18 1c 00 c0 60 30 18 0c 06 02 00
>3ff2e8	70 30 30 30 30 30 70 00 00 00 10 38 6c c6 00 00
>3ff2f8	00 00 00 00 00 00 00 ff 30 30 18 00 00 00 00 00
>3ff308	00 00 7c 06 7e c6 7e 00 c0 c0 fc c6 c6 c6 fc 00
>3ff318	00 00 7c c6 c0 c6 7c 00 06 06 7e c6 c6 c6 7e 00
>3ff328	00 00 7c c6 fe c0 7c 00 3c 66 60 f0 60 60 60 00
>3ff338	00 00 7e c6 c6 7e 06 7c c0 c0 fc c6 c6 c6 c6 00
>3ff348	18 00 38 18 18 18 3c 00 00 0c 00 1c 0c 0c cc 78
>3ff358	c0 c0 c6 d8 f0 d8 c6 00 38 18 18 18 18 18 3c 00
>3ff368	00 00 ee fe d6 c6 c6 00 00 00 fc c6 c6 c6 c6 00
>3ff378	00 00 7c c6 c6 c6 7c 00 00 00 fc c6 c6 fc c0 c0
>3ff388	00 00 7e c6 c6 7e 06 06 00 00 de 76 60 60 60 00
>3ff398	00 00 7c c0 7c 06 7c 00 18 18 7e 18 18 18 1e 00
>3ff3a8	00 00 c6 c6 c6 c6 7e 00 00 00 c6 c6 c6 6c 38 00
>3ff3b8	00 00 c6 c6 d6 fe c6 00 00 00 c6 6c 38 6c c6 00
>3ff3c8	00 00 c6 c6 c6 7e 06 7c 00 00 fe 0c 18 60 fe 00
>3ff3d8	0e 18 18 70 18 18 0e 00 18 18 18 00 18 18 18 00
>3ff3e8	e0 30 30 1c 30 30 e0 00 00 00 70 9a 0e 00 00 00
>3ff3f8	00 00 18 3c 66 ff 00 00 7c c6 c0 c0 c6 7c 18 70
>3ff408	66 00 c6 c6 c6 c6 7e 00 0e 18 7c c6 fe c0 7c 00
>3ff418	18 24 7c 06 7e c6 7e 00 66 00 7c 06 7e c6 7e 00
>3ff428	38 0c 7c 06 7e c6 7e 00 18 00 7c 06 7e c6 7e 00
>3ff438	00 00 7c c0 c0 7c 18 70 18 24 7c c6 fe c0 7c 00
>3ff448	66 00 7c c6 fe c0 7c 00 70 18 7c c6 fe c0 7c 00
>3ff458	66 00 38 18 18 18 3c 00 18 24 38 18 18 18 3c 00
>3ff468	38 0c 38 18 18 18 3c 00 66 00 7c c6 fe c6 c6 00
>3ff478	18 00 7c c6 fe c6 c6 00 0e 18 fe 60 78 60 fe 00
>3ff488	00 00 7c 1a 7e d8 7e 00 7e d8 d8 de f8 d8 de 00
>3ff498	18 24 7c c6 c6 c6 7c 00 66 00 7c c6 c6 c6 7c 00
>3ff4a8	38 0c 7c c6 c6 c6 7c 00 18 24 c6 c6 c6 c6 7e 00
>3ff4b8	38 0c c6 c6 c6 c6 7e 00 66 00 c6 c6 c6 7e 06 7c
>3ff4c8	66 7c c6 c6 c6 c6 7c 00 c6 00 c6 c6 c6 c6 7c 00
>3ff4d8	18 7c c6 c0 c6 7c 18 00 1e 32 30 78 30 70 fe 00
>3ff4e8	66 3c 18 7e 18 3c 18 00 fc c6 fc c0 cc de cc 0e
>3ff4f8	00 1c 32 30 fc 30 f0 00 0e 18 7c 06 7e c6 7e 00
>3ff508	1a 30 38 18 18 18 3c 00 0e 18 7c c6 c6 c6 7c 00
>3ff518	0e 18 c6 c6 c6 c6 7e 00 66 98 fc c6 c6 c6 c6 00
>3ff528	66 98 e6 f6 de ce c6 00 7c 06 7e c6 7e 00 fe 00
>3ff538	7c c6 c6 c6 7c 00 fe 00 18 00 18 30 60 c6 7c 00
>3ff548	00 00 fe c0 c0 c0 c0 00 00 00 fe 06 06 06 06 00
>3ff558	c0 c0 c0 de 06 0c 1e 00 c0 c0 c0 cc 1c 3e 0c 00
>3ff568	30 00 30 30 30 30 30 00 00 36 6c d8 6c 36 00 00
>3ff578	00 d8 6c 36 6c d8 00 00 aa aa aa aa aa aa aa aa
>3ff588	aa 55 aa 55 aa 55 aa 55 44 22 44 22 44 22 44 22
>3ff598	18 18 18 18 18 18 18 18 18 18 18 f8 18 18 18 18
>3ff5a8	18 18 18 f8 18 f8 18 18 36 36 36 f6 36 36 36 36
>3ff5b8	00 00 00 fe 36 36 36 36 00 00 00 f8 18 f8 18 18
>3ff5c8	36 36 36 f6 06 f6 36 36 36 36 36 36 36 36 36 36
>3ff5d8	00 00 00 fe 06 f6 36 36 36 36 36 f6 06 fe 00 00
>3ff5e8	36 36 36 fe 00 00 00 00 18 18 18 f8 18 f8 00 00
>3ff5f8	00 00 00 f8 18 18 18 18 18 18 18 1f 00 00 00 00
>3ff608	18 18 18 ff 00 00 00 00 00 00 00 ff 18 18 18 18
>3ff618	18 18 18 1f 18 18 18 18 00 00 00 ff 00 00 00 00
>3ff628	18 18 18 ff 18 18 18 18 18 18 18 1f 18 1f 18 18
>3ff638	36 36 36 37 36 36 36 36 36 36 36 37 30 3f 00 00
>3ff648	00 00 00 3f 30 37 36 36 36 36 36 f7 00 ff 00 00
>3ff658	00 00 00 ff 00 f7 36 36 36 36 36 37 30 37 36 36
>3ff668	00 00 00 ff 00 ff 00 00 36 36 36 f7 00 f7 36 36
>3ff678	18 18 18 ff 00 ff 00 00 36 36 36 ff 00 00 00 00
>3ff688	00 00 00 ff 00 ff 18 18 00 00 00 ff 36 36 36 36
>3ff698	36 36 36 3f 00 00 00 00 18 18 18 1f 18 1f 00 00
>3ff6a8	00 00 00 1f 18 1f 18 18 00 00 00 3f 36 36 36 36
>3ff6b8	36 36 36 ff 36 36 36 36 18 18 18 ff 18 ff 18 18
>3ff6c8	18 18 18 f8 00 00 00 00 00 00 00 1f 18 18 18 18
>3ff6d8	ff ff ff ff ff ff ff ff 00 00 00 00 ff ff ff ff
>3ff6e8	f0 f0 f0 f0 f0 f0 f0 f0 0f 0f 0f 0f 0f 0f 0f 0f
>3ff6f8	ff ff ff ff 00 00 00 00 00 00 77 98 98 77 00 00
>3ff708	1c 36 66 fc c6 c6 fc c0 fe 62 60 60 60 60 60 00
>3ff718	00 00 ff 66 66 66 66 00 fe 62 30 18 30 62 fe 00
>3ff728	00 00 3f 66 c6 cc 78 00 00 00 33 33 33 3e 30 f0
>3ff738	00 00 ff 18 18 18 18 00 3c 18 3c 66 66 3c 18 3c
>3ff748	00 7c c6 fe c6 7c 00 00 00 7e c3 c3 c3 66 e7 00
>3ff758	1e 19 3c 66 c6 cc 78 00 00 00 66 99 99 66 00 00
>3ff768	00 03 7c ce e6 7c c0 00 00 3e c0 fe c0 3e 00 00
>3ff778	00 7e c3 c3 c3 c3 00 00 00 fe 00 fe 00 fe 00 00
>3ff788	18 18 7e 18 18 7e 00 00 70 18 0c 18 70 00 fe 00
>3ff798	1c 30 60 30 1c 00 fe 00 00 0e 1b 18 18 18 18 18
>3ff7a8	18 18 18 18 18 d8 70 00 00 18 00 7e 00 18 00 00
>3ff7b8	00 76 dc 00 76 dc 00 00 3c 66 3c 00 00 00 00 00
>3ff7c8	00 18 3c 18 00 00 00 00 00 00 00 00 18 00 00 00
>3ff7d8	0f 0c 0c 0c ec 6c 38 00 d8 ec cc cc 00 00 00 00
>3ff7e8	f0 30 c0 f0 00 00 00 00 00 00 00 3c 3c 3c 3c 00
>3ff7f8	00 00 00 00 00 00 00 00
.3ff800					FONT_4_BANK1
>3ff800	00 00 00 00 00 00 00 00		.binary "FONT/CBM-ASCII_8x8.bin", 0, 2048
>3ff808	7c 82 aa 82 ba 92 82 7c 7c fe d6 fe c6 ee fe 7c
>3ff818	ff fd fb f5 eb d5 ab ff ff e1 fd 85 85 87 87 ff
>3ff828	ff bd db e7 e7 db bd ff ff 81 81 bd bd bd 81 ff
>3ff838	ff ff ff ff ff 81 81 ff 00 08 10 20 10 08 00 00
>3ff848	00 24 14 0c 14 24 00 00 00 8e 88 8c 88 e8 00 00
>3ff858	00 00 00 00 00 00 00 00 00 ee 88 cc 88 88 00 00
>3ff868	00 00 04 14 3c 10 00 00 00 30 4c 4c 30 00 00 00
>3ff878	00 38 28 38 28 00 00 00 ff 81 bd bd bd bd 81 ff
>3ff888	ff 55 aa 55 aa 55 aa ff ab d5 ab d5 ab d5 ab d5
>3ff898	ff 81 81 81 81 81 81 ff ff f9 e1 81 81 e1 f9 ff
>3ff8a8	ff 9f 87 81 81 87 9f ff ff e7 e7 c3 c3 81 81 ff
>3ff8b8	ff 81 81 c3 c3 e7 e7 ff 00 26 54 04 04 04 06 00
>3ff8c8	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;	...repeated 3 times (48 bytes)...
>3ff908	10 10 10 10 00 10 00 00 24 24 24 00 00 00 00 00
>3ff918	24 7e 24 24 7e 24 00 00 10 3c 50 38 14 78 10 00
>3ff928	62 64 08 10 20 4c 8c 00 30 48 48 30 58 4c 4c 38
>3ff938	10 10 10 00 00 00 00 00 08 10 20 20 20 20 10 08
>3ff948	10 08 04 04 04 04 08 10 00 24 18 7e 18 24 00 00
>3ff958	00 10 10 7c 10 10 00 00 00 00 00 00 10 10 20 00
>3ff968	00 00 00 3c 00 00 00 00 00 00 00 00 18 18 00 00
>3ff978	04 04 08 08 10 10 20 20 3c 46 4a 52 62 42 3c 00
>3ff988	10 30 10 10 10 10 38 00 38 44 04 18 20 40 7c 00
>3ff998	38 44 04 18 04 44 38 00 08 18 28 48 7c 08 08 00
>3ff9a8	7c 40 78 04 04 44 38 00 38 44 40 78 44 44 38 00
>3ff9b8	7c 44 04 08 08 10 10 00 38 44 44 38 44 44 38 00
>3ff9c8	38 44 44 3c 04 44 38 00 00 00 18 00 00 18 00 00
>3ff9d8	00 00 18 00 00 18 18 30 00 08 10 20 10 08 00 00
>3ff9e8	00 00 3c 00 3c 00 00 00 00 10 08 04 08 10 00 00
>3ff9f8	38 44 04 08 10 00 10 00 38 44 4c 4c 40 44 38 00
>3ffa08	10 28 44 7c 44 44 00 00 78 44 78 44 44 78 00 00
>3ffa18	38 44 40 40 44 38 00 00 78 44 44 44 44 78 00 00
>3ffa28	7c 40 78 40 40 7c 00 00 7c 40 78 40 40 40 00 00
>3ffa38	38 44 40 4c 44 38 00 00 44 44 7c 44 44 44 00 00
>3ffa48	38 10 10 10 10 38 00 00 1c 08 08 08 48 30 00 00
>3ffa58	24 28 30 30 28 24 00 00 20 20 20 20 20 3c 00 00
>3ffa68	44 6c 7c 54 44 44 00 00 44 64 54 4c 44 44 00 00
>3ffa78	38 44 44 44 44 38 00 00 78 44 44 78 40 40 00 00
>3ffa88	38 44 44 44 44 38 0c 00 78 44 44 78 48 44 00 00
>3ffa98	3c 40 38 04 04 78 00 00 7c 10 10 10 10 10 00 00
>3ffaa8	44 44 44 44 44 38 00 00 44 44 44 44 28 10 00 00
>3ffab8	82 82 82 92 92 6c 00 00 42 24 18 18 24 42 00 00
>3ffac8	44 44 28 10 10 10 00 00 7c 08 10 20 40 7c 00 00
>3ffad8	38 20 20 20 20 20 38 00 20 20 10 10 08 08 04 04
>3ffae8	38 08 08 08 08 08 38 00 00 10 28 44 00 00 00 00
>3ffaf8	00 00 00 00 00 00 00 7e 40 20 10 00 00 00 00 00
>3ffb08	00 38 04 3c 64 3c 00 00 40 40 78 44 44 78 00 00
>3ffb18	00 00 38 40 40 38 00 00 04 04 3c 44 44 3c 00 00
>3ffb28	00 38 44 7c 40 3c 00 00 0c 10 3c 10 10 10 00 00
>3ffb38	00 00 3c 44 44 3c 04 78 40 40 78 44 44 44 00 00
>3ffb48	10 00 30 10 10 38 00 00 08 00 08 08 08 08 08 30
>3ffb58	20 20 24 38 28 24 00 00 30 10 10 10 10 10 00 00
>3ffb68	00 00 68 54 54 44 00 00 00 00 38 24 24 24 00 00
>3ffb78	00 00 38 44 44 38 00 00 00 00 78 44 44 78 40 40
>3ffb88	00 00 3c 44 44 3c 04 04 00 00 78 44 40 40 00 00
>3ffb98	00 00 1c 30 0c 38 00 00 00 10 7c 10 10 10 0c 00
>3ffba8	00 00 44 44 44 3c 00 00 00 00 42 42 24 18 00 00
>3ffbb8	00 00 82 82 92 6c 00 00 00 00 24 18 18 24 00 00
>3ffbc8	00 00 24 24 24 1c 04 38 00 00 7c 18 30 7c 00 00
>3ffbd8	0c 10 10 30 30 10 10 0c 18 18 18 00 18 18 18 00
>3ffbe8	30 08 08 0c 0c 08 08 30 00 00 32 7e 4c 00 00 00
>3ffbf8	00 00 10 28 38 00 00 00 00 00 3c 3c 3c 3c 00 00
>3ffc08	00 00 3c 24 24 3c 00 00 00 00 18 3c 3c 18 00 00
>3ffc18	00 00 18 24 24 18 00 00 18 24 24 18 00 00 00 00
>3ffc28	00 3c 42 42 66 24 66 00 00 18 00 18 0c 06 66 3c
>3ffc38	0c 12 30 7c 30 62 fc 00 1c 20 70 20 70 20 1c 00
>3ffc48	02 06 0c d8 f0 e0 c0 00 18 18 ff 00 00 ff 00 00
>3ffc58	00 00 ff 00 00 ff 18 18 24 24 24 e7 e7 24 24 24
>3ffc68	18 18 ff 00 00 ff 18 18 24 24 24 27 27 24 24 24
>3ffc78	24 24 24 e4 e4 24 24 24 00 00 00 ff ff ff ff ff
>3ffc88	00 00 ff ff ff ff ff ff 00 ff ff ff ff ff ff ff
>3ffc98	ff ff ff ff ff ff ff 00 ff ff ff ff ff ff 00 00
>3ffca8	ff ff ff ff ff 00 00 00 ff ff ff ff 00 00 00 00
>3ffcb8	f8 f8 f8 f8 f8 f8 f8 f8 fc fc fc fc fc fc fc fc
>3ffcc8	fe fe fe fe fe fe fe fe 7f 7f 7f 7f 7f 7f 7f 7f
>3ffcd8	3f 3f 3f 3f 3f 3f 3f 3f 1f 1f 1f 1f 1f 1f 1f 1f
>3ffce8	0f 0f 0f 0f 0f 0f 0f 0f 00 00 00 00 00 00 00 00
>3ffcf8	00 00 00 00 00 00 00 00 ff ff ff ff ff ff ff ff
>3ffd08	f0 f0 f0 f0 f0 f0 f0 f0 00 00 00 00 ff ff ff ff
>3ffd18	ff 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ff
>3ffd28	80 80 80 80 80 80 80 80 aa 55 aa 55 aa 55 aa 55
>3ffd38	01 01 01 01 01 01 01 01 00 00 00 00 aa 55 aa 55
>3ffd48	ff fe fc f8 f0 e0 c0 80 03 03 03 03 03 03 03 03
>3ffd58	18 18 18 1f 1f 18 18 18 00 00 00 00 0f 0f 0f 0f
>3ffd68	18 18 18 1f 1f 00 00 00 00 00 00 f8 f8 18 18 18
>3ffd78	00 00 00 00 00 00 ff ff 00 00 00 1f 1f 18 18 18
>3ffd88	18 18 18 ff ff 00 00 00 00 00 00 ff ff 18 18 18
>3ffd98	18 18 18 f8 f8 18 18 18 c0 c0 c0 c0 c0 c0 c0 c0
>3ffda8	e0 e0 e0 e0 e0 e0 e0 e0 07 07 07 07 07 07 07 07
>3ffdb8	ff ff 00 00 00 00 00 00 ff ff ff 00 00 00 00 00
>3ffdc8	00 00 00 00 00 ff ff ff 03 03 03 03 03 03 ff ff
>3ffdd8	00 00 00 00 f0 f0 f0 f0 0f 0f 0f 0f 00 00 00 00
>3ffde8	18 18 18 f8 f8 00 00 00 f0 f0 f0 f0 00 00 00 00
>3ffdf8	f0 f0 f0 f0 0f 0f 0f 0f 00 00 00 ff ff 00 00 00
>3ffe08	08 1c 3e 7f 7f 1c 3e 00 18 18 18 18 18 18 18 18
>3ffe18	00 00 00 ff ff 00 00 00 00 00 ff ff 00 00 00 00
>3ffe28	00 ff ff 00 00 00 00 00 00 00 00 00 ff ff 00 00
>3ffe38	30 30 30 30 30 30 30 30 0c 0c 0c 0c 0c 0c 0c 0c
>3ffe48	00 00 00 e0 f0 38 18 18 18 18 1c 0f 07 00 00 00
>3ffe58	18 18 38 f0 e0 00 00 00 c0 c0 c0 c0 c0 c0 ff ff
>3ffe68	c0 e0 70 38 1c 0e 07 03 03 07 0e 1c 38 70 e0 c0
>3ffe78	ff ff c0 c0 c0 c0 c0 c0 ff ff 03 03 03 03 03 03
>3ffe88	00 3c 7e 7e 7e 7e 3c 00 00 00 00 00 00 ff ff 00
>3ffe98	36 7f 7f 7f 3e 1c 08 00 60 60 60 60 60 60 60 60
>3ffea8	00 00 00 07 0f 1c 18 18 c3 e7 7e 3c 3c 7e e7 c3
>3ffeb8	00 3c 7e 66 66 7e 3c 00 18 18 66 66 18 18 3c 00
>3ffec8	06 06 06 06 06 06 06 06 08 1c 3e 7f 3e 1c 08 00
>3ffed8	18 18 18 ff ff 18 18 18 c0 c0 30 30 c0 c0 30 30
>3ffee8	18 18 18 18 18 18 18 18 00 00 03 3e 76 36 36 00
>3ffef8	ff 7f 3f 1f 0f 07 03 01 24 24 24 24 24 24 24 24
>3fff08	00 00 ff 00 00 ff 00 00 00 00 3f 20 20 27 24 24
>3fff18	00 00 ff 00 00 e7 24 24 00 00 fc 04 04 e4 24 24
>3fff28	24 24 27 20 20 3f 00 00 24 24 e7 00 00 ff 00 00
>3fff38	24 24 e4 04 04 fc 00 00 24 24 27 20 20 27 24 24
>3fff48	24 24 e4 04 04 e4 24 24 24 24 e7 00 00 e7 24 24
>3fff58	0f 0f 0f 0f f0 f0 f0 f0 01 03 07 0f 1f 3f 7f ff
>3fff68	80 c0 e0 f0 f8 fc fe ff 33 99 cc 66 33 99 cc 66
>3fff78	cc 99 33 66 cc 99 33 66 f0 f0 f0 f0 ff ff ff ff
>3fff88	0f 0f 0f 0f ff ff ff ff ff ff ff ff f0 f0 f0 f0
>3fff98	ff ff ff ff 0f 0f 0f 0f 05 0a 05 0a 00 00 00 00
>3fffa8	00 00 00 00 0a 05 0a 05 a0 50 a0 50 00 00 00 00
>3fffb8	00 00 00 00 a0 50 a0 50 0a 05 0a 05 0a 05 0a 05
>3fffc8	aa 55 aa 55 00 00 00 00 00 18 3c 7e 18 18 18 18
>3fffd8	00 10 30 7f 7f 30 10 00 00 08 0c fe fe 0c 08 00
>3fffe8	18 18 18 18 7e 3c 18 00 00 00 36 49 36 00 00 00
>3ffff8	00 00 00 00 00 00 00 00
>3a0000	5c 22 65 3a 5c 34 4b 3a		.binary "binaries/basic816.bin"
>3a0008	5c 73 20 3a 5c 40 01 3a 5c 58 00 3a 5c d6 00 3a
>3a0018	5c 53 02 3a 5c e4 00 3a 5c ff 00 3a 5c 06 01 3a
>3a0028	0b 08 08 c2 20 48 a9 00 08 5b 68 28 e2 20 85 b3
>3a0038	c2 20 a5 a4 d0 06 e2 20 a5 a6 f0 11 c2 10 a4 a9
>3a0048	c4 a7 f0 09 e2 20 a5 b3 97 a4 c8 84 a9 28 2b 60
>3a0058	08 c2 10 e2 20 a9 01 20 1c 00 a2 00 00 a9 00 9f
>3a0068	00 4c 00 e8 e0 00 01 d0 f6 a2 00 00 20 14 00 c9
>3a0078	0d d0 03 4c cf 00 c9 9d d0 08 e0 00 00 f0 ed ca
>3a0088	80 39 c9 1d d0 0e bf 00 4c 00 f0 e0 e0 4f 00 f0
>3a0098	db e8 80 27 c9 08 d0 1a e0 00 00 f0 cf da bf 01
>3a00a8	4c 00 9f 00 4c 00 f0 06 e8 e0 ff 00 d0 f0 fa ca
>3a00b8	80 0e c9 20 90 b6 9f 00 4c 00 e8 20 18 00 80 ac
>3a00c8	a9 08 20 18 00 80 a5 a9 00 20 1c 00 28 60 22 4c
>3a00d8	10 00 60 20 14 00 48 20 18 00 68 60 08 e2 20 c9
>3a00e8	00 f0 08 af 10 00 af 09 01 80 06 af 10 00 af 29
>3a00f8	fe 8f 10 00 af 28 60 08 22 84 10 00 28 60 48 da
>3a0108	5a 0b 08 e2 20 c2 10 a2 00 00 a9 20 9f 00 a0 af
>3a0118	af 1e 00 00 9f 00 c0 af e8 e0 00 20 d0 ec 08 c2
>3a0128	20 48 a9 00 00 5b 68 28 a2 00 00 a0 00 00 22 84
>3a0138	10 00 28 2b 7a fa 68 60 da 5a 0b 08 08 c2 20 48
>3a0148	a9 00 08 5b 68 28 c2 30 af 0c 00 00 85 08 e2 20
>3a0158	af 0e 00 00 c2 20 29 ff 00 85 0a a9 80 00 8f 08
>3a0168	01 00 af 1c 00 00 3a 8f 0a 01 00 18 a5 08 6f 0c
>3a0178	01 00 85 08 a5 0a 69 00 00 85 0a e2 20 a0 00 00
>3a0188	a2 00 00 b7 08 9f 00 4f 00 e8 c8 c0 80 00 d0 f3
>3a0198	ca bf 00 4f 00 c9 20 d0 09 a9 00 9f 00 4f 00 ca
>3a01a8	10 ef 28 2b 7a fa 60 e2 20 a9 48 8f 0f 00 00 a9
>3a01b8	34 8f 13 00 00 a9 20 8f 08 00 af 8f 09 00 af a2
>3a01c8	00 00 a9 00 9f 10 f0 3a e8 e0 12 00 d0 f6 a9 80
>3a01d8	8f b2 08 00 e2 20 a9 00 8f 89 0f 00 60 08 e2 20
>3a01e8	48 48 a9 00 22 3c 10 00 68 22 18 10 00 af 89 0f
>3a01f8	00 29 01 d0 f8 68 28 60 08 e2 20 48 48 a9 01 22
>3a0208	3c 10 00 68 22 18 10 00 af 89 0f 00 29 01 d0 f8
>3a0218	68 28 60 08 c2 20 48 e2 20 a9 0d 20 18 00 c2 20
>3a0228	68 28 60 08 22 78 10 00 28 60 08 0b 08 c2 20 48
>3a0238	a9 00 08 5b 68 28 e2 20 a5 b4 1a 85 b4 cf 13 00
>3a0248	00 90 05 20 14 00 64 b4 2b 28 60 da 5a 0b 08 08
>3a0258	c2 20 48 a9 00 08 5b 68 28 e2 20 c2 10 8f b3 08
>3a0268	00 af b2 08 00 29 20 f0 07 af b3 08 00 20 28 00
>3a0278	af b2 08 00 29 80 f0 07 af b3 08 00 20 e5 01 af
>3a0288	b2 08 00 29 40 f0 14 af b3 08 00 20 00 02 af b3
>3a0298	08 00 c9 0d d0 05 a9 0a 20 00 02 28 2b 7a fa 60
>3a02a8	08 e2 20 bd 00 00 f0 06 20 18 00 e8 80 f5 28 60
>3a02b8	08 c2 20 48 48 4a 4a 4a 4a 4a 4a 4a 4a 20 d2 02
>3a02c8	68 29 ff 00 20 d2 02 68 28 60 08 c2 20 48 e2 20
>3a02d8	48 4a 4a 4a 4a 20 e9 02 68 20 e9 02 c2 20 68 28
>3a02e8	60 08 c2 30 da 29 0f 00 aa bf 00 d0 3a 20 18 00
>3a02f8	fa 28 60 08 e2 20 c9 5b b0 04 c9 41 b0 0b c9 7b
>3a0308	b0 04 c9 61 b0 03 28 18 60 28 38 60 08 e2 20 c9
>3a0318	3a b0 04 c9 30 b0 03 28 18 60 28 38 60 08 e2 20
>3a0328	c9 3a b0 04 c9 30 b0 13 c9 67 b0 04 c9 61 b0 0b
>3a0338	c9 47 b0 04 c9 41 b0 03 28 18 60 28 38 60 08 e2
>3a0348	20 c9 3a b0 04 c9 30 b0 12 c9 67 b0 04 c9 61 b0
>3a0358	0f c9 47 b0 04 c9 41 b0 09 28 60 38 e9 30 80 f9
>3a0368	29 df 38 e9 37 80 f2 08 e2 20 c9 7b b0 06 c9 61
>3a0378	90 02 29 df 28 60 08 e2 20 c2 10 bd 00 00 f0 09
>3a0388	20 6f 03 9d 00 00 e8 80 f2 28 60 08 0b 08 c2 20
>3a0398	48 a9 00 08 5b 68 28 c2 20 48 06 21 26 23 a5 21
>3a03a8	85 0c a5 23 85 0e 06 0c 26 0e 06 0c 26 0e 18 a5
>3a03b8	21 65 0c 85 21 a5 23 65 0e 85 23 68 2b 28 60 08
>3a03c8	0b 08 c2 20 48 a9 00 08 5b 68 28 c2 20 a5 21 8f
>3a03d8	12 01 00 a9 0a 00 8f 10 01 00 af 14 01 00 85 21
>3a03e8	64 23 af 16 01 00 85 27 64 29 e2 20 a9 00 85 25
>3a03f8	85 2b 2b 28 60 08 0b 08 c2 20 48 a9 00 08 5b 68
>3a0408	28 c2 20 a5 21 8f 12 01 00 a9 64 00 8f 10 01 00
>3a0418	af 14 01 00 85 21 64 23 af 16 01 00 85 27 64 29
>3a0428	e2 20 a9 00 85 25 85 2b 2b 28 60 08 c2 20 a5 21
>3a0438	d0 08 a5 23 d0 04 28 e2 02 60 28 c2 02 60 08 e2
>3a0448	20 a5 25 c9 00 d0 02 28 60 08 c2 20 48 a9 00 08
>3a0458	5b 68 28 e2 20 a9 04 8f d1 08 00 c2 20 29 ff 00
>3a0468	20 4d 18 e2 20 dc d2 08 08 e2 20 a5 25 c9 02 d0
>3a0478	02 28 60 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9
>3a0488	04 8f d1 08 00 c2 20 29 ff 00 20 4d 18 e2 20 dc
>3a0498	d2 08 08 e2 20 a5 25 c9 00 d0 08 c2 20 a5 23 d0
>3a04a8	21 28 60 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9
>3a04b8	04 8f d1 08 00 c2 20 29 ff 00 20 4d 18 e2 20 dc
>3a04c8	d2 08 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 09
>3a04d8	8f d1 08 00 c2 20 29 ff 00 20 4d 18 e2 20 dc d2
>3a04e8	08 08 e2 20 a5 25 c9 00 d0 0e a5 24 d0 29 a5 23
>3a04f8	d0 25 a5 22 d0 21 28 60 08 c2 20 48 a9 00 08 5b
>3a0508	68 28 e2 20 a9 04 8f d1 08 00 c2 20 29 ff 00 20
>3a0518	4d 18 e2 20 dc d2 08 08 c2 20 48 a9 00 08 5b 68
>3a0528	28 e2 20 a9 09 8f d1 08 00 c2 20 29 ff 00 20 4d
>3a0538	18 e2 20 dc d2 08 08 0b 08 c2 20 48 a9 00 08 5b
>3a0548	68 28 c2 30 64 21 64 23 e2 20 64 25 a7 00 c9 26
>3a0558	f0 44 e2 20 a7 00 20 14 03 90 76 20 93 03 38 e9
>3a0568	30 c2 20 29 ff 00 18 65 21 85 21 a5 23 69 00 00
>3a0578	85 23 20 d8 1a 80 db 08 c2 20 48 a9 00 08 5b 68
>3a0588	28 e2 20 a9 02 8f d1 08 00 c2 20 29 ff 00 20 4d
>3a0598	18 e2 20 dc d2 08 20 d8 1a a7 00 c9 48 f0 04 c9
>3a05a8	68 d0 d4 20 d8 1a e2 20 a7 00 20 25 03 90 22 20
>3a05b8	46 03 c2 20 06 21 26 23 06 21 26 23 06 21 26 23
>3a05c8	06 21 26 23 29 ff 00 18 65 21 85 21 20 d8 1a 80
>3a05d8	d5 2b 28 60 08 c2 30 38 a5 04 e5 18 a8 e2 20 b7
>3a05e8	18 f0 10 c9 20 f0 06 c9 09 f0 02 28 60 88 c0 ff
>3a05f8	ff d0 ec a9 00 60 08 0b 08 c2 20 48 a9 00 08 5b
>3a0608	68 28 c2 30 a5 18 85 00 e2 20 a5 1a 85 02 20 f9
>3a0618	1a a7 00 20 14 03 90 0c 20 3e 05 c2 20 a5 21 85
>3a0628	d5 20 f9 1a c2 20 a5 00 85 18 e2 20 a5 02 85 1a
>3a0638	20 4c 06 e2 20 20 bd 06 c9 00 f0 05 20 46 08 80
>3a0648	f4 2b 28 60 08 c2 20 a5 18 85 00 a5 1a 85 02 a2
>3a0658	00 00 e2 20 a0 00 00 e0 00 00 f0 0d b7 00 f0 53
>3a0668	c9 3a f0 04 c9 20 d0 33 c8 b7 00 f0 46 c9 52 f0
>3a0678	10 c9 72 d0 26 b7 00 f0 3a c9 52 f0 04 c9 72 d0
>3a0688	1a c8 b7 00 f0 2d c9 45 f0 04 c9 65 d0 0d c8 b7
>3a0698	00 f0 20 c9 4d f0 0a c9 6d f0 06 e8 20 d8 1a 80
>3a06a8	b3 a7 00 c9 3a d0 03 20 d8 1a a9 03 85 1c a9 8e
>3a06b8	20 46 08 28 60 08 0b 08 c2 20 48 a9 00 08 5b 68
>3a06c8	28 e2 20 a9 7f 85 1c c2 10 20 fb 07 a5 1c d0 03
>3a06d8	4c 60 07 c2 20 a5 18 85 00 e2 20 a5 1a 85 02 c2
>3a06e8	20 64 04 64 06 e2 30 a0 00 b7 00 f0 da c9 8e f0
>3a06f8	d6 c8 c4 1c 90 f3 c2 10 a7 00 c9 22 d0 05 20 82
>3a0708	07 80 28 a5 1c c9 01 f0 19 c2 20 a5 00 c5 18 d0
>3a0718	08 e2 20 a5 02 c5 1a f0 09 e2 20 a7 04 20 51 3d
>3a0728	b0 09 e2 20 20 92 07 c9 00 d0 11 c2 20 a5 00 85
>3a0738	04 e2 20 a5 02 85 06 20 d8 1a 80 a9 c9 81 d0 18
>3a0748	20 dc 05 c9 00 f0 14 89 80 10 0b 20 e7 08 c9 30
>3a0758	f0 04 a9 af 80 02 a9 81 2b 28 60 08 c2 20 48 a9
>3a0768	00 08 5b 68 28 e2 20 a9 02 8f d1 08 00 c2 20 29
>3a0778	ff 00 20 4d 18 e2 20 dc d2 08 08 e2 20 20 d8 1a
>3a0788	a7 00 f0 04 c9 22 d0 f5 28 60 08 0b c2 30 da 5a
>3a0798	08 c2 20 48 a9 00 08 5b 68 28 a9 11 09 85 08 e2
>3a07a8	20 a9 3a 85 0a a2 80 00 e2 20 a0 01 00 b7 08 f0
>3a07b8	26 c5 1c d0 29 c2 30 a0 02 00 b7 08 85 0c e2 20
>3a07c8	a9 3a 85 0e e2 10 a0 00 b7 00 20 6f 03 d7 0c d0
>3a07d8	0d c8 c4 1c 90 f2 8a c2 10 7a fa 2b 28 60 c2 30
>3a07e8	18 a5 08 69 08 00 85 08 e2 20 a5 0a 69 00 85 0a
>3a07f8	e8 80 b5 08 0b 8b 08 c2 20 48 a9 00 08 5b 68 28
>3a0808	c2 30 a9 11 09 85 08 a9 3a 00 85 0a 64 0c e2 20
>3a0818	a0 01 00 b7 08 f0 1d c5 1c b0 06 c5 0c 90 02 85
>3a0828	0c c2 20 18 a5 08 69 08 00 85 08 a5 0a 69 00 00
>3a0838	85 0a 80 da e2 20 a5 0c 85 1c ab 2b 28 60 08 0b
>3a0848	08 c2 20 48 a9 00 08 5b 68 28 e2 20 87 00 c2 20
>3a0858	18 a5 00 69 01 00 85 08 a5 02 69 00 00 85 0a e2
>3a0868	10 a4 1c 88 e2 20 b7 08 87 08 f0 13 c2 20 18 a5
>3a0878	08 69 01 00 85 08 a5 0a 69 00 00 85 0a 80 e5 2b
>3a0888	28 60 08 c2 30 29 7f 00 0a 0a 0a 18 69 11 09 aa
>3a0898	28 60 08 8b 0b 08 c2 20 48 a9 00 08 5b 68 28 08
>3a08a8	e2 20 48 a9 3a 48 ab 68 28 e2 20 c2 10 20 8a 08
>3a08b8	bd 00 00 c2 20 29 0f 00 2b ab 28 60 08 8b 0b 08
>3a08c8	c2 20 48 a9 00 08 5b 68 28 08 e2 20 48 a9 3a 48
>3a08d8	ab 68 28 c2 30 20 8a 08 bd 04 00 2b ab 28 60 08
>3a08e8	8b 0b 08 c2 20 48 a9 00 08 5b 68 28 08 e2 20 48
>3a08f8	a9 3a 48 ab 68 28 e2 20 c2 10 20 8a 08 bd 00 00
>3a0908	c2 20 29 f0 00 2b ab 28 60 03 01 10 d0 06 21 00
>3a0918	00 03 01 12 d0 45 21 00 00 02 01 14 d0 53 21 00
>3a0928	00 02 01 16 d0 6c 21 00 00 02 03 18 d0 7f 21 00
>3a0938	00 00 01 1c d0 00 00 00 00 04 01 1e d0 c1 21 00
>3a0948	00 04 01 20 d0 f7 21 00 00 04 01 22 d0 dc 21 00
>3a0958	00 05 03 24 d0 b0 21 00 00 06 03 28 d0 92 21 00
>3a0968	00 07 02 2c d0 a1 21 00 00 ff 01 2f d0 00 00 00
>3a0978	00 40 01 31 d0 00 00 00 00 20 03 33 d0 4a 2f 00
>3a0988	00 20 05 37 d0 4f 33 00 00 20 03 3d d0 9a 32 00
>3a0998	00 20 04 41 d0 3a 32 00 00 20 03 46 d0 31 32 00
>3a09a8	00 20 02 4a d0 c9 31 00 00 50 04 4d d0 00 00 00
>3a09b8	00 50 04 52 d0 00 00 00 00 20 05 57 d0 0c 31 00
>3a09c8	00 20 06 5d d0 85 31 00 00 20 03 64 d0 61 2f 00
>3a09d8	00 50 02 68 d0 00 00 00 00 50 04 6b d0 00 00 00
>3a09e8	00 20 04 70 d0 55 30 00 00 20 02 75 d0 5b 2f 00
>3a09f8	00 20 04 78 d0 5e 2f 00 00 50 05 7d d0 00 00 00
>3a0a08	00 50 05 83 d0 00 00 00 00 20 04 89 d0 58 2f 00
>3a0a18	00 20 03 8e d0 90 32 00 00 20 04 92 d0 2b 2f 00
>3a0a28	00 20 04 97 d0 bb 2e 00 00 20 05 9c d0 51 2e 00
>3a0a38	00 20 05 a2 d0 de 2d 00 00 20 03 a8 d0 da 2d 00
>3a0a48	00 20 04 ac d0 bb 2c 00 00 20 04 b1 d0 cd 2d 00
>3a0a58	00 20 07 b6 d0 d1 2d 00 00 20 03 be d0 0e 2c 00
>3a0a68	00 20 04 c2 d0 77 2b 00 00 04 02 c7 d0 4a 22 00
>3a0a78	00 04 02 ca d0 2d 22 00 00 04 02 cd d0 12 22 00
>3a0a88	00 30 01 d0 d0 e9 34 00 00 30 03 d2 d0 03 39 00
>3a0a98	00 30 04 d6 d0 53 39 00 00 30 05 db d0 e4 39 00
>3a0aa8	00 30 05 e1 d0 96 39 00 00 30 04 e7 d0 23 3a 00
>3a0ab8	00 30 03 ec d0 78 3a 00 00 30 03 f0 d0 bd 3a 00
>3a0ac8	00 30 03 f4 d0 46 3b 00 00 30 03 f8 d0 cf 3b 00
>3a0ad8	00 30 03 fc d0 ff 3b 00 00 30 04 00 d1 72 38 00
>3a0ae8	00 30 03 05 d1 11 38 00 00 30 04 09 d1 c0 37 00
>3a0af8	00 30 03 0e d1 6a 37 00 00 30 05 12 d1 a1 36 00
>3a0b08	00 30 06 18 d1 c0 35 00 00 30 04 1f d1 0b 35 00
>3a0b18	00 10 03 24 d1 8d 3c 00 00 10 03 28 d1 58 3c 00
>3a0b28	00 10 04 2c d1 79 47 00 00 10 04 31 d1 a4 3c 00
>3a0b38	00 10 03 36 d1 77 44 00 00 20 05 3a d1 4b 46 00
>3a0b48	00 10 04 40 d1 26 47 00 00 20 05 45 d1 30 48 00
>3a0b58	00 20 03 4b d1 4f 49 00 00 10 04 4f d1 bc 48 00
>3a0b68	00 20 06 54 d1 c5 49 00 00 10 07 5b d1 55 3c 00
>3a0b78	00 20 03 63 d1 03 2b 00 00 20 05 67 d1 35 2a 00
>3a0b88	00 20 09 6d d1 cc 23 00 00 20 09 77 d1 67 23 00
>3a0b98	00 20 0a 81 d1 95 23 00 00 20 07 8c d1 d4 22 00
>3a0ba8	00 30 08 94 d1 14 34 00 00 20 07 9d d1 69 22 00
>3a0bb8	00 30 08 a5 d1 81 34 00 00 20 08 ae d1 ed 24 00
>3a0bc8	00 20 08 b7 d1 49 24 00 00 20 06 c0 d1 2e 25 00
>3a0bd8	00 20 09 c7 d1 f6 25 00 00 20 04 d1 d1 89 27 00
>3a0be8	00 20 04 d6 d1 cf 27 00 00 20 04 db d1 35 28 00
>3a0bf8	00 20 06 e0 d1 db 28 00 00 20 08 e7 d1 68 29 00
>3a0c08	00 20 0a f0 d1 9c 29 00 00 00 00 00 00 00 00 00
>3a0c18	00 08 0b 08 c2 20 48 a9 00 08 5b 68 28 c2 30 a9
>3a0c28	ff ff 85 b8 e2 20 a9 37 85 ba c2 20 64 b5 64 bb
>3a0c38	e2 20 64 b7 64 bd 2b 28 60 5a 08 e2 20 85 e8 c2
>3a0c48	10 86 8d c2 20 a5 0e 48 a5 0c 48 a5 12 48 a5 10
>3a0c58	48 20 f1 0c b0 03 20 75 0c 20 7d 0e c2 20 68 85
>3a0c68	10 68 85 12 68 85 0c 68 85 0e 28 7a 60 08 0b 08
>3a0c78	c2 20 48 a9 00 08 5b 68 28 e2 20 a6 8d ca 86 0c
>3a0c88	e8 c2 30 38 a5 b8 e5 0c 85 be e2 20 a5 ba e9 00
>3a0c98	85 c0 20 7d 0e e2 20 a5 e8 a0 00 00 97 c1 a9 00
>3a0ca8	a0 01 00 97 c1 a0 02 00 97 c1 c2 20 a9 00 00 97
>3a0cb8	c1 c2 20 18 a5 b8 69 01 00 a0 05 00 97 c1 e2 20
>3a0cc8	c8 c8 a5 ba 69 00 97 c1 c2 20 a5 be 85 b5 e2 20
>3a0cd8	a5 c0 85 b7 c2 20 38 a5 c1 e9 01 00 85 b8 e2 20
>3a0ce8	a5 c3 e9 00 85 ba 2b 28 60 08 0b 08 c2 20 48 a9
>3a0cf8	00 08 5b 68 28 c2 30 c2 20 a5 bb 85 c7 e2 20 a5
>3a0d08	bd 85 c9 a5 c7 d0 17 e2 20 a5 c9 d0 11 c2 20 a9
>3a0d18	00 00 85 cd e2 20 a9 00 85 cf 2b 28 18 60 c2 20
>3a0d28	a0 05 00 b7 c7 85 ca e2 20 c8 c8 b7 c7 85 cc c2
>3a0d38	20 18 a5 c7 65 8d 85 0c e2 20 a5 c9 69 00 85 0e
>3a0d48	c2 20 18 a5 0c 69 08 00 85 0c e2 20 a5 0e 69 00
>3a0d58	85 0e c2 20 a5 0c c5 ca d0 28 e2 20 a5 0e c5 cc
>3a0d68	d0 20 c2 20 a5 cd d0 5d e2 20 a5 cf d0 57 c2 20
>3a0d78	a0 02 00 b7 c7 85 bb e2 20 c8 c8 b7 c7 85 bd 4c
>3a0d88	2e 0e c2 20 a5 0c 69 08 00 85 10 e2 20 a5 0e 69
>3a0d98	00 85 12 e2 20 a5 c4 c5 10 b0 3e 90 08 c2 20 a5
>3a0da8	c4 c5 10 b0 34 c2 20 a5 c7 85 cd e2 20 a5 c9 85
>3a0db8	cf c2 20 a0 02 00 b7 cd 85 c7 e2 20 c8 c8 b7 cd
>3a0dc8	85 c9 4c 0b 0d c2 20 a0 02 00 b7 c7 97 cd e2 20
>3a0dd8	c8 c8 b7 c7 97 cd 4c 2e 0e c2 20 a0 05 00 b7 c7
>3a0de8	97 0c e2 20 c8 c8 b7 c7 97 0c c2 20 a0 02 00 b7
>3a0df8	c7 97 0c e2 20 c8 c8 b7 c7 97 0c c2 20 a5 cd d0
>3a0e08	14 e2 20 a5 cd d0 0e c2 20 a5 0c 85 bb e2 20 a5
>3a0e18	0e 85 bd 80 11 c2 20 a0 02 00 a5 0c 97 cd e2 20
>3a0e28	c8 c8 a5 0e 97 cd c2 20 a5 c7 85 c1 e2 20 a5 c9
>3a0e38	85 c3 c2 20 a5 c1 85 b5 e2 20 a5 c3 85 b7 c2 20
>3a0e48	a0 05 00 a5 0c 97 c1 e2 20 c8 c8 a5 0e 97 c1 c2
>3a0e58	20 a0 02 00 a9 00 00 97 c1 e2 20 c8 c8 97 c1 e2
>3a0e68	20 a5 e8 e2 20 a0 00 00 97 c1 a0 01 00 a9 00 97
>3a0e78	c1 2b 28 38 60 08 c2 20 38 a5 be e9 08 00 85 c1
>3a0e88	e2 20 a5 c0 e9 00 85 c3 28 60 08 e2 20 a5 c3 f0
>3a0e98	04 c9 38 b0 12 c2 20 a5 c1 f0 0c e2 20 a0 01 00
>3a0ea8	b7 c1 1a 97 c1 28 60 00 ea 08 e2 20 a5 c3 f0 04
>3a0eb8	c9 38 b0 17 c2 20 a5 c1 f0 11 e2 20 a0 01 00 b7
>3a0ec8	c1 3a 97 c1 d0 03 20 d5 0e 28 60 00 ea 08 c2 20
>3a0ed8	a5 bb d0 21 e2 20 a5 bd d0 1b a5 c3 85 bd c2 20
>3a0ee8	a5 c1 85 bb a9 00 00 a0 02 00 97 c1 c8 c8 e2 20
>3a0ef8	97 c1 4c bc 0f e2 20 a5 bd c5 c3 90 28 c2 20 a5
>3a0f08	bb c5 c1 90 20 c2 20 a5 bb a0 02 00 97 c1 e2 20
>3a0f18	c8 c8 a5 bd 97 c1 c2 20 a5 c1 85 bb e2 20 a5 c3
>3a0f28	85 bd 4c bc 0f c2 20 a5 bb 85 08 e2 20 a5 bd 85
>3a0f38	0a e2 20 a0 04 00 b7 08 c5 c6 90 32 d0 0b c2 20
>3a0f48	a0 02 00 b7 08 c5 c4 90 25 c2 20 a0 02 00 b7 08
>3a0f58	97 c1 e2 20 c8 c8 b7 08 97 c1 c2 20 a5 c1 a0 02
>3a0f68	00 97 08 e2 20 a5 c3 c8 c8 97 08 4c bc 0f c2 20
>3a0f78	a0 02 00 b7 08 d0 08 e2 20 c8 c8 b7 08 f0 19 c2
>3a0f88	20 a0 02 00 b7 08 85 0c e2 20 c8 c8 b7 08 85 0a
>3a0f98	c2 20 a5 0c 85 08 80 99 c2 20 a5 c1 a0 02 00 97
>3a0fa8	08 e2 20 c8 c8 a5 c3 97 08 a9 00 97 c1 c2 20 a0
>3a0fb8	02 00 97 c1 20 c1 0f 28 60 08 c2 20 a5 bb 85 c1
>3a0fc8	e2 20 a5 bd 85 c3 c2 20 a5 c1 d0 09 e2 20 a5 c3
>3a0fd8	d0 03 4c 64 10 c2 20 a0 02 00 b7 c1 85 0c e2 20
>3a0fe8	c8 c8 b7 c1 85 0e c2 20 a0 05 00 b7 c1 85 10 e2
>3a0ff8	20 c8 c8 b7 c1 85 12 c2 20 a5 0c c5 10 d0 08 e2
>3a1008	20 a5 0e c5 12 f0 1f c2 20 a0 02 00 b7 c1 85 0c
>3a1018	e2 20 c8 c8 b7 c1 85 0e c2 20 a5 0c 85 c1 e2 20
>3a1028	a5 0e 85 c3 80 a0 c2 20 a0 02 00 b7 c1 85 0c e2
>3a1038	20 c8 c8 b7 c1 85 0e c2 20 a0 02 00 b7 0c 97 c1
>3a1048	e2 20 c8 c8 b7 0c 97 c1 c2 20 a0 05 00 b7 0c 97
>3a1058	c1 e2 20 c8 c8 b7 0c 97 c1 4c dd 0f 28 60 08 c2
>3a1068	10 e2 20 64 14 a5 e0 1a 1a 85 15 e2 20 a5 e1 85
>3a1078	16 c5 ba 90 29 f0 08 c2 20 a5 14 c5 b8 90 1f 08
>3a1088	c2 20 48 a9 00 08 5b 68 28 e2 20 a9 03 8f d1 08
>3a1098	00 c2 20 29 ff 00 20 4d 18 e2 20 dc d2 08 28 60
>3a10a8	c9 00 d0 05 c0 01 00 f0 05 09 30 97 14 c8 60 08
>3a10b8	c2 30 64 0c a5 23 10 1a 18 a5 21 49 ff ff 69 01
>3a10c8	00 85 21 a5 23 49 ff ff 69 00 00 85 23 a9 ff ff
>3a10d8	85 0c 64 10 64 12 a2 1f 00 f8 06 21 26 23 a5 10
>3a10e8	65 10 85 10 a5 12 65 12 85 12 ca 10 ed d8 e2 20
>3a10f8	20 66 10 a0 00 00 a5 0c f0 04 a9 2d 80 02 a9 20
>3a1108	97 14 c8 a2 03 00 b5 10 29 f0 4a 4a 4a 4a 20 a8
>3a1118	10 b5 10 29 0f 20 a8 10 ca 10 eb c0 01 00 d0 0c
>3a1128	a9 20 87 14 a0 01 00 a9 30 97 14 c8 a9 00 97 14
>3a1138	28 60 00 ea 08 e2 20 c2 10 a0 00 00 bd 00 00 f0
>3a1148	04 e8 c8 80 f7 28 60 08 0b 8b 08 c2 20 48 a9 00
>3a1158	08 5b 68 28 e2 20 c2 10 08 c2 20 48 e2 20 a5 23
>3a1168	48 ab c2 20 68 28 a6 21 20 3c 11 84 0c 08 c2 20
>3a1178	48 e2 20 a5 29 48 ab c2 20 68 28 a6 27 20 3c 11
>3a1188	c2 20 98 38 65 0c aa e2 20 a9 02 20 41 0c c2 20
>3a1198	a5 b5 85 08 e2 20 a5 b7 85 0a a0 00 00 08 c2 20
>3a11a8	48 e2 20 a5 23 48 ab c2 20 68 28 a6 21 bd 00 00
>3a11b8	f0 06 97 08 e8 c8 80 f5 e2 20 08 c2 20 48 e2 20
>3a11c8	a5 29 48 ab c2 20 68 28 a6 27 bd 00 00 97 08 f0
>3a11d8	04 e8 c8 80 f5 c2 20 a5 08 85 21 e2 20 a5 0a 85
>3a11e8	23 a9 02 85 25 ab 2b 28 60 08 0b 8b 08 c2 20 48
>3a11f8	a9 00 08 5b 68 28 c2 30 08 c2 20 48 e2 20 a5 23
>3a1208	48 ab c2 20 68 28 a6 21 20 3c 11 98 aa e8 e2 20
>3a1218	a9 02 20 41 0c c2 20 a5 be 85 08 e2 20 a5 c0 85
>3a1228	0a a0 00 00 b7 21 97 08 f0 03 c8 80 f7 a5 08 85
>3a1238	21 a5 09 85 22 a5 0a 85 23 a9 00 85 24 ab 2b 28
>3a1248	60 08 e2 20 c2 10 a0 00 00 b7 21 f0 05 c8 80 f9
>3a1258	84 90 c2 30 c4 27 90 13 f0 11 a5 8d 30 0d f0 0b
>3a1268	c4 8d b0 12 a5 27 d0 0e 4c ca 12 20 66 10 e2 20
>3a1278	a9 00 87 14 80 39 20 66 10 c2 30 18 a5 21 65 27
>3a1288	85 21 a5 23 69 00 00 85 23 a0 00 00 e2 20 a7 21
>3a1298	97 14 f0 1b c2 20 18 a5 21 69 01 00 85 21 a5 23
>3a12a8	69 00 00 85 23 c8 c4 8d d0 e2 a9 00 00 97 14 c2
>3a12b8	20 a5 14 85 21 a5 16 85 23 e2 20 a9 02 85 25 20
>3a12c8	f1 11 28 60 48 5a 0b 08 08 c2 20 48 a9 00 08 5b
>3a12d8	68 28 c2 30 a9 00 00 85 00 85 18 a9 36 00 85 02
>3a12e8	85 1a ad 8a 0f 30 20 a0 02 00 b7 18 f0 0f c5 53
>3a12f8	90 10 c5 57 f0 02 b0 05 20 2e 13 80 e5 28 2b 7a
>3a1308	68 60 20 b5 1b 80 db 08 c2 20 48 a9 00 08 5b 68
>3a1318	28 e2 20 a9 01 8f d1 08 00 c2 20 29 ff 00 20 4d
>3a1328	18 e2 20 dc d2 08 08 c2 30 85 21 64 23 20 b7 10
>3a1338	a5 14 1a 85 21 a5 16 85 23 20 c4 33 18 a5 18 69
>3a1348	04 00 85 00 a5 1a 69 00 00 85 02 e2 20 a9 20 20
>3a1358	18 00 c2 20 20 6d 13 90 fb e2 20 a9 0d 20 18 00
>3a1368	20 b5 1b 28 60 08 0b 8b 08 c2 20 48 a9 00 08 5b
>3a1378	68 28 08 e2 20 48 a9 00 48 ab 68 28 e2 20 c2 10
>3a1388	a7 00 f0 3a 30 05 20 18 00 80 29 c2 20 29 7f 00
>3a1398	0a 0a 0a 18 69 11 09 85 08 a9 3a 00 69 00 00 85
>3a13a8	0a 08 e2 20 48 a9 3a 48 ab 68 28 a0 02 00 b7 08
>3a13b8	aa 20 a8 02 c2 20 20 d8 1a ab 2b 28 18 60 ab 2b
>3a13c8	28 38 60 08 c2 20 a9 ff 6f 85 1d a9 ff 7f 85 1f
>3a13d8	a9 ff ff 85 21 85 23 85 27 85 29 e2 20 85 25 85
>3a13e8	2b 28 60 08 0b 8b 08 c2 20 48 a9 00 08 5b 68 28
>3a13f8	08 e2 20 48 a9 00 48 ab 68 28 c2 30 5a a4 1d bd
>3a1408	00 00 99 00 00 bd 02 00 99 02 00 e2 20 bd 04 00
>3a1418	99 04 00 c2 20 38 98 e9 05 00 85 1d 7a ab 2b 28
>3a1428	60 08 0b 8b 08 c2 20 48 a9 00 08 5b 68 28 08 e2
>3a1438	20 48 a9 00 48 ab 68 28 c2 30 5a 18 a5 1d 69 05
>3a1448	00 85 1d a8 b9 00 00 9d 00 00 b9 02 00 9d 02 00
>3a1458	e2 20 b9 04 00 9d 04 00 bd 00 00 7a ab 2b 28 60
>3a1468	08 0b 8b 08 c2 20 48 a9 00 08 5b 68 28 08 e2 20
>3a1478	48 a9 00 48 ab 68 28 e2 20 c2 10 5a a4 1f 99 00
>3a1488	00 88 84 1f 7a ab 2b 28 60 08 0b 8b 08 c2 20 48
>3a1498	a9 00 08 5b 68 28 08 e2 20 48 a9 00 48 ab 68 28
>3a14a8	e2 20 c2 10 5a a4 1f c8 84 1f b9 00 00 c2 20 29
>3a14b8	ff 00 7a ab 2b 28 60 08 e2 20 a9 01 20 68 14 28
>3a14c8	60 5a 08 8b 08 e2 20 48 a9 00 48 ab 68 28 e2 20
>3a14d8	a4 1f b9 01 00 c9 01 d0 08 c2 20 e6 1f ab 28 7a
>3a14e8	60 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 02 8f
>3a14f8	d1 08 00 c2 20 29 ff 00 20 4d 18 e2 20 dc d2 08
>3a1508	08 0b 8b c2 20 48 08 c2 20 48 a9 00 08 5b 68 28
>3a1518	08 e2 20 48 a9 00 48 ab 68 28 e2 20 c2 10 a4 1f
>3a1528	c0 ff 7f f0 11 20 9a 08 85 0c b9 01 00 20 9a 08
>3a1538	c5 0c f0 02 90 08 c2 20 68 ab 2b 28 18 60 c2 20
>3a1548	68 ab 2b 28 38 60 4c 3e 05 08 e2 20 a9 00 8f 00
>3a1558	4d 00 a2 01 00 20 fb 16 20 9a 04 c2 20 a5 21 9f
>3a1568	00 4d 00 e2 20 af 00 4d 00 1a 30 3e 8f 00 4d 00
>3a1578	e8 e8 20 f9 1a e2 20 a7 00 c9 8d f0 09 c9 2c d0
>3a1588	0a 20 d8 1a 80 cf 20 d8 1a 28 60 08 c2 20 48 a9
>3a1598	00 08 5b 68 28 e2 20 a9 02 8f d1 08 00 c2 20 29
>3a15a8	ff 00 20 4d 18 e2 20 dc d2 08 08 c2 20 48 a9 00
>3a15b8	08 5b 68 28 e2 20 a9 0a 8f d1 08 00 c2 20 29 ff
>3a15c8	00 20 4d 18 e2 20 dc d2 08 08 20 cf 3f 90 23 e2
>3a15d8	20 a5 e8 29 80 d0 06 20 25 3e 4c f8 15 e2 20 a9
>3a15e8	8c 20 e5 1b 20 bf 14 20 51 15 20 b6 42 20 c9 14
>3a15f8	28 60 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 02
>3a1608	8f d1 08 00 c2 20 29 ff 00 20 4d 18 e2 20 dc d2
>3a1618	08 08 0b 08 c2 20 48 a9 00 08 5b 68 28 e2 20 c2
>3a1628	10 20 d8 1a a0 00 00 b7 00 f0 24 c9 22 f0 03 c8
>3a1638	80 f5 84 0c e2 20 a9 02 a6 0c e8 20 41 0c a0 00
>3a1648	00 c4 0c f0 29 a7 00 97 be c8 20 d8 1a 80 f2 08
>3a1658	c2 20 48 a9 00 08 5b 68 28 e2 20 a9 02 8f d1 08
>3a1668	00 c2 20 29 ff 00 20 4d 18 e2 20 dc d2 08 a9 00
>3a1678	97 be c2 20 a5 be 85 21 e2 20 a5 c0 85 23 a9 02
>3a1688	85 25 20 d8 1a 2b 28 60 08 e2 20 a7 00 c2 20 29
>3a1698	ff 00 20 c4 08 85 2d 20 bf 14 08 e2 20 48 a9 00
>3a16a8	48 ab 68 28 20 b4 16 20 c9 14 28 60 20 d8 1a 6c
>3a16b8	2d 08 08 0b 8b c2 20 48 08 c2 20 48 a9 00 08 5b
>3a16c8	68 28 c2 30 a2 27 08 20 29 14 a2 21 08 20 29 14
>3a16d8	20 91 14 20 c4 08 85 2d 08 e2 20 48 a9 00 48 ab
>3a16e8	68 28 20 f8 16 a2 21 08 20 eb 13 68 ab 2b 28 60
>3a16f8	6c 2d 08 08 08 c2 20 48 a9 00 08 5b 68 28 08 e2
>3a1708	20 48 a9 00 48 ab 68 28 c2 10 da e2 20 a7 00 d0
>3a1718	03 4c be 17 30 33 c9 20 d0 03 4c b8 17 c9 3a b0
>3a1728	04 c9 30 b0 56 c9 26 f0 52 c9 22 d0 03 4c d1 17
>3a1738	c9 5b b0 07 c9 41 90 03 4c dd 17 c9 7b b0 07 c9
>3a1748	61 90 03 4c dd 17 4c be 17 c9 8c f0 40 c9 8d f0
>3a1758	41 20 e7 08 c9 30 d0 0c 20 90 16 a2 21 08 20 eb
>3a1768	13 4c 13 17 c9 00 d0 4e a7 00 a6 1f e0 ff 7f f0
>3a1778	05 20 08 15 b0 12 20 68 14 80 35 c2 20 20 4e 15
>3a1788	a2 21 08 20 eb 13 80 83 20 ba 16 80 dd 20 68 14
>3a1798	80 1e e2 20 a4 1f c0 ff 7f f0 46 a4 1f b9 01 00
>3a17a8	c9 01 f0 3d c9 8c f0 05 20 ba 16 80 ee 20 91 14
>3a17b8	20 d8 1a 4c 13 17 a6 1f e0 ff 7f b0 24 bd 01 00
>3a17c8	c9 01 f0 1d 20 ba 16 80 ed 20 19 16 a2 21 08 20
>3a17d8	eb 13 4c 13 17 20 d1 15 a2 21 08 20 eb 13 4c 13
>3a17e8	17 a2 21 08 20 29 14 fa 28 60 08 0b 8b 08 e2 20
>3a17f8	48 a9 00 48 ab 68 28 08 c2 20 48 a9 00 08 5b 68
>3a1808	28 c2 30 a9 fd 5f 85 31 ab 2b 28 60 08 0b 08 c2
>3a1818	20 48 a9 00 08 5b 68 28 c2 30 92 31 c6 31 c6 31
>3a1828	2b 28 60 08 c2 30 29 ff 00 20 14 18 28 60 08 0b
>3a1838	08 c2 20 48 a9 00 08 5b 68 28 c2 30 e6 31 e6 31
>3a1848	b2 31 2b 28 60 8b 0b 08 08 c2 20 48 a9 00 08 5b
>3a1858	68 28 08 e2 20 48 a9 00 48 ab 68 28 c2 20 85 21
>3a1868	a9 00 00 85 23 e2 20 a9 00 85 25 85 e8 a9 3a 85
>3a1878	e7 c2 20 a9 a7 18 85 e5 20 6c 3f c2 20 a5 d5 85
>3a1888	21 a5 d7 85 23 e2 20 a9 00 85 25 85 e8 a9 3a 85
>3a1898	e7 c2 20 a9 ab 18 85 e5 20 6c 3f 28 2b ab 60 45
>3a18a8	52 52 00 45 52 4c 00 e2 20 c2 10 20 1b 02 af d1
>3a18b8	08 00 0a c2 20 29 ff 00 a8 08 e2 20 48 a9 3a 48
>3a18c8	ab 68 28 be 01 19 20 a8 02 c2 20 a5 d5 f0 27 a2
>3a18d8	2d 19 20 a8 02 08 e2 20 48 a9 00 48 ab 68 28 c2
>3a18e8	20 af d5 08 00 8f 21 08 00 a9 00 00 8f 23 08 00
>3a18f8	20 e4 33 20 1b 02 4c bb 20 31 19 34 19 3a 19 47
>3a1908	19 55 19 63 19 76 19 8c 19 9c 19 ab 19 b8 19 c9
>3a1918	19 d8 19 e5 19 f3 19 02 1a 13 1a 2c 1a 40 1a 54
>3a1928	1a 6a 1a 7e 1a 20 61 74 00 4f 4b 00 42 72 65 61
>3a1938	6b 00 53 79 6e 74 61 78 20 65 72 72 6f 72 00 4f
>3a1948	75 74 20 6f 66 20 6d 65 6d 6f 72 79 00 54 79 70
>3a1958	65 20 6d 69 73 6d 61 74 63 68 00 56 61 72 69 61
>3a1968	62 6c 65 20 6e 6f 74 20 66 6f 75 6e 64 00 4c 69
>3a1978	6e 65 20 6e 75 6d 62 65 72 20 6e 6f 74 20 66 6f
>3a1988	75 6e 64 00 53 74 61 63 6b 20 75 6e 64 65 72 66
>3a1998	6c 6f 77 00 53 74 61 63 6b 20 6f 76 65 72 66 6c
>3a19a8	6f 77 00 4f 75 74 20 6f 66 20 72 61 6e 67 65 00
>3a19b8	49 6c 6c 65 67 61 6c 20 61 72 67 75 6d 65 6e 74
>3a19c8	00 46 69 6c 65 20 6e 6f 74 20 66 6f 75 6e 64 00
>3a19d8	4e 6f 74 20 61 20 6e 75 6d 62 65 72 00 4d 61 74
>3a19e8	68 20 6f 76 65 72 66 6c 6f 77 00 4d 61 74 68 20
>3a19f8	75 6e 64 65 72 66 6c 6f 77 00 44 69 76 69 73 69
>3a1a08	6f 6e 20 62 79 20 7a 65 72 6f 00 55 6e 61 62 6c
>3a1a18	65 20 74 6f 20 72 65 61 64 20 64 69 72 65 63 74
>3a1a28	6f 72 79 00 55 6e 61 62 6c 65 20 74 6f 20 6c 6f
>3a1a38	61 64 20 66 69 6c 65 00 55 6e 61 62 6c 65 20 74
>3a1a48	6f 20 73 61 76 65 20 66 69 6c 65 00 55 6e 61 62
>3a1a58	6c 65 20 74 6f 20 64 65 6c 65 74 65 20 66 69 6c
>3a1a68	65 00 43 6f 75 6c 64 20 6e 6f 74 20 66 69 6e 64
>3a1a78	20 66 69 6c 65 00 43 6f 75 6c 64 20 6e 6f 74 20
>3a1a88	75 70 64 61 74 65 20 64 69 72 65 63 74 6f 72 79
>3a1a98	00 08 0b 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9
>3a1aa8	00 85 d0 2b 28 60 0b 08 08 c2 20 48 a9 00 08 5b
>3a1ab8	68 28 08 c2 20 a9 af 18 8f d2 08 00 e2 20 a9 3a
>3a1ac8	8f d4 08 00 28 20 90 32 20 d1 2d 64 2f 28 2b 60
>3a1ad8	08 0b 08 c2 20 48 a9 00 08 5b 68 28 c2 20 18 a5
>3a1ae8	00 69 01 00 85 00 e2 20 a5 02 69 00 85 02 2b 28
>3a1af8	60 08 0b 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a7
>3a1b08	00 f0 0f c9 20 f0 06 c9 09 f0 02 80 05 20 d8 1a
>3a1b18	80 ed 2b 28 60 08 e2 20 a7 00 f0 09 c9 3a f0 05
>3a1b28	20 d8 1a 80 f3 28 60 08 e2 20 64 34 a7 00 f0 19
>3a1b38	c5 35 f0 2c c9 98 f0 1e c9 9c f0 1a c9 9b f0 1a
>3a1b48	c9 9d f0 16 20 d8 1a 80 e3 20 b5 1b c2 20 a5 d5
>3a1b58	f0 1d e2 20 80 d6 e6 34 80 ea c6 34 30 30 80 e4
>3a1b68	a5 33 30 06 a5 34 f0 02 80 da 20 d8 1a 28 60 08
>3a1b78	c2 20 48 a9 00 08 5b 68 28 e2 20 a9 02 8f d1 08
>3a1b88	00 c2 20 29 ff 00 20 4d 18 e2 20 dc d2 08 08 c2
>3a1b98	20 48 a9 00 08 5b 68 28 e2 20 a9 02 8f d1 08 00
>3a1ba8	c2 20 29 ff 00 20 4d 18 e2 20 dc d2 08 08 c2 30
>3a1bb8	a0 00 00 b7 18 85 0c 18 a5 18 65 0c 85 18 a5 1a
>3a1bc8	69 00 00 85 1a a0 02 00 b7 18 85 d5 18 a5 18 69
>3a1bd8	04 00 85 00 a5 1a 69 00 00 85 02 28 60 08 e2 20
>3a1be8	48 20 f9 1a 68 e2 20 c7 00 d0 08 20 d8 1a 20 f9
>3a1bf8	1a 28 60 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9
>3a1c08	02 8f d1 08 00 c2 20 29 ff 00 20 4d 18 e2 20 dc
>3a1c18	d2 08 08 e2 20 20 f9 1a e2 20 a7 00 f0 10 c9 3a
>3a1c28	f0 0c c5 35 f0 05 20 d8 1a 80 ef 28 38 60 28 18
>3a1c38	60 5a 08 e2 20 a0 00 00 b7 00 f0 0d c9 3a f0 07
>3a1c48	c9 20 d0 05 c8 80 f1 a9 00 28 7a 60 08 0b 8b 08
>3a1c58	c2 20 48 a9 00 08 5b 68 28 20 cb 13 e2 20 a9 00
>3a1c68	85 da ad 8a 0f 30 4b a7 00 c9 3a d0 03 20 d8 1a
>3a1c78	20 f9 1a a7 00 d0 03 4c 04 1d 20 fb 02 b0 52 a7
>3a1c88	00 10 10 20 e7 08 85 0c c9 20 d0 03 4c f2 1c a5
>3a1c98	d0 f0 51 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9
>3a1ca8	02 8f d1 08 00 c2 20 29 ff 00 20 4d 18 e2 20 dc
>3a1cb8	d2 08 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 01
>3a1cc8	8f d1 08 00 c2 20 29 ff 00 20 4d 18 e2 20 dc d2
>3a1cd8	08 20 9a 32 4c 04 1d 08 e2 20 48 a9 00 48 ab 68
>3a1ce8	28 6c 2d 08 a5 0c c9 10 d0 a9 a7 00 20 c4 08 c2
>3a1cf8	20 85 2d 20 cb 13 20 d8 1a 20 df 1c ab 2b 28 60
>3a1d08	08 58 20 99 1a 20 f2 17 e2 20 9c 8a 0f c2 20 a5
>3a1d18	18 85 00 a5 1a 85 02 4c 46 1d 08 c2 20 a0 02 00
>3a1d28	b7 18 85 d5 e2 20 a5 da c9 03 f0 12 c2 20 18 a5
>3a1d38	18 69 04 00 85 00 e2 20 a5 1a 69 00 85 02 c2 20
>3a1d48	20 54 1c e2 20 a5 da c9 03 f0 f3 c9 00 d0 31 e2
>3a1d58	20 20 f9 1a a7 00 f0 28 c9 3a f0 1f 08 c2 20 48
>3a1d68	a9 00 08 5b 68 28 e2 20 a9 02 8f d1 08 00 c2 20
>3a1d78	29 ff 00 20 4d 18 e2 20 dc d2 08 20 d8 1a 80 be
>3a1d88	28 60 08 58 e2 20 a9 80 85 d0 9c 8a 0f 20 f2 17
>3a1d98	c2 30 64 2f a0 02 00 b7 18 f0 29 20 22 1d e2 20
>3a1da8	a5 da c9 01 f0 1e c9 02 f0 ea c9 03 f0 e6 c2 20
>3a1db8	a0 00 00 18 a5 18 77 18 85 18 e2 20 a5 1a 69 00
>3a1dc8	85 1a 80 d0 e2 20 a9 00 85 d0 28 60 08 c2 30 c2
>3a1dd8	20 a9 00 00 85 08 a9 36 00 85 0a c2 20 a0 02 00
>3a1de8	b7 08 f0 31 c5 21 f0 1e b0 2b c2 20 a0 00 00 18
>3a1df8	a5 08 77 08 85 0c e2 20 a5 0a 69 00 85 0a c2 20
>3a1e08	a5 0c 85 08 80 d7 c2 20 a5 08 85 18 e2 20 a5 0a
>3a1e18	85 1a 28 38 60 28 18 60 08 e2 20 a7 0c 87 08 c2
>3a1e28	20 a5 0c c5 00 d0 08 e2 20 a5 0e c5 02 f0 26 c2
>3a1e38	20 18 a5 0c 69 01 00 85 0c e2 20 a5 0e 69 00 85
>3a1e48	0e c2 20 18 a5 08 69 01 00 85 08 e2 20 a5 0a 69
>3a1e58	00 85 0a 80 c4 28 60 08 e2 20 a7 0c 87 08 c2 20
>3a1e68	a5 0c c5 00 d0 06 a5 0e c5 02 f0 26 c2 20 38 a5
>3a1e78	0c e9 01 00 85 0c e2 20 a5 0e e9 00 85 0e c2 20
>3a1e88	38 a5 08 e9 01 00 85 08 e2 20 a5 0a e9 00 85 0a
>3a1e98	80 c6 28 60 08 a0 00 00 c2 20 18 a5 08 77 08 85
>3a1ea8	0c e2 20 a5 0a 69 00 85 0e c2 20 18 a5 d7 69 04
>3a1eb8	00 85 00 e2 20 a5 d9 69 00 85 02 a0 00 00 c2 20
>3a1ec8	38 a5 d7 f7 08 85 d7 e2 20 a5 d9 e9 00 85 d9 20
>3a1ed8	20 1e 20 90 32 28 60 08 08 c2 20 48 a9 00 08 5b
>3a1ee8	68 28 c2 30 a0 02 00 97 d7 18 a5 d7 69 04 00 85
>3a1ef8	08 e2 20 a5 d9 69 00 85 0a e2 20 a0 00 00 b7 18
>3a1f08	97 08 f0 03 c8 80 f7 c2 20 98 18 69 05 00 85 0c
>3a1f18	c2 20 a0 00 00 a5 0c 97 d7 c2 20 18 a5 d7 65 0c
>3a1f28	85 0c e2 20 a5 d9 69 00 85 d9 c2 20 a5 0c 85 d7
>3a1f38	c2 20 a0 00 00 a9 00 00 97 d7 c8 c0 05 00 d0 f8
>3a1f48	20 90 32 28 60 0b 08 08 c2 20 48 a9 00 08 5b 68
>3a1f58	28 c2 30 a9 00 00 85 08 a9 36 00 85 0a a0 02 00
>3a1f68	b7 08 f0 1d c5 d5 f0 25 b0 1d a0 00 00 18 a5 08
>3a1f78	77 08 85 0c a5 0a 69 00 00 85 0a a5 0c 85 08 80
>3a1f88	dc a9 00 00 28 2b 60 a9 01 00 28 2b 60 a9 02 00
>3a1f98	28 2b 60 08 c2 30 a9 05 00 85 10 a0 00 00 e2 20
>3a1fa8	b7 18 f0 07 c2 20 e6 10 c8 80 f3 c2 20 a5 08 85
>3a1fb8	00 a5 0a 85 02 18 a5 d7 69 04 00 85 0c a5 d9 69
>3a1fc8	00 00 85 0e 18 a5 d7 65 10 85 d7 a5 d9 69 00 00
>3a1fd8	85 d9 18 a5 d7 69 04 00 85 08 a5 d9 69 00 00 85
>3a1fe8	0a 20 5f 1e c2 20 a5 10 a0 00 00 97 00 a5 d5 a0
>3a1ff8	02 00 97 00 18 a5 00 69 04 00 85 00 a5 02 69 00
>3a2008	00 85 02 a0 00 00 e2 20 b7 18 97 00 f0 03 c8 80
>3a2018	f7 20 90 32 28 60 08 c2 30 85 d5 20 4d 1f c9 00
>3a2028	00 f0 2c c9 01 00 f0 22 c2 20 a5 08 48 a5 0a 48
>3a2038	20 9c 1e 68 85 0a 68 85 08 a5 18 85 00 a5 1a 85
>3a2048	02 20 f9 1a e2 20 a7 00 f0 0a 20 9b 1f 80 05 a5
>3a2058	d5 20 df 1e 28 60 8b 08 08 e2 20 48 a9 3a 48 ab
>3a2068	68 28 a2 fb d1 20 a8 02 28 ab 60 08 e2 30 a9 01
>3a2078	20 1c 00 20 db 00 f0 06 c9 0d f0 02 80 f5 28 60
>3a2088	0b 08 08 c2 20 48 a9 00 08 5b 68 28 c2 30 64 d5
>3a2098	a9 00 4f 85 18 a9 00 00 85 1a 20 fe 05 c2 20 a5
>3a20a8	d5 d0 05 20 08 1d 80 07 20 1e 20 28 2b 38 60 28
>3a20b8	2b 18 60 c2 30 a2 ff fe 9a 20 5e 20 20 08 00 20
>3a20c8	0c 00 a9 00 00 20 1c 00 20 88 20 b0 ef 80 ea e2
>3a20d8	20 a5 25 c5 2b d0 06 c2 20 29 ff 00 60 c2 20 08
>3a20e8	c2 20 48 a9 00 08 5b 68 28 e2 20 a9 04 8f d1 08
>3a20f8	00 c2 20 29 ff 00 20 4d 18 e2 20 dc d2 08 20 d7
>3a2108	20 c2 20 c9 00 00 f0 27 c9 02 00 d0 03 4c 4f 11
>3a2118	08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 04 8f d1
>3a2128	08 00 c2 20 29 ff 00 20 4d 18 e2 20 dc d2 08 18
>3a2138	a5 21 65 27 85 21 a5 23 65 29 85 23 60 38 a5 21
>3a2148	e5 27 85 21 a5 23 e5 29 85 23 60 a5 21 8f 08 01
>3a2158	00 a5 27 8f 0a 01 00 af 0c 01 00 85 21 af 0e 01
>3a2168	00 85 23 60 a5 21 8f 12 01 00 a5 27 8f 10 01 00
>3a2178	af 14 01 00 85 21 60 a5 21 8f 12 01 00 a5 27 8f
>3a2188	10 01 00 af 16 01 00 85 21 60 c2 20 a5 21 25 27
>3a2198	85 21 a5 23 25 29 85 23 60 c2 20 a5 21 05 27 85
>3a21a8	21 a5 23 05 29 85 23 60 c2 20 a5 21 49 ff ff 85
>3a21b8	21 a5 23 49 ff ff 85 23 60 c2 20 a5 23 c5 29 90
>3a21c8	0b a5 21 c5 27 90 05 64 21 64 23 60 a9 ff ff 85
>3a21d8	21 85 23 60 c2 20 a5 29 c5 23 90 0b a5 27 c5 21
>3a21e8	90 05 64 21 64 23 60 a9 ff ff 85 21 85 23 60 c2
>3a21f8	20 a5 29 c5 23 d0 0e a5 27 c5 21 d0 08 a9 ff ff
>3a2208	85 21 85 23 60 64 21 64 23 60 c2 20 a5 29 c5 23
>3a2218	d0 0e a5 27 c5 21 d0 08 a9 ff ff 85 21 85 23 60
>3a2228	64 21 64 23 60 c2 20 a5 23 c5 29 90 10 d0 06 a5
>3a2238	21 c5 27 90 08 a9 ff ff 85 21 85 23 60 64 21 64
>3a2248	23 60 c2 20 a5 23 c5 29 90 0f f0 05 64 21 64 23
>3a2258	60 a5 21 c5 27 f0 02 b0 f3 a9 ff ff 85 21 85 23
>3a2268	60 08 e2 20 20 fb 16 20 e9 04 20 c7 03 a5 21 0a
>3a2278	0a 0a 0a 05 27 48 a9 2c 20 e5 1b 20 fb 16 20 e9
>3a2288	04 20 c7 03 a5 21 0a 0a 0a 0a 05 27 48 a9 2c 20
>3a2298	e5 1b 20 fb 16 20 e9 04 20 c7 03 a5 21 0a 0a 0a
>3a22a8	0a 05 27 48 af 0e 08 af 09 0c 8f 0e 08 af 68 8f
>3a22b8	00 08 af 68 8f 02 08 af 68 8f 04 08 af af 0e 08
>3a22c8	af 29 f7 8f 0e 08 af 20 1d 1b 28 60 08 e2 20 20
>3a22d8	fb 16 20 e9 04 20 c7 03 a5 21 0a 0a 0a 0a 05 27
>3a22e8	48 a9 2c 20 e5 1b 20 fb 16 20 e9 04 20 c7 03 a5
>3a22f8	21 0a 0a 0a 0a 05 27 48 a9 2c 20 e5 1b 20 fb 16
>3a2308	20 46 04 20 fd 03 c2 20 a5 21 85 90 a5 27 85 21
>3a2318	20 c7 03 e2 20 a5 21 0a 0a 0a 0a 05 27 48 c2 20
>3a2328	a5 90 85 21 20 c7 03 e2 20 a5 21 0a 0a 0a 0a 05
>3a2338	27 48 af 0e 08 af 09 0c 8f 0e 08 af 68 8f 0f 08
>3a2348	af 68 8f 0a 08 af 68 8f 09 08 af 68 8f 06 08 af
>3a2358	af 0e 08 af 29 f7 8f 0e 08 af 20 1d 1b 28 60 08
>3a2368	20 fb 16 20 e9 04 e2 20 a5 21 29 0f 0a 0a 0a 0a
>3a2378	8f 53 08 00 a9 2c 20 e5 1b 20 fb 16 20 e9 04 a5
>3a2388	21 29 0f 0f 53 08 00 8f 1e 00 00 28 60 08 e2 20
>3a2398	20 fb 16 20 e9 04 a5 21 48 a9 2c 20 e5 1b 20 fb
>3a23a8	16 20 e9 04 a5 21 48 a9 2c 20 e5 1b 20 fb 16 20
>3a23b8	e9 04 a5 21 8f 08 00 af 68 8f 09 00 af 68 8f 0a
>3a23c8	00 af 28 60 08 e2 20 20 fb 16 20 46 04 a5 21 f0
>3a23d8	1e a9 01 8f 04 00 af a9 20 8f 08 00 af 8f 09 00
>3a23e8	af a9 48 8f 0f 00 00 a9 34 8f 13 00 00 80 12 a9
>3a23f8	00 8f 04 00 af a9 50 8f 0f 00 00 a9 3c 8f 13 00
>3a2408	00 a9 2c 85 35 20 1a 1c 90 35 20 d8 1a 20 fb 16
>3a2418	20 e9 04 a5 21 48 a9 2c 20 e5 1b 20 fb 16 20 e9
>3a2428	04 a5 21 48 a9 2c 20 e5 1b 20 fb 16 20 e9 04 a5
>3a2438	21 8f 05 00 af 68 8f 06 00 af 68 8f 07 00 af 28
>3a2448	60 08 c2 20 20 fb 16 20 e9 04 a9 af 00 85 9e a5
>3a2458	21 c9 0a 00 b0 5c 0a aa bf d9 24 3a 85 9c a9 2c
>3a2468	00 20 e5 1b 20 fb 16 20 e9 04 a5 21 0a 0a 18 65
>3a2478	9c 85 9c a9 2c 00 20 e5 1b 20 fb 16 20 e9 04 a0
>3a2488	02 00 a5 21 e2 20 97 9c a9 2c 20 e5 1b 20 fb 16
>3a2498	20 e9 04 a0 01 00 a5 21 e2 20 97 9c a9 2c 20 e5
>3a24a8	1b 20 fb 16 20 e9 04 a0 00 00 a5 21 e2 20 97 9c
>3a24b8	28 60 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 0a
>3a24c8	8f d1 08 00 c2 20 29 ff 00 20 4d 18 e2 20 dc d2
>3a24d8	08 00 20 00 24 00 28 00 2c 00 30 00 34 00 38 00
>3a24e8	3c 40 1f 80 1f 08 20 fb 16 20 e9 04 a5 21 8f 00
>3a24f8	00 af c2 20 a9 80 02 8f 08 f0 3a a9 e0 01 8f 0a
>3a2508	f0 3a af 08 f0 3a 8f 08 01 00 af 0a f0 3a 8f 0a
>3a2518	01 00 af 0c 01 00 8f 0c f0 3a e2 20 af 0e 01 00
>3a2528	8f 0e f0 3a 28 60 08 c2 20 20 fb 16 20 e9 04 c2
>3a2538	20 a5 21 85 53 a9 2c 00 20 e5 1b 20 fb 16 20 e9
>3a2548	04 e2 20 a5 53 d0 05 a5 21 0a 80 04 a5 21 38 2a
>3a2558	8f 40 01 af c2 20 a9 2c 00 85 35 20 1a 1c b0 18
>3a2568	c2 20 08 c2 20 a9 00 00 85 21 a9 b0 00 85 23 e2
>3a2578	20 a9 00 85 25 28 80 08 c2 20 20 d8 1a 20 fb 16
>3a2588	e2 20 38 a5 23 8f 02 f0 3a e9 b0 30 42 8f 43 01
>3a2598	af 8f 06 f0 3a a5 21 8f 00 f0 3a 8f 41 01 af 8f
>3a25a8	04 f0 3a a5 22 8f 42 01 af 8f 05 f0 3a 8f 01 f0
>3a25b8	3a a9 00 8f 07 f0 3a 8f 03 f0 3a c2 20 af 08 f0
>3a25c8	3a 8f 44 01 af af 0a f0 3a 8f 46 01 af 28 60 08
>3a25d8	c2 20 48 a9 00 08 5b 68 28 e2 20 a9 0a 8f d1 08
>3a25e8	00 c2 20 29 ff 00 20 4d 18 e2 20 dc d2 08 08 c2
>3a25f8	20 af 04 f0 3a 8f 05 04 af af 0c f0 3a 8f 08 04
>3a2608	af e2 20 af 06 f0 3a 8f 07 04 af af 0e f0 3a 8f
>3a2618	0a 04 af a9 00 8f 01 04 af a9 85 8f 00 04 af af
>3a2628	01 04 af 30 fa a9 00 8f 00 04 af 28 60 08 c2 20
>3a2638	a5 5b 8f 08 01 00 af 08 f0 3a 8f 0a 01 00 18 af
>3a2648	0c 01 00 65 57 85 0c af 0e 01 00 69 00 00 85 0e
>3a2658	18 a5 0c 6f 00 f0 3a 85 9c a5 0e 6f 02 f0 3a 85
>3a2668	9e e2 20 a5 53 87 9c 28 60 c2 20 a9 01 00 85 db
>3a2678	38 a5 5f e5 57 85 67 10 0b 49 ff ff 1a 85 67 a9
>3a2688	ff ff 85 db a9 01 00 85 dd 38 a5 63 e5 5b 85 6b
>3a2698	10 0b 49 ff ff 1a 85 6b a9 ff ff 85 dd a5 6b c5
>3a26a8	67 b0 04 a5 67 80 06 a5 6b 49 ff ff 1a 48 0a 68
>3a26b8	6a 85 6f 20 35 26 a5 57 c5 5f d0 06 a5 5b c5 63
>3a26c8	f0 36 a5 6f 85 73 a5 67 49 ff ff 1a c5 73 10 10
>3a26d8	f0 0e 38 a5 6f e5 6b 85 6f 18 a5 57 65 db 85 57
>3a26e8	a5 73 c5 6b 10 cd f0 cb 18 a5 6f 65 67 85 6f 18
>3a26f8	a5 5b 65 dd 85 5b 80 bb 60 08 a9 00 00 8f 00 04
>3a2708	af c2 20 a5 5b 8f 08 01 00 af 08 f0 3a 8f 0a 01
>3a2718	00 18 af 0c 01 00 65 57 85 0c e2 20 af 0e 01 00
>3a2728	69 00 85 0e c2 20 18 af 04 f0 3a 65 0c 8f 05 04
>3a2738	af e2 20 af 06 f0 3a 65 0e 8f 07 04 af c2 20 38
>3a2748	a5 5f e5 57 85 0c 8f 08 04 af 38 af 08 f0 3a 8f
>3a2758	0e 04 af 38 a5 63 e5 5b 8f 0a 04 af a9 01 00 8f
>3a2768	0c 04 af e2 20 af 53 08 00 8f 01 04 af a9 87 8f
>3a2778	00 04 af af 01 04 af 30 fa a9 00 8f 00 04 af 28
>3a2788	60 08 08 c2 20 48 a9 00 08 5b 68 28 08 e2 20 48
>3a2798	a9 00 48 ab 68 28 c2 30 20 fb 16 20 46 04 a5 21
>3a27a8	85 53 a9 2c 00 20 e5 1b 20 fb 16 20 46 04 a5 21
>3a27b8	85 57 a9 2c 00 20 e5 1b 20 fb 16 20 e9 04 a5 21
>3a27c8	85 5b 20 35 26 28 60 08 08 c2 20 48 a9 00 08 5b
>3a27d8	68 28 08 e2 20 48 a9 00 48 ab 68 28 c2 30 20 fb
>3a27e8	16 20 46 04 a5 21 85 57 a9 2c 00 20 e5 1b 20 fb
>3a27f8	16 20 46 04 a5 21 85 5b a9 2c 00 20 e5 1b 20 fb
>3a2808	16 20 46 04 a5 21 85 5f a9 2c 00 20 e5 1b 20 fb
>3a2818	16 20 46 04 a5 21 85 63 a9 2c 00 20 e5 1b 20 fb
>3a2828	16 20 e9 04 a5 21 85 53 20 71 26 28 60 08 08 c2
>3a2838	20 48 a9 00 08 5b 68 28 08 e2 20 48 a9 00 48 ab
>3a2848	68 28 c2 30 20 fb 16 20 46 04 a5 21 85 57 a9 2c
>3a2858	00 20 e5 1b 20 fb 16 20 46 04 a5 21 85 5b a9 2c
>3a2868	00 20 e5 1b 20 fb 16 20 46 04 a5 21 85 5f a9 2c
>3a2878	00 20 e5 1b 20 fb 16 20 46 04 a5 21 85 63 a9 2c
>3a2888	00 20 e5 1b 20 fb 16 20 e9 04 a5 21 85 53 20 01
>3a2898	27 28 60 08 e2 20 a5 21 c9 12 b0 18 0a 0a 0a 18
>3a28a8	69 00 85 9c a9 02 69 00 85 9d a9 af 69 00 85 9e
>3a28b8	64 9f 28 60 08 c2 20 48 a9 00 08 5b 68 28 e2 20
>3a28c8	a9 09 8f d1 08 00 c2 20 29 ff 00 20 4d 18 e2 20
>3a28d8	dc d2 08 08 e2 20 20 fb 16 20 e9 04 20 9b 28 a5
>3a28e8	21 8f 0e f0 3a a9 2c 20 e5 1b 20 fb 16 20 e9 04
>3a28f8	a5 21 c9 08 b0 4b 48 a9 2c 20 e5 1b 20 fb 16 20
>3a2908	46 04 c2 20 38 a5 21 e9 00 00 85 21 a5 23 e9 b0
>3a2918	00 85 23 30 2c c2 20 a5 21 a0 01 00 97 9c e2 20
>3a2928	a5 23 c8 c8 97 9c af 0e f0 3a aa bf 10 f0 3a 29
>3a2938	f1 85 0c 68 0a 29 0e 05 0c 87 9c 9f 10 f0 3a 28
>3a2948	60 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 09 8f
>3a2958	d1 08 00 c2 20 29 ff 00 20 4d 18 e2 20 dc d2 08
>3a2968	08 c2 20 20 fb 16 20 e9 04 20 9b 28 a9 2c 00 20
>3a2978	e5 1b 20 fb 16 20 46 04 a5 21 a0 04 00 97 9c a9
>3a2988	2c 00 20 e5 1b 20 fb 16 20 46 04 a5 21 a0 06 00
>3a2998	97 9c 28 60 08 c2 20 20 fb 16 20 e9 04 20 9b 28
>3a29a8	a5 21 8f 0e f0 3a a9 2c 00 20 e5 1b 20 fb 16 20
>3a29b8	46 04 a5 21 48 a9 2c 00 85 35 20 1a 1c b0 1c af
>3a29c8	0e f0 3a aa bf 10 f0 3a 29 fe 00 85 0c 68 29 01
>3a29d8	00 05 0c 9f 10 f0 3a 87 9c 80 31 e2 20 20 d8 1a
>3a29e8	20 fb 16 20 e9 04 a5 21 c9 08 b0 22 0a 0a 0a 0a
>3a29f8	85 0c 68 29 01 05 0c 85 0c af 0e f0 3a aa bf 10
>3a2a08	f0 3a 29 8e 05 0c 87 9c 9f 10 f0 3a 28 60 08 c2
>3a2a18	20 48 a9 00 08 5b 68 28 e2 20 a9 09 8f d1 08 00
>3a2a28	c2 20 29 ff 00 20 4d 18 e2 20 dc d2 08 08 20 f9
>3a2a38	1a e2 20 a7 00 d0 03 4c dd 2a c9 3a d0 03 4c dd
>3a2a48	2a c9 22 d0 0b 20 19 16 20 c4 33 a9 3b 20 e5 1b
>3a2a58	20 fb 02 90 41 20 cf 3f 90 3c a9 3f 20 18 00 a9
>3a2a68	20 20 18 00 20 10 00 e2 20 a5 e8 c9 02 f0 46 c9
>3a2a78	00 f0 65 c9 01 f0 60 08 c2 20 48 a9 00 08 5b 68
>3a2a88	28 e2 20 a9 04 8f d1 08 00 c2 20 29 ff 00 20 4d
>3a2a98	18 e2 20 dc d2 08 08 c2 20 48 a9 00 08 5b 68 28
>3a2aa8	e2 20 a9 02 8f d1 08 00 c2 20 29 ff 00 20 4d 18
>3a2ab8	e2 20 dc d2 08 c2 20 a9 00 4c 85 21 a9 00 00 85
>3a2ac8	23 e2 20 a9 02 85 25 20 f1 11 c2 20 20 6c 3f a9
>3a2ad8	0d 00 20 18 00 28 60 ea c2 20 a5 00 85 3e a5 02
>3a2ae8	85 40 a9 00 4c 85 00 a9 00 00 85 02 20 3e 05 c2
>3a2af8	20 a5 3e 85 00 a5 40 85 02 80 cf 08 20 f9 1a e2
>3a2b08	20 a7 00 f0 49 c9 3a f0 45 20 fb 02 90 42 20 cf
>3a2b18	3f 90 3d 20 14 00 e2 20 8f 00 4e 00 a9 00 8f 01
>3a2b28	4e 00 c2 20 a9 00 4e 85 21 a9 00 00 85 23 e2 20
>3a2b38	a9 02 85 25 20 f1 11 20 6c 3f 20 f9 1a a7 00 f0
>3a2b48	0d c9 3a f0 09 c9 2c d0 07 20 d8 1a 80 ae 28 60
>3a2b58	08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 02 8f d1
>3a2b68	08 00 c2 20 29 ff 00 20 4d 18 e2 20 dc d2 08 08
>3a2b78	20 fb 16 20 46 04 e2 20 a9 5c 85 a0 c2 20 a5 21
>3a2b88	85 a1 e2 20 a5 23 85 a3 e2 20 a9 2c 85 35 20 1a
>3a2b98	1c 90 41 20 d8 1a 20 fb 16 20 9a 04 c2 20 a5 21
>3a2ba8	85 53 e2 20 a9 2c 85 35 20 1a 1c 90 27 20 d8 1a
>3a2bb8	20 fb 16 20 9a 04 c2 20 a5 21 85 57 e2 20 a9 2c
>3a2bc8	85 35 20 1a 1c 90 0d 20 d8 1a 20 fb 16 20 9a 04
>3a2bd8	c2 20 a4 21 a6 57 a5 53 0b 8b 08 22 a0 08 00 28
>3a2be8	ab 2b 20 1d 1b 28 60 08 c2 20 48 a9 00 08 5b 68
>3a2bf8	28 e2 20 a9 04 8f d1 08 00 c2 20 29 ff 00 20 4d
>3a2c08	18 e2 20 dc d2 08 08 e2 20 20 f9 1a 20 cf 3f 90
>3a2c18	64 a9 8c 20 e5 1b a9 01 20 68 14 a2 01 00 a9 00
>3a2c28	8f 00 4d 00 20 fb 16 20 9a 04 c2 20 a5 21 9f 00
>3a2c38	4d 00 e2 20 af 00 4d 00 1a 8f 00 4d 00 30 55 e8
>3a2c48	e8 20 f9 1a a7 00 c9 2c f0 25 c9 8d d0 27 20 d8
>3a2c58	1a 20 7d 40 c2 20 a5 be 85 21 e2 20 a5 c0 85 23
>3a2c68	64 24 a5 e8 09 80 85 e8 85 25 20 6c 3f 28 60 20
>3a2c78	d8 1a 4c 2c 2c 08 c2 20 48 a9 00 08 5b 68 28 e2
>3a2c88	20 a9 02 8f d1 08 00 c2 20 29 ff 00 20 4d 18 e2
>3a2c98	20 dc d2 08 08 c2 20 48 a9 00 08 5b 68 28 e2 20
>3a2ca8	a9 0a 8f d1 08 00 c2 20 29 ff 00 20 4d 18 e2 20
>3a2cb8	dc d2 08 08 20 f9 1a e2 20 a7 00 f0 28 c9 3a f0
>3a2cc8	24 20 fb 02 90 21 20 cf 3f 90 1c 20 0e 2d 20 6c
>3a2cd8	3f 20 f9 1a a7 00 f0 0d c9 3a f0 09 c9 2c d0 07
>3a2ce8	20 d8 1a 80 cf 28 60 08 c2 20 48 a9 00 08 5b 68
>3a2cf8	28 e2 20 a9 02 8f d1 08 00 c2 20 29 ff 00 20 4d
>3a2d08	18 e2 20 dc d2 08 08 a5 02 85 40 a5 00 85 3e a5
>3a2d18	1a 85 44 a5 18 85 42 c2 20 a5 38 d0 04 a5 36 f0
>3a2d28	4e a5 36 85 00 a5 38 85 02 a5 3a 85 18 a5 3c 85
>3a2d38	1a e2 20 a7 00 f0 53 c9 3a f0 4f c9 2c d0 03 20
>3a2d48	d8 1a 20 f9 1a a7 00 c9 22 f0 4e 20 14 03 b0 4e
>3a2d58	08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 02 8f d1
>3a2d68	08 00 c2 20 29 ff 00 20 4d 18 e2 20 dc d2 08 c2
>3a2d78	20 a9 00 00 85 18 a9 36 00 85 1a 18 a5 18 69 04
>3a2d88	00 85 00 a5 1a 69 00 00 85 02 e2 20 a9 80 85 33
>3a2d98	a9 a8 85 35 20 2f 1b 80 a9 20 19 16 80 03 20 4e
>3a2da8	15 c2 20 a5 00 85 36 a5 02 85 38 a5 18 85 3a a5
>3a2db8	1a 85 3c a5 42 85 18 a5 44 85 1a a5 3e 85 00 a5
>3a2dc8	40 85 02 28 60 20 1d 1b 60 64 36 64 38 64 3a 64
>3a2dd8	3c 60 20 24 00 60 20 fb 16 c2 20 a5 23 48 a5 21
>3a2de8	48 e2 20 a7 00 c9 2c d0 22 20 d8 1a 20 fb 16 c2
>3a2df8	20 a5 24 d0 35 68 85 08 68 85 0a c2 20 a5 21 87
>3a2e08	08 e2 20 a0 02 00 a5 23 97 08 60 08 c2 20 48 a9
>3a2e18	00 08 5b 68 28 e2 20 a9 02 8f d1 08 00 c2 20 29
>3a2e28	ff 00 20 4d 18 e2 20 dc d2 08 08 c2 20 48 a9 00
>3a2e38	08 5b 68 28 e2 20 a9 09 8f d1 08 00 c2 20 29 ff
>3a2e48	00 20 4d 18 e2 20 dc d2 08 20 fb 16 c2 20 a5 23
>3a2e58	48 a5 21 48 e2 20 a7 00 c9 2c d0 19 20 d8 1a 20
>3a2e68	fb 16 c2 20 a5 23 d0 2c 68 85 08 68 85 0a c2 20
>3a2e78	a5 21 87 08 60 08 c2 20 48 a9 00 08 5b 68 28 e2
>3a2e88	20 a9 02 8f d1 08 00 c2 20 29 ff 00 20 4d 18 e2
>3a2e98	20 dc d2 08 08 c2 20 48 a9 00 08 5b 68 28 e2 20
>3a2ea8	a9 09 8f d1 08 00 c2 20 29 ff 00 20 4d 18 e2 20
>3a2eb8	dc d2 08 20 fb 16 c2 20 a5 23 48 a5 21 48 e2 20
>3a2ec8	a7 00 c9 2c d0 1f 20 d8 1a 20 fb 16 e2 20 a5 22
>3a2ed8	d0 32 c2 20 a5 23 d0 2c 68 85 08 68 85 0a e2 20
>3a2ee8	a5 21 87 08 60 08 c2 20 48 a9 00 08 5b 68 28 e2
>3a2ef8	20 a9 02 8f d1 08 00 c2 20 29 ff 00 20 4d 18 e2
>3a2f08	20 dc d2 08 08 c2 20 48 a9 00 08 5b 68 28 e2 20
>3a2f18	a9 09 8f d1 08 00 c2 20 29 ff 00 20 4d 18 e2 20
>3a2f28	dc d2 08 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9
>3a2f38	01 8f d1 08 00 c2 20 29 ff 00 20 4d 18 e2 20 dc
>3a2f48	d2 08 08 e2 20 a7 00 f0 05 20 d8 1a 80 f7 28 60
>3a2f58	08 28 60 08 28 60 08 28 60 08 c2 20 a5 1a 20 14
>3a2f68	18 a5 18 20 14 18 a5 02 48 a5 00 48 20 1d 1b a5
>3a2f78	02 20 14 18 a5 00 20 14 18 68 85 00 68 85 02 20
>3a2f88	f9 1a 20 cf 3f b0 1f 08 c2 20 48 a9 00 08 5b 68
>3a2f98	28 e2 20 a9 05 8f d1 08 00 c2 20 29 ff 00 20 4d
>3a2fa8	18 e2 20 dc d2 08 e2 20 a5 e8 20 2b 18 a5 e7 20
>3a2fb8	2b 18 c2 20 a5 e5 20 14 18 20 f9 1a e2 20 a7 00
>3a2fc8	c9 87 d0 6a a5 e8 c9 00 f0 04 c9 01 f0 00 20 d8
>3a2fd8	1a 20 fb 16 20 6c 3f e2 20 a9 99 20 e5 1b 20 fb
>3a2fe8	16 c2 20 a5 25 20 14 18 a5 23 20 14 18 a5 21 20
>3a2ff8	14 18 e2 20 a9 9a 85 35 20 1a 1c 90 1b 20 d8 1a
>3a3008	20 fb 16 e2 20 a5 25 20 14 18 c2 20 a5 23 20 14
>3a3018	18 a5 21 20 14 18 80 14 c2 20 a9 00 00 20 14 18
>3a3028	a9 00 00 20 14 18 a9 01 00 20 14 18 28 60 08 c2
>3a3038	20 48 a9 00 08 5b 68 28 e2 20 a9 02 8f d1 08 00
>3a3048	c2 20 29 ff 00 20 4d 18 e2 20 dc d2 08 08 8b 08
>3a3058	e2 20 48 a9 00 48 ab 68 28 08 c2 20 48 a9 00 08
>3a3068	5b 68 28 c2 30 a4 31 c8 c8 c2 20 b9 0c 00 85 e5
>3a3078	b9 0e 00 e2 20 85 e7 b9 10 00 85 e8 c2 20 5a 20
>3a3088	25 3e 7a c2 20 b9 00 00 85 27 b9 02 00 85 29 e2
>3a3098	20 b9 04 00 85 2b c2 20 5a 20 06 21 20 6c 3f 7a
>3a30a8	c2 20 b9 06 00 85 27 b9 08 00 85 29 e2 20 b9 0a
>3a30b8	00 85 2b c2 20 b9 02 00 30 0a 20 4a 22 20 33 04
>3a30c8	f0 28 80 08 20 2d 22 20 33 04 f0 1e c2 20 b9 12
>3a30d8	00 85 00 b9 14 00 85 02 b9 16 00 85 18 b9 18 00
>3a30e8	85 1a e2 20 a9 03 85 da 80 17 a2 21 08 20 29 14
>3a30f8	c2 20 18 a5 31 69 1a 00 85 31 a5 33 69 00 00 85
>3a3108	33 ab 28 60 08 a5 18 48 a5 1a 48 20 f9 1a 20 3e
>3a3118	05 a5 21 f0 26 20 d4 1d 90 42 e2 20 a9 02 85 da
>3a3128	20 1d 1b c2 20 68 20 14 18 68 20 14 18 a5 02 20
>3a3138	14 18 a5 00 20 14 18 e6 2f 28 60 68 68 08 c2 20
>3a3148	48 a9 00 08 5b 68 28 e2 20 a9 02 8f d1 08 00 c2
>3a3158	20 29 ff 00 20 4d 18 e2 20 dc d2 08 68 68 08 c2
>3a3168	20 48 a9 00 08 5b 68 28 e2 20 a9 06 8f d1 08 00
>3a3178	c2 20 29 ff 00 20 4d 18 e2 20 dc d2 08 08 c2 30
>3a3188	a5 2f f0 1e 20 36 18 85 00 20 36 18 85 02 20 36
>3a3198	18 85 18 20 36 18 85 1a c6 2f e2 20 a9 03 85 da
>3a31a8	28 60 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 07
>3a31b8	8f d1 08 00 c2 20 29 ff 00 20 4d 18 e2 20 dc d2
>3a31c8	08 08 20 fb 16 20 33 04 f0 1c e2 20 a9 94 20 e5
>3a31d8	1b 20 3e 05 20 33 04 f0 12 20 d4 1d 90 2c e2 20
>3a31e8	a9 02 85 da 80 03 20 1d 1b 28 60 08 c2 20 48 a9
>3a31f8	00 08 5b 68 28 e2 20 a9 02 8f d1 08 00 c2 20 29
>3a3208	ff 00 20 4d 18 e2 20 dc d2 08 08 c2 20 48 a9 00
>3a3218	08 5b 68 28 e2 20 a9 06 8f d1 08 00 c2 20 29 ff
>3a3228	00 20 4d 18 e2 20 dc d2 08 08 e2 20 a9 01 85 da
>3a3238	28 60 08 20 f9 1a 20 3e 05 a5 21 f0 0d 20 d4 1d
>3a3248	90 27 e2 20 a9 02 85 da 28 60 08 c2 20 48 a9 00
>3a3258	08 5b 68 28 e2 20 a9 02 8f d1 08 00 c2 20 29 ff
>3a3268	00 20 4d 18 e2 20 dc d2 08 08 c2 20 48 a9 00 08
>3a3278	5b 68 28 e2 20 a9 06 8f d1 08 00 c2 20 29 ff 00
>3a3288	20 4d 18 e2 20 dc d2 08 20 cb 13 20 19 0c 20 24
>3a3298	3d 60 08 a7 00 10 03 20 d8 1a 20 cf 3f b0 03 4c
>3a32a8	11 33 e2 20 20 39 1c c9 8c d0 0e a9 8c 20 e5 1b
>3a32b8	a9 00 8f 00 4d 00 20 51 15 20 f9 1a e2 20 a7 00
>3a32c8	c9 87 f0 03 4c 11 33 20 d8 1a a5 e8 48 a5 e7 48
>3a32d8	a5 e6 48 a5 e5 48 20 fb 16 68 85 e5 68 85 e6 68
>3a32e8	85 e7 68 85 e8 29 80 f0 1b 20 97 3d 90 3a c2 20
>3a32f8	a0 09 00 b7 08 85 be e2 20 c8 c8 b7 08 85 c0 20
>3a3308	5e 42 80 03 20 6c 3f 28 60 08 c2 20 48 a9 00 08
>3a3318	5b 68 28 e2 20 a9 02 8f d1 08 00 c2 20 29 ff 00
>3a3328	20 4d 18 e2 20 dc d2 08 08 c2 20 48 a9 00 08 5b
>3a3338	68 28 e2 20 a9 05 8f d1 08 00 c2 20 29 ff 00 20
>3a3348	4d 18 e2 20 dc d2 08 08 e2 20 20 39 1c c9 00 f0
>3a3358	66 20 fb 16 e2 20 a5 25 c9 ff f0 14 c9 02 d0 05
>3a3368	20 c4 33 80 0b c9 00 d0 05 20 e4 33 80 02 80 4a
>3a3378	20 f9 1a a7 00 f0 40 c9 3a f0 3c c9 2c f0 23 c9
>3a3388	3b f0 24 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9
>3a3398	02 8f d1 08 00 c2 20 29 ff 00 20 4d 18 e2 20 dc
>3a33a8	d2 08 a9 09 20 18 00 20 d8 1a 20 f9 1a a7 00 f0
>3a33b8	09 c9 3a f0 05 80 9a 20 1b 02 28 60 08 8b 08 c2
>3a33c8	20 48 a9 00 08 5b 68 28 e2 20 c2 10 a0 00 00 b7
>3a33d8	21 f0 06 20 18 00 c8 80 f6 ab 28 60 08 c2 20 20
>3a33e8	b7 10 a5 14 85 21 a5 16 85 23 20 c4 33 28 60 08
>3a33f8	e2 20 85 b3 4a 4a 4a 4a 29 0f 18 69 30 97 14 c8
>3a3408	a5 b3 29 0f 18 69 30 97 14 c8 28 60 e2 20 a9 8c
>3a3418	20 e5 1b 08 20 fb 16 e2 20 c2 10 af 0e 08 af 09
>3a3428	08 8f 0e 08 af 20 66 10 a0 00 00 af 06 08 af 20
>3a3438	f7 33 a9 2f 97 14 c8 af 09 08 af 20 f7 33 a9 2f
>3a3448	97 14 c8 af 0f 08 af 20 f7 33 af 0a 08 af 20 f7
>3a3458	33 a9 00 97 14 af 0e 08 af 29 f7 8f 0e 08 af c2
>3a3468	20 a5 14 85 21 a5 16 85 23 e2 20 a9 02 85 25 20
>3a3478	f1 11 28 e2 20 20 d8 1a 60 e2 20 a9 8c 20 e5 1b
>3a3488	08 20 fb 16 e2 20 c2 10 af 0e 08 af 09 08 8f 0e
>3a3498	08 af 20 66 10 a0 00 00 af 04 08 af 29 7f 20 f7
>3a34a8	33 a9 3a 97 14 c8 af 02 08 af 20 f7 33 a9 3a 97
>3a34b8	14 c8 af 00 08 af 20 f7 33 a9 00 97 14 af 0e 08
>3a34c8	af 29 f7 8f 0e 08 af c2 20 a5 14 85 21 a5 16 85
>3a34d8	23 e2 20 a9 02 85 25 20 f1 11 28 e2 20 20 d8 1a
>3a34e8	60 08 c2 20 20 fb 16 20 46 04 c2 20 a5 21 49 ff
>3a34f8	ff 85 21 a5 23 49 ff ff 85 23 e6 21 d0 03 e6 23
>3a3508	00 28 60 e2 20 a9 8c 20 e5 1b 08 c2 30 20 fb 16
>3a3518	20 70 04 c2 20 a5 23 48 a5 21 48 20 f9 1a e2 20
>3a3528	a7 00 c9 2c f0 03 4c 82 35 20 d8 1a 20 fb 16 20
>3a3538	9a 04 c2 20 a5 21 48 20 f9 1a e2 20 a7 00 c9 2c
>3a3548	f0 03 4c 82 35 20 d8 1a 20 fb 16 20 9a 04 c2 20
>3a3558	a5 21 85 8d e2 20 a5 23 85 8f c2 20 68 85 27 a9
>3a3568	00 00 85 29 68 85 21 68 85 23 e2 20 a9 02 85 25
>3a3578	20 49 12 e2 20 20 d8 1a 28 60 08 c2 20 48 a9 00
>3a3588	08 5b 68 28 e2 20 a9 02 8f d1 08 00 c2 20 29 ff
>3a3598	00 20 4d 18 e2 20 dc d2 08 08 c2 20 48 a9 00 08
>3a35a8	5b 68 28 e2 20 a9 09 8f d1 08 00 c2 20 29 ff 00
>3a35b8	20 4d 18 e2 20 dc d2 08 e2 20 a9 8c 20 e5 1b 08
>3a35c8	c2 30 20 fb 16 e2 20 a5 25 c9 02 f0 03 4c 44 36
>3a35d8	c2 20 a5 23 48 a5 21 48 20 f9 1a e2 20 a7 00 c9
>3a35e8	2c f0 03 4c 63 36 20 d8 1a 20 fb 16 e2 20 a5 25
>3a35f8	c9 00 d0 48 c2 20 a5 21 85 8d c2 20 68 85 21 68
>3a3608	85 23 e2 20 a9 02 85 25 e2 20 a0 00 00 b7 21 f0
>3a3618	03 c8 80 f9 c2 20 98 38 e5 8d 30 09 85 27 a9 00
>3a3628	00 85 29 80 07 a9 00 00 85 27 85 29 e2 20 a9 00
>3a3638	85 2b 20 49 12 e2 20 20 d8 1a 28 60 08 c2 20 48
>3a3648	a9 00 08 5b 68 28 e2 20 a9 04 8f d1 08 00 c2 20
>3a3658	29 ff 00 20 4d 18 e2 20 dc d2 08 08 c2 20 48 a9
>3a3668	00 08 5b 68 28 e2 20 a9 02 8f d1 08 00 c2 20 29
>3a3678	ff 00 20 4d 18 e2 20 dc d2 08 08 c2 20 48 a9 00
>3a3688	08 5b 68 28 e2 20 a9 09 8f d1 08 00 c2 20 29 ff
>3a3698	00 20 4d 18 e2 20 dc d2 08 e2 20 a9 8c 20 e5 1b
>3a36a8	08 c2 30 20 fb 16 e2 20 a5 25 c9 02 f0 03 4c 0d
>3a36b8	37 c2 20 a5 23 48 a5 21 48 20 f9 1a e2 20 a7 00
>3a36c8	c9 2c f0 03 4c 2c 37 20 d8 1a 20 fb 16 e2 20 a5
>3a36d8	25 c9 00 d0 30 c2 20 a5 21 85 8d c2 20 a9 00 00
>3a36e8	85 27 a9 00 00 85 29 e2 20 a9 00 85 2b c2 20 68
>3a36f8	85 21 68 85 23 e2 20 a9 02 85 25 20 49 12 e2 20
>3a3708	20 d8 1a 28 60 08 c2 20 48 a9 00 08 5b 68 28 e2
>3a3718	20 a9 04 8f d1 08 00 c2 20 29 ff 00 20 4d 18 e2
>3a3728	20 dc d2 08 08 c2 20 48 a9 00 08 5b 68 28 e2 20
>3a3738	a9 02 8f d1 08 00 c2 20 29 ff 00 20 4d 18 e2 20
>3a3748	dc d2 08 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9
>3a3758	09 8f d1 08 00 c2 20 29 ff 00 20 4d 18 e2 20 dc
>3a3768	d2 08 e2 20 a9 8c 20 e5 1b 20 fb 16 c2 10 e2 20
>3a3778	a5 25 c9 02 d0 23 c2 20 a5 00 85 3e a5 02 85 40
>3a3788	a5 21 85 00 a5 23 85 02 20 3e 05 a5 3e 85 00 a5
>3a3798	40 85 02 e2 20 20 d8 1a 60 08 c2 20 48 a9 00 08
>3a37a8	5b 68 28 e2 20 a9 04 8f d1 08 00 c2 20 29 ff 00
>3a37b8	20 4d 18 e2 20 dc d2 08 e2 20 a9 8c 20 e5 1b 08
>3a37c8	20 fb 16 c2 10 e2 20 a5 25 c9 00 d0 1d 20 b7 10
>3a37d8	c2 20 a5 14 85 21 a5 16 85 23 e2 20 a9 02 85 25
>3a37e8	20 f1 11 28 e2 20 20 d8 1a 60 08 c2 20 48 a9 00
>3a37f8	08 5b 68 28 e2 20 a9 04 8f d1 08 00 c2 20 29 ff
>3a3808	00 20 4d 18 e2 20 dc d2 08 e2 20 a9 8c 20 e5 1b
>3a3818	08 20 fb 16 20 70 04 c2 20 64 0c 64 0e e2 30 a0
>3a3828	00 b7 21 c9 20 f0 04 c9 24 d0 03 c8 80 f3 b7 21
>3a3838	20 25 03 90 1e c2 20 06 0c 26 0e 06 0c 26 0e 06
>3a3848	0c 26 0e 06 0c 26 0e e2 20 20 46 03 05 0c 85 0c
>3a3858	c8 80 db c2 20 a5 0c 85 21 a5 0e 85 23 e2 20 a9
>3a3868	00 85 25 28 e2 20 20 d8 1a 60 e2 20 a9 8c 20 e5
>3a3878	1b 08 20 fb 16 20 46 04 20 66 10 e2 30 a0 ff a9
>3a3888	00 97 14 88 a5 21 29 0f aa bf 00 d0 3a 97 14 88
>3a3898	a5 21 29 f0 4a 4a 4a 4a aa bf 00 d0 3a 97 14 88
>3a38a8	a5 22 85 21 a5 23 85 22 a5 24 85 23 a9 00 85 24
>3a38b8	a5 21 d0 d0 a5 22 d0 cc a5 23 d0 c8 98 38 65 14
>3a38c8	85 21 a5 15 85 22 a5 16 85 23 a5 17 85 24 a9 02
>3a38d8	85 25 20 f1 11 28 e2 20 20 d8 1a 60 08 c2 20 48
>3a38e8	a9 00 08 5b 68 28 e2 20 a9 04 8f d1 08 00 c2 20
>3a38f8	29 ff 00 20 4d 18 e2 20 dc d2 08 e2 20 a9 8c 20
>3a3908	e5 1b 20 fb 16 e2 20 a5 25 c9 02 d0 1f 8b a5 23
>3a3918	48 ab c2 10 a6 21 20 3c 11 ab 84 21 c2 20 64 23
>3a3928	e2 20 a9 00 85 25 e2 20 20 d8 1a 60 08 c2 20 48
>3a3938	a9 00 08 5b 68 28 e2 20 a9 04 8f d1 08 00 c2 20
>3a3948	29 ff 00 20 4d 18 e2 20 dc d2 08 e2 20 a9 8c 20
>3a3958	e5 1b 20 fb 16 e2 20 a5 25 c9 00 d0 12 e2 20 a7
>3a3968	21 85 21 64 22 64 23 64 2e e2 20 20 d8 1a 60 08
>3a3978	c2 20 48 a9 00 08 5b 68 28 e2 20 a9 04 8f d1 08
>3a3988	00 c2 20 29 ff 00 20 4d 18 e2 20 dc d2 08 e2 20
>3a3998	a9 8c 20 e5 1b 20 fb 16 e2 20 a5 25 c9 00 d0 1d
>3a39a8	c2 20 a7 21 85 0c e2 20 a0 02 00 b7 21 85 23 64
>3a39b8	24 c2 20 a5 0c 85 21 e2 20 20 d8 1a 60 08 c2 20
>3a39c8	48 a9 00 08 5b 68 28 e2 20 a9 04 8f d1 08 00 c2
>3a39d8	20 29 ff 00 20 4d 18 e2 20 dc d2 08 e2 20 a9 8c
>3a39e8	20 e5 1b 20 fb 16 e2 20 a5 25 c9 00 d0 0e c2 20
>3a39f8	a7 21 85 21 64 23 e2 20 20 d8 1a 60 08 c2 20 48
>3a3a08	a9 00 08 5b 68 28 e2 20 a9 04 8f d1 08 00 c2 20
>3a3a18	29 ff 00 20 4d 18 e2 20 dc d2 08 e2 20 a9 8c 20
>3a3a28	e5 1b 20 fb 16 e2 20 a5 25 c9 00 d0 24 20 66 10
>3a3a38	a5 21 87 14 a9 00 a0 01 00 97 14 c2 20 a5 14 85
>3a3a48	21 a5 16 85 23 e2 20 a9 02 85 25 e2 20 20 d8 1a
>3a3a58	60 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 04 8f
>3a3a68	d1 08 00 c2 20 29 ff 00 20 4d 18 e2 20 dc d2 08
>3a3a78	e2 20 a9 8c 20 e5 1b 20 fb 16 e2 20 a5 25 c9 02
>3a3a88	d0 14 a7 21 85 21 64 22 64 23 64 24 a9 00 85 25
>3a3a98	e2 20 20 d8 1a 60 08 c2 20 48 a9 00 08 5b 68 28
>3a3aa8	e2 20 a9 04 8f d1 08 00 c2 20 29 ff 00 20 4d 18
>3a3ab8	e2 20 dc d2 08 e2 20 a9 8c 20 e5 1b 20 fb 16 e2
>3a3ac8	20 a5 25 c9 00 d0 39 e2 20 a5 24 d0 52 a5 23 d0
>3a3ad8	4e a5 22 d0 4a c2 10 20 66 10 a4 21 e2 20 a9 00
>3a3ae8	97 14 88 30 07 a9 20 97 14 88 10 fb a9 02 85 25
>3a3af8	c2 20 a5 14 85 21 a5 16 85 23 e2 20 20 d8 1a 60
>3a3b08	08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 04 8f d1
>3a3b18	08 00 c2 20 29 ff 00 20 4d 18 e2 20 dc d2 08 08
>3a3b28	c2 20 48 a9 00 08 5b 68 28 e2 20 a9 09 8f d1 08
>3a3b38	00 c2 20 29 ff 00 20 4d 18 e2 20 dc d2 08 e2 20
>3a3b48	a9 8c 20 e5 1b 20 fb 16 e2 20 a5 25 c9 00 d0 39
>3a3b58	e2 20 a5 24 d0 52 a5 23 d0 4e a5 22 d0 4a c2 10
>3a3b68	20 66 10 a4 21 e2 20 a9 00 97 14 88 30 07 a9 09
>3a3b78	97 14 88 10 fb a9 02 85 25 c2 20 a5 14 85 21 a5
>3a3b88	16 85 23 e2 20 20 d8 1a 60 08 c2 20 48 a9 00 08
>3a3b98	5b 68 28 e2 20 a9 04 8f d1 08 00 c2 20 29 ff 00
>3a3ba8	20 4d 18 e2 20 dc d2 08 08 c2 20 48 a9 00 08 5b
>3a3bb8	68 28 e2 20 a9 09 8f d1 08 00 c2 20 29 ff 00 20
>3a3bc8	4d 18 e2 20 dc d2 08 e2 20 a9 8c 20 e5 1b 20 fb
>3a3bd8	16 20 46 04 c2 20 a5 23 10 17 49 ff ff 85 23 a5
>3a3be8	21 49 ff ff 18 69 01 00 85 21 a5 23 69 00 00 85
>3a3bf8	23 e2 20 20 d8 1a 60 e2 20 a9 8c 20 e5 1b 20 fb
>3a3c08	16 e2 20 a5 25 c9 00 d0 25 c2 20 a5 23 30 12 d0
>3a3c18	04 a5 21 f0 13 a9 00 00 85 23 a9 01 00 85 21 80
>3a3c28	07 a9 ff ff 85 23 85 21 e2 20 20 d8 1a 60 08 c2
>3a3c38	20 48 a9 00 08 5b 68 28 e2 20 a9 04 8f d1 08 00
>3a3c48	c2 20 29 ff 00 20 4d 18 e2 20 dc d2 08 00 ea 60
>3a3c58	08 0b 08 c2 20 48 a9 00 08 5b 68 28 c2 30 c2 20
>3a3c68	a9 00 00 85 d7 e2 20 a9 36 85 d9 c2 30 a9 00 00
>3a3c78	a0 00 00 97 d7 a0 02 00 97 d7 a0 04 00 97 d7 20
>3a3c88	ae 1a 2b 28 60 8b 08 c2 20 a9 00 00 85 18 a9 36
>3a3c98	00 85 1a 20 ae 1a 20 8a 1d 28 ab 60 08 c2 20 64
>3a3ca8	53 a9 ff 7f 85 57 20 1b 02 20 39 1c 29 ff 00 c9
>3a3cb8	00 00 f0 2c c9 81 00 f0 1a 20 f9 1a 20 3e 05 a5
>3a3cc8	21 85 53 20 39 1c 29 ff 00 c9 00 00 f0 12 c9 81
>3a3cd8	00 d0 2a 20 e5 1b 20 f9 1a 20 3e 05 a5 21 85 57
>3a3ce8	a5 1a 48 a5 18 48 a5 02 48 a5 00 48 20 cc 12 68
>3a3cf8	85 00 68 85 02 68 85 18 68 85 1a 28 60 08 c2 20
>3a3d08	48 a9 00 08 5b 68 28 e2 20 a9 02 8f d1 08 00 c2
>3a3d18	20 29 ff 00 20 4d 18 e2 20 dc d2 08 08 08 c2 20
>3a3d28	48 a9 00 08 5b 68 28 c2 20 64 e2 64 e5 e2 20 64
>3a3d38	e4 64 e7 64 e8 c2 20 38 a5 d7 69 04 00 85 df e2
>3a3d48	20 a5 d9 69 00 85 e1 28 60 c9 5f f0 1a c9 3a b0
>3a3d58	04 c9 30 b0 12 c9 5b b0 04 c9 41 b0 0a c9 7b b0
>3a3d68	04 c9 61 b0 02 18 60 38 60 08 e2 20 c2 10 a0 00
>3a3d78	00 b7 0c f0 0a d7 e5 d0 13 c8 c0 08 00 d0 f2 b7
>3a3d88	e5 20 6f 03 20 51 3d b0 03 28 38 60 28 18 60 08
>3a3d98	e2 20 c2 10 a0 00 00 a2 00 00 b7 e5 f0 0b 20 6f
>3a3da8	03 9f 00 4e 00 c8 e8 80 f1 a9 00 9f 00 4e 00 c2
>3a3db8	20 a9 00 4e 85 e5 e2 20 a9 00 85 e7 c2 20 a5 e2
>3a3dc8	85 08 d0 06 e2 20 a5 e4 f0 4d e2 20 a5 e4 85 0a
>3a3dd8	a5 e8 a0 00 00 d7 08 d0 17 c2 20 18 a5 08 69 01
>3a3de8	00 85 0c e2 20 a5 0a 69 00 85 0e 20 71 3d b0 2a
>3a3df8	a0 0d 00 c2 20 b7 08 85 0c c8 c8 e2 20 b7 08 85
>3a3e08	0e d0 06 c2 20 a5 0c f0 0e c2 20 a5 0c 85 08 e2
>3a3e18	20 a5 0e 85 0a 80 b9 28 18 60 28 38 60 08 20 97
>3a3e28	3d b0 1f 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9
>3a3e38	05 8f d1 08 00 c2 20 29 ff 00 20 4d 18 e2 20 dc
>3a3e48	d2 08 c2 30 a0 09 00 b7 08 85 21 c8 c8 b7 08 85
>3a3e58	23 e2 20 a0 00 00 b7 08 85 25 28 60 08 c2 20 18
>3a3e68	a5 df 69 10 00 85 08 e2 20 a5 e1 69 00 85 0a c5
>3a3e78	ba 90 27 c2 20 a5 08 c5 b8 90 1f 08 c2 20 48 a9
>3a3e88	00 08 5b 68 28 e2 20 a9 09 8f d1 08 00 c2 20 29
>3a3e98	ff 00 20 4d 18 e2 20 dc d2 08 c2 20 a5 df 85 be
>3a3ea8	e2 20 a5 e1 85 c0 c2 20 a5 08 85 df e2 20 a5 0a
>3a3eb8	85 e1 28 60 08 e2 20 a5 25 c5 e8 f0 1f 08 c2 20
>3a3ec8	48 a9 00 08 5b 68 28 e2 20 a9 04 8f d1 08 00 c2
>3a3ed8	20 29 ff 00 20 4d 18 e2 20 dc d2 08 c2 10 20 64
>3a3ee8	3e c2 30 18 a5 be 69 01 00 85 08 e2 20 a5 c0 69
>3a3ef8	00 85 0a a0 00 00 a9 00 97 08 c8 c0 08 00 d0 f8
>3a3f08	a0 00 00 b7 e5 f0 10 20 6f 03 20 51 3d 90 08 97
>3a3f18	08 c8 c0 08 00 d0 ec c2 20 a0 09 00 a5 21 97 be
>3a3f28	a5 23 c8 c8 97 be a5 e2 a0 0d 00 97 be c8 c8 e2
>3a3f38	20 a5 e4 97 be c2 20 a5 be 85 e2 e2 20 a5 c0 85
>3a3f48	e4 e2 20 a0 00 00 a5 25 97 be c9 02 f0 02 28 60
>3a3f58	c2 20 a5 21 85 be e2 20 a5 23 85 c0 20 7d 0e 20
>3a3f68	92 0e 80 ea 08 c2 30 a5 e2 d0 06 e2 20 a5 e4 f0
>3a3f78	05 20 97 3d b0 05 20 bc 3e 80 17 e2 20 a5 25 c9
>3a3f88	02 f0 11 c2 30 a0 09 00 a5 21 97 08 c8 c8 a5 23
>3a3f98	97 08 28 60 a0 09 00 b7 08 85 be c8 c8 e2 20 b7
>3a3fa8	08 85 c0 20 7d 0e 20 b1 0e e2 20 a5 25 c9 02 f0
>3a3fb8	02 80 d0 c2 20 a5 21 85 be e2 20 a5 23 85 c0 20
>3a3fc8	7d 0e 20 92 0e 80 bc 08 20 f9 1a e2 20 a7 00 20
>3a3fd8	fb 02 90 42 c2 20 a5 00 85 e5 e2 20 a5 02 85 e7
>3a3fe8	20 d8 1a a7 00 f0 0d c9 24 f0 14 c9 25 f0 09 20
>3a3ff8	51 3d b0 ec a9 00 80 0c 20 d8 1a a9 00 80 05 20
>3a4008	d8 1a a9 02 85 e8 20 39 1c c9 8c d0 06 a5 e8 09
>3a4018	80 85 e8 28 38 60 28 18 60 08 c2 20 48 a9 00 08
>3a4028	5b 68 28 c2 20 a5 21 85 0c a5 23 64 0e 64 21 64
>3a4038	23 e2 20 64 26 a9 01 85 25 c2 20 a5 0c f0 35 10
>3a4048	0e e2 20 a9 80 85 26 c2 20 49 ff ff 1a 85 0c e2
>3a4058	20 e6 24 c2 20 46 0e 66 0c e2 20 66 23 66 22 66
>3a4068	21 c2 20 a5 0c c9 01 00 d0 e5 e2 20 06 26 66 23
>3a4078	66 22 66 21 60 08 20 7d 0e c2 20 a9 01 00 85 21
>3a4088	a9 00 00 85 23 e2 20 af 00 4d 00 c2 20 29 ff 00
>3a4098	85 8d a8 a2 01 00 c2 20 bf 00 4d 00 85 27 a9 00
>3a40a8	00 85 29 20 53 21 e8 e8 88 d0 eb c2 20 a9 04 00
>3a40b8	85 27 a9 00 00 85 29 20 53 21 e2 20 af 00 4d 00
>3a40c8	85 0c a9 00 85 0d c2 20 06 0c 38 a5 21 65 0c 85
>3a40d8	21 a5 23 69 00 00 85 23 d0 29 e2 20 a5 e8 09 80
>3a40e8	a6 21 20 41 0c e2 20 af 00 4d 00 87 be a0 01 00
>3a40f8	a2 00 00 e2 20 bf 01 4d 00 97 be e4 8d f0 23 e8
>3a4108	c8 80 f0 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9
>3a4118	09 8f d1 08 00 c2 20 29 ff 00 20 4d 18 e2 20 dc
>3a4128	d2 08 e2 20 38 a5 be 67 be 85 08 a5 bf 69 00 85
>3a4138	09 a5 c0 69 00 85 0a 64 0b c2 20 a0 05 00 b7 c1
>3a4148	85 0c e2 20 c8 c8 b7 c1 85 0e 64 0f e2 20 a9 00
>3a4158	87 08 c2 20 18 a5 08 69 01 00 85 08 a5 0a 69 00
>3a4168	00 85 0a c5 0e d0 e5 a5 08 c5 0c d0 df 28 60 08
>3a4178	c2 20 64 08 64 0a e2 20 af 00 4d 00 85 8d 64 8e
>3a4188	a2 01 00 e2 20 a7 be c5 8d f0 1f 08 c2 20 48 a9
>3a4198	00 08 5b 68 28 e2 20 a9 0a 8f d1 08 00 c2 20 29
>3a41a8	ff 00 20 4d 18 e2 20 dc d2 08 c9 01 f0 3a a0 01
>3a41b8	00 e2 20 bf 00 4d 00 85 21 64 22 64 23 64 24 b7
>3a41c8	be 85 27 64 28 64 29 64 2a a5 21 c5 27 b0 68 20
>3a41d8	53 21 c2 20 18 a5 08 65 21 85 08 a5 0a 65 23 85
>3a41e8	0a e8 e8 c8 c4 8d d0 c9 e2 20 18 bf 00 4d 00 85
>3a41f8	8e 65 08 85 08 a5 09 69 00 85 09 c2 20 a5 0a 69
>3a4208	00 00 85 0a c2 20 06 08 26 0a 06 08 26 0a e2 20
>3a4218	38 a5 08 65 8d 85 08 a5 09 69 00 85 09 c2 20 a5
>3a4228	0a 69 00 00 85 0a 18 a5 08 65 be 85 08 e2 20 a5
>3a4238	0a 65 c0 85 0a 28 60 08 c2 20 48 a9 00 08 5b 68
>3a4248	28 e2 20 a9 09 8f d1 08 00 c2 20 29 ff 00 20 4d
>3a4258	18 e2 20 dc d2 08 08 20 7d 0e e2 20 a0 00 00 b7
>3a4268	c1 29 7f c5 25 d0 28 a5 25 48 c2 20 a5 23 48 a5
>3a4278	21 48 20 77 41 68 85 21 68 85 23 e2 20 68 85 25
>3a4288	c2 20 a5 21 87 08 a0 02 00 a5 23 97 08 28 60 08
>3a4298	c2 20 48 a9 00 08 5b 68 28 e2 20 a9 04 8f d1 08
>3a42a8	00 c2 20 29 ff 00 20 4d 18 e2 20 dc d2 08 08 20
>3a42b8	7d 0e f4 00 00 f4 00 00 e2 20 48 20 77 41 e2 20
>3a42c8	68 c2 20 68 68 c2 20 a7 08 85 21 a0 02 00 b7 08
>3a42d8	85 23 e2 20 a0 00 00 b7 c1 29 7f 85 25 28 60 da
>3a42e8	0b 08 08 c2 20 48 a9 00 08 5b 68 28 c2 30 a5 23
>3a42f8	89 f0 ff d0 29 89 0f 00 d0 0c a5 21 89 00 fc d0
>3a4308	05 20 e4 33 80 2e a2 0a 00 46 23 66 21 ca d0 f9
>3a4318	20 e4 33 e2 20 a9 4b 20 18 00 c2 20 80 16 a2 14
>3a4328	00 46 23 66 21 ca d0 f9 20 e4 33 e2 20 a9 4d 20
>3a4338	18 00 c2 20 28 2b fa 60 0b 08 08 c2 20 48 a9 00
>3a4348	08 5b 68 28 c2 20 20 b7 10 20 62 43 a5 14 85 21
>3a4358	a5 16 85 23 20 c4 33 28 2b 60 5a 0b 08 08 c2 20
>3a4368	48 a9 00 08 5b 68 28 e2 20 a7 14 c9 20 d0 1c a0
>3a4378	02 00 b7 14 d0 06 a9 30 87 14 80 0f a0 01 00 b7
>3a4388	14 87 14 c2 20 e6 14 d0 02 e6 16 28 2b 7a 60 0b
>3a4398	08 08 c2 20 48 a9 00 08 5b 68 28 c2 20 8f 44 02
>3a43a8	00 a2 09 00 4a ca d0 fc 18 69 bc 07 85 21 64 23
>3a43b8	e2 20 a9 00 85 25 c2 20 20 e4 33 a9 2d 00 20 18
>3a43c8	00 c2 20 af 44 02 00 a2 05 00 4a ca d0 fc 29 0f
>3a43d8	00 85 21 64 23 e2 20 a9 00 85 25 c2 20 20 40 43
>3a43e8	a9 2d 00 20 18 00 c2 20 af 44 02 00 29 1f 00 85
>3a43f8	21 64 23 e2 20 a9 00 85 25 c2 20 20 40 43 28 2b
>3a4408	60 0b 08 08 c2 20 48 a9 00 08 5b 68 28 c2 20 8f
>3a4418	44 02 00 a2 0b 00 4a ca d0 fc 85 21 64 23 e2 20
>3a4428	a9 00 85 25 c2 20 20 e4 33 a9 3a 00 20 18 00 c2
>3a4438	20 af 44 02 00 a2 05 00 4a ca d0 fc 29 0f 00 85
>3a4448	21 64 23 e2 20 a9 00 85 25 c2 20 20 40 43 a9 3a
>3a4458	00 20 18 00 c2 20 af 44 02 00 29 1f 00 85 21 64
>3a4468	23 e2 20 a9 00 85 25 c2 20 20 40 43 28 2b 60 0b
>3a4478	08 c2 30 a9 00 00 8f b4 08 00 8f b6 08 00 e2 20
>3a4488	20 39 1c c9 00 f0 08 20 fb 16 20 70 04 80 11 c2
>3a4498	20 a9 00 00 85 21 85 23 e2 20 a9 02 85 25 c2 20
>3a44a8	20 01 46 22 08 11 00 b0 22 20 b2 46 08 c2 20 48
>3a44b8	a9 00 08 5b 68 28 e2 20 a9 10 8f d1 08 00 c2 20
>3a44c8	29 ff 00 20 4d 18 e2 20 dc d2 08 08 c2 20 48 a9
>3a44d8	20 03 5b 68 28 e2 20 a0 00 00 b7 18 d0 03 82 d2
>3a44e8	00 c9 e5 d0 03 82 bf 00 a0 0b 00 b7 18 89 08 f0
>3a44f8	03 82 d5 00 89 02 f0 03 82 ac 00 29 0f c9 0f d0
>3a4508	03 82 a3 00 a0 00 00 b7 18 c9 20 f0 09 20 18 00
>3a4518	c8 c0 08 00 d0 f1 a0 08 00 b7 18 c9 20 f0 17 a9
>3a4528	2e 20 18 00 a0 08 00 b7 18 c9 20 f0 09 20 18 00
>3a4538	c8 c0 0b 00 d0 f1 a9 09 20 18 00 a0 0b 00 b7 18
>3a4548	89 08 d0 60 89 01 f0 05 a9 52 20 18 00 89 04 f0
>3a4558	05 a9 53 20 18 00 89 10 f0 05 a9 44 20 18 00 a9
>3a4568	09 20 18 00 c2 20 a0 1c 00 b7 18 8f 21 08 00 c8
>3a4578	c8 b7 18 8f 23 08 00 e2 20 a9 00 8f 25 08 00 20
>3a4588	e7 42 e2 20 a9 09 20 18 00 c2 20 a0 10 00 b7 18
>3a4598	20 97 43 e2 20 a9 20 20 18 00 c2 20 a0 0e 00 b7
>3a45a8	18 20 09 44 20 1b 02 20 32 02 22 0c 11 00 90 03
>3a45b8	82 18 ff 20 b2 46 08 c2 20 48 a9 00 08 5b 68 28
>3a45c8	20 1d 1b 20 1b 02 28 2b 60 08 c2 20 48 a9 20 03
>3a45d8	5b 68 28 e2 20 29 0f c9 0f f0 cc a9 5b 20 18 00
>3a45e8	a0 00 00 b7 18 c9 20 f0 09 20 18 00 c8 c0 08 00
>3a45f8	d0 f1 a9 5d 20 18 00 80 ab 0b 08 08 c2 20 48 a9
>3a4608	20 03 5b 68 28 c2 30 a9 22 f2 85 20 a9 3a 00 85
>3a4618	22 a0 00 00 e2 20 a9 00 97 20 c8 c0 1e 00 d0 f8
>3a4628	c2 20 a9 22 f0 8f 30 f2 3a a9 3a 00 8f 32 f2 3a
>3a4638	af 21 08 00 8f 24 f2 3a af 23 08 00 8f 26 f2 3a
>3a4648	28 2b 60 08 c2 30 20 f9 1a 20 fb 16 20 70 04 20
>3a4658	01 46 e2 20 a9 2c 85 35 20 1a 1c b0 0f c2 20 a9
>3a4668	ff ff 8f 54 03 00 8f 56 03 00 80 17 20 d8 1a 20
>3a4678	fb 16 20 46 04 c2 20 a5 21 8f 54 03 00 a5 23 8f
>3a4688	56 03 00 22 18 11 00 b0 1f 08 c2 20 48 a9 00 08
>3a4698	5b 68 28 e2 20 a9 11 8f d1 08 00 c2 20 29 ff 00
>3a46a8	20 4d 18 e2 20 dc d2 08 28 60 8b 0b 08 08 c2 20
>3a46b8	48 a9 00 08 5b 68 28 08 e2 20 48 a9 00 48 ab 68
>3a46c8	28 e2 20 af 2e 03 00 85 21 a9 00 85 22 85 23 85
>3a46d8	24 a9 00 85 25 85 e8 a9 3a 85 e7 c2 20 a9 15 47
>3a46e8	85 e5 20 6c 3f e2 20 af 20 03 00 85 21 a9 00 85
>3a46f8	22 85 23 85 24 a9 00 85 25 85 e8 a9 3a 85 e7 c2
>3a4708	20 a9 1d 47 85 e5 20 6c 3f 28 2b ab 60 44 4f 53
>3a4718	53 54 41 54 00 42 49 4f 53 53 54 41 54 00 08 c2
>3a4728	30 20 f9 1a 20 fb 16 20 70 04 a5 21 8f 60 03 00
>3a4738	a5 23 8f 62 03 00 a9 ff ff 8f 54 03 00 8f 56 03
>3a4748	00 22 24 11 00 b0 25 20 4d 18 20 b2 46 08 c2 20
>3a4758	48 a9 00 08 5b 68 28 e2 20 a9 11 8f d1 08 00 c2
>3a4768	20 29 ff 00 20 4d 18 e2 20 dc d2 08 20 4d 18 28
>3a4778	60 08 c2 30 20 f9 1a 20 fb 16 20 70 04 20 01 46
>3a4788	a9 00 00 8f 54 03 00 a9 01 00 8f 56 03 00 20 58
>3a4798	3c 22 18 11 00 b0 22 20 b2 46 08 c2 20 48 a9 00
>3a47a8	08 5b 68 28 e2 20 a9 11 8f d1 08 00 c2 20 29 ff
>3a47b8	00 20 4d 18 e2 20 dc d2 08 20 b2 46 c2 20 a2 12
>3a47c8	00 18 bf 22 f2 3a 69 00 00 85 90 bf 24 f2 3a 69
>3a47d8	01 00 85 92 e2 20 a9 00 87 90 c2 20 a9 00 00 85
>3a47e8	78 a9 01 00 85 7a a2 00 00 e2 20 a7 78 f0 28 c9
>3a47f8	0d f0 12 c9 0a f0 04 9d 00 4f e8 c2 20 e6 78 d0
>3a4808	e8 e6 7a 80 e4 e2 20 a9 00 9d 00 4f 20 88 20 e6
>3a4818	78 d0 d3 e6 7a 80 cf e0 00 00 f0 0a e2 20 a9 00
>3a4828	9d 00 4f 20 88 20 28 60 08 c2 30 20 f9 1a 20 fb
>3a4838	16 20 70 04 20 01 46 e2 20 a9 2c 20 e5 1b c2 20
>3a4848	20 fb 16 20 46 04 a5 21 8f 50 03 00 a5 23 8f 52
>3a4858	03 00 e2 20 a9 2c c2 20 20 e5 1b 20 fb 16 20 46
>3a4868	04 a5 21 8f 58 03 00 a5 23 8f 5a 03 00 22 1c 11
>3a4878	00 b0 22 20 b2 46 08 c2 20 48 a9 00 08 5b 68 28
>3a4888	e2 20 a9 12 8f d1 08 00 c2 20 29 ff 00 20 4d 18
>3a4898	e2 20 dc d2 08 20 b2 46 28 60 da 5a 08 a2 00 00
>3a48a8	a0 00 00 e2 20 b7 21 9d 00 04 f0 04 e8 c8 80 f5
>3a48b8	28 7a fa 60 08 c2 30 20 f9 1a 20 fb 16 20 70 04
>3a48c8	20 01 46 a9 00 00 85 a4 e2 20 a9 01 85 a6 a9 20
>3a48d8	85 b2 c2 20 a9 00 00 85 a9 a9 ff ff 85 a7 c2 20
>3a48e8	a9 00 00 85 53 85 55 a9 ff ff 85 57 a9 ff 7f 85
>3a48f8	59 20 cc 12 e2 20 a9 80 85 b2 c2 20 c6 a9 18 a9
>3a4908	00 00 8f 50 03 00 65 a9 8f 58 03 00 a9 01 00 8f
>3a4918	52 03 00 69 00 00 8f 5a 03 00 22 1c 11 00 b0 22
>3a4928	20 b2 46 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9
>3a4938	12 8f d1 08 00 c2 20 29 ff 00 20 4d 18 e2 20 dc
>3a4948	d2 08 20 b2 46 28 60 08 c2 30 20 f9 1a 20 fb 16
>3a4958	20 70 04 20 a2 48 22 04 11 00 b0 22 20 b2 46 08
>3a4968	c2 20 48 a9 00 08 5b 68 28 e2 20 a9 13 8f d1 08
>3a4978	00 c2 20 29 ff 00 20 4d 18 e2 20 dc d2 08 20 b2
>3a4988	46 28 60 da 08 e2 20 c9 61 90 08 c9 7b b0 04 29
>3a4998	df 80 13 c9 20 90 13 a2 00 00 df b6 49 3a f0 0a
>3a49a8	e8 e0 0f 00 d0 f4 28 38 fa 6b 28 18 fa 6b 2a 2b
>3a49b8	2c 2f 3a 3b 3c 3d 3e 3f 5c 5b 5d 7c 22 08 08 c2
>3a49c8	20 48 a9 00 08 5b 68 28 c2 30 20 fb 16 20 70 04
>3a49d8	20 a2 48 22 10 11 00 b0 22 20 b2 46 08 c2 20 48
>3a49e8	a9 00 08 5b 68 28 e2 20 a9 14 8f d1 08 00 c2 20
>3a49f8	29 ff 00 20 4d 18 e2 20 dc d2 08 e2 20 a9 2c 20
>3a4a08	e5 1b c2 20 20 fb 16 20 70 04 ad 38 03 85 08 ad
>3a4a18	3a 03 85 0a e2 20 a2 00 00 a9 20 95 7c e8 e0 0b
>3a4a28	00 d0 f8 a2 00 00 a0 00 00 b7 21 f0 6d c9 2e f0
>3a4a38	30 22 8b 49 3a b0 1f 08 c2 20 48 a9 00 08 5b 68
>3a4a48	28 e2 20 a9 0a 8f d1 08 00 c2 20 29 ff 00 20 4d
>3a4a58	18 e2 20 dc d2 08 95 7c c8 e8 c0 08 00 d0 ca 80
>3a4a68	01 c8 a2 08 00 b7 21 f0 31 22 8b 49 3a b0 22 20
>3a4a78	b2 46 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 0a
>3a4a88	8f d1 08 00 c2 20 29 ff 00 20 4d 18 e2 20 dc d2
>3a4a98	08 95 7c c8 e8 c0 0b 00 d0 cb a2 00 00 a0 00 00
>3a4aa8	b5 7c 97 08 e8 c8 c0 0b 00 d0 f5 22 14 11 00 b0
>3a4ab8	22 20 b2 46 08 c2 20 48 a9 00 08 5b 68 28 e2 20
>3a4ac8	a9 15 8f d1 08 00 c2 20 29 ff 00 20 4d 18 e2 20
>3a4ad8	dc d2 08 20 b2 46 28 60 5c 9d 64 3a 5c ee 62 3a
>3a4ae8	5c 9e 64 3a 5c 1a 54 3a 5c 77 54 3a 5c aa 53 3a
>3a4af8	5c 30 53 3a 5c ad 58 3a 5c 9b 4f 3a 5c c8 52 3a
>3a4b08	5c 83 52 3a 5c 0d 52 3a 5c ac 63 3a 5c a9 50 3a
>3a4b18	5c ff 4e 3a 5c 27 64 3a 5c d7 4f 3a 5c a0 64 3a
>3a4b28	5c 99 64 3a 5c c6 51 3a 5c a1 64 3a 18 fb c2 20
>3a4b38	a9 ff fe 1b 58 5c 41 4b 3a c2 30 22 ff 4e 3a 20
>3a4b48	08 00 20 0c 00 8b e2 20 a9 00 48 ab a2 00 4f 20
>3a4b58	7e 03 ab 22 e4 4a 3a 22 ec 4a 3a 80 e2 08 8b e2
>3a4b68	20 a9 3a 48 ab c2 10 a2 78 4b 20 a8 02 ab 28 6b
>3a4b78	41 20 3c 73 74 61 72 74 3e 20 3c 61 73 73 65 6d
>3a4b88	62 6c 79 3e 0d 20 20 41 73 73 65 6d 62 6c 65 20
>3a4b98	61 20 70 72 6f 67 72 61 6d 0d 0d 43 20 3c 73 74
>3a4ba8	61 72 74 31 3e 20 3c 73 74 61 72 74 32 3e 20 5b
>3a4bb8	6c 65 6e 20 28 31 20 69 66 20 62 6c 61 6e 6b 29
>3a4bc8	5d 0d 20 20 43 6f 6d 70 61 72 65 20 74 6f 20 73
>3a4bd8	65 63 74 69 6f 6e 73 20 6f 66 20 6d 65 6d 6f 72
>3a4be8	79 0d 0d 44 20 3c 73 74 61 72 74 3e 20 5b 65 6e
>3a4bf8	64 5d 0d 20 20 44 69 73 61 73 73 65 6d 62 6c 65
>3a4c08	20 61 20 70 72 6f 67 72 61 6d 0d 0d 46 20 3c 73
>3a4c18	74 61 72 74 3e 20 3c 65 6e 64 3e 20 3c 62 79 74
>3a4c28	65 3e 0d 20 20 46 69 6c 6c 20 61 20 62 6c 6f 63
>3a4c38	6b 20 6f 66 20 6d 65 6d 6f 72 79 20 77 69 74 68
>3a4c48	20 61 20 62 79 74 65 0d 0d 47 20 5b 61 64 64 72
>3a4c58	65 73 73 5d 0d 20 20 53 74 61 72 74 20 65 78 65
>3a4c68	63 75 74 69 6f 6e 20 61 74 20 61 20 6c 6f 63 61
>3a4c78	74 69 6f 6e 0d 0d 4a 20 5b 61 64 64 72 65 73 73
>3a4c88	5d 20 2d 20 4a 75 6d 70 20 74 6f 20 61 20 6c 6f
>3a4c98	63 61 74 69 6f 6e 20 69 6e 20 6d 65 6d 6f 72 79
>3a4ca8	0d 20 20 4a 75 6d 70 20 74 6f 20 61 20 6c 6f 63
>3a4cb8	61 74 69 6f 6e 20 69 6e 20 6d 65 6d 6f 72 79 0d
>3a4cc8	0d 48 20 3c 73 74 61 72 74 3e 20 3c 65 6e 64 3e
>3a4cd8	20 3c 62 79 74 65 3e 20 5b 62 79 74 65 5d 2e 2e
>3a4ce8	0d 20 20 48 75 6e 74 20 66 6f 72 20 76 61 6c 75
>3a4cf8	65 73 20 69 6e 20 6d 65 6d 6f 72 79 0d 0d 4c 20
>3a4d08	20 20 20 20 4c 4f 41 44 20 20 20 20 20 20 20 20
>3a4d18	20 22 46 69 6c 65 22 20 5b 64 65 73 74 69 6e 61
>3a4d28	74 69 6f 6e 5d 0d 4d 20 3c 73 74 61 72 74 3e 20
>3a4d38	5b 65 6e 64 5d 0d 20 20 44 75 6d 70 20 74 68 65
>3a4d48	20 76 61 6c 75 65 20 69 6e 20 6d 65 6d 6f 72 79
>3a4d58	0d 0d 52 20 2d 20 44 69 73 70 6c 61 79 20 74 68
>3a4d68	65 20 76 61 6c 75 65 73 20 6f 66 20 74 68 65 20
>3a4d78	72 65 67 69 73 74 65 72 73 0d 0d 3b 20 3c 50 43
>3a4d88	3e 20 3c 41 3e 20 3c 58 3e 20 3c 59 3e 20 3c 53
>3a4d98	50 3e 20 3c 44 42 52 3e 20 3c 44 50 3e 20 3c 4e
>3a4da8	56 4d 58 44 49 5a 43 3e 0d 20 20 43 68 61 6e 67
>3a4db8	65 20 74 68 65 20 63 6f 6e 74 65 6e 74 73 20 6f
>3a4dc8	66 20 74 68 65 20 72 65 67 69 73 74 65 72 73 0d
>3a4dd8	0d 53 20 20 20 20 20 53 41 56 45 20 20 20 20 20
>3a4de8	20 20 20 20 22 46 69 6c 65 22 20 3c 73 74 61 72
>3a4df8	74 3e 20 3c 65 6e 64 3e 0d 54 20 3c 73 74 61 72
>3a4e08	74 3e 20 3c 65 6e 64 3e 20 3c 64 65 73 74 69 6e
>3a4e18	61 74 69 6f 6e 3e 0d 20 20 54 72 61 6e 73 66 65
>3a4e28	72 20 28 63 6f 70 79 29 20 64 61 74 61 20 77 69
>3a4e38	74 68 69 6e 20 6d 65 6d 6f 72 79 0d 0d 57 20 3c
>3a4e48	62 79 74 65 3e 0d 20 20 53 65 74 20 74 68 65 20
>3a4e58	72 65 67 69 73 74 65 72 20 77 69 64 74 68 20 66
>3a4e68	6c 61 67 73 20 66 6f 72 20 74 68 65 20 64 69 73
>3a4e78	61 73 73 65 6d 62 6c 65 72 0d 0d 58 20 2d 20 52
>3a4e88	65 74 75 72 6e 20 74 6f 20 42 41 53 49 43 0d 0d
>3a4e98	3e 20 3c 73 74 61 72 74 3e 20 3c 62 79 74 65 3e
>3a4ea8	20 5b 62 79 74 65 5d 2e 2e 2e 0d 20 20 45 64 69
>3a4eb8	74 20 64 61 74 61 20 69 6e 20 6d 65 6d 6f 72 79
>3a4ec8	0d 0d 3f 20 2d 20 44 69 73 70 6c 61 79 20 61 20
>3a4ed8	73 68 6f 72 74 20 68 65 6c 70 20 73 63 72 65 65
>3a4ee8	6e 0d 0d 00 08 08 c2 20 48 a9 46 08 5b 68 28 e2
>3a4ef8	20 a5 0d 85 4e 28 6b 08 e2 20 48 a9 3a 48 ab 68
>3a4f08	28 a2 de 64 20 a8 02 e2 20 a9 3b 20 18 00 a9 20
>3a4f18	20 18 00 c2 30 08 e2 20 48 a9 00 48 ab 68 28 a0
>3a4f28	03 00 a2 42 02 20 2b 02 c2 20 a9 20 00 20 18 00
>3a4f38	af 44 02 00 20 b8 02 a9 20 00 20 18 00 af 46 02
>3a4f48	00 20 b8 02 a9 20 00 20 18 00 af 48 02 00 20 b8
>3a4f58	02 a9 20 00 20 18 00 af 4a 02 00 20 b8 02 a9 20
>3a4f68	00 20 18 00 af 4e 02 00 20 d2 02 a9 20 00 20 18
>3a4f78	00 20 18 00 af 4c 02 00 20 b8 02 a9 20 00 20 18
>3a4f88	00 08 e2 20 ad 4f 02 22 f7 61 3a 28 20 1b 02 20
>3a4f98	1b 02 6b 08 0b 08 c2 20 48 a9 46 08 5b 68 28 e2
>3a4fa8	20 a5 15 87 0d e2 20 a5 0f c5 13 d0 0e c2 20 a5
>3a4fb8	0d c5 11 d0 06 20 1b 02 2b 28 6b c2 20 18 a5 0d
>3a4fc8	69 01 00 85 0d e2 20 a5 0e 69 00 85 0e 80 d0 08
>3a4fd8	0b 08 c2 20 48 a9 46 08 5b 68 28 e2 20 a5 0f c5
>3a4fe8	17 90 45 c2 20 a5 0d c5 15 90 3d e2 20 a7 0d 87
>3a4ff8	15 a5 0f c5 13 d0 0b c2 20 a5 0d c5 11 d0 03 4c
>3a5008	8e 50 c2 20 18 a5 0d 69 01 00 85 0d e2 20 a5 0e
>3a5018	69 00 85 0e c2 20 18 a5 15 69 01 00 85 15 e2 20
>3a5028	a5 16 69 00 85 16 80 c3 c2 20 38 a5 11 e5 0d 85
>3a5038	19 e2 20 a5 13 e5 0f 85 1b c2 20 18 a5 19 65 15
>3a5048	85 15 e2 20 a5 1b 65 17 85 17 e2 20 a7 11 87 15
>3a5058	a5 13 c5 0f d0 0a c2 20 a5 11 c5 0d d0 02 80 26
>3a5068	c2 20 38 a5 11 e9 01 00 85 11 e2 20 a5 12 e9 00
>3a5078	85 12 c2 20 38 a5 15 e9 01 00 85 15 e2 20 a5 16
>3a5088	e9 00 85 16 80 c4 20 1b 02 2b 28 6b 08 e2 20 c9
>3a5098	21 90 0b c9 7f 90 04 c9 a0 90 03 28 38 6b 28 18
>3a50a8	6b 08 8b 0b 08 c2 20 48 a9 46 08 5b 68 28 e2 20
>3a50b8	a9 00 8f b4 08 00 a5 31 c9 02 b0 16 c9 01 90 20
>3a50c8	c2 20 18 a5 0d 69 00 01 85 11 e2 20 a5 0f 69 00
>3a50d8	85 13 c2 20 a5 0d 85 32 e2 20 a5 0f 85 34 80 12
>3a50e8	c2 20 18 a5 32 69 00 01 85 11 e2 20 a5 34 69 00
>3a50f8	85 13 e2 20 a0 00 00 c2 20 a5 32 85 19 e2 20 a5
>3a5108	34 85 1b e2 20 a7 19 22 94 50 3a b0 02 a9 3f 99
>3a5118	7c 08 c2 20 18 a5 19 69 01 00 85 19 e2 20 a5 1b
>3a5128	69 00 85 1b c8 c0 08 00 90 db a9 00 99 7c 08 a9
>3a5138	3e 20 18 00 a9 20 20 18 00 e2 20 a5 34 20 d2 02
>3a5148	a9 3a 20 18 00 c2 20 a5 32 20 b8 02 c2 20 a9 08
>3a5158	00 85 47 e2 20 a9 20 20 18 00 a7 32 20 d2 02 22
>3a5168	d6 61 3a e2 20 c6 47 d0 ea a9 20 20 18 00 a9 20
>3a5178	20 18 00 08 e2 20 48 a9 00 48 ab 68 28 a2 7c 08
>3a5188	20 a8 02 20 1b 02 20 32 02 a5 34 c5 13 90 0f c2
>3a5198	20 a5 32 c5 11 90 07 20 1b 02 2b ab 28 6b 4c fa
>3a51a8	50 08 8d 90 08 e2 20 bd 00 00 99 00 00 ad 90 08
>3a51b8	f0 0a c8 e8 e8 e8 e8 ce 90 08 80 eb 28 6b 08 0b
>3a51c8	8b 08 c2 20 48 a9 46 08 5b 68 28 08 e2 20 48 a9
>3a51d8	00 48 ab 68 28 c2 30 a5 0d 85 32 a5 0f 85 34 e2
>3a51e8	20 a5 31 3a 85 47 a2 57 08 a0 7c 08 22 a9 51 3a
>3a51f8	a0 00 00 b9 7c 08 87 32 22 d6 61 3a c8 c4 47 d0
>3a5208	f2 ab 2b 28 6b 08 0b 8b 08 c2 20 48 a9 46 08 5b
>3a5218	68 28 08 e2 20 48 a9 00 48 ab 68 28 e2 20 c2 10
>3a5228	a5 31 3a 3a 85 47 a2 5b 08 a0 7c 08 22 a9 51 3a
>3a5238	c2 20 a5 0d 85 32 a5 0f 85 34 c2 20 a5 34 c5 13
>3a5248	d0 06 a5 32 c5 11 f0 2c e2 20 a0 00 00 b7 32 d9
>3a5258	7c 08 d0 1a c8 c4 47 d0 f4 c2 20 a5 32 85 4a a5
>3a5268	34 85 4c 22 80 5c 3a e2 20 a9 20 20 18 00 22 d6
>3a5278	61 3a 80 c6 20 1b 02 ab 2b 28 6b 08 c2 20 48 a9
>3a5288	46 08 5b 68 28 e2 20 a5 31 f0 0e c2 30 a5 0d 8f
>3a5298	40 02 00 a5 0f 8f 42 02 00 af 46 02 00 aa af 48
>3a52a8	02 00 a8 af 4a 02 00 1b af 4c 02 00 5b e2 20 a9
>3a52b8	3a 48 a9 52 48 a9 c3 48 4c fa 52 ea 5c 04 00 3a
>3a52c8	08 c2 20 48 a9 46 08 5b 68 28 e2 20 a5 31 f0 c9
>3a52d8	c2 30 a5 0d 8f 40 02 00 a5 0f 8f 42 02 00 af 46
>3a52e8	02 00 aa af 48 02 00 a8 af 4a 02 00 1b af 4c 02
>3a52f8	00 5b e2 20 af 4e 02 00 48 ab a9 5c 8f a0 08 00
>3a5308	af 42 02 00 8f a3 08 00 af 41 02 00 8f a2 08 00
>3a5318	af 40 02 00 8f a1 08 00 af 4f 02 00 48 c2 20 af
>3a5328	44 02 00 28 5c a0 08 00 08 0b 8b 08 e2 20 48 a9
>3a5338	3a 48 ab 68 28 08 c2 20 48 a9 46 08 5b 68 28 c2
>3a5348	10 e2 20 a5 31 c9 02 f0 0c c9 03 d0 11 c2 20 a5
>3a5358	15 85 47 80 11 c2 20 a9 01 00 85 47 80 08 a2 a2
>3a5368	64 20 a8 02 80 35 a5 0d 85 4a a5 0f 85 4c a0 00
>3a5378	00 e2 20 a7 4a d7 11 f0 09 22 80 5c 3a a9 20 20
>3a5388	18 00 c2 20 18 a5 4a 69 01 00 85 4a a5 4c 69 00
>3a5398	00 85 4c c8 c4 47 d0 d9 20 1b 02 20 1b 02 ab 2b
>3a53a8	28 6b 08 0b 8b 08 e2 20 48 a9 00 48 ab 68 28 08
>3a53b8	c2 20 48 a9 46 08 5b 68 28 e2 20 a5 31 f0 4f a6
>3a53c8	0d 8e 40 02 a6 0f 8e 42 02 c9 01 f0 41 a6 11 8e
>3a53d8	44 02 c9 02 f0 38 a6 15 8e 46 02 c9 03 f0 2f a6
>3a53e8	19 8e 48 02 c9 04 f0 26 a6 1d 8e 4a 02 c9 05 f0
>3a53f8	1d e2 10 a6 21 8e 4e 02 c9 06 f0 12 c2 10 a6 25
>3a5408	8e 4c 02 c9 07 f0 07 e2 10 a6 29 8e 4f 02 ab 2b
>3a5418	28 6b 08 0b 8b 08 c2 20 48 a9 46 08 5b 68 28 e2
>3a5428	20 c2 10 a2 00 00 bf 0f 65 3a f0 18 c7 08 f0 03
>3a5438	e8 80 f3 c2 20 8a 0a aa bf 50 54 3a 8f 2d 08 00
>3a5448	22 74 54 3a ab 2b 28 6b f0 4a f8 4a fc 4a 00 4b
>3a5458	04 4b 08 4b 0c 4b 10 4b 14 4b 18 4b f4 4a 1c 4b
>3a5468	20 4b 24 4b ec 4e 28 4b 2c 4b 65 4b 6c 2d 08 08
>3a5478	8b 0b 08 c2 20 48 a9 46 08 5b 68 28 e2 20 a5 31
>3a5488	c9 02 b0 03 4c 1d 56 c2 20 a5 0d 85 32 a5 0f 85
>3a5498	34 c2 20 22 1f 58 3a c9 ff ff f0 10 85 54 e2 20
>3a54a8	a5 31 c9 03 f0 36 a9 13 85 4f 80 4c 20 1b 02 08
>3a54b8	e2 20 48 a9 3a 48 ab 68 28 c2 10 a2 54 56 20 a8
>3a54c8	02 4c 1d 56 20 1b 02 08 e2 20 48 a9 3a 48 ab 68
>3a54d8	28 c2 10 a2 63 56 20 a8 02 4c 1d 56 e2 20 22 55
>3a54e8	58 3a c9 ff f0 de 85 4f c9 03 f0 62 c9 0b f0 5e
>3a54f8	c9 13 f0 04 c9 08 f0 00 22 4d 57 3a b0 03 4c e6
>3a5508	55 87 32 22 d6 61 3a 08 e2 20 48 a9 00 48 ab 68
>3a5518	28 c2 20 a5 32 85 56 a5 34 85 58 e2 20 a5 4f c9
>3a5528	12 f0 6c c9 16 f0 68 c9 14 f0 7c 29 3f c9 02 d0
>3a5538	03 4c 14 56 c2 20 29 ff 00 aa e2 20 bf 1c 61 3a
>3a5548	c9 03 f0 57 c9 02 f0 5f c9 01 f0 67 80 71 c2 20
>3a5558	a5 54 c9 94 5d f0 26 c9 f8 5d f0 2a c9 78 5d f0
>3a5568	1c c9 7c 5d f0 17 c9 84 5d f0 12 c9 6c 5d f0 0d
>3a5578	c9 80 5d f0 08 c9 68 5d f0 03 4c 00 55 e2 20 a9
>3a5588	12 85 4f 4c 00 55 e2 20 a9 16 85 4f 4c 00 55 22
>3a5598	90 56 3a 90 60 c9 02 f0 0e 80 18 a0 02 00 b9 96
>3a55a8	08 97 56 22 d6 61 3a a0 01 00 b9 96 08 97 56 22
>3a55b8	d6 61 3a a0 00 00 b9 96 08 97 56 22 d6 61 3a e2
>3a55c8	20 a9 41 20 18 00 a9 20 20 18 00 a6 32 86 4a a6
>3a55d8	34 86 4c 22 80 5c 3a a9 20 20 18 00 80 37 20 1b
>3a55e8	02 08 e2 20 48 a9 3a 48 ab 68 28 c2 10 a2 21 56
>3a55f8	20 a8 02 80 20 20 1b 02 08 e2 20 48 a9 3a 48 ab
>3a5608	68 28 c2 10 a2 71 56 20 a8 02 80 09 a5 4f 29 c0
>3a5618	d0 95 4c bb 55 2b ab 28 6b 41 64 64 72 65 73 73
>3a5628	69 6e 67 20 6d 6f 64 65 20 6e 6f 74 20 64 65 66
>3a5638	69 6e 65 64 20 66 6f 72 20 74 68 61 74 20 69 6e
>3a5648	73 74 72 75 63 74 69 6f 6e 2e 0d 00 42 61 64 20
>3a5658	6d 6e 65 6d 6f 6e 69 63 2e 0d 00 42 61 64 20 6f
>3a5668	70 65 72 61 6e 64 2e 0d 00 52 65 6c 61 74 69 76
>3a5678	65 20 6f 66 66 73 65 74 20 69 73 20 74 6f 6f 20
>3a5688	6c 61 72 67 65 2e 0d 00 08 0b 08 c2 20 48 a9 46
>3a5698	08 5b 68 28 e2 20 a5 4f c9 12 f0 0a c2 20 18 a5
>3a56a8	32 69 02 00 80 08 c2 20 18 a5 32 69 01 00 85 4a
>3a56b8	a5 34 69 00 00 85 4c 38 a5 50 e5 4a 85 50 a5 52
>3a56c8	e5 4c 85 52 e2 20 a5 4f c9 16 f0 1e a5 50 30 0c
>3a56d8	a5 51 d0 2a a5 52 d0 26 a9 01 80 26 a5 51 c9 ff
>3a56e8	d0 1c a5 52 c9 ff d0 16 80 18 a5 51 30 06 a5 52
>3a56f8	d0 0c 80 0e a5 52 c9 ff d0 04 a9 02 80 04 2b 28
>3a5708	18 6b 2b 28 38 6b 08 0b c2 10 da 08 c2 20 48 a9
>3a5718	46 08 5b 68 28 e2 20 a2 00 00 df 00 d0 3a f0 08
>3a5728	e8 e0 10 00 f0 1b 80 f2 c2 20 06 50 26 52 06 50
>3a5738	26 52 06 50 26 52 06 50 26 52 e2 20 8a 05 50 85
>3a5748	50 fa 2b 28 6b 0b 8b 08 c2 20 48 a9 46 08 5b 68
>3a5758	28 08 e2 20 48 a9 3a 48 ab 68 28 e2 20 a5 4f 29
>3a5768	3f 85 4a c2 30 a2 00 00 a0 00 00 bd 1a 5e f0 1b
>3a5778	c5 54 d0 0d e2 20 b9 1c 60 29 3f c5 4a f0 07 c2
>3a5788	20 e8 e8 c8 80 e5 98 38 ab 2b 6b 18 ab 2b 6b 08
>3a5798	0b 08 c2 20 48 a9 46 08 5b 68 28 e2 20 c2 10 a0
>3a57a8	00 00 64 50 64 52 b7 03 f0 11 c9 64 f0 19 48 b7
>3a57b8	36 85 4a 68 c5 4a d0 0b c8 80 eb b7 36 d0 04 2b
>3a57c8	28 38 6b 2b 28 18 6b e2 20 b7 36 c9 3a b0 04 c9
>3a57d8	30 b0 14 c9 47 b0 04 c9 41 b0 0c c9 67 b0 e4 c9
>3a57e8	61 b0 02 80 de 29 df 22 0e 57 3a 80 cb 0b 08 c2
>3a57f8	20 48 a9 46 08 5b 68 28 a0 00 00 e2 20 b7 03 f0
>3a5808	03 c8 80 f9 c2 20 c8 5a 68 18 65 03 85 03 a5 05
>3a5818	69 00 00 85 05 2b 6b 0b 08 c2 20 48 a9 46 08 5b
>3a5828	68 28 c2 20 a5 11 85 36 a5 13 85 38 a9 a8 5c 85
>3a5838	03 a9 3a 00 85 05 22 97 57 3a b0 0d 22 f5 57 3a
>3a5848	a7 03 d0 f2 a9 ff ff 80 02 a5 03 2b 6b 08 0b 08
>3a5858	c2 20 48 a9 46 08 5b 68 28 c2 30 a5 15 85 36 a5
>3a5868	17 85 38 a9 34 61 85 03 a9 3a 00 85 05 22 97 57
>3a5878	3a b0 22 22 f5 57 3a c2 20 18 a5 03 69 01 00 85
>3a5888	03 a5 05 69 00 00 85 05 e2 20 a7 03 d0 df c2 20
>3a5898	a9 ff ff 80 0d 22 f5 57 3a e2 20 a7 03 c2 20 29
>3a58a8	ff 00 2b 28 6b 08 8b 0b 08 c2 20 48 a9 46 08 5b
>3a58b8	68 28 e2 20 a9 00 8f b4 08 00 a5 31 c9 02 b0 16
>3a58c8	c9 01 90 20 c2 20 18 a5 0d 69 00 01 85 11 e2 20
>3a58d8	a5 0f 69 00 85 13 c2 20 a5 0d 85 32 e2 20 a5 0f
>3a58e8	85 34 80 12 c2 20 18 a5 32 69 00 01 85 11 e2 20
>3a58f8	a5 34 69 00 85 13 22 19 59 3a e2 20 a5 34 c5 13
>3a5908	90 f4 c2 20 a5 32 c5 11 90 ec 20 1b 02 2b ab 28
>3a5918	6b 08 0b e2 20 a9 41 20 18 00 a9 20 20 18 00 08
>3a5928	c2 20 48 a9 78 08 5b 68 28 c2 20 a5 00 85 18 e2
>3a5938	20 a5 02 85 1a 22 80 5c 3a a9 20 20 18 00 c2 20
>3a5948	18 a5 00 69 01 00 85 18 e2 20 a5 02 69 00 85 1a
>3a5958	e2 20 c2 10 a7 00 c9 c2 d0 0b 48 a7 18 49 ff 2f
>3a5968	94 08 00 80 0b c9 e2 d0 0c 48 a7 18 0f 94 08 00
>3a5978	8f 94 08 00 68 c2 20 29 ff 00 0a aa bf 1a 5e 3a
>3a5988	aa 22 fa 5b 3a e2 20 a7 00 aa bf 1c 60 3a 22 d6
>3a5998	61 3a 22 a7 59 3a 20 1b 02 20 32 02 2b 28 6b 08
>3a59a8	e2 20 48 29 3f 0a c2 10 aa 68 7c b5 59 e5 59 00
>3a59b8	5a 07 5a 2c 5a 33 5a 4e 5a 70 5a 81 5a be 5a c6
>3a59c8	5a d7 5a e8 5a ef 5a 14 5b 41 5b ad 5a 92 5a 5f
>3a59d8	5a 34 5b 3e 5b 52 5b 81 5b 2f 5b 92 5b a9 28 20
>3a59e8	18 00 22 a9 5b 3a a9 2c 20 18 00 a9 58 20 18 00
>3a59f8	a9 29 20 18 00 4c a3 5b 22 a9 5b 3a 4c a3 5b e2
>3a5a08	20 48 a9 23 20 18 00 68 29 c0 c9 00 f0 0f 4a 4a
>3a5a18	2f 94 08 00 d0 07 22 b3 5b 3a 4c a3 5b 22 a9 5b
>3a5a28	3a 4c a3 5b 22 b3 5b 3a 4c a3 5b a9 28 20 18 00
>3a5a38	22 a9 5b 3a a9 29 20 18 00 a9 2c 20 18 00 a9 59
>3a5a48	20 18 00 4c a3 5b 22 a9 5b 3a a9 2c 20 18 00 a9
>3a5a58	58 20 18 00 4c a3 5b 22 a9 5b 3a a9 2c 20 18 00
>3a5a68	a9 59 20 18 00 4c a3 5b 22 b3 5b 3a a9 2c 20 18
>3a5a78	00 a9 59 20 18 00 4c a3 5b 22 b3 5b 3a a9 2c 20
>3a5a88	18 00 a9 58 20 18 00 4c a3 5b a9 28 20 18 00 22
>3a5a98	b3 5b 3a a9 2c 20 18 00 a9 58 20 18 00 a9 29 20
>3a5aa8	18 00 4c a3 5b a9 28 20 18 00 22 a9 5b 3a a9 29
>3a5ab8	20 18 00 4c a3 5b a9 41 20 18 00 4c a7 5b 22 a9
>3a5ac8	5b 3a a9 2c 20 18 00 a9 53 20 18 00 4c a3 5b a9
>3a5ad8	5b 20 18 00 22 a9 5b 3a a9 5d 20 18 00 4c a3 5b
>3a5ae8	22 c1 5b 3a 4c a7 5b a9 28 20 18 00 22 a9 5b 3a
>3a5af8	a9 2c 20 18 00 a9 53 20 18 00 a9 29 20 18 00 a9
>3a5b08	2c 20 18 00 a9 59 20 18 00 4c a3 5b a9 5b 20 18
>3a5b18	00 22 a9 5b 3a a9 5d 20 18 00 a9 2c 20 18 00 a9
>3a5b28	59 20 18 00 4c a3 5b a0 02 00 80 03 a0 01 00 22
>3a5b38	27 5c 3a 4c a7 5b 4c a7 5b 22 c1 5b 3a a9 2c 20
>3a5b48	18 00 a9 58 20 18 00 4c a7 5b a9 23 20 18 00 8b
>3a5b58	a5 02 48 ab a6 00 e8 a0 01 00 22 2b 02 3a a9 2c
>3a5b68	20 18 00 a9 23 20 18 00 a6 00 a0 01 00 22 2b 02
>3a5b78	3a ab 22 d6 61 3a 4c a3 5b a9 28 20 18 00 22 b3
>3a5b88	5b 3a a9 29 20 18 00 4c a3 5b a9 5b 20 18 00 22
>3a5b98	b3 5b 3a a9 5d 20 18 00 4c a3 5b 22 d6 61 3a 28
>3a5ba8	6b 08 e2 20 a7 00 20 d2 02 28 6b 08 c2 30 a7 00
>3a5bb8	20 b8 02 22 d6 61 3a 28 6b 08 8b 0b c2 30 5a 08
>3a5bc8	c2 20 48 a9 78 08 5b 68 28 08 e2 20 48 a9 00 48
>3a5bd8	ab 68 28 e2 20 a0 00 00 a7 00 99 90 08 22 d6 61
>3a5be8	3a c8 c0 03 00 d0 f1 22 80 5c 3a c2 30 7a 2b ab
>3a5bf8	28 6b 08 8b e2 20 c2 10 08 e2 20 48 a9 3a 48 ab
>3a5c08	68 28 bd 00 00 20 18 00 e8 bd 00 00 20 18 00 e8
>3a5c18	bd 00 00 20 18 00 e8 a9 20 20 18 00 ab 28 6b 08
>3a5c28	0b 08 c2 20 48 a9 78 08 5b 68 28 e2 20 c0 02 00
>3a5c38	f0 14 a7 00 85 18 30 06 64 19 64 1a 80 1e a9 ff
>3a5c48	85 19 85 1a 80 16 a7 00 85 18 22 d6 61 3a a7 00
>3a5c58	85 19 30 04 64 1a 80 04 a9 ff 85 1a c2 20 38 a5
>3a5c68	00 65 18 85 18 e2 20 a5 02 65 1a 85 1a 22 80 5c
>3a5c78	3a 22 d6 61 3a 2b 28 6b 08 0b c2 20 48 08 c2 20
>3a5c88	48 a9 46 08 5b 68 28 e2 20 a5 4c 20 d2 02 e2 20
>3a5c98	a9 3a 20 18 00 c2 20 a5 4a 20 b8 02 68 2b 28 6b
>3a5ca8	4f 52 41 00 41 4e 44 00 45 4f 52 00 41 44 43 00
>3a5cb8	53 54 41 00 4c 44 41 00 43 4d 50 00 53 42 43 00
>3a5cc8	41 53 4c 00 52 4f 4c 00 4c 53 52 00 52 4f 52 00
>3a5cd8	53 54 58 00 4c 44 58 00 44 45 43 00 49 4e 43 00
>3a5ce8	42 49 54 00 4a 4d 50 00 53 54 59 00 4c 44 59 00
>3a5cf8	43 50 59 00 43 50 58 00 42 52 4b 00 4a 53 52 00
>3a5d08	52 54 49 00 52 54 53 00 50 48 50 00 50 4c 50 00
>3a5d18	50 48 41 00 50 4c 41 00 44 45 59 00 54 41 59 00
>3a5d28	49 4e 59 00 49 4e 58 00 43 4c 43 00 53 45 43 00
>3a5d38	43 4c 49 00 53 45 49 00 54 59 41 00 43 4c 56 00
>3a5d48	43 4c 44 00 53 45 44 00 54 58 41 00 54 58 53 00
>3a5d58	54 41 58 00 54 53 58 00 44 45 58 00 4e 4f 50 00
>3a5d68	42 50 4c 00 42 4d 49 00 42 56 43 00 42 56 53 00
>3a5d78	42 43 43 00 42 43 53 00 42 4e 45 00 42 45 51 00
>3a5d88	54 53 42 00 54 52 42 00 53 54 5a 00 42 52 41 00
>3a5d98	50 48 59 00 50 4c 59 00 50 48 58 00 50 4c 58 00
>3a5da8	50 48 44 00 50 4c 44 00 50 48 4b 00 52 54 4c 00
>3a5db8	50 48 42 00 50 4c 42 00 57 41 49 00 58 42 41 00
>3a5dc8	54 43 53 00 54 53 43 00 54 43 44 00 54 44 43 00
>3a5dd8	54 58 59 00 54 59 58 00 53 54 50 00 58 43 45 00
>3a5de8	43 4f 50 00 4a 53 4c 00 57 44 4d 00 50 45 52 00
>3a5df8	42 52 4c 00 52 45 50 00 53 45 50 00 4d 56 50 00
>3a5e08	4d 56 4e 00 50 45 49 00 50 45 41 00 4a 4d 4c 00
>3a5e18	00 00 00 5d a8 5c e8 5d a8 5c 88 5d a8 5c c8 5c
>3a5e28	a8 5c 10 5d a8 5c c8 5c a8 5d 88 5d a8 5c c8 5c
>3a5e38	a8 5c 68 5d a8 5c a8 5c a8 5c 8c 5d a8 5c c8 5c
>3a5e48	a8 5c 30 5d a8 5c e4 5c c8 5d 8c 5d a8 5c c8 5c
>3a5e58	a8 5c 04 5d ac 5c ec 5d ac 5c e8 5c ac 5c cc 5c
>3a5e68	ac 5c 14 5d ac 5c cc 5c ac 5d e8 5c ac 5c cc 5c
>3a5e78	ac 5c 6c 5d ac 5c ac 5c ac 5c e8 5c ac 5c cc 5c
>3a5e88	ac 5c 34 5d ac 5c e0 5c cc 5d e8 5c ac 5c cc 5c
>3a5e98	ac 5c 08 5d b0 5c f0 5d b0 5c 04 5e b0 5c d0 5c
>3a5ea8	b0 5c 18 5d b0 5c d0 5c b0 5d ec 5c b0 5c d0 5c
>3a5eb8	b0 5c 70 5d b0 5c b0 5c b0 5c 08 5e b0 5c d0 5c
>3a5ec8	b0 5c 38 5d b0 5c 98 5d d0 5d 14 5e b0 5c d0 5c
>3a5ed8	b0 5c 0c 5d b4 5c f4 5d b4 5c 90 5d b4 5c d4 5c
>3a5ee8	b4 5c 1c 5d b4 5c d4 5c b4 5d ec 5c b4 5c d4 5c
>3a5ef8	b4 5c 74 5d b4 5c b4 5c b4 5c 90 5d b4 5c d4 5c
>3a5f08	b4 5c 3c 5d b4 5c 9c 5d d4 5d ec 5c b4 5c d4 5c
>3a5f18	b4 5c 94 5d b8 5c f8 5d b8 5c f0 5c b8 5c d8 5c
>3a5f28	b8 5c 20 5d e8 5c 50 5d b8 5d f0 5c b8 5c d8 5c
>3a5f38	b8 5c 78 5d b8 5c b8 5c b8 5c f0 5c b8 5c d8 5c
>3a5f48	b8 5c 40 5d b8 5c 54 5d d8 5d 90 5d b8 5c 90 5d
>3a5f58	b8 5c f4 5c bc 5c dc 5c bc 5c f4 5c bc 5c dc 5c
>3a5f68	bc 5c 24 5d bc 5c 58 5d bc 5d f4 5c bc 5c dc 5c
>3a5f78	bc 5c 7c 5d bc 5c bc 5c bc 5c f4 5c bc 5c dc 5c
>3a5f88	bc 5c 44 5d bc 5c 5c 5d dc 5d f4 5c bc 5c dc 5c
>3a5f98	bc 5c f8 5c c0 5c fc 5d c0 5c f8 5c c0 5c e0 5c
>3a5fa8	c0 5c 28 5d c0 5c 60 5d c0 5d f8 5c c0 5c e0 5c
>3a5fb8	c0 5c 80 5d c0 5c c0 5c c0 5c 0c 5e c0 5c e0 5c
>3a5fc8	c0 5c 48 5d c0 5c a0 5d e0 5d 14 5e c0 5c e0 5c
>3a5fd8	c0 5c fc 5c c4 5c 00 5e c4 5c fc 5c c4 5c e4 5c
>3a5fe8	c4 5c 2c 5d c4 5c 64 5d c4 5d fc 5c c4 5c e4 5c
>3a5ff8	c4 5c 84 5d c4 5c c4 5c c4 5c 10 5e c4 5c e4 5c
>3a6008	c4 5c 4c 5d c4 5c a4 5d e4 5d 04 5d c4 5c e4 5c
>3a6018	c4 5c 00 00 13 00 02 09 01 01 01 0a 13 82 08 13
>3a6028	03 03 03 0b 12 04 0f 0c 01 05 05 0d 13 06 08 13
>3a6038	03 07 07 0e 03 00 0b 09 01 01 01 0a 13 82 08 13
>3a6048	03 03 03 0b 12 04 0f 0c 05 05 05 0d 13 06 08 13
>3a6058	07 07 07 0e 13 00 13 09 14 01 01 0a 13 82 08 13
>3a6068	03 03 03 0b 12 04 0f 0c 14 05 05 0d 13 06 13 13
>3a6078	0b 07 07 0b 13 00 16 09 01 01 01 0a 13 82 08 13
>3a6088	15 03 03 0b 12 04 0f 0c 05 05 05 0d 13 06 13 13
>3a6098	10 07 07 0e 12 00 16 09 01 01 01 0a 13 82 13 13
>3a60a8	03 03 03 0b 12 04 0f 0c 05 05 11 0d 13 06 13 13
>3a60b8	03 07 07 0e 82 00 42 09 01 01 01 0a 13 82 13 13
>3a60c8	03 03 03 0b 12 04 0f 0c 05 05 11 0d 13 06 13 13
>3a60d8	07 07 06 0e 42 00 02 09 01 01 01 0a 13 82 13 13
>3a60e8	03 03 03 0b 12 04 0f 0c 01 05 05 0d 13 06 13 13
>3a60f8	17 07 07 0e 42 00 02 09 01 01 01 0f 13 82 13 13
>3a6108	03 03 03 0b 12 04 0f 0c 03 05 05 0d 13 06 13 13
>3a6118	10 07 07 0e 01 01 01 02 01 01 02 02 00 01 01 03
>3a6128	01 01 03 01 02 01 01 00 02 02 02 02 41 00 08 64
>3a6138	64 3a 64 64 64 64 2c 58 00 0e 64 64 3a 64 64 64
>3a6148	64 00 0b 64 64 64 64 2c 58 00 07 64 64 64 64 2c
>3a6158	59 00 06 64 64 64 64 00 03 64 64 2c 58 00 05 64
>3a6168	64 2c 59 00 11 64 64 2c 53 00 09 64 64 00 01 23
>3a6178	64 64 64 64 00 c2 23 64 64 2c 23 64 64 00 14 23
>3a6188	64 64 00 02 28 64 64 2c 53 29 2c 59 00 0c 28 64
>3a6198	64 64 64 2c 58 29 00 10 28 64 64 64 64 29 00 10
>3a61a8	28 64 64 2c 58 29 00 00 28 64 64 29 2c 59 00 04
>3a61b8	28 64 64 29 00 0f 5b 64 64 64 64 5d 00 17 5b 64
>3a61c8	64 5d 2c 59 00 0d 5b 64 64 5d 00 0a 00 00 08 c2
>3a61d8	20 48 18 af 78 08 00 69 01 00 8f 78 08 00 e2 20
>3a61e8	af 7a 08 00 69 00 8f 7a 08 00 c2 20 68 28 6b 08
>3a61f8	c2 10 e2 20 da a2 08 00 0a b0 08 48 a9 30 20 18
>3a6208	00 80 06 48 a9 31 20 18 00 68 ca d0 eb fa 28 6b
>3a6218	08 c2 20 48 a9 46 08 5b 68 28 e2 20 a7 32 f0 0a
>3a6228	c9 20 d0 06 22 d6 61 3a 80 f2 6b 08 08 c2 20 48
>3a6238	a9 46 08 5b 68 28 22 d6 61 3a 22 18 62 3a c2 30
>3a6248	a5 31 c2 20 29 ff 00 0a 0a aa a5 32 95 0d a5 34
>3a6258	95 0f e2 20 a7 32 f0 14 c9 22 f0 06 22 d6 61 3a
>3a6268	80 f2 a9 00 87 32 22 d6 61 3a e6 31 28 6b 08 c2
>3a6278	20 48 a9 46 08 5b 68 28 e2 20 64 4a c2 20 64 50
>3a6288	64 52 e2 20 a7 32 c9 3a f0 0d 20 25 03 90 0e 22
>3a6298	0e 57 3a a9 01 85 4a 22 d6 61 3a 80 e5 a5 4a f0
>3a62a8	16 a5 31 c2 20 29 ff 00 0a 0a aa a5 50 95 0d a5
>3a62b8	52 95 0f e2 20 e6 31 6b e2 20 64 31 22 18 62 3a
>3a62c8	a7 32 f0 21 c9 22 d0 06 22 33 62 3a 80 0a 22 76
>3a62d8	62 3a a5 31 c9 09 b0 0d a7 32 f0 09 c9 20 f0 dc
>3a62e8	20 25 03 b0 d7 6b 08 0b 08 c2 20 48 a9 46 08 5b
>3a62f8	68 28 c2 10 e2 20 a2 31 00 74 00 ca d0 fb a9 00
>3a6308	85 02 85 34 c2 20 a9 00 4f 85 00 85 32 e2 20 22
>3a6318	18 62 3a c9 00 f0 38 c2 20 a5 32 85 08 e2 20 a5
>3a6328	34 85 0a a2 01 00 22 d6 61 3a a7 32 d0 06 86 0b
>3a6338	64 31 80 1b c9 20 f0 03 e8 80 eb 86 0b a9 00 87
>3a6348	32 22 d6 61 3a a7 08 c9 41 f0 07 22 c0 62 3a 2b
>3a6358	28 6b 22 18 62 3a a7 32 f0 f5 22 76 62 3a 22 18
>3a6368	62 3a a7 32 f0 e9 c2 20 a5 32 85 11 e2 20 a5 34
>3a6378	85 13 22 d6 61 3a a7 32 f0 26 c9 20 d0 f4 a9 00
>3a6388	87 32 e6 31 22 d6 61 3a 22 18 62 3a a7 32 f0 bf
>3a6398	c2 20 a5 32 85 15 e2 20 a5 34 85 17 e6 31 80 af
>3a63a8	e6 31 80 ab 08 c2 10 e2 20 a5 31 d0 0f a2 a2 64
>3a63b8	a9 3a 48 ab 20 a8 02 20 1b 02 80 61 c2 20 a5 0d
>3a63c8	8f 21 08 00 a5 0f 8f 23 08 00 20 01 46 e2 20 a5
>3a63d8	31 c9 01 d0 0f c2 20 a9 ff ff 8f 54 03 00 8f 56
>3a63e8	03 00 80 0e c2 20 a5 11 8f 54 03 00 a5 13 8f 56
>3a63f8	03 00 22 18 11 00 b0 25 e2 20 a2 c8 64 a9 3a 48
>3a6408	ab 20 a8 02 af 2e 03 00 20 d2 02 a9 20 20 18 00
>3a6418	af 20 03 00 20 d2 02 20 1b 02 20 1b 02 28 6b 8b
>3a6428	08 c2 10 e2 20 a5 31 c9 03 f0 0f a2 a2 64 a9 3a
>3a6438	48 ab 20 a8 02 20 1b 02 80 54 c2 20 a5 0d 8f 21
>3a6448	08 00 a5 0f 8f 23 08 00 20 01 46 a5 11 8f 50 03
>3a6458	00 a5 13 8f 52 03 00 a5 15 8f 58 03 00 a5 17 8f
>3a6468	5a 03 00 22 1c 11 00 b0 25 e2 20 a2 b2 64 a9 3a
>3a6478	48 ab 20 a8 02 af 2e 03 00 20 d2 02 a9 20 20 18
>3a6488	00 af 20 03 00 20 d2 02 20 1b 02 20 1b 02 28 ab
>3a6498	6b 5c bb 20 3a 6b 00 00 00 00 42 61 64 20 61 72
>3a64a8	67 75 6d 65 6e 74 73 0d 0d 00 55 6e 61 62 6c 65
>3a64b8	20 74 6f 20 73 61 76 65 20 66 69 6c 65 3a 20 00
>3a64c8	55 6e 61 62 6c 65 20 74 6f 20 6c 6f 61 64 20 66
>3a64d8	69 6c 65 3a 20 00 0d 20 20 50 43 20 20 20 20 20
>3a64e8	41 20 20 20 20 58 20 20 20 20 59 20 20 20 20 53
>3a64f8	50 20 20 20 44 42 52 20 44 50 20 20 20 4e 56 4d
>3a6508	58 44 49 5a 43 0d 00 41 43 44 46 47 4a 48 4c 4d
>3a6518	52 3b 53 54 56 57 58 3e 3f 00 18 fb 08 c2 20 48
>3a6528	a9 00 08 5b 68 28 08 e2 20 48 a9 00 48 ab 68 28
>3a6538	c2 30 20 61 65 a9 ff fe 1b 08 e2 20 48 a9 3a 48
>3a6548	ab 68 28 a2 03 d2 20 a8 02 08 e2 20 48 a9 00 48
>3a6558	ab 68 28 4c bb 20 4c 5e 65 08 20 af 01 20 58 3c
>3a6568	28 60 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3a6578	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;	...repeated 1703 times (27248 bytes)...
>3acff8	00 00 00 00 00 00 00 00 30 31 32 33 34 35 36 37
>3ad008	38 39 41 42 43 44 45 46 2b 00 2d 00 2a 00 2f 00
>3ad018	4d 4f 44 00 5e 00 3c 00 3d 00 3e 00 4e 4f 54 00
>3ad028	41 4e 44 00 4f 52 00 28 00 29 00 52 45 4d 00 50
>3ad038	52 49 4e 54 00 4c 45 54 00 47 4f 54 4f 00 45 4e
>3ad048	44 00 49 46 00 54 48 45 4e 00 45 4c 53 45 00 47
>3ad058	4f 53 55 42 00 52 45 54 55 52 4e 00 46 4f 52 00
>3ad068	54 4f 00 53 54 45 50 00 4e 45 58 54 00 44 4f 00
>3ad078	4c 4f 4f 50 00 57 48 49 4c 45 00 55 4e 54 49 4c
>3ad088	00 45 58 49 54 00 43 4c 52 00 53 54 4f 50 00 50
>3ad098	4f 4b 45 00 50 4f 4b 45 57 00 50 4f 4b 45 4c 00
>3ad0a8	43 4c 53 00 52 45 41 44 00 44 41 54 41 00 52 45
>3ad0b8	53 54 4f 52 45 00 44 49 4d 00 43 41 4c 4c 00 3c
>3ad0c8	3d 00 3e 3d 00 3c 3e 00 2d 00 4c 45 4e 00 50 45
>3ad0d8	45 4b 00 50 45 45 4b 57 00 50 45 45 4b 4c 00 43
>3ad0e8	48 52 24 00 41 53 43 00 53 50 43 00 54 41 42 00
>3ad0f8	41 42 53 00 53 47 4e 00 48 45 58 24 00 44 45 43
>3ad108	00 53 54 52 24 00 56 41 4c 00 4c 45 46 54 24 00
>3ad118	52 49 47 48 54 24 00 4d 49 44 24 00 52 55 4e 00
>3ad128	4e 45 57 00 4c 4f 41 44 00 4c 49 53 54 00 44 49
>3ad138	52 00 42 4c 4f 41 44 00 42 52 55 4e 00 42 53 41
>3ad148	56 45 00 44 45 4c 00 53 41 56 45 00 52 45 4e 41
>3ad158	4d 45 00 4d 4f 4e 49 54 4f 52 00 47 45 54 00 49
>3ad168	4e 50 55 54 00 53 45 54 42 4f 52 44 45 52 00 54
>3ad178	45 58 54 43 4f 4c 4f 52 00 53 45 54 42 47 43 4f
>3ad188	4c 4f 52 00 53 45 54 44 41 54 45 00 47 45 54 44
>3ad198	41 54 45 24 00 53 45 54 54 49 4d 45 00 47 45 54
>3ad1a8	54 49 4d 45 24 00 47 52 41 50 48 49 43 53 00 53
>3ad1b8	45 54 43 4f 4c 4f 52 00 50 49 58 4d 41 50 00 43
>3ad1c8	4c 52 50 49 58 4d 41 50 00 50 4c 4f 54 00 4c 49
>3ad1d8	4e 45 00 46 49 4c 4c 00 53 50 52 49 54 45 00 53
>3ad1e8	50 52 49 54 45 41 54 00 53 50 52 49 54 45 53 48
>3ad1f8	4f 57 00 0d 52 45 41 44 59 0d 00 43 32 35 36 20
>3ad208	46 6f 65 6e 69 78 20 42 41 53 49 43 38 31 36 20
>3ad218	76 30 2e 31 2e 30 2d 61 6c 70 68 61 2b 32 38 0d
>3ad228	00
>3b0000					.align 256
.3b0000					CREDITS_TEXT
>3b0000	54 68 69 73 20 69 73 20		                .text "This is the credits screen!"
>3b0008	74 68 65 20 63 72 65 64 69 74 73 20 73 63 72 65
>3b0018	65 6e 21
>3b001b	20 20 20 20 20 20 20 20		                .fill 128 - len("This is the credits screen!"), $20
>3b0023	20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
;	...repeated 4 times (64 bytes)...
>3b0073	20 20 20 20 20 20 20 20 20 20 20 20 20
>3b0080	49 20 77 6f 75 6c 64 20		                .text "I would like to thank the academy."
>3b0088	6c 69 6b 65 20 74 6f 20 74 68 61 6e 6b 20 74 68
>3b0098	65 20 61 63 61 64 65 6d 79 2e
>3b00a2	20 20 20 20 20 20 20 20		                .fill 128 - len("I would like to thank the academy."), $20
>3b00aa	20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
;	...repeated 4 times (64 bytes)...
>3b00fa	20 20 20 20 20 20
>3b0100					                .text ""
>3b0100	20 20 20 20 20 20 20 20		                .fill 128 - len(""), $20
>3b0108	20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
;	...repeated 6 times (96 bytes)...
>3b0178	20 20 20 20 20 20 20 20
>3b0180	50 72 65 73 73 20 61 6e		                .text "Press any key to go back..."
>3b0188	79 20 6b 65 79 20 74 6f 20 67 6f 20 62 61 63 6b
>3b0198	2e 2e 2e
>3b019b	20 20 20 20 20 20 20 20		                .fill 128 - len("Press any key to go back..."), $20
>3b01a3	20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
;	...repeated 4 times (64 bytes)...
>3b01f3	20 20 20 20 20 20 20 20 20 20 20 20 20
>3b0200	20 20 20 20 20 20 20 20		                .fill 128 * 60,$20
>3b0208	20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
;	...repeated 478 times (7648 bytes)...
>3b1ff8	20 20 20 20 20 20 20 20
>3b2000					.align 256
>3b2000	f3 f3 f3 f3 f3 f3 f3 f3		CREDITS_COLOR   .fill 128 * 64, $F3
>3b2008	f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3
;	...repeated 510 times (8160 bytes)...
>3b3ff8	f3 f3 f3 f3 f3 f3 f3 f3

;******  End of listing
