#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xf7f900 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf8d0b0 .scope module, "tb" "tb" 3 86;
 .timescale -12 -12;
L_0xf7d7e0 .functor NOT 1, L_0xfbf0a0, C4<0>, C4<0>, C4<0>;
L_0xf7da20 .functor XOR 8, L_0xfbed00, L_0xfbedc0, C4<00000000>, C4<00000000>;
L_0xf7dce0 .functor XOR 8, L_0xf7da20, L_0xfbef80, C4<00000000>, C4<00000000>;
v0xfbdde0_0 .net *"_ivl_10", 7 0, L_0xfbef80;  1 drivers
v0xfbdee0_0 .net *"_ivl_12", 7 0, L_0xf7dce0;  1 drivers
v0xfbdfc0_0 .net *"_ivl_2", 7 0, L_0xfbebf0;  1 drivers
v0xfbe080_0 .net *"_ivl_4", 7 0, L_0xfbed00;  1 drivers
v0xfbe160_0 .net *"_ivl_6", 7 0, L_0xfbedc0;  1 drivers
v0xfbe290_0 .net *"_ivl_8", 7 0, L_0xf7da20;  1 drivers
v0xfbe370_0 .var "clk", 0 0;
v0xfbe410_0 .net "d", 7 0, v0xfbcea0_0;  1 drivers
v0xfbe4d0_0 .net "q_dut", 7 0, v0xfbd860_0;  1 drivers
v0xfbe620_0 .net "q_ref", 7 0, v0xf7d850_0;  1 drivers
v0xfbe6c0_0 .net "reset", 0 0, v0xfbcf70_0;  1 drivers
v0xfbe760_0 .var/2u "stats1", 159 0;
v0xfbe820_0 .var/2u "strobe", 0 0;
v0xfbe8e0_0 .net "tb_match", 0 0, L_0xfbf0a0;  1 drivers
v0xfbe980_0 .net "tb_mismatch", 0 0, L_0xf7d7e0;  1 drivers
v0xfbea20_0 .net "wavedrom_enable", 0 0, v0xfbd110_0;  1 drivers
v0xfbeaf0_0 .net "wavedrom_title", 511 0, v0xfbd200_0;  1 drivers
L_0xfbebf0 .concat [ 8 0 0 0], v0xf7d850_0;
L_0xfbed00 .concat [ 8 0 0 0], v0xf7d850_0;
L_0xfbedc0 .concat [ 8 0 0 0], v0xfbd860_0;
L_0xfbef80 .concat [ 8 0 0 0], v0xf7d850_0;
L_0xfbf0a0 .cmp/eeq 8, L_0xfbebf0, L_0xf7dce0;
S_0xf8d240 .scope module, "good1" "reference_module" 3 127, 3 4 0, S_0xf8d0b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 8 "q";
v0xf81ae0_0 .net "clk", 0 0, v0xfbe370_0;  1 drivers
v0xf82020_0 .net "d", 7 0, v0xfbcea0_0;  alias, 1 drivers
v0xf7d850_0 .var "q", 7 0;
v0xf7daf0_0 .net "reset", 0 0, v0xfbcf70_0;  alias, 1 drivers
E_0xf8c180 .event negedge, v0xf81ae0_0;
S_0xfbc2f0 .scope module, "stim1" "stimulus_gen" 3 122, 3 19 0, S_0xf8d0b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "d";
    .port_info 2 /OUTPUT 1 "reset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
v0xfbce00_0 .net "clk", 0 0, v0xfbe370_0;  alias, 1 drivers
v0xfbcea0_0 .var "d", 7 0;
v0xfbcf70_0 .var "reset", 0 0;
v0xfbd070_0 .net "tb_match", 0 0, L_0xfbf0a0;  alias, 1 drivers
v0xfbd110_0 .var "wavedrom_enable", 0 0;
v0xfbd200_0 .var "wavedrom_title", 511 0;
E_0xf8c430/0 .event negedge, v0xf81ae0_0;
E_0xf8c430/1 .event posedge, v0xf81ae0_0;
E_0xf8c430 .event/or E_0xf8c430/0, E_0xf8c430/1;
S_0xfbc5e0 .scope task, "reset_test" "reset_test" 3 40, 3 40 0, S_0xfbc2f0;
 .timescale -12 -12;
v0xf7ddb0_0 .var/2u "arfail", 0 0;
v0xf7e2b0_0 .var "async", 0 0;
v0xf7e5b0_0 .var/2u "datafail", 0 0;
v0xfbc880_0 .var/2u "srfail", 0 0;
E_0xf769f0 .event posedge, v0xf81ae0_0;
TD_tb.stim1.reset_test ;
    %wait E_0xf769f0;
    %wait E_0xf769f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfbcf70_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf769f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xf8c180;
    %load/vec4 v0xfbd070_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xf7e5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfbcf70_0, 0;
    %wait E_0xf769f0;
    %load/vec4 v0xfbd070_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xf7ddb0_0, 0, 1;
    %wait E_0xf769f0;
    %load/vec4 v0xfbd070_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xfbc880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfbcf70_0, 0;
    %load/vec4 v0xfbc880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 54 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xf7ddb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xf7e2b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xf7e5b0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xf7e2b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 56 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xfbc940 .scope task, "wavedrom_start" "wavedrom_start" 3 32, 3 32 0, S_0xfbc2f0;
 .timescale -12 -12;
v0xfbcb40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xfbcc20 .scope task, "wavedrom_stop" "wavedrom_stop" 3 35, 3 35 0, S_0xfbc2f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xfbd380 .scope module, "top_module1" "top_module" 3 133, 4 1 0, S_0xf8d0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 8 "q";
v0xfbd640_0 .net "clk", 0 0, v0xfbe370_0;  alias, 1 drivers
v0xfbd750_0 .net "d", 7 0, v0xfbcea0_0;  alias, 1 drivers
v0xfbd860_0 .var "q", 7 0;
v0xfbd920_0 .var "q_temp", 7 0;
v0xfbda00_0 .net "reset", 0 0, v0xfbcf70_0;  alias, 1 drivers
E_0xf8c850/0 .event negedge, v0xf81ae0_0;
E_0xf8c850/1 .event posedge, v0xf7daf0_0;
E_0xf8c850 .event/or E_0xf8c850/0, E_0xf8c850/1;
S_0xfbdbc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 141, 3 141 0, S_0xf8d0b0;
 .timescale -12 -12;
E_0xf9e1b0 .event anyedge, v0xfbe820_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xfbe820_0;
    %nor/r;
    %assign/vec4 v0xfbe820_0, 0;
    %wait E_0xf9e1b0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xfbc2f0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfbcf70_0, 0;
    %vpi_func 3 66 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0xfbcea0_0, 0;
    %wait E_0xf8c180;
    %wait E_0xf8c180;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0xf7e2b0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xfbc5e0;
    %join;
    %pushi/vec4 10, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf8c180;
    %vpi_func 3 72 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0xfbcea0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xfbcc20;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf8c430;
    %vpi_func 3 77 "$random" 32 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xfbcf70_0, 0;
    %vpi_func 3 78 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0xfbcea0_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 81 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xf8d240;
T_5 ;
    %wait E_0xf8c180;
    %load/vec4 v0xf7daf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 52, 0, 8;
    %assign/vec4 v0xf7d850_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xf82020_0;
    %assign/vec4 v0xf7d850_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xfbd380;
T_6 ;
    %wait E_0xf8c850;
    %load/vec4 v0xfbda00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 52, 0, 8;
    %assign/vec4 v0xfbd920_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xfbd750_0;
    %assign/vec4 v0xfbd920_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xfbd380;
T_7 ;
    %wait E_0xf769f0;
    %load/vec4 v0xfbd920_0;
    %assign/vec4 v0xfbd860_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0xf8d0b0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfbe370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfbe820_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0xf8d0b0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0xfbe370_0;
    %inv;
    %store/vec4 v0xfbe370_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0xf8d0b0;
T_10 ;
    %vpi_call/w 3 114 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 115 "$dumpvars", 32'sb00000000000000000000000000000001, v0xfbce00_0, v0xfbe980_0, v0xfbe370_0, v0xfbe410_0, v0xfbe6c0_0, v0xfbe620_0, v0xfbe4d0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0xf8d0b0;
T_11 ;
    %load/vec4 v0xfbe760_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0xfbe760_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xfbe760_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 150 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 151 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_11.1 ;
    %load/vec4 v0xfbe760_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xfbe760_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 153 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 154 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xfbe760_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xfbe760_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 155 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0xf8d0b0;
T_12 ;
    %wait E_0xf8c430;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfbe760_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfbe760_0, 4, 32;
    %load/vec4 v0xfbe8e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0xfbe760_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 166 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfbe760_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfbe760_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfbe760_0, 4, 32;
T_12.0 ;
    %load/vec4 v0xfbe620_0;
    %load/vec4 v0xfbe620_0;
    %load/vec4 v0xfbe4d0_0;
    %xor;
    %load/vec4 v0xfbe620_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0xfbe760_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 170 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfbe760_0, 4, 32;
T_12.6 ;
    %load/vec4 v0xfbe760_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfbe760_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/dff8p/dff8p_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/dff8p/iter0/response53/top_module.sv";
