--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml basichomework13.twx basichomework13.ncd -o
basichomework13.twr basichomework13.pcf -ucf basichomework13.ucf

Design file:              basichomework13.ncd
Physical constraint file: basichomework13.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
D<0>        |    1.107(R)|      FAST  |   -0.465(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<1>        |    0.946(R)|      FAST  |   -0.233(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<2>        |    0.875(R)|      FAST  |   -0.150(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<3>        |    0.601(R)|      FAST  |    0.218(R)|      SLOW  |CLK_BUFGP         |   0.000|
EN          |    1.974(R)|      SLOW  |   -0.238(R)|      SLOW  |CLK_BUFGP         |   0.000|
LOAD        |    1.657(R)|      SLOW  |   -0.109(R)|      SLOW  |CLK_BUFGP         |   0.000|
MR          |    0.921(R)|      FAST  |   -0.207(R)|      SLOW  |CLK_BUFGP         |   0.000|
UPDN        |    2.361(R)|      SLOW  |   -0.903(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
CO          |         7.088(R)|      SLOW  |         3.699(R)|      FAST  |CLK_BUFGP         |   0.000|
QN<0>       |         7.496(R)|      SLOW  |         4.000(R)|      FAST  |CLK_BUFGP         |   0.000|
QN<1>       |         7.521(R)|      SLOW  |         4.017(R)|      FAST  |CLK_BUFGP         |   0.000|
QN<2>       |         7.468(R)|      SLOW  |         3.953(R)|      FAST  |CLK_BUFGP         |   0.000|
QN<3>       |         7.658(R)|      SLOW  |         4.075(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.915|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Dec 08 10:07:07 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 162 MB



