#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Dec  4 08:51:42 2019
# Process ID: 18855
# Current directory: /home/gsaied/Desktop/verilog_rtl/ram_reg
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/verilog_rtl/ram_reg/vivado.log
# Journal file: /home/gsaied/Desktop/verilog_rtl/ram_reg/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# set dirt /home/gsaied/Desktop/verilog_rtl/ram_reg
# cd $dirt
# read_verilog -sv [ glob *.sv ] 
# synth_design -top ram_dist  -part xc7vx690t -keep_equivalent_registers -flatten_hierarchy none
Command: synth_design -top ram_dist -part xc7vx690t -keep_equivalent_registers -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18862 
WARNING: [Synth 8-2611] redeclaration of ansi port output_data is not allowed [/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv:18]
WARNING: [Synth 8-976] output_data has already been declared [/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv:18]
WARNING: [Synth 8-2654] second declaration of output_data ignored [/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv:18]
INFO: [Synth 8-994] output_data is declared here [/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv:9]
ERROR: [Synth 8-2715] syntax error near <= [/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv:29]
INFO: [Synth 8-2350] module ram_dist ignored due to previous errors [/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv:1]
Failed to read verilog '/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv'
INFO: [Common 17-83] Releasing license: Synthesis
4 Infos, 3 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
vi ram_dist.sv 
WARNING: [Common 17-259] Unknown Tcl command 'vi ram_dist.sv' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
source synth.tcl 
# set dirt /home/gsaied/Desktop/verilog_rtl/ram_reg
# cd $dirt
# read_verilog -sv [ glob *.sv ] 
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv' cannot be added to the project because it already exists in the project, skipping this file
# synth_design -top ram_dist  -part xc7vx690t -keep_equivalent_registers -flatten_hierarchy none
Command: synth_design -top ram_dist -part xc7vx690t -keep_equivalent_registers -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
ERROR: [Synth 8-2715] syntax error near <= [/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv:28]
INFO: [Synth 8-2350] module ram_dist ignored due to previous errors [/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv:1]
Failed to read verilog '/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv'
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
vi ram_dist.sv 
WARNING: [Common 17-259] Unknown Tcl command 'vi ram_dist.sv' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
vi ram_dist.sv
WARNING: [Common 17-259] Unknown Tcl command 'vi ram_dist.sv' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
source synth.tcl
# set dirt /home/gsaied/Desktop/verilog_rtl/ram_reg
# cd $dirt
# read_verilog -sv [ glob *.sv ] 
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv' cannot be added to the project because it already exists in the project, skipping this file
# synth_design -top ram_dist  -part xc7vx690t -keep_equivalent_registers -flatten_hierarchy none
Command: synth_design -top ram_dist -part xc7vx690t -keep_equivalent_registers -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
ERROR: [Synth 8-2715] syntax error near <= [/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv:28]
INFO: [Synth 8-2350] module ram_dist ignored due to previous errors [/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv:1]
Failed to read verilog '/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv'
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
!vi
ERROR: [Common 17-161] Invalid option value 'vi' specified for 'event'.
source synth.tcl
# set dirt /home/gsaied/Desktop/verilog_rtl/ram_reg
# cd $dirt
# read_verilog -sv [ glob *.sv ] 
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv' cannot be added to the project because it already exists in the project, skipping this file
# synth_design -top ram_dist  -part xc7vx690t -keep_equivalent_registers -flatten_hierarchy none
Command: synth_design -top ram_dist -part xc7vx690t -keep_equivalent_registers -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
ERROR: [Synth 8-2715] syntax error near <= [/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv:28]
INFO: [Synth 8-2350] module ram_dist ignored due to previous errors [/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv:1]
Failed to read verilog '/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv'
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
vi ram_dist.sv
WARNING: [Common 17-259] Unknown Tcl command 'vi ram_dist.sv' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
source synth.tcl
# set dirt /home/gsaied/Desktop/verilog_rtl/ram_reg
# cd $dirt
# read_verilog -sv [ glob *.sv ] 
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv' cannot be added to the project because it already exists in the project, skipping this file
# synth_design -top ram_dist  -part xc7vx690t -keep_equivalent_registers -flatten_hierarchy none
Command: synth_design -top ram_dist -part xc7vx690t -keep_equivalent_registers -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1437.500 ; gain = 0.996 ; free physical = 4210 ; free virtual = 8308
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ram_dist' [/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv:1]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "registers" *) [/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv:16]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'ram_dist' (1#1) [/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1511.750 ; gain = 75.246 ; free physical = 4180 ; free virtual = 8288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1511.750 ; gain = 75.246 ; free physical = 4190 ; free virtual = 8298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1519.754 ; gain = 83.250 ; free physical = 4189 ; free virtual = 8297
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ram_dist_reg[735]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[734]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[733]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[732]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[731]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[730]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[729]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[728]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[727]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[726]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[725]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[724]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[723]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[722]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[721]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[720]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[719]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[718]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[717]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[716]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[715]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[714]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[713]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[712]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[711]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[710]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[709]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[708]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[707]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[706]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[705]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[704]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[703]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[702]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[701]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[700]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[699]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[698]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[697]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[696]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[695]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[694]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[693]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[692]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[691]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[690]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[689]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[688]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[687]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[686]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[685]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[684]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[683]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[682]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[681]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[680]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[679]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[678]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[677]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[676]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[675]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[674]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[673]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[672]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[671]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[670]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[669]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[668]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[667]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[666]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[665]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[664]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[663]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[662]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[661]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[660]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[659]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[658]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[657]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[656]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[655]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[654]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[653]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[652]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[651]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[650]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[649]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[648]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[647]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[646]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[645]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[644]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[643]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[642]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[641]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[640]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[639]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[638]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[637]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[636]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1759.199 ; gain = 322.695 ; free physical = 3902 ; free virtual = 8003
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 737   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 736   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ram_dist 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 737   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 736   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 1878.121 ; gain = 441.617 ; free physical = 3808 ; free virtual = 7922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1878.121 ; gain = 441.617 ; free physical = 3803 ; free virtual = 7926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1885.004 ; gain = 448.500 ; free physical = 3820 ; free virtual = 7934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 1885.004 ; gain = 448.500 ; free physical = 3811 ; free virtual = 7933
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 1885.004 ; gain = 448.500 ; free physical = 3811 ; free virtual = 7934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 1885.004 ; gain = 448.500 ; free physical = 3809 ; free virtual = 7932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |    23|
|3     |LUT3  |    23|
|4     |LUT4  |    45|
|5     |LUT5  |   293|
|6     |LUT6  |  3674|
|7     |MUXF7 |  1568|
|8     |MUXF8 |   752|
|9     |FDRE  | 11792|
|10    |IBUF  |    38|
|11    |OBUF  |    16|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 18225|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 1885.004 ; gain = 448.500 ; free physical = 3809 ; free virtual = 7932
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 1885.004 ; gain = 448.500 ; free physical = 3811 ; free virtual = 7934
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 1885.004 ; gain = 448.500 ; free physical = 3811 ; free virtual = 7934
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2320 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'ram_dist' is not ideal for floorplanning, since the cellview 'ram_dist' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1951.016 ; gain = 0.000 ; free physical = 3700 ; free virtual = 7832
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
113 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:50 . Memory (MB): peak = 1951.016 ; gain = 514.516 ; free physical = 3763 ; free virtual = 7895
# report_design_analysis -file $dirt/design.rpt
report_design_analysis: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2601.059 ; gain = 650.043 ; free physical = 3123 ; free virtual = 7250
# report_utilization -file $dirt/utiliziation.rpt
# report_timing -file $dirt/timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
vi utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
vi ram_dist.sv 
WARNING: [Common 17-259] Unknown Tcl command 'vi ram_dist.sv' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
source synth.tcl 
# set dirt /home/gsaied/Desktop/verilog_rtl/ram_reg
# cd $dirt
# read_verilog -sv [ glob *.sv ] 
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv' cannot be added to the project because it already exists in the project, skipping this file
# synth_design -top ram_dist  -part xc7vx690t -keep_equivalent_registers -flatten_hierarchy none
Command: synth_design -top ram_dist -part xc7vx690t -keep_equivalent_registers -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18941 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2685.059 ; gain = 81.996 ; free physical = 3029 ; free virtual = 7156
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ram_dist' [/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv:1]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv:16]
INFO: [Synth 8-3876] $readmem data file 'file_1.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'ram_dist' (1#1) [/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2719.309 ; gain = 116.246 ; free physical = 3036 ; free virtual = 7171
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2719.309 ; gain = 116.246 ; free physical = 3040 ; free virtual = 7174
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2719.309 ; gain = 116.246 ; free physical = 3040 ; free virtual = 7174
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2831.871 ; gain = 0.000 ; free physical = 2953 ; free virtual = 7087
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2831.871 ; gain = 0.000 ; free physical = 2953 ; free virtual = 7087
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2833.871 ; gain = 2.000 ; free physical = 2951 ; free virtual = 7085
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2833.871 ; gain = 230.809 ; free physical = 3036 ; free virtual = 7163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2833.871 ; gain = 230.809 ; free physical = 3036 ; free virtual = 7163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2833.871 ; gain = 230.809 ; free physical = 3028 ; free virtual = 7163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2833.871 ; gain = 230.809 ; free physical = 3020 ; free virtual = 7154
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              11K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ram_dist 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              11K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ram_dist_reg to conserve power
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2833.871 ; gain = 230.809 ; free physical = 3023 ; free virtual = 7156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram_dist    | ram_dist_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/ram_dist_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2833.871 ; gain = 230.809 ; free physical = 2966 ; free virtual = 7100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2833.871 ; gain = 230.809 ; free physical = 2966 ; free virtual = 7100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram_dist    | ram_dist_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance ram_dist_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2833.871 ; gain = 230.809 ; free physical = 2966 ; free virtual = 7099
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2833.871 ; gain = 230.809 ; free physical = 2966 ; free virtual = 7099
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2833.871 ; gain = 230.809 ; free physical = 2966 ; free virtual = 7099
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2833.871 ; gain = 230.809 ; free physical = 2966 ; free virtual = 7100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |RAMB18E1 |     1|
|3     |IBUF     |    38|
|4     |OBUF     |    16|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    56|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2833.871 ; gain = 230.809 ; free physical = 2966 ; free virtual = 7100
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2833.871 ; gain = 116.246 ; free physical = 3014 ; free virtual = 7156
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2833.879 ; gain = 230.809 ; free physical = 3017 ; free virtual = 7159
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.879 ; gain = 0.000 ; free physical = 3127 ; free virtual = 7260
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2833.879 ; gain = 230.820 ; free physical = 3181 ; free virtual = 7314
# report_design_analysis -file $dirt/design.rpt
# report_utilization -file $dirt/utiliziation.rpt
# report_timing -file $dirt/timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
vi ram_dist.sv 
WARNING: [Common 17-259] Unknown Tcl command 'vi ram_dist.sv' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
source synth.tcl 
# set dirt /home/gsaied/Desktop/verilog_rtl/ram_reg
# cd $dirt
# read_verilog -sv [ glob *.sv ] 
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv' cannot be added to the project because it already exists in the project, skipping this file
# synth_design -top ram_dist  -part xc7vx690t -keep_equivalent_registers -flatten_hierarchy none
Command: synth_design -top ram_dist -part xc7vx690t -keep_equivalent_registers -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19002 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2833.879 ; gain = 0.000 ; free physical = 3104 ; free virtual = 7221
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ram_dist' [/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv:1]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv:16]
INFO: [Synth 8-3876] $readmem data file 'file_1.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'ram_dist' (1#1) [/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.879 ; gain = 0.000 ; free physical = 3107 ; free virtual = 7233
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.879 ; gain = 0.000 ; free physical = 3106 ; free virtual = 7232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.879 ; gain = 0.000 ; free physical = 3106 ; free virtual = 7232
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2841.875 ; gain = 0.000 ; free physical = 3028 ; free virtual = 7153
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2841.875 ; gain = 0.000 ; free physical = 3028 ; free virtual = 7153
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2841.875 ; gain = 0.000 ; free physical = 3028 ; free virtual = 7153
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2841.875 ; gain = 7.996 ; free physical = 3110 ; free virtual = 7228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2841.875 ; gain = 7.996 ; free physical = 3110 ; free virtual = 7228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2841.875 ; gain = 7.996 ; free physical = 3110 ; free virtual = 7228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2841.875 ; gain = 7.996 ; free physical = 3094 ; free virtual = 7227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ram_dist 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2841.875 ; gain = 7.996 ; free physical = 3088 ; free virtual = 7222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------+----------------+----------------------+------------------------------+
|Module Name | RTL Object   | Inference      | Size (Depth x Width) | Primitives                   | 
+------------+--------------+----------------+----------------------+------------------------------+
|ram_dist    | ram_dist_reg | User Attribute | 1 K x 16             | RAM64X1D x 12  RAM64M x 60   | 
+------------+--------------+----------------+----------------------+------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2841.875 ; gain = 7.996 ; free physical = 3035 ; free virtual = 7168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2841.875 ; gain = 7.996 ; free physical = 3035 ; free virtual = 7168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+--------------+----------------+----------------------+------------------------------+
|Module Name | RTL Object   | Inference      | Size (Depth x Width) | Primitives                   | 
+------------+--------------+----------------+----------------------+------------------------------+
|ram_dist    | ram_dist_reg | User Attribute | 1 K x 16             | RAM64X1D x 12  RAM64M x 60   | 
+------------+--------------+----------------+----------------------+------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2841.875 ; gain = 7.996 ; free physical = 3032 ; free virtual = 7166
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2841.875 ; gain = 7.996 ; free physical = 3033 ; free virtual = 7166
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2841.875 ; gain = 7.996 ; free physical = 3033 ; free virtual = 7166
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2841.875 ; gain = 7.996 ; free physical = 3033 ; free virtual = 7166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT5     |    28|
|3     |LUT6     |    48|
|4     |RAM64M   |    60|
|5     |RAM64X1D |    12|
|6     |FDRE     |    16|
|7     |IBUF     |    38|
|8     |OBUF     |    16|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   219|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2841.875 ; gain = 7.996 ; free physical = 3033 ; free virtual = 7166
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2841.875 ; gain = 0.000 ; free physical = 3087 ; free virtual = 7221
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2841.883 ; gain = 7.996 ; free physical = 3092 ; free virtual = 7225
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2841.883 ; gain = 0.000 ; free physical = 3123 ; free virtual = 7256
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 72 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 60 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2841.883 ; gain = 8.004 ; free physical = 3173 ; free virtual = 7306
# report_design_analysis -file $dirt/design.rpt
# report_utilization -file $dirt/utiliziation.rpt
# report_timing -file $dirt/timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
vi utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
vi ram_dist.sv 
WARNING: [Common 17-259] Unknown Tcl command 'vi ram_dist.sv' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
!so
ERROR: [Common 17-161] Invalid option value 'so' specified for 'event'.
vi utiliziation.rpt
WARNING: [Common 17-259] Unknown Tcl command 'vi utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
source synth.tcl
# set dirt /home/gsaied/Desktop/verilog_rtl/ram_reg
# cd $dirt
# read_verilog -sv [ glob *.sv ] 
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv' cannot be added to the project because it already exists in the project, skipping this file
# synth_design -top ram_dist  -part xc7vx690t -keep_equivalent_registers -flatten_hierarchy none
Command: synth_design -top ram_dist -part xc7vx690t -keep_equivalent_registers -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19065 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2841.883 ; gain = 0.000 ; free physical = 3060 ; free virtual = 7178
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ram_dist' [/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv:1]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "registers" *) [/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv:16]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'ram_dist' (1#1) [/home/gsaied/Desktop/verilog_rtl/ram_reg/ram_dist.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2841.883 ; gain = 0.000 ; free physical = 3030 ; free virtual = 7156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2841.883 ; gain = 0.000 ; free physical = 3043 ; free virtual = 7170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2841.883 ; gain = 0.000 ; free physical = 3043 ; free virtual = 7170
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.879 ; gain = 0.000 ; free physical = 2929 ; free virtual = 7056
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.879 ; gain = 0.000 ; free physical = 2929 ; free virtual = 7056
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2940.879 ; gain = 0.000 ; free physical = 2921 ; free virtual = 7056
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2940.879 ; gain = 98.996 ; free physical = 3042 ; free virtual = 7161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2940.879 ; gain = 98.996 ; free physical = 3042 ; free virtual = 7161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2940.879 ; gain = 98.996 ; free physical = 3042 ; free virtual = 7161
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ram_dist_reg[735]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[734]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[733]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[732]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[731]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[730]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[729]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[728]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[727]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[726]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[725]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[724]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[723]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[722]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[721]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[720]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[719]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[718]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[717]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[716]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[715]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[714]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[713]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[712]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[711]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[710]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[709]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[708]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[707]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[706]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[705]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[704]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[703]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[702]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[701]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[700]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[699]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[698]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[697]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[696]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[695]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[694]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[693]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[692]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[691]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[690]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[689]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[688]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[687]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[686]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[685]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[684]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[683]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[682]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[681]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[680]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[679]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[678]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[677]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[676]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[675]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[674]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[673]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[672]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[671]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[670]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[669]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[668]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[667]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[666]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[665]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[664]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[663]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[662]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[661]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[660]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[659]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[658]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[657]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[656]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[655]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[654]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[653]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[652]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[651]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[650]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[649]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[648]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[647]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[646]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[645]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[644]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[643]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[642]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[641]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[640]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[639]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[638]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[637]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_dist_reg[636]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2940.879 ; gain = 98.996 ; free physical = 3030 ; free virtual = 7149
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 737   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 736   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ram_dist 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 737   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 736   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 2940.879 ; gain = 98.996 ; free physical = 2297 ; free virtual = 6566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 2940.879 ; gain = 98.996 ; free physical = 2244 ; free virtual = 6519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 2940.879 ; gain = 98.996 ; free physical = 2293 ; free virtual = 6519
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 2940.879 ; gain = 98.996 ; free physical = 2277 ; free virtual = 6517
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2940.879 ; gain = 98.996 ; free physical = 2262 ; free virtual = 6518
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2940.879 ; gain = 98.996 ; free physical = 2262 ; free virtual = 6518
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2940.879 ; gain = 98.996 ; free physical = 2260 ; free virtual = 6516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |    23|
|3     |LUT3  |    23|
|4     |LUT4  |    45|
|5     |LUT5  |   293|
|6     |LUT6  |  3674|
|7     |MUXF7 |  1568|
|8     |MUXF8 |   752|
|9     |FDRE  | 11792|
|10    |IBUF  |    38|
|11    |OBUF  |    16|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 18225|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2940.879 ; gain = 98.996 ; free physical = 2260 ; free virtual = 6516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 2940.879 ; gain = 0.000 ; free physical = 2312 ; free virtual = 6568
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 2940.887 ; gain = 98.996 ; free physical = 2320 ; free virtual = 6577
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2320 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'ram_dist' is not ideal for floorplanning, since the cellview 'ram_dist' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.887 ; gain = 0.000 ; free physical = 2190 ; free virtual = 6511
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
114 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 2940.887 ; gain = 99.004 ; free physical = 2247 ; free virtual = 6568
# report_design_analysis -file $dirt/design.rpt
# report_utilization -file $dirt/utiliziation.rpt
# report_timing -file $dirt/timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
vi utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  4 09:02:03 2019...
