\hypertarget{group___m_c_m___peripheral___access___layer}{}\doxysection{MCM Peripheral Access Layer}
\label{group___m_c_m___peripheral___access___layer}\index{MCM Peripheral Access Layer@{MCM Peripheral Access Layer}}
Collaboration diagram for MCM Peripheral Access Layer\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___m_c_m___peripheral___access___layer}
\end{center}
\end{figure}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___m_c_m___register___masks}{MCM Register Masks}}
\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_m_c_m___type}{MCM\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em MCM -\/ Register Layout Typedef. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___m_c_m___peripheral___access___layer_ga784905167eca5e706aab403ca53ffff7}{MCM\+\_\+\+LMDR\+\_\+\+COUNT}}~2u
\begin{DoxyCompactList}\small\item\em MCM -\/ Size of Registers Arrays. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___m_c_m___peripheral___access___layer_gae5c9c212aed0ce65e35b82b4c47f1624}{MCM\+\_\+\+INSTANCE\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of instances of the MCM module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___m_c_m___peripheral___access___layer_ga84250d5694181f040a437d9125af3fac}{MCM\+\_\+\+BASE}}~(0x\+E0080000u)
\begin{DoxyCompactList}\small\item\em Peripheral MCM base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___m_c_m___peripheral___access___layer_ga4cd2dcee5e786e36844ed653cfa40096}{MCM}}~((\mbox{\hyperlink{struct_m_c_m___type}{MCM\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___m_c_m___peripheral___access___layer_ga84250d5694181f040a437d9125af3fac}{MCM\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral MCM base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___m_c_m___peripheral___access___layer_ga240172b40ddf9d12c884fb331539f5e9}{MCM\+\_\+\+BASE\+\_\+\+ADDRS}}~\{ \mbox{\hyperlink{group___m_c_m___peripheral___access___layer_ga84250d5694181f040a437d9125af3fac}{MCM\+\_\+\+BASE}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of MCM peripheral base addresses. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___m_c_m___peripheral___access___layer_gae2d5e838ce7d2d4108738c05bf224272}{MCM\+\_\+\+BASE\+\_\+\+PTRS}}~\{ \mbox{\hyperlink{group___m_c_m___peripheral___access___layer_ga4cd2dcee5e786e36844ed653cfa40096}{MCM}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of MCM peripheral base pointers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___m_c_m___peripheral___access___layer_ga2b0691b5ca7cfc860aafe54608c1b0b6}{MCM\+\_\+\+IRQS\+\_\+\+ARR\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of interrupt vector arrays for the MCM module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___m_c_m___peripheral___access___layer_ga84a877682c69bfef7d130b448ae6baa0}{MCM\+\_\+\+IRQS\+\_\+\+CH\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of interrupt channels for the MCM module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___m_c_m___peripheral___access___layer_gac60ca8f617b85ec161957b21d024e070}{MCM\+\_\+\+IRQS}}~\{ \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a01b35b93c12aa0867eab0aadbd39471b}{MCM\+\_\+\+IRQn}} \}
\begin{DoxyCompactList}\small\item\em Interrupt vectors for the MCM peripheral type. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_m_c_m___type}{MCM\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___m_c_m___peripheral___access___layer_gad6061cc2e68f7c03970d2f22222ce817}{MCM\+\_\+\+Mem\+Map\+Ptr}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___m_c_m___peripheral___access___layer_ga4cd2dcee5e786e36844ed653cfa40096}\label{group___m_c_m___peripheral___access___layer_ga4cd2dcee5e786e36844ed653cfa40096}} 
\index{MCM Peripheral Access Layer@{MCM Peripheral Access Layer}!MCM@{MCM}}
\index{MCM@{MCM}!MCM Peripheral Access Layer@{MCM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MCM}{MCM}}
{\footnotesize\ttfamily \#define MCM~((\mbox{\hyperlink{struct_m_c_m___type}{MCM\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___m_c_m___peripheral___access___layer_ga84250d5694181f040a437d9125af3fac}{MCM\+\_\+\+BASE}})}



Peripheral MCM base pointer. 

\mbox{\Hypertarget{group___m_c_m___peripheral___access___layer_ga84250d5694181f040a437d9125af3fac}\label{group___m_c_m___peripheral___access___layer_ga84250d5694181f040a437d9125af3fac}} 
\index{MCM Peripheral Access Layer@{MCM Peripheral Access Layer}!MCM\_BASE@{MCM\_BASE}}
\index{MCM\_BASE@{MCM\_BASE}!MCM Peripheral Access Layer@{MCM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MCM\_BASE}{MCM\_BASE}}
{\footnotesize\ttfamily \#define MCM\+\_\+\+BASE~(0x\+E0080000u)}



Peripheral MCM base address. 

\mbox{\Hypertarget{group___m_c_m___peripheral___access___layer_ga240172b40ddf9d12c884fb331539f5e9}\label{group___m_c_m___peripheral___access___layer_ga240172b40ddf9d12c884fb331539f5e9}} 
\index{MCM Peripheral Access Layer@{MCM Peripheral Access Layer}!MCM\_BASE\_ADDRS@{MCM\_BASE\_ADDRS}}
\index{MCM\_BASE\_ADDRS@{MCM\_BASE\_ADDRS}!MCM Peripheral Access Layer@{MCM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MCM\_BASE\_ADDRS}{MCM\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define MCM\+\_\+\+BASE\+\_\+\+ADDRS~\{ \mbox{\hyperlink{group___m_c_m___peripheral___access___layer_ga84250d5694181f040a437d9125af3fac}{MCM\+\_\+\+BASE}} \}}



Array initializer of MCM peripheral base addresses. 

\mbox{\Hypertarget{group___m_c_m___peripheral___access___layer_gae2d5e838ce7d2d4108738c05bf224272}\label{group___m_c_m___peripheral___access___layer_gae2d5e838ce7d2d4108738c05bf224272}} 
\index{MCM Peripheral Access Layer@{MCM Peripheral Access Layer}!MCM\_BASE\_PTRS@{MCM\_BASE\_PTRS}}
\index{MCM\_BASE\_PTRS@{MCM\_BASE\_PTRS}!MCM Peripheral Access Layer@{MCM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MCM\_BASE\_PTRS}{MCM\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define MCM\+\_\+\+BASE\+\_\+\+PTRS~\{ \mbox{\hyperlink{group___m_c_m___peripheral___access___layer_ga4cd2dcee5e786e36844ed653cfa40096}{MCM}} \}}



Array initializer of MCM peripheral base pointers. 

\mbox{\Hypertarget{group___m_c_m___peripheral___access___layer_gae5c9c212aed0ce65e35b82b4c47f1624}\label{group___m_c_m___peripheral___access___layer_gae5c9c212aed0ce65e35b82b4c47f1624}} 
\index{MCM Peripheral Access Layer@{MCM Peripheral Access Layer}!MCM\_INSTANCE\_COUNT@{MCM\_INSTANCE\_COUNT}}
\index{MCM\_INSTANCE\_COUNT@{MCM\_INSTANCE\_COUNT}!MCM Peripheral Access Layer@{MCM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MCM\_INSTANCE\_COUNT}{MCM\_INSTANCE\_COUNT}}
{\footnotesize\ttfamily \#define MCM\+\_\+\+INSTANCE\+\_\+\+COUNT~(1u)}



Number of instances of the MCM module. 

\mbox{\Hypertarget{group___m_c_m___peripheral___access___layer_gac60ca8f617b85ec161957b21d024e070}\label{group___m_c_m___peripheral___access___layer_gac60ca8f617b85ec161957b21d024e070}} 
\index{MCM Peripheral Access Layer@{MCM Peripheral Access Layer}!MCM\_IRQS@{MCM\_IRQS}}
\index{MCM\_IRQS@{MCM\_IRQS}!MCM Peripheral Access Layer@{MCM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MCM\_IRQS}{MCM\_IRQS}}
{\footnotesize\ttfamily \#define MCM\+\_\+\+IRQS~\{ \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a01b35b93c12aa0867eab0aadbd39471b}{MCM\+\_\+\+IRQn}} \}}



Interrupt vectors for the MCM peripheral type. 

\mbox{\Hypertarget{group___m_c_m___peripheral___access___layer_ga2b0691b5ca7cfc860aafe54608c1b0b6}\label{group___m_c_m___peripheral___access___layer_ga2b0691b5ca7cfc860aafe54608c1b0b6}} 
\index{MCM Peripheral Access Layer@{MCM Peripheral Access Layer}!MCM\_IRQS\_ARR\_COUNT@{MCM\_IRQS\_ARR\_COUNT}}
\index{MCM\_IRQS\_ARR\_COUNT@{MCM\_IRQS\_ARR\_COUNT}!MCM Peripheral Access Layer@{MCM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MCM\_IRQS\_ARR\_COUNT}{MCM\_IRQS\_ARR\_COUNT}}
{\footnotesize\ttfamily \#define MCM\+\_\+\+IRQS\+\_\+\+ARR\+\_\+\+COUNT~(1u)}



Number of interrupt vector arrays for the MCM module. 

\mbox{\Hypertarget{group___m_c_m___peripheral___access___layer_ga84a877682c69bfef7d130b448ae6baa0}\label{group___m_c_m___peripheral___access___layer_ga84a877682c69bfef7d130b448ae6baa0}} 
\index{MCM Peripheral Access Layer@{MCM Peripheral Access Layer}!MCM\_IRQS\_CH\_COUNT@{MCM\_IRQS\_CH\_COUNT}}
\index{MCM\_IRQS\_CH\_COUNT@{MCM\_IRQS\_CH\_COUNT}!MCM Peripheral Access Layer@{MCM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MCM\_IRQS\_CH\_COUNT}{MCM\_IRQS\_CH\_COUNT}}
{\footnotesize\ttfamily \#define MCM\+\_\+\+IRQS\+\_\+\+CH\+\_\+\+COUNT~(1u)}



Number of interrupt channels for the MCM module. 

\mbox{\Hypertarget{group___m_c_m___peripheral___access___layer_ga784905167eca5e706aab403ca53ffff7}\label{group___m_c_m___peripheral___access___layer_ga784905167eca5e706aab403ca53ffff7}} 
\index{MCM Peripheral Access Layer@{MCM Peripheral Access Layer}!MCM\_LMDR\_COUNT@{MCM\_LMDR\_COUNT}}
\index{MCM\_LMDR\_COUNT@{MCM\_LMDR\_COUNT}!MCM Peripheral Access Layer@{MCM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MCM\_LMDR\_COUNT}{MCM\_LMDR\_COUNT}}
{\footnotesize\ttfamily \#define MCM\+\_\+\+LMDR\+\_\+\+COUNT~2u}



MCM -\/ Size of Registers Arrays. 



\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group___m_c_m___peripheral___access___layer_gad6061cc2e68f7c03970d2f22222ce817}\label{group___m_c_m___peripheral___access___layer_gad6061cc2e68f7c03970d2f22222ce817}} 
\index{MCM Peripheral Access Layer@{MCM Peripheral Access Layer}!MCM\_MemMapPtr@{MCM\_MemMapPtr}}
\index{MCM\_MemMapPtr@{MCM\_MemMapPtr}!MCM Peripheral Access Layer@{MCM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MCM\_MemMapPtr}{MCM\_MemMapPtr}}
{\footnotesize\ttfamily typedef  struct \mbox{\hyperlink{struct_m_c_m___type}{MCM\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___m_c_m___peripheral___access___layer_gad6061cc2e68f7c03970d2f22222ce817}{MCM\+\_\+\+Mem\+Map\+Ptr}}}

