Active-HDL 9.3.2744.4995  2017-09-26 7:09:51 PM

Elaboration top modules:
Architecture                  BENCH(project1_TB)


----------------------------------------------------------------------------------------------
Entity      | Architecture | Library  | Info | Compiler Version         | Compilation Options
----------------------------------------------------------------------------------------------
project1_TB | BENCH        | project1 |      | 9.3.2744.4995  (Windows) | -O3
project1    | project1     | project1 |      | 9.3.2744.4995  (Windows) | -O3
and3        | and3_v       | artix7   |      | 9.3.2744.4995  (Windows) | -vendor xilinx
inv         | inv_v        | artix7   |      | 9.3.2744.4995  (Windows) | -vendor xilinx
and4        | and4_v       | artix7   |      | 9.3.2744.4995  (Windows) | -vendor xilinx
or4         | or4_v        | artix7   |      | 9.3.2744.4995  (Windows) | -vendor xilinx
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
VHDL Package               | Library  | Info | Compiler Version         | Compilation Options
----------------------------------------------------------------------------------------------
standard                   | std      |      |                          | 
TEXTIO                     | std      |      | 9.3.2744.4995  (Windows) |  -2008
std_logic_1164             | ieee     |      | 9.3.2744.4995  (Windows) |  -2008
std_logic_arith            | ieee     |      | 9.3.2744.4995  (Windows) | 
STD_LOGIC_UNSIGNED         | ieee     |      | 9.3.2744.4995  (Windows) | 
VITAL_Timing               | ieee     |      | 9.3.2744.4995  (Windows) | 
STD_LOGIC_SIGNED           | ieee     |      | 9.3.2744.4995  (Windows) | 
----------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------
Library                    | Comment
-----------------------------------------------------------------------------------------------
artix7                     | XILINX ISE 14.6, VIRTEX7, KINTEX7, ARTIX7, ZYNQ SCHEMATIC LIBRARY
ieee                       | Standard IEEE packages library
project1                   | None
std                        | Standard VHDL library
-----------------------------------------------------------------------------------------------


Simulation Options: asim +access +r -advdataflow project1_TB


The performance of simulation is reduced. Version EDU Edition
