

================================================================
== Vitis HLS Report for 'gramschmidt_Pipeline_VITIS_LOOP_20_4'
================================================================
* Date:           Tue May  6 11:36:23 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        gramschmidt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_4  |        ?|        ?|       128|        118|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 118, depth = 128


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 128
* Pipeline : 1
  Pipeline-0 : II = 118, D = 128, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 131 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %R, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln23_39_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_39"   --->   Operation 134 'read' 'bitcast_ln23_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln23_37_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_37"   --->   Operation 135 'read' 'bitcast_ln23_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln23_35_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_35"   --->   Operation 136 'read' 'bitcast_ln23_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln23_33_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_33"   --->   Operation 137 'read' 'bitcast_ln23_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%bitcast_ln23_31_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_31"   --->   Operation 138 'read' 'bitcast_ln23_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln23_29_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_29"   --->   Operation 139 'read' 'bitcast_ln23_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln23_27_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_27"   --->   Operation 140 'read' 'bitcast_ln23_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%bitcast_ln23_25_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_25"   --->   Operation 141 'read' 'bitcast_ln23_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%bitcast_ln23_23_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_23"   --->   Operation 142 'read' 'bitcast_ln23_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln23_21_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_21"   --->   Operation 143 'read' 'bitcast_ln23_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%bitcast_ln23_19_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_19"   --->   Operation 144 'read' 'bitcast_ln23_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%bitcast_ln23_17_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_17"   --->   Operation 145 'read' 'bitcast_ln23_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%bitcast_ln23_15_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_15"   --->   Operation 146 'read' 'bitcast_ln23_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln23_13_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_13"   --->   Operation 147 'read' 'bitcast_ln23_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%bitcast_ln23_11_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_11"   --->   Operation 148 'read' 'bitcast_ln23_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%bitcast_ln23_9_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_9"   --->   Operation 149 'read' 'bitcast_ln23_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%bitcast_ln23_7_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_7"   --->   Operation 150 'read' 'bitcast_ln23_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%bitcast_ln23_5_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_5"   --->   Operation 151 'read' 'bitcast_ln23_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%bitcast_ln23_3_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_3"   --->   Operation 152 'read' 'bitcast_ln23_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%bitcast_ln23_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_1"   --->   Operation 153 'read' 'bitcast_ln23_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%sub_ln17_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sub_ln17"   --->   Operation 154 'read' 'sub_ln17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln20_1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln20_1"   --->   Operation 155 'read' 'zext_ln20_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 %zext_ln20_1_read, i5 %j"   --->   Operation 156 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_22_5"   --->   Operation 157 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%j_1 = load i5 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:20]   --->   Operation 158 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 159 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.63ns)   --->   "%icmp_ln20 = icmp_ult  i5 %j_1, i5 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:20]   --->   Operation 160 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.inc86.loopexit.exitStub, void %VITIS_LOOP_22_5.split" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:20]   --->   Operation 161 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%j_cast1 = zext i5 %j_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:20]   --->   Operation 162 'zext' 'j_cast1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %j_cast1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 163 'getelementptr' 'A_addr' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 164 [2/2] (1.20ns)   --->   "%A_load = load i10 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 164 'load' 'A_load' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_1 : Operation 165 [1/1] (0.70ns)   --->   "%add_ln20 = add i5 %j_1, i5 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:20]   --->   Operation 165 'add' 'add_ln20' <Predicate = (icmp_ln20)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.38ns)   --->   "%store_ln20 = store i5 %add_ln20, i5 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:20]   --->   Operation 166 'store' 'store_ln20' <Predicate = (icmp_ln20)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 167 [1/2] (1.20ns)   --->   "%A_load = load i10 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 167 'load' 'A_load' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 3 <SV = 2> <Delay = 3.33>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%bitcast_ln23_2 = bitcast i64 %A_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 168 'bitcast' 'bitcast_ln23_2' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 169 [5/5] (3.33ns)   --->   "%mul1 = dmul i64 %bitcast_ln23_1_read, i64 %bitcast_ln23_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 169 'dmul' 'mul1' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.33>
ST_4 : Operation 170 [4/5] (3.33ns)   --->   "%mul1 = dmul i64 %bitcast_ln23_1_read, i64 %bitcast_ln23_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 170 'dmul' 'mul1' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.33>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i5 %j_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 171 'zext' 'zext_ln23_2' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.70ns)   --->   "%add_ln23 = add i6 %zext_ln23_2, i6 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 172 'add' 'add_ln23' <Predicate = (icmp_ln20)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i6 %add_ln23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 173 'zext' 'zext_ln23_5' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i64 %A, i64 0, i64 %zext_ln23_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 174 'getelementptr' 'A_addr_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 175 [3/5] (3.33ns)   --->   "%mul1 = dmul i64 %bitcast_ln23_1_read, i64 %bitcast_ln23_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 175 'dmul' 'mul1' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [2/2] (1.20ns)   --->   "%A_load_1 = load i10 %A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 176 'load' 'A_load_1' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 6 <SV = 5> <Delay = 3.33>
ST_6 : Operation 177 [2/5] (3.33ns)   --->   "%mul1 = dmul i64 %bitcast_ln23_1_read, i64 %bitcast_ln23_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 177 'dmul' 'mul1' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/2] (1.20ns)   --->   "%A_load_1 = load i10 %A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 178 'load' 'A_load_1' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 7 <SV = 6> <Delay = 3.33>
ST_7 : Operation 179 [1/5] (3.33ns)   --->   "%mul1 = dmul i64 %bitcast_ln23_1_read, i64 %bitcast_ln23_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 179 'dmul' 'mul1' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%bitcast_ln23_4 = bitcast i64 %A_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 180 'bitcast' 'bitcast_ln23_4' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 181 [5/5] (3.33ns)   --->   "%mul1_1 = dmul i64 %bitcast_ln23_3_read, i64 %bitcast_ln23_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 181 'dmul' 'mul1_1' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.33>
ST_8 : Operation 182 [5/5] (2.89ns)   --->   "%add = dadd i64 %mul1, i64 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 182 'dadd' 'add' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [4/5] (3.33ns)   --->   "%mul1_1 = dmul i64 %bitcast_ln23_3_read, i64 %bitcast_ln23_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 183 'dmul' 'mul1_1' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.33>
ST_9 : Operation 184 [4/5] (2.89ns)   --->   "%add = dadd i64 %mul1, i64 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 184 'dadd' 'add' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [3/5] (3.33ns)   --->   "%mul1_1 = dmul i64 %bitcast_ln23_3_read, i64 %bitcast_ln23_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 185 'dmul' 'mul1_1' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.33>
ST_10 : Operation 186 [3/5] (2.89ns)   --->   "%add = dadd i64 %mul1, i64 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 186 'dadd' 'add' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [2/5] (3.33ns)   --->   "%mul1_1 = dmul i64 %bitcast_ln23_3_read, i64 %bitcast_ln23_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 187 'dmul' 'mul1_1' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 740 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 740 'ret' 'ret_ln0' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.33>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i5 %j_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 188 'zext' 'zext_ln23_3' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.70ns)   --->   "%add_ln23_1 = add i7 %zext_ln23_3, i7 60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 189 'add' 'add_ln23_1' <Predicate = (icmp_ln20)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i7 %add_ln23_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 190 'zext' 'zext_ln23_6' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i64 %A, i64 0, i64 %zext_ln23_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 191 'getelementptr' 'A_addr_2' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.70ns)   --->   "%add_ln23_2 = add i7 %zext_ln23_3, i7 90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 192 'add' 'add_ln23_2' <Predicate = (icmp_ln20)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i7 %add_ln23_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 193 'zext' 'zext_ln23_7' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i64 %A, i64 0, i64 %zext_ln23_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 194 'getelementptr' 'A_addr_3' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 195 [2/5] (2.89ns)   --->   "%add = dadd i64 %mul1, i64 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 195 'dadd' 'add' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 196 [1/5] (3.33ns)   --->   "%mul1_1 = dmul i64 %bitcast_ln23_3_read, i64 %bitcast_ln23_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 196 'dmul' 'mul1_1' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 197 [2/2] (1.20ns)   --->   "%A_load_2 = load i10 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 197 'load' 'A_load_2' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_11 : Operation 198 [2/2] (1.20ns)   --->   "%A_load_3 = load i10 %A_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 198 'load' 'A_load_3' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 12 <SV = 11> <Delay = 2.89>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i5 %j_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 199 'zext' 'zext_ln23_4' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.70ns)   --->   "%add_ln23_3 = add i8 %zext_ln23_4, i8 120" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 200 'add' 'add_ln23_3' <Predicate = (icmp_ln20)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln23_8 = zext i8 %add_ln23_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 201 'zext' 'zext_ln23_8' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i64 %A, i64 0, i64 %zext_ln23_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 202 'getelementptr' 'A_addr_4' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (0.70ns)   --->   "%add_ln23_4 = add i8 %zext_ln23_4, i8 150" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 203 'add' 'add_ln23_4' <Predicate = (icmp_ln20)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln23_9 = zext i8 %add_ln23_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 204 'zext' 'zext_ln23_9' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i64 %A, i64 0, i64 %zext_ln23_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 205 'getelementptr' 'A_addr_5' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 206 [1/5] (2.89ns)   --->   "%add = dadd i64 %mul1, i64 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 206 'dadd' 'add' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 207 [1/2] (1.20ns)   --->   "%A_load_2 = load i10 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 207 'load' 'A_load_2' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_12 : Operation 208 [1/2] (1.20ns)   --->   "%A_load_3 = load i10 %A_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 208 'load' 'A_load_3' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_12 : Operation 209 [2/2] (1.20ns)   --->   "%A_load_4 = load i10 %A_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 209 'load' 'A_load_4' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_12 : Operation 210 [2/2] (1.20ns)   --->   "%A_load_5 = load i10 %A_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 210 'load' 'A_load_5' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 13 <SV = 12> <Delay = 3.33>
ST_13 : Operation 211 [1/1] (0.70ns)   --->   "%add_ln23_5 = add i8 %zext_ln23_4, i8 180" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 211 'add' 'add_ln23_5' <Predicate = (icmp_ln20)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln23_10 = zext i8 %add_ln23_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 212 'zext' 'zext_ln23_10' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i64 %A, i64 0, i64 %zext_ln23_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 213 'getelementptr' 'A_addr_6' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.70ns)   --->   "%add_ln23_6 = add i7 %zext_ln23_3, i7 82" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 214 'add' 'add_ln23_6' <Predicate = (icmp_ln20)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i7 %add_ln23_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 215 'sext' 'sext_ln23' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln23_11 = zext i8 %sext_ln23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 216 'zext' 'zext_ln23_11' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i64 %A, i64 0, i64 %zext_ln23_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 217 'getelementptr' 'A_addr_7' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 218 [5/5] (2.89ns)   --->   "%add_1 = dadd i64 %add, i64 %mul1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 218 'dadd' 'add_1' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%bitcast_ln23_6 = bitcast i64 %A_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 219 'bitcast' 'bitcast_ln23_6' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 220 [5/5] (3.33ns)   --->   "%mul1_2 = dmul i64 %bitcast_ln23_5_read, i64 %bitcast_ln23_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 220 'dmul' 'mul1_2' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%bitcast_ln23_8 = bitcast i64 %A_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 221 'bitcast' 'bitcast_ln23_8' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 222 [5/5] (3.33ns)   --->   "%mul1_3 = dmul i64 %bitcast_ln23_7_read, i64 %bitcast_ln23_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 222 'dmul' 'mul1_3' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 223 [1/2] (1.20ns)   --->   "%A_load_4 = load i10 %A_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 223 'load' 'A_load_4' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_13 : Operation 224 [1/2] (1.20ns)   --->   "%A_load_5 = load i10 %A_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 224 'load' 'A_load_5' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_13 : Operation 225 [2/2] (1.20ns)   --->   "%A_load_6 = load i10 %A_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 225 'load' 'A_load_6' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_13 : Operation 226 [2/2] (1.20ns)   --->   "%A_load_7 = load i10 %A_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 226 'load' 'A_load_7' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 14 <SV = 13> <Delay = 3.33>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i5 %j_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 227 'zext' 'zext_ln23_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (0.71ns)   --->   "%add_ln23_7 = add i9 %zext_ln23_1, i9 240" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 228 'add' 'add_ln23_7' <Predicate = (icmp_ln20)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln23_12 = zext i9 %add_ln23_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 229 'zext' 'zext_ln23_12' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr i64 %A, i64 0, i64 %zext_ln23_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 230 'getelementptr' 'A_addr_8' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (0.71ns)   --->   "%add_ln23_8 = add i9 %zext_ln23_1, i9 270" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 231 'add' 'add_ln23_8' <Predicate = (icmp_ln20)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln23_13 = zext i9 %add_ln23_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 232 'zext' 'zext_ln23_13' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 233 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr i64 %A, i64 0, i64 %zext_ln23_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 233 'getelementptr' 'A_addr_9' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 234 [4/5] (2.89ns)   --->   "%add_1 = dadd i64 %add, i64 %mul1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 234 'dadd' 'add_1' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 235 [4/5] (3.33ns)   --->   "%mul1_2 = dmul i64 %bitcast_ln23_5_read, i64 %bitcast_ln23_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 235 'dmul' 'mul1_2' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 236 [4/5] (3.33ns)   --->   "%mul1_3 = dmul i64 %bitcast_ln23_7_read, i64 %bitcast_ln23_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 236 'dmul' 'mul1_3' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 237 [1/1] (0.00ns)   --->   "%bitcast_ln23_10 = bitcast i64 %A_load_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 237 'bitcast' 'bitcast_ln23_10' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 238 [5/5] (3.33ns)   --->   "%mul1_4 = dmul i64 %bitcast_ln23_9_read, i64 %bitcast_ln23_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 238 'dmul' 'mul1_4' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 239 [1/1] (0.00ns)   --->   "%bitcast_ln23_12 = bitcast i64 %A_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 239 'bitcast' 'bitcast_ln23_12' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 240 [5/5] (3.33ns)   --->   "%mul1_5 = dmul i64 %bitcast_ln23_11_read, i64 %bitcast_ln23_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 240 'dmul' 'mul1_5' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [1/2] (1.20ns)   --->   "%A_load_6 = load i10 %A_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 241 'load' 'A_load_6' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_14 : Operation 242 [1/2] (1.20ns)   --->   "%A_load_7 = load i10 %A_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 242 'load' 'A_load_7' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_14 : Operation 243 [2/2] (1.20ns)   --->   "%A_load_8 = load i10 %A_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 243 'load' 'A_load_8' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_14 : Operation 244 [2/2] (1.20ns)   --->   "%A_load_9 = load i10 %A_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 244 'load' 'A_load_9' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 15 <SV = 14> <Delay = 3.33>
ST_15 : Operation 245 [1/1] (0.71ns)   --->   "%add_ln23_9 = add i9 %zext_ln23_1, i9 300" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 245 'add' 'add_ln23_9' <Predicate = (icmp_ln20)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln23_14 = zext i9 %add_ln23_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 246 'zext' 'zext_ln23_14' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%A_addr_10 = getelementptr i64 %A, i64 0, i64 %zext_ln23_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 247 'getelementptr' 'A_addr_10' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_15 : Operation 248 [1/1] (0.71ns)   --->   "%add_ln23_10 = add i9 %zext_ln23_1, i9 330" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 248 'add' 'add_ln23_10' <Predicate = (icmp_ln20)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln23_15 = zext i9 %add_ln23_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 249 'zext' 'zext_ln23_15' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_15 : Operation 250 [1/1] (0.00ns)   --->   "%A_addr_11 = getelementptr i64 %A, i64 0, i64 %zext_ln23_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 250 'getelementptr' 'A_addr_11' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_15 : Operation 251 [3/5] (2.89ns)   --->   "%add_1 = dadd i64 %add, i64 %mul1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 251 'dadd' 'add_1' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 252 [3/5] (3.33ns)   --->   "%mul1_2 = dmul i64 %bitcast_ln23_5_read, i64 %bitcast_ln23_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 252 'dmul' 'mul1_2' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 253 [3/5] (3.33ns)   --->   "%mul1_3 = dmul i64 %bitcast_ln23_7_read, i64 %bitcast_ln23_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 253 'dmul' 'mul1_3' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 254 [4/5] (3.33ns)   --->   "%mul1_4 = dmul i64 %bitcast_ln23_9_read, i64 %bitcast_ln23_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 254 'dmul' 'mul1_4' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 255 [4/5] (3.33ns)   --->   "%mul1_5 = dmul i64 %bitcast_ln23_11_read, i64 %bitcast_ln23_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 255 'dmul' 'mul1_5' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 256 [1/1] (0.00ns)   --->   "%bitcast_ln23_14 = bitcast i64 %A_load_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 256 'bitcast' 'bitcast_ln23_14' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_15 : Operation 257 [5/5] (3.33ns)   --->   "%mul1_6 = dmul i64 %bitcast_ln23_13_read, i64 %bitcast_ln23_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 257 'dmul' 'mul1_6' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%bitcast_ln23_16 = bitcast i64 %A_load_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 258 'bitcast' 'bitcast_ln23_16' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_15 : Operation 259 [5/5] (3.33ns)   --->   "%mul1_7 = dmul i64 %bitcast_ln23_15_read, i64 %bitcast_ln23_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 259 'dmul' 'mul1_7' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 260 [1/2] (1.20ns)   --->   "%A_load_8 = load i10 %A_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 260 'load' 'A_load_8' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_15 : Operation 261 [1/2] (1.20ns)   --->   "%A_load_9 = load i10 %A_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 261 'load' 'A_load_9' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_15 : Operation 262 [2/2] (1.20ns)   --->   "%A_load_10 = load i10 %A_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 262 'load' 'A_load_10' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_15 : Operation 263 [2/2] (1.20ns)   --->   "%A_load_11 = load i10 %A_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 263 'load' 'A_load_11' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 16 <SV = 15> <Delay = 3.33>
ST_16 : Operation 264 [1/1] (0.71ns)   --->   "%add_ln23_11 = add i9 %zext_ln23_1, i9 360" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 264 'add' 'add_ln23_11' <Predicate = (icmp_ln20)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln23_16 = zext i9 %add_ln23_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 265 'zext' 'zext_ln23_16' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_16 : Operation 266 [1/1] (0.00ns)   --->   "%A_addr_12 = getelementptr i64 %A, i64 0, i64 %zext_ln23_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 266 'getelementptr' 'A_addr_12' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_16 : Operation 267 [1/1] (0.70ns)   --->   "%add_ln23_12 = add i8 %zext_ln23_4, i8 134" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 267 'add' 'add_ln23_12' <Predicate = (icmp_ln20)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln23_1 = sext i8 %add_ln23_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 268 'sext' 'sext_ln23_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_16 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln23_17 = zext i9 %sext_ln23_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 269 'zext' 'zext_ln23_17' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_16 : Operation 270 [1/1] (0.00ns)   --->   "%A_addr_13 = getelementptr i64 %A, i64 0, i64 %zext_ln23_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 270 'getelementptr' 'A_addr_13' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_16 : Operation 271 [2/5] (2.89ns)   --->   "%add_1 = dadd i64 %add, i64 %mul1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 271 'dadd' 'add_1' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 272 [2/5] (3.33ns)   --->   "%mul1_2 = dmul i64 %bitcast_ln23_5_read, i64 %bitcast_ln23_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 272 'dmul' 'mul1_2' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 273 [2/5] (3.33ns)   --->   "%mul1_3 = dmul i64 %bitcast_ln23_7_read, i64 %bitcast_ln23_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 273 'dmul' 'mul1_3' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 274 [3/5] (3.33ns)   --->   "%mul1_4 = dmul i64 %bitcast_ln23_9_read, i64 %bitcast_ln23_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 274 'dmul' 'mul1_4' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 275 [3/5] (3.33ns)   --->   "%mul1_5 = dmul i64 %bitcast_ln23_11_read, i64 %bitcast_ln23_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 275 'dmul' 'mul1_5' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 276 [4/5] (3.33ns)   --->   "%mul1_6 = dmul i64 %bitcast_ln23_13_read, i64 %bitcast_ln23_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 276 'dmul' 'mul1_6' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 277 [4/5] (3.33ns)   --->   "%mul1_7 = dmul i64 %bitcast_ln23_15_read, i64 %bitcast_ln23_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 277 'dmul' 'mul1_7' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 278 [1/1] (0.00ns)   --->   "%bitcast_ln23_18 = bitcast i64 %A_load_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 278 'bitcast' 'bitcast_ln23_18' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_16 : Operation 279 [5/5] (3.33ns)   --->   "%mul1_8 = dmul i64 %bitcast_ln23_17_read, i64 %bitcast_ln23_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 279 'dmul' 'mul1_8' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 280 [1/1] (0.00ns)   --->   "%bitcast_ln23_20 = bitcast i64 %A_load_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 280 'bitcast' 'bitcast_ln23_20' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_16 : Operation 281 [5/5] (3.33ns)   --->   "%mul1_9 = dmul i64 %bitcast_ln23_19_read, i64 %bitcast_ln23_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 281 'dmul' 'mul1_9' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 282 [1/2] (1.20ns)   --->   "%A_load_10 = load i10 %A_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 282 'load' 'A_load_10' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_16 : Operation 283 [1/2] (1.20ns)   --->   "%A_load_11 = load i10 %A_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 283 'load' 'A_load_11' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_16 : Operation 284 [2/2] (1.20ns)   --->   "%A_load_12 = load i10 %A_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 284 'load' 'A_load_12' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_16 : Operation 285 [2/2] (1.20ns)   --->   "%A_load_13 = load i10 %A_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 285 'load' 'A_load_13' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 17 <SV = 16> <Delay = 3.33>
ST_17 : Operation 286 [1/1] (0.70ns)   --->   "%add_ln23_13 = add i8 %zext_ln23_4, i8 164" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 286 'add' 'add_ln23_13' <Predicate = (icmp_ln20)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln23_2 = sext i8 %add_ln23_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 287 'sext' 'sext_ln23_2' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln23_18 = zext i9 %sext_ln23_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 288 'zext' 'zext_ln23_18' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 289 [1/1] (0.00ns)   --->   "%A_addr_14 = getelementptr i64 %A, i64 0, i64 %zext_ln23_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 289 'getelementptr' 'A_addr_14' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 290 [1/1] (0.70ns)   --->   "%add_ln23_14 = add i7 %zext_ln23_3, i7 66" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 290 'add' 'add_ln23_14' <Predicate = (icmp_ln20)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln23_3 = sext i7 %add_ln23_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 291 'sext' 'sext_ln23_3' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln23_19 = zext i9 %sext_ln23_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 292 'zext' 'zext_ln23_19' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 293 [1/1] (0.00ns)   --->   "%A_addr_15 = getelementptr i64 %A, i64 0, i64 %zext_ln23_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 293 'getelementptr' 'A_addr_15' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 294 [1/5] (2.89ns)   --->   "%add_1 = dadd i64 %add, i64 %mul1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 294 'dadd' 'add_1' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 295 [1/5] (3.33ns)   --->   "%mul1_2 = dmul i64 %bitcast_ln23_5_read, i64 %bitcast_ln23_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 295 'dmul' 'mul1_2' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 296 [1/5] (3.33ns)   --->   "%mul1_3 = dmul i64 %bitcast_ln23_7_read, i64 %bitcast_ln23_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 296 'dmul' 'mul1_3' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 297 [2/5] (3.33ns)   --->   "%mul1_4 = dmul i64 %bitcast_ln23_9_read, i64 %bitcast_ln23_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 297 'dmul' 'mul1_4' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 298 [2/5] (3.33ns)   --->   "%mul1_5 = dmul i64 %bitcast_ln23_11_read, i64 %bitcast_ln23_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 298 'dmul' 'mul1_5' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 299 [3/5] (3.33ns)   --->   "%mul1_6 = dmul i64 %bitcast_ln23_13_read, i64 %bitcast_ln23_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 299 'dmul' 'mul1_6' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 300 [3/5] (3.33ns)   --->   "%mul1_7 = dmul i64 %bitcast_ln23_15_read, i64 %bitcast_ln23_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 300 'dmul' 'mul1_7' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 301 [4/5] (3.33ns)   --->   "%mul1_8 = dmul i64 %bitcast_ln23_17_read, i64 %bitcast_ln23_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 301 'dmul' 'mul1_8' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 302 [4/5] (3.33ns)   --->   "%mul1_9 = dmul i64 %bitcast_ln23_19_read, i64 %bitcast_ln23_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 302 'dmul' 'mul1_9' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 303 [1/1] (0.00ns)   --->   "%bitcast_ln23_22 = bitcast i64 %A_load_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 303 'bitcast' 'bitcast_ln23_22' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 304 [5/5] (3.33ns)   --->   "%mul1_s = dmul i64 %bitcast_ln23_21_read, i64 %bitcast_ln23_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 304 'dmul' 'mul1_s' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 305 [1/1] (0.00ns)   --->   "%bitcast_ln23_24 = bitcast i64 %A_load_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 305 'bitcast' 'bitcast_ln23_24' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 306 [5/5] (3.33ns)   --->   "%mul1_10 = dmul i64 %bitcast_ln23_23_read, i64 %bitcast_ln23_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 306 'dmul' 'mul1_10' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 307 [1/2] (1.20ns)   --->   "%A_load_12 = load i10 %A_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 307 'load' 'A_load_12' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_17 : Operation 308 [1/2] (1.20ns)   --->   "%A_load_13 = load i10 %A_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 308 'load' 'A_load_13' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_17 : Operation 309 [2/2] (1.20ns)   --->   "%A_load_14 = load i10 %A_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 309 'load' 'A_load_14' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_17 : Operation 310 [2/2] (1.20ns)   --->   "%A_load_15 = load i10 %A_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 310 'load' 'A_load_15' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 18 <SV = 17> <Delay = 3.33>
ST_18 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i5 %j_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 311 'zext' 'zext_ln23' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_18 : Operation 312 [1/1] (0.00ns)   --->   "%add_ln23_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %j_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 312 'bitconcatenate' 'add_ln23_s' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_18 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln23_4 = sext i6 %add_ln23_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 313 'sext' 'sext_ln23_4' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_18 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln23_20 = zext i9 %sext_ln23_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 314 'zext' 'zext_ln23_20' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_18 : Operation 315 [1/1] (0.00ns)   --->   "%A_addr_16 = getelementptr i64 %A, i64 0, i64 %zext_ln23_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 315 'getelementptr' 'A_addr_16' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_18 : Operation 316 [1/1] (0.72ns)   --->   "%add_ln23_15 = add i10 %zext_ln23, i10 510" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 316 'add' 'add_ln23_15' <Predicate = (icmp_ln20)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln23_21 = zext i10 %add_ln23_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 317 'zext' 'zext_ln23_21' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_18 : Operation 318 [1/1] (0.00ns)   --->   "%A_addr_17 = getelementptr i64 %A, i64 0, i64 %zext_ln23_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 318 'getelementptr' 'A_addr_17' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_18 : Operation 319 [5/5] (2.89ns)   --->   "%add_2 = dadd i64 %add_1, i64 %mul1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 319 'dadd' 'add_2' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 320 [1/5] (3.33ns)   --->   "%mul1_4 = dmul i64 %bitcast_ln23_9_read, i64 %bitcast_ln23_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 320 'dmul' 'mul1_4' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 321 [1/5] (3.33ns)   --->   "%mul1_5 = dmul i64 %bitcast_ln23_11_read, i64 %bitcast_ln23_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 321 'dmul' 'mul1_5' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 322 [2/5] (3.33ns)   --->   "%mul1_6 = dmul i64 %bitcast_ln23_13_read, i64 %bitcast_ln23_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 322 'dmul' 'mul1_6' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 323 [2/5] (3.33ns)   --->   "%mul1_7 = dmul i64 %bitcast_ln23_15_read, i64 %bitcast_ln23_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 323 'dmul' 'mul1_7' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 324 [3/5] (3.33ns)   --->   "%mul1_8 = dmul i64 %bitcast_ln23_17_read, i64 %bitcast_ln23_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 324 'dmul' 'mul1_8' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 325 [3/5] (3.33ns)   --->   "%mul1_9 = dmul i64 %bitcast_ln23_19_read, i64 %bitcast_ln23_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 325 'dmul' 'mul1_9' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 326 [4/5] (3.33ns)   --->   "%mul1_s = dmul i64 %bitcast_ln23_21_read, i64 %bitcast_ln23_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 326 'dmul' 'mul1_s' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 327 [4/5] (3.33ns)   --->   "%mul1_10 = dmul i64 %bitcast_ln23_23_read, i64 %bitcast_ln23_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 327 'dmul' 'mul1_10' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 328 [1/1] (0.00ns)   --->   "%bitcast_ln23_26 = bitcast i64 %A_load_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 328 'bitcast' 'bitcast_ln23_26' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_18 : Operation 329 [5/5] (3.33ns)   --->   "%mul1_11 = dmul i64 %bitcast_ln23_25_read, i64 %bitcast_ln23_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 329 'dmul' 'mul1_11' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 330 [1/1] (0.00ns)   --->   "%bitcast_ln23_28 = bitcast i64 %A_load_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 330 'bitcast' 'bitcast_ln23_28' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_18 : Operation 331 [5/5] (3.33ns)   --->   "%mul1_12 = dmul i64 %bitcast_ln23_27_read, i64 %bitcast_ln23_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 331 'dmul' 'mul1_12' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 332 [1/2] (1.20ns)   --->   "%A_load_14 = load i10 %A_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 332 'load' 'A_load_14' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_18 : Operation 333 [1/2] (1.20ns)   --->   "%A_load_15 = load i10 %A_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 333 'load' 'A_load_15' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_18 : Operation 334 [2/2] (1.20ns)   --->   "%A_load_16 = load i10 %A_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 334 'load' 'A_load_16' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_18 : Operation 335 [2/2] (1.20ns)   --->   "%A_load_17 = load i10 %A_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 335 'load' 'A_load_17' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 19 <SV = 18> <Delay = 3.33>
ST_19 : Operation 336 [1/1] (0.72ns)   --->   "%add_ln23_16 = add i10 %zext_ln23, i10 540" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 336 'add' 'add_ln23_16' <Predicate = (icmp_ln20)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln23_22 = zext i10 %add_ln23_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 337 'zext' 'zext_ln23_22' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 338 [1/1] (0.00ns)   --->   "%A_addr_18 = getelementptr i64 %A, i64 0, i64 %zext_ln23_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 338 'getelementptr' 'A_addr_18' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 339 [1/1] (0.72ns)   --->   "%add_ln23_17 = add i10 %zext_ln23, i10 570" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 339 'add' 'add_ln23_17' <Predicate = (icmp_ln20)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln23_23 = zext i10 %add_ln23_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 340 'zext' 'zext_ln23_23' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 341 [1/1] (0.00ns)   --->   "%A_addr_19 = getelementptr i64 %A, i64 0, i64 %zext_ln23_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 341 'getelementptr' 'A_addr_19' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 342 [1/1] (0.72ns)   --->   "%add_ln21 = add i10 %sub_ln17_read, i10 %zext_ln23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:21]   --->   Operation 342 'add' 'add_ln21' <Predicate = (icmp_ln20)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 343 [4/5] (2.89ns)   --->   "%add_2 = dadd i64 %add_1, i64 %mul1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 343 'dadd' 'add_2' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 344 [1/5] (3.33ns)   --->   "%mul1_6 = dmul i64 %bitcast_ln23_13_read, i64 %bitcast_ln23_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 344 'dmul' 'mul1_6' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 345 [1/5] (3.33ns)   --->   "%mul1_7 = dmul i64 %bitcast_ln23_15_read, i64 %bitcast_ln23_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 345 'dmul' 'mul1_7' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 346 [2/5] (3.33ns)   --->   "%mul1_8 = dmul i64 %bitcast_ln23_17_read, i64 %bitcast_ln23_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 346 'dmul' 'mul1_8' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 347 [2/5] (3.33ns)   --->   "%mul1_9 = dmul i64 %bitcast_ln23_19_read, i64 %bitcast_ln23_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 347 'dmul' 'mul1_9' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 348 [3/5] (3.33ns)   --->   "%mul1_s = dmul i64 %bitcast_ln23_21_read, i64 %bitcast_ln23_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 348 'dmul' 'mul1_s' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 349 [3/5] (3.33ns)   --->   "%mul1_10 = dmul i64 %bitcast_ln23_23_read, i64 %bitcast_ln23_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 349 'dmul' 'mul1_10' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 350 [4/5] (3.33ns)   --->   "%mul1_11 = dmul i64 %bitcast_ln23_25_read, i64 %bitcast_ln23_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 350 'dmul' 'mul1_11' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 351 [4/5] (3.33ns)   --->   "%mul1_12 = dmul i64 %bitcast_ln23_27_read, i64 %bitcast_ln23_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 351 'dmul' 'mul1_12' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 352 [1/1] (0.00ns)   --->   "%bitcast_ln23_30 = bitcast i64 %A_load_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 352 'bitcast' 'bitcast_ln23_30' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 353 [5/5] (3.33ns)   --->   "%mul1_13 = dmul i64 %bitcast_ln23_29_read, i64 %bitcast_ln23_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 353 'dmul' 'mul1_13' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 354 [1/1] (0.00ns)   --->   "%bitcast_ln23_32 = bitcast i64 %A_load_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 354 'bitcast' 'bitcast_ln23_32' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 355 [5/5] (3.33ns)   --->   "%mul1_14 = dmul i64 %bitcast_ln23_31_read, i64 %bitcast_ln23_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 355 'dmul' 'mul1_14' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 356 [1/2] (1.20ns)   --->   "%A_load_16 = load i10 %A_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 356 'load' 'A_load_16' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_19 : Operation 357 [1/2] (1.20ns)   --->   "%A_load_17 = load i10 %A_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 357 'load' 'A_load_17' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_19 : Operation 358 [2/2] (1.20ns)   --->   "%A_load_18 = load i10 %A_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 358 'load' 'A_load_18' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_19 : Operation 359 [2/2] (1.20ns)   --->   "%A_load_19 = load i10 %A_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 359 'load' 'A_load_19' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 20 <SV = 19> <Delay = 3.33>
ST_20 : Operation 360 [3/5] (2.89ns)   --->   "%add_2 = dadd i64 %add_1, i64 %mul1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 360 'dadd' 'add_2' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 361 [1/5] (3.33ns)   --->   "%mul1_8 = dmul i64 %bitcast_ln23_17_read, i64 %bitcast_ln23_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 361 'dmul' 'mul1_8' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 362 [1/5] (3.33ns)   --->   "%mul1_9 = dmul i64 %bitcast_ln23_19_read, i64 %bitcast_ln23_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 362 'dmul' 'mul1_9' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 363 [2/5] (3.33ns)   --->   "%mul1_s = dmul i64 %bitcast_ln23_21_read, i64 %bitcast_ln23_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 363 'dmul' 'mul1_s' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 364 [2/5] (3.33ns)   --->   "%mul1_10 = dmul i64 %bitcast_ln23_23_read, i64 %bitcast_ln23_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 364 'dmul' 'mul1_10' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 365 [3/5] (3.33ns)   --->   "%mul1_11 = dmul i64 %bitcast_ln23_25_read, i64 %bitcast_ln23_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 365 'dmul' 'mul1_11' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 366 [3/5] (3.33ns)   --->   "%mul1_12 = dmul i64 %bitcast_ln23_27_read, i64 %bitcast_ln23_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 366 'dmul' 'mul1_12' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 367 [4/5] (3.33ns)   --->   "%mul1_13 = dmul i64 %bitcast_ln23_29_read, i64 %bitcast_ln23_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 367 'dmul' 'mul1_13' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 368 [4/5] (3.33ns)   --->   "%mul1_14 = dmul i64 %bitcast_ln23_31_read, i64 %bitcast_ln23_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 368 'dmul' 'mul1_14' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 369 [1/1] (0.00ns)   --->   "%bitcast_ln23_34 = bitcast i64 %A_load_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 369 'bitcast' 'bitcast_ln23_34' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_20 : Operation 370 [5/5] (3.33ns)   --->   "%mul1_15 = dmul i64 %bitcast_ln23_33_read, i64 %bitcast_ln23_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 370 'dmul' 'mul1_15' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 371 [1/1] (0.00ns)   --->   "%bitcast_ln23_36 = bitcast i64 %A_load_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 371 'bitcast' 'bitcast_ln23_36' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_20 : Operation 372 [5/5] (3.33ns)   --->   "%mul1_16 = dmul i64 %bitcast_ln23_35_read, i64 %bitcast_ln23_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 372 'dmul' 'mul1_16' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 373 [1/2] (1.20ns)   --->   "%A_load_18 = load i10 %A_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 373 'load' 'A_load_18' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_20 : Operation 374 [1/2] (1.20ns)   --->   "%A_load_19 = load i10 %A_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 374 'load' 'A_load_19' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 21 <SV = 20> <Delay = 3.33>
ST_21 : Operation 375 [2/5] (2.89ns)   --->   "%add_2 = dadd i64 %add_1, i64 %mul1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 375 'dadd' 'add_2' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 376 [1/5] (3.33ns)   --->   "%mul1_s = dmul i64 %bitcast_ln23_21_read, i64 %bitcast_ln23_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 376 'dmul' 'mul1_s' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 377 [1/5] (3.33ns)   --->   "%mul1_10 = dmul i64 %bitcast_ln23_23_read, i64 %bitcast_ln23_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 377 'dmul' 'mul1_10' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 378 [2/5] (3.33ns)   --->   "%mul1_11 = dmul i64 %bitcast_ln23_25_read, i64 %bitcast_ln23_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 378 'dmul' 'mul1_11' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 379 [2/5] (3.33ns)   --->   "%mul1_12 = dmul i64 %bitcast_ln23_27_read, i64 %bitcast_ln23_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 379 'dmul' 'mul1_12' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 380 [3/5] (3.33ns)   --->   "%mul1_13 = dmul i64 %bitcast_ln23_29_read, i64 %bitcast_ln23_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 380 'dmul' 'mul1_13' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 381 [3/5] (3.33ns)   --->   "%mul1_14 = dmul i64 %bitcast_ln23_31_read, i64 %bitcast_ln23_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 381 'dmul' 'mul1_14' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 382 [4/5] (3.33ns)   --->   "%mul1_15 = dmul i64 %bitcast_ln23_33_read, i64 %bitcast_ln23_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 382 'dmul' 'mul1_15' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 383 [4/5] (3.33ns)   --->   "%mul1_16 = dmul i64 %bitcast_ln23_35_read, i64 %bitcast_ln23_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 383 'dmul' 'mul1_16' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 384 [1/1] (0.00ns)   --->   "%bitcast_ln23_38 = bitcast i64 %A_load_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 384 'bitcast' 'bitcast_ln23_38' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_21 : Operation 385 [5/5] (3.33ns)   --->   "%mul1_17 = dmul i64 %bitcast_ln23_37_read, i64 %bitcast_ln23_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 385 'dmul' 'mul1_17' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 386 [1/1] (0.00ns)   --->   "%bitcast_ln23_40 = bitcast i64 %A_load_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 386 'bitcast' 'bitcast_ln23_40' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_21 : Operation 387 [5/5] (3.33ns)   --->   "%mul1_18 = dmul i64 %bitcast_ln23_39_read, i64 %bitcast_ln23_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 387 'dmul' 'mul1_18' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.33>
ST_22 : Operation 388 [1/5] (2.89ns)   --->   "%add_2 = dadd i64 %add_1, i64 %mul1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 388 'dadd' 'add_2' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 389 [1/5] (3.33ns)   --->   "%mul1_11 = dmul i64 %bitcast_ln23_25_read, i64 %bitcast_ln23_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 389 'dmul' 'mul1_11' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 390 [1/5] (3.33ns)   --->   "%mul1_12 = dmul i64 %bitcast_ln23_27_read, i64 %bitcast_ln23_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 390 'dmul' 'mul1_12' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 391 [2/5] (3.33ns)   --->   "%mul1_13 = dmul i64 %bitcast_ln23_29_read, i64 %bitcast_ln23_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 391 'dmul' 'mul1_13' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 392 [2/5] (3.33ns)   --->   "%mul1_14 = dmul i64 %bitcast_ln23_31_read, i64 %bitcast_ln23_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 392 'dmul' 'mul1_14' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 393 [3/5] (3.33ns)   --->   "%mul1_15 = dmul i64 %bitcast_ln23_33_read, i64 %bitcast_ln23_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 393 'dmul' 'mul1_15' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 394 [3/5] (3.33ns)   --->   "%mul1_16 = dmul i64 %bitcast_ln23_35_read, i64 %bitcast_ln23_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 394 'dmul' 'mul1_16' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 395 [4/5] (3.33ns)   --->   "%mul1_17 = dmul i64 %bitcast_ln23_37_read, i64 %bitcast_ln23_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 395 'dmul' 'mul1_17' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 396 [4/5] (3.33ns)   --->   "%mul1_18 = dmul i64 %bitcast_ln23_39_read, i64 %bitcast_ln23_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 396 'dmul' 'mul1_18' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.33>
ST_23 : Operation 397 [5/5] (2.89ns)   --->   "%add_3 = dadd i64 %add_2, i64 %mul1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 397 'dadd' 'add_3' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 398 [1/5] (3.33ns)   --->   "%mul1_13 = dmul i64 %bitcast_ln23_29_read, i64 %bitcast_ln23_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 398 'dmul' 'mul1_13' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 399 [1/5] (3.33ns)   --->   "%mul1_14 = dmul i64 %bitcast_ln23_31_read, i64 %bitcast_ln23_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 399 'dmul' 'mul1_14' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 400 [2/5] (3.33ns)   --->   "%mul1_15 = dmul i64 %bitcast_ln23_33_read, i64 %bitcast_ln23_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 400 'dmul' 'mul1_15' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 401 [2/5] (3.33ns)   --->   "%mul1_16 = dmul i64 %bitcast_ln23_35_read, i64 %bitcast_ln23_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 401 'dmul' 'mul1_16' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 402 [3/5] (3.33ns)   --->   "%mul1_17 = dmul i64 %bitcast_ln23_37_read, i64 %bitcast_ln23_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 402 'dmul' 'mul1_17' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 403 [3/5] (3.33ns)   --->   "%mul1_18 = dmul i64 %bitcast_ln23_39_read, i64 %bitcast_ln23_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 403 'dmul' 'mul1_18' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.33>
ST_24 : Operation 404 [4/5] (2.89ns)   --->   "%add_3 = dadd i64 %add_2, i64 %mul1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 404 'dadd' 'add_3' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 405 [1/5] (3.33ns)   --->   "%mul1_15 = dmul i64 %bitcast_ln23_33_read, i64 %bitcast_ln23_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 405 'dmul' 'mul1_15' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 406 [1/5] (3.33ns)   --->   "%mul1_16 = dmul i64 %bitcast_ln23_35_read, i64 %bitcast_ln23_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 406 'dmul' 'mul1_16' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 407 [2/5] (3.33ns)   --->   "%mul1_17 = dmul i64 %bitcast_ln23_37_read, i64 %bitcast_ln23_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 407 'dmul' 'mul1_17' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 408 [2/5] (3.33ns)   --->   "%mul1_18 = dmul i64 %bitcast_ln23_39_read, i64 %bitcast_ln23_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 408 'dmul' 'mul1_18' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.33>
ST_25 : Operation 409 [3/5] (2.89ns)   --->   "%add_3 = dadd i64 %add_2, i64 %mul1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 409 'dadd' 'add_3' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 410 [1/5] (3.33ns)   --->   "%mul1_17 = dmul i64 %bitcast_ln23_37_read, i64 %bitcast_ln23_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 410 'dmul' 'mul1_17' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 411 [1/5] (3.33ns)   --->   "%mul1_18 = dmul i64 %bitcast_ln23_39_read, i64 %bitcast_ln23_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 411 'dmul' 'mul1_18' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.89>
ST_26 : Operation 412 [2/5] (2.89ns)   --->   "%add_3 = dadd i64 %add_2, i64 %mul1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 412 'dadd' 'add_3' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.89>
ST_27 : Operation 413 [1/5] (2.89ns)   --->   "%add_3 = dadd i64 %add_2, i64 %mul1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 413 'dadd' 'add_3' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.89>
ST_28 : Operation 414 [5/5] (2.89ns)   --->   "%add_4 = dadd i64 %add_3, i64 %mul1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 414 'dadd' 'add_4' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.89>
ST_29 : Operation 415 [4/5] (2.89ns)   --->   "%add_4 = dadd i64 %add_3, i64 %mul1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 415 'dadd' 'add_4' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.89>
ST_30 : Operation 416 [3/5] (2.89ns)   --->   "%add_4 = dadd i64 %add_3, i64 %mul1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 416 'dadd' 'add_4' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.89>
ST_31 : Operation 417 [2/5] (2.89ns)   --->   "%add_4 = dadd i64 %add_3, i64 %mul1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 417 'dadd' 'add_4' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.89>
ST_32 : Operation 418 [1/5] (2.89ns)   --->   "%add_4 = dadd i64 %add_3, i64 %mul1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 418 'dadd' 'add_4' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.89>
ST_33 : Operation 419 [5/5] (2.89ns)   --->   "%add_5 = dadd i64 %add_4, i64 %mul1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 419 'dadd' 'add_5' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.89>
ST_34 : Operation 420 [4/5] (2.89ns)   --->   "%add_5 = dadd i64 %add_4, i64 %mul1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 420 'dadd' 'add_5' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.89>
ST_35 : Operation 421 [3/5] (2.89ns)   --->   "%add_5 = dadd i64 %add_4, i64 %mul1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 421 'dadd' 'add_5' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.89>
ST_36 : Operation 422 [2/5] (2.89ns)   --->   "%add_5 = dadd i64 %add_4, i64 %mul1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 422 'dadd' 'add_5' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.89>
ST_37 : Operation 423 [1/5] (2.89ns)   --->   "%add_5 = dadd i64 %add_4, i64 %mul1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 423 'dadd' 'add_5' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.89>
ST_38 : Operation 424 [5/5] (2.89ns)   --->   "%add_6 = dadd i64 %add_5, i64 %mul1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 424 'dadd' 'add_6' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.89>
ST_39 : Operation 425 [4/5] (2.89ns)   --->   "%add_6 = dadd i64 %add_5, i64 %mul1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 425 'dadd' 'add_6' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.89>
ST_40 : Operation 426 [3/5] (2.89ns)   --->   "%add_6 = dadd i64 %add_5, i64 %mul1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 426 'dadd' 'add_6' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.89>
ST_41 : Operation 427 [2/5] (2.89ns)   --->   "%add_6 = dadd i64 %add_5, i64 %mul1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 427 'dadd' 'add_6' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.89>
ST_42 : Operation 428 [1/5] (2.89ns)   --->   "%add_6 = dadd i64 %add_5, i64 %mul1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 428 'dadd' 'add_6' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.89>
ST_43 : Operation 429 [5/5] (2.89ns)   --->   "%add_7 = dadd i64 %add_6, i64 %mul1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 429 'dadd' 'add_7' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.89>
ST_44 : Operation 430 [4/5] (2.89ns)   --->   "%add_7 = dadd i64 %add_6, i64 %mul1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 430 'dadd' 'add_7' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.89>
ST_45 : Operation 431 [3/5] (2.89ns)   --->   "%add_7 = dadd i64 %add_6, i64 %mul1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 431 'dadd' 'add_7' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.89>
ST_46 : Operation 432 [2/5] (2.89ns)   --->   "%add_7 = dadd i64 %add_6, i64 %mul1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 432 'dadd' 'add_7' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.89>
ST_47 : Operation 433 [1/5] (2.89ns)   --->   "%add_7 = dadd i64 %add_6, i64 %mul1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 433 'dadd' 'add_7' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.89>
ST_48 : Operation 434 [5/5] (2.89ns)   --->   "%add_8 = dadd i64 %add_7, i64 %mul1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 434 'dadd' 'add_8' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.89>
ST_49 : Operation 435 [4/5] (2.89ns)   --->   "%add_8 = dadd i64 %add_7, i64 %mul1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 435 'dadd' 'add_8' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.89>
ST_50 : Operation 436 [3/5] (2.89ns)   --->   "%add_8 = dadd i64 %add_7, i64 %mul1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 436 'dadd' 'add_8' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.89>
ST_51 : Operation 437 [2/5] (2.89ns)   --->   "%add_8 = dadd i64 %add_7, i64 %mul1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 437 'dadd' 'add_8' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.89>
ST_52 : Operation 438 [1/5] (2.89ns)   --->   "%add_8 = dadd i64 %add_7, i64 %mul1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 438 'dadd' 'add_8' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.89>
ST_53 : Operation 439 [5/5] (2.89ns)   --->   "%add_9 = dadd i64 %add_8, i64 %mul1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 439 'dadd' 'add_9' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.89>
ST_54 : Operation 440 [4/5] (2.89ns)   --->   "%add_9 = dadd i64 %add_8, i64 %mul1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 440 'dadd' 'add_9' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.89>
ST_55 : Operation 441 [3/5] (2.89ns)   --->   "%add_9 = dadd i64 %add_8, i64 %mul1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 441 'dadd' 'add_9' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.89>
ST_56 : Operation 442 [2/5] (2.89ns)   --->   "%add_9 = dadd i64 %add_8, i64 %mul1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 442 'dadd' 'add_9' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.89>
ST_57 : Operation 443 [1/5] (2.89ns)   --->   "%add_9 = dadd i64 %add_8, i64 %mul1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 443 'dadd' 'add_9' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.89>
ST_58 : Operation 444 [5/5] (2.89ns)   --->   "%add_s = dadd i64 %add_9, i64 %mul1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 444 'dadd' 'add_s' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.89>
ST_59 : Operation 445 [4/5] (2.89ns)   --->   "%add_s = dadd i64 %add_9, i64 %mul1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 445 'dadd' 'add_s' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.89>
ST_60 : Operation 446 [3/5] (2.89ns)   --->   "%add_s = dadd i64 %add_9, i64 %mul1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 446 'dadd' 'add_s' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.89>
ST_61 : Operation 447 [2/5] (2.89ns)   --->   "%add_s = dadd i64 %add_9, i64 %mul1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 447 'dadd' 'add_s' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.89>
ST_62 : Operation 448 [1/5] (2.89ns)   --->   "%add_s = dadd i64 %add_9, i64 %mul1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 448 'dadd' 'add_s' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.89>
ST_63 : Operation 449 [5/5] (2.89ns)   --->   "%add_10 = dadd i64 %add_s, i64 %mul1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 449 'dadd' 'add_10' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.89>
ST_64 : Operation 450 [4/5] (2.89ns)   --->   "%add_10 = dadd i64 %add_s, i64 %mul1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 450 'dadd' 'add_10' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.89>
ST_65 : Operation 451 [3/5] (2.89ns)   --->   "%add_10 = dadd i64 %add_s, i64 %mul1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 451 'dadd' 'add_10' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.89>
ST_66 : Operation 452 [2/5] (2.89ns)   --->   "%add_10 = dadd i64 %add_s, i64 %mul1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 452 'dadd' 'add_10' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.89>
ST_67 : Operation 453 [1/5] (2.89ns)   --->   "%add_10 = dadd i64 %add_s, i64 %mul1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 453 'dadd' 'add_10' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.89>
ST_68 : Operation 454 [5/5] (2.89ns)   --->   "%add_11 = dadd i64 %add_10, i64 %mul1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 454 'dadd' 'add_11' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.89>
ST_69 : Operation 455 [4/5] (2.89ns)   --->   "%add_11 = dadd i64 %add_10, i64 %mul1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 455 'dadd' 'add_11' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.89>
ST_70 : Operation 456 [3/5] (2.89ns)   --->   "%add_11 = dadd i64 %add_10, i64 %mul1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 456 'dadd' 'add_11' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.89>
ST_71 : Operation 457 [2/5] (2.89ns)   --->   "%add_11 = dadd i64 %add_10, i64 %mul1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 457 'dadd' 'add_11' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.89>
ST_72 : Operation 458 [1/5] (2.89ns)   --->   "%add_11 = dadd i64 %add_10, i64 %mul1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 458 'dadd' 'add_11' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.89>
ST_73 : Operation 459 [5/5] (2.89ns)   --->   "%add_12 = dadd i64 %add_11, i64 %mul1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 459 'dadd' 'add_12' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 2.89>
ST_74 : Operation 460 [4/5] (2.89ns)   --->   "%add_12 = dadd i64 %add_11, i64 %mul1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 460 'dadd' 'add_12' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 2.89>
ST_75 : Operation 461 [3/5] (2.89ns)   --->   "%add_12 = dadd i64 %add_11, i64 %mul1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 461 'dadd' 'add_12' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.89>
ST_76 : Operation 462 [2/5] (2.89ns)   --->   "%add_12 = dadd i64 %add_11, i64 %mul1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 462 'dadd' 'add_12' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 2.89>
ST_77 : Operation 463 [1/5] (2.89ns)   --->   "%add_12 = dadd i64 %add_11, i64 %mul1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 463 'dadd' 'add_12' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.89>
ST_78 : Operation 464 [5/5] (2.89ns)   --->   "%add_13 = dadd i64 %add_12, i64 %mul1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 464 'dadd' 'add_13' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 2.89>
ST_79 : Operation 465 [4/5] (2.89ns)   --->   "%add_13 = dadd i64 %add_12, i64 %mul1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 465 'dadd' 'add_13' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 2.89>
ST_80 : Operation 466 [3/5] (2.89ns)   --->   "%add_13 = dadd i64 %add_12, i64 %mul1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 466 'dadd' 'add_13' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 2.89>
ST_81 : Operation 467 [2/5] (2.89ns)   --->   "%add_13 = dadd i64 %add_12, i64 %mul1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 467 'dadd' 'add_13' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 2.89>
ST_82 : Operation 468 [1/5] (2.89ns)   --->   "%add_13 = dadd i64 %add_12, i64 %mul1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 468 'dadd' 'add_13' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 2.89>
ST_83 : Operation 469 [5/5] (2.89ns)   --->   "%add_14 = dadd i64 %add_13, i64 %mul1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 469 'dadd' 'add_14' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 2.89>
ST_84 : Operation 470 [4/5] (2.89ns)   --->   "%add_14 = dadd i64 %add_13, i64 %mul1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 470 'dadd' 'add_14' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 2.89>
ST_85 : Operation 471 [3/5] (2.89ns)   --->   "%add_14 = dadd i64 %add_13, i64 %mul1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 471 'dadd' 'add_14' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 2.89>
ST_86 : Operation 472 [2/5] (2.89ns)   --->   "%add_14 = dadd i64 %add_13, i64 %mul1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 472 'dadd' 'add_14' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 2.89>
ST_87 : Operation 473 [1/5] (2.89ns)   --->   "%add_14 = dadd i64 %add_13, i64 %mul1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 473 'dadd' 'add_14' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 2.89>
ST_88 : Operation 474 [5/5] (2.89ns)   --->   "%add_15 = dadd i64 %add_14, i64 %mul1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 474 'dadd' 'add_15' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 2.89>
ST_89 : Operation 475 [4/5] (2.89ns)   --->   "%add_15 = dadd i64 %add_14, i64 %mul1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 475 'dadd' 'add_15' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 2.89>
ST_90 : Operation 476 [3/5] (2.89ns)   --->   "%add_15 = dadd i64 %add_14, i64 %mul1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 476 'dadd' 'add_15' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 2.89>
ST_91 : Operation 477 [2/5] (2.89ns)   --->   "%add_15 = dadd i64 %add_14, i64 %mul1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 477 'dadd' 'add_15' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 2.89>
ST_92 : Operation 478 [1/5] (2.89ns)   --->   "%add_15 = dadd i64 %add_14, i64 %mul1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 478 'dadd' 'add_15' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 2.89>
ST_93 : Operation 479 [5/5] (2.89ns)   --->   "%add_16 = dadd i64 %add_15, i64 %mul1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 479 'dadd' 'add_16' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 2.89>
ST_94 : Operation 480 [4/5] (2.89ns)   --->   "%add_16 = dadd i64 %add_15, i64 %mul1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 480 'dadd' 'add_16' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 2.89>
ST_95 : Operation 481 [3/5] (2.89ns)   --->   "%add_16 = dadd i64 %add_15, i64 %mul1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 481 'dadd' 'add_16' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 2.89>
ST_96 : Operation 482 [2/5] (2.89ns)   --->   "%add_16 = dadd i64 %add_15, i64 %mul1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 482 'dadd' 'add_16' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 2.89>
ST_97 : Operation 483 [1/5] (2.89ns)   --->   "%add_16 = dadd i64 %add_15, i64 %mul1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 483 'dadd' 'add_16' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 2.89>
ST_98 : Operation 484 [5/5] (2.89ns)   --->   "%add_17 = dadd i64 %add_16, i64 %mul1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 484 'dadd' 'add_17' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 2.89>
ST_99 : Operation 485 [4/5] (2.89ns)   --->   "%add_17 = dadd i64 %add_16, i64 %mul1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 485 'dadd' 'add_17' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 2.89>
ST_100 : Operation 486 [3/5] (2.89ns)   --->   "%add_17 = dadd i64 %add_16, i64 %mul1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 486 'dadd' 'add_17' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 2.89>
ST_101 : Operation 487 [2/5] (2.89ns)   --->   "%add_17 = dadd i64 %add_16, i64 %mul1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 487 'dadd' 'add_17' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 2.89>
ST_102 : Operation 488 [1/5] (2.89ns)   --->   "%add_17 = dadd i64 %add_16, i64 %mul1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 488 'dadd' 'add_17' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 2.89>
ST_103 : Operation 489 [5/5] (2.89ns)   --->   "%add_18 = dadd i64 %add_17, i64 %mul1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 489 'dadd' 'add_18' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 2.89>
ST_104 : Operation 490 [4/5] (2.89ns)   --->   "%add_18 = dadd i64 %add_17, i64 %mul1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 490 'dadd' 'add_18' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 2.89>
ST_105 : Operation 491 [3/5] (2.89ns)   --->   "%add_18 = dadd i64 %add_17, i64 %mul1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 491 'dadd' 'add_18' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 2.89>
ST_106 : Operation 492 [2/5] (2.89ns)   --->   "%add_18 = dadd i64 %add_17, i64 %mul1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 492 'dadd' 'add_18' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 2.89>
ST_107 : Operation 493 [1/5] (2.89ns)   --->   "%add_18 = dadd i64 %add_17, i64 %mul1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 493 'dadd' 'add_18' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 3.33>
ST_108 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i10 %add_ln21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:21]   --->   Operation 494 'zext' 'zext_ln21' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_108 : Operation 495 [1/1] (0.00ns)   --->   "%R_addr = getelementptr i64 %R, i64 0, i64 %zext_ln21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:21]   --->   Operation 495 'getelementptr' 'R_addr' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_108 : Operation 496 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 496 'bitcast' 'bitcast_ln23' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_108 : Operation 497 [1/1] (1.20ns)   --->   "%store_ln23 = store i64 %bitcast_ln23, i10 %R_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 497 'store' 'store_ln23' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_108 : Operation 498 [5/5] (3.33ns)   --->   "%mul2 = dmul i64 %bitcast_ln23_1_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 498 'dmul' 'mul2' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 499 [5/5] (3.33ns)   --->   "%mul2_1 = dmul i64 %bitcast_ln23_3_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 499 'dmul' 'mul2_1' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 500 [5/5] (3.33ns)   --->   "%mul2_2 = dmul i64 %bitcast_ln23_5_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 500 'dmul' 'mul2_2' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 501 [5/5] (3.33ns)   --->   "%mul2_3 = dmul i64 %bitcast_ln23_7_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 501 'dmul' 'mul2_3' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 502 [5/5] (3.33ns)   --->   "%mul2_4 = dmul i64 %bitcast_ln23_9_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 502 'dmul' 'mul2_4' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 503 [5/5] (3.33ns)   --->   "%mul2_5 = dmul i64 %bitcast_ln23_11_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 503 'dmul' 'mul2_5' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 504 [5/5] (3.33ns)   --->   "%mul2_6 = dmul i64 %bitcast_ln23_13_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 504 'dmul' 'mul2_6' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 505 [5/5] (3.33ns)   --->   "%mul2_7 = dmul i64 %bitcast_ln23_15_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 505 'dmul' 'mul2_7' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 506 [5/5] (3.33ns)   --->   "%mul2_8 = dmul i64 %bitcast_ln23_17_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 506 'dmul' 'mul2_8' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 507 [5/5] (3.33ns)   --->   "%mul2_9 = dmul i64 %bitcast_ln23_19_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 507 'dmul' 'mul2_9' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 508 [5/5] (3.33ns)   --->   "%mul2_s = dmul i64 %bitcast_ln23_21_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 508 'dmul' 'mul2_s' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 509 [5/5] (3.33ns)   --->   "%mul2_10 = dmul i64 %bitcast_ln23_23_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 509 'dmul' 'mul2_10' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 510 [5/5] (3.33ns)   --->   "%mul2_11 = dmul i64 %bitcast_ln23_25_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 510 'dmul' 'mul2_11' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 511 [5/5] (3.33ns)   --->   "%mul2_12 = dmul i64 %bitcast_ln23_27_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 511 'dmul' 'mul2_12' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 512 [5/5] (3.33ns)   --->   "%mul2_13 = dmul i64 %bitcast_ln23_29_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 512 'dmul' 'mul2_13' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 513 [5/5] (3.33ns)   --->   "%mul2_14 = dmul i64 %bitcast_ln23_31_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 513 'dmul' 'mul2_14' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 514 [5/5] (3.33ns)   --->   "%mul2_15 = dmul i64 %bitcast_ln23_33_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 514 'dmul' 'mul2_15' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 515 [5/5] (3.33ns)   --->   "%mul2_16 = dmul i64 %bitcast_ln23_35_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 515 'dmul' 'mul2_16' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 516 [5/5] (3.33ns)   --->   "%mul2_17 = dmul i64 %bitcast_ln23_37_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 516 'dmul' 'mul2_17' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 517 [5/5] (3.33ns)   --->   "%mul2_18 = dmul i64 %bitcast_ln23_39_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 517 'dmul' 'mul2_18' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 3.33>
ST_109 : Operation 518 [4/5] (3.33ns)   --->   "%mul2 = dmul i64 %bitcast_ln23_1_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 518 'dmul' 'mul2' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 519 [4/5] (3.33ns)   --->   "%mul2_1 = dmul i64 %bitcast_ln23_3_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 519 'dmul' 'mul2_1' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 520 [4/5] (3.33ns)   --->   "%mul2_2 = dmul i64 %bitcast_ln23_5_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 520 'dmul' 'mul2_2' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 521 [4/5] (3.33ns)   --->   "%mul2_3 = dmul i64 %bitcast_ln23_7_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 521 'dmul' 'mul2_3' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 522 [4/5] (3.33ns)   --->   "%mul2_4 = dmul i64 %bitcast_ln23_9_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 522 'dmul' 'mul2_4' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 523 [4/5] (3.33ns)   --->   "%mul2_5 = dmul i64 %bitcast_ln23_11_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 523 'dmul' 'mul2_5' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 524 [4/5] (3.33ns)   --->   "%mul2_6 = dmul i64 %bitcast_ln23_13_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 524 'dmul' 'mul2_6' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 525 [4/5] (3.33ns)   --->   "%mul2_7 = dmul i64 %bitcast_ln23_15_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 525 'dmul' 'mul2_7' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 526 [4/5] (3.33ns)   --->   "%mul2_8 = dmul i64 %bitcast_ln23_17_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 526 'dmul' 'mul2_8' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 527 [4/5] (3.33ns)   --->   "%mul2_9 = dmul i64 %bitcast_ln23_19_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 527 'dmul' 'mul2_9' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 528 [4/5] (3.33ns)   --->   "%mul2_s = dmul i64 %bitcast_ln23_21_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 528 'dmul' 'mul2_s' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 529 [4/5] (3.33ns)   --->   "%mul2_10 = dmul i64 %bitcast_ln23_23_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 529 'dmul' 'mul2_10' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 530 [4/5] (3.33ns)   --->   "%mul2_11 = dmul i64 %bitcast_ln23_25_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 530 'dmul' 'mul2_11' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 531 [4/5] (3.33ns)   --->   "%mul2_12 = dmul i64 %bitcast_ln23_27_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 531 'dmul' 'mul2_12' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 532 [4/5] (3.33ns)   --->   "%mul2_13 = dmul i64 %bitcast_ln23_29_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 532 'dmul' 'mul2_13' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 533 [4/5] (3.33ns)   --->   "%mul2_14 = dmul i64 %bitcast_ln23_31_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 533 'dmul' 'mul2_14' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 534 [4/5] (3.33ns)   --->   "%mul2_15 = dmul i64 %bitcast_ln23_33_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 534 'dmul' 'mul2_15' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 535 [4/5] (3.33ns)   --->   "%mul2_16 = dmul i64 %bitcast_ln23_35_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 535 'dmul' 'mul2_16' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 536 [4/5] (3.33ns)   --->   "%mul2_17 = dmul i64 %bitcast_ln23_37_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 536 'dmul' 'mul2_17' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 537 [4/5] (3.33ns)   --->   "%mul2_18 = dmul i64 %bitcast_ln23_39_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 537 'dmul' 'mul2_18' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 3.33>
ST_110 : Operation 538 [3/5] (3.33ns)   --->   "%mul2 = dmul i64 %bitcast_ln23_1_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 538 'dmul' 'mul2' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 539 [3/5] (3.33ns)   --->   "%mul2_1 = dmul i64 %bitcast_ln23_3_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 539 'dmul' 'mul2_1' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 540 [3/5] (3.33ns)   --->   "%mul2_2 = dmul i64 %bitcast_ln23_5_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 540 'dmul' 'mul2_2' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 541 [3/5] (3.33ns)   --->   "%mul2_3 = dmul i64 %bitcast_ln23_7_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 541 'dmul' 'mul2_3' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 542 [3/5] (3.33ns)   --->   "%mul2_4 = dmul i64 %bitcast_ln23_9_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 542 'dmul' 'mul2_4' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 543 [3/5] (3.33ns)   --->   "%mul2_5 = dmul i64 %bitcast_ln23_11_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 543 'dmul' 'mul2_5' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 544 [3/5] (3.33ns)   --->   "%mul2_6 = dmul i64 %bitcast_ln23_13_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 544 'dmul' 'mul2_6' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 545 [3/5] (3.33ns)   --->   "%mul2_7 = dmul i64 %bitcast_ln23_15_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 545 'dmul' 'mul2_7' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 546 [3/5] (3.33ns)   --->   "%mul2_8 = dmul i64 %bitcast_ln23_17_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 546 'dmul' 'mul2_8' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 547 [3/5] (3.33ns)   --->   "%mul2_9 = dmul i64 %bitcast_ln23_19_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 547 'dmul' 'mul2_9' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 548 [3/5] (3.33ns)   --->   "%mul2_s = dmul i64 %bitcast_ln23_21_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 548 'dmul' 'mul2_s' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 549 [3/5] (3.33ns)   --->   "%mul2_10 = dmul i64 %bitcast_ln23_23_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 549 'dmul' 'mul2_10' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 550 [3/5] (3.33ns)   --->   "%mul2_11 = dmul i64 %bitcast_ln23_25_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 550 'dmul' 'mul2_11' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 551 [3/5] (3.33ns)   --->   "%mul2_12 = dmul i64 %bitcast_ln23_27_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 551 'dmul' 'mul2_12' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 552 [3/5] (3.33ns)   --->   "%mul2_13 = dmul i64 %bitcast_ln23_29_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 552 'dmul' 'mul2_13' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 553 [3/5] (3.33ns)   --->   "%mul2_14 = dmul i64 %bitcast_ln23_31_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 553 'dmul' 'mul2_14' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 554 [3/5] (3.33ns)   --->   "%mul2_15 = dmul i64 %bitcast_ln23_33_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 554 'dmul' 'mul2_15' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 555 [3/5] (3.33ns)   --->   "%mul2_16 = dmul i64 %bitcast_ln23_35_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 555 'dmul' 'mul2_16' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 556 [3/5] (3.33ns)   --->   "%mul2_17 = dmul i64 %bitcast_ln23_37_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 556 'dmul' 'mul2_17' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 557 [3/5] (3.33ns)   --->   "%mul2_18 = dmul i64 %bitcast_ln23_39_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 557 'dmul' 'mul2_18' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 3.33>
ST_111 : Operation 558 [2/5] (3.33ns)   --->   "%mul2 = dmul i64 %bitcast_ln23_1_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 558 'dmul' 'mul2' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 559 [2/5] (3.33ns)   --->   "%mul2_1 = dmul i64 %bitcast_ln23_3_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 559 'dmul' 'mul2_1' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 560 [2/5] (3.33ns)   --->   "%mul2_2 = dmul i64 %bitcast_ln23_5_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 560 'dmul' 'mul2_2' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 561 [2/5] (3.33ns)   --->   "%mul2_3 = dmul i64 %bitcast_ln23_7_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 561 'dmul' 'mul2_3' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 562 [2/5] (3.33ns)   --->   "%mul2_4 = dmul i64 %bitcast_ln23_9_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 562 'dmul' 'mul2_4' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 563 [2/5] (3.33ns)   --->   "%mul2_5 = dmul i64 %bitcast_ln23_11_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 563 'dmul' 'mul2_5' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 564 [2/5] (3.33ns)   --->   "%mul2_6 = dmul i64 %bitcast_ln23_13_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 564 'dmul' 'mul2_6' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 565 [2/5] (3.33ns)   --->   "%mul2_7 = dmul i64 %bitcast_ln23_15_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 565 'dmul' 'mul2_7' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 566 [2/5] (3.33ns)   --->   "%mul2_8 = dmul i64 %bitcast_ln23_17_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 566 'dmul' 'mul2_8' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 567 [2/5] (3.33ns)   --->   "%mul2_9 = dmul i64 %bitcast_ln23_19_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 567 'dmul' 'mul2_9' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 568 [2/5] (3.33ns)   --->   "%mul2_s = dmul i64 %bitcast_ln23_21_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 568 'dmul' 'mul2_s' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 569 [2/5] (3.33ns)   --->   "%mul2_10 = dmul i64 %bitcast_ln23_23_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 569 'dmul' 'mul2_10' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 570 [2/5] (3.33ns)   --->   "%mul2_11 = dmul i64 %bitcast_ln23_25_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 570 'dmul' 'mul2_11' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 571 [2/5] (3.33ns)   --->   "%mul2_12 = dmul i64 %bitcast_ln23_27_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 571 'dmul' 'mul2_12' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 572 [2/5] (3.33ns)   --->   "%mul2_13 = dmul i64 %bitcast_ln23_29_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 572 'dmul' 'mul2_13' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 573 [2/5] (3.33ns)   --->   "%mul2_14 = dmul i64 %bitcast_ln23_31_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 573 'dmul' 'mul2_14' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 574 [2/5] (3.33ns)   --->   "%mul2_15 = dmul i64 %bitcast_ln23_33_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 574 'dmul' 'mul2_15' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 575 [2/5] (3.33ns)   --->   "%mul2_16 = dmul i64 %bitcast_ln23_35_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 575 'dmul' 'mul2_16' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 576 [2/5] (3.33ns)   --->   "%mul2_17 = dmul i64 %bitcast_ln23_37_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 576 'dmul' 'mul2_17' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 577 [2/5] (3.33ns)   --->   "%mul2_18 = dmul i64 %bitcast_ln23_39_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 577 'dmul' 'mul2_18' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 3.33>
ST_112 : Operation 578 [1/5] (3.33ns)   --->   "%mul2 = dmul i64 %bitcast_ln23_1_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 578 'dmul' 'mul2' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 579 [1/5] (3.33ns)   --->   "%mul2_1 = dmul i64 %bitcast_ln23_3_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 579 'dmul' 'mul2_1' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 580 [1/5] (3.33ns)   --->   "%mul2_2 = dmul i64 %bitcast_ln23_5_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 580 'dmul' 'mul2_2' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 581 [1/5] (3.33ns)   --->   "%mul2_3 = dmul i64 %bitcast_ln23_7_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 581 'dmul' 'mul2_3' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 582 [1/5] (3.33ns)   --->   "%mul2_4 = dmul i64 %bitcast_ln23_9_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 582 'dmul' 'mul2_4' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 583 [1/5] (3.33ns)   --->   "%mul2_5 = dmul i64 %bitcast_ln23_11_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 583 'dmul' 'mul2_5' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 584 [1/5] (3.33ns)   --->   "%mul2_6 = dmul i64 %bitcast_ln23_13_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 584 'dmul' 'mul2_6' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 585 [1/5] (3.33ns)   --->   "%mul2_7 = dmul i64 %bitcast_ln23_15_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 585 'dmul' 'mul2_7' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 586 [1/5] (3.33ns)   --->   "%mul2_8 = dmul i64 %bitcast_ln23_17_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 586 'dmul' 'mul2_8' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 587 [1/5] (3.33ns)   --->   "%mul2_9 = dmul i64 %bitcast_ln23_19_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 587 'dmul' 'mul2_9' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 588 [1/5] (3.33ns)   --->   "%mul2_s = dmul i64 %bitcast_ln23_21_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 588 'dmul' 'mul2_s' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 589 [1/5] (3.33ns)   --->   "%mul2_10 = dmul i64 %bitcast_ln23_23_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 589 'dmul' 'mul2_10' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 590 [1/5] (3.33ns)   --->   "%mul2_11 = dmul i64 %bitcast_ln23_25_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 590 'dmul' 'mul2_11' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 591 [1/5] (3.33ns)   --->   "%mul2_12 = dmul i64 %bitcast_ln23_27_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 591 'dmul' 'mul2_12' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 592 [1/5] (3.33ns)   --->   "%mul2_13 = dmul i64 %bitcast_ln23_29_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 592 'dmul' 'mul2_13' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 593 [1/5] (3.33ns)   --->   "%mul2_14 = dmul i64 %bitcast_ln23_31_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 593 'dmul' 'mul2_14' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 594 [1/5] (3.33ns)   --->   "%mul2_15 = dmul i64 %bitcast_ln23_33_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 594 'dmul' 'mul2_15' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 595 [1/5] (3.33ns)   --->   "%mul2_16 = dmul i64 %bitcast_ln23_35_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 595 'dmul' 'mul2_16' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 596 [1/5] (3.33ns)   --->   "%mul2_17 = dmul i64 %bitcast_ln23_37_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 596 'dmul' 'mul2_17' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 597 [1/5] (3.33ns)   --->   "%mul2_18 = dmul i64 %bitcast_ln23_39_read, i64 %add_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 597 'dmul' 'mul2_18' <Predicate = (icmp_ln20)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 2.89>
ST_113 : Operation 598 [5/5] (2.89ns)   --->   "%sub = dsub i64 %bitcast_ln23_2, i64 %mul2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 598 'dsub' 'sub' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 599 [5/5] (2.89ns)   --->   "%sub_1 = dsub i64 %bitcast_ln23_4, i64 %mul2_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 599 'dsub' 'sub_1' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 600 [5/5] (2.89ns)   --->   "%sub_2 = dsub i64 %bitcast_ln23_6, i64 %mul2_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 600 'dsub' 'sub_2' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 601 [5/5] (2.89ns)   --->   "%sub_3 = dsub i64 %bitcast_ln23_8, i64 %mul2_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 601 'dsub' 'sub_3' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 602 [5/5] (2.89ns)   --->   "%sub_4 = dsub i64 %bitcast_ln23_10, i64 %mul2_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 602 'dsub' 'sub_4' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 603 [5/5] (2.89ns)   --->   "%sub_5 = dsub i64 %bitcast_ln23_12, i64 %mul2_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 603 'dsub' 'sub_5' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 604 [5/5] (2.89ns)   --->   "%sub_6 = dsub i64 %bitcast_ln23_14, i64 %mul2_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 604 'dsub' 'sub_6' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 605 [5/5] (2.89ns)   --->   "%sub_7 = dsub i64 %bitcast_ln23_16, i64 %mul2_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 605 'dsub' 'sub_7' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 606 [5/5] (2.89ns)   --->   "%sub_8 = dsub i64 %bitcast_ln23_18, i64 %mul2_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 606 'dsub' 'sub_8' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 607 [5/5] (2.89ns)   --->   "%sub_9 = dsub i64 %bitcast_ln23_20, i64 %mul2_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 607 'dsub' 'sub_9' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 608 [5/5] (2.89ns)   --->   "%sub_s = dsub i64 %bitcast_ln23_22, i64 %mul2_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 608 'dsub' 'sub_s' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 609 [5/5] (2.89ns)   --->   "%sub_10 = dsub i64 %bitcast_ln23_24, i64 %mul2_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 609 'dsub' 'sub_10' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 610 [5/5] (2.89ns)   --->   "%sub_11 = dsub i64 %bitcast_ln23_26, i64 %mul2_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 610 'dsub' 'sub_11' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 611 [5/5] (2.89ns)   --->   "%sub_12 = dsub i64 %bitcast_ln23_28, i64 %mul2_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 611 'dsub' 'sub_12' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 612 [5/5] (2.89ns)   --->   "%sub_13 = dsub i64 %bitcast_ln23_30, i64 %mul2_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 612 'dsub' 'sub_13' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 613 [5/5] (2.89ns)   --->   "%sub_14 = dsub i64 %bitcast_ln23_32, i64 %mul2_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 613 'dsub' 'sub_14' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 614 [5/5] (2.89ns)   --->   "%sub_15 = dsub i64 %bitcast_ln23_34, i64 %mul2_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 614 'dsub' 'sub_15' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 615 [5/5] (2.89ns)   --->   "%sub_16 = dsub i64 %bitcast_ln23_36, i64 %mul2_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 615 'dsub' 'sub_16' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 616 [5/5] (2.89ns)   --->   "%sub_17 = dsub i64 %bitcast_ln23_38, i64 %mul2_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 616 'dsub' 'sub_17' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 617 [5/5] (2.89ns)   --->   "%sub_18 = dsub i64 %bitcast_ln23_40, i64 %mul2_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 617 'dsub' 'sub_18' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 2.89>
ST_114 : Operation 618 [4/5] (2.89ns)   --->   "%sub = dsub i64 %bitcast_ln23_2, i64 %mul2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 618 'dsub' 'sub' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 619 [4/5] (2.89ns)   --->   "%sub_1 = dsub i64 %bitcast_ln23_4, i64 %mul2_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 619 'dsub' 'sub_1' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 620 [4/5] (2.89ns)   --->   "%sub_2 = dsub i64 %bitcast_ln23_6, i64 %mul2_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 620 'dsub' 'sub_2' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 621 [4/5] (2.89ns)   --->   "%sub_3 = dsub i64 %bitcast_ln23_8, i64 %mul2_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 621 'dsub' 'sub_3' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 622 [4/5] (2.89ns)   --->   "%sub_4 = dsub i64 %bitcast_ln23_10, i64 %mul2_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 622 'dsub' 'sub_4' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 623 [4/5] (2.89ns)   --->   "%sub_5 = dsub i64 %bitcast_ln23_12, i64 %mul2_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 623 'dsub' 'sub_5' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 624 [4/5] (2.89ns)   --->   "%sub_6 = dsub i64 %bitcast_ln23_14, i64 %mul2_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 624 'dsub' 'sub_6' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 625 [4/5] (2.89ns)   --->   "%sub_7 = dsub i64 %bitcast_ln23_16, i64 %mul2_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 625 'dsub' 'sub_7' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 626 [4/5] (2.89ns)   --->   "%sub_8 = dsub i64 %bitcast_ln23_18, i64 %mul2_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 626 'dsub' 'sub_8' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 627 [4/5] (2.89ns)   --->   "%sub_9 = dsub i64 %bitcast_ln23_20, i64 %mul2_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 627 'dsub' 'sub_9' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 628 [4/5] (2.89ns)   --->   "%sub_s = dsub i64 %bitcast_ln23_22, i64 %mul2_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 628 'dsub' 'sub_s' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 629 [4/5] (2.89ns)   --->   "%sub_10 = dsub i64 %bitcast_ln23_24, i64 %mul2_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 629 'dsub' 'sub_10' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 630 [4/5] (2.89ns)   --->   "%sub_11 = dsub i64 %bitcast_ln23_26, i64 %mul2_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 630 'dsub' 'sub_11' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 631 [4/5] (2.89ns)   --->   "%sub_12 = dsub i64 %bitcast_ln23_28, i64 %mul2_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 631 'dsub' 'sub_12' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 632 [4/5] (2.89ns)   --->   "%sub_13 = dsub i64 %bitcast_ln23_30, i64 %mul2_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 632 'dsub' 'sub_13' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 633 [4/5] (2.89ns)   --->   "%sub_14 = dsub i64 %bitcast_ln23_32, i64 %mul2_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 633 'dsub' 'sub_14' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 634 [4/5] (2.89ns)   --->   "%sub_15 = dsub i64 %bitcast_ln23_34, i64 %mul2_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 634 'dsub' 'sub_15' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 635 [4/5] (2.89ns)   --->   "%sub_16 = dsub i64 %bitcast_ln23_36, i64 %mul2_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 635 'dsub' 'sub_16' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 636 [4/5] (2.89ns)   --->   "%sub_17 = dsub i64 %bitcast_ln23_38, i64 %mul2_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 636 'dsub' 'sub_17' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 637 [4/5] (2.89ns)   --->   "%sub_18 = dsub i64 %bitcast_ln23_40, i64 %mul2_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 637 'dsub' 'sub_18' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 2.89>
ST_115 : Operation 638 [3/5] (2.89ns)   --->   "%sub = dsub i64 %bitcast_ln23_2, i64 %mul2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 638 'dsub' 'sub' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 639 [3/5] (2.89ns)   --->   "%sub_1 = dsub i64 %bitcast_ln23_4, i64 %mul2_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 639 'dsub' 'sub_1' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 640 [3/5] (2.89ns)   --->   "%sub_2 = dsub i64 %bitcast_ln23_6, i64 %mul2_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 640 'dsub' 'sub_2' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 641 [3/5] (2.89ns)   --->   "%sub_3 = dsub i64 %bitcast_ln23_8, i64 %mul2_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 641 'dsub' 'sub_3' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 642 [3/5] (2.89ns)   --->   "%sub_4 = dsub i64 %bitcast_ln23_10, i64 %mul2_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 642 'dsub' 'sub_4' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 643 [3/5] (2.89ns)   --->   "%sub_5 = dsub i64 %bitcast_ln23_12, i64 %mul2_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 643 'dsub' 'sub_5' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 644 [3/5] (2.89ns)   --->   "%sub_6 = dsub i64 %bitcast_ln23_14, i64 %mul2_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 644 'dsub' 'sub_6' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 645 [3/5] (2.89ns)   --->   "%sub_7 = dsub i64 %bitcast_ln23_16, i64 %mul2_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 645 'dsub' 'sub_7' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 646 [3/5] (2.89ns)   --->   "%sub_8 = dsub i64 %bitcast_ln23_18, i64 %mul2_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 646 'dsub' 'sub_8' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 647 [3/5] (2.89ns)   --->   "%sub_9 = dsub i64 %bitcast_ln23_20, i64 %mul2_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 647 'dsub' 'sub_9' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 648 [3/5] (2.89ns)   --->   "%sub_s = dsub i64 %bitcast_ln23_22, i64 %mul2_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 648 'dsub' 'sub_s' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 649 [3/5] (2.89ns)   --->   "%sub_10 = dsub i64 %bitcast_ln23_24, i64 %mul2_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 649 'dsub' 'sub_10' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 650 [3/5] (2.89ns)   --->   "%sub_11 = dsub i64 %bitcast_ln23_26, i64 %mul2_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 650 'dsub' 'sub_11' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 651 [3/5] (2.89ns)   --->   "%sub_12 = dsub i64 %bitcast_ln23_28, i64 %mul2_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 651 'dsub' 'sub_12' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 652 [3/5] (2.89ns)   --->   "%sub_13 = dsub i64 %bitcast_ln23_30, i64 %mul2_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 652 'dsub' 'sub_13' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 653 [3/5] (2.89ns)   --->   "%sub_14 = dsub i64 %bitcast_ln23_32, i64 %mul2_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 653 'dsub' 'sub_14' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 654 [3/5] (2.89ns)   --->   "%sub_15 = dsub i64 %bitcast_ln23_34, i64 %mul2_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 654 'dsub' 'sub_15' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 655 [3/5] (2.89ns)   --->   "%sub_16 = dsub i64 %bitcast_ln23_36, i64 %mul2_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 655 'dsub' 'sub_16' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 656 [3/5] (2.89ns)   --->   "%sub_17 = dsub i64 %bitcast_ln23_38, i64 %mul2_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 656 'dsub' 'sub_17' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 657 [3/5] (2.89ns)   --->   "%sub_18 = dsub i64 %bitcast_ln23_40, i64 %mul2_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 657 'dsub' 'sub_18' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 2.89>
ST_116 : Operation 658 [2/5] (2.89ns)   --->   "%sub = dsub i64 %bitcast_ln23_2, i64 %mul2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 658 'dsub' 'sub' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 659 [2/5] (2.89ns)   --->   "%sub_1 = dsub i64 %bitcast_ln23_4, i64 %mul2_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 659 'dsub' 'sub_1' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 660 [2/5] (2.89ns)   --->   "%sub_2 = dsub i64 %bitcast_ln23_6, i64 %mul2_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 660 'dsub' 'sub_2' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 661 [2/5] (2.89ns)   --->   "%sub_3 = dsub i64 %bitcast_ln23_8, i64 %mul2_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 661 'dsub' 'sub_3' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 662 [2/5] (2.89ns)   --->   "%sub_4 = dsub i64 %bitcast_ln23_10, i64 %mul2_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 662 'dsub' 'sub_4' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 663 [2/5] (2.89ns)   --->   "%sub_5 = dsub i64 %bitcast_ln23_12, i64 %mul2_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 663 'dsub' 'sub_5' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 664 [2/5] (2.89ns)   --->   "%sub_6 = dsub i64 %bitcast_ln23_14, i64 %mul2_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 664 'dsub' 'sub_6' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 665 [2/5] (2.89ns)   --->   "%sub_7 = dsub i64 %bitcast_ln23_16, i64 %mul2_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 665 'dsub' 'sub_7' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 666 [2/5] (2.89ns)   --->   "%sub_8 = dsub i64 %bitcast_ln23_18, i64 %mul2_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 666 'dsub' 'sub_8' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 667 [2/5] (2.89ns)   --->   "%sub_9 = dsub i64 %bitcast_ln23_20, i64 %mul2_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 667 'dsub' 'sub_9' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 668 [2/5] (2.89ns)   --->   "%sub_s = dsub i64 %bitcast_ln23_22, i64 %mul2_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 668 'dsub' 'sub_s' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 669 [2/5] (2.89ns)   --->   "%sub_10 = dsub i64 %bitcast_ln23_24, i64 %mul2_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 669 'dsub' 'sub_10' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 670 [2/5] (2.89ns)   --->   "%sub_11 = dsub i64 %bitcast_ln23_26, i64 %mul2_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 670 'dsub' 'sub_11' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 671 [2/5] (2.89ns)   --->   "%sub_12 = dsub i64 %bitcast_ln23_28, i64 %mul2_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 671 'dsub' 'sub_12' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 672 [2/5] (2.89ns)   --->   "%sub_13 = dsub i64 %bitcast_ln23_30, i64 %mul2_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 672 'dsub' 'sub_13' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 673 [2/5] (2.89ns)   --->   "%sub_14 = dsub i64 %bitcast_ln23_32, i64 %mul2_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 673 'dsub' 'sub_14' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 674 [2/5] (2.89ns)   --->   "%sub_15 = dsub i64 %bitcast_ln23_34, i64 %mul2_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 674 'dsub' 'sub_15' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 675 [2/5] (2.89ns)   --->   "%sub_16 = dsub i64 %bitcast_ln23_36, i64 %mul2_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 675 'dsub' 'sub_16' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 676 [2/5] (2.89ns)   --->   "%sub_17 = dsub i64 %bitcast_ln23_38, i64 %mul2_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 676 'dsub' 'sub_17' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 677 [2/5] (2.89ns)   --->   "%sub_18 = dsub i64 %bitcast_ln23_40, i64 %mul2_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 677 'dsub' 'sub_18' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 2.89>
ST_117 : Operation 678 [1/5] (2.89ns)   --->   "%sub = dsub i64 %bitcast_ln23_2, i64 %mul2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 678 'dsub' 'sub' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 679 [1/5] (2.89ns)   --->   "%sub_1 = dsub i64 %bitcast_ln23_4, i64 %mul2_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 679 'dsub' 'sub_1' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 680 [1/5] (2.89ns)   --->   "%sub_2 = dsub i64 %bitcast_ln23_6, i64 %mul2_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 680 'dsub' 'sub_2' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 681 [1/5] (2.89ns)   --->   "%sub_3 = dsub i64 %bitcast_ln23_8, i64 %mul2_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 681 'dsub' 'sub_3' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 682 [1/5] (2.89ns)   --->   "%sub_4 = dsub i64 %bitcast_ln23_10, i64 %mul2_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 682 'dsub' 'sub_4' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 683 [1/5] (2.89ns)   --->   "%sub_5 = dsub i64 %bitcast_ln23_12, i64 %mul2_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 683 'dsub' 'sub_5' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 684 [1/5] (2.89ns)   --->   "%sub_6 = dsub i64 %bitcast_ln23_14, i64 %mul2_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 684 'dsub' 'sub_6' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 685 [1/5] (2.89ns)   --->   "%sub_7 = dsub i64 %bitcast_ln23_16, i64 %mul2_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 685 'dsub' 'sub_7' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 686 [1/5] (2.89ns)   --->   "%sub_8 = dsub i64 %bitcast_ln23_18, i64 %mul2_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 686 'dsub' 'sub_8' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 687 [1/5] (2.89ns)   --->   "%sub_9 = dsub i64 %bitcast_ln23_20, i64 %mul2_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 687 'dsub' 'sub_9' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 688 [1/5] (2.89ns)   --->   "%sub_s = dsub i64 %bitcast_ln23_22, i64 %mul2_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 688 'dsub' 'sub_s' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 689 [1/5] (2.89ns)   --->   "%sub_10 = dsub i64 %bitcast_ln23_24, i64 %mul2_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 689 'dsub' 'sub_10' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 690 [1/5] (2.89ns)   --->   "%sub_11 = dsub i64 %bitcast_ln23_26, i64 %mul2_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 690 'dsub' 'sub_11' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 691 [1/5] (2.89ns)   --->   "%sub_12 = dsub i64 %bitcast_ln23_28, i64 %mul2_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 691 'dsub' 'sub_12' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 692 [1/5] (2.89ns)   --->   "%sub_13 = dsub i64 %bitcast_ln23_30, i64 %mul2_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 692 'dsub' 'sub_13' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 693 [1/5] (2.89ns)   --->   "%sub_14 = dsub i64 %bitcast_ln23_32, i64 %mul2_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 693 'dsub' 'sub_14' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 694 [1/5] (2.89ns)   --->   "%sub_15 = dsub i64 %bitcast_ln23_34, i64 %mul2_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 694 'dsub' 'sub_15' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 695 [1/5] (2.89ns)   --->   "%sub_16 = dsub i64 %bitcast_ln23_36, i64 %mul2_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 695 'dsub' 'sub_16' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 696 [1/5] (2.89ns)   --->   "%sub_17 = dsub i64 %bitcast_ln23_38, i64 %mul2_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 696 'dsub' 'sub_17' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 697 [1/5] (2.89ns)   --->   "%sub_18 = dsub i64 %bitcast_ln23_40, i64 %mul2_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 697 'dsub' 'sub_18' <Predicate = (icmp_ln20)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 1.20>
ST_118 : Operation 698 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast i64 %sub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 698 'bitcast' 'bitcast_ln25' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_118 : Operation 699 [1/1] (1.20ns)   --->   "%store_ln25 = store i64 %bitcast_ln25, i10 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 699 'store' 'store_ln25' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_118 : Operation 700 [1/1] (0.00ns)   --->   "%bitcast_ln25_19 = bitcast i64 %sub_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 700 'bitcast' 'bitcast_ln25_19' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_118 : Operation 701 [1/1] (1.20ns)   --->   "%store_ln25 = store i64 %bitcast_ln25_19, i10 %A_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 701 'store' 'store_ln25' <Predicate = (icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 119 <SV = 118> <Delay = 1.20>
ST_119 : Operation 702 [1/1] (0.00ns)   --->   "%bitcast_ln25_18 = bitcast i64 %sub_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 702 'bitcast' 'bitcast_ln25_18' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 703 [1/1] (1.20ns)   --->   "%store_ln25 = store i64 %bitcast_ln25_18, i10 %A_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 703 'store' 'store_ln25' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 120 <SV = 119> <Delay = 1.20>
ST_120 : Operation 704 [1/1] (0.00ns)   --->   "%bitcast_ln25_16 = bitcast i64 %sub_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 704 'bitcast' 'bitcast_ln25_16' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 705 [1/1] (1.20ns)   --->   "%store_ln25 = store i64 %bitcast_ln25_16, i10 %A_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 705 'store' 'store_ln25' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_120 : Operation 706 [1/1] (0.00ns)   --->   "%bitcast_ln25_17 = bitcast i64 %sub_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 706 'bitcast' 'bitcast_ln25_17' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 707 [1/1] (1.20ns)   --->   "%store_ln25 = store i64 %bitcast_ln25_17, i10 %A_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 707 'store' 'store_ln25' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 121 <SV = 120> <Delay = 1.20>
ST_121 : Operation 708 [1/1] (0.00ns)   --->   "%bitcast_ln25_14 = bitcast i64 %sub_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 708 'bitcast' 'bitcast_ln25_14' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 709 [1/1] (1.20ns)   --->   "%store_ln25 = store i64 %bitcast_ln25_14, i10 %A_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 709 'store' 'store_ln25' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_121 : Operation 710 [1/1] (0.00ns)   --->   "%bitcast_ln25_15 = bitcast i64 %sub_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 710 'bitcast' 'bitcast_ln25_15' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 711 [1/1] (1.20ns)   --->   "%store_ln25 = store i64 %bitcast_ln25_15, i10 %A_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 711 'store' 'store_ln25' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 122 <SV = 121> <Delay = 1.20>
ST_122 : Operation 712 [1/1] (0.00ns)   --->   "%bitcast_ln25_1 = bitcast i64 %sub_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 712 'bitcast' 'bitcast_ln25_1' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 713 [1/1] (1.20ns)   --->   "%store_ln25 = store i64 %bitcast_ln25_1, i10 %A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 713 'store' 'store_ln25' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_122 : Operation 714 [1/1] (0.00ns)   --->   "%bitcast_ln25_13 = bitcast i64 %sub_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 714 'bitcast' 'bitcast_ln25_13' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 715 [1/1] (1.20ns)   --->   "%store_ln25 = store i64 %bitcast_ln25_13, i10 %A_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 715 'store' 'store_ln25' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 123 <SV = 122> <Delay = 1.20>
ST_123 : Operation 716 [1/1] (0.00ns)   --->   "%bitcast_ln25_12 = bitcast i64 %sub_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 716 'bitcast' 'bitcast_ln25_12' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 717 [1/1] (1.20ns)   --->   "%store_ln25 = store i64 %bitcast_ln25_12, i10 %A_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 717 'store' 'store_ln25' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 124 <SV = 123> <Delay = 1.20>
ST_124 : Operation 718 [1/1] (0.00ns)   --->   "%bitcast_ln25_10 = bitcast i64 %sub_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 718 'bitcast' 'bitcast_ln25_10' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 719 [1/1] (1.20ns)   --->   "%store_ln25 = store i64 %bitcast_ln25_10, i10 %A_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 719 'store' 'store_ln25' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_124 : Operation 720 [1/1] (0.00ns)   --->   "%bitcast_ln25_11 = bitcast i64 %sub_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 720 'bitcast' 'bitcast_ln25_11' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 721 [1/1] (1.20ns)   --->   "%store_ln25 = store i64 %bitcast_ln25_11, i10 %A_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 721 'store' 'store_ln25' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 125 <SV = 124> <Delay = 1.20>
ST_125 : Operation 722 [1/1] (0.00ns)   --->   "%bitcast_ln25_8 = bitcast i64 %sub_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 722 'bitcast' 'bitcast_ln25_8' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 723 [1/1] (1.20ns)   --->   "%store_ln25 = store i64 %bitcast_ln25_8, i10 %A_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 723 'store' 'store_ln25' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_125 : Operation 724 [1/1] (0.00ns)   --->   "%bitcast_ln25_9 = bitcast i64 %sub_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 724 'bitcast' 'bitcast_ln25_9' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 725 [1/1] (1.20ns)   --->   "%store_ln25 = store i64 %bitcast_ln25_9, i10 %A_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 725 'store' 'store_ln25' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 126 <SV = 125> <Delay = 1.20>
ST_126 : Operation 726 [1/1] (0.00ns)   --->   "%bitcast_ln25_6 = bitcast i64 %sub_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 726 'bitcast' 'bitcast_ln25_6' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 727 [1/1] (1.20ns)   --->   "%store_ln25 = store i64 %bitcast_ln25_6, i10 %A_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 727 'store' 'store_ln25' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_126 : Operation 728 [1/1] (0.00ns)   --->   "%bitcast_ln25_7 = bitcast i64 %sub_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 728 'bitcast' 'bitcast_ln25_7' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 729 [1/1] (1.20ns)   --->   "%store_ln25 = store i64 %bitcast_ln25_7, i10 %A_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 729 'store' 'store_ln25' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 127 <SV = 126> <Delay = 1.20>
ST_127 : Operation 730 [1/1] (0.00ns)   --->   "%bitcast_ln25_4 = bitcast i64 %sub_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 730 'bitcast' 'bitcast_ln25_4' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 731 [1/1] (1.20ns)   --->   "%store_ln25 = store i64 %bitcast_ln25_4, i10 %A_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 731 'store' 'store_ln25' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_127 : Operation 732 [1/1] (0.00ns)   --->   "%bitcast_ln25_5 = bitcast i64 %sub_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 732 'bitcast' 'bitcast_ln25_5' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 733 [1/1] (1.20ns)   --->   "%store_ln25 = store i64 %bitcast_ln25_5, i10 %A_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 733 'store' 'store_ln25' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 128 <SV = 127> <Delay = 1.20>
ST_128 : Operation 734 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:9]   --->   Operation 734 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 735 [1/1] (0.00ns)   --->   "%bitcast_ln25_2 = bitcast i64 %sub_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 735 'bitcast' 'bitcast_ln25_2' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 736 [1/1] (1.20ns)   --->   "%store_ln25 = store i64 %bitcast_ln25_2, i10 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 736 'store' 'store_ln25' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_128 : Operation 737 [1/1] (0.00ns)   --->   "%bitcast_ln25_3 = bitcast i64 %sub_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 737 'bitcast' 'bitcast_ln25_3' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 738 [1/1] (1.20ns)   --->   "%store_ln25 = store i64 %bitcast_ln25_3, i10 %A_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25]   --->   Operation 738 'store' 'store_ln25' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_128 : Operation 739 [1/1] (0.00ns)   --->   "%br_ln20 = br void %VITIS_LOOP_22_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:20]   --->   Operation 739 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.2ns
The critical path consists of the following:
	'alloca' operation ('j') [25]  (0 ns)
	'load' operation ('j', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:20) on local variable 'j' [53]  (0 ns)
	'getelementptr' operation ('A_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [64]  (0 ns)
	'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) on array 'A' [131]  (1.2 ns)

 <State 2>: 1.2ns
The critical path consists of the following:
	'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) on array 'A' [131]  (1.2 ns)

 <State 3>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [133]  (3.33 ns)

 <State 4>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [133]  (3.33 ns)

 <State 5>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [133]  (3.33 ns)

 <State 6>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [133]  (3.33 ns)

 <State 7>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [133]  (3.33 ns)

 <State 8>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [137]  (3.33 ns)

 <State 9>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [137]  (3.33 ns)

 <State 10>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [137]  (3.33 ns)

 <State 11>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [137]  (3.33 ns)

 <State 12>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [134]  (2.9 ns)

 <State 13>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [141]  (3.33 ns)

 <State 14>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [141]  (3.33 ns)

 <State 15>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [141]  (3.33 ns)

 <State 16>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [141]  (3.33 ns)

 <State 17>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [141]  (3.33 ns)

 <State 18>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [149]  (3.33 ns)

 <State 19>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [157]  (3.33 ns)

 <State 20>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [165]  (3.33 ns)

 <State 21>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [173]  (3.33 ns)

 <State 22>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [181]  (3.33 ns)

 <State 23>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [189]  (3.33 ns)

 <State 24>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [197]  (3.33 ns)

 <State 25>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [205]  (3.33 ns)

 <State 26>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [146]  (2.9 ns)

 <State 27>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [146]  (2.9 ns)

 <State 28>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [150]  (2.9 ns)

 <State 29>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [150]  (2.9 ns)

 <State 30>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [150]  (2.9 ns)

 <State 31>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [150]  (2.9 ns)

 <State 32>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [150]  (2.9 ns)

 <State 33>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [154]  (2.9 ns)

 <State 34>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [154]  (2.9 ns)

 <State 35>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [154]  (2.9 ns)

 <State 36>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [154]  (2.9 ns)

 <State 37>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [154]  (2.9 ns)

 <State 38>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [158]  (2.9 ns)

 <State 39>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [158]  (2.9 ns)

 <State 40>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [158]  (2.9 ns)

 <State 41>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [158]  (2.9 ns)

 <State 42>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [158]  (2.9 ns)

 <State 43>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [162]  (2.9 ns)

 <State 44>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [162]  (2.9 ns)

 <State 45>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [162]  (2.9 ns)

 <State 46>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [162]  (2.9 ns)

 <State 47>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [162]  (2.9 ns)

 <State 48>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [166]  (2.9 ns)

 <State 49>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [166]  (2.9 ns)

 <State 50>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [166]  (2.9 ns)

 <State 51>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [166]  (2.9 ns)

 <State 52>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [166]  (2.9 ns)

 <State 53>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [170]  (2.9 ns)

 <State 54>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [170]  (2.9 ns)

 <State 55>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [170]  (2.9 ns)

 <State 56>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [170]  (2.9 ns)

 <State 57>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [170]  (2.9 ns)

 <State 58>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [174]  (2.9 ns)

 <State 59>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [174]  (2.9 ns)

 <State 60>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [174]  (2.9 ns)

 <State 61>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [174]  (2.9 ns)

 <State 62>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [174]  (2.9 ns)

 <State 63>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [178]  (2.9 ns)

 <State 64>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [178]  (2.9 ns)

 <State 65>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [178]  (2.9 ns)

 <State 66>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [178]  (2.9 ns)

 <State 67>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [178]  (2.9 ns)

 <State 68>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [182]  (2.9 ns)

 <State 69>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [182]  (2.9 ns)

 <State 70>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [182]  (2.9 ns)

 <State 71>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [182]  (2.9 ns)

 <State 72>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [182]  (2.9 ns)

 <State 73>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [186]  (2.9 ns)

 <State 74>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [186]  (2.9 ns)

 <State 75>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [186]  (2.9 ns)

 <State 76>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [186]  (2.9 ns)

 <State 77>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [186]  (2.9 ns)

 <State 78>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [190]  (2.9 ns)

 <State 79>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [190]  (2.9 ns)

 <State 80>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [190]  (2.9 ns)

 <State 81>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [190]  (2.9 ns)

 <State 82>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [190]  (2.9 ns)

 <State 83>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [194]  (2.9 ns)

 <State 84>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [194]  (2.9 ns)

 <State 85>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [194]  (2.9 ns)

 <State 86>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [194]  (2.9 ns)

 <State 87>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [194]  (2.9 ns)

 <State 88>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [198]  (2.9 ns)

 <State 89>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [198]  (2.9 ns)

 <State 90>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [198]  (2.9 ns)

 <State 91>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [198]  (2.9 ns)

 <State 92>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [198]  (2.9 ns)

 <State 93>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [202]  (2.9 ns)

 <State 94>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [202]  (2.9 ns)

 <State 95>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [202]  (2.9 ns)

 <State 96>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [202]  (2.9 ns)

 <State 97>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [202]  (2.9 ns)

 <State 98>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [206]  (2.9 ns)

 <State 99>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [206]  (2.9 ns)

 <State 100>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [206]  (2.9 ns)

 <State 101>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [206]  (2.9 ns)

 <State 102>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [206]  (2.9 ns)

 <State 103>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [210]  (2.9 ns)

 <State 104>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [210]  (2.9 ns)

 <State 105>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [210]  (2.9 ns)

 <State 106>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [210]  (2.9 ns)

 <State 107>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [210]  (2.9 ns)

 <State 108>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25) [213]  (3.33 ns)

 <State 109>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25) [213]  (3.33 ns)

 <State 110>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25) [213]  (3.33 ns)

 <State 111>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25) [213]  (3.33 ns)

 <State 112>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25) [213]  (3.33 ns)

 <State 113>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25) [214]  (2.9 ns)

 <State 114>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25) [214]  (2.9 ns)

 <State 115>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25) [214]  (2.9 ns)

 <State 116>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25) [214]  (2.9 ns)

 <State 117>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25) [214]  (2.9 ns)

 <State 118>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25) of variable 'bitcast_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25 on array 'A' [216]  (1.2 ns)

 <State 119>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25) of variable 'bitcast_ln25_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25 on array 'A' [288]  (1.2 ns)

 <State 120>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25) of variable 'bitcast_ln25_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25 on array 'A' [280]  (1.2 ns)

 <State 121>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25) of variable 'bitcast_ln25_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25 on array 'A' [272]  (1.2 ns)

 <State 122>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25) of variable 'bitcast_ln25_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25 on array 'A' [220]  (1.2 ns)

 <State 123>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25) of variable 'bitcast_ln25_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25 on array 'A' [264]  (1.2 ns)

 <State 124>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25) of variable 'bitcast_ln25_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25 on array 'A' [256]  (1.2 ns)

 <State 125>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25) of variable 'bitcast_ln25_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25 on array 'A' [248]  (1.2 ns)

 <State 126>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25) of variable 'bitcast_ln25_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25 on array 'A' [240]  (1.2 ns)

 <State 127>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25) of variable 'bitcast_ln25_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25 on array 'A' [232]  (1.2 ns)

 <State 128>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25) of variable 'bitcast_ln25_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25 on array 'A' [224]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
