###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Oct 16 20:38:30 2025
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: MET Setup Check with Pin UART_RX_ClkDiv/New_clk_reg/CK 
Endpoint:   UART_RX_ClkDiv/New_clk_reg/SN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.452
- Setup                         0.046
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                10.381
- Arrival Time                  3.284
= Slack Time                    7.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.097 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.118 | 0.798 |   0.798 |    7.895 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.251 | 0.928 |   1.726 |    8.823 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.105 | 0.848 |   2.573 |    9.670 | 
     | FE_OFC5_M_Domain2_SYNC_RST            | A ^ -> Y ^ | BUFX5M    | 0.933 | 0.707 |   3.281 |   10.378 | 
     | UART_RX_ClkDiv/New_clk_reg            | SN ^       | SDFFSX1M  | 0.933 | 0.003 |   3.284 |   10.381 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.097 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.068 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.032 | 
     | UART_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.100 | 0.166 |   0.231 |   -6.866 | 
     | UART_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.076 | 0.139 |   0.369 |   -6.728 | 
     | UART_CLK_M__L2_I1          | A ^ -> Y ^ | BUFX8M     | 0.037 | 0.083 |   0.452 |   -6.645 | 
     | UART_RX_ClkDiv/New_clk_reg | CK ^       | SDFFSX1M   | 0.037 | 0.000 |   0.452 |   -6.645 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin RegFile/\memory_reg[15][0] /CK 
Endpoint:   RegFile/\memory_reg[15][0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.560
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.164
- Arrival Time                  4.035
= Slack Time                    7.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.128 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.032 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.961 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.674 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.354 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.072 | 
     | RegFile/\memory_reg[15][0]            | RN ^       | SDFFRQX2M | 1.060 | 0.092 |   4.035 |   11.164 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.128 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.099 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.063 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -6.986 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.880 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.776 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.675 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.571 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.462 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.356 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.277 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.055 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.871 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.791 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.721 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.089 |   1.497 |   -5.631 | 
     | REF_CLK_M__L5_I10          | A v -> Y ^ | CLKINVX40M | 0.052 | 0.062 |   1.559 |   -5.569 | 
     | RegFile/\memory_reg[15][0] | CK ^       | SDFFRQX2M  | 0.052 | 0.002 |   1.560 |   -5.568 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin RegFile/\memory_reg[14][1] /CK 
Endpoint:   RegFile/\memory_reg[14][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.562
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.165
- Arrival Time                  4.035
= Slack Time                    7.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.130 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.034 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.963 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.676 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.356 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.073 | 
     | RegFile/\memory_reg[14][1]            | RN ^       | SDFFRQX2M | 1.060 | 0.091 |   4.035 |   11.165 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.130 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.100 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.065 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -6.987 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.881 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.778 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.676 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.572 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.464 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.358 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.279 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.057 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.873 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.792 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.722 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.089 |   1.497 |   -5.633 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.062 |   1.559 |   -5.570 | 
     | RegFile/\memory_reg[14][1] | CK ^       | SDFFRQX2M  | 0.052 | 0.002 |   1.562 |   -5.568 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin RegFile/\memory_reg[15][1] /CK 
Endpoint:   RegFile/\memory_reg[15][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.561
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.164
- Arrival Time                  4.034
= Slack Time                    7.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.130 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.034 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.963 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.676 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.356 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.074 | 
     | RegFile/\memory_reg[15][1]            | RN ^       | SDFFRQX2M | 1.059 | 0.090 |   4.034 |   11.164 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.130 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.101 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.065 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -6.987 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.882 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.778 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.677 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.572 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.464 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.358 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.279 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.057 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.873 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.792 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.722 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.089 |   1.497 |   -5.633 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.062 |   1.559 |   -5.570 | 
     | RegFile/\memory_reg[15][1] | CK ^       | SDFFRQX2M  | 0.052 | 0.001 |   1.561 |   -5.569 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin RegFile/\memory_reg[7][6] /CK 
Endpoint:   RegFile/\memory_reg[7][6] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.563
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.166
- Arrival Time                  4.036
= Slack Time                    7.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.130 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.034 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.963 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.676 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.356 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.074 | 
     | RegFile/\memory_reg[7][6]             | RN ^       | SDFFRQX2M | 1.061 | 0.092 |   4.036 |   11.166 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.130 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.101 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.065 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -6.987 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.882 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.778 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.677 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.573 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.464 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.358 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.279 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.057 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.873 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.792 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.722 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.630 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.052 | 0.060 |   1.560 |   -5.570 | 
     | RegFile/\memory_reg[7][6] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.563 |   -5.567 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin RegFile/\memory_reg[7][5] /CK 
Endpoint:   RegFile/\memory_reg[7][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.563
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.166
- Arrival Time                  4.036
= Slack Time                    7.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.130 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.034 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.963 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.676 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.356 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.074 | 
     | RegFile/\memory_reg[7][5]             | RN ^       | SDFFRQX2M | 1.061 | 0.092 |   4.036 |   11.166 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.130 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.101 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.065 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -6.988 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.882 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.778 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.677 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.573 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.464 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.358 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.279 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.057 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.873 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.793 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.723 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.630 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.052 | 0.060 |   1.560 |   -5.570 | 
     | RegFile/\memory_reg[7][5] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.563 |   -5.567 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin RegFile/\memory_reg[13][2] /CK 
Endpoint:   RegFile/\memory_reg[13][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.563
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.166
- Arrival Time                  4.036
= Slack Time                    7.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.130 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.034 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.964 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.676 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.356 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.074 | 
     | RegFile/\memory_reg[13][2]            | RN ^       | SDFFRQX2M | 1.061 | 0.092 |   4.036 |   11.166 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.130 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.101 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.065 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -6.988 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.882 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.778 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.677 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.573 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.464 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.358 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.279 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.057 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.873 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.793 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.723 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.630 | 
     | REF_CLK_M__L5_I12          | A v -> Y ^ | CLKINVX40M | 0.052 | 0.060 |   1.560 |   -5.570 | 
     | RegFile/\memory_reg[13][2] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.563 |   -5.567 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin RegFile/\memory_reg[15][2] /CK 
Endpoint:   RegFile/\memory_reg[15][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.561
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.164
- Arrival Time                  4.034
= Slack Time                    7.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.130 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.034 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.964 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.677 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.356 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.074 | 
     | RegFile/\memory_reg[15][2]            | RN ^       | SDFFRQX2M | 1.060 | 0.090 |   4.034 |   11.164 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.130 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.101 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.065 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -6.988 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.882 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.779 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.677 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.573 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.464 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.359 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.279 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.057 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.874 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.793 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.723 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.089 |   1.497 |   -5.633 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.062 |   1.559 |   -5.571 | 
     | RegFile/\memory_reg[15][2] | CK ^       | SDFFRQX2M  | 0.052 | 0.002 |   1.561 |   -5.569 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin RegFile/\memory_reg[14][2] /CK 
Endpoint:   RegFile/\memory_reg[14][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.563
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.166
- Arrival Time                  4.035
= Slack Time                    7.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.130 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.034 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.964 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.677 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.356 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.074 | 
     | RegFile/\memory_reg[14][2]            | RN ^       | SDFFRQX2M | 1.061 | 0.092 |   4.035 |   11.166 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.130 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.101 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.065 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -6.988 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.882 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.779 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.677 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.573 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.464 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.359 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.279 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.057 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.874 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.793 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.723 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.631 | 
     | REF_CLK_M__L5_I12          | A v -> Y ^ | CLKINVX40M | 0.052 | 0.060 |   1.560 |   -5.570 | 
     | RegFile/\memory_reg[14][2] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.563 |   -5.568 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin RegFile/\memory_reg[12][5] /CK 
Endpoint:   RegFile/\memory_reg[12][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.563
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.166
- Arrival Time                  4.035
= Slack Time                    7.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.131 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.035 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.964 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.677 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.357 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.075 | 
     | RegFile/\memory_reg[12][5]            | RN ^       | SDFFRQX2M | 1.060 | 0.091 |   4.035 |   11.166 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.131 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.101 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.066 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -6.988 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.883 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.779 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.678 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.573 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.465 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.359 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.280 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.058 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.874 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.793 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.723 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.089 |   1.497 |   -5.634 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.062 |   1.559 |   -5.571 | 
     | RegFile/\memory_reg[12][5] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.563 |   -5.568 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin RegFile/\memory_reg[15][5] /CK 
Endpoint:   RegFile/\memory_reg[15][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.563
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.166
- Arrival Time                  4.035
= Slack Time                    7.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.131 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.035 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.964 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.677 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.357 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.075 | 
     | RegFile/\memory_reg[15][5]            | RN ^       | SDFFRQX2M | 1.060 | 0.091 |   4.035 |   11.166 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.131 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.101 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.066 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -6.988 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.883 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.779 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.678 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.573 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.465 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.359 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.280 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.058 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.874 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.793 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.723 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.089 |   1.497 |   -5.634 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.062 |   1.559 |   -5.571 | 
     | RegFile/\memory_reg[15][5] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.563 |   -5.568 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin RegFile/\memory_reg[15][4] /CK 
Endpoint:   RegFile/\memory_reg[15][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.563
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.166
- Arrival Time                  4.035
= Slack Time                    7.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.131 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.035 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.964 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.677 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.357 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.075 | 
     | RegFile/\memory_reg[15][4]            | RN ^       | SDFFRQX2M | 1.060 | 0.091 |   4.035 |   11.166 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.131 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.102 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.066 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -6.988 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.883 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.779 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.678 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.574 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.465 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.359 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.280 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.058 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.874 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.793 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.723 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.089 |   1.497 |   -5.634 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.062 |   1.559 |   -5.572 | 
     | RegFile/\memory_reg[15][4] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.562 |   -5.568 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin RegFile/\memory_reg[13][5] /CK 
Endpoint:   RegFile/\memory_reg[13][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.563
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.166
- Arrival Time                  4.034
= Slack Time                    7.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.131 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.035 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.965 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.678 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.357 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.075 | 
     | RegFile/\memory_reg[13][5]            | RN ^       | SDFFRQX2M | 1.060 | 0.091 |   4.034 |   11.166 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.131 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.102 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.066 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -6.989 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.883 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.779 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.678 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.574 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.465 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.360 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.280 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.058 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.875 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.794 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.724 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.089 |   1.497 |   -5.634 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.062 |   1.559 |   -5.572 | 
     | RegFile/\memory_reg[13][5] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.563 |   -5.569 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin RegFile/\memory_reg[14][5] /CK 
Endpoint:   RegFile/\memory_reg[14][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.563
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.166
- Arrival Time                  4.034
= Slack Time                    7.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.131 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.035 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.965 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.678 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.357 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.075 | 
     | RegFile/\memory_reg[14][5]            | RN ^       | SDFFRQX2M | 1.060 | 0.091 |   4.034 |   11.166 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.131 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.102 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.066 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -6.989 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.883 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.780 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.678 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.574 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.465 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.360 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.280 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.058 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.875 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.794 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.724 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.089 |   1.497 |   -5.634 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.062 |   1.559 |   -5.572 | 
     | RegFile/\memory_reg[14][5] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.563 |   -5.569 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin RegFile/\memory_reg[13][6] /CK 
Endpoint:   RegFile/\memory_reg[13][6] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.563
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.166
- Arrival Time                  4.034
= Slack Time                    7.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.131 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.035 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.965 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.678 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.357 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.075 | 
     | RegFile/\memory_reg[13][6]            | RN ^       | SDFFRQX2M | 1.060 | 0.091 |   4.034 |   11.166 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.131 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.102 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.066 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -6.989 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.883 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.780 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.678 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.574 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.465 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.360 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.280 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.058 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.875 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.794 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.724 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.089 |   1.497 |   -5.634 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.062 |   1.559 |   -5.572 | 
     | RegFile/\memory_reg[13][6] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.563 |   -5.569 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin RegFile/\memory_reg[14][4] /CK 
Endpoint:   RegFile/\memory_reg[14][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.562
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.165
- Arrival Time                  4.033
= Slack Time                    7.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.132 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.036 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.965 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.678 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.358 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.076 | 
     | RegFile/\memory_reg[14][4]            | RN ^       | SDFFRQX2M | 1.059 | 0.090 |   4.033 |   11.165 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.132 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.103 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.067 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -6.989 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.884 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.780 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.679 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.575 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.466 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.360 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.281 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.059 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.875 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.794 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.724 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.089 |   1.497 |   -5.635 | 
     | REF_CLK_M__L5_I11          | A v -> Y ^ | CLKINVX40M | 0.052 | 0.063 |   1.560 |   -5.572 | 
     | RegFile/\memory_reg[14][4] | CK ^       | SDFFRQX2M  | 0.052 | 0.002 |   1.562 |   -5.570 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin RegFile/\memory_reg[12][4] /CK 
Endpoint:   RegFile/\memory_reg[12][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.562
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.165
- Arrival Time                  4.033
= Slack Time                    7.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.133 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.036 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.966 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.679 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.359 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.076 | 
     | RegFile/\memory_reg[12][4]            | RN ^       | SDFFRQX2M | 1.059 | 0.089 |   4.033 |   11.165 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.133 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.103 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.067 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -6.990 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.884 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.781 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.679 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.575 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.467 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.361 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.281 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.060 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.876 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.795 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.725 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.089 |   1.497 |   -5.636 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.062 |   1.559 |   -5.573 | 
     | RegFile/\memory_reg[12][4] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.562 |   -5.570 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin RegFile/\memory_reg[15][3] /CK 
Endpoint:   RegFile/\memory_reg[15][3] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.562
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.165
- Arrival Time                  4.032
= Slack Time                    7.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.133 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.037 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.966 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.679 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.359 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.077 | 
     | RegFile/\memory_reg[15][3]            | RN ^       | SDFFRQX2M | 1.059 | 0.089 |   4.032 |   11.165 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.133 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.104 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.068 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -6.990 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.885 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.781 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.680 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.576 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.467 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.361 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.282 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.060 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.876 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.795 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.725 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.089 |   1.497 |   -5.636 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.062 |   1.559 |   -5.574 | 
     | RegFile/\memory_reg[15][3] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.562 |   -5.571 | 
     +-------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin RegFile/\memory_reg[13][4] /CK 
Endpoint:   RegFile/\memory_reg[13][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.562
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.165
- Arrival Time                  4.032
= Slack Time                    7.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.133 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.037 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.966 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.679 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.359 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.077 | 
     | RegFile/\memory_reg[13][4]            | RN ^       | SDFFRQX2M | 1.059 | 0.089 |   4.032 |   11.165 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.133 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.104 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.068 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -6.990 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.885 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.781 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.680 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.576 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.467 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.361 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.282 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.060 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.876 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.795 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.725 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.089 |   1.497 |   -5.636 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.062 |   1.559 |   -5.574 | 
     | RegFile/\memory_reg[13][4] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.562 |   -5.571 | 
     +-------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin RegFile/\memory_reg[14][3] /CK 
Endpoint:   RegFile/\memory_reg[14][3] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.562
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.165
- Arrival Time                  4.031
= Slack Time                    7.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.135 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.039 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.968 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.681 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.361 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.078 | 
     | RegFile/\memory_reg[14][3]            | RN ^       | SDFFRQX2M | 1.057 | 0.087 |   4.031 |   11.165 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.135 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.105 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.070 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -6.992 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.886 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.783 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.681 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.577 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.469 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.363 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.283 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.062 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.878 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.797 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.727 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.089 |   1.497 |   -5.638 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.062 |   1.559 |   -5.575 | 
     | RegFile/\memory_reg[14][3] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.562 |   -5.573 | 
     +-------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin RegFile/\memory_reg[12][3] /CK 
Endpoint:   RegFile/\memory_reg[12][3] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.562
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.165
- Arrival Time                  4.029
= Slack Time                    7.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.137 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.040 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.970 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.683 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.363 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.080 | 
     | RegFile/\memory_reg[12][3]            | RN ^       | SDFFRQX2M | 1.056 | 0.085 |   4.029 |   11.165 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.137 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.107 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.071 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -6.994 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.888 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.785 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.683 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.579 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.471 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.365 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.285 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.064 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.880 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.799 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.729 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.089 |   1.497 |   -5.640 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.062 |   1.559 |   -5.577 | 
     | RegFile/\memory_reg[12][3] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.562 |   -5.575 | 
     +-------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin RegFile/\memory_reg[13][3] /CK 
Endpoint:   RegFile/\memory_reg[13][3] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.563
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.167
- Arrival Time                  4.027
= Slack Time                    7.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.139 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.043 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.973 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.686 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.365 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.083 | 
     | RegFile/\memory_reg[13][3]            | RN ^       | SDFFRQX2M | 1.055 | 0.084 |   4.027 |   11.167 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.139 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.110 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.074 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -6.997 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.891 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.788 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.686 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.582 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.473 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.368 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.288 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.066 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.883 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.802 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.732 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.640 | 
     | REF_CLK_M__L5_I12          | A v -> Y ^ | CLKINVX40M | 0.052 | 0.060 |   1.560 |   -5.579 | 
     | RegFile/\memory_reg[13][3] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.563 |   -5.576 | 
     +-------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin RegFile/\memory_reg[7][4] /CK 
Endpoint:   RegFile/\memory_reg[7][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.563
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.167
- Arrival Time                  4.024
= Slack Time                    7.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.143 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.047 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.976 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.689 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.369 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.086 | 
     | RegFile/\memory_reg[7][4]             | RN ^       | SDFFRQX2M | 1.053 | 0.080 |   4.024 |   11.167 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.143 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.113 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.078 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -7.000 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.894 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.791 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.689 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.585 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.477 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.371 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.292 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.070 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.886 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.805 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.735 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.643 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.052 | 0.060 |   1.560 |   -5.583 | 
     | RegFile/\memory_reg[7][4] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.563 |   -5.579 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin RegFile/\memory_reg[12][2] /CK 
Endpoint:   RegFile/\memory_reg[12][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.563
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.167
- Arrival Time                  4.024
= Slack Time                    7.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.143 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.047 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.977 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.689 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.369 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.087 | 
     | RegFile/\memory_reg[12][2]            | RN ^       | SDFFRQX2M | 1.052 | 0.080 |   4.024 |   11.167 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.143 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.114 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.078 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -7.001 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.895 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.791 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.690 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.586 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.477 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.371 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.292 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.070 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.886 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.806 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.736 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.643 | 
     | REF_CLK_M__L5_I12          | A v -> Y ^ | CLKINVX40M | 0.052 | 0.060 |   1.560 |   -5.583 | 
     | RegFile/\memory_reg[12][2] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.563 |   -5.580 | 
     +-------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin RegFile/\memory_reg[7][0] /CK 
Endpoint:   RegFile/\memory_reg[7][0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.563
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.166
- Arrival Time                  4.023
= Slack Time                    7.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.143 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.047 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.977 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.690 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.369 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.087 | 
     | RegFile/\memory_reg[7][0]             | RN ^       | SDFFRQX2M | 1.052 | 0.079 |   4.023 |   11.166 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.143 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.114 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.078 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -7.001 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.895 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.791 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.690 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.586 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.477 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.372 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.292 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.070 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.887 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.806 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.736 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.644 | 
     | REF_CLK_M__L5_I14         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.062 |   1.562 |   -5.582 | 
     | RegFile/\memory_reg[7][0] | CK ^       | SDFFRQX2M  | 0.053 | 0.001 |   1.563 |   -5.581 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin RegFile/\memory_reg[3][0] /CK 
Endpoint:   RegFile/\memory_reg[3][0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.563
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.167
- Arrival Time                  4.023
= Slack Time                    7.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.143 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.047 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.977 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.690 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.369 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.087 | 
     | RegFile/\memory_reg[3][0]             | RN ^       | SDFFRQX2M | 1.052 | 0.079 |   4.023 |   11.167 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.143 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.114 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.078 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -7.001 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.895 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.792 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.690 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.586 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.477 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.372 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.292 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.070 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.887 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.806 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.736 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.644 | 
     | REF_CLK_M__L5_I14         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.062 |   1.562 |   -5.582 | 
     | RegFile/\memory_reg[3][0] | CK ^       | SDFFRQX2M  | 0.053 | 0.001 |   1.563 |   -5.581 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin RegFile/\memory_reg[4][0] /CK 
Endpoint:   RegFile/\memory_reg[4][0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.564
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.168
- Arrival Time                  4.024
= Slack Time                    7.144
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.144 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.048 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.977 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.690 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.370 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.088 | 
     | RegFile/\memory_reg[4][0]             | RN ^       | SDFFRQX2M | 1.052 | 0.080 |   4.024 |   11.168 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.144 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.115 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.079 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -7.001 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.896 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.792 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.691 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.586 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.478 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.372 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.293 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.071 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.887 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.806 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.736 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.644 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.060 |   1.560 |   -5.584 | 
     | RegFile/\memory_reg[4][0] | CK ^       | SDFFRQX2M  | 0.053 | 0.004 |   1.564 |   -5.580 | 
     +------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin RegFile/\memory_reg[6][0] /CK 
Endpoint:   RegFile/\memory_reg[6][0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.564
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.168
- Arrival Time                  4.024
= Slack Time                    7.144
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.144 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.048 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.977 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.690 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.370 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.088 | 
     | RegFile/\memory_reg[6][0]             | RN ^       | SDFFRQX2M | 1.052 | 0.080 |   4.024 |   11.168 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.144 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.115 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.079 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -7.001 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.896 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.792 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.691 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.587 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.478 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.372 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.293 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.071 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.887 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.806 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.736 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.644 | 
     | REF_CLK_M__L5_I14         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.062 |   1.561 |   -5.582 | 
     | RegFile/\memory_reg[6][0] | CK ^       | SDFFRQX2M  | 0.053 | 0.002 |   1.564 |   -5.580 | 
     +------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin RegFile/\memory_reg[3][2] /CK 
Endpoint:   RegFile/\memory_reg[3][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.564
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.168
- Arrival Time                  4.024
= Slack Time                    7.144
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.144 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.048 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.977 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.690 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.370 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.088 | 
     | RegFile/\memory_reg[3][2]             | RN ^       | SDFFRQX2M | 1.052 | 0.080 |   4.024 |   11.168 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.144 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.115 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.079 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -7.001 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.896 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.792 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.691 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.587 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.478 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.372 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.293 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.071 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.887 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.806 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.736 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.644 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.060 |   1.560 |   -5.584 | 
     | RegFile/\memory_reg[3][2] | CK ^       | SDFFRQX2M  | 0.053 | 0.005 |   1.564 |   -5.580 | 
     +------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin RegFile/\memory_reg[7][1] /CK 
Endpoint:   RegFile/\memory_reg[7][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.563
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.167
- Arrival Time                  4.022
= Slack Time                    7.144
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.144 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.048 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.977 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.690 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.370 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.088 | 
     | RegFile/\memory_reg[7][1]             | RN ^       | SDFFRQX2M | 1.051 | 0.079 |   4.022 |   11.167 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.144 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.115 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.079 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -7.001 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.896 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.792 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.691 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.587 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.478 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.372 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.293 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.071 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.887 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.806 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.736 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.644 | 
     | REF_CLK_M__L5_I13         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.062 |   1.562 |   -5.582 | 
     | RegFile/\memory_reg[7][1] | CK ^       | SDFFRQX2M  | 0.054 | 0.000 |   1.562 |   -5.582 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin RegFile/\memory_reg[6][1] /CK 
Endpoint:   RegFile/\memory_reg[6][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.563
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.167
- Arrival Time                  4.023
= Slack Time                    7.144
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.144 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.048 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.977 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.690 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.370 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.088 | 
     | RegFile/\memory_reg[6][1]             | RN ^       | SDFFRQX2M | 1.051 | 0.079 |   4.023 |   11.167 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.144 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.115 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.079 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -7.001 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.896 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.792 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.691 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.587 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.478 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.372 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.293 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.071 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.887 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.806 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.736 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.644 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.060 |   1.560 |   -5.584 | 
     | RegFile/\memory_reg[6][1] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.563 |   -5.581 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin RegFile/\memory_reg[3][1] /CK 
Endpoint:   RegFile/\memory_reg[3][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.564
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.168
- Arrival Time                  4.024
= Slack Time                    7.144
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.144 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.048 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.978 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.690 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.370 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.088 | 
     | RegFile/\memory_reg[3][1]             | RN ^       | SDFFRQX2M | 1.052 | 0.080 |   4.024 |   11.168 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.144 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.115 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.079 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -7.002 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.896 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.792 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.691 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.587 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.478 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.372 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.293 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.071 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.887 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.807 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.737 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.644 | 
     | REF_CLK_M__L5_I14         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.062 |   1.562 |   -5.583 | 
     | RegFile/\memory_reg[3][1] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.564 |   -5.580 | 
     +------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin RegFile/\memory_reg[4][7] /CK 
Endpoint:   RegFile/\memory_reg[4][7] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.561
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.165
- Arrival Time                  4.021
= Slack Time                    7.144
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.144 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.048 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.978 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.691 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.370 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.088 | 
     | RegFile/\memory_reg[4][7]             | RN ^       | SDFFRQX2M | 1.050 | 0.077 |   4.021 |   11.165 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.144 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.115 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.079 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -7.002 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.896 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.792 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.691 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.587 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.478 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.373 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.293 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.071 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.888 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.807 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.737 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.645 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.060 |   1.560 |   -5.585 | 
     | RegFile/\memory_reg[4][7] | CK ^       | SDFFRQX2M  | 0.053 | 0.002 |   1.562 |   -5.583 | 
     +------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin RegFile/\memory_reg[6][4] /CK 
Endpoint:   RegFile/\memory_reg[6][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.563
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.167
- Arrival Time                  4.022
= Slack Time                    7.145
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.145 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.048 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.978 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.691 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.371 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.088 | 
     | RegFile/\memory_reg[6][4]             | RN ^       | SDFFRQX2M | 1.051 | 0.079 |   4.022 |   11.167 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.145 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.115 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.079 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -7.002 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.896 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.793 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.691 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.587 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.479 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.373 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.293 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.072 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.888 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.807 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.737 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.645 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.052 | 0.060 |   1.560 |   -5.584 | 
     | RegFile/\memory_reg[6][4] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.563 |   -5.581 | 
     +------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin RegFile/\memory_reg[2][1] /CK 
Endpoint:   RegFile/\memory_reg[2][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.565
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.169
- Arrival Time                  4.024
= Slack Time                    7.145
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.145 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.049 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.978 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.691 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.371 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.089 | 
     | RegFile/\memory_reg[2][1]             | RN ^       | SDFFRQX2M | 1.052 | 0.080 |   4.024 |   11.169 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.145 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.115 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.080 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -7.002 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.897 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.793 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.692 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.587 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.479 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.373 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.294 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.072 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.888 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.807 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.737 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.645 | 
     | REF_CLK_M__L5_I14         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.062 |   1.562 |   -5.583 | 
     | RegFile/\memory_reg[2][1] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.565 |   -5.580 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin RegFile/\memory_reg[6][5] /CK 
Endpoint:   RegFile/\memory_reg[6][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.563
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.167
- Arrival Time                  4.021
= Slack Time                    7.145
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.145 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.049 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.979 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.692 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.371 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.089 | 
     | RegFile/\memory_reg[6][5]             | RN ^       | SDFFRQX2M | 1.050 | 0.078 |   4.021 |   11.167 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.145 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.116 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.080 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -7.003 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.897 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.793 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.692 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.588 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.479 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.374 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.294 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.072 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.889 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.808 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.738 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.646 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.052 | 0.060 |   1.560 |   -5.585 | 
     | RegFile/\memory_reg[6][5] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.563 |   -5.583 | 
     +------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin RegFile/\memory_reg[5][0] /CK 
Endpoint:   RegFile/\memory_reg[5][0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.564
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.168
- Arrival Time                  4.023
= Slack Time                    7.145
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.145 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.049 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.979 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.692 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.371 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.089 | 
     | RegFile/\memory_reg[5][0]             | RN ^       | SDFFRQX2M | 1.051 | 0.079 |   4.023 |   11.168 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.145 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.116 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.080 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -7.003 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.897 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.793 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.692 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.588 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.479 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.374 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.294 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.072 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.889 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.808 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.738 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.646 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.060 |   1.560 |   -5.586 | 
     | RegFile/\memory_reg[5][0] | CK ^       | SDFFRQX2M  | 0.053 | 0.005 |   1.564 |   -5.581 | 
     +------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin RegFile/\memory_reg[4][4] /CK 
Endpoint:   RegFile/\memory_reg[4][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.563
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.167
- Arrival Time                  4.020
= Slack Time                    7.146
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.146 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.050 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.980 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.693 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.372 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.090 | 
     | RegFile/\memory_reg[4][4]             | RN ^       | SDFFRQX2M | 1.049 | 0.077 |   4.020 |   11.167 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.146 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.117 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.081 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -7.004 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.898 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.795 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.693 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.589 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.480 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.375 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.295 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.073 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.890 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.809 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.739 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.647 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.052 | 0.060 |   1.560 |   -5.586 | 
     | RegFile/\memory_reg[4][4] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.563 |   -5.583 | 
     +------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin RegFile/\memory_reg[6][7] /CK 
Endpoint:   RegFile/\memory_reg[6][7] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.563
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.166
- Arrival Time                  4.019
= Slack Time                    7.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.147 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.051 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.980 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.693 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.373 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.091 | 
     | RegFile/\memory_reg[6][7]             | RN ^       | SDFFRQX2M | 1.049 | 0.076 |   4.019 |   11.166 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.147 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.118 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.082 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -7.004 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.899 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.795 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.694 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.590 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.481 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.375 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.296 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.074 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.890 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.809 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.739 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.647 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.052 | 0.060 |   1.560 |   -5.587 | 
     | RegFile/\memory_reg[6][7] | CK ^       | SDFFRQX2M  | 0.052 | 0.002 |   1.562 |   -5.584 | 
     +------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin RegFile/\memory_reg[7][7] /CK 
Endpoint:   RegFile/\memory_reg[7][7] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.563
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.167
- Arrival Time                  4.020
= Slack Time                    7.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.147 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.051 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.980 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.693 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.373 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.091 | 
     | RegFile/\memory_reg[7][7]             | RN ^       | SDFFRQX2M | 1.049 | 0.076 |   4.020 |   11.167 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.147 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.118 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.082 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -7.004 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.899 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.795 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.694 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.590 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.481 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.375 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.296 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.074 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.890 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.809 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.739 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.647 | 
     | REF_CLK_M__L5_I13         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.062 |   1.562 |   -5.585 | 
     | RegFile/\memory_reg[7][7] | CK ^       | SDFFRQX2M  | 0.054 | 0.000 |   1.562 |   -5.585 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin RegFile/\memory_reg[5][7] /CK 
Endpoint:   RegFile/\memory_reg[5][7] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.562
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.167
- Arrival Time                  4.019
= Slack Time                    7.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.147 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.051 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.980 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.693 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.373 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.091 | 
     | RegFile/\memory_reg[5][7]             | RN ^       | SDFFRQX2M | 1.049 | 0.076 |   4.019 |   11.167 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.147 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.118 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.082 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -7.004 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.899 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.795 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.694 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.590 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.481 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.375 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.296 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.074 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.890 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.809 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.739 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.647 | 
     | REF_CLK_M__L5_I13         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.062 |   1.562 |   -5.585 | 
     | RegFile/\memory_reg[5][7] | CK ^       | SDFFRQX2M  | 0.054 | 0.000 |   1.562 |   -5.585 | 
     +------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin RegFile/\memory_reg[12][1] /CK 
Endpoint:   RegFile/\memory_reg[12][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.563
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.167
- Arrival Time                  4.020
= Slack Time                    7.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.147 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.051 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.980 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.693 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.373 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.091 | 
     | RegFile/\memory_reg[12][1]            | RN ^       | SDFFRQX2M | 1.049 | 0.076 |   4.020 |   11.167 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.147 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.118 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.082 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -7.004 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.899 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.795 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.694 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.590 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.481 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.375 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.296 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.074 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.890 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.809 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.739 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.647 | 
     | REF_CLK_M__L5_I12          | A v -> Y ^ | CLKINVX40M | 0.052 | 0.060 |   1.560 |   -5.587 | 
     | RegFile/\memory_reg[12][1] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.563 |   -5.584 | 
     +-------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin RegFile/\memory_reg[5][6] /CK 
Endpoint:   RegFile/\memory_reg[5][6] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.562
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.166
- Arrival Time                  4.019
= Slack Time                    7.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.147 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.051 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.981 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.693 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.373 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.091 | 
     | RegFile/\memory_reg[5][6]             | RN ^       | SDFFRQX2M | 1.048 | 0.075 |   4.019 |   11.166 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.147 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.118 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.082 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -7.005 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.899 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.795 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.694 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.590 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.481 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.375 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.296 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.074 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.890 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.810 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.740 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.647 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.052 | 0.060 |   1.560 |   -5.587 | 
     | RegFile/\memory_reg[5][6] | CK ^       | SDFFRQX2M  | 0.052 | 0.002 |   1.562 |   -5.585 | 
     +------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin RegFile/\memory_reg[6][6] /CK 
Endpoint:   RegFile/\memory_reg[6][6] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.563
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.166
- Arrival Time                  4.018
= Slack Time                    7.148
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.148 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.052 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.982 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.694 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.374 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.092 | 
     | RegFile/\memory_reg[6][6]             | RN ^       | SDFFRQX2M | 1.047 | 0.074 |   4.018 |   11.166 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.148 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.119 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.083 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -7.006 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.900 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.796 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.695 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.591 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.482 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.377 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.297 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.075 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.892 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.811 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.741 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.649 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.052 | 0.060 |   1.560 |   -5.588 | 
     | RegFile/\memory_reg[6][6] | CK ^       | SDFFRQX2M  | 0.052 | 0.002 |   1.562 |   -5.586 | 
     +------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin RegFile/\memory_reg[5][4] /CK 
Endpoint:   RegFile/\memory_reg[5][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.564
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.168
- Arrival Time                  4.020
= Slack Time                    7.149
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.149 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.052 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.982 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.695 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.375 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.092 | 
     | RegFile/\memory_reg[5][4]             | RN ^       | SDFFRQX2M | 1.049 | 0.076 |   4.020 |   11.168 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.149 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.119 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.083 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -7.006 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.900 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.797 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.695 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.591 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.483 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.377 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.297 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.076 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.892 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.811 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.741 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.649 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.060 |   1.560 |   -5.589 | 
     | RegFile/\memory_reg[5][4] | CK ^       | SDFFRQX2M  | 0.053 | 0.005 |   1.564 |   -5.584 | 
     +------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin RegFile/\memory_reg[5][5] /CK 
Endpoint:   RegFile/\memory_reg[5][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.563
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.167
- Arrival Time                  4.018
= Slack Time                    7.149
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.149 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.053 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.982 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.695 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.375 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.093 | 
     | RegFile/\memory_reg[5][5]             | RN ^       | SDFFRQX2M | 1.047 | 0.074 |   4.018 |   11.167 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.149 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.120 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.084 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -7.006 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.901 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.797 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.696 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.592 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.483 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.377 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.298 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.076 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.892 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.811 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.741 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.649 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.052 | 0.060 |   1.560 |   -5.589 | 
     | RegFile/\memory_reg[5][5] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.563 |   -5.586 | 
     +------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin RegFile/\memory_reg[4][6] /CK 
Endpoint:   RegFile/\memory_reg[4][6] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.562
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.167
- Arrival Time                  4.017
= Slack Time                    7.149
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.149 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.053 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.983 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.696 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.375 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.093 | 
     | RegFile/\memory_reg[4][6]             | RN ^       | SDFFRQX2M | 1.046 | 0.073 |   4.017 |   11.167 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.149 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.120 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.084 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -7.007 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.901 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.798 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.696 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.592 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.483 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.378 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.298 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.076 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.893 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.812 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.742 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.650 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.060 |   1.560 |   -5.590 | 
     | RegFile/\memory_reg[4][6] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.562 |   -5.587 | 
     +------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin RegFile/\memory_reg[4][5] /CK 
Endpoint:   RegFile/\memory_reg[4][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.563
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.167
- Arrival Time                  4.015
= Slack Time                    7.151
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.151 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.055 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.985 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.698 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.377 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.095 | 
     | RegFile/\memory_reg[4][5]             | RN ^       | SDFFRQX2M | 1.045 | 0.072 |   4.015 |   11.167 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.151 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.122 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.086 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -7.009 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.903 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.800 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.698 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.594 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.485 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.380 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.300 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.078 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.895 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.814 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.744 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.652 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.052 | 0.060 |   1.560 |   -5.591 | 
     | RegFile/\memory_reg[4][5] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.563 |   -5.589 | 
     +------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin RegFile/\memory_reg[0][4] /CK 
Endpoint:   RegFile/\memory_reg[0][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.563
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.169
- Arrival Time                  4.012
= Slack Time                    7.157
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.157 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.060 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.990 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.703 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.383 | 
     | RegFile/FE_OFC3_M_Domain1_SYNC_RST    | A v -> Y ^ | CLKINVX6M | 0.979 | 0.722 |   3.948 |   11.105 | 
     | RegFile/\memory_reg[0][4]             | RN ^       | SDFFRQX2M | 1.016 | 0.064 |   4.012 |   11.169 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.157 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.127 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.091 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -7.014 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.908 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.805 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.703 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.599 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.491 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.385 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.305 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.084 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.900 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.819 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.749 | 
     | REF_CLK_M__L4_I2          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.089 |   1.497 |   -5.660 | 
     | REF_CLK_M__L5_I9          | A v -> Y ^ | CLKINVX40M | 0.053 | 0.062 |   1.559 |   -5.597 | 
     | RegFile/\memory_reg[0][4] | CK ^       | SDFFRQX2M  | 0.053 | 0.004 |   1.563 |   -5.594 | 
     +------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin RegFile/\memory_reg[4][2] /CK 
Endpoint:   RegFile/\memory_reg[4][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.563
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.168
- Arrival Time                  4.011
= Slack Time                    7.157
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.157 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.904 |   0.904 |    8.061 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.226 | 0.929 |   1.833 |    8.990 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.012 | 0.713 |   2.546 |    9.703 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.722 | 0.680 |   3.226 |   10.383 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 0.991 | 0.718 |   3.944 |   11.100 | 
     | RegFile/\memory_reg[4][2]             | RN ^       | SDFFRQX2M | 1.041 | 0.067 |   4.011 |   11.168 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.157 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.029 |   -7.127 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.035 | 0.036 |   0.065 |   -7.092 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.048 | 0.078 |   0.143 |   -7.014 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.248 |   -6.908 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.352 |   -6.805 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.453 |   -6.703 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.104 |   0.557 |   -6.599 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.109 |   0.666 |   -6.491 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.106 |   0.772 |   -6.385 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.045 | 0.079 |   0.851 |   -6.306 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.165 | 0.222 |   1.073 |   -6.084 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.115 | 0.184 |   1.257 |   -5.900 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.073 | 0.081 |   1.338 |   -5.819 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.069 | 0.070 |   1.408 |   -5.749 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.092 |   1.500 |   -5.657 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.060 |   1.560 |   -5.597 | 
     | RegFile/\memory_reg[4][2] | CK ^       | SDFFRQX2M  | 0.053 | 0.004 |   1.563 |   -5.593 | 
     +------------------------------------------------------------------------------------------+ 

