Library ieee;
use ieee.std_logic_1164.all;

Entity AluBlock is

Port(
XIN:in std_logic;
YIN:in std_logic;
ALUOUT1: in std_logic;
ALUOUT2: in std_logic;

MuxShiftOutput: in std_logic_vector(31 downto 0);

BUS1: out std_logic_vector(31 downto 0);
BUS2: out std_logic_vector(31 downto 0);

BUS3: in std_logic_vector(31 downto 0);

CF: out std_logic;
ZF: out std_logic;

Clk: in std_logic;
RST: in std_logic
);

end Entity;

Architecture AluBlockArch of AluBlock is
begin

end AluBlockArch;
