OpenROAD v2.0-19576-gec1bf1a13 
Features included (+) or not (-): +GPU +GUI +Python : None
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 6 thread(s).
source /OpenROAD-flow-scripts/flow/platforms/asap7/setRC.tcl
clock_tree_synthesis -sink_clustering_enable -balance_levels -sink_clustering_size 50 -sink_clustering_max_diameter 20
[INFO CTS-0050] Root buffer is BUFx2_ASAP7_75t_R.
[INFO CTS-0051] Sink buffer is BUFx4_ASAP7_75t_R.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    BUFx2_ASAP7_75t_R
                    BUFx4_ASAP7_75t_R
[INFO CTS-0049] Characterization buffer is BUFx4_ASAP7_75t_R.
[INFO CTS-0007] Net "clk" found for clock "core_clock".
[INFO CTS-0010]  Clock net "clk" has 35 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 2 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 35.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 50 and with maximum cluster diameter of 20.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1350  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(1393, 4455), (12895, 13095)].
[INFO CTS-0024]  Normalized sink region: [(1.03185, 3.3), (9.55185, 9.7)].
[INFO CTS-0025]     Width:  8.5200.
[INFO CTS-0026]     Height: 6.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 18
    Sub-region size: 4.2600 X 6.4000
[INFO CTS-0034]     Segment length (rounded): 2.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 9
    Sub-region size: 4.2600 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 35.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2, 9:1, 10:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 38
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 18.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Leaf load cells 3
Took 15 seconds: clock_tree_synthesis -sink_clustering_enable -balance_levels -sink_clustering_size 50 -sink_clustering_max_diameter 20
[INFO RSZ-0058] Using max wire length 162um.
Placement Analysis
---------------------------------
total displacement          1.9 u
average displacement        0.0 u
max displacement            0.5 u
original HPWL             935.2 u
legalized HPWL            967.4 u
delta HPWL                    3 %

repair_timing -verbose -setup_margin 0 -hold_margin 0 -repair_tns 100 -skip_last_gasp
[INFO RSZ-0094] Found 44 endpoints with setup violations.
[INFO RSZ-0099] Repairing 44 out of 44 (100.00%) violating endpoints...
   Iter   | Removed | Resized | Inserted | Cloned |  Pin  |   Area   |    WNS   |   TNS      |  Viol  | Worst
          | Buffers |  Gates  | Buffers  |  Gates | Swaps |          |          |            | Endpts | Endpt
--------------------------------------------------------------------------------------------------------------
        0 |       0 |       0 |        0 |      0 |     0 |    +0.0% |  -98.826 |    -1554.9 |     44 | resp_msg[13]
       10 |       0 |       0 |       18 |      0 |     5 |    +2.5% |  -91.915 |    -1471.3 |     44 | resp_msg[13]
       20 |       0 |       2 |       31 |      0 |     9 |    +4.2% |  -65.909 |     -608.3 |     44 | resp_msg[14]
       30 |       0 |       5 |       44 |      0 |    11 |    +5.7% |  -59.062 |     -405.6 |     44 | resp_msg[13]
       40 |       0 |       8 |       48 |      0 |    16 |    +6.1% |  -57.159 |     -416.7 |     44 | resp_msg[13]
       44 |       0 |      10 |       52 |      0 |    16 |    +6.5% |  -55.457 |     -406.4 |     44 | resp_msg[13]
       50 |       0 |      12 |       54 |      0 |    18 |    +6.7% |  -55.492 |     -396.7 |     44 | resp_msg[13]
       53 |       0 |      12 |       53 |      0 |    17 |    +6.6% |  -55.457 |     -397.3 |     44 | resp_msg[13]
       60 |       0 |      12 |       62 |      0 |    21 |    +7.8% |  -55.365 |     -389.1 |     44 | resp_msg[13]
       60 |       0 |      12 |       62 |      0 |    20 |    +7.8% |  -55.365 |     -388.9 |     44 | resp_msg[13]
       63 |       0 |      12 |       62 |      0 |    21 |    +7.8% |  -55.365 |     -387.6 |     44 | resp_msg[13]
       68 |       0 |      12 |       64 |      0 |    22 |    +8.0% |  -55.365 |     -384.3 |     44 | resp_msg[13]
       70 |       0 |      12 |       64 |      0 |    23 |    +8.0% |  -55.365 |     -383.3 |     44 | resp_msg[13]
       76 |       0 |      13 |       69 |      0 |    24 |    +8.5% |  -55.365 |     -375.7 |     44 | resp_msg[13]
       79 |       0 |      13 |       69 |      0 |    24 |    +8.5% |  -55.365 |     -375.7 |     44 | resp_msg[13]
       80 |       0 |      13 |       69 |      0 |    24 |    +8.5% |  -55.365 |     -375.7 |     44 | resp_msg[13]
       90 |       0 |      15 |       75 |      0 |    29 |    +9.1% |  -55.387 |     -370.8 |     44 | resp_msg[13]
       90 |       0 |      15 |       75 |      0 |    28 |    +9.1% |  -55.365 |     -370.7 |     44 | resp_msg[13]
       94 |       0 |      16 |       75 |      0 |    28 |    +9.1% |  -55.365 |     -369.9 |     44 | resp_msg[13]
       97 |       0 |      16 |       75 |      0 |    28 |    +9.1% |  -55.365 |     -369.9 |     44 | resp_msg[13]
      100 |       0 |      17 |       75 |      0 |    29 |    +9.1% |  -55.365 |     -369.5 |     44 | resp_msg[13]
      100 |       0 |      17 |       75 |      0 |    28 |    +9.1% |  -55.365 |     -368.9 |     44 | resp_msg[13]
      101 |       0 |      17 |       75 |      0 |    28 |    +9.1% |  -55.365 |     -368.9 |     43 | resp_msg[13]
      104 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     41 | resp_msg[13]
      105 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     40 | resp_msg[13]
      106 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     39 | resp_msg[13]
      107 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     38 | resp_msg[13]
      108 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     37 | resp_msg[13]
      109 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     36 | resp_msg[13]
      110 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     36 | resp_msg[13]
      110 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     35 | resp_msg[13]
      111 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     34 | resp_msg[13]
      112 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     33 | resp_msg[13]
      113 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     32 | resp_msg[13]
      114 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     31 | resp_msg[13]
      115 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     30 | resp_msg[13]
      116 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     29 | resp_msg[13]
      117 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     28 | resp_msg[13]
      118 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     27 | resp_msg[13]
      119 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     26 | resp_msg[13]
      120 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     26 | resp_msg[13]
      120 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     25 | resp_msg[13]
      121 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     24 | resp_msg[13]
      122 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     23 | resp_msg[13]
      123 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     22 | resp_msg[13]
      124 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     21 | resp_msg[13]
      125 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     20 | resp_msg[13]
      126 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     19 | resp_msg[13]
      127 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     18 | resp_msg[13]
      128 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     17 | resp_msg[13]
      129 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     16 | resp_msg[13]
      130 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     16 | resp_msg[13]
      130 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     15 | resp_msg[13]
      131 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     14 | resp_msg[13]
      132 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     13 | resp_msg[13]
      133 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     12 | resp_msg[13]
      134 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     11 | resp_msg[13]
      135 |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     10 | resp_msg[13]
    final |       0 |      17 |       79 |      0 |    29 |    +9.7% |  -53.338 |     -324.4 |     10 | resp_msg[13]
--------------------------------------------------------------------------------------------------------------
[INFO RSZ-0040] Inserted 52 buffers.
[INFO RSZ-0041] Resized 17 instances.
[INFO RSZ-0043] Swapped pins on 29 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement         22.0 u
average displacement        0.0 u
max displacement            1.7 u
original HPWL             984.7 u
legalized HPWL           1004.6 u
delta HPWL                    2 %

Report metrics stage 4, cts final...

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 48 u^2 24% utilization.
Elapsed time: 0:27.44[h:]min:sec. CPU time: user 25.12 sys 1.59 (97%). Peak memory: 575292KB.
