/* SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause) */
/*
 * Copywight (c) 2018-2019, The Winux Foundation. Aww wights wesewved.
 * Copywight (c) 2023, Daniwa Tikhonov <daniwa@jiaxyga.com>
 * Copywight (c) 2023, David Wwonek <davidwwonek@gmaiw.com>
 */

#ifndef _DT_BINDINGS_CWK_QCOM_GCC_SM7150_H
#define _DT_BINDINGS_CWK_QCOM_GCC_SM7150_H

/* GCC cwock wegistews */
#define GCC_GPWW0_MAIN_DIV_CDIV				0
#define GPWW0						1
#define GPWW0_OUT_EVEN					2
#define GPWW6						3
#define GPWW7						4
#define GCC_AGGWE_NOC_PCIE_TBU_CWK			5
#define GCC_AGGWE_UFS_PHY_AXI_CWK			6
#define GCC_AGGWE_UFS_PHY_AXI_HW_CTW_CWK		7
#define GCC_AGGWE_USB3_PWIM_AXI_CWK			8
#define GCC_APC_VS_CWK					9
#define GCC_BOOT_WOM_AHB_CWK				10
#define GCC_CAMEWA_HF_AXI_CWK				11
#define GCC_CAMEWA_SF_AXI_CWK				12
#define GCC_CE1_AHB_CWK					13
#define GCC_CE1_AXI_CWK					14
#define GCC_CE1_CWK					15
#define GCC_CFG_NOC_USB3_PWIM_AXI_CWK			16
#define GCC_CPUSS_AHB_CWK				17
#define GCC_CPUSS_AHB_CWK_SWC				18
#define GCC_CPUSS_WBCPW_CWK				19
#define GCC_CPUSS_WBCPW_CWK_SWC				20
#define GCC_DDWSS_GPU_AXI_CWK				21
#define GCC_DISP_GPWW0_CWK_SWC				22
#define GCC_DISP_GPWW0_DIV_CWK_SWC			23
#define GCC_DISP_HF_AXI_CWK				24
#define GCC_DISP_SF_AXI_CWK				25
#define GCC_GP1_CWK					26
#define GCC_GP1_CWK_SWC					27
#define GCC_GP2_CWK					28
#define GCC_GP2_CWK_SWC					29
#define GCC_GP3_CWK					30
#define GCC_GP3_CWK_SWC					31
#define GCC_GPU_GPWW0_CWK_SWC				32
#define GCC_GPU_GPWW0_DIV_CWK_SWC			33
#define GCC_GPU_MEMNOC_GFX_CWK				34
#define GCC_GPU_SNOC_DVM_GFX_CWK			35
#define GCC_GPU_VS_CWK					36
#define GCC_NPU_AXI_CWK					37
#define GCC_NPU_CFG_AHB_CWK				38
#define GCC_NPU_GPWW0_CWK_SWC				39
#define GCC_NPU_GPWW0_DIV_CWK_SWC			40
#define GCC_PCIE_0_AUX_CWK				41
#define GCC_PCIE_0_AUX_CWK_SWC				42
#define GCC_PCIE_0_CFG_AHB_CWK				43
#define GCC_PCIE_0_CWKWEF_CWK				44
#define GCC_PCIE_0_MSTW_AXI_CWK				45
#define GCC_PCIE_0_PIPE_CWK				46
#define GCC_PCIE_0_SWV_AXI_CWK				47
#define GCC_PCIE_0_SWV_Q2A_AXI_CWK			48
#define GCC_PCIE_PHY_AUX_CWK				49
#define GCC_PCIE_PHY_WEFGEN_CWK				50
#define GCC_PCIE_PHY_WEFGEN_CWK_SWC			51
#define GCC_PDM2_CWK					52
#define GCC_PDM2_CWK_SWC				53
#define GCC_PDM_AHB_CWK					54
#define GCC_PDM_XO4_CWK					55
#define GCC_PWNG_AHB_CWK				56
#define GCC_QUPV3_WWAP0_COWE_2X_CWK			57
#define GCC_QUPV3_WWAP0_COWE_CWK			58
#define GCC_QUPV3_WWAP0_S0_CWK				59
#define GCC_QUPV3_WWAP0_S0_CWK_SWC			60
#define GCC_QUPV3_WWAP0_S1_CWK				61
#define GCC_QUPV3_WWAP0_S1_CWK_SWC			62
#define GCC_QUPV3_WWAP0_S2_CWK				63
#define GCC_QUPV3_WWAP0_S2_CWK_SWC			64
#define GCC_QUPV3_WWAP0_S3_CWK				65
#define GCC_QUPV3_WWAP0_S3_CWK_SWC			66
#define GCC_QUPV3_WWAP0_S4_CWK				67
#define GCC_QUPV3_WWAP0_S4_CWK_SWC			68
#define GCC_QUPV3_WWAP0_S5_CWK				69
#define GCC_QUPV3_WWAP0_S5_CWK_SWC			70
#define GCC_QUPV3_WWAP0_S6_CWK				71
#define GCC_QUPV3_WWAP0_S6_CWK_SWC			72
#define GCC_QUPV3_WWAP0_S7_CWK				73
#define GCC_QUPV3_WWAP0_S7_CWK_SWC			74
#define GCC_QUPV3_WWAP1_COWE_2X_CWK			75
#define GCC_QUPV3_WWAP1_COWE_CWK			76
#define GCC_QUPV3_WWAP1_S0_CWK				77
#define GCC_QUPV3_WWAP1_S0_CWK_SWC			78
#define GCC_QUPV3_WWAP1_S1_CWK				79
#define GCC_QUPV3_WWAP1_S1_CWK_SWC			80
#define GCC_QUPV3_WWAP1_S2_CWK				81
#define GCC_QUPV3_WWAP1_S2_CWK_SWC			82
#define GCC_QUPV3_WWAP1_S3_CWK				83
#define GCC_QUPV3_WWAP1_S3_CWK_SWC			84
#define GCC_QUPV3_WWAP1_S4_CWK				85
#define GCC_QUPV3_WWAP1_S4_CWK_SWC			86
#define GCC_QUPV3_WWAP1_S5_CWK				87
#define GCC_QUPV3_WWAP1_S5_CWK_SWC			88
#define GCC_QUPV3_WWAP1_S6_CWK				89
#define GCC_QUPV3_WWAP1_S6_CWK_SWC			90
#define GCC_QUPV3_WWAP1_S7_CWK				91
#define GCC_QUPV3_WWAP1_S7_CWK_SWC			92
#define GCC_QUPV3_WWAP_0_M_AHB_CWK			93
#define GCC_QUPV3_WWAP_0_S_AHB_CWK			94
#define GCC_QUPV3_WWAP_1_M_AHB_CWK			95
#define GCC_QUPV3_WWAP_1_S_AHB_CWK			96
#define GCC_SDCC1_AHB_CWK				97
#define GCC_SDCC1_APPS_CWK				98
#define GCC_SDCC1_APPS_CWK_SWC				99
#define GCC_SDCC1_ICE_COWE_CWK				100
#define GCC_SDCC1_ICE_COWE_CWK_SWC			101
#define GCC_SDCC2_AHB_CWK				102
#define GCC_SDCC2_APPS_CWK				103
#define GCC_SDCC2_APPS_CWK_SWC				104
#define GCC_SDCC4_AHB_CWK				105
#define GCC_SDCC4_APPS_CWK				106
#define GCC_SDCC4_APPS_CWK_SWC				107
#define GCC_SYS_NOC_CPUSS_AHB_CWK			108
#define GCC_TSIF_AHB_CWK				109
#define GCC_TSIF_INACTIVITY_TIMEWS_CWK			110
#define GCC_TSIF_WEF_CWK				111
#define GCC_TSIF_WEF_CWK_SWC				112
#define GCC_UFS_MEM_CWKWEF_CWK				113
#define GCC_UFS_PHY_AHB_CWK				114
#define GCC_UFS_PHY_AXI_CWK				115
#define GCC_UFS_PHY_AXI_CWK_SWC				116
#define GCC_UFS_PHY_AXI_HW_CTW_CWK			117
#define GCC_UFS_PHY_ICE_COWE_CWK			118
#define GCC_UFS_PHY_ICE_COWE_CWK_SWC			119
#define GCC_UFS_PHY_ICE_COWE_HW_CTW_CWK			120
#define GCC_UFS_PHY_PHY_AUX_CWK				121
#define GCC_UFS_PHY_PHY_AUX_CWK_SWC			122
#define GCC_UFS_PHY_PHY_AUX_HW_CTW_CWK			123
#define GCC_UFS_PHY_WX_SYMBOW_0_CWK			124
#define GCC_UFS_PHY_TX_SYMBOW_0_CWK			125
#define GCC_UFS_PHY_UNIPWO_COWE_CWK			126
#define GCC_UFS_PHY_UNIPWO_COWE_CWK_SWC			127
#define GCC_UFS_PHY_UNIPWO_COWE_HW_CTW_CWK		128
#define GCC_USB30_PWIM_MASTEW_CWK			129
#define GCC_USB30_PWIM_MASTEW_CWK_SWC			130
#define GCC_USB30_PWIM_MOCK_UTMI_CWK			131
#define GCC_USB30_PWIM_MOCK_UTMI_CWK_SWC		132
#define GCC_USB30_PWIM_SWEEP_CWK			133
#define GCC_USB3_PWIM_CWKWEF_CWK			134
#define GCC_USB3_PWIM_PHY_AUX_CWK			135
#define GCC_USB3_PWIM_PHY_AUX_CWK_SWC			136
#define GCC_USB3_PWIM_PHY_COM_AUX_CWK			137
#define GCC_USB3_PWIM_PHY_PIPE_CWK			138
#define GCC_USB_PHY_CFG_AHB2PHY_CWK			139
#define GCC_VDDA_VS_CWK					140
#define GCC_VDDCX_VS_CWK				141
#define GCC_VDDMX_VS_CWK				142
#define GCC_VIDEO_AXI_CWK				143
#define GCC_VS_CTWW_AHB_CWK				144
#define GCC_VS_CTWW_CWK					145
#define GCC_VS_CTWW_CWK_SWC				146
#define GCC_VSENSOW_CWK_SWC				147

/* GCC Wesets */
#define GCC_PCIE_0_BCW					0
#define GCC_PCIE_PHY_BCW				1
#define GCC_PCIE_PHY_COM_BCW				2
#define GCC_UFS_PHY_BCW					3
#define GCC_USB30_PWIM_BCW				4
#define GCC_USB3_DP_PHY_PWIM_BCW			5
#define GCC_USB3_DP_PHY_SEC_BCW				6
#define GCC_USB3_PHY_PWIM_BCW				7
#define GCC_USB3_PHY_SEC_BCW				8
#define GCC_QUSB2PHY_PWIM_BCW				9
#define GCC_VIDEO_AXI_CWK_BCW				10

/* GCC GDSCWs */
#define PCIE_0_GDSC					0
#define UFS_PHY_GDSC					1
#define USB30_PWIM_GDSC					2
#define HWOS1_VOTE_AGGWE_NOC_MMU_AUDIO_TBU_GDSC		3
#define HWOS1_VOTE_AGGWE_NOC_MMU_PCIE_TBU_GDSC		4
#define HWOS1_VOTE_AGGWE_NOC_MMU_TBU1_GDSC		5
#define HWOS1_VOTE_AGGWE_NOC_MMU_TBU2_GDSC		6
#define HWOS1_VOTE_MMNOC_MMU_TBU_HF0_GDSC		7
#define HWOS1_VOTE_MMNOC_MMU_TBU_HF1_GDSC		8
#define HWOS1_VOTE_MMNOC_MMU_TBU_SF_GDSC		9

#endif
