<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › spi › spi-davinci.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>spi-davinci.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2009 Texas Instruments.</span>
<span class="cm"> * Copyright (C) 2010 EF Johnson Technologies</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>
<span class="cp">#include &lt;linux/spi/spi.h&gt;</span>
<span class="cp">#include &lt;linux/spi/spi_bitbang.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>

<span class="cp">#include &lt;mach/spi.h&gt;</span>
<span class="cp">#include &lt;mach/edma.h&gt;</span>

<span class="cp">#define SPI_NO_RESOURCE		((resource_size_t)-1)</span>

<span class="cp">#define SPI_MAX_CHIPSELECT	2</span>

<span class="cp">#define CS_DEFAULT	0xFF</span>

<span class="cp">#define SPIFMT_PHASE_MASK	BIT(16)</span>
<span class="cp">#define SPIFMT_POLARITY_MASK	BIT(17)</span>
<span class="cp">#define SPIFMT_DISTIMER_MASK	BIT(18)</span>
<span class="cp">#define SPIFMT_SHIFTDIR_MASK	BIT(20)</span>
<span class="cp">#define SPIFMT_WAITENA_MASK	BIT(21)</span>
<span class="cp">#define SPIFMT_PARITYENA_MASK	BIT(22)</span>
<span class="cp">#define SPIFMT_ODD_PARITY_MASK	BIT(23)</span>
<span class="cp">#define SPIFMT_WDELAY_MASK	0x3f000000u</span>
<span class="cp">#define SPIFMT_WDELAY_SHIFT	24</span>
<span class="cp">#define SPIFMT_PRESCALE_SHIFT	8</span>

<span class="cm">/* SPIPC0 */</span>
<span class="cp">#define SPIPC0_DIFUN_MASK	BIT(11)		</span><span class="cm">/* MISO */</span><span class="cp"></span>
<span class="cp">#define SPIPC0_DOFUN_MASK	BIT(10)		</span><span class="cm">/* MOSI */</span><span class="cp"></span>
<span class="cp">#define SPIPC0_CLKFUN_MASK	BIT(9)		</span><span class="cm">/* CLK */</span><span class="cp"></span>
<span class="cp">#define SPIPC0_SPIENA_MASK	BIT(8)		</span><span class="cm">/* nREADY */</span><span class="cp"></span>

<span class="cp">#define SPIINT_MASKALL		0x0101035F</span>
<span class="cp">#define SPIINT_MASKINT		0x0000015F</span>
<span class="cp">#define SPI_INTLVL_1		0x000001FF</span>
<span class="cp">#define SPI_INTLVL_0		0x00000000</span>

<span class="cm">/* SPIDAT1 (upper 16 bit defines) */</span>
<span class="cp">#define SPIDAT1_CSHOLD_MASK	BIT(12)</span>

<span class="cm">/* SPIGCR1 */</span>
<span class="cp">#define SPIGCR1_CLKMOD_MASK	BIT(1)</span>
<span class="cp">#define SPIGCR1_MASTER_MASK     BIT(0)</span>
<span class="cp">#define SPIGCR1_POWERDOWN_MASK	BIT(8)</span>
<span class="cp">#define SPIGCR1_LOOPBACK_MASK	BIT(16)</span>
<span class="cp">#define SPIGCR1_SPIENA_MASK	BIT(24)</span>

<span class="cm">/* SPIBUF */</span>
<span class="cp">#define SPIBUF_TXFULL_MASK	BIT(29)</span>
<span class="cp">#define SPIBUF_RXEMPTY_MASK	BIT(31)</span>

<span class="cm">/* SPIDELAY */</span>
<span class="cp">#define SPIDELAY_C2TDELAY_SHIFT 24</span>
<span class="cp">#define SPIDELAY_C2TDELAY_MASK  (0xFF &lt;&lt; SPIDELAY_C2TDELAY_SHIFT)</span>
<span class="cp">#define SPIDELAY_T2CDELAY_SHIFT 16</span>
<span class="cp">#define SPIDELAY_T2CDELAY_MASK  (0xFF &lt;&lt; SPIDELAY_T2CDELAY_SHIFT)</span>
<span class="cp">#define SPIDELAY_T2EDELAY_SHIFT 8</span>
<span class="cp">#define SPIDELAY_T2EDELAY_MASK  (0xFF &lt;&lt; SPIDELAY_T2EDELAY_SHIFT)</span>
<span class="cp">#define SPIDELAY_C2EDELAY_SHIFT 0</span>
<span class="cp">#define SPIDELAY_C2EDELAY_MASK  0xFF</span>

<span class="cm">/* Error Masks */</span>
<span class="cp">#define SPIFLG_DLEN_ERR_MASK		BIT(0)</span>
<span class="cp">#define SPIFLG_TIMEOUT_MASK		BIT(1)</span>
<span class="cp">#define SPIFLG_PARERR_MASK		BIT(2)</span>
<span class="cp">#define SPIFLG_DESYNC_MASK		BIT(3)</span>
<span class="cp">#define SPIFLG_BITERR_MASK		BIT(4)</span>
<span class="cp">#define SPIFLG_OVRRUN_MASK		BIT(6)</span>
<span class="cp">#define SPIFLG_BUF_INIT_ACTIVE_MASK	BIT(24)</span>
<span class="cp">#define SPIFLG_ERROR_MASK		(SPIFLG_DLEN_ERR_MASK \</span>
<span class="cp">				| SPIFLG_TIMEOUT_MASK | SPIFLG_PARERR_MASK \</span>
<span class="cp">				| SPIFLG_DESYNC_MASK | SPIFLG_BITERR_MASK \</span>
<span class="cp">				| SPIFLG_OVRRUN_MASK)</span>

<span class="cp">#define SPIINT_DMA_REQ_EN	BIT(16)</span>

<span class="cm">/* SPI Controller registers */</span>
<span class="cp">#define SPIGCR0		0x00</span>
<span class="cp">#define SPIGCR1		0x04</span>
<span class="cp">#define SPIINT		0x08</span>
<span class="cp">#define SPILVL		0x0c</span>
<span class="cp">#define SPIFLG		0x10</span>
<span class="cp">#define SPIPC0		0x14</span>
<span class="cp">#define SPIDAT1		0x3c</span>
<span class="cp">#define SPIBUF		0x40</span>
<span class="cp">#define SPIDELAY	0x48</span>
<span class="cp">#define SPIDEF		0x4c</span>
<span class="cp">#define SPIFMT0		0x50</span>

<span class="cm">/* We have 2 DMA channels per CS, one for RX and one for TX */</span>
<span class="k">struct</span> <span class="n">davinci_spi_dma</span> <span class="p">{</span>
	<span class="kt">int</span>			<span class="n">tx_channel</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">rx_channel</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">dummy_param_slot</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">dma_event_q</span>	<span class="n">eventq</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* SPI Controller driver&#39;s private data. */</span>
<span class="k">struct</span> <span class="n">davinci_spi</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">spi_bitbang</span>	<span class="n">bitbang</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span>		<span class="o">*</span><span class="n">clk</span><span class="p">;</span>

	<span class="n">u8</span>			<span class="n">version</span><span class="p">;</span>
	<span class="n">resource_size_t</span>		<span class="n">pbase</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">irq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">completion</span>	<span class="n">done</span><span class="p">;</span>

	<span class="k">const</span> <span class="kt">void</span>		<span class="o">*</span><span class="n">tx</span><span class="p">;</span>
	<span class="kt">void</span>			<span class="o">*</span><span class="n">rx</span><span class="p">;</span>
<span class="cp">#define SPI_TMP_BUFSZ	(SMP_CACHE_BYTES + 1)</span>
	<span class="n">u8</span>			<span class="n">rx_tmp_buf</span><span class="p">[</span><span class="n">SPI_TMP_BUFSZ</span><span class="p">];</span>
	<span class="kt">int</span>			<span class="n">rcount</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">wcount</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">davinci_spi_dma</span>	<span class="n">dma</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">davinci_spi_platform_data</span> <span class="o">*</span><span class="n">pdata</span><span class="p">;</span>

	<span class="kt">void</span>			<span class="p">(</span><span class="o">*</span><span class="n">get_rx</span><span class="p">)(</span><span class="n">u32</span> <span class="n">rx_data</span><span class="p">,</span> <span class="k">struct</span> <span class="n">davinci_spi</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">u32</span>			<span class="p">(</span><span class="o">*</span><span class="n">get_tx</span><span class="p">)(</span><span class="k">struct</span> <span class="n">davinci_spi</span> <span class="o">*</span><span class="p">);</span>

	<span class="n">u8</span>			<span class="n">bytes_per_word</span><span class="p">[</span><span class="n">SPI_MAX_CHIPSELECT</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">davinci_spi_config</span> <span class="n">davinci_spi_default_cfg</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">davinci_spi_rx_buf_u8</span><span class="p">(</span><span class="n">u32</span> <span class="n">data</span><span class="p">,</span> <span class="k">struct</span> <span class="n">davinci_spi</span> <span class="o">*</span><span class="n">dspi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="o">*</span><span class="n">rx</span> <span class="o">=</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">;</span>
		<span class="o">*</span><span class="n">rx</span><span class="o">++</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span><span class="n">data</span><span class="p">;</span>
		<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">=</span> <span class="n">rx</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">davinci_spi_rx_buf_u16</span><span class="p">(</span><span class="n">u32</span> <span class="n">data</span><span class="p">,</span> <span class="k">struct</span> <span class="n">davinci_spi</span> <span class="o">*</span><span class="n">dspi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u16</span> <span class="o">*</span><span class="n">rx</span> <span class="o">=</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">;</span>
		<span class="o">*</span><span class="n">rx</span><span class="o">++</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span><span class="p">)</span><span class="n">data</span><span class="p">;</span>
		<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">=</span> <span class="n">rx</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">davinci_spi_tx_buf_u8</span><span class="p">(</span><span class="k">struct</span> <span class="n">davinci_spi</span> <span class="o">*</span><span class="n">dspi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">const</span> <span class="n">u8</span> <span class="o">*</span><span class="n">tx</span> <span class="o">=</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">;</span>
		<span class="n">data</span> <span class="o">=</span> <span class="o">*</span><span class="n">tx</span><span class="o">++</span><span class="p">;</span>
		<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">=</span> <span class="n">tx</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">data</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">davinci_spi_tx_buf_u16</span><span class="p">(</span><span class="k">struct</span> <span class="n">davinci_spi</span> <span class="o">*</span><span class="n">dspi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">const</span> <span class="n">u16</span> <span class="o">*</span><span class="n">tx</span> <span class="o">=</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">;</span>
		<span class="n">data</span> <span class="o">=</span> <span class="o">*</span><span class="n">tx</span><span class="o">++</span><span class="p">;</span>
		<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">=</span> <span class="n">tx</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">data</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">set_io_bits</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">bits</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">v</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>

	<span class="n">v</span> <span class="o">|=</span> <span class="n">bits</span><span class="p">;</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">clear_io_bits</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">bits</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">v</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>

	<span class="n">v</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">bits</span><span class="p">;</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Interface to control the chip select signal</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">davinci_spi_chipselect</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">davinci_spi</span> <span class="o">*</span><span class="n">dspi</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">davinci_spi_platform_data</span> <span class="o">*</span><span class="n">pdata</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">chip_sel</span> <span class="o">=</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">chip_select</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">spidat1</span> <span class="o">=</span> <span class="n">CS_DEFAULT</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">gpio_chipsel</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">dspi</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>
	<span class="n">pdata</span> <span class="o">=</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">pdata</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">chip_sel</span> <span class="o">&amp;&amp;</span> <span class="n">chip_sel</span> <span class="o">&lt;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">num_chipselect</span> <span class="o">&amp;&amp;</span>
				<span class="n">pdata</span><span class="o">-&gt;</span><span class="n">chip_sel</span><span class="p">[</span><span class="n">chip_sel</span><span class="p">]</span> <span class="o">!=</span> <span class="n">SPI_INTERN_CS</span><span class="p">)</span>
		<span class="n">gpio_chipsel</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Board specific chip select logic decides the polarity and cs</span>
<span class="cm">	 * line for the controller</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gpio_chipsel</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">==</span> <span class="n">BITBANG_CS_ACTIVE</span><span class="p">)</span>
			<span class="n">gpio_set_value</span><span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">chip_sel</span><span class="p">[</span><span class="n">chip_sel</span><span class="p">],</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">gpio_set_value</span><span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">chip_sel</span><span class="p">[</span><span class="n">chip_sel</span><span class="p">],</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">==</span> <span class="n">BITBANG_CS_ACTIVE</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">spidat1</span> <span class="o">|=</span> <span class="n">SPIDAT1_CSHOLD_MASK</span><span class="p">;</span>
			<span class="n">spidat1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="n">chip_sel</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">iowrite16</span><span class="p">(</span><span class="n">spidat1</span><span class="p">,</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPIDAT1</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * davinci_spi_get_prescale - Calculates the correct prescale value</span>
<span class="cm"> * @maxspeed_hz: the maximum rate the SPI clock can run at</span>
<span class="cm"> *</span>
<span class="cm"> * This function calculates the prescale value that generates a clock rate</span>
<span class="cm"> * less than or equal to the specified maximum.</span>
<span class="cm"> *</span>
<span class="cm"> * Returns: calculated prescale - 1 for easy programming into SPI registers</span>
<span class="cm"> * or negative error number if valid prescalar cannot be updated.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">davinci_spi_get_prescale</span><span class="p">(</span><span class="k">struct</span> <span class="n">davinci_spi</span> <span class="o">*</span><span class="n">dspi</span><span class="p">,</span>
							<span class="n">u32</span> <span class="n">max_speed_hz</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">clk_get_rate</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">),</span> <span class="n">max_speed_hz</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">3</span> <span class="o">||</span> <span class="n">ret</span> <span class="o">&gt;</span> <span class="mi">256</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">ret</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * davinci_spi_setup_transfer - This functions will determine transfer method</span>
<span class="cm"> * @spi: spi device on which data transfer to be done</span>
<span class="cm"> * @t: spi transfer in which transfer info is filled</span>
<span class="cm"> *</span>
<span class="cm"> * This function determines data transfer method (8/16/32 bit transfer).</span>
<span class="cm"> * It will also set the SPI Clock Control register according to</span>
<span class="cm"> * SPI slave device freq.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">davinci_spi_setup_transfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">spi_transfer</span> <span class="o">*</span><span class="n">t</span><span class="p">)</span>
<span class="p">{</span>

	<span class="k">struct</span> <span class="n">davinci_spi</span> <span class="o">*</span><span class="n">dspi</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">davinci_spi_config</span> <span class="o">*</span><span class="n">spicfg</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">bits_per_word</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hz</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">spifmt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">prescale</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">dspi</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>
	<span class="n">spicfg</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">davinci_spi_config</span> <span class="o">*</span><span class="p">)</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">controller_data</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">spicfg</span><span class="p">)</span>
		<span class="n">spicfg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">davinci_spi_default_cfg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">t</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bits_per_word</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">bits_per_word</span><span class="p">;</span>
		<span class="n">hz</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">speed_hz</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* if bits_per_word is not set then set it default */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bits_per_word</span><span class="p">)</span>
		<span class="n">bits_per_word</span> <span class="o">=</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Assign function pointer to appropriate transfer method</span>
<span class="cm">	 * 8bit, 16bit or 32bit transfer</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bits_per_word</span> <span class="o">&lt;=</span> <span class="mi">8</span> <span class="o">&amp;&amp;</span> <span class="n">bits_per_word</span> <span class="o">&gt;=</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">get_rx</span> <span class="o">=</span> <span class="n">davinci_spi_rx_buf_u8</span><span class="p">;</span>
		<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">get_tx</span> <span class="o">=</span> <span class="n">davinci_spi_tx_buf_u8</span><span class="p">;</span>
		<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">bytes_per_word</span><span class="p">[</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">chip_select</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">bits_per_word</span> <span class="o">&lt;=</span> <span class="mi">16</span> <span class="o">&amp;&amp;</span> <span class="n">bits_per_word</span> <span class="o">&gt;=</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">get_rx</span> <span class="o">=</span> <span class="n">davinci_spi_rx_buf_u16</span><span class="p">;</span>
		<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">get_tx</span> <span class="o">=</span> <span class="n">davinci_spi_tx_buf_u16</span><span class="p">;</span>
		<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">bytes_per_word</span><span class="p">[</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">chip_select</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hz</span><span class="p">)</span>
		<span class="n">hz</span> <span class="o">=</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">max_speed_hz</span><span class="p">;</span>

	<span class="cm">/* Set up SPIFMTn register, unique to this chipselect. */</span>

	<span class="n">prescale</span> <span class="o">=</span> <span class="n">davinci_spi_get_prescale</span><span class="p">(</span><span class="n">dspi</span><span class="p">,</span> <span class="n">hz</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">prescale</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">prescale</span><span class="p">;</span>

	<span class="n">spifmt</span> <span class="o">=</span> <span class="p">(</span><span class="n">prescale</span> <span class="o">&lt;&lt;</span> <span class="n">SPIFMT_PRESCALE_SHIFT</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">bits_per_word</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_LSB_FIRST</span><span class="p">)</span>
		<span class="n">spifmt</span> <span class="o">|=</span> <span class="n">SPIFMT_SHIFTDIR_MASK</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_CPOL</span><span class="p">)</span>
		<span class="n">spifmt</span> <span class="o">|=</span> <span class="n">SPIFMT_POLARITY_MASK</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_CPHA</span><span class="p">))</span>
		<span class="n">spifmt</span> <span class="o">|=</span> <span class="n">SPIFMT_PHASE_MASK</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Version 1 hardware supports two basic SPI modes:</span>
<span class="cm">	 *  - Standard SPI mode uses 4 pins, with chipselect</span>
<span class="cm">	 *  - 3 pin SPI is a 4 pin variant without CS (SPI_NO_CS)</span>
<span class="cm">	 *	(distinct from SPI_3WIRE, with just one data wire;</span>
<span class="cm">	 *	or similar variants without MOSI or without MISO)</span>
<span class="cm">	 *</span>
<span class="cm">	 * Version 2 hardware supports an optional handshaking signal,</span>
<span class="cm">	 * so it can support two more modes:</span>
<span class="cm">	 *  - 5 pin SPI variant is standard SPI plus SPI_READY</span>
<span class="cm">	 *  - 4 pin with enable is (SPI_READY | SPI_NO_CS)</span>
<span class="cm">	 */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">version</span> <span class="o">==</span> <span class="n">SPI_VERSION_2</span><span class="p">)</span> <span class="p">{</span>

		<span class="n">u32</span> <span class="n">delay</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">spifmt</span> <span class="o">|=</span> <span class="p">((</span><span class="n">spicfg</span><span class="o">-&gt;</span><span class="n">wdelay</span> <span class="o">&lt;&lt;</span> <span class="n">SPIFMT_WDELAY_SHIFT</span><span class="p">)</span>
							<span class="o">&amp;</span> <span class="n">SPIFMT_WDELAY_MASK</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">spicfg</span><span class="o">-&gt;</span><span class="n">odd_parity</span><span class="p">)</span>
			<span class="n">spifmt</span> <span class="o">|=</span> <span class="n">SPIFMT_ODD_PARITY_MASK</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">spicfg</span><span class="o">-&gt;</span><span class="n">parity_enable</span><span class="p">)</span>
			<span class="n">spifmt</span> <span class="o">|=</span> <span class="n">SPIFMT_PARITYENA_MASK</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">spicfg</span><span class="o">-&gt;</span><span class="n">timer_disable</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">spifmt</span> <span class="o">|=</span> <span class="n">SPIFMT_DISTIMER_MASK</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">delay</span> <span class="o">|=</span> <span class="p">(</span><span class="n">spicfg</span><span class="o">-&gt;</span><span class="n">c2tdelay</span> <span class="o">&lt;&lt;</span> <span class="n">SPIDELAY_C2TDELAY_SHIFT</span><span class="p">)</span>
						<span class="o">&amp;</span> <span class="n">SPIDELAY_C2TDELAY_MASK</span><span class="p">;</span>
			<span class="n">delay</span> <span class="o">|=</span> <span class="p">(</span><span class="n">spicfg</span><span class="o">-&gt;</span><span class="n">t2cdelay</span> <span class="o">&lt;&lt;</span> <span class="n">SPIDELAY_T2CDELAY_SHIFT</span><span class="p">)</span>
						<span class="o">&amp;</span> <span class="n">SPIDELAY_T2CDELAY_MASK</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_READY</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">spifmt</span> <span class="o">|=</span> <span class="n">SPIFMT_WAITENA_MASK</span><span class="p">;</span>
			<span class="n">delay</span> <span class="o">|=</span> <span class="p">(</span><span class="n">spicfg</span><span class="o">-&gt;</span><span class="n">t2edelay</span> <span class="o">&lt;&lt;</span> <span class="n">SPIDELAY_T2EDELAY_SHIFT</span><span class="p">)</span>
						<span class="o">&amp;</span> <span class="n">SPIDELAY_T2EDELAY_MASK</span><span class="p">;</span>
			<span class="n">delay</span> <span class="o">|=</span> <span class="p">(</span><span class="n">spicfg</span><span class="o">-&gt;</span><span class="n">c2edelay</span> <span class="o">&lt;&lt;</span> <span class="n">SPIDELAY_C2EDELAY_SHIFT</span><span class="p">)</span>
						<span class="o">&amp;</span> <span class="n">SPIDELAY_C2EDELAY_MASK</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">iowrite32</span><span class="p">(</span><span class="n">delay</span><span class="p">,</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPIDELAY</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">iowrite32</span><span class="p">(</span><span class="n">spifmt</span><span class="p">,</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPIFMT0</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * davinci_spi_setup - This functions will set default transfer method</span>
<span class="cm"> * @spi: spi device on which data transfer to be done</span>
<span class="cm"> *</span>
<span class="cm"> * This functions sets the default transfer method.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">davinci_spi_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">retval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">davinci_spi</span> <span class="o">*</span><span class="n">dspi</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">davinci_spi_platform_data</span> <span class="o">*</span><span class="n">pdata</span><span class="p">;</span>

	<span class="n">dspi</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>
	<span class="n">pdata</span> <span class="o">=</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">pdata</span><span class="p">;</span>

	<span class="cm">/* if bits per word length is zero then set it default 8 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span><span class="p">)</span>
		<span class="n">spi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_NO_CS</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">chip_sel</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">chip_sel</span><span class="p">[</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">chip_select</span><span class="p">]</span> <span class="o">==</span> <span class="n">SPI_INTERN_CS</span><span class="p">))</span>
			<span class="n">set_io_bits</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPIPC0</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">chip_select</span><span class="p">);</span>

	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_READY</span><span class="p">)</span>
		<span class="n">set_io_bits</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPIPC0</span><span class="p">,</span> <span class="n">SPIPC0_SPIENA_MASK</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_LOOP</span><span class="p">)</span>
		<span class="n">set_io_bits</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPIGCR1</span><span class="p">,</span> <span class="n">SPIGCR1_LOOPBACK_MASK</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">clear_io_bits</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPIGCR1</span><span class="p">,</span> <span class="n">SPIGCR1_LOOPBACK_MASK</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">davinci_spi_check_error</span><span class="p">(</span><span class="k">struct</span> <span class="n">davinci_spi</span> <span class="o">*</span><span class="n">dspi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">int_status</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">sdev</span> <span class="o">=</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">bitbang</span><span class="p">.</span><span class="n">master</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">int_status</span> <span class="o">&amp;</span> <span class="n">SPIFLG_TIMEOUT_MASK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">sdev</span><span class="p">,</span> <span class="s">&quot;SPI Time-out Error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">int_status</span> <span class="o">&amp;</span> <span class="n">SPIFLG_DESYNC_MASK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">sdev</span><span class="p">,</span> <span class="s">&quot;SPI Desynchronization Error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">int_status</span> <span class="o">&amp;</span> <span class="n">SPIFLG_BITERR_MASK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">sdev</span><span class="p">,</span> <span class="s">&quot;SPI Bit error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">version</span> <span class="o">==</span> <span class="n">SPI_VERSION_2</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">int_status</span> <span class="o">&amp;</span> <span class="n">SPIFLG_DLEN_ERR_MASK</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">sdev</span><span class="p">,</span> <span class="s">&quot;SPI Data Length Error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">int_status</span> <span class="o">&amp;</span> <span class="n">SPIFLG_PARERR_MASK</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">sdev</span><span class="p">,</span> <span class="s">&quot;SPI Parity Error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">int_status</span> <span class="o">&amp;</span> <span class="n">SPIFLG_OVRRUN_MASK</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">sdev</span><span class="p">,</span> <span class="s">&quot;SPI Data Overrun error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">int_status</span> <span class="o">&amp;</span> <span class="n">SPIFLG_BUF_INIT_ACTIVE_MASK</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">sdev</span><span class="p">,</span> <span class="s">&quot;SPI Buffer Init Active</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * davinci_spi_process_events - check for and handle any SPI controller events</span>
<span class="cm"> * @dspi: the controller data</span>
<span class="cm"> *</span>
<span class="cm"> * This function will check the SPIFLG register and handle any events that are</span>
<span class="cm"> * detected there</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">davinci_spi_process_events</span><span class="p">(</span><span class="k">struct</span> <span class="n">davinci_spi</span> <span class="o">*</span><span class="n">dspi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">buf</span><span class="p">,</span> <span class="n">status</span><span class="p">,</span> <span class="n">errors</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">spidat1</span><span class="p">;</span>

	<span class="n">buf</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPIBUF</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">rcount</span> <span class="o">&gt;</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">buf</span> <span class="o">&amp;</span> <span class="n">SPIBUF_RXEMPTY_MASK</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">get_rx</span><span class="p">(</span><span class="n">buf</span> <span class="o">&amp;</span> <span class="mh">0xFFFF</span><span class="p">,</span> <span class="n">dspi</span><span class="p">);</span>
		<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">rcount</span><span class="o">--</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPIFLG</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">SPIFLG_ERROR_MASK</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">errors</span> <span class="o">=</span> <span class="n">status</span> <span class="o">&amp;</span> <span class="n">SPIFLG_ERROR_MASK</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">wcount</span> <span class="o">&gt;</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">buf</span> <span class="o">&amp;</span> <span class="n">SPIBUF_TXFULL_MASK</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">spidat1</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPIDAT1</span><span class="p">);</span>
		<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">wcount</span><span class="o">--</span><span class="p">;</span>
		<span class="n">spidat1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0xFFFF</span><span class="p">;</span>
		<span class="n">spidat1</span> <span class="o">|=</span> <span class="mh">0xFFFF</span> <span class="o">&amp;</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">get_tx</span><span class="p">(</span><span class="n">dspi</span><span class="p">);</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">spidat1</span><span class="p">,</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPIDAT1</span><span class="p">);</span>
	<span class="p">}</span>

<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">errors</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">davinci_spi_dma_callback</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">lch</span><span class="p">,</span> <span class="n">u16</span> <span class="n">status</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">davinci_spi</span> <span class="o">*</span><span class="n">dspi</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">davinci_spi_dma</span> <span class="o">*</span><span class="n">dma</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">;</span>

	<span class="n">edma_stop</span><span class="p">(</span><span class="n">lch</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">==</span> <span class="n">DMA_COMPLETE</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">lch</span> <span class="o">==</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">rx_channel</span><span class="p">)</span>
			<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">rcount</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">lch</span> <span class="o">==</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">tx_channel</span><span class="p">)</span>
			<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">wcount</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="o">!</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">wcount</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">rcount</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">status</span> <span class="o">!=</span> <span class="n">DMA_COMPLETE</span><span class="p">))</span>
		<span class="n">complete</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">done</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * davinci_spi_bufs - functions which will handle transfer data</span>
<span class="cm"> * @spi: spi device on which data transfer to be done</span>
<span class="cm"> * @t: spi transfer in which transfer info is filled</span>
<span class="cm"> *</span>
<span class="cm"> * This function will put data to be transferred into data register</span>
<span class="cm"> * of SPI controller and then wait until the completion will be marked</span>
<span class="cm"> * by the IRQ Handler.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">davinci_spi_bufs</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">,</span> <span class="k">struct</span> <span class="n">spi_transfer</span> <span class="o">*</span><span class="n">t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">davinci_spi</span> <span class="o">*</span><span class="n">dspi</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">data_type</span><span class="p">,</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tx_data</span><span class="p">,</span> <span class="n">spidat1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">errors</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">davinci_spi_config</span> <span class="o">*</span><span class="n">spicfg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">davinci_spi_platform_data</span> <span class="o">*</span><span class="n">pdata</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">uninitialized_var</span><span class="p">(</span><span class="n">rx_buf_count</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">sdev</span><span class="p">;</span>

	<span class="n">dspi</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>
	<span class="n">pdata</span> <span class="o">=</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">pdata</span><span class="p">;</span>
	<span class="n">spicfg</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">davinci_spi_config</span> <span class="o">*</span><span class="p">)</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">controller_data</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">spicfg</span><span class="p">)</span>
		<span class="n">spicfg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">davinci_spi_default_cfg</span><span class="p">;</span>
	<span class="n">sdev</span> <span class="o">=</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">bitbang</span><span class="p">.</span><span class="n">master</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">;</span>

	<span class="cm">/* convert len to words based on bits_per_word */</span>
	<span class="n">data_type</span> <span class="o">=</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">bytes_per_word</span><span class="p">[</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">chip_select</span><span class="p">];</span>

	<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">tx_buf</span><span class="p">;</span>
	<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">rx_buf</span><span class="p">;</span>
	<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">wcount</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">/</span> <span class="n">data_type</span><span class="p">;</span>
	<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">rcount</span> <span class="o">=</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">wcount</span><span class="p">;</span>

	<span class="n">spidat1</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPIDAT1</span><span class="p">);</span>

	<span class="n">clear_io_bits</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPIGCR1</span><span class="p">,</span> <span class="n">SPIGCR1_POWERDOWN_MASK</span><span class="p">);</span>
	<span class="n">set_io_bits</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPIGCR1</span><span class="p">,</span> <span class="n">SPIGCR1_SPIENA_MASK</span><span class="p">);</span>

	<span class="n">INIT_COMPLETION</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">done</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">spicfg</span><span class="o">-&gt;</span><span class="n">io_type</span> <span class="o">==</span> <span class="n">SPI_IO_TYPE_INTR</span><span class="p">)</span>
		<span class="n">set_io_bits</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPIINT</span><span class="p">,</span> <span class="n">SPIINT_MASKINT</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">spicfg</span><span class="o">-&gt;</span><span class="n">io_type</span> <span class="o">!=</span> <span class="n">SPI_IO_TYPE_DMA</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* start the transfer */</span>
		<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">wcount</span><span class="o">--</span><span class="p">;</span>
		<span class="n">tx_data</span> <span class="o">=</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">get_tx</span><span class="p">(</span><span class="n">dspi</span><span class="p">);</span>
		<span class="n">spidat1</span> <span class="o">&amp;=</span> <span class="mh">0xFFFF0000</span><span class="p">;</span>
		<span class="n">spidat1</span> <span class="o">|=</span> <span class="n">tx_data</span> <span class="o">&amp;</span> <span class="mh">0xFFFF</span><span class="p">;</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">spidat1</span><span class="p">,</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPIDAT1</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">davinci_spi_dma</span> <span class="o">*</span><span class="n">dma</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tx_reg</span><span class="p">,</span> <span class="n">rx_reg</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">edmacc_param</span> <span class="n">param</span><span class="p">;</span>
		<span class="kt">void</span> <span class="o">*</span><span class="n">rx_buf</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">;</span>

		<span class="n">dma</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">;</span>

		<span class="n">tx_reg</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">pbase</span> <span class="o">+</span> <span class="n">SPIDAT1</span><span class="p">;</span>
		<span class="n">rx_reg</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">pbase</span> <span class="o">+</span> <span class="n">SPIBUF</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * Transmit DMA setup</span>
<span class="cm">		 *</span>
<span class="cm">		 * If there is transmit data, map the transmit buffer, set it</span>
<span class="cm">		 * as the source of data and set the source B index to data</span>
<span class="cm">		 * size. If there is no transmit data, set the transmit register</span>
<span class="cm">		 * as the source of data, and set the source B index to zero.</span>
<span class="cm">		 *</span>
<span class="cm">		 * The destination is always the transmit register itself. And</span>
<span class="cm">		 * the destination never increments.</span>
<span class="cm">		 */</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tx_buf</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">t</span><span class="o">-&gt;</span><span class="n">tx_dma</span> <span class="o">=</span> <span class="n">dma_map_single</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tx_buf</span><span class="p">,</span>
						<span class="n">t</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">,</span> <span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">dma_mapping_error</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">tx_dma</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">dev_dbg</span><span class="p">(</span><span class="n">sdev</span><span class="p">,</span> <span class="s">&quot;Unable to DMA map %d bytes&quot;</span>
						<span class="s">&quot;TX buffer</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">);</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="cm">/*</span>
<span class="cm">		 * If number of words is greater than 65535, then we need</span>
<span class="cm">		 * to configure a 3 dimension transfer.  Use the BCNTRLD</span>
<span class="cm">		 * feature to allow for transfers that aren&#39;t even multiples</span>
<span class="cm">		 * of 65535 (or any other possible b size) by first transferring</span>
<span class="cm">		 * the remainder amount then grabbing the next N blocks of</span>
<span class="cm">		 * 65535 words.</span>
<span class="cm">		 */</span>

		<span class="n">c</span> <span class="o">=</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">wcount</span> <span class="o">/</span> <span class="p">(</span><span class="n">SZ_64K</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>	<span class="cm">/* N 65535 Blocks */</span>
		<span class="n">b</span> <span class="o">=</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">wcount</span> <span class="o">-</span> <span class="n">c</span> <span class="o">*</span> <span class="p">(</span><span class="n">SZ_64K</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>	<span class="cm">/* Remainder */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">b</span><span class="p">)</span>
			<span class="n">c</span><span class="o">++</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">b</span> <span class="o">=</span> <span class="n">SZ_64K</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

		<span class="n">param</span><span class="p">.</span><span class="n">opt</span> <span class="o">=</span> <span class="n">TCINTEN</span> <span class="o">|</span> <span class="n">EDMA_TCC</span><span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">tx_channel</span><span class="p">);</span>
		<span class="n">param</span><span class="p">.</span><span class="n">src</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">tx_buf</span> <span class="o">?</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">tx_dma</span> <span class="o">:</span> <span class="n">tx_reg</span><span class="p">;</span>
		<span class="n">param</span><span class="p">.</span><span class="n">a_b_cnt</span> <span class="o">=</span> <span class="n">b</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span> <span class="o">|</span> <span class="n">data_type</span><span class="p">;</span>
		<span class="n">param</span><span class="p">.</span><span class="n">dst</span> <span class="o">=</span> <span class="n">tx_reg</span><span class="p">;</span>
		<span class="n">param</span><span class="p">.</span><span class="n">src_dst_bidx</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">tx_buf</span> <span class="o">?</span> <span class="n">data_type</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">param</span><span class="p">.</span><span class="n">link_bcntrld</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">;</span>
		<span class="n">param</span><span class="p">.</span><span class="n">src_dst_cidx</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">tx_buf</span> <span class="o">?</span> <span class="n">data_type</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">param</span><span class="p">.</span><span class="n">ccnt</span> <span class="o">=</span> <span class="n">c</span><span class="p">;</span>
		<span class="n">edma_write_slot</span><span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">tx_channel</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">param</span><span class="p">);</span>
		<span class="n">edma_link</span><span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">tx_channel</span><span class="p">,</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">dummy_param_slot</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * Receive DMA setup</span>
<span class="cm">		 *</span>
<span class="cm">		 * If there is receive buffer, use it to receive data. If there</span>
<span class="cm">		 * is none provided, use a temporary receive buffer. Set the</span>
<span class="cm">		 * destination B index to 0 so effectively only one byte is used</span>
<span class="cm">		 * in the temporary buffer (address does not increment).</span>
<span class="cm">		 *</span>
<span class="cm">		 * The source of receive data is the receive data register. The</span>
<span class="cm">		 * source address never increments.</span>
<span class="cm">		 */</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">rx_buf</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">rx_buf</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">rx_buf</span><span class="p">;</span>
			<span class="n">rx_buf_count</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">rx_buf</span> <span class="o">=</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">rx_tmp_buf</span><span class="p">;</span>
			<span class="n">rx_buf_count</span> <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">rx_tmp_buf</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">t</span><span class="o">-&gt;</span><span class="n">rx_dma</span> <span class="o">=</span> <span class="n">dma_map_single</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">rx_buf</span><span class="p">,</span> <span class="n">rx_buf_count</span><span class="p">,</span>
							<span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dma_mapping_error</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">rx_dma</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">sdev</span><span class="p">,</span> <span class="s">&quot;Couldn&#39;t DMA map a %d bytes RX buffer</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
								<span class="n">rx_buf_count</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tx_buf</span><span class="p">)</span>
				<span class="n">dma_unmap_single</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">tx_dma</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">,</span>
								<span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">param</span><span class="p">.</span><span class="n">opt</span> <span class="o">=</span> <span class="n">TCINTEN</span> <span class="o">|</span> <span class="n">EDMA_TCC</span><span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">rx_channel</span><span class="p">);</span>
		<span class="n">param</span><span class="p">.</span><span class="n">src</span> <span class="o">=</span> <span class="n">rx_reg</span><span class="p">;</span>
		<span class="n">param</span><span class="p">.</span><span class="n">a_b_cnt</span> <span class="o">=</span> <span class="n">b</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span> <span class="o">|</span> <span class="n">data_type</span><span class="p">;</span>
		<span class="n">param</span><span class="p">.</span><span class="n">dst</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">rx_dma</span><span class="p">;</span>
		<span class="n">param</span><span class="p">.</span><span class="n">src_dst_bidx</span> <span class="o">=</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">rx_buf</span> <span class="o">?</span> <span class="n">data_type</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">param</span><span class="p">.</span><span class="n">link_bcntrld</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">;</span>
		<span class="n">param</span><span class="p">.</span><span class="n">src_dst_cidx</span> <span class="o">=</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">rx_buf</span> <span class="o">?</span> <span class="n">data_type</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">param</span><span class="p">.</span><span class="n">ccnt</span> <span class="o">=</span> <span class="n">c</span><span class="p">;</span>
		<span class="n">edma_write_slot</span><span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">rx_channel</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">param</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">cshold_bug</span><span class="p">)</span>
			<span class="n">iowrite16</span><span class="p">(</span><span class="n">spidat1</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">,</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPIDAT1</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>

		<span class="n">edma_start</span><span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">rx_channel</span><span class="p">);</span>
		<span class="n">edma_start</span><span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">tx_channel</span><span class="p">);</span>
		<span class="n">set_io_bits</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPIINT</span><span class="p">,</span> <span class="n">SPIINT_DMA_REQ_EN</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Wait for the transfer to complete */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">spicfg</span><span class="o">-&gt;</span><span class="n">io_type</span> <span class="o">!=</span> <span class="n">SPI_IO_TYPE_POLL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">wait_for_completion_interruptible</span><span class="p">(</span><span class="o">&amp;</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">done</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">rcount</span> <span class="o">&gt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">wcount</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">errors</span> <span class="o">=</span> <span class="n">davinci_spi_process_events</span><span class="p">(</span><span class="n">dspi</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">errors</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="n">cpu_relax</span><span class="p">();</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">clear_io_bits</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPIINT</span><span class="p">,</span> <span class="n">SPIINT_MASKALL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">spicfg</span><span class="o">-&gt;</span><span class="n">io_type</span> <span class="o">==</span> <span class="n">SPI_IO_TYPE_DMA</span><span class="p">)</span> <span class="p">{</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tx_buf</span><span class="p">)</span>
			<span class="n">dma_unmap_single</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">tx_dma</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">,</span>
								<span class="n">DMA_TO_DEVICE</span><span class="p">);</span>

		<span class="n">dma_unmap_single</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">rx_dma</span><span class="p">,</span> <span class="n">rx_buf_count</span><span class="p">,</span>
							<span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>

		<span class="n">clear_io_bits</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPIINT</span><span class="p">,</span> <span class="n">SPIINT_DMA_REQ_EN</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">clear_io_bits</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPIGCR1</span><span class="p">,</span> <span class="n">SPIGCR1_SPIENA_MASK</span><span class="p">);</span>
	<span class="n">set_io_bits</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPIGCR1</span><span class="p">,</span> <span class="n">SPIGCR1_POWERDOWN_MASK</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Check for bit error, desync error,parity error,timeout error and</span>
<span class="cm">	 * receive overflow errors</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">errors</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">davinci_spi_check_error</span><span class="p">(</span><span class="n">dspi</span><span class="p">,</span> <span class="n">errors</span><span class="p">);</span>
		<span class="n">WARN</span><span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">,</span> <span class="s">&quot;%s: error reported but no error found!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
							<span class="n">dev_name</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">));</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">rcount</span> <span class="o">!=</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">wcount</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">sdev</span><span class="p">,</span> <span class="s">&quot;SPI data transfer error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * davinci_spi_irq - Interrupt handler for SPI Master Controller</span>
<span class="cm"> * @irq: IRQ number for this SPI Master</span>
<span class="cm"> * @context_data: structure for SPI Master controller davinci_spi</span>
<span class="cm"> *</span>
<span class="cm"> * ISR will determine that interrupt arrives either for READ or WRITE command.</span>
<span class="cm"> * According to command it will do the appropriate action. It will check</span>
<span class="cm"> * transfer length and if it is not zero then dispatch transfer command again.</span>
<span class="cm"> * If transfer length is zero then it will indicate the COMPLETION so that</span>
<span class="cm"> * davinci_spi_bufs function can go ahead.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">davinci_spi_irq</span><span class="p">(</span><span class="n">s32</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">davinci_spi</span> <span class="o">*</span><span class="n">dspi</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">status</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">davinci_spi_process_events</span><span class="p">(</span><span class="n">dspi</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">status</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">))</span>
		<span class="n">clear_io_bits</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPIINT</span><span class="p">,</span> <span class="n">SPIINT_MASKINT</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="o">!</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">rcount</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">wcount</span><span class="p">)</span> <span class="o">||</span> <span class="n">status</span><span class="p">)</span>
		<span class="n">complete</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">done</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">davinci_spi_request_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">davinci_spi</span> <span class="o">*</span><span class="n">dspi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">davinci_spi_dma</span> <span class="o">*</span><span class="n">dma</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">edma_alloc_channel</span><span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">rx_channel</span><span class="p">,</span> <span class="n">davinci_spi_dma_callback</span><span class="p">,</span> <span class="n">dspi</span><span class="p">,</span>
								<span class="n">dma</span><span class="o">-&gt;</span><span class="n">eventq</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Unable to request DMA channel for SPI RX</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">=</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">rx_dma_failed</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">edma_alloc_channel</span><span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">tx_channel</span><span class="p">,</span> <span class="n">davinci_spi_dma_callback</span><span class="p">,</span> <span class="n">dspi</span><span class="p">,</span>
								<span class="n">dma</span><span class="o">-&gt;</span><span class="n">eventq</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Unable to request DMA channel for SPI TX</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">=</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">tx_dma_failed</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">edma_alloc_slot</span><span class="p">(</span><span class="n">EDMA_CTLR</span><span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">tx_channel</span><span class="p">),</span> <span class="n">EDMA_SLOT_ANY</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Unable to request SPI TX DMA param slot</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">=</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">param_failed</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">dummy_param_slot</span> <span class="o">=</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">edma_link</span><span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">dummy_param_slot</span><span class="p">,</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">dummy_param_slot</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="nl">param_failed:</span>
	<span class="n">edma_free_channel</span><span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">tx_channel</span><span class="p">);</span>
<span class="nl">tx_dma_failed:</span>
	<span class="n">edma_free_channel</span><span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">rx_channel</span><span class="p">);</span>
<span class="nl">rx_dma_failed:</span>
	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * davinci_spi_probe - probe function for SPI Master Controller</span>
<span class="cm"> * @pdev: platform_device structure which contains plateform specific data</span>
<span class="cm"> *</span>
<span class="cm"> * According to Linux Device Model this function will be invoked by Linux</span>
<span class="cm"> * with platform_device struct which contains the device specific info.</span>
<span class="cm"> * This function will map the SPI controller&#39;s memory, register IRQ,</span>
<span class="cm"> * Reset SPI controller and setting its registers to default value.</span>
<span class="cm"> * It will invoke spi_bitbang_start to create work queue so that client driver</span>
<span class="cm"> * can register transfer method to work queue.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">davinci_spi_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spi_master</span> <span class="o">*</span><span class="n">master</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">davinci_spi</span> <span class="o">*</span><span class="n">dspi</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">davinci_spi_platform_data</span> <span class="o">*</span><span class="n">pdata</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">r</span><span class="p">,</span> <span class="o">*</span><span class="n">mem</span><span class="p">;</span>
	<span class="n">resource_size_t</span> <span class="n">dma_rx_chan</span> <span class="o">=</span> <span class="n">SPI_NO_RESOURCE</span><span class="p">;</span>
	<span class="n">resource_size_t</span>	<span class="n">dma_tx_chan</span> <span class="o">=</span> <span class="n">SPI_NO_RESOURCE</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">spipc0</span><span class="p">;</span>

	<span class="n">pdata</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">master</span> <span class="o">=</span> <span class="n">spi_alloc_master</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">davinci_spi</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">master</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_set_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">master</span><span class="p">);</span>

	<span class="n">dspi</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dspi</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">free_master</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">free_master</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">pbase</span> <span class="o">=</span> <span class="n">r</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>
	<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">pdata</span> <span class="o">=</span> <span class="n">pdata</span><span class="p">;</span>

	<span class="n">mem</span> <span class="o">=</span> <span class="n">request_mem_region</span><span class="p">(</span><span class="n">r</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">r</span><span class="p">),</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mem</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">free_master</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">r</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">r</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">release_region</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">unmap_io</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">davinci_spi_irq</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">dev_name</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">),</span>
									<span class="n">dspi</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">unmap_io</span><span class="p">;</span>

	<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">bitbang</span><span class="p">.</span><span class="n">master</span> <span class="o">=</span> <span class="n">spi_master_get</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">bitbang</span><span class="p">.</span><span class="n">master</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">irq_free</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">put_master</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">clk_enable</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>

	<span class="n">master</span><span class="o">-&gt;</span><span class="n">bus_num</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">;</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">num_chipselect</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">num_chipselect</span><span class="p">;</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">setup</span> <span class="o">=</span> <span class="n">davinci_spi_setup</span><span class="p">;</span>

	<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">bitbang</span><span class="p">.</span><span class="n">chipselect</span> <span class="o">=</span> <span class="n">davinci_spi_chipselect</span><span class="p">;</span>
	<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">bitbang</span><span class="p">.</span><span class="n">setup_transfer</span> <span class="o">=</span> <span class="n">davinci_spi_setup_transfer</span><span class="p">;</span>

	<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">version</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">version</span><span class="p">;</span>

	<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">bitbang</span><span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">SPI_NO_CS</span> <span class="o">|</span> <span class="n">SPI_LSB_FIRST</span> <span class="o">|</span> <span class="n">SPI_LOOP</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">version</span> <span class="o">==</span> <span class="n">SPI_VERSION_2</span><span class="p">)</span>
		<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">bitbang</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">SPI_READY</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_DMA</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="n">dma_rx_chan</span> <span class="o">=</span> <span class="n">r</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_DMA</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="n">dma_tx_chan</span> <span class="o">=</span> <span class="n">r</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>

	<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">bitbang</span><span class="p">.</span><span class="n">txrx_bufs</span> <span class="o">=</span> <span class="n">davinci_spi_bufs</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dma_rx_chan</span> <span class="o">!=</span> <span class="n">SPI_NO_RESOURCE</span> <span class="o">&amp;&amp;</span>
	    <span class="n">dma_tx_chan</span> <span class="o">!=</span> <span class="n">SPI_NO_RESOURCE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">rx_channel</span> <span class="o">=</span> <span class="n">dma_rx_chan</span><span class="p">;</span>
		<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">tx_channel</span> <span class="o">=</span> <span class="n">dma_tx_chan</span><span class="p">;</span>
		<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">eventq</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">dma_event_q</span><span class="p">;</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">davinci_spi_request_dma</span><span class="p">(</span><span class="n">dspi</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">free_clk</span><span class="p">;</span>

		<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;DMA: supported</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;DMA: RX channel: %d, TX channel: %d, &quot;</span>
				<span class="s">&quot;event queue: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dma_rx_chan</span><span class="p">,</span> <span class="n">dma_tx_chan</span><span class="p">,</span>
				<span class="n">pdata</span><span class="o">-&gt;</span><span class="n">dma_event_q</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">get_rx</span> <span class="o">=</span> <span class="n">davinci_spi_rx_buf_u8</span><span class="p">;</span>
	<span class="n">dspi</span><span class="o">-&gt;</span><span class="n">get_tx</span> <span class="o">=</span> <span class="n">davinci_spi_tx_buf_u8</span><span class="p">;</span>

	<span class="n">init_completion</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">done</span><span class="p">);</span>

	<span class="cm">/* Reset In/OUT SPI module */</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPIGCR0</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPIGCR0</span><span class="p">);</span>

	<span class="cm">/* Set up SPIPC0.  CS and ENA init is done in davinci_spi_setup */</span>
	<span class="n">spipc0</span> <span class="o">=</span> <span class="n">SPIPC0_DIFUN_MASK</span> <span class="o">|</span> <span class="n">SPIPC0_DOFUN_MASK</span> <span class="o">|</span> <span class="n">SPIPC0_CLKFUN_MASK</span><span class="p">;</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">spipc0</span><span class="p">,</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPIPC0</span><span class="p">);</span>

	<span class="cm">/* initialize chip selects */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">chip_sel</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">num_chipselect</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">chip_sel</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">!=</span> <span class="n">SPI_INTERN_CS</span><span class="p">)</span>
				<span class="n">gpio_direction_output</span><span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">chip_sel</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">intr_line</span><span class="p">)</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">SPI_INTLVL_1</span><span class="p">,</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPILVL</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">SPI_INTLVL_0</span><span class="p">,</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPILVL</span><span class="p">);</span>

	<span class="n">iowrite32</span><span class="p">(</span><span class="n">CS_DEFAULT</span><span class="p">,</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPIDEF</span><span class="p">);</span>

	<span class="cm">/* master mode default */</span>
	<span class="n">set_io_bits</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPIGCR1</span><span class="p">,</span> <span class="n">SPIGCR1_CLKMOD_MASK</span><span class="p">);</span>
	<span class="n">set_io_bits</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPIGCR1</span><span class="p">,</span> <span class="n">SPIGCR1_MASTER_MASK</span><span class="p">);</span>
	<span class="n">set_io_bits</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SPIGCR1</span><span class="p">,</span> <span class="n">SPIGCR1_POWERDOWN_MASK</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">spi_bitbang_start</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">bitbang</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">free_dma</span><span class="p">;</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Controller at 0x%p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

<span class="nl">free_dma:</span>
	<span class="n">edma_free_channel</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">tx_channel</span><span class="p">);</span>
	<span class="n">edma_free_channel</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">rx_channel</span><span class="p">);</span>
	<span class="n">edma_free_slot</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">dummy_param_slot</span><span class="p">);</span>
<span class="nl">free_clk:</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
<span class="nl">put_master:</span>
	<span class="n">spi_master_put</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>
<span class="nl">irq_free:</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">dspi</span><span class="p">);</span>
<span class="nl">unmap_io:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
<span class="nl">release_region:</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">pbase</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">r</span><span class="p">));</span>
<span class="nl">free_master:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>
<span class="nl">err:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * davinci_spi_remove - remove function for SPI Master Controller</span>
<span class="cm"> * @pdev: platform_device structure which contains plateform specific data</span>
<span class="cm"> *</span>
<span class="cm"> * This function will do the reverse action of davinci_spi_probe function</span>
<span class="cm"> * It will free the IRQ and SPI controller&#39;s memory region.</span>
<span class="cm"> * It will also call spi_bitbang_stop to destroy the work queue which was</span>
<span class="cm"> * created by spi_bitbang_start.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">davinci_spi_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">davinci_spi</span> <span class="o">*</span><span class="n">dspi</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_master</span> <span class="o">*</span><span class="n">master</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">r</span><span class="p">;</span>

	<span class="n">master</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">dspi</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>

	<span class="n">spi_bitbang_stop</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">bitbang</span><span class="p">);</span>

	<span class="n">clk_disable</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">spi_master_put</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">dspi</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">dspi</span><span class="o">-&gt;</span><span class="n">pbase</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">r</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">davinci_spi_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;spi_davinci&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">davinci_spi_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">davinci_spi_remove</span><span class="p">),</span>
<span class="p">};</span>
<span class="n">module_platform_driver</span><span class="p">(</span><span class="n">davinci_spi_driver</span><span class="p">);</span>

<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;TI DaVinci SPI Master Controller Driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
