read_verilog ../top.v
synth -top top
flowmap -relax -debug top
write_verilog synth.v
