Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct 28 14:11:27 2018
| Host         : Happy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rgb_timing_summary_routed.rpt -pb rgb_timing_summary_routed.pb -rpx rgb_timing_summary_routed.rpx -warn_on_violation
| Design       : rgb
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.871        0.000                      0                   88        0.187        0.000                      0                   88        3.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.871        0.000                      0                   88        0.187        0.000                      0                   88        3.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 PWM/system_seg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM/system_seg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 1.257ns (32.531%)  route 2.607ns (67.469%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.052     6.126    PWM/CLK
    SLICE_X112Y114       FDCE                                         r  PWM/system_seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDCE (Prop_fdce_C_Q)         0.478     6.604 r  PWM/system_seg_reg[1]/Q
                         net (fo=12, routed)          1.181     7.784    PWM/system_seg[1]
    SLICE_X113Y113       LUT4 (Prop_lut4_I3_O)        0.323     8.107 r  PWM/system_seg[7]_i_4/O
                         net (fo=3, routed)           0.493     8.600    PWM/system_seg[7]_i_4_n_0
    SLICE_X112Y114       LUT4 (Prop_lut4_I3_O)        0.332     8.932 r  PWM/system_seg[7]_i_3/O
                         net (fo=1, routed)           0.432     9.365    PWM/system_seg[7]_i_3_n_0
    SLICE_X109Y114       LUT6 (Prop_lut6_I4_O)        0.124     9.489 r  PWM/system_seg[7]_i_1/O
                         net (fo=8, routed)           0.501     9.990    PWM/system_seg[7]_i_1_n_0
    SLICE_X113Y113       FDCE                                         r  PWM/system_seg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.855    13.620    PWM/CLK
    SLICE_X113Y113       FDCE                                         r  PWM/system_seg_reg[4]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X113Y113       FDCE (Setup_fdce_C_CE)      -0.205    13.860    PWM/system_seg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.860    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 PWM/system_seg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM/system_seg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 1.257ns (32.531%)  route 2.607ns (67.469%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.052     6.126    PWM/CLK
    SLICE_X112Y114       FDCE                                         r  PWM/system_seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDCE (Prop_fdce_C_Q)         0.478     6.604 r  PWM/system_seg_reg[1]/Q
                         net (fo=12, routed)          1.181     7.784    PWM/system_seg[1]
    SLICE_X113Y113       LUT4 (Prop_lut4_I3_O)        0.323     8.107 r  PWM/system_seg[7]_i_4/O
                         net (fo=3, routed)           0.493     8.600    PWM/system_seg[7]_i_4_n_0
    SLICE_X112Y114       LUT4 (Prop_lut4_I3_O)        0.332     8.932 r  PWM/system_seg[7]_i_3/O
                         net (fo=1, routed)           0.432     9.365    PWM/system_seg[7]_i_3_n_0
    SLICE_X109Y114       LUT6 (Prop_lut6_I4_O)        0.124     9.489 r  PWM/system_seg[7]_i_1/O
                         net (fo=8, routed)           0.501     9.990    PWM/system_seg[7]_i_1_n_0
    SLICE_X113Y113       FDCE                                         r  PWM/system_seg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.855    13.620    PWM/CLK
    SLICE_X113Y113       FDCE                                         r  PWM/system_seg_reg[6]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X113Y113       FDCE (Setup_fdce_C_CE)      -0.205    13.860    PWM/system_seg_reg[6]
  -------------------------------------------------------------------
                         required time                         13.860    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 PWM/system_seg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM/system_seg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.257ns (32.694%)  route 2.588ns (67.306%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.052     6.126    PWM/CLK
    SLICE_X112Y114       FDCE                                         r  PWM/system_seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDCE (Prop_fdce_C_Q)         0.478     6.604 r  PWM/system_seg_reg[1]/Q
                         net (fo=12, routed)          1.181     7.784    PWM/system_seg[1]
    SLICE_X113Y113       LUT4 (Prop_lut4_I3_O)        0.323     8.107 r  PWM/system_seg[7]_i_4/O
                         net (fo=3, routed)           0.493     8.600    PWM/system_seg[7]_i_4_n_0
    SLICE_X112Y114       LUT4 (Prop_lut4_I3_O)        0.332     8.932 r  PWM/system_seg[7]_i_3/O
                         net (fo=1, routed)           0.432     9.365    PWM/system_seg[7]_i_3_n_0
    SLICE_X109Y114       LUT6 (Prop_lut6_I4_O)        0.124     9.489 r  PWM/system_seg[7]_i_1/O
                         net (fo=8, routed)           0.482     9.970    PWM/system_seg[7]_i_1_n_0
    SLICE_X112Y114       FDCE                                         r  PWM/system_seg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.855    13.620    PWM/CLK
    SLICE_X112Y114       FDCE                                         r  PWM/system_seg_reg[0]/C
                         clock pessimism              0.506    14.126    
                         clock uncertainty           -0.035    14.090    
    SLICE_X112Y114       FDCE (Setup_fdce_C_CE)      -0.169    13.921    PWM/system_seg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 PWM/system_seg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM/system_seg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.257ns (32.694%)  route 2.588ns (67.306%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.052     6.126    PWM/CLK
    SLICE_X112Y114       FDCE                                         r  PWM/system_seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDCE (Prop_fdce_C_Q)         0.478     6.604 r  PWM/system_seg_reg[1]/Q
                         net (fo=12, routed)          1.181     7.784    PWM/system_seg[1]
    SLICE_X113Y113       LUT4 (Prop_lut4_I3_O)        0.323     8.107 r  PWM/system_seg[7]_i_4/O
                         net (fo=3, routed)           0.493     8.600    PWM/system_seg[7]_i_4_n_0
    SLICE_X112Y114       LUT4 (Prop_lut4_I3_O)        0.332     8.932 r  PWM/system_seg[7]_i_3/O
                         net (fo=1, routed)           0.432     9.365    PWM/system_seg[7]_i_3_n_0
    SLICE_X109Y114       LUT6 (Prop_lut6_I4_O)        0.124     9.489 r  PWM/system_seg[7]_i_1/O
                         net (fo=8, routed)           0.482     9.970    PWM/system_seg[7]_i_1_n_0
    SLICE_X112Y114       FDCE                                         r  PWM/system_seg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.855    13.620    PWM/CLK
    SLICE_X112Y114       FDCE                                         r  PWM/system_seg_reg[1]/C
                         clock pessimism              0.506    14.126    
                         clock uncertainty           -0.035    14.090    
    SLICE_X112Y114       FDCE (Setup_fdce_C_CE)      -0.169    13.921    PWM/system_seg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 PWM/system_seg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM/system_seg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.257ns (32.694%)  route 2.588ns (67.306%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.052     6.126    PWM/CLK
    SLICE_X112Y114       FDCE                                         r  PWM/system_seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDCE (Prop_fdce_C_Q)         0.478     6.604 r  PWM/system_seg_reg[1]/Q
                         net (fo=12, routed)          1.181     7.784    PWM/system_seg[1]
    SLICE_X113Y113       LUT4 (Prop_lut4_I3_O)        0.323     8.107 r  PWM/system_seg[7]_i_4/O
                         net (fo=3, routed)           0.493     8.600    PWM/system_seg[7]_i_4_n_0
    SLICE_X112Y114       LUT4 (Prop_lut4_I3_O)        0.332     8.932 r  PWM/system_seg[7]_i_3/O
                         net (fo=1, routed)           0.432     9.365    PWM/system_seg[7]_i_3_n_0
    SLICE_X109Y114       LUT6 (Prop_lut6_I4_O)        0.124     9.489 r  PWM/system_seg[7]_i_1/O
                         net (fo=8, routed)           0.482     9.970    PWM/system_seg[7]_i_1_n_0
    SLICE_X112Y114       FDCE                                         r  PWM/system_seg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.855    13.620    PWM/CLK
    SLICE_X112Y114       FDCE                                         r  PWM/system_seg_reg[5]/C
                         clock pessimism              0.506    14.126    
                         clock uncertainty           -0.035    14.090    
    SLICE_X112Y114       FDCE (Setup_fdce_C_CE)      -0.169    13.921    PWM/system_seg_reg[5]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 PWM/system_seg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM/system_seg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.257ns (32.694%)  route 2.588ns (67.306%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.052     6.126    PWM/CLK
    SLICE_X112Y114       FDCE                                         r  PWM/system_seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDCE (Prop_fdce_C_Q)         0.478     6.604 r  PWM/system_seg_reg[1]/Q
                         net (fo=12, routed)          1.181     7.784    PWM/system_seg[1]
    SLICE_X113Y113       LUT4 (Prop_lut4_I3_O)        0.323     8.107 r  PWM/system_seg[7]_i_4/O
                         net (fo=3, routed)           0.493     8.600    PWM/system_seg[7]_i_4_n_0
    SLICE_X112Y114       LUT4 (Prop_lut4_I3_O)        0.332     8.932 r  PWM/system_seg[7]_i_3/O
                         net (fo=1, routed)           0.432     9.365    PWM/system_seg[7]_i_3_n_0
    SLICE_X109Y114       LUT6 (Prop_lut6_I4_O)        0.124     9.489 r  PWM/system_seg[7]_i_1/O
                         net (fo=8, routed)           0.482     9.970    PWM/system_seg[7]_i_1_n_0
    SLICE_X112Y114       FDCE                                         r  PWM/system_seg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.855    13.620    PWM/CLK
    SLICE_X112Y114       FDCE                                         r  PWM/system_seg_reg[7]/C
                         clock pessimism              0.506    14.126    
                         clock uncertainty           -0.035    14.090    
    SLICE_X112Y114       FDCE (Setup_fdce_C_CE)      -0.169    13.921    PWM/system_seg_reg[7]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             4.014ns  (required time - arrival time)
  Source:                 PWM/system_seg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM/system_seg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 1.257ns (33.753%)  route 2.467ns (66.247%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.052     6.126    PWM/CLK
    SLICE_X112Y114       FDCE                                         r  PWM/system_seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDCE (Prop_fdce_C_Q)         0.478     6.604 r  PWM/system_seg_reg[1]/Q
                         net (fo=12, routed)          1.181     7.784    PWM/system_seg[1]
    SLICE_X113Y113       LUT4 (Prop_lut4_I3_O)        0.323     8.107 r  PWM/system_seg[7]_i_4/O
                         net (fo=3, routed)           0.493     8.600    PWM/system_seg[7]_i_4_n_0
    SLICE_X112Y114       LUT4 (Prop_lut4_I3_O)        0.332     8.932 r  PWM/system_seg[7]_i_3/O
                         net (fo=1, routed)           0.432     9.365    PWM/system_seg[7]_i_3_n_0
    SLICE_X109Y114       LUT6 (Prop_lut6_I4_O)        0.124     9.489 r  PWM/system_seg[7]_i_1/O
                         net (fo=8, routed)           0.361     9.850    PWM/system_seg[7]_i_1_n_0
    SLICE_X113Y114       FDCE                                         r  PWM/system_seg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.855    13.620    PWM/CLK
    SLICE_X113Y114       FDCE                                         r  PWM/system_seg_reg[2]/C
                         clock pessimism              0.484    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X113Y114       FDCE (Setup_fdce_C_CE)      -0.205    13.863    PWM/system_seg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.863    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                  4.014    

Slack (MET) :             4.014ns  (required time - arrival time)
  Source:                 PWM/system_seg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM/system_seg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 1.257ns (33.753%)  route 2.467ns (66.247%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.052     6.126    PWM/CLK
    SLICE_X112Y114       FDCE                                         r  PWM/system_seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDCE (Prop_fdce_C_Q)         0.478     6.604 r  PWM/system_seg_reg[1]/Q
                         net (fo=12, routed)          1.181     7.784    PWM/system_seg[1]
    SLICE_X113Y113       LUT4 (Prop_lut4_I3_O)        0.323     8.107 r  PWM/system_seg[7]_i_4/O
                         net (fo=3, routed)           0.493     8.600    PWM/system_seg[7]_i_4_n_0
    SLICE_X112Y114       LUT4 (Prop_lut4_I3_O)        0.332     8.932 r  PWM/system_seg[7]_i_3/O
                         net (fo=1, routed)           0.432     9.365    PWM/system_seg[7]_i_3_n_0
    SLICE_X109Y114       LUT6 (Prop_lut6_I4_O)        0.124     9.489 r  PWM/system_seg[7]_i_1/O
                         net (fo=8, routed)           0.361     9.850    PWM/system_seg[7]_i_1_n_0
    SLICE_X113Y114       FDCE                                         r  PWM/system_seg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.855    13.620    PWM/CLK
    SLICE_X113Y114       FDCE                                         r  PWM/system_seg_reg[3]/C
                         clock pessimism              0.484    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X113Y114       FDCE (Setup_fdce_C_CE)      -0.205    13.863    PWM/system_seg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.863    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                  4.014    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 dbn/ss_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM/PWM_b_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.671ns (28.832%)  route 1.656ns (71.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.122ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.048     6.122    dbn/CLK
    SLICE_X112Y117       FDRE                                         r  dbn/ss_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.518     6.640 r  dbn/ss_reg[0]/Q
                         net (fo=29, routed)          1.259     7.898    dbn2/Q[0]
    SLICE_X110Y114       LUT4 (Prop_lut4_I1_O)        0.153     8.051 r  dbn2/PWM_b[7]_i_1/O
                         net (fo=8, routed)           0.398     8.449    PWM/ss_reg[0]_0[0]
    SLICE_X110Y114       FDPE                                         r  PWM/PWM_b_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.855    13.620    PWM/CLK
    SLICE_X110Y114       FDPE                                         r  PWM/PWM_b_reg[4]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X110Y114       FDPE (Setup_fdpe_C_CE)      -0.408    13.657    PWM/PWM_b_reg[4]
  -------------------------------------------------------------------
                         required time                         13.657    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 dbn/ss_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM/PWM_b_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.671ns (28.832%)  route 1.656ns (71.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.122ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.048     6.122    dbn/CLK
    SLICE_X112Y117       FDRE                                         r  dbn/ss_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.518     6.640 r  dbn/ss_reg[0]/Q
                         net (fo=29, routed)          1.259     7.898    dbn2/Q[0]
    SLICE_X110Y114       LUT4 (Prop_lut4_I1_O)        0.153     8.051 r  dbn2/PWM_b[7]_i_1/O
                         net (fo=8, routed)           0.398     8.449    PWM/ss_reg[0]_0[0]
    SLICE_X110Y114       FDPE                                         r  PWM/PWM_b_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.855    13.620    PWM/CLK
    SLICE_X110Y114       FDPE                                         r  PWM/PWM_b_reg[5]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X110Y114       FDPE (Setup_fdpe_C_CE)      -0.408    13.657    PWM/PWM_b_reg[5]
  -------------------------------------------------------------------
                         required time                         13.657    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                  5.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 PWM/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.254ns (79.127%)  route 0.067ns (20.873%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.713     1.800    PWM/CLK
    SLICE_X108Y115       FDCE                                         r  PWM/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y115       FDCE (Prop_fdce_C_Q)         0.164     1.964 r  PWM/cnt_reg[7]/Q
                         net (fo=3, routed)           0.067     2.031    PWM/cnt[7]
    SLICE_X108Y115       MUXF7 (Prop_muxf7_S_O)       0.090     2.121 r  PWM/cnt_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.121    PWM/cnt_0[7]
    SLICE_X108Y115       FDCE                                         r  PWM/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.985     2.327    PWM/CLK
    SLICE_X108Y115       FDCE                                         r  PWM/cnt_reg[7]/C
                         clock pessimism             -0.528     1.800    
    SLICE_X108Y115       FDCE (Hold_fdce_C_D)         0.134     1.934    PWM/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 PWM/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.713     1.800    PWM/CLK
    SLICE_X108Y114       FDCE                                         r  PWM/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y114       FDCE (Prop_fdce_C_Q)         0.164     1.964 r  PWM/cnt_reg[0]/Q
                         net (fo=10, routed)          0.105     2.069    PWM/cnt[0]
    SLICE_X109Y114       LUT4 (Prop_lut4_I3_O)        0.048     2.117 r  PWM/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.117    PWM/cnt_0[2]
    SLICE_X109Y114       FDCE                                         r  PWM/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.986     2.328    PWM/CLK
    SLICE_X109Y114       FDCE                                         r  PWM/cnt_reg[2]/C
                         clock pessimism             -0.516     1.813    
    SLICE_X109Y114       FDCE (Hold_fdce_C_D)         0.107     1.920    PWM/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 PWM/system_seg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM/system_seg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.212ns (66.588%)  route 0.106ns (33.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.714     1.801    PWM/CLK
    SLICE_X112Y114       FDCE                                         r  PWM/system_seg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDCE (Prop_fdce_C_Q)         0.164     1.965 r  PWM/system_seg_reg[0]/Q
                         net (fo=13, routed)          0.106     2.071    PWM/system_seg[0]
    SLICE_X113Y114       LUT4 (Prop_lut4_I2_O)        0.048     2.119 r  PWM/system_seg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.119    PWM/system_seg[3]_i_1_n_0
    SLICE_X113Y114       FDCE                                         r  PWM/system_seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.989     2.331    PWM/CLK
    SLICE_X113Y114       FDCE                                         r  PWM/system_seg_reg[3]/C
                         clock pessimism             -0.518     1.814    
    SLICE_X113Y114       FDCE (Hold_fdce_C_D)         0.107     1.921    PWM/system_seg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 PWM/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.713     1.800    PWM/CLK
    SLICE_X108Y114       FDCE                                         r  PWM/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y114       FDCE (Prop_fdce_C_Q)         0.164     1.964 r  PWM/cnt_reg[0]/Q
                         net (fo=10, routed)          0.105     2.069    PWM/cnt[0]
    SLICE_X109Y114       LUT2 (Prop_lut2_I1_O)        0.045     2.114 r  PWM/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.114    PWM/cnt_0[1]
    SLICE_X109Y114       FDCE                                         r  PWM/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.986     2.328    PWM/CLK
    SLICE_X109Y114       FDCE                                         r  PWM/cnt_reg[1]/C
                         clock pessimism             -0.516     1.813    
    SLICE_X109Y114       FDCE (Hold_fdce_C_D)         0.091     1.904    PWM/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 PWM/system_seg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM/system_seg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.271%)  route 0.106ns (33.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.714     1.801    PWM/CLK
    SLICE_X112Y114       FDCE                                         r  PWM/system_seg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDCE (Prop_fdce_C_Q)         0.164     1.965 r  PWM/system_seg_reg[0]/Q
                         net (fo=13, routed)          0.106     2.071    PWM/system_seg[0]
    SLICE_X113Y114       LUT3 (Prop_lut3_I1_O)        0.045     2.116 r  PWM/system_seg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.116    PWM/system_seg[2]_i_1_n_0
    SLICE_X113Y114       FDCE                                         r  PWM/system_seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.989     2.331    PWM/CLK
    SLICE_X113Y114       FDCE                                         r  PWM/system_seg_reg[2]/C
                         clock pessimism             -0.518     1.814    
    SLICE_X113Y114       FDCE (Hold_fdce_C_D)         0.091     1.905    PWM/system_seg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 PWM/PWM_g_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM/PWM_g_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.647%)  route 0.154ns (45.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.714     1.801    PWM/CLK
    SLICE_X110Y115       FDPE                                         r  PWM/PWM_g_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDPE (Prop_fdpe_C_Q)         0.141     1.942 r  PWM/PWM_g_reg[4]/Q
                         net (fo=11, routed)          0.154     2.096    PWM/p_1_in_1[0]
    SLICE_X111Y115       LUT6 (Prop_lut6_I1_O)        0.045     2.141 r  PWM/PWM_g[1]_i_1/O
                         net (fo=1, routed)           0.000     2.141    PWM/PWM_g[1]_i_1_n_0
    SLICE_X111Y115       FDPE                                         r  PWM/PWM_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.988     2.330    PWM/CLK
    SLICE_X111Y115       FDPE                                         r  PWM/PWM_g_reg[1]/C
                         clock pessimism             -0.517     1.814    
    SLICE_X111Y115       FDPE (Hold_fdpe_C_D)         0.091     1.905    PWM/PWM_g_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 PWM/PWM_g_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM/PWM_g_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.487%)  route 0.155ns (45.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.714     1.801    PWM/CLK
    SLICE_X110Y115       FDPE                                         r  PWM/PWM_g_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDPE (Prop_fdpe_C_Q)         0.141     1.942 r  PWM/PWM_g_reg[4]/Q
                         net (fo=11, routed)          0.155     2.097    PWM/p_1_in_1[0]
    SLICE_X111Y115       LUT6 (Prop_lut6_I1_O)        0.045     2.142 r  PWM/PWM_g[2]_i_1/O
                         net (fo=1, routed)           0.000     2.142    PWM/PWM_g[2]_i_1_n_0
    SLICE_X111Y115       FDPE                                         r  PWM/PWM_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.988     2.330    PWM/CLK
    SLICE_X111Y115       FDPE                                         r  PWM/PWM_g_reg[2]/C
                         clock pessimism             -0.517     1.814    
    SLICE_X111Y115       FDPE (Hold_fdpe_C_D)         0.092     1.906    PWM/PWM_g_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 PWM/PWM_r_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM/PWM_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.800%)  route 0.160ns (46.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.715     1.802    PWM/CLK
    SLICE_X111Y112       FDPE                                         r  PWM/PWM_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDPE (Prop_fdpe_C_Q)         0.141     1.943 r  PWM/PWM_r_reg[6]/Q
                         net (fo=11, routed)          0.160     2.102    PWM/p_2_in[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I4_O)        0.045     2.147 r  PWM/PWM_r[0]_i_1/O
                         net (fo=1, routed)           0.000     2.147    PWM/p_1_in[0]
    SLICE_X113Y112       FDPE                                         r  PWM/PWM_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.990     2.332    PWM/CLK
    SLICE_X113Y112       FDPE                                         r  PWM/PWM_r_reg[0]/C
                         clock pessimism             -0.516     1.817    
    SLICE_X113Y112       FDPE (Hold_fdpe_C_D)         0.092     1.909    PWM/PWM_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 PWM/system_seg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM/system_seg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.061%)  route 0.146ns (43.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.714     1.801    PWM/CLK
    SLICE_X113Y113       FDCE                                         r  PWM/system_seg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y113       FDCE (Prop_fdce_C_Q)         0.141     1.942 r  PWM/system_seg_reg[6]/Q
                         net (fo=9, routed)           0.146     2.087    PWM/system_seg[6]
    SLICE_X113Y113       LUT4 (Prop_lut4_I0_O)        0.045     2.132 r  PWM/system_seg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.132    PWM/system_seg[6]_i_1_n_0
    SLICE_X113Y113       FDCE                                         r  PWM/system_seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.989     2.331    PWM/CLK
    SLICE_X113Y113       FDCE                                         r  PWM/system_seg_reg[6]/C
                         clock pessimism             -0.531     1.801    
    SLICE_X113Y113       FDCE (Hold_fdce_C_D)         0.092     1.893    PWM/system_seg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 PWM/PWM_r_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PWM/PWM_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.645%)  route 0.161ns (46.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.715     1.802    PWM/CLK
    SLICE_X111Y112       FDPE                                         r  PWM/PWM_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDPE (Prop_fdpe_C_Q)         0.141     1.943 r  PWM/PWM_r_reg[6]/Q
                         net (fo=11, routed)          0.161     2.103    PWM/p_2_in[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I4_O)        0.045     2.148 r  PWM/PWM_r[3]_i_1/O
                         net (fo=1, routed)           0.000     2.148    PWM/p_1_in[3]
    SLICE_X113Y112       FDPE                                         r  PWM/PWM_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.990     2.332    PWM/CLK
    SLICE_X113Y112       FDPE                                         r  PWM/PWM_r_reg[3]/C
                         clock pessimism             -0.516     1.817    
    SLICE_X113Y112       FDPE (Hold_fdpe_C_D)         0.091     1.908    PWM/PWM_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X110Y113  PWM/PWM_b_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X110Y113  PWM/PWM_b_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X110Y113  PWM/PWM_b_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X110Y113  PWM/PWM_b_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X110Y114  PWM/PWM_b_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X110Y114  PWM/PWM_b_reg[5]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X110Y114  PWM/PWM_b_reg[6]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X110Y114  PWM/PWM_b_reg[7]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X111Y115  PWM/PWM_g_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y114  PWM/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y114  PWM/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y114  PWM/cnt_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X110Y113  PWM/PWM_b_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X110Y113  PWM/PWM_b_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X110Y113  PWM/PWM_b_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X110Y113  PWM/PWM_b_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X110Y114  PWM/PWM_b_reg[4]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X110Y114  PWM/PWM_b_reg[5]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X110Y114  PWM/PWM_b_reg[6]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X110Y113  PWM/PWM_b_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X110Y113  PWM/PWM_b_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X110Y113  PWM/PWM_b_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X110Y113  PWM/PWM_b_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X110Y114  PWM/PWM_b_reg[4]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X110Y114  PWM/PWM_b_reg[5]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X110Y114  PWM/PWM_b_reg[6]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X110Y114  PWM/PWM_b_reg[7]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X111Y115  PWM/PWM_g_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X111Y115  PWM/PWM_g_reg[1]/C



