<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd"><html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="style.css" /><script type="text/javascript" src="highlight.js"></script></head><body><pre><span class="hs-comment">{-|
Module : Interpreter
Description: The instruction interpreter for the MicroBlaze processor
-}</span><span>
</span><a name="line-5"></a><span class="hs-pragma">{-# LANGUAGE UnicodeSyntax #-}</span><span>
</span><a name="line-6"></a><span class="hs-keyword">module</span><span> </span><span class="hs-identifier">Interpreter</span><span> </span><span class="hs-keyword">where</span><span>
</span><a name="line-7"></a><span>
</span><a name="line-8"></a><span>
</span><a name="line-9"></a><span class="hs-comment">-- import           Control.Monad.Resumption.Reactive</span><span>
</span><a name="line-10"></a><span class="hs-comment">-- import           Control.Monad.State.Lazy</span><span>
</span><a name="line-11"></a><span class="hs-comment">-- import           Data.Bits</span><span>
</span><a name="line-12"></a><span class="hs-comment">-- import           Data.Maybe</span><span>
</span><a name="line-13"></a><span class="hs-comment">-- import           Data.Word</span><span>
</span><a name="line-14"></a><span class="hs-comment">-- import           Decode</span><span>
</span><a name="line-15"></a><span class="hs-comment">-- import           InsSet</span><span>
</span><a name="line-16"></a><span class="hs-comment">-- import           MachineState</span><span>
</span><a name="line-17"></a><span class="hs-comment">-- import           MachineState.InstructionBuffer</span><span>
</span><a name="line-18"></a><span class="hs-comment">-- import           MachineState.MachineStatusRegister</span><span>
</span><a name="line-19"></a><span>
</span><a name="line-20"></a><span class="hs-comment">-- executeNext &#8759; State MicroBlaze ()</span><span>
</span><a name="line-21"></a><span class="hs-comment">-- executeNext = do</span><span>
</span><a name="line-22"></a><span class="hs-comment">--   maybeIns &#8592; pullExec</span><span>
</span><a name="line-23"></a><span class="hs-comment">--   case maybeIns of</span><span>
</span><a name="line-24"></a><span class="hs-comment">--     (Just ins) &#8594; exec ins</span><span>
</span><a name="line-25"></a><span class="hs-comment">--     Nothing    &#8594; return ()</span><span>
</span><a name="line-26"></a><span>
</span><a name="line-27"></a><span class="hs-comment">-- type MBWord = Word32 </span><span>
</span><a name="line-28"></a><span class="hs-comment">-- -- decodeNext :: State MicroBlaze (Maybe Ins)</span><span>
</span><a name="line-29"></a><span class="hs-comment">-- -- decodeNext = do</span><span>
</span><a name="line-30"></a><span class="hs-comment">-- --   maybeDecode &#8592; pullDecode</span><span>
</span><a name="line-31"></a><span class="hs-comment">-- --   case maybeDecode of</span><span>
</span><a name="line-32"></a><span class="hs-comment">-- --     (Just d) &#8594; return $ Just $ decode d</span><span>
</span><a name="line-33"></a><span class="hs-comment">-- --     Nothing  &#8594; return Nothing</span><span>
</span><a name="line-34"></a><span>
</span><a name="line-35"></a><span class="hs-comment">-- nextPCAddress &#8759; State MicroBlaze Address</span><span>
</span><a name="line-36"></a><span class="hs-comment">-- nextPCAddress = do</span><span>
</span><a name="line-37"></a><span class="hs-comment">--   pc &#8592; getRPC</span><span>
</span><a name="line-38"></a><span class="hs-comment">--   setRPC $ pc + 4</span><span>
</span><a name="line-39"></a><span class="hs-comment">--   return pc</span><span>
</span><a name="line-40"></a><span>
</span><a name="line-41"></a><span class="hs-comment">-- isPositive :: Word32 -&gt; Bool</span><span>
</span><a name="line-42"></a><span class="hs-comment">-- isPositive x = testBit x 31</span><span>
</span><a name="line-43"></a><span>
</span><a name="line-44"></a><span class="hs-comment">-- isNegative :: Word32 -&gt; Bool</span><span>
</span><a name="line-45"></a><span class="hs-comment">-- isNegative = not . isPositive</span><span>
</span><a name="line-46"></a><span>
</span><a name="line-47"></a><span class="hs-comment">-- lessThanOrEqualToZero :: Word32 -&gt; Bool</span><span>
</span><a name="line-48"></a><span class="hs-comment">-- lessThanOrEqualToZero x = (not (isPositive x)) || x == 0</span><span>
</span><a name="line-49"></a><span>
</span><a name="line-50"></a><span class="hs-comment">-- exec :: (Monad m) =&gt; Ins -&gt; StateT MicroBlaze m ()</span><span>
</span><a name="line-51"></a><span class="hs-comment">-- exec (Add rd ra rb)     = add False False (ra, Left rb) rd</span><span>
</span><a name="line-52"></a><span class="hs-comment">-- exec (Addc rd ra rb)    = add True False (ra, Left rb) rd</span><span>
</span><a name="line-53"></a><span class="hs-comment">-- exec (Addk rd ra rb)    = add False True (ra, Left rb) rd</span><span>
</span><a name="line-54"></a><span class="hs-comment">-- exec (Addkc rd ra rb)   = add True True (ra, Left rb) rd</span><span>
</span><a name="line-55"></a><span class="hs-comment">-- exec (Addi rd ra imm)   = add False False (ra, Right imm) rd</span><span>
</span><a name="line-56"></a><span class="hs-comment">-- exec (Addic rd ra imm)  = add True False (ra, Right imm) rd</span><span>
</span><a name="line-57"></a><span class="hs-comment">-- exec (Addik rd ra imm)  = add False True (ra, Right imm) rd</span><span>
</span><a name="line-58"></a><span class="hs-comment">-- exec (Addikc rd ra imm) = add True True (ra, Right imm) rd</span><span>
</span><a name="line-59"></a><span class="hs-comment">-- exec (And rd ra rb)     = execTypeA (.&amp;.) rd ra rb</span><span>
</span><a name="line-60"></a><span class="hs-comment">-- exec (Andi rd ra imm)   = execTypeB (.&amp;.) rd ra imm</span><span>
</span><a name="line-61"></a><span class="hs-comment">-- exec (Andn rd ra rb)    = execTypeA (\a b&#8594; a .&amp;. (complement b)) rd ra rb</span><span>
</span><a name="line-62"></a><span class="hs-comment">-- exec (Andni rd ra imm)  = execTypeB (\a b&#8594; a .&amp;. (complement b)) rd ra imm</span><span>
</span><a name="line-63"></a><span class="hs-comment">-- exec (Beq ra rb )      = branch (TypeA ra rb) ((==) 0)</span><span>
</span><a name="line-64"></a><span class="hs-comment">-- exec (Beqd ra rb )     = delay &gt;&gt; branch (TypeA ra rb ) ((==) 0)</span><span>
</span><a name="line-65"></a><span class="hs-comment">-- exec (Beqi ra imm)      = branch (TypeB ra imm) ((==) 0)</span><span>
</span><a name="line-66"></a><span class="hs-comment">-- exec (Beqid ra imm)     = delay &gt;&gt; branch (TypeB ra imm) ((==) 0)</span><span>
</span><a name="line-67"></a><span class="hs-comment">-- exec (Bge ra rb )      = branch (TypeA ra rb) (\x -&gt; testBit x 31)</span><span>
</span><a name="line-68"></a><span class="hs-comment">-- exec (Bged ra rb )     = delay &gt;&gt; branch (TypeA ra rb) isPositive</span><span>
</span><a name="line-69"></a><span class="hs-comment">-- exec (Bgei ra imm)      = branch (TypeB ra imm) isPositive</span><span>
</span><a name="line-70"></a><span class="hs-comment">-- exec (Bgeid ra imm)     = delay &gt;&gt; branch (TypeB ra imm) isPositive</span><span>
</span><a name="line-71"></a><span class="hs-comment">-- exec (Bgt ra rb )      = branch (TypeA ra rb) (\x -&gt; isPositive x &amp;&amp; x /= 0)</span><span>
</span><a name="line-72"></a><span class="hs-comment">-- exec (Bgtd ra rb )     = delay &gt;&gt; branch (TypeA ra rb) (\x -&gt; isPositive x &amp;&amp; x /= 0)</span><span>
</span><a name="line-73"></a><span class="hs-comment">-- exec (Bgti ra imm)      = branch (TypeB ra imm) (\x -&gt; isPositive x &amp;&amp; x /= 0)</span><span>
</span><a name="line-74"></a><span class="hs-comment">-- exec (Bgtid ra imm)     = delay &gt;&gt; branch (TypeB ra imm) (\x -&gt; isPositive x &amp;&amp; x /= 0)</span><span>
</span><a name="line-75"></a><span class="hs-comment">-- exec (Ble ra rb )      = branch (TypeA ra rb) lessThanOrEqualToZero</span><span>
</span><a name="line-76"></a><span class="hs-comment">-- exec (Bled ra rb )     = delay &gt;&gt; branch (TypeA ra rb) lessThanOrEqualToZero</span><span>
</span><a name="line-77"></a><span class="hs-comment">-- exec (Blei ra imm)      = branch (TypeB ra imm) lessThanOrEqualToZero</span><span>
</span><a name="line-78"></a><span class="hs-comment">-- exec (Bleid ra imm)     = delay &gt;&gt; branch (TypeB ra imm) lessThanOrEqualToZero</span><span>
</span><a name="line-79"></a><span class="hs-comment">-- exec (Blt ra rb )      = branch (TypeA ra rb) isNegative</span><span>
</span><a name="line-80"></a><span class="hs-comment">-- exec (Bltd ra rb )     = delay &gt;&gt; branch (TypeA ra rb) isNegative</span><span>
</span><a name="line-81"></a><span class="hs-comment">-- exec (Blti ra imm)      = branch (TypeB ra imm) isNegative</span><span>
</span><a name="line-82"></a><span class="hs-comment">-- exec (Bltid ra imm)     = delay &gt;&gt; branch (TypeB ra imm) isNegative</span><span>
</span><a name="line-83"></a><span class="hs-comment">-- exec (Bne ra rb )      = branch (TypeA ra rb) (\x &#8594; not (x == 0))</span><span>
</span><a name="line-84"></a><span class="hs-comment">-- exec (Bned ra rb )     = delay &gt;&gt; branch (TypeA ra rb) (\x &#8594; not (x == 0))</span><span>
</span><a name="line-85"></a><span class="hs-comment">-- exec (Bnei ra imm)      = branch (TypeB ra imm) (\x &#8594; not (x == 0))</span><span>
</span><a name="line-86"></a><span class="hs-comment">-- exec (Bneid ra imm)     = delay &gt;&gt; branch (TypeB ra imm) (\x &#8594; not (x == 0))</span><span>
</span><a name="line-87"></a><span class="hs-comment">-- exec (Br rb)            = branch (TypeA undefined rb) (\x &#8594; True)</span><span>
</span><a name="line-88"></a><span class="hs-comment">-- exec (Bra rb)           = absoluteBranch (AbsR rb)</span><span>
</span><a name="line-89"></a><span class="hs-comment">-- exec (Brd rb)           = delay &gt;&gt; branch (TypeA undefined rb) (\x &#8594; True)</span><span>
</span><a name="line-90"></a><span class="hs-comment">-- exec (Brad rb)          = delay &gt;&gt; absoluteBranch (AbsR rb)</span><span>
</span><a name="line-91"></a><span class="hs-comment">-- exec (Brld rd rb)       = (link rd) &gt;&gt; delay &gt;&gt; branch (TypeA undefined rb) (\x &#8594; True)</span><span>
</span><a name="line-92"></a><span class="hs-comment">-- exec (Brald rd rb)      = (link rd) &gt;&gt; delay &gt;&gt; absoluteBranch (AbsR rb)</span><span>
</span><a name="line-93"></a><span class="hs-comment">-- exec (Bri imm)          = branch (TypeB undefined imm) (\x &#8594; True)</span><span>
</span><a name="line-94"></a><span class="hs-comment">-- exec (Brai imm)         = absoluteBranch (AbsI imm)</span><span>
</span><a name="line-95"></a><span class="hs-comment">-- exec (Brid imm)         = delay &gt;&gt; branch (TypeB undefined imm) (\x &#8594; True)</span><span>
</span><a name="line-96"></a><span class="hs-comment">-- exec (Braid imm)        = delay &gt;&gt; absoluteBranch (AbsI imm)</span><span>
</span><a name="line-97"></a><span class="hs-comment">-- exec (Brlid rd imm)     = (link rd) &gt;&gt; delay &gt;&gt; branch (TypeB undefined imm) (\x &#8594; True)</span><span>
</span><a name="line-98"></a><span class="hs-comment">-- exec (Bralid rd imm)    = (link rd) &gt;&gt; delay &gt;&gt; absoluteBranch (AbsI imm)</span><span>
</span><a name="line-99"></a><span class="hs-comment">-- exec (Brk rd rb)        = link rd &gt;&gt; getRegister rb &gt;&gt;= setRPC &gt;&gt; setMSRBit BreakInProgress True</span><span>
</span><a name="line-100"></a><span class="hs-comment">-- exec (Brki rd imm)      = link rd &gt;&gt; setRPC (fromJust (maybeSignExtend imm)) &gt;&gt; setMSRBit BreakInProgress True</span><span>
</span><a name="line-101"></a><span class="hs-comment">-- exec (Bsrl rd ra rb)    = error $ &quot;barrel shifts not yet implemented&quot;</span><span>
</span><a name="line-102"></a><span class="hs-comment">-- exec (Bsra rd ra rb)    = error $ &quot;barrel shifts not yet implemented&quot;</span><span>
</span><a name="line-103"></a><span class="hs-comment">-- exec (Bsll rd ra rb)    = error $ &quot;barrel shifts not yet implemented&quot;</span><span>
</span><a name="line-104"></a><span class="hs-comment">-- exec (Bsrli rd ra imm)  = error $ &quot;barrel shifts not yet implemented&quot;</span><span>
</span><a name="line-105"></a><span class="hs-comment">-- exec (Bsrai rd ra imm)  = error $ &quot;barrel shifts not yet implemented&quot;</span><span>
</span><a name="line-106"></a><span class="hs-comment">-- exec (Bslli rd ra imm)  = error $ &quot;barrel shifts not yet implemented&quot;</span><span>
</span><a name="line-107"></a><span class="hs-comment">-- exec (Cmp rd ra rb)     = execTypeA undefined rd ra rb</span><span>
</span><a name="line-108"></a><span class="hs-comment">-- exec (Cmpu rd ra rb)    = execTypeA (-) rd ra rb</span><span>
</span><a name="line-109"></a><span class="hs-comment">-- exec (Get rd fslx)      = error $ &quot;fsl instructions not yet implemented&quot;</span><span>
</span><a name="line-110"></a><span class="hs-comment">-- exec (Nget rd fslx)     = error $ &quot;fsl instructions not yet implemented&quot;</span><span>
</span><a name="line-111"></a><span class="hs-comment">-- exec (Cget rd fslx)     = error $ &quot;fsl instructions not yet implemented&quot;</span><span>
</span><a name="line-112"></a><span class="hs-comment">-- exec (Ncget rd fslx)    = error $ &quot;fsl instructions not yet implemented&quot;</span><span>
</span><a name="line-113"></a><span class="hs-comment">-- exec (Idiv rd ra rb)    = error $ &quot;requires hardware divider implementation&quot;</span><span>
</span><a name="line-114"></a><span class="hs-comment">-- exec (Idivu rd ra rb)   = error $ &quot;requires hardware divider implementation&quot;</span><span>
</span><a name="line-115"></a><span class="hs-comment">-- exec (Imm imm)          = setRegister R18 (fromJust (backExtend imm)) -- NOTE: I may want to set a flag here</span><span>
</span><a name="line-116"></a><span class="hs-comment">-- exec (Lbu rd ra rb)     = load LByte rd ra (Register rb)</span><span>
</span><a name="line-117"></a><span class="hs-comment">-- exec (Lbui rd ra imm)   = load LByte rd ra (Immediate imm)</span><span>
</span><a name="line-118"></a><span class="hs-comment">-- exec (Lhu rd ra rb)     = load LHalfWord rd ra (Register rb)</span><span>
</span><a name="line-119"></a><span class="hs-comment">-- exec (Lhui rd ra imm)   = load LHalfWord rd ra (Immediate imm)</span><span>
</span><a name="line-120"></a><span class="hs-comment">-- exec (Lw rd ra rb)      = load LWord rd ra (Register rb)</span><span>
</span><a name="line-121"></a><span class="hs-comment">-- exec (Lwi rd ra imm)    = load LWord rd ra (Immediate imm)</span><span>
</span><a name="line-122"></a><span class="hs-comment">-- exec (Mfs rd rs)        = moveFromSRegister rd rs</span><span>
</span><a name="line-123"></a><span class="hs-comment">-- exec (Mts rs ra )       = moveToSRegister rs ra</span><span>
</span><a name="line-124"></a><span class="hs-comment">-- exec (Mul rd ra rb)     = undefined</span><span>
</span><a name="line-125"></a><span class="hs-comment">-- exec (Muli rd ra imm)   = undefined</span><span>
</span><a name="line-126"></a><span class="hs-comment">-- exec (Or rd ra rb)      = execTypeA (.|.) rd ra rb</span><span>
</span><a name="line-127"></a><span class="hs-comment">-- exec (Ori rd ra imm)    = execTypeB (.|.) rd ra imm</span><span>
</span><a name="line-128"></a><span class="hs-comment">-- exec (Put ra fslx)      = error $ &quot;fsl instructions not yet implemented&quot;</span><span>
</span><a name="line-129"></a><span class="hs-comment">-- exec (Nput ra fslx)     = error $ &quot;fsl instructions not yet implemented&quot;</span><span>
</span><a name="line-130"></a><span class="hs-comment">-- exec (Cput ra fslx)     = error $ &quot;fsl instructions not yet implemented&quot;</span><span>
</span><a name="line-131"></a><span class="hs-comment">-- exec (Ncput ra fslx)    = error $ &quot;fsl instructions not yet implemented&quot;</span><span>
</span><a name="line-132"></a><span class="hs-comment">-- exec (Rsub rd ra rb)    = sub False False (ra, Left rb) rd</span><span>
</span><a name="line-133"></a><span class="hs-comment">-- exec (Rsubc rd ra rb)   = sub True False (ra, Left rb) rd</span><span>
</span><a name="line-134"></a><span class="hs-comment">-- exec (Rsubk rd ra rb)   = sub False True (ra, Left rb) rd</span><span>
</span><a name="line-135"></a><span class="hs-comment">-- exec (Rsubkc rd ra rb)  = sub True True (ra, Left rb) rd</span><span>
</span><a name="line-136"></a><span class="hs-comment">-- exec (Rsubi rd ra imm)  = sub False False (ra, Right imm) rd</span><span>
</span><a name="line-137"></a><span class="hs-comment">-- exec (Rsubic rd ra imm) = sub True False (ra, Right imm) rd</span><span>
</span><a name="line-138"></a><span class="hs-comment">-- exec (Rsubik rd ra imm) = sub False True (ra, Right imm) rd</span><span>
</span><a name="line-139"></a><span class="hs-comment">-- exec (Rsubikc rd ra imm) = sub True True (ra, Right imm) rd</span><span>
</span><a name="line-140"></a><span class="hs-comment">-- exec (Rtbd ra imm)      = returnFrom ra imm &gt;&gt; setMSRBit BreakInProgress False</span><span>
</span><a name="line-141"></a><span class="hs-comment">-- exec (Rtid ra imm)      = returnFrom ra imm &gt;&gt; setMSRBit InterruptEnable True</span><span>
</span><a name="line-142"></a><span class="hs-comment">-- exec (Rtsd ra imm)      = returnFrom ra imm</span><span>
</span><a name="line-143"></a><span class="hs-comment">-- exec (Sb rd ra rb)      = store SByte rd ra (Register rb)</span><span>
</span><a name="line-144"></a><span class="hs-comment">-- exec (Sbi rd ra imm)    = store SByte rd ra (Immediate imm)</span><span>
</span><a name="line-145"></a><span class="hs-comment">-- exec (Sext8 rd ra)      = sext8 rd ra</span><span>
</span><a name="line-146"></a><span class="hs-comment">-- exec (Sext16 rd ra)     = sext16 rd ra</span><span>
</span><a name="line-147"></a><span class="hs-comment">-- exec (Sh rd ra rb)      = store SHalfWord rd ra (Register rb)</span><span>
</span><a name="line-148"></a><span class="hs-comment">-- exec (Shi rd ra imm)    = store SHalfWord rd ra (Immediate imm)</span><span>
</span><a name="line-149"></a><span class="hs-comment">-- exec (Sra rd ra)        = shiftRightArithmetic False rd ra</span><span>
</span><a name="line-150"></a><span class="hs-comment">-- exec (Src rd ra)        = shiftRightArithmetic True rd ra</span><span>
</span><a name="line-151"></a><span class="hs-comment">-- exec (Srl rd ra)        = shiftRightLogical rd ra</span><span>
</span><a name="line-152"></a><span class="hs-comment">-- exec (Sw rd ra rb)      = store SWord rd ra (Register rb)</span><span>
</span><a name="line-153"></a><span class="hs-comment">-- exec (Swi rd ra imm)    = store SWord rd ra (Immediate imm)</span><span>
</span><a name="line-154"></a><span class="hs-comment">-- exec (Wdc _ _)        = error &quot;cache instructions not available&quot;</span><span>
</span><a name="line-155"></a><span class="hs-comment">-- exec (Wic _ _)          = error &quot;cache instructions not available&quot;</span><span>
</span><a name="line-156"></a><span class="hs-comment">-- exec (Xor rd ra rb)     = execTypeA xor rd ra rb</span><span>
</span><a name="line-157"></a><span class="hs-comment">-- exec (Xori rd ra imm)   = execTypeB xor rd ra imm</span><span>
</span><a name="line-158"></a><span class="hs-comment">-- exec ins = error $ &quot;instruction &quot; ++ (show ins) ++ &quot; not yet implemented&quot;</span><span>
</span><a name="line-159"></a><span>
</span><a name="line-160"></a><span>
</span><a name="line-161"></a><span class="hs-comment">-- -- * Utility Functions and Data Types</span><span>
</span><a name="line-162"></a><span>
</span><a name="line-163"></a><span class="hs-comment">-- addWithCarry &#8759; (Num a, Ord a) =&gt; a &#8594; a &#8594; Bool &#8594; (Bool, a)</span><span>
</span><a name="line-164"></a><span class="hs-comment">-- addWithCarry x y ci = (carry_out, sum)</span><span>
</span><a name="line-165"></a><span class="hs-comment">--   where sum = x + y + carry_in</span><span>
</span><a name="line-166"></a><span class="hs-comment">--         carry_out = sum &lt; x || sum &lt; y</span><span>
</span><a name="line-167"></a><span class="hs-comment">--         carry_in  = if ci then 1 else 0</span><span>
</span><a name="line-168"></a><span>
</span><a name="line-169"></a><span>
</span><a name="line-170"></a><span class="hs-comment">-- -- | Delay Flag for Branching</span><span>
</span><a name="line-171"></a><span class="hs-comment">-- type DelayFlag = Bool</span><span>
</span><a name="line-172"></a><span>
</span><a name="line-173"></a><span>
</span><a name="line-174"></a><span class="hs-comment">-- -- | Branch Input Type</span><span>
</span><a name="line-175"></a><span class="hs-comment">-- data BranchInput = TypeA MBReg MBReg</span><span>
</span><a name="line-176"></a><span class="hs-comment">--                  | TypeB MBReg Word16</span><span>
</span><a name="line-177"></a><span>
</span><a name="line-178"></a><span class="hs-comment">-- -- | Absolute Branch Input Type</span><span>
</span><a name="line-179"></a><span class="hs-comment">-- data AbsoluteBranchInput = AbsR MBReg</span><span>
</span><a name="line-180"></a><span class="hs-comment">--                          | AbsI Word16</span><span>
</span><a name="line-181"></a><span>
</span><a name="line-182"></a><span class="hs-comment">-- -- | Isomorphism type</span><span>
</span><a name="line-183"></a><span class="hs-comment">-- type Op = (Word32 &#8594; Word32 &#8594; Word32)</span><span>
</span><a name="line-184"></a><span>
</span><a name="line-185"></a><span class="hs-comment">-- -- ** Generic Operator Execution</span><span>
</span><a name="line-186"></a><span>
</span><a name="line-187"></a><span class="hs-comment">-- -- | execute a type a instruction using basic operators</span><span>
</span><a name="line-188"></a><span class="hs-comment">-- execTypeA &#8759; (Monad m)</span><span>
</span><a name="line-189"></a><span class="hs-comment">--          =&gt; Op                   -- ^ Operator to apply to values</span><span>
</span><a name="line-190"></a><span class="hs-comment">--           &#8594; MBReg                -- ^ Destination register</span><span>
</span><a name="line-191"></a><span class="hs-comment">--           &#8594; MBReg                -- ^ Input Register A</span><span>
</span><a name="line-192"></a><span class="hs-comment">--           &#8594; MBReg                -- ^ Input Register B</span><span>
</span><a name="line-193"></a><span class="hs-comment">--           &#8594; StateT MicroBlaze m ()</span><span>
</span><a name="line-194"></a><span class="hs-comment">-- execTypeA op rd ra rb = do</span><span>
</span><a name="line-195"></a><span class="hs-comment">--   a &#8592; getRegister ra</span><span>
</span><a name="line-196"></a><span class="hs-comment">--   b &#8592; getRegister rb</span><span>
</span><a name="line-197"></a><span class="hs-comment">--   setRegister rd $ op a b</span><span>
</span><a name="line-198"></a><span>
</span><a name="line-199"></a><span class="hs-comment">-- -- | execute a type b instruction using basic operators</span><span>
</span><a name="line-200"></a><span class="hs-comment">-- execTypeB &#8759; (Monad m)</span><span>
</span><a name="line-201"></a><span class="hs-comment">--          =&gt; Op                   -- ^ Operator to apply to values</span><span>
</span><a name="line-202"></a><span class="hs-comment">--           &#8594; MBReg                -- ^ Destination register</span><span>
</span><a name="line-203"></a><span class="hs-comment">--           &#8594; MBReg                -- ^ Input Register A</span><span>
</span><a name="line-204"></a><span class="hs-comment">--           &#8594; Word16                  -- ^ Immediate Data</span><span>
</span><a name="line-205"></a><span class="hs-comment">--           &#8594; StateT MicroBlaze m ()</span><span>
</span><a name="line-206"></a><span class="hs-comment">-- execTypeB op dest ra imm = do</span><span>
</span><a name="line-207"></a><span class="hs-comment">--   a &#8592; getRegister ra</span><span>
</span><a name="line-208"></a><span class="hs-comment">--   let b = fromJust $ maybeSignExtend imm</span><span>
</span><a name="line-209"></a><span class="hs-comment">--   setRegister dest $ op a b</span><span>
</span><a name="line-210"></a><span>
</span><a name="line-211"></a><span>
</span><a name="line-212"></a><span class="hs-comment">-- -- ** Branching</span><span>
</span><a name="line-213"></a><span>
</span><a name="line-214"></a><span class="hs-comment">-- -- | SHOULD BE DEPRECATED</span><span>
</span><a name="line-215"></a><span class="hs-comment">-- getBranchInputValue &#8759; (Monad m) =&gt; BranchInput &#8594; StateT MicroBlaze m Word32</span><span>
</span><a name="line-216"></a><span class="hs-comment">-- getBranchInputValue (TypeA _ rb)  = getRegister rb</span><span>
</span><a name="line-217"></a><span class="hs-comment">-- getBranchInputValue (TypeB _ w16) = return $ fromJust $ maybeSignExtend w16</span><span>
</span><a name="line-218"></a><span>
</span><a name="line-219"></a><span class="hs-comment">-- -- | SHOULD BE DEPRECATED</span><span>
</span><a name="line-220"></a><span class="hs-comment">-- getBranchRegisterA &#8759; (Monad m) =&gt; BranchInput &#8594; StateT MicroBlaze m Word32</span><span>
</span><a name="line-221"></a><span class="hs-comment">-- getBranchRegisterA (TypeA ra _) = getRegister ra</span><span>
</span><a name="line-222"></a><span class="hs-comment">-- getBranchRegisterA (TypeB ra _) = getRegister ra</span><span>
</span><a name="line-223"></a><span>
</span><a name="line-224"></a><span class="hs-comment">-- -- | branch to an absolute address</span><span>
</span><a name="line-225"></a><span class="hs-comment">-- absoluteBranch &#8759; (Monad m) =&gt; AbsoluteBranchInput &#8594; StateT MicroBlaze m ()</span><span>
</span><a name="line-226"></a><span class="hs-comment">-- absoluteBranch (AbsR rb) = do</span><span>
</span><a name="line-227"></a><span class="hs-comment">--   b &#8592; getRegister rb</span><span>
</span><a name="line-228"></a><span class="hs-comment">--   setRPC b</span><span>
</span><a name="line-229"></a><span class="hs-comment">-- absoluteBranch (AbsI imm) = setRPC $ fromJust $ maybeSignExtend imm</span><span>
</span><a name="line-230"></a><span>
</span><a name="line-231"></a><span class="hs-comment">-- -- | branch to a relative address</span><span>
</span><a name="line-232"></a><span class="hs-comment">-- branch &#8759; (Monad m)</span><span>
</span><a name="line-233"></a><span class="hs-comment">--       =&gt; BranchInput          -- ^ The branch input type (TypeA vs TypeB)</span><span>
</span><a name="line-234"></a><span class="hs-comment">--        &#8594; (MBWord &#8594; Bool)      -- ^ The predicate to decide branching</span><span>
</span><a name="line-235"></a><span class="hs-comment">--        &#8594; StateT MicroBlaze m ()</span><span>
</span><a name="line-236"></a><span class="hs-comment">-- branch input branch_test = do</span><span>
</span><a name="line-237"></a><span class="hs-comment">--   a &#8592; getBranchRegisterA input</span><span>
</span><a name="line-238"></a><span class="hs-comment">--   case branch_test a of</span><span>
</span><a name="line-239"></a><span class="hs-comment">--     False -&gt; return ()</span><span>
</span><a name="line-240"></a><span class="hs-comment">--     True -&gt; do</span><span>
</span><a name="line-241"></a><span class="hs-comment">--       b &#8592; getBranchInputValue input</span><span>
</span><a name="line-242"></a><span class="hs-comment">--       pc &#8592; getRPC</span><span>
</span><a name="line-243"></a><span class="hs-comment">--       setRPC $ snd $ addWithCarry b pc False</span><span>
</span><a name="line-244"></a><span>
</span><a name="line-245"></a><span class="hs-comment">-- -- ** Addition</span><span>
</span><a name="line-246"></a><span>
</span><a name="line-247"></a><span class="hs-comment">-- -- | adding mechanism for MicroBlaze (likely can be deprecated)</span><span>
</span><a name="line-248"></a><span class="hs-comment">-- add :: (Monad m) =&gt; CarryFlag &#8594; KeepFlag &#8594; (MBReg, Either MBReg Word16) &#8594; MBReg &#8594; StateT MicroBlaze m ()</span><span>
</span><a name="line-249"></a><span class="hs-comment">-- add carry keep (ra, y) rd = do</span><span>
</span><a name="line-250"></a><span class="hs-comment">--   a &#8592; getRegister ra</span><span>
</span><a name="line-251"></a><span class="hs-comment">--   b &#8592; case y of</span><span>
</span><a name="line-252"></a><span class="hs-comment">--         Left rb   &#8594; getRegister rb</span><span>
</span><a name="line-253"></a><span class="hs-comment">--         Right imm &#8594; return $ fromJust $ maybeSignExtend imm</span><span>
</span><a name="line-254"></a><span class="hs-comment">--   c &#8592; if carry then getMSRBit Carry else return False</span><span>
</span><a name="line-255"></a><span class="hs-comment">--   let (carry_out, output) = addWithCarry a b c</span><span>
</span><a name="line-256"></a><span class="hs-comment">--   setRegister rd output</span><span>
</span><a name="line-257"></a><span class="hs-comment">--   if keep</span><span>
</span><a name="line-258"></a><span class="hs-comment">--     then return ()</span><span>
</span><a name="line-259"></a><span class="hs-comment">--     else setMSRBit Carry carry_out</span><span>
</span><a name="line-260"></a><span>
</span><a name="line-261"></a><span class="hs-comment">-- -- | hardware subtraction (likely can be deprecated)</span><span>
</span><a name="line-262"></a><span class="hs-comment">-- sub :: (Monad m) =&gt; CarryFlag &#8594; KeepFlag &#8594; (MBReg, Either MBReg Word16) &#8594; MBReg &#8594; StateT MicroBlaze m ()</span><span>
</span><a name="line-263"></a><span class="hs-comment">-- sub carry keep (ra, y) rd = do</span><span>
</span><a name="line-264"></a><span class="hs-comment">--   a &#8592; getRegister ra</span><span>
</span><a name="line-265"></a><span class="hs-comment">--   b &#8592; case y of</span><span>
</span><a name="line-266"></a><span class="hs-comment">--         Left rb   &#8594; getRegister rb</span><span>
</span><a name="line-267"></a><span class="hs-comment">--         Right imm &#8594; return $ fromJust $ maybeSignExtend imm</span><span>
</span><a name="line-268"></a><span class="hs-comment">--   c &#8592; if carry then getMSRBit Carry else return False</span><span>
</span><a name="line-269"></a><span class="hs-comment">--   let (carry_out, output) = reverseSubtraction a b c</span><span>
</span><a name="line-270"></a><span class="hs-comment">--   setRegister rd output</span><span>
</span><a name="line-271"></a><span class="hs-comment">--   if keep</span><span>
</span><a name="line-272"></a><span class="hs-comment">--     then return ()</span><span>
</span><a name="line-273"></a><span class="hs-comment">--     else setMSRBit Carry carry_out</span><span>
</span><a name="line-274"></a><span>
</span><a name="line-275"></a><span class="hs-comment">-- reverseSubtraction :: (Num a, Bits a, Ord a) =&gt; a -&gt; a -&gt; Bool -&gt; (Bool, a)</span><span>
</span><a name="line-276"></a><span class="hs-comment">-- reverseSubtraction x y ci = addWithCarry y (complement x) ci</span><span>
</span><a name="line-277"></a><span>
</span><a name="line-278"></a><span class="hs-comment">-- -- | Carry Flag for adder</span><span>
</span><a name="line-279"></a><span class="hs-comment">-- type CarryFlag = Bool</span><span>
</span><a name="line-280"></a><span>
</span><a name="line-281"></a><span class="hs-comment">-- -- | Keep Flag for adder</span><span>
</span><a name="line-282"></a><span class="hs-comment">-- type KeepFlag = Bool</span><span>
</span><a name="line-283"></a><span>
</span><a name="line-284"></a><span>
</span><a name="line-285"></a><span class="hs-comment">-- -- ** Loading From Memory</span><span>
</span><a name="line-286"></a><span>
</span><a name="line-287"></a><span class="hs-comment">-- data LoadSize = LWord | LHalfWord | LByte</span><span>
</span><a name="line-288"></a><span>
</span><a name="line-289"></a><span class="hs-comment">-- -- | Either-like datatype to differentiate TypeA and TypeB data</span><span>
</span><a name="line-290"></a><span class="hs-comment">-- data ImmOrReg  = Register  MBReg</span><span>
</span><a name="line-291"></a><span class="hs-comment">--                | Immediate Word16</span><span>
</span><a name="line-292"></a><span>
</span><a name="line-293"></a><span class="hs-comment">-- -- | Loads data from memory, The two register offsets are added to obtain an address</span><span>
</span><a name="line-294"></a><span class="hs-comment">-- load :: (Monad m)</span><span>
</span><a name="line-295"></a><span class="hs-comment">--      =&gt; LoadSize                 -- ^ the size of the load operation (Byte, HalfWord, Word)</span><span>
</span><a name="line-296"></a><span class="hs-comment">--      -&gt; MBReg                    -- ^ Destination register for loaded data</span><span>
</span><a name="line-297"></a><span class="hs-comment">--      &#8594; MBReg                    -- ^ Register Offset 1</span><span>
</span><a name="line-298"></a><span class="hs-comment">--      &#8594; ImmOrReg                 -- ^ Register Offset 2</span><span>
</span><a name="line-299"></a><span class="hs-comment">--      &#8594; StateT MicroBlaze m ()</span><span>
</span><a name="line-300"></a><span class="hs-comment">-- load s rd ra y = do</span><span>
</span><a name="line-301"></a><span class="hs-comment">--   a &#8592; getRegister ra</span><span>
</span><a name="line-302"></a><span class="hs-comment">--   b &#8592; case y of</span><span>
</span><a name="line-303"></a><span class="hs-comment">--         Register rb   &#8594; getRegister rb</span><span>
</span><a name="line-304"></a><span class="hs-comment">--         Immediate imm &#8594; return $ fromJust $ maybeSignExtend imm</span><span>
</span><a name="line-305"></a><span class="hs-comment">--   let address = snd $ addWithCarry a b False</span><span>
</span><a name="line-306"></a><span class="hs-comment">--   val &#8592; case s of</span><span>
</span><a name="line-307"></a><span class="hs-comment">--               LWord            &#8594; loadWord address</span><span>
</span><a name="line-308"></a><span class="hs-comment">--               LHalfWord &#8594; do</span><span>
</span><a name="line-309"></a><span class="hs-comment">--                 x &#8592; loadHalfWord address</span><span>
</span><a name="line-310"></a><span class="hs-comment">--                 return $ fromJust $ maybeSignExtend x</span><span>
</span><a name="line-311"></a><span class="hs-comment">--               LByte     &#8594; do</span><span>
</span><a name="line-312"></a><span class="hs-comment">--                 x &#8592; loadByte address</span><span>
</span><a name="line-313"></a><span class="hs-comment">--                 return $ fromJust $ maybeSignExtend x</span><span>
</span><a name="line-314"></a><span class="hs-comment">--   setRegister rd val</span><span>
</span><a name="line-315"></a><span>
</span><a name="line-316"></a><span class="hs-comment">-- data StoreSize = SWord | SHalfWord | SByte</span><span>
</span><a name="line-317"></a><span>
</span><a name="line-318"></a><span class="hs-comment">-- store &#8759; (Monad m)</span><span>
</span><a name="line-319"></a><span class="hs-comment">--      =&gt; StoreSize</span><span>
</span><a name="line-320"></a><span class="hs-comment">--       &#8594; MBReg</span><span>
</span><a name="line-321"></a><span class="hs-comment">--       &#8594; MBReg</span><span>
</span><a name="line-322"></a><span class="hs-comment">--       &#8594; ImmOrReg</span><span>
</span><a name="line-323"></a><span class="hs-comment">--       &#8594; StateT MicroBlaze m ()</span><span>
</span><a name="line-324"></a><span class="hs-comment">-- store s rd ra y = do</span><span>
</span><a name="line-325"></a><span class="hs-comment">--   a &#8592; getRegister ra</span><span>
</span><a name="line-326"></a><span class="hs-comment">--   b &#8592; case y of</span><span>
</span><a name="line-327"></a><span class="hs-comment">--         Register rb   &#8594; getRegister rb</span><span>
</span><a name="line-328"></a><span class="hs-comment">--         Immediate imm &#8594; return $ fromJust $ (maybeSignExtend imm)</span><span>
</span><a name="line-329"></a><span class="hs-comment">--   d &#8592; getRegister rd</span><span>
</span><a name="line-330"></a><span class="hs-comment">--   case s of</span><span>
</span><a name="line-331"></a><span class="hs-comment">--     SWord     &#8594; storeWord d a b</span><span>
</span><a name="line-332"></a><span class="hs-comment">--     SHalfWord &#8594; storeHalfWord (leastSignificantHalfWord d) a b</span><span>
</span><a name="line-333"></a><span class="hs-comment">--     SByte     &#8594; storeByte (leastSignificantByte d) a b</span><span>
</span><a name="line-334"></a><span>
</span><a name="line-335"></a><span>
</span><a name="line-336"></a><span class="hs-comment">-- -- ** Special Purpose Registers</span><span>
</span><a name="line-337"></a><span>
</span><a name="line-338"></a><span class="hs-comment">-- -- | pulls either the MSR or PC register into given register</span><span>
</span><a name="line-339"></a><span class="hs-comment">-- moveFromSRegister &#8759; (Monad m)</span><span>
</span><a name="line-340"></a><span class="hs-comment">--                   =&gt; MBReg                   -- ^ Destination Register</span><span>
</span><a name="line-341"></a><span class="hs-comment">--                   &#8594; MBSReg                  -- ^ Special Purpose Register to Pull (MSR or RPC)</span><span>
</span><a name="line-342"></a><span class="hs-comment">--                   &#8594; StateT MicroBlaze m ()</span><span>
</span><a name="line-343"></a><span class="hs-comment">-- moveFromSRegister rd rs = do</span><span>
</span><a name="line-344"></a><span class="hs-comment">--   sreg &#8592; case rs of</span><span>
</span><a name="line-345"></a><span class="hs-comment">--            MSR &#8594; pullMSR</span><span>
</span><a name="line-346"></a><span class="hs-comment">--            RPC &#8594; getRPC</span><span>
</span><a name="line-347"></a><span class="hs-comment">--   setRegister rd sreg</span><span>
</span><a name="line-348"></a><span>
</span><a name="line-349"></a><span class="hs-comment">-- -- | puts a Word into a special purpose register.</span><span>
</span><a name="line-350"></a><span class="hs-comment">-- -- Does not support updates to the program counter</span><span>
</span><a name="line-351"></a><span class="hs-comment">-- moveToSRegister &#8759; (Monad m)</span><span>
</span><a name="line-352"></a><span class="hs-comment">--                =&gt; MBSReg                -- ^ The register to alter</span><span>
</span><a name="line-353"></a><span class="hs-comment">--                 &#8594; MBReg                 -- ^ The register containing the MSR Word</span><span>
</span><a name="line-354"></a><span class="hs-comment">--                 &#8594; StateT MicroBlaze m ()</span><span>
</span><a name="line-355"></a><span class="hs-comment">-- moveToSRegister RPC _  = error &quot;Illegal op: Cannot set program counter using MTS)&quot;</span><span>
</span><a name="line-356"></a><span class="hs-comment">-- moveToSRegister MSR ra = getRegister ra &gt;&gt;= pushMSR</span><span>
</span><a name="line-357"></a><span>
</span><a name="line-358"></a><span>
</span><a name="line-359"></a><span class="hs-comment">-- -- | links the current program counter value into the specified register</span><span>
</span><a name="line-360"></a><span class="hs-comment">-- link &#8759; (Monad m)</span><span>
</span><a name="line-361"></a><span class="hs-comment">--     =&gt; MBReg                     -- ^ The destination register for the PC word</span><span>
</span><a name="line-362"></a><span class="hs-comment">--      &#8594; StateT MicroBlaze m ()</span><span>
</span><a name="line-363"></a><span class="hs-comment">-- link rd = do</span><span>
</span><a name="line-364"></a><span class="hs-comment">--   pc &#8592; getRPC</span><span>
</span><a name="line-365"></a><span class="hs-comment">--   setRegister rd pc</span><span>
</span><a name="line-366"></a><span>
</span><a name="line-367"></a><span>
</span><a name="line-368"></a><span class="hs-comment">-- -- | sets the delay flag in the machine status register</span><span>
</span><a name="line-369"></a><span class="hs-comment">-- delay &#8759; (Monad m) =&gt; StateT MicroBlaze m ()</span><span>
</span><a name="line-370"></a><span class="hs-comment">-- delay = setMSRBit DelayEnable True</span><span>
</span><a name="line-371"></a><span>
</span><a name="line-372"></a><span>
</span><a name="line-373"></a><span class="hs-comment">-- -- | returns the pc from a break, interrupt, or subroutine</span><span>
</span><a name="line-374"></a><span class="hs-comment">-- returnFrom &#8759; (Monad m) =&gt; MBReg &#8594; Word16 &#8594; StateT MicroBlaze m ()</span><span>
</span><a name="line-375"></a><span class="hs-comment">-- returnFrom ra imm = do</span><span>
</span><a name="line-376"></a><span class="hs-comment">--   a &#8592; getRegister ra</span><span>
</span><a name="line-377"></a><span class="hs-comment">--   let b = fromJust $ maybeSignExtend imm</span><span>
</span><a name="line-378"></a><span class="hs-comment">--   setRPC $ snd (addWithCarry a b False)</span><span>
</span><a name="line-379"></a><span>
</span><a name="line-380"></a><span class="hs-comment">-- sext8 &#8759; (Monad m) =&gt; MBReg &#8594; MBReg &#8594; StateT MicroBlaze m ()</span><span>
</span><a name="line-381"></a><span class="hs-comment">-- sext8 rd ra = do</span><span>
</span><a name="line-382"></a><span class="hs-comment">--   a &#8592; getRegister ra</span><span>
</span><a name="line-383"></a><span class="hs-comment">--   setRegister rd $ fromJust $ maybeSignExtend $ leastSignificantByte a</span><span>
</span><a name="line-384"></a><span>
</span><a name="line-385"></a><span class="hs-comment">-- sext16 &#8759; (Monad m) =&gt; MBReg &#8594; MBReg &#8594; StateT MicroBlaze m ()</span><span>
</span><a name="line-386"></a><span class="hs-comment">-- sext16 rd ra = do</span><span>
</span><a name="line-387"></a><span class="hs-comment">--   a &#8592; getRegister ra</span><span>
</span><a name="line-388"></a><span class="hs-comment">--   setRegister rd $ fromJust $ maybeSignExtend $ leastSignificantHalfWord a</span><span>
</span><a name="line-389"></a><span>
</span><a name="line-390"></a><span class="hs-comment">-- shiftRightArithmetic &#8759; (Monad m) =&gt; CarryFlag &#8594; MBReg &#8594; MBReg &#8594; StateT MicroBlaze m ()</span><span>
</span><a name="line-391"></a><span class="hs-comment">-- shiftRightArithmetic carry_flag rd ra = do</span><span>
</span><a name="line-392"></a><span class="hs-comment">--   a &#8592; getRegister ra</span><span>
</span><a name="line-393"></a><span class="hs-comment">--   c &#8592; if carry_flag then getMSRBit Carry else return False</span><span>
</span><a name="line-394"></a><span class="hs-comment">--   let (carry, d) = arithmeticShiftRight a c</span><span>
</span><a name="line-395"></a><span class="hs-comment">--   setMSRBit Carry carry</span><span>
</span><a name="line-396"></a><span class="hs-comment">--   setRegister rd d</span><span>
</span><a name="line-397"></a><span>
</span><a name="line-398"></a><span class="hs-comment">-- shiftRightLogical &#8759; (Monad m) =&gt; MBReg &#8594; MBReg &#8594; StateT MicroBlaze m ()</span><span>
</span><a name="line-399"></a><span class="hs-comment">-- shiftRightLogical rd ra = do</span><span>
</span><a name="line-400"></a><span class="hs-comment">--   a &#8592; getRegister ra</span><span>
</span><a name="line-401"></a><span class="hs-comment">--   let (carry, d) = logicalShiftRight a</span><span>
</span><a name="line-402"></a><span class="hs-comment">--   setMSRBit Carry carry</span><span>
</span><a name="line-403"></a><span class="hs-comment">--   setRegister rd d</span><span>
</span><a name="line-404"></a><span>
</span><a name="line-405"></a><span class="hs-comment">-- logicalShiftRight :: (Bits a) =&gt; a -&gt; (Bool, a)</span><span>
</span><a name="line-406"></a><span class="hs-comment">-- logicalShiftRight x = (testBit x 0, shiftR x 1)</span><span>
</span><a name="line-407"></a><span>
</span><a name="line-408"></a><span>
</span><a name="line-409"></a><span class="hs-comment">-- arithmeticShiftRight :: (FiniteBits a) =&gt; a -&gt; Bool -&gt; (Bool, a)</span><span>
</span><a name="line-410"></a><span class="hs-comment">-- arithmeticShiftRight x ci = if ci then (co, setBit lsr msb) else x'</span><span>
</span><a name="line-411"></a><span class="hs-comment">--   where msb          = (finiteBitSize x) - 1</span><span>
</span><a name="line-412"></a><span class="hs-comment">--         x'@(co, lsr) = logicalShiftRight x</span><span>
</span><a name="line-413"></a><span>
</span><a name="line-414"></a><span class="hs-comment">-- leastSignificantHalfWord :: Word32 -&gt; Word16</span><span>
</span><a name="line-415"></a><span class="hs-comment">-- leastSignificantHalfWord x = foldr testset 0 [0..15]</span><span>
</span><a name="line-416"></a><span class="hs-comment">--   where testset = \n y -&gt; if testBit x n then setBit y n else y</span><span>
</span><a name="line-417"></a><span>
</span><a name="line-418"></a><span class="hs-comment">-- leastSignificantByte :: Word32 -&gt; Word8</span><span>
</span><a name="line-419"></a><span class="hs-comment">-- leastSignificantByte x = foldr testset 0 [0..7]</span><span>
</span><a name="line-420"></a><span class="hs-comment">--   where testset = \n y -&gt; if testBit x n then setBit y n else y</span><span>
</span><a name="line-421"></a><span>
</span><a name="line-422"></a><span>
</span><a name="line-423"></a><span>
</span><a name="line-424"></a><span class="hs-comment">-- maybeSignExtend :: (Integral a, Integral b, FiniteBits a, FiniteBits b)</span><span>
</span><a name="line-425"></a><span class="hs-comment">--                 =&gt; a</span><span>
</span><a name="line-426"></a><span class="hs-comment">--                 -&gt; Maybe b</span><span>
</span><a name="line-427"></a><span class="hs-comment">-- maybeSignExtend x = do</span><span>
</span><a name="line-428"></a><span class="hs-comment">--   x' &lt;- toIntegralSized x</span><span>
</span><a name="line-429"></a><span class="hs-comment">--   let origional_size = (finiteBitSize x)</span><span>
</span><a name="line-430"></a><span class="hs-comment">--       msb = testBit x (origional_size - 1)</span><span>
</span><a name="line-431"></a><span class="hs-comment">--   return $ if msb</span><span>
</span><a name="line-432"></a><span class="hs-comment">--              then foldr (\i n -&gt; setBit n i) x' [origional_size..(finiteBitSize x')]</span><span>
</span><a name="line-433"></a><span class="hs-comment">--              else x'</span><span>
</span><a name="line-434"></a><span>
</span><a name="line-435"></a><span class="hs-comment">-- showFiniteBits :: (FiniteBits a) =&gt; a -&gt; String</span><span>
</span><a name="line-436"></a><span class="hs-comment">-- showFiniteBits x = foldr (visualTestBit) &quot;&quot; $ reverse [0..((finiteBitSize x) - 1)]</span><span>
</span><a name="line-437"></a><span class="hs-comment">--   where visualTestBit = \i str -&gt; if testBit x i then &quot;1&quot; ++ str else &quot;0&quot; ++ str</span><span>
</span><a name="line-438"></a><span>
</span><a name="line-439"></a><span class="hs-comment">-- -- untested</span><span>
</span><a name="line-440"></a><span class="hs-comment">-- backExtend :: (Integral a, Integral b, FiniteBits a, FiniteBits b) =&gt; a -&gt; Maybe b</span><span>
</span><a name="line-441"></a><span class="hs-comment">-- backExtend x = do</span><span>
</span><a name="line-442"></a><span class="hs-comment">--   x' &lt;- toIntegralSized x</span><span>
</span><a name="line-443"></a><span class="hs-comment">--   let size_x  = finiteBitSize x</span><span>
</span><a name="line-444"></a><span class="hs-comment">--       size_x' = finiteBitSize x'</span><span>
</span><a name="line-445"></a><span class="hs-comment">--       diff    = size_x' - size_x</span><span>
</span><a name="line-446"></a><span class="hs-comment">--   return $ shiftL x' diff</span><span>
</span><a name="line-447"></a><span>
</span><a name="line-448"></a><span>
</span><a name="line-449"></a><span>
</span><a name="line-450"></a></pre></body></html>