\hypertarget{group___t_i_m___output___compare__and___p_w_m__modes}{}\doxysection{TIM Output Compare and PWM Modes}
\label{group___t_i_m___output___compare__and___p_w_m__modes}\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_gafae6b98b4b854fbfffd9a5ebc59c8f61}{TIM\+\_\+\+OCMODE\+\_\+\+TIMING}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga111d1023e3ac6ef5544775c3863b4b12}{TIM\+\_\+\+OCMODE\+\_\+\+ACTIVE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga890fbb44fd16f2bce962983352d23f53}{TIM\+\_\+\+OCMODE\+\_\+\+INACTIVE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga368f80fad76018e2bf76084522e47536}{TIM\+\_\+\+OCMODE\+\_\+\+TOGGLE}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga766271da571888dfecd9130c3887e9c6}{TIM\+\_\+\+OCMODE\+\_\+\+PWM1}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga88ce4251743c2c07e19fdd5a0a310580}{TIM\+\_\+\+OCMODE\+\_\+\+PWM2}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga0a78cecaf884a89963e2a8e6af7e6128}{TIM\+\_\+\+OCMODE\+\_\+\+FORCED\+\_\+\+ACTIVE}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga4572f724ce30ce45557f1dc5141afb3e}{TIM\+\_\+\+OCMODE\+\_\+\+FORCED\+\_\+\+INACTIVE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga53168a4498dcb4956d9f84419a20841c}{TIM\+\_\+\+OCMODE\+\_\+\+RETRIGERRABLE\+\_\+\+OPM1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93dfe7865726bc84363684b9fa01c93}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga83f39ecc55403f37e930e6f14cb6cc76}{TIM\+\_\+\+OCMODE\+\_\+\+RETRIGERRABLE\+\_\+\+OPM2}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93dfe7865726bc84363684b9fa01c93}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_gaa13e0cb2370d61cfee1241498733b38b}{TIM\+\_\+\+OCMODE\+\_\+\+COMBINED\+\_\+\+PWM1}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93dfe7865726bc84363684b9fa01c93}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_gaf983419ff3d5bc0ca8d122bb8f321eff}{TIM\+\_\+\+OCMODE\+\_\+\+COMBINED\+\_\+\+PWM2}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93dfe7865726bc84363684b9fa01c93}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga4ac5cec9a2a20452a800daf0268e4549}{TIM\+\_\+\+OCMODE\+\_\+\+ASSYMETRIC\+\_\+\+PWM1}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93dfe7865726bc84363684b9fa01c93}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_gaca5fb8f08451b9fff093bd79da4e574b}{TIM\+\_\+\+OCMODE\+\_\+\+ASSYMETRIC\+\_\+\+PWM2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1M}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_ga111d1023e3ac6ef5544775c3863b4b12}\label{group___t_i_m___output___compare__and___p_w_m__modes_ga111d1023e3ac6ef5544775c3863b4b12}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_ACTIVE@{TIM\_OCMODE\_ACTIVE}}
\index{TIM\_OCMODE\_ACTIVE@{TIM\_OCMODE\_ACTIVE}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMODE\_ACTIVE}{TIM\_OCMODE\_ACTIVE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+ACTIVE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}}}

Set channel to active level on match ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source_l00985}{985}} of file \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source}{stm32f7xx\+\_\+hal\+\_\+tim.\+h}}.

\mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_ga4ac5cec9a2a20452a800daf0268e4549}\label{group___t_i_m___output___compare__and___p_w_m__modes_ga4ac5cec9a2a20452a800daf0268e4549}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_ASSYMETRIC\_PWM1@{TIM\_OCMODE\_ASSYMETRIC\_PWM1}}
\index{TIM\_OCMODE\_ASSYMETRIC\_PWM1@{TIM\_OCMODE\_ASSYMETRIC\_PWM1}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMODE\_ASSYMETRIC\_PWM1}{TIM\_OCMODE\_ASSYMETRIC\_PWM1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+ASSYMETRIC\+\_\+\+PWM1~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93dfe7865726bc84363684b9fa01c93}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}})}

Asymmetric PWM mode 1 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source_l00996}{996}} of file \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source}{stm32f7xx\+\_\+hal\+\_\+tim.\+h}}.

\mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_gaca5fb8f08451b9fff093bd79da4e574b}\label{group___t_i_m___output___compare__and___p_w_m__modes_gaca5fb8f08451b9fff093bd79da4e574b}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_ASSYMETRIC\_PWM2@{TIM\_OCMODE\_ASSYMETRIC\_PWM2}}
\index{TIM\_OCMODE\_ASSYMETRIC\_PWM2@{TIM\_OCMODE\_ASSYMETRIC\_PWM2}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMODE\_ASSYMETRIC\_PWM2}{TIM\_OCMODE\_ASSYMETRIC\_PWM2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+ASSYMETRIC\+\_\+\+PWM2~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1M}}}

Asymmetric PWM mode 2 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source_l00997}{997}} of file \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source}{stm32f7xx\+\_\+hal\+\_\+tim.\+h}}.

\mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_gaa13e0cb2370d61cfee1241498733b38b}\label{group___t_i_m___output___compare__and___p_w_m__modes_gaa13e0cb2370d61cfee1241498733b38b}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_COMBINED\_PWM1@{TIM\_OCMODE\_COMBINED\_PWM1}}
\index{TIM\_OCMODE\_COMBINED\_PWM1@{TIM\_OCMODE\_COMBINED\_PWM1}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMODE\_COMBINED\_PWM1}{TIM\_OCMODE\_COMBINED\_PWM1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+COMBINED\+\_\+\+PWM1~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93dfe7865726bc84363684b9fa01c93}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}})}

Combined PWM mode 1 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source_l00994}{994}} of file \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source}{stm32f7xx\+\_\+hal\+\_\+tim.\+h}}.

\mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_gaf983419ff3d5bc0ca8d122bb8f321eff}\label{group___t_i_m___output___compare__and___p_w_m__modes_gaf983419ff3d5bc0ca8d122bb8f321eff}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_COMBINED\_PWM2@{TIM\_OCMODE\_COMBINED\_PWM2}}
\index{TIM\_OCMODE\_COMBINED\_PWM2@{TIM\_OCMODE\_COMBINED\_PWM2}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMODE\_COMBINED\_PWM2}{TIM\_OCMODE\_COMBINED\_PWM2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+COMBINED\+\_\+\+PWM2~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93dfe7865726bc84363684b9fa01c93}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}})}

Combined PWM mode 2 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source_l00995}{995}} of file \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source}{stm32f7xx\+\_\+hal\+\_\+tim.\+h}}.

\mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_ga0a78cecaf884a89963e2a8e6af7e6128}\label{group___t_i_m___output___compare__and___p_w_m__modes_ga0a78cecaf884a89963e2a8e6af7e6128}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_FORCED\_ACTIVE@{TIM\_OCMODE\_FORCED\_ACTIVE}}
\index{TIM\_OCMODE\_FORCED\_ACTIVE@{TIM\_OCMODE\_FORCED\_ACTIVE}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMODE\_FORCED\_ACTIVE}{TIM\_OCMODE\_FORCED\_ACTIVE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+FORCED\+\_\+\+ACTIVE~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}})}

Force active level ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source_l00990}{990}} of file \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source}{stm32f7xx\+\_\+hal\+\_\+tim.\+h}}.

\mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_ga4572f724ce30ce45557f1dc5141afb3e}\label{group___t_i_m___output___compare__and___p_w_m__modes_ga4572f724ce30ce45557f1dc5141afb3e}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_FORCED\_INACTIVE@{TIM\_OCMODE\_FORCED\_INACTIVE}}
\index{TIM\_OCMODE\_FORCED\_INACTIVE@{TIM\_OCMODE\_FORCED\_INACTIVE}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMODE\_FORCED\_INACTIVE}{TIM\_OCMODE\_FORCED\_INACTIVE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+FORCED\+\_\+\+INACTIVE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}}}

Force inactive level ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source_l00991}{991}} of file \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source}{stm32f7xx\+\_\+hal\+\_\+tim.\+h}}.

\mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_ga890fbb44fd16f2bce962983352d23f53}\label{group___t_i_m___output___compare__and___p_w_m__modes_ga890fbb44fd16f2bce962983352d23f53}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_INACTIVE@{TIM\_OCMODE\_INACTIVE}}
\index{TIM\_OCMODE\_INACTIVE@{TIM\_OCMODE\_INACTIVE}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMODE\_INACTIVE}{TIM\_OCMODE\_INACTIVE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+INACTIVE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}}}

Set channel to inactive level on match 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source_l00986}{986}} of file \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source}{stm32f7xx\+\_\+hal\+\_\+tim.\+h}}.

\mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_ga766271da571888dfecd9130c3887e9c6}\label{group___t_i_m___output___compare__and___p_w_m__modes_ga766271da571888dfecd9130c3887e9c6}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_PWM1@{TIM\_OCMODE\_PWM1}}
\index{TIM\_OCMODE\_PWM1@{TIM\_OCMODE\_PWM1}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMODE\_PWM1}{TIM\_OCMODE\_PWM1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+PWM1~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}})}

PWM mode 1 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source_l00988}{988}} of file \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source}{stm32f7xx\+\_\+hal\+\_\+tim.\+h}}.

\mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_ga88ce4251743c2c07e19fdd5a0a310580}\label{group___t_i_m___output___compare__and___p_w_m__modes_ga88ce4251743c2c07e19fdd5a0a310580}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_PWM2@{TIM\_OCMODE\_PWM2}}
\index{TIM\_OCMODE\_PWM2@{TIM\_OCMODE\_PWM2}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMODE\_PWM2}{TIM\_OCMODE\_PWM2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+PWM2~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}})}

PWM mode 2 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source_l00989}{989}} of file \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source}{stm32f7xx\+\_\+hal\+\_\+tim.\+h}}.

\mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_ga53168a4498dcb4956d9f84419a20841c}\label{group___t_i_m___output___compare__and___p_w_m__modes_ga53168a4498dcb4956d9f84419a20841c}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_RETRIGERRABLE\_OPM1@{TIM\_OCMODE\_RETRIGERRABLE\_OPM1}}
\index{TIM\_OCMODE\_RETRIGERRABLE\_OPM1@{TIM\_OCMODE\_RETRIGERRABLE\_OPM1}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMODE\_RETRIGERRABLE\_OPM1}{TIM\_OCMODE\_RETRIGERRABLE\_OPM1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+RETRIGERRABLE\+\_\+\+OPM1~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93dfe7865726bc84363684b9fa01c93}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+3}}}

Retrigerrable OPM mode 1 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source_l00992}{992}} of file \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source}{stm32f7xx\+\_\+hal\+\_\+tim.\+h}}.

\mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_ga83f39ecc55403f37e930e6f14cb6cc76}\label{group___t_i_m___output___compare__and___p_w_m__modes_ga83f39ecc55403f37e930e6f14cb6cc76}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_RETRIGERRABLE\_OPM2@{TIM\_OCMODE\_RETRIGERRABLE\_OPM2}}
\index{TIM\_OCMODE\_RETRIGERRABLE\_OPM2@{TIM\_OCMODE\_RETRIGERRABLE\_OPM2}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMODE\_RETRIGERRABLE\_OPM2}{TIM\_OCMODE\_RETRIGERRABLE\_OPM2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+RETRIGERRABLE\+\_\+\+OPM2~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93dfe7865726bc84363684b9fa01c93}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}})}

Retrigerrable OPM mode 2 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source_l00993}{993}} of file \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source}{stm32f7xx\+\_\+hal\+\_\+tim.\+h}}.

\mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_gafae6b98b4b854fbfffd9a5ebc59c8f61}\label{group___t_i_m___output___compare__and___p_w_m__modes_gafae6b98b4b854fbfffd9a5ebc59c8f61}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_TIMING@{TIM\_OCMODE\_TIMING}}
\index{TIM\_OCMODE\_TIMING@{TIM\_OCMODE\_TIMING}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMODE\_TIMING}{TIM\_OCMODE\_TIMING}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+TIMING~0x00000000U}

Frozen ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source_l00984}{984}} of file \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source}{stm32f7xx\+\_\+hal\+\_\+tim.\+h}}.

\mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_ga368f80fad76018e2bf76084522e47536}\label{group___t_i_m___output___compare__and___p_w_m__modes_ga368f80fad76018e2bf76084522e47536}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_TOGGLE@{TIM\_OCMODE\_TOGGLE}}
\index{TIM\_OCMODE\_TOGGLE@{TIM\_OCMODE\_TOGGLE}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMODE\_TOGGLE}{TIM\_OCMODE\_TOGGLE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OCMODE\+\_\+\+TOGGLE~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}})}

Toggle ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source_l00987}{987}} of file \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source}{stm32f7xx\+\_\+hal\+\_\+tim.\+h}}.

