#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 10:40:12 2020
# Process ID: 19140
# Current directory: D:/A08/DAC-Interface/DAC_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11096 D:\A08\DAC-Interface\DAC_Demo\DAC_Demo.xpr
# Log file: D:/A08/DAC-Interface/DAC_Demo/vivado.log
# Journal file: D:/A08/DAC-Interface/DAC_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.xpr
INFO: [Project 1-313] Project file moved from 'D:/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 724.543 ; gain = 112.063
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DAC_Demo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.sim/sim_1/behav/xsim/Sin_Rom.mif'
INFO: [SIM-utils-43] Exported 'D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.sim/sim_1/behav/xsim/Sin_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.sim/sim_1/behav/xsim/Square_Rom.mif'
INFO: [SIM-utils-43] Exported 'D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.sim/sim_1/behav/xsim/Square_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.sim/sim_1/behav/xsim/Triangle_Rom.mif'
INFO: [SIM-utils-43] Exported 'D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.sim/sim_1/behav/xsim/Triangle_Wave_Rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DAC_Demo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/ip/Triangle_Rom/Triangle_Rom_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triangle_Rom
INFO: [VRFC 10-311] analyzing module Triangle_Rom_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module Triangle_Rom_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module Triangle_Rom_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module Triangle_Rom_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module Triangle_Rom_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module Triangle_Rom_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/ip/Square_Rom/Square_Rom_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Square_Rom
INFO: [VRFC 10-311] analyzing module Square_Rom_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module Square_Rom_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module Square_Rom_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module Square_Rom_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module Square_Rom_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module Square_Rom_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/ip/Sin_Rom/Sin_Rom_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sin_Rom
INFO: [VRFC 10-311] analyzing module Sin_Rom_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module Sin_Rom_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module Sin_Rom_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module Sin_Rom_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module Sin_Rom_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module Sin_Rom_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/ip/clk_5_10/clk_5_10_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_5_10
INFO: [VRFC 10-311] analyzing module clk_5_10_clk_5_10_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/new/Clk_Division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_Division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/new/DDS_Addr_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Addr_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/new/Driver_DAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_DAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/new/DAC_Demo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DAC_Demo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b1df4dff70e5423a93de1576d5b711cd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DAC_Demo_behav xil_defaultlib.DAC_Demo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DAC_En' [D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/new/DAC_Demo.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'Phase' [D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/new/DAC_Demo.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module xil_defaultlib.clk_5_10_clk_5_10_clk_wiz
Compiling module xil_defaultlib.clk_5_10
Compiling module xil_defaultlib.Clk_Division
Compiling module xil_defaultlib.DDS_Addr_Generator
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.Sin_Rom_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.Sin_Rom_blk_mem_gen_prim_width
Compiling module xil_defaultlib.Sin_Rom_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.Sin_Rom_blk_mem_gen_top
Compiling module xil_defaultlib.Sin_Rom_blk_mem_gen_v8_4_2_synth
Compiling module xil_defaultlib.Sin_Rom_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.Sin_Rom
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.Square_Rom_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.Square_Rom_blk_mem_gen_prim_widt...
Compiling module xil_defaultlib.Square_Rom_blk_mem_gen_generic_c...
Compiling module xil_defaultlib.Square_Rom_blk_mem_gen_top
Compiling module xil_defaultlib.Square_Rom_blk_mem_gen_v8_4_2_sy...
Compiling module xil_defaultlib.Square_Rom_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.Square_Rom
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.Triangle_Rom_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.Triangle_Rom_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.Triangle_Rom_blk_mem_gen_generic...
Compiling module xil_defaultlib.Triangle_Rom_blk_mem_gen_top
Compiling module xil_defaultlib.Triangle_Rom_blk_mem_gen_v8_4_2_...
Compiling module xil_defaultlib.Triangle_Rom_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.Triangle_Rom
Compiling module xil_defaultlib.Driver_DAC
Compiling module xil_defaultlib.DAC_Demo
Compiling module xil_defaultlib.glbl
Built simulation snapshot DAC_Demo_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.sim/sim_1/behav/xsim/xsim.dir/DAC_Demo_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 31 10:41:26 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 874.059 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DAC_Demo_behav -key {Behavioral:sim_1:Functional:DAC_Demo} -tclbatch {DAC_Demo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source DAC_Demo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DAC_Demo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 874.059 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 874.059 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 10:41:55 2020...
