LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;

ENTITY vhdl2 IS
PORT (
x1,x2,x3,w4: IN STD_LOGIC;
g,h: OUT STD_LOGIC);
end vhdl2;

ARCHITECTURE Behaviour OF vhdl1 IS
BEGIN
x1 <= (w1 AND w2) or (w3 AND w4);
x3 <= (w1 AND w3) or (w2 AND w4);
END Behaviour;


