{"vcs1":{"timestamp_begin":1711620765.473437142, "rt":1.17, "ut":0.25, "st":0.19}}
{"vcselab":{"timestamp_begin":1711620766.717950229, "rt":0.81, "ut":0.29, "st":0.10}}
{"link":{"timestamp_begin":1711620767.601942618, "rt":0.45, "ut":0.18, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711620764.872895273}
{"VCS_COMP_START_TIME": 1711620764.872895273}
{"VCS_COMP_END_TIME": 1711620769.317727288}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 329640}}
{"stitch_vcselab": {"peak_mem": 215188}}
