<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>HEXIWEAR MK64 Firmware Reference Manual: SDK/platform/devices/MK64F12/include/MK64F12_extension.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="hexiweare_logo_main_black.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">HEXIWEAR MK64 Firmware Reference Manual
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_m_k64_f12__extension_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_extension.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *  ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *      Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *                           NXP C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *                           GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *                           GNU C Compiler - CodeSourcery Sourcery G++</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *                           IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *      Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *      Version:             rev. 2.8, 2015-02-19</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *      Build:               b150225</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *      Abstract:</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *          Extension to the CMSIS register access layer header.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *      Copyright (c) 2015 NXP Semiconductor, Inc.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *      All rights reserved.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *      Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *      are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *      o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *        of conditions and the following disclaimer.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *      o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *        list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *        other materials provided with the distribution.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *      o Neither the name of NXP Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *        contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *        software without specific prior written permission.</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *      THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *      ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *      WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *      DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *      ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *      (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *      LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *      ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *      (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *      SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *      http:                 www.NXP.com</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> *      mail:                 support@NXP.com</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> *      Revisions:</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> *      - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> *          Initial version.</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> *      - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> *          Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> *          Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> *          Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> *          System initialization updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> *          MCG - registers updated.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> *          PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> *      - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> *          Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> *      - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> *          DMA - EARS register removed.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> *          AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"> *      - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"> *          Update according to reference manual rev. 2</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"> *          ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> *      - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> *          The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> *          Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"> *      - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"> *          The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> *          Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"> *          Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"> *      - rev. 2.6 (2014-08-28)</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"> *          Update of system files - default clock configuration changed.</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> *          Update of startup files - possibility to override DefaultISR added.</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> *      - rev. 2.7 (2014-10-14)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> *          Interrupt INT_LPTimer renamed to INT_LPTMR0, interrupt INT_Watchdog renamed to INT_WDOG_EWM.</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *      - rev. 2.8 (2015-02-19)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> *          Renamed interrupt vector LLW to LLWU.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"> *  ###################################################################</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"> * WARNING! DO NOT EDIT THIS FILE DIRECTLY!</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"> * This file was generated automatically and any changes may be lost.</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#ifndef __MK64F12_EXTENSION_H__</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define __MK64F12_EXTENSION_H__</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="_m_k64_f12_8h.html">MK64F12.h</a>&quot;</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#include &quot;fsl_bitaccess.h&quot;</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * MK64F12 ADC</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * Analog-to-Digital Converter</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> * - ADC_SC1 - ADC Status and Control Registers 1</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> * - ADC_CFG1 - ADC Configuration Register 1</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> * - ADC_CFG2 - ADC Configuration Register 2</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> * - ADC_R - ADC Data Result Register</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> * - ADC_CV1 - Compare Value Registers</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> * - ADC_CV2 - Compare Value Registers</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> * - ADC_SC2 - Status and Control Register 2</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> * - ADC_SC3 - Status and Control Register 3</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> * - ADC_OFS - ADC Offset Correction Register</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> * - ADC_PG - ADC Plus-Side Gain Register</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> * - ADC_MG - ADC Minus-Side Gain Register</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> * - ADC_CLPD - ADC Plus-Side General Calibration Value Register</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> * - ADC_CLPS - ADC Plus-Side General Calibration Value Register</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> * - ADC_CLP4 - ADC Plus-Side General Calibration Value Register</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> * - ADC_CLP3 - ADC Plus-Side General Calibration Value Register</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"> * - ADC_CLP2 - ADC Plus-Side General Calibration Value Register</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"> * - ADC_CLP1 - ADC Plus-Side General Calibration Value Register</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"> * - ADC_CLP0 - ADC Plus-Side General Calibration Value Register</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"> * - ADC_CLMD - ADC Minus-Side General Calibration Value Register</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"> * - ADC_CLMS - ADC Minus-Side General Calibration Value Register</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"> * - ADC_CLM4 - ADC Minus-Side General Calibration Value Register</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> * - ADC_CLM3 - ADC Minus-Side General Calibration Value Register</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> * - ADC_CLM2 - ADC Minus-Side General Calibration Value Register</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"> * - ADC_CLM1 - ADC Minus-Side General Calibration Value Register</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"> * - ADC_CLM0 - ADC Minus-Side General Calibration Value Register</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define ADC_INSTANCE_COUNT (2U) </span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define ADC0_IDX (0U) </span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define ADC1_IDX (1U) </span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define ADC_RD_SC1(base, index)  (ADC_SC1_REG(base, index))</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define ADC_WR_SC1(base, index, value) (ADC_SC1_REG(base, index) = (value))</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define ADC_RMW_SC1(base, index, mask, value) (ADC_WR_SC1(base, index, (ADC_RD_SC1(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define ADC_SET_SC1(base, index, value) (ADC_WR_SC1(base, index, ADC_RD_SC1(base, index) |  (value)))</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define ADC_CLR_SC1(base, index, value) (ADC_WR_SC1(base, index, ADC_RD_SC1(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define ADC_TOG_SC1(base, index, value) (ADC_WR_SC1(base, index, ADC_RD_SC1(base, index) ^  (value)))</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_SC1 bitfields</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define ADC_RD_SC1_ADCH(base, index) ((ADC_SC1_REG(base, index) &amp; ADC_SC1_ADCH_MASK) &gt;&gt; ADC_SC1_ADCH_SHIFT)</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define ADC_BRD_SC1_ADCH(base, index) (ADC_RD_SC1_ADCH(base, index))</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define ADC_WR_SC1_ADCH(base, index, value) (ADC_RMW_SC1(base, index, ADC_SC1_ADCH_MASK, ADC_SC1_ADCH(value)))</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define ADC_BWR_SC1_ADCH(base, index, value) (ADC_WR_SC1_ADCH(base, index, value))</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define ADC_RD_SC1_DIFF(base, index) ((ADC_SC1_REG(base, index) &amp; ADC_SC1_DIFF_MASK) &gt;&gt; ADC_SC1_DIFF_SHIFT)</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define ADC_BRD_SC1_DIFF(base, index) (BITBAND_ACCESS32(&amp;ADC_SC1_REG(base, index), ADC_SC1_DIFF_SHIFT))</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define ADC_WR_SC1_DIFF(base, index, value) (ADC_RMW_SC1(base, index, ADC_SC1_DIFF_MASK, ADC_SC1_DIFF(value)))</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define ADC_BWR_SC1_DIFF(base, index, value) (BITBAND_ACCESS32(&amp;ADC_SC1_REG(base, index), ADC_SC1_DIFF_SHIFT) = (value))</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define ADC_RD_SC1_AIEN(base, index) ((ADC_SC1_REG(base, index) &amp; ADC_SC1_AIEN_MASK) &gt;&gt; ADC_SC1_AIEN_SHIFT)</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define ADC_BRD_SC1_AIEN(base, index) (BITBAND_ACCESS32(&amp;ADC_SC1_REG(base, index), ADC_SC1_AIEN_SHIFT))</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define ADC_WR_SC1_AIEN(base, index, value) (ADC_RMW_SC1(base, index, ADC_SC1_AIEN_MASK, ADC_SC1_AIEN(value)))</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define ADC_BWR_SC1_AIEN(base, index, value) (BITBAND_ACCESS32(&amp;ADC_SC1_REG(base, index), ADC_SC1_AIEN_SHIFT) = (value))</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define ADC_RD_SC1_COCO(base, index) ((ADC_SC1_REG(base, index) &amp; ADC_SC1_COCO_MASK) &gt;&gt; ADC_SC1_COCO_SHIFT)</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define ADC_BRD_SC1_COCO(base, index) (BITBAND_ACCESS32(&amp;ADC_SC1_REG(base, index), ADC_SC1_COCO_SHIFT))</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define ADC_RD_CFG1(base)        (ADC_CFG1_REG(base))</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define ADC_WR_CFG1(base, value) (ADC_CFG1_REG(base) = (value))</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define ADC_RMW_CFG1(base, mask, value) (ADC_WR_CFG1(base, (ADC_RD_CFG1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define ADC_SET_CFG1(base, value) (ADC_WR_CFG1(base, ADC_RD_CFG1(base) |  (value)))</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define ADC_CLR_CFG1(base, value) (ADC_WR_CFG1(base, ADC_RD_CFG1(base) &amp; ~(value)))</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define ADC_TOG_CFG1(base, value) (ADC_WR_CFG1(base, ADC_RD_CFG1(base) ^  (value)))</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CFG1 bitfields</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define ADC_RD_CFG1_ADICLK(base) ((ADC_CFG1_REG(base) &amp; ADC_CFG1_ADICLK_MASK) &gt;&gt; ADC_CFG1_ADICLK_SHIFT)</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define ADC_BRD_CFG1_ADICLK(base) (ADC_RD_CFG1_ADICLK(base))</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define ADC_WR_CFG1_ADICLK(base, value) (ADC_RMW_CFG1(base, ADC_CFG1_ADICLK_MASK, ADC_CFG1_ADICLK(value)))</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define ADC_BWR_CFG1_ADICLK(base, value) (ADC_WR_CFG1_ADICLK(base, value))</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define ADC_RD_CFG1_MODE(base) ((ADC_CFG1_REG(base) &amp; ADC_CFG1_MODE_MASK) &gt;&gt; ADC_CFG1_MODE_SHIFT)</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define ADC_BRD_CFG1_MODE(base) (ADC_RD_CFG1_MODE(base))</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define ADC_WR_CFG1_MODE(base, value) (ADC_RMW_CFG1(base, ADC_CFG1_MODE_MASK, ADC_CFG1_MODE(value)))</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define ADC_BWR_CFG1_MODE(base, value) (ADC_WR_CFG1_MODE(base, value))</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define ADC_RD_CFG1_ADLSMP(base) ((ADC_CFG1_REG(base) &amp; ADC_CFG1_ADLSMP_MASK) &gt;&gt; ADC_CFG1_ADLSMP_SHIFT)</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define ADC_BRD_CFG1_ADLSMP(base) (BITBAND_ACCESS32(&amp;ADC_CFG1_REG(base), ADC_CFG1_ADLSMP_SHIFT))</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define ADC_WR_CFG1_ADLSMP(base, value) (ADC_RMW_CFG1(base, ADC_CFG1_ADLSMP_MASK, ADC_CFG1_ADLSMP(value)))</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define ADC_BWR_CFG1_ADLSMP(base, value) (BITBAND_ACCESS32(&amp;ADC_CFG1_REG(base), ADC_CFG1_ADLSMP_SHIFT) = (value))</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define ADC_RD_CFG1_ADIV(base) ((ADC_CFG1_REG(base) &amp; ADC_CFG1_ADIV_MASK) &gt;&gt; ADC_CFG1_ADIV_SHIFT)</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define ADC_BRD_CFG1_ADIV(base) (ADC_RD_CFG1_ADIV(base))</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define ADC_WR_CFG1_ADIV(base, value) (ADC_RMW_CFG1(base, ADC_CFG1_ADIV_MASK, ADC_CFG1_ADIV(value)))</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define ADC_BWR_CFG1_ADIV(base, value) (ADC_WR_CFG1_ADIV(base, value))</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define ADC_RD_CFG1_ADLPC(base) ((ADC_CFG1_REG(base) &amp; ADC_CFG1_ADLPC_MASK) &gt;&gt; ADC_CFG1_ADLPC_SHIFT)</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define ADC_BRD_CFG1_ADLPC(base) (BITBAND_ACCESS32(&amp;ADC_CFG1_REG(base), ADC_CFG1_ADLPC_SHIFT))</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define ADC_WR_CFG1_ADLPC(base, value) (ADC_RMW_CFG1(base, ADC_CFG1_ADLPC_MASK, ADC_CFG1_ADLPC(value)))</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define ADC_BWR_CFG1_ADLPC(base, value) (BITBAND_ACCESS32(&amp;ADC_CFG1_REG(base), ADC_CFG1_ADLPC_SHIFT) = (value))</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define ADC_RD_CFG2(base)        (ADC_CFG2_REG(base))</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define ADC_WR_CFG2(base, value) (ADC_CFG2_REG(base) = (value))</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define ADC_RMW_CFG2(base, mask, value) (ADC_WR_CFG2(base, (ADC_RD_CFG2(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define ADC_SET_CFG2(base, value) (ADC_WR_CFG2(base, ADC_RD_CFG2(base) |  (value)))</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define ADC_CLR_CFG2(base, value) (ADC_WR_CFG2(base, ADC_RD_CFG2(base) &amp; ~(value)))</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define ADC_TOG_CFG2(base, value) (ADC_WR_CFG2(base, ADC_RD_CFG2(base) ^  (value)))</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CFG2 bitfields</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define ADC_RD_CFG2_ADLSTS(base) ((ADC_CFG2_REG(base) &amp; ADC_CFG2_ADLSTS_MASK) &gt;&gt; ADC_CFG2_ADLSTS_SHIFT)</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define ADC_BRD_CFG2_ADLSTS(base) (ADC_RD_CFG2_ADLSTS(base))</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define ADC_WR_CFG2_ADLSTS(base, value) (ADC_RMW_CFG2(base, ADC_CFG2_ADLSTS_MASK, ADC_CFG2_ADLSTS(value)))</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define ADC_BWR_CFG2_ADLSTS(base, value) (ADC_WR_CFG2_ADLSTS(base, value))</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define ADC_RD_CFG2_ADHSC(base) ((ADC_CFG2_REG(base) &amp; ADC_CFG2_ADHSC_MASK) &gt;&gt; ADC_CFG2_ADHSC_SHIFT)</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define ADC_BRD_CFG2_ADHSC(base) (BITBAND_ACCESS32(&amp;ADC_CFG2_REG(base), ADC_CFG2_ADHSC_SHIFT))</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define ADC_WR_CFG2_ADHSC(base, value) (ADC_RMW_CFG2(base, ADC_CFG2_ADHSC_MASK, ADC_CFG2_ADHSC(value)))</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define ADC_BWR_CFG2_ADHSC(base, value) (BITBAND_ACCESS32(&amp;ADC_CFG2_REG(base), ADC_CFG2_ADHSC_SHIFT) = (value))</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define ADC_RD_CFG2_ADACKEN(base) ((ADC_CFG2_REG(base) &amp; ADC_CFG2_ADACKEN_MASK) &gt;&gt; ADC_CFG2_ADACKEN_SHIFT)</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define ADC_BRD_CFG2_ADACKEN(base) (BITBAND_ACCESS32(&amp;ADC_CFG2_REG(base), ADC_CFG2_ADACKEN_SHIFT))</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define ADC_WR_CFG2_ADACKEN(base, value) (ADC_RMW_CFG2(base, ADC_CFG2_ADACKEN_MASK, ADC_CFG2_ADACKEN(value)))</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define ADC_BWR_CFG2_ADACKEN(base, value) (BITBAND_ACCESS32(&amp;ADC_CFG2_REG(base), ADC_CFG2_ADACKEN_SHIFT) = (value))</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define ADC_RD_CFG2_MUXSEL(base) ((ADC_CFG2_REG(base) &amp; ADC_CFG2_MUXSEL_MASK) &gt;&gt; ADC_CFG2_MUXSEL_SHIFT)</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define ADC_BRD_CFG2_MUXSEL(base) (BITBAND_ACCESS32(&amp;ADC_CFG2_REG(base), ADC_CFG2_MUXSEL_SHIFT))</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define ADC_WR_CFG2_MUXSEL(base, value) (ADC_RMW_CFG2(base, ADC_CFG2_MUXSEL_MASK, ADC_CFG2_MUXSEL(value)))</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define ADC_BWR_CFG2_MUXSEL(base, value) (BITBAND_ACCESS32(&amp;ADC_CFG2_REG(base), ADC_CFG2_MUXSEL_SHIFT) = (value))</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define ADC_RD_R(base, index)    (ADC_R_REG(base, index))</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_R bitfields</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define ADC_RD_R_D(base, index) ((ADC_R_REG(base, index) &amp; ADC_R_D_MASK) &gt;&gt; ADC_R_D_SHIFT)</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define ADC_BRD_R_D(base, index) (ADC_RD_R_D(base, index))</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define ADC_RD_CV1(base)         (ADC_CV1_REG(base))</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define ADC_WR_CV1(base, value)  (ADC_CV1_REG(base) = (value))</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define ADC_RMW_CV1(base, mask, value) (ADC_WR_CV1(base, (ADC_RD_CV1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define ADC_SET_CV1(base, value) (ADC_WR_CV1(base, ADC_RD_CV1(base) |  (value)))</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define ADC_CLR_CV1(base, value) (ADC_WR_CV1(base, ADC_RD_CV1(base) &amp; ~(value)))</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define ADC_TOG_CV1(base, value) (ADC_WR_CV1(base, ADC_RD_CV1(base) ^  (value)))</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CV1 bitfields</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define ADC_RD_CV1_CV(base)  ((ADC_CV1_REG(base) &amp; ADC_CV1_CV_MASK) &gt;&gt; ADC_CV1_CV_SHIFT)</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define ADC_BRD_CV1_CV(base) (ADC_RD_CV1_CV(base))</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define ADC_WR_CV1_CV(base, value) (ADC_RMW_CV1(base, ADC_CV1_CV_MASK, ADC_CV1_CV(value)))</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define ADC_BWR_CV1_CV(base, value) (ADC_WR_CV1_CV(base, value))</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define ADC_RD_CV2(base)         (ADC_CV2_REG(base))</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define ADC_WR_CV2(base, value)  (ADC_CV2_REG(base) = (value))</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define ADC_RMW_CV2(base, mask, value) (ADC_WR_CV2(base, (ADC_RD_CV2(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define ADC_SET_CV2(base, value) (ADC_WR_CV2(base, ADC_RD_CV2(base) |  (value)))</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define ADC_CLR_CV2(base, value) (ADC_WR_CV2(base, ADC_RD_CV2(base) &amp; ~(value)))</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define ADC_TOG_CV2(base, value) (ADC_WR_CV2(base, ADC_RD_CV2(base) ^  (value)))</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CV2 bitfields</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#define ADC_RD_CV2_CV(base)  ((ADC_CV2_REG(base) &amp; ADC_CV2_CV_MASK) &gt;&gt; ADC_CV2_CV_SHIFT)</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define ADC_BRD_CV2_CV(base) (ADC_RD_CV2_CV(base))</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define ADC_WR_CV2_CV(base, value) (ADC_RMW_CV2(base, ADC_CV2_CV_MASK, ADC_CV2_CV(value)))</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define ADC_BWR_CV2_CV(base, value) (ADC_WR_CV2_CV(base, value))</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define ADC_RD_SC2(base)         (ADC_SC2_REG(base))</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define ADC_WR_SC2(base, value)  (ADC_SC2_REG(base) = (value))</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define ADC_RMW_SC2(base, mask, value) (ADC_WR_SC2(base, (ADC_RD_SC2(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define ADC_SET_SC2(base, value) (ADC_WR_SC2(base, ADC_RD_SC2(base) |  (value)))</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define ADC_CLR_SC2(base, value) (ADC_WR_SC2(base, ADC_RD_SC2(base) &amp; ~(value)))</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define ADC_TOG_SC2(base, value) (ADC_WR_SC2(base, ADC_RD_SC2(base) ^  (value)))</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_SC2 bitfields</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define ADC_RD_SC2_REFSEL(base) ((ADC_SC2_REG(base) &amp; ADC_SC2_REFSEL_MASK) &gt;&gt; ADC_SC2_REFSEL_SHIFT)</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define ADC_BRD_SC2_REFSEL(base) (ADC_RD_SC2_REFSEL(base))</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define ADC_WR_SC2_REFSEL(base, value) (ADC_RMW_SC2(base, ADC_SC2_REFSEL_MASK, ADC_SC2_REFSEL(value)))</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define ADC_BWR_SC2_REFSEL(base, value) (ADC_WR_SC2_REFSEL(base, value))</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define ADC_RD_SC2_DMAEN(base) ((ADC_SC2_REG(base) &amp; ADC_SC2_DMAEN_MASK) &gt;&gt; ADC_SC2_DMAEN_SHIFT)</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define ADC_BRD_SC2_DMAEN(base) (BITBAND_ACCESS32(&amp;ADC_SC2_REG(base), ADC_SC2_DMAEN_SHIFT))</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define ADC_WR_SC2_DMAEN(base, value) (ADC_RMW_SC2(base, ADC_SC2_DMAEN_MASK, ADC_SC2_DMAEN(value)))</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define ADC_BWR_SC2_DMAEN(base, value) (BITBAND_ACCESS32(&amp;ADC_SC2_REG(base), ADC_SC2_DMAEN_SHIFT) = (value))</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define ADC_RD_SC2_ACREN(base) ((ADC_SC2_REG(base) &amp; ADC_SC2_ACREN_MASK) &gt;&gt; ADC_SC2_ACREN_SHIFT)</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define ADC_BRD_SC2_ACREN(base) (BITBAND_ACCESS32(&amp;ADC_SC2_REG(base), ADC_SC2_ACREN_SHIFT))</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define ADC_WR_SC2_ACREN(base, value) (ADC_RMW_SC2(base, ADC_SC2_ACREN_MASK, ADC_SC2_ACREN(value)))</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define ADC_BWR_SC2_ACREN(base, value) (BITBAND_ACCESS32(&amp;ADC_SC2_REG(base), ADC_SC2_ACREN_SHIFT) = (value))</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define ADC_RD_SC2_ACFGT(base) ((ADC_SC2_REG(base) &amp; ADC_SC2_ACFGT_MASK) &gt;&gt; ADC_SC2_ACFGT_SHIFT)</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define ADC_BRD_SC2_ACFGT(base) (BITBAND_ACCESS32(&amp;ADC_SC2_REG(base), ADC_SC2_ACFGT_SHIFT))</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define ADC_WR_SC2_ACFGT(base, value) (ADC_RMW_SC2(base, ADC_SC2_ACFGT_MASK, ADC_SC2_ACFGT(value)))</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define ADC_BWR_SC2_ACFGT(base, value) (BITBAND_ACCESS32(&amp;ADC_SC2_REG(base), ADC_SC2_ACFGT_SHIFT) = (value))</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define ADC_RD_SC2_ACFE(base) ((ADC_SC2_REG(base) &amp; ADC_SC2_ACFE_MASK) &gt;&gt; ADC_SC2_ACFE_SHIFT)</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define ADC_BRD_SC2_ACFE(base) (BITBAND_ACCESS32(&amp;ADC_SC2_REG(base), ADC_SC2_ACFE_SHIFT))</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define ADC_WR_SC2_ACFE(base, value) (ADC_RMW_SC2(base, ADC_SC2_ACFE_MASK, ADC_SC2_ACFE(value)))</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define ADC_BWR_SC2_ACFE(base, value) (BITBAND_ACCESS32(&amp;ADC_SC2_REG(base), ADC_SC2_ACFE_SHIFT) = (value))</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define ADC_RD_SC2_ADTRG(base) ((ADC_SC2_REG(base) &amp; ADC_SC2_ADTRG_MASK) &gt;&gt; ADC_SC2_ADTRG_SHIFT)</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define ADC_BRD_SC2_ADTRG(base) (BITBAND_ACCESS32(&amp;ADC_SC2_REG(base), ADC_SC2_ADTRG_SHIFT))</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define ADC_WR_SC2_ADTRG(base, value) (ADC_RMW_SC2(base, ADC_SC2_ADTRG_MASK, ADC_SC2_ADTRG(value)))</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define ADC_BWR_SC2_ADTRG(base, value) (BITBAND_ACCESS32(&amp;ADC_SC2_REG(base), ADC_SC2_ADTRG_SHIFT) = (value))</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define ADC_RD_SC2_ADACT(base) ((ADC_SC2_REG(base) &amp; ADC_SC2_ADACT_MASK) &gt;&gt; ADC_SC2_ADACT_SHIFT)</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define ADC_BRD_SC2_ADACT(base) (BITBAND_ACCESS32(&amp;ADC_SC2_REG(base), ADC_SC2_ADACT_SHIFT))</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define ADC_RD_SC3(base)         (ADC_SC3_REG(base))</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define ADC_WR_SC3(base, value)  (ADC_SC3_REG(base) = (value))</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define ADC_RMW_SC3(base, mask, value) (ADC_WR_SC3(base, (ADC_RD_SC3(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define ADC_SET_SC3(base, value) (ADC_WR_SC3(base, ADC_RD_SC3(base) |  (value)))</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define ADC_CLR_SC3(base, value) (ADC_WR_SC3(base, ADC_RD_SC3(base) &amp; ~(value)))</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define ADC_TOG_SC3(base, value) (ADC_WR_SC3(base, ADC_RD_SC3(base) ^  (value)))</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_SC3 bitfields</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define ADC_RD_SC3_AVGS(base) ((ADC_SC3_REG(base) &amp; ADC_SC3_AVGS_MASK) &gt;&gt; ADC_SC3_AVGS_SHIFT)</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define ADC_BRD_SC3_AVGS(base) (ADC_RD_SC3_AVGS(base))</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define ADC_WR_SC3_AVGS(base, value) (ADC_RMW_SC3(base, (ADC_SC3_AVGS_MASK | ADC_SC3_CALF_MASK), ADC_SC3_AVGS(value)))</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define ADC_BWR_SC3_AVGS(base, value) (ADC_WR_SC3_AVGS(base, value))</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define ADC_RD_SC3_AVGE(base) ((ADC_SC3_REG(base) &amp; ADC_SC3_AVGE_MASK) &gt;&gt; ADC_SC3_AVGE_SHIFT)</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define ADC_BRD_SC3_AVGE(base) (BITBAND_ACCESS32(&amp;ADC_SC3_REG(base), ADC_SC3_AVGE_SHIFT))</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define ADC_WR_SC3_AVGE(base, value) (ADC_RMW_SC3(base, (ADC_SC3_AVGE_MASK | ADC_SC3_CALF_MASK), ADC_SC3_AVGE(value)))</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define ADC_BWR_SC3_AVGE(base, value) (BITBAND_ACCESS32(&amp;ADC_SC3_REG(base), ADC_SC3_AVGE_SHIFT) = (value))</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define ADC_RD_SC3_ADCO(base) ((ADC_SC3_REG(base) &amp; ADC_SC3_ADCO_MASK) &gt;&gt; ADC_SC3_ADCO_SHIFT)</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define ADC_BRD_SC3_ADCO(base) (BITBAND_ACCESS32(&amp;ADC_SC3_REG(base), ADC_SC3_ADCO_SHIFT))</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define ADC_WR_SC3_ADCO(base, value) (ADC_RMW_SC3(base, (ADC_SC3_ADCO_MASK | ADC_SC3_CALF_MASK), ADC_SC3_ADCO(value)))</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define ADC_BWR_SC3_ADCO(base, value) (BITBAND_ACCESS32(&amp;ADC_SC3_REG(base), ADC_SC3_ADCO_SHIFT) = (value))</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define ADC_RD_SC3_CALF(base) ((ADC_SC3_REG(base) &amp; ADC_SC3_CALF_MASK) &gt;&gt; ADC_SC3_CALF_SHIFT)</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define ADC_BRD_SC3_CALF(base) (BITBAND_ACCESS32(&amp;ADC_SC3_REG(base), ADC_SC3_CALF_SHIFT))</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define ADC_WR_SC3_CALF(base, value) (ADC_RMW_SC3(base, ADC_SC3_CALF_MASK, ADC_SC3_CALF(value)))</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define ADC_BWR_SC3_CALF(base, value) (BITBAND_ACCESS32(&amp;ADC_SC3_REG(base), ADC_SC3_CALF_SHIFT) = (value))</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define ADC_RD_SC3_CAL(base) ((ADC_SC3_REG(base) &amp; ADC_SC3_CAL_MASK) &gt;&gt; ADC_SC3_CAL_SHIFT)</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define ADC_BRD_SC3_CAL(base) (BITBAND_ACCESS32(&amp;ADC_SC3_REG(base), ADC_SC3_CAL_SHIFT))</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define ADC_WR_SC3_CAL(base, value) (ADC_RMW_SC3(base, (ADC_SC3_CAL_MASK | ADC_SC3_CALF_MASK), ADC_SC3_CAL(value)))</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define ADC_BWR_SC3_CAL(base, value) (BITBAND_ACCESS32(&amp;ADC_SC3_REG(base), ADC_SC3_CAL_SHIFT) = (value))</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define ADC_RD_OFS(base)         (ADC_OFS_REG(base))</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define ADC_WR_OFS(base, value)  (ADC_OFS_REG(base) = (value))</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define ADC_RMW_OFS(base, mask, value) (ADC_WR_OFS(base, (ADC_RD_OFS(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define ADC_SET_OFS(base, value) (ADC_WR_OFS(base, ADC_RD_OFS(base) |  (value)))</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">#define ADC_CLR_OFS(base, value) (ADC_WR_OFS(base, ADC_RD_OFS(base) &amp; ~(value)))</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define ADC_TOG_OFS(base, value) (ADC_WR_OFS(base, ADC_RD_OFS(base) ^  (value)))</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_OFS bitfields</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define ADC_RD_OFS_OFS(base) ((ADC_OFS_REG(base) &amp; ADC_OFS_OFS_MASK) &gt;&gt; ADC_OFS_OFS_SHIFT)</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">#define ADC_BRD_OFS_OFS(base) (ADC_RD_OFS_OFS(base))</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define ADC_WR_OFS_OFS(base, value) (ADC_RMW_OFS(base, ADC_OFS_OFS_MASK, ADC_OFS_OFS(value)))</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define ADC_BWR_OFS_OFS(base, value) (ADC_WR_OFS_OFS(base, value))</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#define ADC_RD_PG(base)          (ADC_PG_REG(base))</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define ADC_WR_PG(base, value)   (ADC_PG_REG(base) = (value))</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#define ADC_RMW_PG(base, mask, value) (ADC_WR_PG(base, (ADC_RD_PG(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">#define ADC_SET_PG(base, value)  (ADC_WR_PG(base, ADC_RD_PG(base) |  (value)))</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define ADC_CLR_PG(base, value)  (ADC_WR_PG(base, ADC_RD_PG(base) &amp; ~(value)))</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define ADC_TOG_PG(base, value)  (ADC_WR_PG(base, ADC_RD_PG(base) ^  (value)))</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_PG bitfields</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define ADC_RD_PG_PG(base)   ((ADC_PG_REG(base) &amp; ADC_PG_PG_MASK) &gt;&gt; ADC_PG_PG_SHIFT)</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define ADC_BRD_PG_PG(base)  (ADC_RD_PG_PG(base))</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define ADC_WR_PG_PG(base, value) (ADC_RMW_PG(base, ADC_PG_PG_MASK, ADC_PG_PG(value)))</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define ADC_BWR_PG_PG(base, value) (ADC_WR_PG_PG(base, value))</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#define ADC_RD_MG(base)          (ADC_MG_REG(base))</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define ADC_WR_MG(base, value)   (ADC_MG_REG(base) = (value))</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#define ADC_RMW_MG(base, mask, value) (ADC_WR_MG(base, (ADC_RD_MG(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define ADC_SET_MG(base, value)  (ADC_WR_MG(base, ADC_RD_MG(base) |  (value)))</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#define ADC_CLR_MG(base, value)  (ADC_WR_MG(base, ADC_RD_MG(base) &amp; ~(value)))</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define ADC_TOG_MG(base, value)  (ADC_WR_MG(base, ADC_RD_MG(base) ^  (value)))</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_MG bitfields</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define ADC_RD_MG_MG(base)   ((ADC_MG_REG(base) &amp; ADC_MG_MG_MASK) &gt;&gt; ADC_MG_MG_SHIFT)</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#define ADC_BRD_MG_MG(base)  (ADC_RD_MG_MG(base))</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define ADC_WR_MG_MG(base, value) (ADC_RMW_MG(base, ADC_MG_MG_MASK, ADC_MG_MG(value)))</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#define ADC_BWR_MG_MG(base, value) (ADC_WR_MG_MG(base, value))</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">#define ADC_RD_CLPD(base)        (ADC_CLPD_REG(base))</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define ADC_WR_CLPD(base, value) (ADC_CLPD_REG(base) = (value))</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#define ADC_RMW_CLPD(base, mask, value) (ADC_WR_CLPD(base, (ADC_RD_CLPD(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define ADC_SET_CLPD(base, value) (ADC_WR_CLPD(base, ADC_RD_CLPD(base) |  (value)))</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">#define ADC_CLR_CLPD(base, value) (ADC_WR_CLPD(base, ADC_RD_CLPD(base) &amp; ~(value)))</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define ADC_TOG_CLPD(base, value) (ADC_WR_CLPD(base, ADC_RD_CLPD(base) ^  (value)))</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CLPD bitfields</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">#define ADC_RD_CLPD_CLPD(base) ((ADC_CLPD_REG(base) &amp; ADC_CLPD_CLPD_MASK) &gt;&gt; ADC_CLPD_CLPD_SHIFT)</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">#define ADC_BRD_CLPD_CLPD(base) (ADC_RD_CLPD_CLPD(base))</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">#define ADC_WR_CLPD_CLPD(base, value) (ADC_RMW_CLPD(base, ADC_CLPD_CLPD_MASK, ADC_CLPD_CLPD(value)))</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor">#define ADC_BWR_CLPD_CLPD(base, value) (ADC_WR_CLPD_CLPD(base, value))</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">#define ADC_RD_CLPS(base)        (ADC_CLPS_REG(base))</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define ADC_WR_CLPS(base, value) (ADC_CLPS_REG(base) = (value))</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#define ADC_RMW_CLPS(base, mask, value) (ADC_WR_CLPS(base, (ADC_RD_CLPS(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#define ADC_SET_CLPS(base, value) (ADC_WR_CLPS(base, ADC_RD_CLPS(base) |  (value)))</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">#define ADC_CLR_CLPS(base, value) (ADC_WR_CLPS(base, ADC_RD_CLPS(base) &amp; ~(value)))</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define ADC_TOG_CLPS(base, value) (ADC_WR_CLPS(base, ADC_RD_CLPS(base) ^  (value)))</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CLPS bitfields</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define ADC_RD_CLPS_CLPS(base) ((ADC_CLPS_REG(base) &amp; ADC_CLPS_CLPS_MASK) &gt;&gt; ADC_CLPS_CLPS_SHIFT)</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor">#define ADC_BRD_CLPS_CLPS(base) (ADC_RD_CLPS_CLPS(base))</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">#define ADC_WR_CLPS_CLPS(base, value) (ADC_RMW_CLPS(base, ADC_CLPS_CLPS_MASK, ADC_CLPS_CLPS(value)))</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor">#define ADC_BWR_CLPS_CLPS(base, value) (ADC_WR_CLPS_CLPS(base, value))</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">#define ADC_RD_CLP4(base)        (ADC_CLP4_REG(base))</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">#define ADC_WR_CLP4(base, value) (ADC_CLP4_REG(base) = (value))</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">#define ADC_RMW_CLP4(base, mask, value) (ADC_WR_CLP4(base, (ADC_RD_CLP4(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">#define ADC_SET_CLP4(base, value) (ADC_WR_CLP4(base, ADC_RD_CLP4(base) |  (value)))</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">#define ADC_CLR_CLP4(base, value) (ADC_WR_CLP4(base, ADC_RD_CLP4(base) &amp; ~(value)))</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor">#define ADC_TOG_CLP4(base, value) (ADC_WR_CLP4(base, ADC_RD_CLP4(base) ^  (value)))</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CLP4 bitfields</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#define ADC_RD_CLP4_CLP4(base) ((ADC_CLP4_REG(base) &amp; ADC_CLP4_CLP4_MASK) &gt;&gt; ADC_CLP4_CLP4_SHIFT)</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor">#define ADC_BRD_CLP4_CLP4(base) (ADC_RD_CLP4_CLP4(base))</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define ADC_WR_CLP4_CLP4(base, value) (ADC_RMW_CLP4(base, ADC_CLP4_CLP4_MASK, ADC_CLP4_CLP4(value)))</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define ADC_BWR_CLP4_CLP4(base, value) (ADC_WR_CLP4_CLP4(base, value))</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor">#define ADC_RD_CLP3(base)        (ADC_CLP3_REG(base))</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">#define ADC_WR_CLP3(base, value) (ADC_CLP3_REG(base) = (value))</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor">#define ADC_RMW_CLP3(base, mask, value) (ADC_WR_CLP3(base, (ADC_RD_CLP3(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#define ADC_SET_CLP3(base, value) (ADC_WR_CLP3(base, ADC_RD_CLP3(base) |  (value)))</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor">#define ADC_CLR_CLP3(base, value) (ADC_WR_CLP3(base, ADC_RD_CLP3(base) &amp; ~(value)))</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor">#define ADC_TOG_CLP3(base, value) (ADC_WR_CLP3(base, ADC_RD_CLP3(base) ^  (value)))</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CLP3 bitfields</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">#define ADC_RD_CLP3_CLP3(base) ((ADC_CLP3_REG(base) &amp; ADC_CLP3_CLP3_MASK) &gt;&gt; ADC_CLP3_CLP3_SHIFT)</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#define ADC_BRD_CLP3_CLP3(base) (ADC_RD_CLP3_CLP3(base))</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">#define ADC_WR_CLP3_CLP3(base, value) (ADC_RMW_CLP3(base, ADC_CLP3_CLP3_MASK, ADC_CLP3_CLP3(value)))</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">#define ADC_BWR_CLP3_CLP3(base, value) (ADC_WR_CLP3_CLP3(base, value))</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#define ADC_RD_CLP2(base)        (ADC_CLP2_REG(base))</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#define ADC_WR_CLP2(base, value) (ADC_CLP2_REG(base) = (value))</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define ADC_RMW_CLP2(base, mask, value) (ADC_WR_CLP2(base, (ADC_RD_CLP2(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#define ADC_SET_CLP2(base, value) (ADC_WR_CLP2(base, ADC_RD_CLP2(base) |  (value)))</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define ADC_CLR_CLP2(base, value) (ADC_WR_CLP2(base, ADC_RD_CLP2(base) &amp; ~(value)))</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define ADC_TOG_CLP2(base, value) (ADC_WR_CLP2(base, ADC_RD_CLP2(base) ^  (value)))</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CLP2 bitfields</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">#define ADC_RD_CLP2_CLP2(base) ((ADC_CLP2_REG(base) &amp; ADC_CLP2_CLP2_MASK) &gt;&gt; ADC_CLP2_CLP2_SHIFT)</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor">#define ADC_BRD_CLP2_CLP2(base) (ADC_RD_CLP2_CLP2(base))</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor">#define ADC_WR_CLP2_CLP2(base, value) (ADC_RMW_CLP2(base, ADC_CLP2_CLP2_MASK, ADC_CLP2_CLP2(value)))</span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor">#define ADC_BWR_CLP2_CLP2(base, value) (ADC_WR_CLP2_CLP2(base, value))</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor">#define ADC_RD_CLP1(base)        (ADC_CLP1_REG(base))</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor">#define ADC_WR_CLP1(base, value) (ADC_CLP1_REG(base) = (value))</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor">#define ADC_RMW_CLP1(base, mask, value) (ADC_WR_CLP1(base, (ADC_RD_CLP1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor">#define ADC_SET_CLP1(base, value) (ADC_WR_CLP1(base, ADC_RD_CLP1(base) |  (value)))</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor">#define ADC_CLR_CLP1(base, value) (ADC_WR_CLP1(base, ADC_RD_CLP1(base) &amp; ~(value)))</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor">#define ADC_TOG_CLP1(base, value) (ADC_WR_CLP1(base, ADC_RD_CLP1(base) ^  (value)))</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CLP1 bitfields</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">#define ADC_RD_CLP1_CLP1(base) ((ADC_CLP1_REG(base) &amp; ADC_CLP1_CLP1_MASK) &gt;&gt; ADC_CLP1_CLP1_SHIFT)</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor">#define ADC_BRD_CLP1_CLP1(base) (ADC_RD_CLP1_CLP1(base))</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor">#define ADC_WR_CLP1_CLP1(base, value) (ADC_RMW_CLP1(base, ADC_CLP1_CLP1_MASK, ADC_CLP1_CLP1(value)))</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor">#define ADC_BWR_CLP1_CLP1(base, value) (ADC_WR_CLP1_CLP1(base, value))</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor">#define ADC_RD_CLP0(base)        (ADC_CLP0_REG(base))</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#define ADC_WR_CLP0(base, value) (ADC_CLP0_REG(base) = (value))</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor">#define ADC_RMW_CLP0(base, mask, value) (ADC_WR_CLP0(base, (ADC_RD_CLP0(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">#define ADC_SET_CLP0(base, value) (ADC_WR_CLP0(base, ADC_RD_CLP0(base) |  (value)))</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor">#define ADC_CLR_CLP0(base, value) (ADC_WR_CLP0(base, ADC_RD_CLP0(base) &amp; ~(value)))</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor">#define ADC_TOG_CLP0(base, value) (ADC_WR_CLP0(base, ADC_RD_CLP0(base) ^  (value)))</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CLP0 bitfields</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor">#define ADC_RD_CLP0_CLP0(base) ((ADC_CLP0_REG(base) &amp; ADC_CLP0_CLP0_MASK) &gt;&gt; ADC_CLP0_CLP0_SHIFT)</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor">#define ADC_BRD_CLP0_CLP0(base) (ADC_RD_CLP0_CLP0(base))</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">#define ADC_WR_CLP0_CLP0(base, value) (ADC_RMW_CLP0(base, ADC_CLP0_CLP0_MASK, ADC_CLP0_CLP0(value)))</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor">#define ADC_BWR_CLP0_CLP0(base, value) (ADC_WR_CLP0_CLP0(base, value))</span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">#define ADC_RD_CLMD(base)        (ADC_CLMD_REG(base))</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#define ADC_WR_CLMD(base, value) (ADC_CLMD_REG(base) = (value))</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#define ADC_RMW_CLMD(base, mask, value) (ADC_WR_CLMD(base, (ADC_RD_CLMD(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor">#define ADC_SET_CLMD(base, value) (ADC_WR_CLMD(base, ADC_RD_CLMD(base) |  (value)))</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor">#define ADC_CLR_CLMD(base, value) (ADC_WR_CLMD(base, ADC_RD_CLMD(base) &amp; ~(value)))</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">#define ADC_TOG_CLMD(base, value) (ADC_WR_CLMD(base, ADC_RD_CLMD(base) ^  (value)))</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CLMD bitfields</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">#define ADC_RD_CLMD_CLMD(base) ((ADC_CLMD_REG(base) &amp; ADC_CLMD_CLMD_MASK) &gt;&gt; ADC_CLMD_CLMD_SHIFT)</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor">#define ADC_BRD_CLMD_CLMD(base) (ADC_RD_CLMD_CLMD(base))</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">#define ADC_WR_CLMD_CLMD(base, value) (ADC_RMW_CLMD(base, ADC_CLMD_CLMD_MASK, ADC_CLMD_CLMD(value)))</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor">#define ADC_BWR_CLMD_CLMD(base, value) (ADC_WR_CLMD_CLMD(base, value))</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor">#define ADC_RD_CLMS(base)        (ADC_CLMS_REG(base))</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor">#define ADC_WR_CLMS(base, value) (ADC_CLMS_REG(base) = (value))</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#define ADC_RMW_CLMS(base, mask, value) (ADC_WR_CLMS(base, (ADC_RD_CLMS(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor">#define ADC_SET_CLMS(base, value) (ADC_WR_CLMS(base, ADC_RD_CLMS(base) |  (value)))</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">#define ADC_CLR_CLMS(base, value) (ADC_WR_CLMS(base, ADC_RD_CLMS(base) &amp; ~(value)))</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">#define ADC_TOG_CLMS(base, value) (ADC_WR_CLMS(base, ADC_RD_CLMS(base) ^  (value)))</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CLMS bitfields</span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">#define ADC_RD_CLMS_CLMS(base) ((ADC_CLMS_REG(base) &amp; ADC_CLMS_CLMS_MASK) &gt;&gt; ADC_CLMS_CLMS_SHIFT)</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#define ADC_BRD_CLMS_CLMS(base) (ADC_RD_CLMS_CLMS(base))</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor">#define ADC_WR_CLMS_CLMS(base, value) (ADC_RMW_CLMS(base, ADC_CLMS_CLMS_MASK, ADC_CLMS_CLMS(value)))</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">#define ADC_BWR_CLMS_CLMS(base, value) (ADC_WR_CLMS_CLMS(base, value))</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor">#define ADC_RD_CLM4(base)        (ADC_CLM4_REG(base))</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#define ADC_WR_CLM4(base, value) (ADC_CLM4_REG(base) = (value))</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">#define ADC_RMW_CLM4(base, mask, value) (ADC_WR_CLM4(base, (ADC_RD_CLM4(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor">#define ADC_SET_CLM4(base, value) (ADC_WR_CLM4(base, ADC_RD_CLM4(base) |  (value)))</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">#define ADC_CLR_CLM4(base, value) (ADC_WR_CLM4(base, ADC_RD_CLM4(base) &amp; ~(value)))</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor">#define ADC_TOG_CLM4(base, value) (ADC_WR_CLM4(base, ADC_RD_CLM4(base) ^  (value)))</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CLM4 bitfields</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor">#define ADC_RD_CLM4_CLM4(base) ((ADC_CLM4_REG(base) &amp; ADC_CLM4_CLM4_MASK) &gt;&gt; ADC_CLM4_CLM4_SHIFT)</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor">#define ADC_BRD_CLM4_CLM4(base) (ADC_RD_CLM4_CLM4(base))</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor">#define ADC_WR_CLM4_CLM4(base, value) (ADC_RMW_CLM4(base, ADC_CLM4_CLM4_MASK, ADC_CLM4_CLM4(value)))</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor">#define ADC_BWR_CLM4_CLM4(base, value) (ADC_WR_CLM4_CLM4(base, value))</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#define ADC_RD_CLM3(base)        (ADC_CLM3_REG(base))</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">#define ADC_WR_CLM3(base, value) (ADC_CLM3_REG(base) = (value))</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">#define ADC_RMW_CLM3(base, mask, value) (ADC_WR_CLM3(base, (ADC_RD_CLM3(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor">#define ADC_SET_CLM3(base, value) (ADC_WR_CLM3(base, ADC_RD_CLM3(base) |  (value)))</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor">#define ADC_CLR_CLM3(base, value) (ADC_WR_CLM3(base, ADC_RD_CLM3(base) &amp; ~(value)))</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor">#define ADC_TOG_CLM3(base, value) (ADC_WR_CLM3(base, ADC_RD_CLM3(base) ^  (value)))</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CLM3 bitfields</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">#define ADC_RD_CLM3_CLM3(base) ((ADC_CLM3_REG(base) &amp; ADC_CLM3_CLM3_MASK) &gt;&gt; ADC_CLM3_CLM3_SHIFT)</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">#define ADC_BRD_CLM3_CLM3(base) (ADC_RD_CLM3_CLM3(base))</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor">#define ADC_WR_CLM3_CLM3(base, value) (ADC_RMW_CLM3(base, ADC_CLM3_CLM3_MASK, ADC_CLM3_CLM3(value)))</span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor">#define ADC_BWR_CLM3_CLM3(base, value) (ADC_WR_CLM3_CLM3(base, value))</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor">#define ADC_RD_CLM2(base)        (ADC_CLM2_REG(base))</span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor">#define ADC_WR_CLM2(base, value) (ADC_CLM2_REG(base) = (value))</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor">#define ADC_RMW_CLM2(base, mask, value) (ADC_WR_CLM2(base, (ADC_RD_CLM2(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor">#define ADC_SET_CLM2(base, value) (ADC_WR_CLM2(base, ADC_RD_CLM2(base) |  (value)))</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">#define ADC_CLR_CLM2(base, value) (ADC_WR_CLM2(base, ADC_RD_CLM2(base) &amp; ~(value)))</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor">#define ADC_TOG_CLM2(base, value) (ADC_WR_CLM2(base, ADC_RD_CLM2(base) ^  (value)))</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CLM2 bitfields</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor">#define ADC_RD_CLM2_CLM2(base) ((ADC_CLM2_REG(base) &amp; ADC_CLM2_CLM2_MASK) &gt;&gt; ADC_CLM2_CLM2_SHIFT)</span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="preprocessor">#define ADC_BRD_CLM2_CLM2(base) (ADC_RD_CLM2_CLM2(base))</span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor">#define ADC_WR_CLM2_CLM2(base, value) (ADC_RMW_CLM2(base, ADC_CLM2_CLM2_MASK, ADC_CLM2_CLM2(value)))</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="preprocessor">#define ADC_BWR_CLM2_CLM2(base, value) (ADC_WR_CLM2_CLM2(base, value))</span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor">#define ADC_RD_CLM1(base)        (ADC_CLM1_REG(base))</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor">#define ADC_WR_CLM1(base, value) (ADC_CLM1_REG(base) = (value))</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="preprocessor">#define ADC_RMW_CLM1(base, mask, value) (ADC_WR_CLM1(base, (ADC_RD_CLM1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor">#define ADC_SET_CLM1(base, value) (ADC_WR_CLM1(base, ADC_RD_CLM1(base) |  (value)))</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor">#define ADC_CLR_CLM1(base, value) (ADC_WR_CLM1(base, ADC_RD_CLM1(base) &amp; ~(value)))</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor">#define ADC_TOG_CLM1(base, value) (ADC_WR_CLM1(base, ADC_RD_CLM1(base) ^  (value)))</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CLM1 bitfields</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">#define ADC_RD_CLM1_CLM1(base) ((ADC_CLM1_REG(base) &amp; ADC_CLM1_CLM1_MASK) &gt;&gt; ADC_CLM1_CLM1_SHIFT)</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="preprocessor">#define ADC_BRD_CLM1_CLM1(base) (ADC_RD_CLM1_CLM1(base))</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor">#define ADC_WR_CLM1_CLM1(base, value) (ADC_RMW_CLM1(base, ADC_CLM1_CLM1_MASK, ADC_CLM1_CLM1(value)))</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="preprocessor">#define ADC_BWR_CLM1_CLM1(base, value) (ADC_WR_CLM1_CLM1(base, value))</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="preprocessor">#define ADC_RD_CLM0(base)        (ADC_CLM0_REG(base))</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor">#define ADC_WR_CLM0(base, value) (ADC_CLM0_REG(base) = (value))</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="preprocessor">#define ADC_RMW_CLM0(base, mask, value) (ADC_WR_CLM0(base, (ADC_RD_CLM0(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="preprocessor">#define ADC_SET_CLM0(base, value) (ADC_WR_CLM0(base, ADC_RD_CLM0(base) |  (value)))</span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor">#define ADC_CLR_CLM0(base, value) (ADC_WR_CLM0(base, ADC_RD_CLM0(base) &amp; ~(value)))</span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor">#define ADC_TOG_CLM0(base, value) (ADC_WR_CLM0(base, ADC_RD_CLM0(base) ^  (value)))</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CLM0 bitfields</span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="preprocessor">#define ADC_RD_CLM0_CLM0(base) ((ADC_CLM0_REG(base) &amp; ADC_CLM0_CLM0_MASK) &gt;&gt; ADC_CLM0_CLM0_SHIFT)</span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="preprocessor">#define ADC_BRD_CLM0_CLM0(base) (ADC_RD_CLM0_CLM0(base))</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="preprocessor">#define ADC_WR_CLM0_CLM0(base, value) (ADC_RMW_CLM0(base, ADC_CLM0_CLM0_MASK, ADC_CLM0_CLM0(value)))</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="preprocessor">#define ADC_BWR_CLM0_CLM0(base, value) (ADC_WR_CLM0_CLM0(base, value))</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="comment"> * MK64F12 AIPS</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="comment"> * AIPS-Lite Bridge</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="comment"> * - AIPS_MPRA - Master Privilege Register A</span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="comment"> * - AIPS_PACRA - Peripheral Access Control Register</span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="comment"> * - AIPS_PACRB - Peripheral Access Control Register</span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="comment"> * - AIPS_PACRC - Peripheral Access Control Register</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="comment"> * - AIPS_PACRD - Peripheral Access Control Register</span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="comment"> * - AIPS_PACRE - Peripheral Access Control Register</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="comment"> * - AIPS_PACRF - Peripheral Access Control Register</span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="comment"> * - AIPS_PACRG - Peripheral Access Control Register</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="comment"> * - AIPS_PACRH - Peripheral Access Control Register</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="comment"> * - AIPS_PACRI - Peripheral Access Control Register</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment"> * - AIPS_PACRJ - Peripheral Access Control Register</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="comment"> * - AIPS_PACRK - Peripheral Access Control Register</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment"> * - AIPS_PACRL - Peripheral Access Control Register</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="comment"> * - AIPS_PACRM - Peripheral Access Control Register</span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="comment"> * - AIPS_PACRN - Peripheral Access Control Register</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="comment"> * - AIPS_PACRO - Peripheral Access Control Register</span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="comment"> * - AIPS_PACRP - Peripheral Access Control Register</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="comment"> * - AIPS_PACRU - Peripheral Access Control Register</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor">#define AIPS_INSTANCE_COUNT (2U) </span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="preprocessor">#define AIPS0_IDX (0U) </span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="preprocessor">#define AIPS1_IDX (1U) </span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor">#define AIPS_RD_MPRA(base)       (AIPS_MPRA_REG(base))</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor">#define AIPS_WR_MPRA(base, value) (AIPS_MPRA_REG(base) = (value))</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="preprocessor">#define AIPS_RMW_MPRA(base, mask, value) (AIPS_WR_MPRA(base, (AIPS_RD_MPRA(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="preprocessor">#define AIPS_SET_MPRA(base, value) (AIPS_WR_MPRA(base, AIPS_RD_MPRA(base) |  (value)))</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="preprocessor">#define AIPS_CLR_MPRA(base, value) (AIPS_WR_MPRA(base, AIPS_RD_MPRA(base) &amp; ~(value)))</span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor">#define AIPS_TOG_MPRA(base, value) (AIPS_WR_MPRA(base, AIPS_RD_MPRA(base) ^  (value)))</span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_MPRA bitfields</span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor">#define AIPS_RD_MPRA_MPL5(base) ((AIPS_MPRA_REG(base) &amp; AIPS_MPRA_MPL5_MASK) &gt;&gt; AIPS_MPRA_MPL5_SHIFT)</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor">#define AIPS_BRD_MPRA_MPL5(base) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MPL5_SHIFT))</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor">#define AIPS_WR_MPRA_MPL5(base, value) (AIPS_RMW_MPRA(base, AIPS_MPRA_MPL5_MASK, AIPS_MPRA_MPL5(value)))</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="preprocessor">#define AIPS_BWR_MPRA_MPL5(base, value) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MPL5_SHIFT) = (value))</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="preprocessor">#define AIPS_RD_MPRA_MTW5(base) ((AIPS_MPRA_REG(base) &amp; AIPS_MPRA_MTW5_MASK) &gt;&gt; AIPS_MPRA_MTW5_SHIFT)</span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor">#define AIPS_BRD_MPRA_MTW5(base) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MTW5_SHIFT))</span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="preprocessor">#define AIPS_WR_MPRA_MTW5(base, value) (AIPS_RMW_MPRA(base, AIPS_MPRA_MTW5_MASK, AIPS_MPRA_MTW5(value)))</span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor">#define AIPS_BWR_MPRA_MTW5(base, value) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MTW5_SHIFT) = (value))</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor">#define AIPS_RD_MPRA_MTR5(base) ((AIPS_MPRA_REG(base) &amp; AIPS_MPRA_MTR5_MASK) &gt;&gt; AIPS_MPRA_MTR5_SHIFT)</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor">#define AIPS_BRD_MPRA_MTR5(base) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MTR5_SHIFT))</span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="preprocessor">#define AIPS_WR_MPRA_MTR5(base, value) (AIPS_RMW_MPRA(base, AIPS_MPRA_MTR5_MASK, AIPS_MPRA_MTR5(value)))</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="preprocessor">#define AIPS_BWR_MPRA_MTR5(base, value) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MTR5_SHIFT) = (value))</span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="preprocessor">#define AIPS_RD_MPRA_MPL4(base) ((AIPS_MPRA_REG(base) &amp; AIPS_MPRA_MPL4_MASK) &gt;&gt; AIPS_MPRA_MPL4_SHIFT)</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="preprocessor">#define AIPS_BRD_MPRA_MPL4(base) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MPL4_SHIFT))</span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="preprocessor">#define AIPS_WR_MPRA_MPL4(base, value) (AIPS_RMW_MPRA(base, AIPS_MPRA_MPL4_MASK, AIPS_MPRA_MPL4(value)))</span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="preprocessor">#define AIPS_BWR_MPRA_MPL4(base, value) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MPL4_SHIFT) = (value))</span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="preprocessor">#define AIPS_RD_MPRA_MTW4(base) ((AIPS_MPRA_REG(base) &amp; AIPS_MPRA_MTW4_MASK) &gt;&gt; AIPS_MPRA_MTW4_SHIFT)</span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="preprocessor">#define AIPS_BRD_MPRA_MTW4(base) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MTW4_SHIFT))</span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="preprocessor">#define AIPS_WR_MPRA_MTW4(base, value) (AIPS_RMW_MPRA(base, AIPS_MPRA_MTW4_MASK, AIPS_MPRA_MTW4(value)))</span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="preprocessor">#define AIPS_BWR_MPRA_MTW4(base, value) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MTW4_SHIFT) = (value))</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor">#define AIPS_RD_MPRA_MTR4(base) ((AIPS_MPRA_REG(base) &amp; AIPS_MPRA_MTR4_MASK) &gt;&gt; AIPS_MPRA_MTR4_SHIFT)</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="preprocessor">#define AIPS_BRD_MPRA_MTR4(base) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MTR4_SHIFT))</span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor">#define AIPS_WR_MPRA_MTR4(base, value) (AIPS_RMW_MPRA(base, AIPS_MPRA_MTR4_MASK, AIPS_MPRA_MTR4(value)))</span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor">#define AIPS_BWR_MPRA_MTR4(base, value) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MTR4_SHIFT) = (value))</span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="preprocessor">#define AIPS_RD_MPRA_MPL3(base) ((AIPS_MPRA_REG(base) &amp; AIPS_MPRA_MPL3_MASK) &gt;&gt; AIPS_MPRA_MPL3_SHIFT)</span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="preprocessor">#define AIPS_BRD_MPRA_MPL3(base) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MPL3_SHIFT))</span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="preprocessor">#define AIPS_WR_MPRA_MPL3(base, value) (AIPS_RMW_MPRA(base, AIPS_MPRA_MPL3_MASK, AIPS_MPRA_MPL3(value)))</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor">#define AIPS_BWR_MPRA_MPL3(base, value) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MPL3_SHIFT) = (value))</span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="preprocessor">#define AIPS_RD_MPRA_MTW3(base) ((AIPS_MPRA_REG(base) &amp; AIPS_MPRA_MTW3_MASK) &gt;&gt; AIPS_MPRA_MTW3_SHIFT)</span></div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="preprocessor">#define AIPS_BRD_MPRA_MTW3(base) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MTW3_SHIFT))</span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="preprocessor">#define AIPS_WR_MPRA_MTW3(base, value) (AIPS_RMW_MPRA(base, AIPS_MPRA_MTW3_MASK, AIPS_MPRA_MTW3(value)))</span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="preprocessor">#define AIPS_BWR_MPRA_MTW3(base, value) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MTW3_SHIFT) = (value))</span></div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="preprocessor">#define AIPS_RD_MPRA_MTR3(base) ((AIPS_MPRA_REG(base) &amp; AIPS_MPRA_MTR3_MASK) &gt;&gt; AIPS_MPRA_MTR3_SHIFT)</span></div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor">#define AIPS_BRD_MPRA_MTR3(base) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MTR3_SHIFT))</span></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor">#define AIPS_WR_MPRA_MTR3(base, value) (AIPS_RMW_MPRA(base, AIPS_MPRA_MTR3_MASK, AIPS_MPRA_MTR3(value)))</span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="preprocessor">#define AIPS_BWR_MPRA_MTR3(base, value) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MTR3_SHIFT) = (value))</span></div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor">#define AIPS_RD_MPRA_MPL2(base) ((AIPS_MPRA_REG(base) &amp; AIPS_MPRA_MPL2_MASK) &gt;&gt; AIPS_MPRA_MPL2_SHIFT)</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="preprocessor">#define AIPS_BRD_MPRA_MPL2(base) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MPL2_SHIFT))</span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="preprocessor">#define AIPS_WR_MPRA_MPL2(base, value) (AIPS_RMW_MPRA(base, AIPS_MPRA_MPL2_MASK, AIPS_MPRA_MPL2(value)))</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor">#define AIPS_BWR_MPRA_MPL2(base, value) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MPL2_SHIFT) = (value))</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="preprocessor">#define AIPS_RD_MPRA_MTW2(base) ((AIPS_MPRA_REG(base) &amp; AIPS_MPRA_MTW2_MASK) &gt;&gt; AIPS_MPRA_MTW2_SHIFT)</span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="preprocessor">#define AIPS_BRD_MPRA_MTW2(base) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MTW2_SHIFT))</span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="preprocessor">#define AIPS_WR_MPRA_MTW2(base, value) (AIPS_RMW_MPRA(base, AIPS_MPRA_MTW2_MASK, AIPS_MPRA_MTW2(value)))</span></div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="preprocessor">#define AIPS_BWR_MPRA_MTW2(base, value) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MTW2_SHIFT) = (value))</span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor">#define AIPS_RD_MPRA_MTR2(base) ((AIPS_MPRA_REG(base) &amp; AIPS_MPRA_MTR2_MASK) &gt;&gt; AIPS_MPRA_MTR2_SHIFT)</span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor">#define AIPS_BRD_MPRA_MTR2(base) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MTR2_SHIFT))</span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor">#define AIPS_WR_MPRA_MTR2(base, value) (AIPS_RMW_MPRA(base, AIPS_MPRA_MTR2_MASK, AIPS_MPRA_MTR2(value)))</span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="preprocessor">#define AIPS_BWR_MPRA_MTR2(base, value) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MTR2_SHIFT) = (value))</span></div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="preprocessor">#define AIPS_RD_MPRA_MPL1(base) ((AIPS_MPRA_REG(base) &amp; AIPS_MPRA_MPL1_MASK) &gt;&gt; AIPS_MPRA_MPL1_SHIFT)</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="preprocessor">#define AIPS_BRD_MPRA_MPL1(base) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MPL1_SHIFT))</span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="preprocessor">#define AIPS_WR_MPRA_MPL1(base, value) (AIPS_RMW_MPRA(base, AIPS_MPRA_MPL1_MASK, AIPS_MPRA_MPL1(value)))</span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor">#define AIPS_BWR_MPRA_MPL1(base, value) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MPL1_SHIFT) = (value))</span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="preprocessor">#define AIPS_RD_MPRA_MTW1(base) ((AIPS_MPRA_REG(base) &amp; AIPS_MPRA_MTW1_MASK) &gt;&gt; AIPS_MPRA_MTW1_SHIFT)</span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="preprocessor">#define AIPS_BRD_MPRA_MTW1(base) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MTW1_SHIFT))</span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor">#define AIPS_WR_MPRA_MTW1(base, value) (AIPS_RMW_MPRA(base, AIPS_MPRA_MTW1_MASK, AIPS_MPRA_MTW1(value)))</span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="preprocessor">#define AIPS_BWR_MPRA_MTW1(base, value) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MTW1_SHIFT) = (value))</span></div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;</div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor">#define AIPS_RD_MPRA_MTR1(base) ((AIPS_MPRA_REG(base) &amp; AIPS_MPRA_MTR1_MASK) &gt;&gt; AIPS_MPRA_MTR1_SHIFT)</span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">#define AIPS_BRD_MPRA_MTR1(base) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MTR1_SHIFT))</span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="preprocessor">#define AIPS_WR_MPRA_MTR1(base, value) (AIPS_RMW_MPRA(base, AIPS_MPRA_MTR1_MASK, AIPS_MPRA_MTR1(value)))</span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor">#define AIPS_BWR_MPRA_MTR1(base, value) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MTR1_SHIFT) = (value))</span></div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="preprocessor">#define AIPS_RD_MPRA_MPL0(base) ((AIPS_MPRA_REG(base) &amp; AIPS_MPRA_MPL0_MASK) &gt;&gt; AIPS_MPRA_MPL0_SHIFT)</span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="preprocessor">#define AIPS_BRD_MPRA_MPL0(base) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MPL0_SHIFT))</span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="preprocessor">#define AIPS_WR_MPRA_MPL0(base, value) (AIPS_RMW_MPRA(base, AIPS_MPRA_MPL0_MASK, AIPS_MPRA_MPL0(value)))</span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="preprocessor">#define AIPS_BWR_MPRA_MPL0(base, value) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MPL0_SHIFT) = (value))</span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="preprocessor">#define AIPS_RD_MPRA_MTW0(base) ((AIPS_MPRA_REG(base) &amp; AIPS_MPRA_MTW0_MASK) &gt;&gt; AIPS_MPRA_MTW0_SHIFT)</span></div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="preprocessor">#define AIPS_BRD_MPRA_MTW0(base) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MTW0_SHIFT))</span></div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="preprocessor">#define AIPS_WR_MPRA_MTW0(base, value) (AIPS_RMW_MPRA(base, AIPS_MPRA_MTW0_MASK, AIPS_MPRA_MTW0(value)))</span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="preprocessor">#define AIPS_BWR_MPRA_MTW0(base, value) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MTW0_SHIFT) = (value))</span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="preprocessor">#define AIPS_RD_MPRA_MTR0(base) ((AIPS_MPRA_REG(base) &amp; AIPS_MPRA_MTR0_MASK) &gt;&gt; AIPS_MPRA_MTR0_SHIFT)</span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="preprocessor">#define AIPS_BRD_MPRA_MTR0(base) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MTR0_SHIFT))</span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="preprocessor">#define AIPS_WR_MPRA_MTR0(base, value) (AIPS_RMW_MPRA(base, AIPS_MPRA_MTR0_MASK, AIPS_MPRA_MTR0(value)))</span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="preprocessor">#define AIPS_BWR_MPRA_MTR0(base, value) (BITBAND_ACCESS32(&amp;AIPS_MPRA_REG(base), AIPS_MPRA_MTR0_SHIFT) = (value))</span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRA(base)      (AIPS_PACRA_REG(base))</span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRA(base, value) (AIPS_PACRA_REG(base) = (value))</span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="preprocessor">#define AIPS_RMW_PACRA(base, mask, value) (AIPS_WR_PACRA(base, (AIPS_RD_PACRA(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="preprocessor">#define AIPS_SET_PACRA(base, value) (AIPS_WR_PACRA(base, AIPS_RD_PACRA(base) |  (value)))</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="preprocessor">#define AIPS_CLR_PACRA(base, value) (AIPS_WR_PACRA(base, AIPS_RD_PACRA(base) &amp; ~(value)))</span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="preprocessor">#define AIPS_TOG_PACRA(base, value) (AIPS_WR_PACRA(base, AIPS_RD_PACRA(base) ^  (value)))</span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRA bitfields</span></div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRA_TP7(base) ((AIPS_PACRA_REG(base) &amp; AIPS_PACRA_TP7_MASK) &gt;&gt; AIPS_PACRA_TP7_SHIFT)</span></div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRA_TP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_TP7_SHIFT))</span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;</div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRA_TP7(base, value) (AIPS_RMW_PACRA(base, AIPS_PACRA_TP7_MASK, AIPS_PACRA_TP7(value)))</span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRA_TP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_TP7_SHIFT) = (value))</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRA_WP7(base) ((AIPS_PACRA_REG(base) &amp; AIPS_PACRA_WP7_MASK) &gt;&gt; AIPS_PACRA_WP7_SHIFT)</span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRA_WP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_WP7_SHIFT))</span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;</div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRA_WP7(base, value) (AIPS_RMW_PACRA(base, AIPS_PACRA_WP7_MASK, AIPS_PACRA_WP7(value)))</span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRA_WP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_WP7_SHIFT) = (value))</span></div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRA_SP7(base) ((AIPS_PACRA_REG(base) &amp; AIPS_PACRA_SP7_MASK) &gt;&gt; AIPS_PACRA_SP7_SHIFT)</span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRA_SP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_SP7_SHIFT))</span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRA_SP7(base, value) (AIPS_RMW_PACRA(base, AIPS_PACRA_SP7_MASK, AIPS_PACRA_SP7(value)))</span></div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRA_SP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_SP7_SHIFT) = (value))</span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;</div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRA_TP6(base) ((AIPS_PACRA_REG(base) &amp; AIPS_PACRA_TP6_MASK) &gt;&gt; AIPS_PACRA_TP6_SHIFT)</span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRA_TP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_TP6_SHIFT))</span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;</div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRA_TP6(base, value) (AIPS_RMW_PACRA(base, AIPS_PACRA_TP6_MASK, AIPS_PACRA_TP6(value)))</span></div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRA_TP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_TP6_SHIFT) = (value))</span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;</div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRA_WP6(base) ((AIPS_PACRA_REG(base) &amp; AIPS_PACRA_WP6_MASK) &gt;&gt; AIPS_PACRA_WP6_SHIFT)</span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRA_WP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_WP6_SHIFT))</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRA_WP6(base, value) (AIPS_RMW_PACRA(base, AIPS_PACRA_WP6_MASK, AIPS_PACRA_WP6(value)))</span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRA_WP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_WP6_SHIFT) = (value))</span></div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;</div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRA_SP6(base) ((AIPS_PACRA_REG(base) &amp; AIPS_PACRA_SP6_MASK) &gt;&gt; AIPS_PACRA_SP6_SHIFT)</span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRA_SP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_SP6_SHIFT))</span></div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRA_SP6(base, value) (AIPS_RMW_PACRA(base, AIPS_PACRA_SP6_MASK, AIPS_PACRA_SP6(value)))</span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRA_SP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_SP6_SHIFT) = (value))</span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;</div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRA_TP5(base) ((AIPS_PACRA_REG(base) &amp; AIPS_PACRA_TP5_MASK) &gt;&gt; AIPS_PACRA_TP5_SHIFT)</span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRA_TP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_TP5_SHIFT))</span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;</div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRA_TP5(base, value) (AIPS_RMW_PACRA(base, AIPS_PACRA_TP5_MASK, AIPS_PACRA_TP5(value)))</span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRA_TP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_TP5_SHIFT) = (value))</span></div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;</div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRA_WP5(base) ((AIPS_PACRA_REG(base) &amp; AIPS_PACRA_WP5_MASK) &gt;&gt; AIPS_PACRA_WP5_SHIFT)</span></div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRA_WP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_WP5_SHIFT))</span></div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;</div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRA_WP5(base, value) (AIPS_RMW_PACRA(base, AIPS_PACRA_WP5_MASK, AIPS_PACRA_WP5(value)))</span></div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRA_WP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_WP5_SHIFT) = (value))</span></div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;</div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRA_SP5(base) ((AIPS_PACRA_REG(base) &amp; AIPS_PACRA_SP5_MASK) &gt;&gt; AIPS_PACRA_SP5_SHIFT)</span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRA_SP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_SP5_SHIFT))</span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;</div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRA_SP5(base, value) (AIPS_RMW_PACRA(base, AIPS_PACRA_SP5_MASK, AIPS_PACRA_SP5(value)))</span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRA_SP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_SP5_SHIFT) = (value))</span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;</div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRA_TP4(base) ((AIPS_PACRA_REG(base) &amp; AIPS_PACRA_TP4_MASK) &gt;&gt; AIPS_PACRA_TP4_SHIFT)</span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRA_TP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_TP4_SHIFT))</span></div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRA_TP4(base, value) (AIPS_RMW_PACRA(base, AIPS_PACRA_TP4_MASK, AIPS_PACRA_TP4(value)))</span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRA_TP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_TP4_SHIFT) = (value))</span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRA_WP4(base) ((AIPS_PACRA_REG(base) &amp; AIPS_PACRA_WP4_MASK) &gt;&gt; AIPS_PACRA_WP4_SHIFT)</span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRA_WP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_WP4_SHIFT))</span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;</div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRA_WP4(base, value) (AIPS_RMW_PACRA(base, AIPS_PACRA_WP4_MASK, AIPS_PACRA_WP4(value)))</span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRA_WP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_WP4_SHIFT) = (value))</span></div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;</div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRA_SP4(base) ((AIPS_PACRA_REG(base) &amp; AIPS_PACRA_SP4_MASK) &gt;&gt; AIPS_PACRA_SP4_SHIFT)</span></div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRA_SP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_SP4_SHIFT))</span></div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;</div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRA_SP4(base, value) (AIPS_RMW_PACRA(base, AIPS_PACRA_SP4_MASK, AIPS_PACRA_SP4(value)))</span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRA_SP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_SP4_SHIFT) = (value))</span></div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRA_TP3(base) ((AIPS_PACRA_REG(base) &amp; AIPS_PACRA_TP3_MASK) &gt;&gt; AIPS_PACRA_TP3_SHIFT)</span></div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRA_TP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_TP3_SHIFT))</span></div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;</div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRA_TP3(base, value) (AIPS_RMW_PACRA(base, AIPS_PACRA_TP3_MASK, AIPS_PACRA_TP3(value)))</span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRA_TP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_TP3_SHIFT) = (value))</span></div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;</div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRA_WP3(base) ((AIPS_PACRA_REG(base) &amp; AIPS_PACRA_WP3_MASK) &gt;&gt; AIPS_PACRA_WP3_SHIFT)</span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRA_WP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_WP3_SHIFT))</span></div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;</div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRA_WP3(base, value) (AIPS_RMW_PACRA(base, AIPS_PACRA_WP3_MASK, AIPS_PACRA_WP3(value)))</span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRA_WP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_WP3_SHIFT) = (value))</span></div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRA_SP3(base) ((AIPS_PACRA_REG(base) &amp; AIPS_PACRA_SP3_MASK) &gt;&gt; AIPS_PACRA_SP3_SHIFT)</span></div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRA_SP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_SP3_SHIFT))</span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;</div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRA_SP3(base, value) (AIPS_RMW_PACRA(base, AIPS_PACRA_SP3_MASK, AIPS_PACRA_SP3(value)))</span></div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRA_SP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_SP3_SHIFT) = (value))</span></div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;</div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRA_TP2(base) ((AIPS_PACRA_REG(base) &amp; AIPS_PACRA_TP2_MASK) &gt;&gt; AIPS_PACRA_TP2_SHIFT)</span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRA_TP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_TP2_SHIFT))</span></div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;</div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRA_TP2(base, value) (AIPS_RMW_PACRA(base, AIPS_PACRA_TP2_MASK, AIPS_PACRA_TP2(value)))</span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRA_TP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_TP2_SHIFT) = (value))</span></div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;</div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRA_WP2(base) ((AIPS_PACRA_REG(base) &amp; AIPS_PACRA_WP2_MASK) &gt;&gt; AIPS_PACRA_WP2_SHIFT)</span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRA_WP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_WP2_SHIFT))</span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;</div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRA_WP2(base, value) (AIPS_RMW_PACRA(base, AIPS_PACRA_WP2_MASK, AIPS_PACRA_WP2(value)))</span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRA_WP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_WP2_SHIFT) = (value))</span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;</div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRA_SP2(base) ((AIPS_PACRA_REG(base) &amp; AIPS_PACRA_SP2_MASK) &gt;&gt; AIPS_PACRA_SP2_SHIFT)</span></div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRA_SP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_SP2_SHIFT))</span></div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;</div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRA_SP2(base, value) (AIPS_RMW_PACRA(base, AIPS_PACRA_SP2_MASK, AIPS_PACRA_SP2(value)))</span></div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRA_SP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_SP2_SHIFT) = (value))</span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;</div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRA_TP1(base) ((AIPS_PACRA_REG(base) &amp; AIPS_PACRA_TP1_MASK) &gt;&gt; AIPS_PACRA_TP1_SHIFT)</span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRA_TP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_TP1_SHIFT))</span></div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;</div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRA_TP1(base, value) (AIPS_RMW_PACRA(base, AIPS_PACRA_TP1_MASK, AIPS_PACRA_TP1(value)))</span></div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRA_TP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_TP1_SHIFT) = (value))</span></div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;</div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRA_WP1(base) ((AIPS_PACRA_REG(base) &amp; AIPS_PACRA_WP1_MASK) &gt;&gt; AIPS_PACRA_WP1_SHIFT)</span></div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRA_WP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_WP1_SHIFT))</span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;</div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRA_WP1(base, value) (AIPS_RMW_PACRA(base, AIPS_PACRA_WP1_MASK, AIPS_PACRA_WP1(value)))</span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRA_WP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_WP1_SHIFT) = (value))</span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;</div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRA_SP1(base) ((AIPS_PACRA_REG(base) &amp; AIPS_PACRA_SP1_MASK) &gt;&gt; AIPS_PACRA_SP1_SHIFT)</span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRA_SP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_SP1_SHIFT))</span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;</div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRA_SP1(base, value) (AIPS_RMW_PACRA(base, AIPS_PACRA_SP1_MASK, AIPS_PACRA_SP1(value)))</span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRA_SP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_SP1_SHIFT) = (value))</span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;</div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRA_TP0(base) ((AIPS_PACRA_REG(base) &amp; AIPS_PACRA_TP0_MASK) &gt;&gt; AIPS_PACRA_TP0_SHIFT)</span></div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRA_TP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_TP0_SHIFT))</span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;</div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRA_TP0(base, value) (AIPS_RMW_PACRA(base, AIPS_PACRA_TP0_MASK, AIPS_PACRA_TP0(value)))</span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRA_TP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_TP0_SHIFT) = (value))</span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;</div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRA_WP0(base) ((AIPS_PACRA_REG(base) &amp; AIPS_PACRA_WP0_MASK) &gt;&gt; AIPS_PACRA_WP0_SHIFT)</span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRA_WP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_WP0_SHIFT))</span></div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;</div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRA_WP0(base, value) (AIPS_RMW_PACRA(base, AIPS_PACRA_WP0_MASK, AIPS_PACRA_WP0(value)))</span></div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRA_WP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_WP0_SHIFT) = (value))</span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;</div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRA_SP0(base) ((AIPS_PACRA_REG(base) &amp; AIPS_PACRA_SP0_MASK) &gt;&gt; AIPS_PACRA_SP0_SHIFT)</span></div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRA_SP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_SP0_SHIFT))</span></div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;</div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRA_SP0(base, value) (AIPS_RMW_PACRA(base, AIPS_PACRA_SP0_MASK, AIPS_PACRA_SP0(value)))</span></div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRA_SP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRA_REG(base), AIPS_PACRA_SP0_SHIFT) = (value))</span></div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;</div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRB(base)      (AIPS_PACRB_REG(base))</span></div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRB(base, value) (AIPS_PACRB_REG(base) = (value))</span></div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="preprocessor">#define AIPS_RMW_PACRB(base, mask, value) (AIPS_WR_PACRB(base, (AIPS_RD_PACRB(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="preprocessor">#define AIPS_SET_PACRB(base, value) (AIPS_WR_PACRB(base, AIPS_RD_PACRB(base) |  (value)))</span></div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<span class="preprocessor">#define AIPS_CLR_PACRB(base, value) (AIPS_WR_PACRB(base, AIPS_RD_PACRB(base) &amp; ~(value)))</span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="preprocessor">#define AIPS_TOG_PACRB(base, value) (AIPS_WR_PACRB(base, AIPS_RD_PACRB(base) ^  (value)))</span></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;</div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRB bitfields</span></div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;</div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRB_TP7(base) ((AIPS_PACRB_REG(base) &amp; AIPS_PACRB_TP7_MASK) &gt;&gt; AIPS_PACRB_TP7_SHIFT)</span></div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRB_TP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_TP7_SHIFT))</span></div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;</div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRB_TP7(base, value) (AIPS_RMW_PACRB(base, AIPS_PACRB_TP7_MASK, AIPS_PACRB_TP7(value)))</span></div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRB_TP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_TP7_SHIFT) = (value))</span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;</div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRB_WP7(base) ((AIPS_PACRB_REG(base) &amp; AIPS_PACRB_WP7_MASK) &gt;&gt; AIPS_PACRB_WP7_SHIFT)</span></div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRB_WP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_WP7_SHIFT))</span></div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;</div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRB_WP7(base, value) (AIPS_RMW_PACRB(base, AIPS_PACRB_WP7_MASK, AIPS_PACRB_WP7(value)))</span></div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRB_WP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_WP7_SHIFT) = (value))</span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;</div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRB_SP7(base) ((AIPS_PACRB_REG(base) &amp; AIPS_PACRB_SP7_MASK) &gt;&gt; AIPS_PACRB_SP7_SHIFT)</span></div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRB_SP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_SP7_SHIFT))</span></div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;</div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRB_SP7(base, value) (AIPS_RMW_PACRB(base, AIPS_PACRB_SP7_MASK, AIPS_PACRB_SP7(value)))</span></div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRB_SP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_SP7_SHIFT) = (value))</span></div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;</div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRB_TP6(base) ((AIPS_PACRB_REG(base) &amp; AIPS_PACRB_TP6_MASK) &gt;&gt; AIPS_PACRB_TP6_SHIFT)</span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRB_TP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_TP6_SHIFT))</span></div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;</div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRB_TP6(base, value) (AIPS_RMW_PACRB(base, AIPS_PACRB_TP6_MASK, AIPS_PACRB_TP6(value)))</span></div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRB_TP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_TP6_SHIFT) = (value))</span></div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;</div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRB_WP6(base) ((AIPS_PACRB_REG(base) &amp; AIPS_PACRB_WP6_MASK) &gt;&gt; AIPS_PACRB_WP6_SHIFT)</span></div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRB_WP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_WP6_SHIFT))</span></div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;</div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRB_WP6(base, value) (AIPS_RMW_PACRB(base, AIPS_PACRB_WP6_MASK, AIPS_PACRB_WP6(value)))</span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRB_WP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_WP6_SHIFT) = (value))</span></div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;</div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRB_SP6(base) ((AIPS_PACRB_REG(base) &amp; AIPS_PACRB_SP6_MASK) &gt;&gt; AIPS_PACRB_SP6_SHIFT)</span></div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRB_SP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_SP6_SHIFT))</span></div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;</div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRB_SP6(base, value) (AIPS_RMW_PACRB(base, AIPS_PACRB_SP6_MASK, AIPS_PACRB_SP6(value)))</span></div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRB_SP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_SP6_SHIFT) = (value))</span></div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;</div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRB_TP5(base) ((AIPS_PACRB_REG(base) &amp; AIPS_PACRB_TP5_MASK) &gt;&gt; AIPS_PACRB_TP5_SHIFT)</span></div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRB_TP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_TP5_SHIFT))</span></div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;</div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRB_TP5(base, value) (AIPS_RMW_PACRB(base, AIPS_PACRB_TP5_MASK, AIPS_PACRB_TP5(value)))</span></div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRB_TP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_TP5_SHIFT) = (value))</span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;</div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRB_WP5(base) ((AIPS_PACRB_REG(base) &amp; AIPS_PACRB_WP5_MASK) &gt;&gt; AIPS_PACRB_WP5_SHIFT)</span></div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRB_WP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_WP5_SHIFT))</span></div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;</div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRB_WP5(base, value) (AIPS_RMW_PACRB(base, AIPS_PACRB_WP5_MASK, AIPS_PACRB_WP5(value)))</span></div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRB_WP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_WP5_SHIFT) = (value))</span></div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;</div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRB_SP5(base) ((AIPS_PACRB_REG(base) &amp; AIPS_PACRB_SP5_MASK) &gt;&gt; AIPS_PACRB_SP5_SHIFT)</span></div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRB_SP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_SP5_SHIFT))</span></div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;</div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRB_SP5(base, value) (AIPS_RMW_PACRB(base, AIPS_PACRB_SP5_MASK, AIPS_PACRB_SP5(value)))</span></div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRB_SP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_SP5_SHIFT) = (value))</span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;</div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRB_TP4(base) ((AIPS_PACRB_REG(base) &amp; AIPS_PACRB_TP4_MASK) &gt;&gt; AIPS_PACRB_TP4_SHIFT)</span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRB_TP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_TP4_SHIFT))</span></div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;</div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRB_TP4(base, value) (AIPS_RMW_PACRB(base, AIPS_PACRB_TP4_MASK, AIPS_PACRB_TP4(value)))</span></div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRB_TP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_TP4_SHIFT) = (value))</span></div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;</div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRB_WP4(base) ((AIPS_PACRB_REG(base) &amp; AIPS_PACRB_WP4_MASK) &gt;&gt; AIPS_PACRB_WP4_SHIFT)</span></div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRB_WP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_WP4_SHIFT))</span></div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;</div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRB_WP4(base, value) (AIPS_RMW_PACRB(base, AIPS_PACRB_WP4_MASK, AIPS_PACRB_WP4(value)))</span></div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRB_WP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_WP4_SHIFT) = (value))</span></div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;</div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRB_SP4(base) ((AIPS_PACRB_REG(base) &amp; AIPS_PACRB_SP4_MASK) &gt;&gt; AIPS_PACRB_SP4_SHIFT)</span></div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRB_SP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_SP4_SHIFT))</span></div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;</div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRB_SP4(base, value) (AIPS_RMW_PACRB(base, AIPS_PACRB_SP4_MASK, AIPS_PACRB_SP4(value)))</span></div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRB_SP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_SP4_SHIFT) = (value))</span></div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;</div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRB_TP3(base) ((AIPS_PACRB_REG(base) &amp; AIPS_PACRB_TP3_MASK) &gt;&gt; AIPS_PACRB_TP3_SHIFT)</span></div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRB_TP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_TP3_SHIFT))</span></div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;</div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRB_TP3(base, value) (AIPS_RMW_PACRB(base, AIPS_PACRB_TP3_MASK, AIPS_PACRB_TP3(value)))</span></div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRB_TP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_TP3_SHIFT) = (value))</span></div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;</div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRB_WP3(base) ((AIPS_PACRB_REG(base) &amp; AIPS_PACRB_WP3_MASK) &gt;&gt; AIPS_PACRB_WP3_SHIFT)</span></div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRB_WP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_WP3_SHIFT))</span></div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;</div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRB_WP3(base, value) (AIPS_RMW_PACRB(base, AIPS_PACRB_WP3_MASK, AIPS_PACRB_WP3(value)))</span></div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRB_WP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_WP3_SHIFT) = (value))</span></div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;</div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRB_SP3(base) ((AIPS_PACRB_REG(base) &amp; AIPS_PACRB_SP3_MASK) &gt;&gt; AIPS_PACRB_SP3_SHIFT)</span></div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRB_SP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_SP3_SHIFT))</span></div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;</div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRB_SP3(base, value) (AIPS_RMW_PACRB(base, AIPS_PACRB_SP3_MASK, AIPS_PACRB_SP3(value)))</span></div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRB_SP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_SP3_SHIFT) = (value))</span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;</div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRB_TP2(base) ((AIPS_PACRB_REG(base) &amp; AIPS_PACRB_TP2_MASK) &gt;&gt; AIPS_PACRB_TP2_SHIFT)</span></div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRB_TP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_TP2_SHIFT))</span></div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;</div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRB_TP2(base, value) (AIPS_RMW_PACRB(base, AIPS_PACRB_TP2_MASK, AIPS_PACRB_TP2(value)))</span></div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRB_TP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_TP2_SHIFT) = (value))</span></div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;</div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRB_WP2(base) ((AIPS_PACRB_REG(base) &amp; AIPS_PACRB_WP2_MASK) &gt;&gt; AIPS_PACRB_WP2_SHIFT)</span></div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRB_WP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_WP2_SHIFT))</span></div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;</div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRB_WP2(base, value) (AIPS_RMW_PACRB(base, AIPS_PACRB_WP2_MASK, AIPS_PACRB_WP2(value)))</span></div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRB_WP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_WP2_SHIFT) = (value))</span></div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;</div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRB_SP2(base) ((AIPS_PACRB_REG(base) &amp; AIPS_PACRB_SP2_MASK) &gt;&gt; AIPS_PACRB_SP2_SHIFT)</span></div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRB_SP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_SP2_SHIFT))</span></div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;</div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRB_SP2(base, value) (AIPS_RMW_PACRB(base, AIPS_PACRB_SP2_MASK, AIPS_PACRB_SP2(value)))</span></div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRB_SP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_SP2_SHIFT) = (value))</span></div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;</div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRB_TP1(base) ((AIPS_PACRB_REG(base) &amp; AIPS_PACRB_TP1_MASK) &gt;&gt; AIPS_PACRB_TP1_SHIFT)</span></div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRB_TP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_TP1_SHIFT))</span></div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;</div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRB_TP1(base, value) (AIPS_RMW_PACRB(base, AIPS_PACRB_TP1_MASK, AIPS_PACRB_TP1(value)))</span></div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRB_TP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_TP1_SHIFT) = (value))</span></div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;</div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRB_WP1(base) ((AIPS_PACRB_REG(base) &amp; AIPS_PACRB_WP1_MASK) &gt;&gt; AIPS_PACRB_WP1_SHIFT)</span></div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRB_WP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_WP1_SHIFT))</span></div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;</div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRB_WP1(base, value) (AIPS_RMW_PACRB(base, AIPS_PACRB_WP1_MASK, AIPS_PACRB_WP1(value)))</span></div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRB_WP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_WP1_SHIFT) = (value))</span></div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;</div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRB_SP1(base) ((AIPS_PACRB_REG(base) &amp; AIPS_PACRB_SP1_MASK) &gt;&gt; AIPS_PACRB_SP1_SHIFT)</span></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRB_SP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_SP1_SHIFT))</span></div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;</div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRB_SP1(base, value) (AIPS_RMW_PACRB(base, AIPS_PACRB_SP1_MASK, AIPS_PACRB_SP1(value)))</span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRB_SP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_SP1_SHIFT) = (value))</span></div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;</div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRB_TP0(base) ((AIPS_PACRB_REG(base) &amp; AIPS_PACRB_TP0_MASK) &gt;&gt; AIPS_PACRB_TP0_SHIFT)</span></div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRB_TP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_TP0_SHIFT))</span></div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;</div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRB_TP0(base, value) (AIPS_RMW_PACRB(base, AIPS_PACRB_TP0_MASK, AIPS_PACRB_TP0(value)))</span></div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRB_TP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_TP0_SHIFT) = (value))</span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;</div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRB_WP0(base) ((AIPS_PACRB_REG(base) &amp; AIPS_PACRB_WP0_MASK) &gt;&gt; AIPS_PACRB_WP0_SHIFT)</span></div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRB_WP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_WP0_SHIFT))</span></div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;</div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRB_WP0(base, value) (AIPS_RMW_PACRB(base, AIPS_PACRB_WP0_MASK, AIPS_PACRB_WP0(value)))</span></div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRB_WP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_WP0_SHIFT) = (value))</span></div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;</div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRB_SP0(base) ((AIPS_PACRB_REG(base) &amp; AIPS_PACRB_SP0_MASK) &gt;&gt; AIPS_PACRB_SP0_SHIFT)</span></div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRB_SP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_SP0_SHIFT))</span></div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;</div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRB_SP0(base, value) (AIPS_RMW_PACRB(base, AIPS_PACRB_SP0_MASK, AIPS_PACRB_SP0(value)))</span></div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRB_SP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRB_REG(base), AIPS_PACRB_SP0_SHIFT) = (value))</span></div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;</div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRC(base)      (AIPS_PACRC_REG(base))</span></div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRC(base, value) (AIPS_PACRC_REG(base) = (value))</span></div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="preprocessor">#define AIPS_RMW_PACRC(base, mask, value) (AIPS_WR_PACRC(base, (AIPS_RD_PACRC(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="preprocessor">#define AIPS_SET_PACRC(base, value) (AIPS_WR_PACRC(base, AIPS_RD_PACRC(base) |  (value)))</span></div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="preprocessor">#define AIPS_CLR_PACRC(base, value) (AIPS_WR_PACRC(base, AIPS_RD_PACRC(base) &amp; ~(value)))</span></div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="preprocessor">#define AIPS_TOG_PACRC(base, value) (AIPS_WR_PACRC(base, AIPS_RD_PACRC(base) ^  (value)))</span></div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;</div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRC bitfields</span></div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;</div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRC_TP7(base) ((AIPS_PACRC_REG(base) &amp; AIPS_PACRC_TP7_MASK) &gt;&gt; AIPS_PACRC_TP7_SHIFT)</span></div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRC_TP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_TP7_SHIFT))</span></div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;</div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRC_TP7(base, value) (AIPS_RMW_PACRC(base, AIPS_PACRC_TP7_MASK, AIPS_PACRC_TP7(value)))</span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRC_TP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_TP7_SHIFT) = (value))</span></div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;</div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRC_WP7(base) ((AIPS_PACRC_REG(base) &amp; AIPS_PACRC_WP7_MASK) &gt;&gt; AIPS_PACRC_WP7_SHIFT)</span></div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRC_WP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_WP7_SHIFT))</span></div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;</div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRC_WP7(base, value) (AIPS_RMW_PACRC(base, AIPS_PACRC_WP7_MASK, AIPS_PACRC_WP7(value)))</span></div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRC_WP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_WP7_SHIFT) = (value))</span></div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;</div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRC_SP7(base) ((AIPS_PACRC_REG(base) &amp; AIPS_PACRC_SP7_MASK) &gt;&gt; AIPS_PACRC_SP7_SHIFT)</span></div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRC_SP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_SP7_SHIFT))</span></div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;</div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRC_SP7(base, value) (AIPS_RMW_PACRC(base, AIPS_PACRC_SP7_MASK, AIPS_PACRC_SP7(value)))</span></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRC_SP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_SP7_SHIFT) = (value))</span></div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;</div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRC_TP6(base) ((AIPS_PACRC_REG(base) &amp; AIPS_PACRC_TP6_MASK) &gt;&gt; AIPS_PACRC_TP6_SHIFT)</span></div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRC_TP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_TP6_SHIFT))</span></div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;</div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRC_TP6(base, value) (AIPS_RMW_PACRC(base, AIPS_PACRC_TP6_MASK, AIPS_PACRC_TP6(value)))</span></div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRC_TP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_TP6_SHIFT) = (value))</span></div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;</div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRC_WP6(base) ((AIPS_PACRC_REG(base) &amp; AIPS_PACRC_WP6_MASK) &gt;&gt; AIPS_PACRC_WP6_SHIFT)</span></div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRC_WP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_WP6_SHIFT))</span></div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;</div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRC_WP6(base, value) (AIPS_RMW_PACRC(base, AIPS_PACRC_WP6_MASK, AIPS_PACRC_WP6(value)))</span></div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRC_WP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_WP6_SHIFT) = (value))</span></div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;</div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRC_SP6(base) ((AIPS_PACRC_REG(base) &amp; AIPS_PACRC_SP6_MASK) &gt;&gt; AIPS_PACRC_SP6_SHIFT)</span></div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRC_SP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_SP6_SHIFT))</span></div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;</div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRC_SP6(base, value) (AIPS_RMW_PACRC(base, AIPS_PACRC_SP6_MASK, AIPS_PACRC_SP6(value)))</span></div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRC_SP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_SP6_SHIFT) = (value))</span></div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;</div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRC_TP5(base) ((AIPS_PACRC_REG(base) &amp; AIPS_PACRC_TP5_MASK) &gt;&gt; AIPS_PACRC_TP5_SHIFT)</span></div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRC_TP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_TP5_SHIFT))</span></div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;</div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRC_TP5(base, value) (AIPS_RMW_PACRC(base, AIPS_PACRC_TP5_MASK, AIPS_PACRC_TP5(value)))</span></div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRC_TP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_TP5_SHIFT) = (value))</span></div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;</div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRC_WP5(base) ((AIPS_PACRC_REG(base) &amp; AIPS_PACRC_WP5_MASK) &gt;&gt; AIPS_PACRC_WP5_SHIFT)</span></div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRC_WP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_WP5_SHIFT))</span></div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;</div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRC_WP5(base, value) (AIPS_RMW_PACRC(base, AIPS_PACRC_WP5_MASK, AIPS_PACRC_WP5(value)))</span></div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRC_WP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_WP5_SHIFT) = (value))</span></div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;</div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRC_SP5(base) ((AIPS_PACRC_REG(base) &amp; AIPS_PACRC_SP5_MASK) &gt;&gt; AIPS_PACRC_SP5_SHIFT)</span></div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRC_SP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_SP5_SHIFT))</span></div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;</div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRC_SP5(base, value) (AIPS_RMW_PACRC(base, AIPS_PACRC_SP5_MASK, AIPS_PACRC_SP5(value)))</span></div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRC_SP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_SP5_SHIFT) = (value))</span></div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;</div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRC_TP4(base) ((AIPS_PACRC_REG(base) &amp; AIPS_PACRC_TP4_MASK) &gt;&gt; AIPS_PACRC_TP4_SHIFT)</span></div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRC_TP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_TP4_SHIFT))</span></div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;</div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRC_TP4(base, value) (AIPS_RMW_PACRC(base, AIPS_PACRC_TP4_MASK, AIPS_PACRC_TP4(value)))</span></div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRC_TP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_TP4_SHIFT) = (value))</span></div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;</div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRC_WP4(base) ((AIPS_PACRC_REG(base) &amp; AIPS_PACRC_WP4_MASK) &gt;&gt; AIPS_PACRC_WP4_SHIFT)</span></div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRC_WP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_WP4_SHIFT))</span></div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;</div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRC_WP4(base, value) (AIPS_RMW_PACRC(base, AIPS_PACRC_WP4_MASK, AIPS_PACRC_WP4(value)))</span></div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRC_WP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_WP4_SHIFT) = (value))</span></div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;</div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRC_SP4(base) ((AIPS_PACRC_REG(base) &amp; AIPS_PACRC_SP4_MASK) &gt;&gt; AIPS_PACRC_SP4_SHIFT)</span></div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRC_SP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_SP4_SHIFT))</span></div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;</div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRC_SP4(base, value) (AIPS_RMW_PACRC(base, AIPS_PACRC_SP4_MASK, AIPS_PACRC_SP4(value)))</span></div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRC_SP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_SP4_SHIFT) = (value))</span></div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;</div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRC_TP3(base) ((AIPS_PACRC_REG(base) &amp; AIPS_PACRC_TP3_MASK) &gt;&gt; AIPS_PACRC_TP3_SHIFT)</span></div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRC_TP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_TP3_SHIFT))</span></div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;</div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRC_TP3(base, value) (AIPS_RMW_PACRC(base, AIPS_PACRC_TP3_MASK, AIPS_PACRC_TP3(value)))</span></div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRC_TP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_TP3_SHIFT) = (value))</span></div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;</div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRC_WP3(base) ((AIPS_PACRC_REG(base) &amp; AIPS_PACRC_WP3_MASK) &gt;&gt; AIPS_PACRC_WP3_SHIFT)</span></div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRC_WP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_WP3_SHIFT))</span></div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;</div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRC_WP3(base, value) (AIPS_RMW_PACRC(base, AIPS_PACRC_WP3_MASK, AIPS_PACRC_WP3(value)))</span></div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRC_WP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_WP3_SHIFT) = (value))</span></div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;</div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRC_SP3(base) ((AIPS_PACRC_REG(base) &amp; AIPS_PACRC_SP3_MASK) &gt;&gt; AIPS_PACRC_SP3_SHIFT)</span></div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRC_SP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_SP3_SHIFT))</span></div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;</div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRC_SP3(base, value) (AIPS_RMW_PACRC(base, AIPS_PACRC_SP3_MASK, AIPS_PACRC_SP3(value)))</span></div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRC_SP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_SP3_SHIFT) = (value))</span></div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;</div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRC_TP2(base) ((AIPS_PACRC_REG(base) &amp; AIPS_PACRC_TP2_MASK) &gt;&gt; AIPS_PACRC_TP2_SHIFT)</span></div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRC_TP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_TP2_SHIFT))</span></div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;</div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRC_TP2(base, value) (AIPS_RMW_PACRC(base, AIPS_PACRC_TP2_MASK, AIPS_PACRC_TP2(value)))</span></div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRC_TP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_TP2_SHIFT) = (value))</span></div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;</div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRC_WP2(base) ((AIPS_PACRC_REG(base) &amp; AIPS_PACRC_WP2_MASK) &gt;&gt; AIPS_PACRC_WP2_SHIFT)</span></div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRC_WP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_WP2_SHIFT))</span></div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;</div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRC_WP2(base, value) (AIPS_RMW_PACRC(base, AIPS_PACRC_WP2_MASK, AIPS_PACRC_WP2(value)))</span></div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRC_WP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_WP2_SHIFT) = (value))</span></div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;</div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRC_SP2(base) ((AIPS_PACRC_REG(base) &amp; AIPS_PACRC_SP2_MASK) &gt;&gt; AIPS_PACRC_SP2_SHIFT)</span></div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRC_SP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_SP2_SHIFT))</span></div><div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;</div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRC_SP2(base, value) (AIPS_RMW_PACRC(base, AIPS_PACRC_SP2_MASK, AIPS_PACRC_SP2(value)))</span></div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRC_SP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_SP2_SHIFT) = (value))</span></div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;</div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRC_TP1(base) ((AIPS_PACRC_REG(base) &amp; AIPS_PACRC_TP1_MASK) &gt;&gt; AIPS_PACRC_TP1_SHIFT)</span></div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRC_TP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_TP1_SHIFT))</span></div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;</div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRC_TP1(base, value) (AIPS_RMW_PACRC(base, AIPS_PACRC_TP1_MASK, AIPS_PACRC_TP1(value)))</span></div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRC_TP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_TP1_SHIFT) = (value))</span></div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;</div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRC_WP1(base) ((AIPS_PACRC_REG(base) &amp; AIPS_PACRC_WP1_MASK) &gt;&gt; AIPS_PACRC_WP1_SHIFT)</span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRC_WP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_WP1_SHIFT))</span></div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;</div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRC_WP1(base, value) (AIPS_RMW_PACRC(base, AIPS_PACRC_WP1_MASK, AIPS_PACRC_WP1(value)))</span></div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRC_WP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_WP1_SHIFT) = (value))</span></div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;</div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRC_SP1(base) ((AIPS_PACRC_REG(base) &amp; AIPS_PACRC_SP1_MASK) &gt;&gt; AIPS_PACRC_SP1_SHIFT)</span></div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRC_SP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_SP1_SHIFT))</span></div><div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;</div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRC_SP1(base, value) (AIPS_RMW_PACRC(base, AIPS_PACRC_SP1_MASK, AIPS_PACRC_SP1(value)))</span></div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRC_SP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_SP1_SHIFT) = (value))</span></div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;</div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRC_TP0(base) ((AIPS_PACRC_REG(base) &amp; AIPS_PACRC_TP0_MASK) &gt;&gt; AIPS_PACRC_TP0_SHIFT)</span></div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRC_TP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_TP0_SHIFT))</span></div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;</div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRC_TP0(base, value) (AIPS_RMW_PACRC(base, AIPS_PACRC_TP0_MASK, AIPS_PACRC_TP0(value)))</span></div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRC_TP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_TP0_SHIFT) = (value))</span></div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;</div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRC_WP0(base) ((AIPS_PACRC_REG(base) &amp; AIPS_PACRC_WP0_MASK) &gt;&gt; AIPS_PACRC_WP0_SHIFT)</span></div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRC_WP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_WP0_SHIFT))</span></div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;</div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRC_WP0(base, value) (AIPS_RMW_PACRC(base, AIPS_PACRC_WP0_MASK, AIPS_PACRC_WP0(value)))</span></div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRC_WP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_WP0_SHIFT) = (value))</span></div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;</div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRC_SP0(base) ((AIPS_PACRC_REG(base) &amp; AIPS_PACRC_SP0_MASK) &gt;&gt; AIPS_PACRC_SP0_SHIFT)</span></div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRC_SP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_SP0_SHIFT))</span></div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;</div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRC_SP0(base, value) (AIPS_RMW_PACRC(base, AIPS_PACRC_SP0_MASK, AIPS_PACRC_SP0(value)))</span></div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRC_SP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRC_REG(base), AIPS_PACRC_SP0_SHIFT) = (value))</span></div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;</div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRD(base)      (AIPS_PACRD_REG(base))</span></div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRD(base, value) (AIPS_PACRD_REG(base) = (value))</span></div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;<span class="preprocessor">#define AIPS_RMW_PACRD(base, mask, value) (AIPS_WR_PACRD(base, (AIPS_RD_PACRD(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;<span class="preprocessor">#define AIPS_SET_PACRD(base, value) (AIPS_WR_PACRD(base, AIPS_RD_PACRD(base) |  (value)))</span></div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="preprocessor">#define AIPS_CLR_PACRD(base, value) (AIPS_WR_PACRD(base, AIPS_RD_PACRD(base) &amp; ~(value)))</span></div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<span class="preprocessor">#define AIPS_TOG_PACRD(base, value) (AIPS_WR_PACRD(base, AIPS_RD_PACRD(base) ^  (value)))</span></div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;</div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRD bitfields</span></div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;</div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRD_TP7(base) ((AIPS_PACRD_REG(base) &amp; AIPS_PACRD_TP7_MASK) &gt;&gt; AIPS_PACRD_TP7_SHIFT)</span></div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRD_TP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_TP7_SHIFT))</span></div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;</div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRD_TP7(base, value) (AIPS_RMW_PACRD(base, AIPS_PACRD_TP7_MASK, AIPS_PACRD_TP7(value)))</span></div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRD_TP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_TP7_SHIFT) = (value))</span></div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;</div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRD_WP7(base) ((AIPS_PACRD_REG(base) &amp; AIPS_PACRD_WP7_MASK) &gt;&gt; AIPS_PACRD_WP7_SHIFT)</span></div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRD_WP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_WP7_SHIFT))</span></div><div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;</div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRD_WP7(base, value) (AIPS_RMW_PACRD(base, AIPS_PACRD_WP7_MASK, AIPS_PACRD_WP7(value)))</span></div><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRD_WP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_WP7_SHIFT) = (value))</span></div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;</div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRD_SP7(base) ((AIPS_PACRD_REG(base) &amp; AIPS_PACRD_SP7_MASK) &gt;&gt; AIPS_PACRD_SP7_SHIFT)</span></div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRD_SP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_SP7_SHIFT))</span></div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;</div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRD_SP7(base, value) (AIPS_RMW_PACRD(base, AIPS_PACRD_SP7_MASK, AIPS_PACRD_SP7(value)))</span></div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRD_SP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_SP7_SHIFT) = (value))</span></div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;</div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRD_TP6(base) ((AIPS_PACRD_REG(base) &amp; AIPS_PACRD_TP6_MASK) &gt;&gt; AIPS_PACRD_TP6_SHIFT)</span></div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRD_TP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_TP6_SHIFT))</span></div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;</div><div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRD_TP6(base, value) (AIPS_RMW_PACRD(base, AIPS_PACRD_TP6_MASK, AIPS_PACRD_TP6(value)))</span></div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRD_TP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_TP6_SHIFT) = (value))</span></div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;</div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRD_WP6(base) ((AIPS_PACRD_REG(base) &amp; AIPS_PACRD_WP6_MASK) &gt;&gt; AIPS_PACRD_WP6_SHIFT)</span></div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRD_WP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_WP6_SHIFT))</span></div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;</div><div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRD_WP6(base, value) (AIPS_RMW_PACRD(base, AIPS_PACRD_WP6_MASK, AIPS_PACRD_WP6(value)))</span></div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRD_WP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_WP6_SHIFT) = (value))</span></div><div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;</div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRD_SP6(base) ((AIPS_PACRD_REG(base) &amp; AIPS_PACRD_SP6_MASK) &gt;&gt; AIPS_PACRD_SP6_SHIFT)</span></div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRD_SP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_SP6_SHIFT))</span></div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;</div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRD_SP6(base, value) (AIPS_RMW_PACRD(base, AIPS_PACRD_SP6_MASK, AIPS_PACRD_SP6(value)))</span></div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRD_SP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_SP6_SHIFT) = (value))</span></div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;</div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRD_TP5(base) ((AIPS_PACRD_REG(base) &amp; AIPS_PACRD_TP5_MASK) &gt;&gt; AIPS_PACRD_TP5_SHIFT)</span></div><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRD_TP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_TP5_SHIFT))</span></div><div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;</div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRD_TP5(base, value) (AIPS_RMW_PACRD(base, AIPS_PACRD_TP5_MASK, AIPS_PACRD_TP5(value)))</span></div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRD_TP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_TP5_SHIFT) = (value))</span></div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;</div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRD_WP5(base) ((AIPS_PACRD_REG(base) &amp; AIPS_PACRD_WP5_MASK) &gt;&gt; AIPS_PACRD_WP5_SHIFT)</span></div><div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRD_WP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_WP5_SHIFT))</span></div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;</div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRD_WP5(base, value) (AIPS_RMW_PACRD(base, AIPS_PACRD_WP5_MASK, AIPS_PACRD_WP5(value)))</span></div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRD_WP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_WP5_SHIFT) = (value))</span></div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;</div><div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRD_SP5(base) ((AIPS_PACRD_REG(base) &amp; AIPS_PACRD_SP5_MASK) &gt;&gt; AIPS_PACRD_SP5_SHIFT)</span></div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRD_SP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_SP5_SHIFT))</span></div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;</div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRD_SP5(base, value) (AIPS_RMW_PACRD(base, AIPS_PACRD_SP5_MASK, AIPS_PACRD_SP5(value)))</span></div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRD_SP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_SP5_SHIFT) = (value))</span></div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;</div><div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRD_TP4(base) ((AIPS_PACRD_REG(base) &amp; AIPS_PACRD_TP4_MASK) &gt;&gt; AIPS_PACRD_TP4_SHIFT)</span></div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRD_TP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_TP4_SHIFT))</span></div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;</div><div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRD_TP4(base, value) (AIPS_RMW_PACRD(base, AIPS_PACRD_TP4_MASK, AIPS_PACRD_TP4(value)))</span></div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRD_TP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_TP4_SHIFT) = (value))</span></div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;</div><div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRD_WP4(base) ((AIPS_PACRD_REG(base) &amp; AIPS_PACRD_WP4_MASK) &gt;&gt; AIPS_PACRD_WP4_SHIFT)</span></div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRD_WP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_WP4_SHIFT))</span></div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;</div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRD_WP4(base, value) (AIPS_RMW_PACRD(base, AIPS_PACRD_WP4_MASK, AIPS_PACRD_WP4(value)))</span></div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRD_WP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_WP4_SHIFT) = (value))</span></div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;</div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRD_SP4(base) ((AIPS_PACRD_REG(base) &amp; AIPS_PACRD_SP4_MASK) &gt;&gt; AIPS_PACRD_SP4_SHIFT)</span></div><div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRD_SP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_SP4_SHIFT))</span></div><div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;</div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRD_SP4(base, value) (AIPS_RMW_PACRD(base, AIPS_PACRD_SP4_MASK, AIPS_PACRD_SP4(value)))</span></div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRD_SP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_SP4_SHIFT) = (value))</span></div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;</div><div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRD_TP3(base) ((AIPS_PACRD_REG(base) &amp; AIPS_PACRD_TP3_MASK) &gt;&gt; AIPS_PACRD_TP3_SHIFT)</span></div><div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRD_TP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_TP3_SHIFT))</span></div><div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;</div><div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRD_TP3(base, value) (AIPS_RMW_PACRD(base, AIPS_PACRD_TP3_MASK, AIPS_PACRD_TP3(value)))</span></div><div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRD_TP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_TP3_SHIFT) = (value))</span></div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;</div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRD_WP3(base) ((AIPS_PACRD_REG(base) &amp; AIPS_PACRD_WP3_MASK) &gt;&gt; AIPS_PACRD_WP3_SHIFT)</span></div><div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRD_WP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_WP3_SHIFT))</span></div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;</div><div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRD_WP3(base, value) (AIPS_RMW_PACRD(base, AIPS_PACRD_WP3_MASK, AIPS_PACRD_WP3(value)))</span></div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRD_WP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_WP3_SHIFT) = (value))</span></div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;</div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRD_SP3(base) ((AIPS_PACRD_REG(base) &amp; AIPS_PACRD_SP3_MASK) &gt;&gt; AIPS_PACRD_SP3_SHIFT)</span></div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRD_SP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_SP3_SHIFT))</span></div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;</div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRD_SP3(base, value) (AIPS_RMW_PACRD(base, AIPS_PACRD_SP3_MASK, AIPS_PACRD_SP3(value)))</span></div><div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRD_SP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_SP3_SHIFT) = (value))</span></div><div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;</div><div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRD_TP2(base) ((AIPS_PACRD_REG(base) &amp; AIPS_PACRD_TP2_MASK) &gt;&gt; AIPS_PACRD_TP2_SHIFT)</span></div><div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRD_TP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_TP2_SHIFT))</span></div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;</div><div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRD_TP2(base, value) (AIPS_RMW_PACRD(base, AIPS_PACRD_TP2_MASK, AIPS_PACRD_TP2(value)))</span></div><div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRD_TP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_TP2_SHIFT) = (value))</span></div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;</div><div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRD_WP2(base) ((AIPS_PACRD_REG(base) &amp; AIPS_PACRD_WP2_MASK) &gt;&gt; AIPS_PACRD_WP2_SHIFT)</span></div><div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRD_WP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_WP2_SHIFT))</span></div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;</div><div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRD_WP2(base, value) (AIPS_RMW_PACRD(base, AIPS_PACRD_WP2_MASK, AIPS_PACRD_WP2(value)))</span></div><div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRD_WP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_WP2_SHIFT) = (value))</span></div><div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;</div><div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRD_SP2(base) ((AIPS_PACRD_REG(base) &amp; AIPS_PACRD_SP2_MASK) &gt;&gt; AIPS_PACRD_SP2_SHIFT)</span></div><div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRD_SP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_SP2_SHIFT))</span></div><div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;</div><div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRD_SP2(base, value) (AIPS_RMW_PACRD(base, AIPS_PACRD_SP2_MASK, AIPS_PACRD_SP2(value)))</span></div><div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRD_SP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_SP2_SHIFT) = (value))</span></div><div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;</div><div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRD_TP1(base) ((AIPS_PACRD_REG(base) &amp; AIPS_PACRD_TP1_MASK) &gt;&gt; AIPS_PACRD_TP1_SHIFT)</span></div><div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRD_TP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_TP1_SHIFT))</span></div><div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;</div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRD_TP1(base, value) (AIPS_RMW_PACRD(base, AIPS_PACRD_TP1_MASK, AIPS_PACRD_TP1(value)))</span></div><div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRD_TP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_TP1_SHIFT) = (value))</span></div><div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;</div><div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRD_WP1(base) ((AIPS_PACRD_REG(base) &amp; AIPS_PACRD_WP1_MASK) &gt;&gt; AIPS_PACRD_WP1_SHIFT)</span></div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRD_WP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_WP1_SHIFT))</span></div><div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;</div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRD_WP1(base, value) (AIPS_RMW_PACRD(base, AIPS_PACRD_WP1_MASK, AIPS_PACRD_WP1(value)))</span></div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRD_WP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_WP1_SHIFT) = (value))</span></div><div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;</div><div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRD_SP1(base) ((AIPS_PACRD_REG(base) &amp; AIPS_PACRD_SP1_MASK) &gt;&gt; AIPS_PACRD_SP1_SHIFT)</span></div><div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRD_SP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_SP1_SHIFT))</span></div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;</div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRD_SP1(base, value) (AIPS_RMW_PACRD(base, AIPS_PACRD_SP1_MASK, AIPS_PACRD_SP1(value)))</span></div><div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRD_SP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_SP1_SHIFT) = (value))</span></div><div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;</div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRD_TP0(base) ((AIPS_PACRD_REG(base) &amp; AIPS_PACRD_TP0_MASK) &gt;&gt; AIPS_PACRD_TP0_SHIFT)</span></div><div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRD_TP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_TP0_SHIFT))</span></div><div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;</div><div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRD_TP0(base, value) (AIPS_RMW_PACRD(base, AIPS_PACRD_TP0_MASK, AIPS_PACRD_TP0(value)))</span></div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRD_TP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_TP0_SHIFT) = (value))</span></div><div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;</div><div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRD_WP0(base) ((AIPS_PACRD_REG(base) &amp; AIPS_PACRD_WP0_MASK) &gt;&gt; AIPS_PACRD_WP0_SHIFT)</span></div><div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRD_WP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_WP0_SHIFT))</span></div><div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;</div><div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRD_WP0(base, value) (AIPS_RMW_PACRD(base, AIPS_PACRD_WP0_MASK, AIPS_PACRD_WP0(value)))</span></div><div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRD_WP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_WP0_SHIFT) = (value))</span></div><div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;</div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRD_SP0(base) ((AIPS_PACRD_REG(base) &amp; AIPS_PACRD_SP0_MASK) &gt;&gt; AIPS_PACRD_SP0_SHIFT)</span></div><div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRD_SP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_SP0_SHIFT))</span></div><div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;</div><div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRD_SP0(base, value) (AIPS_RMW_PACRD(base, AIPS_PACRD_SP0_MASK, AIPS_PACRD_SP0(value)))</span></div><div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRD_SP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRD_REG(base), AIPS_PACRD_SP0_SHIFT) = (value))</span></div><div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;</div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRE(base)      (AIPS_PACRE_REG(base))</span></div><div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRE(base, value) (AIPS_PACRE_REG(base) = (value))</span></div><div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;<span class="preprocessor">#define AIPS_RMW_PACRE(base, mask, value) (AIPS_WR_PACRE(base, (AIPS_RD_PACRE(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="preprocessor">#define AIPS_SET_PACRE(base, value) (AIPS_WR_PACRE(base, AIPS_RD_PACRE(base) |  (value)))</span></div><div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;<span class="preprocessor">#define AIPS_CLR_PACRE(base, value) (AIPS_WR_PACRE(base, AIPS_RD_PACRE(base) &amp; ~(value)))</span></div><div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;<span class="preprocessor">#define AIPS_TOG_PACRE(base, value) (AIPS_WR_PACRE(base, AIPS_RD_PACRE(base) ^  (value)))</span></div><div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;</div><div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRE bitfields</span></div><div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;</div><div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRE_TP7(base) ((AIPS_PACRE_REG(base) &amp; AIPS_PACRE_TP7_MASK) &gt;&gt; AIPS_PACRE_TP7_SHIFT)</span></div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRE_TP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_TP7_SHIFT))</span></div><div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;</div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRE_TP7(base, value) (AIPS_RMW_PACRE(base, AIPS_PACRE_TP7_MASK, AIPS_PACRE_TP7(value)))</span></div><div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRE_TP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_TP7_SHIFT) = (value))</span></div><div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;</div><div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRE_WP7(base) ((AIPS_PACRE_REG(base) &amp; AIPS_PACRE_WP7_MASK) &gt;&gt; AIPS_PACRE_WP7_SHIFT)</span></div><div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRE_WP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_WP7_SHIFT))</span></div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;</div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRE_WP7(base, value) (AIPS_RMW_PACRE(base, AIPS_PACRE_WP7_MASK, AIPS_PACRE_WP7(value)))</span></div><div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRE_WP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_WP7_SHIFT) = (value))</span></div><div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;</div><div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRE_SP7(base) ((AIPS_PACRE_REG(base) &amp; AIPS_PACRE_SP7_MASK) &gt;&gt; AIPS_PACRE_SP7_SHIFT)</span></div><div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRE_SP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_SP7_SHIFT))</span></div><div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;</div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRE_SP7(base, value) (AIPS_RMW_PACRE(base, AIPS_PACRE_SP7_MASK, AIPS_PACRE_SP7(value)))</span></div><div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRE_SP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_SP7_SHIFT) = (value))</span></div><div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;</div><div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRE_TP6(base) ((AIPS_PACRE_REG(base) &amp; AIPS_PACRE_TP6_MASK) &gt;&gt; AIPS_PACRE_TP6_SHIFT)</span></div><div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRE_TP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_TP6_SHIFT))</span></div><div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;</div><div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRE_TP6(base, value) (AIPS_RMW_PACRE(base, AIPS_PACRE_TP6_MASK, AIPS_PACRE_TP6(value)))</span></div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRE_TP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_TP6_SHIFT) = (value))</span></div><div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;</div><div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRE_WP6(base) ((AIPS_PACRE_REG(base) &amp; AIPS_PACRE_WP6_MASK) &gt;&gt; AIPS_PACRE_WP6_SHIFT)</span></div><div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRE_WP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_WP6_SHIFT))</span></div><div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;</div><div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRE_WP6(base, value) (AIPS_RMW_PACRE(base, AIPS_PACRE_WP6_MASK, AIPS_PACRE_WP6(value)))</span></div><div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRE_WP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_WP6_SHIFT) = (value))</span></div><div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;</div><div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRE_SP6(base) ((AIPS_PACRE_REG(base) &amp; AIPS_PACRE_SP6_MASK) &gt;&gt; AIPS_PACRE_SP6_SHIFT)</span></div><div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRE_SP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_SP6_SHIFT))</span></div><div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;</div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRE_SP6(base, value) (AIPS_RMW_PACRE(base, AIPS_PACRE_SP6_MASK, AIPS_PACRE_SP6(value)))</span></div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRE_SP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_SP6_SHIFT) = (value))</span></div><div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;</div><div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRE_TP5(base) ((AIPS_PACRE_REG(base) &amp; AIPS_PACRE_TP5_MASK) &gt;&gt; AIPS_PACRE_TP5_SHIFT)</span></div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRE_TP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_TP5_SHIFT))</span></div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;</div><div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRE_TP5(base, value) (AIPS_RMW_PACRE(base, AIPS_PACRE_TP5_MASK, AIPS_PACRE_TP5(value)))</span></div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRE_TP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_TP5_SHIFT) = (value))</span></div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;</div><div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRE_WP5(base) ((AIPS_PACRE_REG(base) &amp; AIPS_PACRE_WP5_MASK) &gt;&gt; AIPS_PACRE_WP5_SHIFT)</span></div><div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRE_WP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_WP5_SHIFT))</span></div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;</div><div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRE_WP5(base, value) (AIPS_RMW_PACRE(base, AIPS_PACRE_WP5_MASK, AIPS_PACRE_WP5(value)))</span></div><div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRE_WP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_WP5_SHIFT) = (value))</span></div><div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;</div><div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRE_SP5(base) ((AIPS_PACRE_REG(base) &amp; AIPS_PACRE_SP5_MASK) &gt;&gt; AIPS_PACRE_SP5_SHIFT)</span></div><div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRE_SP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_SP5_SHIFT))</span></div><div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;</div><div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRE_SP5(base, value) (AIPS_RMW_PACRE(base, AIPS_PACRE_SP5_MASK, AIPS_PACRE_SP5(value)))</span></div><div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRE_SP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_SP5_SHIFT) = (value))</span></div><div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;</div><div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRE_TP4(base) ((AIPS_PACRE_REG(base) &amp; AIPS_PACRE_TP4_MASK) &gt;&gt; AIPS_PACRE_TP4_SHIFT)</span></div><div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRE_TP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_TP4_SHIFT))</span></div><div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;</div><div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRE_TP4(base, value) (AIPS_RMW_PACRE(base, AIPS_PACRE_TP4_MASK, AIPS_PACRE_TP4(value)))</span></div><div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRE_TP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_TP4_SHIFT) = (value))</span></div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;</div><div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRE_WP4(base) ((AIPS_PACRE_REG(base) &amp; AIPS_PACRE_WP4_MASK) &gt;&gt; AIPS_PACRE_WP4_SHIFT)</span></div><div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRE_WP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_WP4_SHIFT))</span></div><div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;</div><div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRE_WP4(base, value) (AIPS_RMW_PACRE(base, AIPS_PACRE_WP4_MASK, AIPS_PACRE_WP4(value)))</span></div><div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRE_WP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_WP4_SHIFT) = (value))</span></div><div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;</div><div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRE_SP4(base) ((AIPS_PACRE_REG(base) &amp; AIPS_PACRE_SP4_MASK) &gt;&gt; AIPS_PACRE_SP4_SHIFT)</span></div><div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRE_SP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_SP4_SHIFT))</span></div><div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;</div><div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRE_SP4(base, value) (AIPS_RMW_PACRE(base, AIPS_PACRE_SP4_MASK, AIPS_PACRE_SP4(value)))</span></div><div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRE_SP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_SP4_SHIFT) = (value))</span></div><div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;</div><div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRE_TP3(base) ((AIPS_PACRE_REG(base) &amp; AIPS_PACRE_TP3_MASK) &gt;&gt; AIPS_PACRE_TP3_SHIFT)</span></div><div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRE_TP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_TP3_SHIFT))</span></div><div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;</div><div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRE_TP3(base, value) (AIPS_RMW_PACRE(base, AIPS_PACRE_TP3_MASK, AIPS_PACRE_TP3(value)))</span></div><div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRE_TP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_TP3_SHIFT) = (value))</span></div><div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;</div><div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRE_WP3(base) ((AIPS_PACRE_REG(base) &amp; AIPS_PACRE_WP3_MASK) &gt;&gt; AIPS_PACRE_WP3_SHIFT)</span></div><div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRE_WP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_WP3_SHIFT))</span></div><div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;</div><div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRE_WP3(base, value) (AIPS_RMW_PACRE(base, AIPS_PACRE_WP3_MASK, AIPS_PACRE_WP3(value)))</span></div><div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRE_WP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_WP3_SHIFT) = (value))</span></div><div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;</div><div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRE_SP3(base) ((AIPS_PACRE_REG(base) &amp; AIPS_PACRE_SP3_MASK) &gt;&gt; AIPS_PACRE_SP3_SHIFT)</span></div><div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRE_SP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_SP3_SHIFT))</span></div><div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;</div><div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRE_SP3(base, value) (AIPS_RMW_PACRE(base, AIPS_PACRE_SP3_MASK, AIPS_PACRE_SP3(value)))</span></div><div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRE_SP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_SP3_SHIFT) = (value))</span></div><div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;</div><div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRE_TP2(base) ((AIPS_PACRE_REG(base) &amp; AIPS_PACRE_TP2_MASK) &gt;&gt; AIPS_PACRE_TP2_SHIFT)</span></div><div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRE_TP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_TP2_SHIFT))</span></div><div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;</div><div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRE_TP2(base, value) (AIPS_RMW_PACRE(base, AIPS_PACRE_TP2_MASK, AIPS_PACRE_TP2(value)))</span></div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRE_TP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_TP2_SHIFT) = (value))</span></div><div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;</div><div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRE_WP2(base) ((AIPS_PACRE_REG(base) &amp; AIPS_PACRE_WP2_MASK) &gt;&gt; AIPS_PACRE_WP2_SHIFT)</span></div><div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRE_WP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_WP2_SHIFT))</span></div><div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;</div><div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRE_WP2(base, value) (AIPS_RMW_PACRE(base, AIPS_PACRE_WP2_MASK, AIPS_PACRE_WP2(value)))</span></div><div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRE_WP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_WP2_SHIFT) = (value))</span></div><div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;</div><div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRE_SP2(base) ((AIPS_PACRE_REG(base) &amp; AIPS_PACRE_SP2_MASK) &gt;&gt; AIPS_PACRE_SP2_SHIFT)</span></div><div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRE_SP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_SP2_SHIFT))</span></div><div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;</div><div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRE_SP2(base, value) (AIPS_RMW_PACRE(base, AIPS_PACRE_SP2_MASK, AIPS_PACRE_SP2(value)))</span></div><div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRE_SP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_SP2_SHIFT) = (value))</span></div><div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;</div><div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRE_TP1(base) ((AIPS_PACRE_REG(base) &amp; AIPS_PACRE_TP1_MASK) &gt;&gt; AIPS_PACRE_TP1_SHIFT)</span></div><div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRE_TP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_TP1_SHIFT))</span></div><div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;</div><div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRE_TP1(base, value) (AIPS_RMW_PACRE(base, AIPS_PACRE_TP1_MASK, AIPS_PACRE_TP1(value)))</span></div><div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRE_TP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_TP1_SHIFT) = (value))</span></div><div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;</div><div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRE_WP1(base) ((AIPS_PACRE_REG(base) &amp; AIPS_PACRE_WP1_MASK) &gt;&gt; AIPS_PACRE_WP1_SHIFT)</span></div><div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRE_WP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_WP1_SHIFT))</span></div><div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;</div><div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRE_WP1(base, value) (AIPS_RMW_PACRE(base, AIPS_PACRE_WP1_MASK, AIPS_PACRE_WP1(value)))</span></div><div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRE_WP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_WP1_SHIFT) = (value))</span></div><div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;</div><div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRE_SP1(base) ((AIPS_PACRE_REG(base) &amp; AIPS_PACRE_SP1_MASK) &gt;&gt; AIPS_PACRE_SP1_SHIFT)</span></div><div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRE_SP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_SP1_SHIFT))</span></div><div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;</div><div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRE_SP1(base, value) (AIPS_RMW_PACRE(base, AIPS_PACRE_SP1_MASK, AIPS_PACRE_SP1(value)))</span></div><div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRE_SP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_SP1_SHIFT) = (value))</span></div><div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;</div><div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRE_TP0(base) ((AIPS_PACRE_REG(base) &amp; AIPS_PACRE_TP0_MASK) &gt;&gt; AIPS_PACRE_TP0_SHIFT)</span></div><div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRE_TP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_TP0_SHIFT))</span></div><div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;</div><div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRE_TP0(base, value) (AIPS_RMW_PACRE(base, AIPS_PACRE_TP0_MASK, AIPS_PACRE_TP0(value)))</span></div><div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRE_TP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_TP0_SHIFT) = (value))</span></div><div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;</div><div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRE_WP0(base) ((AIPS_PACRE_REG(base) &amp; AIPS_PACRE_WP0_MASK) &gt;&gt; AIPS_PACRE_WP0_SHIFT)</span></div><div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRE_WP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_WP0_SHIFT))</span></div><div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;</div><div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRE_WP0(base, value) (AIPS_RMW_PACRE(base, AIPS_PACRE_WP0_MASK, AIPS_PACRE_WP0(value)))</span></div><div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRE_WP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_WP0_SHIFT) = (value))</span></div><div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;</div><div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRE_SP0(base) ((AIPS_PACRE_REG(base) &amp; AIPS_PACRE_SP0_MASK) &gt;&gt; AIPS_PACRE_SP0_SHIFT)</span></div><div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRE_SP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_SP0_SHIFT))</span></div><div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;</div><div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRE_SP0(base, value) (AIPS_RMW_PACRE(base, AIPS_PACRE_SP0_MASK, AIPS_PACRE_SP0(value)))</span></div><div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRE_SP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRE_REG(base), AIPS_PACRE_SP0_SHIFT) = (value))</span></div><div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;</div><div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRF(base)      (AIPS_PACRF_REG(base))</span></div><div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRF(base, value) (AIPS_PACRF_REG(base) = (value))</span></div><div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;<span class="preprocessor">#define AIPS_RMW_PACRF(base, mask, value) (AIPS_WR_PACRF(base, (AIPS_RD_PACRF(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;<span class="preprocessor">#define AIPS_SET_PACRF(base, value) (AIPS_WR_PACRF(base, AIPS_RD_PACRF(base) |  (value)))</span></div><div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;<span class="preprocessor">#define AIPS_CLR_PACRF(base, value) (AIPS_WR_PACRF(base, AIPS_RD_PACRF(base) &amp; ~(value)))</span></div><div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;<span class="preprocessor">#define AIPS_TOG_PACRF(base, value) (AIPS_WR_PACRF(base, AIPS_RD_PACRF(base) ^  (value)))</span></div><div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;</div><div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRF bitfields</span></div><div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;</div><div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRF_TP7(base) ((AIPS_PACRF_REG(base) &amp; AIPS_PACRF_TP7_MASK) &gt;&gt; AIPS_PACRF_TP7_SHIFT)</span></div><div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRF_TP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_TP7_SHIFT))</span></div><div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;</div><div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRF_TP7(base, value) (AIPS_RMW_PACRF(base, AIPS_PACRF_TP7_MASK, AIPS_PACRF_TP7(value)))</span></div><div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRF_TP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_TP7_SHIFT) = (value))</span></div><div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;</div><div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRF_WP7(base) ((AIPS_PACRF_REG(base) &amp; AIPS_PACRF_WP7_MASK) &gt;&gt; AIPS_PACRF_WP7_SHIFT)</span></div><div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRF_WP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_WP7_SHIFT))</span></div><div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;</div><div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRF_WP7(base, value) (AIPS_RMW_PACRF(base, AIPS_PACRF_WP7_MASK, AIPS_PACRF_WP7(value)))</span></div><div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRF_WP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_WP7_SHIFT) = (value))</span></div><div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;</div><div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRF_SP7(base) ((AIPS_PACRF_REG(base) &amp; AIPS_PACRF_SP7_MASK) &gt;&gt; AIPS_PACRF_SP7_SHIFT)</span></div><div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRF_SP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_SP7_SHIFT))</span></div><div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;</div><div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRF_SP7(base, value) (AIPS_RMW_PACRF(base, AIPS_PACRF_SP7_MASK, AIPS_PACRF_SP7(value)))</span></div><div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRF_SP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_SP7_SHIFT) = (value))</span></div><div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;</div><div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRF_TP6(base) ((AIPS_PACRF_REG(base) &amp; AIPS_PACRF_TP6_MASK) &gt;&gt; AIPS_PACRF_TP6_SHIFT)</span></div><div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRF_TP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_TP6_SHIFT))</span></div><div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;</div><div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRF_TP6(base, value) (AIPS_RMW_PACRF(base, AIPS_PACRF_TP6_MASK, AIPS_PACRF_TP6(value)))</span></div><div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRF_TP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_TP6_SHIFT) = (value))</span></div><div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;</div><div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRF_WP6(base) ((AIPS_PACRF_REG(base) &amp; AIPS_PACRF_WP6_MASK) &gt;&gt; AIPS_PACRF_WP6_SHIFT)</span></div><div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRF_WP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_WP6_SHIFT))</span></div><div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;</div><div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRF_WP6(base, value) (AIPS_RMW_PACRF(base, AIPS_PACRF_WP6_MASK, AIPS_PACRF_WP6(value)))</span></div><div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRF_WP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_WP6_SHIFT) = (value))</span></div><div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;</div><div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRF_SP6(base) ((AIPS_PACRF_REG(base) &amp; AIPS_PACRF_SP6_MASK) &gt;&gt; AIPS_PACRF_SP6_SHIFT)</span></div><div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRF_SP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_SP6_SHIFT))</span></div><div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;</div><div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRF_SP6(base, value) (AIPS_RMW_PACRF(base, AIPS_PACRF_SP6_MASK, AIPS_PACRF_SP6(value)))</span></div><div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRF_SP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_SP6_SHIFT) = (value))</span></div><div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;</div><div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRF_TP5(base) ((AIPS_PACRF_REG(base) &amp; AIPS_PACRF_TP5_MASK) &gt;&gt; AIPS_PACRF_TP5_SHIFT)</span></div><div class="line"><a name="l05226"></a><span class="lineno"> 5226</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRF_TP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_TP5_SHIFT))</span></div><div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;</div><div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRF_TP5(base, value) (AIPS_RMW_PACRF(base, AIPS_PACRF_TP5_MASK, AIPS_PACRF_TP5(value)))</span></div><div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRF_TP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_TP5_SHIFT) = (value))</span></div><div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;</div><div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRF_WP5(base) ((AIPS_PACRF_REG(base) &amp; AIPS_PACRF_WP5_MASK) &gt;&gt; AIPS_PACRF_WP5_SHIFT)</span></div><div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRF_WP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_WP5_SHIFT))</span></div><div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;</div><div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRF_WP5(base, value) (AIPS_RMW_PACRF(base, AIPS_PACRF_WP5_MASK, AIPS_PACRF_WP5(value)))</span></div><div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRF_WP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_WP5_SHIFT) = (value))</span></div><div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;</div><div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRF_SP5(base) ((AIPS_PACRF_REG(base) &amp; AIPS_PACRF_SP5_MASK) &gt;&gt; AIPS_PACRF_SP5_SHIFT)</span></div><div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRF_SP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_SP5_SHIFT))</span></div><div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;</div><div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRF_SP5(base, value) (AIPS_RMW_PACRF(base, AIPS_PACRF_SP5_MASK, AIPS_PACRF_SP5(value)))</span></div><div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRF_SP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_SP5_SHIFT) = (value))</span></div><div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;</div><div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRF_TP4(base) ((AIPS_PACRF_REG(base) &amp; AIPS_PACRF_TP4_MASK) &gt;&gt; AIPS_PACRF_TP4_SHIFT)</span></div><div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRF_TP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_TP4_SHIFT))</span></div><div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;</div><div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRF_TP4(base, value) (AIPS_RMW_PACRF(base, AIPS_PACRF_TP4_MASK, AIPS_PACRF_TP4(value)))</span></div><div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRF_TP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_TP4_SHIFT) = (value))</span></div><div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;</div><div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRF_WP4(base) ((AIPS_PACRF_REG(base) &amp; AIPS_PACRF_WP4_MASK) &gt;&gt; AIPS_PACRF_WP4_SHIFT)</span></div><div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRF_WP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_WP4_SHIFT))</span></div><div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;</div><div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRF_WP4(base, value) (AIPS_RMW_PACRF(base, AIPS_PACRF_WP4_MASK, AIPS_PACRF_WP4(value)))</span></div><div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRF_WP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_WP4_SHIFT) = (value))</span></div><div class="line"><a name="l05318"></a><span class="lineno"> 5318</span>&#160;</div><div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRF_SP4(base) ((AIPS_PACRF_REG(base) &amp; AIPS_PACRF_SP4_MASK) &gt;&gt; AIPS_PACRF_SP4_SHIFT)</span></div><div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRF_SP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_SP4_SHIFT))</span></div><div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;</div><div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRF_SP4(base, value) (AIPS_RMW_PACRF(base, AIPS_PACRF_SP4_MASK, AIPS_PACRF_SP4(value)))</span></div><div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRF_SP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_SP4_SHIFT) = (value))</span></div><div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;</div><div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRF_TP3(base) ((AIPS_PACRF_REG(base) &amp; AIPS_PACRF_TP3_MASK) &gt;&gt; AIPS_PACRF_TP3_SHIFT)</span></div><div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRF_TP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_TP3_SHIFT))</span></div><div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;</div><div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRF_TP3(base, value) (AIPS_RMW_PACRF(base, AIPS_PACRF_TP3_MASK, AIPS_PACRF_TP3(value)))</span></div><div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRF_TP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_TP3_SHIFT) = (value))</span></div><div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;</div><div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRF_WP3(base) ((AIPS_PACRF_REG(base) &amp; AIPS_PACRF_WP3_MASK) &gt;&gt; AIPS_PACRF_WP3_SHIFT)</span></div><div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRF_WP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_WP3_SHIFT))</span></div><div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;</div><div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRF_WP3(base, value) (AIPS_RMW_PACRF(base, AIPS_PACRF_WP3_MASK, AIPS_PACRF_WP3(value)))</span></div><div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRF_WP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_WP3_SHIFT) = (value))</span></div><div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;</div><div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRF_SP3(base) ((AIPS_PACRF_REG(base) &amp; AIPS_PACRF_SP3_MASK) &gt;&gt; AIPS_PACRF_SP3_SHIFT)</span></div><div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRF_SP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_SP3_SHIFT))</span></div><div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;</div><div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRF_SP3(base, value) (AIPS_RMW_PACRF(base, AIPS_PACRF_SP3_MASK, AIPS_PACRF_SP3(value)))</span></div><div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRF_SP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_SP3_SHIFT) = (value))</span></div><div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;</div><div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRF_TP2(base) ((AIPS_PACRF_REG(base) &amp; AIPS_PACRF_TP2_MASK) &gt;&gt; AIPS_PACRF_TP2_SHIFT)</span></div><div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRF_TP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_TP2_SHIFT))</span></div><div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;</div><div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRF_TP2(base, value) (AIPS_RMW_PACRF(base, AIPS_PACRF_TP2_MASK, AIPS_PACRF_TP2(value)))</span></div><div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRF_TP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_TP2_SHIFT) = (value))</span></div><div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;</div><div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRF_WP2(base) ((AIPS_PACRF_REG(base) &amp; AIPS_PACRF_WP2_MASK) &gt;&gt; AIPS_PACRF_WP2_SHIFT)</span></div><div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRF_WP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_WP2_SHIFT))</span></div><div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;</div><div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRF_WP2(base, value) (AIPS_RMW_PACRF(base, AIPS_PACRF_WP2_MASK, AIPS_PACRF_WP2(value)))</span></div><div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRF_WP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_WP2_SHIFT) = (value))</span></div><div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;</div><div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRF_SP2(base) ((AIPS_PACRF_REG(base) &amp; AIPS_PACRF_SP2_MASK) &gt;&gt; AIPS_PACRF_SP2_SHIFT)</span></div><div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRF_SP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_SP2_SHIFT))</span></div><div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;</div><div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRF_SP2(base, value) (AIPS_RMW_PACRF(base, AIPS_PACRF_SP2_MASK, AIPS_PACRF_SP2(value)))</span></div><div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRF_SP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_SP2_SHIFT) = (value))</span></div><div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;</div><div class="line"><a name="l05489"></a><span class="lineno"> 5489</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRF_TP1(base) ((AIPS_PACRF_REG(base) &amp; AIPS_PACRF_TP1_MASK) &gt;&gt; AIPS_PACRF_TP1_SHIFT)</span></div><div class="line"><a name="l05490"></a><span class="lineno"> 5490</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRF_TP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_TP1_SHIFT))</span></div><div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;</div><div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRF_TP1(base, value) (AIPS_RMW_PACRF(base, AIPS_PACRF_TP1_MASK, AIPS_PACRF_TP1(value)))</span></div><div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRF_TP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_TP1_SHIFT) = (value))</span></div><div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;</div><div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRF_WP1(base) ((AIPS_PACRF_REG(base) &amp; AIPS_PACRF_WP1_MASK) &gt;&gt; AIPS_PACRF_WP1_SHIFT)</span></div><div class="line"><a name="l05511"></a><span class="lineno"> 5511</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRF_WP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_WP1_SHIFT))</span></div><div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;</div><div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRF_WP1(base, value) (AIPS_RMW_PACRF(base, AIPS_PACRF_WP1_MASK, AIPS_PACRF_WP1(value)))</span></div><div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRF_WP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_WP1_SHIFT) = (value))</span></div><div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;</div><div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRF_SP1(base) ((AIPS_PACRF_REG(base) &amp; AIPS_PACRF_SP1_MASK) &gt;&gt; AIPS_PACRF_SP1_SHIFT)</span></div><div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRF_SP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_SP1_SHIFT))</span></div><div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;</div><div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRF_SP1(base, value) (AIPS_RMW_PACRF(base, AIPS_PACRF_SP1_MASK, AIPS_PACRF_SP1(value)))</span></div><div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRF_SP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_SP1_SHIFT) = (value))</span></div><div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;</div><div class="line"><a name="l05555"></a><span class="lineno"> 5555</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRF_TP0(base) ((AIPS_PACRF_REG(base) &amp; AIPS_PACRF_TP0_MASK) &gt;&gt; AIPS_PACRF_TP0_SHIFT)</span></div><div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRF_TP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_TP0_SHIFT))</span></div><div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;</div><div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRF_TP0(base, value) (AIPS_RMW_PACRF(base, AIPS_PACRF_TP0_MASK, AIPS_PACRF_TP0(value)))</span></div><div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRF_TP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_TP0_SHIFT) = (value))</span></div><div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;</div><div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRF_WP0(base) ((AIPS_PACRF_REG(base) &amp; AIPS_PACRF_WP0_MASK) &gt;&gt; AIPS_PACRF_WP0_SHIFT)</span></div><div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRF_WP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_WP0_SHIFT))</span></div><div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;</div><div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRF_WP0(base, value) (AIPS_RMW_PACRF(base, AIPS_PACRF_WP0_MASK, AIPS_PACRF_WP0(value)))</span></div><div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRF_WP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_WP0_SHIFT) = (value))</span></div><div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;</div><div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRF_SP0(base) ((AIPS_PACRF_REG(base) &amp; AIPS_PACRF_SP0_MASK) &gt;&gt; AIPS_PACRF_SP0_SHIFT)</span></div><div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRF_SP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_SP0_SHIFT))</span></div><div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;</div><div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRF_SP0(base, value) (AIPS_RMW_PACRF(base, AIPS_PACRF_SP0_MASK, AIPS_PACRF_SP0(value)))</span></div><div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRF_SP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRF_REG(base), AIPS_PACRF_SP0_SHIFT) = (value))</span></div><div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;</div><div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRG(base)      (AIPS_PACRG_REG(base))</span></div><div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRG(base, value) (AIPS_PACRG_REG(base) = (value))</span></div><div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;<span class="preprocessor">#define AIPS_RMW_PACRG(base, mask, value) (AIPS_WR_PACRG(base, (AIPS_RD_PACRG(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;<span class="preprocessor">#define AIPS_SET_PACRG(base, value) (AIPS_WR_PACRG(base, AIPS_RD_PACRG(base) |  (value)))</span></div><div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;<span class="preprocessor">#define AIPS_CLR_PACRG(base, value) (AIPS_WR_PACRG(base, AIPS_RD_PACRG(base) &amp; ~(value)))</span></div><div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;<span class="preprocessor">#define AIPS_TOG_PACRG(base, value) (AIPS_WR_PACRG(base, AIPS_RD_PACRG(base) ^  (value)))</span></div><div class="line"><a name="l05631"></a><span class="lineno"> 5631</span>&#160;</div><div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05634"></a><span class="lineno"> 5634</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRG bitfields</span></div><div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;</div><div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRG_TP7(base) ((AIPS_PACRG_REG(base) &amp; AIPS_PACRG_TP7_MASK) &gt;&gt; AIPS_PACRG_TP7_SHIFT)</span></div><div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRG_TP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_TP7_SHIFT))</span></div><div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;</div><div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRG_TP7(base, value) (AIPS_RMW_PACRG(base, AIPS_PACRG_TP7_MASK, AIPS_PACRG_TP7(value)))</span></div><div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRG_TP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_TP7_SHIFT) = (value))</span></div><div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;</div><div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRG_WP7(base) ((AIPS_PACRG_REG(base) &amp; AIPS_PACRG_WP7_MASK) &gt;&gt; AIPS_PACRG_WP7_SHIFT)</span></div><div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRG_WP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_WP7_SHIFT))</span></div><div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;</div><div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRG_WP7(base, value) (AIPS_RMW_PACRG(base, AIPS_PACRG_WP7_MASK, AIPS_PACRG_WP7(value)))</span></div><div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRG_WP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_WP7_SHIFT) = (value))</span></div><div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;</div><div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRG_SP7(base) ((AIPS_PACRG_REG(base) &amp; AIPS_PACRG_SP7_MASK) &gt;&gt; AIPS_PACRG_SP7_SHIFT)</span></div><div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRG_SP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_SP7_SHIFT))</span></div><div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;</div><div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRG_SP7(base, value) (AIPS_RMW_PACRG(base, AIPS_PACRG_SP7_MASK, AIPS_PACRG_SP7(value)))</span></div><div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRG_SP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_SP7_SHIFT) = (value))</span></div><div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;</div><div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRG_TP6(base) ((AIPS_PACRG_REG(base) &amp; AIPS_PACRG_TP6_MASK) &gt;&gt; AIPS_PACRG_TP6_SHIFT)</span></div><div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRG_TP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_TP6_SHIFT))</span></div><div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;</div><div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRG_TP6(base, value) (AIPS_RMW_PACRG(base, AIPS_PACRG_TP6_MASK, AIPS_PACRG_TP6(value)))</span></div><div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRG_TP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_TP6_SHIFT) = (value))</span></div><div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;</div><div class="line"><a name="l05737"></a><span class="lineno"> 5737</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRG_WP6(base) ((AIPS_PACRG_REG(base) &amp; AIPS_PACRG_WP6_MASK) &gt;&gt; AIPS_PACRG_WP6_SHIFT)</span></div><div class="line"><a name="l05738"></a><span class="lineno"> 5738</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRG_WP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_WP6_SHIFT))</span></div><div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;</div><div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRG_WP6(base, value) (AIPS_RMW_PACRG(base, AIPS_PACRG_WP6_MASK, AIPS_PACRG_WP6(value)))</span></div><div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRG_WP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_WP6_SHIFT) = (value))</span></div><div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;</div><div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRG_SP6(base) ((AIPS_PACRG_REG(base) &amp; AIPS_PACRG_SP6_MASK) &gt;&gt; AIPS_PACRG_SP6_SHIFT)</span></div><div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRG_SP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_SP6_SHIFT))</span></div><div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160;</div><div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRG_SP6(base, value) (AIPS_RMW_PACRG(base, AIPS_PACRG_SP6_MASK, AIPS_PACRG_SP6(value)))</span></div><div class="line"><a name="l05766"></a><span class="lineno"> 5766</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRG_SP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_SP6_SHIFT) = (value))</span></div><div class="line"><a name="l05767"></a><span class="lineno"> 5767</span>&#160;</div><div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRG_TP5(base) ((AIPS_PACRG_REG(base) &amp; AIPS_PACRG_TP5_MASK) &gt;&gt; AIPS_PACRG_TP5_SHIFT)</span></div><div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRG_TP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_TP5_SHIFT))</span></div><div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;</div><div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRG_TP5(base, value) (AIPS_RMW_PACRG(base, AIPS_PACRG_TP5_MASK, AIPS_PACRG_TP5(value)))</span></div><div class="line"><a name="l05787"></a><span class="lineno"> 5787</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRG_TP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_TP5_SHIFT) = (value))</span></div><div class="line"><a name="l05788"></a><span class="lineno"> 5788</span>&#160;</div><div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRG_WP5(base) ((AIPS_PACRG_REG(base) &amp; AIPS_PACRG_WP5_MASK) &gt;&gt; AIPS_PACRG_WP5_SHIFT)</span></div><div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRG_WP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_WP5_SHIFT))</span></div><div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;</div><div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRG_WP5(base, value) (AIPS_RMW_PACRG(base, AIPS_PACRG_WP5_MASK, AIPS_PACRG_WP5(value)))</span></div><div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRG_WP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_WP5_SHIFT) = (value))</span></div><div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;</div><div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRG_SP5(base) ((AIPS_PACRG_REG(base) &amp; AIPS_PACRG_SP5_MASK) &gt;&gt; AIPS_PACRG_SP5_SHIFT)</span></div><div class="line"><a name="l05828"></a><span class="lineno"> 5828</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRG_SP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_SP5_SHIFT))</span></div><div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;</div><div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRG_SP5(base, value) (AIPS_RMW_PACRG(base, AIPS_PACRG_SP5_MASK, AIPS_PACRG_SP5(value)))</span></div><div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRG_SP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_SP5_SHIFT) = (value))</span></div><div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;</div><div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRG_TP4(base) ((AIPS_PACRG_REG(base) &amp; AIPS_PACRG_TP4_MASK) &gt;&gt; AIPS_PACRG_TP4_SHIFT)</span></div><div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRG_TP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_TP4_SHIFT))</span></div><div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;</div><div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRG_TP4(base, value) (AIPS_RMW_PACRG(base, AIPS_PACRG_TP4_MASK, AIPS_PACRG_TP4(value)))</span></div><div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRG_TP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_TP4_SHIFT) = (value))</span></div><div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;</div><div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRG_WP4(base) ((AIPS_PACRG_REG(base) &amp; AIPS_PACRG_WP4_MASK) &gt;&gt; AIPS_PACRG_WP4_SHIFT)</span></div><div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRG_WP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_WP4_SHIFT))</span></div><div class="line"><a name="l05871"></a><span class="lineno"> 5871</span>&#160;</div><div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRG_WP4(base, value) (AIPS_RMW_PACRG(base, AIPS_PACRG_WP4_MASK, AIPS_PACRG_WP4(value)))</span></div><div class="line"><a name="l05874"></a><span class="lineno"> 5874</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRG_WP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_WP4_SHIFT) = (value))</span></div><div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160;</div><div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRG_SP4(base) ((AIPS_PACRG_REG(base) &amp; AIPS_PACRG_SP4_MASK) &gt;&gt; AIPS_PACRG_SP4_SHIFT)</span></div><div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRG_SP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_SP4_SHIFT))</span></div><div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;</div><div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRG_SP4(base, value) (AIPS_RMW_PACRG(base, AIPS_PACRG_SP4_MASK, AIPS_PACRG_SP4(value)))</span></div><div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRG_SP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_SP4_SHIFT) = (value))</span></div><div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;</div><div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRG_TP3(base) ((AIPS_PACRG_REG(base) &amp; AIPS_PACRG_TP3_MASK) &gt;&gt; AIPS_PACRG_TP3_SHIFT)</span></div><div class="line"><a name="l05915"></a><span class="lineno"> 5915</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRG_TP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_TP3_SHIFT))</span></div><div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;</div><div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRG_TP3(base, value) (AIPS_RMW_PACRG(base, AIPS_PACRG_TP3_MASK, AIPS_PACRG_TP3(value)))</span></div><div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRG_TP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_TP3_SHIFT) = (value))</span></div><div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;</div><div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRG_WP3(base) ((AIPS_PACRG_REG(base) &amp; AIPS_PACRG_WP3_MASK) &gt;&gt; AIPS_PACRG_WP3_SHIFT)</span></div><div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRG_WP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_WP3_SHIFT))</span></div><div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;</div><div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRG_WP3(base, value) (AIPS_RMW_PACRG(base, AIPS_PACRG_WP3_MASK, AIPS_PACRG_WP3(value)))</span></div><div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRG_WP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_WP3_SHIFT) = (value))</span></div><div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;</div><div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRG_SP3(base) ((AIPS_PACRG_REG(base) &amp; AIPS_PACRG_SP3_MASK) &gt;&gt; AIPS_PACRG_SP3_SHIFT)</span></div><div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRG_SP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_SP3_SHIFT))</span></div><div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;</div><div class="line"><a name="l05963"></a><span class="lineno"> 5963</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRG_SP3(base, value) (AIPS_RMW_PACRG(base, AIPS_PACRG_SP3_MASK, AIPS_PACRG_SP3(value)))</span></div><div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRG_SP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_SP3_SHIFT) = (value))</span></div><div class="line"><a name="l05965"></a><span class="lineno"> 5965</span>&#160;</div><div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRG_TP2(base) ((AIPS_PACRG_REG(base) &amp; AIPS_PACRG_TP2_MASK) &gt;&gt; AIPS_PACRG_TP2_SHIFT)</span></div><div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRG_TP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_TP2_SHIFT))</span></div><div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;</div><div class="line"><a name="l05984"></a><span class="lineno"> 5984</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRG_TP2(base, value) (AIPS_RMW_PACRG(base, AIPS_PACRG_TP2_MASK, AIPS_PACRG_TP2(value)))</span></div><div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRG_TP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_TP2_SHIFT) = (value))</span></div><div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;</div><div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRG_WP2(base) ((AIPS_PACRG_REG(base) &amp; AIPS_PACRG_WP2_MASK) &gt;&gt; AIPS_PACRG_WP2_SHIFT)</span></div><div class="line"><a name="l06002"></a><span class="lineno"> 6002</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRG_WP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_WP2_SHIFT))</span></div><div class="line"><a name="l06003"></a><span class="lineno"> 6003</span>&#160;</div><div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRG_WP2(base, value) (AIPS_RMW_PACRG(base, AIPS_PACRG_WP2_MASK, AIPS_PACRG_WP2(value)))</span></div><div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRG_WP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_WP2_SHIFT) = (value))</span></div><div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;</div><div class="line"><a name="l06025"></a><span class="lineno"> 6025</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRG_SP2(base) ((AIPS_PACRG_REG(base) &amp; AIPS_PACRG_SP2_MASK) &gt;&gt; AIPS_PACRG_SP2_SHIFT)</span></div><div class="line"><a name="l06026"></a><span class="lineno"> 6026</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRG_SP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_SP2_SHIFT))</span></div><div class="line"><a name="l06027"></a><span class="lineno"> 6027</span>&#160;</div><div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRG_SP2(base, value) (AIPS_RMW_PACRG(base, AIPS_PACRG_SP2_MASK, AIPS_PACRG_SP2(value)))</span></div><div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRG_SP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_SP2_SHIFT) = (value))</span></div><div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;</div><div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRG_TP1(base) ((AIPS_PACRG_REG(base) &amp; AIPS_PACRG_TP1_MASK) &gt;&gt; AIPS_PACRG_TP1_SHIFT)</span></div><div class="line"><a name="l06047"></a><span class="lineno"> 6047</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRG_TP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_TP1_SHIFT))</span></div><div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160;</div><div class="line"><a name="l06050"></a><span class="lineno"> 6050</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRG_TP1(base, value) (AIPS_RMW_PACRG(base, AIPS_PACRG_TP1_MASK, AIPS_PACRG_TP1(value)))</span></div><div class="line"><a name="l06051"></a><span class="lineno"> 6051</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRG_TP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_TP1_SHIFT) = (value))</span></div><div class="line"><a name="l06052"></a><span class="lineno"> 6052</span>&#160;</div><div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRG_WP1(base) ((AIPS_PACRG_REG(base) &amp; AIPS_PACRG_WP1_MASK) &gt;&gt; AIPS_PACRG_WP1_SHIFT)</span></div><div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRG_WP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_WP1_SHIFT))</span></div><div class="line"><a name="l06069"></a><span class="lineno"> 6069</span>&#160;</div><div class="line"><a name="l06071"></a><span class="lineno"> 6071</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRG_WP1(base, value) (AIPS_RMW_PACRG(base, AIPS_PACRG_WP1_MASK, AIPS_PACRG_WP1(value)))</span></div><div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRG_WP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_WP1_SHIFT) = (value))</span></div><div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;</div><div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRG_SP1(base) ((AIPS_PACRG_REG(base) &amp; AIPS_PACRG_SP1_MASK) &gt;&gt; AIPS_PACRG_SP1_SHIFT)</span></div><div class="line"><a name="l06092"></a><span class="lineno"> 6092</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRG_SP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_SP1_SHIFT))</span></div><div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;</div><div class="line"><a name="l06095"></a><span class="lineno"> 6095</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRG_SP1(base, value) (AIPS_RMW_PACRG(base, AIPS_PACRG_SP1_MASK, AIPS_PACRG_SP1(value)))</span></div><div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRG_SP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_SP1_SHIFT) = (value))</span></div><div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;</div><div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRG_TP0(base) ((AIPS_PACRG_REG(base) &amp; AIPS_PACRG_TP0_MASK) &gt;&gt; AIPS_PACRG_TP0_SHIFT)</span></div><div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRG_TP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_TP0_SHIFT))</span></div><div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;</div><div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRG_TP0(base, value) (AIPS_RMW_PACRG(base, AIPS_PACRG_TP0_MASK, AIPS_PACRG_TP0(value)))</span></div><div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRG_TP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_TP0_SHIFT) = (value))</span></div><div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160;</div><div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRG_WP0(base) ((AIPS_PACRG_REG(base) &amp; AIPS_PACRG_WP0_MASK) &gt;&gt; AIPS_PACRG_WP0_SHIFT)</span></div><div class="line"><a name="l06134"></a><span class="lineno"> 6134</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRG_WP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_WP0_SHIFT))</span></div><div class="line"><a name="l06135"></a><span class="lineno"> 6135</span>&#160;</div><div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRG_WP0(base, value) (AIPS_RMW_PACRG(base, AIPS_PACRG_WP0_MASK, AIPS_PACRG_WP0(value)))</span></div><div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRG_WP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_WP0_SHIFT) = (value))</span></div><div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;</div><div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRG_SP0(base) ((AIPS_PACRG_REG(base) &amp; AIPS_PACRG_SP0_MASK) &gt;&gt; AIPS_PACRG_SP0_SHIFT)</span></div><div class="line"><a name="l06158"></a><span class="lineno"> 6158</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRG_SP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_SP0_SHIFT))</span></div><div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;</div><div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRG_SP0(base, value) (AIPS_RMW_PACRG(base, AIPS_PACRG_SP0_MASK, AIPS_PACRG_SP0(value)))</span></div><div class="line"><a name="l06162"></a><span class="lineno"> 6162</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRG_SP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRG_REG(base), AIPS_PACRG_SP0_SHIFT) = (value))</span></div><div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;</div><div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRH(base)      (AIPS_PACRH_REG(base))</span></div><div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRH(base, value) (AIPS_PACRH_REG(base) = (value))</span></div><div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;<span class="preprocessor">#define AIPS_RMW_PACRH(base, mask, value) (AIPS_WR_PACRH(base, (AIPS_RD_PACRH(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;<span class="preprocessor">#define AIPS_SET_PACRH(base, value) (AIPS_WR_PACRH(base, AIPS_RD_PACRH(base) |  (value)))</span></div><div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;<span class="preprocessor">#define AIPS_CLR_PACRH(base, value) (AIPS_WR_PACRH(base, AIPS_RD_PACRH(base) &amp; ~(value)))</span></div><div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;<span class="preprocessor">#define AIPS_TOG_PACRH(base, value) (AIPS_WR_PACRH(base, AIPS_RD_PACRH(base) ^  (value)))</span></div><div class="line"><a name="l06188"></a><span class="lineno"> 6188</span>&#160;</div><div class="line"><a name="l06190"></a><span class="lineno"> 6190</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06191"></a><span class="lineno"> 6191</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRH bitfields</span></div><div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;</div><div class="line"><a name="l06207"></a><span class="lineno"> 6207</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRH_TP7(base) ((AIPS_PACRH_REG(base) &amp; AIPS_PACRH_TP7_MASK) &gt;&gt; AIPS_PACRH_TP7_SHIFT)</span></div><div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRH_TP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_TP7_SHIFT))</span></div><div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;</div><div class="line"><a name="l06211"></a><span class="lineno"> 6211</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRH_TP7(base, value) (AIPS_RMW_PACRH(base, AIPS_PACRH_TP7_MASK, AIPS_PACRH_TP7(value)))</span></div><div class="line"><a name="l06212"></a><span class="lineno"> 6212</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRH_TP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_TP7_SHIFT) = (value))</span></div><div class="line"><a name="l06213"></a><span class="lineno"> 6213</span>&#160;</div><div class="line"><a name="l06228"></a><span class="lineno"> 6228</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRH_WP7(base) ((AIPS_PACRH_REG(base) &amp; AIPS_PACRH_WP7_MASK) &gt;&gt; AIPS_PACRH_WP7_SHIFT)</span></div><div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRH_WP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_WP7_SHIFT))</span></div><div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160;</div><div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRH_WP7(base, value) (AIPS_RMW_PACRH(base, AIPS_PACRH_WP7_MASK, AIPS_PACRH_WP7(value)))</span></div><div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRH_WP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_WP7_SHIFT) = (value))</span></div><div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;</div><div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRH_SP7(base) ((AIPS_PACRH_REG(base) &amp; AIPS_PACRH_SP7_MASK) &gt;&gt; AIPS_PACRH_SP7_SHIFT)</span></div><div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRH_SP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_SP7_SHIFT))</span></div><div class="line"><a name="l06254"></a><span class="lineno"> 6254</span>&#160;</div><div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRH_SP7(base, value) (AIPS_RMW_PACRH(base, AIPS_PACRH_SP7_MASK, AIPS_PACRH_SP7(value)))</span></div><div class="line"><a name="l06257"></a><span class="lineno"> 6257</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRH_SP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_SP7_SHIFT) = (value))</span></div><div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;</div><div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRH_TP6(base) ((AIPS_PACRH_REG(base) &amp; AIPS_PACRH_TP6_MASK) &gt;&gt; AIPS_PACRH_TP6_SHIFT)</span></div><div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRH_TP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_TP6_SHIFT))</span></div><div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160;</div><div class="line"><a name="l06277"></a><span class="lineno"> 6277</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRH_TP6(base, value) (AIPS_RMW_PACRH(base, AIPS_PACRH_TP6_MASK, AIPS_PACRH_TP6(value)))</span></div><div class="line"><a name="l06278"></a><span class="lineno"> 6278</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRH_TP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_TP6_SHIFT) = (value))</span></div><div class="line"><a name="l06279"></a><span class="lineno"> 6279</span>&#160;</div><div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRH_WP6(base) ((AIPS_PACRH_REG(base) &amp; AIPS_PACRH_WP6_MASK) &gt;&gt; AIPS_PACRH_WP6_SHIFT)</span></div><div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRH_WP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_WP6_SHIFT))</span></div><div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;</div><div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRH_WP6(base, value) (AIPS_RMW_PACRH(base, AIPS_PACRH_WP6_MASK, AIPS_PACRH_WP6(value)))</span></div><div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRH_WP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_WP6_SHIFT) = (value))</span></div><div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;</div><div class="line"><a name="l06318"></a><span class="lineno"> 6318</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRH_SP6(base) ((AIPS_PACRH_REG(base) &amp; AIPS_PACRH_SP6_MASK) &gt;&gt; AIPS_PACRH_SP6_SHIFT)</span></div><div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRH_SP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_SP6_SHIFT))</span></div><div class="line"><a name="l06320"></a><span class="lineno"> 6320</span>&#160;</div><div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRH_SP6(base, value) (AIPS_RMW_PACRH(base, AIPS_PACRH_SP6_MASK, AIPS_PACRH_SP6(value)))</span></div><div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRH_SP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_SP6_SHIFT) = (value))</span></div><div class="line"><a name="l06324"></a><span class="lineno"> 6324</span>&#160;</div><div class="line"><a name="l06339"></a><span class="lineno"> 6339</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRH_TP5(base) ((AIPS_PACRH_REG(base) &amp; AIPS_PACRH_TP5_MASK) &gt;&gt; AIPS_PACRH_TP5_SHIFT)</span></div><div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRH_TP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_TP5_SHIFT))</span></div><div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160;</div><div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRH_TP5(base, value) (AIPS_RMW_PACRH(base, AIPS_PACRH_TP5_MASK, AIPS_PACRH_TP5(value)))</span></div><div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRH_TP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_TP5_SHIFT) = (value))</span></div><div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160;</div><div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRH_WP5(base) ((AIPS_PACRH_REG(base) &amp; AIPS_PACRH_WP5_MASK) &gt;&gt; AIPS_PACRH_WP5_SHIFT)</span></div><div class="line"><a name="l06361"></a><span class="lineno"> 6361</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRH_WP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_WP5_SHIFT))</span></div><div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;</div><div class="line"><a name="l06364"></a><span class="lineno"> 6364</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRH_WP5(base, value) (AIPS_RMW_PACRH(base, AIPS_PACRH_WP5_MASK, AIPS_PACRH_WP5(value)))</span></div><div class="line"><a name="l06365"></a><span class="lineno"> 6365</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRH_WP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_WP5_SHIFT) = (value))</span></div><div class="line"><a name="l06366"></a><span class="lineno"> 6366</span>&#160;</div><div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRH_SP5(base) ((AIPS_PACRH_REG(base) &amp; AIPS_PACRH_SP5_MASK) &gt;&gt; AIPS_PACRH_SP5_SHIFT)</span></div><div class="line"><a name="l06385"></a><span class="lineno"> 6385</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRH_SP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_SP5_SHIFT))</span></div><div class="line"><a name="l06386"></a><span class="lineno"> 6386</span>&#160;</div><div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRH_SP5(base, value) (AIPS_RMW_PACRH(base, AIPS_PACRH_SP5_MASK, AIPS_PACRH_SP5(value)))</span></div><div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRH_SP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_SP5_SHIFT) = (value))</span></div><div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;</div><div class="line"><a name="l06405"></a><span class="lineno"> 6405</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRH_TP4(base) ((AIPS_PACRH_REG(base) &amp; AIPS_PACRH_TP4_MASK) &gt;&gt; AIPS_PACRH_TP4_SHIFT)</span></div><div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRH_TP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_TP4_SHIFT))</span></div><div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;</div><div class="line"><a name="l06409"></a><span class="lineno"> 6409</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRH_TP4(base, value) (AIPS_RMW_PACRH(base, AIPS_PACRH_TP4_MASK, AIPS_PACRH_TP4(value)))</span></div><div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRH_TP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_TP4_SHIFT) = (value))</span></div><div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160;</div><div class="line"><a name="l06426"></a><span class="lineno"> 6426</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRH_WP4(base) ((AIPS_PACRH_REG(base) &amp; AIPS_PACRH_WP4_MASK) &gt;&gt; AIPS_PACRH_WP4_SHIFT)</span></div><div class="line"><a name="l06427"></a><span class="lineno"> 6427</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRH_WP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_WP4_SHIFT))</span></div><div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160;</div><div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRH_WP4(base, value) (AIPS_RMW_PACRH(base, AIPS_PACRH_WP4_MASK, AIPS_PACRH_WP4(value)))</span></div><div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRH_WP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_WP4_SHIFT) = (value))</span></div><div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160;</div><div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRH_SP4(base) ((AIPS_PACRH_REG(base) &amp; AIPS_PACRH_SP4_MASK) &gt;&gt; AIPS_PACRH_SP4_SHIFT)</span></div><div class="line"><a name="l06451"></a><span class="lineno"> 6451</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRH_SP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_SP4_SHIFT))</span></div><div class="line"><a name="l06452"></a><span class="lineno"> 6452</span>&#160;</div><div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRH_SP4(base, value) (AIPS_RMW_PACRH(base, AIPS_PACRH_SP4_MASK, AIPS_PACRH_SP4(value)))</span></div><div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRH_SP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_SP4_SHIFT) = (value))</span></div><div class="line"><a name="l06456"></a><span class="lineno"> 6456</span>&#160;</div><div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRH_TP3(base) ((AIPS_PACRH_REG(base) &amp; AIPS_PACRH_TP3_MASK) &gt;&gt; AIPS_PACRH_TP3_SHIFT)</span></div><div class="line"><a name="l06472"></a><span class="lineno"> 6472</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRH_TP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_TP3_SHIFT))</span></div><div class="line"><a name="l06473"></a><span class="lineno"> 6473</span>&#160;</div><div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRH_TP3(base, value) (AIPS_RMW_PACRH(base, AIPS_PACRH_TP3_MASK, AIPS_PACRH_TP3(value)))</span></div><div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRH_TP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_TP3_SHIFT) = (value))</span></div><div class="line"><a name="l06477"></a><span class="lineno"> 6477</span>&#160;</div><div class="line"><a name="l06492"></a><span class="lineno"> 6492</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRH_WP3(base) ((AIPS_PACRH_REG(base) &amp; AIPS_PACRH_WP3_MASK) &gt;&gt; AIPS_PACRH_WP3_SHIFT)</span></div><div class="line"><a name="l06493"></a><span class="lineno"> 6493</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRH_WP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_WP3_SHIFT))</span></div><div class="line"><a name="l06494"></a><span class="lineno"> 6494</span>&#160;</div><div class="line"><a name="l06496"></a><span class="lineno"> 6496</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRH_WP3(base, value) (AIPS_RMW_PACRH(base, AIPS_PACRH_WP3_MASK, AIPS_PACRH_WP3(value)))</span></div><div class="line"><a name="l06497"></a><span class="lineno"> 6497</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRH_WP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_WP3_SHIFT) = (value))</span></div><div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160;</div><div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRH_SP3(base) ((AIPS_PACRH_REG(base) &amp; AIPS_PACRH_SP3_MASK) &gt;&gt; AIPS_PACRH_SP3_SHIFT)</span></div><div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRH_SP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_SP3_SHIFT))</span></div><div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160;</div><div class="line"><a name="l06520"></a><span class="lineno"> 6520</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRH_SP3(base, value) (AIPS_RMW_PACRH(base, AIPS_PACRH_SP3_MASK, AIPS_PACRH_SP3(value)))</span></div><div class="line"><a name="l06521"></a><span class="lineno"> 6521</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRH_SP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_SP3_SHIFT) = (value))</span></div><div class="line"><a name="l06522"></a><span class="lineno"> 6522</span>&#160;</div><div class="line"><a name="l06537"></a><span class="lineno"> 6537</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRH_TP2(base) ((AIPS_PACRH_REG(base) &amp; AIPS_PACRH_TP2_MASK) &gt;&gt; AIPS_PACRH_TP2_SHIFT)</span></div><div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRH_TP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_TP2_SHIFT))</span></div><div class="line"><a name="l06539"></a><span class="lineno"> 6539</span>&#160;</div><div class="line"><a name="l06541"></a><span class="lineno"> 6541</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRH_TP2(base, value) (AIPS_RMW_PACRH(base, AIPS_PACRH_TP2_MASK, AIPS_PACRH_TP2(value)))</span></div><div class="line"><a name="l06542"></a><span class="lineno"> 6542</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRH_TP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_TP2_SHIFT) = (value))</span></div><div class="line"><a name="l06543"></a><span class="lineno"> 6543</span>&#160;</div><div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRH_WP2(base) ((AIPS_PACRH_REG(base) &amp; AIPS_PACRH_WP2_MASK) &gt;&gt; AIPS_PACRH_WP2_SHIFT)</span></div><div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRH_WP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_WP2_SHIFT))</span></div><div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;</div><div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRH_WP2(base, value) (AIPS_RMW_PACRH(base, AIPS_PACRH_WP2_MASK, AIPS_PACRH_WP2(value)))</span></div><div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRH_WP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_WP2_SHIFT) = (value))</span></div><div class="line"><a name="l06564"></a><span class="lineno"> 6564</span>&#160;</div><div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRH_SP2(base) ((AIPS_PACRH_REG(base) &amp; AIPS_PACRH_SP2_MASK) &gt;&gt; AIPS_PACRH_SP2_SHIFT)</span></div><div class="line"><a name="l06583"></a><span class="lineno"> 6583</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRH_SP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_SP2_SHIFT))</span></div><div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160;</div><div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRH_SP2(base, value) (AIPS_RMW_PACRH(base, AIPS_PACRH_SP2_MASK, AIPS_PACRH_SP2(value)))</span></div><div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRH_SP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_SP2_SHIFT) = (value))</span></div><div class="line"><a name="l06588"></a><span class="lineno"> 6588</span>&#160;</div><div class="line"><a name="l06603"></a><span class="lineno"> 6603</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRH_TP1(base) ((AIPS_PACRH_REG(base) &amp; AIPS_PACRH_TP1_MASK) &gt;&gt; AIPS_PACRH_TP1_SHIFT)</span></div><div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRH_TP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_TP1_SHIFT))</span></div><div class="line"><a name="l06605"></a><span class="lineno"> 6605</span>&#160;</div><div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRH_TP1(base, value) (AIPS_RMW_PACRH(base, AIPS_PACRH_TP1_MASK, AIPS_PACRH_TP1(value)))</span></div><div class="line"><a name="l06608"></a><span class="lineno"> 6608</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRH_TP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_TP1_SHIFT) = (value))</span></div><div class="line"><a name="l06609"></a><span class="lineno"> 6609</span>&#160;</div><div class="line"><a name="l06624"></a><span class="lineno"> 6624</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRH_WP1(base) ((AIPS_PACRH_REG(base) &amp; AIPS_PACRH_WP1_MASK) &gt;&gt; AIPS_PACRH_WP1_SHIFT)</span></div><div class="line"><a name="l06625"></a><span class="lineno"> 6625</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRH_WP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_WP1_SHIFT))</span></div><div class="line"><a name="l06626"></a><span class="lineno"> 6626</span>&#160;</div><div class="line"><a name="l06628"></a><span class="lineno"> 6628</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRH_WP1(base, value) (AIPS_RMW_PACRH(base, AIPS_PACRH_WP1_MASK, AIPS_PACRH_WP1(value)))</span></div><div class="line"><a name="l06629"></a><span class="lineno"> 6629</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRH_WP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_WP1_SHIFT) = (value))</span></div><div class="line"><a name="l06630"></a><span class="lineno"> 6630</span>&#160;</div><div class="line"><a name="l06648"></a><span class="lineno"> 6648</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRH_SP1(base) ((AIPS_PACRH_REG(base) &amp; AIPS_PACRH_SP1_MASK) &gt;&gt; AIPS_PACRH_SP1_SHIFT)</span></div><div class="line"><a name="l06649"></a><span class="lineno"> 6649</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRH_SP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_SP1_SHIFT))</span></div><div class="line"><a name="l06650"></a><span class="lineno"> 6650</span>&#160;</div><div class="line"><a name="l06652"></a><span class="lineno"> 6652</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRH_SP1(base, value) (AIPS_RMW_PACRH(base, AIPS_PACRH_SP1_MASK, AIPS_PACRH_SP1(value)))</span></div><div class="line"><a name="l06653"></a><span class="lineno"> 6653</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRH_SP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_SP1_SHIFT) = (value))</span></div><div class="line"><a name="l06654"></a><span class="lineno"> 6654</span>&#160;</div><div class="line"><a name="l06669"></a><span class="lineno"> 6669</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRH_TP0(base) ((AIPS_PACRH_REG(base) &amp; AIPS_PACRH_TP0_MASK) &gt;&gt; AIPS_PACRH_TP0_SHIFT)</span></div><div class="line"><a name="l06670"></a><span class="lineno"> 6670</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRH_TP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_TP0_SHIFT))</span></div><div class="line"><a name="l06671"></a><span class="lineno"> 6671</span>&#160;</div><div class="line"><a name="l06673"></a><span class="lineno"> 6673</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRH_TP0(base, value) (AIPS_RMW_PACRH(base, AIPS_PACRH_TP0_MASK, AIPS_PACRH_TP0(value)))</span></div><div class="line"><a name="l06674"></a><span class="lineno"> 6674</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRH_TP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_TP0_SHIFT) = (value))</span></div><div class="line"><a name="l06675"></a><span class="lineno"> 6675</span>&#160;</div><div class="line"><a name="l06690"></a><span class="lineno"> 6690</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRH_WP0(base) ((AIPS_PACRH_REG(base) &amp; AIPS_PACRH_WP0_MASK) &gt;&gt; AIPS_PACRH_WP0_SHIFT)</span></div><div class="line"><a name="l06691"></a><span class="lineno"> 6691</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRH_WP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_WP0_SHIFT))</span></div><div class="line"><a name="l06692"></a><span class="lineno"> 6692</span>&#160;</div><div class="line"><a name="l06694"></a><span class="lineno"> 6694</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRH_WP0(base, value) (AIPS_RMW_PACRH(base, AIPS_PACRH_WP0_MASK, AIPS_PACRH_WP0(value)))</span></div><div class="line"><a name="l06695"></a><span class="lineno"> 6695</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRH_WP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_WP0_SHIFT) = (value))</span></div><div class="line"><a name="l06696"></a><span class="lineno"> 6696</span>&#160;</div><div class="line"><a name="l06714"></a><span class="lineno"> 6714</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRH_SP0(base) ((AIPS_PACRH_REG(base) &amp; AIPS_PACRH_SP0_MASK) &gt;&gt; AIPS_PACRH_SP0_SHIFT)</span></div><div class="line"><a name="l06715"></a><span class="lineno"> 6715</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRH_SP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_SP0_SHIFT))</span></div><div class="line"><a name="l06716"></a><span class="lineno"> 6716</span>&#160;</div><div class="line"><a name="l06718"></a><span class="lineno"> 6718</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRH_SP0(base, value) (AIPS_RMW_PACRH(base, AIPS_PACRH_SP0_MASK, AIPS_PACRH_SP0(value)))</span></div><div class="line"><a name="l06719"></a><span class="lineno"> 6719</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRH_SP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRH_REG(base), AIPS_PACRH_SP0_SHIFT) = (value))</span></div><div class="line"><a name="l06720"></a><span class="lineno"> 6720</span>&#160;</div><div class="line"><a name="l06739"></a><span class="lineno"> 6739</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRI(base)      (AIPS_PACRI_REG(base))</span></div><div class="line"><a name="l06740"></a><span class="lineno"> 6740</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRI(base, value) (AIPS_PACRI_REG(base) = (value))</span></div><div class="line"><a name="l06741"></a><span class="lineno"> 6741</span>&#160;<span class="preprocessor">#define AIPS_RMW_PACRI(base, mask, value) (AIPS_WR_PACRI(base, (AIPS_RD_PACRI(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l06742"></a><span class="lineno"> 6742</span>&#160;<span class="preprocessor">#define AIPS_SET_PACRI(base, value) (AIPS_WR_PACRI(base, AIPS_RD_PACRI(base) |  (value)))</span></div><div class="line"><a name="l06743"></a><span class="lineno"> 6743</span>&#160;<span class="preprocessor">#define AIPS_CLR_PACRI(base, value) (AIPS_WR_PACRI(base, AIPS_RD_PACRI(base) &amp; ~(value)))</span></div><div class="line"><a name="l06744"></a><span class="lineno"> 6744</span>&#160;<span class="preprocessor">#define AIPS_TOG_PACRI(base, value) (AIPS_WR_PACRI(base, AIPS_RD_PACRI(base) ^  (value)))</span></div><div class="line"><a name="l06745"></a><span class="lineno"> 6745</span>&#160;</div><div class="line"><a name="l06747"></a><span class="lineno"> 6747</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06748"></a><span class="lineno"> 6748</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRI bitfields</span></div><div class="line"><a name="l06749"></a><span class="lineno"> 6749</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06750"></a><span class="lineno"> 6750</span>&#160;</div><div class="line"><a name="l06764"></a><span class="lineno"> 6764</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRI_TP7(base) ((AIPS_PACRI_REG(base) &amp; AIPS_PACRI_TP7_MASK) &gt;&gt; AIPS_PACRI_TP7_SHIFT)</span></div><div class="line"><a name="l06765"></a><span class="lineno"> 6765</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRI_TP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_TP7_SHIFT))</span></div><div class="line"><a name="l06766"></a><span class="lineno"> 6766</span>&#160;</div><div class="line"><a name="l06768"></a><span class="lineno"> 6768</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRI_TP7(base, value) (AIPS_RMW_PACRI(base, AIPS_PACRI_TP7_MASK, AIPS_PACRI_TP7(value)))</span></div><div class="line"><a name="l06769"></a><span class="lineno"> 6769</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRI_TP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_TP7_SHIFT) = (value))</span></div><div class="line"><a name="l06770"></a><span class="lineno"> 6770</span>&#160;</div><div class="line"><a name="l06785"></a><span class="lineno"> 6785</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRI_WP7(base) ((AIPS_PACRI_REG(base) &amp; AIPS_PACRI_WP7_MASK) &gt;&gt; AIPS_PACRI_WP7_SHIFT)</span></div><div class="line"><a name="l06786"></a><span class="lineno"> 6786</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRI_WP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_WP7_SHIFT))</span></div><div class="line"><a name="l06787"></a><span class="lineno"> 6787</span>&#160;</div><div class="line"><a name="l06789"></a><span class="lineno"> 6789</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRI_WP7(base, value) (AIPS_RMW_PACRI(base, AIPS_PACRI_WP7_MASK, AIPS_PACRI_WP7(value)))</span></div><div class="line"><a name="l06790"></a><span class="lineno"> 6790</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRI_WP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_WP7_SHIFT) = (value))</span></div><div class="line"><a name="l06791"></a><span class="lineno"> 6791</span>&#160;</div><div class="line"><a name="l06809"></a><span class="lineno"> 6809</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRI_SP7(base) ((AIPS_PACRI_REG(base) &amp; AIPS_PACRI_SP7_MASK) &gt;&gt; AIPS_PACRI_SP7_SHIFT)</span></div><div class="line"><a name="l06810"></a><span class="lineno"> 6810</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRI_SP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_SP7_SHIFT))</span></div><div class="line"><a name="l06811"></a><span class="lineno"> 6811</span>&#160;</div><div class="line"><a name="l06813"></a><span class="lineno"> 6813</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRI_SP7(base, value) (AIPS_RMW_PACRI(base, AIPS_PACRI_SP7_MASK, AIPS_PACRI_SP7(value)))</span></div><div class="line"><a name="l06814"></a><span class="lineno"> 6814</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRI_SP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_SP7_SHIFT) = (value))</span></div><div class="line"><a name="l06815"></a><span class="lineno"> 6815</span>&#160;</div><div class="line"><a name="l06830"></a><span class="lineno"> 6830</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRI_TP6(base) ((AIPS_PACRI_REG(base) &amp; AIPS_PACRI_TP6_MASK) &gt;&gt; AIPS_PACRI_TP6_SHIFT)</span></div><div class="line"><a name="l06831"></a><span class="lineno"> 6831</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRI_TP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_TP6_SHIFT))</span></div><div class="line"><a name="l06832"></a><span class="lineno"> 6832</span>&#160;</div><div class="line"><a name="l06834"></a><span class="lineno"> 6834</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRI_TP6(base, value) (AIPS_RMW_PACRI(base, AIPS_PACRI_TP6_MASK, AIPS_PACRI_TP6(value)))</span></div><div class="line"><a name="l06835"></a><span class="lineno"> 6835</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRI_TP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_TP6_SHIFT) = (value))</span></div><div class="line"><a name="l06836"></a><span class="lineno"> 6836</span>&#160;</div><div class="line"><a name="l06851"></a><span class="lineno"> 6851</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRI_WP6(base) ((AIPS_PACRI_REG(base) &amp; AIPS_PACRI_WP6_MASK) &gt;&gt; AIPS_PACRI_WP6_SHIFT)</span></div><div class="line"><a name="l06852"></a><span class="lineno"> 6852</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRI_WP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_WP6_SHIFT))</span></div><div class="line"><a name="l06853"></a><span class="lineno"> 6853</span>&#160;</div><div class="line"><a name="l06855"></a><span class="lineno"> 6855</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRI_WP6(base, value) (AIPS_RMW_PACRI(base, AIPS_PACRI_WP6_MASK, AIPS_PACRI_WP6(value)))</span></div><div class="line"><a name="l06856"></a><span class="lineno"> 6856</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRI_WP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_WP6_SHIFT) = (value))</span></div><div class="line"><a name="l06857"></a><span class="lineno"> 6857</span>&#160;</div><div class="line"><a name="l06875"></a><span class="lineno"> 6875</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRI_SP6(base) ((AIPS_PACRI_REG(base) &amp; AIPS_PACRI_SP6_MASK) &gt;&gt; AIPS_PACRI_SP6_SHIFT)</span></div><div class="line"><a name="l06876"></a><span class="lineno"> 6876</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRI_SP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_SP6_SHIFT))</span></div><div class="line"><a name="l06877"></a><span class="lineno"> 6877</span>&#160;</div><div class="line"><a name="l06879"></a><span class="lineno"> 6879</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRI_SP6(base, value) (AIPS_RMW_PACRI(base, AIPS_PACRI_SP6_MASK, AIPS_PACRI_SP6(value)))</span></div><div class="line"><a name="l06880"></a><span class="lineno"> 6880</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRI_SP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_SP6_SHIFT) = (value))</span></div><div class="line"><a name="l06881"></a><span class="lineno"> 6881</span>&#160;</div><div class="line"><a name="l06896"></a><span class="lineno"> 6896</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRI_TP5(base) ((AIPS_PACRI_REG(base) &amp; AIPS_PACRI_TP5_MASK) &gt;&gt; AIPS_PACRI_TP5_SHIFT)</span></div><div class="line"><a name="l06897"></a><span class="lineno"> 6897</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRI_TP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_TP5_SHIFT))</span></div><div class="line"><a name="l06898"></a><span class="lineno"> 6898</span>&#160;</div><div class="line"><a name="l06900"></a><span class="lineno"> 6900</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRI_TP5(base, value) (AIPS_RMW_PACRI(base, AIPS_PACRI_TP5_MASK, AIPS_PACRI_TP5(value)))</span></div><div class="line"><a name="l06901"></a><span class="lineno"> 6901</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRI_TP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_TP5_SHIFT) = (value))</span></div><div class="line"><a name="l06902"></a><span class="lineno"> 6902</span>&#160;</div><div class="line"><a name="l06917"></a><span class="lineno"> 6917</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRI_WP5(base) ((AIPS_PACRI_REG(base) &amp; AIPS_PACRI_WP5_MASK) &gt;&gt; AIPS_PACRI_WP5_SHIFT)</span></div><div class="line"><a name="l06918"></a><span class="lineno"> 6918</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRI_WP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_WP5_SHIFT))</span></div><div class="line"><a name="l06919"></a><span class="lineno"> 6919</span>&#160;</div><div class="line"><a name="l06921"></a><span class="lineno"> 6921</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRI_WP5(base, value) (AIPS_RMW_PACRI(base, AIPS_PACRI_WP5_MASK, AIPS_PACRI_WP5(value)))</span></div><div class="line"><a name="l06922"></a><span class="lineno"> 6922</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRI_WP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_WP5_SHIFT) = (value))</span></div><div class="line"><a name="l06923"></a><span class="lineno"> 6923</span>&#160;</div><div class="line"><a name="l06941"></a><span class="lineno"> 6941</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRI_SP5(base) ((AIPS_PACRI_REG(base) &amp; AIPS_PACRI_SP5_MASK) &gt;&gt; AIPS_PACRI_SP5_SHIFT)</span></div><div class="line"><a name="l06942"></a><span class="lineno"> 6942</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRI_SP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_SP5_SHIFT))</span></div><div class="line"><a name="l06943"></a><span class="lineno"> 6943</span>&#160;</div><div class="line"><a name="l06945"></a><span class="lineno"> 6945</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRI_SP5(base, value) (AIPS_RMW_PACRI(base, AIPS_PACRI_SP5_MASK, AIPS_PACRI_SP5(value)))</span></div><div class="line"><a name="l06946"></a><span class="lineno"> 6946</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRI_SP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_SP5_SHIFT) = (value))</span></div><div class="line"><a name="l06947"></a><span class="lineno"> 6947</span>&#160;</div><div class="line"><a name="l06962"></a><span class="lineno"> 6962</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRI_TP4(base) ((AIPS_PACRI_REG(base) &amp; AIPS_PACRI_TP4_MASK) &gt;&gt; AIPS_PACRI_TP4_SHIFT)</span></div><div class="line"><a name="l06963"></a><span class="lineno"> 6963</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRI_TP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_TP4_SHIFT))</span></div><div class="line"><a name="l06964"></a><span class="lineno"> 6964</span>&#160;</div><div class="line"><a name="l06966"></a><span class="lineno"> 6966</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRI_TP4(base, value) (AIPS_RMW_PACRI(base, AIPS_PACRI_TP4_MASK, AIPS_PACRI_TP4(value)))</span></div><div class="line"><a name="l06967"></a><span class="lineno"> 6967</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRI_TP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_TP4_SHIFT) = (value))</span></div><div class="line"><a name="l06968"></a><span class="lineno"> 6968</span>&#160;</div><div class="line"><a name="l06983"></a><span class="lineno"> 6983</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRI_WP4(base) ((AIPS_PACRI_REG(base) &amp; AIPS_PACRI_WP4_MASK) &gt;&gt; AIPS_PACRI_WP4_SHIFT)</span></div><div class="line"><a name="l06984"></a><span class="lineno"> 6984</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRI_WP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_WP4_SHIFT))</span></div><div class="line"><a name="l06985"></a><span class="lineno"> 6985</span>&#160;</div><div class="line"><a name="l06987"></a><span class="lineno"> 6987</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRI_WP4(base, value) (AIPS_RMW_PACRI(base, AIPS_PACRI_WP4_MASK, AIPS_PACRI_WP4(value)))</span></div><div class="line"><a name="l06988"></a><span class="lineno"> 6988</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRI_WP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_WP4_SHIFT) = (value))</span></div><div class="line"><a name="l06989"></a><span class="lineno"> 6989</span>&#160;</div><div class="line"><a name="l07007"></a><span class="lineno"> 7007</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRI_SP4(base) ((AIPS_PACRI_REG(base) &amp; AIPS_PACRI_SP4_MASK) &gt;&gt; AIPS_PACRI_SP4_SHIFT)</span></div><div class="line"><a name="l07008"></a><span class="lineno"> 7008</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRI_SP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_SP4_SHIFT))</span></div><div class="line"><a name="l07009"></a><span class="lineno"> 7009</span>&#160;</div><div class="line"><a name="l07011"></a><span class="lineno"> 7011</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRI_SP4(base, value) (AIPS_RMW_PACRI(base, AIPS_PACRI_SP4_MASK, AIPS_PACRI_SP4(value)))</span></div><div class="line"><a name="l07012"></a><span class="lineno"> 7012</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRI_SP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_SP4_SHIFT) = (value))</span></div><div class="line"><a name="l07013"></a><span class="lineno"> 7013</span>&#160;</div><div class="line"><a name="l07028"></a><span class="lineno"> 7028</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRI_TP3(base) ((AIPS_PACRI_REG(base) &amp; AIPS_PACRI_TP3_MASK) &gt;&gt; AIPS_PACRI_TP3_SHIFT)</span></div><div class="line"><a name="l07029"></a><span class="lineno"> 7029</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRI_TP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_TP3_SHIFT))</span></div><div class="line"><a name="l07030"></a><span class="lineno"> 7030</span>&#160;</div><div class="line"><a name="l07032"></a><span class="lineno"> 7032</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRI_TP3(base, value) (AIPS_RMW_PACRI(base, AIPS_PACRI_TP3_MASK, AIPS_PACRI_TP3(value)))</span></div><div class="line"><a name="l07033"></a><span class="lineno"> 7033</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRI_TP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_TP3_SHIFT) = (value))</span></div><div class="line"><a name="l07034"></a><span class="lineno"> 7034</span>&#160;</div><div class="line"><a name="l07049"></a><span class="lineno"> 7049</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRI_WP3(base) ((AIPS_PACRI_REG(base) &amp; AIPS_PACRI_WP3_MASK) &gt;&gt; AIPS_PACRI_WP3_SHIFT)</span></div><div class="line"><a name="l07050"></a><span class="lineno"> 7050</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRI_WP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_WP3_SHIFT))</span></div><div class="line"><a name="l07051"></a><span class="lineno"> 7051</span>&#160;</div><div class="line"><a name="l07053"></a><span class="lineno"> 7053</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRI_WP3(base, value) (AIPS_RMW_PACRI(base, AIPS_PACRI_WP3_MASK, AIPS_PACRI_WP3(value)))</span></div><div class="line"><a name="l07054"></a><span class="lineno"> 7054</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRI_WP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_WP3_SHIFT) = (value))</span></div><div class="line"><a name="l07055"></a><span class="lineno"> 7055</span>&#160;</div><div class="line"><a name="l07073"></a><span class="lineno"> 7073</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRI_SP3(base) ((AIPS_PACRI_REG(base) &amp; AIPS_PACRI_SP3_MASK) &gt;&gt; AIPS_PACRI_SP3_SHIFT)</span></div><div class="line"><a name="l07074"></a><span class="lineno"> 7074</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRI_SP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_SP3_SHIFT))</span></div><div class="line"><a name="l07075"></a><span class="lineno"> 7075</span>&#160;</div><div class="line"><a name="l07077"></a><span class="lineno"> 7077</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRI_SP3(base, value) (AIPS_RMW_PACRI(base, AIPS_PACRI_SP3_MASK, AIPS_PACRI_SP3(value)))</span></div><div class="line"><a name="l07078"></a><span class="lineno"> 7078</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRI_SP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_SP3_SHIFT) = (value))</span></div><div class="line"><a name="l07079"></a><span class="lineno"> 7079</span>&#160;</div><div class="line"><a name="l07094"></a><span class="lineno"> 7094</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRI_TP2(base) ((AIPS_PACRI_REG(base) &amp; AIPS_PACRI_TP2_MASK) &gt;&gt; AIPS_PACRI_TP2_SHIFT)</span></div><div class="line"><a name="l07095"></a><span class="lineno"> 7095</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRI_TP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_TP2_SHIFT))</span></div><div class="line"><a name="l07096"></a><span class="lineno"> 7096</span>&#160;</div><div class="line"><a name="l07098"></a><span class="lineno"> 7098</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRI_TP2(base, value) (AIPS_RMW_PACRI(base, AIPS_PACRI_TP2_MASK, AIPS_PACRI_TP2(value)))</span></div><div class="line"><a name="l07099"></a><span class="lineno"> 7099</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRI_TP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_TP2_SHIFT) = (value))</span></div><div class="line"><a name="l07100"></a><span class="lineno"> 7100</span>&#160;</div><div class="line"><a name="l07115"></a><span class="lineno"> 7115</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRI_WP2(base) ((AIPS_PACRI_REG(base) &amp; AIPS_PACRI_WP2_MASK) &gt;&gt; AIPS_PACRI_WP2_SHIFT)</span></div><div class="line"><a name="l07116"></a><span class="lineno"> 7116</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRI_WP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_WP2_SHIFT))</span></div><div class="line"><a name="l07117"></a><span class="lineno"> 7117</span>&#160;</div><div class="line"><a name="l07119"></a><span class="lineno"> 7119</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRI_WP2(base, value) (AIPS_RMW_PACRI(base, AIPS_PACRI_WP2_MASK, AIPS_PACRI_WP2(value)))</span></div><div class="line"><a name="l07120"></a><span class="lineno"> 7120</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRI_WP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_WP2_SHIFT) = (value))</span></div><div class="line"><a name="l07121"></a><span class="lineno"> 7121</span>&#160;</div><div class="line"><a name="l07139"></a><span class="lineno"> 7139</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRI_SP2(base) ((AIPS_PACRI_REG(base) &amp; AIPS_PACRI_SP2_MASK) &gt;&gt; AIPS_PACRI_SP2_SHIFT)</span></div><div class="line"><a name="l07140"></a><span class="lineno"> 7140</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRI_SP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_SP2_SHIFT))</span></div><div class="line"><a name="l07141"></a><span class="lineno"> 7141</span>&#160;</div><div class="line"><a name="l07143"></a><span class="lineno"> 7143</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRI_SP2(base, value) (AIPS_RMW_PACRI(base, AIPS_PACRI_SP2_MASK, AIPS_PACRI_SP2(value)))</span></div><div class="line"><a name="l07144"></a><span class="lineno"> 7144</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRI_SP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_SP2_SHIFT) = (value))</span></div><div class="line"><a name="l07145"></a><span class="lineno"> 7145</span>&#160;</div><div class="line"><a name="l07160"></a><span class="lineno"> 7160</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRI_TP1(base) ((AIPS_PACRI_REG(base) &amp; AIPS_PACRI_TP1_MASK) &gt;&gt; AIPS_PACRI_TP1_SHIFT)</span></div><div class="line"><a name="l07161"></a><span class="lineno"> 7161</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRI_TP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_TP1_SHIFT))</span></div><div class="line"><a name="l07162"></a><span class="lineno"> 7162</span>&#160;</div><div class="line"><a name="l07164"></a><span class="lineno"> 7164</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRI_TP1(base, value) (AIPS_RMW_PACRI(base, AIPS_PACRI_TP1_MASK, AIPS_PACRI_TP1(value)))</span></div><div class="line"><a name="l07165"></a><span class="lineno"> 7165</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRI_TP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_TP1_SHIFT) = (value))</span></div><div class="line"><a name="l07166"></a><span class="lineno"> 7166</span>&#160;</div><div class="line"><a name="l07181"></a><span class="lineno"> 7181</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRI_WP1(base) ((AIPS_PACRI_REG(base) &amp; AIPS_PACRI_WP1_MASK) &gt;&gt; AIPS_PACRI_WP1_SHIFT)</span></div><div class="line"><a name="l07182"></a><span class="lineno"> 7182</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRI_WP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_WP1_SHIFT))</span></div><div class="line"><a name="l07183"></a><span class="lineno"> 7183</span>&#160;</div><div class="line"><a name="l07185"></a><span class="lineno"> 7185</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRI_WP1(base, value) (AIPS_RMW_PACRI(base, AIPS_PACRI_WP1_MASK, AIPS_PACRI_WP1(value)))</span></div><div class="line"><a name="l07186"></a><span class="lineno"> 7186</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRI_WP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_WP1_SHIFT) = (value))</span></div><div class="line"><a name="l07187"></a><span class="lineno"> 7187</span>&#160;</div><div class="line"><a name="l07205"></a><span class="lineno"> 7205</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRI_SP1(base) ((AIPS_PACRI_REG(base) &amp; AIPS_PACRI_SP1_MASK) &gt;&gt; AIPS_PACRI_SP1_SHIFT)</span></div><div class="line"><a name="l07206"></a><span class="lineno"> 7206</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRI_SP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_SP1_SHIFT))</span></div><div class="line"><a name="l07207"></a><span class="lineno"> 7207</span>&#160;</div><div class="line"><a name="l07209"></a><span class="lineno"> 7209</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRI_SP1(base, value) (AIPS_RMW_PACRI(base, AIPS_PACRI_SP1_MASK, AIPS_PACRI_SP1(value)))</span></div><div class="line"><a name="l07210"></a><span class="lineno"> 7210</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRI_SP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_SP1_SHIFT) = (value))</span></div><div class="line"><a name="l07211"></a><span class="lineno"> 7211</span>&#160;</div><div class="line"><a name="l07226"></a><span class="lineno"> 7226</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRI_TP0(base) ((AIPS_PACRI_REG(base) &amp; AIPS_PACRI_TP0_MASK) &gt;&gt; AIPS_PACRI_TP0_SHIFT)</span></div><div class="line"><a name="l07227"></a><span class="lineno"> 7227</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRI_TP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_TP0_SHIFT))</span></div><div class="line"><a name="l07228"></a><span class="lineno"> 7228</span>&#160;</div><div class="line"><a name="l07230"></a><span class="lineno"> 7230</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRI_TP0(base, value) (AIPS_RMW_PACRI(base, AIPS_PACRI_TP0_MASK, AIPS_PACRI_TP0(value)))</span></div><div class="line"><a name="l07231"></a><span class="lineno"> 7231</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRI_TP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_TP0_SHIFT) = (value))</span></div><div class="line"><a name="l07232"></a><span class="lineno"> 7232</span>&#160;</div><div class="line"><a name="l07247"></a><span class="lineno"> 7247</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRI_WP0(base) ((AIPS_PACRI_REG(base) &amp; AIPS_PACRI_WP0_MASK) &gt;&gt; AIPS_PACRI_WP0_SHIFT)</span></div><div class="line"><a name="l07248"></a><span class="lineno"> 7248</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRI_WP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_WP0_SHIFT))</span></div><div class="line"><a name="l07249"></a><span class="lineno"> 7249</span>&#160;</div><div class="line"><a name="l07251"></a><span class="lineno"> 7251</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRI_WP0(base, value) (AIPS_RMW_PACRI(base, AIPS_PACRI_WP0_MASK, AIPS_PACRI_WP0(value)))</span></div><div class="line"><a name="l07252"></a><span class="lineno"> 7252</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRI_WP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_WP0_SHIFT) = (value))</span></div><div class="line"><a name="l07253"></a><span class="lineno"> 7253</span>&#160;</div><div class="line"><a name="l07271"></a><span class="lineno"> 7271</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRI_SP0(base) ((AIPS_PACRI_REG(base) &amp; AIPS_PACRI_SP0_MASK) &gt;&gt; AIPS_PACRI_SP0_SHIFT)</span></div><div class="line"><a name="l07272"></a><span class="lineno"> 7272</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRI_SP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_SP0_SHIFT))</span></div><div class="line"><a name="l07273"></a><span class="lineno"> 7273</span>&#160;</div><div class="line"><a name="l07275"></a><span class="lineno"> 7275</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRI_SP0(base, value) (AIPS_RMW_PACRI(base, AIPS_PACRI_SP0_MASK, AIPS_PACRI_SP0(value)))</span></div><div class="line"><a name="l07276"></a><span class="lineno"> 7276</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRI_SP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRI_REG(base), AIPS_PACRI_SP0_SHIFT) = (value))</span></div><div class="line"><a name="l07277"></a><span class="lineno"> 7277</span>&#160;</div><div class="line"><a name="l07296"></a><span class="lineno"> 7296</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRJ(base)      (AIPS_PACRJ_REG(base))</span></div><div class="line"><a name="l07297"></a><span class="lineno"> 7297</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRJ(base, value) (AIPS_PACRJ_REG(base) = (value))</span></div><div class="line"><a name="l07298"></a><span class="lineno"> 7298</span>&#160;<span class="preprocessor">#define AIPS_RMW_PACRJ(base, mask, value) (AIPS_WR_PACRJ(base, (AIPS_RD_PACRJ(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l07299"></a><span class="lineno"> 7299</span>&#160;<span class="preprocessor">#define AIPS_SET_PACRJ(base, value) (AIPS_WR_PACRJ(base, AIPS_RD_PACRJ(base) |  (value)))</span></div><div class="line"><a name="l07300"></a><span class="lineno"> 7300</span>&#160;<span class="preprocessor">#define AIPS_CLR_PACRJ(base, value) (AIPS_WR_PACRJ(base, AIPS_RD_PACRJ(base) &amp; ~(value)))</span></div><div class="line"><a name="l07301"></a><span class="lineno"> 7301</span>&#160;<span class="preprocessor">#define AIPS_TOG_PACRJ(base, value) (AIPS_WR_PACRJ(base, AIPS_RD_PACRJ(base) ^  (value)))</span></div><div class="line"><a name="l07302"></a><span class="lineno"> 7302</span>&#160;</div><div class="line"><a name="l07304"></a><span class="lineno"> 7304</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07305"></a><span class="lineno"> 7305</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRJ bitfields</span></div><div class="line"><a name="l07306"></a><span class="lineno"> 7306</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07307"></a><span class="lineno"> 7307</span>&#160;</div><div class="line"><a name="l07321"></a><span class="lineno"> 7321</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRJ_TP7(base) ((AIPS_PACRJ_REG(base) &amp; AIPS_PACRJ_TP7_MASK) &gt;&gt; AIPS_PACRJ_TP7_SHIFT)</span></div><div class="line"><a name="l07322"></a><span class="lineno"> 7322</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRJ_TP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_TP7_SHIFT))</span></div><div class="line"><a name="l07323"></a><span class="lineno"> 7323</span>&#160;</div><div class="line"><a name="l07325"></a><span class="lineno"> 7325</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRJ_TP7(base, value) (AIPS_RMW_PACRJ(base, AIPS_PACRJ_TP7_MASK, AIPS_PACRJ_TP7(value)))</span></div><div class="line"><a name="l07326"></a><span class="lineno"> 7326</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRJ_TP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_TP7_SHIFT) = (value))</span></div><div class="line"><a name="l07327"></a><span class="lineno"> 7327</span>&#160;</div><div class="line"><a name="l07342"></a><span class="lineno"> 7342</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRJ_WP7(base) ((AIPS_PACRJ_REG(base) &amp; AIPS_PACRJ_WP7_MASK) &gt;&gt; AIPS_PACRJ_WP7_SHIFT)</span></div><div class="line"><a name="l07343"></a><span class="lineno"> 7343</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRJ_WP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_WP7_SHIFT))</span></div><div class="line"><a name="l07344"></a><span class="lineno"> 7344</span>&#160;</div><div class="line"><a name="l07346"></a><span class="lineno"> 7346</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRJ_WP7(base, value) (AIPS_RMW_PACRJ(base, AIPS_PACRJ_WP7_MASK, AIPS_PACRJ_WP7(value)))</span></div><div class="line"><a name="l07347"></a><span class="lineno"> 7347</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRJ_WP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_WP7_SHIFT) = (value))</span></div><div class="line"><a name="l07348"></a><span class="lineno"> 7348</span>&#160;</div><div class="line"><a name="l07366"></a><span class="lineno"> 7366</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRJ_SP7(base) ((AIPS_PACRJ_REG(base) &amp; AIPS_PACRJ_SP7_MASK) &gt;&gt; AIPS_PACRJ_SP7_SHIFT)</span></div><div class="line"><a name="l07367"></a><span class="lineno"> 7367</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRJ_SP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_SP7_SHIFT))</span></div><div class="line"><a name="l07368"></a><span class="lineno"> 7368</span>&#160;</div><div class="line"><a name="l07370"></a><span class="lineno"> 7370</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRJ_SP7(base, value) (AIPS_RMW_PACRJ(base, AIPS_PACRJ_SP7_MASK, AIPS_PACRJ_SP7(value)))</span></div><div class="line"><a name="l07371"></a><span class="lineno"> 7371</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRJ_SP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_SP7_SHIFT) = (value))</span></div><div class="line"><a name="l07372"></a><span class="lineno"> 7372</span>&#160;</div><div class="line"><a name="l07387"></a><span class="lineno"> 7387</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRJ_TP6(base) ((AIPS_PACRJ_REG(base) &amp; AIPS_PACRJ_TP6_MASK) &gt;&gt; AIPS_PACRJ_TP6_SHIFT)</span></div><div class="line"><a name="l07388"></a><span class="lineno"> 7388</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRJ_TP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_TP6_SHIFT))</span></div><div class="line"><a name="l07389"></a><span class="lineno"> 7389</span>&#160;</div><div class="line"><a name="l07391"></a><span class="lineno"> 7391</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRJ_TP6(base, value) (AIPS_RMW_PACRJ(base, AIPS_PACRJ_TP6_MASK, AIPS_PACRJ_TP6(value)))</span></div><div class="line"><a name="l07392"></a><span class="lineno"> 7392</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRJ_TP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_TP6_SHIFT) = (value))</span></div><div class="line"><a name="l07393"></a><span class="lineno"> 7393</span>&#160;</div><div class="line"><a name="l07408"></a><span class="lineno"> 7408</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRJ_WP6(base) ((AIPS_PACRJ_REG(base) &amp; AIPS_PACRJ_WP6_MASK) &gt;&gt; AIPS_PACRJ_WP6_SHIFT)</span></div><div class="line"><a name="l07409"></a><span class="lineno"> 7409</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRJ_WP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_WP6_SHIFT))</span></div><div class="line"><a name="l07410"></a><span class="lineno"> 7410</span>&#160;</div><div class="line"><a name="l07412"></a><span class="lineno"> 7412</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRJ_WP6(base, value) (AIPS_RMW_PACRJ(base, AIPS_PACRJ_WP6_MASK, AIPS_PACRJ_WP6(value)))</span></div><div class="line"><a name="l07413"></a><span class="lineno"> 7413</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRJ_WP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_WP6_SHIFT) = (value))</span></div><div class="line"><a name="l07414"></a><span class="lineno"> 7414</span>&#160;</div><div class="line"><a name="l07432"></a><span class="lineno"> 7432</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRJ_SP6(base) ((AIPS_PACRJ_REG(base) &amp; AIPS_PACRJ_SP6_MASK) &gt;&gt; AIPS_PACRJ_SP6_SHIFT)</span></div><div class="line"><a name="l07433"></a><span class="lineno"> 7433</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRJ_SP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_SP6_SHIFT))</span></div><div class="line"><a name="l07434"></a><span class="lineno"> 7434</span>&#160;</div><div class="line"><a name="l07436"></a><span class="lineno"> 7436</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRJ_SP6(base, value) (AIPS_RMW_PACRJ(base, AIPS_PACRJ_SP6_MASK, AIPS_PACRJ_SP6(value)))</span></div><div class="line"><a name="l07437"></a><span class="lineno"> 7437</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRJ_SP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_SP6_SHIFT) = (value))</span></div><div class="line"><a name="l07438"></a><span class="lineno"> 7438</span>&#160;</div><div class="line"><a name="l07453"></a><span class="lineno"> 7453</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRJ_TP5(base) ((AIPS_PACRJ_REG(base) &amp; AIPS_PACRJ_TP5_MASK) &gt;&gt; AIPS_PACRJ_TP5_SHIFT)</span></div><div class="line"><a name="l07454"></a><span class="lineno"> 7454</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRJ_TP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_TP5_SHIFT))</span></div><div class="line"><a name="l07455"></a><span class="lineno"> 7455</span>&#160;</div><div class="line"><a name="l07457"></a><span class="lineno"> 7457</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRJ_TP5(base, value) (AIPS_RMW_PACRJ(base, AIPS_PACRJ_TP5_MASK, AIPS_PACRJ_TP5(value)))</span></div><div class="line"><a name="l07458"></a><span class="lineno"> 7458</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRJ_TP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_TP5_SHIFT) = (value))</span></div><div class="line"><a name="l07459"></a><span class="lineno"> 7459</span>&#160;</div><div class="line"><a name="l07474"></a><span class="lineno"> 7474</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRJ_WP5(base) ((AIPS_PACRJ_REG(base) &amp; AIPS_PACRJ_WP5_MASK) &gt;&gt; AIPS_PACRJ_WP5_SHIFT)</span></div><div class="line"><a name="l07475"></a><span class="lineno"> 7475</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRJ_WP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_WP5_SHIFT))</span></div><div class="line"><a name="l07476"></a><span class="lineno"> 7476</span>&#160;</div><div class="line"><a name="l07478"></a><span class="lineno"> 7478</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRJ_WP5(base, value) (AIPS_RMW_PACRJ(base, AIPS_PACRJ_WP5_MASK, AIPS_PACRJ_WP5(value)))</span></div><div class="line"><a name="l07479"></a><span class="lineno"> 7479</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRJ_WP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_WP5_SHIFT) = (value))</span></div><div class="line"><a name="l07480"></a><span class="lineno"> 7480</span>&#160;</div><div class="line"><a name="l07498"></a><span class="lineno"> 7498</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRJ_SP5(base) ((AIPS_PACRJ_REG(base) &amp; AIPS_PACRJ_SP5_MASK) &gt;&gt; AIPS_PACRJ_SP5_SHIFT)</span></div><div class="line"><a name="l07499"></a><span class="lineno"> 7499</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRJ_SP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_SP5_SHIFT))</span></div><div class="line"><a name="l07500"></a><span class="lineno"> 7500</span>&#160;</div><div class="line"><a name="l07502"></a><span class="lineno"> 7502</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRJ_SP5(base, value) (AIPS_RMW_PACRJ(base, AIPS_PACRJ_SP5_MASK, AIPS_PACRJ_SP5(value)))</span></div><div class="line"><a name="l07503"></a><span class="lineno"> 7503</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRJ_SP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_SP5_SHIFT) = (value))</span></div><div class="line"><a name="l07504"></a><span class="lineno"> 7504</span>&#160;</div><div class="line"><a name="l07519"></a><span class="lineno"> 7519</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRJ_TP4(base) ((AIPS_PACRJ_REG(base) &amp; AIPS_PACRJ_TP4_MASK) &gt;&gt; AIPS_PACRJ_TP4_SHIFT)</span></div><div class="line"><a name="l07520"></a><span class="lineno"> 7520</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRJ_TP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_TP4_SHIFT))</span></div><div class="line"><a name="l07521"></a><span class="lineno"> 7521</span>&#160;</div><div class="line"><a name="l07523"></a><span class="lineno"> 7523</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRJ_TP4(base, value) (AIPS_RMW_PACRJ(base, AIPS_PACRJ_TP4_MASK, AIPS_PACRJ_TP4(value)))</span></div><div class="line"><a name="l07524"></a><span class="lineno"> 7524</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRJ_TP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_TP4_SHIFT) = (value))</span></div><div class="line"><a name="l07525"></a><span class="lineno"> 7525</span>&#160;</div><div class="line"><a name="l07540"></a><span class="lineno"> 7540</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRJ_WP4(base) ((AIPS_PACRJ_REG(base) &amp; AIPS_PACRJ_WP4_MASK) &gt;&gt; AIPS_PACRJ_WP4_SHIFT)</span></div><div class="line"><a name="l07541"></a><span class="lineno"> 7541</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRJ_WP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_WP4_SHIFT))</span></div><div class="line"><a name="l07542"></a><span class="lineno"> 7542</span>&#160;</div><div class="line"><a name="l07544"></a><span class="lineno"> 7544</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRJ_WP4(base, value) (AIPS_RMW_PACRJ(base, AIPS_PACRJ_WP4_MASK, AIPS_PACRJ_WP4(value)))</span></div><div class="line"><a name="l07545"></a><span class="lineno"> 7545</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRJ_WP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_WP4_SHIFT) = (value))</span></div><div class="line"><a name="l07546"></a><span class="lineno"> 7546</span>&#160;</div><div class="line"><a name="l07564"></a><span class="lineno"> 7564</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRJ_SP4(base) ((AIPS_PACRJ_REG(base) &amp; AIPS_PACRJ_SP4_MASK) &gt;&gt; AIPS_PACRJ_SP4_SHIFT)</span></div><div class="line"><a name="l07565"></a><span class="lineno"> 7565</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRJ_SP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_SP4_SHIFT))</span></div><div class="line"><a name="l07566"></a><span class="lineno"> 7566</span>&#160;</div><div class="line"><a name="l07568"></a><span class="lineno"> 7568</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRJ_SP4(base, value) (AIPS_RMW_PACRJ(base, AIPS_PACRJ_SP4_MASK, AIPS_PACRJ_SP4(value)))</span></div><div class="line"><a name="l07569"></a><span class="lineno"> 7569</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRJ_SP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_SP4_SHIFT) = (value))</span></div><div class="line"><a name="l07570"></a><span class="lineno"> 7570</span>&#160;</div><div class="line"><a name="l07585"></a><span class="lineno"> 7585</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRJ_TP3(base) ((AIPS_PACRJ_REG(base) &amp; AIPS_PACRJ_TP3_MASK) &gt;&gt; AIPS_PACRJ_TP3_SHIFT)</span></div><div class="line"><a name="l07586"></a><span class="lineno"> 7586</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRJ_TP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_TP3_SHIFT))</span></div><div class="line"><a name="l07587"></a><span class="lineno"> 7587</span>&#160;</div><div class="line"><a name="l07589"></a><span class="lineno"> 7589</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRJ_TP3(base, value) (AIPS_RMW_PACRJ(base, AIPS_PACRJ_TP3_MASK, AIPS_PACRJ_TP3(value)))</span></div><div class="line"><a name="l07590"></a><span class="lineno"> 7590</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRJ_TP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_TP3_SHIFT) = (value))</span></div><div class="line"><a name="l07591"></a><span class="lineno"> 7591</span>&#160;</div><div class="line"><a name="l07606"></a><span class="lineno"> 7606</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRJ_WP3(base) ((AIPS_PACRJ_REG(base) &amp; AIPS_PACRJ_WP3_MASK) &gt;&gt; AIPS_PACRJ_WP3_SHIFT)</span></div><div class="line"><a name="l07607"></a><span class="lineno"> 7607</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRJ_WP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_WP3_SHIFT))</span></div><div class="line"><a name="l07608"></a><span class="lineno"> 7608</span>&#160;</div><div class="line"><a name="l07610"></a><span class="lineno"> 7610</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRJ_WP3(base, value) (AIPS_RMW_PACRJ(base, AIPS_PACRJ_WP3_MASK, AIPS_PACRJ_WP3(value)))</span></div><div class="line"><a name="l07611"></a><span class="lineno"> 7611</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRJ_WP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_WP3_SHIFT) = (value))</span></div><div class="line"><a name="l07612"></a><span class="lineno"> 7612</span>&#160;</div><div class="line"><a name="l07630"></a><span class="lineno"> 7630</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRJ_SP3(base) ((AIPS_PACRJ_REG(base) &amp; AIPS_PACRJ_SP3_MASK) &gt;&gt; AIPS_PACRJ_SP3_SHIFT)</span></div><div class="line"><a name="l07631"></a><span class="lineno"> 7631</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRJ_SP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_SP3_SHIFT))</span></div><div class="line"><a name="l07632"></a><span class="lineno"> 7632</span>&#160;</div><div class="line"><a name="l07634"></a><span class="lineno"> 7634</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRJ_SP3(base, value) (AIPS_RMW_PACRJ(base, AIPS_PACRJ_SP3_MASK, AIPS_PACRJ_SP3(value)))</span></div><div class="line"><a name="l07635"></a><span class="lineno"> 7635</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRJ_SP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_SP3_SHIFT) = (value))</span></div><div class="line"><a name="l07636"></a><span class="lineno"> 7636</span>&#160;</div><div class="line"><a name="l07651"></a><span class="lineno"> 7651</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRJ_TP2(base) ((AIPS_PACRJ_REG(base) &amp; AIPS_PACRJ_TP2_MASK) &gt;&gt; AIPS_PACRJ_TP2_SHIFT)</span></div><div class="line"><a name="l07652"></a><span class="lineno"> 7652</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRJ_TP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_TP2_SHIFT))</span></div><div class="line"><a name="l07653"></a><span class="lineno"> 7653</span>&#160;</div><div class="line"><a name="l07655"></a><span class="lineno"> 7655</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRJ_TP2(base, value) (AIPS_RMW_PACRJ(base, AIPS_PACRJ_TP2_MASK, AIPS_PACRJ_TP2(value)))</span></div><div class="line"><a name="l07656"></a><span class="lineno"> 7656</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRJ_TP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_TP2_SHIFT) = (value))</span></div><div class="line"><a name="l07657"></a><span class="lineno"> 7657</span>&#160;</div><div class="line"><a name="l07672"></a><span class="lineno"> 7672</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRJ_WP2(base) ((AIPS_PACRJ_REG(base) &amp; AIPS_PACRJ_WP2_MASK) &gt;&gt; AIPS_PACRJ_WP2_SHIFT)</span></div><div class="line"><a name="l07673"></a><span class="lineno"> 7673</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRJ_WP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_WP2_SHIFT))</span></div><div class="line"><a name="l07674"></a><span class="lineno"> 7674</span>&#160;</div><div class="line"><a name="l07676"></a><span class="lineno"> 7676</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRJ_WP2(base, value) (AIPS_RMW_PACRJ(base, AIPS_PACRJ_WP2_MASK, AIPS_PACRJ_WP2(value)))</span></div><div class="line"><a name="l07677"></a><span class="lineno"> 7677</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRJ_WP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_WP2_SHIFT) = (value))</span></div><div class="line"><a name="l07678"></a><span class="lineno"> 7678</span>&#160;</div><div class="line"><a name="l07696"></a><span class="lineno"> 7696</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRJ_SP2(base) ((AIPS_PACRJ_REG(base) &amp; AIPS_PACRJ_SP2_MASK) &gt;&gt; AIPS_PACRJ_SP2_SHIFT)</span></div><div class="line"><a name="l07697"></a><span class="lineno"> 7697</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRJ_SP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_SP2_SHIFT))</span></div><div class="line"><a name="l07698"></a><span class="lineno"> 7698</span>&#160;</div><div class="line"><a name="l07700"></a><span class="lineno"> 7700</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRJ_SP2(base, value) (AIPS_RMW_PACRJ(base, AIPS_PACRJ_SP2_MASK, AIPS_PACRJ_SP2(value)))</span></div><div class="line"><a name="l07701"></a><span class="lineno"> 7701</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRJ_SP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_SP2_SHIFT) = (value))</span></div><div class="line"><a name="l07702"></a><span class="lineno"> 7702</span>&#160;</div><div class="line"><a name="l07717"></a><span class="lineno"> 7717</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRJ_TP1(base) ((AIPS_PACRJ_REG(base) &amp; AIPS_PACRJ_TP1_MASK) &gt;&gt; AIPS_PACRJ_TP1_SHIFT)</span></div><div class="line"><a name="l07718"></a><span class="lineno"> 7718</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRJ_TP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_TP1_SHIFT))</span></div><div class="line"><a name="l07719"></a><span class="lineno"> 7719</span>&#160;</div><div class="line"><a name="l07721"></a><span class="lineno"> 7721</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRJ_TP1(base, value) (AIPS_RMW_PACRJ(base, AIPS_PACRJ_TP1_MASK, AIPS_PACRJ_TP1(value)))</span></div><div class="line"><a name="l07722"></a><span class="lineno"> 7722</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRJ_TP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_TP1_SHIFT) = (value))</span></div><div class="line"><a name="l07723"></a><span class="lineno"> 7723</span>&#160;</div><div class="line"><a name="l07738"></a><span class="lineno"> 7738</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRJ_WP1(base) ((AIPS_PACRJ_REG(base) &amp; AIPS_PACRJ_WP1_MASK) &gt;&gt; AIPS_PACRJ_WP1_SHIFT)</span></div><div class="line"><a name="l07739"></a><span class="lineno"> 7739</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRJ_WP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_WP1_SHIFT))</span></div><div class="line"><a name="l07740"></a><span class="lineno"> 7740</span>&#160;</div><div class="line"><a name="l07742"></a><span class="lineno"> 7742</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRJ_WP1(base, value) (AIPS_RMW_PACRJ(base, AIPS_PACRJ_WP1_MASK, AIPS_PACRJ_WP1(value)))</span></div><div class="line"><a name="l07743"></a><span class="lineno"> 7743</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRJ_WP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_WP1_SHIFT) = (value))</span></div><div class="line"><a name="l07744"></a><span class="lineno"> 7744</span>&#160;</div><div class="line"><a name="l07762"></a><span class="lineno"> 7762</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRJ_SP1(base) ((AIPS_PACRJ_REG(base) &amp; AIPS_PACRJ_SP1_MASK) &gt;&gt; AIPS_PACRJ_SP1_SHIFT)</span></div><div class="line"><a name="l07763"></a><span class="lineno"> 7763</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRJ_SP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_SP1_SHIFT))</span></div><div class="line"><a name="l07764"></a><span class="lineno"> 7764</span>&#160;</div><div class="line"><a name="l07766"></a><span class="lineno"> 7766</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRJ_SP1(base, value) (AIPS_RMW_PACRJ(base, AIPS_PACRJ_SP1_MASK, AIPS_PACRJ_SP1(value)))</span></div><div class="line"><a name="l07767"></a><span class="lineno"> 7767</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRJ_SP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_SP1_SHIFT) = (value))</span></div><div class="line"><a name="l07768"></a><span class="lineno"> 7768</span>&#160;</div><div class="line"><a name="l07783"></a><span class="lineno"> 7783</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRJ_TP0(base) ((AIPS_PACRJ_REG(base) &amp; AIPS_PACRJ_TP0_MASK) &gt;&gt; AIPS_PACRJ_TP0_SHIFT)</span></div><div class="line"><a name="l07784"></a><span class="lineno"> 7784</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRJ_TP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_TP0_SHIFT))</span></div><div class="line"><a name="l07785"></a><span class="lineno"> 7785</span>&#160;</div><div class="line"><a name="l07787"></a><span class="lineno"> 7787</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRJ_TP0(base, value) (AIPS_RMW_PACRJ(base, AIPS_PACRJ_TP0_MASK, AIPS_PACRJ_TP0(value)))</span></div><div class="line"><a name="l07788"></a><span class="lineno"> 7788</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRJ_TP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_TP0_SHIFT) = (value))</span></div><div class="line"><a name="l07789"></a><span class="lineno"> 7789</span>&#160;</div><div class="line"><a name="l07804"></a><span class="lineno"> 7804</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRJ_WP0(base) ((AIPS_PACRJ_REG(base) &amp; AIPS_PACRJ_WP0_MASK) &gt;&gt; AIPS_PACRJ_WP0_SHIFT)</span></div><div class="line"><a name="l07805"></a><span class="lineno"> 7805</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRJ_WP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_WP0_SHIFT))</span></div><div class="line"><a name="l07806"></a><span class="lineno"> 7806</span>&#160;</div><div class="line"><a name="l07808"></a><span class="lineno"> 7808</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRJ_WP0(base, value) (AIPS_RMW_PACRJ(base, AIPS_PACRJ_WP0_MASK, AIPS_PACRJ_WP0(value)))</span></div><div class="line"><a name="l07809"></a><span class="lineno"> 7809</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRJ_WP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_WP0_SHIFT) = (value))</span></div><div class="line"><a name="l07810"></a><span class="lineno"> 7810</span>&#160;</div><div class="line"><a name="l07828"></a><span class="lineno"> 7828</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRJ_SP0(base) ((AIPS_PACRJ_REG(base) &amp; AIPS_PACRJ_SP0_MASK) &gt;&gt; AIPS_PACRJ_SP0_SHIFT)</span></div><div class="line"><a name="l07829"></a><span class="lineno"> 7829</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRJ_SP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_SP0_SHIFT))</span></div><div class="line"><a name="l07830"></a><span class="lineno"> 7830</span>&#160;</div><div class="line"><a name="l07832"></a><span class="lineno"> 7832</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRJ_SP0(base, value) (AIPS_RMW_PACRJ(base, AIPS_PACRJ_SP0_MASK, AIPS_PACRJ_SP0(value)))</span></div><div class="line"><a name="l07833"></a><span class="lineno"> 7833</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRJ_SP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRJ_REG(base), AIPS_PACRJ_SP0_SHIFT) = (value))</span></div><div class="line"><a name="l07834"></a><span class="lineno"> 7834</span>&#160;</div><div class="line"><a name="l07853"></a><span class="lineno"> 7853</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRK(base)      (AIPS_PACRK_REG(base))</span></div><div class="line"><a name="l07854"></a><span class="lineno"> 7854</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRK(base, value) (AIPS_PACRK_REG(base) = (value))</span></div><div class="line"><a name="l07855"></a><span class="lineno"> 7855</span>&#160;<span class="preprocessor">#define AIPS_RMW_PACRK(base, mask, value) (AIPS_WR_PACRK(base, (AIPS_RD_PACRK(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l07856"></a><span class="lineno"> 7856</span>&#160;<span class="preprocessor">#define AIPS_SET_PACRK(base, value) (AIPS_WR_PACRK(base, AIPS_RD_PACRK(base) |  (value)))</span></div><div class="line"><a name="l07857"></a><span class="lineno"> 7857</span>&#160;<span class="preprocessor">#define AIPS_CLR_PACRK(base, value) (AIPS_WR_PACRK(base, AIPS_RD_PACRK(base) &amp; ~(value)))</span></div><div class="line"><a name="l07858"></a><span class="lineno"> 7858</span>&#160;<span class="preprocessor">#define AIPS_TOG_PACRK(base, value) (AIPS_WR_PACRK(base, AIPS_RD_PACRK(base) ^  (value)))</span></div><div class="line"><a name="l07859"></a><span class="lineno"> 7859</span>&#160;</div><div class="line"><a name="l07861"></a><span class="lineno"> 7861</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07862"></a><span class="lineno"> 7862</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRK bitfields</span></div><div class="line"><a name="l07863"></a><span class="lineno"> 7863</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07864"></a><span class="lineno"> 7864</span>&#160;</div><div class="line"><a name="l07878"></a><span class="lineno"> 7878</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRK_TP7(base) ((AIPS_PACRK_REG(base) &amp; AIPS_PACRK_TP7_MASK) &gt;&gt; AIPS_PACRK_TP7_SHIFT)</span></div><div class="line"><a name="l07879"></a><span class="lineno"> 7879</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRK_TP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_TP7_SHIFT))</span></div><div class="line"><a name="l07880"></a><span class="lineno"> 7880</span>&#160;</div><div class="line"><a name="l07882"></a><span class="lineno"> 7882</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRK_TP7(base, value) (AIPS_RMW_PACRK(base, AIPS_PACRK_TP7_MASK, AIPS_PACRK_TP7(value)))</span></div><div class="line"><a name="l07883"></a><span class="lineno"> 7883</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRK_TP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_TP7_SHIFT) = (value))</span></div><div class="line"><a name="l07884"></a><span class="lineno"> 7884</span>&#160;</div><div class="line"><a name="l07899"></a><span class="lineno"> 7899</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRK_WP7(base) ((AIPS_PACRK_REG(base) &amp; AIPS_PACRK_WP7_MASK) &gt;&gt; AIPS_PACRK_WP7_SHIFT)</span></div><div class="line"><a name="l07900"></a><span class="lineno"> 7900</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRK_WP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_WP7_SHIFT))</span></div><div class="line"><a name="l07901"></a><span class="lineno"> 7901</span>&#160;</div><div class="line"><a name="l07903"></a><span class="lineno"> 7903</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRK_WP7(base, value) (AIPS_RMW_PACRK(base, AIPS_PACRK_WP7_MASK, AIPS_PACRK_WP7(value)))</span></div><div class="line"><a name="l07904"></a><span class="lineno"> 7904</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRK_WP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_WP7_SHIFT) = (value))</span></div><div class="line"><a name="l07905"></a><span class="lineno"> 7905</span>&#160;</div><div class="line"><a name="l07923"></a><span class="lineno"> 7923</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRK_SP7(base) ((AIPS_PACRK_REG(base) &amp; AIPS_PACRK_SP7_MASK) &gt;&gt; AIPS_PACRK_SP7_SHIFT)</span></div><div class="line"><a name="l07924"></a><span class="lineno"> 7924</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRK_SP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_SP7_SHIFT))</span></div><div class="line"><a name="l07925"></a><span class="lineno"> 7925</span>&#160;</div><div class="line"><a name="l07927"></a><span class="lineno"> 7927</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRK_SP7(base, value) (AIPS_RMW_PACRK(base, AIPS_PACRK_SP7_MASK, AIPS_PACRK_SP7(value)))</span></div><div class="line"><a name="l07928"></a><span class="lineno"> 7928</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRK_SP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_SP7_SHIFT) = (value))</span></div><div class="line"><a name="l07929"></a><span class="lineno"> 7929</span>&#160;</div><div class="line"><a name="l07944"></a><span class="lineno"> 7944</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRK_TP6(base) ((AIPS_PACRK_REG(base) &amp; AIPS_PACRK_TP6_MASK) &gt;&gt; AIPS_PACRK_TP6_SHIFT)</span></div><div class="line"><a name="l07945"></a><span class="lineno"> 7945</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRK_TP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_TP6_SHIFT))</span></div><div class="line"><a name="l07946"></a><span class="lineno"> 7946</span>&#160;</div><div class="line"><a name="l07948"></a><span class="lineno"> 7948</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRK_TP6(base, value) (AIPS_RMW_PACRK(base, AIPS_PACRK_TP6_MASK, AIPS_PACRK_TP6(value)))</span></div><div class="line"><a name="l07949"></a><span class="lineno"> 7949</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRK_TP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_TP6_SHIFT) = (value))</span></div><div class="line"><a name="l07950"></a><span class="lineno"> 7950</span>&#160;</div><div class="line"><a name="l07965"></a><span class="lineno"> 7965</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRK_WP6(base) ((AIPS_PACRK_REG(base) &amp; AIPS_PACRK_WP6_MASK) &gt;&gt; AIPS_PACRK_WP6_SHIFT)</span></div><div class="line"><a name="l07966"></a><span class="lineno"> 7966</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRK_WP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_WP6_SHIFT))</span></div><div class="line"><a name="l07967"></a><span class="lineno"> 7967</span>&#160;</div><div class="line"><a name="l07969"></a><span class="lineno"> 7969</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRK_WP6(base, value) (AIPS_RMW_PACRK(base, AIPS_PACRK_WP6_MASK, AIPS_PACRK_WP6(value)))</span></div><div class="line"><a name="l07970"></a><span class="lineno"> 7970</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRK_WP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_WP6_SHIFT) = (value))</span></div><div class="line"><a name="l07971"></a><span class="lineno"> 7971</span>&#160;</div><div class="line"><a name="l07989"></a><span class="lineno"> 7989</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRK_SP6(base) ((AIPS_PACRK_REG(base) &amp; AIPS_PACRK_SP6_MASK) &gt;&gt; AIPS_PACRK_SP6_SHIFT)</span></div><div class="line"><a name="l07990"></a><span class="lineno"> 7990</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRK_SP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_SP6_SHIFT))</span></div><div class="line"><a name="l07991"></a><span class="lineno"> 7991</span>&#160;</div><div class="line"><a name="l07993"></a><span class="lineno"> 7993</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRK_SP6(base, value) (AIPS_RMW_PACRK(base, AIPS_PACRK_SP6_MASK, AIPS_PACRK_SP6(value)))</span></div><div class="line"><a name="l07994"></a><span class="lineno"> 7994</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRK_SP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_SP6_SHIFT) = (value))</span></div><div class="line"><a name="l07995"></a><span class="lineno"> 7995</span>&#160;</div><div class="line"><a name="l08010"></a><span class="lineno"> 8010</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRK_TP5(base) ((AIPS_PACRK_REG(base) &amp; AIPS_PACRK_TP5_MASK) &gt;&gt; AIPS_PACRK_TP5_SHIFT)</span></div><div class="line"><a name="l08011"></a><span class="lineno"> 8011</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRK_TP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_TP5_SHIFT))</span></div><div class="line"><a name="l08012"></a><span class="lineno"> 8012</span>&#160;</div><div class="line"><a name="l08014"></a><span class="lineno"> 8014</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRK_TP5(base, value) (AIPS_RMW_PACRK(base, AIPS_PACRK_TP5_MASK, AIPS_PACRK_TP5(value)))</span></div><div class="line"><a name="l08015"></a><span class="lineno"> 8015</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRK_TP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_TP5_SHIFT) = (value))</span></div><div class="line"><a name="l08016"></a><span class="lineno"> 8016</span>&#160;</div><div class="line"><a name="l08031"></a><span class="lineno"> 8031</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRK_WP5(base) ((AIPS_PACRK_REG(base) &amp; AIPS_PACRK_WP5_MASK) &gt;&gt; AIPS_PACRK_WP5_SHIFT)</span></div><div class="line"><a name="l08032"></a><span class="lineno"> 8032</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRK_WP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_WP5_SHIFT))</span></div><div class="line"><a name="l08033"></a><span class="lineno"> 8033</span>&#160;</div><div class="line"><a name="l08035"></a><span class="lineno"> 8035</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRK_WP5(base, value) (AIPS_RMW_PACRK(base, AIPS_PACRK_WP5_MASK, AIPS_PACRK_WP5(value)))</span></div><div class="line"><a name="l08036"></a><span class="lineno"> 8036</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRK_WP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_WP5_SHIFT) = (value))</span></div><div class="line"><a name="l08037"></a><span class="lineno"> 8037</span>&#160;</div><div class="line"><a name="l08055"></a><span class="lineno"> 8055</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRK_SP5(base) ((AIPS_PACRK_REG(base) &amp; AIPS_PACRK_SP5_MASK) &gt;&gt; AIPS_PACRK_SP5_SHIFT)</span></div><div class="line"><a name="l08056"></a><span class="lineno"> 8056</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRK_SP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_SP5_SHIFT))</span></div><div class="line"><a name="l08057"></a><span class="lineno"> 8057</span>&#160;</div><div class="line"><a name="l08059"></a><span class="lineno"> 8059</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRK_SP5(base, value) (AIPS_RMW_PACRK(base, AIPS_PACRK_SP5_MASK, AIPS_PACRK_SP5(value)))</span></div><div class="line"><a name="l08060"></a><span class="lineno"> 8060</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRK_SP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_SP5_SHIFT) = (value))</span></div><div class="line"><a name="l08061"></a><span class="lineno"> 8061</span>&#160;</div><div class="line"><a name="l08076"></a><span class="lineno"> 8076</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRK_TP4(base) ((AIPS_PACRK_REG(base) &amp; AIPS_PACRK_TP4_MASK) &gt;&gt; AIPS_PACRK_TP4_SHIFT)</span></div><div class="line"><a name="l08077"></a><span class="lineno"> 8077</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRK_TP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_TP4_SHIFT))</span></div><div class="line"><a name="l08078"></a><span class="lineno"> 8078</span>&#160;</div><div class="line"><a name="l08080"></a><span class="lineno"> 8080</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRK_TP4(base, value) (AIPS_RMW_PACRK(base, AIPS_PACRK_TP4_MASK, AIPS_PACRK_TP4(value)))</span></div><div class="line"><a name="l08081"></a><span class="lineno"> 8081</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRK_TP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_TP4_SHIFT) = (value))</span></div><div class="line"><a name="l08082"></a><span class="lineno"> 8082</span>&#160;</div><div class="line"><a name="l08097"></a><span class="lineno"> 8097</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRK_WP4(base) ((AIPS_PACRK_REG(base) &amp; AIPS_PACRK_WP4_MASK) &gt;&gt; AIPS_PACRK_WP4_SHIFT)</span></div><div class="line"><a name="l08098"></a><span class="lineno"> 8098</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRK_WP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_WP4_SHIFT))</span></div><div class="line"><a name="l08099"></a><span class="lineno"> 8099</span>&#160;</div><div class="line"><a name="l08101"></a><span class="lineno"> 8101</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRK_WP4(base, value) (AIPS_RMW_PACRK(base, AIPS_PACRK_WP4_MASK, AIPS_PACRK_WP4(value)))</span></div><div class="line"><a name="l08102"></a><span class="lineno"> 8102</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRK_WP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_WP4_SHIFT) = (value))</span></div><div class="line"><a name="l08103"></a><span class="lineno"> 8103</span>&#160;</div><div class="line"><a name="l08121"></a><span class="lineno"> 8121</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRK_SP4(base) ((AIPS_PACRK_REG(base) &amp; AIPS_PACRK_SP4_MASK) &gt;&gt; AIPS_PACRK_SP4_SHIFT)</span></div><div class="line"><a name="l08122"></a><span class="lineno"> 8122</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRK_SP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_SP4_SHIFT))</span></div><div class="line"><a name="l08123"></a><span class="lineno"> 8123</span>&#160;</div><div class="line"><a name="l08125"></a><span class="lineno"> 8125</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRK_SP4(base, value) (AIPS_RMW_PACRK(base, AIPS_PACRK_SP4_MASK, AIPS_PACRK_SP4(value)))</span></div><div class="line"><a name="l08126"></a><span class="lineno"> 8126</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRK_SP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_SP4_SHIFT) = (value))</span></div><div class="line"><a name="l08127"></a><span class="lineno"> 8127</span>&#160;</div><div class="line"><a name="l08142"></a><span class="lineno"> 8142</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRK_TP3(base) ((AIPS_PACRK_REG(base) &amp; AIPS_PACRK_TP3_MASK) &gt;&gt; AIPS_PACRK_TP3_SHIFT)</span></div><div class="line"><a name="l08143"></a><span class="lineno"> 8143</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRK_TP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_TP3_SHIFT))</span></div><div class="line"><a name="l08144"></a><span class="lineno"> 8144</span>&#160;</div><div class="line"><a name="l08146"></a><span class="lineno"> 8146</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRK_TP3(base, value) (AIPS_RMW_PACRK(base, AIPS_PACRK_TP3_MASK, AIPS_PACRK_TP3(value)))</span></div><div class="line"><a name="l08147"></a><span class="lineno"> 8147</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRK_TP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_TP3_SHIFT) = (value))</span></div><div class="line"><a name="l08148"></a><span class="lineno"> 8148</span>&#160;</div><div class="line"><a name="l08163"></a><span class="lineno"> 8163</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRK_WP3(base) ((AIPS_PACRK_REG(base) &amp; AIPS_PACRK_WP3_MASK) &gt;&gt; AIPS_PACRK_WP3_SHIFT)</span></div><div class="line"><a name="l08164"></a><span class="lineno"> 8164</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRK_WP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_WP3_SHIFT))</span></div><div class="line"><a name="l08165"></a><span class="lineno"> 8165</span>&#160;</div><div class="line"><a name="l08167"></a><span class="lineno"> 8167</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRK_WP3(base, value) (AIPS_RMW_PACRK(base, AIPS_PACRK_WP3_MASK, AIPS_PACRK_WP3(value)))</span></div><div class="line"><a name="l08168"></a><span class="lineno"> 8168</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRK_WP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_WP3_SHIFT) = (value))</span></div><div class="line"><a name="l08169"></a><span class="lineno"> 8169</span>&#160;</div><div class="line"><a name="l08187"></a><span class="lineno"> 8187</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRK_SP3(base) ((AIPS_PACRK_REG(base) &amp; AIPS_PACRK_SP3_MASK) &gt;&gt; AIPS_PACRK_SP3_SHIFT)</span></div><div class="line"><a name="l08188"></a><span class="lineno"> 8188</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRK_SP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_SP3_SHIFT))</span></div><div class="line"><a name="l08189"></a><span class="lineno"> 8189</span>&#160;</div><div class="line"><a name="l08191"></a><span class="lineno"> 8191</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRK_SP3(base, value) (AIPS_RMW_PACRK(base, AIPS_PACRK_SP3_MASK, AIPS_PACRK_SP3(value)))</span></div><div class="line"><a name="l08192"></a><span class="lineno"> 8192</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRK_SP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_SP3_SHIFT) = (value))</span></div><div class="line"><a name="l08193"></a><span class="lineno"> 8193</span>&#160;</div><div class="line"><a name="l08208"></a><span class="lineno"> 8208</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRK_TP2(base) ((AIPS_PACRK_REG(base) &amp; AIPS_PACRK_TP2_MASK) &gt;&gt; AIPS_PACRK_TP2_SHIFT)</span></div><div class="line"><a name="l08209"></a><span class="lineno"> 8209</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRK_TP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_TP2_SHIFT))</span></div><div class="line"><a name="l08210"></a><span class="lineno"> 8210</span>&#160;</div><div class="line"><a name="l08212"></a><span class="lineno"> 8212</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRK_TP2(base, value) (AIPS_RMW_PACRK(base, AIPS_PACRK_TP2_MASK, AIPS_PACRK_TP2(value)))</span></div><div class="line"><a name="l08213"></a><span class="lineno"> 8213</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRK_TP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_TP2_SHIFT) = (value))</span></div><div class="line"><a name="l08214"></a><span class="lineno"> 8214</span>&#160;</div><div class="line"><a name="l08229"></a><span class="lineno"> 8229</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRK_WP2(base) ((AIPS_PACRK_REG(base) &amp; AIPS_PACRK_WP2_MASK) &gt;&gt; AIPS_PACRK_WP2_SHIFT)</span></div><div class="line"><a name="l08230"></a><span class="lineno"> 8230</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRK_WP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_WP2_SHIFT))</span></div><div class="line"><a name="l08231"></a><span class="lineno"> 8231</span>&#160;</div><div class="line"><a name="l08233"></a><span class="lineno"> 8233</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRK_WP2(base, value) (AIPS_RMW_PACRK(base, AIPS_PACRK_WP2_MASK, AIPS_PACRK_WP2(value)))</span></div><div class="line"><a name="l08234"></a><span class="lineno"> 8234</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRK_WP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_WP2_SHIFT) = (value))</span></div><div class="line"><a name="l08235"></a><span class="lineno"> 8235</span>&#160;</div><div class="line"><a name="l08253"></a><span class="lineno"> 8253</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRK_SP2(base) ((AIPS_PACRK_REG(base) &amp; AIPS_PACRK_SP2_MASK) &gt;&gt; AIPS_PACRK_SP2_SHIFT)</span></div><div class="line"><a name="l08254"></a><span class="lineno"> 8254</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRK_SP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_SP2_SHIFT))</span></div><div class="line"><a name="l08255"></a><span class="lineno"> 8255</span>&#160;</div><div class="line"><a name="l08257"></a><span class="lineno"> 8257</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRK_SP2(base, value) (AIPS_RMW_PACRK(base, AIPS_PACRK_SP2_MASK, AIPS_PACRK_SP2(value)))</span></div><div class="line"><a name="l08258"></a><span class="lineno"> 8258</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRK_SP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_SP2_SHIFT) = (value))</span></div><div class="line"><a name="l08259"></a><span class="lineno"> 8259</span>&#160;</div><div class="line"><a name="l08274"></a><span class="lineno"> 8274</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRK_TP1(base) ((AIPS_PACRK_REG(base) &amp; AIPS_PACRK_TP1_MASK) &gt;&gt; AIPS_PACRK_TP1_SHIFT)</span></div><div class="line"><a name="l08275"></a><span class="lineno"> 8275</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRK_TP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_TP1_SHIFT))</span></div><div class="line"><a name="l08276"></a><span class="lineno"> 8276</span>&#160;</div><div class="line"><a name="l08278"></a><span class="lineno"> 8278</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRK_TP1(base, value) (AIPS_RMW_PACRK(base, AIPS_PACRK_TP1_MASK, AIPS_PACRK_TP1(value)))</span></div><div class="line"><a name="l08279"></a><span class="lineno"> 8279</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRK_TP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_TP1_SHIFT) = (value))</span></div><div class="line"><a name="l08280"></a><span class="lineno"> 8280</span>&#160;</div><div class="line"><a name="l08295"></a><span class="lineno"> 8295</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRK_WP1(base) ((AIPS_PACRK_REG(base) &amp; AIPS_PACRK_WP1_MASK) &gt;&gt; AIPS_PACRK_WP1_SHIFT)</span></div><div class="line"><a name="l08296"></a><span class="lineno"> 8296</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRK_WP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_WP1_SHIFT))</span></div><div class="line"><a name="l08297"></a><span class="lineno"> 8297</span>&#160;</div><div class="line"><a name="l08299"></a><span class="lineno"> 8299</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRK_WP1(base, value) (AIPS_RMW_PACRK(base, AIPS_PACRK_WP1_MASK, AIPS_PACRK_WP1(value)))</span></div><div class="line"><a name="l08300"></a><span class="lineno"> 8300</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRK_WP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_WP1_SHIFT) = (value))</span></div><div class="line"><a name="l08301"></a><span class="lineno"> 8301</span>&#160;</div><div class="line"><a name="l08319"></a><span class="lineno"> 8319</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRK_SP1(base) ((AIPS_PACRK_REG(base) &amp; AIPS_PACRK_SP1_MASK) &gt;&gt; AIPS_PACRK_SP1_SHIFT)</span></div><div class="line"><a name="l08320"></a><span class="lineno"> 8320</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRK_SP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_SP1_SHIFT))</span></div><div class="line"><a name="l08321"></a><span class="lineno"> 8321</span>&#160;</div><div class="line"><a name="l08323"></a><span class="lineno"> 8323</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRK_SP1(base, value) (AIPS_RMW_PACRK(base, AIPS_PACRK_SP1_MASK, AIPS_PACRK_SP1(value)))</span></div><div class="line"><a name="l08324"></a><span class="lineno"> 8324</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRK_SP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_SP1_SHIFT) = (value))</span></div><div class="line"><a name="l08325"></a><span class="lineno"> 8325</span>&#160;</div><div class="line"><a name="l08340"></a><span class="lineno"> 8340</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRK_TP0(base) ((AIPS_PACRK_REG(base) &amp; AIPS_PACRK_TP0_MASK) &gt;&gt; AIPS_PACRK_TP0_SHIFT)</span></div><div class="line"><a name="l08341"></a><span class="lineno"> 8341</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRK_TP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_TP0_SHIFT))</span></div><div class="line"><a name="l08342"></a><span class="lineno"> 8342</span>&#160;</div><div class="line"><a name="l08344"></a><span class="lineno"> 8344</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRK_TP0(base, value) (AIPS_RMW_PACRK(base, AIPS_PACRK_TP0_MASK, AIPS_PACRK_TP0(value)))</span></div><div class="line"><a name="l08345"></a><span class="lineno"> 8345</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRK_TP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_TP0_SHIFT) = (value))</span></div><div class="line"><a name="l08346"></a><span class="lineno"> 8346</span>&#160;</div><div class="line"><a name="l08361"></a><span class="lineno"> 8361</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRK_WP0(base) ((AIPS_PACRK_REG(base) &amp; AIPS_PACRK_WP0_MASK) &gt;&gt; AIPS_PACRK_WP0_SHIFT)</span></div><div class="line"><a name="l08362"></a><span class="lineno"> 8362</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRK_WP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_WP0_SHIFT))</span></div><div class="line"><a name="l08363"></a><span class="lineno"> 8363</span>&#160;</div><div class="line"><a name="l08365"></a><span class="lineno"> 8365</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRK_WP0(base, value) (AIPS_RMW_PACRK(base, AIPS_PACRK_WP0_MASK, AIPS_PACRK_WP0(value)))</span></div><div class="line"><a name="l08366"></a><span class="lineno"> 8366</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRK_WP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_WP0_SHIFT) = (value))</span></div><div class="line"><a name="l08367"></a><span class="lineno"> 8367</span>&#160;</div><div class="line"><a name="l08385"></a><span class="lineno"> 8385</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRK_SP0(base) ((AIPS_PACRK_REG(base) &amp; AIPS_PACRK_SP0_MASK) &gt;&gt; AIPS_PACRK_SP0_SHIFT)</span></div><div class="line"><a name="l08386"></a><span class="lineno"> 8386</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRK_SP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_SP0_SHIFT))</span></div><div class="line"><a name="l08387"></a><span class="lineno"> 8387</span>&#160;</div><div class="line"><a name="l08389"></a><span class="lineno"> 8389</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRK_SP0(base, value) (AIPS_RMW_PACRK(base, AIPS_PACRK_SP0_MASK, AIPS_PACRK_SP0(value)))</span></div><div class="line"><a name="l08390"></a><span class="lineno"> 8390</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRK_SP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRK_REG(base), AIPS_PACRK_SP0_SHIFT) = (value))</span></div><div class="line"><a name="l08391"></a><span class="lineno"> 8391</span>&#160;</div><div class="line"><a name="l08410"></a><span class="lineno"> 8410</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRL(base)      (AIPS_PACRL_REG(base))</span></div><div class="line"><a name="l08411"></a><span class="lineno"> 8411</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRL(base, value) (AIPS_PACRL_REG(base) = (value))</span></div><div class="line"><a name="l08412"></a><span class="lineno"> 8412</span>&#160;<span class="preprocessor">#define AIPS_RMW_PACRL(base, mask, value) (AIPS_WR_PACRL(base, (AIPS_RD_PACRL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l08413"></a><span class="lineno"> 8413</span>&#160;<span class="preprocessor">#define AIPS_SET_PACRL(base, value) (AIPS_WR_PACRL(base, AIPS_RD_PACRL(base) |  (value)))</span></div><div class="line"><a name="l08414"></a><span class="lineno"> 8414</span>&#160;<span class="preprocessor">#define AIPS_CLR_PACRL(base, value) (AIPS_WR_PACRL(base, AIPS_RD_PACRL(base) &amp; ~(value)))</span></div><div class="line"><a name="l08415"></a><span class="lineno"> 8415</span>&#160;<span class="preprocessor">#define AIPS_TOG_PACRL(base, value) (AIPS_WR_PACRL(base, AIPS_RD_PACRL(base) ^  (value)))</span></div><div class="line"><a name="l08416"></a><span class="lineno"> 8416</span>&#160;</div><div class="line"><a name="l08418"></a><span class="lineno"> 8418</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08419"></a><span class="lineno"> 8419</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRL bitfields</span></div><div class="line"><a name="l08420"></a><span class="lineno"> 8420</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08421"></a><span class="lineno"> 8421</span>&#160;</div><div class="line"><a name="l08435"></a><span class="lineno"> 8435</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRL_TP7(base) ((AIPS_PACRL_REG(base) &amp; AIPS_PACRL_TP7_MASK) &gt;&gt; AIPS_PACRL_TP7_SHIFT)</span></div><div class="line"><a name="l08436"></a><span class="lineno"> 8436</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRL_TP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_TP7_SHIFT))</span></div><div class="line"><a name="l08437"></a><span class="lineno"> 8437</span>&#160;</div><div class="line"><a name="l08439"></a><span class="lineno"> 8439</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRL_TP7(base, value) (AIPS_RMW_PACRL(base, AIPS_PACRL_TP7_MASK, AIPS_PACRL_TP7(value)))</span></div><div class="line"><a name="l08440"></a><span class="lineno"> 8440</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRL_TP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_TP7_SHIFT) = (value))</span></div><div class="line"><a name="l08441"></a><span class="lineno"> 8441</span>&#160;</div><div class="line"><a name="l08456"></a><span class="lineno"> 8456</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRL_WP7(base) ((AIPS_PACRL_REG(base) &amp; AIPS_PACRL_WP7_MASK) &gt;&gt; AIPS_PACRL_WP7_SHIFT)</span></div><div class="line"><a name="l08457"></a><span class="lineno"> 8457</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRL_WP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_WP7_SHIFT))</span></div><div class="line"><a name="l08458"></a><span class="lineno"> 8458</span>&#160;</div><div class="line"><a name="l08460"></a><span class="lineno"> 8460</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRL_WP7(base, value) (AIPS_RMW_PACRL(base, AIPS_PACRL_WP7_MASK, AIPS_PACRL_WP7(value)))</span></div><div class="line"><a name="l08461"></a><span class="lineno"> 8461</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRL_WP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_WP7_SHIFT) = (value))</span></div><div class="line"><a name="l08462"></a><span class="lineno"> 8462</span>&#160;</div><div class="line"><a name="l08480"></a><span class="lineno"> 8480</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRL_SP7(base) ((AIPS_PACRL_REG(base) &amp; AIPS_PACRL_SP7_MASK) &gt;&gt; AIPS_PACRL_SP7_SHIFT)</span></div><div class="line"><a name="l08481"></a><span class="lineno"> 8481</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRL_SP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_SP7_SHIFT))</span></div><div class="line"><a name="l08482"></a><span class="lineno"> 8482</span>&#160;</div><div class="line"><a name="l08484"></a><span class="lineno"> 8484</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRL_SP7(base, value) (AIPS_RMW_PACRL(base, AIPS_PACRL_SP7_MASK, AIPS_PACRL_SP7(value)))</span></div><div class="line"><a name="l08485"></a><span class="lineno"> 8485</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRL_SP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_SP7_SHIFT) = (value))</span></div><div class="line"><a name="l08486"></a><span class="lineno"> 8486</span>&#160;</div><div class="line"><a name="l08501"></a><span class="lineno"> 8501</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRL_TP6(base) ((AIPS_PACRL_REG(base) &amp; AIPS_PACRL_TP6_MASK) &gt;&gt; AIPS_PACRL_TP6_SHIFT)</span></div><div class="line"><a name="l08502"></a><span class="lineno"> 8502</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRL_TP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_TP6_SHIFT))</span></div><div class="line"><a name="l08503"></a><span class="lineno"> 8503</span>&#160;</div><div class="line"><a name="l08505"></a><span class="lineno"> 8505</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRL_TP6(base, value) (AIPS_RMW_PACRL(base, AIPS_PACRL_TP6_MASK, AIPS_PACRL_TP6(value)))</span></div><div class="line"><a name="l08506"></a><span class="lineno"> 8506</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRL_TP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_TP6_SHIFT) = (value))</span></div><div class="line"><a name="l08507"></a><span class="lineno"> 8507</span>&#160;</div><div class="line"><a name="l08522"></a><span class="lineno"> 8522</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRL_WP6(base) ((AIPS_PACRL_REG(base) &amp; AIPS_PACRL_WP6_MASK) &gt;&gt; AIPS_PACRL_WP6_SHIFT)</span></div><div class="line"><a name="l08523"></a><span class="lineno"> 8523</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRL_WP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_WP6_SHIFT))</span></div><div class="line"><a name="l08524"></a><span class="lineno"> 8524</span>&#160;</div><div class="line"><a name="l08526"></a><span class="lineno"> 8526</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRL_WP6(base, value) (AIPS_RMW_PACRL(base, AIPS_PACRL_WP6_MASK, AIPS_PACRL_WP6(value)))</span></div><div class="line"><a name="l08527"></a><span class="lineno"> 8527</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRL_WP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_WP6_SHIFT) = (value))</span></div><div class="line"><a name="l08528"></a><span class="lineno"> 8528</span>&#160;</div><div class="line"><a name="l08546"></a><span class="lineno"> 8546</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRL_SP6(base) ((AIPS_PACRL_REG(base) &amp; AIPS_PACRL_SP6_MASK) &gt;&gt; AIPS_PACRL_SP6_SHIFT)</span></div><div class="line"><a name="l08547"></a><span class="lineno"> 8547</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRL_SP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_SP6_SHIFT))</span></div><div class="line"><a name="l08548"></a><span class="lineno"> 8548</span>&#160;</div><div class="line"><a name="l08550"></a><span class="lineno"> 8550</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRL_SP6(base, value) (AIPS_RMW_PACRL(base, AIPS_PACRL_SP6_MASK, AIPS_PACRL_SP6(value)))</span></div><div class="line"><a name="l08551"></a><span class="lineno"> 8551</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRL_SP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_SP6_SHIFT) = (value))</span></div><div class="line"><a name="l08552"></a><span class="lineno"> 8552</span>&#160;</div><div class="line"><a name="l08567"></a><span class="lineno"> 8567</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRL_TP5(base) ((AIPS_PACRL_REG(base) &amp; AIPS_PACRL_TP5_MASK) &gt;&gt; AIPS_PACRL_TP5_SHIFT)</span></div><div class="line"><a name="l08568"></a><span class="lineno"> 8568</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRL_TP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_TP5_SHIFT))</span></div><div class="line"><a name="l08569"></a><span class="lineno"> 8569</span>&#160;</div><div class="line"><a name="l08571"></a><span class="lineno"> 8571</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRL_TP5(base, value) (AIPS_RMW_PACRL(base, AIPS_PACRL_TP5_MASK, AIPS_PACRL_TP5(value)))</span></div><div class="line"><a name="l08572"></a><span class="lineno"> 8572</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRL_TP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_TP5_SHIFT) = (value))</span></div><div class="line"><a name="l08573"></a><span class="lineno"> 8573</span>&#160;</div><div class="line"><a name="l08588"></a><span class="lineno"> 8588</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRL_WP5(base) ((AIPS_PACRL_REG(base) &amp; AIPS_PACRL_WP5_MASK) &gt;&gt; AIPS_PACRL_WP5_SHIFT)</span></div><div class="line"><a name="l08589"></a><span class="lineno"> 8589</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRL_WP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_WP5_SHIFT))</span></div><div class="line"><a name="l08590"></a><span class="lineno"> 8590</span>&#160;</div><div class="line"><a name="l08592"></a><span class="lineno"> 8592</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRL_WP5(base, value) (AIPS_RMW_PACRL(base, AIPS_PACRL_WP5_MASK, AIPS_PACRL_WP5(value)))</span></div><div class="line"><a name="l08593"></a><span class="lineno"> 8593</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRL_WP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_WP5_SHIFT) = (value))</span></div><div class="line"><a name="l08594"></a><span class="lineno"> 8594</span>&#160;</div><div class="line"><a name="l08612"></a><span class="lineno"> 8612</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRL_SP5(base) ((AIPS_PACRL_REG(base) &amp; AIPS_PACRL_SP5_MASK) &gt;&gt; AIPS_PACRL_SP5_SHIFT)</span></div><div class="line"><a name="l08613"></a><span class="lineno"> 8613</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRL_SP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_SP5_SHIFT))</span></div><div class="line"><a name="l08614"></a><span class="lineno"> 8614</span>&#160;</div><div class="line"><a name="l08616"></a><span class="lineno"> 8616</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRL_SP5(base, value) (AIPS_RMW_PACRL(base, AIPS_PACRL_SP5_MASK, AIPS_PACRL_SP5(value)))</span></div><div class="line"><a name="l08617"></a><span class="lineno"> 8617</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRL_SP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_SP5_SHIFT) = (value))</span></div><div class="line"><a name="l08618"></a><span class="lineno"> 8618</span>&#160;</div><div class="line"><a name="l08633"></a><span class="lineno"> 8633</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRL_TP4(base) ((AIPS_PACRL_REG(base) &amp; AIPS_PACRL_TP4_MASK) &gt;&gt; AIPS_PACRL_TP4_SHIFT)</span></div><div class="line"><a name="l08634"></a><span class="lineno"> 8634</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRL_TP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_TP4_SHIFT))</span></div><div class="line"><a name="l08635"></a><span class="lineno"> 8635</span>&#160;</div><div class="line"><a name="l08637"></a><span class="lineno"> 8637</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRL_TP4(base, value) (AIPS_RMW_PACRL(base, AIPS_PACRL_TP4_MASK, AIPS_PACRL_TP4(value)))</span></div><div class="line"><a name="l08638"></a><span class="lineno"> 8638</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRL_TP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_TP4_SHIFT) = (value))</span></div><div class="line"><a name="l08639"></a><span class="lineno"> 8639</span>&#160;</div><div class="line"><a name="l08654"></a><span class="lineno"> 8654</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRL_WP4(base) ((AIPS_PACRL_REG(base) &amp; AIPS_PACRL_WP4_MASK) &gt;&gt; AIPS_PACRL_WP4_SHIFT)</span></div><div class="line"><a name="l08655"></a><span class="lineno"> 8655</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRL_WP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_WP4_SHIFT))</span></div><div class="line"><a name="l08656"></a><span class="lineno"> 8656</span>&#160;</div><div class="line"><a name="l08658"></a><span class="lineno"> 8658</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRL_WP4(base, value) (AIPS_RMW_PACRL(base, AIPS_PACRL_WP4_MASK, AIPS_PACRL_WP4(value)))</span></div><div class="line"><a name="l08659"></a><span class="lineno"> 8659</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRL_WP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_WP4_SHIFT) = (value))</span></div><div class="line"><a name="l08660"></a><span class="lineno"> 8660</span>&#160;</div><div class="line"><a name="l08678"></a><span class="lineno"> 8678</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRL_SP4(base) ((AIPS_PACRL_REG(base) &amp; AIPS_PACRL_SP4_MASK) &gt;&gt; AIPS_PACRL_SP4_SHIFT)</span></div><div class="line"><a name="l08679"></a><span class="lineno"> 8679</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRL_SP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_SP4_SHIFT))</span></div><div class="line"><a name="l08680"></a><span class="lineno"> 8680</span>&#160;</div><div class="line"><a name="l08682"></a><span class="lineno"> 8682</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRL_SP4(base, value) (AIPS_RMW_PACRL(base, AIPS_PACRL_SP4_MASK, AIPS_PACRL_SP4(value)))</span></div><div class="line"><a name="l08683"></a><span class="lineno"> 8683</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRL_SP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_SP4_SHIFT) = (value))</span></div><div class="line"><a name="l08684"></a><span class="lineno"> 8684</span>&#160;</div><div class="line"><a name="l08699"></a><span class="lineno"> 8699</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRL_TP3(base) ((AIPS_PACRL_REG(base) &amp; AIPS_PACRL_TP3_MASK) &gt;&gt; AIPS_PACRL_TP3_SHIFT)</span></div><div class="line"><a name="l08700"></a><span class="lineno"> 8700</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRL_TP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_TP3_SHIFT))</span></div><div class="line"><a name="l08701"></a><span class="lineno"> 8701</span>&#160;</div><div class="line"><a name="l08703"></a><span class="lineno"> 8703</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRL_TP3(base, value) (AIPS_RMW_PACRL(base, AIPS_PACRL_TP3_MASK, AIPS_PACRL_TP3(value)))</span></div><div class="line"><a name="l08704"></a><span class="lineno"> 8704</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRL_TP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_TP3_SHIFT) = (value))</span></div><div class="line"><a name="l08705"></a><span class="lineno"> 8705</span>&#160;</div><div class="line"><a name="l08720"></a><span class="lineno"> 8720</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRL_WP3(base) ((AIPS_PACRL_REG(base) &amp; AIPS_PACRL_WP3_MASK) &gt;&gt; AIPS_PACRL_WP3_SHIFT)</span></div><div class="line"><a name="l08721"></a><span class="lineno"> 8721</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRL_WP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_WP3_SHIFT))</span></div><div class="line"><a name="l08722"></a><span class="lineno"> 8722</span>&#160;</div><div class="line"><a name="l08724"></a><span class="lineno"> 8724</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRL_WP3(base, value) (AIPS_RMW_PACRL(base, AIPS_PACRL_WP3_MASK, AIPS_PACRL_WP3(value)))</span></div><div class="line"><a name="l08725"></a><span class="lineno"> 8725</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRL_WP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_WP3_SHIFT) = (value))</span></div><div class="line"><a name="l08726"></a><span class="lineno"> 8726</span>&#160;</div><div class="line"><a name="l08744"></a><span class="lineno"> 8744</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRL_SP3(base) ((AIPS_PACRL_REG(base) &amp; AIPS_PACRL_SP3_MASK) &gt;&gt; AIPS_PACRL_SP3_SHIFT)</span></div><div class="line"><a name="l08745"></a><span class="lineno"> 8745</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRL_SP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_SP3_SHIFT))</span></div><div class="line"><a name="l08746"></a><span class="lineno"> 8746</span>&#160;</div><div class="line"><a name="l08748"></a><span class="lineno"> 8748</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRL_SP3(base, value) (AIPS_RMW_PACRL(base, AIPS_PACRL_SP3_MASK, AIPS_PACRL_SP3(value)))</span></div><div class="line"><a name="l08749"></a><span class="lineno"> 8749</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRL_SP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_SP3_SHIFT) = (value))</span></div><div class="line"><a name="l08750"></a><span class="lineno"> 8750</span>&#160;</div><div class="line"><a name="l08765"></a><span class="lineno"> 8765</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRL_TP2(base) ((AIPS_PACRL_REG(base) &amp; AIPS_PACRL_TP2_MASK) &gt;&gt; AIPS_PACRL_TP2_SHIFT)</span></div><div class="line"><a name="l08766"></a><span class="lineno"> 8766</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRL_TP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_TP2_SHIFT))</span></div><div class="line"><a name="l08767"></a><span class="lineno"> 8767</span>&#160;</div><div class="line"><a name="l08769"></a><span class="lineno"> 8769</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRL_TP2(base, value) (AIPS_RMW_PACRL(base, AIPS_PACRL_TP2_MASK, AIPS_PACRL_TP2(value)))</span></div><div class="line"><a name="l08770"></a><span class="lineno"> 8770</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRL_TP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_TP2_SHIFT) = (value))</span></div><div class="line"><a name="l08771"></a><span class="lineno"> 8771</span>&#160;</div><div class="line"><a name="l08786"></a><span class="lineno"> 8786</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRL_WP2(base) ((AIPS_PACRL_REG(base) &amp; AIPS_PACRL_WP2_MASK) &gt;&gt; AIPS_PACRL_WP2_SHIFT)</span></div><div class="line"><a name="l08787"></a><span class="lineno"> 8787</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRL_WP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_WP2_SHIFT))</span></div><div class="line"><a name="l08788"></a><span class="lineno"> 8788</span>&#160;</div><div class="line"><a name="l08790"></a><span class="lineno"> 8790</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRL_WP2(base, value) (AIPS_RMW_PACRL(base, AIPS_PACRL_WP2_MASK, AIPS_PACRL_WP2(value)))</span></div><div class="line"><a name="l08791"></a><span class="lineno"> 8791</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRL_WP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_WP2_SHIFT) = (value))</span></div><div class="line"><a name="l08792"></a><span class="lineno"> 8792</span>&#160;</div><div class="line"><a name="l08810"></a><span class="lineno"> 8810</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRL_SP2(base) ((AIPS_PACRL_REG(base) &amp; AIPS_PACRL_SP2_MASK) &gt;&gt; AIPS_PACRL_SP2_SHIFT)</span></div><div class="line"><a name="l08811"></a><span class="lineno"> 8811</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRL_SP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_SP2_SHIFT))</span></div><div class="line"><a name="l08812"></a><span class="lineno"> 8812</span>&#160;</div><div class="line"><a name="l08814"></a><span class="lineno"> 8814</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRL_SP2(base, value) (AIPS_RMW_PACRL(base, AIPS_PACRL_SP2_MASK, AIPS_PACRL_SP2(value)))</span></div><div class="line"><a name="l08815"></a><span class="lineno"> 8815</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRL_SP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_SP2_SHIFT) = (value))</span></div><div class="line"><a name="l08816"></a><span class="lineno"> 8816</span>&#160;</div><div class="line"><a name="l08831"></a><span class="lineno"> 8831</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRL_TP1(base) ((AIPS_PACRL_REG(base) &amp; AIPS_PACRL_TP1_MASK) &gt;&gt; AIPS_PACRL_TP1_SHIFT)</span></div><div class="line"><a name="l08832"></a><span class="lineno"> 8832</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRL_TP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_TP1_SHIFT))</span></div><div class="line"><a name="l08833"></a><span class="lineno"> 8833</span>&#160;</div><div class="line"><a name="l08835"></a><span class="lineno"> 8835</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRL_TP1(base, value) (AIPS_RMW_PACRL(base, AIPS_PACRL_TP1_MASK, AIPS_PACRL_TP1(value)))</span></div><div class="line"><a name="l08836"></a><span class="lineno"> 8836</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRL_TP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_TP1_SHIFT) = (value))</span></div><div class="line"><a name="l08837"></a><span class="lineno"> 8837</span>&#160;</div><div class="line"><a name="l08852"></a><span class="lineno"> 8852</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRL_WP1(base) ((AIPS_PACRL_REG(base) &amp; AIPS_PACRL_WP1_MASK) &gt;&gt; AIPS_PACRL_WP1_SHIFT)</span></div><div class="line"><a name="l08853"></a><span class="lineno"> 8853</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRL_WP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_WP1_SHIFT))</span></div><div class="line"><a name="l08854"></a><span class="lineno"> 8854</span>&#160;</div><div class="line"><a name="l08856"></a><span class="lineno"> 8856</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRL_WP1(base, value) (AIPS_RMW_PACRL(base, AIPS_PACRL_WP1_MASK, AIPS_PACRL_WP1(value)))</span></div><div class="line"><a name="l08857"></a><span class="lineno"> 8857</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRL_WP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_WP1_SHIFT) = (value))</span></div><div class="line"><a name="l08858"></a><span class="lineno"> 8858</span>&#160;</div><div class="line"><a name="l08876"></a><span class="lineno"> 8876</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRL_SP1(base) ((AIPS_PACRL_REG(base) &amp; AIPS_PACRL_SP1_MASK) &gt;&gt; AIPS_PACRL_SP1_SHIFT)</span></div><div class="line"><a name="l08877"></a><span class="lineno"> 8877</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRL_SP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_SP1_SHIFT))</span></div><div class="line"><a name="l08878"></a><span class="lineno"> 8878</span>&#160;</div><div class="line"><a name="l08880"></a><span class="lineno"> 8880</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRL_SP1(base, value) (AIPS_RMW_PACRL(base, AIPS_PACRL_SP1_MASK, AIPS_PACRL_SP1(value)))</span></div><div class="line"><a name="l08881"></a><span class="lineno"> 8881</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRL_SP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_SP1_SHIFT) = (value))</span></div><div class="line"><a name="l08882"></a><span class="lineno"> 8882</span>&#160;</div><div class="line"><a name="l08897"></a><span class="lineno"> 8897</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRL_TP0(base) ((AIPS_PACRL_REG(base) &amp; AIPS_PACRL_TP0_MASK) &gt;&gt; AIPS_PACRL_TP0_SHIFT)</span></div><div class="line"><a name="l08898"></a><span class="lineno"> 8898</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRL_TP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_TP0_SHIFT))</span></div><div class="line"><a name="l08899"></a><span class="lineno"> 8899</span>&#160;</div><div class="line"><a name="l08901"></a><span class="lineno"> 8901</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRL_TP0(base, value) (AIPS_RMW_PACRL(base, AIPS_PACRL_TP0_MASK, AIPS_PACRL_TP0(value)))</span></div><div class="line"><a name="l08902"></a><span class="lineno"> 8902</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRL_TP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_TP0_SHIFT) = (value))</span></div><div class="line"><a name="l08903"></a><span class="lineno"> 8903</span>&#160;</div><div class="line"><a name="l08918"></a><span class="lineno"> 8918</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRL_WP0(base) ((AIPS_PACRL_REG(base) &amp; AIPS_PACRL_WP0_MASK) &gt;&gt; AIPS_PACRL_WP0_SHIFT)</span></div><div class="line"><a name="l08919"></a><span class="lineno"> 8919</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRL_WP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_WP0_SHIFT))</span></div><div class="line"><a name="l08920"></a><span class="lineno"> 8920</span>&#160;</div><div class="line"><a name="l08922"></a><span class="lineno"> 8922</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRL_WP0(base, value) (AIPS_RMW_PACRL(base, AIPS_PACRL_WP0_MASK, AIPS_PACRL_WP0(value)))</span></div><div class="line"><a name="l08923"></a><span class="lineno"> 8923</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRL_WP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_WP0_SHIFT) = (value))</span></div><div class="line"><a name="l08924"></a><span class="lineno"> 8924</span>&#160;</div><div class="line"><a name="l08942"></a><span class="lineno"> 8942</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRL_SP0(base) ((AIPS_PACRL_REG(base) &amp; AIPS_PACRL_SP0_MASK) &gt;&gt; AIPS_PACRL_SP0_SHIFT)</span></div><div class="line"><a name="l08943"></a><span class="lineno"> 8943</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRL_SP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_SP0_SHIFT))</span></div><div class="line"><a name="l08944"></a><span class="lineno"> 8944</span>&#160;</div><div class="line"><a name="l08946"></a><span class="lineno"> 8946</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRL_SP0(base, value) (AIPS_RMW_PACRL(base, AIPS_PACRL_SP0_MASK, AIPS_PACRL_SP0(value)))</span></div><div class="line"><a name="l08947"></a><span class="lineno"> 8947</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRL_SP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRL_REG(base), AIPS_PACRL_SP0_SHIFT) = (value))</span></div><div class="line"><a name="l08948"></a><span class="lineno"> 8948</span>&#160;</div><div class="line"><a name="l08967"></a><span class="lineno"> 8967</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRM(base)      (AIPS_PACRM_REG(base))</span></div><div class="line"><a name="l08968"></a><span class="lineno"> 8968</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRM(base, value) (AIPS_PACRM_REG(base) = (value))</span></div><div class="line"><a name="l08969"></a><span class="lineno"> 8969</span>&#160;<span class="preprocessor">#define AIPS_RMW_PACRM(base, mask, value) (AIPS_WR_PACRM(base, (AIPS_RD_PACRM(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l08970"></a><span class="lineno"> 8970</span>&#160;<span class="preprocessor">#define AIPS_SET_PACRM(base, value) (AIPS_WR_PACRM(base, AIPS_RD_PACRM(base) |  (value)))</span></div><div class="line"><a name="l08971"></a><span class="lineno"> 8971</span>&#160;<span class="preprocessor">#define AIPS_CLR_PACRM(base, value) (AIPS_WR_PACRM(base, AIPS_RD_PACRM(base) &amp; ~(value)))</span></div><div class="line"><a name="l08972"></a><span class="lineno"> 8972</span>&#160;<span class="preprocessor">#define AIPS_TOG_PACRM(base, value) (AIPS_WR_PACRM(base, AIPS_RD_PACRM(base) ^  (value)))</span></div><div class="line"><a name="l08973"></a><span class="lineno"> 8973</span>&#160;</div><div class="line"><a name="l08975"></a><span class="lineno"> 8975</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08976"></a><span class="lineno"> 8976</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRM bitfields</span></div><div class="line"><a name="l08977"></a><span class="lineno"> 8977</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08978"></a><span class="lineno"> 8978</span>&#160;</div><div class="line"><a name="l08992"></a><span class="lineno"> 8992</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRM_TP7(base) ((AIPS_PACRM_REG(base) &amp; AIPS_PACRM_TP7_MASK) &gt;&gt; AIPS_PACRM_TP7_SHIFT)</span></div><div class="line"><a name="l08993"></a><span class="lineno"> 8993</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRM_TP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_TP7_SHIFT))</span></div><div class="line"><a name="l08994"></a><span class="lineno"> 8994</span>&#160;</div><div class="line"><a name="l08996"></a><span class="lineno"> 8996</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRM_TP7(base, value) (AIPS_RMW_PACRM(base, AIPS_PACRM_TP7_MASK, AIPS_PACRM_TP7(value)))</span></div><div class="line"><a name="l08997"></a><span class="lineno"> 8997</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRM_TP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_TP7_SHIFT) = (value))</span></div><div class="line"><a name="l08998"></a><span class="lineno"> 8998</span>&#160;</div><div class="line"><a name="l09013"></a><span class="lineno"> 9013</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRM_WP7(base) ((AIPS_PACRM_REG(base) &amp; AIPS_PACRM_WP7_MASK) &gt;&gt; AIPS_PACRM_WP7_SHIFT)</span></div><div class="line"><a name="l09014"></a><span class="lineno"> 9014</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRM_WP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_WP7_SHIFT))</span></div><div class="line"><a name="l09015"></a><span class="lineno"> 9015</span>&#160;</div><div class="line"><a name="l09017"></a><span class="lineno"> 9017</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRM_WP7(base, value) (AIPS_RMW_PACRM(base, AIPS_PACRM_WP7_MASK, AIPS_PACRM_WP7(value)))</span></div><div class="line"><a name="l09018"></a><span class="lineno"> 9018</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRM_WP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_WP7_SHIFT) = (value))</span></div><div class="line"><a name="l09019"></a><span class="lineno"> 9019</span>&#160;</div><div class="line"><a name="l09037"></a><span class="lineno"> 9037</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRM_SP7(base) ((AIPS_PACRM_REG(base) &amp; AIPS_PACRM_SP7_MASK) &gt;&gt; AIPS_PACRM_SP7_SHIFT)</span></div><div class="line"><a name="l09038"></a><span class="lineno"> 9038</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRM_SP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_SP7_SHIFT))</span></div><div class="line"><a name="l09039"></a><span class="lineno"> 9039</span>&#160;</div><div class="line"><a name="l09041"></a><span class="lineno"> 9041</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRM_SP7(base, value) (AIPS_RMW_PACRM(base, AIPS_PACRM_SP7_MASK, AIPS_PACRM_SP7(value)))</span></div><div class="line"><a name="l09042"></a><span class="lineno"> 9042</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRM_SP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_SP7_SHIFT) = (value))</span></div><div class="line"><a name="l09043"></a><span class="lineno"> 9043</span>&#160;</div><div class="line"><a name="l09058"></a><span class="lineno"> 9058</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRM_TP6(base) ((AIPS_PACRM_REG(base) &amp; AIPS_PACRM_TP6_MASK) &gt;&gt; AIPS_PACRM_TP6_SHIFT)</span></div><div class="line"><a name="l09059"></a><span class="lineno"> 9059</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRM_TP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_TP6_SHIFT))</span></div><div class="line"><a name="l09060"></a><span class="lineno"> 9060</span>&#160;</div><div class="line"><a name="l09062"></a><span class="lineno"> 9062</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRM_TP6(base, value) (AIPS_RMW_PACRM(base, AIPS_PACRM_TP6_MASK, AIPS_PACRM_TP6(value)))</span></div><div class="line"><a name="l09063"></a><span class="lineno"> 9063</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRM_TP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_TP6_SHIFT) = (value))</span></div><div class="line"><a name="l09064"></a><span class="lineno"> 9064</span>&#160;</div><div class="line"><a name="l09079"></a><span class="lineno"> 9079</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRM_WP6(base) ((AIPS_PACRM_REG(base) &amp; AIPS_PACRM_WP6_MASK) &gt;&gt; AIPS_PACRM_WP6_SHIFT)</span></div><div class="line"><a name="l09080"></a><span class="lineno"> 9080</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRM_WP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_WP6_SHIFT))</span></div><div class="line"><a name="l09081"></a><span class="lineno"> 9081</span>&#160;</div><div class="line"><a name="l09083"></a><span class="lineno"> 9083</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRM_WP6(base, value) (AIPS_RMW_PACRM(base, AIPS_PACRM_WP6_MASK, AIPS_PACRM_WP6(value)))</span></div><div class="line"><a name="l09084"></a><span class="lineno"> 9084</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRM_WP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_WP6_SHIFT) = (value))</span></div><div class="line"><a name="l09085"></a><span class="lineno"> 9085</span>&#160;</div><div class="line"><a name="l09103"></a><span class="lineno"> 9103</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRM_SP6(base) ((AIPS_PACRM_REG(base) &amp; AIPS_PACRM_SP6_MASK) &gt;&gt; AIPS_PACRM_SP6_SHIFT)</span></div><div class="line"><a name="l09104"></a><span class="lineno"> 9104</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRM_SP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_SP6_SHIFT))</span></div><div class="line"><a name="l09105"></a><span class="lineno"> 9105</span>&#160;</div><div class="line"><a name="l09107"></a><span class="lineno"> 9107</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRM_SP6(base, value) (AIPS_RMW_PACRM(base, AIPS_PACRM_SP6_MASK, AIPS_PACRM_SP6(value)))</span></div><div class="line"><a name="l09108"></a><span class="lineno"> 9108</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRM_SP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_SP6_SHIFT) = (value))</span></div><div class="line"><a name="l09109"></a><span class="lineno"> 9109</span>&#160;</div><div class="line"><a name="l09124"></a><span class="lineno"> 9124</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRM_TP5(base) ((AIPS_PACRM_REG(base) &amp; AIPS_PACRM_TP5_MASK) &gt;&gt; AIPS_PACRM_TP5_SHIFT)</span></div><div class="line"><a name="l09125"></a><span class="lineno"> 9125</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRM_TP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_TP5_SHIFT))</span></div><div class="line"><a name="l09126"></a><span class="lineno"> 9126</span>&#160;</div><div class="line"><a name="l09128"></a><span class="lineno"> 9128</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRM_TP5(base, value) (AIPS_RMW_PACRM(base, AIPS_PACRM_TP5_MASK, AIPS_PACRM_TP5(value)))</span></div><div class="line"><a name="l09129"></a><span class="lineno"> 9129</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRM_TP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_TP5_SHIFT) = (value))</span></div><div class="line"><a name="l09130"></a><span class="lineno"> 9130</span>&#160;</div><div class="line"><a name="l09145"></a><span class="lineno"> 9145</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRM_WP5(base) ((AIPS_PACRM_REG(base) &amp; AIPS_PACRM_WP5_MASK) &gt;&gt; AIPS_PACRM_WP5_SHIFT)</span></div><div class="line"><a name="l09146"></a><span class="lineno"> 9146</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRM_WP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_WP5_SHIFT))</span></div><div class="line"><a name="l09147"></a><span class="lineno"> 9147</span>&#160;</div><div class="line"><a name="l09149"></a><span class="lineno"> 9149</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRM_WP5(base, value) (AIPS_RMW_PACRM(base, AIPS_PACRM_WP5_MASK, AIPS_PACRM_WP5(value)))</span></div><div class="line"><a name="l09150"></a><span class="lineno"> 9150</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRM_WP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_WP5_SHIFT) = (value))</span></div><div class="line"><a name="l09151"></a><span class="lineno"> 9151</span>&#160;</div><div class="line"><a name="l09169"></a><span class="lineno"> 9169</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRM_SP5(base) ((AIPS_PACRM_REG(base) &amp; AIPS_PACRM_SP5_MASK) &gt;&gt; AIPS_PACRM_SP5_SHIFT)</span></div><div class="line"><a name="l09170"></a><span class="lineno"> 9170</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRM_SP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_SP5_SHIFT))</span></div><div class="line"><a name="l09171"></a><span class="lineno"> 9171</span>&#160;</div><div class="line"><a name="l09173"></a><span class="lineno"> 9173</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRM_SP5(base, value) (AIPS_RMW_PACRM(base, AIPS_PACRM_SP5_MASK, AIPS_PACRM_SP5(value)))</span></div><div class="line"><a name="l09174"></a><span class="lineno"> 9174</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRM_SP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_SP5_SHIFT) = (value))</span></div><div class="line"><a name="l09175"></a><span class="lineno"> 9175</span>&#160;</div><div class="line"><a name="l09190"></a><span class="lineno"> 9190</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRM_TP4(base) ((AIPS_PACRM_REG(base) &amp; AIPS_PACRM_TP4_MASK) &gt;&gt; AIPS_PACRM_TP4_SHIFT)</span></div><div class="line"><a name="l09191"></a><span class="lineno"> 9191</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRM_TP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_TP4_SHIFT))</span></div><div class="line"><a name="l09192"></a><span class="lineno"> 9192</span>&#160;</div><div class="line"><a name="l09194"></a><span class="lineno"> 9194</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRM_TP4(base, value) (AIPS_RMW_PACRM(base, AIPS_PACRM_TP4_MASK, AIPS_PACRM_TP4(value)))</span></div><div class="line"><a name="l09195"></a><span class="lineno"> 9195</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRM_TP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_TP4_SHIFT) = (value))</span></div><div class="line"><a name="l09196"></a><span class="lineno"> 9196</span>&#160;</div><div class="line"><a name="l09211"></a><span class="lineno"> 9211</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRM_WP4(base) ((AIPS_PACRM_REG(base) &amp; AIPS_PACRM_WP4_MASK) &gt;&gt; AIPS_PACRM_WP4_SHIFT)</span></div><div class="line"><a name="l09212"></a><span class="lineno"> 9212</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRM_WP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_WP4_SHIFT))</span></div><div class="line"><a name="l09213"></a><span class="lineno"> 9213</span>&#160;</div><div class="line"><a name="l09215"></a><span class="lineno"> 9215</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRM_WP4(base, value) (AIPS_RMW_PACRM(base, AIPS_PACRM_WP4_MASK, AIPS_PACRM_WP4(value)))</span></div><div class="line"><a name="l09216"></a><span class="lineno"> 9216</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRM_WP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_WP4_SHIFT) = (value))</span></div><div class="line"><a name="l09217"></a><span class="lineno"> 9217</span>&#160;</div><div class="line"><a name="l09235"></a><span class="lineno"> 9235</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRM_SP4(base) ((AIPS_PACRM_REG(base) &amp; AIPS_PACRM_SP4_MASK) &gt;&gt; AIPS_PACRM_SP4_SHIFT)</span></div><div class="line"><a name="l09236"></a><span class="lineno"> 9236</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRM_SP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_SP4_SHIFT))</span></div><div class="line"><a name="l09237"></a><span class="lineno"> 9237</span>&#160;</div><div class="line"><a name="l09239"></a><span class="lineno"> 9239</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRM_SP4(base, value) (AIPS_RMW_PACRM(base, AIPS_PACRM_SP4_MASK, AIPS_PACRM_SP4(value)))</span></div><div class="line"><a name="l09240"></a><span class="lineno"> 9240</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRM_SP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_SP4_SHIFT) = (value))</span></div><div class="line"><a name="l09241"></a><span class="lineno"> 9241</span>&#160;</div><div class="line"><a name="l09256"></a><span class="lineno"> 9256</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRM_TP3(base) ((AIPS_PACRM_REG(base) &amp; AIPS_PACRM_TP3_MASK) &gt;&gt; AIPS_PACRM_TP3_SHIFT)</span></div><div class="line"><a name="l09257"></a><span class="lineno"> 9257</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRM_TP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_TP3_SHIFT))</span></div><div class="line"><a name="l09258"></a><span class="lineno"> 9258</span>&#160;</div><div class="line"><a name="l09260"></a><span class="lineno"> 9260</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRM_TP3(base, value) (AIPS_RMW_PACRM(base, AIPS_PACRM_TP3_MASK, AIPS_PACRM_TP3(value)))</span></div><div class="line"><a name="l09261"></a><span class="lineno"> 9261</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRM_TP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_TP3_SHIFT) = (value))</span></div><div class="line"><a name="l09262"></a><span class="lineno"> 9262</span>&#160;</div><div class="line"><a name="l09277"></a><span class="lineno"> 9277</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRM_WP3(base) ((AIPS_PACRM_REG(base) &amp; AIPS_PACRM_WP3_MASK) &gt;&gt; AIPS_PACRM_WP3_SHIFT)</span></div><div class="line"><a name="l09278"></a><span class="lineno"> 9278</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRM_WP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_WP3_SHIFT))</span></div><div class="line"><a name="l09279"></a><span class="lineno"> 9279</span>&#160;</div><div class="line"><a name="l09281"></a><span class="lineno"> 9281</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRM_WP3(base, value) (AIPS_RMW_PACRM(base, AIPS_PACRM_WP3_MASK, AIPS_PACRM_WP3(value)))</span></div><div class="line"><a name="l09282"></a><span class="lineno"> 9282</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRM_WP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_WP3_SHIFT) = (value))</span></div><div class="line"><a name="l09283"></a><span class="lineno"> 9283</span>&#160;</div><div class="line"><a name="l09301"></a><span class="lineno"> 9301</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRM_SP3(base) ((AIPS_PACRM_REG(base) &amp; AIPS_PACRM_SP3_MASK) &gt;&gt; AIPS_PACRM_SP3_SHIFT)</span></div><div class="line"><a name="l09302"></a><span class="lineno"> 9302</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRM_SP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_SP3_SHIFT))</span></div><div class="line"><a name="l09303"></a><span class="lineno"> 9303</span>&#160;</div><div class="line"><a name="l09305"></a><span class="lineno"> 9305</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRM_SP3(base, value) (AIPS_RMW_PACRM(base, AIPS_PACRM_SP3_MASK, AIPS_PACRM_SP3(value)))</span></div><div class="line"><a name="l09306"></a><span class="lineno"> 9306</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRM_SP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_SP3_SHIFT) = (value))</span></div><div class="line"><a name="l09307"></a><span class="lineno"> 9307</span>&#160;</div><div class="line"><a name="l09322"></a><span class="lineno"> 9322</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRM_TP2(base) ((AIPS_PACRM_REG(base) &amp; AIPS_PACRM_TP2_MASK) &gt;&gt; AIPS_PACRM_TP2_SHIFT)</span></div><div class="line"><a name="l09323"></a><span class="lineno"> 9323</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRM_TP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_TP2_SHIFT))</span></div><div class="line"><a name="l09324"></a><span class="lineno"> 9324</span>&#160;</div><div class="line"><a name="l09326"></a><span class="lineno"> 9326</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRM_TP2(base, value) (AIPS_RMW_PACRM(base, AIPS_PACRM_TP2_MASK, AIPS_PACRM_TP2(value)))</span></div><div class="line"><a name="l09327"></a><span class="lineno"> 9327</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRM_TP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_TP2_SHIFT) = (value))</span></div><div class="line"><a name="l09328"></a><span class="lineno"> 9328</span>&#160;</div><div class="line"><a name="l09343"></a><span class="lineno"> 9343</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRM_WP2(base) ((AIPS_PACRM_REG(base) &amp; AIPS_PACRM_WP2_MASK) &gt;&gt; AIPS_PACRM_WP2_SHIFT)</span></div><div class="line"><a name="l09344"></a><span class="lineno"> 9344</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRM_WP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_WP2_SHIFT))</span></div><div class="line"><a name="l09345"></a><span class="lineno"> 9345</span>&#160;</div><div class="line"><a name="l09347"></a><span class="lineno"> 9347</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRM_WP2(base, value) (AIPS_RMW_PACRM(base, AIPS_PACRM_WP2_MASK, AIPS_PACRM_WP2(value)))</span></div><div class="line"><a name="l09348"></a><span class="lineno"> 9348</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRM_WP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_WP2_SHIFT) = (value))</span></div><div class="line"><a name="l09349"></a><span class="lineno"> 9349</span>&#160;</div><div class="line"><a name="l09367"></a><span class="lineno"> 9367</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRM_SP2(base) ((AIPS_PACRM_REG(base) &amp; AIPS_PACRM_SP2_MASK) &gt;&gt; AIPS_PACRM_SP2_SHIFT)</span></div><div class="line"><a name="l09368"></a><span class="lineno"> 9368</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRM_SP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_SP2_SHIFT))</span></div><div class="line"><a name="l09369"></a><span class="lineno"> 9369</span>&#160;</div><div class="line"><a name="l09371"></a><span class="lineno"> 9371</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRM_SP2(base, value) (AIPS_RMW_PACRM(base, AIPS_PACRM_SP2_MASK, AIPS_PACRM_SP2(value)))</span></div><div class="line"><a name="l09372"></a><span class="lineno"> 9372</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRM_SP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_SP2_SHIFT) = (value))</span></div><div class="line"><a name="l09373"></a><span class="lineno"> 9373</span>&#160;</div><div class="line"><a name="l09388"></a><span class="lineno"> 9388</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRM_TP1(base) ((AIPS_PACRM_REG(base) &amp; AIPS_PACRM_TP1_MASK) &gt;&gt; AIPS_PACRM_TP1_SHIFT)</span></div><div class="line"><a name="l09389"></a><span class="lineno"> 9389</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRM_TP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_TP1_SHIFT))</span></div><div class="line"><a name="l09390"></a><span class="lineno"> 9390</span>&#160;</div><div class="line"><a name="l09392"></a><span class="lineno"> 9392</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRM_TP1(base, value) (AIPS_RMW_PACRM(base, AIPS_PACRM_TP1_MASK, AIPS_PACRM_TP1(value)))</span></div><div class="line"><a name="l09393"></a><span class="lineno"> 9393</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRM_TP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_TP1_SHIFT) = (value))</span></div><div class="line"><a name="l09394"></a><span class="lineno"> 9394</span>&#160;</div><div class="line"><a name="l09409"></a><span class="lineno"> 9409</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRM_WP1(base) ((AIPS_PACRM_REG(base) &amp; AIPS_PACRM_WP1_MASK) &gt;&gt; AIPS_PACRM_WP1_SHIFT)</span></div><div class="line"><a name="l09410"></a><span class="lineno"> 9410</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRM_WP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_WP1_SHIFT))</span></div><div class="line"><a name="l09411"></a><span class="lineno"> 9411</span>&#160;</div><div class="line"><a name="l09413"></a><span class="lineno"> 9413</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRM_WP1(base, value) (AIPS_RMW_PACRM(base, AIPS_PACRM_WP1_MASK, AIPS_PACRM_WP1(value)))</span></div><div class="line"><a name="l09414"></a><span class="lineno"> 9414</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRM_WP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_WP1_SHIFT) = (value))</span></div><div class="line"><a name="l09415"></a><span class="lineno"> 9415</span>&#160;</div><div class="line"><a name="l09433"></a><span class="lineno"> 9433</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRM_SP1(base) ((AIPS_PACRM_REG(base) &amp; AIPS_PACRM_SP1_MASK) &gt;&gt; AIPS_PACRM_SP1_SHIFT)</span></div><div class="line"><a name="l09434"></a><span class="lineno"> 9434</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRM_SP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_SP1_SHIFT))</span></div><div class="line"><a name="l09435"></a><span class="lineno"> 9435</span>&#160;</div><div class="line"><a name="l09437"></a><span class="lineno"> 9437</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRM_SP1(base, value) (AIPS_RMW_PACRM(base, AIPS_PACRM_SP1_MASK, AIPS_PACRM_SP1(value)))</span></div><div class="line"><a name="l09438"></a><span class="lineno"> 9438</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRM_SP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_SP1_SHIFT) = (value))</span></div><div class="line"><a name="l09439"></a><span class="lineno"> 9439</span>&#160;</div><div class="line"><a name="l09454"></a><span class="lineno"> 9454</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRM_TP0(base) ((AIPS_PACRM_REG(base) &amp; AIPS_PACRM_TP0_MASK) &gt;&gt; AIPS_PACRM_TP0_SHIFT)</span></div><div class="line"><a name="l09455"></a><span class="lineno"> 9455</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRM_TP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_TP0_SHIFT))</span></div><div class="line"><a name="l09456"></a><span class="lineno"> 9456</span>&#160;</div><div class="line"><a name="l09458"></a><span class="lineno"> 9458</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRM_TP0(base, value) (AIPS_RMW_PACRM(base, AIPS_PACRM_TP0_MASK, AIPS_PACRM_TP0(value)))</span></div><div class="line"><a name="l09459"></a><span class="lineno"> 9459</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRM_TP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_TP0_SHIFT) = (value))</span></div><div class="line"><a name="l09460"></a><span class="lineno"> 9460</span>&#160;</div><div class="line"><a name="l09475"></a><span class="lineno"> 9475</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRM_WP0(base) ((AIPS_PACRM_REG(base) &amp; AIPS_PACRM_WP0_MASK) &gt;&gt; AIPS_PACRM_WP0_SHIFT)</span></div><div class="line"><a name="l09476"></a><span class="lineno"> 9476</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRM_WP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_WP0_SHIFT))</span></div><div class="line"><a name="l09477"></a><span class="lineno"> 9477</span>&#160;</div><div class="line"><a name="l09479"></a><span class="lineno"> 9479</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRM_WP0(base, value) (AIPS_RMW_PACRM(base, AIPS_PACRM_WP0_MASK, AIPS_PACRM_WP0(value)))</span></div><div class="line"><a name="l09480"></a><span class="lineno"> 9480</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRM_WP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_WP0_SHIFT) = (value))</span></div><div class="line"><a name="l09481"></a><span class="lineno"> 9481</span>&#160;</div><div class="line"><a name="l09499"></a><span class="lineno"> 9499</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRM_SP0(base) ((AIPS_PACRM_REG(base) &amp; AIPS_PACRM_SP0_MASK) &gt;&gt; AIPS_PACRM_SP0_SHIFT)</span></div><div class="line"><a name="l09500"></a><span class="lineno"> 9500</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRM_SP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_SP0_SHIFT))</span></div><div class="line"><a name="l09501"></a><span class="lineno"> 9501</span>&#160;</div><div class="line"><a name="l09503"></a><span class="lineno"> 9503</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRM_SP0(base, value) (AIPS_RMW_PACRM(base, AIPS_PACRM_SP0_MASK, AIPS_PACRM_SP0(value)))</span></div><div class="line"><a name="l09504"></a><span class="lineno"> 9504</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRM_SP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRM_REG(base), AIPS_PACRM_SP0_SHIFT) = (value))</span></div><div class="line"><a name="l09505"></a><span class="lineno"> 9505</span>&#160;</div><div class="line"><a name="l09524"></a><span class="lineno"> 9524</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRN(base)      (AIPS_PACRN_REG(base))</span></div><div class="line"><a name="l09525"></a><span class="lineno"> 9525</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRN(base, value) (AIPS_PACRN_REG(base) = (value))</span></div><div class="line"><a name="l09526"></a><span class="lineno"> 9526</span>&#160;<span class="preprocessor">#define AIPS_RMW_PACRN(base, mask, value) (AIPS_WR_PACRN(base, (AIPS_RD_PACRN(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l09527"></a><span class="lineno"> 9527</span>&#160;<span class="preprocessor">#define AIPS_SET_PACRN(base, value) (AIPS_WR_PACRN(base, AIPS_RD_PACRN(base) |  (value)))</span></div><div class="line"><a name="l09528"></a><span class="lineno"> 9528</span>&#160;<span class="preprocessor">#define AIPS_CLR_PACRN(base, value) (AIPS_WR_PACRN(base, AIPS_RD_PACRN(base) &amp; ~(value)))</span></div><div class="line"><a name="l09529"></a><span class="lineno"> 9529</span>&#160;<span class="preprocessor">#define AIPS_TOG_PACRN(base, value) (AIPS_WR_PACRN(base, AIPS_RD_PACRN(base) ^  (value)))</span></div><div class="line"><a name="l09530"></a><span class="lineno"> 9530</span>&#160;</div><div class="line"><a name="l09532"></a><span class="lineno"> 9532</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l09533"></a><span class="lineno"> 9533</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRN bitfields</span></div><div class="line"><a name="l09534"></a><span class="lineno"> 9534</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l09535"></a><span class="lineno"> 9535</span>&#160;</div><div class="line"><a name="l09549"></a><span class="lineno"> 9549</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRN_TP7(base) ((AIPS_PACRN_REG(base) &amp; AIPS_PACRN_TP7_MASK) &gt;&gt; AIPS_PACRN_TP7_SHIFT)</span></div><div class="line"><a name="l09550"></a><span class="lineno"> 9550</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRN_TP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_TP7_SHIFT))</span></div><div class="line"><a name="l09551"></a><span class="lineno"> 9551</span>&#160;</div><div class="line"><a name="l09553"></a><span class="lineno"> 9553</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRN_TP7(base, value) (AIPS_RMW_PACRN(base, AIPS_PACRN_TP7_MASK, AIPS_PACRN_TP7(value)))</span></div><div class="line"><a name="l09554"></a><span class="lineno"> 9554</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRN_TP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_TP7_SHIFT) = (value))</span></div><div class="line"><a name="l09555"></a><span class="lineno"> 9555</span>&#160;</div><div class="line"><a name="l09570"></a><span class="lineno"> 9570</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRN_WP7(base) ((AIPS_PACRN_REG(base) &amp; AIPS_PACRN_WP7_MASK) &gt;&gt; AIPS_PACRN_WP7_SHIFT)</span></div><div class="line"><a name="l09571"></a><span class="lineno"> 9571</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRN_WP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_WP7_SHIFT))</span></div><div class="line"><a name="l09572"></a><span class="lineno"> 9572</span>&#160;</div><div class="line"><a name="l09574"></a><span class="lineno"> 9574</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRN_WP7(base, value) (AIPS_RMW_PACRN(base, AIPS_PACRN_WP7_MASK, AIPS_PACRN_WP7(value)))</span></div><div class="line"><a name="l09575"></a><span class="lineno"> 9575</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRN_WP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_WP7_SHIFT) = (value))</span></div><div class="line"><a name="l09576"></a><span class="lineno"> 9576</span>&#160;</div><div class="line"><a name="l09594"></a><span class="lineno"> 9594</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRN_SP7(base) ((AIPS_PACRN_REG(base) &amp; AIPS_PACRN_SP7_MASK) &gt;&gt; AIPS_PACRN_SP7_SHIFT)</span></div><div class="line"><a name="l09595"></a><span class="lineno"> 9595</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRN_SP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_SP7_SHIFT))</span></div><div class="line"><a name="l09596"></a><span class="lineno"> 9596</span>&#160;</div><div class="line"><a name="l09598"></a><span class="lineno"> 9598</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRN_SP7(base, value) (AIPS_RMW_PACRN(base, AIPS_PACRN_SP7_MASK, AIPS_PACRN_SP7(value)))</span></div><div class="line"><a name="l09599"></a><span class="lineno"> 9599</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRN_SP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_SP7_SHIFT) = (value))</span></div><div class="line"><a name="l09600"></a><span class="lineno"> 9600</span>&#160;</div><div class="line"><a name="l09615"></a><span class="lineno"> 9615</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRN_TP6(base) ((AIPS_PACRN_REG(base) &amp; AIPS_PACRN_TP6_MASK) &gt;&gt; AIPS_PACRN_TP6_SHIFT)</span></div><div class="line"><a name="l09616"></a><span class="lineno"> 9616</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRN_TP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_TP6_SHIFT))</span></div><div class="line"><a name="l09617"></a><span class="lineno"> 9617</span>&#160;</div><div class="line"><a name="l09619"></a><span class="lineno"> 9619</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRN_TP6(base, value) (AIPS_RMW_PACRN(base, AIPS_PACRN_TP6_MASK, AIPS_PACRN_TP6(value)))</span></div><div class="line"><a name="l09620"></a><span class="lineno"> 9620</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRN_TP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_TP6_SHIFT) = (value))</span></div><div class="line"><a name="l09621"></a><span class="lineno"> 9621</span>&#160;</div><div class="line"><a name="l09636"></a><span class="lineno"> 9636</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRN_WP6(base) ((AIPS_PACRN_REG(base) &amp; AIPS_PACRN_WP6_MASK) &gt;&gt; AIPS_PACRN_WP6_SHIFT)</span></div><div class="line"><a name="l09637"></a><span class="lineno"> 9637</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRN_WP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_WP6_SHIFT))</span></div><div class="line"><a name="l09638"></a><span class="lineno"> 9638</span>&#160;</div><div class="line"><a name="l09640"></a><span class="lineno"> 9640</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRN_WP6(base, value) (AIPS_RMW_PACRN(base, AIPS_PACRN_WP6_MASK, AIPS_PACRN_WP6(value)))</span></div><div class="line"><a name="l09641"></a><span class="lineno"> 9641</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRN_WP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_WP6_SHIFT) = (value))</span></div><div class="line"><a name="l09642"></a><span class="lineno"> 9642</span>&#160;</div><div class="line"><a name="l09660"></a><span class="lineno"> 9660</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRN_SP6(base) ((AIPS_PACRN_REG(base) &amp; AIPS_PACRN_SP6_MASK) &gt;&gt; AIPS_PACRN_SP6_SHIFT)</span></div><div class="line"><a name="l09661"></a><span class="lineno"> 9661</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRN_SP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_SP6_SHIFT))</span></div><div class="line"><a name="l09662"></a><span class="lineno"> 9662</span>&#160;</div><div class="line"><a name="l09664"></a><span class="lineno"> 9664</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRN_SP6(base, value) (AIPS_RMW_PACRN(base, AIPS_PACRN_SP6_MASK, AIPS_PACRN_SP6(value)))</span></div><div class="line"><a name="l09665"></a><span class="lineno"> 9665</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRN_SP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_SP6_SHIFT) = (value))</span></div><div class="line"><a name="l09666"></a><span class="lineno"> 9666</span>&#160;</div><div class="line"><a name="l09681"></a><span class="lineno"> 9681</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRN_TP5(base) ((AIPS_PACRN_REG(base) &amp; AIPS_PACRN_TP5_MASK) &gt;&gt; AIPS_PACRN_TP5_SHIFT)</span></div><div class="line"><a name="l09682"></a><span class="lineno"> 9682</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRN_TP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_TP5_SHIFT))</span></div><div class="line"><a name="l09683"></a><span class="lineno"> 9683</span>&#160;</div><div class="line"><a name="l09685"></a><span class="lineno"> 9685</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRN_TP5(base, value) (AIPS_RMW_PACRN(base, AIPS_PACRN_TP5_MASK, AIPS_PACRN_TP5(value)))</span></div><div class="line"><a name="l09686"></a><span class="lineno"> 9686</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRN_TP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_TP5_SHIFT) = (value))</span></div><div class="line"><a name="l09687"></a><span class="lineno"> 9687</span>&#160;</div><div class="line"><a name="l09702"></a><span class="lineno"> 9702</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRN_WP5(base) ((AIPS_PACRN_REG(base) &amp; AIPS_PACRN_WP5_MASK) &gt;&gt; AIPS_PACRN_WP5_SHIFT)</span></div><div class="line"><a name="l09703"></a><span class="lineno"> 9703</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRN_WP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_WP5_SHIFT))</span></div><div class="line"><a name="l09704"></a><span class="lineno"> 9704</span>&#160;</div><div class="line"><a name="l09706"></a><span class="lineno"> 9706</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRN_WP5(base, value) (AIPS_RMW_PACRN(base, AIPS_PACRN_WP5_MASK, AIPS_PACRN_WP5(value)))</span></div><div class="line"><a name="l09707"></a><span class="lineno"> 9707</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRN_WP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_WP5_SHIFT) = (value))</span></div><div class="line"><a name="l09708"></a><span class="lineno"> 9708</span>&#160;</div><div class="line"><a name="l09726"></a><span class="lineno"> 9726</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRN_SP5(base) ((AIPS_PACRN_REG(base) &amp; AIPS_PACRN_SP5_MASK) &gt;&gt; AIPS_PACRN_SP5_SHIFT)</span></div><div class="line"><a name="l09727"></a><span class="lineno"> 9727</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRN_SP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_SP5_SHIFT))</span></div><div class="line"><a name="l09728"></a><span class="lineno"> 9728</span>&#160;</div><div class="line"><a name="l09730"></a><span class="lineno"> 9730</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRN_SP5(base, value) (AIPS_RMW_PACRN(base, AIPS_PACRN_SP5_MASK, AIPS_PACRN_SP5(value)))</span></div><div class="line"><a name="l09731"></a><span class="lineno"> 9731</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRN_SP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_SP5_SHIFT) = (value))</span></div><div class="line"><a name="l09732"></a><span class="lineno"> 9732</span>&#160;</div><div class="line"><a name="l09747"></a><span class="lineno"> 9747</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRN_TP4(base) ((AIPS_PACRN_REG(base) &amp; AIPS_PACRN_TP4_MASK) &gt;&gt; AIPS_PACRN_TP4_SHIFT)</span></div><div class="line"><a name="l09748"></a><span class="lineno"> 9748</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRN_TP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_TP4_SHIFT))</span></div><div class="line"><a name="l09749"></a><span class="lineno"> 9749</span>&#160;</div><div class="line"><a name="l09751"></a><span class="lineno"> 9751</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRN_TP4(base, value) (AIPS_RMW_PACRN(base, AIPS_PACRN_TP4_MASK, AIPS_PACRN_TP4(value)))</span></div><div class="line"><a name="l09752"></a><span class="lineno"> 9752</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRN_TP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_TP4_SHIFT) = (value))</span></div><div class="line"><a name="l09753"></a><span class="lineno"> 9753</span>&#160;</div><div class="line"><a name="l09768"></a><span class="lineno"> 9768</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRN_WP4(base) ((AIPS_PACRN_REG(base) &amp; AIPS_PACRN_WP4_MASK) &gt;&gt; AIPS_PACRN_WP4_SHIFT)</span></div><div class="line"><a name="l09769"></a><span class="lineno"> 9769</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRN_WP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_WP4_SHIFT))</span></div><div class="line"><a name="l09770"></a><span class="lineno"> 9770</span>&#160;</div><div class="line"><a name="l09772"></a><span class="lineno"> 9772</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRN_WP4(base, value) (AIPS_RMW_PACRN(base, AIPS_PACRN_WP4_MASK, AIPS_PACRN_WP4(value)))</span></div><div class="line"><a name="l09773"></a><span class="lineno"> 9773</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRN_WP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_WP4_SHIFT) = (value))</span></div><div class="line"><a name="l09774"></a><span class="lineno"> 9774</span>&#160;</div><div class="line"><a name="l09792"></a><span class="lineno"> 9792</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRN_SP4(base) ((AIPS_PACRN_REG(base) &amp; AIPS_PACRN_SP4_MASK) &gt;&gt; AIPS_PACRN_SP4_SHIFT)</span></div><div class="line"><a name="l09793"></a><span class="lineno"> 9793</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRN_SP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_SP4_SHIFT))</span></div><div class="line"><a name="l09794"></a><span class="lineno"> 9794</span>&#160;</div><div class="line"><a name="l09796"></a><span class="lineno"> 9796</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRN_SP4(base, value) (AIPS_RMW_PACRN(base, AIPS_PACRN_SP4_MASK, AIPS_PACRN_SP4(value)))</span></div><div class="line"><a name="l09797"></a><span class="lineno"> 9797</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRN_SP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_SP4_SHIFT) = (value))</span></div><div class="line"><a name="l09798"></a><span class="lineno"> 9798</span>&#160;</div><div class="line"><a name="l09813"></a><span class="lineno"> 9813</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRN_TP3(base) ((AIPS_PACRN_REG(base) &amp; AIPS_PACRN_TP3_MASK) &gt;&gt; AIPS_PACRN_TP3_SHIFT)</span></div><div class="line"><a name="l09814"></a><span class="lineno"> 9814</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRN_TP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_TP3_SHIFT))</span></div><div class="line"><a name="l09815"></a><span class="lineno"> 9815</span>&#160;</div><div class="line"><a name="l09817"></a><span class="lineno"> 9817</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRN_TP3(base, value) (AIPS_RMW_PACRN(base, AIPS_PACRN_TP3_MASK, AIPS_PACRN_TP3(value)))</span></div><div class="line"><a name="l09818"></a><span class="lineno"> 9818</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRN_TP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_TP3_SHIFT) = (value))</span></div><div class="line"><a name="l09819"></a><span class="lineno"> 9819</span>&#160;</div><div class="line"><a name="l09834"></a><span class="lineno"> 9834</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRN_WP3(base) ((AIPS_PACRN_REG(base) &amp; AIPS_PACRN_WP3_MASK) &gt;&gt; AIPS_PACRN_WP3_SHIFT)</span></div><div class="line"><a name="l09835"></a><span class="lineno"> 9835</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRN_WP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_WP3_SHIFT))</span></div><div class="line"><a name="l09836"></a><span class="lineno"> 9836</span>&#160;</div><div class="line"><a name="l09838"></a><span class="lineno"> 9838</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRN_WP3(base, value) (AIPS_RMW_PACRN(base, AIPS_PACRN_WP3_MASK, AIPS_PACRN_WP3(value)))</span></div><div class="line"><a name="l09839"></a><span class="lineno"> 9839</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRN_WP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_WP3_SHIFT) = (value))</span></div><div class="line"><a name="l09840"></a><span class="lineno"> 9840</span>&#160;</div><div class="line"><a name="l09858"></a><span class="lineno"> 9858</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRN_SP3(base) ((AIPS_PACRN_REG(base) &amp; AIPS_PACRN_SP3_MASK) &gt;&gt; AIPS_PACRN_SP3_SHIFT)</span></div><div class="line"><a name="l09859"></a><span class="lineno"> 9859</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRN_SP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_SP3_SHIFT))</span></div><div class="line"><a name="l09860"></a><span class="lineno"> 9860</span>&#160;</div><div class="line"><a name="l09862"></a><span class="lineno"> 9862</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRN_SP3(base, value) (AIPS_RMW_PACRN(base, AIPS_PACRN_SP3_MASK, AIPS_PACRN_SP3(value)))</span></div><div class="line"><a name="l09863"></a><span class="lineno"> 9863</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRN_SP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_SP3_SHIFT) = (value))</span></div><div class="line"><a name="l09864"></a><span class="lineno"> 9864</span>&#160;</div><div class="line"><a name="l09879"></a><span class="lineno"> 9879</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRN_TP2(base) ((AIPS_PACRN_REG(base) &amp; AIPS_PACRN_TP2_MASK) &gt;&gt; AIPS_PACRN_TP2_SHIFT)</span></div><div class="line"><a name="l09880"></a><span class="lineno"> 9880</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRN_TP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_TP2_SHIFT))</span></div><div class="line"><a name="l09881"></a><span class="lineno"> 9881</span>&#160;</div><div class="line"><a name="l09883"></a><span class="lineno"> 9883</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRN_TP2(base, value) (AIPS_RMW_PACRN(base, AIPS_PACRN_TP2_MASK, AIPS_PACRN_TP2(value)))</span></div><div class="line"><a name="l09884"></a><span class="lineno"> 9884</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRN_TP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_TP2_SHIFT) = (value))</span></div><div class="line"><a name="l09885"></a><span class="lineno"> 9885</span>&#160;</div><div class="line"><a name="l09900"></a><span class="lineno"> 9900</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRN_WP2(base) ((AIPS_PACRN_REG(base) &amp; AIPS_PACRN_WP2_MASK) &gt;&gt; AIPS_PACRN_WP2_SHIFT)</span></div><div class="line"><a name="l09901"></a><span class="lineno"> 9901</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRN_WP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_WP2_SHIFT))</span></div><div class="line"><a name="l09902"></a><span class="lineno"> 9902</span>&#160;</div><div class="line"><a name="l09904"></a><span class="lineno"> 9904</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRN_WP2(base, value) (AIPS_RMW_PACRN(base, AIPS_PACRN_WP2_MASK, AIPS_PACRN_WP2(value)))</span></div><div class="line"><a name="l09905"></a><span class="lineno"> 9905</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRN_WP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_WP2_SHIFT) = (value))</span></div><div class="line"><a name="l09906"></a><span class="lineno"> 9906</span>&#160;</div><div class="line"><a name="l09924"></a><span class="lineno"> 9924</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRN_SP2(base) ((AIPS_PACRN_REG(base) &amp; AIPS_PACRN_SP2_MASK) &gt;&gt; AIPS_PACRN_SP2_SHIFT)</span></div><div class="line"><a name="l09925"></a><span class="lineno"> 9925</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRN_SP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_SP2_SHIFT))</span></div><div class="line"><a name="l09926"></a><span class="lineno"> 9926</span>&#160;</div><div class="line"><a name="l09928"></a><span class="lineno"> 9928</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRN_SP2(base, value) (AIPS_RMW_PACRN(base, AIPS_PACRN_SP2_MASK, AIPS_PACRN_SP2(value)))</span></div><div class="line"><a name="l09929"></a><span class="lineno"> 9929</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRN_SP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_SP2_SHIFT) = (value))</span></div><div class="line"><a name="l09930"></a><span class="lineno"> 9930</span>&#160;</div><div class="line"><a name="l09945"></a><span class="lineno"> 9945</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRN_TP1(base) ((AIPS_PACRN_REG(base) &amp; AIPS_PACRN_TP1_MASK) &gt;&gt; AIPS_PACRN_TP1_SHIFT)</span></div><div class="line"><a name="l09946"></a><span class="lineno"> 9946</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRN_TP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_TP1_SHIFT))</span></div><div class="line"><a name="l09947"></a><span class="lineno"> 9947</span>&#160;</div><div class="line"><a name="l09949"></a><span class="lineno"> 9949</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRN_TP1(base, value) (AIPS_RMW_PACRN(base, AIPS_PACRN_TP1_MASK, AIPS_PACRN_TP1(value)))</span></div><div class="line"><a name="l09950"></a><span class="lineno"> 9950</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRN_TP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_TP1_SHIFT) = (value))</span></div><div class="line"><a name="l09951"></a><span class="lineno"> 9951</span>&#160;</div><div class="line"><a name="l09966"></a><span class="lineno"> 9966</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRN_WP1(base) ((AIPS_PACRN_REG(base) &amp; AIPS_PACRN_WP1_MASK) &gt;&gt; AIPS_PACRN_WP1_SHIFT)</span></div><div class="line"><a name="l09967"></a><span class="lineno"> 9967</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRN_WP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_WP1_SHIFT))</span></div><div class="line"><a name="l09968"></a><span class="lineno"> 9968</span>&#160;</div><div class="line"><a name="l09970"></a><span class="lineno"> 9970</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRN_WP1(base, value) (AIPS_RMW_PACRN(base, AIPS_PACRN_WP1_MASK, AIPS_PACRN_WP1(value)))</span></div><div class="line"><a name="l09971"></a><span class="lineno"> 9971</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRN_WP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_WP1_SHIFT) = (value))</span></div><div class="line"><a name="l09972"></a><span class="lineno"> 9972</span>&#160;</div><div class="line"><a name="l09990"></a><span class="lineno"> 9990</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRN_SP1(base) ((AIPS_PACRN_REG(base) &amp; AIPS_PACRN_SP1_MASK) &gt;&gt; AIPS_PACRN_SP1_SHIFT)</span></div><div class="line"><a name="l09991"></a><span class="lineno"> 9991</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRN_SP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_SP1_SHIFT))</span></div><div class="line"><a name="l09992"></a><span class="lineno"> 9992</span>&#160;</div><div class="line"><a name="l09994"></a><span class="lineno"> 9994</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRN_SP1(base, value) (AIPS_RMW_PACRN(base, AIPS_PACRN_SP1_MASK, AIPS_PACRN_SP1(value)))</span></div><div class="line"><a name="l09995"></a><span class="lineno"> 9995</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRN_SP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_SP1_SHIFT) = (value))</span></div><div class="line"><a name="l09996"></a><span class="lineno"> 9996</span>&#160;</div><div class="line"><a name="l10011"></a><span class="lineno">10011</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRN_TP0(base) ((AIPS_PACRN_REG(base) &amp; AIPS_PACRN_TP0_MASK) &gt;&gt; AIPS_PACRN_TP0_SHIFT)</span></div><div class="line"><a name="l10012"></a><span class="lineno">10012</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRN_TP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_TP0_SHIFT))</span></div><div class="line"><a name="l10013"></a><span class="lineno">10013</span>&#160;</div><div class="line"><a name="l10015"></a><span class="lineno">10015</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRN_TP0(base, value) (AIPS_RMW_PACRN(base, AIPS_PACRN_TP0_MASK, AIPS_PACRN_TP0(value)))</span></div><div class="line"><a name="l10016"></a><span class="lineno">10016</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRN_TP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_TP0_SHIFT) = (value))</span></div><div class="line"><a name="l10017"></a><span class="lineno">10017</span>&#160;</div><div class="line"><a name="l10032"></a><span class="lineno">10032</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRN_WP0(base) ((AIPS_PACRN_REG(base) &amp; AIPS_PACRN_WP0_MASK) &gt;&gt; AIPS_PACRN_WP0_SHIFT)</span></div><div class="line"><a name="l10033"></a><span class="lineno">10033</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRN_WP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_WP0_SHIFT))</span></div><div class="line"><a name="l10034"></a><span class="lineno">10034</span>&#160;</div><div class="line"><a name="l10036"></a><span class="lineno">10036</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRN_WP0(base, value) (AIPS_RMW_PACRN(base, AIPS_PACRN_WP0_MASK, AIPS_PACRN_WP0(value)))</span></div><div class="line"><a name="l10037"></a><span class="lineno">10037</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRN_WP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_WP0_SHIFT) = (value))</span></div><div class="line"><a name="l10038"></a><span class="lineno">10038</span>&#160;</div><div class="line"><a name="l10056"></a><span class="lineno">10056</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRN_SP0(base) ((AIPS_PACRN_REG(base) &amp; AIPS_PACRN_SP0_MASK) &gt;&gt; AIPS_PACRN_SP0_SHIFT)</span></div><div class="line"><a name="l10057"></a><span class="lineno">10057</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRN_SP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_SP0_SHIFT))</span></div><div class="line"><a name="l10058"></a><span class="lineno">10058</span>&#160;</div><div class="line"><a name="l10060"></a><span class="lineno">10060</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRN_SP0(base, value) (AIPS_RMW_PACRN(base, AIPS_PACRN_SP0_MASK, AIPS_PACRN_SP0(value)))</span></div><div class="line"><a name="l10061"></a><span class="lineno">10061</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRN_SP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRN_REG(base), AIPS_PACRN_SP0_SHIFT) = (value))</span></div><div class="line"><a name="l10062"></a><span class="lineno">10062</span>&#160;</div><div class="line"><a name="l10081"></a><span class="lineno">10081</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRO(base)      (AIPS_PACRO_REG(base))</span></div><div class="line"><a name="l10082"></a><span class="lineno">10082</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRO(base, value) (AIPS_PACRO_REG(base) = (value))</span></div><div class="line"><a name="l10083"></a><span class="lineno">10083</span>&#160;<span class="preprocessor">#define AIPS_RMW_PACRO(base, mask, value) (AIPS_WR_PACRO(base, (AIPS_RD_PACRO(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l10084"></a><span class="lineno">10084</span>&#160;<span class="preprocessor">#define AIPS_SET_PACRO(base, value) (AIPS_WR_PACRO(base, AIPS_RD_PACRO(base) |  (value)))</span></div><div class="line"><a name="l10085"></a><span class="lineno">10085</span>&#160;<span class="preprocessor">#define AIPS_CLR_PACRO(base, value) (AIPS_WR_PACRO(base, AIPS_RD_PACRO(base) &amp; ~(value)))</span></div><div class="line"><a name="l10086"></a><span class="lineno">10086</span>&#160;<span class="preprocessor">#define AIPS_TOG_PACRO(base, value) (AIPS_WR_PACRO(base, AIPS_RD_PACRO(base) ^  (value)))</span></div><div class="line"><a name="l10087"></a><span class="lineno">10087</span>&#160;</div><div class="line"><a name="l10089"></a><span class="lineno">10089</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l10090"></a><span class="lineno">10090</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRO bitfields</span></div><div class="line"><a name="l10091"></a><span class="lineno">10091</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l10092"></a><span class="lineno">10092</span>&#160;</div><div class="line"><a name="l10106"></a><span class="lineno">10106</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRO_TP7(base) ((AIPS_PACRO_REG(base) &amp; AIPS_PACRO_TP7_MASK) &gt;&gt; AIPS_PACRO_TP7_SHIFT)</span></div><div class="line"><a name="l10107"></a><span class="lineno">10107</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRO_TP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_TP7_SHIFT))</span></div><div class="line"><a name="l10108"></a><span class="lineno">10108</span>&#160;</div><div class="line"><a name="l10110"></a><span class="lineno">10110</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRO_TP7(base, value) (AIPS_RMW_PACRO(base, AIPS_PACRO_TP7_MASK, AIPS_PACRO_TP7(value)))</span></div><div class="line"><a name="l10111"></a><span class="lineno">10111</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRO_TP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_TP7_SHIFT) = (value))</span></div><div class="line"><a name="l10112"></a><span class="lineno">10112</span>&#160;</div><div class="line"><a name="l10127"></a><span class="lineno">10127</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRO_WP7(base) ((AIPS_PACRO_REG(base) &amp; AIPS_PACRO_WP7_MASK) &gt;&gt; AIPS_PACRO_WP7_SHIFT)</span></div><div class="line"><a name="l10128"></a><span class="lineno">10128</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRO_WP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_WP7_SHIFT))</span></div><div class="line"><a name="l10129"></a><span class="lineno">10129</span>&#160;</div><div class="line"><a name="l10131"></a><span class="lineno">10131</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRO_WP7(base, value) (AIPS_RMW_PACRO(base, AIPS_PACRO_WP7_MASK, AIPS_PACRO_WP7(value)))</span></div><div class="line"><a name="l10132"></a><span class="lineno">10132</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRO_WP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_WP7_SHIFT) = (value))</span></div><div class="line"><a name="l10133"></a><span class="lineno">10133</span>&#160;</div><div class="line"><a name="l10151"></a><span class="lineno">10151</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRO_SP7(base) ((AIPS_PACRO_REG(base) &amp; AIPS_PACRO_SP7_MASK) &gt;&gt; AIPS_PACRO_SP7_SHIFT)</span></div><div class="line"><a name="l10152"></a><span class="lineno">10152</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRO_SP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_SP7_SHIFT))</span></div><div class="line"><a name="l10153"></a><span class="lineno">10153</span>&#160;</div><div class="line"><a name="l10155"></a><span class="lineno">10155</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRO_SP7(base, value) (AIPS_RMW_PACRO(base, AIPS_PACRO_SP7_MASK, AIPS_PACRO_SP7(value)))</span></div><div class="line"><a name="l10156"></a><span class="lineno">10156</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRO_SP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_SP7_SHIFT) = (value))</span></div><div class="line"><a name="l10157"></a><span class="lineno">10157</span>&#160;</div><div class="line"><a name="l10172"></a><span class="lineno">10172</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRO_TP6(base) ((AIPS_PACRO_REG(base) &amp; AIPS_PACRO_TP6_MASK) &gt;&gt; AIPS_PACRO_TP6_SHIFT)</span></div><div class="line"><a name="l10173"></a><span class="lineno">10173</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRO_TP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_TP6_SHIFT))</span></div><div class="line"><a name="l10174"></a><span class="lineno">10174</span>&#160;</div><div class="line"><a name="l10176"></a><span class="lineno">10176</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRO_TP6(base, value) (AIPS_RMW_PACRO(base, AIPS_PACRO_TP6_MASK, AIPS_PACRO_TP6(value)))</span></div><div class="line"><a name="l10177"></a><span class="lineno">10177</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRO_TP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_TP6_SHIFT) = (value))</span></div><div class="line"><a name="l10178"></a><span class="lineno">10178</span>&#160;</div><div class="line"><a name="l10193"></a><span class="lineno">10193</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRO_WP6(base) ((AIPS_PACRO_REG(base) &amp; AIPS_PACRO_WP6_MASK) &gt;&gt; AIPS_PACRO_WP6_SHIFT)</span></div><div class="line"><a name="l10194"></a><span class="lineno">10194</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRO_WP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_WP6_SHIFT))</span></div><div class="line"><a name="l10195"></a><span class="lineno">10195</span>&#160;</div><div class="line"><a name="l10197"></a><span class="lineno">10197</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRO_WP6(base, value) (AIPS_RMW_PACRO(base, AIPS_PACRO_WP6_MASK, AIPS_PACRO_WP6(value)))</span></div><div class="line"><a name="l10198"></a><span class="lineno">10198</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRO_WP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_WP6_SHIFT) = (value))</span></div><div class="line"><a name="l10199"></a><span class="lineno">10199</span>&#160;</div><div class="line"><a name="l10217"></a><span class="lineno">10217</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRO_SP6(base) ((AIPS_PACRO_REG(base) &amp; AIPS_PACRO_SP6_MASK) &gt;&gt; AIPS_PACRO_SP6_SHIFT)</span></div><div class="line"><a name="l10218"></a><span class="lineno">10218</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRO_SP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_SP6_SHIFT))</span></div><div class="line"><a name="l10219"></a><span class="lineno">10219</span>&#160;</div><div class="line"><a name="l10221"></a><span class="lineno">10221</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRO_SP6(base, value) (AIPS_RMW_PACRO(base, AIPS_PACRO_SP6_MASK, AIPS_PACRO_SP6(value)))</span></div><div class="line"><a name="l10222"></a><span class="lineno">10222</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRO_SP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_SP6_SHIFT) = (value))</span></div><div class="line"><a name="l10223"></a><span class="lineno">10223</span>&#160;</div><div class="line"><a name="l10238"></a><span class="lineno">10238</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRO_TP5(base) ((AIPS_PACRO_REG(base) &amp; AIPS_PACRO_TP5_MASK) &gt;&gt; AIPS_PACRO_TP5_SHIFT)</span></div><div class="line"><a name="l10239"></a><span class="lineno">10239</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRO_TP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_TP5_SHIFT))</span></div><div class="line"><a name="l10240"></a><span class="lineno">10240</span>&#160;</div><div class="line"><a name="l10242"></a><span class="lineno">10242</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRO_TP5(base, value) (AIPS_RMW_PACRO(base, AIPS_PACRO_TP5_MASK, AIPS_PACRO_TP5(value)))</span></div><div class="line"><a name="l10243"></a><span class="lineno">10243</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRO_TP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_TP5_SHIFT) = (value))</span></div><div class="line"><a name="l10244"></a><span class="lineno">10244</span>&#160;</div><div class="line"><a name="l10259"></a><span class="lineno">10259</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRO_WP5(base) ((AIPS_PACRO_REG(base) &amp; AIPS_PACRO_WP5_MASK) &gt;&gt; AIPS_PACRO_WP5_SHIFT)</span></div><div class="line"><a name="l10260"></a><span class="lineno">10260</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRO_WP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_WP5_SHIFT))</span></div><div class="line"><a name="l10261"></a><span class="lineno">10261</span>&#160;</div><div class="line"><a name="l10263"></a><span class="lineno">10263</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRO_WP5(base, value) (AIPS_RMW_PACRO(base, AIPS_PACRO_WP5_MASK, AIPS_PACRO_WP5(value)))</span></div><div class="line"><a name="l10264"></a><span class="lineno">10264</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRO_WP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_WP5_SHIFT) = (value))</span></div><div class="line"><a name="l10265"></a><span class="lineno">10265</span>&#160;</div><div class="line"><a name="l10283"></a><span class="lineno">10283</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRO_SP5(base) ((AIPS_PACRO_REG(base) &amp; AIPS_PACRO_SP5_MASK) &gt;&gt; AIPS_PACRO_SP5_SHIFT)</span></div><div class="line"><a name="l10284"></a><span class="lineno">10284</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRO_SP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_SP5_SHIFT))</span></div><div class="line"><a name="l10285"></a><span class="lineno">10285</span>&#160;</div><div class="line"><a name="l10287"></a><span class="lineno">10287</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRO_SP5(base, value) (AIPS_RMW_PACRO(base, AIPS_PACRO_SP5_MASK, AIPS_PACRO_SP5(value)))</span></div><div class="line"><a name="l10288"></a><span class="lineno">10288</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRO_SP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_SP5_SHIFT) = (value))</span></div><div class="line"><a name="l10289"></a><span class="lineno">10289</span>&#160;</div><div class="line"><a name="l10304"></a><span class="lineno">10304</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRO_TP4(base) ((AIPS_PACRO_REG(base) &amp; AIPS_PACRO_TP4_MASK) &gt;&gt; AIPS_PACRO_TP4_SHIFT)</span></div><div class="line"><a name="l10305"></a><span class="lineno">10305</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRO_TP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_TP4_SHIFT))</span></div><div class="line"><a name="l10306"></a><span class="lineno">10306</span>&#160;</div><div class="line"><a name="l10308"></a><span class="lineno">10308</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRO_TP4(base, value) (AIPS_RMW_PACRO(base, AIPS_PACRO_TP4_MASK, AIPS_PACRO_TP4(value)))</span></div><div class="line"><a name="l10309"></a><span class="lineno">10309</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRO_TP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_TP4_SHIFT) = (value))</span></div><div class="line"><a name="l10310"></a><span class="lineno">10310</span>&#160;</div><div class="line"><a name="l10325"></a><span class="lineno">10325</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRO_WP4(base) ((AIPS_PACRO_REG(base) &amp; AIPS_PACRO_WP4_MASK) &gt;&gt; AIPS_PACRO_WP4_SHIFT)</span></div><div class="line"><a name="l10326"></a><span class="lineno">10326</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRO_WP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_WP4_SHIFT))</span></div><div class="line"><a name="l10327"></a><span class="lineno">10327</span>&#160;</div><div class="line"><a name="l10329"></a><span class="lineno">10329</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRO_WP4(base, value) (AIPS_RMW_PACRO(base, AIPS_PACRO_WP4_MASK, AIPS_PACRO_WP4(value)))</span></div><div class="line"><a name="l10330"></a><span class="lineno">10330</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRO_WP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_WP4_SHIFT) = (value))</span></div><div class="line"><a name="l10331"></a><span class="lineno">10331</span>&#160;</div><div class="line"><a name="l10349"></a><span class="lineno">10349</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRO_SP4(base) ((AIPS_PACRO_REG(base) &amp; AIPS_PACRO_SP4_MASK) &gt;&gt; AIPS_PACRO_SP4_SHIFT)</span></div><div class="line"><a name="l10350"></a><span class="lineno">10350</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRO_SP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_SP4_SHIFT))</span></div><div class="line"><a name="l10351"></a><span class="lineno">10351</span>&#160;</div><div class="line"><a name="l10353"></a><span class="lineno">10353</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRO_SP4(base, value) (AIPS_RMW_PACRO(base, AIPS_PACRO_SP4_MASK, AIPS_PACRO_SP4(value)))</span></div><div class="line"><a name="l10354"></a><span class="lineno">10354</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRO_SP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_SP4_SHIFT) = (value))</span></div><div class="line"><a name="l10355"></a><span class="lineno">10355</span>&#160;</div><div class="line"><a name="l10370"></a><span class="lineno">10370</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRO_TP3(base) ((AIPS_PACRO_REG(base) &amp; AIPS_PACRO_TP3_MASK) &gt;&gt; AIPS_PACRO_TP3_SHIFT)</span></div><div class="line"><a name="l10371"></a><span class="lineno">10371</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRO_TP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_TP3_SHIFT))</span></div><div class="line"><a name="l10372"></a><span class="lineno">10372</span>&#160;</div><div class="line"><a name="l10374"></a><span class="lineno">10374</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRO_TP3(base, value) (AIPS_RMW_PACRO(base, AIPS_PACRO_TP3_MASK, AIPS_PACRO_TP3(value)))</span></div><div class="line"><a name="l10375"></a><span class="lineno">10375</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRO_TP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_TP3_SHIFT) = (value))</span></div><div class="line"><a name="l10376"></a><span class="lineno">10376</span>&#160;</div><div class="line"><a name="l10391"></a><span class="lineno">10391</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRO_WP3(base) ((AIPS_PACRO_REG(base) &amp; AIPS_PACRO_WP3_MASK) &gt;&gt; AIPS_PACRO_WP3_SHIFT)</span></div><div class="line"><a name="l10392"></a><span class="lineno">10392</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRO_WP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_WP3_SHIFT))</span></div><div class="line"><a name="l10393"></a><span class="lineno">10393</span>&#160;</div><div class="line"><a name="l10395"></a><span class="lineno">10395</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRO_WP3(base, value) (AIPS_RMW_PACRO(base, AIPS_PACRO_WP3_MASK, AIPS_PACRO_WP3(value)))</span></div><div class="line"><a name="l10396"></a><span class="lineno">10396</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRO_WP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_WP3_SHIFT) = (value))</span></div><div class="line"><a name="l10397"></a><span class="lineno">10397</span>&#160;</div><div class="line"><a name="l10415"></a><span class="lineno">10415</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRO_SP3(base) ((AIPS_PACRO_REG(base) &amp; AIPS_PACRO_SP3_MASK) &gt;&gt; AIPS_PACRO_SP3_SHIFT)</span></div><div class="line"><a name="l10416"></a><span class="lineno">10416</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRO_SP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_SP3_SHIFT))</span></div><div class="line"><a name="l10417"></a><span class="lineno">10417</span>&#160;</div><div class="line"><a name="l10419"></a><span class="lineno">10419</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRO_SP3(base, value) (AIPS_RMW_PACRO(base, AIPS_PACRO_SP3_MASK, AIPS_PACRO_SP3(value)))</span></div><div class="line"><a name="l10420"></a><span class="lineno">10420</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRO_SP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_SP3_SHIFT) = (value))</span></div><div class="line"><a name="l10421"></a><span class="lineno">10421</span>&#160;</div><div class="line"><a name="l10436"></a><span class="lineno">10436</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRO_TP2(base) ((AIPS_PACRO_REG(base) &amp; AIPS_PACRO_TP2_MASK) &gt;&gt; AIPS_PACRO_TP2_SHIFT)</span></div><div class="line"><a name="l10437"></a><span class="lineno">10437</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRO_TP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_TP2_SHIFT))</span></div><div class="line"><a name="l10438"></a><span class="lineno">10438</span>&#160;</div><div class="line"><a name="l10440"></a><span class="lineno">10440</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRO_TP2(base, value) (AIPS_RMW_PACRO(base, AIPS_PACRO_TP2_MASK, AIPS_PACRO_TP2(value)))</span></div><div class="line"><a name="l10441"></a><span class="lineno">10441</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRO_TP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_TP2_SHIFT) = (value))</span></div><div class="line"><a name="l10442"></a><span class="lineno">10442</span>&#160;</div><div class="line"><a name="l10457"></a><span class="lineno">10457</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRO_WP2(base) ((AIPS_PACRO_REG(base) &amp; AIPS_PACRO_WP2_MASK) &gt;&gt; AIPS_PACRO_WP2_SHIFT)</span></div><div class="line"><a name="l10458"></a><span class="lineno">10458</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRO_WP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_WP2_SHIFT))</span></div><div class="line"><a name="l10459"></a><span class="lineno">10459</span>&#160;</div><div class="line"><a name="l10461"></a><span class="lineno">10461</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRO_WP2(base, value) (AIPS_RMW_PACRO(base, AIPS_PACRO_WP2_MASK, AIPS_PACRO_WP2(value)))</span></div><div class="line"><a name="l10462"></a><span class="lineno">10462</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRO_WP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_WP2_SHIFT) = (value))</span></div><div class="line"><a name="l10463"></a><span class="lineno">10463</span>&#160;</div><div class="line"><a name="l10481"></a><span class="lineno">10481</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRO_SP2(base) ((AIPS_PACRO_REG(base) &amp; AIPS_PACRO_SP2_MASK) &gt;&gt; AIPS_PACRO_SP2_SHIFT)</span></div><div class="line"><a name="l10482"></a><span class="lineno">10482</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRO_SP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_SP2_SHIFT))</span></div><div class="line"><a name="l10483"></a><span class="lineno">10483</span>&#160;</div><div class="line"><a name="l10485"></a><span class="lineno">10485</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRO_SP2(base, value) (AIPS_RMW_PACRO(base, AIPS_PACRO_SP2_MASK, AIPS_PACRO_SP2(value)))</span></div><div class="line"><a name="l10486"></a><span class="lineno">10486</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRO_SP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_SP2_SHIFT) = (value))</span></div><div class="line"><a name="l10487"></a><span class="lineno">10487</span>&#160;</div><div class="line"><a name="l10502"></a><span class="lineno">10502</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRO_TP1(base) ((AIPS_PACRO_REG(base) &amp; AIPS_PACRO_TP1_MASK) &gt;&gt; AIPS_PACRO_TP1_SHIFT)</span></div><div class="line"><a name="l10503"></a><span class="lineno">10503</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRO_TP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_TP1_SHIFT))</span></div><div class="line"><a name="l10504"></a><span class="lineno">10504</span>&#160;</div><div class="line"><a name="l10506"></a><span class="lineno">10506</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRO_TP1(base, value) (AIPS_RMW_PACRO(base, AIPS_PACRO_TP1_MASK, AIPS_PACRO_TP1(value)))</span></div><div class="line"><a name="l10507"></a><span class="lineno">10507</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRO_TP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_TP1_SHIFT) = (value))</span></div><div class="line"><a name="l10508"></a><span class="lineno">10508</span>&#160;</div><div class="line"><a name="l10523"></a><span class="lineno">10523</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRO_WP1(base) ((AIPS_PACRO_REG(base) &amp; AIPS_PACRO_WP1_MASK) &gt;&gt; AIPS_PACRO_WP1_SHIFT)</span></div><div class="line"><a name="l10524"></a><span class="lineno">10524</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRO_WP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_WP1_SHIFT))</span></div><div class="line"><a name="l10525"></a><span class="lineno">10525</span>&#160;</div><div class="line"><a name="l10527"></a><span class="lineno">10527</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRO_WP1(base, value) (AIPS_RMW_PACRO(base, AIPS_PACRO_WP1_MASK, AIPS_PACRO_WP1(value)))</span></div><div class="line"><a name="l10528"></a><span class="lineno">10528</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRO_WP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_WP1_SHIFT) = (value))</span></div><div class="line"><a name="l10529"></a><span class="lineno">10529</span>&#160;</div><div class="line"><a name="l10547"></a><span class="lineno">10547</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRO_SP1(base) ((AIPS_PACRO_REG(base) &amp; AIPS_PACRO_SP1_MASK) &gt;&gt; AIPS_PACRO_SP1_SHIFT)</span></div><div class="line"><a name="l10548"></a><span class="lineno">10548</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRO_SP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_SP1_SHIFT))</span></div><div class="line"><a name="l10549"></a><span class="lineno">10549</span>&#160;</div><div class="line"><a name="l10551"></a><span class="lineno">10551</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRO_SP1(base, value) (AIPS_RMW_PACRO(base, AIPS_PACRO_SP1_MASK, AIPS_PACRO_SP1(value)))</span></div><div class="line"><a name="l10552"></a><span class="lineno">10552</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRO_SP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_SP1_SHIFT) = (value))</span></div><div class="line"><a name="l10553"></a><span class="lineno">10553</span>&#160;</div><div class="line"><a name="l10568"></a><span class="lineno">10568</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRO_TP0(base) ((AIPS_PACRO_REG(base) &amp; AIPS_PACRO_TP0_MASK) &gt;&gt; AIPS_PACRO_TP0_SHIFT)</span></div><div class="line"><a name="l10569"></a><span class="lineno">10569</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRO_TP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_TP0_SHIFT))</span></div><div class="line"><a name="l10570"></a><span class="lineno">10570</span>&#160;</div><div class="line"><a name="l10572"></a><span class="lineno">10572</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRO_TP0(base, value) (AIPS_RMW_PACRO(base, AIPS_PACRO_TP0_MASK, AIPS_PACRO_TP0(value)))</span></div><div class="line"><a name="l10573"></a><span class="lineno">10573</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRO_TP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_TP0_SHIFT) = (value))</span></div><div class="line"><a name="l10574"></a><span class="lineno">10574</span>&#160;</div><div class="line"><a name="l10589"></a><span class="lineno">10589</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRO_WP0(base) ((AIPS_PACRO_REG(base) &amp; AIPS_PACRO_WP0_MASK) &gt;&gt; AIPS_PACRO_WP0_SHIFT)</span></div><div class="line"><a name="l10590"></a><span class="lineno">10590</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRO_WP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_WP0_SHIFT))</span></div><div class="line"><a name="l10591"></a><span class="lineno">10591</span>&#160;</div><div class="line"><a name="l10593"></a><span class="lineno">10593</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRO_WP0(base, value) (AIPS_RMW_PACRO(base, AIPS_PACRO_WP0_MASK, AIPS_PACRO_WP0(value)))</span></div><div class="line"><a name="l10594"></a><span class="lineno">10594</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRO_WP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_WP0_SHIFT) = (value))</span></div><div class="line"><a name="l10595"></a><span class="lineno">10595</span>&#160;</div><div class="line"><a name="l10613"></a><span class="lineno">10613</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRO_SP0(base) ((AIPS_PACRO_REG(base) &amp; AIPS_PACRO_SP0_MASK) &gt;&gt; AIPS_PACRO_SP0_SHIFT)</span></div><div class="line"><a name="l10614"></a><span class="lineno">10614</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRO_SP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_SP0_SHIFT))</span></div><div class="line"><a name="l10615"></a><span class="lineno">10615</span>&#160;</div><div class="line"><a name="l10617"></a><span class="lineno">10617</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRO_SP0(base, value) (AIPS_RMW_PACRO(base, AIPS_PACRO_SP0_MASK, AIPS_PACRO_SP0(value)))</span></div><div class="line"><a name="l10618"></a><span class="lineno">10618</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRO_SP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRO_REG(base), AIPS_PACRO_SP0_SHIFT) = (value))</span></div><div class="line"><a name="l10619"></a><span class="lineno">10619</span>&#160;</div><div class="line"><a name="l10638"></a><span class="lineno">10638</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRP(base)      (AIPS_PACRP_REG(base))</span></div><div class="line"><a name="l10639"></a><span class="lineno">10639</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRP(base, value) (AIPS_PACRP_REG(base) = (value))</span></div><div class="line"><a name="l10640"></a><span class="lineno">10640</span>&#160;<span class="preprocessor">#define AIPS_RMW_PACRP(base, mask, value) (AIPS_WR_PACRP(base, (AIPS_RD_PACRP(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l10641"></a><span class="lineno">10641</span>&#160;<span class="preprocessor">#define AIPS_SET_PACRP(base, value) (AIPS_WR_PACRP(base, AIPS_RD_PACRP(base) |  (value)))</span></div><div class="line"><a name="l10642"></a><span class="lineno">10642</span>&#160;<span class="preprocessor">#define AIPS_CLR_PACRP(base, value) (AIPS_WR_PACRP(base, AIPS_RD_PACRP(base) &amp; ~(value)))</span></div><div class="line"><a name="l10643"></a><span class="lineno">10643</span>&#160;<span class="preprocessor">#define AIPS_TOG_PACRP(base, value) (AIPS_WR_PACRP(base, AIPS_RD_PACRP(base) ^  (value)))</span></div><div class="line"><a name="l10644"></a><span class="lineno">10644</span>&#160;</div><div class="line"><a name="l10646"></a><span class="lineno">10646</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l10647"></a><span class="lineno">10647</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRP bitfields</span></div><div class="line"><a name="l10648"></a><span class="lineno">10648</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l10649"></a><span class="lineno">10649</span>&#160;</div><div class="line"><a name="l10663"></a><span class="lineno">10663</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRP_TP7(base) ((AIPS_PACRP_REG(base) &amp; AIPS_PACRP_TP7_MASK) &gt;&gt; AIPS_PACRP_TP7_SHIFT)</span></div><div class="line"><a name="l10664"></a><span class="lineno">10664</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRP_TP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_TP7_SHIFT))</span></div><div class="line"><a name="l10665"></a><span class="lineno">10665</span>&#160;</div><div class="line"><a name="l10667"></a><span class="lineno">10667</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRP_TP7(base, value) (AIPS_RMW_PACRP(base, AIPS_PACRP_TP7_MASK, AIPS_PACRP_TP7(value)))</span></div><div class="line"><a name="l10668"></a><span class="lineno">10668</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRP_TP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_TP7_SHIFT) = (value))</span></div><div class="line"><a name="l10669"></a><span class="lineno">10669</span>&#160;</div><div class="line"><a name="l10684"></a><span class="lineno">10684</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRP_WP7(base) ((AIPS_PACRP_REG(base) &amp; AIPS_PACRP_WP7_MASK) &gt;&gt; AIPS_PACRP_WP7_SHIFT)</span></div><div class="line"><a name="l10685"></a><span class="lineno">10685</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRP_WP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_WP7_SHIFT))</span></div><div class="line"><a name="l10686"></a><span class="lineno">10686</span>&#160;</div><div class="line"><a name="l10688"></a><span class="lineno">10688</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRP_WP7(base, value) (AIPS_RMW_PACRP(base, AIPS_PACRP_WP7_MASK, AIPS_PACRP_WP7(value)))</span></div><div class="line"><a name="l10689"></a><span class="lineno">10689</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRP_WP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_WP7_SHIFT) = (value))</span></div><div class="line"><a name="l10690"></a><span class="lineno">10690</span>&#160;</div><div class="line"><a name="l10708"></a><span class="lineno">10708</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRP_SP7(base) ((AIPS_PACRP_REG(base) &amp; AIPS_PACRP_SP7_MASK) &gt;&gt; AIPS_PACRP_SP7_SHIFT)</span></div><div class="line"><a name="l10709"></a><span class="lineno">10709</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRP_SP7(base) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_SP7_SHIFT))</span></div><div class="line"><a name="l10710"></a><span class="lineno">10710</span>&#160;</div><div class="line"><a name="l10712"></a><span class="lineno">10712</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRP_SP7(base, value) (AIPS_RMW_PACRP(base, AIPS_PACRP_SP7_MASK, AIPS_PACRP_SP7(value)))</span></div><div class="line"><a name="l10713"></a><span class="lineno">10713</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRP_SP7(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_SP7_SHIFT) = (value))</span></div><div class="line"><a name="l10714"></a><span class="lineno">10714</span>&#160;</div><div class="line"><a name="l10729"></a><span class="lineno">10729</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRP_TP6(base) ((AIPS_PACRP_REG(base) &amp; AIPS_PACRP_TP6_MASK) &gt;&gt; AIPS_PACRP_TP6_SHIFT)</span></div><div class="line"><a name="l10730"></a><span class="lineno">10730</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRP_TP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_TP6_SHIFT))</span></div><div class="line"><a name="l10731"></a><span class="lineno">10731</span>&#160;</div><div class="line"><a name="l10733"></a><span class="lineno">10733</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRP_TP6(base, value) (AIPS_RMW_PACRP(base, AIPS_PACRP_TP6_MASK, AIPS_PACRP_TP6(value)))</span></div><div class="line"><a name="l10734"></a><span class="lineno">10734</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRP_TP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_TP6_SHIFT) = (value))</span></div><div class="line"><a name="l10735"></a><span class="lineno">10735</span>&#160;</div><div class="line"><a name="l10750"></a><span class="lineno">10750</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRP_WP6(base) ((AIPS_PACRP_REG(base) &amp; AIPS_PACRP_WP6_MASK) &gt;&gt; AIPS_PACRP_WP6_SHIFT)</span></div><div class="line"><a name="l10751"></a><span class="lineno">10751</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRP_WP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_WP6_SHIFT))</span></div><div class="line"><a name="l10752"></a><span class="lineno">10752</span>&#160;</div><div class="line"><a name="l10754"></a><span class="lineno">10754</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRP_WP6(base, value) (AIPS_RMW_PACRP(base, AIPS_PACRP_WP6_MASK, AIPS_PACRP_WP6(value)))</span></div><div class="line"><a name="l10755"></a><span class="lineno">10755</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRP_WP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_WP6_SHIFT) = (value))</span></div><div class="line"><a name="l10756"></a><span class="lineno">10756</span>&#160;</div><div class="line"><a name="l10774"></a><span class="lineno">10774</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRP_SP6(base) ((AIPS_PACRP_REG(base) &amp; AIPS_PACRP_SP6_MASK) &gt;&gt; AIPS_PACRP_SP6_SHIFT)</span></div><div class="line"><a name="l10775"></a><span class="lineno">10775</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRP_SP6(base) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_SP6_SHIFT))</span></div><div class="line"><a name="l10776"></a><span class="lineno">10776</span>&#160;</div><div class="line"><a name="l10778"></a><span class="lineno">10778</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRP_SP6(base, value) (AIPS_RMW_PACRP(base, AIPS_PACRP_SP6_MASK, AIPS_PACRP_SP6(value)))</span></div><div class="line"><a name="l10779"></a><span class="lineno">10779</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRP_SP6(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_SP6_SHIFT) = (value))</span></div><div class="line"><a name="l10780"></a><span class="lineno">10780</span>&#160;</div><div class="line"><a name="l10795"></a><span class="lineno">10795</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRP_TP5(base) ((AIPS_PACRP_REG(base) &amp; AIPS_PACRP_TP5_MASK) &gt;&gt; AIPS_PACRP_TP5_SHIFT)</span></div><div class="line"><a name="l10796"></a><span class="lineno">10796</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRP_TP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_TP5_SHIFT))</span></div><div class="line"><a name="l10797"></a><span class="lineno">10797</span>&#160;</div><div class="line"><a name="l10799"></a><span class="lineno">10799</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRP_TP5(base, value) (AIPS_RMW_PACRP(base, AIPS_PACRP_TP5_MASK, AIPS_PACRP_TP5(value)))</span></div><div class="line"><a name="l10800"></a><span class="lineno">10800</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRP_TP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_TP5_SHIFT) = (value))</span></div><div class="line"><a name="l10801"></a><span class="lineno">10801</span>&#160;</div><div class="line"><a name="l10816"></a><span class="lineno">10816</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRP_WP5(base) ((AIPS_PACRP_REG(base) &amp; AIPS_PACRP_WP5_MASK) &gt;&gt; AIPS_PACRP_WP5_SHIFT)</span></div><div class="line"><a name="l10817"></a><span class="lineno">10817</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRP_WP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_WP5_SHIFT))</span></div><div class="line"><a name="l10818"></a><span class="lineno">10818</span>&#160;</div><div class="line"><a name="l10820"></a><span class="lineno">10820</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRP_WP5(base, value) (AIPS_RMW_PACRP(base, AIPS_PACRP_WP5_MASK, AIPS_PACRP_WP5(value)))</span></div><div class="line"><a name="l10821"></a><span class="lineno">10821</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRP_WP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_WP5_SHIFT) = (value))</span></div><div class="line"><a name="l10822"></a><span class="lineno">10822</span>&#160;</div><div class="line"><a name="l10840"></a><span class="lineno">10840</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRP_SP5(base) ((AIPS_PACRP_REG(base) &amp; AIPS_PACRP_SP5_MASK) &gt;&gt; AIPS_PACRP_SP5_SHIFT)</span></div><div class="line"><a name="l10841"></a><span class="lineno">10841</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRP_SP5(base) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_SP5_SHIFT))</span></div><div class="line"><a name="l10842"></a><span class="lineno">10842</span>&#160;</div><div class="line"><a name="l10844"></a><span class="lineno">10844</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRP_SP5(base, value) (AIPS_RMW_PACRP(base, AIPS_PACRP_SP5_MASK, AIPS_PACRP_SP5(value)))</span></div><div class="line"><a name="l10845"></a><span class="lineno">10845</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRP_SP5(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_SP5_SHIFT) = (value))</span></div><div class="line"><a name="l10846"></a><span class="lineno">10846</span>&#160;</div><div class="line"><a name="l10861"></a><span class="lineno">10861</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRP_TP4(base) ((AIPS_PACRP_REG(base) &amp; AIPS_PACRP_TP4_MASK) &gt;&gt; AIPS_PACRP_TP4_SHIFT)</span></div><div class="line"><a name="l10862"></a><span class="lineno">10862</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRP_TP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_TP4_SHIFT))</span></div><div class="line"><a name="l10863"></a><span class="lineno">10863</span>&#160;</div><div class="line"><a name="l10865"></a><span class="lineno">10865</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRP_TP4(base, value) (AIPS_RMW_PACRP(base, AIPS_PACRP_TP4_MASK, AIPS_PACRP_TP4(value)))</span></div><div class="line"><a name="l10866"></a><span class="lineno">10866</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRP_TP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_TP4_SHIFT) = (value))</span></div><div class="line"><a name="l10867"></a><span class="lineno">10867</span>&#160;</div><div class="line"><a name="l10882"></a><span class="lineno">10882</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRP_WP4(base) ((AIPS_PACRP_REG(base) &amp; AIPS_PACRP_WP4_MASK) &gt;&gt; AIPS_PACRP_WP4_SHIFT)</span></div><div class="line"><a name="l10883"></a><span class="lineno">10883</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRP_WP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_WP4_SHIFT))</span></div><div class="line"><a name="l10884"></a><span class="lineno">10884</span>&#160;</div><div class="line"><a name="l10886"></a><span class="lineno">10886</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRP_WP4(base, value) (AIPS_RMW_PACRP(base, AIPS_PACRP_WP4_MASK, AIPS_PACRP_WP4(value)))</span></div><div class="line"><a name="l10887"></a><span class="lineno">10887</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRP_WP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_WP4_SHIFT) = (value))</span></div><div class="line"><a name="l10888"></a><span class="lineno">10888</span>&#160;</div><div class="line"><a name="l10906"></a><span class="lineno">10906</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRP_SP4(base) ((AIPS_PACRP_REG(base) &amp; AIPS_PACRP_SP4_MASK) &gt;&gt; AIPS_PACRP_SP4_SHIFT)</span></div><div class="line"><a name="l10907"></a><span class="lineno">10907</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRP_SP4(base) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_SP4_SHIFT))</span></div><div class="line"><a name="l10908"></a><span class="lineno">10908</span>&#160;</div><div class="line"><a name="l10910"></a><span class="lineno">10910</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRP_SP4(base, value) (AIPS_RMW_PACRP(base, AIPS_PACRP_SP4_MASK, AIPS_PACRP_SP4(value)))</span></div><div class="line"><a name="l10911"></a><span class="lineno">10911</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRP_SP4(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_SP4_SHIFT) = (value))</span></div><div class="line"><a name="l10912"></a><span class="lineno">10912</span>&#160;</div><div class="line"><a name="l10927"></a><span class="lineno">10927</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRP_TP3(base) ((AIPS_PACRP_REG(base) &amp; AIPS_PACRP_TP3_MASK) &gt;&gt; AIPS_PACRP_TP3_SHIFT)</span></div><div class="line"><a name="l10928"></a><span class="lineno">10928</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRP_TP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_TP3_SHIFT))</span></div><div class="line"><a name="l10929"></a><span class="lineno">10929</span>&#160;</div><div class="line"><a name="l10931"></a><span class="lineno">10931</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRP_TP3(base, value) (AIPS_RMW_PACRP(base, AIPS_PACRP_TP3_MASK, AIPS_PACRP_TP3(value)))</span></div><div class="line"><a name="l10932"></a><span class="lineno">10932</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRP_TP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_TP3_SHIFT) = (value))</span></div><div class="line"><a name="l10933"></a><span class="lineno">10933</span>&#160;</div><div class="line"><a name="l10948"></a><span class="lineno">10948</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRP_WP3(base) ((AIPS_PACRP_REG(base) &amp; AIPS_PACRP_WP3_MASK) &gt;&gt; AIPS_PACRP_WP3_SHIFT)</span></div><div class="line"><a name="l10949"></a><span class="lineno">10949</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRP_WP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_WP3_SHIFT))</span></div><div class="line"><a name="l10950"></a><span class="lineno">10950</span>&#160;</div><div class="line"><a name="l10952"></a><span class="lineno">10952</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRP_WP3(base, value) (AIPS_RMW_PACRP(base, AIPS_PACRP_WP3_MASK, AIPS_PACRP_WP3(value)))</span></div><div class="line"><a name="l10953"></a><span class="lineno">10953</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRP_WP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_WP3_SHIFT) = (value))</span></div><div class="line"><a name="l10954"></a><span class="lineno">10954</span>&#160;</div><div class="line"><a name="l10972"></a><span class="lineno">10972</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRP_SP3(base) ((AIPS_PACRP_REG(base) &amp; AIPS_PACRP_SP3_MASK) &gt;&gt; AIPS_PACRP_SP3_SHIFT)</span></div><div class="line"><a name="l10973"></a><span class="lineno">10973</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRP_SP3(base) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_SP3_SHIFT))</span></div><div class="line"><a name="l10974"></a><span class="lineno">10974</span>&#160;</div><div class="line"><a name="l10976"></a><span class="lineno">10976</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRP_SP3(base, value) (AIPS_RMW_PACRP(base, AIPS_PACRP_SP3_MASK, AIPS_PACRP_SP3(value)))</span></div><div class="line"><a name="l10977"></a><span class="lineno">10977</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRP_SP3(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_SP3_SHIFT) = (value))</span></div><div class="line"><a name="l10978"></a><span class="lineno">10978</span>&#160;</div><div class="line"><a name="l10993"></a><span class="lineno">10993</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRP_TP2(base) ((AIPS_PACRP_REG(base) &amp; AIPS_PACRP_TP2_MASK) &gt;&gt; AIPS_PACRP_TP2_SHIFT)</span></div><div class="line"><a name="l10994"></a><span class="lineno">10994</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRP_TP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_TP2_SHIFT))</span></div><div class="line"><a name="l10995"></a><span class="lineno">10995</span>&#160;</div><div class="line"><a name="l10997"></a><span class="lineno">10997</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRP_TP2(base, value) (AIPS_RMW_PACRP(base, AIPS_PACRP_TP2_MASK, AIPS_PACRP_TP2(value)))</span></div><div class="line"><a name="l10998"></a><span class="lineno">10998</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRP_TP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_TP2_SHIFT) = (value))</span></div><div class="line"><a name="l10999"></a><span class="lineno">10999</span>&#160;</div><div class="line"><a name="l11014"></a><span class="lineno">11014</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRP_WP2(base) ((AIPS_PACRP_REG(base) &amp; AIPS_PACRP_WP2_MASK) &gt;&gt; AIPS_PACRP_WP2_SHIFT)</span></div><div class="line"><a name="l11015"></a><span class="lineno">11015</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRP_WP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_WP2_SHIFT))</span></div><div class="line"><a name="l11016"></a><span class="lineno">11016</span>&#160;</div><div class="line"><a name="l11018"></a><span class="lineno">11018</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRP_WP2(base, value) (AIPS_RMW_PACRP(base, AIPS_PACRP_WP2_MASK, AIPS_PACRP_WP2(value)))</span></div><div class="line"><a name="l11019"></a><span class="lineno">11019</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRP_WP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_WP2_SHIFT) = (value))</span></div><div class="line"><a name="l11020"></a><span class="lineno">11020</span>&#160;</div><div class="line"><a name="l11038"></a><span class="lineno">11038</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRP_SP2(base) ((AIPS_PACRP_REG(base) &amp; AIPS_PACRP_SP2_MASK) &gt;&gt; AIPS_PACRP_SP2_SHIFT)</span></div><div class="line"><a name="l11039"></a><span class="lineno">11039</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRP_SP2(base) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_SP2_SHIFT))</span></div><div class="line"><a name="l11040"></a><span class="lineno">11040</span>&#160;</div><div class="line"><a name="l11042"></a><span class="lineno">11042</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRP_SP2(base, value) (AIPS_RMW_PACRP(base, AIPS_PACRP_SP2_MASK, AIPS_PACRP_SP2(value)))</span></div><div class="line"><a name="l11043"></a><span class="lineno">11043</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRP_SP2(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_SP2_SHIFT) = (value))</span></div><div class="line"><a name="l11044"></a><span class="lineno">11044</span>&#160;</div><div class="line"><a name="l11059"></a><span class="lineno">11059</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRP_TP1(base) ((AIPS_PACRP_REG(base) &amp; AIPS_PACRP_TP1_MASK) &gt;&gt; AIPS_PACRP_TP1_SHIFT)</span></div><div class="line"><a name="l11060"></a><span class="lineno">11060</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRP_TP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_TP1_SHIFT))</span></div><div class="line"><a name="l11061"></a><span class="lineno">11061</span>&#160;</div><div class="line"><a name="l11063"></a><span class="lineno">11063</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRP_TP1(base, value) (AIPS_RMW_PACRP(base, AIPS_PACRP_TP1_MASK, AIPS_PACRP_TP1(value)))</span></div><div class="line"><a name="l11064"></a><span class="lineno">11064</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRP_TP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_TP1_SHIFT) = (value))</span></div><div class="line"><a name="l11065"></a><span class="lineno">11065</span>&#160;</div><div class="line"><a name="l11080"></a><span class="lineno">11080</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRP_WP1(base) ((AIPS_PACRP_REG(base) &amp; AIPS_PACRP_WP1_MASK) &gt;&gt; AIPS_PACRP_WP1_SHIFT)</span></div><div class="line"><a name="l11081"></a><span class="lineno">11081</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRP_WP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_WP1_SHIFT))</span></div><div class="line"><a name="l11082"></a><span class="lineno">11082</span>&#160;</div><div class="line"><a name="l11084"></a><span class="lineno">11084</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRP_WP1(base, value) (AIPS_RMW_PACRP(base, AIPS_PACRP_WP1_MASK, AIPS_PACRP_WP1(value)))</span></div><div class="line"><a name="l11085"></a><span class="lineno">11085</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRP_WP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_WP1_SHIFT) = (value))</span></div><div class="line"><a name="l11086"></a><span class="lineno">11086</span>&#160;</div><div class="line"><a name="l11104"></a><span class="lineno">11104</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRP_SP1(base) ((AIPS_PACRP_REG(base) &amp; AIPS_PACRP_SP1_MASK) &gt;&gt; AIPS_PACRP_SP1_SHIFT)</span></div><div class="line"><a name="l11105"></a><span class="lineno">11105</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRP_SP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_SP1_SHIFT))</span></div><div class="line"><a name="l11106"></a><span class="lineno">11106</span>&#160;</div><div class="line"><a name="l11108"></a><span class="lineno">11108</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRP_SP1(base, value) (AIPS_RMW_PACRP(base, AIPS_PACRP_SP1_MASK, AIPS_PACRP_SP1(value)))</span></div><div class="line"><a name="l11109"></a><span class="lineno">11109</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRP_SP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_SP1_SHIFT) = (value))</span></div><div class="line"><a name="l11110"></a><span class="lineno">11110</span>&#160;</div><div class="line"><a name="l11125"></a><span class="lineno">11125</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRP_TP0(base) ((AIPS_PACRP_REG(base) &amp; AIPS_PACRP_TP0_MASK) &gt;&gt; AIPS_PACRP_TP0_SHIFT)</span></div><div class="line"><a name="l11126"></a><span class="lineno">11126</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRP_TP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_TP0_SHIFT))</span></div><div class="line"><a name="l11127"></a><span class="lineno">11127</span>&#160;</div><div class="line"><a name="l11129"></a><span class="lineno">11129</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRP_TP0(base, value) (AIPS_RMW_PACRP(base, AIPS_PACRP_TP0_MASK, AIPS_PACRP_TP0(value)))</span></div><div class="line"><a name="l11130"></a><span class="lineno">11130</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRP_TP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_TP0_SHIFT) = (value))</span></div><div class="line"><a name="l11131"></a><span class="lineno">11131</span>&#160;</div><div class="line"><a name="l11146"></a><span class="lineno">11146</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRP_WP0(base) ((AIPS_PACRP_REG(base) &amp; AIPS_PACRP_WP0_MASK) &gt;&gt; AIPS_PACRP_WP0_SHIFT)</span></div><div class="line"><a name="l11147"></a><span class="lineno">11147</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRP_WP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_WP0_SHIFT))</span></div><div class="line"><a name="l11148"></a><span class="lineno">11148</span>&#160;</div><div class="line"><a name="l11150"></a><span class="lineno">11150</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRP_WP0(base, value) (AIPS_RMW_PACRP(base, AIPS_PACRP_WP0_MASK, AIPS_PACRP_WP0(value)))</span></div><div class="line"><a name="l11151"></a><span class="lineno">11151</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRP_WP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_WP0_SHIFT) = (value))</span></div><div class="line"><a name="l11152"></a><span class="lineno">11152</span>&#160;</div><div class="line"><a name="l11170"></a><span class="lineno">11170</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRP_SP0(base) ((AIPS_PACRP_REG(base) &amp; AIPS_PACRP_SP0_MASK) &gt;&gt; AIPS_PACRP_SP0_SHIFT)</span></div><div class="line"><a name="l11171"></a><span class="lineno">11171</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRP_SP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_SP0_SHIFT))</span></div><div class="line"><a name="l11172"></a><span class="lineno">11172</span>&#160;</div><div class="line"><a name="l11174"></a><span class="lineno">11174</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRP_SP0(base, value) (AIPS_RMW_PACRP(base, AIPS_PACRP_SP0_MASK, AIPS_PACRP_SP0(value)))</span></div><div class="line"><a name="l11175"></a><span class="lineno">11175</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRP_SP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRP_REG(base), AIPS_PACRP_SP0_SHIFT) = (value))</span></div><div class="line"><a name="l11176"></a><span class="lineno">11176</span>&#160;</div><div class="line"><a name="l11193"></a><span class="lineno">11193</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRU(base)      (AIPS_PACRU_REG(base))</span></div><div class="line"><a name="l11194"></a><span class="lineno">11194</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRU(base, value) (AIPS_PACRU_REG(base) = (value))</span></div><div class="line"><a name="l11195"></a><span class="lineno">11195</span>&#160;<span class="preprocessor">#define AIPS_RMW_PACRU(base, mask, value) (AIPS_WR_PACRU(base, (AIPS_RD_PACRU(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l11196"></a><span class="lineno">11196</span>&#160;<span class="preprocessor">#define AIPS_SET_PACRU(base, value) (AIPS_WR_PACRU(base, AIPS_RD_PACRU(base) |  (value)))</span></div><div class="line"><a name="l11197"></a><span class="lineno">11197</span>&#160;<span class="preprocessor">#define AIPS_CLR_PACRU(base, value) (AIPS_WR_PACRU(base, AIPS_RD_PACRU(base) &amp; ~(value)))</span></div><div class="line"><a name="l11198"></a><span class="lineno">11198</span>&#160;<span class="preprocessor">#define AIPS_TOG_PACRU(base, value) (AIPS_WR_PACRU(base, AIPS_RD_PACRU(base) ^  (value)))</span></div><div class="line"><a name="l11199"></a><span class="lineno">11199</span>&#160;</div><div class="line"><a name="l11201"></a><span class="lineno">11201</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l11202"></a><span class="lineno">11202</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRU bitfields</span></div><div class="line"><a name="l11203"></a><span class="lineno">11203</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l11204"></a><span class="lineno">11204</span>&#160;</div><div class="line"><a name="l11218"></a><span class="lineno">11218</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRU_TP1(base) ((AIPS_PACRU_REG(base) &amp; AIPS_PACRU_TP1_MASK) &gt;&gt; AIPS_PACRU_TP1_SHIFT)</span></div><div class="line"><a name="l11219"></a><span class="lineno">11219</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRU_TP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRU_REG(base), AIPS_PACRU_TP1_SHIFT))</span></div><div class="line"><a name="l11220"></a><span class="lineno">11220</span>&#160;</div><div class="line"><a name="l11222"></a><span class="lineno">11222</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRU_TP1(base, value) (AIPS_RMW_PACRU(base, AIPS_PACRU_TP1_MASK, AIPS_PACRU_TP1(value)))</span></div><div class="line"><a name="l11223"></a><span class="lineno">11223</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRU_TP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRU_REG(base), AIPS_PACRU_TP1_SHIFT) = (value))</span></div><div class="line"><a name="l11224"></a><span class="lineno">11224</span>&#160;</div><div class="line"><a name="l11239"></a><span class="lineno">11239</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRU_WP1(base) ((AIPS_PACRU_REG(base) &amp; AIPS_PACRU_WP1_MASK) &gt;&gt; AIPS_PACRU_WP1_SHIFT)</span></div><div class="line"><a name="l11240"></a><span class="lineno">11240</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRU_WP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRU_REG(base), AIPS_PACRU_WP1_SHIFT))</span></div><div class="line"><a name="l11241"></a><span class="lineno">11241</span>&#160;</div><div class="line"><a name="l11243"></a><span class="lineno">11243</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRU_WP1(base, value) (AIPS_RMW_PACRU(base, AIPS_PACRU_WP1_MASK, AIPS_PACRU_WP1(value)))</span></div><div class="line"><a name="l11244"></a><span class="lineno">11244</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRU_WP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRU_REG(base), AIPS_PACRU_WP1_SHIFT) = (value))</span></div><div class="line"><a name="l11245"></a><span class="lineno">11245</span>&#160;</div><div class="line"><a name="l11263"></a><span class="lineno">11263</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRU_SP1(base) ((AIPS_PACRU_REG(base) &amp; AIPS_PACRU_SP1_MASK) &gt;&gt; AIPS_PACRU_SP1_SHIFT)</span></div><div class="line"><a name="l11264"></a><span class="lineno">11264</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRU_SP1(base) (BITBAND_ACCESS32(&amp;AIPS_PACRU_REG(base), AIPS_PACRU_SP1_SHIFT))</span></div><div class="line"><a name="l11265"></a><span class="lineno">11265</span>&#160;</div><div class="line"><a name="l11267"></a><span class="lineno">11267</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRU_SP1(base, value) (AIPS_RMW_PACRU(base, AIPS_PACRU_SP1_MASK, AIPS_PACRU_SP1(value)))</span></div><div class="line"><a name="l11268"></a><span class="lineno">11268</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRU_SP1(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRU_REG(base), AIPS_PACRU_SP1_SHIFT) = (value))</span></div><div class="line"><a name="l11269"></a><span class="lineno">11269</span>&#160;</div><div class="line"><a name="l11284"></a><span class="lineno">11284</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRU_TP0(base) ((AIPS_PACRU_REG(base) &amp; AIPS_PACRU_TP0_MASK) &gt;&gt; AIPS_PACRU_TP0_SHIFT)</span></div><div class="line"><a name="l11285"></a><span class="lineno">11285</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRU_TP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRU_REG(base), AIPS_PACRU_TP0_SHIFT))</span></div><div class="line"><a name="l11286"></a><span class="lineno">11286</span>&#160;</div><div class="line"><a name="l11288"></a><span class="lineno">11288</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRU_TP0(base, value) (AIPS_RMW_PACRU(base, AIPS_PACRU_TP0_MASK, AIPS_PACRU_TP0(value)))</span></div><div class="line"><a name="l11289"></a><span class="lineno">11289</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRU_TP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRU_REG(base), AIPS_PACRU_TP0_SHIFT) = (value))</span></div><div class="line"><a name="l11290"></a><span class="lineno">11290</span>&#160;</div><div class="line"><a name="l11305"></a><span class="lineno">11305</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRU_WP0(base) ((AIPS_PACRU_REG(base) &amp; AIPS_PACRU_WP0_MASK) &gt;&gt; AIPS_PACRU_WP0_SHIFT)</span></div><div class="line"><a name="l11306"></a><span class="lineno">11306</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRU_WP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRU_REG(base), AIPS_PACRU_WP0_SHIFT))</span></div><div class="line"><a name="l11307"></a><span class="lineno">11307</span>&#160;</div><div class="line"><a name="l11309"></a><span class="lineno">11309</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRU_WP0(base, value) (AIPS_RMW_PACRU(base, AIPS_PACRU_WP0_MASK, AIPS_PACRU_WP0(value)))</span></div><div class="line"><a name="l11310"></a><span class="lineno">11310</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRU_WP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRU_REG(base), AIPS_PACRU_WP0_SHIFT) = (value))</span></div><div class="line"><a name="l11311"></a><span class="lineno">11311</span>&#160;</div><div class="line"><a name="l11329"></a><span class="lineno">11329</span>&#160;<span class="preprocessor">#define AIPS_RD_PACRU_SP0(base) ((AIPS_PACRU_REG(base) &amp; AIPS_PACRU_SP0_MASK) &gt;&gt; AIPS_PACRU_SP0_SHIFT)</span></div><div class="line"><a name="l11330"></a><span class="lineno">11330</span>&#160;<span class="preprocessor">#define AIPS_BRD_PACRU_SP0(base) (BITBAND_ACCESS32(&amp;AIPS_PACRU_REG(base), AIPS_PACRU_SP0_SHIFT))</span></div><div class="line"><a name="l11331"></a><span class="lineno">11331</span>&#160;</div><div class="line"><a name="l11333"></a><span class="lineno">11333</span>&#160;<span class="preprocessor">#define AIPS_WR_PACRU_SP0(base, value) (AIPS_RMW_PACRU(base, AIPS_PACRU_SP0_MASK, AIPS_PACRU_SP0(value)))</span></div><div class="line"><a name="l11334"></a><span class="lineno">11334</span>&#160;<span class="preprocessor">#define AIPS_BWR_PACRU_SP0(base, value) (BITBAND_ACCESS32(&amp;AIPS_PACRU_REG(base), AIPS_PACRU_SP0_SHIFT) = (value))</span></div><div class="line"><a name="l11335"></a><span class="lineno">11335</span>&#160;</div><div class="line"><a name="l11337"></a><span class="lineno">11337</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l11338"></a><span class="lineno">11338</span>&#160;<span class="comment"> * MK64F12 AXBS</span></div><div class="line"><a name="l11339"></a><span class="lineno">11339</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l11340"></a><span class="lineno">11340</span>&#160;<span class="comment"> * Crossbar switch</span></div><div class="line"><a name="l11341"></a><span class="lineno">11341</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l11342"></a><span class="lineno">11342</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l11343"></a><span class="lineno">11343</span>&#160;<span class="comment"> * - AXBS_PRS - Priority Registers Slave</span></div><div class="line"><a name="l11344"></a><span class="lineno">11344</span>&#160;<span class="comment"> * - AXBS_CRS - Control Register</span></div><div class="line"><a name="l11345"></a><span class="lineno">11345</span>&#160;<span class="comment"> * - AXBS_MGPCR0 - Master General Purpose Control Register</span></div><div class="line"><a name="l11346"></a><span class="lineno">11346</span>&#160;<span class="comment"> * - AXBS_MGPCR1 - Master General Purpose Control Register</span></div><div class="line"><a name="l11347"></a><span class="lineno">11347</span>&#160;<span class="comment"> * - AXBS_MGPCR2 - Master General Purpose Control Register</span></div><div class="line"><a name="l11348"></a><span class="lineno">11348</span>&#160;<span class="comment"> * - AXBS_MGPCR3 - Master General Purpose Control Register</span></div><div class="line"><a name="l11349"></a><span class="lineno">11349</span>&#160;<span class="comment"> * - AXBS_MGPCR4 - Master General Purpose Control Register</span></div><div class="line"><a name="l11350"></a><span class="lineno">11350</span>&#160;<span class="comment"> * - AXBS_MGPCR5 - Master General Purpose Control Register</span></div><div class="line"><a name="l11351"></a><span class="lineno">11351</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l11352"></a><span class="lineno">11352</span>&#160;</div><div class="line"><a name="l11353"></a><span class="lineno">11353</span>&#160;<span class="preprocessor">#define AXBS_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l11354"></a><span class="lineno">11354</span>&#160;<span class="preprocessor">#define AXBS_IDX (0U) </span></div><div class="line"><a name="l11384"></a><span class="lineno">11384</span>&#160;<span class="preprocessor">#define AXBS_RD_PRS(base, index) (AXBS_PRS_REG(base, index))</span></div><div class="line"><a name="l11385"></a><span class="lineno">11385</span>&#160;<span class="preprocessor">#define AXBS_WR_PRS(base, index, value) (AXBS_PRS_REG(base, index) = (value))</span></div><div class="line"><a name="l11386"></a><span class="lineno">11386</span>&#160;<span class="preprocessor">#define AXBS_RMW_PRS(base, index, mask, value) (AXBS_WR_PRS(base, index, (AXBS_RD_PRS(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l11387"></a><span class="lineno">11387</span>&#160;<span class="preprocessor">#define AXBS_SET_PRS(base, index, value) (AXBS_WR_PRS(base, index, AXBS_RD_PRS(base, index) |  (value)))</span></div><div class="line"><a name="l11388"></a><span class="lineno">11388</span>&#160;<span class="preprocessor">#define AXBS_CLR_PRS(base, index, value) (AXBS_WR_PRS(base, index, AXBS_RD_PRS(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l11389"></a><span class="lineno">11389</span>&#160;<span class="preprocessor">#define AXBS_TOG_PRS(base, index, value) (AXBS_WR_PRS(base, index, AXBS_RD_PRS(base, index) ^  (value)))</span></div><div class="line"><a name="l11390"></a><span class="lineno">11390</span>&#160;</div><div class="line"><a name="l11392"></a><span class="lineno">11392</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l11393"></a><span class="lineno">11393</span>&#160;<span class="comment"> * Constants &amp; macros for individual AXBS_PRS bitfields</span></div><div class="line"><a name="l11394"></a><span class="lineno">11394</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l11395"></a><span class="lineno">11395</span>&#160;</div><div class="line"><a name="l11413"></a><span class="lineno">11413</span>&#160;<span class="preprocessor">#define AXBS_RD_PRS_M0(base, index) ((AXBS_PRS_REG(base, index) &amp; AXBS_PRS_M0_MASK) &gt;&gt; AXBS_PRS_M0_SHIFT)</span></div><div class="line"><a name="l11414"></a><span class="lineno">11414</span>&#160;<span class="preprocessor">#define AXBS_BRD_PRS_M0(base, index) (AXBS_RD_PRS_M0(base, index))</span></div><div class="line"><a name="l11415"></a><span class="lineno">11415</span>&#160;</div><div class="line"><a name="l11417"></a><span class="lineno">11417</span>&#160;<span class="preprocessor">#define AXBS_WR_PRS_M0(base, index, value) (AXBS_RMW_PRS(base, index, AXBS_PRS_M0_MASK, AXBS_PRS_M0(value)))</span></div><div class="line"><a name="l11418"></a><span class="lineno">11418</span>&#160;<span class="preprocessor">#define AXBS_BWR_PRS_M0(base, index, value) (AXBS_WR_PRS_M0(base, index, value))</span></div><div class="line"><a name="l11419"></a><span class="lineno">11419</span>&#160;</div><div class="line"><a name="l11438"></a><span class="lineno">11438</span>&#160;<span class="preprocessor">#define AXBS_RD_PRS_M1(base, index) ((AXBS_PRS_REG(base, index) &amp; AXBS_PRS_M1_MASK) &gt;&gt; AXBS_PRS_M1_SHIFT)</span></div><div class="line"><a name="l11439"></a><span class="lineno">11439</span>&#160;<span class="preprocessor">#define AXBS_BRD_PRS_M1(base, index) (AXBS_RD_PRS_M1(base, index))</span></div><div class="line"><a name="l11440"></a><span class="lineno">11440</span>&#160;</div><div class="line"><a name="l11442"></a><span class="lineno">11442</span>&#160;<span class="preprocessor">#define AXBS_WR_PRS_M1(base, index, value) (AXBS_RMW_PRS(base, index, AXBS_PRS_M1_MASK, AXBS_PRS_M1(value)))</span></div><div class="line"><a name="l11443"></a><span class="lineno">11443</span>&#160;<span class="preprocessor">#define AXBS_BWR_PRS_M1(base, index, value) (AXBS_WR_PRS_M1(base, index, value))</span></div><div class="line"><a name="l11444"></a><span class="lineno">11444</span>&#160;</div><div class="line"><a name="l11463"></a><span class="lineno">11463</span>&#160;<span class="preprocessor">#define AXBS_RD_PRS_M2(base, index) ((AXBS_PRS_REG(base, index) &amp; AXBS_PRS_M2_MASK) &gt;&gt; AXBS_PRS_M2_SHIFT)</span></div><div class="line"><a name="l11464"></a><span class="lineno">11464</span>&#160;<span class="preprocessor">#define AXBS_BRD_PRS_M2(base, index) (AXBS_RD_PRS_M2(base, index))</span></div><div class="line"><a name="l11465"></a><span class="lineno">11465</span>&#160;</div><div class="line"><a name="l11467"></a><span class="lineno">11467</span>&#160;<span class="preprocessor">#define AXBS_WR_PRS_M2(base, index, value) (AXBS_RMW_PRS(base, index, AXBS_PRS_M2_MASK, AXBS_PRS_M2(value)))</span></div><div class="line"><a name="l11468"></a><span class="lineno">11468</span>&#160;<span class="preprocessor">#define AXBS_BWR_PRS_M2(base, index, value) (AXBS_WR_PRS_M2(base, index, value))</span></div><div class="line"><a name="l11469"></a><span class="lineno">11469</span>&#160;</div><div class="line"><a name="l11488"></a><span class="lineno">11488</span>&#160;<span class="preprocessor">#define AXBS_RD_PRS_M3(base, index) ((AXBS_PRS_REG(base, index) &amp; AXBS_PRS_M3_MASK) &gt;&gt; AXBS_PRS_M3_SHIFT)</span></div><div class="line"><a name="l11489"></a><span class="lineno">11489</span>&#160;<span class="preprocessor">#define AXBS_BRD_PRS_M3(base, index) (AXBS_RD_PRS_M3(base, index))</span></div><div class="line"><a name="l11490"></a><span class="lineno">11490</span>&#160;</div><div class="line"><a name="l11492"></a><span class="lineno">11492</span>&#160;<span class="preprocessor">#define AXBS_WR_PRS_M3(base, index, value) (AXBS_RMW_PRS(base, index, AXBS_PRS_M3_MASK, AXBS_PRS_M3(value)))</span></div><div class="line"><a name="l11493"></a><span class="lineno">11493</span>&#160;<span class="preprocessor">#define AXBS_BWR_PRS_M3(base, index, value) (AXBS_WR_PRS_M3(base, index, value))</span></div><div class="line"><a name="l11494"></a><span class="lineno">11494</span>&#160;</div><div class="line"><a name="l11513"></a><span class="lineno">11513</span>&#160;<span class="preprocessor">#define AXBS_RD_PRS_M4(base, index) ((AXBS_PRS_REG(base, index) &amp; AXBS_PRS_M4_MASK) &gt;&gt; AXBS_PRS_M4_SHIFT)</span></div><div class="line"><a name="l11514"></a><span class="lineno">11514</span>&#160;<span class="preprocessor">#define AXBS_BRD_PRS_M4(base, index) (AXBS_RD_PRS_M4(base, index))</span></div><div class="line"><a name="l11515"></a><span class="lineno">11515</span>&#160;</div><div class="line"><a name="l11517"></a><span class="lineno">11517</span>&#160;<span class="preprocessor">#define AXBS_WR_PRS_M4(base, index, value) (AXBS_RMW_PRS(base, index, AXBS_PRS_M4_MASK, AXBS_PRS_M4(value)))</span></div><div class="line"><a name="l11518"></a><span class="lineno">11518</span>&#160;<span class="preprocessor">#define AXBS_BWR_PRS_M4(base, index, value) (AXBS_WR_PRS_M4(base, index, value))</span></div><div class="line"><a name="l11519"></a><span class="lineno">11519</span>&#160;</div><div class="line"><a name="l11538"></a><span class="lineno">11538</span>&#160;<span class="preprocessor">#define AXBS_RD_PRS_M5(base, index) ((AXBS_PRS_REG(base, index) &amp; AXBS_PRS_M5_MASK) &gt;&gt; AXBS_PRS_M5_SHIFT)</span></div><div class="line"><a name="l11539"></a><span class="lineno">11539</span>&#160;<span class="preprocessor">#define AXBS_BRD_PRS_M5(base, index) (AXBS_RD_PRS_M5(base, index))</span></div><div class="line"><a name="l11540"></a><span class="lineno">11540</span>&#160;</div><div class="line"><a name="l11542"></a><span class="lineno">11542</span>&#160;<span class="preprocessor">#define AXBS_WR_PRS_M5(base, index, value) (AXBS_RMW_PRS(base, index, AXBS_PRS_M5_MASK, AXBS_PRS_M5(value)))</span></div><div class="line"><a name="l11543"></a><span class="lineno">11543</span>&#160;<span class="preprocessor">#define AXBS_BWR_PRS_M5(base, index, value) (AXBS_WR_PRS_M5(base, index, value))</span></div><div class="line"><a name="l11544"></a><span class="lineno">11544</span>&#160;</div><div class="line"><a name="l11563"></a><span class="lineno">11563</span>&#160;<span class="preprocessor">#define AXBS_RD_CRS(base, index) (AXBS_CRS_REG(base, index))</span></div><div class="line"><a name="l11564"></a><span class="lineno">11564</span>&#160;<span class="preprocessor">#define AXBS_WR_CRS(base, index, value) (AXBS_CRS_REG(base, index) = (value))</span></div><div class="line"><a name="l11565"></a><span class="lineno">11565</span>&#160;<span class="preprocessor">#define AXBS_RMW_CRS(base, index, mask, value) (AXBS_WR_CRS(base, index, (AXBS_RD_CRS(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l11566"></a><span class="lineno">11566</span>&#160;<span class="preprocessor">#define AXBS_SET_CRS(base, index, value) (AXBS_WR_CRS(base, index, AXBS_RD_CRS(base, index) |  (value)))</span></div><div class="line"><a name="l11567"></a><span class="lineno">11567</span>&#160;<span class="preprocessor">#define AXBS_CLR_CRS(base, index, value) (AXBS_WR_CRS(base, index, AXBS_RD_CRS(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l11568"></a><span class="lineno">11568</span>&#160;<span class="preprocessor">#define AXBS_TOG_CRS(base, index, value) (AXBS_WR_CRS(base, index, AXBS_RD_CRS(base, index) ^  (value)))</span></div><div class="line"><a name="l11569"></a><span class="lineno">11569</span>&#160;</div><div class="line"><a name="l11571"></a><span class="lineno">11571</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l11572"></a><span class="lineno">11572</span>&#160;<span class="comment"> * Constants &amp; macros for individual AXBS_CRS bitfields</span></div><div class="line"><a name="l11573"></a><span class="lineno">11573</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l11574"></a><span class="lineno">11574</span>&#160;</div><div class="line"><a name="l11594"></a><span class="lineno">11594</span>&#160;<span class="preprocessor">#define AXBS_RD_CRS_PARK(base, index) ((AXBS_CRS_REG(base, index) &amp; AXBS_CRS_PARK_MASK) &gt;&gt; AXBS_CRS_PARK_SHIFT)</span></div><div class="line"><a name="l11595"></a><span class="lineno">11595</span>&#160;<span class="preprocessor">#define AXBS_BRD_CRS_PARK(base, index) (AXBS_RD_CRS_PARK(base, index))</span></div><div class="line"><a name="l11596"></a><span class="lineno">11596</span>&#160;</div><div class="line"><a name="l11598"></a><span class="lineno">11598</span>&#160;<span class="preprocessor">#define AXBS_WR_CRS_PARK(base, index, value) (AXBS_RMW_CRS(base, index, AXBS_CRS_PARK_MASK, AXBS_CRS_PARK(value)))</span></div><div class="line"><a name="l11599"></a><span class="lineno">11599</span>&#160;<span class="preprocessor">#define AXBS_BWR_CRS_PARK(base, index, value) (AXBS_WR_CRS_PARK(base, index, value))</span></div><div class="line"><a name="l11600"></a><span class="lineno">11600</span>&#160;</div><div class="line"><a name="l11621"></a><span class="lineno">11621</span>&#160;<span class="preprocessor">#define AXBS_RD_CRS_PCTL(base, index) ((AXBS_CRS_REG(base, index) &amp; AXBS_CRS_PCTL_MASK) &gt;&gt; AXBS_CRS_PCTL_SHIFT)</span></div><div class="line"><a name="l11622"></a><span class="lineno">11622</span>&#160;<span class="preprocessor">#define AXBS_BRD_CRS_PCTL(base, index) (AXBS_RD_CRS_PCTL(base, index))</span></div><div class="line"><a name="l11623"></a><span class="lineno">11623</span>&#160;</div><div class="line"><a name="l11625"></a><span class="lineno">11625</span>&#160;<span class="preprocessor">#define AXBS_WR_CRS_PCTL(base, index, value) (AXBS_RMW_CRS(base, index, AXBS_CRS_PCTL_MASK, AXBS_CRS_PCTL(value)))</span></div><div class="line"><a name="l11626"></a><span class="lineno">11626</span>&#160;<span class="preprocessor">#define AXBS_BWR_CRS_PCTL(base, index, value) (AXBS_WR_CRS_PCTL(base, index, value))</span></div><div class="line"><a name="l11627"></a><span class="lineno">11627</span>&#160;</div><div class="line"><a name="l11642"></a><span class="lineno">11642</span>&#160;<span class="preprocessor">#define AXBS_RD_CRS_ARB(base, index) ((AXBS_CRS_REG(base, index) &amp; AXBS_CRS_ARB_MASK) &gt;&gt; AXBS_CRS_ARB_SHIFT)</span></div><div class="line"><a name="l11643"></a><span class="lineno">11643</span>&#160;<span class="preprocessor">#define AXBS_BRD_CRS_ARB(base, index) (AXBS_RD_CRS_ARB(base, index))</span></div><div class="line"><a name="l11644"></a><span class="lineno">11644</span>&#160;</div><div class="line"><a name="l11646"></a><span class="lineno">11646</span>&#160;<span class="preprocessor">#define AXBS_WR_CRS_ARB(base, index, value) (AXBS_RMW_CRS(base, index, AXBS_CRS_ARB_MASK, AXBS_CRS_ARB(value)))</span></div><div class="line"><a name="l11647"></a><span class="lineno">11647</span>&#160;<span class="preprocessor">#define AXBS_BWR_CRS_ARB(base, index, value) (AXBS_WR_CRS_ARB(base, index, value))</span></div><div class="line"><a name="l11648"></a><span class="lineno">11648</span>&#160;</div><div class="line"><a name="l11665"></a><span class="lineno">11665</span>&#160;<span class="preprocessor">#define AXBS_RD_CRS_HLP(base, index) ((AXBS_CRS_REG(base, index) &amp; AXBS_CRS_HLP_MASK) &gt;&gt; AXBS_CRS_HLP_SHIFT)</span></div><div class="line"><a name="l11666"></a><span class="lineno">11666</span>&#160;<span class="preprocessor">#define AXBS_BRD_CRS_HLP(base, index) (BITBAND_ACCESS32(&amp;AXBS_CRS_REG(base, index), AXBS_CRS_HLP_SHIFT))</span></div><div class="line"><a name="l11667"></a><span class="lineno">11667</span>&#160;</div><div class="line"><a name="l11669"></a><span class="lineno">11669</span>&#160;<span class="preprocessor">#define AXBS_WR_CRS_HLP(base, index, value) (AXBS_RMW_CRS(base, index, AXBS_CRS_HLP_MASK, AXBS_CRS_HLP(value)))</span></div><div class="line"><a name="l11670"></a><span class="lineno">11670</span>&#160;<span class="preprocessor">#define AXBS_BWR_CRS_HLP(base, index, value) (BITBAND_ACCESS32(&amp;AXBS_CRS_REG(base, index), AXBS_CRS_HLP_SHIFT) = (value))</span></div><div class="line"><a name="l11671"></a><span class="lineno">11671</span>&#160;</div><div class="line"><a name="l11687"></a><span class="lineno">11687</span>&#160;<span class="preprocessor">#define AXBS_RD_CRS_RO(base, index) ((AXBS_CRS_REG(base, index) &amp; AXBS_CRS_RO_MASK) &gt;&gt; AXBS_CRS_RO_SHIFT)</span></div><div class="line"><a name="l11688"></a><span class="lineno">11688</span>&#160;<span class="preprocessor">#define AXBS_BRD_CRS_RO(base, index) (BITBAND_ACCESS32(&amp;AXBS_CRS_REG(base, index), AXBS_CRS_RO_SHIFT))</span></div><div class="line"><a name="l11689"></a><span class="lineno">11689</span>&#160;</div><div class="line"><a name="l11691"></a><span class="lineno">11691</span>&#160;<span class="preprocessor">#define AXBS_WR_CRS_RO(base, index, value) (AXBS_RMW_CRS(base, index, AXBS_CRS_RO_MASK, AXBS_CRS_RO(value)))</span></div><div class="line"><a name="l11692"></a><span class="lineno">11692</span>&#160;<span class="preprocessor">#define AXBS_BWR_CRS_RO(base, index, value) (BITBAND_ACCESS32(&amp;AXBS_CRS_REG(base, index), AXBS_CRS_RO_SHIFT) = (value))</span></div><div class="line"><a name="l11693"></a><span class="lineno">11693</span>&#160;</div><div class="line"><a name="l11713"></a><span class="lineno">11713</span>&#160;<span class="preprocessor">#define AXBS_RD_MGPCR0(base)     (AXBS_MGPCR0_REG(base))</span></div><div class="line"><a name="l11714"></a><span class="lineno">11714</span>&#160;<span class="preprocessor">#define AXBS_WR_MGPCR0(base, value) (AXBS_MGPCR0_REG(base) = (value))</span></div><div class="line"><a name="l11715"></a><span class="lineno">11715</span>&#160;<span class="preprocessor">#define AXBS_RMW_MGPCR0(base, mask, value) (AXBS_WR_MGPCR0(base, (AXBS_RD_MGPCR0(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l11716"></a><span class="lineno">11716</span>&#160;<span class="preprocessor">#define AXBS_SET_MGPCR0(base, value) (AXBS_WR_MGPCR0(base, AXBS_RD_MGPCR0(base) |  (value)))</span></div><div class="line"><a name="l11717"></a><span class="lineno">11717</span>&#160;<span class="preprocessor">#define AXBS_CLR_MGPCR0(base, value) (AXBS_WR_MGPCR0(base, AXBS_RD_MGPCR0(base) &amp; ~(value)))</span></div><div class="line"><a name="l11718"></a><span class="lineno">11718</span>&#160;<span class="preprocessor">#define AXBS_TOG_MGPCR0(base, value) (AXBS_WR_MGPCR0(base, AXBS_RD_MGPCR0(base) ^  (value)))</span></div><div class="line"><a name="l11719"></a><span class="lineno">11719</span>&#160;</div><div class="line"><a name="l11721"></a><span class="lineno">11721</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l11722"></a><span class="lineno">11722</span>&#160;<span class="comment"> * Constants &amp; macros for individual AXBS_MGPCR0 bitfields</span></div><div class="line"><a name="l11723"></a><span class="lineno">11723</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l11724"></a><span class="lineno">11724</span>&#160;</div><div class="line"><a name="l11744"></a><span class="lineno">11744</span>&#160;<span class="preprocessor">#define AXBS_RD_MGPCR0_AULB(base) ((AXBS_MGPCR0_REG(base) &amp; AXBS_MGPCR0_AULB_MASK) &gt;&gt; AXBS_MGPCR0_AULB_SHIFT)</span></div><div class="line"><a name="l11745"></a><span class="lineno">11745</span>&#160;<span class="preprocessor">#define AXBS_BRD_MGPCR0_AULB(base) (AXBS_RD_MGPCR0_AULB(base))</span></div><div class="line"><a name="l11746"></a><span class="lineno">11746</span>&#160;</div><div class="line"><a name="l11748"></a><span class="lineno">11748</span>&#160;<span class="preprocessor">#define AXBS_WR_MGPCR0_AULB(base, value) (AXBS_RMW_MGPCR0(base, AXBS_MGPCR0_AULB_MASK, AXBS_MGPCR0_AULB(value)))</span></div><div class="line"><a name="l11749"></a><span class="lineno">11749</span>&#160;<span class="preprocessor">#define AXBS_BWR_MGPCR0_AULB(base, value) (AXBS_WR_MGPCR0_AULB(base, value))</span></div><div class="line"><a name="l11750"></a><span class="lineno">11750</span>&#160;</div><div class="line"><a name="l11770"></a><span class="lineno">11770</span>&#160;<span class="preprocessor">#define AXBS_RD_MGPCR1(base)     (AXBS_MGPCR1_REG(base))</span></div><div class="line"><a name="l11771"></a><span class="lineno">11771</span>&#160;<span class="preprocessor">#define AXBS_WR_MGPCR1(base, value) (AXBS_MGPCR1_REG(base) = (value))</span></div><div class="line"><a name="l11772"></a><span class="lineno">11772</span>&#160;<span class="preprocessor">#define AXBS_RMW_MGPCR1(base, mask, value) (AXBS_WR_MGPCR1(base, (AXBS_RD_MGPCR1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l11773"></a><span class="lineno">11773</span>&#160;<span class="preprocessor">#define AXBS_SET_MGPCR1(base, value) (AXBS_WR_MGPCR1(base, AXBS_RD_MGPCR1(base) |  (value)))</span></div><div class="line"><a name="l11774"></a><span class="lineno">11774</span>&#160;<span class="preprocessor">#define AXBS_CLR_MGPCR1(base, value) (AXBS_WR_MGPCR1(base, AXBS_RD_MGPCR1(base) &amp; ~(value)))</span></div><div class="line"><a name="l11775"></a><span class="lineno">11775</span>&#160;<span class="preprocessor">#define AXBS_TOG_MGPCR1(base, value) (AXBS_WR_MGPCR1(base, AXBS_RD_MGPCR1(base) ^  (value)))</span></div><div class="line"><a name="l11776"></a><span class="lineno">11776</span>&#160;</div><div class="line"><a name="l11778"></a><span class="lineno">11778</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l11779"></a><span class="lineno">11779</span>&#160;<span class="comment"> * Constants &amp; macros for individual AXBS_MGPCR1 bitfields</span></div><div class="line"><a name="l11780"></a><span class="lineno">11780</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l11781"></a><span class="lineno">11781</span>&#160;</div><div class="line"><a name="l11801"></a><span class="lineno">11801</span>&#160;<span class="preprocessor">#define AXBS_RD_MGPCR1_AULB(base) ((AXBS_MGPCR1_REG(base) &amp; AXBS_MGPCR1_AULB_MASK) &gt;&gt; AXBS_MGPCR1_AULB_SHIFT)</span></div><div class="line"><a name="l11802"></a><span class="lineno">11802</span>&#160;<span class="preprocessor">#define AXBS_BRD_MGPCR1_AULB(base) (AXBS_RD_MGPCR1_AULB(base))</span></div><div class="line"><a name="l11803"></a><span class="lineno">11803</span>&#160;</div><div class="line"><a name="l11805"></a><span class="lineno">11805</span>&#160;<span class="preprocessor">#define AXBS_WR_MGPCR1_AULB(base, value) (AXBS_RMW_MGPCR1(base, AXBS_MGPCR1_AULB_MASK, AXBS_MGPCR1_AULB(value)))</span></div><div class="line"><a name="l11806"></a><span class="lineno">11806</span>&#160;<span class="preprocessor">#define AXBS_BWR_MGPCR1_AULB(base, value) (AXBS_WR_MGPCR1_AULB(base, value))</span></div><div class="line"><a name="l11807"></a><span class="lineno">11807</span>&#160;</div><div class="line"><a name="l11827"></a><span class="lineno">11827</span>&#160;<span class="preprocessor">#define AXBS_RD_MGPCR2(base)     (AXBS_MGPCR2_REG(base))</span></div><div class="line"><a name="l11828"></a><span class="lineno">11828</span>&#160;<span class="preprocessor">#define AXBS_WR_MGPCR2(base, value) (AXBS_MGPCR2_REG(base) = (value))</span></div><div class="line"><a name="l11829"></a><span class="lineno">11829</span>&#160;<span class="preprocessor">#define AXBS_RMW_MGPCR2(base, mask, value) (AXBS_WR_MGPCR2(base, (AXBS_RD_MGPCR2(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l11830"></a><span class="lineno">11830</span>&#160;<span class="preprocessor">#define AXBS_SET_MGPCR2(base, value) (AXBS_WR_MGPCR2(base, AXBS_RD_MGPCR2(base) |  (value)))</span></div><div class="line"><a name="l11831"></a><span class="lineno">11831</span>&#160;<span class="preprocessor">#define AXBS_CLR_MGPCR2(base, value) (AXBS_WR_MGPCR2(base, AXBS_RD_MGPCR2(base) &amp; ~(value)))</span></div><div class="line"><a name="l11832"></a><span class="lineno">11832</span>&#160;<span class="preprocessor">#define AXBS_TOG_MGPCR2(base, value) (AXBS_WR_MGPCR2(base, AXBS_RD_MGPCR2(base) ^  (value)))</span></div><div class="line"><a name="l11833"></a><span class="lineno">11833</span>&#160;</div><div class="line"><a name="l11835"></a><span class="lineno">11835</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l11836"></a><span class="lineno">11836</span>&#160;<span class="comment"> * Constants &amp; macros for individual AXBS_MGPCR2 bitfields</span></div><div class="line"><a name="l11837"></a><span class="lineno">11837</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l11838"></a><span class="lineno">11838</span>&#160;</div><div class="line"><a name="l11858"></a><span class="lineno">11858</span>&#160;<span class="preprocessor">#define AXBS_RD_MGPCR2_AULB(base) ((AXBS_MGPCR2_REG(base) &amp; AXBS_MGPCR2_AULB_MASK) &gt;&gt; AXBS_MGPCR2_AULB_SHIFT)</span></div><div class="line"><a name="l11859"></a><span class="lineno">11859</span>&#160;<span class="preprocessor">#define AXBS_BRD_MGPCR2_AULB(base) (AXBS_RD_MGPCR2_AULB(base))</span></div><div class="line"><a name="l11860"></a><span class="lineno">11860</span>&#160;</div><div class="line"><a name="l11862"></a><span class="lineno">11862</span>&#160;<span class="preprocessor">#define AXBS_WR_MGPCR2_AULB(base, value) (AXBS_RMW_MGPCR2(base, AXBS_MGPCR2_AULB_MASK, AXBS_MGPCR2_AULB(value)))</span></div><div class="line"><a name="l11863"></a><span class="lineno">11863</span>&#160;<span class="preprocessor">#define AXBS_BWR_MGPCR2_AULB(base, value) (AXBS_WR_MGPCR2_AULB(base, value))</span></div><div class="line"><a name="l11864"></a><span class="lineno">11864</span>&#160;</div><div class="line"><a name="l11884"></a><span class="lineno">11884</span>&#160;<span class="preprocessor">#define AXBS_RD_MGPCR3(base)     (AXBS_MGPCR3_REG(base))</span></div><div class="line"><a name="l11885"></a><span class="lineno">11885</span>&#160;<span class="preprocessor">#define AXBS_WR_MGPCR3(base, value) (AXBS_MGPCR3_REG(base) = (value))</span></div><div class="line"><a name="l11886"></a><span class="lineno">11886</span>&#160;<span class="preprocessor">#define AXBS_RMW_MGPCR3(base, mask, value) (AXBS_WR_MGPCR3(base, (AXBS_RD_MGPCR3(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l11887"></a><span class="lineno">11887</span>&#160;<span class="preprocessor">#define AXBS_SET_MGPCR3(base, value) (AXBS_WR_MGPCR3(base, AXBS_RD_MGPCR3(base) |  (value)))</span></div><div class="line"><a name="l11888"></a><span class="lineno">11888</span>&#160;<span class="preprocessor">#define AXBS_CLR_MGPCR3(base, value) (AXBS_WR_MGPCR3(base, AXBS_RD_MGPCR3(base) &amp; ~(value)))</span></div><div class="line"><a name="l11889"></a><span class="lineno">11889</span>&#160;<span class="preprocessor">#define AXBS_TOG_MGPCR3(base, value) (AXBS_WR_MGPCR3(base, AXBS_RD_MGPCR3(base) ^  (value)))</span></div><div class="line"><a name="l11890"></a><span class="lineno">11890</span>&#160;</div><div class="line"><a name="l11892"></a><span class="lineno">11892</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l11893"></a><span class="lineno">11893</span>&#160;<span class="comment"> * Constants &amp; macros for individual AXBS_MGPCR3 bitfields</span></div><div class="line"><a name="l11894"></a><span class="lineno">11894</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l11895"></a><span class="lineno">11895</span>&#160;</div><div class="line"><a name="l11915"></a><span class="lineno">11915</span>&#160;<span class="preprocessor">#define AXBS_RD_MGPCR3_AULB(base) ((AXBS_MGPCR3_REG(base) &amp; AXBS_MGPCR3_AULB_MASK) &gt;&gt; AXBS_MGPCR3_AULB_SHIFT)</span></div><div class="line"><a name="l11916"></a><span class="lineno">11916</span>&#160;<span class="preprocessor">#define AXBS_BRD_MGPCR3_AULB(base) (AXBS_RD_MGPCR3_AULB(base))</span></div><div class="line"><a name="l11917"></a><span class="lineno">11917</span>&#160;</div><div class="line"><a name="l11919"></a><span class="lineno">11919</span>&#160;<span class="preprocessor">#define AXBS_WR_MGPCR3_AULB(base, value) (AXBS_RMW_MGPCR3(base, AXBS_MGPCR3_AULB_MASK, AXBS_MGPCR3_AULB(value)))</span></div><div class="line"><a name="l11920"></a><span class="lineno">11920</span>&#160;<span class="preprocessor">#define AXBS_BWR_MGPCR3_AULB(base, value) (AXBS_WR_MGPCR3_AULB(base, value))</span></div><div class="line"><a name="l11921"></a><span class="lineno">11921</span>&#160;</div><div class="line"><a name="l11941"></a><span class="lineno">11941</span>&#160;<span class="preprocessor">#define AXBS_RD_MGPCR4(base)     (AXBS_MGPCR4_REG(base))</span></div><div class="line"><a name="l11942"></a><span class="lineno">11942</span>&#160;<span class="preprocessor">#define AXBS_WR_MGPCR4(base, value) (AXBS_MGPCR4_REG(base) = (value))</span></div><div class="line"><a name="l11943"></a><span class="lineno">11943</span>&#160;<span class="preprocessor">#define AXBS_RMW_MGPCR4(base, mask, value) (AXBS_WR_MGPCR4(base, (AXBS_RD_MGPCR4(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l11944"></a><span class="lineno">11944</span>&#160;<span class="preprocessor">#define AXBS_SET_MGPCR4(base, value) (AXBS_WR_MGPCR4(base, AXBS_RD_MGPCR4(base) |  (value)))</span></div><div class="line"><a name="l11945"></a><span class="lineno">11945</span>&#160;<span class="preprocessor">#define AXBS_CLR_MGPCR4(base, value) (AXBS_WR_MGPCR4(base, AXBS_RD_MGPCR4(base) &amp; ~(value)))</span></div><div class="line"><a name="l11946"></a><span class="lineno">11946</span>&#160;<span class="preprocessor">#define AXBS_TOG_MGPCR4(base, value) (AXBS_WR_MGPCR4(base, AXBS_RD_MGPCR4(base) ^  (value)))</span></div><div class="line"><a name="l11947"></a><span class="lineno">11947</span>&#160;</div><div class="line"><a name="l11949"></a><span class="lineno">11949</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l11950"></a><span class="lineno">11950</span>&#160;<span class="comment"> * Constants &amp; macros for individual AXBS_MGPCR4 bitfields</span></div><div class="line"><a name="l11951"></a><span class="lineno">11951</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l11952"></a><span class="lineno">11952</span>&#160;</div><div class="line"><a name="l11972"></a><span class="lineno">11972</span>&#160;<span class="preprocessor">#define AXBS_RD_MGPCR4_AULB(base) ((AXBS_MGPCR4_REG(base) &amp; AXBS_MGPCR4_AULB_MASK) &gt;&gt; AXBS_MGPCR4_AULB_SHIFT)</span></div><div class="line"><a name="l11973"></a><span class="lineno">11973</span>&#160;<span class="preprocessor">#define AXBS_BRD_MGPCR4_AULB(base) (AXBS_RD_MGPCR4_AULB(base))</span></div><div class="line"><a name="l11974"></a><span class="lineno">11974</span>&#160;</div><div class="line"><a name="l11976"></a><span class="lineno">11976</span>&#160;<span class="preprocessor">#define AXBS_WR_MGPCR4_AULB(base, value) (AXBS_RMW_MGPCR4(base, AXBS_MGPCR4_AULB_MASK, AXBS_MGPCR4_AULB(value)))</span></div><div class="line"><a name="l11977"></a><span class="lineno">11977</span>&#160;<span class="preprocessor">#define AXBS_BWR_MGPCR4_AULB(base, value) (AXBS_WR_MGPCR4_AULB(base, value))</span></div><div class="line"><a name="l11978"></a><span class="lineno">11978</span>&#160;</div><div class="line"><a name="l11998"></a><span class="lineno">11998</span>&#160;<span class="preprocessor">#define AXBS_RD_MGPCR5(base)     (AXBS_MGPCR5_REG(base))</span></div><div class="line"><a name="l11999"></a><span class="lineno">11999</span>&#160;<span class="preprocessor">#define AXBS_WR_MGPCR5(base, value) (AXBS_MGPCR5_REG(base) = (value))</span></div><div class="line"><a name="l12000"></a><span class="lineno">12000</span>&#160;<span class="preprocessor">#define AXBS_RMW_MGPCR5(base, mask, value) (AXBS_WR_MGPCR5(base, (AXBS_RD_MGPCR5(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l12001"></a><span class="lineno">12001</span>&#160;<span class="preprocessor">#define AXBS_SET_MGPCR5(base, value) (AXBS_WR_MGPCR5(base, AXBS_RD_MGPCR5(base) |  (value)))</span></div><div class="line"><a name="l12002"></a><span class="lineno">12002</span>&#160;<span class="preprocessor">#define AXBS_CLR_MGPCR5(base, value) (AXBS_WR_MGPCR5(base, AXBS_RD_MGPCR5(base) &amp; ~(value)))</span></div><div class="line"><a name="l12003"></a><span class="lineno">12003</span>&#160;<span class="preprocessor">#define AXBS_TOG_MGPCR5(base, value) (AXBS_WR_MGPCR5(base, AXBS_RD_MGPCR5(base) ^  (value)))</span></div><div class="line"><a name="l12004"></a><span class="lineno">12004</span>&#160;</div><div class="line"><a name="l12006"></a><span class="lineno">12006</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l12007"></a><span class="lineno">12007</span>&#160;<span class="comment"> * Constants &amp; macros for individual AXBS_MGPCR5 bitfields</span></div><div class="line"><a name="l12008"></a><span class="lineno">12008</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l12009"></a><span class="lineno">12009</span>&#160;</div><div class="line"><a name="l12029"></a><span class="lineno">12029</span>&#160;<span class="preprocessor">#define AXBS_RD_MGPCR5_AULB(base) ((AXBS_MGPCR5_REG(base) &amp; AXBS_MGPCR5_AULB_MASK) &gt;&gt; AXBS_MGPCR5_AULB_SHIFT)</span></div><div class="line"><a name="l12030"></a><span class="lineno">12030</span>&#160;<span class="preprocessor">#define AXBS_BRD_MGPCR5_AULB(base) (AXBS_RD_MGPCR5_AULB(base))</span></div><div class="line"><a name="l12031"></a><span class="lineno">12031</span>&#160;</div><div class="line"><a name="l12033"></a><span class="lineno">12033</span>&#160;<span class="preprocessor">#define AXBS_WR_MGPCR5_AULB(base, value) (AXBS_RMW_MGPCR5(base, AXBS_MGPCR5_AULB_MASK, AXBS_MGPCR5_AULB(value)))</span></div><div class="line"><a name="l12034"></a><span class="lineno">12034</span>&#160;<span class="preprocessor">#define AXBS_BWR_MGPCR5_AULB(base, value) (AXBS_WR_MGPCR5_AULB(base, value))</span></div><div class="line"><a name="l12035"></a><span class="lineno">12035</span>&#160;</div><div class="line"><a name="l12037"></a><span class="lineno">12037</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l12038"></a><span class="lineno">12038</span>&#160;<span class="comment"> * MK64F12 CAN</span></div><div class="line"><a name="l12039"></a><span class="lineno">12039</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l12040"></a><span class="lineno">12040</span>&#160;<span class="comment"> * Flex Controller Area Network module</span></div><div class="line"><a name="l12041"></a><span class="lineno">12041</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l12042"></a><span class="lineno">12042</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l12043"></a><span class="lineno">12043</span>&#160;<span class="comment"> * - CAN_MCR - Module Configuration Register</span></div><div class="line"><a name="l12044"></a><span class="lineno">12044</span>&#160;<span class="comment"> * - CAN_CTRL1 - Control 1 register</span></div><div class="line"><a name="l12045"></a><span class="lineno">12045</span>&#160;<span class="comment"> * - CAN_TIMER - Free Running Timer</span></div><div class="line"><a name="l12046"></a><span class="lineno">12046</span>&#160;<span class="comment"> * - CAN_RXMGMASK - Rx Mailboxes Global Mask Register</span></div><div class="line"><a name="l12047"></a><span class="lineno">12047</span>&#160;<span class="comment"> * - CAN_RX14MASK - Rx 14 Mask register</span></div><div class="line"><a name="l12048"></a><span class="lineno">12048</span>&#160;<span class="comment"> * - CAN_RX15MASK - Rx 15 Mask register</span></div><div class="line"><a name="l12049"></a><span class="lineno">12049</span>&#160;<span class="comment"> * - CAN_ECR - Error Counter</span></div><div class="line"><a name="l12050"></a><span class="lineno">12050</span>&#160;<span class="comment"> * - CAN_ESR1 - Error and Status 1 register</span></div><div class="line"><a name="l12051"></a><span class="lineno">12051</span>&#160;<span class="comment"> * - CAN_IMASK1 - Interrupt Masks 1 register</span></div><div class="line"><a name="l12052"></a><span class="lineno">12052</span>&#160;<span class="comment"> * - CAN_IFLAG1 - Interrupt Flags 1 register</span></div><div class="line"><a name="l12053"></a><span class="lineno">12053</span>&#160;<span class="comment"> * - CAN_CTRL2 - Control 2 register</span></div><div class="line"><a name="l12054"></a><span class="lineno">12054</span>&#160;<span class="comment"> * - CAN_ESR2 - Error and Status 2 register</span></div><div class="line"><a name="l12055"></a><span class="lineno">12055</span>&#160;<span class="comment"> * - CAN_CRCR - CRC Register</span></div><div class="line"><a name="l12056"></a><span class="lineno">12056</span>&#160;<span class="comment"> * - CAN_RXFGMASK - Rx FIFO Global Mask register</span></div><div class="line"><a name="l12057"></a><span class="lineno">12057</span>&#160;<span class="comment"> * - CAN_RXFIR - Rx FIFO Information Register</span></div><div class="line"><a name="l12058"></a><span class="lineno">12058</span>&#160;<span class="comment"> * - CAN_CS - Message Buffer 0 CS Register</span></div><div class="line"><a name="l12059"></a><span class="lineno">12059</span>&#160;<span class="comment"> * - CAN_ID - Message Buffer 0 ID Register</span></div><div class="line"><a name="l12060"></a><span class="lineno">12060</span>&#160;<span class="comment"> * - CAN_WORD0 - Message Buffer 0 WORD0 Register</span></div><div class="line"><a name="l12061"></a><span class="lineno">12061</span>&#160;<span class="comment"> * - CAN_WORD1 - Message Buffer 0 WORD1 Register</span></div><div class="line"><a name="l12062"></a><span class="lineno">12062</span>&#160;<span class="comment"> * - CAN_RXIMR - Rx Individual Mask Registers</span></div><div class="line"><a name="l12063"></a><span class="lineno">12063</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l12064"></a><span class="lineno">12064</span>&#160;</div><div class="line"><a name="l12065"></a><span class="lineno">12065</span>&#160;<span class="preprocessor">#define CAN_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l12066"></a><span class="lineno">12066</span>&#160;<span class="preprocessor">#define CAN0_IDX (0U) </span></div><div class="line"><a name="l12084"></a><span class="lineno">12084</span>&#160;<span class="preprocessor">#define CAN_RD_MCR(base)         (CAN_MCR_REG(base))</span></div><div class="line"><a name="l12085"></a><span class="lineno">12085</span>&#160;<span class="preprocessor">#define CAN_WR_MCR(base, value)  (CAN_MCR_REG(base) = (value))</span></div><div class="line"><a name="l12086"></a><span class="lineno">12086</span>&#160;<span class="preprocessor">#define CAN_RMW_MCR(base, mask, value) (CAN_WR_MCR(base, (CAN_RD_MCR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l12087"></a><span class="lineno">12087</span>&#160;<span class="preprocessor">#define CAN_SET_MCR(base, value) (CAN_WR_MCR(base, CAN_RD_MCR(base) |  (value)))</span></div><div class="line"><a name="l12088"></a><span class="lineno">12088</span>&#160;<span class="preprocessor">#define CAN_CLR_MCR(base, value) (CAN_WR_MCR(base, CAN_RD_MCR(base) &amp; ~(value)))</span></div><div class="line"><a name="l12089"></a><span class="lineno">12089</span>&#160;<span class="preprocessor">#define CAN_TOG_MCR(base, value) (CAN_WR_MCR(base, CAN_RD_MCR(base) ^  (value)))</span></div><div class="line"><a name="l12090"></a><span class="lineno">12090</span>&#160;</div><div class="line"><a name="l12092"></a><span class="lineno">12092</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l12093"></a><span class="lineno">12093</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_MCR bitfields</span></div><div class="line"><a name="l12094"></a><span class="lineno">12094</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l12095"></a><span class="lineno">12095</span>&#160;</div><div class="line"><a name="l12113"></a><span class="lineno">12113</span>&#160;<span class="preprocessor">#define CAN_RD_MCR_MAXMB(base) ((CAN_MCR_REG(base) &amp; CAN_MCR_MAXMB_MASK) &gt;&gt; CAN_MCR_MAXMB_SHIFT)</span></div><div class="line"><a name="l12114"></a><span class="lineno">12114</span>&#160;<span class="preprocessor">#define CAN_BRD_MCR_MAXMB(base) (CAN_RD_MCR_MAXMB(base))</span></div><div class="line"><a name="l12115"></a><span class="lineno">12115</span>&#160;</div><div class="line"><a name="l12117"></a><span class="lineno">12117</span>&#160;<span class="preprocessor">#define CAN_WR_MCR_MAXMB(base, value) (CAN_RMW_MCR(base, CAN_MCR_MAXMB_MASK, CAN_MCR_MAXMB(value)))</span></div><div class="line"><a name="l12118"></a><span class="lineno">12118</span>&#160;<span class="preprocessor">#define CAN_BWR_MCR_MAXMB(base, value) (CAN_WR_MCR_MAXMB(base, value))</span></div><div class="line"><a name="l12119"></a><span class="lineno">12119</span>&#160;</div><div class="line"><a name="l12140"></a><span class="lineno">12140</span>&#160;<span class="preprocessor">#define CAN_RD_MCR_IDAM(base) ((CAN_MCR_REG(base) &amp; CAN_MCR_IDAM_MASK) &gt;&gt; CAN_MCR_IDAM_SHIFT)</span></div><div class="line"><a name="l12141"></a><span class="lineno">12141</span>&#160;<span class="preprocessor">#define CAN_BRD_MCR_IDAM(base) (CAN_RD_MCR_IDAM(base))</span></div><div class="line"><a name="l12142"></a><span class="lineno">12142</span>&#160;</div><div class="line"><a name="l12144"></a><span class="lineno">12144</span>&#160;<span class="preprocessor">#define CAN_WR_MCR_IDAM(base, value) (CAN_RMW_MCR(base, CAN_MCR_IDAM_MASK, CAN_MCR_IDAM(value)))</span></div><div class="line"><a name="l12145"></a><span class="lineno">12145</span>&#160;<span class="preprocessor">#define CAN_BWR_MCR_IDAM(base, value) (CAN_WR_MCR_IDAM(base, value))</span></div><div class="line"><a name="l12146"></a><span class="lineno">12146</span>&#160;</div><div class="line"><a name="l12167"></a><span class="lineno">12167</span>&#160;<span class="preprocessor">#define CAN_RD_MCR_AEN(base) ((CAN_MCR_REG(base) &amp; CAN_MCR_AEN_MASK) &gt;&gt; CAN_MCR_AEN_SHIFT)</span></div><div class="line"><a name="l12168"></a><span class="lineno">12168</span>&#160;<span class="preprocessor">#define CAN_BRD_MCR_AEN(base) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_AEN_SHIFT))</span></div><div class="line"><a name="l12169"></a><span class="lineno">12169</span>&#160;</div><div class="line"><a name="l12171"></a><span class="lineno">12171</span>&#160;<span class="preprocessor">#define CAN_WR_MCR_AEN(base, value) (CAN_RMW_MCR(base, CAN_MCR_AEN_MASK, CAN_MCR_AEN(value)))</span></div><div class="line"><a name="l12172"></a><span class="lineno">12172</span>&#160;<span class="preprocessor">#define CAN_BWR_MCR_AEN(base, value) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_AEN_SHIFT) = (value))</span></div><div class="line"><a name="l12173"></a><span class="lineno">12173</span>&#160;</div><div class="line"><a name="l12192"></a><span class="lineno">12192</span>&#160;<span class="preprocessor">#define CAN_RD_MCR_LPRIOEN(base) ((CAN_MCR_REG(base) &amp; CAN_MCR_LPRIOEN_MASK) &gt;&gt; CAN_MCR_LPRIOEN_SHIFT)</span></div><div class="line"><a name="l12193"></a><span class="lineno">12193</span>&#160;<span class="preprocessor">#define CAN_BRD_MCR_LPRIOEN(base) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_LPRIOEN_SHIFT))</span></div><div class="line"><a name="l12194"></a><span class="lineno">12194</span>&#160;</div><div class="line"><a name="l12196"></a><span class="lineno">12196</span>&#160;<span class="preprocessor">#define CAN_WR_MCR_LPRIOEN(base, value) (CAN_RMW_MCR(base, CAN_MCR_LPRIOEN_MASK, CAN_MCR_LPRIOEN(value)))</span></div><div class="line"><a name="l12197"></a><span class="lineno">12197</span>&#160;<span class="preprocessor">#define CAN_BWR_MCR_LPRIOEN(base, value) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_LPRIOEN_SHIFT) = (value))</span></div><div class="line"><a name="l12198"></a><span class="lineno">12198</span>&#160;</div><div class="line"><a name="l12216"></a><span class="lineno">12216</span>&#160;<span class="preprocessor">#define CAN_RD_MCR_IRMQ(base) ((CAN_MCR_REG(base) &amp; CAN_MCR_IRMQ_MASK) &gt;&gt; CAN_MCR_IRMQ_SHIFT)</span></div><div class="line"><a name="l12217"></a><span class="lineno">12217</span>&#160;<span class="preprocessor">#define CAN_BRD_MCR_IRMQ(base) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_IRMQ_SHIFT))</span></div><div class="line"><a name="l12218"></a><span class="lineno">12218</span>&#160;</div><div class="line"><a name="l12220"></a><span class="lineno">12220</span>&#160;<span class="preprocessor">#define CAN_WR_MCR_IRMQ(base, value) (CAN_RMW_MCR(base, CAN_MCR_IRMQ_MASK, CAN_MCR_IRMQ(value)))</span></div><div class="line"><a name="l12221"></a><span class="lineno">12221</span>&#160;<span class="preprocessor">#define CAN_BWR_MCR_IRMQ(base, value) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_IRMQ_SHIFT) = (value))</span></div><div class="line"><a name="l12222"></a><span class="lineno">12222</span>&#160;</div><div class="line"><a name="l12240"></a><span class="lineno">12240</span>&#160;<span class="preprocessor">#define CAN_RD_MCR_SRXDIS(base) ((CAN_MCR_REG(base) &amp; CAN_MCR_SRXDIS_MASK) &gt;&gt; CAN_MCR_SRXDIS_SHIFT)</span></div><div class="line"><a name="l12241"></a><span class="lineno">12241</span>&#160;<span class="preprocessor">#define CAN_BRD_MCR_SRXDIS(base) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_SRXDIS_SHIFT))</span></div><div class="line"><a name="l12242"></a><span class="lineno">12242</span>&#160;</div><div class="line"><a name="l12244"></a><span class="lineno">12244</span>&#160;<span class="preprocessor">#define CAN_WR_MCR_SRXDIS(base, value) (CAN_RMW_MCR(base, CAN_MCR_SRXDIS_MASK, CAN_MCR_SRXDIS(value)))</span></div><div class="line"><a name="l12245"></a><span class="lineno">12245</span>&#160;<span class="preprocessor">#define CAN_BWR_MCR_SRXDIS(base, value) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_SRXDIS_SHIFT) = (value))</span></div><div class="line"><a name="l12246"></a><span class="lineno">12246</span>&#160;</div><div class="line"><a name="l12263"></a><span class="lineno">12263</span>&#160;<span class="preprocessor">#define CAN_RD_MCR_WAKSRC(base) ((CAN_MCR_REG(base) &amp; CAN_MCR_WAKSRC_MASK) &gt;&gt; CAN_MCR_WAKSRC_SHIFT)</span></div><div class="line"><a name="l12264"></a><span class="lineno">12264</span>&#160;<span class="preprocessor">#define CAN_BRD_MCR_WAKSRC(base) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_WAKSRC_SHIFT))</span></div><div class="line"><a name="l12265"></a><span class="lineno">12265</span>&#160;</div><div class="line"><a name="l12267"></a><span class="lineno">12267</span>&#160;<span class="preprocessor">#define CAN_WR_MCR_WAKSRC(base, value) (CAN_RMW_MCR(base, CAN_MCR_WAKSRC_MASK, CAN_MCR_WAKSRC(value)))</span></div><div class="line"><a name="l12268"></a><span class="lineno">12268</span>&#160;<span class="preprocessor">#define CAN_BWR_MCR_WAKSRC(base, value) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_WAKSRC_SHIFT) = (value))</span></div><div class="line"><a name="l12269"></a><span class="lineno">12269</span>&#160;</div><div class="line"><a name="l12288"></a><span class="lineno">12288</span>&#160;<span class="preprocessor">#define CAN_RD_MCR_LPMACK(base) ((CAN_MCR_REG(base) &amp; CAN_MCR_LPMACK_MASK) &gt;&gt; CAN_MCR_LPMACK_SHIFT)</span></div><div class="line"><a name="l12289"></a><span class="lineno">12289</span>&#160;<span class="preprocessor">#define CAN_BRD_MCR_LPMACK(base) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_LPMACK_SHIFT))</span></div><div class="line"><a name="l12290"></a><span class="lineno">12290</span>&#160;</div><div class="line"><a name="l12309"></a><span class="lineno">12309</span>&#160;<span class="preprocessor">#define CAN_RD_MCR_WRNEN(base) ((CAN_MCR_REG(base) &amp; CAN_MCR_WRNEN_MASK) &gt;&gt; CAN_MCR_WRNEN_SHIFT)</span></div><div class="line"><a name="l12310"></a><span class="lineno">12310</span>&#160;<span class="preprocessor">#define CAN_BRD_MCR_WRNEN(base) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_WRNEN_SHIFT))</span></div><div class="line"><a name="l12311"></a><span class="lineno">12311</span>&#160;</div><div class="line"><a name="l12313"></a><span class="lineno">12313</span>&#160;<span class="preprocessor">#define CAN_WR_MCR_WRNEN(base, value) (CAN_RMW_MCR(base, CAN_MCR_WRNEN_MASK, CAN_MCR_WRNEN(value)))</span></div><div class="line"><a name="l12314"></a><span class="lineno">12314</span>&#160;<span class="preprocessor">#define CAN_BWR_MCR_WRNEN(base, value) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_WRNEN_SHIFT) = (value))</span></div><div class="line"><a name="l12315"></a><span class="lineno">12315</span>&#160;</div><div class="line"><a name="l12335"></a><span class="lineno">12335</span>&#160;<span class="preprocessor">#define CAN_RD_MCR_SLFWAK(base) ((CAN_MCR_REG(base) &amp; CAN_MCR_SLFWAK_MASK) &gt;&gt; CAN_MCR_SLFWAK_SHIFT)</span></div><div class="line"><a name="l12336"></a><span class="lineno">12336</span>&#160;<span class="preprocessor">#define CAN_BRD_MCR_SLFWAK(base) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_SLFWAK_SHIFT))</span></div><div class="line"><a name="l12337"></a><span class="lineno">12337</span>&#160;</div><div class="line"><a name="l12339"></a><span class="lineno">12339</span>&#160;<span class="preprocessor">#define CAN_WR_MCR_SLFWAK(base, value) (CAN_RMW_MCR(base, CAN_MCR_SLFWAK_MASK, CAN_MCR_SLFWAK(value)))</span></div><div class="line"><a name="l12340"></a><span class="lineno">12340</span>&#160;<span class="preprocessor">#define CAN_BWR_MCR_SLFWAK(base, value) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_SLFWAK_SHIFT) = (value))</span></div><div class="line"><a name="l12341"></a><span class="lineno">12341</span>&#160;</div><div class="line"><a name="l12361"></a><span class="lineno">12361</span>&#160;<span class="preprocessor">#define CAN_RD_MCR_SUPV(base) ((CAN_MCR_REG(base) &amp; CAN_MCR_SUPV_MASK) &gt;&gt; CAN_MCR_SUPV_SHIFT)</span></div><div class="line"><a name="l12362"></a><span class="lineno">12362</span>&#160;<span class="preprocessor">#define CAN_BRD_MCR_SUPV(base) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_SUPV_SHIFT))</span></div><div class="line"><a name="l12363"></a><span class="lineno">12363</span>&#160;</div><div class="line"><a name="l12365"></a><span class="lineno">12365</span>&#160;<span class="preprocessor">#define CAN_WR_MCR_SUPV(base, value) (CAN_RMW_MCR(base, CAN_MCR_SUPV_MASK, CAN_MCR_SUPV(value)))</span></div><div class="line"><a name="l12366"></a><span class="lineno">12366</span>&#160;<span class="preprocessor">#define CAN_BWR_MCR_SUPV(base, value) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_SUPV_SHIFT) = (value))</span></div><div class="line"><a name="l12367"></a><span class="lineno">12367</span>&#160;</div><div class="line"><a name="l12389"></a><span class="lineno">12389</span>&#160;<span class="preprocessor">#define CAN_RD_MCR_FRZACK(base) ((CAN_MCR_REG(base) &amp; CAN_MCR_FRZACK_MASK) &gt;&gt; CAN_MCR_FRZACK_SHIFT)</span></div><div class="line"><a name="l12390"></a><span class="lineno">12390</span>&#160;<span class="preprocessor">#define CAN_BRD_MCR_FRZACK(base) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_FRZACK_SHIFT))</span></div><div class="line"><a name="l12391"></a><span class="lineno">12391</span>&#160;</div><div class="line"><a name="l12418"></a><span class="lineno">12418</span>&#160;<span class="preprocessor">#define CAN_RD_MCR_SOFTRST(base) ((CAN_MCR_REG(base) &amp; CAN_MCR_SOFTRST_MASK) &gt;&gt; CAN_MCR_SOFTRST_SHIFT)</span></div><div class="line"><a name="l12419"></a><span class="lineno">12419</span>&#160;<span class="preprocessor">#define CAN_BRD_MCR_SOFTRST(base) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_SOFTRST_SHIFT))</span></div><div class="line"><a name="l12420"></a><span class="lineno">12420</span>&#160;</div><div class="line"><a name="l12422"></a><span class="lineno">12422</span>&#160;<span class="preprocessor">#define CAN_WR_MCR_SOFTRST(base, value) (CAN_RMW_MCR(base, CAN_MCR_SOFTRST_MASK, CAN_MCR_SOFTRST(value)))</span></div><div class="line"><a name="l12423"></a><span class="lineno">12423</span>&#160;<span class="preprocessor">#define CAN_BWR_MCR_SOFTRST(base, value) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_SOFTRST_SHIFT) = (value))</span></div><div class="line"><a name="l12424"></a><span class="lineno">12424</span>&#160;</div><div class="line"><a name="l12438"></a><span class="lineno">12438</span>&#160;<span class="preprocessor">#define CAN_RD_MCR_WAKMSK(base) ((CAN_MCR_REG(base) &amp; CAN_MCR_WAKMSK_MASK) &gt;&gt; CAN_MCR_WAKMSK_SHIFT)</span></div><div class="line"><a name="l12439"></a><span class="lineno">12439</span>&#160;<span class="preprocessor">#define CAN_BRD_MCR_WAKMSK(base) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_WAKMSK_SHIFT))</span></div><div class="line"><a name="l12440"></a><span class="lineno">12440</span>&#160;</div><div class="line"><a name="l12442"></a><span class="lineno">12442</span>&#160;<span class="preprocessor">#define CAN_WR_MCR_WAKMSK(base, value) (CAN_RMW_MCR(base, CAN_MCR_WAKMSK_MASK, CAN_MCR_WAKMSK(value)))</span></div><div class="line"><a name="l12443"></a><span class="lineno">12443</span>&#160;<span class="preprocessor">#define CAN_BWR_MCR_WAKMSK(base, value) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_WAKMSK_SHIFT) = (value))</span></div><div class="line"><a name="l12444"></a><span class="lineno">12444</span>&#160;</div><div class="line"><a name="l12459"></a><span class="lineno">12459</span>&#160;<span class="preprocessor">#define CAN_RD_MCR_NOTRDY(base) ((CAN_MCR_REG(base) &amp; CAN_MCR_NOTRDY_MASK) &gt;&gt; CAN_MCR_NOTRDY_SHIFT)</span></div><div class="line"><a name="l12460"></a><span class="lineno">12460</span>&#160;<span class="preprocessor">#define CAN_BRD_MCR_NOTRDY(base) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_NOTRDY_SHIFT))</span></div><div class="line"><a name="l12461"></a><span class="lineno">12461</span>&#160;</div><div class="line"><a name="l12477"></a><span class="lineno">12477</span>&#160;<span class="preprocessor">#define CAN_RD_MCR_HALT(base) ((CAN_MCR_REG(base) &amp; CAN_MCR_HALT_MASK) &gt;&gt; CAN_MCR_HALT_SHIFT)</span></div><div class="line"><a name="l12478"></a><span class="lineno">12478</span>&#160;<span class="preprocessor">#define CAN_BRD_MCR_HALT(base) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_HALT_SHIFT))</span></div><div class="line"><a name="l12479"></a><span class="lineno">12479</span>&#160;</div><div class="line"><a name="l12481"></a><span class="lineno">12481</span>&#160;<span class="preprocessor">#define CAN_WR_MCR_HALT(base, value) (CAN_RMW_MCR(base, CAN_MCR_HALT_MASK, CAN_MCR_HALT(value)))</span></div><div class="line"><a name="l12482"></a><span class="lineno">12482</span>&#160;<span class="preprocessor">#define CAN_BWR_MCR_HALT(base, value) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_HALT_SHIFT) = (value))</span></div><div class="line"><a name="l12483"></a><span class="lineno">12483</span>&#160;</div><div class="line"><a name="l12504"></a><span class="lineno">12504</span>&#160;<span class="preprocessor">#define CAN_RD_MCR_RFEN(base) ((CAN_MCR_REG(base) &amp; CAN_MCR_RFEN_MASK) &gt;&gt; CAN_MCR_RFEN_SHIFT)</span></div><div class="line"><a name="l12505"></a><span class="lineno">12505</span>&#160;<span class="preprocessor">#define CAN_BRD_MCR_RFEN(base) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_RFEN_SHIFT))</span></div><div class="line"><a name="l12506"></a><span class="lineno">12506</span>&#160;</div><div class="line"><a name="l12508"></a><span class="lineno">12508</span>&#160;<span class="preprocessor">#define CAN_WR_MCR_RFEN(base, value) (CAN_RMW_MCR(base, CAN_MCR_RFEN_MASK, CAN_MCR_RFEN(value)))</span></div><div class="line"><a name="l12509"></a><span class="lineno">12509</span>&#160;<span class="preprocessor">#define CAN_BWR_MCR_RFEN(base, value) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_RFEN_SHIFT) = (value))</span></div><div class="line"><a name="l12510"></a><span class="lineno">12510</span>&#160;</div><div class="line"><a name="l12526"></a><span class="lineno">12526</span>&#160;<span class="preprocessor">#define CAN_RD_MCR_FRZ(base) ((CAN_MCR_REG(base) &amp; CAN_MCR_FRZ_MASK) &gt;&gt; CAN_MCR_FRZ_SHIFT)</span></div><div class="line"><a name="l12527"></a><span class="lineno">12527</span>&#160;<span class="preprocessor">#define CAN_BRD_MCR_FRZ(base) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_FRZ_SHIFT))</span></div><div class="line"><a name="l12528"></a><span class="lineno">12528</span>&#160;</div><div class="line"><a name="l12530"></a><span class="lineno">12530</span>&#160;<span class="preprocessor">#define CAN_WR_MCR_FRZ(base, value) (CAN_RMW_MCR(base, CAN_MCR_FRZ_MASK, CAN_MCR_FRZ(value)))</span></div><div class="line"><a name="l12531"></a><span class="lineno">12531</span>&#160;<span class="preprocessor">#define CAN_BWR_MCR_FRZ(base, value) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_FRZ_SHIFT) = (value))</span></div><div class="line"><a name="l12532"></a><span class="lineno">12532</span>&#160;</div><div class="line"><a name="l12548"></a><span class="lineno">12548</span>&#160;<span class="preprocessor">#define CAN_RD_MCR_MDIS(base) ((CAN_MCR_REG(base) &amp; CAN_MCR_MDIS_MASK) &gt;&gt; CAN_MCR_MDIS_SHIFT)</span></div><div class="line"><a name="l12549"></a><span class="lineno">12549</span>&#160;<span class="preprocessor">#define CAN_BRD_MCR_MDIS(base) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_MDIS_SHIFT))</span></div><div class="line"><a name="l12550"></a><span class="lineno">12550</span>&#160;</div><div class="line"><a name="l12552"></a><span class="lineno">12552</span>&#160;<span class="preprocessor">#define CAN_WR_MCR_MDIS(base, value) (CAN_RMW_MCR(base, CAN_MCR_MDIS_MASK, CAN_MCR_MDIS(value)))</span></div><div class="line"><a name="l12553"></a><span class="lineno">12553</span>&#160;<span class="preprocessor">#define CAN_BWR_MCR_MDIS(base, value) (BITBAND_ACCESS32(&amp;CAN_MCR_REG(base), CAN_MCR_MDIS_SHIFT) = (value))</span></div><div class="line"><a name="l12554"></a><span class="lineno">12554</span>&#160;</div><div class="line"><a name="l12575"></a><span class="lineno">12575</span>&#160;<span class="preprocessor">#define CAN_RD_CTRL1(base)       (CAN_CTRL1_REG(base))</span></div><div class="line"><a name="l12576"></a><span class="lineno">12576</span>&#160;<span class="preprocessor">#define CAN_WR_CTRL1(base, value) (CAN_CTRL1_REG(base) = (value))</span></div><div class="line"><a name="l12577"></a><span class="lineno">12577</span>&#160;<span class="preprocessor">#define CAN_RMW_CTRL1(base, mask, value) (CAN_WR_CTRL1(base, (CAN_RD_CTRL1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l12578"></a><span class="lineno">12578</span>&#160;<span class="preprocessor">#define CAN_SET_CTRL1(base, value) (CAN_WR_CTRL1(base, CAN_RD_CTRL1(base) |  (value)))</span></div><div class="line"><a name="l12579"></a><span class="lineno">12579</span>&#160;<span class="preprocessor">#define CAN_CLR_CTRL1(base, value) (CAN_WR_CTRL1(base, CAN_RD_CTRL1(base) &amp; ~(value)))</span></div><div class="line"><a name="l12580"></a><span class="lineno">12580</span>&#160;<span class="preprocessor">#define CAN_TOG_CTRL1(base, value) (CAN_WR_CTRL1(base, CAN_RD_CTRL1(base) ^  (value)))</span></div><div class="line"><a name="l12581"></a><span class="lineno">12581</span>&#160;</div><div class="line"><a name="l12583"></a><span class="lineno">12583</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l12584"></a><span class="lineno">12584</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_CTRL1 bitfields</span></div><div class="line"><a name="l12585"></a><span class="lineno">12585</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l12586"></a><span class="lineno">12586</span>&#160;</div><div class="line"><a name="l12597"></a><span class="lineno">12597</span>&#160;<span class="preprocessor">#define CAN_RD_CTRL1_PROPSEG(base) ((CAN_CTRL1_REG(base) &amp; CAN_CTRL1_PROPSEG_MASK) &gt;&gt; CAN_CTRL1_PROPSEG_SHIFT)</span></div><div class="line"><a name="l12598"></a><span class="lineno">12598</span>&#160;<span class="preprocessor">#define CAN_BRD_CTRL1_PROPSEG(base) (CAN_RD_CTRL1_PROPSEG(base))</span></div><div class="line"><a name="l12599"></a><span class="lineno">12599</span>&#160;</div><div class="line"><a name="l12601"></a><span class="lineno">12601</span>&#160;<span class="preprocessor">#define CAN_WR_CTRL1_PROPSEG(base, value) (CAN_RMW_CTRL1(base, CAN_CTRL1_PROPSEG_MASK, CAN_CTRL1_PROPSEG(value)))</span></div><div class="line"><a name="l12602"></a><span class="lineno">12602</span>&#160;<span class="preprocessor">#define CAN_BWR_CTRL1_PROPSEG(base, value) (CAN_WR_CTRL1_PROPSEG(base, value))</span></div><div class="line"><a name="l12603"></a><span class="lineno">12603</span>&#160;</div><div class="line"><a name="l12625"></a><span class="lineno">12625</span>&#160;<span class="preprocessor">#define CAN_RD_CTRL1_LOM(base) ((CAN_CTRL1_REG(base) &amp; CAN_CTRL1_LOM_MASK) &gt;&gt; CAN_CTRL1_LOM_SHIFT)</span></div><div class="line"><a name="l12626"></a><span class="lineno">12626</span>&#160;<span class="preprocessor">#define CAN_BRD_CTRL1_LOM(base) (BITBAND_ACCESS32(&amp;CAN_CTRL1_REG(base), CAN_CTRL1_LOM_SHIFT))</span></div><div class="line"><a name="l12627"></a><span class="lineno">12627</span>&#160;</div><div class="line"><a name="l12629"></a><span class="lineno">12629</span>&#160;<span class="preprocessor">#define CAN_WR_CTRL1_LOM(base, value) (CAN_RMW_CTRL1(base, CAN_CTRL1_LOM_MASK, CAN_CTRL1_LOM(value)))</span></div><div class="line"><a name="l12630"></a><span class="lineno">12630</span>&#160;<span class="preprocessor">#define CAN_BWR_CTRL1_LOM(base, value) (BITBAND_ACCESS32(&amp;CAN_CTRL1_REG(base), CAN_CTRL1_LOM_SHIFT) = (value))</span></div><div class="line"><a name="l12631"></a><span class="lineno">12631</span>&#160;</div><div class="line"><a name="l12647"></a><span class="lineno">12647</span>&#160;<span class="preprocessor">#define CAN_RD_CTRL1_LBUF(base) ((CAN_CTRL1_REG(base) &amp; CAN_CTRL1_LBUF_MASK) &gt;&gt; CAN_CTRL1_LBUF_SHIFT)</span></div><div class="line"><a name="l12648"></a><span class="lineno">12648</span>&#160;<span class="preprocessor">#define CAN_BRD_CTRL1_LBUF(base) (BITBAND_ACCESS32(&amp;CAN_CTRL1_REG(base), CAN_CTRL1_LBUF_SHIFT))</span></div><div class="line"><a name="l12649"></a><span class="lineno">12649</span>&#160;</div><div class="line"><a name="l12651"></a><span class="lineno">12651</span>&#160;<span class="preprocessor">#define CAN_WR_CTRL1_LBUF(base, value) (CAN_RMW_CTRL1(base, CAN_CTRL1_LBUF_MASK, CAN_CTRL1_LBUF(value)))</span></div><div class="line"><a name="l12652"></a><span class="lineno">12652</span>&#160;<span class="preprocessor">#define CAN_BWR_CTRL1_LBUF(base, value) (BITBAND_ACCESS32(&amp;CAN_CTRL1_REG(base), CAN_CTRL1_LBUF_SHIFT) = (value))</span></div><div class="line"><a name="l12653"></a><span class="lineno">12653</span>&#160;</div><div class="line"><a name="l12672"></a><span class="lineno">12672</span>&#160;<span class="preprocessor">#define CAN_RD_CTRL1_TSYN(base) ((CAN_CTRL1_REG(base) &amp; CAN_CTRL1_TSYN_MASK) &gt;&gt; CAN_CTRL1_TSYN_SHIFT)</span></div><div class="line"><a name="l12673"></a><span class="lineno">12673</span>&#160;<span class="preprocessor">#define CAN_BRD_CTRL1_TSYN(base) (BITBAND_ACCESS32(&amp;CAN_CTRL1_REG(base), CAN_CTRL1_TSYN_SHIFT))</span></div><div class="line"><a name="l12674"></a><span class="lineno">12674</span>&#160;</div><div class="line"><a name="l12676"></a><span class="lineno">12676</span>&#160;<span class="preprocessor">#define CAN_WR_CTRL1_TSYN(base, value) (CAN_RMW_CTRL1(base, CAN_CTRL1_TSYN_MASK, CAN_CTRL1_TSYN(value)))</span></div><div class="line"><a name="l12677"></a><span class="lineno">12677</span>&#160;<span class="preprocessor">#define CAN_BWR_CTRL1_TSYN(base, value) (BITBAND_ACCESS32(&amp;CAN_CTRL1_REG(base), CAN_CTRL1_TSYN_SHIFT) = (value))</span></div><div class="line"><a name="l12678"></a><span class="lineno">12678</span>&#160;</div><div class="line"><a name="l12704"></a><span class="lineno">12704</span>&#160;<span class="preprocessor">#define CAN_RD_CTRL1_BOFFREC(base) ((CAN_CTRL1_REG(base) &amp; CAN_CTRL1_BOFFREC_MASK) &gt;&gt; CAN_CTRL1_BOFFREC_SHIFT)</span></div><div class="line"><a name="l12705"></a><span class="lineno">12705</span>&#160;<span class="preprocessor">#define CAN_BRD_CTRL1_BOFFREC(base) (BITBAND_ACCESS32(&amp;CAN_CTRL1_REG(base), CAN_CTRL1_BOFFREC_SHIFT))</span></div><div class="line"><a name="l12706"></a><span class="lineno">12706</span>&#160;</div><div class="line"><a name="l12708"></a><span class="lineno">12708</span>&#160;<span class="preprocessor">#define CAN_WR_CTRL1_BOFFREC(base, value) (CAN_RMW_CTRL1(base, CAN_CTRL1_BOFFREC_MASK, CAN_CTRL1_BOFFREC(value)))</span></div><div class="line"><a name="l12709"></a><span class="lineno">12709</span>&#160;<span class="preprocessor">#define CAN_BWR_CTRL1_BOFFREC(base, value) (BITBAND_ACCESS32(&amp;CAN_CTRL1_REG(base), CAN_CTRL1_BOFFREC_SHIFT) = (value))</span></div><div class="line"><a name="l12710"></a><span class="lineno">12710</span>&#160;</div><div class="line"><a name="l12727"></a><span class="lineno">12727</span>&#160;<span class="preprocessor">#define CAN_RD_CTRL1_SMP(base) ((CAN_CTRL1_REG(base) &amp; CAN_CTRL1_SMP_MASK) &gt;&gt; CAN_CTRL1_SMP_SHIFT)</span></div><div class="line"><a name="l12728"></a><span class="lineno">12728</span>&#160;<span class="preprocessor">#define CAN_BRD_CTRL1_SMP(base) (BITBAND_ACCESS32(&amp;CAN_CTRL1_REG(base), CAN_CTRL1_SMP_SHIFT))</span></div><div class="line"><a name="l12729"></a><span class="lineno">12729</span>&#160;</div><div class="line"><a name="l12731"></a><span class="lineno">12731</span>&#160;<span class="preprocessor">#define CAN_WR_CTRL1_SMP(base, value) (CAN_RMW_CTRL1(base, CAN_CTRL1_SMP_MASK, CAN_CTRL1_SMP(value)))</span></div><div class="line"><a name="l12732"></a><span class="lineno">12732</span>&#160;<span class="preprocessor">#define CAN_BWR_CTRL1_SMP(base, value) (BITBAND_ACCESS32(&amp;CAN_CTRL1_REG(base), CAN_CTRL1_SMP_SHIFT) = (value))</span></div><div class="line"><a name="l12733"></a><span class="lineno">12733</span>&#160;</div><div class="line"><a name="l12749"></a><span class="lineno">12749</span>&#160;<span class="preprocessor">#define CAN_RD_CTRL1_RWRNMSK(base) ((CAN_CTRL1_REG(base) &amp; CAN_CTRL1_RWRNMSK_MASK) &gt;&gt; CAN_CTRL1_RWRNMSK_SHIFT)</span></div><div class="line"><a name="l12750"></a><span class="lineno">12750</span>&#160;<span class="preprocessor">#define CAN_BRD_CTRL1_RWRNMSK(base) (BITBAND_ACCESS32(&amp;CAN_CTRL1_REG(base), CAN_CTRL1_RWRNMSK_SHIFT))</span></div><div class="line"><a name="l12751"></a><span class="lineno">12751</span>&#160;</div><div class="line"><a name="l12753"></a><span class="lineno">12753</span>&#160;<span class="preprocessor">#define CAN_WR_CTRL1_RWRNMSK(base, value) (CAN_RMW_CTRL1(base, CAN_CTRL1_RWRNMSK_MASK, CAN_CTRL1_RWRNMSK(value)))</span></div><div class="line"><a name="l12754"></a><span class="lineno">12754</span>&#160;<span class="preprocessor">#define CAN_BWR_CTRL1_RWRNMSK(base, value) (BITBAND_ACCESS32(&amp;CAN_CTRL1_REG(base), CAN_CTRL1_RWRNMSK_SHIFT) = (value))</span></div><div class="line"><a name="l12755"></a><span class="lineno">12755</span>&#160;</div><div class="line"><a name="l12771"></a><span class="lineno">12771</span>&#160;<span class="preprocessor">#define CAN_RD_CTRL1_TWRNMSK(base) ((CAN_CTRL1_REG(base) &amp; CAN_CTRL1_TWRNMSK_MASK) &gt;&gt; CAN_CTRL1_TWRNMSK_SHIFT)</span></div><div class="line"><a name="l12772"></a><span class="lineno">12772</span>&#160;<span class="preprocessor">#define CAN_BRD_CTRL1_TWRNMSK(base) (BITBAND_ACCESS32(&amp;CAN_CTRL1_REG(base), CAN_CTRL1_TWRNMSK_SHIFT))</span></div><div class="line"><a name="l12773"></a><span class="lineno">12773</span>&#160;</div><div class="line"><a name="l12775"></a><span class="lineno">12775</span>&#160;<span class="preprocessor">#define CAN_WR_CTRL1_TWRNMSK(base, value) (CAN_RMW_CTRL1(base, CAN_CTRL1_TWRNMSK_MASK, CAN_CTRL1_TWRNMSK(value)))</span></div><div class="line"><a name="l12776"></a><span class="lineno">12776</span>&#160;<span class="preprocessor">#define CAN_BWR_CTRL1_TWRNMSK(base, value) (BITBAND_ACCESS32(&amp;CAN_CTRL1_REG(base), CAN_CTRL1_TWRNMSK_SHIFT) = (value))</span></div><div class="line"><a name="l12777"></a><span class="lineno">12777</span>&#160;</div><div class="line"><a name="l12801"></a><span class="lineno">12801</span>&#160;<span class="preprocessor">#define CAN_RD_CTRL1_LPB(base) ((CAN_CTRL1_REG(base) &amp; CAN_CTRL1_LPB_MASK) &gt;&gt; CAN_CTRL1_LPB_SHIFT)</span></div><div class="line"><a name="l12802"></a><span class="lineno">12802</span>&#160;<span class="preprocessor">#define CAN_BRD_CTRL1_LPB(base) (BITBAND_ACCESS32(&amp;CAN_CTRL1_REG(base), CAN_CTRL1_LPB_SHIFT))</span></div><div class="line"><a name="l12803"></a><span class="lineno">12803</span>&#160;</div><div class="line"><a name="l12805"></a><span class="lineno">12805</span>&#160;<span class="preprocessor">#define CAN_WR_CTRL1_LPB(base, value) (CAN_RMW_CTRL1(base, CAN_CTRL1_LPB_MASK, CAN_CTRL1_LPB(value)))</span></div><div class="line"><a name="l12806"></a><span class="lineno">12806</span>&#160;<span class="preprocessor">#define CAN_BWR_CTRL1_LPB(base, value) (BITBAND_ACCESS32(&amp;CAN_CTRL1_REG(base), CAN_CTRL1_LPB_SHIFT) = (value))</span></div><div class="line"><a name="l12807"></a><span class="lineno">12807</span>&#160;</div><div class="line"><a name="l12826"></a><span class="lineno">12826</span>&#160;<span class="preprocessor">#define CAN_RD_CTRL1_CLKSRC(base) ((CAN_CTRL1_REG(base) &amp; CAN_CTRL1_CLKSRC_MASK) &gt;&gt; CAN_CTRL1_CLKSRC_SHIFT)</span></div><div class="line"><a name="l12827"></a><span class="lineno">12827</span>&#160;<span class="preprocessor">#define CAN_BRD_CTRL1_CLKSRC(base) (BITBAND_ACCESS32(&amp;CAN_CTRL1_REG(base), CAN_CTRL1_CLKSRC_SHIFT))</span></div><div class="line"><a name="l12828"></a><span class="lineno">12828</span>&#160;</div><div class="line"><a name="l12830"></a><span class="lineno">12830</span>&#160;<span class="preprocessor">#define CAN_WR_CTRL1_CLKSRC(base, value) (CAN_RMW_CTRL1(base, CAN_CTRL1_CLKSRC_MASK, CAN_CTRL1_CLKSRC(value)))</span></div><div class="line"><a name="l12831"></a><span class="lineno">12831</span>&#160;<span class="preprocessor">#define CAN_BWR_CTRL1_CLKSRC(base, value) (BITBAND_ACCESS32(&amp;CAN_CTRL1_REG(base), CAN_CTRL1_CLKSRC_SHIFT) = (value))</span></div><div class="line"><a name="l12832"></a><span class="lineno">12832</span>&#160;</div><div class="line"><a name="l12845"></a><span class="lineno">12845</span>&#160;<span class="preprocessor">#define CAN_RD_CTRL1_ERRMSK(base) ((CAN_CTRL1_REG(base) &amp; CAN_CTRL1_ERRMSK_MASK) &gt;&gt; CAN_CTRL1_ERRMSK_SHIFT)</span></div><div class="line"><a name="l12846"></a><span class="lineno">12846</span>&#160;<span class="preprocessor">#define CAN_BRD_CTRL1_ERRMSK(base) (BITBAND_ACCESS32(&amp;CAN_CTRL1_REG(base), CAN_CTRL1_ERRMSK_SHIFT))</span></div><div class="line"><a name="l12847"></a><span class="lineno">12847</span>&#160;</div><div class="line"><a name="l12849"></a><span class="lineno">12849</span>&#160;<span class="preprocessor">#define CAN_WR_CTRL1_ERRMSK(base, value) (CAN_RMW_CTRL1(base, CAN_CTRL1_ERRMSK_MASK, CAN_CTRL1_ERRMSK(value)))</span></div><div class="line"><a name="l12850"></a><span class="lineno">12850</span>&#160;<span class="preprocessor">#define CAN_BWR_CTRL1_ERRMSK(base, value) (BITBAND_ACCESS32(&amp;CAN_CTRL1_REG(base), CAN_CTRL1_ERRMSK_SHIFT) = (value))</span></div><div class="line"><a name="l12851"></a><span class="lineno">12851</span>&#160;</div><div class="line"><a name="l12864"></a><span class="lineno">12864</span>&#160;<span class="preprocessor">#define CAN_RD_CTRL1_BOFFMSK(base) ((CAN_CTRL1_REG(base) &amp; CAN_CTRL1_BOFFMSK_MASK) &gt;&gt; CAN_CTRL1_BOFFMSK_SHIFT)</span></div><div class="line"><a name="l12865"></a><span class="lineno">12865</span>&#160;<span class="preprocessor">#define CAN_BRD_CTRL1_BOFFMSK(base) (BITBAND_ACCESS32(&amp;CAN_CTRL1_REG(base), CAN_CTRL1_BOFFMSK_SHIFT))</span></div><div class="line"><a name="l12866"></a><span class="lineno">12866</span>&#160;</div><div class="line"><a name="l12868"></a><span class="lineno">12868</span>&#160;<span class="preprocessor">#define CAN_WR_CTRL1_BOFFMSK(base, value) (CAN_RMW_CTRL1(base, CAN_CTRL1_BOFFMSK_MASK, CAN_CTRL1_BOFFMSK(value)))</span></div><div class="line"><a name="l12869"></a><span class="lineno">12869</span>&#160;<span class="preprocessor">#define CAN_BWR_CTRL1_BOFFMSK(base, value) (BITBAND_ACCESS32(&amp;CAN_CTRL1_REG(base), CAN_CTRL1_BOFFMSK_SHIFT) = (value))</span></div><div class="line"><a name="l12870"></a><span class="lineno">12870</span>&#160;</div><div class="line"><a name="l12882"></a><span class="lineno">12882</span>&#160;<span class="preprocessor">#define CAN_RD_CTRL1_PSEG2(base) ((CAN_CTRL1_REG(base) &amp; CAN_CTRL1_PSEG2_MASK) &gt;&gt; CAN_CTRL1_PSEG2_SHIFT)</span></div><div class="line"><a name="l12883"></a><span class="lineno">12883</span>&#160;<span class="preprocessor">#define CAN_BRD_CTRL1_PSEG2(base) (CAN_RD_CTRL1_PSEG2(base))</span></div><div class="line"><a name="l12884"></a><span class="lineno">12884</span>&#160;</div><div class="line"><a name="l12886"></a><span class="lineno">12886</span>&#160;<span class="preprocessor">#define CAN_WR_CTRL1_PSEG2(base, value) (CAN_RMW_CTRL1(base, CAN_CTRL1_PSEG2_MASK, CAN_CTRL1_PSEG2(value)))</span></div><div class="line"><a name="l12887"></a><span class="lineno">12887</span>&#160;<span class="preprocessor">#define CAN_BWR_CTRL1_PSEG2(base, value) (CAN_WR_CTRL1_PSEG2(base, value))</span></div><div class="line"><a name="l12888"></a><span class="lineno">12888</span>&#160;</div><div class="line"><a name="l12900"></a><span class="lineno">12900</span>&#160;<span class="preprocessor">#define CAN_RD_CTRL1_PSEG1(base) ((CAN_CTRL1_REG(base) &amp; CAN_CTRL1_PSEG1_MASK) &gt;&gt; CAN_CTRL1_PSEG1_SHIFT)</span></div><div class="line"><a name="l12901"></a><span class="lineno">12901</span>&#160;<span class="preprocessor">#define CAN_BRD_CTRL1_PSEG1(base) (CAN_RD_CTRL1_PSEG1(base))</span></div><div class="line"><a name="l12902"></a><span class="lineno">12902</span>&#160;</div><div class="line"><a name="l12904"></a><span class="lineno">12904</span>&#160;<span class="preprocessor">#define CAN_WR_CTRL1_PSEG1(base, value) (CAN_RMW_CTRL1(base, CAN_CTRL1_PSEG1_MASK, CAN_CTRL1_PSEG1(value)))</span></div><div class="line"><a name="l12905"></a><span class="lineno">12905</span>&#160;<span class="preprocessor">#define CAN_BWR_CTRL1_PSEG1(base, value) (CAN_WR_CTRL1_PSEG1(base, value))</span></div><div class="line"><a name="l12906"></a><span class="lineno">12906</span>&#160;</div><div class="line"><a name="l12919"></a><span class="lineno">12919</span>&#160;<span class="preprocessor">#define CAN_RD_CTRL1_RJW(base) ((CAN_CTRL1_REG(base) &amp; CAN_CTRL1_RJW_MASK) &gt;&gt; CAN_CTRL1_RJW_SHIFT)</span></div><div class="line"><a name="l12920"></a><span class="lineno">12920</span>&#160;<span class="preprocessor">#define CAN_BRD_CTRL1_RJW(base) (CAN_RD_CTRL1_RJW(base))</span></div><div class="line"><a name="l12921"></a><span class="lineno">12921</span>&#160;</div><div class="line"><a name="l12923"></a><span class="lineno">12923</span>&#160;<span class="preprocessor">#define CAN_WR_CTRL1_RJW(base, value) (CAN_RMW_CTRL1(base, CAN_CTRL1_RJW_MASK, CAN_CTRL1_RJW(value)))</span></div><div class="line"><a name="l12924"></a><span class="lineno">12924</span>&#160;<span class="preprocessor">#define CAN_BWR_CTRL1_RJW(base, value) (CAN_WR_CTRL1_RJW(base, value))</span></div><div class="line"><a name="l12925"></a><span class="lineno">12925</span>&#160;</div><div class="line"><a name="l12941"></a><span class="lineno">12941</span>&#160;<span class="preprocessor">#define CAN_RD_CTRL1_PRESDIV(base) ((CAN_CTRL1_REG(base) &amp; CAN_CTRL1_PRESDIV_MASK) &gt;&gt; CAN_CTRL1_PRESDIV_SHIFT)</span></div><div class="line"><a name="l12942"></a><span class="lineno">12942</span>&#160;<span class="preprocessor">#define CAN_BRD_CTRL1_PRESDIV(base) (CAN_RD_CTRL1_PRESDIV(base))</span></div><div class="line"><a name="l12943"></a><span class="lineno">12943</span>&#160;</div><div class="line"><a name="l12945"></a><span class="lineno">12945</span>&#160;<span class="preprocessor">#define CAN_WR_CTRL1_PRESDIV(base, value) (CAN_RMW_CTRL1(base, CAN_CTRL1_PRESDIV_MASK, CAN_CTRL1_PRESDIV(value)))</span></div><div class="line"><a name="l12946"></a><span class="lineno">12946</span>&#160;<span class="preprocessor">#define CAN_BWR_CTRL1_PRESDIV(base, value) (CAN_WR_CTRL1_PRESDIV(base, value))</span></div><div class="line"><a name="l12947"></a><span class="lineno">12947</span>&#160;</div><div class="line"><a name="l12979"></a><span class="lineno">12979</span>&#160;<span class="preprocessor">#define CAN_RD_TIMER(base)       (CAN_TIMER_REG(base))</span></div><div class="line"><a name="l12980"></a><span class="lineno">12980</span>&#160;<span class="preprocessor">#define CAN_WR_TIMER(base, value) (CAN_TIMER_REG(base) = (value))</span></div><div class="line"><a name="l12981"></a><span class="lineno">12981</span>&#160;<span class="preprocessor">#define CAN_RMW_TIMER(base, mask, value) (CAN_WR_TIMER(base, (CAN_RD_TIMER(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l12982"></a><span class="lineno">12982</span>&#160;<span class="preprocessor">#define CAN_SET_TIMER(base, value) (CAN_WR_TIMER(base, CAN_RD_TIMER(base) |  (value)))</span></div><div class="line"><a name="l12983"></a><span class="lineno">12983</span>&#160;<span class="preprocessor">#define CAN_CLR_TIMER(base, value) (CAN_WR_TIMER(base, CAN_RD_TIMER(base) &amp; ~(value)))</span></div><div class="line"><a name="l12984"></a><span class="lineno">12984</span>&#160;<span class="preprocessor">#define CAN_TOG_TIMER(base, value) (CAN_WR_TIMER(base, CAN_RD_TIMER(base) ^  (value)))</span></div><div class="line"><a name="l12985"></a><span class="lineno">12985</span>&#160;</div><div class="line"><a name="l12987"></a><span class="lineno">12987</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l12988"></a><span class="lineno">12988</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_TIMER bitfields</span></div><div class="line"><a name="l12989"></a><span class="lineno">12989</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l12990"></a><span class="lineno">12990</span>&#160;</div><div class="line"><a name="l12998"></a><span class="lineno">12998</span>&#160;<span class="preprocessor">#define CAN_RD_TIMER_TIMER(base) ((CAN_TIMER_REG(base) &amp; CAN_TIMER_TIMER_MASK) &gt;&gt; CAN_TIMER_TIMER_SHIFT)</span></div><div class="line"><a name="l12999"></a><span class="lineno">12999</span>&#160;<span class="preprocessor">#define CAN_BRD_TIMER_TIMER(base) (CAN_RD_TIMER_TIMER(base))</span></div><div class="line"><a name="l13000"></a><span class="lineno">13000</span>&#160;</div><div class="line"><a name="l13002"></a><span class="lineno">13002</span>&#160;<span class="preprocessor">#define CAN_WR_TIMER_TIMER(base, value) (CAN_RMW_TIMER(base, CAN_TIMER_TIMER_MASK, CAN_TIMER_TIMER(value)))</span></div><div class="line"><a name="l13003"></a><span class="lineno">13003</span>&#160;<span class="preprocessor">#define CAN_BWR_TIMER_TIMER(base, value) (CAN_WR_TIMER_TIMER(base, value))</span></div><div class="line"><a name="l13004"></a><span class="lineno">13004</span>&#160;</div><div class="line"><a name="l13026"></a><span class="lineno">13026</span>&#160;<span class="preprocessor">#define CAN_RD_RXMGMASK(base)    (CAN_RXMGMASK_REG(base))</span></div><div class="line"><a name="l13027"></a><span class="lineno">13027</span>&#160;<span class="preprocessor">#define CAN_WR_RXMGMASK(base, value) (CAN_RXMGMASK_REG(base) = (value))</span></div><div class="line"><a name="l13028"></a><span class="lineno">13028</span>&#160;<span class="preprocessor">#define CAN_RMW_RXMGMASK(base, mask, value) (CAN_WR_RXMGMASK(base, (CAN_RD_RXMGMASK(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l13029"></a><span class="lineno">13029</span>&#160;<span class="preprocessor">#define CAN_SET_RXMGMASK(base, value) (CAN_WR_RXMGMASK(base, CAN_RD_RXMGMASK(base) |  (value)))</span></div><div class="line"><a name="l13030"></a><span class="lineno">13030</span>&#160;<span class="preprocessor">#define CAN_CLR_RXMGMASK(base, value) (CAN_WR_RXMGMASK(base, CAN_RD_RXMGMASK(base) &amp; ~(value)))</span></div><div class="line"><a name="l13031"></a><span class="lineno">13031</span>&#160;<span class="preprocessor">#define CAN_TOG_RXMGMASK(base, value) (CAN_WR_RXMGMASK(base, CAN_RD_RXMGMASK(base) ^  (value)))</span></div><div class="line"><a name="l13032"></a><span class="lineno">13032</span>&#160;</div><div class="line"><a name="l13053"></a><span class="lineno">13053</span>&#160;<span class="preprocessor">#define CAN_RD_RX14MASK(base)    (CAN_RX14MASK_REG(base))</span></div><div class="line"><a name="l13054"></a><span class="lineno">13054</span>&#160;<span class="preprocessor">#define CAN_WR_RX14MASK(base, value) (CAN_RX14MASK_REG(base) = (value))</span></div><div class="line"><a name="l13055"></a><span class="lineno">13055</span>&#160;<span class="preprocessor">#define CAN_RMW_RX14MASK(base, mask, value) (CAN_WR_RX14MASK(base, (CAN_RD_RX14MASK(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l13056"></a><span class="lineno">13056</span>&#160;<span class="preprocessor">#define CAN_SET_RX14MASK(base, value) (CAN_WR_RX14MASK(base, CAN_RD_RX14MASK(base) |  (value)))</span></div><div class="line"><a name="l13057"></a><span class="lineno">13057</span>&#160;<span class="preprocessor">#define CAN_CLR_RX14MASK(base, value) (CAN_WR_RX14MASK(base, CAN_RD_RX14MASK(base) &amp; ~(value)))</span></div><div class="line"><a name="l13058"></a><span class="lineno">13058</span>&#160;<span class="preprocessor">#define CAN_TOG_RX14MASK(base, value) (CAN_WR_RX14MASK(base, CAN_RD_RX14MASK(base) ^  (value)))</span></div><div class="line"><a name="l13059"></a><span class="lineno">13059</span>&#160;</div><div class="line"><a name="l13080"></a><span class="lineno">13080</span>&#160;<span class="preprocessor">#define CAN_RD_RX15MASK(base)    (CAN_RX15MASK_REG(base))</span></div><div class="line"><a name="l13081"></a><span class="lineno">13081</span>&#160;<span class="preprocessor">#define CAN_WR_RX15MASK(base, value) (CAN_RX15MASK_REG(base) = (value))</span></div><div class="line"><a name="l13082"></a><span class="lineno">13082</span>&#160;<span class="preprocessor">#define CAN_RMW_RX15MASK(base, mask, value) (CAN_WR_RX15MASK(base, (CAN_RD_RX15MASK(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l13083"></a><span class="lineno">13083</span>&#160;<span class="preprocessor">#define CAN_SET_RX15MASK(base, value) (CAN_WR_RX15MASK(base, CAN_RD_RX15MASK(base) |  (value)))</span></div><div class="line"><a name="l13084"></a><span class="lineno">13084</span>&#160;<span class="preprocessor">#define CAN_CLR_RX15MASK(base, value) (CAN_WR_RX15MASK(base, CAN_RD_RX15MASK(base) &amp; ~(value)))</span></div><div class="line"><a name="l13085"></a><span class="lineno">13085</span>&#160;<span class="preprocessor">#define CAN_TOG_RX15MASK(base, value) (CAN_WR_RX15MASK(base, CAN_RD_RX15MASK(base) ^  (value)))</span></div><div class="line"><a name="l13086"></a><span class="lineno">13086</span>&#160;</div><div class="line"><a name="l13137"></a><span class="lineno">13137</span>&#160;<span class="preprocessor">#define CAN_RD_ECR(base)         (CAN_ECR_REG(base))</span></div><div class="line"><a name="l13138"></a><span class="lineno">13138</span>&#160;<span class="preprocessor">#define CAN_WR_ECR(base, value)  (CAN_ECR_REG(base) = (value))</span></div><div class="line"><a name="l13139"></a><span class="lineno">13139</span>&#160;<span class="preprocessor">#define CAN_RMW_ECR(base, mask, value) (CAN_WR_ECR(base, (CAN_RD_ECR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l13140"></a><span class="lineno">13140</span>&#160;<span class="preprocessor">#define CAN_SET_ECR(base, value) (CAN_WR_ECR(base, CAN_RD_ECR(base) |  (value)))</span></div><div class="line"><a name="l13141"></a><span class="lineno">13141</span>&#160;<span class="preprocessor">#define CAN_CLR_ECR(base, value) (CAN_WR_ECR(base, CAN_RD_ECR(base) &amp; ~(value)))</span></div><div class="line"><a name="l13142"></a><span class="lineno">13142</span>&#160;<span class="preprocessor">#define CAN_TOG_ECR(base, value) (CAN_WR_ECR(base, CAN_RD_ECR(base) ^  (value)))</span></div><div class="line"><a name="l13143"></a><span class="lineno">13143</span>&#160;</div><div class="line"><a name="l13145"></a><span class="lineno">13145</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l13146"></a><span class="lineno">13146</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_ECR bitfields</span></div><div class="line"><a name="l13147"></a><span class="lineno">13147</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l13148"></a><span class="lineno">13148</span>&#160;</div><div class="line"><a name="l13154"></a><span class="lineno">13154</span>&#160;<span class="preprocessor">#define CAN_RD_ECR_TXERRCNT(base) ((CAN_ECR_REG(base) &amp; CAN_ECR_TXERRCNT_MASK) &gt;&gt; CAN_ECR_TXERRCNT_SHIFT)</span></div><div class="line"><a name="l13155"></a><span class="lineno">13155</span>&#160;<span class="preprocessor">#define CAN_BRD_ECR_TXERRCNT(base) (CAN_RD_ECR_TXERRCNT(base))</span></div><div class="line"><a name="l13156"></a><span class="lineno">13156</span>&#160;</div><div class="line"><a name="l13158"></a><span class="lineno">13158</span>&#160;<span class="preprocessor">#define CAN_WR_ECR_TXERRCNT(base, value) (CAN_RMW_ECR(base, CAN_ECR_TXERRCNT_MASK, CAN_ECR_TXERRCNT(value)))</span></div><div class="line"><a name="l13159"></a><span class="lineno">13159</span>&#160;<span class="preprocessor">#define CAN_BWR_ECR_TXERRCNT(base, value) (CAN_WR_ECR_TXERRCNT(base, value))</span></div><div class="line"><a name="l13160"></a><span class="lineno">13160</span>&#160;</div><div class="line"><a name="l13167"></a><span class="lineno">13167</span>&#160;<span class="preprocessor">#define CAN_RD_ECR_RXERRCNT(base) ((CAN_ECR_REG(base) &amp; CAN_ECR_RXERRCNT_MASK) &gt;&gt; CAN_ECR_RXERRCNT_SHIFT)</span></div><div class="line"><a name="l13168"></a><span class="lineno">13168</span>&#160;<span class="preprocessor">#define CAN_BRD_ECR_RXERRCNT(base) (CAN_RD_ECR_RXERRCNT(base))</span></div><div class="line"><a name="l13169"></a><span class="lineno">13169</span>&#160;</div><div class="line"><a name="l13171"></a><span class="lineno">13171</span>&#160;<span class="preprocessor">#define CAN_WR_ECR_RXERRCNT(base, value) (CAN_RMW_ECR(base, CAN_ECR_RXERRCNT_MASK, CAN_ECR_RXERRCNT(value)))</span></div><div class="line"><a name="l13172"></a><span class="lineno">13172</span>&#160;<span class="preprocessor">#define CAN_BWR_ECR_RXERRCNT(base, value) (CAN_WR_ECR_RXERRCNT(base, value))</span></div><div class="line"><a name="l13173"></a><span class="lineno">13173</span>&#160;</div><div class="line"><a name="l13197"></a><span class="lineno">13197</span>&#160;<span class="preprocessor">#define CAN_RD_ESR1(base)        (CAN_ESR1_REG(base))</span></div><div class="line"><a name="l13198"></a><span class="lineno">13198</span>&#160;<span class="preprocessor">#define CAN_WR_ESR1(base, value) (CAN_ESR1_REG(base) = (value))</span></div><div class="line"><a name="l13199"></a><span class="lineno">13199</span>&#160;<span class="preprocessor">#define CAN_RMW_ESR1(base, mask, value) (CAN_WR_ESR1(base, (CAN_RD_ESR1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l13200"></a><span class="lineno">13200</span>&#160;<span class="preprocessor">#define CAN_SET_ESR1(base, value) (CAN_WR_ESR1(base, CAN_RD_ESR1(base) |  (value)))</span></div><div class="line"><a name="l13201"></a><span class="lineno">13201</span>&#160;<span class="preprocessor">#define CAN_CLR_ESR1(base, value) (CAN_WR_ESR1(base, CAN_RD_ESR1(base) &amp; ~(value)))</span></div><div class="line"><a name="l13202"></a><span class="lineno">13202</span>&#160;<span class="preprocessor">#define CAN_TOG_ESR1(base, value) (CAN_WR_ESR1(base, CAN_RD_ESR1(base) ^  (value)))</span></div><div class="line"><a name="l13203"></a><span class="lineno">13203</span>&#160;</div><div class="line"><a name="l13205"></a><span class="lineno">13205</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l13206"></a><span class="lineno">13206</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_ESR1 bitfields</span></div><div class="line"><a name="l13207"></a><span class="lineno">13207</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l13208"></a><span class="lineno">13208</span>&#160;</div><div class="line"><a name="l13226"></a><span class="lineno">13226</span>&#160;<span class="preprocessor">#define CAN_RD_ESR1_WAKINT(base) ((CAN_ESR1_REG(base) &amp; CAN_ESR1_WAKINT_MASK) &gt;&gt; CAN_ESR1_WAKINT_SHIFT)</span></div><div class="line"><a name="l13227"></a><span class="lineno">13227</span>&#160;<span class="preprocessor">#define CAN_BRD_ESR1_WAKINT(base) (BITBAND_ACCESS32(&amp;CAN_ESR1_REG(base), CAN_ESR1_WAKINT_SHIFT))</span></div><div class="line"><a name="l13228"></a><span class="lineno">13228</span>&#160;</div><div class="line"><a name="l13230"></a><span class="lineno">13230</span>&#160;<span class="preprocessor">#define CAN_WR_ESR1_WAKINT(base, value) (CAN_RMW_ESR1(base, (CAN_ESR1_WAKINT_MASK | CAN_ESR1_ERRINT_MASK | CAN_ESR1_BOFFINT_MASK | CAN_ESR1_RWRNINT_MASK | CAN_ESR1_TWRNINT_MASK), CAN_ESR1_WAKINT(value)))</span></div><div class="line"><a name="l13231"></a><span class="lineno">13231</span>&#160;<span class="preprocessor">#define CAN_BWR_ESR1_WAKINT(base, value) (BITBAND_ACCESS32(&amp;CAN_ESR1_REG(base), CAN_ESR1_WAKINT_SHIFT) = (value))</span></div><div class="line"><a name="l13232"></a><span class="lineno">13232</span>&#160;</div><div class="line"><a name="l13247"></a><span class="lineno">13247</span>&#160;<span class="preprocessor">#define CAN_RD_ESR1_ERRINT(base) ((CAN_ESR1_REG(base) &amp; CAN_ESR1_ERRINT_MASK) &gt;&gt; CAN_ESR1_ERRINT_SHIFT)</span></div><div class="line"><a name="l13248"></a><span class="lineno">13248</span>&#160;<span class="preprocessor">#define CAN_BRD_ESR1_ERRINT(base) (BITBAND_ACCESS32(&amp;CAN_ESR1_REG(base), CAN_ESR1_ERRINT_SHIFT))</span></div><div class="line"><a name="l13249"></a><span class="lineno">13249</span>&#160;</div><div class="line"><a name="l13251"></a><span class="lineno">13251</span>&#160;<span class="preprocessor">#define CAN_WR_ESR1_ERRINT(base, value) (CAN_RMW_ESR1(base, (CAN_ESR1_ERRINT_MASK | CAN_ESR1_WAKINT_MASK | CAN_ESR1_BOFFINT_MASK | CAN_ESR1_RWRNINT_MASK | CAN_ESR1_TWRNINT_MASK), CAN_ESR1_ERRINT(value)))</span></div><div class="line"><a name="l13252"></a><span class="lineno">13252</span>&#160;<span class="preprocessor">#define CAN_BWR_ESR1_ERRINT(base, value) (BITBAND_ACCESS32(&amp;CAN_ESR1_REG(base), CAN_ESR1_ERRINT_SHIFT) = (value))</span></div><div class="line"><a name="l13253"></a><span class="lineno">13253</span>&#160;</div><div class="line"><a name="l13268"></a><span class="lineno">13268</span>&#160;<span class="preprocessor">#define CAN_RD_ESR1_BOFFINT(base) ((CAN_ESR1_REG(base) &amp; CAN_ESR1_BOFFINT_MASK) &gt;&gt; CAN_ESR1_BOFFINT_SHIFT)</span></div><div class="line"><a name="l13269"></a><span class="lineno">13269</span>&#160;<span class="preprocessor">#define CAN_BRD_ESR1_BOFFINT(base) (BITBAND_ACCESS32(&amp;CAN_ESR1_REG(base), CAN_ESR1_BOFFINT_SHIFT))</span></div><div class="line"><a name="l13270"></a><span class="lineno">13270</span>&#160;</div><div class="line"><a name="l13272"></a><span class="lineno">13272</span>&#160;<span class="preprocessor">#define CAN_WR_ESR1_BOFFINT(base, value) (CAN_RMW_ESR1(base, (CAN_ESR1_BOFFINT_MASK | CAN_ESR1_WAKINT_MASK | CAN_ESR1_ERRINT_MASK | CAN_ESR1_RWRNINT_MASK | CAN_ESR1_TWRNINT_MASK), CAN_ESR1_BOFFINT(value)))</span></div><div class="line"><a name="l13273"></a><span class="lineno">13273</span>&#160;<span class="preprocessor">#define CAN_BWR_ESR1_BOFFINT(base, value) (BITBAND_ACCESS32(&amp;CAN_ESR1_REG(base), CAN_ESR1_BOFFINT_SHIFT) = (value))</span></div><div class="line"><a name="l13274"></a><span class="lineno">13274</span>&#160;</div><div class="line"><a name="l13288"></a><span class="lineno">13288</span>&#160;<span class="preprocessor">#define CAN_RD_ESR1_RX(base) ((CAN_ESR1_REG(base) &amp; CAN_ESR1_RX_MASK) &gt;&gt; CAN_ESR1_RX_SHIFT)</span></div><div class="line"><a name="l13289"></a><span class="lineno">13289</span>&#160;<span class="preprocessor">#define CAN_BRD_ESR1_RX(base) (BITBAND_ACCESS32(&amp;CAN_ESR1_REG(base), CAN_ESR1_RX_SHIFT))</span></div><div class="line"><a name="l13290"></a><span class="lineno">13290</span>&#160;</div><div class="line"><a name="l13310"></a><span class="lineno">13310</span>&#160;<span class="preprocessor">#define CAN_RD_ESR1_FLTCONF(base) ((CAN_ESR1_REG(base) &amp; CAN_ESR1_FLTCONF_MASK) &gt;&gt; CAN_ESR1_FLTCONF_SHIFT)</span></div><div class="line"><a name="l13311"></a><span class="lineno">13311</span>&#160;<span class="preprocessor">#define CAN_BRD_ESR1_FLTCONF(base) (CAN_RD_ESR1_FLTCONF(base))</span></div><div class="line"><a name="l13312"></a><span class="lineno">13312</span>&#160;</div><div class="line"><a name="l13326"></a><span class="lineno">13326</span>&#160;<span class="preprocessor">#define CAN_RD_ESR1_TX(base) ((CAN_ESR1_REG(base) &amp; CAN_ESR1_TX_MASK) &gt;&gt; CAN_ESR1_TX_SHIFT)</span></div><div class="line"><a name="l13327"></a><span class="lineno">13327</span>&#160;<span class="preprocessor">#define CAN_BRD_ESR1_TX(base) (BITBAND_ACCESS32(&amp;CAN_ESR1_REG(base), CAN_ESR1_TX_SHIFT))</span></div><div class="line"><a name="l13328"></a><span class="lineno">13328</span>&#160;</div><div class="line"><a name="l13342"></a><span class="lineno">13342</span>&#160;<span class="preprocessor">#define CAN_RD_ESR1_IDLE(base) ((CAN_ESR1_REG(base) &amp; CAN_ESR1_IDLE_MASK) &gt;&gt; CAN_ESR1_IDLE_SHIFT)</span></div><div class="line"><a name="l13343"></a><span class="lineno">13343</span>&#160;<span class="preprocessor">#define CAN_BRD_ESR1_IDLE(base) (BITBAND_ACCESS32(&amp;CAN_ESR1_REG(base), CAN_ESR1_IDLE_SHIFT))</span></div><div class="line"><a name="l13344"></a><span class="lineno">13344</span>&#160;</div><div class="line"><a name="l13358"></a><span class="lineno">13358</span>&#160;<span class="preprocessor">#define CAN_RD_ESR1_RXWRN(base) ((CAN_ESR1_REG(base) &amp; CAN_ESR1_RXWRN_MASK) &gt;&gt; CAN_ESR1_RXWRN_SHIFT)</span></div><div class="line"><a name="l13359"></a><span class="lineno">13359</span>&#160;<span class="preprocessor">#define CAN_BRD_ESR1_RXWRN(base) (BITBAND_ACCESS32(&amp;CAN_ESR1_REG(base), CAN_ESR1_RXWRN_SHIFT))</span></div><div class="line"><a name="l13360"></a><span class="lineno">13360</span>&#160;</div><div class="line"><a name="l13374"></a><span class="lineno">13374</span>&#160;<span class="preprocessor">#define CAN_RD_ESR1_TXWRN(base) ((CAN_ESR1_REG(base) &amp; CAN_ESR1_TXWRN_MASK) &gt;&gt; CAN_ESR1_TXWRN_SHIFT)</span></div><div class="line"><a name="l13375"></a><span class="lineno">13375</span>&#160;<span class="preprocessor">#define CAN_BRD_ESR1_TXWRN(base) (BITBAND_ACCESS32(&amp;CAN_ESR1_REG(base), CAN_ESR1_TXWRN_SHIFT))</span></div><div class="line"><a name="l13376"></a><span class="lineno">13376</span>&#160;</div><div class="line"><a name="l13389"></a><span class="lineno">13389</span>&#160;<span class="preprocessor">#define CAN_RD_ESR1_STFERR(base) ((CAN_ESR1_REG(base) &amp; CAN_ESR1_STFERR_MASK) &gt;&gt; CAN_ESR1_STFERR_SHIFT)</span></div><div class="line"><a name="l13390"></a><span class="lineno">13390</span>&#160;<span class="preprocessor">#define CAN_BRD_ESR1_STFERR(base) (BITBAND_ACCESS32(&amp;CAN_ESR1_REG(base), CAN_ESR1_STFERR_SHIFT))</span></div><div class="line"><a name="l13391"></a><span class="lineno">13391</span>&#160;</div><div class="line"><a name="l13405"></a><span class="lineno">13405</span>&#160;<span class="preprocessor">#define CAN_RD_ESR1_FRMERR(base) ((CAN_ESR1_REG(base) &amp; CAN_ESR1_FRMERR_MASK) &gt;&gt; CAN_ESR1_FRMERR_SHIFT)</span></div><div class="line"><a name="l13406"></a><span class="lineno">13406</span>&#160;<span class="preprocessor">#define CAN_BRD_ESR1_FRMERR(base) (BITBAND_ACCESS32(&amp;CAN_ESR1_REG(base), CAN_ESR1_FRMERR_SHIFT))</span></div><div class="line"><a name="l13407"></a><span class="lineno">13407</span>&#160;</div><div class="line"><a name="l13421"></a><span class="lineno">13421</span>&#160;<span class="preprocessor">#define CAN_RD_ESR1_CRCERR(base) ((CAN_ESR1_REG(base) &amp; CAN_ESR1_CRCERR_MASK) &gt;&gt; CAN_ESR1_CRCERR_SHIFT)</span></div><div class="line"><a name="l13422"></a><span class="lineno">13422</span>&#160;<span class="preprocessor">#define CAN_BRD_ESR1_CRCERR(base) (BITBAND_ACCESS32(&amp;CAN_ESR1_REG(base), CAN_ESR1_CRCERR_SHIFT))</span></div><div class="line"><a name="l13423"></a><span class="lineno">13423</span>&#160;</div><div class="line"><a name="l13437"></a><span class="lineno">13437</span>&#160;<span class="preprocessor">#define CAN_RD_ESR1_ACKERR(base) ((CAN_ESR1_REG(base) &amp; CAN_ESR1_ACKERR_MASK) &gt;&gt; CAN_ESR1_ACKERR_SHIFT)</span></div><div class="line"><a name="l13438"></a><span class="lineno">13438</span>&#160;<span class="preprocessor">#define CAN_BRD_ESR1_ACKERR(base) (BITBAND_ACCESS32(&amp;CAN_ESR1_REG(base), CAN_ESR1_ACKERR_SHIFT))</span></div><div class="line"><a name="l13439"></a><span class="lineno">13439</span>&#160;</div><div class="line"><a name="l13453"></a><span class="lineno">13453</span>&#160;<span class="preprocessor">#define CAN_RD_ESR1_BIT0ERR(base) ((CAN_ESR1_REG(base) &amp; CAN_ESR1_BIT0ERR_MASK) &gt;&gt; CAN_ESR1_BIT0ERR_SHIFT)</span></div><div class="line"><a name="l13454"></a><span class="lineno">13454</span>&#160;<span class="preprocessor">#define CAN_BRD_ESR1_BIT0ERR(base) (BITBAND_ACCESS32(&amp;CAN_ESR1_REG(base), CAN_ESR1_BIT0ERR_SHIFT))</span></div><div class="line"><a name="l13455"></a><span class="lineno">13455</span>&#160;</div><div class="line"><a name="l13471"></a><span class="lineno">13471</span>&#160;<span class="preprocessor">#define CAN_RD_ESR1_BIT1ERR(base) ((CAN_ESR1_REG(base) &amp; CAN_ESR1_BIT1ERR_MASK) &gt;&gt; CAN_ESR1_BIT1ERR_SHIFT)</span></div><div class="line"><a name="l13472"></a><span class="lineno">13472</span>&#160;<span class="preprocessor">#define CAN_BRD_ESR1_BIT1ERR(base) (BITBAND_ACCESS32(&amp;CAN_ESR1_REG(base), CAN_ESR1_BIT1ERR_SHIFT))</span></div><div class="line"><a name="l13473"></a><span class="lineno">13473</span>&#160;</div><div class="line"><a name="l13493"></a><span class="lineno">13493</span>&#160;<span class="preprocessor">#define CAN_RD_ESR1_RWRNINT(base) ((CAN_ESR1_REG(base) &amp; CAN_ESR1_RWRNINT_MASK) &gt;&gt; CAN_ESR1_RWRNINT_SHIFT)</span></div><div class="line"><a name="l13494"></a><span class="lineno">13494</span>&#160;<span class="preprocessor">#define CAN_BRD_ESR1_RWRNINT(base) (BITBAND_ACCESS32(&amp;CAN_ESR1_REG(base), CAN_ESR1_RWRNINT_SHIFT))</span></div><div class="line"><a name="l13495"></a><span class="lineno">13495</span>&#160;</div><div class="line"><a name="l13497"></a><span class="lineno">13497</span>&#160;<span class="preprocessor">#define CAN_WR_ESR1_RWRNINT(base, value) (CAN_RMW_ESR1(base, (CAN_ESR1_RWRNINT_MASK | CAN_ESR1_WAKINT_MASK | CAN_ESR1_ERRINT_MASK | CAN_ESR1_BOFFINT_MASK | CAN_ESR1_TWRNINT_MASK), CAN_ESR1_RWRNINT(value)))</span></div><div class="line"><a name="l13498"></a><span class="lineno">13498</span>&#160;<span class="preprocessor">#define CAN_BWR_ESR1_RWRNINT(base, value) (BITBAND_ACCESS32(&amp;CAN_ESR1_REG(base), CAN_ESR1_RWRNINT_SHIFT) = (value))</span></div><div class="line"><a name="l13499"></a><span class="lineno">13499</span>&#160;</div><div class="line"><a name="l13520"></a><span class="lineno">13520</span>&#160;<span class="preprocessor">#define CAN_RD_ESR1_TWRNINT(base) ((CAN_ESR1_REG(base) &amp; CAN_ESR1_TWRNINT_MASK) &gt;&gt; CAN_ESR1_TWRNINT_SHIFT)</span></div><div class="line"><a name="l13521"></a><span class="lineno">13521</span>&#160;<span class="preprocessor">#define CAN_BRD_ESR1_TWRNINT(base) (BITBAND_ACCESS32(&amp;CAN_ESR1_REG(base), CAN_ESR1_TWRNINT_SHIFT))</span></div><div class="line"><a name="l13522"></a><span class="lineno">13522</span>&#160;</div><div class="line"><a name="l13524"></a><span class="lineno">13524</span>&#160;<span class="preprocessor">#define CAN_WR_ESR1_TWRNINT(base, value) (CAN_RMW_ESR1(base, (CAN_ESR1_TWRNINT_MASK | CAN_ESR1_WAKINT_MASK | CAN_ESR1_ERRINT_MASK | CAN_ESR1_BOFFINT_MASK | CAN_ESR1_RWRNINT_MASK), CAN_ESR1_TWRNINT(value)))</span></div><div class="line"><a name="l13525"></a><span class="lineno">13525</span>&#160;<span class="preprocessor">#define CAN_BWR_ESR1_TWRNINT(base, value) (BITBAND_ACCESS32(&amp;CAN_ESR1_REG(base), CAN_ESR1_TWRNINT_SHIFT) = (value))</span></div><div class="line"><a name="l13526"></a><span class="lineno">13526</span>&#160;</div><div class="line"><a name="l13541"></a><span class="lineno">13541</span>&#160;<span class="preprocessor">#define CAN_RD_ESR1_SYNCH(base) ((CAN_ESR1_REG(base) &amp; CAN_ESR1_SYNCH_MASK) &gt;&gt; CAN_ESR1_SYNCH_SHIFT)</span></div><div class="line"><a name="l13542"></a><span class="lineno">13542</span>&#160;<span class="preprocessor">#define CAN_BRD_ESR1_SYNCH(base) (BITBAND_ACCESS32(&amp;CAN_ESR1_REG(base), CAN_ESR1_SYNCH_SHIFT))</span></div><div class="line"><a name="l13543"></a><span class="lineno">13543</span>&#160;</div><div class="line"><a name="l13564"></a><span class="lineno">13564</span>&#160;<span class="preprocessor">#define CAN_RD_IMASK1(base)      (CAN_IMASK1_REG(base))</span></div><div class="line"><a name="l13565"></a><span class="lineno">13565</span>&#160;<span class="preprocessor">#define CAN_WR_IMASK1(base, value) (CAN_IMASK1_REG(base) = (value))</span></div><div class="line"><a name="l13566"></a><span class="lineno">13566</span>&#160;<span class="preprocessor">#define CAN_RMW_IMASK1(base, mask, value) (CAN_WR_IMASK1(base, (CAN_RD_IMASK1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l13567"></a><span class="lineno">13567</span>&#160;<span class="preprocessor">#define CAN_SET_IMASK1(base, value) (CAN_WR_IMASK1(base, CAN_RD_IMASK1(base) |  (value)))</span></div><div class="line"><a name="l13568"></a><span class="lineno">13568</span>&#160;<span class="preprocessor">#define CAN_CLR_IMASK1(base, value) (CAN_WR_IMASK1(base, CAN_RD_IMASK1(base) &amp; ~(value)))</span></div><div class="line"><a name="l13569"></a><span class="lineno">13569</span>&#160;<span class="preprocessor">#define CAN_TOG_IMASK1(base, value) (CAN_WR_IMASK1(base, CAN_RD_IMASK1(base) ^  (value)))</span></div><div class="line"><a name="l13570"></a><span class="lineno">13570</span>&#160;</div><div class="line"><a name="l13604"></a><span class="lineno">13604</span>&#160;<span class="preprocessor">#define CAN_RD_IFLAG1(base)      (CAN_IFLAG1_REG(base))</span></div><div class="line"><a name="l13605"></a><span class="lineno">13605</span>&#160;<span class="preprocessor">#define CAN_WR_IFLAG1(base, value) (CAN_IFLAG1_REG(base) = (value))</span></div><div class="line"><a name="l13606"></a><span class="lineno">13606</span>&#160;<span class="preprocessor">#define CAN_RMW_IFLAG1(base, mask, value) (CAN_WR_IFLAG1(base, (CAN_RD_IFLAG1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l13607"></a><span class="lineno">13607</span>&#160;<span class="preprocessor">#define CAN_SET_IFLAG1(base, value) (CAN_WR_IFLAG1(base, CAN_RD_IFLAG1(base) |  (value)))</span></div><div class="line"><a name="l13608"></a><span class="lineno">13608</span>&#160;<span class="preprocessor">#define CAN_CLR_IFLAG1(base, value) (CAN_WR_IFLAG1(base, CAN_RD_IFLAG1(base) &amp; ~(value)))</span></div><div class="line"><a name="l13609"></a><span class="lineno">13609</span>&#160;<span class="preprocessor">#define CAN_TOG_IFLAG1(base, value) (CAN_WR_IFLAG1(base, CAN_RD_IFLAG1(base) ^  (value)))</span></div><div class="line"><a name="l13610"></a><span class="lineno">13610</span>&#160;</div><div class="line"><a name="l13612"></a><span class="lineno">13612</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l13613"></a><span class="lineno">13613</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_IFLAG1 bitfields</span></div><div class="line"><a name="l13614"></a><span class="lineno">13614</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l13615"></a><span class="lineno">13615</span>&#160;</div><div class="line"><a name="l13632"></a><span class="lineno">13632</span>&#160;<span class="preprocessor">#define CAN_RD_IFLAG1_BUF0I(base) ((CAN_IFLAG1_REG(base) &amp; CAN_IFLAG1_BUF0I_MASK) &gt;&gt; CAN_IFLAG1_BUF0I_SHIFT)</span></div><div class="line"><a name="l13633"></a><span class="lineno">13633</span>&#160;<span class="preprocessor">#define CAN_BRD_IFLAG1_BUF0I(base) (BITBAND_ACCESS32(&amp;CAN_IFLAG1_REG(base), CAN_IFLAG1_BUF0I_SHIFT))</span></div><div class="line"><a name="l13634"></a><span class="lineno">13634</span>&#160;</div><div class="line"><a name="l13636"></a><span class="lineno">13636</span>&#160;<span class="preprocessor">#define CAN_WR_IFLAG1_BUF0I(base, value) (CAN_RMW_IFLAG1(base, (CAN_IFLAG1_BUF0I_MASK | CAN_IFLAG1_BUF4TO1I_MASK | CAN_IFLAG1_BUF5I_MASK | CAN_IFLAG1_BUF6I_MASK | CAN_IFLAG1_BUF7I_MASK | CAN_IFLAG1_BUF31TO8I_MASK), CAN_IFLAG1_BUF0I(value)))</span></div><div class="line"><a name="l13637"></a><span class="lineno">13637</span>&#160;<span class="preprocessor">#define CAN_BWR_IFLAG1_BUF0I(base, value) (BITBAND_ACCESS32(&amp;CAN_IFLAG1_REG(base), CAN_IFLAG1_BUF0I_SHIFT) = (value))</span></div><div class="line"><a name="l13638"></a><span class="lineno">13638</span>&#160;</div><div class="line"><a name="l13656"></a><span class="lineno">13656</span>&#160;<span class="preprocessor">#define CAN_RD_IFLAG1_BUF4TO1I(base) ((CAN_IFLAG1_REG(base) &amp; CAN_IFLAG1_BUF4TO1I_MASK) &gt;&gt; CAN_IFLAG1_BUF4TO1I_SHIFT)</span></div><div class="line"><a name="l13657"></a><span class="lineno">13657</span>&#160;<span class="preprocessor">#define CAN_BRD_IFLAG1_BUF4TO1I(base) (CAN_RD_IFLAG1_BUF4TO1I(base))</span></div><div class="line"><a name="l13658"></a><span class="lineno">13658</span>&#160;</div><div class="line"><a name="l13660"></a><span class="lineno">13660</span>&#160;<span class="preprocessor">#define CAN_WR_IFLAG1_BUF4TO1I(base, value) (CAN_RMW_IFLAG1(base, (CAN_IFLAG1_BUF4TO1I_MASK | CAN_IFLAG1_BUF0I_MASK | CAN_IFLAG1_BUF5I_MASK | CAN_IFLAG1_BUF6I_MASK | CAN_IFLAG1_BUF7I_MASK | CAN_IFLAG1_BUF31TO8I_MASK), CAN_IFLAG1_BUF4TO1I(value)))</span></div><div class="line"><a name="l13661"></a><span class="lineno">13661</span>&#160;<span class="preprocessor">#define CAN_BWR_IFLAG1_BUF4TO1I(base, value) (CAN_WR_IFLAG1_BUF4TO1I(base, value))</span></div><div class="line"><a name="l13662"></a><span class="lineno">13662</span>&#160;</div><div class="line"><a name="l13681"></a><span class="lineno">13681</span>&#160;<span class="preprocessor">#define CAN_RD_IFLAG1_BUF5I(base) ((CAN_IFLAG1_REG(base) &amp; CAN_IFLAG1_BUF5I_MASK) &gt;&gt; CAN_IFLAG1_BUF5I_SHIFT)</span></div><div class="line"><a name="l13682"></a><span class="lineno">13682</span>&#160;<span class="preprocessor">#define CAN_BRD_IFLAG1_BUF5I(base) (BITBAND_ACCESS32(&amp;CAN_IFLAG1_REG(base), CAN_IFLAG1_BUF5I_SHIFT))</span></div><div class="line"><a name="l13683"></a><span class="lineno">13683</span>&#160;</div><div class="line"><a name="l13685"></a><span class="lineno">13685</span>&#160;<span class="preprocessor">#define CAN_WR_IFLAG1_BUF5I(base, value) (CAN_RMW_IFLAG1(base, (CAN_IFLAG1_BUF5I_MASK | CAN_IFLAG1_BUF0I_MASK | CAN_IFLAG1_BUF4TO1I_MASK | CAN_IFLAG1_BUF6I_MASK | CAN_IFLAG1_BUF7I_MASK | CAN_IFLAG1_BUF31TO8I_MASK), CAN_IFLAG1_BUF5I(value)))</span></div><div class="line"><a name="l13686"></a><span class="lineno">13686</span>&#160;<span class="preprocessor">#define CAN_BWR_IFLAG1_BUF5I(base, value) (BITBAND_ACCESS32(&amp;CAN_IFLAG1_REG(base), CAN_IFLAG1_BUF5I_SHIFT) = (value))</span></div><div class="line"><a name="l13687"></a><span class="lineno">13687</span>&#160;</div><div class="line"><a name="l13710"></a><span class="lineno">13710</span>&#160;<span class="preprocessor">#define CAN_RD_IFLAG1_BUF6I(base) ((CAN_IFLAG1_REG(base) &amp; CAN_IFLAG1_BUF6I_MASK) &gt;&gt; CAN_IFLAG1_BUF6I_SHIFT)</span></div><div class="line"><a name="l13711"></a><span class="lineno">13711</span>&#160;<span class="preprocessor">#define CAN_BRD_IFLAG1_BUF6I(base) (BITBAND_ACCESS32(&amp;CAN_IFLAG1_REG(base), CAN_IFLAG1_BUF6I_SHIFT))</span></div><div class="line"><a name="l13712"></a><span class="lineno">13712</span>&#160;</div><div class="line"><a name="l13714"></a><span class="lineno">13714</span>&#160;<span class="preprocessor">#define CAN_WR_IFLAG1_BUF6I(base, value) (CAN_RMW_IFLAG1(base, (CAN_IFLAG1_BUF6I_MASK | CAN_IFLAG1_BUF0I_MASK | CAN_IFLAG1_BUF4TO1I_MASK | CAN_IFLAG1_BUF5I_MASK | CAN_IFLAG1_BUF7I_MASK | CAN_IFLAG1_BUF31TO8I_MASK), CAN_IFLAG1_BUF6I(value)))</span></div><div class="line"><a name="l13715"></a><span class="lineno">13715</span>&#160;<span class="preprocessor">#define CAN_BWR_IFLAG1_BUF6I(base, value) (BITBAND_ACCESS32(&amp;CAN_IFLAG1_REG(base), CAN_IFLAG1_BUF6I_SHIFT) = (value))</span></div><div class="line"><a name="l13716"></a><span class="lineno">13716</span>&#160;</div><div class="line"><a name="l13736"></a><span class="lineno">13736</span>&#160;<span class="preprocessor">#define CAN_RD_IFLAG1_BUF7I(base) ((CAN_IFLAG1_REG(base) &amp; CAN_IFLAG1_BUF7I_MASK) &gt;&gt; CAN_IFLAG1_BUF7I_SHIFT)</span></div><div class="line"><a name="l13737"></a><span class="lineno">13737</span>&#160;<span class="preprocessor">#define CAN_BRD_IFLAG1_BUF7I(base) (BITBAND_ACCESS32(&amp;CAN_IFLAG1_REG(base), CAN_IFLAG1_BUF7I_SHIFT))</span></div><div class="line"><a name="l13738"></a><span class="lineno">13738</span>&#160;</div><div class="line"><a name="l13740"></a><span class="lineno">13740</span>&#160;<span class="preprocessor">#define CAN_WR_IFLAG1_BUF7I(base, value) (CAN_RMW_IFLAG1(base, (CAN_IFLAG1_BUF7I_MASK | CAN_IFLAG1_BUF0I_MASK | CAN_IFLAG1_BUF4TO1I_MASK | CAN_IFLAG1_BUF5I_MASK | CAN_IFLAG1_BUF6I_MASK | CAN_IFLAG1_BUF31TO8I_MASK), CAN_IFLAG1_BUF7I(value)))</span></div><div class="line"><a name="l13741"></a><span class="lineno">13741</span>&#160;<span class="preprocessor">#define CAN_BWR_IFLAG1_BUF7I(base, value) (BITBAND_ACCESS32(&amp;CAN_IFLAG1_REG(base), CAN_IFLAG1_BUF7I_SHIFT) = (value))</span></div><div class="line"><a name="l13742"></a><span class="lineno">13742</span>&#160;</div><div class="line"><a name="l13758"></a><span class="lineno">13758</span>&#160;<span class="preprocessor">#define CAN_RD_IFLAG1_BUF31TO8I(base) ((CAN_IFLAG1_REG(base) &amp; CAN_IFLAG1_BUF31TO8I_MASK) &gt;&gt; CAN_IFLAG1_BUF31TO8I_SHIFT)</span></div><div class="line"><a name="l13759"></a><span class="lineno">13759</span>&#160;<span class="preprocessor">#define CAN_BRD_IFLAG1_BUF31TO8I(base) (CAN_RD_IFLAG1_BUF31TO8I(base))</span></div><div class="line"><a name="l13760"></a><span class="lineno">13760</span>&#160;</div><div class="line"><a name="l13762"></a><span class="lineno">13762</span>&#160;<span class="preprocessor">#define CAN_WR_IFLAG1_BUF31TO8I(base, value) (CAN_RMW_IFLAG1(base, (CAN_IFLAG1_BUF31TO8I_MASK | CAN_IFLAG1_BUF0I_MASK | CAN_IFLAG1_BUF4TO1I_MASK | CAN_IFLAG1_BUF5I_MASK | CAN_IFLAG1_BUF6I_MASK | CAN_IFLAG1_BUF7I_MASK), CAN_IFLAG1_BUF31TO8I(value)))</span></div><div class="line"><a name="l13763"></a><span class="lineno">13763</span>&#160;<span class="preprocessor">#define CAN_BWR_IFLAG1_BUF31TO8I(base, value) (CAN_WR_IFLAG1_BUF31TO8I(base, value))</span></div><div class="line"><a name="l13764"></a><span class="lineno">13764</span>&#160;</div><div class="line"><a name="l13782"></a><span class="lineno">13782</span>&#160;<span class="preprocessor">#define CAN_RD_CTRL2(base)       (CAN_CTRL2_REG(base))</span></div><div class="line"><a name="l13783"></a><span class="lineno">13783</span>&#160;<span class="preprocessor">#define CAN_WR_CTRL2(base, value) (CAN_CTRL2_REG(base) = (value))</span></div><div class="line"><a name="l13784"></a><span class="lineno">13784</span>&#160;<span class="preprocessor">#define CAN_RMW_CTRL2(base, mask, value) (CAN_WR_CTRL2(base, (CAN_RD_CTRL2(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l13785"></a><span class="lineno">13785</span>&#160;<span class="preprocessor">#define CAN_SET_CTRL2(base, value) (CAN_WR_CTRL2(base, CAN_RD_CTRL2(base) |  (value)))</span></div><div class="line"><a name="l13786"></a><span class="lineno">13786</span>&#160;<span class="preprocessor">#define CAN_CLR_CTRL2(base, value) (CAN_WR_CTRL2(base, CAN_RD_CTRL2(base) &amp; ~(value)))</span></div><div class="line"><a name="l13787"></a><span class="lineno">13787</span>&#160;<span class="preprocessor">#define CAN_TOG_CTRL2(base, value) (CAN_WR_CTRL2(base, CAN_RD_CTRL2(base) ^  (value)))</span></div><div class="line"><a name="l13788"></a><span class="lineno">13788</span>&#160;</div><div class="line"><a name="l13790"></a><span class="lineno">13790</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l13791"></a><span class="lineno">13791</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_CTRL2 bitfields</span></div><div class="line"><a name="l13792"></a><span class="lineno">13792</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l13793"></a><span class="lineno">13793</span>&#160;</div><div class="line"><a name="l13810"></a><span class="lineno">13810</span>&#160;<span class="preprocessor">#define CAN_RD_CTRL2_EACEN(base) ((CAN_CTRL2_REG(base) &amp; CAN_CTRL2_EACEN_MASK) &gt;&gt; CAN_CTRL2_EACEN_SHIFT)</span></div><div class="line"><a name="l13811"></a><span class="lineno">13811</span>&#160;<span class="preprocessor">#define CAN_BRD_CTRL2_EACEN(base) (BITBAND_ACCESS32(&amp;CAN_CTRL2_REG(base), CAN_CTRL2_EACEN_SHIFT))</span></div><div class="line"><a name="l13812"></a><span class="lineno">13812</span>&#160;</div><div class="line"><a name="l13814"></a><span class="lineno">13814</span>&#160;<span class="preprocessor">#define CAN_WR_CTRL2_EACEN(base, value) (CAN_RMW_CTRL2(base, CAN_CTRL2_EACEN_MASK, CAN_CTRL2_EACEN(value)))</span></div><div class="line"><a name="l13815"></a><span class="lineno">13815</span>&#160;<span class="preprocessor">#define CAN_BWR_CTRL2_EACEN(base, value) (BITBAND_ACCESS32(&amp;CAN_CTRL2_REG(base), CAN_CTRL2_EACEN_SHIFT) = (value))</span></div><div class="line"><a name="l13816"></a><span class="lineno">13816</span>&#160;</div><div class="line"><a name="l13835"></a><span class="lineno">13835</span>&#160;<span class="preprocessor">#define CAN_RD_CTRL2_RRS(base) ((CAN_CTRL2_REG(base) &amp; CAN_CTRL2_RRS_MASK) &gt;&gt; CAN_CTRL2_RRS_SHIFT)</span></div><div class="line"><a name="l13836"></a><span class="lineno">13836</span>&#160;<span class="preprocessor">#define CAN_BRD_CTRL2_RRS(base) (BITBAND_ACCESS32(&amp;CAN_CTRL2_REG(base), CAN_CTRL2_RRS_SHIFT))</span></div><div class="line"><a name="l13837"></a><span class="lineno">13837</span>&#160;</div><div class="line"><a name="l13839"></a><span class="lineno">13839</span>&#160;<span class="preprocessor">#define CAN_WR_CTRL2_RRS(base, value) (CAN_RMW_CTRL2(base, CAN_CTRL2_RRS_MASK, CAN_CTRL2_RRS(value)))</span></div><div class="line"><a name="l13840"></a><span class="lineno">13840</span>&#160;<span class="preprocessor">#define CAN_BWR_CTRL2_RRS(base, value) (BITBAND_ACCESS32(&amp;CAN_CTRL2_REG(base), CAN_CTRL2_RRS_SHIFT) = (value))</span></div><div class="line"><a name="l13841"></a><span class="lineno">13841</span>&#160;</div><div class="line"><a name="l13856"></a><span class="lineno">13856</span>&#160;<span class="preprocessor">#define CAN_RD_CTRL2_MRP(base) ((CAN_CTRL2_REG(base) &amp; CAN_CTRL2_MRP_MASK) &gt;&gt; CAN_CTRL2_MRP_SHIFT)</span></div><div class="line"><a name="l13857"></a><span class="lineno">13857</span>&#160;<span class="preprocessor">#define CAN_BRD_CTRL2_MRP(base) (BITBAND_ACCESS32(&amp;CAN_CTRL2_REG(base), CAN_CTRL2_MRP_SHIFT))</span></div><div class="line"><a name="l13858"></a><span class="lineno">13858</span>&#160;</div><div class="line"><a name="l13860"></a><span class="lineno">13860</span>&#160;<span class="preprocessor">#define CAN_WR_CTRL2_MRP(base, value) (CAN_RMW_CTRL2(base, CAN_CTRL2_MRP_MASK, CAN_CTRL2_MRP(value)))</span></div><div class="line"><a name="l13861"></a><span class="lineno">13861</span>&#160;<span class="preprocessor">#define CAN_BWR_CTRL2_MRP(base, value) (BITBAND_ACCESS32(&amp;CAN_CTRL2_REG(base), CAN_CTRL2_MRP_SHIFT) = (value))</span></div><div class="line"><a name="l13862"></a><span class="lineno">13862</span>&#160;</div><div class="line"><a name="l13899"></a><span class="lineno">13899</span>&#160;<span class="preprocessor">#define CAN_RD_CTRL2_TASD(base) ((CAN_CTRL2_REG(base) &amp; CAN_CTRL2_TASD_MASK) &gt;&gt; CAN_CTRL2_TASD_SHIFT)</span></div><div class="line"><a name="l13900"></a><span class="lineno">13900</span>&#160;<span class="preprocessor">#define CAN_BRD_CTRL2_TASD(base) (CAN_RD_CTRL2_TASD(base))</span></div><div class="line"><a name="l13901"></a><span class="lineno">13901</span>&#160;</div><div class="line"><a name="l13903"></a><span class="lineno">13903</span>&#160;<span class="preprocessor">#define CAN_WR_CTRL2_TASD(base, value) (CAN_RMW_CTRL2(base, CAN_CTRL2_TASD_MASK, CAN_CTRL2_TASD(value)))</span></div><div class="line"><a name="l13904"></a><span class="lineno">13904</span>&#160;<span class="preprocessor">#define CAN_BWR_CTRL2_TASD(base, value) (CAN_WR_CTRL2_TASD(base, value))</span></div><div class="line"><a name="l13905"></a><span class="lineno">13905</span>&#160;</div><div class="line"><a name="l13946"></a><span class="lineno">13946</span>&#160;<span class="preprocessor">#define CAN_RD_CTRL2_RFFN(base) ((CAN_CTRL2_REG(base) &amp; CAN_CTRL2_RFFN_MASK) &gt;&gt; CAN_CTRL2_RFFN_SHIFT)</span></div><div class="line"><a name="l13947"></a><span class="lineno">13947</span>&#160;<span class="preprocessor">#define CAN_BRD_CTRL2_RFFN(base) (CAN_RD_CTRL2_RFFN(base))</span></div><div class="line"><a name="l13948"></a><span class="lineno">13948</span>&#160;</div><div class="line"><a name="l13950"></a><span class="lineno">13950</span>&#160;<span class="preprocessor">#define CAN_WR_CTRL2_RFFN(base, value) (CAN_RMW_CTRL2(base, CAN_CTRL2_RFFN_MASK, CAN_CTRL2_RFFN(value)))</span></div><div class="line"><a name="l13951"></a><span class="lineno">13951</span>&#160;<span class="preprocessor">#define CAN_BWR_CTRL2_RFFN(base, value) (CAN_WR_CTRL2_RFFN(base, value))</span></div><div class="line"><a name="l13952"></a><span class="lineno">13952</span>&#160;</div><div class="line"><a name="l13966"></a><span class="lineno">13966</span>&#160;<span class="preprocessor">#define CAN_RD_CTRL2_WRMFRZ(base) ((CAN_CTRL2_REG(base) &amp; CAN_CTRL2_WRMFRZ_MASK) &gt;&gt; CAN_CTRL2_WRMFRZ_SHIFT)</span></div><div class="line"><a name="l13967"></a><span class="lineno">13967</span>&#160;<span class="preprocessor">#define CAN_BRD_CTRL2_WRMFRZ(base) (BITBAND_ACCESS32(&amp;CAN_CTRL2_REG(base), CAN_CTRL2_WRMFRZ_SHIFT))</span></div><div class="line"><a name="l13968"></a><span class="lineno">13968</span>&#160;</div><div class="line"><a name="l13970"></a><span class="lineno">13970</span>&#160;<span class="preprocessor">#define CAN_WR_CTRL2_WRMFRZ(base, value) (CAN_RMW_CTRL2(base, CAN_CTRL2_WRMFRZ_MASK, CAN_CTRL2_WRMFRZ(value)))</span></div><div class="line"><a name="l13971"></a><span class="lineno">13971</span>&#160;<span class="preprocessor">#define CAN_BWR_CTRL2_WRMFRZ(base, value) (BITBAND_ACCESS32(&amp;CAN_CTRL2_REG(base), CAN_CTRL2_WRMFRZ_SHIFT) = (value))</span></div><div class="line"><a name="l13972"></a><span class="lineno">13972</span>&#160;</div><div class="line"><a name="l13989"></a><span class="lineno">13989</span>&#160;<span class="preprocessor">#define CAN_RD_ESR2(base)        (CAN_ESR2_REG(base))</span></div><div class="line"><a name="l13990"></a><span class="lineno">13990</span>&#160;</div><div class="line"><a name="l13992"></a><span class="lineno">13992</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l13993"></a><span class="lineno">13993</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_ESR2 bitfields</span></div><div class="line"><a name="l13994"></a><span class="lineno">13994</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l13995"></a><span class="lineno">13995</span>&#160;</div><div class="line"><a name="l14015"></a><span class="lineno">14015</span>&#160;<span class="preprocessor">#define CAN_RD_ESR2_IMB(base) ((CAN_ESR2_REG(base) &amp; CAN_ESR2_IMB_MASK) &gt;&gt; CAN_ESR2_IMB_SHIFT)</span></div><div class="line"><a name="l14016"></a><span class="lineno">14016</span>&#160;<span class="preprocessor">#define CAN_BRD_ESR2_IMB(base) (BITBAND_ACCESS32(&amp;CAN_ESR2_REG(base), CAN_ESR2_IMB_SHIFT))</span></div><div class="line"><a name="l14017"></a><span class="lineno">14017</span>&#160;</div><div class="line"><a name="l14040"></a><span class="lineno">14040</span>&#160;<span class="preprocessor">#define CAN_RD_ESR2_VPS(base) ((CAN_ESR2_REG(base) &amp; CAN_ESR2_VPS_MASK) &gt;&gt; CAN_ESR2_VPS_SHIFT)</span></div><div class="line"><a name="l14041"></a><span class="lineno">14041</span>&#160;<span class="preprocessor">#define CAN_BRD_ESR2_VPS(base) (BITBAND_ACCESS32(&amp;CAN_ESR2_REG(base), CAN_ESR2_VPS_SHIFT))</span></div><div class="line"><a name="l14042"></a><span class="lineno">14042</span>&#160;</div><div class="line"><a name="l14059"></a><span class="lineno">14059</span>&#160;<span class="preprocessor">#define CAN_RD_ESR2_LPTM(base) ((CAN_ESR2_REG(base) &amp; CAN_ESR2_LPTM_MASK) &gt;&gt; CAN_ESR2_LPTM_SHIFT)</span></div><div class="line"><a name="l14060"></a><span class="lineno">14060</span>&#160;<span class="preprocessor">#define CAN_BRD_ESR2_LPTM(base) (CAN_RD_ESR2_LPTM(base))</span></div><div class="line"><a name="l14061"></a><span class="lineno">14061</span>&#160;</div><div class="line"><a name="l14078"></a><span class="lineno">14078</span>&#160;<span class="preprocessor">#define CAN_RD_CRCR(base)        (CAN_CRCR_REG(base))</span></div><div class="line"><a name="l14079"></a><span class="lineno">14079</span>&#160;</div><div class="line"><a name="l14081"></a><span class="lineno">14081</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l14082"></a><span class="lineno">14082</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_CRCR bitfields</span></div><div class="line"><a name="l14083"></a><span class="lineno">14083</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l14084"></a><span class="lineno">14084</span>&#160;</div><div class="line"><a name="l14093"></a><span class="lineno">14093</span>&#160;<span class="preprocessor">#define CAN_RD_CRCR_TXCRC(base) ((CAN_CRCR_REG(base) &amp; CAN_CRCR_TXCRC_MASK) &gt;&gt; CAN_CRCR_TXCRC_SHIFT)</span></div><div class="line"><a name="l14094"></a><span class="lineno">14094</span>&#160;<span class="preprocessor">#define CAN_BRD_CRCR_TXCRC(base) (CAN_RD_CRCR_TXCRC(base))</span></div><div class="line"><a name="l14095"></a><span class="lineno">14095</span>&#160;</div><div class="line"><a name="l14105"></a><span class="lineno">14105</span>&#160;<span class="preprocessor">#define CAN_RD_CRCR_MBCRC(base) ((CAN_CRCR_REG(base) &amp; CAN_CRCR_MBCRC_MASK) &gt;&gt; CAN_CRCR_MBCRC_SHIFT)</span></div><div class="line"><a name="l14106"></a><span class="lineno">14106</span>&#160;<span class="preprocessor">#define CAN_BRD_CRCR_MBCRC(base) (CAN_RD_CRCR_MBCRC(base))</span></div><div class="line"><a name="l14107"></a><span class="lineno">14107</span>&#160;</div><div class="line"><a name="l14127"></a><span class="lineno">14127</span>&#160;<span class="preprocessor">#define CAN_RD_RXFGMASK(base)    (CAN_RXFGMASK_REG(base))</span></div><div class="line"><a name="l14128"></a><span class="lineno">14128</span>&#160;<span class="preprocessor">#define CAN_WR_RXFGMASK(base, value) (CAN_RXFGMASK_REG(base) = (value))</span></div><div class="line"><a name="l14129"></a><span class="lineno">14129</span>&#160;<span class="preprocessor">#define CAN_RMW_RXFGMASK(base, mask, value) (CAN_WR_RXFGMASK(base, (CAN_RD_RXFGMASK(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l14130"></a><span class="lineno">14130</span>&#160;<span class="preprocessor">#define CAN_SET_RXFGMASK(base, value) (CAN_WR_RXFGMASK(base, CAN_RD_RXFGMASK(base) |  (value)))</span></div><div class="line"><a name="l14131"></a><span class="lineno">14131</span>&#160;<span class="preprocessor">#define CAN_CLR_RXFGMASK(base, value) (CAN_WR_RXFGMASK(base, CAN_RD_RXFGMASK(base) &amp; ~(value)))</span></div><div class="line"><a name="l14132"></a><span class="lineno">14132</span>&#160;<span class="preprocessor">#define CAN_TOG_RXFGMASK(base, value) (CAN_WR_RXFGMASK(base, CAN_RD_RXFGMASK(base) ^  (value)))</span></div><div class="line"><a name="l14133"></a><span class="lineno">14133</span>&#160;</div><div class="line"><a name="l14155"></a><span class="lineno">14155</span>&#160;<span class="preprocessor">#define CAN_RD_RXFIR(base)       (CAN_RXFIR_REG(base))</span></div><div class="line"><a name="l14156"></a><span class="lineno">14156</span>&#160;</div><div class="line"><a name="l14158"></a><span class="lineno">14158</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l14159"></a><span class="lineno">14159</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_RXFIR bitfields</span></div><div class="line"><a name="l14160"></a><span class="lineno">14160</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l14161"></a><span class="lineno">14161</span>&#160;</div><div class="line"><a name="l14173"></a><span class="lineno">14173</span>&#160;<span class="preprocessor">#define CAN_RD_RXFIR_IDHIT(base) ((CAN_RXFIR_REG(base) &amp; CAN_RXFIR_IDHIT_MASK) &gt;&gt; CAN_RXFIR_IDHIT_SHIFT)</span></div><div class="line"><a name="l14174"></a><span class="lineno">14174</span>&#160;<span class="preprocessor">#define CAN_BRD_RXFIR_IDHIT(base) (CAN_RD_RXFIR_IDHIT(base))</span></div><div class="line"><a name="l14175"></a><span class="lineno">14175</span>&#160;</div><div class="line"><a name="l14190"></a><span class="lineno">14190</span>&#160;<span class="preprocessor">#define CAN_RD_CS(base, index)   (CAN_CS_REG(base, index))</span></div><div class="line"><a name="l14191"></a><span class="lineno">14191</span>&#160;<span class="preprocessor">#define CAN_WR_CS(base, index, value) (CAN_CS_REG(base, index) = (value))</span></div><div class="line"><a name="l14192"></a><span class="lineno">14192</span>&#160;<span class="preprocessor">#define CAN_RMW_CS(base, index, mask, value) (CAN_WR_CS(base, index, (CAN_RD_CS(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l14193"></a><span class="lineno">14193</span>&#160;<span class="preprocessor">#define CAN_SET_CS(base, index, value) (CAN_WR_CS(base, index, CAN_RD_CS(base, index) |  (value)))</span></div><div class="line"><a name="l14194"></a><span class="lineno">14194</span>&#160;<span class="preprocessor">#define CAN_CLR_CS(base, index, value) (CAN_WR_CS(base, index, CAN_RD_CS(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l14195"></a><span class="lineno">14195</span>&#160;<span class="preprocessor">#define CAN_TOG_CS(base, index, value) (CAN_WR_CS(base, index, CAN_RD_CS(base, index) ^  (value)))</span></div><div class="line"><a name="l14196"></a><span class="lineno">14196</span>&#160;</div><div class="line"><a name="l14198"></a><span class="lineno">14198</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l14199"></a><span class="lineno">14199</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_CS bitfields</span></div><div class="line"><a name="l14200"></a><span class="lineno">14200</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l14201"></a><span class="lineno">14201</span>&#160;</div><div class="line"><a name="l14207"></a><span class="lineno">14207</span>&#160;<span class="preprocessor">#define CAN_RD_CS_TIME_STAMP(base, index) ((CAN_CS_REG(base, index) &amp; CAN_CS_TIME_STAMP_MASK) &gt;&gt; CAN_CS_TIME_STAMP_SHIFT)</span></div><div class="line"><a name="l14208"></a><span class="lineno">14208</span>&#160;<span class="preprocessor">#define CAN_BRD_CS_TIME_STAMP(base, index) (CAN_RD_CS_TIME_STAMP(base, index))</span></div><div class="line"><a name="l14209"></a><span class="lineno">14209</span>&#160;</div><div class="line"><a name="l14211"></a><span class="lineno">14211</span>&#160;<span class="preprocessor">#define CAN_WR_CS_TIME_STAMP(base, index, value) (CAN_RMW_CS(base, index, CAN_CS_TIME_STAMP_MASK, CAN_CS_TIME_STAMP(value)))</span></div><div class="line"><a name="l14212"></a><span class="lineno">14212</span>&#160;<span class="preprocessor">#define CAN_BWR_CS_TIME_STAMP(base, index, value) (CAN_WR_CS_TIME_STAMP(base, index, value))</span></div><div class="line"><a name="l14213"></a><span class="lineno">14213</span>&#160;</div><div class="line"><a name="l14220"></a><span class="lineno">14220</span>&#160;<span class="preprocessor">#define CAN_RD_CS_DLC(base, index) ((CAN_CS_REG(base, index) &amp; CAN_CS_DLC_MASK) &gt;&gt; CAN_CS_DLC_SHIFT)</span></div><div class="line"><a name="l14221"></a><span class="lineno">14221</span>&#160;<span class="preprocessor">#define CAN_BRD_CS_DLC(base, index) (CAN_RD_CS_DLC(base, index))</span></div><div class="line"><a name="l14222"></a><span class="lineno">14222</span>&#160;</div><div class="line"><a name="l14224"></a><span class="lineno">14224</span>&#160;<span class="preprocessor">#define CAN_WR_CS_DLC(base, index, value) (CAN_RMW_CS(base, index, CAN_CS_DLC_MASK, CAN_CS_DLC(value)))</span></div><div class="line"><a name="l14225"></a><span class="lineno">14225</span>&#160;<span class="preprocessor">#define CAN_BWR_CS_DLC(base, index, value) (CAN_WR_CS_DLC(base, index, value))</span></div><div class="line"><a name="l14226"></a><span class="lineno">14226</span>&#160;</div><div class="line"><a name="l14233"></a><span class="lineno">14233</span>&#160;<span class="preprocessor">#define CAN_RD_CS_RTR(base, index) ((CAN_CS_REG(base, index) &amp; CAN_CS_RTR_MASK) &gt;&gt; CAN_CS_RTR_SHIFT)</span></div><div class="line"><a name="l14234"></a><span class="lineno">14234</span>&#160;<span class="preprocessor">#define CAN_BRD_CS_RTR(base, index) (BITBAND_ACCESS32(&amp;CAN_CS_REG(base, index), CAN_CS_RTR_SHIFT))</span></div><div class="line"><a name="l14235"></a><span class="lineno">14235</span>&#160;</div><div class="line"><a name="l14237"></a><span class="lineno">14237</span>&#160;<span class="preprocessor">#define CAN_WR_CS_RTR(base, index, value) (CAN_RMW_CS(base, index, CAN_CS_RTR_MASK, CAN_CS_RTR(value)))</span></div><div class="line"><a name="l14238"></a><span class="lineno">14238</span>&#160;<span class="preprocessor">#define CAN_BWR_CS_RTR(base, index, value) (BITBAND_ACCESS32(&amp;CAN_CS_REG(base, index), CAN_CS_RTR_SHIFT) = (value))</span></div><div class="line"><a name="l14239"></a><span class="lineno">14239</span>&#160;</div><div class="line"><a name="l14246"></a><span class="lineno">14246</span>&#160;<span class="preprocessor">#define CAN_RD_CS_IDE(base, index) ((CAN_CS_REG(base, index) &amp; CAN_CS_IDE_MASK) &gt;&gt; CAN_CS_IDE_SHIFT)</span></div><div class="line"><a name="l14247"></a><span class="lineno">14247</span>&#160;<span class="preprocessor">#define CAN_BRD_CS_IDE(base, index) (BITBAND_ACCESS32(&amp;CAN_CS_REG(base, index), CAN_CS_IDE_SHIFT))</span></div><div class="line"><a name="l14248"></a><span class="lineno">14248</span>&#160;</div><div class="line"><a name="l14250"></a><span class="lineno">14250</span>&#160;<span class="preprocessor">#define CAN_WR_CS_IDE(base, index, value) (CAN_RMW_CS(base, index, CAN_CS_IDE_MASK, CAN_CS_IDE(value)))</span></div><div class="line"><a name="l14251"></a><span class="lineno">14251</span>&#160;<span class="preprocessor">#define CAN_BWR_CS_IDE(base, index, value) (BITBAND_ACCESS32(&amp;CAN_CS_REG(base, index), CAN_CS_IDE_SHIFT) = (value))</span></div><div class="line"><a name="l14252"></a><span class="lineno">14252</span>&#160;</div><div class="line"><a name="l14259"></a><span class="lineno">14259</span>&#160;<span class="preprocessor">#define CAN_RD_CS_SRR(base, index) ((CAN_CS_REG(base, index) &amp; CAN_CS_SRR_MASK) &gt;&gt; CAN_CS_SRR_SHIFT)</span></div><div class="line"><a name="l14260"></a><span class="lineno">14260</span>&#160;<span class="preprocessor">#define CAN_BRD_CS_SRR(base, index) (BITBAND_ACCESS32(&amp;CAN_CS_REG(base, index), CAN_CS_SRR_SHIFT))</span></div><div class="line"><a name="l14261"></a><span class="lineno">14261</span>&#160;</div><div class="line"><a name="l14263"></a><span class="lineno">14263</span>&#160;<span class="preprocessor">#define CAN_WR_CS_SRR(base, index, value) (CAN_RMW_CS(base, index, CAN_CS_SRR_MASK, CAN_CS_SRR(value)))</span></div><div class="line"><a name="l14264"></a><span class="lineno">14264</span>&#160;<span class="preprocessor">#define CAN_BWR_CS_SRR(base, index, value) (BITBAND_ACCESS32(&amp;CAN_CS_REG(base, index), CAN_CS_SRR_SHIFT) = (value))</span></div><div class="line"><a name="l14265"></a><span class="lineno">14265</span>&#160;</div><div class="line"><a name="l14272"></a><span class="lineno">14272</span>&#160;<span class="preprocessor">#define CAN_RD_CS_CODE(base, index) ((CAN_CS_REG(base, index) &amp; CAN_CS_CODE_MASK) &gt;&gt; CAN_CS_CODE_SHIFT)</span></div><div class="line"><a name="l14273"></a><span class="lineno">14273</span>&#160;<span class="preprocessor">#define CAN_BRD_CS_CODE(base, index) (CAN_RD_CS_CODE(base, index))</span></div><div class="line"><a name="l14274"></a><span class="lineno">14274</span>&#160;</div><div class="line"><a name="l14276"></a><span class="lineno">14276</span>&#160;<span class="preprocessor">#define CAN_WR_CS_CODE(base, index, value) (CAN_RMW_CS(base, index, CAN_CS_CODE_MASK, CAN_CS_CODE(value)))</span></div><div class="line"><a name="l14277"></a><span class="lineno">14277</span>&#160;<span class="preprocessor">#define CAN_BWR_CS_CODE(base, index, value) (CAN_WR_CS_CODE(base, index, value))</span></div><div class="line"><a name="l14278"></a><span class="lineno">14278</span>&#160;</div><div class="line"><a name="l14293"></a><span class="lineno">14293</span>&#160;<span class="preprocessor">#define CAN_RD_ID(base, index)   (CAN_ID_REG(base, index))</span></div><div class="line"><a name="l14294"></a><span class="lineno">14294</span>&#160;<span class="preprocessor">#define CAN_WR_ID(base, index, value) (CAN_ID_REG(base, index) = (value))</span></div><div class="line"><a name="l14295"></a><span class="lineno">14295</span>&#160;<span class="preprocessor">#define CAN_RMW_ID(base, index, mask, value) (CAN_WR_ID(base, index, (CAN_RD_ID(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l14296"></a><span class="lineno">14296</span>&#160;<span class="preprocessor">#define CAN_SET_ID(base, index, value) (CAN_WR_ID(base, index, CAN_RD_ID(base, index) |  (value)))</span></div><div class="line"><a name="l14297"></a><span class="lineno">14297</span>&#160;<span class="preprocessor">#define CAN_CLR_ID(base, index, value) (CAN_WR_ID(base, index, CAN_RD_ID(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l14298"></a><span class="lineno">14298</span>&#160;<span class="preprocessor">#define CAN_TOG_ID(base, index, value) (CAN_WR_ID(base, index, CAN_RD_ID(base, index) ^  (value)))</span></div><div class="line"><a name="l14299"></a><span class="lineno">14299</span>&#160;</div><div class="line"><a name="l14301"></a><span class="lineno">14301</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l14302"></a><span class="lineno">14302</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_ID bitfields</span></div><div class="line"><a name="l14303"></a><span class="lineno">14303</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l14304"></a><span class="lineno">14304</span>&#160;</div><div class="line"><a name="l14310"></a><span class="lineno">14310</span>&#160;<span class="preprocessor">#define CAN_RD_ID_EXT(base, index) ((CAN_ID_REG(base, index) &amp; CAN_ID_EXT_MASK) &gt;&gt; CAN_ID_EXT_SHIFT)</span></div><div class="line"><a name="l14311"></a><span class="lineno">14311</span>&#160;<span class="preprocessor">#define CAN_BRD_ID_EXT(base, index) (CAN_RD_ID_EXT(base, index))</span></div><div class="line"><a name="l14312"></a><span class="lineno">14312</span>&#160;</div><div class="line"><a name="l14314"></a><span class="lineno">14314</span>&#160;<span class="preprocessor">#define CAN_WR_ID_EXT(base, index, value) (CAN_RMW_ID(base, index, CAN_ID_EXT_MASK, CAN_ID_EXT(value)))</span></div><div class="line"><a name="l14315"></a><span class="lineno">14315</span>&#160;<span class="preprocessor">#define CAN_BWR_ID_EXT(base, index, value) (CAN_WR_ID_EXT(base, index, value))</span></div><div class="line"><a name="l14316"></a><span class="lineno">14316</span>&#160;</div><div class="line"><a name="l14323"></a><span class="lineno">14323</span>&#160;<span class="preprocessor">#define CAN_RD_ID_STD(base, index) ((CAN_ID_REG(base, index) &amp; CAN_ID_STD_MASK) &gt;&gt; CAN_ID_STD_SHIFT)</span></div><div class="line"><a name="l14324"></a><span class="lineno">14324</span>&#160;<span class="preprocessor">#define CAN_BRD_ID_STD(base, index) (CAN_RD_ID_STD(base, index))</span></div><div class="line"><a name="l14325"></a><span class="lineno">14325</span>&#160;</div><div class="line"><a name="l14327"></a><span class="lineno">14327</span>&#160;<span class="preprocessor">#define CAN_WR_ID_STD(base, index, value) (CAN_RMW_ID(base, index, CAN_ID_STD_MASK, CAN_ID_STD(value)))</span></div><div class="line"><a name="l14328"></a><span class="lineno">14328</span>&#160;<span class="preprocessor">#define CAN_BWR_ID_STD(base, index, value) (CAN_WR_ID_STD(base, index, value))</span></div><div class="line"><a name="l14329"></a><span class="lineno">14329</span>&#160;</div><div class="line"><a name="l14336"></a><span class="lineno">14336</span>&#160;<span class="preprocessor">#define CAN_RD_ID_PRIO(base, index) ((CAN_ID_REG(base, index) &amp; CAN_ID_PRIO_MASK) &gt;&gt; CAN_ID_PRIO_SHIFT)</span></div><div class="line"><a name="l14337"></a><span class="lineno">14337</span>&#160;<span class="preprocessor">#define CAN_BRD_ID_PRIO(base, index) (CAN_RD_ID_PRIO(base, index))</span></div><div class="line"><a name="l14338"></a><span class="lineno">14338</span>&#160;</div><div class="line"><a name="l14340"></a><span class="lineno">14340</span>&#160;<span class="preprocessor">#define CAN_WR_ID_PRIO(base, index, value) (CAN_RMW_ID(base, index, CAN_ID_PRIO_MASK, CAN_ID_PRIO(value)))</span></div><div class="line"><a name="l14341"></a><span class="lineno">14341</span>&#160;<span class="preprocessor">#define CAN_BWR_ID_PRIO(base, index, value) (CAN_WR_ID_PRIO(base, index, value))</span></div><div class="line"><a name="l14342"></a><span class="lineno">14342</span>&#160;</div><div class="line"><a name="l14357"></a><span class="lineno">14357</span>&#160;<span class="preprocessor">#define CAN_RD_WORD0(base, index) (CAN_WORD0_REG(base, index))</span></div><div class="line"><a name="l14358"></a><span class="lineno">14358</span>&#160;<span class="preprocessor">#define CAN_WR_WORD0(base, index, value) (CAN_WORD0_REG(base, index) = (value))</span></div><div class="line"><a name="l14359"></a><span class="lineno">14359</span>&#160;<span class="preprocessor">#define CAN_RMW_WORD0(base, index, mask, value) (CAN_WR_WORD0(base, index, (CAN_RD_WORD0(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l14360"></a><span class="lineno">14360</span>&#160;<span class="preprocessor">#define CAN_SET_WORD0(base, index, value) (CAN_WR_WORD0(base, index, CAN_RD_WORD0(base, index) |  (value)))</span></div><div class="line"><a name="l14361"></a><span class="lineno">14361</span>&#160;<span class="preprocessor">#define CAN_CLR_WORD0(base, index, value) (CAN_WR_WORD0(base, index, CAN_RD_WORD0(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l14362"></a><span class="lineno">14362</span>&#160;<span class="preprocessor">#define CAN_TOG_WORD0(base, index, value) (CAN_WR_WORD0(base, index, CAN_RD_WORD0(base, index) ^  (value)))</span></div><div class="line"><a name="l14363"></a><span class="lineno">14363</span>&#160;</div><div class="line"><a name="l14365"></a><span class="lineno">14365</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l14366"></a><span class="lineno">14366</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_WORD0 bitfields</span></div><div class="line"><a name="l14367"></a><span class="lineno">14367</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l14368"></a><span class="lineno">14368</span>&#160;</div><div class="line"><a name="l14374"></a><span class="lineno">14374</span>&#160;<span class="preprocessor">#define CAN_RD_WORD0_DATA_BYTE_3(base, index) ((CAN_WORD0_REG(base, index) &amp; CAN_WORD0_DATA_BYTE_3_MASK) &gt;&gt; CAN_WORD0_DATA_BYTE_3_SHIFT)</span></div><div class="line"><a name="l14375"></a><span class="lineno">14375</span>&#160;<span class="preprocessor">#define CAN_BRD_WORD0_DATA_BYTE_3(base, index) (CAN_RD_WORD0_DATA_BYTE_3(base, index))</span></div><div class="line"><a name="l14376"></a><span class="lineno">14376</span>&#160;</div><div class="line"><a name="l14378"></a><span class="lineno">14378</span>&#160;<span class="preprocessor">#define CAN_WR_WORD0_DATA_BYTE_3(base, index, value) (CAN_RMW_WORD0(base, index, CAN_WORD0_DATA_BYTE_3_MASK, CAN_WORD0_DATA_BYTE_3(value)))</span></div><div class="line"><a name="l14379"></a><span class="lineno">14379</span>&#160;<span class="preprocessor">#define CAN_BWR_WORD0_DATA_BYTE_3(base, index, value) (CAN_WR_WORD0_DATA_BYTE_3(base, index, value))</span></div><div class="line"><a name="l14380"></a><span class="lineno">14380</span>&#160;</div><div class="line"><a name="l14387"></a><span class="lineno">14387</span>&#160;<span class="preprocessor">#define CAN_RD_WORD0_DATA_BYTE_2(base, index) ((CAN_WORD0_REG(base, index) &amp; CAN_WORD0_DATA_BYTE_2_MASK) &gt;&gt; CAN_WORD0_DATA_BYTE_2_SHIFT)</span></div><div class="line"><a name="l14388"></a><span class="lineno">14388</span>&#160;<span class="preprocessor">#define CAN_BRD_WORD0_DATA_BYTE_2(base, index) (CAN_RD_WORD0_DATA_BYTE_2(base, index))</span></div><div class="line"><a name="l14389"></a><span class="lineno">14389</span>&#160;</div><div class="line"><a name="l14391"></a><span class="lineno">14391</span>&#160;<span class="preprocessor">#define CAN_WR_WORD0_DATA_BYTE_2(base, index, value) (CAN_RMW_WORD0(base, index, CAN_WORD0_DATA_BYTE_2_MASK, CAN_WORD0_DATA_BYTE_2(value)))</span></div><div class="line"><a name="l14392"></a><span class="lineno">14392</span>&#160;<span class="preprocessor">#define CAN_BWR_WORD0_DATA_BYTE_2(base, index, value) (CAN_WR_WORD0_DATA_BYTE_2(base, index, value))</span></div><div class="line"><a name="l14393"></a><span class="lineno">14393</span>&#160;</div><div class="line"><a name="l14400"></a><span class="lineno">14400</span>&#160;<span class="preprocessor">#define CAN_RD_WORD0_DATA_BYTE_1(base, index) ((CAN_WORD0_REG(base, index) &amp; CAN_WORD0_DATA_BYTE_1_MASK) &gt;&gt; CAN_WORD0_DATA_BYTE_1_SHIFT)</span></div><div class="line"><a name="l14401"></a><span class="lineno">14401</span>&#160;<span class="preprocessor">#define CAN_BRD_WORD0_DATA_BYTE_1(base, index) (CAN_RD_WORD0_DATA_BYTE_1(base, index))</span></div><div class="line"><a name="l14402"></a><span class="lineno">14402</span>&#160;</div><div class="line"><a name="l14404"></a><span class="lineno">14404</span>&#160;<span class="preprocessor">#define CAN_WR_WORD0_DATA_BYTE_1(base, index, value) (CAN_RMW_WORD0(base, index, CAN_WORD0_DATA_BYTE_1_MASK, CAN_WORD0_DATA_BYTE_1(value)))</span></div><div class="line"><a name="l14405"></a><span class="lineno">14405</span>&#160;<span class="preprocessor">#define CAN_BWR_WORD0_DATA_BYTE_1(base, index, value) (CAN_WR_WORD0_DATA_BYTE_1(base, index, value))</span></div><div class="line"><a name="l14406"></a><span class="lineno">14406</span>&#160;</div><div class="line"><a name="l14413"></a><span class="lineno">14413</span>&#160;<span class="preprocessor">#define CAN_RD_WORD0_DATA_BYTE_0(base, index) ((CAN_WORD0_REG(base, index) &amp; CAN_WORD0_DATA_BYTE_0_MASK) &gt;&gt; CAN_WORD0_DATA_BYTE_0_SHIFT)</span></div><div class="line"><a name="l14414"></a><span class="lineno">14414</span>&#160;<span class="preprocessor">#define CAN_BRD_WORD0_DATA_BYTE_0(base, index) (CAN_RD_WORD0_DATA_BYTE_0(base, index))</span></div><div class="line"><a name="l14415"></a><span class="lineno">14415</span>&#160;</div><div class="line"><a name="l14417"></a><span class="lineno">14417</span>&#160;<span class="preprocessor">#define CAN_WR_WORD0_DATA_BYTE_0(base, index, value) (CAN_RMW_WORD0(base, index, CAN_WORD0_DATA_BYTE_0_MASK, CAN_WORD0_DATA_BYTE_0(value)))</span></div><div class="line"><a name="l14418"></a><span class="lineno">14418</span>&#160;<span class="preprocessor">#define CAN_BWR_WORD0_DATA_BYTE_0(base, index, value) (CAN_WR_WORD0_DATA_BYTE_0(base, index, value))</span></div><div class="line"><a name="l14419"></a><span class="lineno">14419</span>&#160;</div><div class="line"><a name="l14434"></a><span class="lineno">14434</span>&#160;<span class="preprocessor">#define CAN_RD_WORD1(base, index) (CAN_WORD1_REG(base, index))</span></div><div class="line"><a name="l14435"></a><span class="lineno">14435</span>&#160;<span class="preprocessor">#define CAN_WR_WORD1(base, index, value) (CAN_WORD1_REG(base, index) = (value))</span></div><div class="line"><a name="l14436"></a><span class="lineno">14436</span>&#160;<span class="preprocessor">#define CAN_RMW_WORD1(base, index, mask, value) (CAN_WR_WORD1(base, index, (CAN_RD_WORD1(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l14437"></a><span class="lineno">14437</span>&#160;<span class="preprocessor">#define CAN_SET_WORD1(base, index, value) (CAN_WR_WORD1(base, index, CAN_RD_WORD1(base, index) |  (value)))</span></div><div class="line"><a name="l14438"></a><span class="lineno">14438</span>&#160;<span class="preprocessor">#define CAN_CLR_WORD1(base, index, value) (CAN_WR_WORD1(base, index, CAN_RD_WORD1(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l14439"></a><span class="lineno">14439</span>&#160;<span class="preprocessor">#define CAN_TOG_WORD1(base, index, value) (CAN_WR_WORD1(base, index, CAN_RD_WORD1(base, index) ^  (value)))</span></div><div class="line"><a name="l14440"></a><span class="lineno">14440</span>&#160;</div><div class="line"><a name="l14442"></a><span class="lineno">14442</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l14443"></a><span class="lineno">14443</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAN_WORD1 bitfields</span></div><div class="line"><a name="l14444"></a><span class="lineno">14444</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l14445"></a><span class="lineno">14445</span>&#160;</div><div class="line"><a name="l14451"></a><span class="lineno">14451</span>&#160;<span class="preprocessor">#define CAN_RD_WORD1_DATA_BYTE_7(base, index) ((CAN_WORD1_REG(base, index) &amp; CAN_WORD1_DATA_BYTE_7_MASK) &gt;&gt; CAN_WORD1_DATA_BYTE_7_SHIFT)</span></div><div class="line"><a name="l14452"></a><span class="lineno">14452</span>&#160;<span class="preprocessor">#define CAN_BRD_WORD1_DATA_BYTE_7(base, index) (CAN_RD_WORD1_DATA_BYTE_7(base, index))</span></div><div class="line"><a name="l14453"></a><span class="lineno">14453</span>&#160;</div><div class="line"><a name="l14455"></a><span class="lineno">14455</span>&#160;<span class="preprocessor">#define CAN_WR_WORD1_DATA_BYTE_7(base, index, value) (CAN_RMW_WORD1(base, index, CAN_WORD1_DATA_BYTE_7_MASK, CAN_WORD1_DATA_BYTE_7(value)))</span></div><div class="line"><a name="l14456"></a><span class="lineno">14456</span>&#160;<span class="preprocessor">#define CAN_BWR_WORD1_DATA_BYTE_7(base, index, value) (CAN_WR_WORD1_DATA_BYTE_7(base, index, value))</span></div><div class="line"><a name="l14457"></a><span class="lineno">14457</span>&#160;</div><div class="line"><a name="l14464"></a><span class="lineno">14464</span>&#160;<span class="preprocessor">#define CAN_RD_WORD1_DATA_BYTE_6(base, index) ((CAN_WORD1_REG(base, index) &amp; CAN_WORD1_DATA_BYTE_6_MASK) &gt;&gt; CAN_WORD1_DATA_BYTE_6_SHIFT)</span></div><div class="line"><a name="l14465"></a><span class="lineno">14465</span>&#160;<span class="preprocessor">#define CAN_BRD_WORD1_DATA_BYTE_6(base, index) (CAN_RD_WORD1_DATA_BYTE_6(base, index))</span></div><div class="line"><a name="l14466"></a><span class="lineno">14466</span>&#160;</div><div class="line"><a name="l14468"></a><span class="lineno">14468</span>&#160;<span class="preprocessor">#define CAN_WR_WORD1_DATA_BYTE_6(base, index, value) (CAN_RMW_WORD1(base, index, CAN_WORD1_DATA_BYTE_6_MASK, CAN_WORD1_DATA_BYTE_6(value)))</span></div><div class="line"><a name="l14469"></a><span class="lineno">14469</span>&#160;<span class="preprocessor">#define CAN_BWR_WORD1_DATA_BYTE_6(base, index, value) (CAN_WR_WORD1_DATA_BYTE_6(base, index, value))</span></div><div class="line"><a name="l14470"></a><span class="lineno">14470</span>&#160;</div><div class="line"><a name="l14477"></a><span class="lineno">14477</span>&#160;<span class="preprocessor">#define CAN_RD_WORD1_DATA_BYTE_5(base, index) ((CAN_WORD1_REG(base, index) &amp; CAN_WORD1_DATA_BYTE_5_MASK) &gt;&gt; CAN_WORD1_DATA_BYTE_5_SHIFT)</span></div><div class="line"><a name="l14478"></a><span class="lineno">14478</span>&#160;<span class="preprocessor">#define CAN_BRD_WORD1_DATA_BYTE_5(base, index) (CAN_RD_WORD1_DATA_BYTE_5(base, index))</span></div><div class="line"><a name="l14479"></a><span class="lineno">14479</span>&#160;</div><div class="line"><a name="l14481"></a><span class="lineno">14481</span>&#160;<span class="preprocessor">#define CAN_WR_WORD1_DATA_BYTE_5(base, index, value) (CAN_RMW_WORD1(base, index, CAN_WORD1_DATA_BYTE_5_MASK, CAN_WORD1_DATA_BYTE_5(value)))</span></div><div class="line"><a name="l14482"></a><span class="lineno">14482</span>&#160;<span class="preprocessor">#define CAN_BWR_WORD1_DATA_BYTE_5(base, index, value) (CAN_WR_WORD1_DATA_BYTE_5(base, index, value))</span></div><div class="line"><a name="l14483"></a><span class="lineno">14483</span>&#160;</div><div class="line"><a name="l14490"></a><span class="lineno">14490</span>&#160;<span class="preprocessor">#define CAN_RD_WORD1_DATA_BYTE_4(base, index) ((CAN_WORD1_REG(base, index) &amp; CAN_WORD1_DATA_BYTE_4_MASK) &gt;&gt; CAN_WORD1_DATA_BYTE_4_SHIFT)</span></div><div class="line"><a name="l14491"></a><span class="lineno">14491</span>&#160;<span class="preprocessor">#define CAN_BRD_WORD1_DATA_BYTE_4(base, index) (CAN_RD_WORD1_DATA_BYTE_4(base, index))</span></div><div class="line"><a name="l14492"></a><span class="lineno">14492</span>&#160;</div><div class="line"><a name="l14494"></a><span class="lineno">14494</span>&#160;<span class="preprocessor">#define CAN_WR_WORD1_DATA_BYTE_4(base, index, value) (CAN_RMW_WORD1(base, index, CAN_WORD1_DATA_BYTE_4_MASK, CAN_WORD1_DATA_BYTE_4(value)))</span></div><div class="line"><a name="l14495"></a><span class="lineno">14495</span>&#160;<span class="preprocessor">#define CAN_BWR_WORD1_DATA_BYTE_4(base, index, value) (CAN_WR_WORD1_DATA_BYTE_4(base, index, value))</span></div><div class="line"><a name="l14496"></a><span class="lineno">14496</span>&#160;</div><div class="line"><a name="l14522"></a><span class="lineno">14522</span>&#160;<span class="preprocessor">#define CAN_RD_RXIMR(base, index) (CAN_RXIMR_REG(base, index))</span></div><div class="line"><a name="l14523"></a><span class="lineno">14523</span>&#160;<span class="preprocessor">#define CAN_WR_RXIMR(base, index, value) (CAN_RXIMR_REG(base, index) = (value))</span></div><div class="line"><a name="l14524"></a><span class="lineno">14524</span>&#160;<span class="preprocessor">#define CAN_RMW_RXIMR(base, index, mask, value) (CAN_WR_RXIMR(base, index, (CAN_RD_RXIMR(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l14525"></a><span class="lineno">14525</span>&#160;<span class="preprocessor">#define CAN_SET_RXIMR(base, index, value) (CAN_WR_RXIMR(base, index, CAN_RD_RXIMR(base, index) |  (value)))</span></div><div class="line"><a name="l14526"></a><span class="lineno">14526</span>&#160;<span class="preprocessor">#define CAN_CLR_RXIMR(base, index, value) (CAN_WR_RXIMR(base, index, CAN_RD_RXIMR(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l14527"></a><span class="lineno">14527</span>&#160;<span class="preprocessor">#define CAN_TOG_RXIMR(base, index, value) (CAN_WR_RXIMR(base, index, CAN_RD_RXIMR(base, index) ^  (value)))</span></div><div class="line"><a name="l14528"></a><span class="lineno">14528</span>&#160;</div><div class="line"><a name="l14530"></a><span class="lineno">14530</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l14531"></a><span class="lineno">14531</span>&#160;<span class="comment"> * MK64F12 CAU</span></div><div class="line"><a name="l14532"></a><span class="lineno">14532</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l14533"></a><span class="lineno">14533</span>&#160;<span class="comment"> * Memory Mapped Cryptographic Acceleration Unit (MMCAU)</span></div><div class="line"><a name="l14534"></a><span class="lineno">14534</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l14535"></a><span class="lineno">14535</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l14536"></a><span class="lineno">14536</span>&#160;<span class="comment"> * - CAU_DIRECT - Direct access register 0</span></div><div class="line"><a name="l14537"></a><span class="lineno">14537</span>&#160;<span class="comment"> * - CAU_LDR_CASR - Status register - Load Register command</span></div><div class="line"><a name="l14538"></a><span class="lineno">14538</span>&#160;<span class="comment"> * - CAU_LDR_CAA - Accumulator register - Load Register command</span></div><div class="line"><a name="l14539"></a><span class="lineno">14539</span>&#160;<span class="comment"> * - CAU_LDR_CA - General Purpose Register 0 - Load Register command</span></div><div class="line"><a name="l14540"></a><span class="lineno">14540</span>&#160;<span class="comment"> * - CAU_STR_CASR - Status register - Store Register command</span></div><div class="line"><a name="l14541"></a><span class="lineno">14541</span>&#160;<span class="comment"> * - CAU_STR_CAA - Accumulator register - Store Register command</span></div><div class="line"><a name="l14542"></a><span class="lineno">14542</span>&#160;<span class="comment"> * - CAU_STR_CA - General Purpose Register 0 - Store Register command</span></div><div class="line"><a name="l14543"></a><span class="lineno">14543</span>&#160;<span class="comment"> * - CAU_ADR_CASR - Status register - Add Register command</span></div><div class="line"><a name="l14544"></a><span class="lineno">14544</span>&#160;<span class="comment"> * - CAU_ADR_CAA - Accumulator register - Add to register command</span></div><div class="line"><a name="l14545"></a><span class="lineno">14545</span>&#160;<span class="comment"> * - CAU_ADR_CA - General Purpose Register 0 - Add to register command</span></div><div class="line"><a name="l14546"></a><span class="lineno">14546</span>&#160;<span class="comment"> * - CAU_RADR_CASR - Status register - Reverse and Add to Register command</span></div><div class="line"><a name="l14547"></a><span class="lineno">14547</span>&#160;<span class="comment"> * - CAU_RADR_CAA - Accumulator register - Reverse and Add to Register command</span></div><div class="line"><a name="l14548"></a><span class="lineno">14548</span>&#160;<span class="comment"> * - CAU_RADR_CA - General Purpose Register 0 - Reverse and Add to Register command</span></div><div class="line"><a name="l14549"></a><span class="lineno">14549</span>&#160;<span class="comment"> * - CAU_XOR_CASR - Status register - Exclusive Or command</span></div><div class="line"><a name="l14550"></a><span class="lineno">14550</span>&#160;<span class="comment"> * - CAU_XOR_CAA - Accumulator register - Exclusive Or command</span></div><div class="line"><a name="l14551"></a><span class="lineno">14551</span>&#160;<span class="comment"> * - CAU_XOR_CA - General Purpose Register 0 - Exclusive Or command</span></div><div class="line"><a name="l14552"></a><span class="lineno">14552</span>&#160;<span class="comment"> * - CAU_ROTL_CASR - Status register - Rotate Left command</span></div><div class="line"><a name="l14553"></a><span class="lineno">14553</span>&#160;<span class="comment"> * - CAU_ROTL_CAA - Accumulator register - Rotate Left command</span></div><div class="line"><a name="l14554"></a><span class="lineno">14554</span>&#160;<span class="comment"> * - CAU_ROTL_CA - General Purpose Register 0 - Rotate Left command</span></div><div class="line"><a name="l14555"></a><span class="lineno">14555</span>&#160;<span class="comment"> * - CAU_AESC_CASR - Status register - AES Column Operation command</span></div><div class="line"><a name="l14556"></a><span class="lineno">14556</span>&#160;<span class="comment"> * - CAU_AESC_CAA - Accumulator register - AES Column Operation command</span></div><div class="line"><a name="l14557"></a><span class="lineno">14557</span>&#160;<span class="comment"> * - CAU_AESC_CA - General Purpose Register 0 - AES Column Operation command</span></div><div class="line"><a name="l14558"></a><span class="lineno">14558</span>&#160;<span class="comment"> * - CAU_AESIC_CASR - Status register - AES Inverse Column Operation command</span></div><div class="line"><a name="l14559"></a><span class="lineno">14559</span>&#160;<span class="comment"> * - CAU_AESIC_CAA - Accumulator register - AES Inverse Column Operation command</span></div><div class="line"><a name="l14560"></a><span class="lineno">14560</span>&#160;<span class="comment"> * - CAU_AESIC_CA - General Purpose Register 0 - AES Inverse Column Operation command</span></div><div class="line"><a name="l14561"></a><span class="lineno">14561</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l14562"></a><span class="lineno">14562</span>&#160;</div><div class="line"><a name="l14563"></a><span class="lineno">14563</span>&#160;<span class="preprocessor">#define CAU_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l14564"></a><span class="lineno">14564</span>&#160;<span class="preprocessor">#define CAU_IDX (0U) </span></div><div class="line"><a name="l14579"></a><span class="lineno">14579</span>&#160;<span class="preprocessor">#define CAU_WR_DIRECT(base, index, value) (CAU_DIRECT_REG(base, index) = (value))</span></div><div class="line"><a name="l14580"></a><span class="lineno">14580</span>&#160;</div><div class="line"><a name="l14595"></a><span class="lineno">14595</span>&#160;<span class="preprocessor">#define CAU_WR_LDR_CASR(base, value) (CAU_LDR_CASR_REG(base) = (value))</span></div><div class="line"><a name="l14596"></a><span class="lineno">14596</span>&#160;</div><div class="line"><a name="l14598"></a><span class="lineno">14598</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l14599"></a><span class="lineno">14599</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_LDR_CASR bitfields</span></div><div class="line"><a name="l14600"></a><span class="lineno">14600</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l14601"></a><span class="lineno">14601</span>&#160;</div><div class="line"><a name="l14611"></a><span class="lineno">14611</span>&#160;<span class="preprocessor">#define CAU_WR_LDR_CASR_IC(base, value) (CAU_WR_LDR_CASR(base, CAU_LDR_CASR_IC(value)))</span></div><div class="line"><a name="l14612"></a><span class="lineno">14612</span>&#160;<span class="preprocessor">#define CAU_BWR_LDR_CASR_IC(base, value) (CAU_WR_LDR_CASR_IC(base, value))</span></div><div class="line"><a name="l14613"></a><span class="lineno">14613</span>&#160;</div><div class="line"><a name="l14624"></a><span class="lineno">14624</span>&#160;<span class="preprocessor">#define CAU_WR_LDR_CASR_DPE(base, value) (CAU_WR_LDR_CASR(base, CAU_LDR_CASR_DPE(value)))</span></div><div class="line"><a name="l14625"></a><span class="lineno">14625</span>&#160;<span class="preprocessor">#define CAU_BWR_LDR_CASR_DPE(base, value) (CAU_WR_LDR_CASR_DPE(base, value))</span></div><div class="line"><a name="l14626"></a><span class="lineno">14626</span>&#160;</div><div class="line"><a name="l14638"></a><span class="lineno">14638</span>&#160;<span class="preprocessor">#define CAU_WR_LDR_CASR_VER(base, value) (CAU_WR_LDR_CASR(base, CAU_LDR_CASR_VER(value)))</span></div><div class="line"><a name="l14639"></a><span class="lineno">14639</span>&#160;<span class="preprocessor">#define CAU_BWR_LDR_CASR_VER(base, value) (CAU_WR_LDR_CASR_VER(base, value))</span></div><div class="line"><a name="l14640"></a><span class="lineno">14640</span>&#160;</div><div class="line"><a name="l14655"></a><span class="lineno">14655</span>&#160;<span class="preprocessor">#define CAU_WR_LDR_CAA(base, value) (CAU_LDR_CAA_REG(base) = (value))</span></div><div class="line"><a name="l14656"></a><span class="lineno">14656</span>&#160;</div><div class="line"><a name="l14671"></a><span class="lineno">14671</span>&#160;<span class="preprocessor">#define CAU_WR_LDR_CA(base, index, value) (CAU_LDR_CA_REG(base, index) = (value))</span></div><div class="line"><a name="l14672"></a><span class="lineno">14672</span>&#160;</div><div class="line"><a name="l14687"></a><span class="lineno">14687</span>&#160;<span class="preprocessor">#define CAU_RD_STR_CASR(base)    (CAU_STR_CASR_REG(base))</span></div><div class="line"><a name="l14688"></a><span class="lineno">14688</span>&#160;</div><div class="line"><a name="l14690"></a><span class="lineno">14690</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l14691"></a><span class="lineno">14691</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_STR_CASR bitfields</span></div><div class="line"><a name="l14692"></a><span class="lineno">14692</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l14693"></a><span class="lineno">14693</span>&#160;</div><div class="line"><a name="l14703"></a><span class="lineno">14703</span>&#160;<span class="preprocessor">#define CAU_RD_STR_CASR_IC(base) ((CAU_STR_CASR_REG(base) &amp; CAU_STR_CASR_IC_MASK) &gt;&gt; CAU_STR_CASR_IC_SHIFT)</span></div><div class="line"><a name="l14704"></a><span class="lineno">14704</span>&#160;<span class="preprocessor">#define CAU_BRD_STR_CASR_IC(base) (CAU_RD_STR_CASR_IC(base))</span></div><div class="line"><a name="l14705"></a><span class="lineno">14705</span>&#160;</div><div class="line"><a name="l14716"></a><span class="lineno">14716</span>&#160;<span class="preprocessor">#define CAU_RD_STR_CASR_DPE(base) ((CAU_STR_CASR_REG(base) &amp; CAU_STR_CASR_DPE_MASK) &gt;&gt; CAU_STR_CASR_DPE_SHIFT)</span></div><div class="line"><a name="l14717"></a><span class="lineno">14717</span>&#160;<span class="preprocessor">#define CAU_BRD_STR_CASR_DPE(base) (CAU_RD_STR_CASR_DPE(base))</span></div><div class="line"><a name="l14718"></a><span class="lineno">14718</span>&#160;</div><div class="line"><a name="l14730"></a><span class="lineno">14730</span>&#160;<span class="preprocessor">#define CAU_RD_STR_CASR_VER(base) ((CAU_STR_CASR_REG(base) &amp; CAU_STR_CASR_VER_MASK) &gt;&gt; CAU_STR_CASR_VER_SHIFT)</span></div><div class="line"><a name="l14731"></a><span class="lineno">14731</span>&#160;<span class="preprocessor">#define CAU_BRD_STR_CASR_VER(base) (CAU_RD_STR_CASR_VER(base))</span></div><div class="line"><a name="l14732"></a><span class="lineno">14732</span>&#160;</div><div class="line"><a name="l14747"></a><span class="lineno">14747</span>&#160;<span class="preprocessor">#define CAU_RD_STR_CAA(base)     (CAU_STR_CAA_REG(base))</span></div><div class="line"><a name="l14748"></a><span class="lineno">14748</span>&#160;</div><div class="line"><a name="l14763"></a><span class="lineno">14763</span>&#160;<span class="preprocessor">#define CAU_RD_STR_CA(base, index) (CAU_STR_CA_REG(base, index))</span></div><div class="line"><a name="l14764"></a><span class="lineno">14764</span>&#160;</div><div class="line"><a name="l14779"></a><span class="lineno">14779</span>&#160;<span class="preprocessor">#define CAU_WR_ADR_CASR(base, value) (CAU_ADR_CASR_REG(base) = (value))</span></div><div class="line"><a name="l14780"></a><span class="lineno">14780</span>&#160;</div><div class="line"><a name="l14782"></a><span class="lineno">14782</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l14783"></a><span class="lineno">14783</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_ADR_CASR bitfields</span></div><div class="line"><a name="l14784"></a><span class="lineno">14784</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l14785"></a><span class="lineno">14785</span>&#160;</div><div class="line"><a name="l14795"></a><span class="lineno">14795</span>&#160;<span class="preprocessor">#define CAU_WR_ADR_CASR_IC(base, value) (CAU_WR_ADR_CASR(base, CAU_ADR_CASR_IC(value)))</span></div><div class="line"><a name="l14796"></a><span class="lineno">14796</span>&#160;<span class="preprocessor">#define CAU_BWR_ADR_CASR_IC(base, value) (CAU_WR_ADR_CASR_IC(base, value))</span></div><div class="line"><a name="l14797"></a><span class="lineno">14797</span>&#160;</div><div class="line"><a name="l14808"></a><span class="lineno">14808</span>&#160;<span class="preprocessor">#define CAU_WR_ADR_CASR_DPE(base, value) (CAU_WR_ADR_CASR(base, CAU_ADR_CASR_DPE(value)))</span></div><div class="line"><a name="l14809"></a><span class="lineno">14809</span>&#160;<span class="preprocessor">#define CAU_BWR_ADR_CASR_DPE(base, value) (CAU_WR_ADR_CASR_DPE(base, value))</span></div><div class="line"><a name="l14810"></a><span class="lineno">14810</span>&#160;</div><div class="line"><a name="l14822"></a><span class="lineno">14822</span>&#160;<span class="preprocessor">#define CAU_WR_ADR_CASR_VER(base, value) (CAU_WR_ADR_CASR(base, CAU_ADR_CASR_VER(value)))</span></div><div class="line"><a name="l14823"></a><span class="lineno">14823</span>&#160;<span class="preprocessor">#define CAU_BWR_ADR_CASR_VER(base, value) (CAU_WR_ADR_CASR_VER(base, value))</span></div><div class="line"><a name="l14824"></a><span class="lineno">14824</span>&#160;</div><div class="line"><a name="l14839"></a><span class="lineno">14839</span>&#160;<span class="preprocessor">#define CAU_WR_ADR_CAA(base, value) (CAU_ADR_CAA_REG(base) = (value))</span></div><div class="line"><a name="l14840"></a><span class="lineno">14840</span>&#160;</div><div class="line"><a name="l14855"></a><span class="lineno">14855</span>&#160;<span class="preprocessor">#define CAU_WR_ADR_CA(base, index, value) (CAU_ADR_CA_REG(base, index) = (value))</span></div><div class="line"><a name="l14856"></a><span class="lineno">14856</span>&#160;</div><div class="line"><a name="l14871"></a><span class="lineno">14871</span>&#160;<span class="preprocessor">#define CAU_WR_RADR_CASR(base, value) (CAU_RADR_CASR_REG(base) = (value))</span></div><div class="line"><a name="l14872"></a><span class="lineno">14872</span>&#160;</div><div class="line"><a name="l14874"></a><span class="lineno">14874</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l14875"></a><span class="lineno">14875</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_RADR_CASR bitfields</span></div><div class="line"><a name="l14876"></a><span class="lineno">14876</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l14877"></a><span class="lineno">14877</span>&#160;</div><div class="line"><a name="l14887"></a><span class="lineno">14887</span>&#160;<span class="preprocessor">#define CAU_WR_RADR_CASR_IC(base, value) (CAU_WR_RADR_CASR(base, CAU_RADR_CASR_IC(value)))</span></div><div class="line"><a name="l14888"></a><span class="lineno">14888</span>&#160;<span class="preprocessor">#define CAU_BWR_RADR_CASR_IC(base, value) (CAU_WR_RADR_CASR_IC(base, value))</span></div><div class="line"><a name="l14889"></a><span class="lineno">14889</span>&#160;</div><div class="line"><a name="l14900"></a><span class="lineno">14900</span>&#160;<span class="preprocessor">#define CAU_WR_RADR_CASR_DPE(base, value) (CAU_WR_RADR_CASR(base, CAU_RADR_CASR_DPE(value)))</span></div><div class="line"><a name="l14901"></a><span class="lineno">14901</span>&#160;<span class="preprocessor">#define CAU_BWR_RADR_CASR_DPE(base, value) (CAU_WR_RADR_CASR_DPE(base, value))</span></div><div class="line"><a name="l14902"></a><span class="lineno">14902</span>&#160;</div><div class="line"><a name="l14914"></a><span class="lineno">14914</span>&#160;<span class="preprocessor">#define CAU_WR_RADR_CASR_VER(base, value) (CAU_WR_RADR_CASR(base, CAU_RADR_CASR_VER(value)))</span></div><div class="line"><a name="l14915"></a><span class="lineno">14915</span>&#160;<span class="preprocessor">#define CAU_BWR_RADR_CASR_VER(base, value) (CAU_WR_RADR_CASR_VER(base, value))</span></div><div class="line"><a name="l14916"></a><span class="lineno">14916</span>&#160;</div><div class="line"><a name="l14931"></a><span class="lineno">14931</span>&#160;<span class="preprocessor">#define CAU_WR_RADR_CAA(base, value) (CAU_RADR_CAA_REG(base) = (value))</span></div><div class="line"><a name="l14932"></a><span class="lineno">14932</span>&#160;</div><div class="line"><a name="l14947"></a><span class="lineno">14947</span>&#160;<span class="preprocessor">#define CAU_WR_RADR_CA(base, index, value) (CAU_RADR_CA_REG(base, index) = (value))</span></div><div class="line"><a name="l14948"></a><span class="lineno">14948</span>&#160;</div><div class="line"><a name="l14963"></a><span class="lineno">14963</span>&#160;<span class="preprocessor">#define CAU_WR_XOR_CASR(base, value) (CAU_XOR_CASR_REG(base) = (value))</span></div><div class="line"><a name="l14964"></a><span class="lineno">14964</span>&#160;</div><div class="line"><a name="l14966"></a><span class="lineno">14966</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l14967"></a><span class="lineno">14967</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_XOR_CASR bitfields</span></div><div class="line"><a name="l14968"></a><span class="lineno">14968</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l14969"></a><span class="lineno">14969</span>&#160;</div><div class="line"><a name="l14979"></a><span class="lineno">14979</span>&#160;<span class="preprocessor">#define CAU_WR_XOR_CASR_IC(base, value) (CAU_WR_XOR_CASR(base, CAU_XOR_CASR_IC(value)))</span></div><div class="line"><a name="l14980"></a><span class="lineno">14980</span>&#160;<span class="preprocessor">#define CAU_BWR_XOR_CASR_IC(base, value) (CAU_WR_XOR_CASR_IC(base, value))</span></div><div class="line"><a name="l14981"></a><span class="lineno">14981</span>&#160;</div><div class="line"><a name="l14992"></a><span class="lineno">14992</span>&#160;<span class="preprocessor">#define CAU_WR_XOR_CASR_DPE(base, value) (CAU_WR_XOR_CASR(base, CAU_XOR_CASR_DPE(value)))</span></div><div class="line"><a name="l14993"></a><span class="lineno">14993</span>&#160;<span class="preprocessor">#define CAU_BWR_XOR_CASR_DPE(base, value) (CAU_WR_XOR_CASR_DPE(base, value))</span></div><div class="line"><a name="l14994"></a><span class="lineno">14994</span>&#160;</div><div class="line"><a name="l15006"></a><span class="lineno">15006</span>&#160;<span class="preprocessor">#define CAU_WR_XOR_CASR_VER(base, value) (CAU_WR_XOR_CASR(base, CAU_XOR_CASR_VER(value)))</span></div><div class="line"><a name="l15007"></a><span class="lineno">15007</span>&#160;<span class="preprocessor">#define CAU_BWR_XOR_CASR_VER(base, value) (CAU_WR_XOR_CASR_VER(base, value))</span></div><div class="line"><a name="l15008"></a><span class="lineno">15008</span>&#160;</div><div class="line"><a name="l15023"></a><span class="lineno">15023</span>&#160;<span class="preprocessor">#define CAU_WR_XOR_CAA(base, value) (CAU_XOR_CAA_REG(base) = (value))</span></div><div class="line"><a name="l15024"></a><span class="lineno">15024</span>&#160;</div><div class="line"><a name="l15039"></a><span class="lineno">15039</span>&#160;<span class="preprocessor">#define CAU_WR_XOR_CA(base, index, value) (CAU_XOR_CA_REG(base, index) = (value))</span></div><div class="line"><a name="l15040"></a><span class="lineno">15040</span>&#160;</div><div class="line"><a name="l15055"></a><span class="lineno">15055</span>&#160;<span class="preprocessor">#define CAU_WR_ROTL_CASR(base, value) (CAU_ROTL_CASR_REG(base) = (value))</span></div><div class="line"><a name="l15056"></a><span class="lineno">15056</span>&#160;</div><div class="line"><a name="l15058"></a><span class="lineno">15058</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l15059"></a><span class="lineno">15059</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_ROTL_CASR bitfields</span></div><div class="line"><a name="l15060"></a><span class="lineno">15060</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l15061"></a><span class="lineno">15061</span>&#160;</div><div class="line"><a name="l15071"></a><span class="lineno">15071</span>&#160;<span class="preprocessor">#define CAU_WR_ROTL_CASR_IC(base, value) (CAU_WR_ROTL_CASR(base, CAU_ROTL_CASR_IC(value)))</span></div><div class="line"><a name="l15072"></a><span class="lineno">15072</span>&#160;<span class="preprocessor">#define CAU_BWR_ROTL_CASR_IC(base, value) (CAU_WR_ROTL_CASR_IC(base, value))</span></div><div class="line"><a name="l15073"></a><span class="lineno">15073</span>&#160;</div><div class="line"><a name="l15084"></a><span class="lineno">15084</span>&#160;<span class="preprocessor">#define CAU_WR_ROTL_CASR_DPE(base, value) (CAU_WR_ROTL_CASR(base, CAU_ROTL_CASR_DPE(value)))</span></div><div class="line"><a name="l15085"></a><span class="lineno">15085</span>&#160;<span class="preprocessor">#define CAU_BWR_ROTL_CASR_DPE(base, value) (CAU_WR_ROTL_CASR_DPE(base, value))</span></div><div class="line"><a name="l15086"></a><span class="lineno">15086</span>&#160;</div><div class="line"><a name="l15098"></a><span class="lineno">15098</span>&#160;<span class="preprocessor">#define CAU_WR_ROTL_CASR_VER(base, value) (CAU_WR_ROTL_CASR(base, CAU_ROTL_CASR_VER(value)))</span></div><div class="line"><a name="l15099"></a><span class="lineno">15099</span>&#160;<span class="preprocessor">#define CAU_BWR_ROTL_CASR_VER(base, value) (CAU_WR_ROTL_CASR_VER(base, value))</span></div><div class="line"><a name="l15100"></a><span class="lineno">15100</span>&#160;</div><div class="line"><a name="l15115"></a><span class="lineno">15115</span>&#160;<span class="preprocessor">#define CAU_WR_ROTL_CAA(base, value) (CAU_ROTL_CAA_REG(base) = (value))</span></div><div class="line"><a name="l15116"></a><span class="lineno">15116</span>&#160;</div><div class="line"><a name="l15131"></a><span class="lineno">15131</span>&#160;<span class="preprocessor">#define CAU_WR_ROTL_CA(base, index, value) (CAU_ROTL_CA_REG(base, index) = (value))</span></div><div class="line"><a name="l15132"></a><span class="lineno">15132</span>&#160;</div><div class="line"><a name="l15147"></a><span class="lineno">15147</span>&#160;<span class="preprocessor">#define CAU_WR_AESC_CASR(base, value) (CAU_AESC_CASR_REG(base) = (value))</span></div><div class="line"><a name="l15148"></a><span class="lineno">15148</span>&#160;</div><div class="line"><a name="l15150"></a><span class="lineno">15150</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l15151"></a><span class="lineno">15151</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_AESC_CASR bitfields</span></div><div class="line"><a name="l15152"></a><span class="lineno">15152</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l15153"></a><span class="lineno">15153</span>&#160;</div><div class="line"><a name="l15163"></a><span class="lineno">15163</span>&#160;<span class="preprocessor">#define CAU_WR_AESC_CASR_IC(base, value) (CAU_WR_AESC_CASR(base, CAU_AESC_CASR_IC(value)))</span></div><div class="line"><a name="l15164"></a><span class="lineno">15164</span>&#160;<span class="preprocessor">#define CAU_BWR_AESC_CASR_IC(base, value) (CAU_WR_AESC_CASR_IC(base, value))</span></div><div class="line"><a name="l15165"></a><span class="lineno">15165</span>&#160;</div><div class="line"><a name="l15176"></a><span class="lineno">15176</span>&#160;<span class="preprocessor">#define CAU_WR_AESC_CASR_DPE(base, value) (CAU_WR_AESC_CASR(base, CAU_AESC_CASR_DPE(value)))</span></div><div class="line"><a name="l15177"></a><span class="lineno">15177</span>&#160;<span class="preprocessor">#define CAU_BWR_AESC_CASR_DPE(base, value) (CAU_WR_AESC_CASR_DPE(base, value))</span></div><div class="line"><a name="l15178"></a><span class="lineno">15178</span>&#160;</div><div class="line"><a name="l15190"></a><span class="lineno">15190</span>&#160;<span class="preprocessor">#define CAU_WR_AESC_CASR_VER(base, value) (CAU_WR_AESC_CASR(base, CAU_AESC_CASR_VER(value)))</span></div><div class="line"><a name="l15191"></a><span class="lineno">15191</span>&#160;<span class="preprocessor">#define CAU_BWR_AESC_CASR_VER(base, value) (CAU_WR_AESC_CASR_VER(base, value))</span></div><div class="line"><a name="l15192"></a><span class="lineno">15192</span>&#160;</div><div class="line"><a name="l15207"></a><span class="lineno">15207</span>&#160;<span class="preprocessor">#define CAU_WR_AESC_CAA(base, value) (CAU_AESC_CAA_REG(base) = (value))</span></div><div class="line"><a name="l15208"></a><span class="lineno">15208</span>&#160;</div><div class="line"><a name="l15223"></a><span class="lineno">15223</span>&#160;<span class="preprocessor">#define CAU_WR_AESC_CA(base, index, value) (CAU_AESC_CA_REG(base, index) = (value))</span></div><div class="line"><a name="l15224"></a><span class="lineno">15224</span>&#160;</div><div class="line"><a name="l15239"></a><span class="lineno">15239</span>&#160;<span class="preprocessor">#define CAU_WR_AESIC_CASR(base, value) (CAU_AESIC_CASR_REG(base) = (value))</span></div><div class="line"><a name="l15240"></a><span class="lineno">15240</span>&#160;</div><div class="line"><a name="l15242"></a><span class="lineno">15242</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l15243"></a><span class="lineno">15243</span>&#160;<span class="comment"> * Constants &amp; macros for individual CAU_AESIC_CASR bitfields</span></div><div class="line"><a name="l15244"></a><span class="lineno">15244</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l15245"></a><span class="lineno">15245</span>&#160;</div><div class="line"><a name="l15255"></a><span class="lineno">15255</span>&#160;<span class="preprocessor">#define CAU_WR_AESIC_CASR_IC(base, value) (CAU_WR_AESIC_CASR(base, CAU_AESIC_CASR_IC(value)))</span></div><div class="line"><a name="l15256"></a><span class="lineno">15256</span>&#160;<span class="preprocessor">#define CAU_BWR_AESIC_CASR_IC(base, value) (CAU_WR_AESIC_CASR_IC(base, value))</span></div><div class="line"><a name="l15257"></a><span class="lineno">15257</span>&#160;</div><div class="line"><a name="l15268"></a><span class="lineno">15268</span>&#160;<span class="preprocessor">#define CAU_WR_AESIC_CASR_DPE(base, value) (CAU_WR_AESIC_CASR(base, CAU_AESIC_CASR_DPE(value)))</span></div><div class="line"><a name="l15269"></a><span class="lineno">15269</span>&#160;<span class="preprocessor">#define CAU_BWR_AESIC_CASR_DPE(base, value) (CAU_WR_AESIC_CASR_DPE(base, value))</span></div><div class="line"><a name="l15270"></a><span class="lineno">15270</span>&#160;</div><div class="line"><a name="l15282"></a><span class="lineno">15282</span>&#160;<span class="preprocessor">#define CAU_WR_AESIC_CASR_VER(base, value) (CAU_WR_AESIC_CASR(base, CAU_AESIC_CASR_VER(value)))</span></div><div class="line"><a name="l15283"></a><span class="lineno">15283</span>&#160;<span class="preprocessor">#define CAU_BWR_AESIC_CASR_VER(base, value) (CAU_WR_AESIC_CASR_VER(base, value))</span></div><div class="line"><a name="l15284"></a><span class="lineno">15284</span>&#160;</div><div class="line"><a name="l15299"></a><span class="lineno">15299</span>&#160;<span class="preprocessor">#define CAU_WR_AESIC_CAA(base, value) (CAU_AESIC_CAA_REG(base) = (value))</span></div><div class="line"><a name="l15300"></a><span class="lineno">15300</span>&#160;</div><div class="line"><a name="l15315"></a><span class="lineno">15315</span>&#160;<span class="preprocessor">#define CAU_WR_AESIC_CA(base, index, value) (CAU_AESIC_CA_REG(base, index) = (value))</span></div><div class="line"><a name="l15316"></a><span class="lineno">15316</span>&#160;</div><div class="line"><a name="l15318"></a><span class="lineno">15318</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l15319"></a><span class="lineno">15319</span>&#160;<span class="comment"> * MK64F12 CMP</span></div><div class="line"><a name="l15320"></a><span class="lineno">15320</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l15321"></a><span class="lineno">15321</span>&#160;<span class="comment"> * High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog Converter (DAC), and Analog Mux (ANMUX)</span></div><div class="line"><a name="l15322"></a><span class="lineno">15322</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l15323"></a><span class="lineno">15323</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l15324"></a><span class="lineno">15324</span>&#160;<span class="comment"> * - CMP_CR0 - CMP Control Register 0</span></div><div class="line"><a name="l15325"></a><span class="lineno">15325</span>&#160;<span class="comment"> * - CMP_CR1 - CMP Control Register 1</span></div><div class="line"><a name="l15326"></a><span class="lineno">15326</span>&#160;<span class="comment"> * - CMP_FPR - CMP Filter Period Register</span></div><div class="line"><a name="l15327"></a><span class="lineno">15327</span>&#160;<span class="comment"> * - CMP_SCR - CMP Status and Control Register</span></div><div class="line"><a name="l15328"></a><span class="lineno">15328</span>&#160;<span class="comment"> * - CMP_DACCR - DAC Control Register</span></div><div class="line"><a name="l15329"></a><span class="lineno">15329</span>&#160;<span class="comment"> * - CMP_MUXCR - MUX Control Register</span></div><div class="line"><a name="l15330"></a><span class="lineno">15330</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l15331"></a><span class="lineno">15331</span>&#160;</div><div class="line"><a name="l15332"></a><span class="lineno">15332</span>&#160;<span class="preprocessor">#define CMP_INSTANCE_COUNT (3U) </span></div><div class="line"><a name="l15333"></a><span class="lineno">15333</span>&#160;<span class="preprocessor">#define CMP0_IDX (0U) </span></div><div class="line"><a name="l15334"></a><span class="lineno">15334</span>&#160;<span class="preprocessor">#define CMP1_IDX (1U) </span></div><div class="line"><a name="l15335"></a><span class="lineno">15335</span>&#160;<span class="preprocessor">#define CMP2_IDX (2U) </span></div><div class="line"><a name="l15350"></a><span class="lineno">15350</span>&#160;<span class="preprocessor">#define CMP_RD_CR0(base)         (CMP_CR0_REG(base))</span></div><div class="line"><a name="l15351"></a><span class="lineno">15351</span>&#160;<span class="preprocessor">#define CMP_WR_CR0(base, value)  (CMP_CR0_REG(base) = (value))</span></div><div class="line"><a name="l15352"></a><span class="lineno">15352</span>&#160;<span class="preprocessor">#define CMP_RMW_CR0(base, mask, value) (CMP_WR_CR0(base, (CMP_RD_CR0(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l15353"></a><span class="lineno">15353</span>&#160;<span class="preprocessor">#define CMP_SET_CR0(base, value) (CMP_WR_CR0(base, CMP_RD_CR0(base) |  (value)))</span></div><div class="line"><a name="l15354"></a><span class="lineno">15354</span>&#160;<span class="preprocessor">#define CMP_CLR_CR0(base, value) (CMP_WR_CR0(base, CMP_RD_CR0(base) &amp; ~(value)))</span></div><div class="line"><a name="l15355"></a><span class="lineno">15355</span>&#160;<span class="preprocessor">#define CMP_TOG_CR0(base, value) (CMP_WR_CR0(base, CMP_RD_CR0(base) ^  (value)))</span></div><div class="line"><a name="l15356"></a><span class="lineno">15356</span>&#160;</div><div class="line"><a name="l15358"></a><span class="lineno">15358</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l15359"></a><span class="lineno">15359</span>&#160;<span class="comment"> * Constants &amp; macros for individual CMP_CR0 bitfields</span></div><div class="line"><a name="l15360"></a><span class="lineno">15360</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l15361"></a><span class="lineno">15361</span>&#160;</div><div class="line"><a name="l15377"></a><span class="lineno">15377</span>&#160;<span class="preprocessor">#define CMP_RD_CR0_HYSTCTR(base) ((CMP_CR0_REG(base) &amp; CMP_CR0_HYSTCTR_MASK) &gt;&gt; CMP_CR0_HYSTCTR_SHIFT)</span></div><div class="line"><a name="l15378"></a><span class="lineno">15378</span>&#160;<span class="preprocessor">#define CMP_BRD_CR0_HYSTCTR(base) (CMP_RD_CR0_HYSTCTR(base))</span></div><div class="line"><a name="l15379"></a><span class="lineno">15379</span>&#160;</div><div class="line"><a name="l15381"></a><span class="lineno">15381</span>&#160;<span class="preprocessor">#define CMP_WR_CR0_HYSTCTR(base, value) (CMP_RMW_CR0(base, CMP_CR0_HYSTCTR_MASK, CMP_CR0_HYSTCTR(value)))</span></div><div class="line"><a name="l15382"></a><span class="lineno">15382</span>&#160;<span class="preprocessor">#define CMP_BWR_CR0_HYSTCTR(base, value) (CMP_WR_CR0_HYSTCTR(base, value))</span></div><div class="line"><a name="l15383"></a><span class="lineno">15383</span>&#160;</div><div class="line"><a name="l15406"></a><span class="lineno">15406</span>&#160;<span class="preprocessor">#define CMP_RD_CR0_FILTER_CNT(base) ((CMP_CR0_REG(base) &amp; CMP_CR0_FILTER_CNT_MASK) &gt;&gt; CMP_CR0_FILTER_CNT_SHIFT)</span></div><div class="line"><a name="l15407"></a><span class="lineno">15407</span>&#160;<span class="preprocessor">#define CMP_BRD_CR0_FILTER_CNT(base) (CMP_RD_CR0_FILTER_CNT(base))</span></div><div class="line"><a name="l15408"></a><span class="lineno">15408</span>&#160;</div><div class="line"><a name="l15410"></a><span class="lineno">15410</span>&#160;<span class="preprocessor">#define CMP_WR_CR0_FILTER_CNT(base, value) (CMP_RMW_CR0(base, CMP_CR0_FILTER_CNT_MASK, CMP_CR0_FILTER_CNT(value)))</span></div><div class="line"><a name="l15411"></a><span class="lineno">15411</span>&#160;<span class="preprocessor">#define CMP_BWR_CR0_FILTER_CNT(base, value) (CMP_WR_CR0_FILTER_CNT(base, value))</span></div><div class="line"><a name="l15412"></a><span class="lineno">15412</span>&#160;</div><div class="line"><a name="l15427"></a><span class="lineno">15427</span>&#160;<span class="preprocessor">#define CMP_RD_CR1(base)         (CMP_CR1_REG(base))</span></div><div class="line"><a name="l15428"></a><span class="lineno">15428</span>&#160;<span class="preprocessor">#define CMP_WR_CR1(base, value)  (CMP_CR1_REG(base) = (value))</span></div><div class="line"><a name="l15429"></a><span class="lineno">15429</span>&#160;<span class="preprocessor">#define CMP_RMW_CR1(base, mask, value) (CMP_WR_CR1(base, (CMP_RD_CR1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l15430"></a><span class="lineno">15430</span>&#160;<span class="preprocessor">#define CMP_SET_CR1(base, value) (CMP_WR_CR1(base, CMP_RD_CR1(base) |  (value)))</span></div><div class="line"><a name="l15431"></a><span class="lineno">15431</span>&#160;<span class="preprocessor">#define CMP_CLR_CR1(base, value) (CMP_WR_CR1(base, CMP_RD_CR1(base) &amp; ~(value)))</span></div><div class="line"><a name="l15432"></a><span class="lineno">15432</span>&#160;<span class="preprocessor">#define CMP_TOG_CR1(base, value) (CMP_WR_CR1(base, CMP_RD_CR1(base) ^  (value)))</span></div><div class="line"><a name="l15433"></a><span class="lineno">15433</span>&#160;</div><div class="line"><a name="l15435"></a><span class="lineno">15435</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l15436"></a><span class="lineno">15436</span>&#160;<span class="comment"> * Constants &amp; macros for individual CMP_CR1 bitfields</span></div><div class="line"><a name="l15437"></a><span class="lineno">15437</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l15438"></a><span class="lineno">15438</span>&#160;</div><div class="line"><a name="l15453"></a><span class="lineno">15453</span>&#160;<span class="preprocessor">#define CMP_RD_CR1_EN(base)  ((CMP_CR1_REG(base) &amp; CMP_CR1_EN_MASK) &gt;&gt; CMP_CR1_EN_SHIFT)</span></div><div class="line"><a name="l15454"></a><span class="lineno">15454</span>&#160;<span class="preprocessor">#define CMP_BRD_CR1_EN(base) (BITBAND_ACCESS8(&amp;CMP_CR1_REG(base), CMP_CR1_EN_SHIFT))</span></div><div class="line"><a name="l15455"></a><span class="lineno">15455</span>&#160;</div><div class="line"><a name="l15457"></a><span class="lineno">15457</span>&#160;<span class="preprocessor">#define CMP_WR_CR1_EN(base, value) (CMP_RMW_CR1(base, CMP_CR1_EN_MASK, CMP_CR1_EN(value)))</span></div><div class="line"><a name="l15458"></a><span class="lineno">15458</span>&#160;<span class="preprocessor">#define CMP_BWR_CR1_EN(base, value) (BITBAND_ACCESS8(&amp;CMP_CR1_REG(base), CMP_CR1_EN_SHIFT) = (value))</span></div><div class="line"><a name="l15459"></a><span class="lineno">15459</span>&#160;</div><div class="line"><a name="l15474"></a><span class="lineno">15474</span>&#160;<span class="preprocessor">#define CMP_RD_CR1_OPE(base) ((CMP_CR1_REG(base) &amp; CMP_CR1_OPE_MASK) &gt;&gt; CMP_CR1_OPE_SHIFT)</span></div><div class="line"><a name="l15475"></a><span class="lineno">15475</span>&#160;<span class="preprocessor">#define CMP_BRD_CR1_OPE(base) (BITBAND_ACCESS8(&amp;CMP_CR1_REG(base), CMP_CR1_OPE_SHIFT))</span></div><div class="line"><a name="l15476"></a><span class="lineno">15476</span>&#160;</div><div class="line"><a name="l15478"></a><span class="lineno">15478</span>&#160;<span class="preprocessor">#define CMP_WR_CR1_OPE(base, value) (CMP_RMW_CR1(base, CMP_CR1_OPE_MASK, CMP_CR1_OPE(value)))</span></div><div class="line"><a name="l15479"></a><span class="lineno">15479</span>&#160;<span class="preprocessor">#define CMP_BWR_CR1_OPE(base, value) (BITBAND_ACCESS8(&amp;CMP_CR1_REG(base), CMP_CR1_OPE_SHIFT) = (value))</span></div><div class="line"><a name="l15480"></a><span class="lineno">15480</span>&#160;</div><div class="line"><a name="l15491"></a><span class="lineno">15491</span>&#160;<span class="preprocessor">#define CMP_RD_CR1_COS(base) ((CMP_CR1_REG(base) &amp; CMP_CR1_COS_MASK) &gt;&gt; CMP_CR1_COS_SHIFT)</span></div><div class="line"><a name="l15492"></a><span class="lineno">15492</span>&#160;<span class="preprocessor">#define CMP_BRD_CR1_COS(base) (BITBAND_ACCESS8(&amp;CMP_CR1_REG(base), CMP_CR1_COS_SHIFT))</span></div><div class="line"><a name="l15493"></a><span class="lineno">15493</span>&#160;</div><div class="line"><a name="l15495"></a><span class="lineno">15495</span>&#160;<span class="preprocessor">#define CMP_WR_CR1_COS(base, value) (CMP_RMW_CR1(base, CMP_CR1_COS_MASK, CMP_CR1_COS(value)))</span></div><div class="line"><a name="l15496"></a><span class="lineno">15496</span>&#160;<span class="preprocessor">#define CMP_BWR_CR1_COS(base, value) (BITBAND_ACCESS8(&amp;CMP_CR1_REG(base), CMP_CR1_COS_SHIFT) = (value))</span></div><div class="line"><a name="l15497"></a><span class="lineno">15497</span>&#160;</div><div class="line"><a name="l15512"></a><span class="lineno">15512</span>&#160;<span class="preprocessor">#define CMP_RD_CR1_INV(base) ((CMP_CR1_REG(base) &amp; CMP_CR1_INV_MASK) &gt;&gt; CMP_CR1_INV_SHIFT)</span></div><div class="line"><a name="l15513"></a><span class="lineno">15513</span>&#160;<span class="preprocessor">#define CMP_BRD_CR1_INV(base) (BITBAND_ACCESS8(&amp;CMP_CR1_REG(base), CMP_CR1_INV_SHIFT))</span></div><div class="line"><a name="l15514"></a><span class="lineno">15514</span>&#160;</div><div class="line"><a name="l15516"></a><span class="lineno">15516</span>&#160;<span class="preprocessor">#define CMP_WR_CR1_INV(base, value) (CMP_RMW_CR1(base, CMP_CR1_INV_MASK, CMP_CR1_INV(value)))</span></div><div class="line"><a name="l15517"></a><span class="lineno">15517</span>&#160;<span class="preprocessor">#define CMP_BWR_CR1_INV(base, value) (BITBAND_ACCESS8(&amp;CMP_CR1_REG(base), CMP_CR1_INV_SHIFT) = (value))</span></div><div class="line"><a name="l15518"></a><span class="lineno">15518</span>&#160;</div><div class="line"><a name="l15533"></a><span class="lineno">15533</span>&#160;<span class="preprocessor">#define CMP_RD_CR1_PMODE(base) ((CMP_CR1_REG(base) &amp; CMP_CR1_PMODE_MASK) &gt;&gt; CMP_CR1_PMODE_SHIFT)</span></div><div class="line"><a name="l15534"></a><span class="lineno">15534</span>&#160;<span class="preprocessor">#define CMP_BRD_CR1_PMODE(base) (BITBAND_ACCESS8(&amp;CMP_CR1_REG(base), CMP_CR1_PMODE_SHIFT))</span></div><div class="line"><a name="l15535"></a><span class="lineno">15535</span>&#160;</div><div class="line"><a name="l15537"></a><span class="lineno">15537</span>&#160;<span class="preprocessor">#define CMP_WR_CR1_PMODE(base, value) (CMP_RMW_CR1(base, CMP_CR1_PMODE_MASK, CMP_CR1_PMODE(value)))</span></div><div class="line"><a name="l15538"></a><span class="lineno">15538</span>&#160;<span class="preprocessor">#define CMP_BWR_CR1_PMODE(base, value) (BITBAND_ACCESS8(&amp;CMP_CR1_REG(base), CMP_CR1_PMODE_SHIFT) = (value))</span></div><div class="line"><a name="l15539"></a><span class="lineno">15539</span>&#160;</div><div class="line"><a name="l15555"></a><span class="lineno">15555</span>&#160;<span class="preprocessor">#define CMP_RD_CR1_WE(base)  ((CMP_CR1_REG(base) &amp; CMP_CR1_WE_MASK) &gt;&gt; CMP_CR1_WE_SHIFT)</span></div><div class="line"><a name="l15556"></a><span class="lineno">15556</span>&#160;<span class="preprocessor">#define CMP_BRD_CR1_WE(base) (BITBAND_ACCESS8(&amp;CMP_CR1_REG(base), CMP_CR1_WE_SHIFT))</span></div><div class="line"><a name="l15557"></a><span class="lineno">15557</span>&#160;</div><div class="line"><a name="l15559"></a><span class="lineno">15559</span>&#160;<span class="preprocessor">#define CMP_WR_CR1_WE(base, value) (CMP_RMW_CR1(base, CMP_CR1_WE_MASK, CMP_CR1_WE(value)))</span></div><div class="line"><a name="l15560"></a><span class="lineno">15560</span>&#160;<span class="preprocessor">#define CMP_BWR_CR1_WE(base, value) (BITBAND_ACCESS8(&amp;CMP_CR1_REG(base), CMP_CR1_WE_SHIFT) = (value))</span></div><div class="line"><a name="l15561"></a><span class="lineno">15561</span>&#160;</div><div class="line"><a name="l15577"></a><span class="lineno">15577</span>&#160;<span class="preprocessor">#define CMP_RD_CR1_SE(base)  ((CMP_CR1_REG(base) &amp; CMP_CR1_SE_MASK) &gt;&gt; CMP_CR1_SE_SHIFT)</span></div><div class="line"><a name="l15578"></a><span class="lineno">15578</span>&#160;<span class="preprocessor">#define CMP_BRD_CR1_SE(base) (BITBAND_ACCESS8(&amp;CMP_CR1_REG(base), CMP_CR1_SE_SHIFT))</span></div><div class="line"><a name="l15579"></a><span class="lineno">15579</span>&#160;</div><div class="line"><a name="l15581"></a><span class="lineno">15581</span>&#160;<span class="preprocessor">#define CMP_WR_CR1_SE(base, value) (CMP_RMW_CR1(base, CMP_CR1_SE_MASK, CMP_CR1_SE(value)))</span></div><div class="line"><a name="l15582"></a><span class="lineno">15582</span>&#160;<span class="preprocessor">#define CMP_BWR_CR1_SE(base, value) (BITBAND_ACCESS8(&amp;CMP_CR1_REG(base), CMP_CR1_SE_SHIFT) = (value))</span></div><div class="line"><a name="l15583"></a><span class="lineno">15583</span>&#160;</div><div class="line"><a name="l15598"></a><span class="lineno">15598</span>&#160;<span class="preprocessor">#define CMP_RD_FPR(base)         (CMP_FPR_REG(base))</span></div><div class="line"><a name="l15599"></a><span class="lineno">15599</span>&#160;<span class="preprocessor">#define CMP_WR_FPR(base, value)  (CMP_FPR_REG(base) = (value))</span></div><div class="line"><a name="l15600"></a><span class="lineno">15600</span>&#160;<span class="preprocessor">#define CMP_RMW_FPR(base, mask, value) (CMP_WR_FPR(base, (CMP_RD_FPR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l15601"></a><span class="lineno">15601</span>&#160;<span class="preprocessor">#define CMP_SET_FPR(base, value) (CMP_WR_FPR(base, CMP_RD_FPR(base) |  (value)))</span></div><div class="line"><a name="l15602"></a><span class="lineno">15602</span>&#160;<span class="preprocessor">#define CMP_CLR_FPR(base, value) (CMP_WR_FPR(base, CMP_RD_FPR(base) &amp; ~(value)))</span></div><div class="line"><a name="l15603"></a><span class="lineno">15603</span>&#160;<span class="preprocessor">#define CMP_TOG_FPR(base, value) (CMP_WR_FPR(base, CMP_RD_FPR(base) ^  (value)))</span></div><div class="line"><a name="l15604"></a><span class="lineno">15604</span>&#160;</div><div class="line"><a name="l15619"></a><span class="lineno">15619</span>&#160;<span class="preprocessor">#define CMP_RD_SCR(base)         (CMP_SCR_REG(base))</span></div><div class="line"><a name="l15620"></a><span class="lineno">15620</span>&#160;<span class="preprocessor">#define CMP_WR_SCR(base, value)  (CMP_SCR_REG(base) = (value))</span></div><div class="line"><a name="l15621"></a><span class="lineno">15621</span>&#160;<span class="preprocessor">#define CMP_RMW_SCR(base, mask, value) (CMP_WR_SCR(base, (CMP_RD_SCR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l15622"></a><span class="lineno">15622</span>&#160;<span class="preprocessor">#define CMP_SET_SCR(base, value) (CMP_WR_SCR(base, CMP_RD_SCR(base) |  (value)))</span></div><div class="line"><a name="l15623"></a><span class="lineno">15623</span>&#160;<span class="preprocessor">#define CMP_CLR_SCR(base, value) (CMP_WR_SCR(base, CMP_RD_SCR(base) &amp; ~(value)))</span></div><div class="line"><a name="l15624"></a><span class="lineno">15624</span>&#160;<span class="preprocessor">#define CMP_TOG_SCR(base, value) (CMP_WR_SCR(base, CMP_RD_SCR(base) ^  (value)))</span></div><div class="line"><a name="l15625"></a><span class="lineno">15625</span>&#160;</div><div class="line"><a name="l15627"></a><span class="lineno">15627</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l15628"></a><span class="lineno">15628</span>&#160;<span class="comment"> * Constants &amp; macros for individual CMP_SCR bitfields</span></div><div class="line"><a name="l15629"></a><span class="lineno">15629</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l15630"></a><span class="lineno">15630</span>&#160;</div><div class="line"><a name="l15640"></a><span class="lineno">15640</span>&#160;<span class="preprocessor">#define CMP_RD_SCR_COUT(base) ((CMP_SCR_REG(base) &amp; CMP_SCR_COUT_MASK) &gt;&gt; CMP_SCR_COUT_SHIFT)</span></div><div class="line"><a name="l15641"></a><span class="lineno">15641</span>&#160;<span class="preprocessor">#define CMP_BRD_SCR_COUT(base) (BITBAND_ACCESS8(&amp;CMP_SCR_REG(base), CMP_SCR_COUT_SHIFT))</span></div><div class="line"><a name="l15642"></a><span class="lineno">15642</span>&#160;</div><div class="line"><a name="l15657"></a><span class="lineno">15657</span>&#160;<span class="preprocessor">#define CMP_RD_SCR_CFF(base) ((CMP_SCR_REG(base) &amp; CMP_SCR_CFF_MASK) &gt;&gt; CMP_SCR_CFF_SHIFT)</span></div><div class="line"><a name="l15658"></a><span class="lineno">15658</span>&#160;<span class="preprocessor">#define CMP_BRD_SCR_CFF(base) (BITBAND_ACCESS8(&amp;CMP_SCR_REG(base), CMP_SCR_CFF_SHIFT))</span></div><div class="line"><a name="l15659"></a><span class="lineno">15659</span>&#160;</div><div class="line"><a name="l15661"></a><span class="lineno">15661</span>&#160;<span class="preprocessor">#define CMP_WR_SCR_CFF(base, value) (CMP_RMW_SCR(base, (CMP_SCR_CFF_MASK | CMP_SCR_CFR_MASK), CMP_SCR_CFF(value)))</span></div><div class="line"><a name="l15662"></a><span class="lineno">15662</span>&#160;<span class="preprocessor">#define CMP_BWR_SCR_CFF(base, value) (BITBAND_ACCESS8(&amp;CMP_SCR_REG(base), CMP_SCR_CFF_SHIFT) = (value))</span></div><div class="line"><a name="l15663"></a><span class="lineno">15663</span>&#160;</div><div class="line"><a name="l15678"></a><span class="lineno">15678</span>&#160;<span class="preprocessor">#define CMP_RD_SCR_CFR(base) ((CMP_SCR_REG(base) &amp; CMP_SCR_CFR_MASK) &gt;&gt; CMP_SCR_CFR_SHIFT)</span></div><div class="line"><a name="l15679"></a><span class="lineno">15679</span>&#160;<span class="preprocessor">#define CMP_BRD_SCR_CFR(base) (BITBAND_ACCESS8(&amp;CMP_SCR_REG(base), CMP_SCR_CFR_SHIFT))</span></div><div class="line"><a name="l15680"></a><span class="lineno">15680</span>&#160;</div><div class="line"><a name="l15682"></a><span class="lineno">15682</span>&#160;<span class="preprocessor">#define CMP_WR_SCR_CFR(base, value) (CMP_RMW_SCR(base, (CMP_SCR_CFR_MASK | CMP_SCR_CFF_MASK), CMP_SCR_CFR(value)))</span></div><div class="line"><a name="l15683"></a><span class="lineno">15683</span>&#160;<span class="preprocessor">#define CMP_BWR_SCR_CFR(base, value) (BITBAND_ACCESS8(&amp;CMP_SCR_REG(base), CMP_SCR_CFR_SHIFT) = (value))</span></div><div class="line"><a name="l15684"></a><span class="lineno">15684</span>&#160;</div><div class="line"><a name="l15698"></a><span class="lineno">15698</span>&#160;<span class="preprocessor">#define CMP_RD_SCR_IEF(base) ((CMP_SCR_REG(base) &amp; CMP_SCR_IEF_MASK) &gt;&gt; CMP_SCR_IEF_SHIFT)</span></div><div class="line"><a name="l15699"></a><span class="lineno">15699</span>&#160;<span class="preprocessor">#define CMP_BRD_SCR_IEF(base) (BITBAND_ACCESS8(&amp;CMP_SCR_REG(base), CMP_SCR_IEF_SHIFT))</span></div><div class="line"><a name="l15700"></a><span class="lineno">15700</span>&#160;</div><div class="line"><a name="l15702"></a><span class="lineno">15702</span>&#160;<span class="preprocessor">#define CMP_WR_SCR_IEF(base, value) (CMP_RMW_SCR(base, (CMP_SCR_IEF_MASK | CMP_SCR_CFF_MASK | CMP_SCR_CFR_MASK), CMP_SCR_IEF(value)))</span></div><div class="line"><a name="l15703"></a><span class="lineno">15703</span>&#160;<span class="preprocessor">#define CMP_BWR_SCR_IEF(base, value) (BITBAND_ACCESS8(&amp;CMP_SCR_REG(base), CMP_SCR_IEF_SHIFT) = (value))</span></div><div class="line"><a name="l15704"></a><span class="lineno">15704</span>&#160;</div><div class="line"><a name="l15718"></a><span class="lineno">15718</span>&#160;<span class="preprocessor">#define CMP_RD_SCR_IER(base) ((CMP_SCR_REG(base) &amp; CMP_SCR_IER_MASK) &gt;&gt; CMP_SCR_IER_SHIFT)</span></div><div class="line"><a name="l15719"></a><span class="lineno">15719</span>&#160;<span class="preprocessor">#define CMP_BRD_SCR_IER(base) (BITBAND_ACCESS8(&amp;CMP_SCR_REG(base), CMP_SCR_IER_SHIFT))</span></div><div class="line"><a name="l15720"></a><span class="lineno">15720</span>&#160;</div><div class="line"><a name="l15722"></a><span class="lineno">15722</span>&#160;<span class="preprocessor">#define CMP_WR_SCR_IER(base, value) (CMP_RMW_SCR(base, (CMP_SCR_IER_MASK | CMP_SCR_CFF_MASK | CMP_SCR_CFR_MASK), CMP_SCR_IER(value)))</span></div><div class="line"><a name="l15723"></a><span class="lineno">15723</span>&#160;<span class="preprocessor">#define CMP_BWR_SCR_IER(base, value) (BITBAND_ACCESS8(&amp;CMP_SCR_REG(base), CMP_SCR_IER_SHIFT) = (value))</span></div><div class="line"><a name="l15724"></a><span class="lineno">15724</span>&#160;</div><div class="line"><a name="l15738"></a><span class="lineno">15738</span>&#160;<span class="preprocessor">#define CMP_RD_SCR_DMAEN(base) ((CMP_SCR_REG(base) &amp; CMP_SCR_DMAEN_MASK) &gt;&gt; CMP_SCR_DMAEN_SHIFT)</span></div><div class="line"><a name="l15739"></a><span class="lineno">15739</span>&#160;<span class="preprocessor">#define CMP_BRD_SCR_DMAEN(base) (BITBAND_ACCESS8(&amp;CMP_SCR_REG(base), CMP_SCR_DMAEN_SHIFT))</span></div><div class="line"><a name="l15740"></a><span class="lineno">15740</span>&#160;</div><div class="line"><a name="l15742"></a><span class="lineno">15742</span>&#160;<span class="preprocessor">#define CMP_WR_SCR_DMAEN(base, value) (CMP_RMW_SCR(base, (CMP_SCR_DMAEN_MASK | CMP_SCR_CFF_MASK | CMP_SCR_CFR_MASK), CMP_SCR_DMAEN(value)))</span></div><div class="line"><a name="l15743"></a><span class="lineno">15743</span>&#160;<span class="preprocessor">#define CMP_BWR_SCR_DMAEN(base, value) (BITBAND_ACCESS8(&amp;CMP_SCR_REG(base), CMP_SCR_DMAEN_SHIFT) = (value))</span></div><div class="line"><a name="l15744"></a><span class="lineno">15744</span>&#160;</div><div class="line"><a name="l15759"></a><span class="lineno">15759</span>&#160;<span class="preprocessor">#define CMP_RD_DACCR(base)       (CMP_DACCR_REG(base))</span></div><div class="line"><a name="l15760"></a><span class="lineno">15760</span>&#160;<span class="preprocessor">#define CMP_WR_DACCR(base, value) (CMP_DACCR_REG(base) = (value))</span></div><div class="line"><a name="l15761"></a><span class="lineno">15761</span>&#160;<span class="preprocessor">#define CMP_RMW_DACCR(base, mask, value) (CMP_WR_DACCR(base, (CMP_RD_DACCR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l15762"></a><span class="lineno">15762</span>&#160;<span class="preprocessor">#define CMP_SET_DACCR(base, value) (CMP_WR_DACCR(base, CMP_RD_DACCR(base) |  (value)))</span></div><div class="line"><a name="l15763"></a><span class="lineno">15763</span>&#160;<span class="preprocessor">#define CMP_CLR_DACCR(base, value) (CMP_WR_DACCR(base, CMP_RD_DACCR(base) &amp; ~(value)))</span></div><div class="line"><a name="l15764"></a><span class="lineno">15764</span>&#160;<span class="preprocessor">#define CMP_TOG_DACCR(base, value) (CMP_WR_DACCR(base, CMP_RD_DACCR(base) ^  (value)))</span></div><div class="line"><a name="l15765"></a><span class="lineno">15765</span>&#160;</div><div class="line"><a name="l15767"></a><span class="lineno">15767</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l15768"></a><span class="lineno">15768</span>&#160;<span class="comment"> * Constants &amp; macros for individual CMP_DACCR bitfields</span></div><div class="line"><a name="l15769"></a><span class="lineno">15769</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l15770"></a><span class="lineno">15770</span>&#160;</div><div class="line"><a name="l15779"></a><span class="lineno">15779</span>&#160;<span class="preprocessor">#define CMP_RD_DACCR_VOSEL(base) ((CMP_DACCR_REG(base) &amp; CMP_DACCR_VOSEL_MASK) &gt;&gt; CMP_DACCR_VOSEL_SHIFT)</span></div><div class="line"><a name="l15780"></a><span class="lineno">15780</span>&#160;<span class="preprocessor">#define CMP_BRD_DACCR_VOSEL(base) (CMP_RD_DACCR_VOSEL(base))</span></div><div class="line"><a name="l15781"></a><span class="lineno">15781</span>&#160;</div><div class="line"><a name="l15783"></a><span class="lineno">15783</span>&#160;<span class="preprocessor">#define CMP_WR_DACCR_VOSEL(base, value) (CMP_RMW_DACCR(base, CMP_DACCR_VOSEL_MASK, CMP_DACCR_VOSEL(value)))</span></div><div class="line"><a name="l15784"></a><span class="lineno">15784</span>&#160;<span class="preprocessor">#define CMP_BWR_DACCR_VOSEL(base, value) (CMP_WR_DACCR_VOSEL(base, value))</span></div><div class="line"><a name="l15785"></a><span class="lineno">15785</span>&#160;</div><div class="line"><a name="l15796"></a><span class="lineno">15796</span>&#160;<span class="preprocessor">#define CMP_RD_DACCR_VRSEL(base) ((CMP_DACCR_REG(base) &amp; CMP_DACCR_VRSEL_MASK) &gt;&gt; CMP_DACCR_VRSEL_SHIFT)</span></div><div class="line"><a name="l15797"></a><span class="lineno">15797</span>&#160;<span class="preprocessor">#define CMP_BRD_DACCR_VRSEL(base) (BITBAND_ACCESS8(&amp;CMP_DACCR_REG(base), CMP_DACCR_VRSEL_SHIFT))</span></div><div class="line"><a name="l15798"></a><span class="lineno">15798</span>&#160;</div><div class="line"><a name="l15800"></a><span class="lineno">15800</span>&#160;<span class="preprocessor">#define CMP_WR_DACCR_VRSEL(base, value) (CMP_RMW_DACCR(base, CMP_DACCR_VRSEL_MASK, CMP_DACCR_VRSEL(value)))</span></div><div class="line"><a name="l15801"></a><span class="lineno">15801</span>&#160;<span class="preprocessor">#define CMP_BWR_DACCR_VRSEL(base, value) (BITBAND_ACCESS8(&amp;CMP_DACCR_REG(base), CMP_DACCR_VRSEL_SHIFT) = (value))</span></div><div class="line"><a name="l15802"></a><span class="lineno">15802</span>&#160;</div><div class="line"><a name="l15816"></a><span class="lineno">15816</span>&#160;<span class="preprocessor">#define CMP_RD_DACCR_DACEN(base) ((CMP_DACCR_REG(base) &amp; CMP_DACCR_DACEN_MASK) &gt;&gt; CMP_DACCR_DACEN_SHIFT)</span></div><div class="line"><a name="l15817"></a><span class="lineno">15817</span>&#160;<span class="preprocessor">#define CMP_BRD_DACCR_DACEN(base) (BITBAND_ACCESS8(&amp;CMP_DACCR_REG(base), CMP_DACCR_DACEN_SHIFT))</span></div><div class="line"><a name="l15818"></a><span class="lineno">15818</span>&#160;</div><div class="line"><a name="l15820"></a><span class="lineno">15820</span>&#160;<span class="preprocessor">#define CMP_WR_DACCR_DACEN(base, value) (CMP_RMW_DACCR(base, CMP_DACCR_DACEN_MASK, CMP_DACCR_DACEN(value)))</span></div><div class="line"><a name="l15821"></a><span class="lineno">15821</span>&#160;<span class="preprocessor">#define CMP_BWR_DACCR_DACEN(base, value) (BITBAND_ACCESS8(&amp;CMP_DACCR_REG(base), CMP_DACCR_DACEN_SHIFT) = (value))</span></div><div class="line"><a name="l15822"></a><span class="lineno">15822</span>&#160;</div><div class="line"><a name="l15837"></a><span class="lineno">15837</span>&#160;<span class="preprocessor">#define CMP_RD_MUXCR(base)       (CMP_MUXCR_REG(base))</span></div><div class="line"><a name="l15838"></a><span class="lineno">15838</span>&#160;<span class="preprocessor">#define CMP_WR_MUXCR(base, value) (CMP_MUXCR_REG(base) = (value))</span></div><div class="line"><a name="l15839"></a><span class="lineno">15839</span>&#160;<span class="preprocessor">#define CMP_RMW_MUXCR(base, mask, value) (CMP_WR_MUXCR(base, (CMP_RD_MUXCR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l15840"></a><span class="lineno">15840</span>&#160;<span class="preprocessor">#define CMP_SET_MUXCR(base, value) (CMP_WR_MUXCR(base, CMP_RD_MUXCR(base) |  (value)))</span></div><div class="line"><a name="l15841"></a><span class="lineno">15841</span>&#160;<span class="preprocessor">#define CMP_CLR_MUXCR(base, value) (CMP_WR_MUXCR(base, CMP_RD_MUXCR(base) &amp; ~(value)))</span></div><div class="line"><a name="l15842"></a><span class="lineno">15842</span>&#160;<span class="preprocessor">#define CMP_TOG_MUXCR(base, value) (CMP_WR_MUXCR(base, CMP_RD_MUXCR(base) ^  (value)))</span></div><div class="line"><a name="l15843"></a><span class="lineno">15843</span>&#160;</div><div class="line"><a name="l15845"></a><span class="lineno">15845</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l15846"></a><span class="lineno">15846</span>&#160;<span class="comment"> * Constants &amp; macros for individual CMP_MUXCR bitfields</span></div><div class="line"><a name="l15847"></a><span class="lineno">15847</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l15848"></a><span class="lineno">15848</span>&#160;</div><div class="line"><a name="l15869"></a><span class="lineno">15869</span>&#160;<span class="preprocessor">#define CMP_RD_MUXCR_MSEL(base) ((CMP_MUXCR_REG(base) &amp; CMP_MUXCR_MSEL_MASK) &gt;&gt; CMP_MUXCR_MSEL_SHIFT)</span></div><div class="line"><a name="l15870"></a><span class="lineno">15870</span>&#160;<span class="preprocessor">#define CMP_BRD_MUXCR_MSEL(base) (CMP_RD_MUXCR_MSEL(base))</span></div><div class="line"><a name="l15871"></a><span class="lineno">15871</span>&#160;</div><div class="line"><a name="l15873"></a><span class="lineno">15873</span>&#160;<span class="preprocessor">#define CMP_WR_MUXCR_MSEL(base, value) (CMP_RMW_MUXCR(base, CMP_MUXCR_MSEL_MASK, CMP_MUXCR_MSEL(value)))</span></div><div class="line"><a name="l15874"></a><span class="lineno">15874</span>&#160;<span class="preprocessor">#define CMP_BWR_MUXCR_MSEL(base, value) (CMP_WR_MUXCR_MSEL(base, value))</span></div><div class="line"><a name="l15875"></a><span class="lineno">15875</span>&#160;</div><div class="line"><a name="l15897"></a><span class="lineno">15897</span>&#160;<span class="preprocessor">#define CMP_RD_MUXCR_PSEL(base) ((CMP_MUXCR_REG(base) &amp; CMP_MUXCR_PSEL_MASK) &gt;&gt; CMP_MUXCR_PSEL_SHIFT)</span></div><div class="line"><a name="l15898"></a><span class="lineno">15898</span>&#160;<span class="preprocessor">#define CMP_BRD_MUXCR_PSEL(base) (CMP_RD_MUXCR_PSEL(base))</span></div><div class="line"><a name="l15899"></a><span class="lineno">15899</span>&#160;</div><div class="line"><a name="l15901"></a><span class="lineno">15901</span>&#160;<span class="preprocessor">#define CMP_WR_MUXCR_PSEL(base, value) (CMP_RMW_MUXCR(base, CMP_MUXCR_PSEL_MASK, CMP_MUXCR_PSEL(value)))</span></div><div class="line"><a name="l15902"></a><span class="lineno">15902</span>&#160;<span class="preprocessor">#define CMP_BWR_MUXCR_PSEL(base, value) (CMP_WR_MUXCR_PSEL(base, value))</span></div><div class="line"><a name="l15903"></a><span class="lineno">15903</span>&#160;</div><div class="line"><a name="l15918"></a><span class="lineno">15918</span>&#160;<span class="preprocessor">#define CMP_RD_MUXCR_PSTM(base) ((CMP_MUXCR_REG(base) &amp; CMP_MUXCR_PSTM_MASK) &gt;&gt; CMP_MUXCR_PSTM_SHIFT)</span></div><div class="line"><a name="l15919"></a><span class="lineno">15919</span>&#160;<span class="preprocessor">#define CMP_BRD_MUXCR_PSTM(base) (BITBAND_ACCESS8(&amp;CMP_MUXCR_REG(base), CMP_MUXCR_PSTM_SHIFT))</span></div><div class="line"><a name="l15920"></a><span class="lineno">15920</span>&#160;</div><div class="line"><a name="l15922"></a><span class="lineno">15922</span>&#160;<span class="preprocessor">#define CMP_WR_MUXCR_PSTM(base, value) (CMP_RMW_MUXCR(base, CMP_MUXCR_PSTM_MASK, CMP_MUXCR_PSTM(value)))</span></div><div class="line"><a name="l15923"></a><span class="lineno">15923</span>&#160;<span class="preprocessor">#define CMP_BWR_MUXCR_PSTM(base, value) (BITBAND_ACCESS8(&amp;CMP_MUXCR_REG(base), CMP_MUXCR_PSTM_SHIFT) = (value))</span></div><div class="line"><a name="l15924"></a><span class="lineno">15924</span>&#160;</div><div class="line"><a name="l15926"></a><span class="lineno">15926</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l15927"></a><span class="lineno">15927</span>&#160;<span class="comment"> * MK64F12 CMT</span></div><div class="line"><a name="l15928"></a><span class="lineno">15928</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l15929"></a><span class="lineno">15929</span>&#160;<span class="comment"> * Carrier Modulator Transmitter</span></div><div class="line"><a name="l15930"></a><span class="lineno">15930</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l15931"></a><span class="lineno">15931</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l15932"></a><span class="lineno">15932</span>&#160;<span class="comment"> * - CMT_CGH1 - CMT Carrier Generator High Data Register 1</span></div><div class="line"><a name="l15933"></a><span class="lineno">15933</span>&#160;<span class="comment"> * - CMT_CGL1 - CMT Carrier Generator Low Data Register 1</span></div><div class="line"><a name="l15934"></a><span class="lineno">15934</span>&#160;<span class="comment"> * - CMT_CGH2 - CMT Carrier Generator High Data Register 2</span></div><div class="line"><a name="l15935"></a><span class="lineno">15935</span>&#160;<span class="comment"> * - CMT_CGL2 - CMT Carrier Generator Low Data Register 2</span></div><div class="line"><a name="l15936"></a><span class="lineno">15936</span>&#160;<span class="comment"> * - CMT_OC - CMT Output Control Register</span></div><div class="line"><a name="l15937"></a><span class="lineno">15937</span>&#160;<span class="comment"> * - CMT_MSC - CMT Modulator Status and Control Register</span></div><div class="line"><a name="l15938"></a><span class="lineno">15938</span>&#160;<span class="comment"> * - CMT_CMD1 - CMT Modulator Data Register Mark High</span></div><div class="line"><a name="l15939"></a><span class="lineno">15939</span>&#160;<span class="comment"> * - CMT_CMD2 - CMT Modulator Data Register Mark Low</span></div><div class="line"><a name="l15940"></a><span class="lineno">15940</span>&#160;<span class="comment"> * - CMT_CMD3 - CMT Modulator Data Register Space High</span></div><div class="line"><a name="l15941"></a><span class="lineno">15941</span>&#160;<span class="comment"> * - CMT_CMD4 - CMT Modulator Data Register Space Low</span></div><div class="line"><a name="l15942"></a><span class="lineno">15942</span>&#160;<span class="comment"> * - CMT_PPS - CMT Primary Prescaler Register</span></div><div class="line"><a name="l15943"></a><span class="lineno">15943</span>&#160;<span class="comment"> * - CMT_DMA - CMT Direct Memory Access Register</span></div><div class="line"><a name="l15944"></a><span class="lineno">15944</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l15945"></a><span class="lineno">15945</span>&#160;</div><div class="line"><a name="l15946"></a><span class="lineno">15946</span>&#160;<span class="preprocessor">#define CMT_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l15947"></a><span class="lineno">15947</span>&#160;<span class="preprocessor">#define CMT_IDX (0U) </span></div><div class="line"><a name="l15965"></a><span class="lineno">15965</span>&#160;<span class="preprocessor">#define CMT_RD_CGH1(base)        (CMT_CGH1_REG(base))</span></div><div class="line"><a name="l15966"></a><span class="lineno">15966</span>&#160;<span class="preprocessor">#define CMT_WR_CGH1(base, value) (CMT_CGH1_REG(base) = (value))</span></div><div class="line"><a name="l15967"></a><span class="lineno">15967</span>&#160;<span class="preprocessor">#define CMT_RMW_CGH1(base, mask, value) (CMT_WR_CGH1(base, (CMT_RD_CGH1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l15968"></a><span class="lineno">15968</span>&#160;<span class="preprocessor">#define CMT_SET_CGH1(base, value) (CMT_WR_CGH1(base, CMT_RD_CGH1(base) |  (value)))</span></div><div class="line"><a name="l15969"></a><span class="lineno">15969</span>&#160;<span class="preprocessor">#define CMT_CLR_CGH1(base, value) (CMT_WR_CGH1(base, CMT_RD_CGH1(base) &amp; ~(value)))</span></div><div class="line"><a name="l15970"></a><span class="lineno">15970</span>&#160;<span class="preprocessor">#define CMT_TOG_CGH1(base, value) (CMT_WR_CGH1(base, CMT_RD_CGH1(base) ^  (value)))</span></div><div class="line"><a name="l15971"></a><span class="lineno">15971</span>&#160;</div><div class="line"><a name="l15989"></a><span class="lineno">15989</span>&#160;<span class="preprocessor">#define CMT_RD_CGL1(base)        (CMT_CGL1_REG(base))</span></div><div class="line"><a name="l15990"></a><span class="lineno">15990</span>&#160;<span class="preprocessor">#define CMT_WR_CGL1(base, value) (CMT_CGL1_REG(base) = (value))</span></div><div class="line"><a name="l15991"></a><span class="lineno">15991</span>&#160;<span class="preprocessor">#define CMT_RMW_CGL1(base, mask, value) (CMT_WR_CGL1(base, (CMT_RD_CGL1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l15992"></a><span class="lineno">15992</span>&#160;<span class="preprocessor">#define CMT_SET_CGL1(base, value) (CMT_WR_CGL1(base, CMT_RD_CGL1(base) |  (value)))</span></div><div class="line"><a name="l15993"></a><span class="lineno">15993</span>&#160;<span class="preprocessor">#define CMT_CLR_CGL1(base, value) (CMT_WR_CGL1(base, CMT_RD_CGL1(base) &amp; ~(value)))</span></div><div class="line"><a name="l15994"></a><span class="lineno">15994</span>&#160;<span class="preprocessor">#define CMT_TOG_CGL1(base, value) (CMT_WR_CGL1(base, CMT_RD_CGL1(base) ^  (value)))</span></div><div class="line"><a name="l15995"></a><span class="lineno">15995</span>&#160;</div><div class="line"><a name="l16013"></a><span class="lineno">16013</span>&#160;<span class="preprocessor">#define CMT_RD_CGH2(base)        (CMT_CGH2_REG(base))</span></div><div class="line"><a name="l16014"></a><span class="lineno">16014</span>&#160;<span class="preprocessor">#define CMT_WR_CGH2(base, value) (CMT_CGH2_REG(base) = (value))</span></div><div class="line"><a name="l16015"></a><span class="lineno">16015</span>&#160;<span class="preprocessor">#define CMT_RMW_CGH2(base, mask, value) (CMT_WR_CGH2(base, (CMT_RD_CGH2(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l16016"></a><span class="lineno">16016</span>&#160;<span class="preprocessor">#define CMT_SET_CGH2(base, value) (CMT_WR_CGH2(base, CMT_RD_CGH2(base) |  (value)))</span></div><div class="line"><a name="l16017"></a><span class="lineno">16017</span>&#160;<span class="preprocessor">#define CMT_CLR_CGH2(base, value) (CMT_WR_CGH2(base, CMT_RD_CGH2(base) &amp; ~(value)))</span></div><div class="line"><a name="l16018"></a><span class="lineno">16018</span>&#160;<span class="preprocessor">#define CMT_TOG_CGH2(base, value) (CMT_WR_CGH2(base, CMT_RD_CGH2(base) ^  (value)))</span></div><div class="line"><a name="l16019"></a><span class="lineno">16019</span>&#160;</div><div class="line"><a name="l16037"></a><span class="lineno">16037</span>&#160;<span class="preprocessor">#define CMT_RD_CGL2(base)        (CMT_CGL2_REG(base))</span></div><div class="line"><a name="l16038"></a><span class="lineno">16038</span>&#160;<span class="preprocessor">#define CMT_WR_CGL2(base, value) (CMT_CGL2_REG(base) = (value))</span></div><div class="line"><a name="l16039"></a><span class="lineno">16039</span>&#160;<span class="preprocessor">#define CMT_RMW_CGL2(base, mask, value) (CMT_WR_CGL2(base, (CMT_RD_CGL2(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l16040"></a><span class="lineno">16040</span>&#160;<span class="preprocessor">#define CMT_SET_CGL2(base, value) (CMT_WR_CGL2(base, CMT_RD_CGL2(base) |  (value)))</span></div><div class="line"><a name="l16041"></a><span class="lineno">16041</span>&#160;<span class="preprocessor">#define CMT_CLR_CGL2(base, value) (CMT_WR_CGL2(base, CMT_RD_CGL2(base) &amp; ~(value)))</span></div><div class="line"><a name="l16042"></a><span class="lineno">16042</span>&#160;<span class="preprocessor">#define CMT_TOG_CGL2(base, value) (CMT_WR_CGL2(base, CMT_RD_CGL2(base) ^  (value)))</span></div><div class="line"><a name="l16043"></a><span class="lineno">16043</span>&#160;</div><div class="line"><a name="l16060"></a><span class="lineno">16060</span>&#160;<span class="preprocessor">#define CMT_RD_OC(base)          (CMT_OC_REG(base))</span></div><div class="line"><a name="l16061"></a><span class="lineno">16061</span>&#160;<span class="preprocessor">#define CMT_WR_OC(base, value)   (CMT_OC_REG(base) = (value))</span></div><div class="line"><a name="l16062"></a><span class="lineno">16062</span>&#160;<span class="preprocessor">#define CMT_RMW_OC(base, mask, value) (CMT_WR_OC(base, (CMT_RD_OC(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l16063"></a><span class="lineno">16063</span>&#160;<span class="preprocessor">#define CMT_SET_OC(base, value)  (CMT_WR_OC(base, CMT_RD_OC(base) |  (value)))</span></div><div class="line"><a name="l16064"></a><span class="lineno">16064</span>&#160;<span class="preprocessor">#define CMT_CLR_OC(base, value)  (CMT_WR_OC(base, CMT_RD_OC(base) &amp; ~(value)))</span></div><div class="line"><a name="l16065"></a><span class="lineno">16065</span>&#160;<span class="preprocessor">#define CMT_TOG_OC(base, value)  (CMT_WR_OC(base, CMT_RD_OC(base) ^  (value)))</span></div><div class="line"><a name="l16066"></a><span class="lineno">16066</span>&#160;</div><div class="line"><a name="l16068"></a><span class="lineno">16068</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l16069"></a><span class="lineno">16069</span>&#160;<span class="comment"> * Constants &amp; macros for individual CMT_OC bitfields</span></div><div class="line"><a name="l16070"></a><span class="lineno">16070</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l16071"></a><span class="lineno">16071</span>&#160;</div><div class="line"><a name="l16088"></a><span class="lineno">16088</span>&#160;<span class="preprocessor">#define CMT_RD_OC_IROPEN(base) ((CMT_OC_REG(base) &amp; CMT_OC_IROPEN_MASK) &gt;&gt; CMT_OC_IROPEN_SHIFT)</span></div><div class="line"><a name="l16089"></a><span class="lineno">16089</span>&#160;<span class="preprocessor">#define CMT_BRD_OC_IROPEN(base) (BITBAND_ACCESS8(&amp;CMT_OC_REG(base), CMT_OC_IROPEN_SHIFT))</span></div><div class="line"><a name="l16090"></a><span class="lineno">16090</span>&#160;</div><div class="line"><a name="l16092"></a><span class="lineno">16092</span>&#160;<span class="preprocessor">#define CMT_WR_OC_IROPEN(base, value) (CMT_RMW_OC(base, CMT_OC_IROPEN_MASK, CMT_OC_IROPEN(value)))</span></div><div class="line"><a name="l16093"></a><span class="lineno">16093</span>&#160;<span class="preprocessor">#define CMT_BWR_OC_IROPEN(base, value) (BITBAND_ACCESS8(&amp;CMT_OC_REG(base), CMT_OC_IROPEN_SHIFT) = (value))</span></div><div class="line"><a name="l16094"></a><span class="lineno">16094</span>&#160;</div><div class="line"><a name="l16107"></a><span class="lineno">16107</span>&#160;<span class="preprocessor">#define CMT_RD_OC_CMTPOL(base) ((CMT_OC_REG(base) &amp; CMT_OC_CMTPOL_MASK) &gt;&gt; CMT_OC_CMTPOL_SHIFT)</span></div><div class="line"><a name="l16108"></a><span class="lineno">16108</span>&#160;<span class="preprocessor">#define CMT_BRD_OC_CMTPOL(base) (BITBAND_ACCESS8(&amp;CMT_OC_REG(base), CMT_OC_CMTPOL_SHIFT))</span></div><div class="line"><a name="l16109"></a><span class="lineno">16109</span>&#160;</div><div class="line"><a name="l16111"></a><span class="lineno">16111</span>&#160;<span class="preprocessor">#define CMT_WR_OC_CMTPOL(base, value) (CMT_RMW_OC(base, CMT_OC_CMTPOL_MASK, CMT_OC_CMTPOL(value)))</span></div><div class="line"><a name="l16112"></a><span class="lineno">16112</span>&#160;<span class="preprocessor">#define CMT_BWR_OC_CMTPOL(base, value) (BITBAND_ACCESS8(&amp;CMT_OC_REG(base), CMT_OC_CMTPOL_SHIFT) = (value))</span></div><div class="line"><a name="l16113"></a><span class="lineno">16113</span>&#160;</div><div class="line"><a name="l16123"></a><span class="lineno">16123</span>&#160;<span class="preprocessor">#define CMT_RD_OC_IROL(base) ((CMT_OC_REG(base) &amp; CMT_OC_IROL_MASK) &gt;&gt; CMT_OC_IROL_SHIFT)</span></div><div class="line"><a name="l16124"></a><span class="lineno">16124</span>&#160;<span class="preprocessor">#define CMT_BRD_OC_IROL(base) (BITBAND_ACCESS8(&amp;CMT_OC_REG(base), CMT_OC_IROL_SHIFT))</span></div><div class="line"><a name="l16125"></a><span class="lineno">16125</span>&#160;</div><div class="line"><a name="l16127"></a><span class="lineno">16127</span>&#160;<span class="preprocessor">#define CMT_WR_OC_IROL(base, value) (CMT_RMW_OC(base, CMT_OC_IROL_MASK, CMT_OC_IROL(value)))</span></div><div class="line"><a name="l16128"></a><span class="lineno">16128</span>&#160;<span class="preprocessor">#define CMT_BWR_OC_IROL(base, value) (BITBAND_ACCESS8(&amp;CMT_OC_REG(base), CMT_OC_IROL_SHIFT) = (value))</span></div><div class="line"><a name="l16129"></a><span class="lineno">16129</span>&#160;</div><div class="line"><a name="l16149"></a><span class="lineno">16149</span>&#160;<span class="preprocessor">#define CMT_RD_MSC(base)         (CMT_MSC_REG(base))</span></div><div class="line"><a name="l16150"></a><span class="lineno">16150</span>&#160;<span class="preprocessor">#define CMT_WR_MSC(base, value)  (CMT_MSC_REG(base) = (value))</span></div><div class="line"><a name="l16151"></a><span class="lineno">16151</span>&#160;<span class="preprocessor">#define CMT_RMW_MSC(base, mask, value) (CMT_WR_MSC(base, (CMT_RD_MSC(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l16152"></a><span class="lineno">16152</span>&#160;<span class="preprocessor">#define CMT_SET_MSC(base, value) (CMT_WR_MSC(base, CMT_RD_MSC(base) |  (value)))</span></div><div class="line"><a name="l16153"></a><span class="lineno">16153</span>&#160;<span class="preprocessor">#define CMT_CLR_MSC(base, value) (CMT_WR_MSC(base, CMT_RD_MSC(base) &amp; ~(value)))</span></div><div class="line"><a name="l16154"></a><span class="lineno">16154</span>&#160;<span class="preprocessor">#define CMT_TOG_MSC(base, value) (CMT_WR_MSC(base, CMT_RD_MSC(base) ^  (value)))</span></div><div class="line"><a name="l16155"></a><span class="lineno">16155</span>&#160;</div><div class="line"><a name="l16157"></a><span class="lineno">16157</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l16158"></a><span class="lineno">16158</span>&#160;<span class="comment"> * Constants &amp; macros for individual CMT_MSC bitfields</span></div><div class="line"><a name="l16159"></a><span class="lineno">16159</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l16160"></a><span class="lineno">16160</span>&#160;</div><div class="line"><a name="l16178"></a><span class="lineno">16178</span>&#160;<span class="preprocessor">#define CMT_RD_MSC_MCGEN(base) ((CMT_MSC_REG(base) &amp; CMT_MSC_MCGEN_MASK) &gt;&gt; CMT_MSC_MCGEN_SHIFT)</span></div><div class="line"><a name="l16179"></a><span class="lineno">16179</span>&#160;<span class="preprocessor">#define CMT_BRD_MSC_MCGEN(base) (BITBAND_ACCESS8(&amp;CMT_MSC_REG(base), CMT_MSC_MCGEN_SHIFT))</span></div><div class="line"><a name="l16180"></a><span class="lineno">16180</span>&#160;</div><div class="line"><a name="l16182"></a><span class="lineno">16182</span>&#160;<span class="preprocessor">#define CMT_WR_MSC_MCGEN(base, value) (CMT_RMW_MSC(base, CMT_MSC_MCGEN_MASK, CMT_MSC_MCGEN(value)))</span></div><div class="line"><a name="l16183"></a><span class="lineno">16183</span>&#160;<span class="preprocessor">#define CMT_BWR_MSC_MCGEN(base, value) (BITBAND_ACCESS8(&amp;CMT_MSC_REG(base), CMT_MSC_MCGEN_SHIFT) = (value))</span></div><div class="line"><a name="l16184"></a><span class="lineno">16184</span>&#160;</div><div class="line"><a name="l16197"></a><span class="lineno">16197</span>&#160;<span class="preprocessor">#define CMT_RD_MSC_EOCIE(base) ((CMT_MSC_REG(base) &amp; CMT_MSC_EOCIE_MASK) &gt;&gt; CMT_MSC_EOCIE_SHIFT)</span></div><div class="line"><a name="l16198"></a><span class="lineno">16198</span>&#160;<span class="preprocessor">#define CMT_BRD_MSC_EOCIE(base) (BITBAND_ACCESS8(&amp;CMT_MSC_REG(base), CMT_MSC_EOCIE_SHIFT))</span></div><div class="line"><a name="l16199"></a><span class="lineno">16199</span>&#160;</div><div class="line"><a name="l16201"></a><span class="lineno">16201</span>&#160;<span class="preprocessor">#define CMT_WR_MSC_EOCIE(base, value) (CMT_RMW_MSC(base, CMT_MSC_EOCIE_MASK, CMT_MSC_EOCIE(value)))</span></div><div class="line"><a name="l16202"></a><span class="lineno">16202</span>&#160;<span class="preprocessor">#define CMT_BWR_MSC_EOCIE(base, value) (BITBAND_ACCESS8(&amp;CMT_MSC_REG(base), CMT_MSC_EOCIE_SHIFT) = (value))</span></div><div class="line"><a name="l16203"></a><span class="lineno">16203</span>&#160;</div><div class="line"><a name="l16216"></a><span class="lineno">16216</span>&#160;<span class="preprocessor">#define CMT_RD_MSC_FSK(base) ((CMT_MSC_REG(base) &amp; CMT_MSC_FSK_MASK) &gt;&gt; CMT_MSC_FSK_SHIFT)</span></div><div class="line"><a name="l16217"></a><span class="lineno">16217</span>&#160;<span class="preprocessor">#define CMT_BRD_MSC_FSK(base) (BITBAND_ACCESS8(&amp;CMT_MSC_REG(base), CMT_MSC_FSK_SHIFT))</span></div><div class="line"><a name="l16218"></a><span class="lineno">16218</span>&#160;</div><div class="line"><a name="l16220"></a><span class="lineno">16220</span>&#160;<span class="preprocessor">#define CMT_WR_MSC_FSK(base, value) (CMT_RMW_MSC(base, CMT_MSC_FSK_MASK, CMT_MSC_FSK(value)))</span></div><div class="line"><a name="l16221"></a><span class="lineno">16221</span>&#160;<span class="preprocessor">#define CMT_BWR_MSC_FSK(base, value) (BITBAND_ACCESS8(&amp;CMT_MSC_REG(base), CMT_MSC_FSK_SHIFT) = (value))</span></div><div class="line"><a name="l16222"></a><span class="lineno">16222</span>&#160;</div><div class="line"><a name="l16240"></a><span class="lineno">16240</span>&#160;<span class="preprocessor">#define CMT_RD_MSC_BASE(base) ((CMT_MSC_REG(base) &amp; CMT_MSC_BASE_MASK) &gt;&gt; CMT_MSC_BASE_SHIFT)</span></div><div class="line"><a name="l16241"></a><span class="lineno">16241</span>&#160;<span class="preprocessor">#define CMT_BRD_MSC_BASE(base) (BITBAND_ACCESS8(&amp;CMT_MSC_REG(base), CMT_MSC_BASE_SHIFT))</span></div><div class="line"><a name="l16242"></a><span class="lineno">16242</span>&#160;</div><div class="line"><a name="l16244"></a><span class="lineno">16244</span>&#160;<span class="preprocessor">#define CMT_WR_MSC_BASE(base, value) (CMT_RMW_MSC(base, CMT_MSC_BASE_MASK, CMT_MSC_BASE(value)))</span></div><div class="line"><a name="l16245"></a><span class="lineno">16245</span>&#160;<span class="preprocessor">#define CMT_BWR_MSC_BASE(base, value) (BITBAND_ACCESS8(&amp;CMT_MSC_REG(base), CMT_MSC_BASE_SHIFT) = (value))</span></div><div class="line"><a name="l16246"></a><span class="lineno">16246</span>&#160;</div><div class="line"><a name="l16259"></a><span class="lineno">16259</span>&#160;<span class="preprocessor">#define CMT_RD_MSC_EXSPC(base) ((CMT_MSC_REG(base) &amp; CMT_MSC_EXSPC_MASK) &gt;&gt; CMT_MSC_EXSPC_SHIFT)</span></div><div class="line"><a name="l16260"></a><span class="lineno">16260</span>&#160;<span class="preprocessor">#define CMT_BRD_MSC_EXSPC(base) (BITBAND_ACCESS8(&amp;CMT_MSC_REG(base), CMT_MSC_EXSPC_SHIFT))</span></div><div class="line"><a name="l16261"></a><span class="lineno">16261</span>&#160;</div><div class="line"><a name="l16263"></a><span class="lineno">16263</span>&#160;<span class="preprocessor">#define CMT_WR_MSC_EXSPC(base, value) (CMT_RMW_MSC(base, CMT_MSC_EXSPC_MASK, CMT_MSC_EXSPC(value)))</span></div><div class="line"><a name="l16264"></a><span class="lineno">16264</span>&#160;<span class="preprocessor">#define CMT_BWR_MSC_EXSPC(base, value) (BITBAND_ACCESS8(&amp;CMT_MSC_REG(base), CMT_MSC_EXSPC_SHIFT) = (value))</span></div><div class="line"><a name="l16265"></a><span class="lineno">16265</span>&#160;</div><div class="line"><a name="l16282"></a><span class="lineno">16282</span>&#160;<span class="preprocessor">#define CMT_RD_MSC_CMTDIV(base) ((CMT_MSC_REG(base) &amp; CMT_MSC_CMTDIV_MASK) &gt;&gt; CMT_MSC_CMTDIV_SHIFT)</span></div><div class="line"><a name="l16283"></a><span class="lineno">16283</span>&#160;<span class="preprocessor">#define CMT_BRD_MSC_CMTDIV(base) (CMT_RD_MSC_CMTDIV(base))</span></div><div class="line"><a name="l16284"></a><span class="lineno">16284</span>&#160;</div><div class="line"><a name="l16286"></a><span class="lineno">16286</span>&#160;<span class="preprocessor">#define CMT_WR_MSC_CMTDIV(base, value) (CMT_RMW_MSC(base, CMT_MSC_CMTDIV_MASK, CMT_MSC_CMTDIV(value)))</span></div><div class="line"><a name="l16287"></a><span class="lineno">16287</span>&#160;<span class="preprocessor">#define CMT_BWR_MSC_CMTDIV(base, value) (CMT_WR_MSC_CMTDIV(base, value))</span></div><div class="line"><a name="l16288"></a><span class="lineno">16288</span>&#160;</div><div class="line"><a name="l16308"></a><span class="lineno">16308</span>&#160;<span class="preprocessor">#define CMT_RD_MSC_EOCF(base) ((CMT_MSC_REG(base) &amp; CMT_MSC_EOCF_MASK) &gt;&gt; CMT_MSC_EOCF_SHIFT)</span></div><div class="line"><a name="l16309"></a><span class="lineno">16309</span>&#160;<span class="preprocessor">#define CMT_BRD_MSC_EOCF(base) (BITBAND_ACCESS8(&amp;CMT_MSC_REG(base), CMT_MSC_EOCF_SHIFT))</span></div><div class="line"><a name="l16310"></a><span class="lineno">16310</span>&#160;</div><div class="line"><a name="l16328"></a><span class="lineno">16328</span>&#160;<span class="preprocessor">#define CMT_RD_CMD1(base)        (CMT_CMD1_REG(base))</span></div><div class="line"><a name="l16329"></a><span class="lineno">16329</span>&#160;<span class="preprocessor">#define CMT_WR_CMD1(base, value) (CMT_CMD1_REG(base) = (value))</span></div><div class="line"><a name="l16330"></a><span class="lineno">16330</span>&#160;<span class="preprocessor">#define CMT_RMW_CMD1(base, mask, value) (CMT_WR_CMD1(base, (CMT_RD_CMD1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l16331"></a><span class="lineno">16331</span>&#160;<span class="preprocessor">#define CMT_SET_CMD1(base, value) (CMT_WR_CMD1(base, CMT_RD_CMD1(base) |  (value)))</span></div><div class="line"><a name="l16332"></a><span class="lineno">16332</span>&#160;<span class="preprocessor">#define CMT_CLR_CMD1(base, value) (CMT_WR_CMD1(base, CMT_RD_CMD1(base) &amp; ~(value)))</span></div><div class="line"><a name="l16333"></a><span class="lineno">16333</span>&#160;<span class="preprocessor">#define CMT_TOG_CMD1(base, value) (CMT_WR_CMD1(base, CMT_RD_CMD1(base) ^  (value)))</span></div><div class="line"><a name="l16334"></a><span class="lineno">16334</span>&#160;</div><div class="line"><a name="l16352"></a><span class="lineno">16352</span>&#160;<span class="preprocessor">#define CMT_RD_CMD2(base)        (CMT_CMD2_REG(base))</span></div><div class="line"><a name="l16353"></a><span class="lineno">16353</span>&#160;<span class="preprocessor">#define CMT_WR_CMD2(base, value) (CMT_CMD2_REG(base) = (value))</span></div><div class="line"><a name="l16354"></a><span class="lineno">16354</span>&#160;<span class="preprocessor">#define CMT_RMW_CMD2(base, mask, value) (CMT_WR_CMD2(base, (CMT_RD_CMD2(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l16355"></a><span class="lineno">16355</span>&#160;<span class="preprocessor">#define CMT_SET_CMD2(base, value) (CMT_WR_CMD2(base, CMT_RD_CMD2(base) |  (value)))</span></div><div class="line"><a name="l16356"></a><span class="lineno">16356</span>&#160;<span class="preprocessor">#define CMT_CLR_CMD2(base, value) (CMT_WR_CMD2(base, CMT_RD_CMD2(base) &amp; ~(value)))</span></div><div class="line"><a name="l16357"></a><span class="lineno">16357</span>&#160;<span class="preprocessor">#define CMT_TOG_CMD2(base, value) (CMT_WR_CMD2(base, CMT_RD_CMD2(base) ^  (value)))</span></div><div class="line"><a name="l16358"></a><span class="lineno">16358</span>&#160;</div><div class="line"><a name="l16376"></a><span class="lineno">16376</span>&#160;<span class="preprocessor">#define CMT_RD_CMD3(base)        (CMT_CMD3_REG(base))</span></div><div class="line"><a name="l16377"></a><span class="lineno">16377</span>&#160;<span class="preprocessor">#define CMT_WR_CMD3(base, value) (CMT_CMD3_REG(base) = (value))</span></div><div class="line"><a name="l16378"></a><span class="lineno">16378</span>&#160;<span class="preprocessor">#define CMT_RMW_CMD3(base, mask, value) (CMT_WR_CMD3(base, (CMT_RD_CMD3(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l16379"></a><span class="lineno">16379</span>&#160;<span class="preprocessor">#define CMT_SET_CMD3(base, value) (CMT_WR_CMD3(base, CMT_RD_CMD3(base) |  (value)))</span></div><div class="line"><a name="l16380"></a><span class="lineno">16380</span>&#160;<span class="preprocessor">#define CMT_CLR_CMD3(base, value) (CMT_WR_CMD3(base, CMT_RD_CMD3(base) &amp; ~(value)))</span></div><div class="line"><a name="l16381"></a><span class="lineno">16381</span>&#160;<span class="preprocessor">#define CMT_TOG_CMD3(base, value) (CMT_WR_CMD3(base, CMT_RD_CMD3(base) ^  (value)))</span></div><div class="line"><a name="l16382"></a><span class="lineno">16382</span>&#160;</div><div class="line"><a name="l16400"></a><span class="lineno">16400</span>&#160;<span class="preprocessor">#define CMT_RD_CMD4(base)        (CMT_CMD4_REG(base))</span></div><div class="line"><a name="l16401"></a><span class="lineno">16401</span>&#160;<span class="preprocessor">#define CMT_WR_CMD4(base, value) (CMT_CMD4_REG(base) = (value))</span></div><div class="line"><a name="l16402"></a><span class="lineno">16402</span>&#160;<span class="preprocessor">#define CMT_RMW_CMD4(base, mask, value) (CMT_WR_CMD4(base, (CMT_RD_CMD4(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l16403"></a><span class="lineno">16403</span>&#160;<span class="preprocessor">#define CMT_SET_CMD4(base, value) (CMT_WR_CMD4(base, CMT_RD_CMD4(base) |  (value)))</span></div><div class="line"><a name="l16404"></a><span class="lineno">16404</span>&#160;<span class="preprocessor">#define CMT_CLR_CMD4(base, value) (CMT_WR_CMD4(base, CMT_RD_CMD4(base) &amp; ~(value)))</span></div><div class="line"><a name="l16405"></a><span class="lineno">16405</span>&#160;<span class="preprocessor">#define CMT_TOG_CMD4(base, value) (CMT_WR_CMD4(base, CMT_RD_CMD4(base) ^  (value)))</span></div><div class="line"><a name="l16406"></a><span class="lineno">16406</span>&#160;</div><div class="line"><a name="l16423"></a><span class="lineno">16423</span>&#160;<span class="preprocessor">#define CMT_RD_PPS(base)         (CMT_PPS_REG(base))</span></div><div class="line"><a name="l16424"></a><span class="lineno">16424</span>&#160;<span class="preprocessor">#define CMT_WR_PPS(base, value)  (CMT_PPS_REG(base) = (value))</span></div><div class="line"><a name="l16425"></a><span class="lineno">16425</span>&#160;<span class="preprocessor">#define CMT_RMW_PPS(base, mask, value) (CMT_WR_PPS(base, (CMT_RD_PPS(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l16426"></a><span class="lineno">16426</span>&#160;<span class="preprocessor">#define CMT_SET_PPS(base, value) (CMT_WR_PPS(base, CMT_RD_PPS(base) |  (value)))</span></div><div class="line"><a name="l16427"></a><span class="lineno">16427</span>&#160;<span class="preprocessor">#define CMT_CLR_PPS(base, value) (CMT_WR_PPS(base, CMT_RD_PPS(base) &amp; ~(value)))</span></div><div class="line"><a name="l16428"></a><span class="lineno">16428</span>&#160;<span class="preprocessor">#define CMT_TOG_PPS(base, value) (CMT_WR_PPS(base, CMT_RD_PPS(base) ^  (value)))</span></div><div class="line"><a name="l16429"></a><span class="lineno">16429</span>&#160;</div><div class="line"><a name="l16431"></a><span class="lineno">16431</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l16432"></a><span class="lineno">16432</span>&#160;<span class="comment"> * Constants &amp; macros for individual CMT_PPS bitfields</span></div><div class="line"><a name="l16433"></a><span class="lineno">16433</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l16434"></a><span class="lineno">16434</span>&#160;</div><div class="line"><a name="l16461"></a><span class="lineno">16461</span>&#160;<span class="preprocessor">#define CMT_RD_PPS_PPSDIV(base) ((CMT_PPS_REG(base) &amp; CMT_PPS_PPSDIV_MASK) &gt;&gt; CMT_PPS_PPSDIV_SHIFT)</span></div><div class="line"><a name="l16462"></a><span class="lineno">16462</span>&#160;<span class="preprocessor">#define CMT_BRD_PPS_PPSDIV(base) (CMT_RD_PPS_PPSDIV(base))</span></div><div class="line"><a name="l16463"></a><span class="lineno">16463</span>&#160;</div><div class="line"><a name="l16465"></a><span class="lineno">16465</span>&#160;<span class="preprocessor">#define CMT_WR_PPS_PPSDIV(base, value) (CMT_RMW_PPS(base, CMT_PPS_PPSDIV_MASK, CMT_PPS_PPSDIV(value)))</span></div><div class="line"><a name="l16466"></a><span class="lineno">16466</span>&#160;<span class="preprocessor">#define CMT_BWR_PPS_PPSDIV(base, value) (CMT_WR_PPS_PPSDIV(base, value))</span></div><div class="line"><a name="l16467"></a><span class="lineno">16467</span>&#160;</div><div class="line"><a name="l16484"></a><span class="lineno">16484</span>&#160;<span class="preprocessor">#define CMT_RD_DMA(base)         (CMT_DMA_REG(base))</span></div><div class="line"><a name="l16485"></a><span class="lineno">16485</span>&#160;<span class="preprocessor">#define CMT_WR_DMA(base, value)  (CMT_DMA_REG(base) = (value))</span></div><div class="line"><a name="l16486"></a><span class="lineno">16486</span>&#160;<span class="preprocessor">#define CMT_RMW_DMA(base, mask, value) (CMT_WR_DMA(base, (CMT_RD_DMA(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l16487"></a><span class="lineno">16487</span>&#160;<span class="preprocessor">#define CMT_SET_DMA(base, value) (CMT_WR_DMA(base, CMT_RD_DMA(base) |  (value)))</span></div><div class="line"><a name="l16488"></a><span class="lineno">16488</span>&#160;<span class="preprocessor">#define CMT_CLR_DMA(base, value) (CMT_WR_DMA(base, CMT_RD_DMA(base) &amp; ~(value)))</span></div><div class="line"><a name="l16489"></a><span class="lineno">16489</span>&#160;<span class="preprocessor">#define CMT_TOG_DMA(base, value) (CMT_WR_DMA(base, CMT_RD_DMA(base) ^  (value)))</span></div><div class="line"><a name="l16490"></a><span class="lineno">16490</span>&#160;</div><div class="line"><a name="l16492"></a><span class="lineno">16492</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l16493"></a><span class="lineno">16493</span>&#160;<span class="comment"> * Constants &amp; macros for individual CMT_DMA bitfields</span></div><div class="line"><a name="l16494"></a><span class="lineno">16494</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l16495"></a><span class="lineno">16495</span>&#160;</div><div class="line"><a name="l16507"></a><span class="lineno">16507</span>&#160;<span class="preprocessor">#define CMT_RD_DMA_DMA(base) ((CMT_DMA_REG(base) &amp; CMT_DMA_DMA_MASK) &gt;&gt; CMT_DMA_DMA_SHIFT)</span></div><div class="line"><a name="l16508"></a><span class="lineno">16508</span>&#160;<span class="preprocessor">#define CMT_BRD_DMA_DMA(base) (BITBAND_ACCESS8(&amp;CMT_DMA_REG(base), CMT_DMA_DMA_SHIFT))</span></div><div class="line"><a name="l16509"></a><span class="lineno">16509</span>&#160;</div><div class="line"><a name="l16511"></a><span class="lineno">16511</span>&#160;<span class="preprocessor">#define CMT_WR_DMA_DMA(base, value) (CMT_RMW_DMA(base, CMT_DMA_DMA_MASK, CMT_DMA_DMA(value)))</span></div><div class="line"><a name="l16512"></a><span class="lineno">16512</span>&#160;<span class="preprocessor">#define CMT_BWR_DMA_DMA(base, value) (BITBAND_ACCESS8(&amp;CMT_DMA_REG(base), CMT_DMA_DMA_SHIFT) = (value))</span></div><div class="line"><a name="l16513"></a><span class="lineno">16513</span>&#160;</div><div class="line"><a name="l16515"></a><span class="lineno">16515</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l16516"></a><span class="lineno">16516</span>&#160;<span class="comment"> * MK64F12 CRC</span></div><div class="line"><a name="l16517"></a><span class="lineno">16517</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l16518"></a><span class="lineno">16518</span>&#160;<span class="comment"> * Cyclic Redundancy Check</span></div><div class="line"><a name="l16519"></a><span class="lineno">16519</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l16520"></a><span class="lineno">16520</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l16521"></a><span class="lineno">16521</span>&#160;<span class="comment"> * - CRC_DATAL - CRC_DATAL register.</span></div><div class="line"><a name="l16522"></a><span class="lineno">16522</span>&#160;<span class="comment"> * - CRC_DATAH - CRC_DATAH register.</span></div><div class="line"><a name="l16523"></a><span class="lineno">16523</span>&#160;<span class="comment"> * - CRC_DATALL - CRC_DATALL register.</span></div><div class="line"><a name="l16524"></a><span class="lineno">16524</span>&#160;<span class="comment"> * - CRC_DATALU - CRC_DATALU register.</span></div><div class="line"><a name="l16525"></a><span class="lineno">16525</span>&#160;<span class="comment"> * - CRC_DATAHL - CRC_DATAHL register.</span></div><div class="line"><a name="l16526"></a><span class="lineno">16526</span>&#160;<span class="comment"> * - CRC_DATAHU - CRC_DATAHU register.</span></div><div class="line"><a name="l16527"></a><span class="lineno">16527</span>&#160;<span class="comment"> * - CRC_DATA - CRC Data register</span></div><div class="line"><a name="l16528"></a><span class="lineno">16528</span>&#160;<span class="comment"> * - CRC_GPOLY - CRC Polynomial register</span></div><div class="line"><a name="l16529"></a><span class="lineno">16529</span>&#160;<span class="comment"> * - CRC_GPOLYL - CRC_GPOLYL register.</span></div><div class="line"><a name="l16530"></a><span class="lineno">16530</span>&#160;<span class="comment"> * - CRC_GPOLYH - CRC_GPOLYH register.</span></div><div class="line"><a name="l16531"></a><span class="lineno">16531</span>&#160;<span class="comment"> * - CRC_GPOLYLL - CRC_GPOLYLL register.</span></div><div class="line"><a name="l16532"></a><span class="lineno">16532</span>&#160;<span class="comment"> * - CRC_GPOLYLU - CRC_GPOLYLU register.</span></div><div class="line"><a name="l16533"></a><span class="lineno">16533</span>&#160;<span class="comment"> * - CRC_GPOLYHL - CRC_GPOLYHL register.</span></div><div class="line"><a name="l16534"></a><span class="lineno">16534</span>&#160;<span class="comment"> * - CRC_GPOLYHU - CRC_GPOLYHU register.</span></div><div class="line"><a name="l16535"></a><span class="lineno">16535</span>&#160;<span class="comment"> * - CRC_CTRL - CRC Control register</span></div><div class="line"><a name="l16536"></a><span class="lineno">16536</span>&#160;<span class="comment"> * - CRC_CTRLHU - CRC_CTRLHU register.</span></div><div class="line"><a name="l16537"></a><span class="lineno">16537</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l16538"></a><span class="lineno">16538</span>&#160;</div><div class="line"><a name="l16539"></a><span class="lineno">16539</span>&#160;<span class="preprocessor">#define CRC_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l16540"></a><span class="lineno">16540</span>&#160;<span class="preprocessor">#define CRC_IDX (0U) </span></div><div class="line"><a name="l16555"></a><span class="lineno">16555</span>&#160;<span class="preprocessor">#define CRC_RD_DATALL(base)      (CRC_DATALL_REG(base))</span></div><div class="line"><a name="l16556"></a><span class="lineno">16556</span>&#160;<span class="preprocessor">#define CRC_WR_DATALL(base, value) (CRC_DATALL_REG(base) = (value))</span></div><div class="line"><a name="l16557"></a><span class="lineno">16557</span>&#160;<span class="preprocessor">#define CRC_RMW_DATALL(base, mask, value) (CRC_WR_DATALL(base, (CRC_RD_DATALL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l16558"></a><span class="lineno">16558</span>&#160;<span class="preprocessor">#define CRC_SET_DATALL(base, value) (CRC_WR_DATALL(base, CRC_RD_DATALL(base) |  (value)))</span></div><div class="line"><a name="l16559"></a><span class="lineno">16559</span>&#160;<span class="preprocessor">#define CRC_CLR_DATALL(base, value) (CRC_WR_DATALL(base, CRC_RD_DATALL(base) &amp; ~(value)))</span></div><div class="line"><a name="l16560"></a><span class="lineno">16560</span>&#160;<span class="preprocessor">#define CRC_TOG_DATALL(base, value) (CRC_WR_DATALL(base, CRC_RD_DATALL(base) ^  (value)))</span></div><div class="line"><a name="l16561"></a><span class="lineno">16561</span>&#160;</div><div class="line"><a name="l16576"></a><span class="lineno">16576</span>&#160;<span class="preprocessor">#define CRC_RD_DATAL(base)       (CRC_DATAL_REG(base))</span></div><div class="line"><a name="l16577"></a><span class="lineno">16577</span>&#160;<span class="preprocessor">#define CRC_WR_DATAL(base, value) (CRC_DATAL_REG(base) = (value))</span></div><div class="line"><a name="l16578"></a><span class="lineno">16578</span>&#160;<span class="preprocessor">#define CRC_RMW_DATAL(base, mask, value) (CRC_WR_DATAL(base, (CRC_RD_DATAL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l16579"></a><span class="lineno">16579</span>&#160;<span class="preprocessor">#define CRC_SET_DATAL(base, value) (CRC_WR_DATAL(base, CRC_RD_DATAL(base) |  (value)))</span></div><div class="line"><a name="l16580"></a><span class="lineno">16580</span>&#160;<span class="preprocessor">#define CRC_CLR_DATAL(base, value) (CRC_WR_DATAL(base, CRC_RD_DATAL(base) &amp; ~(value)))</span></div><div class="line"><a name="l16581"></a><span class="lineno">16581</span>&#160;<span class="preprocessor">#define CRC_TOG_DATAL(base, value) (CRC_WR_DATAL(base, CRC_RD_DATAL(base) ^  (value)))</span></div><div class="line"><a name="l16582"></a><span class="lineno">16582</span>&#160;</div><div class="line"><a name="l16611"></a><span class="lineno">16611</span>&#160;<span class="preprocessor">#define CRC_RD_DATA(base)        (CRC_DATA_REG(base))</span></div><div class="line"><a name="l16612"></a><span class="lineno">16612</span>&#160;<span class="preprocessor">#define CRC_WR_DATA(base, value) (CRC_DATA_REG(base) = (value))</span></div><div class="line"><a name="l16613"></a><span class="lineno">16613</span>&#160;<span class="preprocessor">#define CRC_RMW_DATA(base, mask, value) (CRC_WR_DATA(base, (CRC_RD_DATA(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l16614"></a><span class="lineno">16614</span>&#160;<span class="preprocessor">#define CRC_SET_DATA(base, value) (CRC_WR_DATA(base, CRC_RD_DATA(base) |  (value)))</span></div><div class="line"><a name="l16615"></a><span class="lineno">16615</span>&#160;<span class="preprocessor">#define CRC_CLR_DATA(base, value) (CRC_WR_DATA(base, CRC_RD_DATA(base) &amp; ~(value)))</span></div><div class="line"><a name="l16616"></a><span class="lineno">16616</span>&#160;<span class="preprocessor">#define CRC_TOG_DATA(base, value) (CRC_WR_DATA(base, CRC_RD_DATA(base) ^  (value)))</span></div><div class="line"><a name="l16617"></a><span class="lineno">16617</span>&#160;</div><div class="line"><a name="l16619"></a><span class="lineno">16619</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l16620"></a><span class="lineno">16620</span>&#160;<span class="comment"> * Constants &amp; macros for individual CRC_DATA bitfields</span></div><div class="line"><a name="l16621"></a><span class="lineno">16621</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l16622"></a><span class="lineno">16622</span>&#160;</div><div class="line"><a name="l16632"></a><span class="lineno">16632</span>&#160;<span class="preprocessor">#define CRC_RD_DATA_LL(base) ((CRC_DATA_REG(base) &amp; CRC_DATA_LL_MASK) &gt;&gt; CRC_DATA_LL_SHIFT)</span></div><div class="line"><a name="l16633"></a><span class="lineno">16633</span>&#160;<span class="preprocessor">#define CRC_BRD_DATA_LL(base) (CRC_RD_DATA_LL(base))</span></div><div class="line"><a name="l16634"></a><span class="lineno">16634</span>&#160;</div><div class="line"><a name="l16636"></a><span class="lineno">16636</span>&#160;<span class="preprocessor">#define CRC_WR_DATA_LL(base, value) (CRC_RMW_DATA(base, CRC_DATA_LL_MASK, CRC_DATA_LL(value)))</span></div><div class="line"><a name="l16637"></a><span class="lineno">16637</span>&#160;<span class="preprocessor">#define CRC_BWR_DATA_LL(base, value) (CRC_WR_DATA_LL(base, value))</span></div><div class="line"><a name="l16638"></a><span class="lineno">16638</span>&#160;</div><div class="line"><a name="l16649"></a><span class="lineno">16649</span>&#160;<span class="preprocessor">#define CRC_RD_DATA_LU(base) ((CRC_DATA_REG(base) &amp; CRC_DATA_LU_MASK) &gt;&gt; CRC_DATA_LU_SHIFT)</span></div><div class="line"><a name="l16650"></a><span class="lineno">16650</span>&#160;<span class="preprocessor">#define CRC_BRD_DATA_LU(base) (CRC_RD_DATA_LU(base))</span></div><div class="line"><a name="l16651"></a><span class="lineno">16651</span>&#160;</div><div class="line"><a name="l16653"></a><span class="lineno">16653</span>&#160;<span class="preprocessor">#define CRC_WR_DATA_LU(base, value) (CRC_RMW_DATA(base, CRC_DATA_LU_MASK, CRC_DATA_LU(value)))</span></div><div class="line"><a name="l16654"></a><span class="lineno">16654</span>&#160;<span class="preprocessor">#define CRC_BWR_DATA_LU(base, value) (CRC_WR_DATA_LU(base, value))</span></div><div class="line"><a name="l16655"></a><span class="lineno">16655</span>&#160;</div><div class="line"><a name="l16668"></a><span class="lineno">16668</span>&#160;<span class="preprocessor">#define CRC_RD_DATA_HL(base) ((CRC_DATA_REG(base) &amp; CRC_DATA_HL_MASK) &gt;&gt; CRC_DATA_HL_SHIFT)</span></div><div class="line"><a name="l16669"></a><span class="lineno">16669</span>&#160;<span class="preprocessor">#define CRC_BRD_DATA_HL(base) (CRC_RD_DATA_HL(base))</span></div><div class="line"><a name="l16670"></a><span class="lineno">16670</span>&#160;</div><div class="line"><a name="l16672"></a><span class="lineno">16672</span>&#160;<span class="preprocessor">#define CRC_WR_DATA_HL(base, value) (CRC_RMW_DATA(base, CRC_DATA_HL_MASK, CRC_DATA_HL(value)))</span></div><div class="line"><a name="l16673"></a><span class="lineno">16673</span>&#160;<span class="preprocessor">#define CRC_BWR_DATA_HL(base, value) (CRC_WR_DATA_HL(base, value))</span></div><div class="line"><a name="l16674"></a><span class="lineno">16674</span>&#160;</div><div class="line"><a name="l16687"></a><span class="lineno">16687</span>&#160;<span class="preprocessor">#define CRC_RD_DATA_HU(base) ((CRC_DATA_REG(base) &amp; CRC_DATA_HU_MASK) &gt;&gt; CRC_DATA_HU_SHIFT)</span></div><div class="line"><a name="l16688"></a><span class="lineno">16688</span>&#160;<span class="preprocessor">#define CRC_BRD_DATA_HU(base) (CRC_RD_DATA_HU(base))</span></div><div class="line"><a name="l16689"></a><span class="lineno">16689</span>&#160;</div><div class="line"><a name="l16691"></a><span class="lineno">16691</span>&#160;<span class="preprocessor">#define CRC_WR_DATA_HU(base, value) (CRC_RMW_DATA(base, CRC_DATA_HU_MASK, CRC_DATA_HU(value)))</span></div><div class="line"><a name="l16692"></a><span class="lineno">16692</span>&#160;<span class="preprocessor">#define CRC_BWR_DATA_HU(base, value) (CRC_WR_DATA_HU(base, value))</span></div><div class="line"><a name="l16693"></a><span class="lineno">16693</span>&#160;</div><div class="line"><a name="l16708"></a><span class="lineno">16708</span>&#160;<span class="preprocessor">#define CRC_RD_DATALU(base)      (CRC_DATALU_REG(base))</span></div><div class="line"><a name="l16709"></a><span class="lineno">16709</span>&#160;<span class="preprocessor">#define CRC_WR_DATALU(base, value) (CRC_DATALU_REG(base) = (value))</span></div><div class="line"><a name="l16710"></a><span class="lineno">16710</span>&#160;<span class="preprocessor">#define CRC_RMW_DATALU(base, mask, value) (CRC_WR_DATALU(base, (CRC_RD_DATALU(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l16711"></a><span class="lineno">16711</span>&#160;<span class="preprocessor">#define CRC_SET_DATALU(base, value) (CRC_WR_DATALU(base, CRC_RD_DATALU(base) |  (value)))</span></div><div class="line"><a name="l16712"></a><span class="lineno">16712</span>&#160;<span class="preprocessor">#define CRC_CLR_DATALU(base, value) (CRC_WR_DATALU(base, CRC_RD_DATALU(base) &amp; ~(value)))</span></div><div class="line"><a name="l16713"></a><span class="lineno">16713</span>&#160;<span class="preprocessor">#define CRC_TOG_DATALU(base, value) (CRC_WR_DATALU(base, CRC_RD_DATALU(base) ^  (value)))</span></div><div class="line"><a name="l16714"></a><span class="lineno">16714</span>&#160;</div><div class="line"><a name="l16729"></a><span class="lineno">16729</span>&#160;<span class="preprocessor">#define CRC_RD_DATAHL(base)      (CRC_DATAHL_REG(base))</span></div><div class="line"><a name="l16730"></a><span class="lineno">16730</span>&#160;<span class="preprocessor">#define CRC_WR_DATAHL(base, value) (CRC_DATAHL_REG(base) = (value))</span></div><div class="line"><a name="l16731"></a><span class="lineno">16731</span>&#160;<span class="preprocessor">#define CRC_RMW_DATAHL(base, mask, value) (CRC_WR_DATAHL(base, (CRC_RD_DATAHL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l16732"></a><span class="lineno">16732</span>&#160;<span class="preprocessor">#define CRC_SET_DATAHL(base, value) (CRC_WR_DATAHL(base, CRC_RD_DATAHL(base) |  (value)))</span></div><div class="line"><a name="l16733"></a><span class="lineno">16733</span>&#160;<span class="preprocessor">#define CRC_CLR_DATAHL(base, value) (CRC_WR_DATAHL(base, CRC_RD_DATAHL(base) &amp; ~(value)))</span></div><div class="line"><a name="l16734"></a><span class="lineno">16734</span>&#160;<span class="preprocessor">#define CRC_TOG_DATAHL(base, value) (CRC_WR_DATAHL(base, CRC_RD_DATAHL(base) ^  (value)))</span></div><div class="line"><a name="l16735"></a><span class="lineno">16735</span>&#160;</div><div class="line"><a name="l16750"></a><span class="lineno">16750</span>&#160;<span class="preprocessor">#define CRC_RD_DATAH(base)       (CRC_DATAH_REG(base))</span></div><div class="line"><a name="l16751"></a><span class="lineno">16751</span>&#160;<span class="preprocessor">#define CRC_WR_DATAH(base, value) (CRC_DATAH_REG(base) = (value))</span></div><div class="line"><a name="l16752"></a><span class="lineno">16752</span>&#160;<span class="preprocessor">#define CRC_RMW_DATAH(base, mask, value) (CRC_WR_DATAH(base, (CRC_RD_DATAH(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l16753"></a><span class="lineno">16753</span>&#160;<span class="preprocessor">#define CRC_SET_DATAH(base, value) (CRC_WR_DATAH(base, CRC_RD_DATAH(base) |  (value)))</span></div><div class="line"><a name="l16754"></a><span class="lineno">16754</span>&#160;<span class="preprocessor">#define CRC_CLR_DATAH(base, value) (CRC_WR_DATAH(base, CRC_RD_DATAH(base) &amp; ~(value)))</span></div><div class="line"><a name="l16755"></a><span class="lineno">16755</span>&#160;<span class="preprocessor">#define CRC_TOG_DATAH(base, value) (CRC_WR_DATAH(base, CRC_RD_DATAH(base) ^  (value)))</span></div><div class="line"><a name="l16756"></a><span class="lineno">16756</span>&#160;</div><div class="line"><a name="l16771"></a><span class="lineno">16771</span>&#160;<span class="preprocessor">#define CRC_RD_DATAHU(base)      (CRC_DATAHU_REG(base))</span></div><div class="line"><a name="l16772"></a><span class="lineno">16772</span>&#160;<span class="preprocessor">#define CRC_WR_DATAHU(base, value) (CRC_DATAHU_REG(base) = (value))</span></div><div class="line"><a name="l16773"></a><span class="lineno">16773</span>&#160;<span class="preprocessor">#define CRC_RMW_DATAHU(base, mask, value) (CRC_WR_DATAHU(base, (CRC_RD_DATAHU(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l16774"></a><span class="lineno">16774</span>&#160;<span class="preprocessor">#define CRC_SET_DATAHU(base, value) (CRC_WR_DATAHU(base, CRC_RD_DATAHU(base) |  (value)))</span></div><div class="line"><a name="l16775"></a><span class="lineno">16775</span>&#160;<span class="preprocessor">#define CRC_CLR_DATAHU(base, value) (CRC_WR_DATAHU(base, CRC_RD_DATAHU(base) &amp; ~(value)))</span></div><div class="line"><a name="l16776"></a><span class="lineno">16776</span>&#160;<span class="preprocessor">#define CRC_TOG_DATAHU(base, value) (CRC_WR_DATAHU(base, CRC_RD_DATAHU(base) ^  (value)))</span></div><div class="line"><a name="l16777"></a><span class="lineno">16777</span>&#160;</div><div class="line"><a name="l16792"></a><span class="lineno">16792</span>&#160;<span class="preprocessor">#define CRC_RD_GPOLYLL(base)     (CRC_GPOLYLL_REG(base))</span></div><div class="line"><a name="l16793"></a><span class="lineno">16793</span>&#160;<span class="preprocessor">#define CRC_WR_GPOLYLL(base, value) (CRC_GPOLYLL_REG(base) = (value))</span></div><div class="line"><a name="l16794"></a><span class="lineno">16794</span>&#160;<span class="preprocessor">#define CRC_RMW_GPOLYLL(base, mask, value) (CRC_WR_GPOLYLL(base, (CRC_RD_GPOLYLL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l16795"></a><span class="lineno">16795</span>&#160;<span class="preprocessor">#define CRC_SET_GPOLYLL(base, value) (CRC_WR_GPOLYLL(base, CRC_RD_GPOLYLL(base) |  (value)))</span></div><div class="line"><a name="l16796"></a><span class="lineno">16796</span>&#160;<span class="preprocessor">#define CRC_CLR_GPOLYLL(base, value) (CRC_WR_GPOLYLL(base, CRC_RD_GPOLYLL(base) &amp; ~(value)))</span></div><div class="line"><a name="l16797"></a><span class="lineno">16797</span>&#160;<span class="preprocessor">#define CRC_TOG_GPOLYLL(base, value) (CRC_WR_GPOLYLL(base, CRC_RD_GPOLYLL(base) ^  (value)))</span></div><div class="line"><a name="l16798"></a><span class="lineno">16798</span>&#160;</div><div class="line"><a name="l16819"></a><span class="lineno">16819</span>&#160;<span class="preprocessor">#define CRC_RD_GPOLY(base)       (CRC_GPOLY_REG(base))</span></div><div class="line"><a name="l16820"></a><span class="lineno">16820</span>&#160;<span class="preprocessor">#define CRC_WR_GPOLY(base, value) (CRC_GPOLY_REG(base) = (value))</span></div><div class="line"><a name="l16821"></a><span class="lineno">16821</span>&#160;<span class="preprocessor">#define CRC_RMW_GPOLY(base, mask, value) (CRC_WR_GPOLY(base, (CRC_RD_GPOLY(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l16822"></a><span class="lineno">16822</span>&#160;<span class="preprocessor">#define CRC_SET_GPOLY(base, value) (CRC_WR_GPOLY(base, CRC_RD_GPOLY(base) |  (value)))</span></div><div class="line"><a name="l16823"></a><span class="lineno">16823</span>&#160;<span class="preprocessor">#define CRC_CLR_GPOLY(base, value) (CRC_WR_GPOLY(base, CRC_RD_GPOLY(base) &amp; ~(value)))</span></div><div class="line"><a name="l16824"></a><span class="lineno">16824</span>&#160;<span class="preprocessor">#define CRC_TOG_GPOLY(base, value) (CRC_WR_GPOLY(base, CRC_RD_GPOLY(base) ^  (value)))</span></div><div class="line"><a name="l16825"></a><span class="lineno">16825</span>&#160;</div><div class="line"><a name="l16827"></a><span class="lineno">16827</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l16828"></a><span class="lineno">16828</span>&#160;<span class="comment"> * Constants &amp; macros for individual CRC_GPOLY bitfields</span></div><div class="line"><a name="l16829"></a><span class="lineno">16829</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l16830"></a><span class="lineno">16830</span>&#160;</div><div class="line"><a name="l16838"></a><span class="lineno">16838</span>&#160;<span class="preprocessor">#define CRC_RD_GPOLY_LOW(base) ((CRC_GPOLY_REG(base) &amp; CRC_GPOLY_LOW_MASK) &gt;&gt; CRC_GPOLY_LOW_SHIFT)</span></div><div class="line"><a name="l16839"></a><span class="lineno">16839</span>&#160;<span class="preprocessor">#define CRC_BRD_GPOLY_LOW(base) (CRC_RD_GPOLY_LOW(base))</span></div><div class="line"><a name="l16840"></a><span class="lineno">16840</span>&#160;</div><div class="line"><a name="l16842"></a><span class="lineno">16842</span>&#160;<span class="preprocessor">#define CRC_WR_GPOLY_LOW(base, value) (CRC_RMW_GPOLY(base, CRC_GPOLY_LOW_MASK, CRC_GPOLY_LOW(value)))</span></div><div class="line"><a name="l16843"></a><span class="lineno">16843</span>&#160;<span class="preprocessor">#define CRC_BWR_GPOLY_LOW(base, value) (CRC_WR_GPOLY_LOW(base, value))</span></div><div class="line"><a name="l16844"></a><span class="lineno">16844</span>&#160;</div><div class="line"><a name="l16854"></a><span class="lineno">16854</span>&#160;<span class="preprocessor">#define CRC_RD_GPOLY_HIGH(base) ((CRC_GPOLY_REG(base) &amp; CRC_GPOLY_HIGH_MASK) &gt;&gt; CRC_GPOLY_HIGH_SHIFT)</span></div><div class="line"><a name="l16855"></a><span class="lineno">16855</span>&#160;<span class="preprocessor">#define CRC_BRD_GPOLY_HIGH(base) (CRC_RD_GPOLY_HIGH(base))</span></div><div class="line"><a name="l16856"></a><span class="lineno">16856</span>&#160;</div><div class="line"><a name="l16858"></a><span class="lineno">16858</span>&#160;<span class="preprocessor">#define CRC_WR_GPOLY_HIGH(base, value) (CRC_RMW_GPOLY(base, CRC_GPOLY_HIGH_MASK, CRC_GPOLY_HIGH(value)))</span></div><div class="line"><a name="l16859"></a><span class="lineno">16859</span>&#160;<span class="preprocessor">#define CRC_BWR_GPOLY_HIGH(base, value) (CRC_WR_GPOLY_HIGH(base, value))</span></div><div class="line"><a name="l16860"></a><span class="lineno">16860</span>&#160;</div><div class="line"><a name="l16875"></a><span class="lineno">16875</span>&#160;<span class="preprocessor">#define CRC_RD_GPOLYL(base)      (CRC_GPOLYL_REG(base))</span></div><div class="line"><a name="l16876"></a><span class="lineno">16876</span>&#160;<span class="preprocessor">#define CRC_WR_GPOLYL(base, value) (CRC_GPOLYL_REG(base) = (value))</span></div><div class="line"><a name="l16877"></a><span class="lineno">16877</span>&#160;<span class="preprocessor">#define CRC_RMW_GPOLYL(base, mask, value) (CRC_WR_GPOLYL(base, (CRC_RD_GPOLYL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l16878"></a><span class="lineno">16878</span>&#160;<span class="preprocessor">#define CRC_SET_GPOLYL(base, value) (CRC_WR_GPOLYL(base, CRC_RD_GPOLYL(base) |  (value)))</span></div><div class="line"><a name="l16879"></a><span class="lineno">16879</span>&#160;<span class="preprocessor">#define CRC_CLR_GPOLYL(base, value) (CRC_WR_GPOLYL(base, CRC_RD_GPOLYL(base) &amp; ~(value)))</span></div><div class="line"><a name="l16880"></a><span class="lineno">16880</span>&#160;<span class="preprocessor">#define CRC_TOG_GPOLYL(base, value) (CRC_WR_GPOLYL(base, CRC_RD_GPOLYL(base) ^  (value)))</span></div><div class="line"><a name="l16881"></a><span class="lineno">16881</span>&#160;</div><div class="line"><a name="l16896"></a><span class="lineno">16896</span>&#160;<span class="preprocessor">#define CRC_RD_GPOLYLU(base)     (CRC_GPOLYLU_REG(base))</span></div><div class="line"><a name="l16897"></a><span class="lineno">16897</span>&#160;<span class="preprocessor">#define CRC_WR_GPOLYLU(base, value) (CRC_GPOLYLU_REG(base) = (value))</span></div><div class="line"><a name="l16898"></a><span class="lineno">16898</span>&#160;<span class="preprocessor">#define CRC_RMW_GPOLYLU(base, mask, value) (CRC_WR_GPOLYLU(base, (CRC_RD_GPOLYLU(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l16899"></a><span class="lineno">16899</span>&#160;<span class="preprocessor">#define CRC_SET_GPOLYLU(base, value) (CRC_WR_GPOLYLU(base, CRC_RD_GPOLYLU(base) |  (value)))</span></div><div class="line"><a name="l16900"></a><span class="lineno">16900</span>&#160;<span class="preprocessor">#define CRC_CLR_GPOLYLU(base, value) (CRC_WR_GPOLYLU(base, CRC_RD_GPOLYLU(base) &amp; ~(value)))</span></div><div class="line"><a name="l16901"></a><span class="lineno">16901</span>&#160;<span class="preprocessor">#define CRC_TOG_GPOLYLU(base, value) (CRC_WR_GPOLYLU(base, CRC_RD_GPOLYLU(base) ^  (value)))</span></div><div class="line"><a name="l16902"></a><span class="lineno">16902</span>&#160;</div><div class="line"><a name="l16917"></a><span class="lineno">16917</span>&#160;<span class="preprocessor">#define CRC_RD_GPOLYH(base)      (CRC_GPOLYH_REG(base))</span></div><div class="line"><a name="l16918"></a><span class="lineno">16918</span>&#160;<span class="preprocessor">#define CRC_WR_GPOLYH(base, value) (CRC_GPOLYH_REG(base) = (value))</span></div><div class="line"><a name="l16919"></a><span class="lineno">16919</span>&#160;<span class="preprocessor">#define CRC_RMW_GPOLYH(base, mask, value) (CRC_WR_GPOLYH(base, (CRC_RD_GPOLYH(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l16920"></a><span class="lineno">16920</span>&#160;<span class="preprocessor">#define CRC_SET_GPOLYH(base, value) (CRC_WR_GPOLYH(base, CRC_RD_GPOLYH(base) |  (value)))</span></div><div class="line"><a name="l16921"></a><span class="lineno">16921</span>&#160;<span class="preprocessor">#define CRC_CLR_GPOLYH(base, value) (CRC_WR_GPOLYH(base, CRC_RD_GPOLYH(base) &amp; ~(value)))</span></div><div class="line"><a name="l16922"></a><span class="lineno">16922</span>&#160;<span class="preprocessor">#define CRC_TOG_GPOLYH(base, value) (CRC_WR_GPOLYH(base, CRC_RD_GPOLYH(base) ^  (value)))</span></div><div class="line"><a name="l16923"></a><span class="lineno">16923</span>&#160;</div><div class="line"><a name="l16938"></a><span class="lineno">16938</span>&#160;<span class="preprocessor">#define CRC_RD_GPOLYHL(base)     (CRC_GPOLYHL_REG(base))</span></div><div class="line"><a name="l16939"></a><span class="lineno">16939</span>&#160;<span class="preprocessor">#define CRC_WR_GPOLYHL(base, value) (CRC_GPOLYHL_REG(base) = (value))</span></div><div class="line"><a name="l16940"></a><span class="lineno">16940</span>&#160;<span class="preprocessor">#define CRC_RMW_GPOLYHL(base, mask, value) (CRC_WR_GPOLYHL(base, (CRC_RD_GPOLYHL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l16941"></a><span class="lineno">16941</span>&#160;<span class="preprocessor">#define CRC_SET_GPOLYHL(base, value) (CRC_WR_GPOLYHL(base, CRC_RD_GPOLYHL(base) |  (value)))</span></div><div class="line"><a name="l16942"></a><span class="lineno">16942</span>&#160;<span class="preprocessor">#define CRC_CLR_GPOLYHL(base, value) (CRC_WR_GPOLYHL(base, CRC_RD_GPOLYHL(base) &amp; ~(value)))</span></div><div class="line"><a name="l16943"></a><span class="lineno">16943</span>&#160;<span class="preprocessor">#define CRC_TOG_GPOLYHL(base, value) (CRC_WR_GPOLYHL(base, CRC_RD_GPOLYHL(base) ^  (value)))</span></div><div class="line"><a name="l16944"></a><span class="lineno">16944</span>&#160;</div><div class="line"><a name="l16959"></a><span class="lineno">16959</span>&#160;<span class="preprocessor">#define CRC_RD_GPOLYHU(base)     (CRC_GPOLYHU_REG(base))</span></div><div class="line"><a name="l16960"></a><span class="lineno">16960</span>&#160;<span class="preprocessor">#define CRC_WR_GPOLYHU(base, value) (CRC_GPOLYHU_REG(base) = (value))</span></div><div class="line"><a name="l16961"></a><span class="lineno">16961</span>&#160;<span class="preprocessor">#define CRC_RMW_GPOLYHU(base, mask, value) (CRC_WR_GPOLYHU(base, (CRC_RD_GPOLYHU(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l16962"></a><span class="lineno">16962</span>&#160;<span class="preprocessor">#define CRC_SET_GPOLYHU(base, value) (CRC_WR_GPOLYHU(base, CRC_RD_GPOLYHU(base) |  (value)))</span></div><div class="line"><a name="l16963"></a><span class="lineno">16963</span>&#160;<span class="preprocessor">#define CRC_CLR_GPOLYHU(base, value) (CRC_WR_GPOLYHU(base, CRC_RD_GPOLYHU(base) &amp; ~(value)))</span></div><div class="line"><a name="l16964"></a><span class="lineno">16964</span>&#160;<span class="preprocessor">#define CRC_TOG_GPOLYHU(base, value) (CRC_WR_GPOLYHU(base, CRC_RD_GPOLYHU(base) ^  (value)))</span></div><div class="line"><a name="l16965"></a><span class="lineno">16965</span>&#160;</div><div class="line"><a name="l16985"></a><span class="lineno">16985</span>&#160;<span class="preprocessor">#define CRC_RD_CTRL(base)        (CRC_CTRL_REG(base))</span></div><div class="line"><a name="l16986"></a><span class="lineno">16986</span>&#160;<span class="preprocessor">#define CRC_WR_CTRL(base, value) (CRC_CTRL_REG(base) = (value))</span></div><div class="line"><a name="l16987"></a><span class="lineno">16987</span>&#160;<span class="preprocessor">#define CRC_RMW_CTRL(base, mask, value) (CRC_WR_CTRL(base, (CRC_RD_CTRL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l16988"></a><span class="lineno">16988</span>&#160;<span class="preprocessor">#define CRC_SET_CTRL(base, value) (CRC_WR_CTRL(base, CRC_RD_CTRL(base) |  (value)))</span></div><div class="line"><a name="l16989"></a><span class="lineno">16989</span>&#160;<span class="preprocessor">#define CRC_CLR_CTRL(base, value) (CRC_WR_CTRL(base, CRC_RD_CTRL(base) &amp; ~(value)))</span></div><div class="line"><a name="l16990"></a><span class="lineno">16990</span>&#160;<span class="preprocessor">#define CRC_TOG_CTRL(base, value) (CRC_WR_CTRL(base, CRC_RD_CTRL(base) ^  (value)))</span></div><div class="line"><a name="l16991"></a><span class="lineno">16991</span>&#160;</div><div class="line"><a name="l16993"></a><span class="lineno">16993</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l16994"></a><span class="lineno">16994</span>&#160;<span class="comment"> * Constants &amp; macros for individual CRC_CTRL bitfields</span></div><div class="line"><a name="l16995"></a><span class="lineno">16995</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l16996"></a><span class="lineno">16996</span>&#160;</div><div class="line"><a name="l17008"></a><span class="lineno">17008</span>&#160;<span class="preprocessor">#define CRC_RD_CTRL_TCRC(base) ((CRC_CTRL_REG(base) &amp; CRC_CTRL_TCRC_MASK) &gt;&gt; CRC_CTRL_TCRC_SHIFT)</span></div><div class="line"><a name="l17009"></a><span class="lineno">17009</span>&#160;<span class="preprocessor">#define CRC_BRD_CTRL_TCRC(base) (BITBAND_ACCESS32(&amp;CRC_CTRL_REG(base), CRC_CTRL_TCRC_SHIFT))</span></div><div class="line"><a name="l17010"></a><span class="lineno">17010</span>&#160;</div><div class="line"><a name="l17012"></a><span class="lineno">17012</span>&#160;<span class="preprocessor">#define CRC_WR_CTRL_TCRC(base, value) (CRC_RMW_CTRL(base, CRC_CTRL_TCRC_MASK, CRC_CTRL_TCRC(value)))</span></div><div class="line"><a name="l17013"></a><span class="lineno">17013</span>&#160;<span class="preprocessor">#define CRC_BWR_CTRL_TCRC(base, value) (BITBAND_ACCESS32(&amp;CRC_CTRL_REG(base), CRC_CTRL_TCRC_SHIFT) = (value))</span></div><div class="line"><a name="l17014"></a><span class="lineno">17014</span>&#160;</div><div class="line"><a name="l17029"></a><span class="lineno">17029</span>&#160;<span class="preprocessor">#define CRC_RD_CTRL_WAS(base) ((CRC_CTRL_REG(base) &amp; CRC_CTRL_WAS_MASK) &gt;&gt; CRC_CTRL_WAS_SHIFT)</span></div><div class="line"><a name="l17030"></a><span class="lineno">17030</span>&#160;<span class="preprocessor">#define CRC_BRD_CTRL_WAS(base) (BITBAND_ACCESS32(&amp;CRC_CTRL_REG(base), CRC_CTRL_WAS_SHIFT))</span></div><div class="line"><a name="l17031"></a><span class="lineno">17031</span>&#160;</div><div class="line"><a name="l17033"></a><span class="lineno">17033</span>&#160;<span class="preprocessor">#define CRC_WR_CTRL_WAS(base, value) (CRC_RMW_CTRL(base, CRC_CTRL_WAS_MASK, CRC_CTRL_WAS(value)))</span></div><div class="line"><a name="l17034"></a><span class="lineno">17034</span>&#160;<span class="preprocessor">#define CRC_BWR_CTRL_WAS(base, value) (BITBAND_ACCESS32(&amp;CRC_CTRL_REG(base), CRC_CTRL_WAS_SHIFT) = (value))</span></div><div class="line"><a name="l17035"></a><span class="lineno">17035</span>&#160;</div><div class="line"><a name="l17049"></a><span class="lineno">17049</span>&#160;<span class="preprocessor">#define CRC_RD_CTRL_FXOR(base) ((CRC_CTRL_REG(base) &amp; CRC_CTRL_FXOR_MASK) &gt;&gt; CRC_CTRL_FXOR_SHIFT)</span></div><div class="line"><a name="l17050"></a><span class="lineno">17050</span>&#160;<span class="preprocessor">#define CRC_BRD_CTRL_FXOR(base) (BITBAND_ACCESS32(&amp;CRC_CTRL_REG(base), CRC_CTRL_FXOR_SHIFT))</span></div><div class="line"><a name="l17051"></a><span class="lineno">17051</span>&#160;</div><div class="line"><a name="l17053"></a><span class="lineno">17053</span>&#160;<span class="preprocessor">#define CRC_WR_CTRL_FXOR(base, value) (CRC_RMW_CTRL(base, CRC_CTRL_FXOR_MASK, CRC_CTRL_FXOR(value)))</span></div><div class="line"><a name="l17054"></a><span class="lineno">17054</span>&#160;<span class="preprocessor">#define CRC_BWR_CTRL_FXOR(base, value) (BITBAND_ACCESS32(&amp;CRC_CTRL_REG(base), CRC_CTRL_FXOR_SHIFT) = (value))</span></div><div class="line"><a name="l17055"></a><span class="lineno">17055</span>&#160;</div><div class="line"><a name="l17072"></a><span class="lineno">17072</span>&#160;<span class="preprocessor">#define CRC_RD_CTRL_TOTR(base) ((CRC_CTRL_REG(base) &amp; CRC_CTRL_TOTR_MASK) &gt;&gt; CRC_CTRL_TOTR_SHIFT)</span></div><div class="line"><a name="l17073"></a><span class="lineno">17073</span>&#160;<span class="preprocessor">#define CRC_BRD_CTRL_TOTR(base) (CRC_RD_CTRL_TOTR(base))</span></div><div class="line"><a name="l17074"></a><span class="lineno">17074</span>&#160;</div><div class="line"><a name="l17076"></a><span class="lineno">17076</span>&#160;<span class="preprocessor">#define CRC_WR_CTRL_TOTR(base, value) (CRC_RMW_CTRL(base, CRC_CTRL_TOTR_MASK, CRC_CTRL_TOTR(value)))</span></div><div class="line"><a name="l17077"></a><span class="lineno">17077</span>&#160;<span class="preprocessor">#define CRC_BWR_CTRL_TOTR(base, value) (CRC_WR_CTRL_TOTR(base, value))</span></div><div class="line"><a name="l17078"></a><span class="lineno">17078</span>&#160;</div><div class="line"><a name="l17095"></a><span class="lineno">17095</span>&#160;<span class="preprocessor">#define CRC_RD_CTRL_TOT(base) ((CRC_CTRL_REG(base) &amp; CRC_CTRL_TOT_MASK) &gt;&gt; CRC_CTRL_TOT_SHIFT)</span></div><div class="line"><a name="l17096"></a><span class="lineno">17096</span>&#160;<span class="preprocessor">#define CRC_BRD_CTRL_TOT(base) (CRC_RD_CTRL_TOT(base))</span></div><div class="line"><a name="l17097"></a><span class="lineno">17097</span>&#160;</div><div class="line"><a name="l17099"></a><span class="lineno">17099</span>&#160;<span class="preprocessor">#define CRC_WR_CTRL_TOT(base, value) (CRC_RMW_CTRL(base, CRC_CTRL_TOT_MASK, CRC_CTRL_TOT(value)))</span></div><div class="line"><a name="l17100"></a><span class="lineno">17100</span>&#160;<span class="preprocessor">#define CRC_BWR_CTRL_TOT(base, value) (CRC_WR_CTRL_TOT(base, value))</span></div><div class="line"><a name="l17101"></a><span class="lineno">17101</span>&#160;</div><div class="line"><a name="l17116"></a><span class="lineno">17116</span>&#160;<span class="preprocessor">#define CRC_RD_CTRLHU(base)      (CRC_CTRLHU_REG(base))</span></div><div class="line"><a name="l17117"></a><span class="lineno">17117</span>&#160;<span class="preprocessor">#define CRC_WR_CTRLHU(base, value) (CRC_CTRLHU_REG(base) = (value))</span></div><div class="line"><a name="l17118"></a><span class="lineno">17118</span>&#160;<span class="preprocessor">#define CRC_RMW_CTRLHU(base, mask, value) (CRC_WR_CTRLHU(base, (CRC_RD_CTRLHU(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l17119"></a><span class="lineno">17119</span>&#160;<span class="preprocessor">#define CRC_SET_CTRLHU(base, value) (CRC_WR_CTRLHU(base, CRC_RD_CTRLHU(base) |  (value)))</span></div><div class="line"><a name="l17120"></a><span class="lineno">17120</span>&#160;<span class="preprocessor">#define CRC_CLR_CTRLHU(base, value) (CRC_WR_CTRLHU(base, CRC_RD_CTRLHU(base) &amp; ~(value)))</span></div><div class="line"><a name="l17121"></a><span class="lineno">17121</span>&#160;<span class="preprocessor">#define CRC_TOG_CTRLHU(base, value) (CRC_WR_CTRLHU(base, CRC_RD_CTRLHU(base) ^  (value)))</span></div><div class="line"><a name="l17122"></a><span class="lineno">17122</span>&#160;</div><div class="line"><a name="l17124"></a><span class="lineno">17124</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l17125"></a><span class="lineno">17125</span>&#160;<span class="comment"> * Constants &amp; macros for individual CRC_CTRLHU bitfields</span></div><div class="line"><a name="l17126"></a><span class="lineno">17126</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l17127"></a><span class="lineno">17127</span>&#160;</div><div class="line"><a name="l17137"></a><span class="lineno">17137</span>&#160;<span class="preprocessor">#define CRC_RD_CTRLHU_TCRC(base) ((CRC_CTRLHU_REG(base) &amp; CRC_CTRLHU_TCRC_MASK) &gt;&gt; CRC_CTRLHU_TCRC_SHIFT)</span></div><div class="line"><a name="l17138"></a><span class="lineno">17138</span>&#160;<span class="preprocessor">#define CRC_BRD_CTRLHU_TCRC(base) (BITBAND_ACCESS8(&amp;CRC_CTRLHU_REG(base), CRC_CTRLHU_TCRC_SHIFT))</span></div><div class="line"><a name="l17139"></a><span class="lineno">17139</span>&#160;</div><div class="line"><a name="l17141"></a><span class="lineno">17141</span>&#160;<span class="preprocessor">#define CRC_WR_CTRLHU_TCRC(base, value) (CRC_RMW_CTRLHU(base, CRC_CTRLHU_TCRC_MASK, CRC_CTRLHU_TCRC(value)))</span></div><div class="line"><a name="l17142"></a><span class="lineno">17142</span>&#160;<span class="preprocessor">#define CRC_BWR_CTRLHU_TCRC(base, value) (BITBAND_ACCESS8(&amp;CRC_CTRLHU_REG(base), CRC_CTRLHU_TCRC_SHIFT) = (value))</span></div><div class="line"><a name="l17143"></a><span class="lineno">17143</span>&#160;</div><div class="line"><a name="l17154"></a><span class="lineno">17154</span>&#160;<span class="preprocessor">#define CRC_RD_CTRLHU_WAS(base) ((CRC_CTRLHU_REG(base) &amp; CRC_CTRLHU_WAS_MASK) &gt;&gt; CRC_CTRLHU_WAS_SHIFT)</span></div><div class="line"><a name="l17155"></a><span class="lineno">17155</span>&#160;<span class="preprocessor">#define CRC_BRD_CTRLHU_WAS(base) (BITBAND_ACCESS8(&amp;CRC_CTRLHU_REG(base), CRC_CTRLHU_WAS_SHIFT))</span></div><div class="line"><a name="l17156"></a><span class="lineno">17156</span>&#160;</div><div class="line"><a name="l17158"></a><span class="lineno">17158</span>&#160;<span class="preprocessor">#define CRC_WR_CTRLHU_WAS(base, value) (CRC_RMW_CTRLHU(base, CRC_CTRLHU_WAS_MASK, CRC_CTRLHU_WAS(value)))</span></div><div class="line"><a name="l17159"></a><span class="lineno">17159</span>&#160;<span class="preprocessor">#define CRC_BWR_CTRLHU_WAS(base, value) (BITBAND_ACCESS8(&amp;CRC_CTRLHU_REG(base), CRC_CTRLHU_WAS_SHIFT) = (value))</span></div><div class="line"><a name="l17160"></a><span class="lineno">17160</span>&#160;</div><div class="line"><a name="l17171"></a><span class="lineno">17171</span>&#160;<span class="preprocessor">#define CRC_RD_CTRLHU_FXOR(base) ((CRC_CTRLHU_REG(base) &amp; CRC_CTRLHU_FXOR_MASK) &gt;&gt; CRC_CTRLHU_FXOR_SHIFT)</span></div><div class="line"><a name="l17172"></a><span class="lineno">17172</span>&#160;<span class="preprocessor">#define CRC_BRD_CTRLHU_FXOR(base) (BITBAND_ACCESS8(&amp;CRC_CTRLHU_REG(base), CRC_CTRLHU_FXOR_SHIFT))</span></div><div class="line"><a name="l17173"></a><span class="lineno">17173</span>&#160;</div><div class="line"><a name="l17175"></a><span class="lineno">17175</span>&#160;<span class="preprocessor">#define CRC_WR_CTRLHU_FXOR(base, value) (CRC_RMW_CTRLHU(base, CRC_CTRLHU_FXOR_MASK, CRC_CTRLHU_FXOR(value)))</span></div><div class="line"><a name="l17176"></a><span class="lineno">17176</span>&#160;<span class="preprocessor">#define CRC_BWR_CTRLHU_FXOR(base, value) (BITBAND_ACCESS8(&amp;CRC_CTRLHU_REG(base), CRC_CTRLHU_FXOR_SHIFT) = (value))</span></div><div class="line"><a name="l17177"></a><span class="lineno">17177</span>&#160;</div><div class="line"><a name="l17190"></a><span class="lineno">17190</span>&#160;<span class="preprocessor">#define CRC_RD_CTRLHU_TOTR(base) ((CRC_CTRLHU_REG(base) &amp; CRC_CTRLHU_TOTR_MASK) &gt;&gt; CRC_CTRLHU_TOTR_SHIFT)</span></div><div class="line"><a name="l17191"></a><span class="lineno">17191</span>&#160;<span class="preprocessor">#define CRC_BRD_CTRLHU_TOTR(base) (CRC_RD_CTRLHU_TOTR(base))</span></div><div class="line"><a name="l17192"></a><span class="lineno">17192</span>&#160;</div><div class="line"><a name="l17194"></a><span class="lineno">17194</span>&#160;<span class="preprocessor">#define CRC_WR_CTRLHU_TOTR(base, value) (CRC_RMW_CTRLHU(base, CRC_CTRLHU_TOTR_MASK, CRC_CTRLHU_TOTR(value)))</span></div><div class="line"><a name="l17195"></a><span class="lineno">17195</span>&#160;<span class="preprocessor">#define CRC_BWR_CTRLHU_TOTR(base, value) (CRC_WR_CTRLHU_TOTR(base, value))</span></div><div class="line"><a name="l17196"></a><span class="lineno">17196</span>&#160;</div><div class="line"><a name="l17209"></a><span class="lineno">17209</span>&#160;<span class="preprocessor">#define CRC_RD_CTRLHU_TOT(base) ((CRC_CTRLHU_REG(base) &amp; CRC_CTRLHU_TOT_MASK) &gt;&gt; CRC_CTRLHU_TOT_SHIFT)</span></div><div class="line"><a name="l17210"></a><span class="lineno">17210</span>&#160;<span class="preprocessor">#define CRC_BRD_CTRLHU_TOT(base) (CRC_RD_CTRLHU_TOT(base))</span></div><div class="line"><a name="l17211"></a><span class="lineno">17211</span>&#160;</div><div class="line"><a name="l17213"></a><span class="lineno">17213</span>&#160;<span class="preprocessor">#define CRC_WR_CTRLHU_TOT(base, value) (CRC_RMW_CTRLHU(base, CRC_CTRLHU_TOT_MASK, CRC_CTRLHU_TOT(value)))</span></div><div class="line"><a name="l17214"></a><span class="lineno">17214</span>&#160;<span class="preprocessor">#define CRC_BWR_CTRLHU_TOT(base, value) (CRC_WR_CTRLHU_TOT(base, value))</span></div><div class="line"><a name="l17215"></a><span class="lineno">17215</span>&#160;</div><div class="line"><a name="l17217"></a><span class="lineno">17217</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l17218"></a><span class="lineno">17218</span>&#160;<span class="comment"> * MK64F12 DAC</span></div><div class="line"><a name="l17219"></a><span class="lineno">17219</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l17220"></a><span class="lineno">17220</span>&#160;<span class="comment"> * 12-Bit Digital-to-Analog Converter</span></div><div class="line"><a name="l17221"></a><span class="lineno">17221</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l17222"></a><span class="lineno">17222</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l17223"></a><span class="lineno">17223</span>&#160;<span class="comment"> * - DAC_DATL - DAC Data Low Register</span></div><div class="line"><a name="l17224"></a><span class="lineno">17224</span>&#160;<span class="comment"> * - DAC_DATH - DAC Data High Register</span></div><div class="line"><a name="l17225"></a><span class="lineno">17225</span>&#160;<span class="comment"> * - DAC_SR - DAC Status Register</span></div><div class="line"><a name="l17226"></a><span class="lineno">17226</span>&#160;<span class="comment"> * - DAC_C0 - DAC Control Register</span></div><div class="line"><a name="l17227"></a><span class="lineno">17227</span>&#160;<span class="comment"> * - DAC_C1 - DAC Control Register 1</span></div><div class="line"><a name="l17228"></a><span class="lineno">17228</span>&#160;<span class="comment"> * - DAC_C2 - DAC Control Register 2</span></div><div class="line"><a name="l17229"></a><span class="lineno">17229</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l17230"></a><span class="lineno">17230</span>&#160;</div><div class="line"><a name="l17231"></a><span class="lineno">17231</span>&#160;<span class="preprocessor">#define DAC_INSTANCE_COUNT (2U) </span></div><div class="line"><a name="l17232"></a><span class="lineno">17232</span>&#160;<span class="preprocessor">#define DAC0_IDX (0U) </span></div><div class="line"><a name="l17233"></a><span class="lineno">17233</span>&#160;<span class="preprocessor">#define DAC1_IDX (1U) </span></div><div class="line"><a name="l17248"></a><span class="lineno">17248</span>&#160;<span class="preprocessor">#define DAC_RD_DATL(base, index) (DAC_DATL_REG(base, index))</span></div><div class="line"><a name="l17249"></a><span class="lineno">17249</span>&#160;<span class="preprocessor">#define DAC_WR_DATL(base, index, value) (DAC_DATL_REG(base, index) = (value))</span></div><div class="line"><a name="l17250"></a><span class="lineno">17250</span>&#160;<span class="preprocessor">#define DAC_RMW_DATL(base, index, mask, value) (DAC_WR_DATL(base, index, (DAC_RD_DATL(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l17251"></a><span class="lineno">17251</span>&#160;<span class="preprocessor">#define DAC_SET_DATL(base, index, value) (DAC_WR_DATL(base, index, DAC_RD_DATL(base, index) |  (value)))</span></div><div class="line"><a name="l17252"></a><span class="lineno">17252</span>&#160;<span class="preprocessor">#define DAC_CLR_DATL(base, index, value) (DAC_WR_DATL(base, index, DAC_RD_DATL(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l17253"></a><span class="lineno">17253</span>&#160;<span class="preprocessor">#define DAC_TOG_DATL(base, index, value) (DAC_WR_DATL(base, index, DAC_RD_DATL(base, index) ^  (value)))</span></div><div class="line"><a name="l17254"></a><span class="lineno">17254</span>&#160;</div><div class="line"><a name="l17269"></a><span class="lineno">17269</span>&#160;<span class="preprocessor">#define DAC_RD_DATH(base, index) (DAC_DATH_REG(base, index))</span></div><div class="line"><a name="l17270"></a><span class="lineno">17270</span>&#160;<span class="preprocessor">#define DAC_WR_DATH(base, index, value) (DAC_DATH_REG(base, index) = (value))</span></div><div class="line"><a name="l17271"></a><span class="lineno">17271</span>&#160;<span class="preprocessor">#define DAC_RMW_DATH(base, index, mask, value) (DAC_WR_DATH(base, index, (DAC_RD_DATH(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l17272"></a><span class="lineno">17272</span>&#160;<span class="preprocessor">#define DAC_SET_DATH(base, index, value) (DAC_WR_DATH(base, index, DAC_RD_DATH(base, index) |  (value)))</span></div><div class="line"><a name="l17273"></a><span class="lineno">17273</span>&#160;<span class="preprocessor">#define DAC_CLR_DATH(base, index, value) (DAC_WR_DATH(base, index, DAC_RD_DATH(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l17274"></a><span class="lineno">17274</span>&#160;<span class="preprocessor">#define DAC_TOG_DATH(base, index, value) (DAC_WR_DATH(base, index, DAC_RD_DATH(base, index) ^  (value)))</span></div><div class="line"><a name="l17275"></a><span class="lineno">17275</span>&#160;</div><div class="line"><a name="l17277"></a><span class="lineno">17277</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l17278"></a><span class="lineno">17278</span>&#160;<span class="comment"> * Constants &amp; macros for individual DAC_DATH bitfields</span></div><div class="line"><a name="l17279"></a><span class="lineno">17279</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l17280"></a><span class="lineno">17280</span>&#160;</div><div class="line"><a name="l17290"></a><span class="lineno">17290</span>&#160;<span class="preprocessor">#define DAC_RD_DATH_DATA1(base, index) ((DAC_DATH_REG(base, index) &amp; DAC_DATH_DATA1_MASK) &gt;&gt; DAC_DATH_DATA1_SHIFT)</span></div><div class="line"><a name="l17291"></a><span class="lineno">17291</span>&#160;<span class="preprocessor">#define DAC_BRD_DATH_DATA1(base, index) (DAC_RD_DATH_DATA1(base, index))</span></div><div class="line"><a name="l17292"></a><span class="lineno">17292</span>&#160;</div><div class="line"><a name="l17294"></a><span class="lineno">17294</span>&#160;<span class="preprocessor">#define DAC_WR_DATH_DATA1(base, index, value) (DAC_RMW_DATH(base, index, DAC_DATH_DATA1_MASK, DAC_DATH_DATA1(value)))</span></div><div class="line"><a name="l17295"></a><span class="lineno">17295</span>&#160;<span class="preprocessor">#define DAC_BWR_DATH_DATA1(base, index, value) (DAC_WR_DATH_DATA1(base, index, value))</span></div><div class="line"><a name="l17296"></a><span class="lineno">17296</span>&#160;</div><div class="line"><a name="l17317"></a><span class="lineno">17317</span>&#160;<span class="preprocessor">#define DAC_RD_SR(base)          (DAC_SR_REG(base))</span></div><div class="line"><a name="l17318"></a><span class="lineno">17318</span>&#160;<span class="preprocessor">#define DAC_WR_SR(base, value)   (DAC_SR_REG(base) = (value))</span></div><div class="line"><a name="l17319"></a><span class="lineno">17319</span>&#160;<span class="preprocessor">#define DAC_RMW_SR(base, mask, value) (DAC_WR_SR(base, (DAC_RD_SR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l17320"></a><span class="lineno">17320</span>&#160;<span class="preprocessor">#define DAC_SET_SR(base, value)  (DAC_WR_SR(base, DAC_RD_SR(base) |  (value)))</span></div><div class="line"><a name="l17321"></a><span class="lineno">17321</span>&#160;<span class="preprocessor">#define DAC_CLR_SR(base, value)  (DAC_WR_SR(base, DAC_RD_SR(base) &amp; ~(value)))</span></div><div class="line"><a name="l17322"></a><span class="lineno">17322</span>&#160;<span class="preprocessor">#define DAC_TOG_SR(base, value)  (DAC_WR_SR(base, DAC_RD_SR(base) ^  (value)))</span></div><div class="line"><a name="l17323"></a><span class="lineno">17323</span>&#160;</div><div class="line"><a name="l17325"></a><span class="lineno">17325</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l17326"></a><span class="lineno">17326</span>&#160;<span class="comment"> * Constants &amp; macros for individual DAC_SR bitfields</span></div><div class="line"><a name="l17327"></a><span class="lineno">17327</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l17328"></a><span class="lineno">17328</span>&#160;</div><div class="line"><a name="l17338"></a><span class="lineno">17338</span>&#160;<span class="preprocessor">#define DAC_RD_SR_DACBFRPBF(base) ((DAC_SR_REG(base) &amp; DAC_SR_DACBFRPBF_MASK) &gt;&gt; DAC_SR_DACBFRPBF_SHIFT)</span></div><div class="line"><a name="l17339"></a><span class="lineno">17339</span>&#160;<span class="preprocessor">#define DAC_BRD_SR_DACBFRPBF(base) (BITBAND_ACCESS8(&amp;DAC_SR_REG(base), DAC_SR_DACBFRPBF_SHIFT))</span></div><div class="line"><a name="l17340"></a><span class="lineno">17340</span>&#160;</div><div class="line"><a name="l17342"></a><span class="lineno">17342</span>&#160;<span class="preprocessor">#define DAC_WR_SR_DACBFRPBF(base, value) (DAC_RMW_SR(base, DAC_SR_DACBFRPBF_MASK, DAC_SR_DACBFRPBF(value)))</span></div><div class="line"><a name="l17343"></a><span class="lineno">17343</span>&#160;<span class="preprocessor">#define DAC_BWR_SR_DACBFRPBF(base, value) (BITBAND_ACCESS8(&amp;DAC_SR_REG(base), DAC_SR_DACBFRPBF_SHIFT) = (value))</span></div><div class="line"><a name="l17344"></a><span class="lineno">17344</span>&#160;</div><div class="line"><a name="l17355"></a><span class="lineno">17355</span>&#160;<span class="preprocessor">#define DAC_RD_SR_DACBFRPTF(base) ((DAC_SR_REG(base) &amp; DAC_SR_DACBFRPTF_MASK) &gt;&gt; DAC_SR_DACBFRPTF_SHIFT)</span></div><div class="line"><a name="l17356"></a><span class="lineno">17356</span>&#160;<span class="preprocessor">#define DAC_BRD_SR_DACBFRPTF(base) (BITBAND_ACCESS8(&amp;DAC_SR_REG(base), DAC_SR_DACBFRPTF_SHIFT))</span></div><div class="line"><a name="l17357"></a><span class="lineno">17357</span>&#160;</div><div class="line"><a name="l17359"></a><span class="lineno">17359</span>&#160;<span class="preprocessor">#define DAC_WR_SR_DACBFRPTF(base, value) (DAC_RMW_SR(base, DAC_SR_DACBFRPTF_MASK, DAC_SR_DACBFRPTF(value)))</span></div><div class="line"><a name="l17360"></a><span class="lineno">17360</span>&#160;<span class="preprocessor">#define DAC_BWR_SR_DACBFRPTF(base, value) (BITBAND_ACCESS8(&amp;DAC_SR_REG(base), DAC_SR_DACBFRPTF_SHIFT) = (value))</span></div><div class="line"><a name="l17361"></a><span class="lineno">17361</span>&#160;</div><div class="line"><a name="l17372"></a><span class="lineno">17372</span>&#160;<span class="preprocessor">#define DAC_RD_SR_DACBFWMF(base) ((DAC_SR_REG(base) &amp; DAC_SR_DACBFWMF_MASK) &gt;&gt; DAC_SR_DACBFWMF_SHIFT)</span></div><div class="line"><a name="l17373"></a><span class="lineno">17373</span>&#160;<span class="preprocessor">#define DAC_BRD_SR_DACBFWMF(base) (BITBAND_ACCESS8(&amp;DAC_SR_REG(base), DAC_SR_DACBFWMF_SHIFT))</span></div><div class="line"><a name="l17374"></a><span class="lineno">17374</span>&#160;</div><div class="line"><a name="l17376"></a><span class="lineno">17376</span>&#160;<span class="preprocessor">#define DAC_WR_SR_DACBFWMF(base, value) (DAC_RMW_SR(base, DAC_SR_DACBFWMF_MASK, DAC_SR_DACBFWMF(value)))</span></div><div class="line"><a name="l17377"></a><span class="lineno">17377</span>&#160;<span class="preprocessor">#define DAC_BWR_SR_DACBFWMF(base, value) (BITBAND_ACCESS8(&amp;DAC_SR_REG(base), DAC_SR_DACBFWMF_SHIFT) = (value))</span></div><div class="line"><a name="l17378"></a><span class="lineno">17378</span>&#160;</div><div class="line"><a name="l17395"></a><span class="lineno">17395</span>&#160;<span class="preprocessor">#define DAC_RD_C0(base)          (DAC_C0_REG(base))</span></div><div class="line"><a name="l17396"></a><span class="lineno">17396</span>&#160;<span class="preprocessor">#define DAC_WR_C0(base, value)   (DAC_C0_REG(base) = (value))</span></div><div class="line"><a name="l17397"></a><span class="lineno">17397</span>&#160;<span class="preprocessor">#define DAC_RMW_C0(base, mask, value) (DAC_WR_C0(base, (DAC_RD_C0(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l17398"></a><span class="lineno">17398</span>&#160;<span class="preprocessor">#define DAC_SET_C0(base, value)  (DAC_WR_C0(base, DAC_RD_C0(base) |  (value)))</span></div><div class="line"><a name="l17399"></a><span class="lineno">17399</span>&#160;<span class="preprocessor">#define DAC_CLR_C0(base, value)  (DAC_WR_C0(base, DAC_RD_C0(base) &amp; ~(value)))</span></div><div class="line"><a name="l17400"></a><span class="lineno">17400</span>&#160;<span class="preprocessor">#define DAC_TOG_C0(base, value)  (DAC_WR_C0(base, DAC_RD_C0(base) ^  (value)))</span></div><div class="line"><a name="l17401"></a><span class="lineno">17401</span>&#160;</div><div class="line"><a name="l17403"></a><span class="lineno">17403</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l17404"></a><span class="lineno">17404</span>&#160;<span class="comment"> * Constants &amp; macros for individual DAC_C0 bitfields</span></div><div class="line"><a name="l17405"></a><span class="lineno">17405</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l17406"></a><span class="lineno">17406</span>&#160;</div><div class="line"><a name="l17416"></a><span class="lineno">17416</span>&#160;<span class="preprocessor">#define DAC_RD_C0_DACBBIEN(base) ((DAC_C0_REG(base) &amp; DAC_C0_DACBBIEN_MASK) &gt;&gt; DAC_C0_DACBBIEN_SHIFT)</span></div><div class="line"><a name="l17417"></a><span class="lineno">17417</span>&#160;<span class="preprocessor">#define DAC_BRD_C0_DACBBIEN(base) (BITBAND_ACCESS8(&amp;DAC_C0_REG(base), DAC_C0_DACBBIEN_SHIFT))</span></div><div class="line"><a name="l17418"></a><span class="lineno">17418</span>&#160;</div><div class="line"><a name="l17420"></a><span class="lineno">17420</span>&#160;<span class="preprocessor">#define DAC_WR_C0_DACBBIEN(base, value) (DAC_RMW_C0(base, DAC_C0_DACBBIEN_MASK, DAC_C0_DACBBIEN(value)))</span></div><div class="line"><a name="l17421"></a><span class="lineno">17421</span>&#160;<span class="preprocessor">#define DAC_BWR_C0_DACBBIEN(base, value) (BITBAND_ACCESS8(&amp;DAC_C0_REG(base), DAC_C0_DACBBIEN_SHIFT) = (value))</span></div><div class="line"><a name="l17422"></a><span class="lineno">17422</span>&#160;</div><div class="line"><a name="l17433"></a><span class="lineno">17433</span>&#160;<span class="preprocessor">#define DAC_RD_C0_DACBTIEN(base) ((DAC_C0_REG(base) &amp; DAC_C0_DACBTIEN_MASK) &gt;&gt; DAC_C0_DACBTIEN_SHIFT)</span></div><div class="line"><a name="l17434"></a><span class="lineno">17434</span>&#160;<span class="preprocessor">#define DAC_BRD_C0_DACBTIEN(base) (BITBAND_ACCESS8(&amp;DAC_C0_REG(base), DAC_C0_DACBTIEN_SHIFT))</span></div><div class="line"><a name="l17435"></a><span class="lineno">17435</span>&#160;</div><div class="line"><a name="l17437"></a><span class="lineno">17437</span>&#160;<span class="preprocessor">#define DAC_WR_C0_DACBTIEN(base, value) (DAC_RMW_C0(base, DAC_C0_DACBTIEN_MASK, DAC_C0_DACBTIEN(value)))</span></div><div class="line"><a name="l17438"></a><span class="lineno">17438</span>&#160;<span class="preprocessor">#define DAC_BWR_C0_DACBTIEN(base, value) (BITBAND_ACCESS8(&amp;DAC_C0_REG(base), DAC_C0_DACBTIEN_SHIFT) = (value))</span></div><div class="line"><a name="l17439"></a><span class="lineno">17439</span>&#160;</div><div class="line"><a name="l17450"></a><span class="lineno">17450</span>&#160;<span class="preprocessor">#define DAC_RD_C0_DACBWIEN(base) ((DAC_C0_REG(base) &amp; DAC_C0_DACBWIEN_MASK) &gt;&gt; DAC_C0_DACBWIEN_SHIFT)</span></div><div class="line"><a name="l17451"></a><span class="lineno">17451</span>&#160;<span class="preprocessor">#define DAC_BRD_C0_DACBWIEN(base) (BITBAND_ACCESS8(&amp;DAC_C0_REG(base), DAC_C0_DACBWIEN_SHIFT))</span></div><div class="line"><a name="l17452"></a><span class="lineno">17452</span>&#160;</div><div class="line"><a name="l17454"></a><span class="lineno">17454</span>&#160;<span class="preprocessor">#define DAC_WR_C0_DACBWIEN(base, value) (DAC_RMW_C0(base, DAC_C0_DACBWIEN_MASK, DAC_C0_DACBWIEN(value)))</span></div><div class="line"><a name="l17455"></a><span class="lineno">17455</span>&#160;<span class="preprocessor">#define DAC_BWR_C0_DACBWIEN(base, value) (BITBAND_ACCESS8(&amp;DAC_C0_REG(base), DAC_C0_DACBWIEN_SHIFT) = (value))</span></div><div class="line"><a name="l17456"></a><span class="lineno">17456</span>&#160;</div><div class="line"><a name="l17470"></a><span class="lineno">17470</span>&#160;<span class="preprocessor">#define DAC_RD_C0_LPEN(base) ((DAC_C0_REG(base) &amp; DAC_C0_LPEN_MASK) &gt;&gt; DAC_C0_LPEN_SHIFT)</span></div><div class="line"><a name="l17471"></a><span class="lineno">17471</span>&#160;<span class="preprocessor">#define DAC_BRD_C0_LPEN(base) (BITBAND_ACCESS8(&amp;DAC_C0_REG(base), DAC_C0_LPEN_SHIFT))</span></div><div class="line"><a name="l17472"></a><span class="lineno">17472</span>&#160;</div><div class="line"><a name="l17474"></a><span class="lineno">17474</span>&#160;<span class="preprocessor">#define DAC_WR_C0_LPEN(base, value) (DAC_RMW_C0(base, DAC_C0_LPEN_MASK, DAC_C0_LPEN(value)))</span></div><div class="line"><a name="l17475"></a><span class="lineno">17475</span>&#160;<span class="preprocessor">#define DAC_BWR_C0_LPEN(base, value) (BITBAND_ACCESS8(&amp;DAC_C0_REG(base), DAC_C0_LPEN_SHIFT) = (value))</span></div><div class="line"><a name="l17476"></a><span class="lineno">17476</span>&#160;</div><div class="line"><a name="l17491"></a><span class="lineno">17491</span>&#160;<span class="preprocessor">#define DAC_WR_C0_DACSWTRG(base, value) (DAC_RMW_C0(base, DAC_C0_DACSWTRG_MASK, DAC_C0_DACSWTRG(value)))</span></div><div class="line"><a name="l17492"></a><span class="lineno">17492</span>&#160;<span class="preprocessor">#define DAC_BWR_C0_DACSWTRG(base, value) (BITBAND_ACCESS8(&amp;DAC_C0_REG(base), DAC_C0_DACSWTRG_SHIFT) = (value))</span></div><div class="line"><a name="l17493"></a><span class="lineno">17493</span>&#160;</div><div class="line"><a name="l17504"></a><span class="lineno">17504</span>&#160;<span class="preprocessor">#define DAC_RD_C0_DACTRGSEL(base) ((DAC_C0_REG(base) &amp; DAC_C0_DACTRGSEL_MASK) &gt;&gt; DAC_C0_DACTRGSEL_SHIFT)</span></div><div class="line"><a name="l17505"></a><span class="lineno">17505</span>&#160;<span class="preprocessor">#define DAC_BRD_C0_DACTRGSEL(base) (BITBAND_ACCESS8(&amp;DAC_C0_REG(base), DAC_C0_DACTRGSEL_SHIFT))</span></div><div class="line"><a name="l17506"></a><span class="lineno">17506</span>&#160;</div><div class="line"><a name="l17508"></a><span class="lineno">17508</span>&#160;<span class="preprocessor">#define DAC_WR_C0_DACTRGSEL(base, value) (DAC_RMW_C0(base, DAC_C0_DACTRGSEL_MASK, DAC_C0_DACTRGSEL(value)))</span></div><div class="line"><a name="l17509"></a><span class="lineno">17509</span>&#160;<span class="preprocessor">#define DAC_BWR_C0_DACTRGSEL(base, value) (BITBAND_ACCESS8(&amp;DAC_C0_REG(base), DAC_C0_DACTRGSEL_SHIFT) = (value))</span></div><div class="line"><a name="l17510"></a><span class="lineno">17510</span>&#160;</div><div class="line"><a name="l17521"></a><span class="lineno">17521</span>&#160;<span class="preprocessor">#define DAC_RD_C0_DACRFS(base) ((DAC_C0_REG(base) &amp; DAC_C0_DACRFS_MASK) &gt;&gt; DAC_C0_DACRFS_SHIFT)</span></div><div class="line"><a name="l17522"></a><span class="lineno">17522</span>&#160;<span class="preprocessor">#define DAC_BRD_C0_DACRFS(base) (BITBAND_ACCESS8(&amp;DAC_C0_REG(base), DAC_C0_DACRFS_SHIFT))</span></div><div class="line"><a name="l17523"></a><span class="lineno">17523</span>&#160;</div><div class="line"><a name="l17525"></a><span class="lineno">17525</span>&#160;<span class="preprocessor">#define DAC_WR_C0_DACRFS(base, value) (DAC_RMW_C0(base, DAC_C0_DACRFS_MASK, DAC_C0_DACRFS(value)))</span></div><div class="line"><a name="l17526"></a><span class="lineno">17526</span>&#160;<span class="preprocessor">#define DAC_BWR_C0_DACRFS(base, value) (BITBAND_ACCESS8(&amp;DAC_C0_REG(base), DAC_C0_DACRFS_SHIFT) = (value))</span></div><div class="line"><a name="l17527"></a><span class="lineno">17527</span>&#160;</div><div class="line"><a name="l17540"></a><span class="lineno">17540</span>&#160;<span class="preprocessor">#define DAC_RD_C0_DACEN(base) ((DAC_C0_REG(base) &amp; DAC_C0_DACEN_MASK) &gt;&gt; DAC_C0_DACEN_SHIFT)</span></div><div class="line"><a name="l17541"></a><span class="lineno">17541</span>&#160;<span class="preprocessor">#define DAC_BRD_C0_DACEN(base) (BITBAND_ACCESS8(&amp;DAC_C0_REG(base), DAC_C0_DACEN_SHIFT))</span></div><div class="line"><a name="l17542"></a><span class="lineno">17542</span>&#160;</div><div class="line"><a name="l17544"></a><span class="lineno">17544</span>&#160;<span class="preprocessor">#define DAC_WR_C0_DACEN(base, value) (DAC_RMW_C0(base, DAC_C0_DACEN_MASK, DAC_C0_DACEN(value)))</span></div><div class="line"><a name="l17545"></a><span class="lineno">17545</span>&#160;<span class="preprocessor">#define DAC_BWR_C0_DACEN(base, value) (BITBAND_ACCESS8(&amp;DAC_C0_REG(base), DAC_C0_DACEN_SHIFT) = (value))</span></div><div class="line"><a name="l17546"></a><span class="lineno">17546</span>&#160;</div><div class="line"><a name="l17563"></a><span class="lineno">17563</span>&#160;<span class="preprocessor">#define DAC_RD_C1(base)          (DAC_C1_REG(base))</span></div><div class="line"><a name="l17564"></a><span class="lineno">17564</span>&#160;<span class="preprocessor">#define DAC_WR_C1(base, value)   (DAC_C1_REG(base) = (value))</span></div><div class="line"><a name="l17565"></a><span class="lineno">17565</span>&#160;<span class="preprocessor">#define DAC_RMW_C1(base, mask, value) (DAC_WR_C1(base, (DAC_RD_C1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l17566"></a><span class="lineno">17566</span>&#160;<span class="preprocessor">#define DAC_SET_C1(base, value)  (DAC_WR_C1(base, DAC_RD_C1(base) |  (value)))</span></div><div class="line"><a name="l17567"></a><span class="lineno">17567</span>&#160;<span class="preprocessor">#define DAC_CLR_C1(base, value)  (DAC_WR_C1(base, DAC_RD_C1(base) &amp; ~(value)))</span></div><div class="line"><a name="l17568"></a><span class="lineno">17568</span>&#160;<span class="preprocessor">#define DAC_TOG_C1(base, value)  (DAC_WR_C1(base, DAC_RD_C1(base) ^  (value)))</span></div><div class="line"><a name="l17569"></a><span class="lineno">17569</span>&#160;</div><div class="line"><a name="l17571"></a><span class="lineno">17571</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l17572"></a><span class="lineno">17572</span>&#160;<span class="comment"> * Constants &amp; macros for individual DAC_C1 bitfields</span></div><div class="line"><a name="l17573"></a><span class="lineno">17573</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l17574"></a><span class="lineno">17574</span>&#160;</div><div class="line"><a name="l17587"></a><span class="lineno">17587</span>&#160;<span class="preprocessor">#define DAC_RD_C1_DACBFEN(base) ((DAC_C1_REG(base) &amp; DAC_C1_DACBFEN_MASK) &gt;&gt; DAC_C1_DACBFEN_SHIFT)</span></div><div class="line"><a name="l17588"></a><span class="lineno">17588</span>&#160;<span class="preprocessor">#define DAC_BRD_C1_DACBFEN(base) (BITBAND_ACCESS8(&amp;DAC_C1_REG(base), DAC_C1_DACBFEN_SHIFT))</span></div><div class="line"><a name="l17589"></a><span class="lineno">17589</span>&#160;</div><div class="line"><a name="l17591"></a><span class="lineno">17591</span>&#160;<span class="preprocessor">#define DAC_WR_C1_DACBFEN(base, value) (DAC_RMW_C1(base, DAC_C1_DACBFEN_MASK, DAC_C1_DACBFEN(value)))</span></div><div class="line"><a name="l17592"></a><span class="lineno">17592</span>&#160;<span class="preprocessor">#define DAC_BWR_C1_DACBFEN(base, value) (BITBAND_ACCESS8(&amp;DAC_C1_REG(base), DAC_C1_DACBFEN_SHIFT) = (value))</span></div><div class="line"><a name="l17593"></a><span class="lineno">17593</span>&#160;</div><div class="line"><a name="l17606"></a><span class="lineno">17606</span>&#160;<span class="preprocessor">#define DAC_RD_C1_DACBFMD(base) ((DAC_C1_REG(base) &amp; DAC_C1_DACBFMD_MASK) &gt;&gt; DAC_C1_DACBFMD_SHIFT)</span></div><div class="line"><a name="l17607"></a><span class="lineno">17607</span>&#160;<span class="preprocessor">#define DAC_BRD_C1_DACBFMD(base) (DAC_RD_C1_DACBFMD(base))</span></div><div class="line"><a name="l17608"></a><span class="lineno">17608</span>&#160;</div><div class="line"><a name="l17610"></a><span class="lineno">17610</span>&#160;<span class="preprocessor">#define DAC_WR_C1_DACBFMD(base, value) (DAC_RMW_C1(base, DAC_C1_DACBFMD_MASK, DAC_C1_DACBFMD(value)))</span></div><div class="line"><a name="l17611"></a><span class="lineno">17611</span>&#160;<span class="preprocessor">#define DAC_BWR_C1_DACBFMD(base, value) (DAC_WR_C1_DACBFMD(base, value))</span></div><div class="line"><a name="l17612"></a><span class="lineno">17612</span>&#160;</div><div class="line"><a name="l17630"></a><span class="lineno">17630</span>&#160;<span class="preprocessor">#define DAC_RD_C1_DACBFWM(base) ((DAC_C1_REG(base) &amp; DAC_C1_DACBFWM_MASK) &gt;&gt; DAC_C1_DACBFWM_SHIFT)</span></div><div class="line"><a name="l17631"></a><span class="lineno">17631</span>&#160;<span class="preprocessor">#define DAC_BRD_C1_DACBFWM(base) (DAC_RD_C1_DACBFWM(base))</span></div><div class="line"><a name="l17632"></a><span class="lineno">17632</span>&#160;</div><div class="line"><a name="l17634"></a><span class="lineno">17634</span>&#160;<span class="preprocessor">#define DAC_WR_C1_DACBFWM(base, value) (DAC_RMW_C1(base, DAC_C1_DACBFWM_MASK, DAC_C1_DACBFWM(value)))</span></div><div class="line"><a name="l17635"></a><span class="lineno">17635</span>&#160;<span class="preprocessor">#define DAC_BWR_C1_DACBFWM(base, value) (DAC_WR_C1_DACBFWM(base, value))</span></div><div class="line"><a name="l17636"></a><span class="lineno">17636</span>&#160;</div><div class="line"><a name="l17649"></a><span class="lineno">17649</span>&#160;<span class="preprocessor">#define DAC_RD_C1_DMAEN(base) ((DAC_C1_REG(base) &amp; DAC_C1_DMAEN_MASK) &gt;&gt; DAC_C1_DMAEN_SHIFT)</span></div><div class="line"><a name="l17650"></a><span class="lineno">17650</span>&#160;<span class="preprocessor">#define DAC_BRD_C1_DMAEN(base) (BITBAND_ACCESS8(&amp;DAC_C1_REG(base), DAC_C1_DMAEN_SHIFT))</span></div><div class="line"><a name="l17651"></a><span class="lineno">17651</span>&#160;</div><div class="line"><a name="l17653"></a><span class="lineno">17653</span>&#160;<span class="preprocessor">#define DAC_WR_C1_DMAEN(base, value) (DAC_RMW_C1(base, DAC_C1_DMAEN_MASK, DAC_C1_DMAEN(value)))</span></div><div class="line"><a name="l17654"></a><span class="lineno">17654</span>&#160;<span class="preprocessor">#define DAC_BWR_C1_DMAEN(base, value) (BITBAND_ACCESS8(&amp;DAC_C1_REG(base), DAC_C1_DMAEN_SHIFT) = (value))</span></div><div class="line"><a name="l17655"></a><span class="lineno">17655</span>&#160;</div><div class="line"><a name="l17670"></a><span class="lineno">17670</span>&#160;<span class="preprocessor">#define DAC_RD_C2(base)          (DAC_C2_REG(base))</span></div><div class="line"><a name="l17671"></a><span class="lineno">17671</span>&#160;<span class="preprocessor">#define DAC_WR_C2(base, value)   (DAC_C2_REG(base) = (value))</span></div><div class="line"><a name="l17672"></a><span class="lineno">17672</span>&#160;<span class="preprocessor">#define DAC_RMW_C2(base, mask, value) (DAC_WR_C2(base, (DAC_RD_C2(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l17673"></a><span class="lineno">17673</span>&#160;<span class="preprocessor">#define DAC_SET_C2(base, value)  (DAC_WR_C2(base, DAC_RD_C2(base) |  (value)))</span></div><div class="line"><a name="l17674"></a><span class="lineno">17674</span>&#160;<span class="preprocessor">#define DAC_CLR_C2(base, value)  (DAC_WR_C2(base, DAC_RD_C2(base) &amp; ~(value)))</span></div><div class="line"><a name="l17675"></a><span class="lineno">17675</span>&#160;<span class="preprocessor">#define DAC_TOG_C2(base, value)  (DAC_WR_C2(base, DAC_RD_C2(base) ^  (value)))</span></div><div class="line"><a name="l17676"></a><span class="lineno">17676</span>&#160;</div><div class="line"><a name="l17678"></a><span class="lineno">17678</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l17679"></a><span class="lineno">17679</span>&#160;<span class="comment"> * Constants &amp; macros for individual DAC_C2 bitfields</span></div><div class="line"><a name="l17680"></a><span class="lineno">17680</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l17681"></a><span class="lineno">17681</span>&#160;</div><div class="line"><a name="l17690"></a><span class="lineno">17690</span>&#160;<span class="preprocessor">#define DAC_RD_C2_DACBFUP(base) ((DAC_C2_REG(base) &amp; DAC_C2_DACBFUP_MASK) &gt;&gt; DAC_C2_DACBFUP_SHIFT)</span></div><div class="line"><a name="l17691"></a><span class="lineno">17691</span>&#160;<span class="preprocessor">#define DAC_BRD_C2_DACBFUP(base) (DAC_RD_C2_DACBFUP(base))</span></div><div class="line"><a name="l17692"></a><span class="lineno">17692</span>&#160;</div><div class="line"><a name="l17694"></a><span class="lineno">17694</span>&#160;<span class="preprocessor">#define DAC_WR_C2_DACBFUP(base, value) (DAC_RMW_C2(base, DAC_C2_DACBFUP_MASK, DAC_C2_DACBFUP(value)))</span></div><div class="line"><a name="l17695"></a><span class="lineno">17695</span>&#160;<span class="preprocessor">#define DAC_BWR_C2_DACBFUP(base, value) (DAC_WR_C2_DACBFUP(base, value))</span></div><div class="line"><a name="l17696"></a><span class="lineno">17696</span>&#160;</div><div class="line"><a name="l17705"></a><span class="lineno">17705</span>&#160;<span class="preprocessor">#define DAC_RD_C2_DACBFRP(base) ((DAC_C2_REG(base) &amp; DAC_C2_DACBFRP_MASK) &gt;&gt; DAC_C2_DACBFRP_SHIFT)</span></div><div class="line"><a name="l17706"></a><span class="lineno">17706</span>&#160;<span class="preprocessor">#define DAC_BRD_C2_DACBFRP(base) (DAC_RD_C2_DACBFRP(base))</span></div><div class="line"><a name="l17707"></a><span class="lineno">17707</span>&#160;</div><div class="line"><a name="l17709"></a><span class="lineno">17709</span>&#160;<span class="preprocessor">#define DAC_WR_C2_DACBFRP(base, value) (DAC_RMW_C2(base, DAC_C2_DACBFRP_MASK, DAC_C2_DACBFRP(value)))</span></div><div class="line"><a name="l17710"></a><span class="lineno">17710</span>&#160;<span class="preprocessor">#define DAC_BWR_C2_DACBFRP(base, value) (DAC_WR_C2_DACBFRP(base, value))</span></div><div class="line"><a name="l17711"></a><span class="lineno">17711</span>&#160;</div><div class="line"><a name="l17713"></a><span class="lineno">17713</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l17714"></a><span class="lineno">17714</span>&#160;<span class="comment"> * MK64F12 DMA</span></div><div class="line"><a name="l17715"></a><span class="lineno">17715</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l17716"></a><span class="lineno">17716</span>&#160;<span class="comment"> * Enhanced direct memory access controller</span></div><div class="line"><a name="l17717"></a><span class="lineno">17717</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l17718"></a><span class="lineno">17718</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l17719"></a><span class="lineno">17719</span>&#160;<span class="comment"> * - DMA_CR - Control Register</span></div><div class="line"><a name="l17720"></a><span class="lineno">17720</span>&#160;<span class="comment"> * - DMA_ES - Error Status Register</span></div><div class="line"><a name="l17721"></a><span class="lineno">17721</span>&#160;<span class="comment"> * - DMA_ERQ - Enable Request Register</span></div><div class="line"><a name="l17722"></a><span class="lineno">17722</span>&#160;<span class="comment"> * - DMA_EEI - Enable Error Interrupt Register</span></div><div class="line"><a name="l17723"></a><span class="lineno">17723</span>&#160;<span class="comment"> * - DMA_CEEI - Clear Enable Error Interrupt Register</span></div><div class="line"><a name="l17724"></a><span class="lineno">17724</span>&#160;<span class="comment"> * - DMA_SEEI - Set Enable Error Interrupt Register</span></div><div class="line"><a name="l17725"></a><span class="lineno">17725</span>&#160;<span class="comment"> * - DMA_CERQ - Clear Enable Request Register</span></div><div class="line"><a name="l17726"></a><span class="lineno">17726</span>&#160;<span class="comment"> * - DMA_SERQ - Set Enable Request Register</span></div><div class="line"><a name="l17727"></a><span class="lineno">17727</span>&#160;<span class="comment"> * - DMA_CDNE - Clear DONE Status Bit Register</span></div><div class="line"><a name="l17728"></a><span class="lineno">17728</span>&#160;<span class="comment"> * - DMA_SSRT - Set START Bit Register</span></div><div class="line"><a name="l17729"></a><span class="lineno">17729</span>&#160;<span class="comment"> * - DMA_CERR - Clear Error Register</span></div><div class="line"><a name="l17730"></a><span class="lineno">17730</span>&#160;<span class="comment"> * - DMA_CINT - Clear Interrupt Request Register</span></div><div class="line"><a name="l17731"></a><span class="lineno">17731</span>&#160;<span class="comment"> * - DMA_INT - Interrupt Request Register</span></div><div class="line"><a name="l17732"></a><span class="lineno">17732</span>&#160;<span class="comment"> * - DMA_ERR - Error Register</span></div><div class="line"><a name="l17733"></a><span class="lineno">17733</span>&#160;<span class="comment"> * - DMA_HRS - Hardware Request Status Register</span></div><div class="line"><a name="l17734"></a><span class="lineno">17734</span>&#160;<span class="comment"> * - DMA_DCHPRI3 - Channel n Priority Register</span></div><div class="line"><a name="l17735"></a><span class="lineno">17735</span>&#160;<span class="comment"> * - DMA_DCHPRI2 - Channel n Priority Register</span></div><div class="line"><a name="l17736"></a><span class="lineno">17736</span>&#160;<span class="comment"> * - DMA_DCHPRI1 - Channel n Priority Register</span></div><div class="line"><a name="l17737"></a><span class="lineno">17737</span>&#160;<span class="comment"> * - DMA_DCHPRI0 - Channel n Priority Register</span></div><div class="line"><a name="l17738"></a><span class="lineno">17738</span>&#160;<span class="comment"> * - DMA_DCHPRI7 - Channel n Priority Register</span></div><div class="line"><a name="l17739"></a><span class="lineno">17739</span>&#160;<span class="comment"> * - DMA_DCHPRI6 - Channel n Priority Register</span></div><div class="line"><a name="l17740"></a><span class="lineno">17740</span>&#160;<span class="comment"> * - DMA_DCHPRI5 - Channel n Priority Register</span></div><div class="line"><a name="l17741"></a><span class="lineno">17741</span>&#160;<span class="comment"> * - DMA_DCHPRI4 - Channel n Priority Register</span></div><div class="line"><a name="l17742"></a><span class="lineno">17742</span>&#160;<span class="comment"> * - DMA_DCHPRI11 - Channel n Priority Register</span></div><div class="line"><a name="l17743"></a><span class="lineno">17743</span>&#160;<span class="comment"> * - DMA_DCHPRI10 - Channel n Priority Register</span></div><div class="line"><a name="l17744"></a><span class="lineno">17744</span>&#160;<span class="comment"> * - DMA_DCHPRI9 - Channel n Priority Register</span></div><div class="line"><a name="l17745"></a><span class="lineno">17745</span>&#160;<span class="comment"> * - DMA_DCHPRI8 - Channel n Priority Register</span></div><div class="line"><a name="l17746"></a><span class="lineno">17746</span>&#160;<span class="comment"> * - DMA_DCHPRI15 - Channel n Priority Register</span></div><div class="line"><a name="l17747"></a><span class="lineno">17747</span>&#160;<span class="comment"> * - DMA_DCHPRI14 - Channel n Priority Register</span></div><div class="line"><a name="l17748"></a><span class="lineno">17748</span>&#160;<span class="comment"> * - DMA_DCHPRI13 - Channel n Priority Register</span></div><div class="line"><a name="l17749"></a><span class="lineno">17749</span>&#160;<span class="comment"> * - DMA_DCHPRI12 - Channel n Priority Register</span></div><div class="line"><a name="l17750"></a><span class="lineno">17750</span>&#160;<span class="comment"> * - DMA_SADDR - TCD Source Address</span></div><div class="line"><a name="l17751"></a><span class="lineno">17751</span>&#160;<span class="comment"> * - DMA_SOFF - TCD Signed Source Address Offset</span></div><div class="line"><a name="l17752"></a><span class="lineno">17752</span>&#160;<span class="comment"> * - DMA_ATTR - TCD Transfer Attributes</span></div><div class="line"><a name="l17753"></a><span class="lineno">17753</span>&#160;<span class="comment"> * - DMA_NBYTES_MLNO - TCD Minor Byte Count (Minor Loop Disabled)</span></div><div class="line"><a name="l17754"></a><span class="lineno">17754</span>&#160;<span class="comment"> * - DMA_NBYTES_MLOFFNO - TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled)</span></div><div class="line"><a name="l17755"></a><span class="lineno">17755</span>&#160;<span class="comment"> * - DMA_NBYTES_MLOFFYES - TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled)</span></div><div class="line"><a name="l17756"></a><span class="lineno">17756</span>&#160;<span class="comment"> * - DMA_SLAST - TCD Last Source Address Adjustment</span></div><div class="line"><a name="l17757"></a><span class="lineno">17757</span>&#160;<span class="comment"> * - DMA_DADDR - TCD Destination Address</span></div><div class="line"><a name="l17758"></a><span class="lineno">17758</span>&#160;<span class="comment"> * - DMA_DOFF - TCD Signed Destination Address Offset</span></div><div class="line"><a name="l17759"></a><span class="lineno">17759</span>&#160;<span class="comment"> * - DMA_CITER_ELINKNO - TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)</span></div><div class="line"><a name="l17760"></a><span class="lineno">17760</span>&#160;<span class="comment"> * - DMA_CITER_ELINKYES - TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)</span></div><div class="line"><a name="l17761"></a><span class="lineno">17761</span>&#160;<span class="comment"> * - DMA_DLAST_SGA - TCD Last Destination Address Adjustment/Scatter Gather Address</span></div><div class="line"><a name="l17762"></a><span class="lineno">17762</span>&#160;<span class="comment"> * - DMA_CSR - TCD Control and Status</span></div><div class="line"><a name="l17763"></a><span class="lineno">17763</span>&#160;<span class="comment"> * - DMA_BITER_ELINKNO - TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)</span></div><div class="line"><a name="l17764"></a><span class="lineno">17764</span>&#160;<span class="comment"> * - DMA_BITER_ELINKYES - TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)</span></div><div class="line"><a name="l17765"></a><span class="lineno">17765</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l17766"></a><span class="lineno">17766</span>&#160;</div><div class="line"><a name="l17767"></a><span class="lineno">17767</span>&#160;<span class="preprocessor">#define DMA_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l17768"></a><span class="lineno">17768</span>&#160;<span class="preprocessor">#define DMA_IDX (0U) </span></div><div class="line"><a name="l17812"></a><span class="lineno">17812</span>&#160;<span class="preprocessor">#define DMA_RD_CR(base)          (DMA_CR_REG(base))</span></div><div class="line"><a name="l17813"></a><span class="lineno">17813</span>&#160;<span class="preprocessor">#define DMA_WR_CR(base, value)   (DMA_CR_REG(base) = (value))</span></div><div class="line"><a name="l17814"></a><span class="lineno">17814</span>&#160;<span class="preprocessor">#define DMA_RMW_CR(base, mask, value) (DMA_WR_CR(base, (DMA_RD_CR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l17815"></a><span class="lineno">17815</span>&#160;<span class="preprocessor">#define DMA_SET_CR(base, value)  (DMA_WR_CR(base, DMA_RD_CR(base) |  (value)))</span></div><div class="line"><a name="l17816"></a><span class="lineno">17816</span>&#160;<span class="preprocessor">#define DMA_CLR_CR(base, value)  (DMA_WR_CR(base, DMA_RD_CR(base) &amp; ~(value)))</span></div><div class="line"><a name="l17817"></a><span class="lineno">17817</span>&#160;<span class="preprocessor">#define DMA_TOG_CR(base, value)  (DMA_WR_CR(base, DMA_RD_CR(base) ^  (value)))</span></div><div class="line"><a name="l17818"></a><span class="lineno">17818</span>&#160;</div><div class="line"><a name="l17820"></a><span class="lineno">17820</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l17821"></a><span class="lineno">17821</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_CR bitfields</span></div><div class="line"><a name="l17822"></a><span class="lineno">17822</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l17823"></a><span class="lineno">17823</span>&#160;</div><div class="line"><a name="l17835"></a><span class="lineno">17835</span>&#160;<span class="preprocessor">#define DMA_RD_CR_EDBG(base) ((DMA_CR_REG(base) &amp; DMA_CR_EDBG_MASK) &gt;&gt; DMA_CR_EDBG_SHIFT)</span></div><div class="line"><a name="l17836"></a><span class="lineno">17836</span>&#160;<span class="preprocessor">#define DMA_BRD_CR_EDBG(base) (BITBAND_ACCESS32(&amp;DMA_CR_REG(base), DMA_CR_EDBG_SHIFT))</span></div><div class="line"><a name="l17837"></a><span class="lineno">17837</span>&#160;</div><div class="line"><a name="l17839"></a><span class="lineno">17839</span>&#160;<span class="preprocessor">#define DMA_WR_CR_EDBG(base, value) (DMA_RMW_CR(base, DMA_CR_EDBG_MASK, DMA_CR_EDBG(value)))</span></div><div class="line"><a name="l17840"></a><span class="lineno">17840</span>&#160;<span class="preprocessor">#define DMA_BWR_CR_EDBG(base, value) (BITBAND_ACCESS32(&amp;DMA_CR_REG(base), DMA_CR_EDBG_SHIFT) = (value))</span></div><div class="line"><a name="l17841"></a><span class="lineno">17841</span>&#160;</div><div class="line"><a name="l17852"></a><span class="lineno">17852</span>&#160;<span class="preprocessor">#define DMA_RD_CR_ERCA(base) ((DMA_CR_REG(base) &amp; DMA_CR_ERCA_MASK) &gt;&gt; DMA_CR_ERCA_SHIFT)</span></div><div class="line"><a name="l17853"></a><span class="lineno">17853</span>&#160;<span class="preprocessor">#define DMA_BRD_CR_ERCA(base) (BITBAND_ACCESS32(&amp;DMA_CR_REG(base), DMA_CR_ERCA_SHIFT))</span></div><div class="line"><a name="l17854"></a><span class="lineno">17854</span>&#160;</div><div class="line"><a name="l17856"></a><span class="lineno">17856</span>&#160;<span class="preprocessor">#define DMA_WR_CR_ERCA(base, value) (DMA_RMW_CR(base, DMA_CR_ERCA_MASK, DMA_CR_ERCA(value)))</span></div><div class="line"><a name="l17857"></a><span class="lineno">17857</span>&#160;<span class="preprocessor">#define DMA_BWR_CR_ERCA(base, value) (BITBAND_ACCESS32(&amp;DMA_CR_REG(base), DMA_CR_ERCA_SHIFT) = (value))</span></div><div class="line"><a name="l17858"></a><span class="lineno">17858</span>&#160;</div><div class="line"><a name="l17870"></a><span class="lineno">17870</span>&#160;<span class="preprocessor">#define DMA_RD_CR_HOE(base)  ((DMA_CR_REG(base) &amp; DMA_CR_HOE_MASK) &gt;&gt; DMA_CR_HOE_SHIFT)</span></div><div class="line"><a name="l17871"></a><span class="lineno">17871</span>&#160;<span class="preprocessor">#define DMA_BRD_CR_HOE(base) (BITBAND_ACCESS32(&amp;DMA_CR_REG(base), DMA_CR_HOE_SHIFT))</span></div><div class="line"><a name="l17872"></a><span class="lineno">17872</span>&#160;</div><div class="line"><a name="l17874"></a><span class="lineno">17874</span>&#160;<span class="preprocessor">#define DMA_WR_CR_HOE(base, value) (DMA_RMW_CR(base, DMA_CR_HOE_MASK, DMA_CR_HOE(value)))</span></div><div class="line"><a name="l17875"></a><span class="lineno">17875</span>&#160;<span class="preprocessor">#define DMA_BWR_CR_HOE(base, value) (BITBAND_ACCESS32(&amp;DMA_CR_REG(base), DMA_CR_HOE_SHIFT) = (value))</span></div><div class="line"><a name="l17876"></a><span class="lineno">17876</span>&#160;</div><div class="line"><a name="l17888"></a><span class="lineno">17888</span>&#160;<span class="preprocessor">#define DMA_RD_CR_HALT(base) ((DMA_CR_REG(base) &amp; DMA_CR_HALT_MASK) &gt;&gt; DMA_CR_HALT_SHIFT)</span></div><div class="line"><a name="l17889"></a><span class="lineno">17889</span>&#160;<span class="preprocessor">#define DMA_BRD_CR_HALT(base) (BITBAND_ACCESS32(&amp;DMA_CR_REG(base), DMA_CR_HALT_SHIFT))</span></div><div class="line"><a name="l17890"></a><span class="lineno">17890</span>&#160;</div><div class="line"><a name="l17892"></a><span class="lineno">17892</span>&#160;<span class="preprocessor">#define DMA_WR_CR_HALT(base, value) (DMA_RMW_CR(base, DMA_CR_HALT_MASK, DMA_CR_HALT(value)))</span></div><div class="line"><a name="l17893"></a><span class="lineno">17893</span>&#160;<span class="preprocessor">#define DMA_BWR_CR_HALT(base, value) (BITBAND_ACCESS32(&amp;DMA_CR_REG(base), DMA_CR_HALT_SHIFT) = (value))</span></div><div class="line"><a name="l17894"></a><span class="lineno">17894</span>&#160;</div><div class="line"><a name="l17910"></a><span class="lineno">17910</span>&#160;<span class="preprocessor">#define DMA_RD_CR_CLM(base)  ((DMA_CR_REG(base) &amp; DMA_CR_CLM_MASK) &gt;&gt; DMA_CR_CLM_SHIFT)</span></div><div class="line"><a name="l17911"></a><span class="lineno">17911</span>&#160;<span class="preprocessor">#define DMA_BRD_CR_CLM(base) (BITBAND_ACCESS32(&amp;DMA_CR_REG(base), DMA_CR_CLM_SHIFT))</span></div><div class="line"><a name="l17912"></a><span class="lineno">17912</span>&#160;</div><div class="line"><a name="l17914"></a><span class="lineno">17914</span>&#160;<span class="preprocessor">#define DMA_WR_CR_CLM(base, value) (DMA_RMW_CR(base, DMA_CR_CLM_MASK, DMA_CR_CLM(value)))</span></div><div class="line"><a name="l17915"></a><span class="lineno">17915</span>&#160;<span class="preprocessor">#define DMA_BWR_CR_CLM(base, value) (BITBAND_ACCESS32(&amp;DMA_CR_REG(base), DMA_CR_CLM_SHIFT) = (value))</span></div><div class="line"><a name="l17916"></a><span class="lineno">17916</span>&#160;</div><div class="line"><a name="l17931"></a><span class="lineno">17931</span>&#160;<span class="preprocessor">#define DMA_RD_CR_EMLM(base) ((DMA_CR_REG(base) &amp; DMA_CR_EMLM_MASK) &gt;&gt; DMA_CR_EMLM_SHIFT)</span></div><div class="line"><a name="l17932"></a><span class="lineno">17932</span>&#160;<span class="preprocessor">#define DMA_BRD_CR_EMLM(base) (BITBAND_ACCESS32(&amp;DMA_CR_REG(base), DMA_CR_EMLM_SHIFT))</span></div><div class="line"><a name="l17933"></a><span class="lineno">17933</span>&#160;</div><div class="line"><a name="l17935"></a><span class="lineno">17935</span>&#160;<span class="preprocessor">#define DMA_WR_CR_EMLM(base, value) (DMA_RMW_CR(base, DMA_CR_EMLM_MASK, DMA_CR_EMLM(value)))</span></div><div class="line"><a name="l17936"></a><span class="lineno">17936</span>&#160;<span class="preprocessor">#define DMA_BWR_CR_EMLM(base, value) (BITBAND_ACCESS32(&amp;DMA_CR_REG(base), DMA_CR_EMLM_SHIFT) = (value))</span></div><div class="line"><a name="l17937"></a><span class="lineno">17937</span>&#160;</div><div class="line"><a name="l17954"></a><span class="lineno">17954</span>&#160;<span class="preprocessor">#define DMA_RD_CR_ECX(base)  ((DMA_CR_REG(base) &amp; DMA_CR_ECX_MASK) &gt;&gt; DMA_CR_ECX_SHIFT)</span></div><div class="line"><a name="l17955"></a><span class="lineno">17955</span>&#160;<span class="preprocessor">#define DMA_BRD_CR_ECX(base) (BITBAND_ACCESS32(&amp;DMA_CR_REG(base), DMA_CR_ECX_SHIFT))</span></div><div class="line"><a name="l17956"></a><span class="lineno">17956</span>&#160;</div><div class="line"><a name="l17958"></a><span class="lineno">17958</span>&#160;<span class="preprocessor">#define DMA_WR_CR_ECX(base, value) (DMA_RMW_CR(base, DMA_CR_ECX_MASK, DMA_CR_ECX(value)))</span></div><div class="line"><a name="l17959"></a><span class="lineno">17959</span>&#160;<span class="preprocessor">#define DMA_BWR_CR_ECX(base, value) (BITBAND_ACCESS32(&amp;DMA_CR_REG(base), DMA_CR_ECX_SHIFT) = (value))</span></div><div class="line"><a name="l17960"></a><span class="lineno">17960</span>&#160;</div><div class="line"><a name="l17975"></a><span class="lineno">17975</span>&#160;<span class="preprocessor">#define DMA_RD_CR_CX(base)   ((DMA_CR_REG(base) &amp; DMA_CR_CX_MASK) &gt;&gt; DMA_CR_CX_SHIFT)</span></div><div class="line"><a name="l17976"></a><span class="lineno">17976</span>&#160;<span class="preprocessor">#define DMA_BRD_CR_CX(base)  (BITBAND_ACCESS32(&amp;DMA_CR_REG(base), DMA_CR_CX_SHIFT))</span></div><div class="line"><a name="l17977"></a><span class="lineno">17977</span>&#160;</div><div class="line"><a name="l17979"></a><span class="lineno">17979</span>&#160;<span class="preprocessor">#define DMA_WR_CR_CX(base, value) (DMA_RMW_CR(base, DMA_CR_CX_MASK, DMA_CR_CX(value)))</span></div><div class="line"><a name="l17980"></a><span class="lineno">17980</span>&#160;<span class="preprocessor">#define DMA_BWR_CR_CX(base, value) (BITBAND_ACCESS32(&amp;DMA_CR_REG(base), DMA_CR_CX_SHIFT) = (value))</span></div><div class="line"><a name="l17981"></a><span class="lineno">17981</span>&#160;</div><div class="line"><a name="l18002"></a><span class="lineno">18002</span>&#160;<span class="preprocessor">#define DMA_RD_ES(base)          (DMA_ES_REG(base))</span></div><div class="line"><a name="l18003"></a><span class="lineno">18003</span>&#160;</div><div class="line"><a name="l18005"></a><span class="lineno">18005</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l18006"></a><span class="lineno">18006</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_ES bitfields</span></div><div class="line"><a name="l18007"></a><span class="lineno">18007</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l18008"></a><span class="lineno">18008</span>&#160;</div><div class="line"><a name="l18018"></a><span class="lineno">18018</span>&#160;<span class="preprocessor">#define DMA_RD_ES_DBE(base)  ((DMA_ES_REG(base) &amp; DMA_ES_DBE_MASK) &gt;&gt; DMA_ES_DBE_SHIFT)</span></div><div class="line"><a name="l18019"></a><span class="lineno">18019</span>&#160;<span class="preprocessor">#define DMA_BRD_ES_DBE(base) (BITBAND_ACCESS32(&amp;DMA_ES_REG(base), DMA_ES_DBE_SHIFT))</span></div><div class="line"><a name="l18020"></a><span class="lineno">18020</span>&#160;</div><div class="line"><a name="l18031"></a><span class="lineno">18031</span>&#160;<span class="preprocessor">#define DMA_RD_ES_SBE(base)  ((DMA_ES_REG(base) &amp; DMA_ES_SBE_MASK) &gt;&gt; DMA_ES_SBE_SHIFT)</span></div><div class="line"><a name="l18032"></a><span class="lineno">18032</span>&#160;<span class="preprocessor">#define DMA_BRD_ES_SBE(base) (BITBAND_ACCESS32(&amp;DMA_ES_REG(base), DMA_ES_SBE_SHIFT))</span></div><div class="line"><a name="l18033"></a><span class="lineno">18033</span>&#160;</div><div class="line"><a name="l18047"></a><span class="lineno">18047</span>&#160;<span class="preprocessor">#define DMA_RD_ES_SGE(base)  ((DMA_ES_REG(base) &amp; DMA_ES_SGE_MASK) &gt;&gt; DMA_ES_SGE_SHIFT)</span></div><div class="line"><a name="l18048"></a><span class="lineno">18048</span>&#160;<span class="preprocessor">#define DMA_BRD_ES_SGE(base) (BITBAND_ACCESS32(&amp;DMA_ES_REG(base), DMA_ES_SGE_SHIFT))</span></div><div class="line"><a name="l18049"></a><span class="lineno">18049</span>&#160;</div><div class="line"><a name="l18063"></a><span class="lineno">18063</span>&#160;<span class="preprocessor">#define DMA_RD_ES_NCE(base)  ((DMA_ES_REG(base) &amp; DMA_ES_NCE_MASK) &gt;&gt; DMA_ES_NCE_SHIFT)</span></div><div class="line"><a name="l18064"></a><span class="lineno">18064</span>&#160;<span class="preprocessor">#define DMA_BRD_ES_NCE(base) (BITBAND_ACCESS32(&amp;DMA_ES_REG(base), DMA_ES_NCE_SHIFT))</span></div><div class="line"><a name="l18065"></a><span class="lineno">18065</span>&#160;</div><div class="line"><a name="l18077"></a><span class="lineno">18077</span>&#160;<span class="preprocessor">#define DMA_RD_ES_DOE(base)  ((DMA_ES_REG(base) &amp; DMA_ES_DOE_MASK) &gt;&gt; DMA_ES_DOE_SHIFT)</span></div><div class="line"><a name="l18078"></a><span class="lineno">18078</span>&#160;<span class="preprocessor">#define DMA_BRD_ES_DOE(base) (BITBAND_ACCESS32(&amp;DMA_ES_REG(base), DMA_ES_DOE_SHIFT))</span></div><div class="line"><a name="l18079"></a><span class="lineno">18079</span>&#160;</div><div class="line"><a name="l18091"></a><span class="lineno">18091</span>&#160;<span class="preprocessor">#define DMA_RD_ES_DAE(base)  ((DMA_ES_REG(base) &amp; DMA_ES_DAE_MASK) &gt;&gt; DMA_ES_DAE_SHIFT)</span></div><div class="line"><a name="l18092"></a><span class="lineno">18092</span>&#160;<span class="preprocessor">#define DMA_BRD_ES_DAE(base) (BITBAND_ACCESS32(&amp;DMA_ES_REG(base), DMA_ES_DAE_SHIFT))</span></div><div class="line"><a name="l18093"></a><span class="lineno">18093</span>&#160;</div><div class="line"><a name="l18105"></a><span class="lineno">18105</span>&#160;<span class="preprocessor">#define DMA_RD_ES_SOE(base)  ((DMA_ES_REG(base) &amp; DMA_ES_SOE_MASK) &gt;&gt; DMA_ES_SOE_SHIFT)</span></div><div class="line"><a name="l18106"></a><span class="lineno">18106</span>&#160;<span class="preprocessor">#define DMA_BRD_ES_SOE(base) (BITBAND_ACCESS32(&amp;DMA_ES_REG(base), DMA_ES_SOE_SHIFT))</span></div><div class="line"><a name="l18107"></a><span class="lineno">18107</span>&#160;</div><div class="line"><a name="l18119"></a><span class="lineno">18119</span>&#160;<span class="preprocessor">#define DMA_RD_ES_SAE(base)  ((DMA_ES_REG(base) &amp; DMA_ES_SAE_MASK) &gt;&gt; DMA_ES_SAE_SHIFT)</span></div><div class="line"><a name="l18120"></a><span class="lineno">18120</span>&#160;<span class="preprocessor">#define DMA_BRD_ES_SAE(base) (BITBAND_ACCESS32(&amp;DMA_ES_REG(base), DMA_ES_SAE_SHIFT))</span></div><div class="line"><a name="l18121"></a><span class="lineno">18121</span>&#160;</div><div class="line"><a name="l18131"></a><span class="lineno">18131</span>&#160;<span class="preprocessor">#define DMA_RD_ES_ERRCHN(base) ((DMA_ES_REG(base) &amp; DMA_ES_ERRCHN_MASK) &gt;&gt; DMA_ES_ERRCHN_SHIFT)</span></div><div class="line"><a name="l18132"></a><span class="lineno">18132</span>&#160;<span class="preprocessor">#define DMA_BRD_ES_ERRCHN(base) (DMA_RD_ES_ERRCHN(base))</span></div><div class="line"><a name="l18133"></a><span class="lineno">18133</span>&#160;</div><div class="line"><a name="l18145"></a><span class="lineno">18145</span>&#160;<span class="preprocessor">#define DMA_RD_ES_CPE(base)  ((DMA_ES_REG(base) &amp; DMA_ES_CPE_MASK) &gt;&gt; DMA_ES_CPE_SHIFT)</span></div><div class="line"><a name="l18146"></a><span class="lineno">18146</span>&#160;<span class="preprocessor">#define DMA_BRD_ES_CPE(base) (BITBAND_ACCESS32(&amp;DMA_ES_REG(base), DMA_ES_CPE_SHIFT))</span></div><div class="line"><a name="l18147"></a><span class="lineno">18147</span>&#160;</div><div class="line"><a name="l18159"></a><span class="lineno">18159</span>&#160;<span class="preprocessor">#define DMA_RD_ES_ECX(base)  ((DMA_ES_REG(base) &amp; DMA_ES_ECX_MASK) &gt;&gt; DMA_ES_ECX_SHIFT)</span></div><div class="line"><a name="l18160"></a><span class="lineno">18160</span>&#160;<span class="preprocessor">#define DMA_BRD_ES_ECX(base) (BITBAND_ACCESS32(&amp;DMA_ES_REG(base), DMA_ES_ECX_SHIFT))</span></div><div class="line"><a name="l18161"></a><span class="lineno">18161</span>&#160;</div><div class="line"><a name="l18175"></a><span class="lineno">18175</span>&#160;<span class="preprocessor">#define DMA_RD_ES_VLD(base)  ((DMA_ES_REG(base) &amp; DMA_ES_VLD_MASK) &gt;&gt; DMA_ES_VLD_SHIFT)</span></div><div class="line"><a name="l18176"></a><span class="lineno">18176</span>&#160;<span class="preprocessor">#define DMA_BRD_ES_VLD(base) (BITBAND_ACCESS32(&amp;DMA_ES_REG(base), DMA_ES_VLD_SHIFT))</span></div><div class="line"><a name="l18177"></a><span class="lineno">18177</span>&#160;</div><div class="line"><a name="l18202"></a><span class="lineno">18202</span>&#160;<span class="preprocessor">#define DMA_RD_ERQ(base)         (DMA_ERQ_REG(base))</span></div><div class="line"><a name="l18203"></a><span class="lineno">18203</span>&#160;<span class="preprocessor">#define DMA_WR_ERQ(base, value)  (DMA_ERQ_REG(base) = (value))</span></div><div class="line"><a name="l18204"></a><span class="lineno">18204</span>&#160;<span class="preprocessor">#define DMA_RMW_ERQ(base, mask, value) (DMA_WR_ERQ(base, (DMA_RD_ERQ(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l18205"></a><span class="lineno">18205</span>&#160;<span class="preprocessor">#define DMA_SET_ERQ(base, value) (DMA_WR_ERQ(base, DMA_RD_ERQ(base) |  (value)))</span></div><div class="line"><a name="l18206"></a><span class="lineno">18206</span>&#160;<span class="preprocessor">#define DMA_CLR_ERQ(base, value) (DMA_WR_ERQ(base, DMA_RD_ERQ(base) &amp; ~(value)))</span></div><div class="line"><a name="l18207"></a><span class="lineno">18207</span>&#160;<span class="preprocessor">#define DMA_TOG_ERQ(base, value) (DMA_WR_ERQ(base, DMA_RD_ERQ(base) ^  (value)))</span></div><div class="line"><a name="l18208"></a><span class="lineno">18208</span>&#160;</div><div class="line"><a name="l18210"></a><span class="lineno">18210</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l18211"></a><span class="lineno">18211</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_ERQ bitfields</span></div><div class="line"><a name="l18212"></a><span class="lineno">18212</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l18213"></a><span class="lineno">18213</span>&#160;</div><div class="line"><a name="l18223"></a><span class="lineno">18223</span>&#160;<span class="preprocessor">#define DMA_RD_ERQ_ERQ0(base) ((DMA_ERQ_REG(base) &amp; DMA_ERQ_ERQ0_MASK) &gt;&gt; DMA_ERQ_ERQ0_SHIFT)</span></div><div class="line"><a name="l18224"></a><span class="lineno">18224</span>&#160;<span class="preprocessor">#define DMA_BRD_ERQ_ERQ0(base) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ0_SHIFT))</span></div><div class="line"><a name="l18225"></a><span class="lineno">18225</span>&#160;</div><div class="line"><a name="l18227"></a><span class="lineno">18227</span>&#160;<span class="preprocessor">#define DMA_WR_ERQ_ERQ0(base, value) (DMA_RMW_ERQ(base, DMA_ERQ_ERQ0_MASK, DMA_ERQ_ERQ0(value)))</span></div><div class="line"><a name="l18228"></a><span class="lineno">18228</span>&#160;<span class="preprocessor">#define DMA_BWR_ERQ_ERQ0(base, value) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ0_SHIFT) = (value))</span></div><div class="line"><a name="l18229"></a><span class="lineno">18229</span>&#160;</div><div class="line"><a name="l18240"></a><span class="lineno">18240</span>&#160;<span class="preprocessor">#define DMA_RD_ERQ_ERQ1(base) ((DMA_ERQ_REG(base) &amp; DMA_ERQ_ERQ1_MASK) &gt;&gt; DMA_ERQ_ERQ1_SHIFT)</span></div><div class="line"><a name="l18241"></a><span class="lineno">18241</span>&#160;<span class="preprocessor">#define DMA_BRD_ERQ_ERQ1(base) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ1_SHIFT))</span></div><div class="line"><a name="l18242"></a><span class="lineno">18242</span>&#160;</div><div class="line"><a name="l18244"></a><span class="lineno">18244</span>&#160;<span class="preprocessor">#define DMA_WR_ERQ_ERQ1(base, value) (DMA_RMW_ERQ(base, DMA_ERQ_ERQ1_MASK, DMA_ERQ_ERQ1(value)))</span></div><div class="line"><a name="l18245"></a><span class="lineno">18245</span>&#160;<span class="preprocessor">#define DMA_BWR_ERQ_ERQ1(base, value) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ1_SHIFT) = (value))</span></div><div class="line"><a name="l18246"></a><span class="lineno">18246</span>&#160;</div><div class="line"><a name="l18257"></a><span class="lineno">18257</span>&#160;<span class="preprocessor">#define DMA_RD_ERQ_ERQ2(base) ((DMA_ERQ_REG(base) &amp; DMA_ERQ_ERQ2_MASK) &gt;&gt; DMA_ERQ_ERQ2_SHIFT)</span></div><div class="line"><a name="l18258"></a><span class="lineno">18258</span>&#160;<span class="preprocessor">#define DMA_BRD_ERQ_ERQ2(base) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ2_SHIFT))</span></div><div class="line"><a name="l18259"></a><span class="lineno">18259</span>&#160;</div><div class="line"><a name="l18261"></a><span class="lineno">18261</span>&#160;<span class="preprocessor">#define DMA_WR_ERQ_ERQ2(base, value) (DMA_RMW_ERQ(base, DMA_ERQ_ERQ2_MASK, DMA_ERQ_ERQ2(value)))</span></div><div class="line"><a name="l18262"></a><span class="lineno">18262</span>&#160;<span class="preprocessor">#define DMA_BWR_ERQ_ERQ2(base, value) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ2_SHIFT) = (value))</span></div><div class="line"><a name="l18263"></a><span class="lineno">18263</span>&#160;</div><div class="line"><a name="l18274"></a><span class="lineno">18274</span>&#160;<span class="preprocessor">#define DMA_RD_ERQ_ERQ3(base) ((DMA_ERQ_REG(base) &amp; DMA_ERQ_ERQ3_MASK) &gt;&gt; DMA_ERQ_ERQ3_SHIFT)</span></div><div class="line"><a name="l18275"></a><span class="lineno">18275</span>&#160;<span class="preprocessor">#define DMA_BRD_ERQ_ERQ3(base) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ3_SHIFT))</span></div><div class="line"><a name="l18276"></a><span class="lineno">18276</span>&#160;</div><div class="line"><a name="l18278"></a><span class="lineno">18278</span>&#160;<span class="preprocessor">#define DMA_WR_ERQ_ERQ3(base, value) (DMA_RMW_ERQ(base, DMA_ERQ_ERQ3_MASK, DMA_ERQ_ERQ3(value)))</span></div><div class="line"><a name="l18279"></a><span class="lineno">18279</span>&#160;<span class="preprocessor">#define DMA_BWR_ERQ_ERQ3(base, value) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ3_SHIFT) = (value))</span></div><div class="line"><a name="l18280"></a><span class="lineno">18280</span>&#160;</div><div class="line"><a name="l18291"></a><span class="lineno">18291</span>&#160;<span class="preprocessor">#define DMA_RD_ERQ_ERQ4(base) ((DMA_ERQ_REG(base) &amp; DMA_ERQ_ERQ4_MASK) &gt;&gt; DMA_ERQ_ERQ4_SHIFT)</span></div><div class="line"><a name="l18292"></a><span class="lineno">18292</span>&#160;<span class="preprocessor">#define DMA_BRD_ERQ_ERQ4(base) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ4_SHIFT))</span></div><div class="line"><a name="l18293"></a><span class="lineno">18293</span>&#160;</div><div class="line"><a name="l18295"></a><span class="lineno">18295</span>&#160;<span class="preprocessor">#define DMA_WR_ERQ_ERQ4(base, value) (DMA_RMW_ERQ(base, DMA_ERQ_ERQ4_MASK, DMA_ERQ_ERQ4(value)))</span></div><div class="line"><a name="l18296"></a><span class="lineno">18296</span>&#160;<span class="preprocessor">#define DMA_BWR_ERQ_ERQ4(base, value) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ4_SHIFT) = (value))</span></div><div class="line"><a name="l18297"></a><span class="lineno">18297</span>&#160;</div><div class="line"><a name="l18308"></a><span class="lineno">18308</span>&#160;<span class="preprocessor">#define DMA_RD_ERQ_ERQ5(base) ((DMA_ERQ_REG(base) &amp; DMA_ERQ_ERQ5_MASK) &gt;&gt; DMA_ERQ_ERQ5_SHIFT)</span></div><div class="line"><a name="l18309"></a><span class="lineno">18309</span>&#160;<span class="preprocessor">#define DMA_BRD_ERQ_ERQ5(base) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ5_SHIFT))</span></div><div class="line"><a name="l18310"></a><span class="lineno">18310</span>&#160;</div><div class="line"><a name="l18312"></a><span class="lineno">18312</span>&#160;<span class="preprocessor">#define DMA_WR_ERQ_ERQ5(base, value) (DMA_RMW_ERQ(base, DMA_ERQ_ERQ5_MASK, DMA_ERQ_ERQ5(value)))</span></div><div class="line"><a name="l18313"></a><span class="lineno">18313</span>&#160;<span class="preprocessor">#define DMA_BWR_ERQ_ERQ5(base, value) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ5_SHIFT) = (value))</span></div><div class="line"><a name="l18314"></a><span class="lineno">18314</span>&#160;</div><div class="line"><a name="l18325"></a><span class="lineno">18325</span>&#160;<span class="preprocessor">#define DMA_RD_ERQ_ERQ6(base) ((DMA_ERQ_REG(base) &amp; DMA_ERQ_ERQ6_MASK) &gt;&gt; DMA_ERQ_ERQ6_SHIFT)</span></div><div class="line"><a name="l18326"></a><span class="lineno">18326</span>&#160;<span class="preprocessor">#define DMA_BRD_ERQ_ERQ6(base) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ6_SHIFT))</span></div><div class="line"><a name="l18327"></a><span class="lineno">18327</span>&#160;</div><div class="line"><a name="l18329"></a><span class="lineno">18329</span>&#160;<span class="preprocessor">#define DMA_WR_ERQ_ERQ6(base, value) (DMA_RMW_ERQ(base, DMA_ERQ_ERQ6_MASK, DMA_ERQ_ERQ6(value)))</span></div><div class="line"><a name="l18330"></a><span class="lineno">18330</span>&#160;<span class="preprocessor">#define DMA_BWR_ERQ_ERQ6(base, value) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ6_SHIFT) = (value))</span></div><div class="line"><a name="l18331"></a><span class="lineno">18331</span>&#160;</div><div class="line"><a name="l18342"></a><span class="lineno">18342</span>&#160;<span class="preprocessor">#define DMA_RD_ERQ_ERQ7(base) ((DMA_ERQ_REG(base) &amp; DMA_ERQ_ERQ7_MASK) &gt;&gt; DMA_ERQ_ERQ7_SHIFT)</span></div><div class="line"><a name="l18343"></a><span class="lineno">18343</span>&#160;<span class="preprocessor">#define DMA_BRD_ERQ_ERQ7(base) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ7_SHIFT))</span></div><div class="line"><a name="l18344"></a><span class="lineno">18344</span>&#160;</div><div class="line"><a name="l18346"></a><span class="lineno">18346</span>&#160;<span class="preprocessor">#define DMA_WR_ERQ_ERQ7(base, value) (DMA_RMW_ERQ(base, DMA_ERQ_ERQ7_MASK, DMA_ERQ_ERQ7(value)))</span></div><div class="line"><a name="l18347"></a><span class="lineno">18347</span>&#160;<span class="preprocessor">#define DMA_BWR_ERQ_ERQ7(base, value) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ7_SHIFT) = (value))</span></div><div class="line"><a name="l18348"></a><span class="lineno">18348</span>&#160;</div><div class="line"><a name="l18359"></a><span class="lineno">18359</span>&#160;<span class="preprocessor">#define DMA_RD_ERQ_ERQ8(base) ((DMA_ERQ_REG(base) &amp; DMA_ERQ_ERQ8_MASK) &gt;&gt; DMA_ERQ_ERQ8_SHIFT)</span></div><div class="line"><a name="l18360"></a><span class="lineno">18360</span>&#160;<span class="preprocessor">#define DMA_BRD_ERQ_ERQ8(base) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ8_SHIFT))</span></div><div class="line"><a name="l18361"></a><span class="lineno">18361</span>&#160;</div><div class="line"><a name="l18363"></a><span class="lineno">18363</span>&#160;<span class="preprocessor">#define DMA_WR_ERQ_ERQ8(base, value) (DMA_RMW_ERQ(base, DMA_ERQ_ERQ8_MASK, DMA_ERQ_ERQ8(value)))</span></div><div class="line"><a name="l18364"></a><span class="lineno">18364</span>&#160;<span class="preprocessor">#define DMA_BWR_ERQ_ERQ8(base, value) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ8_SHIFT) = (value))</span></div><div class="line"><a name="l18365"></a><span class="lineno">18365</span>&#160;</div><div class="line"><a name="l18376"></a><span class="lineno">18376</span>&#160;<span class="preprocessor">#define DMA_RD_ERQ_ERQ9(base) ((DMA_ERQ_REG(base) &amp; DMA_ERQ_ERQ9_MASK) &gt;&gt; DMA_ERQ_ERQ9_SHIFT)</span></div><div class="line"><a name="l18377"></a><span class="lineno">18377</span>&#160;<span class="preprocessor">#define DMA_BRD_ERQ_ERQ9(base) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ9_SHIFT))</span></div><div class="line"><a name="l18378"></a><span class="lineno">18378</span>&#160;</div><div class="line"><a name="l18380"></a><span class="lineno">18380</span>&#160;<span class="preprocessor">#define DMA_WR_ERQ_ERQ9(base, value) (DMA_RMW_ERQ(base, DMA_ERQ_ERQ9_MASK, DMA_ERQ_ERQ9(value)))</span></div><div class="line"><a name="l18381"></a><span class="lineno">18381</span>&#160;<span class="preprocessor">#define DMA_BWR_ERQ_ERQ9(base, value) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ9_SHIFT) = (value))</span></div><div class="line"><a name="l18382"></a><span class="lineno">18382</span>&#160;</div><div class="line"><a name="l18393"></a><span class="lineno">18393</span>&#160;<span class="preprocessor">#define DMA_RD_ERQ_ERQ10(base) ((DMA_ERQ_REG(base) &amp; DMA_ERQ_ERQ10_MASK) &gt;&gt; DMA_ERQ_ERQ10_SHIFT)</span></div><div class="line"><a name="l18394"></a><span class="lineno">18394</span>&#160;<span class="preprocessor">#define DMA_BRD_ERQ_ERQ10(base) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ10_SHIFT))</span></div><div class="line"><a name="l18395"></a><span class="lineno">18395</span>&#160;</div><div class="line"><a name="l18397"></a><span class="lineno">18397</span>&#160;<span class="preprocessor">#define DMA_WR_ERQ_ERQ10(base, value) (DMA_RMW_ERQ(base, DMA_ERQ_ERQ10_MASK, DMA_ERQ_ERQ10(value)))</span></div><div class="line"><a name="l18398"></a><span class="lineno">18398</span>&#160;<span class="preprocessor">#define DMA_BWR_ERQ_ERQ10(base, value) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ10_SHIFT) = (value))</span></div><div class="line"><a name="l18399"></a><span class="lineno">18399</span>&#160;</div><div class="line"><a name="l18410"></a><span class="lineno">18410</span>&#160;<span class="preprocessor">#define DMA_RD_ERQ_ERQ11(base) ((DMA_ERQ_REG(base) &amp; DMA_ERQ_ERQ11_MASK) &gt;&gt; DMA_ERQ_ERQ11_SHIFT)</span></div><div class="line"><a name="l18411"></a><span class="lineno">18411</span>&#160;<span class="preprocessor">#define DMA_BRD_ERQ_ERQ11(base) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ11_SHIFT))</span></div><div class="line"><a name="l18412"></a><span class="lineno">18412</span>&#160;</div><div class="line"><a name="l18414"></a><span class="lineno">18414</span>&#160;<span class="preprocessor">#define DMA_WR_ERQ_ERQ11(base, value) (DMA_RMW_ERQ(base, DMA_ERQ_ERQ11_MASK, DMA_ERQ_ERQ11(value)))</span></div><div class="line"><a name="l18415"></a><span class="lineno">18415</span>&#160;<span class="preprocessor">#define DMA_BWR_ERQ_ERQ11(base, value) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ11_SHIFT) = (value))</span></div><div class="line"><a name="l18416"></a><span class="lineno">18416</span>&#160;</div><div class="line"><a name="l18427"></a><span class="lineno">18427</span>&#160;<span class="preprocessor">#define DMA_RD_ERQ_ERQ12(base) ((DMA_ERQ_REG(base) &amp; DMA_ERQ_ERQ12_MASK) &gt;&gt; DMA_ERQ_ERQ12_SHIFT)</span></div><div class="line"><a name="l18428"></a><span class="lineno">18428</span>&#160;<span class="preprocessor">#define DMA_BRD_ERQ_ERQ12(base) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ12_SHIFT))</span></div><div class="line"><a name="l18429"></a><span class="lineno">18429</span>&#160;</div><div class="line"><a name="l18431"></a><span class="lineno">18431</span>&#160;<span class="preprocessor">#define DMA_WR_ERQ_ERQ12(base, value) (DMA_RMW_ERQ(base, DMA_ERQ_ERQ12_MASK, DMA_ERQ_ERQ12(value)))</span></div><div class="line"><a name="l18432"></a><span class="lineno">18432</span>&#160;<span class="preprocessor">#define DMA_BWR_ERQ_ERQ12(base, value) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ12_SHIFT) = (value))</span></div><div class="line"><a name="l18433"></a><span class="lineno">18433</span>&#160;</div><div class="line"><a name="l18444"></a><span class="lineno">18444</span>&#160;<span class="preprocessor">#define DMA_RD_ERQ_ERQ13(base) ((DMA_ERQ_REG(base) &amp; DMA_ERQ_ERQ13_MASK) &gt;&gt; DMA_ERQ_ERQ13_SHIFT)</span></div><div class="line"><a name="l18445"></a><span class="lineno">18445</span>&#160;<span class="preprocessor">#define DMA_BRD_ERQ_ERQ13(base) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ13_SHIFT))</span></div><div class="line"><a name="l18446"></a><span class="lineno">18446</span>&#160;</div><div class="line"><a name="l18448"></a><span class="lineno">18448</span>&#160;<span class="preprocessor">#define DMA_WR_ERQ_ERQ13(base, value) (DMA_RMW_ERQ(base, DMA_ERQ_ERQ13_MASK, DMA_ERQ_ERQ13(value)))</span></div><div class="line"><a name="l18449"></a><span class="lineno">18449</span>&#160;<span class="preprocessor">#define DMA_BWR_ERQ_ERQ13(base, value) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ13_SHIFT) = (value))</span></div><div class="line"><a name="l18450"></a><span class="lineno">18450</span>&#160;</div><div class="line"><a name="l18461"></a><span class="lineno">18461</span>&#160;<span class="preprocessor">#define DMA_RD_ERQ_ERQ14(base) ((DMA_ERQ_REG(base) &amp; DMA_ERQ_ERQ14_MASK) &gt;&gt; DMA_ERQ_ERQ14_SHIFT)</span></div><div class="line"><a name="l18462"></a><span class="lineno">18462</span>&#160;<span class="preprocessor">#define DMA_BRD_ERQ_ERQ14(base) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ14_SHIFT))</span></div><div class="line"><a name="l18463"></a><span class="lineno">18463</span>&#160;</div><div class="line"><a name="l18465"></a><span class="lineno">18465</span>&#160;<span class="preprocessor">#define DMA_WR_ERQ_ERQ14(base, value) (DMA_RMW_ERQ(base, DMA_ERQ_ERQ14_MASK, DMA_ERQ_ERQ14(value)))</span></div><div class="line"><a name="l18466"></a><span class="lineno">18466</span>&#160;<span class="preprocessor">#define DMA_BWR_ERQ_ERQ14(base, value) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ14_SHIFT) = (value))</span></div><div class="line"><a name="l18467"></a><span class="lineno">18467</span>&#160;</div><div class="line"><a name="l18478"></a><span class="lineno">18478</span>&#160;<span class="preprocessor">#define DMA_RD_ERQ_ERQ15(base) ((DMA_ERQ_REG(base) &amp; DMA_ERQ_ERQ15_MASK) &gt;&gt; DMA_ERQ_ERQ15_SHIFT)</span></div><div class="line"><a name="l18479"></a><span class="lineno">18479</span>&#160;<span class="preprocessor">#define DMA_BRD_ERQ_ERQ15(base) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ15_SHIFT))</span></div><div class="line"><a name="l18480"></a><span class="lineno">18480</span>&#160;</div><div class="line"><a name="l18482"></a><span class="lineno">18482</span>&#160;<span class="preprocessor">#define DMA_WR_ERQ_ERQ15(base, value) (DMA_RMW_ERQ(base, DMA_ERQ_ERQ15_MASK, DMA_ERQ_ERQ15(value)))</span></div><div class="line"><a name="l18483"></a><span class="lineno">18483</span>&#160;<span class="preprocessor">#define DMA_BWR_ERQ_ERQ15(base, value) (BITBAND_ACCESS32(&amp;DMA_ERQ_REG(base), DMA_ERQ_ERQ15_SHIFT) = (value))</span></div><div class="line"><a name="l18484"></a><span class="lineno">18484</span>&#160;</div><div class="line"><a name="l18508"></a><span class="lineno">18508</span>&#160;<span class="preprocessor">#define DMA_RD_EEI(base)         (DMA_EEI_REG(base))</span></div><div class="line"><a name="l18509"></a><span class="lineno">18509</span>&#160;<span class="preprocessor">#define DMA_WR_EEI(base, value)  (DMA_EEI_REG(base) = (value))</span></div><div class="line"><a name="l18510"></a><span class="lineno">18510</span>&#160;<span class="preprocessor">#define DMA_RMW_EEI(base, mask, value) (DMA_WR_EEI(base, (DMA_RD_EEI(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l18511"></a><span class="lineno">18511</span>&#160;<span class="preprocessor">#define DMA_SET_EEI(base, value) (DMA_WR_EEI(base, DMA_RD_EEI(base) |  (value)))</span></div><div class="line"><a name="l18512"></a><span class="lineno">18512</span>&#160;<span class="preprocessor">#define DMA_CLR_EEI(base, value) (DMA_WR_EEI(base, DMA_RD_EEI(base) &amp; ~(value)))</span></div><div class="line"><a name="l18513"></a><span class="lineno">18513</span>&#160;<span class="preprocessor">#define DMA_TOG_EEI(base, value) (DMA_WR_EEI(base, DMA_RD_EEI(base) ^  (value)))</span></div><div class="line"><a name="l18514"></a><span class="lineno">18514</span>&#160;</div><div class="line"><a name="l18516"></a><span class="lineno">18516</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l18517"></a><span class="lineno">18517</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_EEI bitfields</span></div><div class="line"><a name="l18518"></a><span class="lineno">18518</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l18519"></a><span class="lineno">18519</span>&#160;</div><div class="line"><a name="l18531"></a><span class="lineno">18531</span>&#160;<span class="preprocessor">#define DMA_RD_EEI_EEI0(base) ((DMA_EEI_REG(base) &amp; DMA_EEI_EEI0_MASK) &gt;&gt; DMA_EEI_EEI0_SHIFT)</span></div><div class="line"><a name="l18532"></a><span class="lineno">18532</span>&#160;<span class="preprocessor">#define DMA_BRD_EEI_EEI0(base) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI0_SHIFT))</span></div><div class="line"><a name="l18533"></a><span class="lineno">18533</span>&#160;</div><div class="line"><a name="l18535"></a><span class="lineno">18535</span>&#160;<span class="preprocessor">#define DMA_WR_EEI_EEI0(base, value) (DMA_RMW_EEI(base, DMA_EEI_EEI0_MASK, DMA_EEI_EEI0(value)))</span></div><div class="line"><a name="l18536"></a><span class="lineno">18536</span>&#160;<span class="preprocessor">#define DMA_BWR_EEI_EEI0(base, value) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI0_SHIFT) = (value))</span></div><div class="line"><a name="l18537"></a><span class="lineno">18537</span>&#160;</div><div class="line"><a name="l18550"></a><span class="lineno">18550</span>&#160;<span class="preprocessor">#define DMA_RD_EEI_EEI1(base) ((DMA_EEI_REG(base) &amp; DMA_EEI_EEI1_MASK) &gt;&gt; DMA_EEI_EEI1_SHIFT)</span></div><div class="line"><a name="l18551"></a><span class="lineno">18551</span>&#160;<span class="preprocessor">#define DMA_BRD_EEI_EEI1(base) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI1_SHIFT))</span></div><div class="line"><a name="l18552"></a><span class="lineno">18552</span>&#160;</div><div class="line"><a name="l18554"></a><span class="lineno">18554</span>&#160;<span class="preprocessor">#define DMA_WR_EEI_EEI1(base, value) (DMA_RMW_EEI(base, DMA_EEI_EEI1_MASK, DMA_EEI_EEI1(value)))</span></div><div class="line"><a name="l18555"></a><span class="lineno">18555</span>&#160;<span class="preprocessor">#define DMA_BWR_EEI_EEI1(base, value) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI1_SHIFT) = (value))</span></div><div class="line"><a name="l18556"></a><span class="lineno">18556</span>&#160;</div><div class="line"><a name="l18569"></a><span class="lineno">18569</span>&#160;<span class="preprocessor">#define DMA_RD_EEI_EEI2(base) ((DMA_EEI_REG(base) &amp; DMA_EEI_EEI2_MASK) &gt;&gt; DMA_EEI_EEI2_SHIFT)</span></div><div class="line"><a name="l18570"></a><span class="lineno">18570</span>&#160;<span class="preprocessor">#define DMA_BRD_EEI_EEI2(base) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI2_SHIFT))</span></div><div class="line"><a name="l18571"></a><span class="lineno">18571</span>&#160;</div><div class="line"><a name="l18573"></a><span class="lineno">18573</span>&#160;<span class="preprocessor">#define DMA_WR_EEI_EEI2(base, value) (DMA_RMW_EEI(base, DMA_EEI_EEI2_MASK, DMA_EEI_EEI2(value)))</span></div><div class="line"><a name="l18574"></a><span class="lineno">18574</span>&#160;<span class="preprocessor">#define DMA_BWR_EEI_EEI2(base, value) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI2_SHIFT) = (value))</span></div><div class="line"><a name="l18575"></a><span class="lineno">18575</span>&#160;</div><div class="line"><a name="l18588"></a><span class="lineno">18588</span>&#160;<span class="preprocessor">#define DMA_RD_EEI_EEI3(base) ((DMA_EEI_REG(base) &amp; DMA_EEI_EEI3_MASK) &gt;&gt; DMA_EEI_EEI3_SHIFT)</span></div><div class="line"><a name="l18589"></a><span class="lineno">18589</span>&#160;<span class="preprocessor">#define DMA_BRD_EEI_EEI3(base) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI3_SHIFT))</span></div><div class="line"><a name="l18590"></a><span class="lineno">18590</span>&#160;</div><div class="line"><a name="l18592"></a><span class="lineno">18592</span>&#160;<span class="preprocessor">#define DMA_WR_EEI_EEI3(base, value) (DMA_RMW_EEI(base, DMA_EEI_EEI3_MASK, DMA_EEI_EEI3(value)))</span></div><div class="line"><a name="l18593"></a><span class="lineno">18593</span>&#160;<span class="preprocessor">#define DMA_BWR_EEI_EEI3(base, value) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI3_SHIFT) = (value))</span></div><div class="line"><a name="l18594"></a><span class="lineno">18594</span>&#160;</div><div class="line"><a name="l18607"></a><span class="lineno">18607</span>&#160;<span class="preprocessor">#define DMA_RD_EEI_EEI4(base) ((DMA_EEI_REG(base) &amp; DMA_EEI_EEI4_MASK) &gt;&gt; DMA_EEI_EEI4_SHIFT)</span></div><div class="line"><a name="l18608"></a><span class="lineno">18608</span>&#160;<span class="preprocessor">#define DMA_BRD_EEI_EEI4(base) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI4_SHIFT))</span></div><div class="line"><a name="l18609"></a><span class="lineno">18609</span>&#160;</div><div class="line"><a name="l18611"></a><span class="lineno">18611</span>&#160;<span class="preprocessor">#define DMA_WR_EEI_EEI4(base, value) (DMA_RMW_EEI(base, DMA_EEI_EEI4_MASK, DMA_EEI_EEI4(value)))</span></div><div class="line"><a name="l18612"></a><span class="lineno">18612</span>&#160;<span class="preprocessor">#define DMA_BWR_EEI_EEI4(base, value) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI4_SHIFT) = (value))</span></div><div class="line"><a name="l18613"></a><span class="lineno">18613</span>&#160;</div><div class="line"><a name="l18626"></a><span class="lineno">18626</span>&#160;<span class="preprocessor">#define DMA_RD_EEI_EEI5(base) ((DMA_EEI_REG(base) &amp; DMA_EEI_EEI5_MASK) &gt;&gt; DMA_EEI_EEI5_SHIFT)</span></div><div class="line"><a name="l18627"></a><span class="lineno">18627</span>&#160;<span class="preprocessor">#define DMA_BRD_EEI_EEI5(base) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI5_SHIFT))</span></div><div class="line"><a name="l18628"></a><span class="lineno">18628</span>&#160;</div><div class="line"><a name="l18630"></a><span class="lineno">18630</span>&#160;<span class="preprocessor">#define DMA_WR_EEI_EEI5(base, value) (DMA_RMW_EEI(base, DMA_EEI_EEI5_MASK, DMA_EEI_EEI5(value)))</span></div><div class="line"><a name="l18631"></a><span class="lineno">18631</span>&#160;<span class="preprocessor">#define DMA_BWR_EEI_EEI5(base, value) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI5_SHIFT) = (value))</span></div><div class="line"><a name="l18632"></a><span class="lineno">18632</span>&#160;</div><div class="line"><a name="l18645"></a><span class="lineno">18645</span>&#160;<span class="preprocessor">#define DMA_RD_EEI_EEI6(base) ((DMA_EEI_REG(base) &amp; DMA_EEI_EEI6_MASK) &gt;&gt; DMA_EEI_EEI6_SHIFT)</span></div><div class="line"><a name="l18646"></a><span class="lineno">18646</span>&#160;<span class="preprocessor">#define DMA_BRD_EEI_EEI6(base) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI6_SHIFT))</span></div><div class="line"><a name="l18647"></a><span class="lineno">18647</span>&#160;</div><div class="line"><a name="l18649"></a><span class="lineno">18649</span>&#160;<span class="preprocessor">#define DMA_WR_EEI_EEI6(base, value) (DMA_RMW_EEI(base, DMA_EEI_EEI6_MASK, DMA_EEI_EEI6(value)))</span></div><div class="line"><a name="l18650"></a><span class="lineno">18650</span>&#160;<span class="preprocessor">#define DMA_BWR_EEI_EEI6(base, value) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI6_SHIFT) = (value))</span></div><div class="line"><a name="l18651"></a><span class="lineno">18651</span>&#160;</div><div class="line"><a name="l18664"></a><span class="lineno">18664</span>&#160;<span class="preprocessor">#define DMA_RD_EEI_EEI7(base) ((DMA_EEI_REG(base) &amp; DMA_EEI_EEI7_MASK) &gt;&gt; DMA_EEI_EEI7_SHIFT)</span></div><div class="line"><a name="l18665"></a><span class="lineno">18665</span>&#160;<span class="preprocessor">#define DMA_BRD_EEI_EEI7(base) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI7_SHIFT))</span></div><div class="line"><a name="l18666"></a><span class="lineno">18666</span>&#160;</div><div class="line"><a name="l18668"></a><span class="lineno">18668</span>&#160;<span class="preprocessor">#define DMA_WR_EEI_EEI7(base, value) (DMA_RMW_EEI(base, DMA_EEI_EEI7_MASK, DMA_EEI_EEI7(value)))</span></div><div class="line"><a name="l18669"></a><span class="lineno">18669</span>&#160;<span class="preprocessor">#define DMA_BWR_EEI_EEI7(base, value) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI7_SHIFT) = (value))</span></div><div class="line"><a name="l18670"></a><span class="lineno">18670</span>&#160;</div><div class="line"><a name="l18683"></a><span class="lineno">18683</span>&#160;<span class="preprocessor">#define DMA_RD_EEI_EEI8(base) ((DMA_EEI_REG(base) &amp; DMA_EEI_EEI8_MASK) &gt;&gt; DMA_EEI_EEI8_SHIFT)</span></div><div class="line"><a name="l18684"></a><span class="lineno">18684</span>&#160;<span class="preprocessor">#define DMA_BRD_EEI_EEI8(base) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI8_SHIFT))</span></div><div class="line"><a name="l18685"></a><span class="lineno">18685</span>&#160;</div><div class="line"><a name="l18687"></a><span class="lineno">18687</span>&#160;<span class="preprocessor">#define DMA_WR_EEI_EEI8(base, value) (DMA_RMW_EEI(base, DMA_EEI_EEI8_MASK, DMA_EEI_EEI8(value)))</span></div><div class="line"><a name="l18688"></a><span class="lineno">18688</span>&#160;<span class="preprocessor">#define DMA_BWR_EEI_EEI8(base, value) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI8_SHIFT) = (value))</span></div><div class="line"><a name="l18689"></a><span class="lineno">18689</span>&#160;</div><div class="line"><a name="l18702"></a><span class="lineno">18702</span>&#160;<span class="preprocessor">#define DMA_RD_EEI_EEI9(base) ((DMA_EEI_REG(base) &amp; DMA_EEI_EEI9_MASK) &gt;&gt; DMA_EEI_EEI9_SHIFT)</span></div><div class="line"><a name="l18703"></a><span class="lineno">18703</span>&#160;<span class="preprocessor">#define DMA_BRD_EEI_EEI9(base) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI9_SHIFT))</span></div><div class="line"><a name="l18704"></a><span class="lineno">18704</span>&#160;</div><div class="line"><a name="l18706"></a><span class="lineno">18706</span>&#160;<span class="preprocessor">#define DMA_WR_EEI_EEI9(base, value) (DMA_RMW_EEI(base, DMA_EEI_EEI9_MASK, DMA_EEI_EEI9(value)))</span></div><div class="line"><a name="l18707"></a><span class="lineno">18707</span>&#160;<span class="preprocessor">#define DMA_BWR_EEI_EEI9(base, value) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI9_SHIFT) = (value))</span></div><div class="line"><a name="l18708"></a><span class="lineno">18708</span>&#160;</div><div class="line"><a name="l18721"></a><span class="lineno">18721</span>&#160;<span class="preprocessor">#define DMA_RD_EEI_EEI10(base) ((DMA_EEI_REG(base) &amp; DMA_EEI_EEI10_MASK) &gt;&gt; DMA_EEI_EEI10_SHIFT)</span></div><div class="line"><a name="l18722"></a><span class="lineno">18722</span>&#160;<span class="preprocessor">#define DMA_BRD_EEI_EEI10(base) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI10_SHIFT))</span></div><div class="line"><a name="l18723"></a><span class="lineno">18723</span>&#160;</div><div class="line"><a name="l18725"></a><span class="lineno">18725</span>&#160;<span class="preprocessor">#define DMA_WR_EEI_EEI10(base, value) (DMA_RMW_EEI(base, DMA_EEI_EEI10_MASK, DMA_EEI_EEI10(value)))</span></div><div class="line"><a name="l18726"></a><span class="lineno">18726</span>&#160;<span class="preprocessor">#define DMA_BWR_EEI_EEI10(base, value) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI10_SHIFT) = (value))</span></div><div class="line"><a name="l18727"></a><span class="lineno">18727</span>&#160;</div><div class="line"><a name="l18740"></a><span class="lineno">18740</span>&#160;<span class="preprocessor">#define DMA_RD_EEI_EEI11(base) ((DMA_EEI_REG(base) &amp; DMA_EEI_EEI11_MASK) &gt;&gt; DMA_EEI_EEI11_SHIFT)</span></div><div class="line"><a name="l18741"></a><span class="lineno">18741</span>&#160;<span class="preprocessor">#define DMA_BRD_EEI_EEI11(base) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI11_SHIFT))</span></div><div class="line"><a name="l18742"></a><span class="lineno">18742</span>&#160;</div><div class="line"><a name="l18744"></a><span class="lineno">18744</span>&#160;<span class="preprocessor">#define DMA_WR_EEI_EEI11(base, value) (DMA_RMW_EEI(base, DMA_EEI_EEI11_MASK, DMA_EEI_EEI11(value)))</span></div><div class="line"><a name="l18745"></a><span class="lineno">18745</span>&#160;<span class="preprocessor">#define DMA_BWR_EEI_EEI11(base, value) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI11_SHIFT) = (value))</span></div><div class="line"><a name="l18746"></a><span class="lineno">18746</span>&#160;</div><div class="line"><a name="l18759"></a><span class="lineno">18759</span>&#160;<span class="preprocessor">#define DMA_RD_EEI_EEI12(base) ((DMA_EEI_REG(base) &amp; DMA_EEI_EEI12_MASK) &gt;&gt; DMA_EEI_EEI12_SHIFT)</span></div><div class="line"><a name="l18760"></a><span class="lineno">18760</span>&#160;<span class="preprocessor">#define DMA_BRD_EEI_EEI12(base) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI12_SHIFT))</span></div><div class="line"><a name="l18761"></a><span class="lineno">18761</span>&#160;</div><div class="line"><a name="l18763"></a><span class="lineno">18763</span>&#160;<span class="preprocessor">#define DMA_WR_EEI_EEI12(base, value) (DMA_RMW_EEI(base, DMA_EEI_EEI12_MASK, DMA_EEI_EEI12(value)))</span></div><div class="line"><a name="l18764"></a><span class="lineno">18764</span>&#160;<span class="preprocessor">#define DMA_BWR_EEI_EEI12(base, value) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI12_SHIFT) = (value))</span></div><div class="line"><a name="l18765"></a><span class="lineno">18765</span>&#160;</div><div class="line"><a name="l18778"></a><span class="lineno">18778</span>&#160;<span class="preprocessor">#define DMA_RD_EEI_EEI13(base) ((DMA_EEI_REG(base) &amp; DMA_EEI_EEI13_MASK) &gt;&gt; DMA_EEI_EEI13_SHIFT)</span></div><div class="line"><a name="l18779"></a><span class="lineno">18779</span>&#160;<span class="preprocessor">#define DMA_BRD_EEI_EEI13(base) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI13_SHIFT))</span></div><div class="line"><a name="l18780"></a><span class="lineno">18780</span>&#160;</div><div class="line"><a name="l18782"></a><span class="lineno">18782</span>&#160;<span class="preprocessor">#define DMA_WR_EEI_EEI13(base, value) (DMA_RMW_EEI(base, DMA_EEI_EEI13_MASK, DMA_EEI_EEI13(value)))</span></div><div class="line"><a name="l18783"></a><span class="lineno">18783</span>&#160;<span class="preprocessor">#define DMA_BWR_EEI_EEI13(base, value) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI13_SHIFT) = (value))</span></div><div class="line"><a name="l18784"></a><span class="lineno">18784</span>&#160;</div><div class="line"><a name="l18797"></a><span class="lineno">18797</span>&#160;<span class="preprocessor">#define DMA_RD_EEI_EEI14(base) ((DMA_EEI_REG(base) &amp; DMA_EEI_EEI14_MASK) &gt;&gt; DMA_EEI_EEI14_SHIFT)</span></div><div class="line"><a name="l18798"></a><span class="lineno">18798</span>&#160;<span class="preprocessor">#define DMA_BRD_EEI_EEI14(base) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI14_SHIFT))</span></div><div class="line"><a name="l18799"></a><span class="lineno">18799</span>&#160;</div><div class="line"><a name="l18801"></a><span class="lineno">18801</span>&#160;<span class="preprocessor">#define DMA_WR_EEI_EEI14(base, value) (DMA_RMW_EEI(base, DMA_EEI_EEI14_MASK, DMA_EEI_EEI14(value)))</span></div><div class="line"><a name="l18802"></a><span class="lineno">18802</span>&#160;<span class="preprocessor">#define DMA_BWR_EEI_EEI14(base, value) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI14_SHIFT) = (value))</span></div><div class="line"><a name="l18803"></a><span class="lineno">18803</span>&#160;</div><div class="line"><a name="l18816"></a><span class="lineno">18816</span>&#160;<span class="preprocessor">#define DMA_RD_EEI_EEI15(base) ((DMA_EEI_REG(base) &amp; DMA_EEI_EEI15_MASK) &gt;&gt; DMA_EEI_EEI15_SHIFT)</span></div><div class="line"><a name="l18817"></a><span class="lineno">18817</span>&#160;<span class="preprocessor">#define DMA_BRD_EEI_EEI15(base) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI15_SHIFT))</span></div><div class="line"><a name="l18818"></a><span class="lineno">18818</span>&#160;</div><div class="line"><a name="l18820"></a><span class="lineno">18820</span>&#160;<span class="preprocessor">#define DMA_WR_EEI_EEI15(base, value) (DMA_RMW_EEI(base, DMA_EEI_EEI15_MASK, DMA_EEI_EEI15(value)))</span></div><div class="line"><a name="l18821"></a><span class="lineno">18821</span>&#160;<span class="preprocessor">#define DMA_BWR_EEI_EEI15(base, value) (BITBAND_ACCESS32(&amp;DMA_EEI_REG(base), DMA_EEI_EEI15_SHIFT) = (value))</span></div><div class="line"><a name="l18822"></a><span class="lineno">18822</span>&#160;</div><div class="line"><a name="l18845"></a><span class="lineno">18845</span>&#160;<span class="preprocessor">#define DMA_RD_CEEI(base)        (DMA_CEEI_REG(base))</span></div><div class="line"><a name="l18846"></a><span class="lineno">18846</span>&#160;<span class="preprocessor">#define DMA_WR_CEEI(base, value) (DMA_CEEI_REG(base) = (value))</span></div><div class="line"><a name="l18847"></a><span class="lineno">18847</span>&#160;<span class="preprocessor">#define DMA_RMW_CEEI(base, mask, value) (DMA_WR_CEEI(base, (DMA_RD_CEEI(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l18848"></a><span class="lineno">18848</span>&#160;</div><div class="line"><a name="l18850"></a><span class="lineno">18850</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l18851"></a><span class="lineno">18851</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_CEEI bitfields</span></div><div class="line"><a name="l18852"></a><span class="lineno">18852</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l18853"></a><span class="lineno">18853</span>&#160;</div><div class="line"><a name="l18861"></a><span class="lineno">18861</span>&#160;<span class="preprocessor">#define DMA_WR_CEEI_CEEI(base, value) (DMA_RMW_CEEI(base, DMA_CEEI_CEEI_MASK, DMA_CEEI_CEEI(value)))</span></div><div class="line"><a name="l18862"></a><span class="lineno">18862</span>&#160;<span class="preprocessor">#define DMA_BWR_CEEI_CEEI(base, value) (DMA_WR_CEEI_CEEI(base, value))</span></div><div class="line"><a name="l18863"></a><span class="lineno">18863</span>&#160;</div><div class="line"><a name="l18874"></a><span class="lineno">18874</span>&#160;<span class="preprocessor">#define DMA_WR_CEEI_CAEE(base, value) (DMA_RMW_CEEI(base, DMA_CEEI_CAEE_MASK, DMA_CEEI_CAEE(value)))</span></div><div class="line"><a name="l18875"></a><span class="lineno">18875</span>&#160;<span class="preprocessor">#define DMA_BWR_CEEI_CAEE(base, value) (BITBAND_ACCESS8(&amp;DMA_CEEI_REG(base), DMA_CEEI_CAEE_SHIFT) = (value))</span></div><div class="line"><a name="l18876"></a><span class="lineno">18876</span>&#160;</div><div class="line"><a name="l18887"></a><span class="lineno">18887</span>&#160;<span class="preprocessor">#define DMA_WR_CEEI_NOP(base, value) (DMA_RMW_CEEI(base, DMA_CEEI_NOP_MASK, DMA_CEEI_NOP(value)))</span></div><div class="line"><a name="l18888"></a><span class="lineno">18888</span>&#160;<span class="preprocessor">#define DMA_BWR_CEEI_NOP(base, value) (BITBAND_ACCESS8(&amp;DMA_CEEI_REG(base), DMA_CEEI_NOP_SHIFT) = (value))</span></div><div class="line"><a name="l18889"></a><span class="lineno">18889</span>&#160;</div><div class="line"><a name="l18912"></a><span class="lineno">18912</span>&#160;<span class="preprocessor">#define DMA_RD_SEEI(base)        (DMA_SEEI_REG(base))</span></div><div class="line"><a name="l18913"></a><span class="lineno">18913</span>&#160;<span class="preprocessor">#define DMA_WR_SEEI(base, value) (DMA_SEEI_REG(base) = (value))</span></div><div class="line"><a name="l18914"></a><span class="lineno">18914</span>&#160;<span class="preprocessor">#define DMA_RMW_SEEI(base, mask, value) (DMA_WR_SEEI(base, (DMA_RD_SEEI(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l18915"></a><span class="lineno">18915</span>&#160;</div><div class="line"><a name="l18917"></a><span class="lineno">18917</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l18918"></a><span class="lineno">18918</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_SEEI bitfields</span></div><div class="line"><a name="l18919"></a><span class="lineno">18919</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l18920"></a><span class="lineno">18920</span>&#160;</div><div class="line"><a name="l18928"></a><span class="lineno">18928</span>&#160;<span class="preprocessor">#define DMA_WR_SEEI_SEEI(base, value) (DMA_RMW_SEEI(base, DMA_SEEI_SEEI_MASK, DMA_SEEI_SEEI(value)))</span></div><div class="line"><a name="l18929"></a><span class="lineno">18929</span>&#160;<span class="preprocessor">#define DMA_BWR_SEEI_SEEI(base, value) (DMA_WR_SEEI_SEEI(base, value))</span></div><div class="line"><a name="l18930"></a><span class="lineno">18930</span>&#160;</div><div class="line"><a name="l18941"></a><span class="lineno">18941</span>&#160;<span class="preprocessor">#define DMA_WR_SEEI_SAEE(base, value) (DMA_RMW_SEEI(base, DMA_SEEI_SAEE_MASK, DMA_SEEI_SAEE(value)))</span></div><div class="line"><a name="l18942"></a><span class="lineno">18942</span>&#160;<span class="preprocessor">#define DMA_BWR_SEEI_SAEE(base, value) (BITBAND_ACCESS8(&amp;DMA_SEEI_REG(base), DMA_SEEI_SAEE_SHIFT) = (value))</span></div><div class="line"><a name="l18943"></a><span class="lineno">18943</span>&#160;</div><div class="line"><a name="l18954"></a><span class="lineno">18954</span>&#160;<span class="preprocessor">#define DMA_WR_SEEI_NOP(base, value) (DMA_RMW_SEEI(base, DMA_SEEI_NOP_MASK, DMA_SEEI_NOP(value)))</span></div><div class="line"><a name="l18955"></a><span class="lineno">18955</span>&#160;<span class="preprocessor">#define DMA_BWR_SEEI_NOP(base, value) (BITBAND_ACCESS8(&amp;DMA_SEEI_REG(base), DMA_SEEI_NOP_SHIFT) = (value))</span></div><div class="line"><a name="l18956"></a><span class="lineno">18956</span>&#160;</div><div class="line"><a name="l18979"></a><span class="lineno">18979</span>&#160;<span class="preprocessor">#define DMA_RD_CERQ(base)        (DMA_CERQ_REG(base))</span></div><div class="line"><a name="l18980"></a><span class="lineno">18980</span>&#160;<span class="preprocessor">#define DMA_WR_CERQ(base, value) (DMA_CERQ_REG(base) = (value))</span></div><div class="line"><a name="l18981"></a><span class="lineno">18981</span>&#160;<span class="preprocessor">#define DMA_RMW_CERQ(base, mask, value) (DMA_WR_CERQ(base, (DMA_RD_CERQ(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l18982"></a><span class="lineno">18982</span>&#160;</div><div class="line"><a name="l18984"></a><span class="lineno">18984</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l18985"></a><span class="lineno">18985</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_CERQ bitfields</span></div><div class="line"><a name="l18986"></a><span class="lineno">18986</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l18987"></a><span class="lineno">18987</span>&#160;</div><div class="line"><a name="l18995"></a><span class="lineno">18995</span>&#160;<span class="preprocessor">#define DMA_WR_CERQ_CERQ(base, value) (DMA_RMW_CERQ(base, DMA_CERQ_CERQ_MASK, DMA_CERQ_CERQ(value)))</span></div><div class="line"><a name="l18996"></a><span class="lineno">18996</span>&#160;<span class="preprocessor">#define DMA_BWR_CERQ_CERQ(base, value) (DMA_WR_CERQ_CERQ(base, value))</span></div><div class="line"><a name="l18997"></a><span class="lineno">18997</span>&#160;</div><div class="line"><a name="l19008"></a><span class="lineno">19008</span>&#160;<span class="preprocessor">#define DMA_WR_CERQ_CAER(base, value) (DMA_RMW_CERQ(base, DMA_CERQ_CAER_MASK, DMA_CERQ_CAER(value)))</span></div><div class="line"><a name="l19009"></a><span class="lineno">19009</span>&#160;<span class="preprocessor">#define DMA_BWR_CERQ_CAER(base, value) (BITBAND_ACCESS8(&amp;DMA_CERQ_REG(base), DMA_CERQ_CAER_SHIFT) = (value))</span></div><div class="line"><a name="l19010"></a><span class="lineno">19010</span>&#160;</div><div class="line"><a name="l19021"></a><span class="lineno">19021</span>&#160;<span class="preprocessor">#define DMA_WR_CERQ_NOP(base, value) (DMA_RMW_CERQ(base, DMA_CERQ_NOP_MASK, DMA_CERQ_NOP(value)))</span></div><div class="line"><a name="l19022"></a><span class="lineno">19022</span>&#160;<span class="preprocessor">#define DMA_BWR_CERQ_NOP(base, value) (BITBAND_ACCESS8(&amp;DMA_CERQ_REG(base), DMA_CERQ_NOP_SHIFT) = (value))</span></div><div class="line"><a name="l19023"></a><span class="lineno">19023</span>&#160;</div><div class="line"><a name="l19045"></a><span class="lineno">19045</span>&#160;<span class="preprocessor">#define DMA_RD_SERQ(base)        (DMA_SERQ_REG(base))</span></div><div class="line"><a name="l19046"></a><span class="lineno">19046</span>&#160;<span class="preprocessor">#define DMA_WR_SERQ(base, value) (DMA_SERQ_REG(base) = (value))</span></div><div class="line"><a name="l19047"></a><span class="lineno">19047</span>&#160;<span class="preprocessor">#define DMA_RMW_SERQ(base, mask, value) (DMA_WR_SERQ(base, (DMA_RD_SERQ(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l19048"></a><span class="lineno">19048</span>&#160;</div><div class="line"><a name="l19050"></a><span class="lineno">19050</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l19051"></a><span class="lineno">19051</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_SERQ bitfields</span></div><div class="line"><a name="l19052"></a><span class="lineno">19052</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l19053"></a><span class="lineno">19053</span>&#160;</div><div class="line"><a name="l19061"></a><span class="lineno">19061</span>&#160;<span class="preprocessor">#define DMA_WR_SERQ_SERQ(base, value) (DMA_RMW_SERQ(base, DMA_SERQ_SERQ_MASK, DMA_SERQ_SERQ(value)))</span></div><div class="line"><a name="l19062"></a><span class="lineno">19062</span>&#160;<span class="preprocessor">#define DMA_BWR_SERQ_SERQ(base, value) (DMA_WR_SERQ_SERQ(base, value))</span></div><div class="line"><a name="l19063"></a><span class="lineno">19063</span>&#160;</div><div class="line"><a name="l19074"></a><span class="lineno">19074</span>&#160;<span class="preprocessor">#define DMA_WR_SERQ_SAER(base, value) (DMA_RMW_SERQ(base, DMA_SERQ_SAER_MASK, DMA_SERQ_SAER(value)))</span></div><div class="line"><a name="l19075"></a><span class="lineno">19075</span>&#160;<span class="preprocessor">#define DMA_BWR_SERQ_SAER(base, value) (BITBAND_ACCESS8(&amp;DMA_SERQ_REG(base), DMA_SERQ_SAER_SHIFT) = (value))</span></div><div class="line"><a name="l19076"></a><span class="lineno">19076</span>&#160;</div><div class="line"><a name="l19087"></a><span class="lineno">19087</span>&#160;<span class="preprocessor">#define DMA_WR_SERQ_NOP(base, value) (DMA_RMW_SERQ(base, DMA_SERQ_NOP_MASK, DMA_SERQ_NOP(value)))</span></div><div class="line"><a name="l19088"></a><span class="lineno">19088</span>&#160;<span class="preprocessor">#define DMA_BWR_SERQ_NOP(base, value) (BITBAND_ACCESS8(&amp;DMA_SERQ_REG(base), DMA_SERQ_NOP_SHIFT) = (value))</span></div><div class="line"><a name="l19089"></a><span class="lineno">19089</span>&#160;</div><div class="line"><a name="l19112"></a><span class="lineno">19112</span>&#160;<span class="preprocessor">#define DMA_RD_CDNE(base)        (DMA_CDNE_REG(base))</span></div><div class="line"><a name="l19113"></a><span class="lineno">19113</span>&#160;<span class="preprocessor">#define DMA_WR_CDNE(base, value) (DMA_CDNE_REG(base) = (value))</span></div><div class="line"><a name="l19114"></a><span class="lineno">19114</span>&#160;<span class="preprocessor">#define DMA_RMW_CDNE(base, mask, value) (DMA_WR_CDNE(base, (DMA_RD_CDNE(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l19115"></a><span class="lineno">19115</span>&#160;</div><div class="line"><a name="l19117"></a><span class="lineno">19117</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l19118"></a><span class="lineno">19118</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_CDNE bitfields</span></div><div class="line"><a name="l19119"></a><span class="lineno">19119</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l19120"></a><span class="lineno">19120</span>&#160;</div><div class="line"><a name="l19128"></a><span class="lineno">19128</span>&#160;<span class="preprocessor">#define DMA_WR_CDNE_CDNE(base, value) (DMA_RMW_CDNE(base, DMA_CDNE_CDNE_MASK, DMA_CDNE_CDNE(value)))</span></div><div class="line"><a name="l19129"></a><span class="lineno">19129</span>&#160;<span class="preprocessor">#define DMA_BWR_CDNE_CDNE(base, value) (DMA_WR_CDNE_CDNE(base, value))</span></div><div class="line"><a name="l19130"></a><span class="lineno">19130</span>&#160;</div><div class="line"><a name="l19141"></a><span class="lineno">19141</span>&#160;<span class="preprocessor">#define DMA_WR_CDNE_CADN(base, value) (DMA_RMW_CDNE(base, DMA_CDNE_CADN_MASK, DMA_CDNE_CADN(value)))</span></div><div class="line"><a name="l19142"></a><span class="lineno">19142</span>&#160;<span class="preprocessor">#define DMA_BWR_CDNE_CADN(base, value) (BITBAND_ACCESS8(&amp;DMA_CDNE_REG(base), DMA_CDNE_CADN_SHIFT) = (value))</span></div><div class="line"><a name="l19143"></a><span class="lineno">19143</span>&#160;</div><div class="line"><a name="l19154"></a><span class="lineno">19154</span>&#160;<span class="preprocessor">#define DMA_WR_CDNE_NOP(base, value) (DMA_RMW_CDNE(base, DMA_CDNE_NOP_MASK, DMA_CDNE_NOP(value)))</span></div><div class="line"><a name="l19155"></a><span class="lineno">19155</span>&#160;<span class="preprocessor">#define DMA_BWR_CDNE_NOP(base, value) (BITBAND_ACCESS8(&amp;DMA_CDNE_REG(base), DMA_CDNE_NOP_SHIFT) = (value))</span></div><div class="line"><a name="l19156"></a><span class="lineno">19156</span>&#160;</div><div class="line"><a name="l19178"></a><span class="lineno">19178</span>&#160;<span class="preprocessor">#define DMA_RD_SSRT(base)        (DMA_SSRT_REG(base))</span></div><div class="line"><a name="l19179"></a><span class="lineno">19179</span>&#160;<span class="preprocessor">#define DMA_WR_SSRT(base, value) (DMA_SSRT_REG(base) = (value))</span></div><div class="line"><a name="l19180"></a><span class="lineno">19180</span>&#160;<span class="preprocessor">#define DMA_RMW_SSRT(base, mask, value) (DMA_WR_SSRT(base, (DMA_RD_SSRT(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l19181"></a><span class="lineno">19181</span>&#160;</div><div class="line"><a name="l19183"></a><span class="lineno">19183</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l19184"></a><span class="lineno">19184</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_SSRT bitfields</span></div><div class="line"><a name="l19185"></a><span class="lineno">19185</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l19186"></a><span class="lineno">19186</span>&#160;</div><div class="line"><a name="l19194"></a><span class="lineno">19194</span>&#160;<span class="preprocessor">#define DMA_WR_SSRT_SSRT(base, value) (DMA_RMW_SSRT(base, DMA_SSRT_SSRT_MASK, DMA_SSRT_SSRT(value)))</span></div><div class="line"><a name="l19195"></a><span class="lineno">19195</span>&#160;<span class="preprocessor">#define DMA_BWR_SSRT_SSRT(base, value) (DMA_WR_SSRT_SSRT(base, value))</span></div><div class="line"><a name="l19196"></a><span class="lineno">19196</span>&#160;</div><div class="line"><a name="l19207"></a><span class="lineno">19207</span>&#160;<span class="preprocessor">#define DMA_WR_SSRT_SAST(base, value) (DMA_RMW_SSRT(base, DMA_SSRT_SAST_MASK, DMA_SSRT_SAST(value)))</span></div><div class="line"><a name="l19208"></a><span class="lineno">19208</span>&#160;<span class="preprocessor">#define DMA_BWR_SSRT_SAST(base, value) (BITBAND_ACCESS8(&amp;DMA_SSRT_REG(base), DMA_SSRT_SAST_SHIFT) = (value))</span></div><div class="line"><a name="l19209"></a><span class="lineno">19209</span>&#160;</div><div class="line"><a name="l19220"></a><span class="lineno">19220</span>&#160;<span class="preprocessor">#define DMA_WR_SSRT_NOP(base, value) (DMA_RMW_SSRT(base, DMA_SSRT_NOP_MASK, DMA_SSRT_NOP(value)))</span></div><div class="line"><a name="l19221"></a><span class="lineno">19221</span>&#160;<span class="preprocessor">#define DMA_BWR_SSRT_NOP(base, value) (BITBAND_ACCESS8(&amp;DMA_SSRT_REG(base), DMA_SSRT_NOP_SHIFT) = (value))</span></div><div class="line"><a name="l19222"></a><span class="lineno">19222</span>&#160;</div><div class="line"><a name="l19245"></a><span class="lineno">19245</span>&#160;<span class="preprocessor">#define DMA_RD_CERR(base)        (DMA_CERR_REG(base))</span></div><div class="line"><a name="l19246"></a><span class="lineno">19246</span>&#160;<span class="preprocessor">#define DMA_WR_CERR(base, value) (DMA_CERR_REG(base) = (value))</span></div><div class="line"><a name="l19247"></a><span class="lineno">19247</span>&#160;<span class="preprocessor">#define DMA_RMW_CERR(base, mask, value) (DMA_WR_CERR(base, (DMA_RD_CERR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l19248"></a><span class="lineno">19248</span>&#160;</div><div class="line"><a name="l19250"></a><span class="lineno">19250</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l19251"></a><span class="lineno">19251</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_CERR bitfields</span></div><div class="line"><a name="l19252"></a><span class="lineno">19252</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l19253"></a><span class="lineno">19253</span>&#160;</div><div class="line"><a name="l19261"></a><span class="lineno">19261</span>&#160;<span class="preprocessor">#define DMA_WR_CERR_CERR(base, value) (DMA_RMW_CERR(base, DMA_CERR_CERR_MASK, DMA_CERR_CERR(value)))</span></div><div class="line"><a name="l19262"></a><span class="lineno">19262</span>&#160;<span class="preprocessor">#define DMA_BWR_CERR_CERR(base, value) (DMA_WR_CERR_CERR(base, value))</span></div><div class="line"><a name="l19263"></a><span class="lineno">19263</span>&#160;</div><div class="line"><a name="l19274"></a><span class="lineno">19274</span>&#160;<span class="preprocessor">#define DMA_WR_CERR_CAEI(base, value) (DMA_RMW_CERR(base, DMA_CERR_CAEI_MASK, DMA_CERR_CAEI(value)))</span></div><div class="line"><a name="l19275"></a><span class="lineno">19275</span>&#160;<span class="preprocessor">#define DMA_BWR_CERR_CAEI(base, value) (BITBAND_ACCESS8(&amp;DMA_CERR_REG(base), DMA_CERR_CAEI_SHIFT) = (value))</span></div><div class="line"><a name="l19276"></a><span class="lineno">19276</span>&#160;</div><div class="line"><a name="l19287"></a><span class="lineno">19287</span>&#160;<span class="preprocessor">#define DMA_WR_CERR_NOP(base, value) (DMA_RMW_CERR(base, DMA_CERR_NOP_MASK, DMA_CERR_NOP(value)))</span></div><div class="line"><a name="l19288"></a><span class="lineno">19288</span>&#160;<span class="preprocessor">#define DMA_BWR_CERR_NOP(base, value) (BITBAND_ACCESS8(&amp;DMA_CERR_REG(base), DMA_CERR_NOP_SHIFT) = (value))</span></div><div class="line"><a name="l19289"></a><span class="lineno">19289</span>&#160;</div><div class="line"><a name="l19312"></a><span class="lineno">19312</span>&#160;<span class="preprocessor">#define DMA_RD_CINT(base)        (DMA_CINT_REG(base))</span></div><div class="line"><a name="l19313"></a><span class="lineno">19313</span>&#160;<span class="preprocessor">#define DMA_WR_CINT(base, value) (DMA_CINT_REG(base) = (value))</span></div><div class="line"><a name="l19314"></a><span class="lineno">19314</span>&#160;<span class="preprocessor">#define DMA_RMW_CINT(base, mask, value) (DMA_WR_CINT(base, (DMA_RD_CINT(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l19315"></a><span class="lineno">19315</span>&#160;</div><div class="line"><a name="l19317"></a><span class="lineno">19317</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l19318"></a><span class="lineno">19318</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_CINT bitfields</span></div><div class="line"><a name="l19319"></a><span class="lineno">19319</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l19320"></a><span class="lineno">19320</span>&#160;</div><div class="line"><a name="l19328"></a><span class="lineno">19328</span>&#160;<span class="preprocessor">#define DMA_WR_CINT_CINT(base, value) (DMA_RMW_CINT(base, DMA_CINT_CINT_MASK, DMA_CINT_CINT(value)))</span></div><div class="line"><a name="l19329"></a><span class="lineno">19329</span>&#160;<span class="preprocessor">#define DMA_BWR_CINT_CINT(base, value) (DMA_WR_CINT_CINT(base, value))</span></div><div class="line"><a name="l19330"></a><span class="lineno">19330</span>&#160;</div><div class="line"><a name="l19341"></a><span class="lineno">19341</span>&#160;<span class="preprocessor">#define DMA_WR_CINT_CAIR(base, value) (DMA_RMW_CINT(base, DMA_CINT_CAIR_MASK, DMA_CINT_CAIR(value)))</span></div><div class="line"><a name="l19342"></a><span class="lineno">19342</span>&#160;<span class="preprocessor">#define DMA_BWR_CINT_CAIR(base, value) (BITBAND_ACCESS8(&amp;DMA_CINT_REG(base), DMA_CINT_CAIR_SHIFT) = (value))</span></div><div class="line"><a name="l19343"></a><span class="lineno">19343</span>&#160;</div><div class="line"><a name="l19354"></a><span class="lineno">19354</span>&#160;<span class="preprocessor">#define DMA_WR_CINT_NOP(base, value) (DMA_RMW_CINT(base, DMA_CINT_NOP_MASK, DMA_CINT_NOP(value)))</span></div><div class="line"><a name="l19355"></a><span class="lineno">19355</span>&#160;<span class="preprocessor">#define DMA_BWR_CINT_NOP(base, value) (BITBAND_ACCESS8(&amp;DMA_CINT_REG(base), DMA_CINT_NOP_SHIFT) = (value))</span></div><div class="line"><a name="l19356"></a><span class="lineno">19356</span>&#160;</div><div class="line"><a name="l19387"></a><span class="lineno">19387</span>&#160;<span class="preprocessor">#define DMA_RD_INT(base)         (DMA_INT_REG(base))</span></div><div class="line"><a name="l19388"></a><span class="lineno">19388</span>&#160;<span class="preprocessor">#define DMA_WR_INT(base, value)  (DMA_INT_REG(base) = (value))</span></div><div class="line"><a name="l19389"></a><span class="lineno">19389</span>&#160;<span class="preprocessor">#define DMA_RMW_INT(base, mask, value) (DMA_WR_INT(base, (DMA_RD_INT(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l19390"></a><span class="lineno">19390</span>&#160;<span class="preprocessor">#define DMA_SET_INT(base, value) (DMA_WR_INT(base, DMA_RD_INT(base) |  (value)))</span></div><div class="line"><a name="l19391"></a><span class="lineno">19391</span>&#160;<span class="preprocessor">#define DMA_CLR_INT(base, value) (DMA_WR_INT(base, DMA_RD_INT(base) &amp; ~(value)))</span></div><div class="line"><a name="l19392"></a><span class="lineno">19392</span>&#160;<span class="preprocessor">#define DMA_TOG_INT(base, value) (DMA_WR_INT(base, DMA_RD_INT(base) ^  (value)))</span></div><div class="line"><a name="l19393"></a><span class="lineno">19393</span>&#160;</div><div class="line"><a name="l19395"></a><span class="lineno">19395</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l19396"></a><span class="lineno">19396</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_INT bitfields</span></div><div class="line"><a name="l19397"></a><span class="lineno">19397</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l19398"></a><span class="lineno">19398</span>&#160;</div><div class="line"><a name="l19408"></a><span class="lineno">19408</span>&#160;<span class="preprocessor">#define DMA_RD_INT_INT0(base) ((DMA_INT_REG(base) &amp; DMA_INT_INT0_MASK) &gt;&gt; DMA_INT_INT0_SHIFT)</span></div><div class="line"><a name="l19409"></a><span class="lineno">19409</span>&#160;<span class="preprocessor">#define DMA_BRD_INT_INT0(base) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT0_SHIFT))</span></div><div class="line"><a name="l19410"></a><span class="lineno">19410</span>&#160;</div><div class="line"><a name="l19412"></a><span class="lineno">19412</span>&#160;<span class="preprocessor">#define DMA_WR_INT_INT0(base, value) (DMA_RMW_INT(base, (DMA_INT_INT0_MASK | DMA_INT_INT1_MASK | DMA_INT_INT2_MASK | DMA_INT_INT3_MASK | DMA_INT_INT4_MASK | DMA_INT_INT5_MASK | DMA_INT_INT6_MASK | DMA_INT_INT7_MASK | DMA_INT_INT8_MASK | DMA_INT_INT9_MASK | DMA_INT_INT10_MASK | DMA_INT_INT11_MASK | DMA_INT_INT12_MASK | DMA_INT_INT13_MASK | DMA_INT_INT14_MASK | DMA_INT_INT15_MASK), DMA_INT_INT0(value)))</span></div><div class="line"><a name="l19413"></a><span class="lineno">19413</span>&#160;<span class="preprocessor">#define DMA_BWR_INT_INT0(base, value) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT0_SHIFT) = (value))</span></div><div class="line"><a name="l19414"></a><span class="lineno">19414</span>&#160;</div><div class="line"><a name="l19425"></a><span class="lineno">19425</span>&#160;<span class="preprocessor">#define DMA_RD_INT_INT1(base) ((DMA_INT_REG(base) &amp; DMA_INT_INT1_MASK) &gt;&gt; DMA_INT_INT1_SHIFT)</span></div><div class="line"><a name="l19426"></a><span class="lineno">19426</span>&#160;<span class="preprocessor">#define DMA_BRD_INT_INT1(base) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT1_SHIFT))</span></div><div class="line"><a name="l19427"></a><span class="lineno">19427</span>&#160;</div><div class="line"><a name="l19429"></a><span class="lineno">19429</span>&#160;<span class="preprocessor">#define DMA_WR_INT_INT1(base, value) (DMA_RMW_INT(base, (DMA_INT_INT1_MASK | DMA_INT_INT0_MASK | DMA_INT_INT2_MASK | DMA_INT_INT3_MASK | DMA_INT_INT4_MASK | DMA_INT_INT5_MASK | DMA_INT_INT6_MASK | DMA_INT_INT7_MASK | DMA_INT_INT8_MASK | DMA_INT_INT9_MASK | DMA_INT_INT10_MASK | DMA_INT_INT11_MASK | DMA_INT_INT12_MASK | DMA_INT_INT13_MASK | DMA_INT_INT14_MASK | DMA_INT_INT15_MASK), DMA_INT_INT1(value)))</span></div><div class="line"><a name="l19430"></a><span class="lineno">19430</span>&#160;<span class="preprocessor">#define DMA_BWR_INT_INT1(base, value) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT1_SHIFT) = (value))</span></div><div class="line"><a name="l19431"></a><span class="lineno">19431</span>&#160;</div><div class="line"><a name="l19442"></a><span class="lineno">19442</span>&#160;<span class="preprocessor">#define DMA_RD_INT_INT2(base) ((DMA_INT_REG(base) &amp; DMA_INT_INT2_MASK) &gt;&gt; DMA_INT_INT2_SHIFT)</span></div><div class="line"><a name="l19443"></a><span class="lineno">19443</span>&#160;<span class="preprocessor">#define DMA_BRD_INT_INT2(base) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT2_SHIFT))</span></div><div class="line"><a name="l19444"></a><span class="lineno">19444</span>&#160;</div><div class="line"><a name="l19446"></a><span class="lineno">19446</span>&#160;<span class="preprocessor">#define DMA_WR_INT_INT2(base, value) (DMA_RMW_INT(base, (DMA_INT_INT2_MASK | DMA_INT_INT0_MASK | DMA_INT_INT1_MASK | DMA_INT_INT3_MASK | DMA_INT_INT4_MASK | DMA_INT_INT5_MASK | DMA_INT_INT6_MASK | DMA_INT_INT7_MASK | DMA_INT_INT8_MASK | DMA_INT_INT9_MASK | DMA_INT_INT10_MASK | DMA_INT_INT11_MASK | DMA_INT_INT12_MASK | DMA_INT_INT13_MASK | DMA_INT_INT14_MASK | DMA_INT_INT15_MASK), DMA_INT_INT2(value)))</span></div><div class="line"><a name="l19447"></a><span class="lineno">19447</span>&#160;<span class="preprocessor">#define DMA_BWR_INT_INT2(base, value) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT2_SHIFT) = (value))</span></div><div class="line"><a name="l19448"></a><span class="lineno">19448</span>&#160;</div><div class="line"><a name="l19459"></a><span class="lineno">19459</span>&#160;<span class="preprocessor">#define DMA_RD_INT_INT3(base) ((DMA_INT_REG(base) &amp; DMA_INT_INT3_MASK) &gt;&gt; DMA_INT_INT3_SHIFT)</span></div><div class="line"><a name="l19460"></a><span class="lineno">19460</span>&#160;<span class="preprocessor">#define DMA_BRD_INT_INT3(base) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT3_SHIFT))</span></div><div class="line"><a name="l19461"></a><span class="lineno">19461</span>&#160;</div><div class="line"><a name="l19463"></a><span class="lineno">19463</span>&#160;<span class="preprocessor">#define DMA_WR_INT_INT3(base, value) (DMA_RMW_INT(base, (DMA_INT_INT3_MASK | DMA_INT_INT0_MASK | DMA_INT_INT1_MASK | DMA_INT_INT2_MASK | DMA_INT_INT4_MASK | DMA_INT_INT5_MASK | DMA_INT_INT6_MASK | DMA_INT_INT7_MASK | DMA_INT_INT8_MASK | DMA_INT_INT9_MASK | DMA_INT_INT10_MASK | DMA_INT_INT11_MASK | DMA_INT_INT12_MASK | DMA_INT_INT13_MASK | DMA_INT_INT14_MASK | DMA_INT_INT15_MASK), DMA_INT_INT3(value)))</span></div><div class="line"><a name="l19464"></a><span class="lineno">19464</span>&#160;<span class="preprocessor">#define DMA_BWR_INT_INT3(base, value) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT3_SHIFT) = (value))</span></div><div class="line"><a name="l19465"></a><span class="lineno">19465</span>&#160;</div><div class="line"><a name="l19476"></a><span class="lineno">19476</span>&#160;<span class="preprocessor">#define DMA_RD_INT_INT4(base) ((DMA_INT_REG(base) &amp; DMA_INT_INT4_MASK) &gt;&gt; DMA_INT_INT4_SHIFT)</span></div><div class="line"><a name="l19477"></a><span class="lineno">19477</span>&#160;<span class="preprocessor">#define DMA_BRD_INT_INT4(base) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT4_SHIFT))</span></div><div class="line"><a name="l19478"></a><span class="lineno">19478</span>&#160;</div><div class="line"><a name="l19480"></a><span class="lineno">19480</span>&#160;<span class="preprocessor">#define DMA_WR_INT_INT4(base, value) (DMA_RMW_INT(base, (DMA_INT_INT4_MASK | DMA_INT_INT0_MASK | DMA_INT_INT1_MASK | DMA_INT_INT2_MASK | DMA_INT_INT3_MASK | DMA_INT_INT5_MASK | DMA_INT_INT6_MASK | DMA_INT_INT7_MASK | DMA_INT_INT8_MASK | DMA_INT_INT9_MASK | DMA_INT_INT10_MASK | DMA_INT_INT11_MASK | DMA_INT_INT12_MASK | DMA_INT_INT13_MASK | DMA_INT_INT14_MASK | DMA_INT_INT15_MASK), DMA_INT_INT4(value)))</span></div><div class="line"><a name="l19481"></a><span class="lineno">19481</span>&#160;<span class="preprocessor">#define DMA_BWR_INT_INT4(base, value) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT4_SHIFT) = (value))</span></div><div class="line"><a name="l19482"></a><span class="lineno">19482</span>&#160;</div><div class="line"><a name="l19493"></a><span class="lineno">19493</span>&#160;<span class="preprocessor">#define DMA_RD_INT_INT5(base) ((DMA_INT_REG(base) &amp; DMA_INT_INT5_MASK) &gt;&gt; DMA_INT_INT5_SHIFT)</span></div><div class="line"><a name="l19494"></a><span class="lineno">19494</span>&#160;<span class="preprocessor">#define DMA_BRD_INT_INT5(base) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT5_SHIFT))</span></div><div class="line"><a name="l19495"></a><span class="lineno">19495</span>&#160;</div><div class="line"><a name="l19497"></a><span class="lineno">19497</span>&#160;<span class="preprocessor">#define DMA_WR_INT_INT5(base, value) (DMA_RMW_INT(base, (DMA_INT_INT5_MASK | DMA_INT_INT0_MASK | DMA_INT_INT1_MASK | DMA_INT_INT2_MASK | DMA_INT_INT3_MASK | DMA_INT_INT4_MASK | DMA_INT_INT6_MASK | DMA_INT_INT7_MASK | DMA_INT_INT8_MASK | DMA_INT_INT9_MASK | DMA_INT_INT10_MASK | DMA_INT_INT11_MASK | DMA_INT_INT12_MASK | DMA_INT_INT13_MASK | DMA_INT_INT14_MASK | DMA_INT_INT15_MASK), DMA_INT_INT5(value)))</span></div><div class="line"><a name="l19498"></a><span class="lineno">19498</span>&#160;<span class="preprocessor">#define DMA_BWR_INT_INT5(base, value) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT5_SHIFT) = (value))</span></div><div class="line"><a name="l19499"></a><span class="lineno">19499</span>&#160;</div><div class="line"><a name="l19510"></a><span class="lineno">19510</span>&#160;<span class="preprocessor">#define DMA_RD_INT_INT6(base) ((DMA_INT_REG(base) &amp; DMA_INT_INT6_MASK) &gt;&gt; DMA_INT_INT6_SHIFT)</span></div><div class="line"><a name="l19511"></a><span class="lineno">19511</span>&#160;<span class="preprocessor">#define DMA_BRD_INT_INT6(base) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT6_SHIFT))</span></div><div class="line"><a name="l19512"></a><span class="lineno">19512</span>&#160;</div><div class="line"><a name="l19514"></a><span class="lineno">19514</span>&#160;<span class="preprocessor">#define DMA_WR_INT_INT6(base, value) (DMA_RMW_INT(base, (DMA_INT_INT6_MASK | DMA_INT_INT0_MASK | DMA_INT_INT1_MASK | DMA_INT_INT2_MASK | DMA_INT_INT3_MASK | DMA_INT_INT4_MASK | DMA_INT_INT5_MASK | DMA_INT_INT7_MASK | DMA_INT_INT8_MASK | DMA_INT_INT9_MASK | DMA_INT_INT10_MASK | DMA_INT_INT11_MASK | DMA_INT_INT12_MASK | DMA_INT_INT13_MASK | DMA_INT_INT14_MASK | DMA_INT_INT15_MASK), DMA_INT_INT6(value)))</span></div><div class="line"><a name="l19515"></a><span class="lineno">19515</span>&#160;<span class="preprocessor">#define DMA_BWR_INT_INT6(base, value) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT6_SHIFT) = (value))</span></div><div class="line"><a name="l19516"></a><span class="lineno">19516</span>&#160;</div><div class="line"><a name="l19527"></a><span class="lineno">19527</span>&#160;<span class="preprocessor">#define DMA_RD_INT_INT7(base) ((DMA_INT_REG(base) &amp; DMA_INT_INT7_MASK) &gt;&gt; DMA_INT_INT7_SHIFT)</span></div><div class="line"><a name="l19528"></a><span class="lineno">19528</span>&#160;<span class="preprocessor">#define DMA_BRD_INT_INT7(base) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT7_SHIFT))</span></div><div class="line"><a name="l19529"></a><span class="lineno">19529</span>&#160;</div><div class="line"><a name="l19531"></a><span class="lineno">19531</span>&#160;<span class="preprocessor">#define DMA_WR_INT_INT7(base, value) (DMA_RMW_INT(base, (DMA_INT_INT7_MASK | DMA_INT_INT0_MASK | DMA_INT_INT1_MASK | DMA_INT_INT2_MASK | DMA_INT_INT3_MASK | DMA_INT_INT4_MASK | DMA_INT_INT5_MASK | DMA_INT_INT6_MASK | DMA_INT_INT8_MASK | DMA_INT_INT9_MASK | DMA_INT_INT10_MASK | DMA_INT_INT11_MASK | DMA_INT_INT12_MASK | DMA_INT_INT13_MASK | DMA_INT_INT14_MASK | DMA_INT_INT15_MASK), DMA_INT_INT7(value)))</span></div><div class="line"><a name="l19532"></a><span class="lineno">19532</span>&#160;<span class="preprocessor">#define DMA_BWR_INT_INT7(base, value) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT7_SHIFT) = (value))</span></div><div class="line"><a name="l19533"></a><span class="lineno">19533</span>&#160;</div><div class="line"><a name="l19544"></a><span class="lineno">19544</span>&#160;<span class="preprocessor">#define DMA_RD_INT_INT8(base) ((DMA_INT_REG(base) &amp; DMA_INT_INT8_MASK) &gt;&gt; DMA_INT_INT8_SHIFT)</span></div><div class="line"><a name="l19545"></a><span class="lineno">19545</span>&#160;<span class="preprocessor">#define DMA_BRD_INT_INT8(base) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT8_SHIFT))</span></div><div class="line"><a name="l19546"></a><span class="lineno">19546</span>&#160;</div><div class="line"><a name="l19548"></a><span class="lineno">19548</span>&#160;<span class="preprocessor">#define DMA_WR_INT_INT8(base, value) (DMA_RMW_INT(base, (DMA_INT_INT8_MASK | DMA_INT_INT0_MASK | DMA_INT_INT1_MASK | DMA_INT_INT2_MASK | DMA_INT_INT3_MASK | DMA_INT_INT4_MASK | DMA_INT_INT5_MASK | DMA_INT_INT6_MASK | DMA_INT_INT7_MASK | DMA_INT_INT9_MASK | DMA_INT_INT10_MASK | DMA_INT_INT11_MASK | DMA_INT_INT12_MASK | DMA_INT_INT13_MASK | DMA_INT_INT14_MASK | DMA_INT_INT15_MASK), DMA_INT_INT8(value)))</span></div><div class="line"><a name="l19549"></a><span class="lineno">19549</span>&#160;<span class="preprocessor">#define DMA_BWR_INT_INT8(base, value) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT8_SHIFT) = (value))</span></div><div class="line"><a name="l19550"></a><span class="lineno">19550</span>&#160;</div><div class="line"><a name="l19561"></a><span class="lineno">19561</span>&#160;<span class="preprocessor">#define DMA_RD_INT_INT9(base) ((DMA_INT_REG(base) &amp; DMA_INT_INT9_MASK) &gt;&gt; DMA_INT_INT9_SHIFT)</span></div><div class="line"><a name="l19562"></a><span class="lineno">19562</span>&#160;<span class="preprocessor">#define DMA_BRD_INT_INT9(base) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT9_SHIFT))</span></div><div class="line"><a name="l19563"></a><span class="lineno">19563</span>&#160;</div><div class="line"><a name="l19565"></a><span class="lineno">19565</span>&#160;<span class="preprocessor">#define DMA_WR_INT_INT9(base, value) (DMA_RMW_INT(base, (DMA_INT_INT9_MASK | DMA_INT_INT0_MASK | DMA_INT_INT1_MASK | DMA_INT_INT2_MASK | DMA_INT_INT3_MASK | DMA_INT_INT4_MASK | DMA_INT_INT5_MASK | DMA_INT_INT6_MASK | DMA_INT_INT7_MASK | DMA_INT_INT8_MASK | DMA_INT_INT10_MASK | DMA_INT_INT11_MASK | DMA_INT_INT12_MASK | DMA_INT_INT13_MASK | DMA_INT_INT14_MASK | DMA_INT_INT15_MASK), DMA_INT_INT9(value)))</span></div><div class="line"><a name="l19566"></a><span class="lineno">19566</span>&#160;<span class="preprocessor">#define DMA_BWR_INT_INT9(base, value) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT9_SHIFT) = (value))</span></div><div class="line"><a name="l19567"></a><span class="lineno">19567</span>&#160;</div><div class="line"><a name="l19578"></a><span class="lineno">19578</span>&#160;<span class="preprocessor">#define DMA_RD_INT_INT10(base) ((DMA_INT_REG(base) &amp; DMA_INT_INT10_MASK) &gt;&gt; DMA_INT_INT10_SHIFT)</span></div><div class="line"><a name="l19579"></a><span class="lineno">19579</span>&#160;<span class="preprocessor">#define DMA_BRD_INT_INT10(base) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT10_SHIFT))</span></div><div class="line"><a name="l19580"></a><span class="lineno">19580</span>&#160;</div><div class="line"><a name="l19582"></a><span class="lineno">19582</span>&#160;<span class="preprocessor">#define DMA_WR_INT_INT10(base, value) (DMA_RMW_INT(base, (DMA_INT_INT10_MASK | DMA_INT_INT0_MASK | DMA_INT_INT1_MASK | DMA_INT_INT2_MASK | DMA_INT_INT3_MASK | DMA_INT_INT4_MASK | DMA_INT_INT5_MASK | DMA_INT_INT6_MASK | DMA_INT_INT7_MASK | DMA_INT_INT8_MASK | DMA_INT_INT9_MASK | DMA_INT_INT11_MASK | DMA_INT_INT12_MASK | DMA_INT_INT13_MASK | DMA_INT_INT14_MASK | DMA_INT_INT15_MASK), DMA_INT_INT10(value)))</span></div><div class="line"><a name="l19583"></a><span class="lineno">19583</span>&#160;<span class="preprocessor">#define DMA_BWR_INT_INT10(base, value) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT10_SHIFT) = (value))</span></div><div class="line"><a name="l19584"></a><span class="lineno">19584</span>&#160;</div><div class="line"><a name="l19595"></a><span class="lineno">19595</span>&#160;<span class="preprocessor">#define DMA_RD_INT_INT11(base) ((DMA_INT_REG(base) &amp; DMA_INT_INT11_MASK) &gt;&gt; DMA_INT_INT11_SHIFT)</span></div><div class="line"><a name="l19596"></a><span class="lineno">19596</span>&#160;<span class="preprocessor">#define DMA_BRD_INT_INT11(base) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT11_SHIFT))</span></div><div class="line"><a name="l19597"></a><span class="lineno">19597</span>&#160;</div><div class="line"><a name="l19599"></a><span class="lineno">19599</span>&#160;<span class="preprocessor">#define DMA_WR_INT_INT11(base, value) (DMA_RMW_INT(base, (DMA_INT_INT11_MASK | DMA_INT_INT0_MASK | DMA_INT_INT1_MASK | DMA_INT_INT2_MASK | DMA_INT_INT3_MASK | DMA_INT_INT4_MASK | DMA_INT_INT5_MASK | DMA_INT_INT6_MASK | DMA_INT_INT7_MASK | DMA_INT_INT8_MASK | DMA_INT_INT9_MASK | DMA_INT_INT10_MASK | DMA_INT_INT12_MASK | DMA_INT_INT13_MASK | DMA_INT_INT14_MASK | DMA_INT_INT15_MASK), DMA_INT_INT11(value)))</span></div><div class="line"><a name="l19600"></a><span class="lineno">19600</span>&#160;<span class="preprocessor">#define DMA_BWR_INT_INT11(base, value) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT11_SHIFT) = (value))</span></div><div class="line"><a name="l19601"></a><span class="lineno">19601</span>&#160;</div><div class="line"><a name="l19612"></a><span class="lineno">19612</span>&#160;<span class="preprocessor">#define DMA_RD_INT_INT12(base) ((DMA_INT_REG(base) &amp; DMA_INT_INT12_MASK) &gt;&gt; DMA_INT_INT12_SHIFT)</span></div><div class="line"><a name="l19613"></a><span class="lineno">19613</span>&#160;<span class="preprocessor">#define DMA_BRD_INT_INT12(base) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT12_SHIFT))</span></div><div class="line"><a name="l19614"></a><span class="lineno">19614</span>&#160;</div><div class="line"><a name="l19616"></a><span class="lineno">19616</span>&#160;<span class="preprocessor">#define DMA_WR_INT_INT12(base, value) (DMA_RMW_INT(base, (DMA_INT_INT12_MASK | DMA_INT_INT0_MASK | DMA_INT_INT1_MASK | DMA_INT_INT2_MASK | DMA_INT_INT3_MASK | DMA_INT_INT4_MASK | DMA_INT_INT5_MASK | DMA_INT_INT6_MASK | DMA_INT_INT7_MASK | DMA_INT_INT8_MASK | DMA_INT_INT9_MASK | DMA_INT_INT10_MASK | DMA_INT_INT11_MASK | DMA_INT_INT13_MASK | DMA_INT_INT14_MASK | DMA_INT_INT15_MASK), DMA_INT_INT12(value)))</span></div><div class="line"><a name="l19617"></a><span class="lineno">19617</span>&#160;<span class="preprocessor">#define DMA_BWR_INT_INT12(base, value) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT12_SHIFT) = (value))</span></div><div class="line"><a name="l19618"></a><span class="lineno">19618</span>&#160;</div><div class="line"><a name="l19629"></a><span class="lineno">19629</span>&#160;<span class="preprocessor">#define DMA_RD_INT_INT13(base) ((DMA_INT_REG(base) &amp; DMA_INT_INT13_MASK) &gt;&gt; DMA_INT_INT13_SHIFT)</span></div><div class="line"><a name="l19630"></a><span class="lineno">19630</span>&#160;<span class="preprocessor">#define DMA_BRD_INT_INT13(base) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT13_SHIFT))</span></div><div class="line"><a name="l19631"></a><span class="lineno">19631</span>&#160;</div><div class="line"><a name="l19633"></a><span class="lineno">19633</span>&#160;<span class="preprocessor">#define DMA_WR_INT_INT13(base, value) (DMA_RMW_INT(base, (DMA_INT_INT13_MASK | DMA_INT_INT0_MASK | DMA_INT_INT1_MASK | DMA_INT_INT2_MASK | DMA_INT_INT3_MASK | DMA_INT_INT4_MASK | DMA_INT_INT5_MASK | DMA_INT_INT6_MASK | DMA_INT_INT7_MASK | DMA_INT_INT8_MASK | DMA_INT_INT9_MASK | DMA_INT_INT10_MASK | DMA_INT_INT11_MASK | DMA_INT_INT12_MASK | DMA_INT_INT14_MASK | DMA_INT_INT15_MASK), DMA_INT_INT13(value)))</span></div><div class="line"><a name="l19634"></a><span class="lineno">19634</span>&#160;<span class="preprocessor">#define DMA_BWR_INT_INT13(base, value) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT13_SHIFT) = (value))</span></div><div class="line"><a name="l19635"></a><span class="lineno">19635</span>&#160;</div><div class="line"><a name="l19646"></a><span class="lineno">19646</span>&#160;<span class="preprocessor">#define DMA_RD_INT_INT14(base) ((DMA_INT_REG(base) &amp; DMA_INT_INT14_MASK) &gt;&gt; DMA_INT_INT14_SHIFT)</span></div><div class="line"><a name="l19647"></a><span class="lineno">19647</span>&#160;<span class="preprocessor">#define DMA_BRD_INT_INT14(base) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT14_SHIFT))</span></div><div class="line"><a name="l19648"></a><span class="lineno">19648</span>&#160;</div><div class="line"><a name="l19650"></a><span class="lineno">19650</span>&#160;<span class="preprocessor">#define DMA_WR_INT_INT14(base, value) (DMA_RMW_INT(base, (DMA_INT_INT14_MASK | DMA_INT_INT0_MASK | DMA_INT_INT1_MASK | DMA_INT_INT2_MASK | DMA_INT_INT3_MASK | DMA_INT_INT4_MASK | DMA_INT_INT5_MASK | DMA_INT_INT6_MASK | DMA_INT_INT7_MASK | DMA_INT_INT8_MASK | DMA_INT_INT9_MASK | DMA_INT_INT10_MASK | DMA_INT_INT11_MASK | DMA_INT_INT12_MASK | DMA_INT_INT13_MASK | DMA_INT_INT15_MASK), DMA_INT_INT14(value)))</span></div><div class="line"><a name="l19651"></a><span class="lineno">19651</span>&#160;<span class="preprocessor">#define DMA_BWR_INT_INT14(base, value) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT14_SHIFT) = (value))</span></div><div class="line"><a name="l19652"></a><span class="lineno">19652</span>&#160;</div><div class="line"><a name="l19663"></a><span class="lineno">19663</span>&#160;<span class="preprocessor">#define DMA_RD_INT_INT15(base) ((DMA_INT_REG(base) &amp; DMA_INT_INT15_MASK) &gt;&gt; DMA_INT_INT15_SHIFT)</span></div><div class="line"><a name="l19664"></a><span class="lineno">19664</span>&#160;<span class="preprocessor">#define DMA_BRD_INT_INT15(base) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT15_SHIFT))</span></div><div class="line"><a name="l19665"></a><span class="lineno">19665</span>&#160;</div><div class="line"><a name="l19667"></a><span class="lineno">19667</span>&#160;<span class="preprocessor">#define DMA_WR_INT_INT15(base, value) (DMA_RMW_INT(base, (DMA_INT_INT15_MASK | DMA_INT_INT0_MASK | DMA_INT_INT1_MASK | DMA_INT_INT2_MASK | DMA_INT_INT3_MASK | DMA_INT_INT4_MASK | DMA_INT_INT5_MASK | DMA_INT_INT6_MASK | DMA_INT_INT7_MASK | DMA_INT_INT8_MASK | DMA_INT_INT9_MASK | DMA_INT_INT10_MASK | DMA_INT_INT11_MASK | DMA_INT_INT12_MASK | DMA_INT_INT13_MASK | DMA_INT_INT14_MASK), DMA_INT_INT15(value)))</span></div><div class="line"><a name="l19668"></a><span class="lineno">19668</span>&#160;<span class="preprocessor">#define DMA_BWR_INT_INT15(base, value) (BITBAND_ACCESS32(&amp;DMA_INT_REG(base), DMA_INT_INT15_SHIFT) = (value))</span></div><div class="line"><a name="l19669"></a><span class="lineno">19669</span>&#160;</div><div class="line"><a name="l19703"></a><span class="lineno">19703</span>&#160;<span class="preprocessor">#define DMA_RD_ERR(base)         (DMA_ERR_REG(base))</span></div><div class="line"><a name="l19704"></a><span class="lineno">19704</span>&#160;<span class="preprocessor">#define DMA_WR_ERR(base, value)  (DMA_ERR_REG(base) = (value))</span></div><div class="line"><a name="l19705"></a><span class="lineno">19705</span>&#160;<span class="preprocessor">#define DMA_RMW_ERR(base, mask, value) (DMA_WR_ERR(base, (DMA_RD_ERR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l19706"></a><span class="lineno">19706</span>&#160;<span class="preprocessor">#define DMA_SET_ERR(base, value) (DMA_WR_ERR(base, DMA_RD_ERR(base) |  (value)))</span></div><div class="line"><a name="l19707"></a><span class="lineno">19707</span>&#160;<span class="preprocessor">#define DMA_CLR_ERR(base, value) (DMA_WR_ERR(base, DMA_RD_ERR(base) &amp; ~(value)))</span></div><div class="line"><a name="l19708"></a><span class="lineno">19708</span>&#160;<span class="preprocessor">#define DMA_TOG_ERR(base, value) (DMA_WR_ERR(base, DMA_RD_ERR(base) ^  (value)))</span></div><div class="line"><a name="l19709"></a><span class="lineno">19709</span>&#160;</div><div class="line"><a name="l19711"></a><span class="lineno">19711</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l19712"></a><span class="lineno">19712</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_ERR bitfields</span></div><div class="line"><a name="l19713"></a><span class="lineno">19713</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l19714"></a><span class="lineno">19714</span>&#160;</div><div class="line"><a name="l19724"></a><span class="lineno">19724</span>&#160;<span class="preprocessor">#define DMA_RD_ERR_ERR0(base) ((DMA_ERR_REG(base) &amp; DMA_ERR_ERR0_MASK) &gt;&gt; DMA_ERR_ERR0_SHIFT)</span></div><div class="line"><a name="l19725"></a><span class="lineno">19725</span>&#160;<span class="preprocessor">#define DMA_BRD_ERR_ERR0(base) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR0_SHIFT))</span></div><div class="line"><a name="l19726"></a><span class="lineno">19726</span>&#160;</div><div class="line"><a name="l19728"></a><span class="lineno">19728</span>&#160;<span class="preprocessor">#define DMA_WR_ERR_ERR0(base, value) (DMA_RMW_ERR(base, (DMA_ERR_ERR0_MASK | DMA_ERR_ERR1_MASK | DMA_ERR_ERR2_MASK | DMA_ERR_ERR3_MASK | DMA_ERR_ERR4_MASK | DMA_ERR_ERR5_MASK | DMA_ERR_ERR6_MASK | DMA_ERR_ERR7_MASK | DMA_ERR_ERR8_MASK | DMA_ERR_ERR9_MASK | DMA_ERR_ERR10_MASK | DMA_ERR_ERR11_MASK | DMA_ERR_ERR12_MASK | DMA_ERR_ERR13_MASK | DMA_ERR_ERR14_MASK | DMA_ERR_ERR15_MASK), DMA_ERR_ERR0(value)))</span></div><div class="line"><a name="l19729"></a><span class="lineno">19729</span>&#160;<span class="preprocessor">#define DMA_BWR_ERR_ERR0(base, value) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR0_SHIFT) = (value))</span></div><div class="line"><a name="l19730"></a><span class="lineno">19730</span>&#160;</div><div class="line"><a name="l19741"></a><span class="lineno">19741</span>&#160;<span class="preprocessor">#define DMA_RD_ERR_ERR1(base) ((DMA_ERR_REG(base) &amp; DMA_ERR_ERR1_MASK) &gt;&gt; DMA_ERR_ERR1_SHIFT)</span></div><div class="line"><a name="l19742"></a><span class="lineno">19742</span>&#160;<span class="preprocessor">#define DMA_BRD_ERR_ERR1(base) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR1_SHIFT))</span></div><div class="line"><a name="l19743"></a><span class="lineno">19743</span>&#160;</div><div class="line"><a name="l19745"></a><span class="lineno">19745</span>&#160;<span class="preprocessor">#define DMA_WR_ERR_ERR1(base, value) (DMA_RMW_ERR(base, (DMA_ERR_ERR1_MASK | DMA_ERR_ERR0_MASK | DMA_ERR_ERR2_MASK | DMA_ERR_ERR3_MASK | DMA_ERR_ERR4_MASK | DMA_ERR_ERR5_MASK | DMA_ERR_ERR6_MASK | DMA_ERR_ERR7_MASK | DMA_ERR_ERR8_MASK | DMA_ERR_ERR9_MASK | DMA_ERR_ERR10_MASK | DMA_ERR_ERR11_MASK | DMA_ERR_ERR12_MASK | DMA_ERR_ERR13_MASK | DMA_ERR_ERR14_MASK | DMA_ERR_ERR15_MASK), DMA_ERR_ERR1(value)))</span></div><div class="line"><a name="l19746"></a><span class="lineno">19746</span>&#160;<span class="preprocessor">#define DMA_BWR_ERR_ERR1(base, value) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR1_SHIFT) = (value))</span></div><div class="line"><a name="l19747"></a><span class="lineno">19747</span>&#160;</div><div class="line"><a name="l19758"></a><span class="lineno">19758</span>&#160;<span class="preprocessor">#define DMA_RD_ERR_ERR2(base) ((DMA_ERR_REG(base) &amp; DMA_ERR_ERR2_MASK) &gt;&gt; DMA_ERR_ERR2_SHIFT)</span></div><div class="line"><a name="l19759"></a><span class="lineno">19759</span>&#160;<span class="preprocessor">#define DMA_BRD_ERR_ERR2(base) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR2_SHIFT))</span></div><div class="line"><a name="l19760"></a><span class="lineno">19760</span>&#160;</div><div class="line"><a name="l19762"></a><span class="lineno">19762</span>&#160;<span class="preprocessor">#define DMA_WR_ERR_ERR2(base, value) (DMA_RMW_ERR(base, (DMA_ERR_ERR2_MASK | DMA_ERR_ERR0_MASK | DMA_ERR_ERR1_MASK | DMA_ERR_ERR3_MASK | DMA_ERR_ERR4_MASK | DMA_ERR_ERR5_MASK | DMA_ERR_ERR6_MASK | DMA_ERR_ERR7_MASK | DMA_ERR_ERR8_MASK | DMA_ERR_ERR9_MASK | DMA_ERR_ERR10_MASK | DMA_ERR_ERR11_MASK | DMA_ERR_ERR12_MASK | DMA_ERR_ERR13_MASK | DMA_ERR_ERR14_MASK | DMA_ERR_ERR15_MASK), DMA_ERR_ERR2(value)))</span></div><div class="line"><a name="l19763"></a><span class="lineno">19763</span>&#160;<span class="preprocessor">#define DMA_BWR_ERR_ERR2(base, value) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR2_SHIFT) = (value))</span></div><div class="line"><a name="l19764"></a><span class="lineno">19764</span>&#160;</div><div class="line"><a name="l19775"></a><span class="lineno">19775</span>&#160;<span class="preprocessor">#define DMA_RD_ERR_ERR3(base) ((DMA_ERR_REG(base) &amp; DMA_ERR_ERR3_MASK) &gt;&gt; DMA_ERR_ERR3_SHIFT)</span></div><div class="line"><a name="l19776"></a><span class="lineno">19776</span>&#160;<span class="preprocessor">#define DMA_BRD_ERR_ERR3(base) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR3_SHIFT))</span></div><div class="line"><a name="l19777"></a><span class="lineno">19777</span>&#160;</div><div class="line"><a name="l19779"></a><span class="lineno">19779</span>&#160;<span class="preprocessor">#define DMA_WR_ERR_ERR3(base, value) (DMA_RMW_ERR(base, (DMA_ERR_ERR3_MASK | DMA_ERR_ERR0_MASK | DMA_ERR_ERR1_MASK | DMA_ERR_ERR2_MASK | DMA_ERR_ERR4_MASK | DMA_ERR_ERR5_MASK | DMA_ERR_ERR6_MASK | DMA_ERR_ERR7_MASK | DMA_ERR_ERR8_MASK | DMA_ERR_ERR9_MASK | DMA_ERR_ERR10_MASK | DMA_ERR_ERR11_MASK | DMA_ERR_ERR12_MASK | DMA_ERR_ERR13_MASK | DMA_ERR_ERR14_MASK | DMA_ERR_ERR15_MASK), DMA_ERR_ERR3(value)))</span></div><div class="line"><a name="l19780"></a><span class="lineno">19780</span>&#160;<span class="preprocessor">#define DMA_BWR_ERR_ERR3(base, value) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR3_SHIFT) = (value))</span></div><div class="line"><a name="l19781"></a><span class="lineno">19781</span>&#160;</div><div class="line"><a name="l19792"></a><span class="lineno">19792</span>&#160;<span class="preprocessor">#define DMA_RD_ERR_ERR4(base) ((DMA_ERR_REG(base) &amp; DMA_ERR_ERR4_MASK) &gt;&gt; DMA_ERR_ERR4_SHIFT)</span></div><div class="line"><a name="l19793"></a><span class="lineno">19793</span>&#160;<span class="preprocessor">#define DMA_BRD_ERR_ERR4(base) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR4_SHIFT))</span></div><div class="line"><a name="l19794"></a><span class="lineno">19794</span>&#160;</div><div class="line"><a name="l19796"></a><span class="lineno">19796</span>&#160;<span class="preprocessor">#define DMA_WR_ERR_ERR4(base, value) (DMA_RMW_ERR(base, (DMA_ERR_ERR4_MASK | DMA_ERR_ERR0_MASK | DMA_ERR_ERR1_MASK | DMA_ERR_ERR2_MASK | DMA_ERR_ERR3_MASK | DMA_ERR_ERR5_MASK | DMA_ERR_ERR6_MASK | DMA_ERR_ERR7_MASK | DMA_ERR_ERR8_MASK | DMA_ERR_ERR9_MASK | DMA_ERR_ERR10_MASK | DMA_ERR_ERR11_MASK | DMA_ERR_ERR12_MASK | DMA_ERR_ERR13_MASK | DMA_ERR_ERR14_MASK | DMA_ERR_ERR15_MASK), DMA_ERR_ERR4(value)))</span></div><div class="line"><a name="l19797"></a><span class="lineno">19797</span>&#160;<span class="preprocessor">#define DMA_BWR_ERR_ERR4(base, value) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR4_SHIFT) = (value))</span></div><div class="line"><a name="l19798"></a><span class="lineno">19798</span>&#160;</div><div class="line"><a name="l19809"></a><span class="lineno">19809</span>&#160;<span class="preprocessor">#define DMA_RD_ERR_ERR5(base) ((DMA_ERR_REG(base) &amp; DMA_ERR_ERR5_MASK) &gt;&gt; DMA_ERR_ERR5_SHIFT)</span></div><div class="line"><a name="l19810"></a><span class="lineno">19810</span>&#160;<span class="preprocessor">#define DMA_BRD_ERR_ERR5(base) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR5_SHIFT))</span></div><div class="line"><a name="l19811"></a><span class="lineno">19811</span>&#160;</div><div class="line"><a name="l19813"></a><span class="lineno">19813</span>&#160;<span class="preprocessor">#define DMA_WR_ERR_ERR5(base, value) (DMA_RMW_ERR(base, (DMA_ERR_ERR5_MASK | DMA_ERR_ERR0_MASK | DMA_ERR_ERR1_MASK | DMA_ERR_ERR2_MASK | DMA_ERR_ERR3_MASK | DMA_ERR_ERR4_MASK | DMA_ERR_ERR6_MASK | DMA_ERR_ERR7_MASK | DMA_ERR_ERR8_MASK | DMA_ERR_ERR9_MASK | DMA_ERR_ERR10_MASK | DMA_ERR_ERR11_MASK | DMA_ERR_ERR12_MASK | DMA_ERR_ERR13_MASK | DMA_ERR_ERR14_MASK | DMA_ERR_ERR15_MASK), DMA_ERR_ERR5(value)))</span></div><div class="line"><a name="l19814"></a><span class="lineno">19814</span>&#160;<span class="preprocessor">#define DMA_BWR_ERR_ERR5(base, value) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR5_SHIFT) = (value))</span></div><div class="line"><a name="l19815"></a><span class="lineno">19815</span>&#160;</div><div class="line"><a name="l19826"></a><span class="lineno">19826</span>&#160;<span class="preprocessor">#define DMA_RD_ERR_ERR6(base) ((DMA_ERR_REG(base) &amp; DMA_ERR_ERR6_MASK) &gt;&gt; DMA_ERR_ERR6_SHIFT)</span></div><div class="line"><a name="l19827"></a><span class="lineno">19827</span>&#160;<span class="preprocessor">#define DMA_BRD_ERR_ERR6(base) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR6_SHIFT))</span></div><div class="line"><a name="l19828"></a><span class="lineno">19828</span>&#160;</div><div class="line"><a name="l19830"></a><span class="lineno">19830</span>&#160;<span class="preprocessor">#define DMA_WR_ERR_ERR6(base, value) (DMA_RMW_ERR(base, (DMA_ERR_ERR6_MASK | DMA_ERR_ERR0_MASK | DMA_ERR_ERR1_MASK | DMA_ERR_ERR2_MASK | DMA_ERR_ERR3_MASK | DMA_ERR_ERR4_MASK | DMA_ERR_ERR5_MASK | DMA_ERR_ERR7_MASK | DMA_ERR_ERR8_MASK | DMA_ERR_ERR9_MASK | DMA_ERR_ERR10_MASK | DMA_ERR_ERR11_MASK | DMA_ERR_ERR12_MASK | DMA_ERR_ERR13_MASK | DMA_ERR_ERR14_MASK | DMA_ERR_ERR15_MASK), DMA_ERR_ERR6(value)))</span></div><div class="line"><a name="l19831"></a><span class="lineno">19831</span>&#160;<span class="preprocessor">#define DMA_BWR_ERR_ERR6(base, value) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR6_SHIFT) = (value))</span></div><div class="line"><a name="l19832"></a><span class="lineno">19832</span>&#160;</div><div class="line"><a name="l19843"></a><span class="lineno">19843</span>&#160;<span class="preprocessor">#define DMA_RD_ERR_ERR7(base) ((DMA_ERR_REG(base) &amp; DMA_ERR_ERR7_MASK) &gt;&gt; DMA_ERR_ERR7_SHIFT)</span></div><div class="line"><a name="l19844"></a><span class="lineno">19844</span>&#160;<span class="preprocessor">#define DMA_BRD_ERR_ERR7(base) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR7_SHIFT))</span></div><div class="line"><a name="l19845"></a><span class="lineno">19845</span>&#160;</div><div class="line"><a name="l19847"></a><span class="lineno">19847</span>&#160;<span class="preprocessor">#define DMA_WR_ERR_ERR7(base, value) (DMA_RMW_ERR(base, (DMA_ERR_ERR7_MASK | DMA_ERR_ERR0_MASK | DMA_ERR_ERR1_MASK | DMA_ERR_ERR2_MASK | DMA_ERR_ERR3_MASK | DMA_ERR_ERR4_MASK | DMA_ERR_ERR5_MASK | DMA_ERR_ERR6_MASK | DMA_ERR_ERR8_MASK | DMA_ERR_ERR9_MASK | DMA_ERR_ERR10_MASK | DMA_ERR_ERR11_MASK | DMA_ERR_ERR12_MASK | DMA_ERR_ERR13_MASK | DMA_ERR_ERR14_MASK | DMA_ERR_ERR15_MASK), DMA_ERR_ERR7(value)))</span></div><div class="line"><a name="l19848"></a><span class="lineno">19848</span>&#160;<span class="preprocessor">#define DMA_BWR_ERR_ERR7(base, value) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR7_SHIFT) = (value))</span></div><div class="line"><a name="l19849"></a><span class="lineno">19849</span>&#160;</div><div class="line"><a name="l19860"></a><span class="lineno">19860</span>&#160;<span class="preprocessor">#define DMA_RD_ERR_ERR8(base) ((DMA_ERR_REG(base) &amp; DMA_ERR_ERR8_MASK) &gt;&gt; DMA_ERR_ERR8_SHIFT)</span></div><div class="line"><a name="l19861"></a><span class="lineno">19861</span>&#160;<span class="preprocessor">#define DMA_BRD_ERR_ERR8(base) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR8_SHIFT))</span></div><div class="line"><a name="l19862"></a><span class="lineno">19862</span>&#160;</div><div class="line"><a name="l19864"></a><span class="lineno">19864</span>&#160;<span class="preprocessor">#define DMA_WR_ERR_ERR8(base, value) (DMA_RMW_ERR(base, (DMA_ERR_ERR8_MASK | DMA_ERR_ERR0_MASK | DMA_ERR_ERR1_MASK | DMA_ERR_ERR2_MASK | DMA_ERR_ERR3_MASK | DMA_ERR_ERR4_MASK | DMA_ERR_ERR5_MASK | DMA_ERR_ERR6_MASK | DMA_ERR_ERR7_MASK | DMA_ERR_ERR9_MASK | DMA_ERR_ERR10_MASK | DMA_ERR_ERR11_MASK | DMA_ERR_ERR12_MASK | DMA_ERR_ERR13_MASK | DMA_ERR_ERR14_MASK | DMA_ERR_ERR15_MASK), DMA_ERR_ERR8(value)))</span></div><div class="line"><a name="l19865"></a><span class="lineno">19865</span>&#160;<span class="preprocessor">#define DMA_BWR_ERR_ERR8(base, value) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR8_SHIFT) = (value))</span></div><div class="line"><a name="l19866"></a><span class="lineno">19866</span>&#160;</div><div class="line"><a name="l19877"></a><span class="lineno">19877</span>&#160;<span class="preprocessor">#define DMA_RD_ERR_ERR9(base) ((DMA_ERR_REG(base) &amp; DMA_ERR_ERR9_MASK) &gt;&gt; DMA_ERR_ERR9_SHIFT)</span></div><div class="line"><a name="l19878"></a><span class="lineno">19878</span>&#160;<span class="preprocessor">#define DMA_BRD_ERR_ERR9(base) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR9_SHIFT))</span></div><div class="line"><a name="l19879"></a><span class="lineno">19879</span>&#160;</div><div class="line"><a name="l19881"></a><span class="lineno">19881</span>&#160;<span class="preprocessor">#define DMA_WR_ERR_ERR9(base, value) (DMA_RMW_ERR(base, (DMA_ERR_ERR9_MASK | DMA_ERR_ERR0_MASK | DMA_ERR_ERR1_MASK | DMA_ERR_ERR2_MASK | DMA_ERR_ERR3_MASK | DMA_ERR_ERR4_MASK | DMA_ERR_ERR5_MASK | DMA_ERR_ERR6_MASK | DMA_ERR_ERR7_MASK | DMA_ERR_ERR8_MASK | DMA_ERR_ERR10_MASK | DMA_ERR_ERR11_MASK | DMA_ERR_ERR12_MASK | DMA_ERR_ERR13_MASK | DMA_ERR_ERR14_MASK | DMA_ERR_ERR15_MASK), DMA_ERR_ERR9(value)))</span></div><div class="line"><a name="l19882"></a><span class="lineno">19882</span>&#160;<span class="preprocessor">#define DMA_BWR_ERR_ERR9(base, value) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR9_SHIFT) = (value))</span></div><div class="line"><a name="l19883"></a><span class="lineno">19883</span>&#160;</div><div class="line"><a name="l19894"></a><span class="lineno">19894</span>&#160;<span class="preprocessor">#define DMA_RD_ERR_ERR10(base) ((DMA_ERR_REG(base) &amp; DMA_ERR_ERR10_MASK) &gt;&gt; DMA_ERR_ERR10_SHIFT)</span></div><div class="line"><a name="l19895"></a><span class="lineno">19895</span>&#160;<span class="preprocessor">#define DMA_BRD_ERR_ERR10(base) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR10_SHIFT))</span></div><div class="line"><a name="l19896"></a><span class="lineno">19896</span>&#160;</div><div class="line"><a name="l19898"></a><span class="lineno">19898</span>&#160;<span class="preprocessor">#define DMA_WR_ERR_ERR10(base, value) (DMA_RMW_ERR(base, (DMA_ERR_ERR10_MASK | DMA_ERR_ERR0_MASK | DMA_ERR_ERR1_MASK | DMA_ERR_ERR2_MASK | DMA_ERR_ERR3_MASK | DMA_ERR_ERR4_MASK | DMA_ERR_ERR5_MASK | DMA_ERR_ERR6_MASK | DMA_ERR_ERR7_MASK | DMA_ERR_ERR8_MASK | DMA_ERR_ERR9_MASK | DMA_ERR_ERR11_MASK | DMA_ERR_ERR12_MASK | DMA_ERR_ERR13_MASK | DMA_ERR_ERR14_MASK | DMA_ERR_ERR15_MASK), DMA_ERR_ERR10(value)))</span></div><div class="line"><a name="l19899"></a><span class="lineno">19899</span>&#160;<span class="preprocessor">#define DMA_BWR_ERR_ERR10(base, value) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR10_SHIFT) = (value))</span></div><div class="line"><a name="l19900"></a><span class="lineno">19900</span>&#160;</div><div class="line"><a name="l19911"></a><span class="lineno">19911</span>&#160;<span class="preprocessor">#define DMA_RD_ERR_ERR11(base) ((DMA_ERR_REG(base) &amp; DMA_ERR_ERR11_MASK) &gt;&gt; DMA_ERR_ERR11_SHIFT)</span></div><div class="line"><a name="l19912"></a><span class="lineno">19912</span>&#160;<span class="preprocessor">#define DMA_BRD_ERR_ERR11(base) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR11_SHIFT))</span></div><div class="line"><a name="l19913"></a><span class="lineno">19913</span>&#160;</div><div class="line"><a name="l19915"></a><span class="lineno">19915</span>&#160;<span class="preprocessor">#define DMA_WR_ERR_ERR11(base, value) (DMA_RMW_ERR(base, (DMA_ERR_ERR11_MASK | DMA_ERR_ERR0_MASK | DMA_ERR_ERR1_MASK | DMA_ERR_ERR2_MASK | DMA_ERR_ERR3_MASK | DMA_ERR_ERR4_MASK | DMA_ERR_ERR5_MASK | DMA_ERR_ERR6_MASK | DMA_ERR_ERR7_MASK | DMA_ERR_ERR8_MASK | DMA_ERR_ERR9_MASK | DMA_ERR_ERR10_MASK | DMA_ERR_ERR12_MASK | DMA_ERR_ERR13_MASK | DMA_ERR_ERR14_MASK | DMA_ERR_ERR15_MASK), DMA_ERR_ERR11(value)))</span></div><div class="line"><a name="l19916"></a><span class="lineno">19916</span>&#160;<span class="preprocessor">#define DMA_BWR_ERR_ERR11(base, value) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR11_SHIFT) = (value))</span></div><div class="line"><a name="l19917"></a><span class="lineno">19917</span>&#160;</div><div class="line"><a name="l19928"></a><span class="lineno">19928</span>&#160;<span class="preprocessor">#define DMA_RD_ERR_ERR12(base) ((DMA_ERR_REG(base) &amp; DMA_ERR_ERR12_MASK) &gt;&gt; DMA_ERR_ERR12_SHIFT)</span></div><div class="line"><a name="l19929"></a><span class="lineno">19929</span>&#160;<span class="preprocessor">#define DMA_BRD_ERR_ERR12(base) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR12_SHIFT))</span></div><div class="line"><a name="l19930"></a><span class="lineno">19930</span>&#160;</div><div class="line"><a name="l19932"></a><span class="lineno">19932</span>&#160;<span class="preprocessor">#define DMA_WR_ERR_ERR12(base, value) (DMA_RMW_ERR(base, (DMA_ERR_ERR12_MASK | DMA_ERR_ERR0_MASK | DMA_ERR_ERR1_MASK | DMA_ERR_ERR2_MASK | DMA_ERR_ERR3_MASK | DMA_ERR_ERR4_MASK | DMA_ERR_ERR5_MASK | DMA_ERR_ERR6_MASK | DMA_ERR_ERR7_MASK | DMA_ERR_ERR8_MASK | DMA_ERR_ERR9_MASK | DMA_ERR_ERR10_MASK | DMA_ERR_ERR11_MASK | DMA_ERR_ERR13_MASK | DMA_ERR_ERR14_MASK | DMA_ERR_ERR15_MASK), DMA_ERR_ERR12(value)))</span></div><div class="line"><a name="l19933"></a><span class="lineno">19933</span>&#160;<span class="preprocessor">#define DMA_BWR_ERR_ERR12(base, value) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR12_SHIFT) = (value))</span></div><div class="line"><a name="l19934"></a><span class="lineno">19934</span>&#160;</div><div class="line"><a name="l19945"></a><span class="lineno">19945</span>&#160;<span class="preprocessor">#define DMA_RD_ERR_ERR13(base) ((DMA_ERR_REG(base) &amp; DMA_ERR_ERR13_MASK) &gt;&gt; DMA_ERR_ERR13_SHIFT)</span></div><div class="line"><a name="l19946"></a><span class="lineno">19946</span>&#160;<span class="preprocessor">#define DMA_BRD_ERR_ERR13(base) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR13_SHIFT))</span></div><div class="line"><a name="l19947"></a><span class="lineno">19947</span>&#160;</div><div class="line"><a name="l19949"></a><span class="lineno">19949</span>&#160;<span class="preprocessor">#define DMA_WR_ERR_ERR13(base, value) (DMA_RMW_ERR(base, (DMA_ERR_ERR13_MASK | DMA_ERR_ERR0_MASK | DMA_ERR_ERR1_MASK | DMA_ERR_ERR2_MASK | DMA_ERR_ERR3_MASK | DMA_ERR_ERR4_MASK | DMA_ERR_ERR5_MASK | DMA_ERR_ERR6_MASK | DMA_ERR_ERR7_MASK | DMA_ERR_ERR8_MASK | DMA_ERR_ERR9_MASK | DMA_ERR_ERR10_MASK | DMA_ERR_ERR11_MASK | DMA_ERR_ERR12_MASK | DMA_ERR_ERR14_MASK | DMA_ERR_ERR15_MASK), DMA_ERR_ERR13(value)))</span></div><div class="line"><a name="l19950"></a><span class="lineno">19950</span>&#160;<span class="preprocessor">#define DMA_BWR_ERR_ERR13(base, value) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR13_SHIFT) = (value))</span></div><div class="line"><a name="l19951"></a><span class="lineno">19951</span>&#160;</div><div class="line"><a name="l19962"></a><span class="lineno">19962</span>&#160;<span class="preprocessor">#define DMA_RD_ERR_ERR14(base) ((DMA_ERR_REG(base) &amp; DMA_ERR_ERR14_MASK) &gt;&gt; DMA_ERR_ERR14_SHIFT)</span></div><div class="line"><a name="l19963"></a><span class="lineno">19963</span>&#160;<span class="preprocessor">#define DMA_BRD_ERR_ERR14(base) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR14_SHIFT))</span></div><div class="line"><a name="l19964"></a><span class="lineno">19964</span>&#160;</div><div class="line"><a name="l19966"></a><span class="lineno">19966</span>&#160;<span class="preprocessor">#define DMA_WR_ERR_ERR14(base, value) (DMA_RMW_ERR(base, (DMA_ERR_ERR14_MASK | DMA_ERR_ERR0_MASK | DMA_ERR_ERR1_MASK | DMA_ERR_ERR2_MASK | DMA_ERR_ERR3_MASK | DMA_ERR_ERR4_MASK | DMA_ERR_ERR5_MASK | DMA_ERR_ERR6_MASK | DMA_ERR_ERR7_MASK | DMA_ERR_ERR8_MASK | DMA_ERR_ERR9_MASK | DMA_ERR_ERR10_MASK | DMA_ERR_ERR11_MASK | DMA_ERR_ERR12_MASK | DMA_ERR_ERR13_MASK | DMA_ERR_ERR15_MASK), DMA_ERR_ERR14(value)))</span></div><div class="line"><a name="l19967"></a><span class="lineno">19967</span>&#160;<span class="preprocessor">#define DMA_BWR_ERR_ERR14(base, value) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR14_SHIFT) = (value))</span></div><div class="line"><a name="l19968"></a><span class="lineno">19968</span>&#160;</div><div class="line"><a name="l19979"></a><span class="lineno">19979</span>&#160;<span class="preprocessor">#define DMA_RD_ERR_ERR15(base) ((DMA_ERR_REG(base) &amp; DMA_ERR_ERR15_MASK) &gt;&gt; DMA_ERR_ERR15_SHIFT)</span></div><div class="line"><a name="l19980"></a><span class="lineno">19980</span>&#160;<span class="preprocessor">#define DMA_BRD_ERR_ERR15(base) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR15_SHIFT))</span></div><div class="line"><a name="l19981"></a><span class="lineno">19981</span>&#160;</div><div class="line"><a name="l19983"></a><span class="lineno">19983</span>&#160;<span class="preprocessor">#define DMA_WR_ERR_ERR15(base, value) (DMA_RMW_ERR(base, (DMA_ERR_ERR15_MASK | DMA_ERR_ERR0_MASK | DMA_ERR_ERR1_MASK | DMA_ERR_ERR2_MASK | DMA_ERR_ERR3_MASK | DMA_ERR_ERR4_MASK | DMA_ERR_ERR5_MASK | DMA_ERR_ERR6_MASK | DMA_ERR_ERR7_MASK | DMA_ERR_ERR8_MASK | DMA_ERR_ERR9_MASK | DMA_ERR_ERR10_MASK | DMA_ERR_ERR11_MASK | DMA_ERR_ERR12_MASK | DMA_ERR_ERR13_MASK | DMA_ERR_ERR14_MASK), DMA_ERR_ERR15(value)))</span></div><div class="line"><a name="l19984"></a><span class="lineno">19984</span>&#160;<span class="preprocessor">#define DMA_BWR_ERR_ERR15(base, value) (BITBAND_ACCESS32(&amp;DMA_ERR_REG(base), DMA_ERR_ERR15_SHIFT) = (value))</span></div><div class="line"><a name="l19985"></a><span class="lineno">19985</span>&#160;</div><div class="line"><a name="l20008"></a><span class="lineno">20008</span>&#160;<span class="preprocessor">#define DMA_RD_HRS(base)         (DMA_HRS_REG(base))</span></div><div class="line"><a name="l20009"></a><span class="lineno">20009</span>&#160;</div><div class="line"><a name="l20011"></a><span class="lineno">20011</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l20012"></a><span class="lineno">20012</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_HRS bitfields</span></div><div class="line"><a name="l20013"></a><span class="lineno">20013</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l20014"></a><span class="lineno">20014</span>&#160;</div><div class="line"><a name="l20028"></a><span class="lineno">20028</span>&#160;<span class="preprocessor">#define DMA_RD_HRS_HRS0(base) ((DMA_HRS_REG(base) &amp; DMA_HRS_HRS0_MASK) &gt;&gt; DMA_HRS_HRS0_SHIFT)</span></div><div class="line"><a name="l20029"></a><span class="lineno">20029</span>&#160;<span class="preprocessor">#define DMA_BRD_HRS_HRS0(base) (BITBAND_ACCESS32(&amp;DMA_HRS_REG(base), DMA_HRS_HRS0_SHIFT))</span></div><div class="line"><a name="l20030"></a><span class="lineno">20030</span>&#160;</div><div class="line"><a name="l20045"></a><span class="lineno">20045</span>&#160;<span class="preprocessor">#define DMA_RD_HRS_HRS1(base) ((DMA_HRS_REG(base) &amp; DMA_HRS_HRS1_MASK) &gt;&gt; DMA_HRS_HRS1_SHIFT)</span></div><div class="line"><a name="l20046"></a><span class="lineno">20046</span>&#160;<span class="preprocessor">#define DMA_BRD_HRS_HRS1(base) (BITBAND_ACCESS32(&amp;DMA_HRS_REG(base), DMA_HRS_HRS1_SHIFT))</span></div><div class="line"><a name="l20047"></a><span class="lineno">20047</span>&#160;</div><div class="line"><a name="l20062"></a><span class="lineno">20062</span>&#160;<span class="preprocessor">#define DMA_RD_HRS_HRS2(base) ((DMA_HRS_REG(base) &amp; DMA_HRS_HRS2_MASK) &gt;&gt; DMA_HRS_HRS2_SHIFT)</span></div><div class="line"><a name="l20063"></a><span class="lineno">20063</span>&#160;<span class="preprocessor">#define DMA_BRD_HRS_HRS2(base) (BITBAND_ACCESS32(&amp;DMA_HRS_REG(base), DMA_HRS_HRS2_SHIFT))</span></div><div class="line"><a name="l20064"></a><span class="lineno">20064</span>&#160;</div><div class="line"><a name="l20079"></a><span class="lineno">20079</span>&#160;<span class="preprocessor">#define DMA_RD_HRS_HRS3(base) ((DMA_HRS_REG(base) &amp; DMA_HRS_HRS3_MASK) &gt;&gt; DMA_HRS_HRS3_SHIFT)</span></div><div class="line"><a name="l20080"></a><span class="lineno">20080</span>&#160;<span class="preprocessor">#define DMA_BRD_HRS_HRS3(base) (BITBAND_ACCESS32(&amp;DMA_HRS_REG(base), DMA_HRS_HRS3_SHIFT))</span></div><div class="line"><a name="l20081"></a><span class="lineno">20081</span>&#160;</div><div class="line"><a name="l20096"></a><span class="lineno">20096</span>&#160;<span class="preprocessor">#define DMA_RD_HRS_HRS4(base) ((DMA_HRS_REG(base) &amp; DMA_HRS_HRS4_MASK) &gt;&gt; DMA_HRS_HRS4_SHIFT)</span></div><div class="line"><a name="l20097"></a><span class="lineno">20097</span>&#160;<span class="preprocessor">#define DMA_BRD_HRS_HRS4(base) (BITBAND_ACCESS32(&amp;DMA_HRS_REG(base), DMA_HRS_HRS4_SHIFT))</span></div><div class="line"><a name="l20098"></a><span class="lineno">20098</span>&#160;</div><div class="line"><a name="l20113"></a><span class="lineno">20113</span>&#160;<span class="preprocessor">#define DMA_RD_HRS_HRS5(base) ((DMA_HRS_REG(base) &amp; DMA_HRS_HRS5_MASK) &gt;&gt; DMA_HRS_HRS5_SHIFT)</span></div><div class="line"><a name="l20114"></a><span class="lineno">20114</span>&#160;<span class="preprocessor">#define DMA_BRD_HRS_HRS5(base) (BITBAND_ACCESS32(&amp;DMA_HRS_REG(base), DMA_HRS_HRS5_SHIFT))</span></div><div class="line"><a name="l20115"></a><span class="lineno">20115</span>&#160;</div><div class="line"><a name="l20130"></a><span class="lineno">20130</span>&#160;<span class="preprocessor">#define DMA_RD_HRS_HRS6(base) ((DMA_HRS_REG(base) &amp; DMA_HRS_HRS6_MASK) &gt;&gt; DMA_HRS_HRS6_SHIFT)</span></div><div class="line"><a name="l20131"></a><span class="lineno">20131</span>&#160;<span class="preprocessor">#define DMA_BRD_HRS_HRS6(base) (BITBAND_ACCESS32(&amp;DMA_HRS_REG(base), DMA_HRS_HRS6_SHIFT))</span></div><div class="line"><a name="l20132"></a><span class="lineno">20132</span>&#160;</div><div class="line"><a name="l20147"></a><span class="lineno">20147</span>&#160;<span class="preprocessor">#define DMA_RD_HRS_HRS7(base) ((DMA_HRS_REG(base) &amp; DMA_HRS_HRS7_MASK) &gt;&gt; DMA_HRS_HRS7_SHIFT)</span></div><div class="line"><a name="l20148"></a><span class="lineno">20148</span>&#160;<span class="preprocessor">#define DMA_BRD_HRS_HRS7(base) (BITBAND_ACCESS32(&amp;DMA_HRS_REG(base), DMA_HRS_HRS7_SHIFT))</span></div><div class="line"><a name="l20149"></a><span class="lineno">20149</span>&#160;</div><div class="line"><a name="l20164"></a><span class="lineno">20164</span>&#160;<span class="preprocessor">#define DMA_RD_HRS_HRS8(base) ((DMA_HRS_REG(base) &amp; DMA_HRS_HRS8_MASK) &gt;&gt; DMA_HRS_HRS8_SHIFT)</span></div><div class="line"><a name="l20165"></a><span class="lineno">20165</span>&#160;<span class="preprocessor">#define DMA_BRD_HRS_HRS8(base) (BITBAND_ACCESS32(&amp;DMA_HRS_REG(base), DMA_HRS_HRS8_SHIFT))</span></div><div class="line"><a name="l20166"></a><span class="lineno">20166</span>&#160;</div><div class="line"><a name="l20181"></a><span class="lineno">20181</span>&#160;<span class="preprocessor">#define DMA_RD_HRS_HRS9(base) ((DMA_HRS_REG(base) &amp; DMA_HRS_HRS9_MASK) &gt;&gt; DMA_HRS_HRS9_SHIFT)</span></div><div class="line"><a name="l20182"></a><span class="lineno">20182</span>&#160;<span class="preprocessor">#define DMA_BRD_HRS_HRS9(base) (BITBAND_ACCESS32(&amp;DMA_HRS_REG(base), DMA_HRS_HRS9_SHIFT))</span></div><div class="line"><a name="l20183"></a><span class="lineno">20183</span>&#160;</div><div class="line"><a name="l20198"></a><span class="lineno">20198</span>&#160;<span class="preprocessor">#define DMA_RD_HRS_HRS10(base) ((DMA_HRS_REG(base) &amp; DMA_HRS_HRS10_MASK) &gt;&gt; DMA_HRS_HRS10_SHIFT)</span></div><div class="line"><a name="l20199"></a><span class="lineno">20199</span>&#160;<span class="preprocessor">#define DMA_BRD_HRS_HRS10(base) (BITBAND_ACCESS32(&amp;DMA_HRS_REG(base), DMA_HRS_HRS10_SHIFT))</span></div><div class="line"><a name="l20200"></a><span class="lineno">20200</span>&#160;</div><div class="line"><a name="l20215"></a><span class="lineno">20215</span>&#160;<span class="preprocessor">#define DMA_RD_HRS_HRS11(base) ((DMA_HRS_REG(base) &amp; DMA_HRS_HRS11_MASK) &gt;&gt; DMA_HRS_HRS11_SHIFT)</span></div><div class="line"><a name="l20216"></a><span class="lineno">20216</span>&#160;<span class="preprocessor">#define DMA_BRD_HRS_HRS11(base) (BITBAND_ACCESS32(&amp;DMA_HRS_REG(base), DMA_HRS_HRS11_SHIFT))</span></div><div class="line"><a name="l20217"></a><span class="lineno">20217</span>&#160;</div><div class="line"><a name="l20232"></a><span class="lineno">20232</span>&#160;<span class="preprocessor">#define DMA_RD_HRS_HRS12(base) ((DMA_HRS_REG(base) &amp; DMA_HRS_HRS12_MASK) &gt;&gt; DMA_HRS_HRS12_SHIFT)</span></div><div class="line"><a name="l20233"></a><span class="lineno">20233</span>&#160;<span class="preprocessor">#define DMA_BRD_HRS_HRS12(base) (BITBAND_ACCESS32(&amp;DMA_HRS_REG(base), DMA_HRS_HRS12_SHIFT))</span></div><div class="line"><a name="l20234"></a><span class="lineno">20234</span>&#160;</div><div class="line"><a name="l20249"></a><span class="lineno">20249</span>&#160;<span class="preprocessor">#define DMA_RD_HRS_HRS13(base) ((DMA_HRS_REG(base) &amp; DMA_HRS_HRS13_MASK) &gt;&gt; DMA_HRS_HRS13_SHIFT)</span></div><div class="line"><a name="l20250"></a><span class="lineno">20250</span>&#160;<span class="preprocessor">#define DMA_BRD_HRS_HRS13(base) (BITBAND_ACCESS32(&amp;DMA_HRS_REG(base), DMA_HRS_HRS13_SHIFT))</span></div><div class="line"><a name="l20251"></a><span class="lineno">20251</span>&#160;</div><div class="line"><a name="l20266"></a><span class="lineno">20266</span>&#160;<span class="preprocessor">#define DMA_RD_HRS_HRS14(base) ((DMA_HRS_REG(base) &amp; DMA_HRS_HRS14_MASK) &gt;&gt; DMA_HRS_HRS14_SHIFT)</span></div><div class="line"><a name="l20267"></a><span class="lineno">20267</span>&#160;<span class="preprocessor">#define DMA_BRD_HRS_HRS14(base) (BITBAND_ACCESS32(&amp;DMA_HRS_REG(base), DMA_HRS_HRS14_SHIFT))</span></div><div class="line"><a name="l20268"></a><span class="lineno">20268</span>&#160;</div><div class="line"><a name="l20283"></a><span class="lineno">20283</span>&#160;<span class="preprocessor">#define DMA_RD_HRS_HRS15(base) ((DMA_HRS_REG(base) &amp; DMA_HRS_HRS15_MASK) &gt;&gt; DMA_HRS_HRS15_SHIFT)</span></div><div class="line"><a name="l20284"></a><span class="lineno">20284</span>&#160;<span class="preprocessor">#define DMA_BRD_HRS_HRS15(base) (BITBAND_ACCESS32(&amp;DMA_HRS_REG(base), DMA_HRS_HRS15_SHIFT))</span></div><div class="line"><a name="l20285"></a><span class="lineno">20285</span>&#160;</div><div class="line"><a name="l20308"></a><span class="lineno">20308</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI3(base)     (DMA_DCHPRI3_REG(base))</span></div><div class="line"><a name="l20309"></a><span class="lineno">20309</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI3(base, value) (DMA_DCHPRI3_REG(base) = (value))</span></div><div class="line"><a name="l20310"></a><span class="lineno">20310</span>&#160;<span class="preprocessor">#define DMA_RMW_DCHPRI3(base, mask, value) (DMA_WR_DCHPRI3(base, (DMA_RD_DCHPRI3(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l20311"></a><span class="lineno">20311</span>&#160;<span class="preprocessor">#define DMA_SET_DCHPRI3(base, value) (DMA_WR_DCHPRI3(base, DMA_RD_DCHPRI3(base) |  (value)))</span></div><div class="line"><a name="l20312"></a><span class="lineno">20312</span>&#160;<span class="preprocessor">#define DMA_CLR_DCHPRI3(base, value) (DMA_WR_DCHPRI3(base, DMA_RD_DCHPRI3(base) &amp; ~(value)))</span></div><div class="line"><a name="l20313"></a><span class="lineno">20313</span>&#160;<span class="preprocessor">#define DMA_TOG_DCHPRI3(base, value) (DMA_WR_DCHPRI3(base, DMA_RD_DCHPRI3(base) ^  (value)))</span></div><div class="line"><a name="l20314"></a><span class="lineno">20314</span>&#160;</div><div class="line"><a name="l20316"></a><span class="lineno">20316</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l20317"></a><span class="lineno">20317</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_DCHPRI3 bitfields</span></div><div class="line"><a name="l20318"></a><span class="lineno">20318</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l20319"></a><span class="lineno">20319</span>&#160;</div><div class="line"><a name="l20329"></a><span class="lineno">20329</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI3_CHPRI(base) ((DMA_DCHPRI3_REG(base) &amp; DMA_DCHPRI3_CHPRI_MASK) &gt;&gt; DMA_DCHPRI3_CHPRI_SHIFT)</span></div><div class="line"><a name="l20330"></a><span class="lineno">20330</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI3_CHPRI(base) (DMA_RD_DCHPRI3_CHPRI(base))</span></div><div class="line"><a name="l20331"></a><span class="lineno">20331</span>&#160;</div><div class="line"><a name="l20333"></a><span class="lineno">20333</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI3_CHPRI(base, value) (DMA_RMW_DCHPRI3(base, DMA_DCHPRI3_CHPRI_MASK, DMA_DCHPRI3_CHPRI(value)))</span></div><div class="line"><a name="l20334"></a><span class="lineno">20334</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI3_CHPRI(base, value) (DMA_WR_DCHPRI3_CHPRI(base, value))</span></div><div class="line"><a name="l20335"></a><span class="lineno">20335</span>&#160;</div><div class="line"><a name="l20346"></a><span class="lineno">20346</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI3_DPA(base) ((DMA_DCHPRI3_REG(base) &amp; DMA_DCHPRI3_DPA_MASK) &gt;&gt; DMA_DCHPRI3_DPA_SHIFT)</span></div><div class="line"><a name="l20347"></a><span class="lineno">20347</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI3_DPA(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI3_REG(base), DMA_DCHPRI3_DPA_SHIFT))</span></div><div class="line"><a name="l20348"></a><span class="lineno">20348</span>&#160;</div><div class="line"><a name="l20350"></a><span class="lineno">20350</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI3_DPA(base, value) (DMA_RMW_DCHPRI3(base, DMA_DCHPRI3_DPA_MASK, DMA_DCHPRI3_DPA(value)))</span></div><div class="line"><a name="l20351"></a><span class="lineno">20351</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI3_DPA(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI3_REG(base), DMA_DCHPRI3_DPA_SHIFT) = (value))</span></div><div class="line"><a name="l20352"></a><span class="lineno">20352</span>&#160;</div><div class="line"><a name="l20365"></a><span class="lineno">20365</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI3_ECP(base) ((DMA_DCHPRI3_REG(base) &amp; DMA_DCHPRI3_ECP_MASK) &gt;&gt; DMA_DCHPRI3_ECP_SHIFT)</span></div><div class="line"><a name="l20366"></a><span class="lineno">20366</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI3_ECP(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI3_REG(base), DMA_DCHPRI3_ECP_SHIFT))</span></div><div class="line"><a name="l20367"></a><span class="lineno">20367</span>&#160;</div><div class="line"><a name="l20369"></a><span class="lineno">20369</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI3_ECP(base, value) (DMA_RMW_DCHPRI3(base, DMA_DCHPRI3_ECP_MASK, DMA_DCHPRI3_ECP(value)))</span></div><div class="line"><a name="l20370"></a><span class="lineno">20370</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI3_ECP(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI3_REG(base), DMA_DCHPRI3_ECP_SHIFT) = (value))</span></div><div class="line"><a name="l20371"></a><span class="lineno">20371</span>&#160;</div><div class="line"><a name="l20394"></a><span class="lineno">20394</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI2(base)     (DMA_DCHPRI2_REG(base))</span></div><div class="line"><a name="l20395"></a><span class="lineno">20395</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI2(base, value) (DMA_DCHPRI2_REG(base) = (value))</span></div><div class="line"><a name="l20396"></a><span class="lineno">20396</span>&#160;<span class="preprocessor">#define DMA_RMW_DCHPRI2(base, mask, value) (DMA_WR_DCHPRI2(base, (DMA_RD_DCHPRI2(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l20397"></a><span class="lineno">20397</span>&#160;<span class="preprocessor">#define DMA_SET_DCHPRI2(base, value) (DMA_WR_DCHPRI2(base, DMA_RD_DCHPRI2(base) |  (value)))</span></div><div class="line"><a name="l20398"></a><span class="lineno">20398</span>&#160;<span class="preprocessor">#define DMA_CLR_DCHPRI2(base, value) (DMA_WR_DCHPRI2(base, DMA_RD_DCHPRI2(base) &amp; ~(value)))</span></div><div class="line"><a name="l20399"></a><span class="lineno">20399</span>&#160;<span class="preprocessor">#define DMA_TOG_DCHPRI2(base, value) (DMA_WR_DCHPRI2(base, DMA_RD_DCHPRI2(base) ^  (value)))</span></div><div class="line"><a name="l20400"></a><span class="lineno">20400</span>&#160;</div><div class="line"><a name="l20402"></a><span class="lineno">20402</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l20403"></a><span class="lineno">20403</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_DCHPRI2 bitfields</span></div><div class="line"><a name="l20404"></a><span class="lineno">20404</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l20405"></a><span class="lineno">20405</span>&#160;</div><div class="line"><a name="l20415"></a><span class="lineno">20415</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI2_CHPRI(base) ((DMA_DCHPRI2_REG(base) &amp; DMA_DCHPRI2_CHPRI_MASK) &gt;&gt; DMA_DCHPRI2_CHPRI_SHIFT)</span></div><div class="line"><a name="l20416"></a><span class="lineno">20416</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI2_CHPRI(base) (DMA_RD_DCHPRI2_CHPRI(base))</span></div><div class="line"><a name="l20417"></a><span class="lineno">20417</span>&#160;</div><div class="line"><a name="l20419"></a><span class="lineno">20419</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI2_CHPRI(base, value) (DMA_RMW_DCHPRI2(base, DMA_DCHPRI2_CHPRI_MASK, DMA_DCHPRI2_CHPRI(value)))</span></div><div class="line"><a name="l20420"></a><span class="lineno">20420</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI2_CHPRI(base, value) (DMA_WR_DCHPRI2_CHPRI(base, value))</span></div><div class="line"><a name="l20421"></a><span class="lineno">20421</span>&#160;</div><div class="line"><a name="l20432"></a><span class="lineno">20432</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI2_DPA(base) ((DMA_DCHPRI2_REG(base) &amp; DMA_DCHPRI2_DPA_MASK) &gt;&gt; DMA_DCHPRI2_DPA_SHIFT)</span></div><div class="line"><a name="l20433"></a><span class="lineno">20433</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI2_DPA(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI2_REG(base), DMA_DCHPRI2_DPA_SHIFT))</span></div><div class="line"><a name="l20434"></a><span class="lineno">20434</span>&#160;</div><div class="line"><a name="l20436"></a><span class="lineno">20436</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI2_DPA(base, value) (DMA_RMW_DCHPRI2(base, DMA_DCHPRI2_DPA_MASK, DMA_DCHPRI2_DPA(value)))</span></div><div class="line"><a name="l20437"></a><span class="lineno">20437</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI2_DPA(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI2_REG(base), DMA_DCHPRI2_DPA_SHIFT) = (value))</span></div><div class="line"><a name="l20438"></a><span class="lineno">20438</span>&#160;</div><div class="line"><a name="l20451"></a><span class="lineno">20451</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI2_ECP(base) ((DMA_DCHPRI2_REG(base) &amp; DMA_DCHPRI2_ECP_MASK) &gt;&gt; DMA_DCHPRI2_ECP_SHIFT)</span></div><div class="line"><a name="l20452"></a><span class="lineno">20452</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI2_ECP(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI2_REG(base), DMA_DCHPRI2_ECP_SHIFT))</span></div><div class="line"><a name="l20453"></a><span class="lineno">20453</span>&#160;</div><div class="line"><a name="l20455"></a><span class="lineno">20455</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI2_ECP(base, value) (DMA_RMW_DCHPRI2(base, DMA_DCHPRI2_ECP_MASK, DMA_DCHPRI2_ECP(value)))</span></div><div class="line"><a name="l20456"></a><span class="lineno">20456</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI2_ECP(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI2_REG(base), DMA_DCHPRI2_ECP_SHIFT) = (value))</span></div><div class="line"><a name="l20457"></a><span class="lineno">20457</span>&#160;</div><div class="line"><a name="l20480"></a><span class="lineno">20480</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI1(base)     (DMA_DCHPRI1_REG(base))</span></div><div class="line"><a name="l20481"></a><span class="lineno">20481</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI1(base, value) (DMA_DCHPRI1_REG(base) = (value))</span></div><div class="line"><a name="l20482"></a><span class="lineno">20482</span>&#160;<span class="preprocessor">#define DMA_RMW_DCHPRI1(base, mask, value) (DMA_WR_DCHPRI1(base, (DMA_RD_DCHPRI1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l20483"></a><span class="lineno">20483</span>&#160;<span class="preprocessor">#define DMA_SET_DCHPRI1(base, value) (DMA_WR_DCHPRI1(base, DMA_RD_DCHPRI1(base) |  (value)))</span></div><div class="line"><a name="l20484"></a><span class="lineno">20484</span>&#160;<span class="preprocessor">#define DMA_CLR_DCHPRI1(base, value) (DMA_WR_DCHPRI1(base, DMA_RD_DCHPRI1(base) &amp; ~(value)))</span></div><div class="line"><a name="l20485"></a><span class="lineno">20485</span>&#160;<span class="preprocessor">#define DMA_TOG_DCHPRI1(base, value) (DMA_WR_DCHPRI1(base, DMA_RD_DCHPRI1(base) ^  (value)))</span></div><div class="line"><a name="l20486"></a><span class="lineno">20486</span>&#160;</div><div class="line"><a name="l20488"></a><span class="lineno">20488</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l20489"></a><span class="lineno">20489</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_DCHPRI1 bitfields</span></div><div class="line"><a name="l20490"></a><span class="lineno">20490</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l20491"></a><span class="lineno">20491</span>&#160;</div><div class="line"><a name="l20501"></a><span class="lineno">20501</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI1_CHPRI(base) ((DMA_DCHPRI1_REG(base) &amp; DMA_DCHPRI1_CHPRI_MASK) &gt;&gt; DMA_DCHPRI1_CHPRI_SHIFT)</span></div><div class="line"><a name="l20502"></a><span class="lineno">20502</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI1_CHPRI(base) (DMA_RD_DCHPRI1_CHPRI(base))</span></div><div class="line"><a name="l20503"></a><span class="lineno">20503</span>&#160;</div><div class="line"><a name="l20505"></a><span class="lineno">20505</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI1_CHPRI(base, value) (DMA_RMW_DCHPRI1(base, DMA_DCHPRI1_CHPRI_MASK, DMA_DCHPRI1_CHPRI(value)))</span></div><div class="line"><a name="l20506"></a><span class="lineno">20506</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI1_CHPRI(base, value) (DMA_WR_DCHPRI1_CHPRI(base, value))</span></div><div class="line"><a name="l20507"></a><span class="lineno">20507</span>&#160;</div><div class="line"><a name="l20518"></a><span class="lineno">20518</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI1_DPA(base) ((DMA_DCHPRI1_REG(base) &amp; DMA_DCHPRI1_DPA_MASK) &gt;&gt; DMA_DCHPRI1_DPA_SHIFT)</span></div><div class="line"><a name="l20519"></a><span class="lineno">20519</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI1_DPA(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI1_REG(base), DMA_DCHPRI1_DPA_SHIFT))</span></div><div class="line"><a name="l20520"></a><span class="lineno">20520</span>&#160;</div><div class="line"><a name="l20522"></a><span class="lineno">20522</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI1_DPA(base, value) (DMA_RMW_DCHPRI1(base, DMA_DCHPRI1_DPA_MASK, DMA_DCHPRI1_DPA(value)))</span></div><div class="line"><a name="l20523"></a><span class="lineno">20523</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI1_DPA(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI1_REG(base), DMA_DCHPRI1_DPA_SHIFT) = (value))</span></div><div class="line"><a name="l20524"></a><span class="lineno">20524</span>&#160;</div><div class="line"><a name="l20537"></a><span class="lineno">20537</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI1_ECP(base) ((DMA_DCHPRI1_REG(base) &amp; DMA_DCHPRI1_ECP_MASK) &gt;&gt; DMA_DCHPRI1_ECP_SHIFT)</span></div><div class="line"><a name="l20538"></a><span class="lineno">20538</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI1_ECP(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI1_REG(base), DMA_DCHPRI1_ECP_SHIFT))</span></div><div class="line"><a name="l20539"></a><span class="lineno">20539</span>&#160;</div><div class="line"><a name="l20541"></a><span class="lineno">20541</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI1_ECP(base, value) (DMA_RMW_DCHPRI1(base, DMA_DCHPRI1_ECP_MASK, DMA_DCHPRI1_ECP(value)))</span></div><div class="line"><a name="l20542"></a><span class="lineno">20542</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI1_ECP(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI1_REG(base), DMA_DCHPRI1_ECP_SHIFT) = (value))</span></div><div class="line"><a name="l20543"></a><span class="lineno">20543</span>&#160;</div><div class="line"><a name="l20566"></a><span class="lineno">20566</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI0(base)     (DMA_DCHPRI0_REG(base))</span></div><div class="line"><a name="l20567"></a><span class="lineno">20567</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI0(base, value) (DMA_DCHPRI0_REG(base) = (value))</span></div><div class="line"><a name="l20568"></a><span class="lineno">20568</span>&#160;<span class="preprocessor">#define DMA_RMW_DCHPRI0(base, mask, value) (DMA_WR_DCHPRI0(base, (DMA_RD_DCHPRI0(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l20569"></a><span class="lineno">20569</span>&#160;<span class="preprocessor">#define DMA_SET_DCHPRI0(base, value) (DMA_WR_DCHPRI0(base, DMA_RD_DCHPRI0(base) |  (value)))</span></div><div class="line"><a name="l20570"></a><span class="lineno">20570</span>&#160;<span class="preprocessor">#define DMA_CLR_DCHPRI0(base, value) (DMA_WR_DCHPRI0(base, DMA_RD_DCHPRI0(base) &amp; ~(value)))</span></div><div class="line"><a name="l20571"></a><span class="lineno">20571</span>&#160;<span class="preprocessor">#define DMA_TOG_DCHPRI0(base, value) (DMA_WR_DCHPRI0(base, DMA_RD_DCHPRI0(base) ^  (value)))</span></div><div class="line"><a name="l20572"></a><span class="lineno">20572</span>&#160;</div><div class="line"><a name="l20574"></a><span class="lineno">20574</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l20575"></a><span class="lineno">20575</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_DCHPRI0 bitfields</span></div><div class="line"><a name="l20576"></a><span class="lineno">20576</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l20577"></a><span class="lineno">20577</span>&#160;</div><div class="line"><a name="l20587"></a><span class="lineno">20587</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI0_CHPRI(base) ((DMA_DCHPRI0_REG(base) &amp; DMA_DCHPRI0_CHPRI_MASK) &gt;&gt; DMA_DCHPRI0_CHPRI_SHIFT)</span></div><div class="line"><a name="l20588"></a><span class="lineno">20588</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI0_CHPRI(base) (DMA_RD_DCHPRI0_CHPRI(base))</span></div><div class="line"><a name="l20589"></a><span class="lineno">20589</span>&#160;</div><div class="line"><a name="l20591"></a><span class="lineno">20591</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI0_CHPRI(base, value) (DMA_RMW_DCHPRI0(base, DMA_DCHPRI0_CHPRI_MASK, DMA_DCHPRI0_CHPRI(value)))</span></div><div class="line"><a name="l20592"></a><span class="lineno">20592</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI0_CHPRI(base, value) (DMA_WR_DCHPRI0_CHPRI(base, value))</span></div><div class="line"><a name="l20593"></a><span class="lineno">20593</span>&#160;</div><div class="line"><a name="l20604"></a><span class="lineno">20604</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI0_DPA(base) ((DMA_DCHPRI0_REG(base) &amp; DMA_DCHPRI0_DPA_MASK) &gt;&gt; DMA_DCHPRI0_DPA_SHIFT)</span></div><div class="line"><a name="l20605"></a><span class="lineno">20605</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI0_DPA(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI0_REG(base), DMA_DCHPRI0_DPA_SHIFT))</span></div><div class="line"><a name="l20606"></a><span class="lineno">20606</span>&#160;</div><div class="line"><a name="l20608"></a><span class="lineno">20608</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI0_DPA(base, value) (DMA_RMW_DCHPRI0(base, DMA_DCHPRI0_DPA_MASK, DMA_DCHPRI0_DPA(value)))</span></div><div class="line"><a name="l20609"></a><span class="lineno">20609</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI0_DPA(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI0_REG(base), DMA_DCHPRI0_DPA_SHIFT) = (value))</span></div><div class="line"><a name="l20610"></a><span class="lineno">20610</span>&#160;</div><div class="line"><a name="l20623"></a><span class="lineno">20623</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI0_ECP(base) ((DMA_DCHPRI0_REG(base) &amp; DMA_DCHPRI0_ECP_MASK) &gt;&gt; DMA_DCHPRI0_ECP_SHIFT)</span></div><div class="line"><a name="l20624"></a><span class="lineno">20624</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI0_ECP(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI0_REG(base), DMA_DCHPRI0_ECP_SHIFT))</span></div><div class="line"><a name="l20625"></a><span class="lineno">20625</span>&#160;</div><div class="line"><a name="l20627"></a><span class="lineno">20627</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI0_ECP(base, value) (DMA_RMW_DCHPRI0(base, DMA_DCHPRI0_ECP_MASK, DMA_DCHPRI0_ECP(value)))</span></div><div class="line"><a name="l20628"></a><span class="lineno">20628</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI0_ECP(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI0_REG(base), DMA_DCHPRI0_ECP_SHIFT) = (value))</span></div><div class="line"><a name="l20629"></a><span class="lineno">20629</span>&#160;</div><div class="line"><a name="l20652"></a><span class="lineno">20652</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI7(base)     (DMA_DCHPRI7_REG(base))</span></div><div class="line"><a name="l20653"></a><span class="lineno">20653</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI7(base, value) (DMA_DCHPRI7_REG(base) = (value))</span></div><div class="line"><a name="l20654"></a><span class="lineno">20654</span>&#160;<span class="preprocessor">#define DMA_RMW_DCHPRI7(base, mask, value) (DMA_WR_DCHPRI7(base, (DMA_RD_DCHPRI7(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l20655"></a><span class="lineno">20655</span>&#160;<span class="preprocessor">#define DMA_SET_DCHPRI7(base, value) (DMA_WR_DCHPRI7(base, DMA_RD_DCHPRI7(base) |  (value)))</span></div><div class="line"><a name="l20656"></a><span class="lineno">20656</span>&#160;<span class="preprocessor">#define DMA_CLR_DCHPRI7(base, value) (DMA_WR_DCHPRI7(base, DMA_RD_DCHPRI7(base) &amp; ~(value)))</span></div><div class="line"><a name="l20657"></a><span class="lineno">20657</span>&#160;<span class="preprocessor">#define DMA_TOG_DCHPRI7(base, value) (DMA_WR_DCHPRI7(base, DMA_RD_DCHPRI7(base) ^  (value)))</span></div><div class="line"><a name="l20658"></a><span class="lineno">20658</span>&#160;</div><div class="line"><a name="l20660"></a><span class="lineno">20660</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l20661"></a><span class="lineno">20661</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_DCHPRI7 bitfields</span></div><div class="line"><a name="l20662"></a><span class="lineno">20662</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l20663"></a><span class="lineno">20663</span>&#160;</div><div class="line"><a name="l20673"></a><span class="lineno">20673</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI7_CHPRI(base) ((DMA_DCHPRI7_REG(base) &amp; DMA_DCHPRI7_CHPRI_MASK) &gt;&gt; DMA_DCHPRI7_CHPRI_SHIFT)</span></div><div class="line"><a name="l20674"></a><span class="lineno">20674</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI7_CHPRI(base) (DMA_RD_DCHPRI7_CHPRI(base))</span></div><div class="line"><a name="l20675"></a><span class="lineno">20675</span>&#160;</div><div class="line"><a name="l20677"></a><span class="lineno">20677</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI7_CHPRI(base, value) (DMA_RMW_DCHPRI7(base, DMA_DCHPRI7_CHPRI_MASK, DMA_DCHPRI7_CHPRI(value)))</span></div><div class="line"><a name="l20678"></a><span class="lineno">20678</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI7_CHPRI(base, value) (DMA_WR_DCHPRI7_CHPRI(base, value))</span></div><div class="line"><a name="l20679"></a><span class="lineno">20679</span>&#160;</div><div class="line"><a name="l20690"></a><span class="lineno">20690</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI7_DPA(base) ((DMA_DCHPRI7_REG(base) &amp; DMA_DCHPRI7_DPA_MASK) &gt;&gt; DMA_DCHPRI7_DPA_SHIFT)</span></div><div class="line"><a name="l20691"></a><span class="lineno">20691</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI7_DPA(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI7_REG(base), DMA_DCHPRI7_DPA_SHIFT))</span></div><div class="line"><a name="l20692"></a><span class="lineno">20692</span>&#160;</div><div class="line"><a name="l20694"></a><span class="lineno">20694</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI7_DPA(base, value) (DMA_RMW_DCHPRI7(base, DMA_DCHPRI7_DPA_MASK, DMA_DCHPRI7_DPA(value)))</span></div><div class="line"><a name="l20695"></a><span class="lineno">20695</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI7_DPA(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI7_REG(base), DMA_DCHPRI7_DPA_SHIFT) = (value))</span></div><div class="line"><a name="l20696"></a><span class="lineno">20696</span>&#160;</div><div class="line"><a name="l20709"></a><span class="lineno">20709</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI7_ECP(base) ((DMA_DCHPRI7_REG(base) &amp; DMA_DCHPRI7_ECP_MASK) &gt;&gt; DMA_DCHPRI7_ECP_SHIFT)</span></div><div class="line"><a name="l20710"></a><span class="lineno">20710</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI7_ECP(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI7_REG(base), DMA_DCHPRI7_ECP_SHIFT))</span></div><div class="line"><a name="l20711"></a><span class="lineno">20711</span>&#160;</div><div class="line"><a name="l20713"></a><span class="lineno">20713</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI7_ECP(base, value) (DMA_RMW_DCHPRI7(base, DMA_DCHPRI7_ECP_MASK, DMA_DCHPRI7_ECP(value)))</span></div><div class="line"><a name="l20714"></a><span class="lineno">20714</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI7_ECP(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI7_REG(base), DMA_DCHPRI7_ECP_SHIFT) = (value))</span></div><div class="line"><a name="l20715"></a><span class="lineno">20715</span>&#160;</div><div class="line"><a name="l20738"></a><span class="lineno">20738</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI6(base)     (DMA_DCHPRI6_REG(base))</span></div><div class="line"><a name="l20739"></a><span class="lineno">20739</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI6(base, value) (DMA_DCHPRI6_REG(base) = (value))</span></div><div class="line"><a name="l20740"></a><span class="lineno">20740</span>&#160;<span class="preprocessor">#define DMA_RMW_DCHPRI6(base, mask, value) (DMA_WR_DCHPRI6(base, (DMA_RD_DCHPRI6(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l20741"></a><span class="lineno">20741</span>&#160;<span class="preprocessor">#define DMA_SET_DCHPRI6(base, value) (DMA_WR_DCHPRI6(base, DMA_RD_DCHPRI6(base) |  (value)))</span></div><div class="line"><a name="l20742"></a><span class="lineno">20742</span>&#160;<span class="preprocessor">#define DMA_CLR_DCHPRI6(base, value) (DMA_WR_DCHPRI6(base, DMA_RD_DCHPRI6(base) &amp; ~(value)))</span></div><div class="line"><a name="l20743"></a><span class="lineno">20743</span>&#160;<span class="preprocessor">#define DMA_TOG_DCHPRI6(base, value) (DMA_WR_DCHPRI6(base, DMA_RD_DCHPRI6(base) ^  (value)))</span></div><div class="line"><a name="l20744"></a><span class="lineno">20744</span>&#160;</div><div class="line"><a name="l20746"></a><span class="lineno">20746</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l20747"></a><span class="lineno">20747</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_DCHPRI6 bitfields</span></div><div class="line"><a name="l20748"></a><span class="lineno">20748</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l20749"></a><span class="lineno">20749</span>&#160;</div><div class="line"><a name="l20759"></a><span class="lineno">20759</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI6_CHPRI(base) ((DMA_DCHPRI6_REG(base) &amp; DMA_DCHPRI6_CHPRI_MASK) &gt;&gt; DMA_DCHPRI6_CHPRI_SHIFT)</span></div><div class="line"><a name="l20760"></a><span class="lineno">20760</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI6_CHPRI(base) (DMA_RD_DCHPRI6_CHPRI(base))</span></div><div class="line"><a name="l20761"></a><span class="lineno">20761</span>&#160;</div><div class="line"><a name="l20763"></a><span class="lineno">20763</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI6_CHPRI(base, value) (DMA_RMW_DCHPRI6(base, DMA_DCHPRI6_CHPRI_MASK, DMA_DCHPRI6_CHPRI(value)))</span></div><div class="line"><a name="l20764"></a><span class="lineno">20764</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI6_CHPRI(base, value) (DMA_WR_DCHPRI6_CHPRI(base, value))</span></div><div class="line"><a name="l20765"></a><span class="lineno">20765</span>&#160;</div><div class="line"><a name="l20776"></a><span class="lineno">20776</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI6_DPA(base) ((DMA_DCHPRI6_REG(base) &amp; DMA_DCHPRI6_DPA_MASK) &gt;&gt; DMA_DCHPRI6_DPA_SHIFT)</span></div><div class="line"><a name="l20777"></a><span class="lineno">20777</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI6_DPA(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI6_REG(base), DMA_DCHPRI6_DPA_SHIFT))</span></div><div class="line"><a name="l20778"></a><span class="lineno">20778</span>&#160;</div><div class="line"><a name="l20780"></a><span class="lineno">20780</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI6_DPA(base, value) (DMA_RMW_DCHPRI6(base, DMA_DCHPRI6_DPA_MASK, DMA_DCHPRI6_DPA(value)))</span></div><div class="line"><a name="l20781"></a><span class="lineno">20781</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI6_DPA(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI6_REG(base), DMA_DCHPRI6_DPA_SHIFT) = (value))</span></div><div class="line"><a name="l20782"></a><span class="lineno">20782</span>&#160;</div><div class="line"><a name="l20795"></a><span class="lineno">20795</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI6_ECP(base) ((DMA_DCHPRI6_REG(base) &amp; DMA_DCHPRI6_ECP_MASK) &gt;&gt; DMA_DCHPRI6_ECP_SHIFT)</span></div><div class="line"><a name="l20796"></a><span class="lineno">20796</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI6_ECP(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI6_REG(base), DMA_DCHPRI6_ECP_SHIFT))</span></div><div class="line"><a name="l20797"></a><span class="lineno">20797</span>&#160;</div><div class="line"><a name="l20799"></a><span class="lineno">20799</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI6_ECP(base, value) (DMA_RMW_DCHPRI6(base, DMA_DCHPRI6_ECP_MASK, DMA_DCHPRI6_ECP(value)))</span></div><div class="line"><a name="l20800"></a><span class="lineno">20800</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI6_ECP(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI6_REG(base), DMA_DCHPRI6_ECP_SHIFT) = (value))</span></div><div class="line"><a name="l20801"></a><span class="lineno">20801</span>&#160;</div><div class="line"><a name="l20824"></a><span class="lineno">20824</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI5(base)     (DMA_DCHPRI5_REG(base))</span></div><div class="line"><a name="l20825"></a><span class="lineno">20825</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI5(base, value) (DMA_DCHPRI5_REG(base) = (value))</span></div><div class="line"><a name="l20826"></a><span class="lineno">20826</span>&#160;<span class="preprocessor">#define DMA_RMW_DCHPRI5(base, mask, value) (DMA_WR_DCHPRI5(base, (DMA_RD_DCHPRI5(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l20827"></a><span class="lineno">20827</span>&#160;<span class="preprocessor">#define DMA_SET_DCHPRI5(base, value) (DMA_WR_DCHPRI5(base, DMA_RD_DCHPRI5(base) |  (value)))</span></div><div class="line"><a name="l20828"></a><span class="lineno">20828</span>&#160;<span class="preprocessor">#define DMA_CLR_DCHPRI5(base, value) (DMA_WR_DCHPRI5(base, DMA_RD_DCHPRI5(base) &amp; ~(value)))</span></div><div class="line"><a name="l20829"></a><span class="lineno">20829</span>&#160;<span class="preprocessor">#define DMA_TOG_DCHPRI5(base, value) (DMA_WR_DCHPRI5(base, DMA_RD_DCHPRI5(base) ^  (value)))</span></div><div class="line"><a name="l20830"></a><span class="lineno">20830</span>&#160;</div><div class="line"><a name="l20832"></a><span class="lineno">20832</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l20833"></a><span class="lineno">20833</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_DCHPRI5 bitfields</span></div><div class="line"><a name="l20834"></a><span class="lineno">20834</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l20835"></a><span class="lineno">20835</span>&#160;</div><div class="line"><a name="l20845"></a><span class="lineno">20845</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI5_CHPRI(base) ((DMA_DCHPRI5_REG(base) &amp; DMA_DCHPRI5_CHPRI_MASK) &gt;&gt; DMA_DCHPRI5_CHPRI_SHIFT)</span></div><div class="line"><a name="l20846"></a><span class="lineno">20846</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI5_CHPRI(base) (DMA_RD_DCHPRI5_CHPRI(base))</span></div><div class="line"><a name="l20847"></a><span class="lineno">20847</span>&#160;</div><div class="line"><a name="l20849"></a><span class="lineno">20849</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI5_CHPRI(base, value) (DMA_RMW_DCHPRI5(base, DMA_DCHPRI5_CHPRI_MASK, DMA_DCHPRI5_CHPRI(value)))</span></div><div class="line"><a name="l20850"></a><span class="lineno">20850</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI5_CHPRI(base, value) (DMA_WR_DCHPRI5_CHPRI(base, value))</span></div><div class="line"><a name="l20851"></a><span class="lineno">20851</span>&#160;</div><div class="line"><a name="l20862"></a><span class="lineno">20862</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI5_DPA(base) ((DMA_DCHPRI5_REG(base) &amp; DMA_DCHPRI5_DPA_MASK) &gt;&gt; DMA_DCHPRI5_DPA_SHIFT)</span></div><div class="line"><a name="l20863"></a><span class="lineno">20863</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI5_DPA(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI5_REG(base), DMA_DCHPRI5_DPA_SHIFT))</span></div><div class="line"><a name="l20864"></a><span class="lineno">20864</span>&#160;</div><div class="line"><a name="l20866"></a><span class="lineno">20866</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI5_DPA(base, value) (DMA_RMW_DCHPRI5(base, DMA_DCHPRI5_DPA_MASK, DMA_DCHPRI5_DPA(value)))</span></div><div class="line"><a name="l20867"></a><span class="lineno">20867</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI5_DPA(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI5_REG(base), DMA_DCHPRI5_DPA_SHIFT) = (value))</span></div><div class="line"><a name="l20868"></a><span class="lineno">20868</span>&#160;</div><div class="line"><a name="l20881"></a><span class="lineno">20881</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI5_ECP(base) ((DMA_DCHPRI5_REG(base) &amp; DMA_DCHPRI5_ECP_MASK) &gt;&gt; DMA_DCHPRI5_ECP_SHIFT)</span></div><div class="line"><a name="l20882"></a><span class="lineno">20882</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI5_ECP(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI5_REG(base), DMA_DCHPRI5_ECP_SHIFT))</span></div><div class="line"><a name="l20883"></a><span class="lineno">20883</span>&#160;</div><div class="line"><a name="l20885"></a><span class="lineno">20885</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI5_ECP(base, value) (DMA_RMW_DCHPRI5(base, DMA_DCHPRI5_ECP_MASK, DMA_DCHPRI5_ECP(value)))</span></div><div class="line"><a name="l20886"></a><span class="lineno">20886</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI5_ECP(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI5_REG(base), DMA_DCHPRI5_ECP_SHIFT) = (value))</span></div><div class="line"><a name="l20887"></a><span class="lineno">20887</span>&#160;</div><div class="line"><a name="l20910"></a><span class="lineno">20910</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI4(base)     (DMA_DCHPRI4_REG(base))</span></div><div class="line"><a name="l20911"></a><span class="lineno">20911</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI4(base, value) (DMA_DCHPRI4_REG(base) = (value))</span></div><div class="line"><a name="l20912"></a><span class="lineno">20912</span>&#160;<span class="preprocessor">#define DMA_RMW_DCHPRI4(base, mask, value) (DMA_WR_DCHPRI4(base, (DMA_RD_DCHPRI4(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l20913"></a><span class="lineno">20913</span>&#160;<span class="preprocessor">#define DMA_SET_DCHPRI4(base, value) (DMA_WR_DCHPRI4(base, DMA_RD_DCHPRI4(base) |  (value)))</span></div><div class="line"><a name="l20914"></a><span class="lineno">20914</span>&#160;<span class="preprocessor">#define DMA_CLR_DCHPRI4(base, value) (DMA_WR_DCHPRI4(base, DMA_RD_DCHPRI4(base) &amp; ~(value)))</span></div><div class="line"><a name="l20915"></a><span class="lineno">20915</span>&#160;<span class="preprocessor">#define DMA_TOG_DCHPRI4(base, value) (DMA_WR_DCHPRI4(base, DMA_RD_DCHPRI4(base) ^  (value)))</span></div><div class="line"><a name="l20916"></a><span class="lineno">20916</span>&#160;</div><div class="line"><a name="l20918"></a><span class="lineno">20918</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l20919"></a><span class="lineno">20919</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_DCHPRI4 bitfields</span></div><div class="line"><a name="l20920"></a><span class="lineno">20920</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l20921"></a><span class="lineno">20921</span>&#160;</div><div class="line"><a name="l20931"></a><span class="lineno">20931</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI4_CHPRI(base) ((DMA_DCHPRI4_REG(base) &amp; DMA_DCHPRI4_CHPRI_MASK) &gt;&gt; DMA_DCHPRI4_CHPRI_SHIFT)</span></div><div class="line"><a name="l20932"></a><span class="lineno">20932</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI4_CHPRI(base) (DMA_RD_DCHPRI4_CHPRI(base))</span></div><div class="line"><a name="l20933"></a><span class="lineno">20933</span>&#160;</div><div class="line"><a name="l20935"></a><span class="lineno">20935</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI4_CHPRI(base, value) (DMA_RMW_DCHPRI4(base, DMA_DCHPRI4_CHPRI_MASK, DMA_DCHPRI4_CHPRI(value)))</span></div><div class="line"><a name="l20936"></a><span class="lineno">20936</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI4_CHPRI(base, value) (DMA_WR_DCHPRI4_CHPRI(base, value))</span></div><div class="line"><a name="l20937"></a><span class="lineno">20937</span>&#160;</div><div class="line"><a name="l20948"></a><span class="lineno">20948</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI4_DPA(base) ((DMA_DCHPRI4_REG(base) &amp; DMA_DCHPRI4_DPA_MASK) &gt;&gt; DMA_DCHPRI4_DPA_SHIFT)</span></div><div class="line"><a name="l20949"></a><span class="lineno">20949</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI4_DPA(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI4_REG(base), DMA_DCHPRI4_DPA_SHIFT))</span></div><div class="line"><a name="l20950"></a><span class="lineno">20950</span>&#160;</div><div class="line"><a name="l20952"></a><span class="lineno">20952</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI4_DPA(base, value) (DMA_RMW_DCHPRI4(base, DMA_DCHPRI4_DPA_MASK, DMA_DCHPRI4_DPA(value)))</span></div><div class="line"><a name="l20953"></a><span class="lineno">20953</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI4_DPA(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI4_REG(base), DMA_DCHPRI4_DPA_SHIFT) = (value))</span></div><div class="line"><a name="l20954"></a><span class="lineno">20954</span>&#160;</div><div class="line"><a name="l20967"></a><span class="lineno">20967</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI4_ECP(base) ((DMA_DCHPRI4_REG(base) &amp; DMA_DCHPRI4_ECP_MASK) &gt;&gt; DMA_DCHPRI4_ECP_SHIFT)</span></div><div class="line"><a name="l20968"></a><span class="lineno">20968</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI4_ECP(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI4_REG(base), DMA_DCHPRI4_ECP_SHIFT))</span></div><div class="line"><a name="l20969"></a><span class="lineno">20969</span>&#160;</div><div class="line"><a name="l20971"></a><span class="lineno">20971</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI4_ECP(base, value) (DMA_RMW_DCHPRI4(base, DMA_DCHPRI4_ECP_MASK, DMA_DCHPRI4_ECP(value)))</span></div><div class="line"><a name="l20972"></a><span class="lineno">20972</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI4_ECP(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI4_REG(base), DMA_DCHPRI4_ECP_SHIFT) = (value))</span></div><div class="line"><a name="l20973"></a><span class="lineno">20973</span>&#160;</div><div class="line"><a name="l20996"></a><span class="lineno">20996</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI11(base)    (DMA_DCHPRI11_REG(base))</span></div><div class="line"><a name="l20997"></a><span class="lineno">20997</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI11(base, value) (DMA_DCHPRI11_REG(base) = (value))</span></div><div class="line"><a name="l20998"></a><span class="lineno">20998</span>&#160;<span class="preprocessor">#define DMA_RMW_DCHPRI11(base, mask, value) (DMA_WR_DCHPRI11(base, (DMA_RD_DCHPRI11(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l20999"></a><span class="lineno">20999</span>&#160;<span class="preprocessor">#define DMA_SET_DCHPRI11(base, value) (DMA_WR_DCHPRI11(base, DMA_RD_DCHPRI11(base) |  (value)))</span></div><div class="line"><a name="l21000"></a><span class="lineno">21000</span>&#160;<span class="preprocessor">#define DMA_CLR_DCHPRI11(base, value) (DMA_WR_DCHPRI11(base, DMA_RD_DCHPRI11(base) &amp; ~(value)))</span></div><div class="line"><a name="l21001"></a><span class="lineno">21001</span>&#160;<span class="preprocessor">#define DMA_TOG_DCHPRI11(base, value) (DMA_WR_DCHPRI11(base, DMA_RD_DCHPRI11(base) ^  (value)))</span></div><div class="line"><a name="l21002"></a><span class="lineno">21002</span>&#160;</div><div class="line"><a name="l21004"></a><span class="lineno">21004</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l21005"></a><span class="lineno">21005</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_DCHPRI11 bitfields</span></div><div class="line"><a name="l21006"></a><span class="lineno">21006</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l21007"></a><span class="lineno">21007</span>&#160;</div><div class="line"><a name="l21017"></a><span class="lineno">21017</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI11_CHPRI(base) ((DMA_DCHPRI11_REG(base) &amp; DMA_DCHPRI11_CHPRI_MASK) &gt;&gt; DMA_DCHPRI11_CHPRI_SHIFT)</span></div><div class="line"><a name="l21018"></a><span class="lineno">21018</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI11_CHPRI(base) (DMA_RD_DCHPRI11_CHPRI(base))</span></div><div class="line"><a name="l21019"></a><span class="lineno">21019</span>&#160;</div><div class="line"><a name="l21021"></a><span class="lineno">21021</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI11_CHPRI(base, value) (DMA_RMW_DCHPRI11(base, DMA_DCHPRI11_CHPRI_MASK, DMA_DCHPRI11_CHPRI(value)))</span></div><div class="line"><a name="l21022"></a><span class="lineno">21022</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI11_CHPRI(base, value) (DMA_WR_DCHPRI11_CHPRI(base, value))</span></div><div class="line"><a name="l21023"></a><span class="lineno">21023</span>&#160;</div><div class="line"><a name="l21034"></a><span class="lineno">21034</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI11_DPA(base) ((DMA_DCHPRI11_REG(base) &amp; DMA_DCHPRI11_DPA_MASK) &gt;&gt; DMA_DCHPRI11_DPA_SHIFT)</span></div><div class="line"><a name="l21035"></a><span class="lineno">21035</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI11_DPA(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI11_REG(base), DMA_DCHPRI11_DPA_SHIFT))</span></div><div class="line"><a name="l21036"></a><span class="lineno">21036</span>&#160;</div><div class="line"><a name="l21038"></a><span class="lineno">21038</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI11_DPA(base, value) (DMA_RMW_DCHPRI11(base, DMA_DCHPRI11_DPA_MASK, DMA_DCHPRI11_DPA(value)))</span></div><div class="line"><a name="l21039"></a><span class="lineno">21039</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI11_DPA(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI11_REG(base), DMA_DCHPRI11_DPA_SHIFT) = (value))</span></div><div class="line"><a name="l21040"></a><span class="lineno">21040</span>&#160;</div><div class="line"><a name="l21053"></a><span class="lineno">21053</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI11_ECP(base) ((DMA_DCHPRI11_REG(base) &amp; DMA_DCHPRI11_ECP_MASK) &gt;&gt; DMA_DCHPRI11_ECP_SHIFT)</span></div><div class="line"><a name="l21054"></a><span class="lineno">21054</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI11_ECP(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI11_REG(base), DMA_DCHPRI11_ECP_SHIFT))</span></div><div class="line"><a name="l21055"></a><span class="lineno">21055</span>&#160;</div><div class="line"><a name="l21057"></a><span class="lineno">21057</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI11_ECP(base, value) (DMA_RMW_DCHPRI11(base, DMA_DCHPRI11_ECP_MASK, DMA_DCHPRI11_ECP(value)))</span></div><div class="line"><a name="l21058"></a><span class="lineno">21058</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI11_ECP(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI11_REG(base), DMA_DCHPRI11_ECP_SHIFT) = (value))</span></div><div class="line"><a name="l21059"></a><span class="lineno">21059</span>&#160;</div><div class="line"><a name="l21082"></a><span class="lineno">21082</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI10(base)    (DMA_DCHPRI10_REG(base))</span></div><div class="line"><a name="l21083"></a><span class="lineno">21083</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI10(base, value) (DMA_DCHPRI10_REG(base) = (value))</span></div><div class="line"><a name="l21084"></a><span class="lineno">21084</span>&#160;<span class="preprocessor">#define DMA_RMW_DCHPRI10(base, mask, value) (DMA_WR_DCHPRI10(base, (DMA_RD_DCHPRI10(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l21085"></a><span class="lineno">21085</span>&#160;<span class="preprocessor">#define DMA_SET_DCHPRI10(base, value) (DMA_WR_DCHPRI10(base, DMA_RD_DCHPRI10(base) |  (value)))</span></div><div class="line"><a name="l21086"></a><span class="lineno">21086</span>&#160;<span class="preprocessor">#define DMA_CLR_DCHPRI10(base, value) (DMA_WR_DCHPRI10(base, DMA_RD_DCHPRI10(base) &amp; ~(value)))</span></div><div class="line"><a name="l21087"></a><span class="lineno">21087</span>&#160;<span class="preprocessor">#define DMA_TOG_DCHPRI10(base, value) (DMA_WR_DCHPRI10(base, DMA_RD_DCHPRI10(base) ^  (value)))</span></div><div class="line"><a name="l21088"></a><span class="lineno">21088</span>&#160;</div><div class="line"><a name="l21090"></a><span class="lineno">21090</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l21091"></a><span class="lineno">21091</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_DCHPRI10 bitfields</span></div><div class="line"><a name="l21092"></a><span class="lineno">21092</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l21093"></a><span class="lineno">21093</span>&#160;</div><div class="line"><a name="l21103"></a><span class="lineno">21103</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI10_CHPRI(base) ((DMA_DCHPRI10_REG(base) &amp; DMA_DCHPRI10_CHPRI_MASK) &gt;&gt; DMA_DCHPRI10_CHPRI_SHIFT)</span></div><div class="line"><a name="l21104"></a><span class="lineno">21104</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI10_CHPRI(base) (DMA_RD_DCHPRI10_CHPRI(base))</span></div><div class="line"><a name="l21105"></a><span class="lineno">21105</span>&#160;</div><div class="line"><a name="l21107"></a><span class="lineno">21107</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI10_CHPRI(base, value) (DMA_RMW_DCHPRI10(base, DMA_DCHPRI10_CHPRI_MASK, DMA_DCHPRI10_CHPRI(value)))</span></div><div class="line"><a name="l21108"></a><span class="lineno">21108</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI10_CHPRI(base, value) (DMA_WR_DCHPRI10_CHPRI(base, value))</span></div><div class="line"><a name="l21109"></a><span class="lineno">21109</span>&#160;</div><div class="line"><a name="l21120"></a><span class="lineno">21120</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI10_DPA(base) ((DMA_DCHPRI10_REG(base) &amp; DMA_DCHPRI10_DPA_MASK) &gt;&gt; DMA_DCHPRI10_DPA_SHIFT)</span></div><div class="line"><a name="l21121"></a><span class="lineno">21121</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI10_DPA(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI10_REG(base), DMA_DCHPRI10_DPA_SHIFT))</span></div><div class="line"><a name="l21122"></a><span class="lineno">21122</span>&#160;</div><div class="line"><a name="l21124"></a><span class="lineno">21124</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI10_DPA(base, value) (DMA_RMW_DCHPRI10(base, DMA_DCHPRI10_DPA_MASK, DMA_DCHPRI10_DPA(value)))</span></div><div class="line"><a name="l21125"></a><span class="lineno">21125</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI10_DPA(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI10_REG(base), DMA_DCHPRI10_DPA_SHIFT) = (value))</span></div><div class="line"><a name="l21126"></a><span class="lineno">21126</span>&#160;</div><div class="line"><a name="l21139"></a><span class="lineno">21139</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI10_ECP(base) ((DMA_DCHPRI10_REG(base) &amp; DMA_DCHPRI10_ECP_MASK) &gt;&gt; DMA_DCHPRI10_ECP_SHIFT)</span></div><div class="line"><a name="l21140"></a><span class="lineno">21140</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI10_ECP(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI10_REG(base), DMA_DCHPRI10_ECP_SHIFT))</span></div><div class="line"><a name="l21141"></a><span class="lineno">21141</span>&#160;</div><div class="line"><a name="l21143"></a><span class="lineno">21143</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI10_ECP(base, value) (DMA_RMW_DCHPRI10(base, DMA_DCHPRI10_ECP_MASK, DMA_DCHPRI10_ECP(value)))</span></div><div class="line"><a name="l21144"></a><span class="lineno">21144</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI10_ECP(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI10_REG(base), DMA_DCHPRI10_ECP_SHIFT) = (value))</span></div><div class="line"><a name="l21145"></a><span class="lineno">21145</span>&#160;</div><div class="line"><a name="l21168"></a><span class="lineno">21168</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI9(base)     (DMA_DCHPRI9_REG(base))</span></div><div class="line"><a name="l21169"></a><span class="lineno">21169</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI9(base, value) (DMA_DCHPRI9_REG(base) = (value))</span></div><div class="line"><a name="l21170"></a><span class="lineno">21170</span>&#160;<span class="preprocessor">#define DMA_RMW_DCHPRI9(base, mask, value) (DMA_WR_DCHPRI9(base, (DMA_RD_DCHPRI9(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l21171"></a><span class="lineno">21171</span>&#160;<span class="preprocessor">#define DMA_SET_DCHPRI9(base, value) (DMA_WR_DCHPRI9(base, DMA_RD_DCHPRI9(base) |  (value)))</span></div><div class="line"><a name="l21172"></a><span class="lineno">21172</span>&#160;<span class="preprocessor">#define DMA_CLR_DCHPRI9(base, value) (DMA_WR_DCHPRI9(base, DMA_RD_DCHPRI9(base) &amp; ~(value)))</span></div><div class="line"><a name="l21173"></a><span class="lineno">21173</span>&#160;<span class="preprocessor">#define DMA_TOG_DCHPRI9(base, value) (DMA_WR_DCHPRI9(base, DMA_RD_DCHPRI9(base) ^  (value)))</span></div><div class="line"><a name="l21174"></a><span class="lineno">21174</span>&#160;</div><div class="line"><a name="l21176"></a><span class="lineno">21176</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l21177"></a><span class="lineno">21177</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_DCHPRI9 bitfields</span></div><div class="line"><a name="l21178"></a><span class="lineno">21178</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l21179"></a><span class="lineno">21179</span>&#160;</div><div class="line"><a name="l21189"></a><span class="lineno">21189</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI9_CHPRI(base) ((DMA_DCHPRI9_REG(base) &amp; DMA_DCHPRI9_CHPRI_MASK) &gt;&gt; DMA_DCHPRI9_CHPRI_SHIFT)</span></div><div class="line"><a name="l21190"></a><span class="lineno">21190</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI9_CHPRI(base) (DMA_RD_DCHPRI9_CHPRI(base))</span></div><div class="line"><a name="l21191"></a><span class="lineno">21191</span>&#160;</div><div class="line"><a name="l21193"></a><span class="lineno">21193</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI9_CHPRI(base, value) (DMA_RMW_DCHPRI9(base, DMA_DCHPRI9_CHPRI_MASK, DMA_DCHPRI9_CHPRI(value)))</span></div><div class="line"><a name="l21194"></a><span class="lineno">21194</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI9_CHPRI(base, value) (DMA_WR_DCHPRI9_CHPRI(base, value))</span></div><div class="line"><a name="l21195"></a><span class="lineno">21195</span>&#160;</div><div class="line"><a name="l21206"></a><span class="lineno">21206</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI9_DPA(base) ((DMA_DCHPRI9_REG(base) &amp; DMA_DCHPRI9_DPA_MASK) &gt;&gt; DMA_DCHPRI9_DPA_SHIFT)</span></div><div class="line"><a name="l21207"></a><span class="lineno">21207</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI9_DPA(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI9_REG(base), DMA_DCHPRI9_DPA_SHIFT))</span></div><div class="line"><a name="l21208"></a><span class="lineno">21208</span>&#160;</div><div class="line"><a name="l21210"></a><span class="lineno">21210</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI9_DPA(base, value) (DMA_RMW_DCHPRI9(base, DMA_DCHPRI9_DPA_MASK, DMA_DCHPRI9_DPA(value)))</span></div><div class="line"><a name="l21211"></a><span class="lineno">21211</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI9_DPA(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI9_REG(base), DMA_DCHPRI9_DPA_SHIFT) = (value))</span></div><div class="line"><a name="l21212"></a><span class="lineno">21212</span>&#160;</div><div class="line"><a name="l21225"></a><span class="lineno">21225</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI9_ECP(base) ((DMA_DCHPRI9_REG(base) &amp; DMA_DCHPRI9_ECP_MASK) &gt;&gt; DMA_DCHPRI9_ECP_SHIFT)</span></div><div class="line"><a name="l21226"></a><span class="lineno">21226</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI9_ECP(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI9_REG(base), DMA_DCHPRI9_ECP_SHIFT))</span></div><div class="line"><a name="l21227"></a><span class="lineno">21227</span>&#160;</div><div class="line"><a name="l21229"></a><span class="lineno">21229</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI9_ECP(base, value) (DMA_RMW_DCHPRI9(base, DMA_DCHPRI9_ECP_MASK, DMA_DCHPRI9_ECP(value)))</span></div><div class="line"><a name="l21230"></a><span class="lineno">21230</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI9_ECP(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI9_REG(base), DMA_DCHPRI9_ECP_SHIFT) = (value))</span></div><div class="line"><a name="l21231"></a><span class="lineno">21231</span>&#160;</div><div class="line"><a name="l21254"></a><span class="lineno">21254</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI8(base)     (DMA_DCHPRI8_REG(base))</span></div><div class="line"><a name="l21255"></a><span class="lineno">21255</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI8(base, value) (DMA_DCHPRI8_REG(base) = (value))</span></div><div class="line"><a name="l21256"></a><span class="lineno">21256</span>&#160;<span class="preprocessor">#define DMA_RMW_DCHPRI8(base, mask, value) (DMA_WR_DCHPRI8(base, (DMA_RD_DCHPRI8(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l21257"></a><span class="lineno">21257</span>&#160;<span class="preprocessor">#define DMA_SET_DCHPRI8(base, value) (DMA_WR_DCHPRI8(base, DMA_RD_DCHPRI8(base) |  (value)))</span></div><div class="line"><a name="l21258"></a><span class="lineno">21258</span>&#160;<span class="preprocessor">#define DMA_CLR_DCHPRI8(base, value) (DMA_WR_DCHPRI8(base, DMA_RD_DCHPRI8(base) &amp; ~(value)))</span></div><div class="line"><a name="l21259"></a><span class="lineno">21259</span>&#160;<span class="preprocessor">#define DMA_TOG_DCHPRI8(base, value) (DMA_WR_DCHPRI8(base, DMA_RD_DCHPRI8(base) ^  (value)))</span></div><div class="line"><a name="l21260"></a><span class="lineno">21260</span>&#160;</div><div class="line"><a name="l21262"></a><span class="lineno">21262</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l21263"></a><span class="lineno">21263</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_DCHPRI8 bitfields</span></div><div class="line"><a name="l21264"></a><span class="lineno">21264</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l21265"></a><span class="lineno">21265</span>&#160;</div><div class="line"><a name="l21275"></a><span class="lineno">21275</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI8_CHPRI(base) ((DMA_DCHPRI8_REG(base) &amp; DMA_DCHPRI8_CHPRI_MASK) &gt;&gt; DMA_DCHPRI8_CHPRI_SHIFT)</span></div><div class="line"><a name="l21276"></a><span class="lineno">21276</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI8_CHPRI(base) (DMA_RD_DCHPRI8_CHPRI(base))</span></div><div class="line"><a name="l21277"></a><span class="lineno">21277</span>&#160;</div><div class="line"><a name="l21279"></a><span class="lineno">21279</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI8_CHPRI(base, value) (DMA_RMW_DCHPRI8(base, DMA_DCHPRI8_CHPRI_MASK, DMA_DCHPRI8_CHPRI(value)))</span></div><div class="line"><a name="l21280"></a><span class="lineno">21280</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI8_CHPRI(base, value) (DMA_WR_DCHPRI8_CHPRI(base, value))</span></div><div class="line"><a name="l21281"></a><span class="lineno">21281</span>&#160;</div><div class="line"><a name="l21292"></a><span class="lineno">21292</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI8_DPA(base) ((DMA_DCHPRI8_REG(base) &amp; DMA_DCHPRI8_DPA_MASK) &gt;&gt; DMA_DCHPRI8_DPA_SHIFT)</span></div><div class="line"><a name="l21293"></a><span class="lineno">21293</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI8_DPA(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI8_REG(base), DMA_DCHPRI8_DPA_SHIFT))</span></div><div class="line"><a name="l21294"></a><span class="lineno">21294</span>&#160;</div><div class="line"><a name="l21296"></a><span class="lineno">21296</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI8_DPA(base, value) (DMA_RMW_DCHPRI8(base, DMA_DCHPRI8_DPA_MASK, DMA_DCHPRI8_DPA(value)))</span></div><div class="line"><a name="l21297"></a><span class="lineno">21297</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI8_DPA(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI8_REG(base), DMA_DCHPRI8_DPA_SHIFT) = (value))</span></div><div class="line"><a name="l21298"></a><span class="lineno">21298</span>&#160;</div><div class="line"><a name="l21311"></a><span class="lineno">21311</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI8_ECP(base) ((DMA_DCHPRI8_REG(base) &amp; DMA_DCHPRI8_ECP_MASK) &gt;&gt; DMA_DCHPRI8_ECP_SHIFT)</span></div><div class="line"><a name="l21312"></a><span class="lineno">21312</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI8_ECP(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI8_REG(base), DMA_DCHPRI8_ECP_SHIFT))</span></div><div class="line"><a name="l21313"></a><span class="lineno">21313</span>&#160;</div><div class="line"><a name="l21315"></a><span class="lineno">21315</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI8_ECP(base, value) (DMA_RMW_DCHPRI8(base, DMA_DCHPRI8_ECP_MASK, DMA_DCHPRI8_ECP(value)))</span></div><div class="line"><a name="l21316"></a><span class="lineno">21316</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI8_ECP(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI8_REG(base), DMA_DCHPRI8_ECP_SHIFT) = (value))</span></div><div class="line"><a name="l21317"></a><span class="lineno">21317</span>&#160;</div><div class="line"><a name="l21340"></a><span class="lineno">21340</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI15(base)    (DMA_DCHPRI15_REG(base))</span></div><div class="line"><a name="l21341"></a><span class="lineno">21341</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI15(base, value) (DMA_DCHPRI15_REG(base) = (value))</span></div><div class="line"><a name="l21342"></a><span class="lineno">21342</span>&#160;<span class="preprocessor">#define DMA_RMW_DCHPRI15(base, mask, value) (DMA_WR_DCHPRI15(base, (DMA_RD_DCHPRI15(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l21343"></a><span class="lineno">21343</span>&#160;<span class="preprocessor">#define DMA_SET_DCHPRI15(base, value) (DMA_WR_DCHPRI15(base, DMA_RD_DCHPRI15(base) |  (value)))</span></div><div class="line"><a name="l21344"></a><span class="lineno">21344</span>&#160;<span class="preprocessor">#define DMA_CLR_DCHPRI15(base, value) (DMA_WR_DCHPRI15(base, DMA_RD_DCHPRI15(base) &amp; ~(value)))</span></div><div class="line"><a name="l21345"></a><span class="lineno">21345</span>&#160;<span class="preprocessor">#define DMA_TOG_DCHPRI15(base, value) (DMA_WR_DCHPRI15(base, DMA_RD_DCHPRI15(base) ^  (value)))</span></div><div class="line"><a name="l21346"></a><span class="lineno">21346</span>&#160;</div><div class="line"><a name="l21348"></a><span class="lineno">21348</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l21349"></a><span class="lineno">21349</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_DCHPRI15 bitfields</span></div><div class="line"><a name="l21350"></a><span class="lineno">21350</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l21351"></a><span class="lineno">21351</span>&#160;</div><div class="line"><a name="l21361"></a><span class="lineno">21361</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI15_CHPRI(base) ((DMA_DCHPRI15_REG(base) &amp; DMA_DCHPRI15_CHPRI_MASK) &gt;&gt; DMA_DCHPRI15_CHPRI_SHIFT)</span></div><div class="line"><a name="l21362"></a><span class="lineno">21362</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI15_CHPRI(base) (DMA_RD_DCHPRI15_CHPRI(base))</span></div><div class="line"><a name="l21363"></a><span class="lineno">21363</span>&#160;</div><div class="line"><a name="l21365"></a><span class="lineno">21365</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI15_CHPRI(base, value) (DMA_RMW_DCHPRI15(base, DMA_DCHPRI15_CHPRI_MASK, DMA_DCHPRI15_CHPRI(value)))</span></div><div class="line"><a name="l21366"></a><span class="lineno">21366</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI15_CHPRI(base, value) (DMA_WR_DCHPRI15_CHPRI(base, value))</span></div><div class="line"><a name="l21367"></a><span class="lineno">21367</span>&#160;</div><div class="line"><a name="l21378"></a><span class="lineno">21378</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI15_DPA(base) ((DMA_DCHPRI15_REG(base) &amp; DMA_DCHPRI15_DPA_MASK) &gt;&gt; DMA_DCHPRI15_DPA_SHIFT)</span></div><div class="line"><a name="l21379"></a><span class="lineno">21379</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI15_DPA(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI15_REG(base), DMA_DCHPRI15_DPA_SHIFT))</span></div><div class="line"><a name="l21380"></a><span class="lineno">21380</span>&#160;</div><div class="line"><a name="l21382"></a><span class="lineno">21382</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI15_DPA(base, value) (DMA_RMW_DCHPRI15(base, DMA_DCHPRI15_DPA_MASK, DMA_DCHPRI15_DPA(value)))</span></div><div class="line"><a name="l21383"></a><span class="lineno">21383</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI15_DPA(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI15_REG(base), DMA_DCHPRI15_DPA_SHIFT) = (value))</span></div><div class="line"><a name="l21384"></a><span class="lineno">21384</span>&#160;</div><div class="line"><a name="l21397"></a><span class="lineno">21397</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI15_ECP(base) ((DMA_DCHPRI15_REG(base) &amp; DMA_DCHPRI15_ECP_MASK) &gt;&gt; DMA_DCHPRI15_ECP_SHIFT)</span></div><div class="line"><a name="l21398"></a><span class="lineno">21398</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI15_ECP(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI15_REG(base), DMA_DCHPRI15_ECP_SHIFT))</span></div><div class="line"><a name="l21399"></a><span class="lineno">21399</span>&#160;</div><div class="line"><a name="l21401"></a><span class="lineno">21401</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI15_ECP(base, value) (DMA_RMW_DCHPRI15(base, DMA_DCHPRI15_ECP_MASK, DMA_DCHPRI15_ECP(value)))</span></div><div class="line"><a name="l21402"></a><span class="lineno">21402</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI15_ECP(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI15_REG(base), DMA_DCHPRI15_ECP_SHIFT) = (value))</span></div><div class="line"><a name="l21403"></a><span class="lineno">21403</span>&#160;</div><div class="line"><a name="l21426"></a><span class="lineno">21426</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI14(base)    (DMA_DCHPRI14_REG(base))</span></div><div class="line"><a name="l21427"></a><span class="lineno">21427</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI14(base, value) (DMA_DCHPRI14_REG(base) = (value))</span></div><div class="line"><a name="l21428"></a><span class="lineno">21428</span>&#160;<span class="preprocessor">#define DMA_RMW_DCHPRI14(base, mask, value) (DMA_WR_DCHPRI14(base, (DMA_RD_DCHPRI14(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l21429"></a><span class="lineno">21429</span>&#160;<span class="preprocessor">#define DMA_SET_DCHPRI14(base, value) (DMA_WR_DCHPRI14(base, DMA_RD_DCHPRI14(base) |  (value)))</span></div><div class="line"><a name="l21430"></a><span class="lineno">21430</span>&#160;<span class="preprocessor">#define DMA_CLR_DCHPRI14(base, value) (DMA_WR_DCHPRI14(base, DMA_RD_DCHPRI14(base) &amp; ~(value)))</span></div><div class="line"><a name="l21431"></a><span class="lineno">21431</span>&#160;<span class="preprocessor">#define DMA_TOG_DCHPRI14(base, value) (DMA_WR_DCHPRI14(base, DMA_RD_DCHPRI14(base) ^  (value)))</span></div><div class="line"><a name="l21432"></a><span class="lineno">21432</span>&#160;</div><div class="line"><a name="l21434"></a><span class="lineno">21434</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l21435"></a><span class="lineno">21435</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_DCHPRI14 bitfields</span></div><div class="line"><a name="l21436"></a><span class="lineno">21436</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l21437"></a><span class="lineno">21437</span>&#160;</div><div class="line"><a name="l21447"></a><span class="lineno">21447</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI14_CHPRI(base) ((DMA_DCHPRI14_REG(base) &amp; DMA_DCHPRI14_CHPRI_MASK) &gt;&gt; DMA_DCHPRI14_CHPRI_SHIFT)</span></div><div class="line"><a name="l21448"></a><span class="lineno">21448</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI14_CHPRI(base) (DMA_RD_DCHPRI14_CHPRI(base))</span></div><div class="line"><a name="l21449"></a><span class="lineno">21449</span>&#160;</div><div class="line"><a name="l21451"></a><span class="lineno">21451</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI14_CHPRI(base, value) (DMA_RMW_DCHPRI14(base, DMA_DCHPRI14_CHPRI_MASK, DMA_DCHPRI14_CHPRI(value)))</span></div><div class="line"><a name="l21452"></a><span class="lineno">21452</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI14_CHPRI(base, value) (DMA_WR_DCHPRI14_CHPRI(base, value))</span></div><div class="line"><a name="l21453"></a><span class="lineno">21453</span>&#160;</div><div class="line"><a name="l21464"></a><span class="lineno">21464</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI14_DPA(base) ((DMA_DCHPRI14_REG(base) &amp; DMA_DCHPRI14_DPA_MASK) &gt;&gt; DMA_DCHPRI14_DPA_SHIFT)</span></div><div class="line"><a name="l21465"></a><span class="lineno">21465</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI14_DPA(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI14_REG(base), DMA_DCHPRI14_DPA_SHIFT))</span></div><div class="line"><a name="l21466"></a><span class="lineno">21466</span>&#160;</div><div class="line"><a name="l21468"></a><span class="lineno">21468</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI14_DPA(base, value) (DMA_RMW_DCHPRI14(base, DMA_DCHPRI14_DPA_MASK, DMA_DCHPRI14_DPA(value)))</span></div><div class="line"><a name="l21469"></a><span class="lineno">21469</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI14_DPA(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI14_REG(base), DMA_DCHPRI14_DPA_SHIFT) = (value))</span></div><div class="line"><a name="l21470"></a><span class="lineno">21470</span>&#160;</div><div class="line"><a name="l21483"></a><span class="lineno">21483</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI14_ECP(base) ((DMA_DCHPRI14_REG(base) &amp; DMA_DCHPRI14_ECP_MASK) &gt;&gt; DMA_DCHPRI14_ECP_SHIFT)</span></div><div class="line"><a name="l21484"></a><span class="lineno">21484</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI14_ECP(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI14_REG(base), DMA_DCHPRI14_ECP_SHIFT))</span></div><div class="line"><a name="l21485"></a><span class="lineno">21485</span>&#160;</div><div class="line"><a name="l21487"></a><span class="lineno">21487</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI14_ECP(base, value) (DMA_RMW_DCHPRI14(base, DMA_DCHPRI14_ECP_MASK, DMA_DCHPRI14_ECP(value)))</span></div><div class="line"><a name="l21488"></a><span class="lineno">21488</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI14_ECP(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI14_REG(base), DMA_DCHPRI14_ECP_SHIFT) = (value))</span></div><div class="line"><a name="l21489"></a><span class="lineno">21489</span>&#160;</div><div class="line"><a name="l21512"></a><span class="lineno">21512</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI13(base)    (DMA_DCHPRI13_REG(base))</span></div><div class="line"><a name="l21513"></a><span class="lineno">21513</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI13(base, value) (DMA_DCHPRI13_REG(base) = (value))</span></div><div class="line"><a name="l21514"></a><span class="lineno">21514</span>&#160;<span class="preprocessor">#define DMA_RMW_DCHPRI13(base, mask, value) (DMA_WR_DCHPRI13(base, (DMA_RD_DCHPRI13(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l21515"></a><span class="lineno">21515</span>&#160;<span class="preprocessor">#define DMA_SET_DCHPRI13(base, value) (DMA_WR_DCHPRI13(base, DMA_RD_DCHPRI13(base) |  (value)))</span></div><div class="line"><a name="l21516"></a><span class="lineno">21516</span>&#160;<span class="preprocessor">#define DMA_CLR_DCHPRI13(base, value) (DMA_WR_DCHPRI13(base, DMA_RD_DCHPRI13(base) &amp; ~(value)))</span></div><div class="line"><a name="l21517"></a><span class="lineno">21517</span>&#160;<span class="preprocessor">#define DMA_TOG_DCHPRI13(base, value) (DMA_WR_DCHPRI13(base, DMA_RD_DCHPRI13(base) ^  (value)))</span></div><div class="line"><a name="l21518"></a><span class="lineno">21518</span>&#160;</div><div class="line"><a name="l21520"></a><span class="lineno">21520</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l21521"></a><span class="lineno">21521</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_DCHPRI13 bitfields</span></div><div class="line"><a name="l21522"></a><span class="lineno">21522</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l21523"></a><span class="lineno">21523</span>&#160;</div><div class="line"><a name="l21533"></a><span class="lineno">21533</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI13_CHPRI(base) ((DMA_DCHPRI13_REG(base) &amp; DMA_DCHPRI13_CHPRI_MASK) &gt;&gt; DMA_DCHPRI13_CHPRI_SHIFT)</span></div><div class="line"><a name="l21534"></a><span class="lineno">21534</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI13_CHPRI(base) (DMA_RD_DCHPRI13_CHPRI(base))</span></div><div class="line"><a name="l21535"></a><span class="lineno">21535</span>&#160;</div><div class="line"><a name="l21537"></a><span class="lineno">21537</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI13_CHPRI(base, value) (DMA_RMW_DCHPRI13(base, DMA_DCHPRI13_CHPRI_MASK, DMA_DCHPRI13_CHPRI(value)))</span></div><div class="line"><a name="l21538"></a><span class="lineno">21538</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI13_CHPRI(base, value) (DMA_WR_DCHPRI13_CHPRI(base, value))</span></div><div class="line"><a name="l21539"></a><span class="lineno">21539</span>&#160;</div><div class="line"><a name="l21550"></a><span class="lineno">21550</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI13_DPA(base) ((DMA_DCHPRI13_REG(base) &amp; DMA_DCHPRI13_DPA_MASK) &gt;&gt; DMA_DCHPRI13_DPA_SHIFT)</span></div><div class="line"><a name="l21551"></a><span class="lineno">21551</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI13_DPA(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI13_REG(base), DMA_DCHPRI13_DPA_SHIFT))</span></div><div class="line"><a name="l21552"></a><span class="lineno">21552</span>&#160;</div><div class="line"><a name="l21554"></a><span class="lineno">21554</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI13_DPA(base, value) (DMA_RMW_DCHPRI13(base, DMA_DCHPRI13_DPA_MASK, DMA_DCHPRI13_DPA(value)))</span></div><div class="line"><a name="l21555"></a><span class="lineno">21555</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI13_DPA(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI13_REG(base), DMA_DCHPRI13_DPA_SHIFT) = (value))</span></div><div class="line"><a name="l21556"></a><span class="lineno">21556</span>&#160;</div><div class="line"><a name="l21569"></a><span class="lineno">21569</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI13_ECP(base) ((DMA_DCHPRI13_REG(base) &amp; DMA_DCHPRI13_ECP_MASK) &gt;&gt; DMA_DCHPRI13_ECP_SHIFT)</span></div><div class="line"><a name="l21570"></a><span class="lineno">21570</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI13_ECP(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI13_REG(base), DMA_DCHPRI13_ECP_SHIFT))</span></div><div class="line"><a name="l21571"></a><span class="lineno">21571</span>&#160;</div><div class="line"><a name="l21573"></a><span class="lineno">21573</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI13_ECP(base, value) (DMA_RMW_DCHPRI13(base, DMA_DCHPRI13_ECP_MASK, DMA_DCHPRI13_ECP(value)))</span></div><div class="line"><a name="l21574"></a><span class="lineno">21574</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI13_ECP(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI13_REG(base), DMA_DCHPRI13_ECP_SHIFT) = (value))</span></div><div class="line"><a name="l21575"></a><span class="lineno">21575</span>&#160;</div><div class="line"><a name="l21598"></a><span class="lineno">21598</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI12(base)    (DMA_DCHPRI12_REG(base))</span></div><div class="line"><a name="l21599"></a><span class="lineno">21599</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI12(base, value) (DMA_DCHPRI12_REG(base) = (value))</span></div><div class="line"><a name="l21600"></a><span class="lineno">21600</span>&#160;<span class="preprocessor">#define DMA_RMW_DCHPRI12(base, mask, value) (DMA_WR_DCHPRI12(base, (DMA_RD_DCHPRI12(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l21601"></a><span class="lineno">21601</span>&#160;<span class="preprocessor">#define DMA_SET_DCHPRI12(base, value) (DMA_WR_DCHPRI12(base, DMA_RD_DCHPRI12(base) |  (value)))</span></div><div class="line"><a name="l21602"></a><span class="lineno">21602</span>&#160;<span class="preprocessor">#define DMA_CLR_DCHPRI12(base, value) (DMA_WR_DCHPRI12(base, DMA_RD_DCHPRI12(base) &amp; ~(value)))</span></div><div class="line"><a name="l21603"></a><span class="lineno">21603</span>&#160;<span class="preprocessor">#define DMA_TOG_DCHPRI12(base, value) (DMA_WR_DCHPRI12(base, DMA_RD_DCHPRI12(base) ^  (value)))</span></div><div class="line"><a name="l21604"></a><span class="lineno">21604</span>&#160;</div><div class="line"><a name="l21606"></a><span class="lineno">21606</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l21607"></a><span class="lineno">21607</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_DCHPRI12 bitfields</span></div><div class="line"><a name="l21608"></a><span class="lineno">21608</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l21609"></a><span class="lineno">21609</span>&#160;</div><div class="line"><a name="l21619"></a><span class="lineno">21619</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI12_CHPRI(base) ((DMA_DCHPRI12_REG(base) &amp; DMA_DCHPRI12_CHPRI_MASK) &gt;&gt; DMA_DCHPRI12_CHPRI_SHIFT)</span></div><div class="line"><a name="l21620"></a><span class="lineno">21620</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI12_CHPRI(base) (DMA_RD_DCHPRI12_CHPRI(base))</span></div><div class="line"><a name="l21621"></a><span class="lineno">21621</span>&#160;</div><div class="line"><a name="l21623"></a><span class="lineno">21623</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI12_CHPRI(base, value) (DMA_RMW_DCHPRI12(base, DMA_DCHPRI12_CHPRI_MASK, DMA_DCHPRI12_CHPRI(value)))</span></div><div class="line"><a name="l21624"></a><span class="lineno">21624</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI12_CHPRI(base, value) (DMA_WR_DCHPRI12_CHPRI(base, value))</span></div><div class="line"><a name="l21625"></a><span class="lineno">21625</span>&#160;</div><div class="line"><a name="l21636"></a><span class="lineno">21636</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI12_DPA(base) ((DMA_DCHPRI12_REG(base) &amp; DMA_DCHPRI12_DPA_MASK) &gt;&gt; DMA_DCHPRI12_DPA_SHIFT)</span></div><div class="line"><a name="l21637"></a><span class="lineno">21637</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI12_DPA(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI12_REG(base), DMA_DCHPRI12_DPA_SHIFT))</span></div><div class="line"><a name="l21638"></a><span class="lineno">21638</span>&#160;</div><div class="line"><a name="l21640"></a><span class="lineno">21640</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI12_DPA(base, value) (DMA_RMW_DCHPRI12(base, DMA_DCHPRI12_DPA_MASK, DMA_DCHPRI12_DPA(value)))</span></div><div class="line"><a name="l21641"></a><span class="lineno">21641</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI12_DPA(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI12_REG(base), DMA_DCHPRI12_DPA_SHIFT) = (value))</span></div><div class="line"><a name="l21642"></a><span class="lineno">21642</span>&#160;</div><div class="line"><a name="l21655"></a><span class="lineno">21655</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRI12_ECP(base) ((DMA_DCHPRI12_REG(base) &amp; DMA_DCHPRI12_ECP_MASK) &gt;&gt; DMA_DCHPRI12_ECP_SHIFT)</span></div><div class="line"><a name="l21656"></a><span class="lineno">21656</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRI12_ECP(base) (BITBAND_ACCESS8(&amp;DMA_DCHPRI12_REG(base), DMA_DCHPRI12_ECP_SHIFT))</span></div><div class="line"><a name="l21657"></a><span class="lineno">21657</span>&#160;</div><div class="line"><a name="l21659"></a><span class="lineno">21659</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRI12_ECP(base, value) (DMA_RMW_DCHPRI12(base, DMA_DCHPRI12_ECP_MASK, DMA_DCHPRI12_ECP(value)))</span></div><div class="line"><a name="l21660"></a><span class="lineno">21660</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRI12_ECP(base, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRI12_REG(base), DMA_DCHPRI12_ECP_SHIFT) = (value))</span></div><div class="line"><a name="l21661"></a><span class="lineno">21661</span>&#160;</div><div class="line"><a name="l21676"></a><span class="lineno">21676</span>&#160;<span class="preprocessor">#define DMA_RD_SADDR(base, index) (DMA_SADDR_REG(base, index))</span></div><div class="line"><a name="l21677"></a><span class="lineno">21677</span>&#160;<span class="preprocessor">#define DMA_WR_SADDR(base, index, value) (DMA_SADDR_REG(base, index) = (value))</span></div><div class="line"><a name="l21678"></a><span class="lineno">21678</span>&#160;<span class="preprocessor">#define DMA_RMW_SADDR(base, index, mask, value) (DMA_WR_SADDR(base, index, (DMA_RD_SADDR(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l21679"></a><span class="lineno">21679</span>&#160;<span class="preprocessor">#define DMA_SET_SADDR(base, index, value) (DMA_WR_SADDR(base, index, DMA_RD_SADDR(base, index) |  (value)))</span></div><div class="line"><a name="l21680"></a><span class="lineno">21680</span>&#160;<span class="preprocessor">#define DMA_CLR_SADDR(base, index, value) (DMA_WR_SADDR(base, index, DMA_RD_SADDR(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l21681"></a><span class="lineno">21681</span>&#160;<span class="preprocessor">#define DMA_TOG_SADDR(base, index, value) (DMA_WR_SADDR(base, index, DMA_RD_SADDR(base, index) ^  (value)))</span></div><div class="line"><a name="l21682"></a><span class="lineno">21682</span>&#160;</div><div class="line"><a name="l21697"></a><span class="lineno">21697</span>&#160;<span class="preprocessor">#define DMA_RD_SOFF(base, index) (DMA_SOFF_REG(base, index))</span></div><div class="line"><a name="l21698"></a><span class="lineno">21698</span>&#160;<span class="preprocessor">#define DMA_WR_SOFF(base, index, value) (DMA_SOFF_REG(base, index) = (value))</span></div><div class="line"><a name="l21699"></a><span class="lineno">21699</span>&#160;<span class="preprocessor">#define DMA_RMW_SOFF(base, index, mask, value) (DMA_WR_SOFF(base, index, (DMA_RD_SOFF(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l21700"></a><span class="lineno">21700</span>&#160;<span class="preprocessor">#define DMA_SET_SOFF(base, index, value) (DMA_WR_SOFF(base, index, DMA_RD_SOFF(base, index) |  (value)))</span></div><div class="line"><a name="l21701"></a><span class="lineno">21701</span>&#160;<span class="preprocessor">#define DMA_CLR_SOFF(base, index, value) (DMA_WR_SOFF(base, index, DMA_RD_SOFF(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l21702"></a><span class="lineno">21702</span>&#160;<span class="preprocessor">#define DMA_TOG_SOFF(base, index, value) (DMA_WR_SOFF(base, index, DMA_RD_SOFF(base, index) ^  (value)))</span></div><div class="line"><a name="l21703"></a><span class="lineno">21703</span>&#160;</div><div class="line"><a name="l21718"></a><span class="lineno">21718</span>&#160;<span class="preprocessor">#define DMA_RD_ATTR(base, index) (DMA_ATTR_REG(base, index))</span></div><div class="line"><a name="l21719"></a><span class="lineno">21719</span>&#160;<span class="preprocessor">#define DMA_WR_ATTR(base, index, value) (DMA_ATTR_REG(base, index) = (value))</span></div><div class="line"><a name="l21720"></a><span class="lineno">21720</span>&#160;<span class="preprocessor">#define DMA_RMW_ATTR(base, index, mask, value) (DMA_WR_ATTR(base, index, (DMA_RD_ATTR(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l21721"></a><span class="lineno">21721</span>&#160;<span class="preprocessor">#define DMA_SET_ATTR(base, index, value) (DMA_WR_ATTR(base, index, DMA_RD_ATTR(base, index) |  (value)))</span></div><div class="line"><a name="l21722"></a><span class="lineno">21722</span>&#160;<span class="preprocessor">#define DMA_CLR_ATTR(base, index, value) (DMA_WR_ATTR(base, index, DMA_RD_ATTR(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l21723"></a><span class="lineno">21723</span>&#160;<span class="preprocessor">#define DMA_TOG_ATTR(base, index, value) (DMA_WR_ATTR(base, index, DMA_RD_ATTR(base, index) ^  (value)))</span></div><div class="line"><a name="l21724"></a><span class="lineno">21724</span>&#160;</div><div class="line"><a name="l21726"></a><span class="lineno">21726</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l21727"></a><span class="lineno">21727</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_ATTR bitfields</span></div><div class="line"><a name="l21728"></a><span class="lineno">21728</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l21729"></a><span class="lineno">21729</span>&#160;</div><div class="line"><a name="l21737"></a><span class="lineno">21737</span>&#160;<span class="preprocessor">#define DMA_RD_ATTR_DSIZE(base, index) ((DMA_ATTR_REG(base, index) &amp; DMA_ATTR_DSIZE_MASK) &gt;&gt; DMA_ATTR_DSIZE_SHIFT)</span></div><div class="line"><a name="l21738"></a><span class="lineno">21738</span>&#160;<span class="preprocessor">#define DMA_BRD_ATTR_DSIZE(base, index) (DMA_RD_ATTR_DSIZE(base, index))</span></div><div class="line"><a name="l21739"></a><span class="lineno">21739</span>&#160;</div><div class="line"><a name="l21741"></a><span class="lineno">21741</span>&#160;<span class="preprocessor">#define DMA_WR_ATTR_DSIZE(base, index, value) (DMA_RMW_ATTR(base, index, DMA_ATTR_DSIZE_MASK, DMA_ATTR_DSIZE(value)))</span></div><div class="line"><a name="l21742"></a><span class="lineno">21742</span>&#160;<span class="preprocessor">#define DMA_BWR_ATTR_DSIZE(base, index, value) (DMA_WR_ATTR_DSIZE(base, index, value))</span></div><div class="line"><a name="l21743"></a><span class="lineno">21743</span>&#160;</div><div class="line"><a name="l21752"></a><span class="lineno">21752</span>&#160;<span class="preprocessor">#define DMA_RD_ATTR_DMOD(base, index) ((DMA_ATTR_REG(base, index) &amp; DMA_ATTR_DMOD_MASK) &gt;&gt; DMA_ATTR_DMOD_SHIFT)</span></div><div class="line"><a name="l21753"></a><span class="lineno">21753</span>&#160;<span class="preprocessor">#define DMA_BRD_ATTR_DMOD(base, index) (DMA_RD_ATTR_DMOD(base, index))</span></div><div class="line"><a name="l21754"></a><span class="lineno">21754</span>&#160;</div><div class="line"><a name="l21756"></a><span class="lineno">21756</span>&#160;<span class="preprocessor">#define DMA_WR_ATTR_DMOD(base, index, value) (DMA_RMW_ATTR(base, index, DMA_ATTR_DMOD_MASK, DMA_ATTR_DMOD(value)))</span></div><div class="line"><a name="l21757"></a><span class="lineno">21757</span>&#160;<span class="preprocessor">#define DMA_BWR_ATTR_DMOD(base, index, value) (DMA_WR_ATTR_DMOD(base, index, value))</span></div><div class="line"><a name="l21758"></a><span class="lineno">21758</span>&#160;</div><div class="line"><a name="l21777"></a><span class="lineno">21777</span>&#160;<span class="preprocessor">#define DMA_RD_ATTR_SSIZE(base, index) ((DMA_ATTR_REG(base, index) &amp; DMA_ATTR_SSIZE_MASK) &gt;&gt; DMA_ATTR_SSIZE_SHIFT)</span></div><div class="line"><a name="l21778"></a><span class="lineno">21778</span>&#160;<span class="preprocessor">#define DMA_BRD_ATTR_SSIZE(base, index) (DMA_RD_ATTR_SSIZE(base, index))</span></div><div class="line"><a name="l21779"></a><span class="lineno">21779</span>&#160;</div><div class="line"><a name="l21781"></a><span class="lineno">21781</span>&#160;<span class="preprocessor">#define DMA_WR_ATTR_SSIZE(base, index, value) (DMA_RMW_ATTR(base, index, DMA_ATTR_SSIZE_MASK, DMA_ATTR_SSIZE(value)))</span></div><div class="line"><a name="l21782"></a><span class="lineno">21782</span>&#160;<span class="preprocessor">#define DMA_BWR_ATTR_SSIZE(base, index, value) (DMA_WR_ATTR_SSIZE(base, index, value))</span></div><div class="line"><a name="l21783"></a><span class="lineno">21783</span>&#160;</div><div class="line"><a name="l21793"></a><span class="lineno">21793</span>&#160;<span class="preprocessor">#define DMA_RD_ATTR_SMOD(base, index) ((DMA_ATTR_REG(base, index) &amp; DMA_ATTR_SMOD_MASK) &gt;&gt; DMA_ATTR_SMOD_SHIFT)</span></div><div class="line"><a name="l21794"></a><span class="lineno">21794</span>&#160;<span class="preprocessor">#define DMA_BRD_ATTR_SMOD(base, index) (DMA_RD_ATTR_SMOD(base, index))</span></div><div class="line"><a name="l21795"></a><span class="lineno">21795</span>&#160;</div><div class="line"><a name="l21797"></a><span class="lineno">21797</span>&#160;<span class="preprocessor">#define DMA_WR_ATTR_SMOD(base, index, value) (DMA_RMW_ATTR(base, index, DMA_ATTR_SMOD_MASK, DMA_ATTR_SMOD(value)))</span></div><div class="line"><a name="l21798"></a><span class="lineno">21798</span>&#160;<span class="preprocessor">#define DMA_BWR_ATTR_SMOD(base, index, value) (DMA_WR_ATTR_SMOD(base, index, value))</span></div><div class="line"><a name="l21799"></a><span class="lineno">21799</span>&#160;</div><div class="line"><a name="l21823"></a><span class="lineno">21823</span>&#160;<span class="preprocessor">#define DMA_RD_NBYTES_MLOFFYES(base, index) (DMA_NBYTES_MLOFFYES_REG(base, index))</span></div><div class="line"><a name="l21824"></a><span class="lineno">21824</span>&#160;<span class="preprocessor">#define DMA_WR_NBYTES_MLOFFYES(base, index, value) (DMA_NBYTES_MLOFFYES_REG(base, index) = (value))</span></div><div class="line"><a name="l21825"></a><span class="lineno">21825</span>&#160;<span class="preprocessor">#define DMA_RMW_NBYTES_MLOFFYES(base, index, mask, value) (DMA_WR_NBYTES_MLOFFYES(base, index, (DMA_RD_NBYTES_MLOFFYES(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l21826"></a><span class="lineno">21826</span>&#160;<span class="preprocessor">#define DMA_SET_NBYTES_MLOFFYES(base, index, value) (DMA_WR_NBYTES_MLOFFYES(base, index, DMA_RD_NBYTES_MLOFFYES(base, index) |  (value)))</span></div><div class="line"><a name="l21827"></a><span class="lineno">21827</span>&#160;<span class="preprocessor">#define DMA_CLR_NBYTES_MLOFFYES(base, index, value) (DMA_WR_NBYTES_MLOFFYES(base, index, DMA_RD_NBYTES_MLOFFYES(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l21828"></a><span class="lineno">21828</span>&#160;<span class="preprocessor">#define DMA_TOG_NBYTES_MLOFFYES(base, index, value) (DMA_WR_NBYTES_MLOFFYES(base, index, DMA_RD_NBYTES_MLOFFYES(base, index) ^  (value)))</span></div><div class="line"><a name="l21829"></a><span class="lineno">21829</span>&#160;</div><div class="line"><a name="l21831"></a><span class="lineno">21831</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l21832"></a><span class="lineno">21832</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_NBYTES_MLOFFYES bitfields</span></div><div class="line"><a name="l21833"></a><span class="lineno">21833</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l21834"></a><span class="lineno">21834</span>&#160;</div><div class="line"><a name="l21850"></a><span class="lineno">21850</span>&#160;<span class="preprocessor">#define DMA_RD_NBYTES_MLOFFYES_NBYTES(base, index) ((DMA_NBYTES_MLOFFYES_REG(base, index) &amp; DMA_NBYTES_MLOFFYES_NBYTES_MASK) &gt;&gt; DMA_NBYTES_MLOFFYES_NBYTES_SHIFT)</span></div><div class="line"><a name="l21851"></a><span class="lineno">21851</span>&#160;<span class="preprocessor">#define DMA_BRD_NBYTES_MLOFFYES_NBYTES(base, index) (DMA_RD_NBYTES_MLOFFYES_NBYTES(base, index))</span></div><div class="line"><a name="l21852"></a><span class="lineno">21852</span>&#160;</div><div class="line"><a name="l21854"></a><span class="lineno">21854</span>&#160;<span class="preprocessor">#define DMA_WR_NBYTES_MLOFFYES_NBYTES(base, index, value) (DMA_RMW_NBYTES_MLOFFYES(base, index, DMA_NBYTES_MLOFFYES_NBYTES_MASK, DMA_NBYTES_MLOFFYES_NBYTES(value)))</span></div><div class="line"><a name="l21855"></a><span class="lineno">21855</span>&#160;<span class="preprocessor">#define DMA_BWR_NBYTES_MLOFFYES_NBYTES(base, index, value) (DMA_WR_NBYTES_MLOFFYES_NBYTES(base, index, value))</span></div><div class="line"><a name="l21856"></a><span class="lineno">21856</span>&#160;</div><div class="line"><a name="l21863"></a><span class="lineno">21863</span>&#160;<span class="preprocessor">#define DMA_RD_NBYTES_MLOFFYES_MLOFF(base, index) ((DMA_NBYTES_MLOFFYES_REG(base, index) &amp; DMA_NBYTES_MLOFFYES_MLOFF_MASK) &gt;&gt; DMA_NBYTES_MLOFFYES_MLOFF_SHIFT)</span></div><div class="line"><a name="l21864"></a><span class="lineno">21864</span>&#160;<span class="preprocessor">#define DMA_BRD_NBYTES_MLOFFYES_MLOFF(base, index) (DMA_RD_NBYTES_MLOFFYES_MLOFF(base, index))</span></div><div class="line"><a name="l21865"></a><span class="lineno">21865</span>&#160;</div><div class="line"><a name="l21867"></a><span class="lineno">21867</span>&#160;<span class="preprocessor">#define DMA_WR_NBYTES_MLOFFYES_MLOFF(base, index, value) (DMA_RMW_NBYTES_MLOFFYES(base, index, DMA_NBYTES_MLOFFYES_MLOFF_MASK, DMA_NBYTES_MLOFFYES_MLOFF(value)))</span></div><div class="line"><a name="l21868"></a><span class="lineno">21868</span>&#160;<span class="preprocessor">#define DMA_BWR_NBYTES_MLOFFYES_MLOFF(base, index, value) (DMA_WR_NBYTES_MLOFFYES_MLOFF(base, index, value))</span></div><div class="line"><a name="l21869"></a><span class="lineno">21869</span>&#160;</div><div class="line"><a name="l21883"></a><span class="lineno">21883</span>&#160;<span class="preprocessor">#define DMA_RD_NBYTES_MLOFFYES_DMLOE(base, index) ((DMA_NBYTES_MLOFFYES_REG(base, index) &amp; DMA_NBYTES_MLOFFYES_DMLOE_MASK) &gt;&gt; DMA_NBYTES_MLOFFYES_DMLOE_SHIFT)</span></div><div class="line"><a name="l21884"></a><span class="lineno">21884</span>&#160;<span class="preprocessor">#define DMA_BRD_NBYTES_MLOFFYES_DMLOE(base, index) (BITBAND_ACCESS32(&amp;DMA_NBYTES_MLOFFYES_REG(base, index), DMA_NBYTES_MLOFFYES_DMLOE_SHIFT))</span></div><div class="line"><a name="l21885"></a><span class="lineno">21885</span>&#160;</div><div class="line"><a name="l21887"></a><span class="lineno">21887</span>&#160;<span class="preprocessor">#define DMA_WR_NBYTES_MLOFFYES_DMLOE(base, index, value) (DMA_RMW_NBYTES_MLOFFYES(base, index, DMA_NBYTES_MLOFFYES_DMLOE_MASK, DMA_NBYTES_MLOFFYES_DMLOE(value)))</span></div><div class="line"><a name="l21888"></a><span class="lineno">21888</span>&#160;<span class="preprocessor">#define DMA_BWR_NBYTES_MLOFFYES_DMLOE(base, index, value) (BITBAND_ACCESS32(&amp;DMA_NBYTES_MLOFFYES_REG(base, index), DMA_NBYTES_MLOFFYES_DMLOE_SHIFT) = (value))</span></div><div class="line"><a name="l21889"></a><span class="lineno">21889</span>&#160;</div><div class="line"><a name="l21903"></a><span class="lineno">21903</span>&#160;<span class="preprocessor">#define DMA_RD_NBYTES_MLOFFYES_SMLOE(base, index) ((DMA_NBYTES_MLOFFYES_REG(base, index) &amp; DMA_NBYTES_MLOFFYES_SMLOE_MASK) &gt;&gt; DMA_NBYTES_MLOFFYES_SMLOE_SHIFT)</span></div><div class="line"><a name="l21904"></a><span class="lineno">21904</span>&#160;<span class="preprocessor">#define DMA_BRD_NBYTES_MLOFFYES_SMLOE(base, index) (BITBAND_ACCESS32(&amp;DMA_NBYTES_MLOFFYES_REG(base, index), DMA_NBYTES_MLOFFYES_SMLOE_SHIFT))</span></div><div class="line"><a name="l21905"></a><span class="lineno">21905</span>&#160;</div><div class="line"><a name="l21907"></a><span class="lineno">21907</span>&#160;<span class="preprocessor">#define DMA_WR_NBYTES_MLOFFYES_SMLOE(base, index, value) (DMA_RMW_NBYTES_MLOFFYES(base, index, DMA_NBYTES_MLOFFYES_SMLOE_MASK, DMA_NBYTES_MLOFFYES_SMLOE(value)))</span></div><div class="line"><a name="l21908"></a><span class="lineno">21908</span>&#160;<span class="preprocessor">#define DMA_BWR_NBYTES_MLOFFYES_SMLOE(base, index, value) (BITBAND_ACCESS32(&amp;DMA_NBYTES_MLOFFYES_REG(base, index), DMA_NBYTES_MLOFFYES_SMLOE_SHIFT) = (value))</span></div><div class="line"><a name="l21909"></a><span class="lineno">21909</span>&#160;</div><div class="line"><a name="l21932"></a><span class="lineno">21932</span>&#160;<span class="preprocessor">#define DMA_RD_NBYTES_MLNO(base, index) (DMA_NBYTES_MLNO_REG(base, index))</span></div><div class="line"><a name="l21933"></a><span class="lineno">21933</span>&#160;<span class="preprocessor">#define DMA_WR_NBYTES_MLNO(base, index, value) (DMA_NBYTES_MLNO_REG(base, index) = (value))</span></div><div class="line"><a name="l21934"></a><span class="lineno">21934</span>&#160;<span class="preprocessor">#define DMA_RMW_NBYTES_MLNO(base, index, mask, value) (DMA_WR_NBYTES_MLNO(base, index, (DMA_RD_NBYTES_MLNO(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l21935"></a><span class="lineno">21935</span>&#160;<span class="preprocessor">#define DMA_SET_NBYTES_MLNO(base, index, value) (DMA_WR_NBYTES_MLNO(base, index, DMA_RD_NBYTES_MLNO(base, index) |  (value)))</span></div><div class="line"><a name="l21936"></a><span class="lineno">21936</span>&#160;<span class="preprocessor">#define DMA_CLR_NBYTES_MLNO(base, index, value) (DMA_WR_NBYTES_MLNO(base, index, DMA_RD_NBYTES_MLNO(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l21937"></a><span class="lineno">21937</span>&#160;<span class="preprocessor">#define DMA_TOG_NBYTES_MLNO(base, index, value) (DMA_WR_NBYTES_MLNO(base, index, DMA_RD_NBYTES_MLNO(base, index) ^  (value)))</span></div><div class="line"><a name="l21938"></a><span class="lineno">21938</span>&#160;</div><div class="line"><a name="l21962"></a><span class="lineno">21962</span>&#160;<span class="preprocessor">#define DMA_RD_NBYTES_MLOFFNO(base, index) (DMA_NBYTES_MLOFFNO_REG(base, index))</span></div><div class="line"><a name="l21963"></a><span class="lineno">21963</span>&#160;<span class="preprocessor">#define DMA_WR_NBYTES_MLOFFNO(base, index, value) (DMA_NBYTES_MLOFFNO_REG(base, index) = (value))</span></div><div class="line"><a name="l21964"></a><span class="lineno">21964</span>&#160;<span class="preprocessor">#define DMA_RMW_NBYTES_MLOFFNO(base, index, mask, value) (DMA_WR_NBYTES_MLOFFNO(base, index, (DMA_RD_NBYTES_MLOFFNO(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l21965"></a><span class="lineno">21965</span>&#160;<span class="preprocessor">#define DMA_SET_NBYTES_MLOFFNO(base, index, value) (DMA_WR_NBYTES_MLOFFNO(base, index, DMA_RD_NBYTES_MLOFFNO(base, index) |  (value)))</span></div><div class="line"><a name="l21966"></a><span class="lineno">21966</span>&#160;<span class="preprocessor">#define DMA_CLR_NBYTES_MLOFFNO(base, index, value) (DMA_WR_NBYTES_MLOFFNO(base, index, DMA_RD_NBYTES_MLOFFNO(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l21967"></a><span class="lineno">21967</span>&#160;<span class="preprocessor">#define DMA_TOG_NBYTES_MLOFFNO(base, index, value) (DMA_WR_NBYTES_MLOFFNO(base, index, DMA_RD_NBYTES_MLOFFNO(base, index) ^  (value)))</span></div><div class="line"><a name="l21968"></a><span class="lineno">21968</span>&#160;</div><div class="line"><a name="l21970"></a><span class="lineno">21970</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l21971"></a><span class="lineno">21971</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_NBYTES_MLOFFNO bitfields</span></div><div class="line"><a name="l21972"></a><span class="lineno">21972</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l21973"></a><span class="lineno">21973</span>&#160;</div><div class="line"><a name="l21989"></a><span class="lineno">21989</span>&#160;<span class="preprocessor">#define DMA_RD_NBYTES_MLOFFNO_NBYTES(base, index) ((DMA_NBYTES_MLOFFNO_REG(base, index) &amp; DMA_NBYTES_MLOFFNO_NBYTES_MASK) &gt;&gt; DMA_NBYTES_MLOFFNO_NBYTES_SHIFT)</span></div><div class="line"><a name="l21990"></a><span class="lineno">21990</span>&#160;<span class="preprocessor">#define DMA_BRD_NBYTES_MLOFFNO_NBYTES(base, index) (DMA_RD_NBYTES_MLOFFNO_NBYTES(base, index))</span></div><div class="line"><a name="l21991"></a><span class="lineno">21991</span>&#160;</div><div class="line"><a name="l21993"></a><span class="lineno">21993</span>&#160;<span class="preprocessor">#define DMA_WR_NBYTES_MLOFFNO_NBYTES(base, index, value) (DMA_RMW_NBYTES_MLOFFNO(base, index, DMA_NBYTES_MLOFFNO_NBYTES_MASK, DMA_NBYTES_MLOFFNO_NBYTES(value)))</span></div><div class="line"><a name="l21994"></a><span class="lineno">21994</span>&#160;<span class="preprocessor">#define DMA_BWR_NBYTES_MLOFFNO_NBYTES(base, index, value) (DMA_WR_NBYTES_MLOFFNO_NBYTES(base, index, value))</span></div><div class="line"><a name="l21995"></a><span class="lineno">21995</span>&#160;</div><div class="line"><a name="l22009"></a><span class="lineno">22009</span>&#160;<span class="preprocessor">#define DMA_RD_NBYTES_MLOFFNO_DMLOE(base, index) ((DMA_NBYTES_MLOFFNO_REG(base, index) &amp; DMA_NBYTES_MLOFFNO_DMLOE_MASK) &gt;&gt; DMA_NBYTES_MLOFFNO_DMLOE_SHIFT)</span></div><div class="line"><a name="l22010"></a><span class="lineno">22010</span>&#160;<span class="preprocessor">#define DMA_BRD_NBYTES_MLOFFNO_DMLOE(base, index) (BITBAND_ACCESS32(&amp;DMA_NBYTES_MLOFFNO_REG(base, index), DMA_NBYTES_MLOFFNO_DMLOE_SHIFT))</span></div><div class="line"><a name="l22011"></a><span class="lineno">22011</span>&#160;</div><div class="line"><a name="l22013"></a><span class="lineno">22013</span>&#160;<span class="preprocessor">#define DMA_WR_NBYTES_MLOFFNO_DMLOE(base, index, value) (DMA_RMW_NBYTES_MLOFFNO(base, index, DMA_NBYTES_MLOFFNO_DMLOE_MASK, DMA_NBYTES_MLOFFNO_DMLOE(value)))</span></div><div class="line"><a name="l22014"></a><span class="lineno">22014</span>&#160;<span class="preprocessor">#define DMA_BWR_NBYTES_MLOFFNO_DMLOE(base, index, value) (BITBAND_ACCESS32(&amp;DMA_NBYTES_MLOFFNO_REG(base, index), DMA_NBYTES_MLOFFNO_DMLOE_SHIFT) = (value))</span></div><div class="line"><a name="l22015"></a><span class="lineno">22015</span>&#160;</div><div class="line"><a name="l22029"></a><span class="lineno">22029</span>&#160;<span class="preprocessor">#define DMA_RD_NBYTES_MLOFFNO_SMLOE(base, index) ((DMA_NBYTES_MLOFFNO_REG(base, index) &amp; DMA_NBYTES_MLOFFNO_SMLOE_MASK) &gt;&gt; DMA_NBYTES_MLOFFNO_SMLOE_SHIFT)</span></div><div class="line"><a name="l22030"></a><span class="lineno">22030</span>&#160;<span class="preprocessor">#define DMA_BRD_NBYTES_MLOFFNO_SMLOE(base, index) (BITBAND_ACCESS32(&amp;DMA_NBYTES_MLOFFNO_REG(base, index), DMA_NBYTES_MLOFFNO_SMLOE_SHIFT))</span></div><div class="line"><a name="l22031"></a><span class="lineno">22031</span>&#160;</div><div class="line"><a name="l22033"></a><span class="lineno">22033</span>&#160;<span class="preprocessor">#define DMA_WR_NBYTES_MLOFFNO_SMLOE(base, index, value) (DMA_RMW_NBYTES_MLOFFNO(base, index, DMA_NBYTES_MLOFFNO_SMLOE_MASK, DMA_NBYTES_MLOFFNO_SMLOE(value)))</span></div><div class="line"><a name="l22034"></a><span class="lineno">22034</span>&#160;<span class="preprocessor">#define DMA_BWR_NBYTES_MLOFFNO_SMLOE(base, index, value) (BITBAND_ACCESS32(&amp;DMA_NBYTES_MLOFFNO_REG(base, index), DMA_NBYTES_MLOFFNO_SMLOE_SHIFT) = (value))</span></div><div class="line"><a name="l22035"></a><span class="lineno">22035</span>&#160;</div><div class="line"><a name="l22050"></a><span class="lineno">22050</span>&#160;<span class="preprocessor">#define DMA_RD_SLAST(base, index) (DMA_SLAST_REG(base, index))</span></div><div class="line"><a name="l22051"></a><span class="lineno">22051</span>&#160;<span class="preprocessor">#define DMA_WR_SLAST(base, index, value) (DMA_SLAST_REG(base, index) = (value))</span></div><div class="line"><a name="l22052"></a><span class="lineno">22052</span>&#160;<span class="preprocessor">#define DMA_RMW_SLAST(base, index, mask, value) (DMA_WR_SLAST(base, index, (DMA_RD_SLAST(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l22053"></a><span class="lineno">22053</span>&#160;<span class="preprocessor">#define DMA_SET_SLAST(base, index, value) (DMA_WR_SLAST(base, index, DMA_RD_SLAST(base, index) |  (value)))</span></div><div class="line"><a name="l22054"></a><span class="lineno">22054</span>&#160;<span class="preprocessor">#define DMA_CLR_SLAST(base, index, value) (DMA_WR_SLAST(base, index, DMA_RD_SLAST(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l22055"></a><span class="lineno">22055</span>&#160;<span class="preprocessor">#define DMA_TOG_SLAST(base, index, value) (DMA_WR_SLAST(base, index, DMA_RD_SLAST(base, index) ^  (value)))</span></div><div class="line"><a name="l22056"></a><span class="lineno">22056</span>&#160;</div><div class="line"><a name="l22071"></a><span class="lineno">22071</span>&#160;<span class="preprocessor">#define DMA_RD_DADDR(base, index) (DMA_DADDR_REG(base, index))</span></div><div class="line"><a name="l22072"></a><span class="lineno">22072</span>&#160;<span class="preprocessor">#define DMA_WR_DADDR(base, index, value) (DMA_DADDR_REG(base, index) = (value))</span></div><div class="line"><a name="l22073"></a><span class="lineno">22073</span>&#160;<span class="preprocessor">#define DMA_RMW_DADDR(base, index, mask, value) (DMA_WR_DADDR(base, index, (DMA_RD_DADDR(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l22074"></a><span class="lineno">22074</span>&#160;<span class="preprocessor">#define DMA_SET_DADDR(base, index, value) (DMA_WR_DADDR(base, index, DMA_RD_DADDR(base, index) |  (value)))</span></div><div class="line"><a name="l22075"></a><span class="lineno">22075</span>&#160;<span class="preprocessor">#define DMA_CLR_DADDR(base, index, value) (DMA_WR_DADDR(base, index, DMA_RD_DADDR(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l22076"></a><span class="lineno">22076</span>&#160;<span class="preprocessor">#define DMA_TOG_DADDR(base, index, value) (DMA_WR_DADDR(base, index, DMA_RD_DADDR(base, index) ^  (value)))</span></div><div class="line"><a name="l22077"></a><span class="lineno">22077</span>&#160;</div><div class="line"><a name="l22092"></a><span class="lineno">22092</span>&#160;<span class="preprocessor">#define DMA_RD_DOFF(base, index) (DMA_DOFF_REG(base, index))</span></div><div class="line"><a name="l22093"></a><span class="lineno">22093</span>&#160;<span class="preprocessor">#define DMA_WR_DOFF(base, index, value) (DMA_DOFF_REG(base, index) = (value))</span></div><div class="line"><a name="l22094"></a><span class="lineno">22094</span>&#160;<span class="preprocessor">#define DMA_RMW_DOFF(base, index, mask, value) (DMA_WR_DOFF(base, index, (DMA_RD_DOFF(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l22095"></a><span class="lineno">22095</span>&#160;<span class="preprocessor">#define DMA_SET_DOFF(base, index, value) (DMA_WR_DOFF(base, index, DMA_RD_DOFF(base, index) |  (value)))</span></div><div class="line"><a name="l22096"></a><span class="lineno">22096</span>&#160;<span class="preprocessor">#define DMA_CLR_DOFF(base, index, value) (DMA_WR_DOFF(base, index, DMA_RD_DOFF(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l22097"></a><span class="lineno">22097</span>&#160;<span class="preprocessor">#define DMA_TOG_DOFF(base, index, value) (DMA_WR_DOFF(base, index, DMA_RD_DOFF(base, index) ^  (value)))</span></div><div class="line"><a name="l22098"></a><span class="lineno">22098</span>&#160;</div><div class="line"><a name="l22116"></a><span class="lineno">22116</span>&#160;<span class="preprocessor">#define DMA_RD_CITER_ELINKNO(base, index) (DMA_CITER_ELINKNO_REG(base, index))</span></div><div class="line"><a name="l22117"></a><span class="lineno">22117</span>&#160;<span class="preprocessor">#define DMA_WR_CITER_ELINKNO(base, index, value) (DMA_CITER_ELINKNO_REG(base, index) = (value))</span></div><div class="line"><a name="l22118"></a><span class="lineno">22118</span>&#160;<span class="preprocessor">#define DMA_RMW_CITER_ELINKNO(base, index, mask, value) (DMA_WR_CITER_ELINKNO(base, index, (DMA_RD_CITER_ELINKNO(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l22119"></a><span class="lineno">22119</span>&#160;<span class="preprocessor">#define DMA_SET_CITER_ELINKNO(base, index, value) (DMA_WR_CITER_ELINKNO(base, index, DMA_RD_CITER_ELINKNO(base, index) |  (value)))</span></div><div class="line"><a name="l22120"></a><span class="lineno">22120</span>&#160;<span class="preprocessor">#define DMA_CLR_CITER_ELINKNO(base, index, value) (DMA_WR_CITER_ELINKNO(base, index, DMA_RD_CITER_ELINKNO(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l22121"></a><span class="lineno">22121</span>&#160;<span class="preprocessor">#define DMA_TOG_CITER_ELINKNO(base, index, value) (DMA_WR_CITER_ELINKNO(base, index, DMA_RD_CITER_ELINKNO(base, index) ^  (value)))</span></div><div class="line"><a name="l22122"></a><span class="lineno">22122</span>&#160;</div><div class="line"><a name="l22124"></a><span class="lineno">22124</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l22125"></a><span class="lineno">22125</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_CITER_ELINKNO bitfields</span></div><div class="line"><a name="l22126"></a><span class="lineno">22126</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l22127"></a><span class="lineno">22127</span>&#160;</div><div class="line"><a name="l22144"></a><span class="lineno">22144</span>&#160;<span class="preprocessor">#define DMA_RD_CITER_ELINKNO_CITER(base, index) ((DMA_CITER_ELINKNO_REG(base, index) &amp; DMA_CITER_ELINKNO_CITER_MASK) &gt;&gt; DMA_CITER_ELINKNO_CITER_SHIFT)</span></div><div class="line"><a name="l22145"></a><span class="lineno">22145</span>&#160;<span class="preprocessor">#define DMA_BRD_CITER_ELINKNO_CITER(base, index) (DMA_RD_CITER_ELINKNO_CITER(base, index))</span></div><div class="line"><a name="l22146"></a><span class="lineno">22146</span>&#160;</div><div class="line"><a name="l22148"></a><span class="lineno">22148</span>&#160;<span class="preprocessor">#define DMA_WR_CITER_ELINKNO_CITER(base, index, value) (DMA_RMW_CITER_ELINKNO(base, index, DMA_CITER_ELINKNO_CITER_MASK, DMA_CITER_ELINKNO_CITER(value)))</span></div><div class="line"><a name="l22149"></a><span class="lineno">22149</span>&#160;<span class="preprocessor">#define DMA_BWR_CITER_ELINKNO_CITER(base, index, value) (DMA_WR_CITER_ELINKNO_CITER(base, index, value))</span></div><div class="line"><a name="l22150"></a><span class="lineno">22150</span>&#160;</div><div class="line"><a name="l22170"></a><span class="lineno">22170</span>&#160;<span class="preprocessor">#define DMA_RD_CITER_ELINKNO_ELINK(base, index) ((DMA_CITER_ELINKNO_REG(base, index) &amp; DMA_CITER_ELINKNO_ELINK_MASK) &gt;&gt; DMA_CITER_ELINKNO_ELINK_SHIFT)</span></div><div class="line"><a name="l22171"></a><span class="lineno">22171</span>&#160;<span class="preprocessor">#define DMA_BRD_CITER_ELINKNO_ELINK(base, index) (BITBAND_ACCESS16(&amp;DMA_CITER_ELINKNO_REG(base, index), DMA_CITER_ELINKNO_ELINK_SHIFT))</span></div><div class="line"><a name="l22172"></a><span class="lineno">22172</span>&#160;</div><div class="line"><a name="l22174"></a><span class="lineno">22174</span>&#160;<span class="preprocessor">#define DMA_WR_CITER_ELINKNO_ELINK(base, index, value) (DMA_RMW_CITER_ELINKNO(base, index, DMA_CITER_ELINKNO_ELINK_MASK, DMA_CITER_ELINKNO_ELINK(value)))</span></div><div class="line"><a name="l22175"></a><span class="lineno">22175</span>&#160;<span class="preprocessor">#define DMA_BWR_CITER_ELINKNO_ELINK(base, index, value) (BITBAND_ACCESS16(&amp;DMA_CITER_ELINKNO_REG(base, index), DMA_CITER_ELINKNO_ELINK_SHIFT) = (value))</span></div><div class="line"><a name="l22176"></a><span class="lineno">22176</span>&#160;</div><div class="line"><a name="l22193"></a><span class="lineno">22193</span>&#160;<span class="preprocessor">#define DMA_RD_CITER_ELINKYES(base, index) (DMA_CITER_ELINKYES_REG(base, index))</span></div><div class="line"><a name="l22194"></a><span class="lineno">22194</span>&#160;<span class="preprocessor">#define DMA_WR_CITER_ELINKYES(base, index, value) (DMA_CITER_ELINKYES_REG(base, index) = (value))</span></div><div class="line"><a name="l22195"></a><span class="lineno">22195</span>&#160;<span class="preprocessor">#define DMA_RMW_CITER_ELINKYES(base, index, mask, value) (DMA_WR_CITER_ELINKYES(base, index, (DMA_RD_CITER_ELINKYES(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l22196"></a><span class="lineno">22196</span>&#160;<span class="preprocessor">#define DMA_SET_CITER_ELINKYES(base, index, value) (DMA_WR_CITER_ELINKYES(base, index, DMA_RD_CITER_ELINKYES(base, index) |  (value)))</span></div><div class="line"><a name="l22197"></a><span class="lineno">22197</span>&#160;<span class="preprocessor">#define DMA_CLR_CITER_ELINKYES(base, index, value) (DMA_WR_CITER_ELINKYES(base, index, DMA_RD_CITER_ELINKYES(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l22198"></a><span class="lineno">22198</span>&#160;<span class="preprocessor">#define DMA_TOG_CITER_ELINKYES(base, index, value) (DMA_WR_CITER_ELINKYES(base, index, DMA_RD_CITER_ELINKYES(base, index) ^  (value)))</span></div><div class="line"><a name="l22199"></a><span class="lineno">22199</span>&#160;</div><div class="line"><a name="l22201"></a><span class="lineno">22201</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l22202"></a><span class="lineno">22202</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_CITER_ELINKYES bitfields</span></div><div class="line"><a name="l22203"></a><span class="lineno">22203</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l22204"></a><span class="lineno">22204</span>&#160;</div><div class="line"><a name="l22221"></a><span class="lineno">22221</span>&#160;<span class="preprocessor">#define DMA_RD_CITER_ELINKYES_CITER(base, index) ((DMA_CITER_ELINKYES_REG(base, index) &amp; DMA_CITER_ELINKYES_CITER_MASK) &gt;&gt; DMA_CITER_ELINKYES_CITER_SHIFT)</span></div><div class="line"><a name="l22222"></a><span class="lineno">22222</span>&#160;<span class="preprocessor">#define DMA_BRD_CITER_ELINKYES_CITER(base, index) (DMA_RD_CITER_ELINKYES_CITER(base, index))</span></div><div class="line"><a name="l22223"></a><span class="lineno">22223</span>&#160;</div><div class="line"><a name="l22225"></a><span class="lineno">22225</span>&#160;<span class="preprocessor">#define DMA_WR_CITER_ELINKYES_CITER(base, index, value) (DMA_RMW_CITER_ELINKYES(base, index, DMA_CITER_ELINKYES_CITER_MASK, DMA_CITER_ELINKYES_CITER(value)))</span></div><div class="line"><a name="l22226"></a><span class="lineno">22226</span>&#160;<span class="preprocessor">#define DMA_BWR_CITER_ELINKYES_CITER(base, index, value) (DMA_WR_CITER_ELINKYES_CITER(base, index, value))</span></div><div class="line"><a name="l22227"></a><span class="lineno">22227</span>&#160;</div><div class="line"><a name="l22238"></a><span class="lineno">22238</span>&#160;<span class="preprocessor">#define DMA_RD_CITER_ELINKYES_LINKCH(base, index) ((DMA_CITER_ELINKYES_REG(base, index) &amp; DMA_CITER_ELINKYES_LINKCH_MASK) &gt;&gt; DMA_CITER_ELINKYES_LINKCH_SHIFT)</span></div><div class="line"><a name="l22239"></a><span class="lineno">22239</span>&#160;<span class="preprocessor">#define DMA_BRD_CITER_ELINKYES_LINKCH(base, index) (DMA_RD_CITER_ELINKYES_LINKCH(base, index))</span></div><div class="line"><a name="l22240"></a><span class="lineno">22240</span>&#160;</div><div class="line"><a name="l22242"></a><span class="lineno">22242</span>&#160;<span class="preprocessor">#define DMA_WR_CITER_ELINKYES_LINKCH(base, index, value) (DMA_RMW_CITER_ELINKYES(base, index, DMA_CITER_ELINKYES_LINKCH_MASK, DMA_CITER_ELINKYES_LINKCH(value)))</span></div><div class="line"><a name="l22243"></a><span class="lineno">22243</span>&#160;<span class="preprocessor">#define DMA_BWR_CITER_ELINKYES_LINKCH(base, index, value) (DMA_WR_CITER_ELINKYES_LINKCH(base, index, value))</span></div><div class="line"><a name="l22244"></a><span class="lineno">22244</span>&#160;</div><div class="line"><a name="l22264"></a><span class="lineno">22264</span>&#160;<span class="preprocessor">#define DMA_RD_CITER_ELINKYES_ELINK(base, index) ((DMA_CITER_ELINKYES_REG(base, index) &amp; DMA_CITER_ELINKYES_ELINK_MASK) &gt;&gt; DMA_CITER_ELINKYES_ELINK_SHIFT)</span></div><div class="line"><a name="l22265"></a><span class="lineno">22265</span>&#160;<span class="preprocessor">#define DMA_BRD_CITER_ELINKYES_ELINK(base, index) (BITBAND_ACCESS16(&amp;DMA_CITER_ELINKYES_REG(base, index), DMA_CITER_ELINKYES_ELINK_SHIFT))</span></div><div class="line"><a name="l22266"></a><span class="lineno">22266</span>&#160;</div><div class="line"><a name="l22268"></a><span class="lineno">22268</span>&#160;<span class="preprocessor">#define DMA_WR_CITER_ELINKYES_ELINK(base, index, value) (DMA_RMW_CITER_ELINKYES(base, index, DMA_CITER_ELINKYES_ELINK_MASK, DMA_CITER_ELINKYES_ELINK(value)))</span></div><div class="line"><a name="l22269"></a><span class="lineno">22269</span>&#160;<span class="preprocessor">#define DMA_BWR_CITER_ELINKYES_ELINK(base, index, value) (BITBAND_ACCESS16(&amp;DMA_CITER_ELINKYES_REG(base, index), DMA_CITER_ELINKYES_ELINK_SHIFT) = (value))</span></div><div class="line"><a name="l22270"></a><span class="lineno">22270</span>&#160;</div><div class="line"><a name="l22285"></a><span class="lineno">22285</span>&#160;<span class="preprocessor">#define DMA_RD_DLAST_SGA(base, index) (DMA_DLAST_SGA_REG(base, index))</span></div><div class="line"><a name="l22286"></a><span class="lineno">22286</span>&#160;<span class="preprocessor">#define DMA_WR_DLAST_SGA(base, index, value) (DMA_DLAST_SGA_REG(base, index) = (value))</span></div><div class="line"><a name="l22287"></a><span class="lineno">22287</span>&#160;<span class="preprocessor">#define DMA_RMW_DLAST_SGA(base, index, mask, value) (DMA_WR_DLAST_SGA(base, index, (DMA_RD_DLAST_SGA(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l22288"></a><span class="lineno">22288</span>&#160;<span class="preprocessor">#define DMA_SET_DLAST_SGA(base, index, value) (DMA_WR_DLAST_SGA(base, index, DMA_RD_DLAST_SGA(base, index) |  (value)))</span></div><div class="line"><a name="l22289"></a><span class="lineno">22289</span>&#160;<span class="preprocessor">#define DMA_CLR_DLAST_SGA(base, index, value) (DMA_WR_DLAST_SGA(base, index, DMA_RD_DLAST_SGA(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l22290"></a><span class="lineno">22290</span>&#160;<span class="preprocessor">#define DMA_TOG_DLAST_SGA(base, index, value) (DMA_WR_DLAST_SGA(base, index, DMA_RD_DLAST_SGA(base, index) ^  (value)))</span></div><div class="line"><a name="l22291"></a><span class="lineno">22291</span>&#160;</div><div class="line"><a name="l22306"></a><span class="lineno">22306</span>&#160;<span class="preprocessor">#define DMA_RD_CSR(base, index)  (DMA_CSR_REG(base, index))</span></div><div class="line"><a name="l22307"></a><span class="lineno">22307</span>&#160;<span class="preprocessor">#define DMA_WR_CSR(base, index, value) (DMA_CSR_REG(base, index) = (value))</span></div><div class="line"><a name="l22308"></a><span class="lineno">22308</span>&#160;<span class="preprocessor">#define DMA_RMW_CSR(base, index, mask, value) (DMA_WR_CSR(base, index, (DMA_RD_CSR(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l22309"></a><span class="lineno">22309</span>&#160;<span class="preprocessor">#define DMA_SET_CSR(base, index, value) (DMA_WR_CSR(base, index, DMA_RD_CSR(base, index) |  (value)))</span></div><div class="line"><a name="l22310"></a><span class="lineno">22310</span>&#160;<span class="preprocessor">#define DMA_CLR_CSR(base, index, value) (DMA_WR_CSR(base, index, DMA_RD_CSR(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l22311"></a><span class="lineno">22311</span>&#160;<span class="preprocessor">#define DMA_TOG_CSR(base, index, value) (DMA_WR_CSR(base, index, DMA_RD_CSR(base, index) ^  (value)))</span></div><div class="line"><a name="l22312"></a><span class="lineno">22312</span>&#160;</div><div class="line"><a name="l22314"></a><span class="lineno">22314</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l22315"></a><span class="lineno">22315</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_CSR bitfields</span></div><div class="line"><a name="l22316"></a><span class="lineno">22316</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l22317"></a><span class="lineno">22317</span>&#160;</div><div class="line"><a name="l22331"></a><span class="lineno">22331</span>&#160;<span class="preprocessor">#define DMA_RD_CSR_START(base, index) ((DMA_CSR_REG(base, index) &amp; DMA_CSR_START_MASK) &gt;&gt; DMA_CSR_START_SHIFT)</span></div><div class="line"><a name="l22332"></a><span class="lineno">22332</span>&#160;<span class="preprocessor">#define DMA_BRD_CSR_START(base, index) (BITBAND_ACCESS16(&amp;DMA_CSR_REG(base, index), DMA_CSR_START_SHIFT))</span></div><div class="line"><a name="l22333"></a><span class="lineno">22333</span>&#160;</div><div class="line"><a name="l22335"></a><span class="lineno">22335</span>&#160;<span class="preprocessor">#define DMA_WR_CSR_START(base, index, value) (DMA_RMW_CSR(base, index, DMA_CSR_START_MASK, DMA_CSR_START(value)))</span></div><div class="line"><a name="l22336"></a><span class="lineno">22336</span>&#160;<span class="preprocessor">#define DMA_BWR_CSR_START(base, index, value) (BITBAND_ACCESS16(&amp;DMA_CSR_REG(base, index), DMA_CSR_START_SHIFT) = (value))</span></div><div class="line"><a name="l22337"></a><span class="lineno">22337</span>&#160;</div><div class="line"><a name="l22352"></a><span class="lineno">22352</span>&#160;<span class="preprocessor">#define DMA_RD_CSR_INTMAJOR(base, index) ((DMA_CSR_REG(base, index) &amp; DMA_CSR_INTMAJOR_MASK) &gt;&gt; DMA_CSR_INTMAJOR_SHIFT)</span></div><div class="line"><a name="l22353"></a><span class="lineno">22353</span>&#160;<span class="preprocessor">#define DMA_BRD_CSR_INTMAJOR(base, index) (BITBAND_ACCESS16(&amp;DMA_CSR_REG(base, index), DMA_CSR_INTMAJOR_SHIFT))</span></div><div class="line"><a name="l22354"></a><span class="lineno">22354</span>&#160;</div><div class="line"><a name="l22356"></a><span class="lineno">22356</span>&#160;<span class="preprocessor">#define DMA_WR_CSR_INTMAJOR(base, index, value) (DMA_RMW_CSR(base, index, DMA_CSR_INTMAJOR_MASK, DMA_CSR_INTMAJOR(value)))</span></div><div class="line"><a name="l22357"></a><span class="lineno">22357</span>&#160;<span class="preprocessor">#define DMA_BWR_CSR_INTMAJOR(base, index, value) (BITBAND_ACCESS16(&amp;DMA_CSR_REG(base, index), DMA_CSR_INTMAJOR_SHIFT) = (value))</span></div><div class="line"><a name="l22358"></a><span class="lineno">22358</span>&#160;</div><div class="line"><a name="l22377"></a><span class="lineno">22377</span>&#160;<span class="preprocessor">#define DMA_RD_CSR_INTHALF(base, index) ((DMA_CSR_REG(base, index) &amp; DMA_CSR_INTHALF_MASK) &gt;&gt; DMA_CSR_INTHALF_SHIFT)</span></div><div class="line"><a name="l22378"></a><span class="lineno">22378</span>&#160;<span class="preprocessor">#define DMA_BRD_CSR_INTHALF(base, index) (BITBAND_ACCESS16(&amp;DMA_CSR_REG(base, index), DMA_CSR_INTHALF_SHIFT))</span></div><div class="line"><a name="l22379"></a><span class="lineno">22379</span>&#160;</div><div class="line"><a name="l22381"></a><span class="lineno">22381</span>&#160;<span class="preprocessor">#define DMA_WR_CSR_INTHALF(base, index, value) (DMA_RMW_CSR(base, index, DMA_CSR_INTHALF_MASK, DMA_CSR_INTHALF(value)))</span></div><div class="line"><a name="l22382"></a><span class="lineno">22382</span>&#160;<span class="preprocessor">#define DMA_BWR_CSR_INTHALF(base, index, value) (BITBAND_ACCESS16(&amp;DMA_CSR_REG(base, index), DMA_CSR_INTHALF_SHIFT) = (value))</span></div><div class="line"><a name="l22383"></a><span class="lineno">22383</span>&#160;</div><div class="line"><a name="l22397"></a><span class="lineno">22397</span>&#160;<span class="preprocessor">#define DMA_RD_CSR_DREQ(base, index) ((DMA_CSR_REG(base, index) &amp; DMA_CSR_DREQ_MASK) &gt;&gt; DMA_CSR_DREQ_SHIFT)</span></div><div class="line"><a name="l22398"></a><span class="lineno">22398</span>&#160;<span class="preprocessor">#define DMA_BRD_CSR_DREQ(base, index) (BITBAND_ACCESS16(&amp;DMA_CSR_REG(base, index), DMA_CSR_DREQ_SHIFT))</span></div><div class="line"><a name="l22399"></a><span class="lineno">22399</span>&#160;</div><div class="line"><a name="l22401"></a><span class="lineno">22401</span>&#160;<span class="preprocessor">#define DMA_WR_CSR_DREQ(base, index, value) (DMA_RMW_CSR(base, index, DMA_CSR_DREQ_MASK, DMA_CSR_DREQ(value)))</span></div><div class="line"><a name="l22402"></a><span class="lineno">22402</span>&#160;<span class="preprocessor">#define DMA_BWR_CSR_DREQ(base, index, value) (BITBAND_ACCESS16(&amp;DMA_CSR_REG(base, index), DMA_CSR_DREQ_SHIFT) = (value))</span></div><div class="line"><a name="l22403"></a><span class="lineno">22403</span>&#160;</div><div class="line"><a name="l22423"></a><span class="lineno">22423</span>&#160;<span class="preprocessor">#define DMA_RD_CSR_ESG(base, index) ((DMA_CSR_REG(base, index) &amp; DMA_CSR_ESG_MASK) &gt;&gt; DMA_CSR_ESG_SHIFT)</span></div><div class="line"><a name="l22424"></a><span class="lineno">22424</span>&#160;<span class="preprocessor">#define DMA_BRD_CSR_ESG(base, index) (BITBAND_ACCESS16(&amp;DMA_CSR_REG(base, index), DMA_CSR_ESG_SHIFT))</span></div><div class="line"><a name="l22425"></a><span class="lineno">22425</span>&#160;</div><div class="line"><a name="l22427"></a><span class="lineno">22427</span>&#160;<span class="preprocessor">#define DMA_WR_CSR_ESG(base, index, value) (DMA_RMW_CSR(base, index, DMA_CSR_ESG_MASK, DMA_CSR_ESG(value)))</span></div><div class="line"><a name="l22428"></a><span class="lineno">22428</span>&#160;<span class="preprocessor">#define DMA_BWR_CSR_ESG(base, index, value) (BITBAND_ACCESS16(&amp;DMA_CSR_REG(base, index), DMA_CSR_ESG_SHIFT) = (value))</span></div><div class="line"><a name="l22429"></a><span class="lineno">22429</span>&#160;</div><div class="line"><a name="l22446"></a><span class="lineno">22446</span>&#160;<span class="preprocessor">#define DMA_RD_CSR_MAJORELINK(base, index) ((DMA_CSR_REG(base, index) &amp; DMA_CSR_MAJORELINK_MASK) &gt;&gt; DMA_CSR_MAJORELINK_SHIFT)</span></div><div class="line"><a name="l22447"></a><span class="lineno">22447</span>&#160;<span class="preprocessor">#define DMA_BRD_CSR_MAJORELINK(base, index) (BITBAND_ACCESS16(&amp;DMA_CSR_REG(base, index), DMA_CSR_MAJORELINK_SHIFT))</span></div><div class="line"><a name="l22448"></a><span class="lineno">22448</span>&#160;</div><div class="line"><a name="l22450"></a><span class="lineno">22450</span>&#160;<span class="preprocessor">#define DMA_WR_CSR_MAJORELINK(base, index, value) (DMA_RMW_CSR(base, index, DMA_CSR_MAJORELINK_MASK, DMA_CSR_MAJORELINK(value)))</span></div><div class="line"><a name="l22451"></a><span class="lineno">22451</span>&#160;<span class="preprocessor">#define DMA_BWR_CSR_MAJORELINK(base, index, value) (BITBAND_ACCESS16(&amp;DMA_CSR_REG(base, index), DMA_CSR_MAJORELINK_SHIFT) = (value))</span></div><div class="line"><a name="l22452"></a><span class="lineno">22452</span>&#160;</div><div class="line"><a name="l22463"></a><span class="lineno">22463</span>&#160;<span class="preprocessor">#define DMA_RD_CSR_ACTIVE(base, index) ((DMA_CSR_REG(base, index) &amp; DMA_CSR_ACTIVE_MASK) &gt;&gt; DMA_CSR_ACTIVE_SHIFT)</span></div><div class="line"><a name="l22464"></a><span class="lineno">22464</span>&#160;<span class="preprocessor">#define DMA_BRD_CSR_ACTIVE(base, index) (BITBAND_ACCESS16(&amp;DMA_CSR_REG(base, index), DMA_CSR_ACTIVE_SHIFT))</span></div><div class="line"><a name="l22465"></a><span class="lineno">22465</span>&#160;</div><div class="line"><a name="l22467"></a><span class="lineno">22467</span>&#160;<span class="preprocessor">#define DMA_WR_CSR_ACTIVE(base, index, value) (DMA_RMW_CSR(base, index, DMA_CSR_ACTIVE_MASK, DMA_CSR_ACTIVE(value)))</span></div><div class="line"><a name="l22468"></a><span class="lineno">22468</span>&#160;<span class="preprocessor">#define DMA_BWR_CSR_ACTIVE(base, index, value) (BITBAND_ACCESS16(&amp;DMA_CSR_REG(base, index), DMA_CSR_ACTIVE_SHIFT) = (value))</span></div><div class="line"><a name="l22469"></a><span class="lineno">22469</span>&#160;</div><div class="line"><a name="l22481"></a><span class="lineno">22481</span>&#160;<span class="preprocessor">#define DMA_RD_CSR_DONE(base, index) ((DMA_CSR_REG(base, index) &amp; DMA_CSR_DONE_MASK) &gt;&gt; DMA_CSR_DONE_SHIFT)</span></div><div class="line"><a name="l22482"></a><span class="lineno">22482</span>&#160;<span class="preprocessor">#define DMA_BRD_CSR_DONE(base, index) (BITBAND_ACCESS16(&amp;DMA_CSR_REG(base, index), DMA_CSR_DONE_SHIFT))</span></div><div class="line"><a name="l22483"></a><span class="lineno">22483</span>&#160;</div><div class="line"><a name="l22485"></a><span class="lineno">22485</span>&#160;<span class="preprocessor">#define DMA_WR_CSR_DONE(base, index, value) (DMA_RMW_CSR(base, index, DMA_CSR_DONE_MASK, DMA_CSR_DONE(value)))</span></div><div class="line"><a name="l22486"></a><span class="lineno">22486</span>&#160;<span class="preprocessor">#define DMA_BWR_CSR_DONE(base, index, value) (BITBAND_ACCESS16(&amp;DMA_CSR_REG(base, index), DMA_CSR_DONE_SHIFT) = (value))</span></div><div class="line"><a name="l22487"></a><span class="lineno">22487</span>&#160;</div><div class="line"><a name="l22499"></a><span class="lineno">22499</span>&#160;<span class="preprocessor">#define DMA_RD_CSR_MAJORLINKCH(base, index) ((DMA_CSR_REG(base, index) &amp; DMA_CSR_MAJORLINKCH_MASK) &gt;&gt; DMA_CSR_MAJORLINKCH_SHIFT)</span></div><div class="line"><a name="l22500"></a><span class="lineno">22500</span>&#160;<span class="preprocessor">#define DMA_BRD_CSR_MAJORLINKCH(base, index) (DMA_RD_CSR_MAJORLINKCH(base, index))</span></div><div class="line"><a name="l22501"></a><span class="lineno">22501</span>&#160;</div><div class="line"><a name="l22503"></a><span class="lineno">22503</span>&#160;<span class="preprocessor">#define DMA_WR_CSR_MAJORLINKCH(base, index, value) (DMA_RMW_CSR(base, index, DMA_CSR_MAJORLINKCH_MASK, DMA_CSR_MAJORLINKCH(value)))</span></div><div class="line"><a name="l22504"></a><span class="lineno">22504</span>&#160;<span class="preprocessor">#define DMA_BWR_CSR_MAJORLINKCH(base, index, value) (DMA_WR_CSR_MAJORLINKCH(base, index, value))</span></div><div class="line"><a name="l22505"></a><span class="lineno">22505</span>&#160;</div><div class="line"><a name="l22527"></a><span class="lineno">22527</span>&#160;<span class="preprocessor">#define DMA_RD_CSR_BWC(base, index) ((DMA_CSR_REG(base, index) &amp; DMA_CSR_BWC_MASK) &gt;&gt; DMA_CSR_BWC_SHIFT)</span></div><div class="line"><a name="l22528"></a><span class="lineno">22528</span>&#160;<span class="preprocessor">#define DMA_BRD_CSR_BWC(base, index) (DMA_RD_CSR_BWC(base, index))</span></div><div class="line"><a name="l22529"></a><span class="lineno">22529</span>&#160;</div><div class="line"><a name="l22531"></a><span class="lineno">22531</span>&#160;<span class="preprocessor">#define DMA_WR_CSR_BWC(base, index, value) (DMA_RMW_CSR(base, index, DMA_CSR_BWC_MASK, DMA_CSR_BWC(value)))</span></div><div class="line"><a name="l22532"></a><span class="lineno">22532</span>&#160;<span class="preprocessor">#define DMA_BWR_CSR_BWC(base, index, value) (DMA_WR_CSR_BWC(base, index, value))</span></div><div class="line"><a name="l22533"></a><span class="lineno">22533</span>&#160;</div><div class="line"><a name="l22551"></a><span class="lineno">22551</span>&#160;<span class="preprocessor">#define DMA_RD_BITER_ELINKYES(base, index) (DMA_BITER_ELINKYES_REG(base, index))</span></div><div class="line"><a name="l22552"></a><span class="lineno">22552</span>&#160;<span class="preprocessor">#define DMA_WR_BITER_ELINKYES(base, index, value) (DMA_BITER_ELINKYES_REG(base, index) = (value))</span></div><div class="line"><a name="l22553"></a><span class="lineno">22553</span>&#160;<span class="preprocessor">#define DMA_RMW_BITER_ELINKYES(base, index, mask, value) (DMA_WR_BITER_ELINKYES(base, index, (DMA_RD_BITER_ELINKYES(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l22554"></a><span class="lineno">22554</span>&#160;<span class="preprocessor">#define DMA_SET_BITER_ELINKYES(base, index, value) (DMA_WR_BITER_ELINKYES(base, index, DMA_RD_BITER_ELINKYES(base, index) |  (value)))</span></div><div class="line"><a name="l22555"></a><span class="lineno">22555</span>&#160;<span class="preprocessor">#define DMA_CLR_BITER_ELINKYES(base, index, value) (DMA_WR_BITER_ELINKYES(base, index, DMA_RD_BITER_ELINKYES(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l22556"></a><span class="lineno">22556</span>&#160;<span class="preprocessor">#define DMA_TOG_BITER_ELINKYES(base, index, value) (DMA_WR_BITER_ELINKYES(base, index, DMA_RD_BITER_ELINKYES(base, index) ^  (value)))</span></div><div class="line"><a name="l22557"></a><span class="lineno">22557</span>&#160;</div><div class="line"><a name="l22559"></a><span class="lineno">22559</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l22560"></a><span class="lineno">22560</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_BITER_ELINKYES bitfields</span></div><div class="line"><a name="l22561"></a><span class="lineno">22561</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l22562"></a><span class="lineno">22562</span>&#160;</div><div class="line"><a name="l22578"></a><span class="lineno">22578</span>&#160;<span class="preprocessor">#define DMA_RD_BITER_ELINKYES_BITER(base, index) ((DMA_BITER_ELINKYES_REG(base, index) &amp; DMA_BITER_ELINKYES_BITER_MASK) &gt;&gt; DMA_BITER_ELINKYES_BITER_SHIFT)</span></div><div class="line"><a name="l22579"></a><span class="lineno">22579</span>&#160;<span class="preprocessor">#define DMA_BRD_BITER_ELINKYES_BITER(base, index) (DMA_RD_BITER_ELINKYES_BITER(base, index))</span></div><div class="line"><a name="l22580"></a><span class="lineno">22580</span>&#160;</div><div class="line"><a name="l22582"></a><span class="lineno">22582</span>&#160;<span class="preprocessor">#define DMA_WR_BITER_ELINKYES_BITER(base, index, value) (DMA_RMW_BITER_ELINKYES(base, index, DMA_BITER_ELINKYES_BITER_MASK, DMA_BITER_ELINKYES_BITER(value)))</span></div><div class="line"><a name="l22583"></a><span class="lineno">22583</span>&#160;<span class="preprocessor">#define DMA_BWR_BITER_ELINKYES_BITER(base, index, value) (DMA_WR_BITER_ELINKYES_BITER(base, index, value))</span></div><div class="line"><a name="l22584"></a><span class="lineno">22584</span>&#160;</div><div class="line"><a name="l22599"></a><span class="lineno">22599</span>&#160;<span class="preprocessor">#define DMA_RD_BITER_ELINKYES_LINKCH(base, index) ((DMA_BITER_ELINKYES_REG(base, index) &amp; DMA_BITER_ELINKYES_LINKCH_MASK) &gt;&gt; DMA_BITER_ELINKYES_LINKCH_SHIFT)</span></div><div class="line"><a name="l22600"></a><span class="lineno">22600</span>&#160;<span class="preprocessor">#define DMA_BRD_BITER_ELINKYES_LINKCH(base, index) (DMA_RD_BITER_ELINKYES_LINKCH(base, index))</span></div><div class="line"><a name="l22601"></a><span class="lineno">22601</span>&#160;</div><div class="line"><a name="l22603"></a><span class="lineno">22603</span>&#160;<span class="preprocessor">#define DMA_WR_BITER_ELINKYES_LINKCH(base, index, value) (DMA_RMW_BITER_ELINKYES(base, index, DMA_BITER_ELINKYES_LINKCH_MASK, DMA_BITER_ELINKYES_LINKCH(value)))</span></div><div class="line"><a name="l22604"></a><span class="lineno">22604</span>&#160;<span class="preprocessor">#define DMA_BWR_BITER_ELINKYES_LINKCH(base, index, value) (DMA_WR_BITER_ELINKYES_LINKCH(base, index, value))</span></div><div class="line"><a name="l22605"></a><span class="lineno">22605</span>&#160;</div><div class="line"><a name="l22627"></a><span class="lineno">22627</span>&#160;<span class="preprocessor">#define DMA_RD_BITER_ELINKYES_ELINK(base, index) ((DMA_BITER_ELINKYES_REG(base, index) &amp; DMA_BITER_ELINKYES_ELINK_MASK) &gt;&gt; DMA_BITER_ELINKYES_ELINK_SHIFT)</span></div><div class="line"><a name="l22628"></a><span class="lineno">22628</span>&#160;<span class="preprocessor">#define DMA_BRD_BITER_ELINKYES_ELINK(base, index) (BITBAND_ACCESS16(&amp;DMA_BITER_ELINKYES_REG(base, index), DMA_BITER_ELINKYES_ELINK_SHIFT))</span></div><div class="line"><a name="l22629"></a><span class="lineno">22629</span>&#160;</div><div class="line"><a name="l22631"></a><span class="lineno">22631</span>&#160;<span class="preprocessor">#define DMA_WR_BITER_ELINKYES_ELINK(base, index, value) (DMA_RMW_BITER_ELINKYES(base, index, DMA_BITER_ELINKYES_ELINK_MASK, DMA_BITER_ELINKYES_ELINK(value)))</span></div><div class="line"><a name="l22632"></a><span class="lineno">22632</span>&#160;<span class="preprocessor">#define DMA_BWR_BITER_ELINKYES_ELINK(base, index, value) (BITBAND_ACCESS16(&amp;DMA_BITER_ELINKYES_REG(base, index), DMA_BITER_ELINKYES_ELINK_SHIFT) = (value))</span></div><div class="line"><a name="l22633"></a><span class="lineno">22633</span>&#160;</div><div class="line"><a name="l22651"></a><span class="lineno">22651</span>&#160;<span class="preprocessor">#define DMA_RD_BITER_ELINKNO(base, index) (DMA_BITER_ELINKNO_REG(base, index))</span></div><div class="line"><a name="l22652"></a><span class="lineno">22652</span>&#160;<span class="preprocessor">#define DMA_WR_BITER_ELINKNO(base, index, value) (DMA_BITER_ELINKNO_REG(base, index) = (value))</span></div><div class="line"><a name="l22653"></a><span class="lineno">22653</span>&#160;<span class="preprocessor">#define DMA_RMW_BITER_ELINKNO(base, index, mask, value) (DMA_WR_BITER_ELINKNO(base, index, (DMA_RD_BITER_ELINKNO(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l22654"></a><span class="lineno">22654</span>&#160;<span class="preprocessor">#define DMA_SET_BITER_ELINKNO(base, index, value) (DMA_WR_BITER_ELINKNO(base, index, DMA_RD_BITER_ELINKNO(base, index) |  (value)))</span></div><div class="line"><a name="l22655"></a><span class="lineno">22655</span>&#160;<span class="preprocessor">#define DMA_CLR_BITER_ELINKNO(base, index, value) (DMA_WR_BITER_ELINKNO(base, index, DMA_RD_BITER_ELINKNO(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l22656"></a><span class="lineno">22656</span>&#160;<span class="preprocessor">#define DMA_TOG_BITER_ELINKNO(base, index, value) (DMA_WR_BITER_ELINKNO(base, index, DMA_RD_BITER_ELINKNO(base, index) ^  (value)))</span></div><div class="line"><a name="l22657"></a><span class="lineno">22657</span>&#160;</div><div class="line"><a name="l22659"></a><span class="lineno">22659</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l22660"></a><span class="lineno">22660</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_BITER_ELINKNO bitfields</span></div><div class="line"><a name="l22661"></a><span class="lineno">22661</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l22662"></a><span class="lineno">22662</span>&#160;</div><div class="line"><a name="l22678"></a><span class="lineno">22678</span>&#160;<span class="preprocessor">#define DMA_RD_BITER_ELINKNO_BITER(base, index) ((DMA_BITER_ELINKNO_REG(base, index) &amp; DMA_BITER_ELINKNO_BITER_MASK) &gt;&gt; DMA_BITER_ELINKNO_BITER_SHIFT)</span></div><div class="line"><a name="l22679"></a><span class="lineno">22679</span>&#160;<span class="preprocessor">#define DMA_BRD_BITER_ELINKNO_BITER(base, index) (DMA_RD_BITER_ELINKNO_BITER(base, index))</span></div><div class="line"><a name="l22680"></a><span class="lineno">22680</span>&#160;</div><div class="line"><a name="l22682"></a><span class="lineno">22682</span>&#160;<span class="preprocessor">#define DMA_WR_BITER_ELINKNO_BITER(base, index, value) (DMA_RMW_BITER_ELINKNO(base, index, DMA_BITER_ELINKNO_BITER_MASK, DMA_BITER_ELINKNO_BITER(value)))</span></div><div class="line"><a name="l22683"></a><span class="lineno">22683</span>&#160;<span class="preprocessor">#define DMA_BWR_BITER_ELINKNO_BITER(base, index, value) (DMA_WR_BITER_ELINKNO_BITER(base, index, value))</span></div><div class="line"><a name="l22684"></a><span class="lineno">22684</span>&#160;</div><div class="line"><a name="l22706"></a><span class="lineno">22706</span>&#160;<span class="preprocessor">#define DMA_RD_BITER_ELINKNO_ELINK(base, index) ((DMA_BITER_ELINKNO_REG(base, index) &amp; DMA_BITER_ELINKNO_ELINK_MASK) &gt;&gt; DMA_BITER_ELINKNO_ELINK_SHIFT)</span></div><div class="line"><a name="l22707"></a><span class="lineno">22707</span>&#160;<span class="preprocessor">#define DMA_BRD_BITER_ELINKNO_ELINK(base, index) (BITBAND_ACCESS16(&amp;DMA_BITER_ELINKNO_REG(base, index), DMA_BITER_ELINKNO_ELINK_SHIFT))</span></div><div class="line"><a name="l22708"></a><span class="lineno">22708</span>&#160;</div><div class="line"><a name="l22710"></a><span class="lineno">22710</span>&#160;<span class="preprocessor">#define DMA_WR_BITER_ELINKNO_ELINK(base, index, value) (DMA_RMW_BITER_ELINKNO(base, index, DMA_BITER_ELINKNO_ELINK_MASK, DMA_BITER_ELINKNO_ELINK(value)))</span></div><div class="line"><a name="l22711"></a><span class="lineno">22711</span>&#160;<span class="preprocessor">#define DMA_BWR_BITER_ELINKNO_ELINK(base, index, value) (BITBAND_ACCESS16(&amp;DMA_BITER_ELINKNO_REG(base, index), DMA_BITER_ELINKNO_ELINK_SHIFT) = (value))</span></div><div class="line"><a name="l22712"></a><span class="lineno">22712</span>&#160;</div><div class="line"><a name="l22715"></a><span class="lineno">22715</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l22716"></a><span class="lineno">22716</span>&#160;<span class="comment"> * Constants and macros for entire DMA_DCHPRIn register</span></div><div class="line"><a name="l22717"></a><span class="lineno">22717</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l22718"></a><span class="lineno">22718</span>&#160;<span class="preprocessor">#define DMA_DCHPRIn_INDEX(channel)          (((channel) &amp; ~0x03U) | (3 - ((channel) &amp; 0x03U)))</span></div><div class="line"><a name="l22719"></a><span class="lineno">22719</span>&#160;<span class="preprocessor">#define DMA_DCHPRIn_REG(base, index)        (((volatile uint8_t *)&amp;DMA_DCHPRI3_REG(base))[DMA_DCHPRIn_INDEX(index)])</span></div><div class="line"><a name="l22720"></a><span class="lineno">22720</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRIn(base, index)         (DMA_DCHPRIn_REG((base), (index)))</span></div><div class="line"><a name="l22721"></a><span class="lineno">22721</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRIn(base, index, value)  (DMA_DCHPRIn_REG((base), (index)) = (value))</span></div><div class="line"><a name="l22722"></a><span class="lineno">22722</span>&#160;<span class="preprocessor">#define DMA_SET_DCHPRIn(base, index, value) (DMA_WR_DCHPRIn((base), (index), DMA_RD_DCHPRIn((base), (index)) |  (value)))</span></div><div class="line"><a name="l22723"></a><span class="lineno">22723</span>&#160;<span class="preprocessor">#define DMA_CLR_DCHPRIn(base, index, value) (DMA_WR_DCHPRIn((base), (index), DMA_RD_DCHPRIn((base), (index)) &amp; ~(value)))</span></div><div class="line"><a name="l22724"></a><span class="lineno">22724</span>&#160;<span class="preprocessor">#define DMA_TOG_DCHPRIn(base, index, value) (DMA_WR_DCHPRIn((base), (index), DMA_RD_DCHPRIn((base), (index)) ^  (value)))</span></div><div class="line"><a name="l22725"></a><span class="lineno">22725</span>&#160;</div><div class="line"><a name="l22726"></a><span class="lineno">22726</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l22727"></a><span class="lineno">22727</span>&#160;<span class="comment"> * Register DMA_DCHPRIn, bit field CHPRI</span></div><div class="line"><a name="l22728"></a><span class="lineno">22728</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l22730"></a><span class="lineno">22730</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRIn_CHPRI(base, index) ((DMA_DCHPRIn_REG((base), (index)) &amp; DMA_DCHPRI0_CHPRI_MASK) &gt;&gt; DMA_DCHPRI0_CHPRI_SHIFT)</span></div><div class="line"><a name="l22731"></a><span class="lineno">22731</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRIn_CHPRI(base, index) (DMA_RD_DCHPRIn_CHPRI((base), (index)))</span></div><div class="line"><a name="l22732"></a><span class="lineno">22732</span>&#160;</div><div class="line"><a name="l22734"></a><span class="lineno">22734</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRIn_CHPRI(base, index, value) (DMA_WR_DCHPRIn((base), (index), (DMA_RD_DCHPRIn((base), (index)) &amp; ~DMA_DCHPRI0_CHPRI_MASK) | DMA_DCHPRI0_CHPRI(value)))</span></div><div class="line"><a name="l22735"></a><span class="lineno">22735</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRIn_CHPRI(base, index, value) (DMA_WR_DCHPRIn_CHPRI((base), (index), (value)))</span></div><div class="line"><a name="l22736"></a><span class="lineno">22736</span>&#160;</div><div class="line"><a name="l22737"></a><span class="lineno">22737</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l22738"></a><span class="lineno">22738</span>&#160;<span class="comment"> * Register DMA_DCHPRIn, bit field DPA</span></div><div class="line"><a name="l22739"></a><span class="lineno">22739</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l22741"></a><span class="lineno">22741</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRIn_DPA(base, index) ((DMA_DCHPRIn_REG((base), (index)) &amp; DMA_DCHPRI0_DPA_MASK) &gt;&gt; DMA_DCHPRI0_DPA_SHIFT)</span></div><div class="line"><a name="l22742"></a><span class="lineno">22742</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRIn_DPA(base, index) (BITBAND_ACCESS8(&amp;DMA_DCHPRIn_REG((base), (index)), DMA_DCHPRI0_DPA_SHIFT))</span></div><div class="line"><a name="l22743"></a><span class="lineno">22743</span>&#160;</div><div class="line"><a name="l22745"></a><span class="lineno">22745</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRIn_DPA(base, index, value) (DMA_WR_DCHPRIn((base), (index), (DMA_RD_DCHPRIn((base), (index)) &amp; ~DMA_DCHPRI0_DPA_MASK) | DMA_DCHPRI0_DPA(value)))</span></div><div class="line"><a name="l22746"></a><span class="lineno">22746</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRIn_DPA(base, index, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRIn_REG((base), (index)), DMA_DCHPRI0_DPA_SHIFT) = (value))</span></div><div class="line"><a name="l22747"></a><span class="lineno">22747</span>&#160;</div><div class="line"><a name="l22748"></a><span class="lineno">22748</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l22749"></a><span class="lineno">22749</span>&#160;<span class="comment"> * Register DMA_DCHPRIn, bit field ECP</span></div><div class="line"><a name="l22750"></a><span class="lineno">22750</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l22752"></a><span class="lineno">22752</span>&#160;<span class="preprocessor">#define DMA_RD_DCHPRIn_ECP(base, index) ((DMA_DCHPRIn_REG((base), (index)) &amp; DMA_DCHPRI0_ECP_MASK) &gt;&gt; DMA_DCHPRI0_ECP_SHIFT)</span></div><div class="line"><a name="l22753"></a><span class="lineno">22753</span>&#160;<span class="preprocessor">#define DMA_BRD_DCHPRIn_ECP(base, index) (BITBAND_ACCESS8(&amp;DMA_DCHPRIn_REG((base), (index)), DMA_DCHPRI0_ECP_SHIFT))</span></div><div class="line"><a name="l22754"></a><span class="lineno">22754</span>&#160;</div><div class="line"><a name="l22756"></a><span class="lineno">22756</span>&#160;<span class="preprocessor">#define DMA_WR_DCHPRIn_ECP(base, index, value) (DMA_WR_DCHPRIn((base), (index), (DMA_RD_DCHPRIn((base), (index)) &amp; ~DMA_DCHPRI0_ECP_MASK) | DMA_DCHPRI0_ECP(value)))</span></div><div class="line"><a name="l22757"></a><span class="lineno">22757</span>&#160;<span class="preprocessor">#define DMA_BWR_DCHPRIn_ECP(base, index, value) (BITBAND_ACCESS8(&amp;DMA_DCHPRIn_REG((base), (index)), DMA_DCHPRI0_ECP_SHIFT) = (value))</span></div><div class="line"><a name="l22758"></a><span class="lineno">22758</span>&#160;</div><div class="line"><a name="l22759"></a><span class="lineno">22759</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l22760"></a><span class="lineno">22760</span>&#160;<span class="comment"> * MK64F12 DMAMUX</span></div><div class="line"><a name="l22761"></a><span class="lineno">22761</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l22762"></a><span class="lineno">22762</span>&#160;<span class="comment"> * DMA channel multiplexor</span></div><div class="line"><a name="l22763"></a><span class="lineno">22763</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l22764"></a><span class="lineno">22764</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l22765"></a><span class="lineno">22765</span>&#160;<span class="comment"> * - DMAMUX_CHCFG - Channel Configuration register</span></div><div class="line"><a name="l22766"></a><span class="lineno">22766</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l22767"></a><span class="lineno">22767</span>&#160;</div><div class="line"><a name="l22768"></a><span class="lineno">22768</span>&#160;<span class="preprocessor">#define DMAMUX_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l22769"></a><span class="lineno">22769</span>&#160;<span class="preprocessor">#define DMAMUX_IDX (0U) </span></div><div class="line"><a name="l22791"></a><span class="lineno">22791</span>&#160;<span class="preprocessor">#define DMAMUX_RD_CHCFG(base, index) (DMAMUX_CHCFG_REG(base, index))</span></div><div class="line"><a name="l22792"></a><span class="lineno">22792</span>&#160;<span class="preprocessor">#define DMAMUX_WR_CHCFG(base, index, value) (DMAMUX_CHCFG_REG(base, index) = (value))</span></div><div class="line"><a name="l22793"></a><span class="lineno">22793</span>&#160;<span class="preprocessor">#define DMAMUX_RMW_CHCFG(base, index, mask, value) (DMAMUX_WR_CHCFG(base, index, (DMAMUX_RD_CHCFG(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l22794"></a><span class="lineno">22794</span>&#160;<span class="preprocessor">#define DMAMUX_SET_CHCFG(base, index, value) (DMAMUX_WR_CHCFG(base, index, DMAMUX_RD_CHCFG(base, index) |  (value)))</span></div><div class="line"><a name="l22795"></a><span class="lineno">22795</span>&#160;<span class="preprocessor">#define DMAMUX_CLR_CHCFG(base, index, value) (DMAMUX_WR_CHCFG(base, index, DMAMUX_RD_CHCFG(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l22796"></a><span class="lineno">22796</span>&#160;<span class="preprocessor">#define DMAMUX_TOG_CHCFG(base, index, value) (DMAMUX_WR_CHCFG(base, index, DMAMUX_RD_CHCFG(base, index) ^  (value)))</span></div><div class="line"><a name="l22797"></a><span class="lineno">22797</span>&#160;</div><div class="line"><a name="l22799"></a><span class="lineno">22799</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l22800"></a><span class="lineno">22800</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMAMUX_CHCFG bitfields</span></div><div class="line"><a name="l22801"></a><span class="lineno">22801</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l22802"></a><span class="lineno">22802</span>&#160;</div><div class="line"><a name="l22812"></a><span class="lineno">22812</span>&#160;<span class="preprocessor">#define DMAMUX_RD_CHCFG_SOURCE(base, index) ((DMAMUX_CHCFG_REG(base, index) &amp; DMAMUX_CHCFG_SOURCE_MASK) &gt;&gt; DMAMUX_CHCFG_SOURCE_SHIFT)</span></div><div class="line"><a name="l22813"></a><span class="lineno">22813</span>&#160;<span class="preprocessor">#define DMAMUX_BRD_CHCFG_SOURCE(base, index) (DMAMUX_RD_CHCFG_SOURCE(base, index))</span></div><div class="line"><a name="l22814"></a><span class="lineno">22814</span>&#160;</div><div class="line"><a name="l22816"></a><span class="lineno">22816</span>&#160;<span class="preprocessor">#define DMAMUX_WR_CHCFG_SOURCE(base, index, value) (DMAMUX_RMW_CHCFG(base, index, DMAMUX_CHCFG_SOURCE_MASK, DMAMUX_CHCFG_SOURCE(value)))</span></div><div class="line"><a name="l22817"></a><span class="lineno">22817</span>&#160;<span class="preprocessor">#define DMAMUX_BWR_CHCFG_SOURCE(base, index, value) (DMAMUX_WR_CHCFG_SOURCE(base, index, value))</span></div><div class="line"><a name="l22818"></a><span class="lineno">22818</span>&#160;</div><div class="line"><a name="l22834"></a><span class="lineno">22834</span>&#160;<span class="preprocessor">#define DMAMUX_RD_CHCFG_TRIG(base, index) ((DMAMUX_CHCFG_REG(base, index) &amp; DMAMUX_CHCFG_TRIG_MASK) &gt;&gt; DMAMUX_CHCFG_TRIG_SHIFT)</span></div><div class="line"><a name="l22835"></a><span class="lineno">22835</span>&#160;<span class="preprocessor">#define DMAMUX_BRD_CHCFG_TRIG(base, index) (BITBAND_ACCESS8(&amp;DMAMUX_CHCFG_REG(base, index), DMAMUX_CHCFG_TRIG_SHIFT))</span></div><div class="line"><a name="l22836"></a><span class="lineno">22836</span>&#160;</div><div class="line"><a name="l22838"></a><span class="lineno">22838</span>&#160;<span class="preprocessor">#define DMAMUX_WR_CHCFG_TRIG(base, index, value) (DMAMUX_RMW_CHCFG(base, index, DMAMUX_CHCFG_TRIG_MASK, DMAMUX_CHCFG_TRIG(value)))</span></div><div class="line"><a name="l22839"></a><span class="lineno">22839</span>&#160;<span class="preprocessor">#define DMAMUX_BWR_CHCFG_TRIG(base, index, value) (BITBAND_ACCESS8(&amp;DMAMUX_CHCFG_REG(base, index), DMAMUX_CHCFG_TRIG_SHIFT) = (value))</span></div><div class="line"><a name="l22840"></a><span class="lineno">22840</span>&#160;</div><div class="line"><a name="l22855"></a><span class="lineno">22855</span>&#160;<span class="preprocessor">#define DMAMUX_RD_CHCFG_ENBL(base, index) ((DMAMUX_CHCFG_REG(base, index) &amp; DMAMUX_CHCFG_ENBL_MASK) &gt;&gt; DMAMUX_CHCFG_ENBL_SHIFT)</span></div><div class="line"><a name="l22856"></a><span class="lineno">22856</span>&#160;<span class="preprocessor">#define DMAMUX_BRD_CHCFG_ENBL(base, index) (BITBAND_ACCESS8(&amp;DMAMUX_CHCFG_REG(base, index), DMAMUX_CHCFG_ENBL_SHIFT))</span></div><div class="line"><a name="l22857"></a><span class="lineno">22857</span>&#160;</div><div class="line"><a name="l22859"></a><span class="lineno">22859</span>&#160;<span class="preprocessor">#define DMAMUX_WR_CHCFG_ENBL(base, index, value) (DMAMUX_RMW_CHCFG(base, index, DMAMUX_CHCFG_ENBL_MASK, DMAMUX_CHCFG_ENBL(value)))</span></div><div class="line"><a name="l22860"></a><span class="lineno">22860</span>&#160;<span class="preprocessor">#define DMAMUX_BWR_CHCFG_ENBL(base, index, value) (BITBAND_ACCESS8(&amp;DMAMUX_CHCFG_REG(base, index), DMAMUX_CHCFG_ENBL_SHIFT) = (value))</span></div><div class="line"><a name="l22861"></a><span class="lineno">22861</span>&#160;</div><div class="line"><a name="l22863"></a><span class="lineno">22863</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l22864"></a><span class="lineno">22864</span>&#160;<span class="comment"> * MK64F12 ENET</span></div><div class="line"><a name="l22865"></a><span class="lineno">22865</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l22866"></a><span class="lineno">22866</span>&#160;<span class="comment"> * Ethernet MAC-NET Core</span></div><div class="line"><a name="l22867"></a><span class="lineno">22867</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l22868"></a><span class="lineno">22868</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l22869"></a><span class="lineno">22869</span>&#160;<span class="comment"> * - ENET_EIR - Interrupt Event Register</span></div><div class="line"><a name="l22870"></a><span class="lineno">22870</span>&#160;<span class="comment"> * - ENET_EIMR - Interrupt Mask Register</span></div><div class="line"><a name="l22871"></a><span class="lineno">22871</span>&#160;<span class="comment"> * - ENET_RDAR - Receive Descriptor Active Register</span></div><div class="line"><a name="l22872"></a><span class="lineno">22872</span>&#160;<span class="comment"> * - ENET_TDAR - Transmit Descriptor Active Register</span></div><div class="line"><a name="l22873"></a><span class="lineno">22873</span>&#160;<span class="comment"> * - ENET_ECR - Ethernet Control Register</span></div><div class="line"><a name="l22874"></a><span class="lineno">22874</span>&#160;<span class="comment"> * - ENET_MMFR - MII Management Frame Register</span></div><div class="line"><a name="l22875"></a><span class="lineno">22875</span>&#160;<span class="comment"> * - ENET_MSCR - MII Speed Control Register</span></div><div class="line"><a name="l22876"></a><span class="lineno">22876</span>&#160;<span class="comment"> * - ENET_MIBC - MIB Control Register</span></div><div class="line"><a name="l22877"></a><span class="lineno">22877</span>&#160;<span class="comment"> * - ENET_RCR - Receive Control Register</span></div><div class="line"><a name="l22878"></a><span class="lineno">22878</span>&#160;<span class="comment"> * - ENET_TCR - Transmit Control Register</span></div><div class="line"><a name="l22879"></a><span class="lineno">22879</span>&#160;<span class="comment"> * - ENET_PALR - Physical Address Lower Register</span></div><div class="line"><a name="l22880"></a><span class="lineno">22880</span>&#160;<span class="comment"> * - ENET_PAUR - Physical Address Upper Register</span></div><div class="line"><a name="l22881"></a><span class="lineno">22881</span>&#160;<span class="comment"> * - ENET_OPD - Opcode/Pause Duration Register</span></div><div class="line"><a name="l22882"></a><span class="lineno">22882</span>&#160;<span class="comment"> * - ENET_IAUR - Descriptor Individual Upper Address Register</span></div><div class="line"><a name="l22883"></a><span class="lineno">22883</span>&#160;<span class="comment"> * - ENET_IALR - Descriptor Individual Lower Address Register</span></div><div class="line"><a name="l22884"></a><span class="lineno">22884</span>&#160;<span class="comment"> * - ENET_GAUR - Descriptor Group Upper Address Register</span></div><div class="line"><a name="l22885"></a><span class="lineno">22885</span>&#160;<span class="comment"> * - ENET_GALR - Descriptor Group Lower Address Register</span></div><div class="line"><a name="l22886"></a><span class="lineno">22886</span>&#160;<span class="comment"> * - ENET_TFWR - Transmit FIFO Watermark Register</span></div><div class="line"><a name="l22887"></a><span class="lineno">22887</span>&#160;<span class="comment"> * - ENET_RDSR - Receive Descriptor Ring Start Register</span></div><div class="line"><a name="l22888"></a><span class="lineno">22888</span>&#160;<span class="comment"> * - ENET_TDSR - Transmit Buffer Descriptor Ring Start Register</span></div><div class="line"><a name="l22889"></a><span class="lineno">22889</span>&#160;<span class="comment"> * - ENET_MRBR - Maximum Receive Buffer Size Register</span></div><div class="line"><a name="l22890"></a><span class="lineno">22890</span>&#160;<span class="comment"> * - ENET_RSFL - Receive FIFO Section Full Threshold</span></div><div class="line"><a name="l22891"></a><span class="lineno">22891</span>&#160;<span class="comment"> * - ENET_RSEM - Receive FIFO Section Empty Threshold</span></div><div class="line"><a name="l22892"></a><span class="lineno">22892</span>&#160;<span class="comment"> * - ENET_RAEM - Receive FIFO Almost Empty Threshold</span></div><div class="line"><a name="l22893"></a><span class="lineno">22893</span>&#160;<span class="comment"> * - ENET_RAFL - Receive FIFO Almost Full Threshold</span></div><div class="line"><a name="l22894"></a><span class="lineno">22894</span>&#160;<span class="comment"> * - ENET_TSEM - Transmit FIFO Section Empty Threshold</span></div><div class="line"><a name="l22895"></a><span class="lineno">22895</span>&#160;<span class="comment"> * - ENET_TAEM - Transmit FIFO Almost Empty Threshold</span></div><div class="line"><a name="l22896"></a><span class="lineno">22896</span>&#160;<span class="comment"> * - ENET_TAFL - Transmit FIFO Almost Full Threshold</span></div><div class="line"><a name="l22897"></a><span class="lineno">22897</span>&#160;<span class="comment"> * - ENET_TIPG - Transmit Inter-Packet Gap</span></div><div class="line"><a name="l22898"></a><span class="lineno">22898</span>&#160;<span class="comment"> * - ENET_FTRL - Frame Truncation Length</span></div><div class="line"><a name="l22899"></a><span class="lineno">22899</span>&#160;<span class="comment"> * - ENET_TACC - Transmit Accelerator Function Configuration</span></div><div class="line"><a name="l22900"></a><span class="lineno">22900</span>&#160;<span class="comment"> * - ENET_RACC - Receive Accelerator Function Configuration</span></div><div class="line"><a name="l22901"></a><span class="lineno">22901</span>&#160;<span class="comment"> * - ENET_RMON_T_PACKETS - Tx Packet Count Statistic Register</span></div><div class="line"><a name="l22902"></a><span class="lineno">22902</span>&#160;<span class="comment"> * - ENET_RMON_T_BC_PKT - Tx Broadcast Packets Statistic Register</span></div><div class="line"><a name="l22903"></a><span class="lineno">22903</span>&#160;<span class="comment"> * - ENET_RMON_T_MC_PKT - Tx Multicast Packets Statistic Register</span></div><div class="line"><a name="l22904"></a><span class="lineno">22904</span>&#160;<span class="comment"> * - ENET_RMON_T_CRC_ALIGN - Tx Packets with CRC/Align Error Statistic Register</span></div><div class="line"><a name="l22905"></a><span class="lineno">22905</span>&#160;<span class="comment"> * - ENET_RMON_T_UNDERSIZE - Tx Packets Less Than Bytes and Good CRC Statistic Register</span></div><div class="line"><a name="l22906"></a><span class="lineno">22906</span>&#160;<span class="comment"> * - ENET_RMON_T_OVERSIZE - Tx Packets GT MAX_FL bytes and Good CRC Statistic Register</span></div><div class="line"><a name="l22907"></a><span class="lineno">22907</span>&#160;<span class="comment"> * - ENET_RMON_T_FRAG - Tx Packets Less Than 64 Bytes and Bad CRC Statistic Register</span></div><div class="line"><a name="l22908"></a><span class="lineno">22908</span>&#160;<span class="comment"> * - ENET_RMON_T_JAB - Tx Packets Greater Than MAX_FL bytes and Bad CRC Statistic Register</span></div><div class="line"><a name="l22909"></a><span class="lineno">22909</span>&#160;<span class="comment"> * - ENET_RMON_T_COL - Tx Collision Count Statistic Register</span></div><div class="line"><a name="l22910"></a><span class="lineno">22910</span>&#160;<span class="comment"> * - ENET_RMON_T_P64 - Tx 64-Byte Packets Statistic Register</span></div><div class="line"><a name="l22911"></a><span class="lineno">22911</span>&#160;<span class="comment"> * - ENET_RMON_T_P65TO127 - Tx 65- to 127-byte Packets Statistic Register</span></div><div class="line"><a name="l22912"></a><span class="lineno">22912</span>&#160;<span class="comment"> * - ENET_RMON_T_P128TO255 - Tx 128- to 255-byte Packets Statistic Register</span></div><div class="line"><a name="l22913"></a><span class="lineno">22913</span>&#160;<span class="comment"> * - ENET_RMON_T_P256TO511 - Tx 256- to 511-byte Packets Statistic Register</span></div><div class="line"><a name="l22914"></a><span class="lineno">22914</span>&#160;<span class="comment"> * - ENET_RMON_T_P512TO1023 - Tx 512- to 1023-byte Packets Statistic Register</span></div><div class="line"><a name="l22915"></a><span class="lineno">22915</span>&#160;<span class="comment"> * - ENET_RMON_T_P1024TO2047 - Tx 1024- to 2047-byte Packets Statistic Register</span></div><div class="line"><a name="l22916"></a><span class="lineno">22916</span>&#160;<span class="comment"> * - ENET_RMON_T_P_GTE2048 - Tx Packets Greater Than 2048 Bytes Statistic Register</span></div><div class="line"><a name="l22917"></a><span class="lineno">22917</span>&#160;<span class="comment"> * - ENET_RMON_T_OCTETS - Tx Octets Statistic Register</span></div><div class="line"><a name="l22918"></a><span class="lineno">22918</span>&#160;<span class="comment"> * - ENET_IEEE_T_FRAME_OK - Frames Transmitted OK Statistic Register</span></div><div class="line"><a name="l22919"></a><span class="lineno">22919</span>&#160;<span class="comment"> * - ENET_IEEE_T_1COL - Frames Transmitted with Single Collision Statistic Register</span></div><div class="line"><a name="l22920"></a><span class="lineno">22920</span>&#160;<span class="comment"> * - ENET_IEEE_T_MCOL - Frames Transmitted with Multiple Collisions Statistic Register</span></div><div class="line"><a name="l22921"></a><span class="lineno">22921</span>&#160;<span class="comment"> * - ENET_IEEE_T_DEF - Frames Transmitted after Deferral Delay Statistic Register</span></div><div class="line"><a name="l22922"></a><span class="lineno">22922</span>&#160;<span class="comment"> * - ENET_IEEE_T_LCOL - Frames Transmitted with Late Collision Statistic Register</span></div><div class="line"><a name="l22923"></a><span class="lineno">22923</span>&#160;<span class="comment"> * - ENET_IEEE_T_EXCOL - Frames Transmitted with Excessive Collisions Statistic Register</span></div><div class="line"><a name="l22924"></a><span class="lineno">22924</span>&#160;<span class="comment"> * - ENET_IEEE_T_MACERR - Frames Transmitted with Tx FIFO Underrun Statistic Register</span></div><div class="line"><a name="l22925"></a><span class="lineno">22925</span>&#160;<span class="comment"> * - ENET_IEEE_T_CSERR - Frames Transmitted with Carrier Sense Error Statistic Register</span></div><div class="line"><a name="l22926"></a><span class="lineno">22926</span>&#160;<span class="comment"> * - ENET_IEEE_T_FDXFC - Flow Control Pause Frames Transmitted Statistic Register</span></div><div class="line"><a name="l22927"></a><span class="lineno">22927</span>&#160;<span class="comment"> * - ENET_IEEE_T_OCTETS_OK - Octet Count for Frames Transmitted w/o Error Statistic Register</span></div><div class="line"><a name="l22928"></a><span class="lineno">22928</span>&#160;<span class="comment"> * - ENET_RMON_R_PACKETS - Rx Packet Count Statistic Register</span></div><div class="line"><a name="l22929"></a><span class="lineno">22929</span>&#160;<span class="comment"> * - ENET_RMON_R_BC_PKT - Rx Broadcast Packets Statistic Register</span></div><div class="line"><a name="l22930"></a><span class="lineno">22930</span>&#160;<span class="comment"> * - ENET_RMON_R_MC_PKT - Rx Multicast Packets Statistic Register</span></div><div class="line"><a name="l22931"></a><span class="lineno">22931</span>&#160;<span class="comment"> * - ENET_RMON_R_CRC_ALIGN - Rx Packets with CRC/Align Error Statistic Register</span></div><div class="line"><a name="l22932"></a><span class="lineno">22932</span>&#160;<span class="comment"> * - ENET_RMON_R_UNDERSIZE - Rx Packets with Less Than 64 Bytes and Good CRC Statistic Register</span></div><div class="line"><a name="l22933"></a><span class="lineno">22933</span>&#160;<span class="comment"> * - ENET_RMON_R_OVERSIZE - Rx Packets Greater Than MAX_FL and Good CRC Statistic Register</span></div><div class="line"><a name="l22934"></a><span class="lineno">22934</span>&#160;<span class="comment"> * - ENET_RMON_R_FRAG - Rx Packets Less Than 64 Bytes and Bad CRC Statistic Register</span></div><div class="line"><a name="l22935"></a><span class="lineno">22935</span>&#160;<span class="comment"> * - ENET_RMON_R_JAB - Rx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic Register</span></div><div class="line"><a name="l22936"></a><span class="lineno">22936</span>&#160;<span class="comment"> * - ENET_RMON_R_P64 - Rx 64-Byte Packets Statistic Register</span></div><div class="line"><a name="l22937"></a><span class="lineno">22937</span>&#160;<span class="comment"> * - ENET_RMON_R_P65TO127 - Rx 65- to 127-Byte Packets Statistic Register</span></div><div class="line"><a name="l22938"></a><span class="lineno">22938</span>&#160;<span class="comment"> * - ENET_RMON_R_P128TO255 - Rx 128- to 255-Byte Packets Statistic Register</span></div><div class="line"><a name="l22939"></a><span class="lineno">22939</span>&#160;<span class="comment"> * - ENET_RMON_R_P256TO511 - Rx 256- to 511-Byte Packets Statistic Register</span></div><div class="line"><a name="l22940"></a><span class="lineno">22940</span>&#160;<span class="comment"> * - ENET_RMON_R_P512TO1023 - Rx 512- to 1023-Byte Packets Statistic Register</span></div><div class="line"><a name="l22941"></a><span class="lineno">22941</span>&#160;<span class="comment"> * - ENET_RMON_R_P1024TO2047 - Rx 1024- to 2047-Byte Packets Statistic Register</span></div><div class="line"><a name="l22942"></a><span class="lineno">22942</span>&#160;<span class="comment"> * - ENET_RMON_R_P_GTE2048 - Rx Packets Greater than 2048 Bytes Statistic Register</span></div><div class="line"><a name="l22943"></a><span class="lineno">22943</span>&#160;<span class="comment"> * - ENET_RMON_R_OCTETS - Rx Octets Statistic Register</span></div><div class="line"><a name="l22944"></a><span class="lineno">22944</span>&#160;<span class="comment"> * - ENET_IEEE_R_DROP - Frames not Counted Correctly Statistic Register</span></div><div class="line"><a name="l22945"></a><span class="lineno">22945</span>&#160;<span class="comment"> * - ENET_IEEE_R_FRAME_OK - Frames Received OK Statistic Register</span></div><div class="line"><a name="l22946"></a><span class="lineno">22946</span>&#160;<span class="comment"> * - ENET_IEEE_R_CRC - Frames Received with CRC Error Statistic Register</span></div><div class="line"><a name="l22947"></a><span class="lineno">22947</span>&#160;<span class="comment"> * - ENET_IEEE_R_ALIGN - Frames Received with Alignment Error Statistic Register</span></div><div class="line"><a name="l22948"></a><span class="lineno">22948</span>&#160;<span class="comment"> * - ENET_IEEE_R_MACERR - Receive FIFO Overflow Count Statistic Register</span></div><div class="line"><a name="l22949"></a><span class="lineno">22949</span>&#160;<span class="comment"> * - ENET_IEEE_R_FDXFC - Flow Control Pause Frames Received Statistic Register</span></div><div class="line"><a name="l22950"></a><span class="lineno">22950</span>&#160;<span class="comment"> * - ENET_IEEE_R_OCTETS_OK - Octet Count for Frames Received without Error Statistic Register</span></div><div class="line"><a name="l22951"></a><span class="lineno">22951</span>&#160;<span class="comment"> * - ENET_ATCR - Adjustable Timer Control Register</span></div><div class="line"><a name="l22952"></a><span class="lineno">22952</span>&#160;<span class="comment"> * - ENET_ATVR - Timer Value Register</span></div><div class="line"><a name="l22953"></a><span class="lineno">22953</span>&#160;<span class="comment"> * - ENET_ATOFF - Timer Offset Register</span></div><div class="line"><a name="l22954"></a><span class="lineno">22954</span>&#160;<span class="comment"> * - ENET_ATPER - Timer Period Register</span></div><div class="line"><a name="l22955"></a><span class="lineno">22955</span>&#160;<span class="comment"> * - ENET_ATCOR - Timer Correction Register</span></div><div class="line"><a name="l22956"></a><span class="lineno">22956</span>&#160;<span class="comment"> * - ENET_ATINC - Time-Stamping Clock Period Register</span></div><div class="line"><a name="l22957"></a><span class="lineno">22957</span>&#160;<span class="comment"> * - ENET_ATSTMP - Timestamp of Last Transmitted Frame</span></div><div class="line"><a name="l22958"></a><span class="lineno">22958</span>&#160;<span class="comment"> * - ENET_TGSR - Timer Global Status Register</span></div><div class="line"><a name="l22959"></a><span class="lineno">22959</span>&#160;<span class="comment"> * - ENET_TCSR - Timer Control Status Register</span></div><div class="line"><a name="l22960"></a><span class="lineno">22960</span>&#160;<span class="comment"> * - ENET_TCCR - Timer Compare Capture Register</span></div><div class="line"><a name="l22961"></a><span class="lineno">22961</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l22962"></a><span class="lineno">22962</span>&#160;</div><div class="line"><a name="l22963"></a><span class="lineno">22963</span>&#160;<span class="preprocessor">#define ENET_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l22964"></a><span class="lineno">22964</span>&#160;<span class="preprocessor">#define ENET_IDX (0U) </span></div><div class="line"><a name="l22986"></a><span class="lineno">22986</span>&#160;<span class="preprocessor">#define ENET_RD_EIR(base)        (ENET_EIR_REG(base))</span></div><div class="line"><a name="l22987"></a><span class="lineno">22987</span>&#160;<span class="preprocessor">#define ENET_WR_EIR(base, value) (ENET_EIR_REG(base) = (value))</span></div><div class="line"><a name="l22988"></a><span class="lineno">22988</span>&#160;<span class="preprocessor">#define ENET_RMW_EIR(base, mask, value) (ENET_WR_EIR(base, (ENET_RD_EIR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l22989"></a><span class="lineno">22989</span>&#160;<span class="preprocessor">#define ENET_SET_EIR(base, value) (ENET_WR_EIR(base, ENET_RD_EIR(base) |  (value)))</span></div><div class="line"><a name="l22990"></a><span class="lineno">22990</span>&#160;<span class="preprocessor">#define ENET_CLR_EIR(base, value) (ENET_WR_EIR(base, ENET_RD_EIR(base) &amp; ~(value)))</span></div><div class="line"><a name="l22991"></a><span class="lineno">22991</span>&#160;<span class="preprocessor">#define ENET_TOG_EIR(base, value) (ENET_WR_EIR(base, ENET_RD_EIR(base) ^  (value)))</span></div><div class="line"><a name="l22992"></a><span class="lineno">22992</span>&#160;</div><div class="line"><a name="l22994"></a><span class="lineno">22994</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l22995"></a><span class="lineno">22995</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_EIR bitfields</span></div><div class="line"><a name="l22996"></a><span class="lineno">22996</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l22997"></a><span class="lineno">22997</span>&#160;</div><div class="line"><a name="l23008"></a><span class="lineno">23008</span>&#160;<span class="preprocessor">#define ENET_RD_EIR_TS_TIMER(base) ((ENET_EIR_REG(base) &amp; ENET_EIR_TS_TIMER_MASK) &gt;&gt; ENET_EIR_TS_TIMER_SHIFT)</span></div><div class="line"><a name="l23009"></a><span class="lineno">23009</span>&#160;<span class="preprocessor">#define ENET_BRD_EIR_TS_TIMER(base) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_TS_TIMER_SHIFT))</span></div><div class="line"><a name="l23010"></a><span class="lineno">23010</span>&#160;</div><div class="line"><a name="l23012"></a><span class="lineno">23012</span>&#160;<span class="preprocessor">#define ENET_WR_EIR_TS_TIMER(base, value) (ENET_RMW_EIR(base, (ENET_EIR_TS_TIMER_MASK | ENET_EIR_TS_AVAIL_MASK | ENET_EIR_WAKEUP_MASK | ENET_EIR_PLR_MASK | ENET_EIR_UN_MASK | ENET_EIR_RL_MASK | ENET_EIR_LC_MASK | ENET_EIR_EBERR_MASK | ENET_EIR_MII_MASK | ENET_EIR_RXB_MASK | ENET_EIR_RXF_MASK | ENET_EIR_TXB_MASK | ENET_EIR_TXF_MASK | ENET_EIR_GRA_MASK | ENET_EIR_BABT_MASK | ENET_EIR_BABR_MASK), ENET_EIR_TS_TIMER(value)))</span></div><div class="line"><a name="l23013"></a><span class="lineno">23013</span>&#160;<span class="preprocessor">#define ENET_BWR_EIR_TS_TIMER(base, value) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_TS_TIMER_SHIFT) = (value))</span></div><div class="line"><a name="l23014"></a><span class="lineno">23014</span>&#160;</div><div class="line"><a name="l23024"></a><span class="lineno">23024</span>&#160;<span class="preprocessor">#define ENET_RD_EIR_TS_AVAIL(base) ((ENET_EIR_REG(base) &amp; ENET_EIR_TS_AVAIL_MASK) &gt;&gt; ENET_EIR_TS_AVAIL_SHIFT)</span></div><div class="line"><a name="l23025"></a><span class="lineno">23025</span>&#160;<span class="preprocessor">#define ENET_BRD_EIR_TS_AVAIL(base) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_TS_AVAIL_SHIFT))</span></div><div class="line"><a name="l23026"></a><span class="lineno">23026</span>&#160;</div><div class="line"><a name="l23028"></a><span class="lineno">23028</span>&#160;<span class="preprocessor">#define ENET_WR_EIR_TS_AVAIL(base, value) (ENET_RMW_EIR(base, (ENET_EIR_TS_AVAIL_MASK | ENET_EIR_TS_TIMER_MASK | ENET_EIR_WAKEUP_MASK | ENET_EIR_PLR_MASK | ENET_EIR_UN_MASK | ENET_EIR_RL_MASK | ENET_EIR_LC_MASK | ENET_EIR_EBERR_MASK | ENET_EIR_MII_MASK | ENET_EIR_RXB_MASK | ENET_EIR_RXF_MASK | ENET_EIR_TXB_MASK | ENET_EIR_TXF_MASK | ENET_EIR_GRA_MASK | ENET_EIR_BABT_MASK | ENET_EIR_BABR_MASK), ENET_EIR_TS_AVAIL(value)))</span></div><div class="line"><a name="l23029"></a><span class="lineno">23029</span>&#160;<span class="preprocessor">#define ENET_BWR_EIR_TS_AVAIL(base, value) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_TS_AVAIL_SHIFT) = (value))</span></div><div class="line"><a name="l23030"></a><span class="lineno">23030</span>&#160;</div><div class="line"><a name="l23040"></a><span class="lineno">23040</span>&#160;<span class="preprocessor">#define ENET_RD_EIR_WAKEUP(base) ((ENET_EIR_REG(base) &amp; ENET_EIR_WAKEUP_MASK) &gt;&gt; ENET_EIR_WAKEUP_SHIFT)</span></div><div class="line"><a name="l23041"></a><span class="lineno">23041</span>&#160;<span class="preprocessor">#define ENET_BRD_EIR_WAKEUP(base) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_WAKEUP_SHIFT))</span></div><div class="line"><a name="l23042"></a><span class="lineno">23042</span>&#160;</div><div class="line"><a name="l23044"></a><span class="lineno">23044</span>&#160;<span class="preprocessor">#define ENET_WR_EIR_WAKEUP(base, value) (ENET_RMW_EIR(base, (ENET_EIR_WAKEUP_MASK | ENET_EIR_TS_TIMER_MASK | ENET_EIR_TS_AVAIL_MASK | ENET_EIR_PLR_MASK | ENET_EIR_UN_MASK | ENET_EIR_RL_MASK | ENET_EIR_LC_MASK | ENET_EIR_EBERR_MASK | ENET_EIR_MII_MASK | ENET_EIR_RXB_MASK | ENET_EIR_RXF_MASK | ENET_EIR_TXB_MASK | ENET_EIR_TXF_MASK | ENET_EIR_GRA_MASK | ENET_EIR_BABT_MASK | ENET_EIR_BABR_MASK), ENET_EIR_WAKEUP(value)))</span></div><div class="line"><a name="l23045"></a><span class="lineno">23045</span>&#160;<span class="preprocessor">#define ENET_BWR_EIR_WAKEUP(base, value) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_WAKEUP_SHIFT) = (value))</span></div><div class="line"><a name="l23046"></a><span class="lineno">23046</span>&#160;</div><div class="line"><a name="l23056"></a><span class="lineno">23056</span>&#160;<span class="preprocessor">#define ENET_RD_EIR_PLR(base) ((ENET_EIR_REG(base) &amp; ENET_EIR_PLR_MASK) &gt;&gt; ENET_EIR_PLR_SHIFT)</span></div><div class="line"><a name="l23057"></a><span class="lineno">23057</span>&#160;<span class="preprocessor">#define ENET_BRD_EIR_PLR(base) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_PLR_SHIFT))</span></div><div class="line"><a name="l23058"></a><span class="lineno">23058</span>&#160;</div><div class="line"><a name="l23060"></a><span class="lineno">23060</span>&#160;<span class="preprocessor">#define ENET_WR_EIR_PLR(base, value) (ENET_RMW_EIR(base, (ENET_EIR_PLR_MASK | ENET_EIR_TS_TIMER_MASK | ENET_EIR_TS_AVAIL_MASK | ENET_EIR_WAKEUP_MASK | ENET_EIR_UN_MASK | ENET_EIR_RL_MASK | ENET_EIR_LC_MASK | ENET_EIR_EBERR_MASK | ENET_EIR_MII_MASK | ENET_EIR_RXB_MASK | ENET_EIR_RXF_MASK | ENET_EIR_TXB_MASK | ENET_EIR_TXF_MASK | ENET_EIR_GRA_MASK | ENET_EIR_BABT_MASK | ENET_EIR_BABR_MASK), ENET_EIR_PLR(value)))</span></div><div class="line"><a name="l23061"></a><span class="lineno">23061</span>&#160;<span class="preprocessor">#define ENET_BWR_EIR_PLR(base, value) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_PLR_SHIFT) = (value))</span></div><div class="line"><a name="l23062"></a><span class="lineno">23062</span>&#160;</div><div class="line"><a name="l23073"></a><span class="lineno">23073</span>&#160;<span class="preprocessor">#define ENET_RD_EIR_UN(base) ((ENET_EIR_REG(base) &amp; ENET_EIR_UN_MASK) &gt;&gt; ENET_EIR_UN_SHIFT)</span></div><div class="line"><a name="l23074"></a><span class="lineno">23074</span>&#160;<span class="preprocessor">#define ENET_BRD_EIR_UN(base) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_UN_SHIFT))</span></div><div class="line"><a name="l23075"></a><span class="lineno">23075</span>&#160;</div><div class="line"><a name="l23077"></a><span class="lineno">23077</span>&#160;<span class="preprocessor">#define ENET_WR_EIR_UN(base, value) (ENET_RMW_EIR(base, (ENET_EIR_UN_MASK | ENET_EIR_TS_TIMER_MASK | ENET_EIR_TS_AVAIL_MASK | ENET_EIR_WAKEUP_MASK | ENET_EIR_PLR_MASK | ENET_EIR_RL_MASK | ENET_EIR_LC_MASK | ENET_EIR_EBERR_MASK | ENET_EIR_MII_MASK | ENET_EIR_RXB_MASK | ENET_EIR_RXF_MASK | ENET_EIR_TXB_MASK | ENET_EIR_TXF_MASK | ENET_EIR_GRA_MASK | ENET_EIR_BABT_MASK | ENET_EIR_BABR_MASK), ENET_EIR_UN(value)))</span></div><div class="line"><a name="l23078"></a><span class="lineno">23078</span>&#160;<span class="preprocessor">#define ENET_BWR_EIR_UN(base, value) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_UN_SHIFT) = (value))</span></div><div class="line"><a name="l23079"></a><span class="lineno">23079</span>&#160;</div><div class="line"><a name="l23090"></a><span class="lineno">23090</span>&#160;<span class="preprocessor">#define ENET_RD_EIR_RL(base) ((ENET_EIR_REG(base) &amp; ENET_EIR_RL_MASK) &gt;&gt; ENET_EIR_RL_SHIFT)</span></div><div class="line"><a name="l23091"></a><span class="lineno">23091</span>&#160;<span class="preprocessor">#define ENET_BRD_EIR_RL(base) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_RL_SHIFT))</span></div><div class="line"><a name="l23092"></a><span class="lineno">23092</span>&#160;</div><div class="line"><a name="l23094"></a><span class="lineno">23094</span>&#160;<span class="preprocessor">#define ENET_WR_EIR_RL(base, value) (ENET_RMW_EIR(base, (ENET_EIR_RL_MASK | ENET_EIR_TS_TIMER_MASK | ENET_EIR_TS_AVAIL_MASK | ENET_EIR_WAKEUP_MASK | ENET_EIR_PLR_MASK | ENET_EIR_UN_MASK | ENET_EIR_LC_MASK | ENET_EIR_EBERR_MASK | ENET_EIR_MII_MASK | ENET_EIR_RXB_MASK | ENET_EIR_RXF_MASK | ENET_EIR_TXB_MASK | ENET_EIR_TXF_MASK | ENET_EIR_GRA_MASK | ENET_EIR_BABT_MASK | ENET_EIR_BABR_MASK), ENET_EIR_RL(value)))</span></div><div class="line"><a name="l23095"></a><span class="lineno">23095</span>&#160;<span class="preprocessor">#define ENET_BWR_EIR_RL(base, value) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_RL_SHIFT) = (value))</span></div><div class="line"><a name="l23096"></a><span class="lineno">23096</span>&#160;</div><div class="line"><a name="l23107"></a><span class="lineno">23107</span>&#160;<span class="preprocessor">#define ENET_RD_EIR_LC(base) ((ENET_EIR_REG(base) &amp; ENET_EIR_LC_MASK) &gt;&gt; ENET_EIR_LC_SHIFT)</span></div><div class="line"><a name="l23108"></a><span class="lineno">23108</span>&#160;<span class="preprocessor">#define ENET_BRD_EIR_LC(base) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_LC_SHIFT))</span></div><div class="line"><a name="l23109"></a><span class="lineno">23109</span>&#160;</div><div class="line"><a name="l23111"></a><span class="lineno">23111</span>&#160;<span class="preprocessor">#define ENET_WR_EIR_LC(base, value) (ENET_RMW_EIR(base, (ENET_EIR_LC_MASK | ENET_EIR_TS_TIMER_MASK | ENET_EIR_TS_AVAIL_MASK | ENET_EIR_WAKEUP_MASK | ENET_EIR_PLR_MASK | ENET_EIR_UN_MASK | ENET_EIR_RL_MASK | ENET_EIR_EBERR_MASK | ENET_EIR_MII_MASK | ENET_EIR_RXB_MASK | ENET_EIR_RXF_MASK | ENET_EIR_TXB_MASK | ENET_EIR_TXF_MASK | ENET_EIR_GRA_MASK | ENET_EIR_BABT_MASK | ENET_EIR_BABR_MASK), ENET_EIR_LC(value)))</span></div><div class="line"><a name="l23112"></a><span class="lineno">23112</span>&#160;<span class="preprocessor">#define ENET_BWR_EIR_LC(base, value) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_LC_SHIFT) = (value))</span></div><div class="line"><a name="l23113"></a><span class="lineno">23113</span>&#160;</div><div class="line"><a name="l23125"></a><span class="lineno">23125</span>&#160;<span class="preprocessor">#define ENET_RD_EIR_EBERR(base) ((ENET_EIR_REG(base) &amp; ENET_EIR_EBERR_MASK) &gt;&gt; ENET_EIR_EBERR_SHIFT)</span></div><div class="line"><a name="l23126"></a><span class="lineno">23126</span>&#160;<span class="preprocessor">#define ENET_BRD_EIR_EBERR(base) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_EBERR_SHIFT))</span></div><div class="line"><a name="l23127"></a><span class="lineno">23127</span>&#160;</div><div class="line"><a name="l23129"></a><span class="lineno">23129</span>&#160;<span class="preprocessor">#define ENET_WR_EIR_EBERR(base, value) (ENET_RMW_EIR(base, (ENET_EIR_EBERR_MASK | ENET_EIR_TS_TIMER_MASK | ENET_EIR_TS_AVAIL_MASK | ENET_EIR_WAKEUP_MASK | ENET_EIR_PLR_MASK | ENET_EIR_UN_MASK | ENET_EIR_RL_MASK | ENET_EIR_LC_MASK | ENET_EIR_MII_MASK | ENET_EIR_RXB_MASK | ENET_EIR_RXF_MASK | ENET_EIR_TXB_MASK | ENET_EIR_TXF_MASK | ENET_EIR_GRA_MASK | ENET_EIR_BABT_MASK | ENET_EIR_BABR_MASK), ENET_EIR_EBERR(value)))</span></div><div class="line"><a name="l23130"></a><span class="lineno">23130</span>&#160;<span class="preprocessor">#define ENET_BWR_EIR_EBERR(base, value) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_EBERR_SHIFT) = (value))</span></div><div class="line"><a name="l23131"></a><span class="lineno">23131</span>&#160;</div><div class="line"><a name="l23140"></a><span class="lineno">23140</span>&#160;<span class="preprocessor">#define ENET_RD_EIR_MII(base) ((ENET_EIR_REG(base) &amp; ENET_EIR_MII_MASK) &gt;&gt; ENET_EIR_MII_SHIFT)</span></div><div class="line"><a name="l23141"></a><span class="lineno">23141</span>&#160;<span class="preprocessor">#define ENET_BRD_EIR_MII(base) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_MII_SHIFT))</span></div><div class="line"><a name="l23142"></a><span class="lineno">23142</span>&#160;</div><div class="line"><a name="l23144"></a><span class="lineno">23144</span>&#160;<span class="preprocessor">#define ENET_WR_EIR_MII(base, value) (ENET_RMW_EIR(base, (ENET_EIR_MII_MASK | ENET_EIR_TS_TIMER_MASK | ENET_EIR_TS_AVAIL_MASK | ENET_EIR_WAKEUP_MASK | ENET_EIR_PLR_MASK | ENET_EIR_UN_MASK | ENET_EIR_RL_MASK | ENET_EIR_LC_MASK | ENET_EIR_EBERR_MASK | ENET_EIR_RXB_MASK | ENET_EIR_RXF_MASK | ENET_EIR_TXB_MASK | ENET_EIR_TXF_MASK | ENET_EIR_GRA_MASK | ENET_EIR_BABT_MASK | ENET_EIR_BABR_MASK), ENET_EIR_MII(value)))</span></div><div class="line"><a name="l23145"></a><span class="lineno">23145</span>&#160;<span class="preprocessor">#define ENET_BWR_EIR_MII(base, value) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_MII_SHIFT) = (value))</span></div><div class="line"><a name="l23146"></a><span class="lineno">23146</span>&#160;</div><div class="line"><a name="l23156"></a><span class="lineno">23156</span>&#160;<span class="preprocessor">#define ENET_RD_EIR_RXB(base) ((ENET_EIR_REG(base) &amp; ENET_EIR_RXB_MASK) &gt;&gt; ENET_EIR_RXB_SHIFT)</span></div><div class="line"><a name="l23157"></a><span class="lineno">23157</span>&#160;<span class="preprocessor">#define ENET_BRD_EIR_RXB(base) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_RXB_SHIFT))</span></div><div class="line"><a name="l23158"></a><span class="lineno">23158</span>&#160;</div><div class="line"><a name="l23160"></a><span class="lineno">23160</span>&#160;<span class="preprocessor">#define ENET_WR_EIR_RXB(base, value) (ENET_RMW_EIR(base, (ENET_EIR_RXB_MASK | ENET_EIR_TS_TIMER_MASK | ENET_EIR_TS_AVAIL_MASK | ENET_EIR_WAKEUP_MASK | ENET_EIR_PLR_MASK | ENET_EIR_UN_MASK | ENET_EIR_RL_MASK | ENET_EIR_LC_MASK | ENET_EIR_EBERR_MASK | ENET_EIR_MII_MASK | ENET_EIR_RXF_MASK | ENET_EIR_TXB_MASK | ENET_EIR_TXF_MASK | ENET_EIR_GRA_MASK | ENET_EIR_BABT_MASK | ENET_EIR_BABR_MASK), ENET_EIR_RXB(value)))</span></div><div class="line"><a name="l23161"></a><span class="lineno">23161</span>&#160;<span class="preprocessor">#define ENET_BWR_EIR_RXB(base, value) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_RXB_SHIFT) = (value))</span></div><div class="line"><a name="l23162"></a><span class="lineno">23162</span>&#160;</div><div class="line"><a name="l23172"></a><span class="lineno">23172</span>&#160;<span class="preprocessor">#define ENET_RD_EIR_RXF(base) ((ENET_EIR_REG(base) &amp; ENET_EIR_RXF_MASK) &gt;&gt; ENET_EIR_RXF_SHIFT)</span></div><div class="line"><a name="l23173"></a><span class="lineno">23173</span>&#160;<span class="preprocessor">#define ENET_BRD_EIR_RXF(base) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_RXF_SHIFT))</span></div><div class="line"><a name="l23174"></a><span class="lineno">23174</span>&#160;</div><div class="line"><a name="l23176"></a><span class="lineno">23176</span>&#160;<span class="preprocessor">#define ENET_WR_EIR_RXF(base, value) (ENET_RMW_EIR(base, (ENET_EIR_RXF_MASK | ENET_EIR_TS_TIMER_MASK | ENET_EIR_TS_AVAIL_MASK | ENET_EIR_WAKEUP_MASK | ENET_EIR_PLR_MASK | ENET_EIR_UN_MASK | ENET_EIR_RL_MASK | ENET_EIR_LC_MASK | ENET_EIR_EBERR_MASK | ENET_EIR_MII_MASK | ENET_EIR_RXB_MASK | ENET_EIR_TXB_MASK | ENET_EIR_TXF_MASK | ENET_EIR_GRA_MASK | ENET_EIR_BABT_MASK | ENET_EIR_BABR_MASK), ENET_EIR_RXF(value)))</span></div><div class="line"><a name="l23177"></a><span class="lineno">23177</span>&#160;<span class="preprocessor">#define ENET_BWR_EIR_RXF(base, value) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_RXF_SHIFT) = (value))</span></div><div class="line"><a name="l23178"></a><span class="lineno">23178</span>&#160;</div><div class="line"><a name="l23187"></a><span class="lineno">23187</span>&#160;<span class="preprocessor">#define ENET_RD_EIR_TXB(base) ((ENET_EIR_REG(base) &amp; ENET_EIR_TXB_MASK) &gt;&gt; ENET_EIR_TXB_SHIFT)</span></div><div class="line"><a name="l23188"></a><span class="lineno">23188</span>&#160;<span class="preprocessor">#define ENET_BRD_EIR_TXB(base) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_TXB_SHIFT))</span></div><div class="line"><a name="l23189"></a><span class="lineno">23189</span>&#160;</div><div class="line"><a name="l23191"></a><span class="lineno">23191</span>&#160;<span class="preprocessor">#define ENET_WR_EIR_TXB(base, value) (ENET_RMW_EIR(base, (ENET_EIR_TXB_MASK | ENET_EIR_TS_TIMER_MASK | ENET_EIR_TS_AVAIL_MASK | ENET_EIR_WAKEUP_MASK | ENET_EIR_PLR_MASK | ENET_EIR_UN_MASK | ENET_EIR_RL_MASK | ENET_EIR_LC_MASK | ENET_EIR_EBERR_MASK | ENET_EIR_MII_MASK | ENET_EIR_RXB_MASK | ENET_EIR_RXF_MASK | ENET_EIR_TXF_MASK | ENET_EIR_GRA_MASK | ENET_EIR_BABT_MASK | ENET_EIR_BABR_MASK), ENET_EIR_TXB(value)))</span></div><div class="line"><a name="l23192"></a><span class="lineno">23192</span>&#160;<span class="preprocessor">#define ENET_BWR_EIR_TXB(base, value) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_TXB_SHIFT) = (value))</span></div><div class="line"><a name="l23193"></a><span class="lineno">23193</span>&#160;</div><div class="line"><a name="l23203"></a><span class="lineno">23203</span>&#160;<span class="preprocessor">#define ENET_RD_EIR_TXF(base) ((ENET_EIR_REG(base) &amp; ENET_EIR_TXF_MASK) &gt;&gt; ENET_EIR_TXF_SHIFT)</span></div><div class="line"><a name="l23204"></a><span class="lineno">23204</span>&#160;<span class="preprocessor">#define ENET_BRD_EIR_TXF(base) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_TXF_SHIFT))</span></div><div class="line"><a name="l23205"></a><span class="lineno">23205</span>&#160;</div><div class="line"><a name="l23207"></a><span class="lineno">23207</span>&#160;<span class="preprocessor">#define ENET_WR_EIR_TXF(base, value) (ENET_RMW_EIR(base, (ENET_EIR_TXF_MASK | ENET_EIR_TS_TIMER_MASK | ENET_EIR_TS_AVAIL_MASK | ENET_EIR_WAKEUP_MASK | ENET_EIR_PLR_MASK | ENET_EIR_UN_MASK | ENET_EIR_RL_MASK | ENET_EIR_LC_MASK | ENET_EIR_EBERR_MASK | ENET_EIR_MII_MASK | ENET_EIR_RXB_MASK | ENET_EIR_RXF_MASK | ENET_EIR_TXB_MASK | ENET_EIR_GRA_MASK | ENET_EIR_BABT_MASK | ENET_EIR_BABR_MASK), ENET_EIR_TXF(value)))</span></div><div class="line"><a name="l23208"></a><span class="lineno">23208</span>&#160;<span class="preprocessor">#define ENET_BWR_EIR_TXF(base, value) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_TXF_SHIFT) = (value))</span></div><div class="line"><a name="l23209"></a><span class="lineno">23209</span>&#160;</div><div class="line"><a name="l23222"></a><span class="lineno">23222</span>&#160;<span class="preprocessor">#define ENET_RD_EIR_GRA(base) ((ENET_EIR_REG(base) &amp; ENET_EIR_GRA_MASK) &gt;&gt; ENET_EIR_GRA_SHIFT)</span></div><div class="line"><a name="l23223"></a><span class="lineno">23223</span>&#160;<span class="preprocessor">#define ENET_BRD_EIR_GRA(base) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_GRA_SHIFT))</span></div><div class="line"><a name="l23224"></a><span class="lineno">23224</span>&#160;</div><div class="line"><a name="l23226"></a><span class="lineno">23226</span>&#160;<span class="preprocessor">#define ENET_WR_EIR_GRA(base, value) (ENET_RMW_EIR(base, (ENET_EIR_GRA_MASK | ENET_EIR_TS_TIMER_MASK | ENET_EIR_TS_AVAIL_MASK | ENET_EIR_WAKEUP_MASK | ENET_EIR_PLR_MASK | ENET_EIR_UN_MASK | ENET_EIR_RL_MASK | ENET_EIR_LC_MASK | ENET_EIR_EBERR_MASK | ENET_EIR_MII_MASK | ENET_EIR_RXB_MASK | ENET_EIR_RXF_MASK | ENET_EIR_TXB_MASK | ENET_EIR_TXF_MASK | ENET_EIR_BABT_MASK | ENET_EIR_BABR_MASK), ENET_EIR_GRA(value)))</span></div><div class="line"><a name="l23227"></a><span class="lineno">23227</span>&#160;<span class="preprocessor">#define ENET_BWR_EIR_GRA(base, value) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_GRA_SHIFT) = (value))</span></div><div class="line"><a name="l23228"></a><span class="lineno">23228</span>&#160;</div><div class="line"><a name="l23239"></a><span class="lineno">23239</span>&#160;<span class="preprocessor">#define ENET_RD_EIR_BABT(base) ((ENET_EIR_REG(base) &amp; ENET_EIR_BABT_MASK) &gt;&gt; ENET_EIR_BABT_SHIFT)</span></div><div class="line"><a name="l23240"></a><span class="lineno">23240</span>&#160;<span class="preprocessor">#define ENET_BRD_EIR_BABT(base) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_BABT_SHIFT))</span></div><div class="line"><a name="l23241"></a><span class="lineno">23241</span>&#160;</div><div class="line"><a name="l23243"></a><span class="lineno">23243</span>&#160;<span class="preprocessor">#define ENET_WR_EIR_BABT(base, value) (ENET_RMW_EIR(base, (ENET_EIR_BABT_MASK | ENET_EIR_TS_TIMER_MASK | ENET_EIR_TS_AVAIL_MASK | ENET_EIR_WAKEUP_MASK | ENET_EIR_PLR_MASK | ENET_EIR_UN_MASK | ENET_EIR_RL_MASK | ENET_EIR_LC_MASK | ENET_EIR_EBERR_MASK | ENET_EIR_MII_MASK | ENET_EIR_RXB_MASK | ENET_EIR_RXF_MASK | ENET_EIR_TXB_MASK | ENET_EIR_TXF_MASK | ENET_EIR_GRA_MASK | ENET_EIR_BABR_MASK), ENET_EIR_BABT(value)))</span></div><div class="line"><a name="l23244"></a><span class="lineno">23244</span>&#160;<span class="preprocessor">#define ENET_BWR_EIR_BABT(base, value) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_BABT_SHIFT) = (value))</span></div><div class="line"><a name="l23245"></a><span class="lineno">23245</span>&#160;</div><div class="line"><a name="l23254"></a><span class="lineno">23254</span>&#160;<span class="preprocessor">#define ENET_RD_EIR_BABR(base) ((ENET_EIR_REG(base) &amp; ENET_EIR_BABR_MASK) &gt;&gt; ENET_EIR_BABR_SHIFT)</span></div><div class="line"><a name="l23255"></a><span class="lineno">23255</span>&#160;<span class="preprocessor">#define ENET_BRD_EIR_BABR(base) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_BABR_SHIFT))</span></div><div class="line"><a name="l23256"></a><span class="lineno">23256</span>&#160;</div><div class="line"><a name="l23258"></a><span class="lineno">23258</span>&#160;<span class="preprocessor">#define ENET_WR_EIR_BABR(base, value) (ENET_RMW_EIR(base, (ENET_EIR_BABR_MASK | ENET_EIR_TS_TIMER_MASK | ENET_EIR_TS_AVAIL_MASK | ENET_EIR_WAKEUP_MASK | ENET_EIR_PLR_MASK | ENET_EIR_UN_MASK | ENET_EIR_RL_MASK | ENET_EIR_LC_MASK | ENET_EIR_EBERR_MASK | ENET_EIR_MII_MASK | ENET_EIR_RXB_MASK | ENET_EIR_RXF_MASK | ENET_EIR_TXB_MASK | ENET_EIR_TXF_MASK | ENET_EIR_GRA_MASK | ENET_EIR_BABT_MASK), ENET_EIR_BABR(value)))</span></div><div class="line"><a name="l23259"></a><span class="lineno">23259</span>&#160;<span class="preprocessor">#define ENET_BWR_EIR_BABR(base, value) (BITBAND_ACCESS32(&amp;ENET_EIR_REG(base), ENET_EIR_BABR_SHIFT) = (value))</span></div><div class="line"><a name="l23260"></a><span class="lineno">23260</span>&#160;</div><div class="line"><a name="l23281"></a><span class="lineno">23281</span>&#160;<span class="preprocessor">#define ENET_RD_EIMR(base)       (ENET_EIMR_REG(base))</span></div><div class="line"><a name="l23282"></a><span class="lineno">23282</span>&#160;<span class="preprocessor">#define ENET_WR_EIMR(base, value) (ENET_EIMR_REG(base) = (value))</span></div><div class="line"><a name="l23283"></a><span class="lineno">23283</span>&#160;<span class="preprocessor">#define ENET_RMW_EIMR(base, mask, value) (ENET_WR_EIMR(base, (ENET_RD_EIMR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l23284"></a><span class="lineno">23284</span>&#160;<span class="preprocessor">#define ENET_SET_EIMR(base, value) (ENET_WR_EIMR(base, ENET_RD_EIMR(base) |  (value)))</span></div><div class="line"><a name="l23285"></a><span class="lineno">23285</span>&#160;<span class="preprocessor">#define ENET_CLR_EIMR(base, value) (ENET_WR_EIMR(base, ENET_RD_EIMR(base) &amp; ~(value)))</span></div><div class="line"><a name="l23286"></a><span class="lineno">23286</span>&#160;<span class="preprocessor">#define ENET_TOG_EIMR(base, value) (ENET_WR_EIMR(base, ENET_RD_EIMR(base) ^  (value)))</span></div><div class="line"><a name="l23287"></a><span class="lineno">23287</span>&#160;</div><div class="line"><a name="l23289"></a><span class="lineno">23289</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l23290"></a><span class="lineno">23290</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_EIMR bitfields</span></div><div class="line"><a name="l23291"></a><span class="lineno">23291</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l23292"></a><span class="lineno">23292</span>&#160;</div><div class="line"><a name="l23304"></a><span class="lineno">23304</span>&#160;<span class="preprocessor">#define ENET_RD_EIMR_TS_TIMER(base) ((ENET_EIMR_REG(base) &amp; ENET_EIMR_TS_TIMER_MASK) &gt;&gt; ENET_EIMR_TS_TIMER_SHIFT)</span></div><div class="line"><a name="l23305"></a><span class="lineno">23305</span>&#160;<span class="preprocessor">#define ENET_BRD_EIMR_TS_TIMER(base) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_TS_TIMER_SHIFT))</span></div><div class="line"><a name="l23306"></a><span class="lineno">23306</span>&#160;</div><div class="line"><a name="l23308"></a><span class="lineno">23308</span>&#160;<span class="preprocessor">#define ENET_WR_EIMR_TS_TIMER(base, value) (ENET_RMW_EIMR(base, ENET_EIMR_TS_TIMER_MASK, ENET_EIMR_TS_TIMER(value)))</span></div><div class="line"><a name="l23309"></a><span class="lineno">23309</span>&#160;<span class="preprocessor">#define ENET_BWR_EIMR_TS_TIMER(base, value) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_TS_TIMER_SHIFT) = (value))</span></div><div class="line"><a name="l23310"></a><span class="lineno">23310</span>&#160;</div><div class="line"><a name="l23323"></a><span class="lineno">23323</span>&#160;<span class="preprocessor">#define ENET_RD_EIMR_TS_AVAIL(base) ((ENET_EIMR_REG(base) &amp; ENET_EIMR_TS_AVAIL_MASK) &gt;&gt; ENET_EIMR_TS_AVAIL_SHIFT)</span></div><div class="line"><a name="l23324"></a><span class="lineno">23324</span>&#160;<span class="preprocessor">#define ENET_BRD_EIMR_TS_AVAIL(base) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_TS_AVAIL_SHIFT))</span></div><div class="line"><a name="l23325"></a><span class="lineno">23325</span>&#160;</div><div class="line"><a name="l23327"></a><span class="lineno">23327</span>&#160;<span class="preprocessor">#define ENET_WR_EIMR_TS_AVAIL(base, value) (ENET_RMW_EIMR(base, ENET_EIMR_TS_AVAIL_MASK, ENET_EIMR_TS_AVAIL(value)))</span></div><div class="line"><a name="l23328"></a><span class="lineno">23328</span>&#160;<span class="preprocessor">#define ENET_BWR_EIMR_TS_AVAIL(base, value) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_TS_AVAIL_SHIFT) = (value))</span></div><div class="line"><a name="l23329"></a><span class="lineno">23329</span>&#160;</div><div class="line"><a name="l23342"></a><span class="lineno">23342</span>&#160;<span class="preprocessor">#define ENET_RD_EIMR_WAKEUP(base) ((ENET_EIMR_REG(base) &amp; ENET_EIMR_WAKEUP_MASK) &gt;&gt; ENET_EIMR_WAKEUP_SHIFT)</span></div><div class="line"><a name="l23343"></a><span class="lineno">23343</span>&#160;<span class="preprocessor">#define ENET_BRD_EIMR_WAKEUP(base) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_WAKEUP_SHIFT))</span></div><div class="line"><a name="l23344"></a><span class="lineno">23344</span>&#160;</div><div class="line"><a name="l23346"></a><span class="lineno">23346</span>&#160;<span class="preprocessor">#define ENET_WR_EIMR_WAKEUP(base, value) (ENET_RMW_EIMR(base, ENET_EIMR_WAKEUP_MASK, ENET_EIMR_WAKEUP(value)))</span></div><div class="line"><a name="l23347"></a><span class="lineno">23347</span>&#160;<span class="preprocessor">#define ENET_BWR_EIMR_WAKEUP(base, value) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_WAKEUP_SHIFT) = (value))</span></div><div class="line"><a name="l23348"></a><span class="lineno">23348</span>&#160;</div><div class="line"><a name="l23361"></a><span class="lineno">23361</span>&#160;<span class="preprocessor">#define ENET_RD_EIMR_PLR(base) ((ENET_EIMR_REG(base) &amp; ENET_EIMR_PLR_MASK) &gt;&gt; ENET_EIMR_PLR_SHIFT)</span></div><div class="line"><a name="l23362"></a><span class="lineno">23362</span>&#160;<span class="preprocessor">#define ENET_BRD_EIMR_PLR(base) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_PLR_SHIFT))</span></div><div class="line"><a name="l23363"></a><span class="lineno">23363</span>&#160;</div><div class="line"><a name="l23365"></a><span class="lineno">23365</span>&#160;<span class="preprocessor">#define ENET_WR_EIMR_PLR(base, value) (ENET_RMW_EIMR(base, ENET_EIMR_PLR_MASK, ENET_EIMR_PLR(value)))</span></div><div class="line"><a name="l23366"></a><span class="lineno">23366</span>&#160;<span class="preprocessor">#define ENET_BWR_EIMR_PLR(base, value) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_PLR_SHIFT) = (value))</span></div><div class="line"><a name="l23367"></a><span class="lineno">23367</span>&#160;</div><div class="line"><a name="l23380"></a><span class="lineno">23380</span>&#160;<span class="preprocessor">#define ENET_RD_EIMR_UN(base) ((ENET_EIMR_REG(base) &amp; ENET_EIMR_UN_MASK) &gt;&gt; ENET_EIMR_UN_SHIFT)</span></div><div class="line"><a name="l23381"></a><span class="lineno">23381</span>&#160;<span class="preprocessor">#define ENET_BRD_EIMR_UN(base) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_UN_SHIFT))</span></div><div class="line"><a name="l23382"></a><span class="lineno">23382</span>&#160;</div><div class="line"><a name="l23384"></a><span class="lineno">23384</span>&#160;<span class="preprocessor">#define ENET_WR_EIMR_UN(base, value) (ENET_RMW_EIMR(base, ENET_EIMR_UN_MASK, ENET_EIMR_UN(value)))</span></div><div class="line"><a name="l23385"></a><span class="lineno">23385</span>&#160;<span class="preprocessor">#define ENET_BWR_EIMR_UN(base, value) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_UN_SHIFT) = (value))</span></div><div class="line"><a name="l23386"></a><span class="lineno">23386</span>&#160;</div><div class="line"><a name="l23399"></a><span class="lineno">23399</span>&#160;<span class="preprocessor">#define ENET_RD_EIMR_RL(base) ((ENET_EIMR_REG(base) &amp; ENET_EIMR_RL_MASK) &gt;&gt; ENET_EIMR_RL_SHIFT)</span></div><div class="line"><a name="l23400"></a><span class="lineno">23400</span>&#160;<span class="preprocessor">#define ENET_BRD_EIMR_RL(base) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_RL_SHIFT))</span></div><div class="line"><a name="l23401"></a><span class="lineno">23401</span>&#160;</div><div class="line"><a name="l23403"></a><span class="lineno">23403</span>&#160;<span class="preprocessor">#define ENET_WR_EIMR_RL(base, value) (ENET_RMW_EIMR(base, ENET_EIMR_RL_MASK, ENET_EIMR_RL(value)))</span></div><div class="line"><a name="l23404"></a><span class="lineno">23404</span>&#160;<span class="preprocessor">#define ENET_BWR_EIMR_RL(base, value) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_RL_SHIFT) = (value))</span></div><div class="line"><a name="l23405"></a><span class="lineno">23405</span>&#160;</div><div class="line"><a name="l23418"></a><span class="lineno">23418</span>&#160;<span class="preprocessor">#define ENET_RD_EIMR_LC(base) ((ENET_EIMR_REG(base) &amp; ENET_EIMR_LC_MASK) &gt;&gt; ENET_EIMR_LC_SHIFT)</span></div><div class="line"><a name="l23419"></a><span class="lineno">23419</span>&#160;<span class="preprocessor">#define ENET_BRD_EIMR_LC(base) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_LC_SHIFT))</span></div><div class="line"><a name="l23420"></a><span class="lineno">23420</span>&#160;</div><div class="line"><a name="l23422"></a><span class="lineno">23422</span>&#160;<span class="preprocessor">#define ENET_WR_EIMR_LC(base, value) (ENET_RMW_EIMR(base, ENET_EIMR_LC_MASK, ENET_EIMR_LC(value)))</span></div><div class="line"><a name="l23423"></a><span class="lineno">23423</span>&#160;<span class="preprocessor">#define ENET_BWR_EIMR_LC(base, value) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_LC_SHIFT) = (value))</span></div><div class="line"><a name="l23424"></a><span class="lineno">23424</span>&#160;</div><div class="line"><a name="l23437"></a><span class="lineno">23437</span>&#160;<span class="preprocessor">#define ENET_RD_EIMR_EBERR(base) ((ENET_EIMR_REG(base) &amp; ENET_EIMR_EBERR_MASK) &gt;&gt; ENET_EIMR_EBERR_SHIFT)</span></div><div class="line"><a name="l23438"></a><span class="lineno">23438</span>&#160;<span class="preprocessor">#define ENET_BRD_EIMR_EBERR(base) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_EBERR_SHIFT))</span></div><div class="line"><a name="l23439"></a><span class="lineno">23439</span>&#160;</div><div class="line"><a name="l23441"></a><span class="lineno">23441</span>&#160;<span class="preprocessor">#define ENET_WR_EIMR_EBERR(base, value) (ENET_RMW_EIMR(base, ENET_EIMR_EBERR_MASK, ENET_EIMR_EBERR(value)))</span></div><div class="line"><a name="l23442"></a><span class="lineno">23442</span>&#160;<span class="preprocessor">#define ENET_BWR_EIMR_EBERR(base, value) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_EBERR_SHIFT) = (value))</span></div><div class="line"><a name="l23443"></a><span class="lineno">23443</span>&#160;</div><div class="line"><a name="l23456"></a><span class="lineno">23456</span>&#160;<span class="preprocessor">#define ENET_RD_EIMR_MII(base) ((ENET_EIMR_REG(base) &amp; ENET_EIMR_MII_MASK) &gt;&gt; ENET_EIMR_MII_SHIFT)</span></div><div class="line"><a name="l23457"></a><span class="lineno">23457</span>&#160;<span class="preprocessor">#define ENET_BRD_EIMR_MII(base) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_MII_SHIFT))</span></div><div class="line"><a name="l23458"></a><span class="lineno">23458</span>&#160;</div><div class="line"><a name="l23460"></a><span class="lineno">23460</span>&#160;<span class="preprocessor">#define ENET_WR_EIMR_MII(base, value) (ENET_RMW_EIMR(base, ENET_EIMR_MII_MASK, ENET_EIMR_MII(value)))</span></div><div class="line"><a name="l23461"></a><span class="lineno">23461</span>&#160;<span class="preprocessor">#define ENET_BWR_EIMR_MII(base, value) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_MII_SHIFT) = (value))</span></div><div class="line"><a name="l23462"></a><span class="lineno">23462</span>&#160;</div><div class="line"><a name="l23475"></a><span class="lineno">23475</span>&#160;<span class="preprocessor">#define ENET_RD_EIMR_RXB(base) ((ENET_EIMR_REG(base) &amp; ENET_EIMR_RXB_MASK) &gt;&gt; ENET_EIMR_RXB_SHIFT)</span></div><div class="line"><a name="l23476"></a><span class="lineno">23476</span>&#160;<span class="preprocessor">#define ENET_BRD_EIMR_RXB(base) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_RXB_SHIFT))</span></div><div class="line"><a name="l23477"></a><span class="lineno">23477</span>&#160;</div><div class="line"><a name="l23479"></a><span class="lineno">23479</span>&#160;<span class="preprocessor">#define ENET_WR_EIMR_RXB(base, value) (ENET_RMW_EIMR(base, ENET_EIMR_RXB_MASK, ENET_EIMR_RXB(value)))</span></div><div class="line"><a name="l23480"></a><span class="lineno">23480</span>&#160;<span class="preprocessor">#define ENET_BWR_EIMR_RXB(base, value) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_RXB_SHIFT) = (value))</span></div><div class="line"><a name="l23481"></a><span class="lineno">23481</span>&#160;</div><div class="line"><a name="l23494"></a><span class="lineno">23494</span>&#160;<span class="preprocessor">#define ENET_RD_EIMR_RXF(base) ((ENET_EIMR_REG(base) &amp; ENET_EIMR_RXF_MASK) &gt;&gt; ENET_EIMR_RXF_SHIFT)</span></div><div class="line"><a name="l23495"></a><span class="lineno">23495</span>&#160;<span class="preprocessor">#define ENET_BRD_EIMR_RXF(base) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_RXF_SHIFT))</span></div><div class="line"><a name="l23496"></a><span class="lineno">23496</span>&#160;</div><div class="line"><a name="l23498"></a><span class="lineno">23498</span>&#160;<span class="preprocessor">#define ENET_WR_EIMR_RXF(base, value) (ENET_RMW_EIMR(base, ENET_EIMR_RXF_MASK, ENET_EIMR_RXF(value)))</span></div><div class="line"><a name="l23499"></a><span class="lineno">23499</span>&#160;<span class="preprocessor">#define ENET_BWR_EIMR_RXF(base, value) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_RXF_SHIFT) = (value))</span></div><div class="line"><a name="l23500"></a><span class="lineno">23500</span>&#160;</div><div class="line"><a name="l23517"></a><span class="lineno">23517</span>&#160;<span class="preprocessor">#define ENET_RD_EIMR_TXB(base) ((ENET_EIMR_REG(base) &amp; ENET_EIMR_TXB_MASK) &gt;&gt; ENET_EIMR_TXB_SHIFT)</span></div><div class="line"><a name="l23518"></a><span class="lineno">23518</span>&#160;<span class="preprocessor">#define ENET_BRD_EIMR_TXB(base) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_TXB_SHIFT))</span></div><div class="line"><a name="l23519"></a><span class="lineno">23519</span>&#160;</div><div class="line"><a name="l23521"></a><span class="lineno">23521</span>&#160;<span class="preprocessor">#define ENET_WR_EIMR_TXB(base, value) (ENET_RMW_EIMR(base, ENET_EIMR_TXB_MASK, ENET_EIMR_TXB(value)))</span></div><div class="line"><a name="l23522"></a><span class="lineno">23522</span>&#160;<span class="preprocessor">#define ENET_BWR_EIMR_TXB(base, value) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_TXB_SHIFT) = (value))</span></div><div class="line"><a name="l23523"></a><span class="lineno">23523</span>&#160;</div><div class="line"><a name="l23540"></a><span class="lineno">23540</span>&#160;<span class="preprocessor">#define ENET_RD_EIMR_TXF(base) ((ENET_EIMR_REG(base) &amp; ENET_EIMR_TXF_MASK) &gt;&gt; ENET_EIMR_TXF_SHIFT)</span></div><div class="line"><a name="l23541"></a><span class="lineno">23541</span>&#160;<span class="preprocessor">#define ENET_BRD_EIMR_TXF(base) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_TXF_SHIFT))</span></div><div class="line"><a name="l23542"></a><span class="lineno">23542</span>&#160;</div><div class="line"><a name="l23544"></a><span class="lineno">23544</span>&#160;<span class="preprocessor">#define ENET_WR_EIMR_TXF(base, value) (ENET_RMW_EIMR(base, ENET_EIMR_TXF_MASK, ENET_EIMR_TXF(value)))</span></div><div class="line"><a name="l23545"></a><span class="lineno">23545</span>&#160;<span class="preprocessor">#define ENET_BWR_EIMR_TXF(base, value) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_TXF_SHIFT) = (value))</span></div><div class="line"><a name="l23546"></a><span class="lineno">23546</span>&#160;</div><div class="line"><a name="l23563"></a><span class="lineno">23563</span>&#160;<span class="preprocessor">#define ENET_RD_EIMR_GRA(base) ((ENET_EIMR_REG(base) &amp; ENET_EIMR_GRA_MASK) &gt;&gt; ENET_EIMR_GRA_SHIFT)</span></div><div class="line"><a name="l23564"></a><span class="lineno">23564</span>&#160;<span class="preprocessor">#define ENET_BRD_EIMR_GRA(base) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_GRA_SHIFT))</span></div><div class="line"><a name="l23565"></a><span class="lineno">23565</span>&#160;</div><div class="line"><a name="l23567"></a><span class="lineno">23567</span>&#160;<span class="preprocessor">#define ENET_WR_EIMR_GRA(base, value) (ENET_RMW_EIMR(base, ENET_EIMR_GRA_MASK, ENET_EIMR_GRA(value)))</span></div><div class="line"><a name="l23568"></a><span class="lineno">23568</span>&#160;<span class="preprocessor">#define ENET_BWR_EIMR_GRA(base, value) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_GRA_SHIFT) = (value))</span></div><div class="line"><a name="l23569"></a><span class="lineno">23569</span>&#160;</div><div class="line"><a name="l23586"></a><span class="lineno">23586</span>&#160;<span class="preprocessor">#define ENET_RD_EIMR_BABT(base) ((ENET_EIMR_REG(base) &amp; ENET_EIMR_BABT_MASK) &gt;&gt; ENET_EIMR_BABT_SHIFT)</span></div><div class="line"><a name="l23587"></a><span class="lineno">23587</span>&#160;<span class="preprocessor">#define ENET_BRD_EIMR_BABT(base) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_BABT_SHIFT))</span></div><div class="line"><a name="l23588"></a><span class="lineno">23588</span>&#160;</div><div class="line"><a name="l23590"></a><span class="lineno">23590</span>&#160;<span class="preprocessor">#define ENET_WR_EIMR_BABT(base, value) (ENET_RMW_EIMR(base, ENET_EIMR_BABT_MASK, ENET_EIMR_BABT(value)))</span></div><div class="line"><a name="l23591"></a><span class="lineno">23591</span>&#160;<span class="preprocessor">#define ENET_BWR_EIMR_BABT(base, value) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_BABT_SHIFT) = (value))</span></div><div class="line"><a name="l23592"></a><span class="lineno">23592</span>&#160;</div><div class="line"><a name="l23609"></a><span class="lineno">23609</span>&#160;<span class="preprocessor">#define ENET_RD_EIMR_BABR(base) ((ENET_EIMR_REG(base) &amp; ENET_EIMR_BABR_MASK) &gt;&gt; ENET_EIMR_BABR_SHIFT)</span></div><div class="line"><a name="l23610"></a><span class="lineno">23610</span>&#160;<span class="preprocessor">#define ENET_BRD_EIMR_BABR(base) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_BABR_SHIFT))</span></div><div class="line"><a name="l23611"></a><span class="lineno">23611</span>&#160;</div><div class="line"><a name="l23613"></a><span class="lineno">23613</span>&#160;<span class="preprocessor">#define ENET_WR_EIMR_BABR(base, value) (ENET_RMW_EIMR(base, ENET_EIMR_BABR_MASK, ENET_EIMR_BABR(value)))</span></div><div class="line"><a name="l23614"></a><span class="lineno">23614</span>&#160;<span class="preprocessor">#define ENET_BWR_EIMR_BABR(base, value) (BITBAND_ACCESS32(&amp;ENET_EIMR_REG(base), ENET_EIMR_BABR_SHIFT) = (value))</span></div><div class="line"><a name="l23615"></a><span class="lineno">23615</span>&#160;</div><div class="line"><a name="l23634"></a><span class="lineno">23634</span>&#160;<span class="preprocessor">#define ENET_RD_RDAR(base)       (ENET_RDAR_REG(base))</span></div><div class="line"><a name="l23635"></a><span class="lineno">23635</span>&#160;<span class="preprocessor">#define ENET_WR_RDAR(base, value) (ENET_RDAR_REG(base) = (value))</span></div><div class="line"><a name="l23636"></a><span class="lineno">23636</span>&#160;<span class="preprocessor">#define ENET_RMW_RDAR(base, mask, value) (ENET_WR_RDAR(base, (ENET_RD_RDAR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l23637"></a><span class="lineno">23637</span>&#160;<span class="preprocessor">#define ENET_SET_RDAR(base, value) (ENET_WR_RDAR(base, ENET_RD_RDAR(base) |  (value)))</span></div><div class="line"><a name="l23638"></a><span class="lineno">23638</span>&#160;<span class="preprocessor">#define ENET_CLR_RDAR(base, value) (ENET_WR_RDAR(base, ENET_RD_RDAR(base) &amp; ~(value)))</span></div><div class="line"><a name="l23639"></a><span class="lineno">23639</span>&#160;<span class="preprocessor">#define ENET_TOG_RDAR(base, value) (ENET_WR_RDAR(base, ENET_RD_RDAR(base) ^  (value)))</span></div><div class="line"><a name="l23640"></a><span class="lineno">23640</span>&#160;</div><div class="line"><a name="l23642"></a><span class="lineno">23642</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l23643"></a><span class="lineno">23643</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RDAR bitfields</span></div><div class="line"><a name="l23644"></a><span class="lineno">23644</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l23645"></a><span class="lineno">23645</span>&#160;</div><div class="line"><a name="l23656"></a><span class="lineno">23656</span>&#160;<span class="preprocessor">#define ENET_RD_RDAR_RDAR(base) ((ENET_RDAR_REG(base) &amp; ENET_RDAR_RDAR_MASK) &gt;&gt; ENET_RDAR_RDAR_SHIFT)</span></div><div class="line"><a name="l23657"></a><span class="lineno">23657</span>&#160;<span class="preprocessor">#define ENET_BRD_RDAR_RDAR(base) (BITBAND_ACCESS32(&amp;ENET_RDAR_REG(base), ENET_RDAR_RDAR_SHIFT))</span></div><div class="line"><a name="l23658"></a><span class="lineno">23658</span>&#160;</div><div class="line"><a name="l23660"></a><span class="lineno">23660</span>&#160;<span class="preprocessor">#define ENET_WR_RDAR_RDAR(base, value) (ENET_RMW_RDAR(base, ENET_RDAR_RDAR_MASK, ENET_RDAR_RDAR(value)))</span></div><div class="line"><a name="l23661"></a><span class="lineno">23661</span>&#160;<span class="preprocessor">#define ENET_BWR_RDAR_RDAR(base, value) (BITBAND_ACCESS32(&amp;ENET_RDAR_REG(base), ENET_RDAR_RDAR_SHIFT) = (value))</span></div><div class="line"><a name="l23662"></a><span class="lineno">23662</span>&#160;</div><div class="line"><a name="l23683"></a><span class="lineno">23683</span>&#160;<span class="preprocessor">#define ENET_RD_TDAR(base)       (ENET_TDAR_REG(base))</span></div><div class="line"><a name="l23684"></a><span class="lineno">23684</span>&#160;<span class="preprocessor">#define ENET_WR_TDAR(base, value) (ENET_TDAR_REG(base) = (value))</span></div><div class="line"><a name="l23685"></a><span class="lineno">23685</span>&#160;<span class="preprocessor">#define ENET_RMW_TDAR(base, mask, value) (ENET_WR_TDAR(base, (ENET_RD_TDAR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l23686"></a><span class="lineno">23686</span>&#160;<span class="preprocessor">#define ENET_SET_TDAR(base, value) (ENET_WR_TDAR(base, ENET_RD_TDAR(base) |  (value)))</span></div><div class="line"><a name="l23687"></a><span class="lineno">23687</span>&#160;<span class="preprocessor">#define ENET_CLR_TDAR(base, value) (ENET_WR_TDAR(base, ENET_RD_TDAR(base) &amp; ~(value)))</span></div><div class="line"><a name="l23688"></a><span class="lineno">23688</span>&#160;<span class="preprocessor">#define ENET_TOG_TDAR(base, value) (ENET_WR_TDAR(base, ENET_RD_TDAR(base) ^  (value)))</span></div><div class="line"><a name="l23689"></a><span class="lineno">23689</span>&#160;</div><div class="line"><a name="l23691"></a><span class="lineno">23691</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l23692"></a><span class="lineno">23692</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_TDAR bitfields</span></div><div class="line"><a name="l23693"></a><span class="lineno">23693</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l23694"></a><span class="lineno">23694</span>&#160;</div><div class="line"><a name="l23705"></a><span class="lineno">23705</span>&#160;<span class="preprocessor">#define ENET_RD_TDAR_TDAR(base) ((ENET_TDAR_REG(base) &amp; ENET_TDAR_TDAR_MASK) &gt;&gt; ENET_TDAR_TDAR_SHIFT)</span></div><div class="line"><a name="l23706"></a><span class="lineno">23706</span>&#160;<span class="preprocessor">#define ENET_BRD_TDAR_TDAR(base) (BITBAND_ACCESS32(&amp;ENET_TDAR_REG(base), ENET_TDAR_TDAR_SHIFT))</span></div><div class="line"><a name="l23707"></a><span class="lineno">23707</span>&#160;</div><div class="line"><a name="l23709"></a><span class="lineno">23709</span>&#160;<span class="preprocessor">#define ENET_WR_TDAR_TDAR(base, value) (ENET_RMW_TDAR(base, ENET_TDAR_TDAR_MASK, ENET_TDAR_TDAR(value)))</span></div><div class="line"><a name="l23710"></a><span class="lineno">23710</span>&#160;<span class="preprocessor">#define ENET_BWR_TDAR_TDAR(base, value) (BITBAND_ACCESS32(&amp;ENET_TDAR_REG(base), ENET_TDAR_TDAR_SHIFT) = (value))</span></div><div class="line"><a name="l23711"></a><span class="lineno">23711</span>&#160;</div><div class="line"><a name="l23730"></a><span class="lineno">23730</span>&#160;<span class="preprocessor">#define ENET_RD_ECR(base)        (ENET_ECR_REG(base))</span></div><div class="line"><a name="l23731"></a><span class="lineno">23731</span>&#160;<span class="preprocessor">#define ENET_WR_ECR(base, value) (ENET_ECR_REG(base) = (value))</span></div><div class="line"><a name="l23732"></a><span class="lineno">23732</span>&#160;<span class="preprocessor">#define ENET_RMW_ECR(base, mask, value) (ENET_WR_ECR(base, (ENET_RD_ECR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l23733"></a><span class="lineno">23733</span>&#160;<span class="preprocessor">#define ENET_SET_ECR(base, value) (ENET_WR_ECR(base, ENET_RD_ECR(base) |  (value)))</span></div><div class="line"><a name="l23734"></a><span class="lineno">23734</span>&#160;<span class="preprocessor">#define ENET_CLR_ECR(base, value) (ENET_WR_ECR(base, ENET_RD_ECR(base) &amp; ~(value)))</span></div><div class="line"><a name="l23735"></a><span class="lineno">23735</span>&#160;<span class="preprocessor">#define ENET_TOG_ECR(base, value) (ENET_WR_ECR(base, ENET_RD_ECR(base) ^  (value)))</span></div><div class="line"><a name="l23736"></a><span class="lineno">23736</span>&#160;</div><div class="line"><a name="l23738"></a><span class="lineno">23738</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l23739"></a><span class="lineno">23739</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_ECR bitfields</span></div><div class="line"><a name="l23740"></a><span class="lineno">23740</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l23741"></a><span class="lineno">23741</span>&#160;</div><div class="line"><a name="l23749"></a><span class="lineno">23749</span>&#160;<span class="preprocessor">#define ENET_RD_ECR_RESET(base) ((ENET_ECR_REG(base) &amp; ENET_ECR_RESET_MASK) &gt;&gt; ENET_ECR_RESET_SHIFT)</span></div><div class="line"><a name="l23750"></a><span class="lineno">23750</span>&#160;<span class="preprocessor">#define ENET_BRD_ECR_RESET(base) (BITBAND_ACCESS32(&amp;ENET_ECR_REG(base), ENET_ECR_RESET_SHIFT))</span></div><div class="line"><a name="l23751"></a><span class="lineno">23751</span>&#160;</div><div class="line"><a name="l23753"></a><span class="lineno">23753</span>&#160;<span class="preprocessor">#define ENET_WR_ECR_RESET(base, value) (ENET_RMW_ECR(base, ENET_ECR_RESET_MASK, ENET_ECR_RESET(value)))</span></div><div class="line"><a name="l23754"></a><span class="lineno">23754</span>&#160;<span class="preprocessor">#define ENET_BWR_ECR_RESET(base, value) (BITBAND_ACCESS32(&amp;ENET_ECR_REG(base), ENET_ECR_RESET_SHIFT) = (value))</span></div><div class="line"><a name="l23755"></a><span class="lineno">23755</span>&#160;</div><div class="line"><a name="l23777"></a><span class="lineno">23777</span>&#160;<span class="preprocessor">#define ENET_RD_ECR_ETHEREN(base) ((ENET_ECR_REG(base) &amp; ENET_ECR_ETHEREN_MASK) &gt;&gt; ENET_ECR_ETHEREN_SHIFT)</span></div><div class="line"><a name="l23778"></a><span class="lineno">23778</span>&#160;<span class="preprocessor">#define ENET_BRD_ECR_ETHEREN(base) (BITBAND_ACCESS32(&amp;ENET_ECR_REG(base), ENET_ECR_ETHEREN_SHIFT))</span></div><div class="line"><a name="l23779"></a><span class="lineno">23779</span>&#160;</div><div class="line"><a name="l23781"></a><span class="lineno">23781</span>&#160;<span class="preprocessor">#define ENET_WR_ECR_ETHEREN(base, value) (ENET_RMW_ECR(base, ENET_ECR_ETHEREN_MASK, ENET_ECR_ETHEREN(value)))</span></div><div class="line"><a name="l23782"></a><span class="lineno">23782</span>&#160;<span class="preprocessor">#define ENET_BWR_ECR_ETHEREN(base, value) (BITBAND_ACCESS32(&amp;ENET_ECR_REG(base), ENET_ECR_ETHEREN_SHIFT) = (value))</span></div><div class="line"><a name="l23783"></a><span class="lineno">23783</span>&#160;</div><div class="line"><a name="l23799"></a><span class="lineno">23799</span>&#160;<span class="preprocessor">#define ENET_RD_ECR_MAGICEN(base) ((ENET_ECR_REG(base) &amp; ENET_ECR_MAGICEN_MASK) &gt;&gt; ENET_ECR_MAGICEN_SHIFT)</span></div><div class="line"><a name="l23800"></a><span class="lineno">23800</span>&#160;<span class="preprocessor">#define ENET_BRD_ECR_MAGICEN(base) (BITBAND_ACCESS32(&amp;ENET_ECR_REG(base), ENET_ECR_MAGICEN_SHIFT))</span></div><div class="line"><a name="l23801"></a><span class="lineno">23801</span>&#160;</div><div class="line"><a name="l23803"></a><span class="lineno">23803</span>&#160;<span class="preprocessor">#define ENET_WR_ECR_MAGICEN(base, value) (ENET_RMW_ECR(base, ENET_ECR_MAGICEN_MASK, ENET_ECR_MAGICEN(value)))</span></div><div class="line"><a name="l23804"></a><span class="lineno">23804</span>&#160;<span class="preprocessor">#define ENET_BWR_ECR_MAGICEN(base, value) (BITBAND_ACCESS32(&amp;ENET_ECR_REG(base), ENET_ECR_MAGICEN_SHIFT) = (value))</span></div><div class="line"><a name="l23805"></a><span class="lineno">23805</span>&#160;</div><div class="line"><a name="l23816"></a><span class="lineno">23816</span>&#160;<span class="preprocessor">#define ENET_RD_ECR_SLEEP(base) ((ENET_ECR_REG(base) &amp; ENET_ECR_SLEEP_MASK) &gt;&gt; ENET_ECR_SLEEP_SHIFT)</span></div><div class="line"><a name="l23817"></a><span class="lineno">23817</span>&#160;<span class="preprocessor">#define ENET_BRD_ECR_SLEEP(base) (BITBAND_ACCESS32(&amp;ENET_ECR_REG(base), ENET_ECR_SLEEP_SHIFT))</span></div><div class="line"><a name="l23818"></a><span class="lineno">23818</span>&#160;</div><div class="line"><a name="l23820"></a><span class="lineno">23820</span>&#160;<span class="preprocessor">#define ENET_WR_ECR_SLEEP(base, value) (ENET_RMW_ECR(base, ENET_ECR_SLEEP_MASK, ENET_ECR_SLEEP(value)))</span></div><div class="line"><a name="l23821"></a><span class="lineno">23821</span>&#160;<span class="preprocessor">#define ENET_BWR_ECR_SLEEP(base, value) (BITBAND_ACCESS32(&amp;ENET_ECR_REG(base), ENET_ECR_SLEEP_SHIFT) = (value))</span></div><div class="line"><a name="l23822"></a><span class="lineno">23822</span>&#160;</div><div class="line"><a name="l23835"></a><span class="lineno">23835</span>&#160;<span class="preprocessor">#define ENET_RD_ECR_EN1588(base) ((ENET_ECR_REG(base) &amp; ENET_ECR_EN1588_MASK) &gt;&gt; ENET_ECR_EN1588_SHIFT)</span></div><div class="line"><a name="l23836"></a><span class="lineno">23836</span>&#160;<span class="preprocessor">#define ENET_BRD_ECR_EN1588(base) (BITBAND_ACCESS32(&amp;ENET_ECR_REG(base), ENET_ECR_EN1588_SHIFT))</span></div><div class="line"><a name="l23837"></a><span class="lineno">23837</span>&#160;</div><div class="line"><a name="l23839"></a><span class="lineno">23839</span>&#160;<span class="preprocessor">#define ENET_WR_ECR_EN1588(base, value) (ENET_RMW_ECR(base, ENET_ECR_EN1588_MASK, ENET_ECR_EN1588(value)))</span></div><div class="line"><a name="l23840"></a><span class="lineno">23840</span>&#160;<span class="preprocessor">#define ENET_BWR_ECR_EN1588(base, value) (BITBAND_ACCESS32(&amp;ENET_ECR_REG(base), ENET_ECR_EN1588_SHIFT) = (value))</span></div><div class="line"><a name="l23841"></a><span class="lineno">23841</span>&#160;</div><div class="line"><a name="l23855"></a><span class="lineno">23855</span>&#160;<span class="preprocessor">#define ENET_RD_ECR_DBGEN(base) ((ENET_ECR_REG(base) &amp; ENET_ECR_DBGEN_MASK) &gt;&gt; ENET_ECR_DBGEN_SHIFT)</span></div><div class="line"><a name="l23856"></a><span class="lineno">23856</span>&#160;<span class="preprocessor">#define ENET_BRD_ECR_DBGEN(base) (BITBAND_ACCESS32(&amp;ENET_ECR_REG(base), ENET_ECR_DBGEN_SHIFT))</span></div><div class="line"><a name="l23857"></a><span class="lineno">23857</span>&#160;</div><div class="line"><a name="l23859"></a><span class="lineno">23859</span>&#160;<span class="preprocessor">#define ENET_WR_ECR_DBGEN(base, value) (ENET_RMW_ECR(base, ENET_ECR_DBGEN_MASK, ENET_ECR_DBGEN(value)))</span></div><div class="line"><a name="l23860"></a><span class="lineno">23860</span>&#160;<span class="preprocessor">#define ENET_BWR_ECR_DBGEN(base, value) (BITBAND_ACCESS32(&amp;ENET_ECR_REG(base), ENET_ECR_DBGEN_SHIFT) = (value))</span></div><div class="line"><a name="l23861"></a><span class="lineno">23861</span>&#160;</div><div class="line"><a name="l23875"></a><span class="lineno">23875</span>&#160;<span class="preprocessor">#define ENET_RD_ECR_STOPEN(base) ((ENET_ECR_REG(base) &amp; ENET_ECR_STOPEN_MASK) &gt;&gt; ENET_ECR_STOPEN_SHIFT)</span></div><div class="line"><a name="l23876"></a><span class="lineno">23876</span>&#160;<span class="preprocessor">#define ENET_BRD_ECR_STOPEN(base) (BITBAND_ACCESS32(&amp;ENET_ECR_REG(base), ENET_ECR_STOPEN_SHIFT))</span></div><div class="line"><a name="l23877"></a><span class="lineno">23877</span>&#160;</div><div class="line"><a name="l23879"></a><span class="lineno">23879</span>&#160;<span class="preprocessor">#define ENET_WR_ECR_STOPEN(base, value) (ENET_RMW_ECR(base, ENET_ECR_STOPEN_MASK, ENET_ECR_STOPEN(value)))</span></div><div class="line"><a name="l23880"></a><span class="lineno">23880</span>&#160;<span class="preprocessor">#define ENET_BWR_ECR_STOPEN(base, value) (BITBAND_ACCESS32(&amp;ENET_ECR_REG(base), ENET_ECR_STOPEN_SHIFT) = (value))</span></div><div class="line"><a name="l23881"></a><span class="lineno">23881</span>&#160;</div><div class="line"><a name="l23897"></a><span class="lineno">23897</span>&#160;<span class="preprocessor">#define ENET_RD_ECR_DBSWP(base) ((ENET_ECR_REG(base) &amp; ENET_ECR_DBSWP_MASK) &gt;&gt; ENET_ECR_DBSWP_SHIFT)</span></div><div class="line"><a name="l23898"></a><span class="lineno">23898</span>&#160;<span class="preprocessor">#define ENET_BRD_ECR_DBSWP(base) (BITBAND_ACCESS32(&amp;ENET_ECR_REG(base), ENET_ECR_DBSWP_SHIFT))</span></div><div class="line"><a name="l23899"></a><span class="lineno">23899</span>&#160;</div><div class="line"><a name="l23901"></a><span class="lineno">23901</span>&#160;<span class="preprocessor">#define ENET_WR_ECR_DBSWP(base, value) (ENET_RMW_ECR(base, ENET_ECR_DBSWP_MASK, ENET_ECR_DBSWP(value)))</span></div><div class="line"><a name="l23902"></a><span class="lineno">23902</span>&#160;<span class="preprocessor">#define ENET_BWR_ECR_DBSWP(base, value) (BITBAND_ACCESS32(&amp;ENET_ECR_REG(base), ENET_ECR_DBSWP_SHIFT) = (value))</span></div><div class="line"><a name="l23903"></a><span class="lineno">23903</span>&#160;</div><div class="line"><a name="l23927"></a><span class="lineno">23927</span>&#160;<span class="preprocessor">#define ENET_RD_MMFR(base)       (ENET_MMFR_REG(base))</span></div><div class="line"><a name="l23928"></a><span class="lineno">23928</span>&#160;<span class="preprocessor">#define ENET_WR_MMFR(base, value) (ENET_MMFR_REG(base) = (value))</span></div><div class="line"><a name="l23929"></a><span class="lineno">23929</span>&#160;<span class="preprocessor">#define ENET_RMW_MMFR(base, mask, value) (ENET_WR_MMFR(base, (ENET_RD_MMFR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l23930"></a><span class="lineno">23930</span>&#160;<span class="preprocessor">#define ENET_SET_MMFR(base, value) (ENET_WR_MMFR(base, ENET_RD_MMFR(base) |  (value)))</span></div><div class="line"><a name="l23931"></a><span class="lineno">23931</span>&#160;<span class="preprocessor">#define ENET_CLR_MMFR(base, value) (ENET_WR_MMFR(base, ENET_RD_MMFR(base) &amp; ~(value)))</span></div><div class="line"><a name="l23932"></a><span class="lineno">23932</span>&#160;<span class="preprocessor">#define ENET_TOG_MMFR(base, value) (ENET_WR_MMFR(base, ENET_RD_MMFR(base) ^  (value)))</span></div><div class="line"><a name="l23933"></a><span class="lineno">23933</span>&#160;</div><div class="line"><a name="l23935"></a><span class="lineno">23935</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l23936"></a><span class="lineno">23936</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_MMFR bitfields</span></div><div class="line"><a name="l23937"></a><span class="lineno">23937</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l23938"></a><span class="lineno">23938</span>&#160;</div><div class="line"><a name="l23946"></a><span class="lineno">23946</span>&#160;<span class="preprocessor">#define ENET_RD_MMFR_DATA(base) ((ENET_MMFR_REG(base) &amp; ENET_MMFR_DATA_MASK) &gt;&gt; ENET_MMFR_DATA_SHIFT)</span></div><div class="line"><a name="l23947"></a><span class="lineno">23947</span>&#160;<span class="preprocessor">#define ENET_BRD_MMFR_DATA(base) (ENET_RD_MMFR_DATA(base))</span></div><div class="line"><a name="l23948"></a><span class="lineno">23948</span>&#160;</div><div class="line"><a name="l23950"></a><span class="lineno">23950</span>&#160;<span class="preprocessor">#define ENET_WR_MMFR_DATA(base, value) (ENET_RMW_MMFR(base, ENET_MMFR_DATA_MASK, ENET_MMFR_DATA(value)))</span></div><div class="line"><a name="l23951"></a><span class="lineno">23951</span>&#160;<span class="preprocessor">#define ENET_BWR_MMFR_DATA(base, value) (ENET_WR_MMFR_DATA(base, value))</span></div><div class="line"><a name="l23952"></a><span class="lineno">23952</span>&#160;</div><div class="line"><a name="l23961"></a><span class="lineno">23961</span>&#160;<span class="preprocessor">#define ENET_RD_MMFR_TA(base) ((ENET_MMFR_REG(base) &amp; ENET_MMFR_TA_MASK) &gt;&gt; ENET_MMFR_TA_SHIFT)</span></div><div class="line"><a name="l23962"></a><span class="lineno">23962</span>&#160;<span class="preprocessor">#define ENET_BRD_MMFR_TA(base) (ENET_RD_MMFR_TA(base))</span></div><div class="line"><a name="l23963"></a><span class="lineno">23963</span>&#160;</div><div class="line"><a name="l23965"></a><span class="lineno">23965</span>&#160;<span class="preprocessor">#define ENET_WR_MMFR_TA(base, value) (ENET_RMW_MMFR(base, ENET_MMFR_TA_MASK, ENET_MMFR_TA(value)))</span></div><div class="line"><a name="l23966"></a><span class="lineno">23966</span>&#160;<span class="preprocessor">#define ENET_BWR_MMFR_TA(base, value) (ENET_WR_MMFR_TA(base, value))</span></div><div class="line"><a name="l23967"></a><span class="lineno">23967</span>&#160;</div><div class="line"><a name="l23976"></a><span class="lineno">23976</span>&#160;<span class="preprocessor">#define ENET_RD_MMFR_RA(base) ((ENET_MMFR_REG(base) &amp; ENET_MMFR_RA_MASK) &gt;&gt; ENET_MMFR_RA_SHIFT)</span></div><div class="line"><a name="l23977"></a><span class="lineno">23977</span>&#160;<span class="preprocessor">#define ENET_BRD_MMFR_RA(base) (ENET_RD_MMFR_RA(base))</span></div><div class="line"><a name="l23978"></a><span class="lineno">23978</span>&#160;</div><div class="line"><a name="l23980"></a><span class="lineno">23980</span>&#160;<span class="preprocessor">#define ENET_WR_MMFR_RA(base, value) (ENET_RMW_MMFR(base, ENET_MMFR_RA_MASK, ENET_MMFR_RA(value)))</span></div><div class="line"><a name="l23981"></a><span class="lineno">23981</span>&#160;<span class="preprocessor">#define ENET_BWR_MMFR_RA(base, value) (ENET_WR_MMFR_RA(base, value))</span></div><div class="line"><a name="l23982"></a><span class="lineno">23982</span>&#160;</div><div class="line"><a name="l23991"></a><span class="lineno">23991</span>&#160;<span class="preprocessor">#define ENET_RD_MMFR_PA(base) ((ENET_MMFR_REG(base) &amp; ENET_MMFR_PA_MASK) &gt;&gt; ENET_MMFR_PA_SHIFT)</span></div><div class="line"><a name="l23992"></a><span class="lineno">23992</span>&#160;<span class="preprocessor">#define ENET_BRD_MMFR_PA(base) (ENET_RD_MMFR_PA(base))</span></div><div class="line"><a name="l23993"></a><span class="lineno">23993</span>&#160;</div><div class="line"><a name="l23995"></a><span class="lineno">23995</span>&#160;<span class="preprocessor">#define ENET_WR_MMFR_PA(base, value) (ENET_RMW_MMFR(base, ENET_MMFR_PA_MASK, ENET_MMFR_PA(value)))</span></div><div class="line"><a name="l23996"></a><span class="lineno">23996</span>&#160;<span class="preprocessor">#define ENET_BWR_MMFR_PA(base, value) (ENET_WR_MMFR_PA(base, value))</span></div><div class="line"><a name="l23997"></a><span class="lineno">23997</span>&#160;</div><div class="line"><a name="l24012"></a><span class="lineno">24012</span>&#160;<span class="preprocessor">#define ENET_RD_MMFR_OP(base) ((ENET_MMFR_REG(base) &amp; ENET_MMFR_OP_MASK) &gt;&gt; ENET_MMFR_OP_SHIFT)</span></div><div class="line"><a name="l24013"></a><span class="lineno">24013</span>&#160;<span class="preprocessor">#define ENET_BRD_MMFR_OP(base) (ENET_RD_MMFR_OP(base))</span></div><div class="line"><a name="l24014"></a><span class="lineno">24014</span>&#160;</div><div class="line"><a name="l24016"></a><span class="lineno">24016</span>&#160;<span class="preprocessor">#define ENET_WR_MMFR_OP(base, value) (ENET_RMW_MMFR(base, ENET_MMFR_OP_MASK, ENET_MMFR_OP(value)))</span></div><div class="line"><a name="l24017"></a><span class="lineno">24017</span>&#160;<span class="preprocessor">#define ENET_BWR_MMFR_OP(base, value) (ENET_WR_MMFR_OP(base, value))</span></div><div class="line"><a name="l24018"></a><span class="lineno">24018</span>&#160;</div><div class="line"><a name="l24027"></a><span class="lineno">24027</span>&#160;<span class="preprocessor">#define ENET_RD_MMFR_ST(base) ((ENET_MMFR_REG(base) &amp; ENET_MMFR_ST_MASK) &gt;&gt; ENET_MMFR_ST_SHIFT)</span></div><div class="line"><a name="l24028"></a><span class="lineno">24028</span>&#160;<span class="preprocessor">#define ENET_BRD_MMFR_ST(base) (ENET_RD_MMFR_ST(base))</span></div><div class="line"><a name="l24029"></a><span class="lineno">24029</span>&#160;</div><div class="line"><a name="l24031"></a><span class="lineno">24031</span>&#160;<span class="preprocessor">#define ENET_WR_MMFR_ST(base, value) (ENET_RMW_MMFR(base, ENET_MMFR_ST_MASK, ENET_MMFR_ST(value)))</span></div><div class="line"><a name="l24032"></a><span class="lineno">24032</span>&#160;<span class="preprocessor">#define ENET_BWR_MMFR_ST(base, value) (ENET_WR_MMFR_ST(base, value))</span></div><div class="line"><a name="l24033"></a><span class="lineno">24033</span>&#160;</div><div class="line"><a name="l24064"></a><span class="lineno">24064</span>&#160;<span class="preprocessor">#define ENET_RD_MSCR(base)       (ENET_MSCR_REG(base))</span></div><div class="line"><a name="l24065"></a><span class="lineno">24065</span>&#160;<span class="preprocessor">#define ENET_WR_MSCR(base, value) (ENET_MSCR_REG(base) = (value))</span></div><div class="line"><a name="l24066"></a><span class="lineno">24066</span>&#160;<span class="preprocessor">#define ENET_RMW_MSCR(base, mask, value) (ENET_WR_MSCR(base, (ENET_RD_MSCR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l24067"></a><span class="lineno">24067</span>&#160;<span class="preprocessor">#define ENET_SET_MSCR(base, value) (ENET_WR_MSCR(base, ENET_RD_MSCR(base) |  (value)))</span></div><div class="line"><a name="l24068"></a><span class="lineno">24068</span>&#160;<span class="preprocessor">#define ENET_CLR_MSCR(base, value) (ENET_WR_MSCR(base, ENET_RD_MSCR(base) &amp; ~(value)))</span></div><div class="line"><a name="l24069"></a><span class="lineno">24069</span>&#160;<span class="preprocessor">#define ENET_TOG_MSCR(base, value) (ENET_WR_MSCR(base, ENET_RD_MSCR(base) ^  (value)))</span></div><div class="line"><a name="l24070"></a><span class="lineno">24070</span>&#160;</div><div class="line"><a name="l24072"></a><span class="lineno">24072</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l24073"></a><span class="lineno">24073</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_MSCR bitfields</span></div><div class="line"><a name="l24074"></a><span class="lineno">24074</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l24075"></a><span class="lineno">24075</span>&#160;</div><div class="line"><a name="l24086"></a><span class="lineno">24086</span>&#160;<span class="preprocessor">#define ENET_RD_MSCR_MII_SPEED(base) ((ENET_MSCR_REG(base) &amp; ENET_MSCR_MII_SPEED_MASK) &gt;&gt; ENET_MSCR_MII_SPEED_SHIFT)</span></div><div class="line"><a name="l24087"></a><span class="lineno">24087</span>&#160;<span class="preprocessor">#define ENET_BRD_MSCR_MII_SPEED(base) (ENET_RD_MSCR_MII_SPEED(base))</span></div><div class="line"><a name="l24088"></a><span class="lineno">24088</span>&#160;</div><div class="line"><a name="l24090"></a><span class="lineno">24090</span>&#160;<span class="preprocessor">#define ENET_WR_MSCR_MII_SPEED(base, value) (ENET_RMW_MSCR(base, ENET_MSCR_MII_SPEED_MASK, ENET_MSCR_MII_SPEED(value)))</span></div><div class="line"><a name="l24091"></a><span class="lineno">24091</span>&#160;<span class="preprocessor">#define ENET_BWR_MSCR_MII_SPEED(base, value) (ENET_WR_MSCR_MII_SPEED(base, value))</span></div><div class="line"><a name="l24092"></a><span class="lineno">24092</span>&#160;</div><div class="line"><a name="l24107"></a><span class="lineno">24107</span>&#160;<span class="preprocessor">#define ENET_RD_MSCR_DIS_PRE(base) ((ENET_MSCR_REG(base) &amp; ENET_MSCR_DIS_PRE_MASK) &gt;&gt; ENET_MSCR_DIS_PRE_SHIFT)</span></div><div class="line"><a name="l24108"></a><span class="lineno">24108</span>&#160;<span class="preprocessor">#define ENET_BRD_MSCR_DIS_PRE(base) (BITBAND_ACCESS32(&amp;ENET_MSCR_REG(base), ENET_MSCR_DIS_PRE_SHIFT))</span></div><div class="line"><a name="l24109"></a><span class="lineno">24109</span>&#160;</div><div class="line"><a name="l24111"></a><span class="lineno">24111</span>&#160;<span class="preprocessor">#define ENET_WR_MSCR_DIS_PRE(base, value) (ENET_RMW_MSCR(base, ENET_MSCR_DIS_PRE_MASK, ENET_MSCR_DIS_PRE(value)))</span></div><div class="line"><a name="l24112"></a><span class="lineno">24112</span>&#160;<span class="preprocessor">#define ENET_BWR_MSCR_DIS_PRE(base, value) (BITBAND_ACCESS32(&amp;ENET_MSCR_REG(base), ENET_MSCR_DIS_PRE_SHIFT) = (value))</span></div><div class="line"><a name="l24113"></a><span class="lineno">24113</span>&#160;</div><div class="line"><a name="l24130"></a><span class="lineno">24130</span>&#160;<span class="preprocessor">#define ENET_RD_MSCR_HOLDTIME(base) ((ENET_MSCR_REG(base) &amp; ENET_MSCR_HOLDTIME_MASK) &gt;&gt; ENET_MSCR_HOLDTIME_SHIFT)</span></div><div class="line"><a name="l24131"></a><span class="lineno">24131</span>&#160;<span class="preprocessor">#define ENET_BRD_MSCR_HOLDTIME(base) (ENET_RD_MSCR_HOLDTIME(base))</span></div><div class="line"><a name="l24132"></a><span class="lineno">24132</span>&#160;</div><div class="line"><a name="l24134"></a><span class="lineno">24134</span>&#160;<span class="preprocessor">#define ENET_WR_MSCR_HOLDTIME(base, value) (ENET_RMW_MSCR(base, ENET_MSCR_HOLDTIME_MASK, ENET_MSCR_HOLDTIME(value)))</span></div><div class="line"><a name="l24135"></a><span class="lineno">24135</span>&#160;<span class="preprocessor">#define ENET_BWR_MSCR_HOLDTIME(base, value) (ENET_WR_MSCR_HOLDTIME(base, value))</span></div><div class="line"><a name="l24136"></a><span class="lineno">24136</span>&#160;</div><div class="line"><a name="l24155"></a><span class="lineno">24155</span>&#160;<span class="preprocessor">#define ENET_RD_MIBC(base)       (ENET_MIBC_REG(base))</span></div><div class="line"><a name="l24156"></a><span class="lineno">24156</span>&#160;<span class="preprocessor">#define ENET_WR_MIBC(base, value) (ENET_MIBC_REG(base) = (value))</span></div><div class="line"><a name="l24157"></a><span class="lineno">24157</span>&#160;<span class="preprocessor">#define ENET_RMW_MIBC(base, mask, value) (ENET_WR_MIBC(base, (ENET_RD_MIBC(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l24158"></a><span class="lineno">24158</span>&#160;<span class="preprocessor">#define ENET_SET_MIBC(base, value) (ENET_WR_MIBC(base, ENET_RD_MIBC(base) |  (value)))</span></div><div class="line"><a name="l24159"></a><span class="lineno">24159</span>&#160;<span class="preprocessor">#define ENET_CLR_MIBC(base, value) (ENET_WR_MIBC(base, ENET_RD_MIBC(base) &amp; ~(value)))</span></div><div class="line"><a name="l24160"></a><span class="lineno">24160</span>&#160;<span class="preprocessor">#define ENET_TOG_MIBC(base, value) (ENET_WR_MIBC(base, ENET_RD_MIBC(base) ^  (value)))</span></div><div class="line"><a name="l24161"></a><span class="lineno">24161</span>&#160;</div><div class="line"><a name="l24163"></a><span class="lineno">24163</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l24164"></a><span class="lineno">24164</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_MIBC bitfields</span></div><div class="line"><a name="l24165"></a><span class="lineno">24165</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l24166"></a><span class="lineno">24166</span>&#160;</div><div class="line"><a name="l24175"></a><span class="lineno">24175</span>&#160;<span class="preprocessor">#define ENET_RD_MIBC_MIB_CLEAR(base) ((ENET_MIBC_REG(base) &amp; ENET_MIBC_MIB_CLEAR_MASK) &gt;&gt; ENET_MIBC_MIB_CLEAR_SHIFT)</span></div><div class="line"><a name="l24176"></a><span class="lineno">24176</span>&#160;<span class="preprocessor">#define ENET_BRD_MIBC_MIB_CLEAR(base) (BITBAND_ACCESS32(&amp;ENET_MIBC_REG(base), ENET_MIBC_MIB_CLEAR_SHIFT))</span></div><div class="line"><a name="l24177"></a><span class="lineno">24177</span>&#160;</div><div class="line"><a name="l24179"></a><span class="lineno">24179</span>&#160;<span class="preprocessor">#define ENET_WR_MIBC_MIB_CLEAR(base, value) (ENET_RMW_MIBC(base, ENET_MIBC_MIB_CLEAR_MASK, ENET_MIBC_MIB_CLEAR(value)))</span></div><div class="line"><a name="l24180"></a><span class="lineno">24180</span>&#160;<span class="preprocessor">#define ENET_BWR_MIBC_MIB_CLEAR(base, value) (BITBAND_ACCESS32(&amp;ENET_MIBC_REG(base), ENET_MIBC_MIB_CLEAR_SHIFT) = (value))</span></div><div class="line"><a name="l24181"></a><span class="lineno">24181</span>&#160;</div><div class="line"><a name="l24191"></a><span class="lineno">24191</span>&#160;<span class="preprocessor">#define ENET_RD_MIBC_MIB_IDLE(base) ((ENET_MIBC_REG(base) &amp; ENET_MIBC_MIB_IDLE_MASK) &gt;&gt; ENET_MIBC_MIB_IDLE_SHIFT)</span></div><div class="line"><a name="l24192"></a><span class="lineno">24192</span>&#160;<span class="preprocessor">#define ENET_BRD_MIBC_MIB_IDLE(base) (BITBAND_ACCESS32(&amp;ENET_MIBC_REG(base), ENET_MIBC_MIB_IDLE_SHIFT))</span></div><div class="line"><a name="l24193"></a><span class="lineno">24193</span>&#160;</div><div class="line"><a name="l24203"></a><span class="lineno">24203</span>&#160;<span class="preprocessor">#define ENET_RD_MIBC_MIB_DIS(base) ((ENET_MIBC_REG(base) &amp; ENET_MIBC_MIB_DIS_MASK) &gt;&gt; ENET_MIBC_MIB_DIS_SHIFT)</span></div><div class="line"><a name="l24204"></a><span class="lineno">24204</span>&#160;<span class="preprocessor">#define ENET_BRD_MIBC_MIB_DIS(base) (BITBAND_ACCESS32(&amp;ENET_MIBC_REG(base), ENET_MIBC_MIB_DIS_SHIFT))</span></div><div class="line"><a name="l24205"></a><span class="lineno">24205</span>&#160;</div><div class="line"><a name="l24207"></a><span class="lineno">24207</span>&#160;<span class="preprocessor">#define ENET_WR_MIBC_MIB_DIS(base, value) (ENET_RMW_MIBC(base, ENET_MIBC_MIB_DIS_MASK, ENET_MIBC_MIB_DIS(value)))</span></div><div class="line"><a name="l24208"></a><span class="lineno">24208</span>&#160;<span class="preprocessor">#define ENET_BWR_MIBC_MIB_DIS(base, value) (BITBAND_ACCESS32(&amp;ENET_MIBC_REG(base), ENET_MIBC_MIB_DIS_SHIFT) = (value))</span></div><div class="line"><a name="l24209"></a><span class="lineno">24209</span>&#160;</div><div class="line"><a name="l24224"></a><span class="lineno">24224</span>&#160;<span class="preprocessor">#define ENET_RD_RCR(base)        (ENET_RCR_REG(base))</span></div><div class="line"><a name="l24225"></a><span class="lineno">24225</span>&#160;<span class="preprocessor">#define ENET_WR_RCR(base, value) (ENET_RCR_REG(base) = (value))</span></div><div class="line"><a name="l24226"></a><span class="lineno">24226</span>&#160;<span class="preprocessor">#define ENET_RMW_RCR(base, mask, value) (ENET_WR_RCR(base, (ENET_RD_RCR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l24227"></a><span class="lineno">24227</span>&#160;<span class="preprocessor">#define ENET_SET_RCR(base, value) (ENET_WR_RCR(base, ENET_RD_RCR(base) |  (value)))</span></div><div class="line"><a name="l24228"></a><span class="lineno">24228</span>&#160;<span class="preprocessor">#define ENET_CLR_RCR(base, value) (ENET_WR_RCR(base, ENET_RD_RCR(base) &amp; ~(value)))</span></div><div class="line"><a name="l24229"></a><span class="lineno">24229</span>&#160;<span class="preprocessor">#define ENET_TOG_RCR(base, value) (ENET_WR_RCR(base, ENET_RD_RCR(base) ^  (value)))</span></div><div class="line"><a name="l24230"></a><span class="lineno">24230</span>&#160;</div><div class="line"><a name="l24232"></a><span class="lineno">24232</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l24233"></a><span class="lineno">24233</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RCR bitfields</span></div><div class="line"><a name="l24234"></a><span class="lineno">24234</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l24235"></a><span class="lineno">24235</span>&#160;</div><div class="line"><a name="l24249"></a><span class="lineno">24249</span>&#160;<span class="preprocessor">#define ENET_RD_RCR_LOOP(base) ((ENET_RCR_REG(base) &amp; ENET_RCR_LOOP_MASK) &gt;&gt; ENET_RCR_LOOP_SHIFT)</span></div><div class="line"><a name="l24250"></a><span class="lineno">24250</span>&#160;<span class="preprocessor">#define ENET_BRD_RCR_LOOP(base) (BITBAND_ACCESS32(&amp;ENET_RCR_REG(base), ENET_RCR_LOOP_SHIFT))</span></div><div class="line"><a name="l24251"></a><span class="lineno">24251</span>&#160;</div><div class="line"><a name="l24253"></a><span class="lineno">24253</span>&#160;<span class="preprocessor">#define ENET_WR_RCR_LOOP(base, value) (ENET_RMW_RCR(base, ENET_RCR_LOOP_MASK, ENET_RCR_LOOP(value)))</span></div><div class="line"><a name="l24254"></a><span class="lineno">24254</span>&#160;<span class="preprocessor">#define ENET_BWR_RCR_LOOP(base, value) (BITBAND_ACCESS32(&amp;ENET_RCR_REG(base), ENET_RCR_LOOP_SHIFT) = (value))</span></div><div class="line"><a name="l24255"></a><span class="lineno">24255</span>&#160;</div><div class="line"><a name="l24268"></a><span class="lineno">24268</span>&#160;<span class="preprocessor">#define ENET_RD_RCR_DRT(base) ((ENET_RCR_REG(base) &amp; ENET_RCR_DRT_MASK) &gt;&gt; ENET_RCR_DRT_SHIFT)</span></div><div class="line"><a name="l24269"></a><span class="lineno">24269</span>&#160;<span class="preprocessor">#define ENET_BRD_RCR_DRT(base) (BITBAND_ACCESS32(&amp;ENET_RCR_REG(base), ENET_RCR_DRT_SHIFT))</span></div><div class="line"><a name="l24270"></a><span class="lineno">24270</span>&#160;</div><div class="line"><a name="l24272"></a><span class="lineno">24272</span>&#160;<span class="preprocessor">#define ENET_WR_RCR_DRT(base, value) (ENET_RMW_RCR(base, ENET_RCR_DRT_MASK, ENET_RCR_DRT(value)))</span></div><div class="line"><a name="l24273"></a><span class="lineno">24273</span>&#160;<span class="preprocessor">#define ENET_BWR_RCR_DRT(base, value) (BITBAND_ACCESS32(&amp;ENET_RCR_REG(base), ENET_RCR_DRT_SHIFT) = (value))</span></div><div class="line"><a name="l24274"></a><span class="lineno">24274</span>&#160;</div><div class="line"><a name="l24287"></a><span class="lineno">24287</span>&#160;<span class="preprocessor">#define ENET_RD_RCR_MII_MODE(base) ((ENET_RCR_REG(base) &amp; ENET_RCR_MII_MODE_MASK) &gt;&gt; ENET_RCR_MII_MODE_SHIFT)</span></div><div class="line"><a name="l24288"></a><span class="lineno">24288</span>&#160;<span class="preprocessor">#define ENET_BRD_RCR_MII_MODE(base) (BITBAND_ACCESS32(&amp;ENET_RCR_REG(base), ENET_RCR_MII_MODE_SHIFT))</span></div><div class="line"><a name="l24289"></a><span class="lineno">24289</span>&#160;</div><div class="line"><a name="l24291"></a><span class="lineno">24291</span>&#160;<span class="preprocessor">#define ENET_WR_RCR_MII_MODE(base, value) (ENET_RMW_RCR(base, ENET_RCR_MII_MODE_MASK, ENET_RCR_MII_MODE(value)))</span></div><div class="line"><a name="l24292"></a><span class="lineno">24292</span>&#160;<span class="preprocessor">#define ENET_BWR_RCR_MII_MODE(base, value) (BITBAND_ACCESS32(&amp;ENET_RCR_REG(base), ENET_RCR_MII_MODE_SHIFT) = (value))</span></div><div class="line"><a name="l24293"></a><span class="lineno">24293</span>&#160;</div><div class="line"><a name="l24306"></a><span class="lineno">24306</span>&#160;<span class="preprocessor">#define ENET_RD_RCR_PROM(base) ((ENET_RCR_REG(base) &amp; ENET_RCR_PROM_MASK) &gt;&gt; ENET_RCR_PROM_SHIFT)</span></div><div class="line"><a name="l24307"></a><span class="lineno">24307</span>&#160;<span class="preprocessor">#define ENET_BRD_RCR_PROM(base) (BITBAND_ACCESS32(&amp;ENET_RCR_REG(base), ENET_RCR_PROM_SHIFT))</span></div><div class="line"><a name="l24308"></a><span class="lineno">24308</span>&#160;</div><div class="line"><a name="l24310"></a><span class="lineno">24310</span>&#160;<span class="preprocessor">#define ENET_WR_RCR_PROM(base, value) (ENET_RMW_RCR(base, ENET_RCR_PROM_MASK, ENET_RCR_PROM(value)))</span></div><div class="line"><a name="l24311"></a><span class="lineno">24311</span>&#160;<span class="preprocessor">#define ENET_BWR_RCR_PROM(base, value) (BITBAND_ACCESS32(&amp;ENET_RCR_REG(base), ENET_RCR_PROM_SHIFT) = (value))</span></div><div class="line"><a name="l24312"></a><span class="lineno">24312</span>&#160;</div><div class="line"><a name="l24324"></a><span class="lineno">24324</span>&#160;<span class="preprocessor">#define ENET_RD_RCR_BC_REJ(base) ((ENET_RCR_REG(base) &amp; ENET_RCR_BC_REJ_MASK) &gt;&gt; ENET_RCR_BC_REJ_SHIFT)</span></div><div class="line"><a name="l24325"></a><span class="lineno">24325</span>&#160;<span class="preprocessor">#define ENET_BRD_RCR_BC_REJ(base) (BITBAND_ACCESS32(&amp;ENET_RCR_REG(base), ENET_RCR_BC_REJ_SHIFT))</span></div><div class="line"><a name="l24326"></a><span class="lineno">24326</span>&#160;</div><div class="line"><a name="l24328"></a><span class="lineno">24328</span>&#160;<span class="preprocessor">#define ENET_WR_RCR_BC_REJ(base, value) (ENET_RMW_RCR(base, ENET_RCR_BC_REJ_MASK, ENET_RCR_BC_REJ(value)))</span></div><div class="line"><a name="l24329"></a><span class="lineno">24329</span>&#160;<span class="preprocessor">#define ENET_BWR_RCR_BC_REJ(base, value) (BITBAND_ACCESS32(&amp;ENET_RCR_REG(base), ENET_RCR_BC_REJ_SHIFT) = (value))</span></div><div class="line"><a name="l24330"></a><span class="lineno">24330</span>&#160;</div><div class="line"><a name="l24340"></a><span class="lineno">24340</span>&#160;<span class="preprocessor">#define ENET_RD_RCR_FCE(base) ((ENET_RCR_REG(base) &amp; ENET_RCR_FCE_MASK) &gt;&gt; ENET_RCR_FCE_SHIFT)</span></div><div class="line"><a name="l24341"></a><span class="lineno">24341</span>&#160;<span class="preprocessor">#define ENET_BRD_RCR_FCE(base) (BITBAND_ACCESS32(&amp;ENET_RCR_REG(base), ENET_RCR_FCE_SHIFT))</span></div><div class="line"><a name="l24342"></a><span class="lineno">24342</span>&#160;</div><div class="line"><a name="l24344"></a><span class="lineno">24344</span>&#160;<span class="preprocessor">#define ENET_WR_RCR_FCE(base, value) (ENET_RMW_RCR(base, ENET_RCR_FCE_MASK, ENET_RCR_FCE(value)))</span></div><div class="line"><a name="l24345"></a><span class="lineno">24345</span>&#160;<span class="preprocessor">#define ENET_BWR_RCR_FCE(base, value) (BITBAND_ACCESS32(&amp;ENET_RCR_REG(base), ENET_RCR_FCE_SHIFT) = (value))</span></div><div class="line"><a name="l24346"></a><span class="lineno">24346</span>&#160;</div><div class="line"><a name="l24359"></a><span class="lineno">24359</span>&#160;<span class="preprocessor">#define ENET_RD_RCR_RMII_MODE(base) ((ENET_RCR_REG(base) &amp; ENET_RCR_RMII_MODE_MASK) &gt;&gt; ENET_RCR_RMII_MODE_SHIFT)</span></div><div class="line"><a name="l24360"></a><span class="lineno">24360</span>&#160;<span class="preprocessor">#define ENET_BRD_RCR_RMII_MODE(base) (BITBAND_ACCESS32(&amp;ENET_RCR_REG(base), ENET_RCR_RMII_MODE_SHIFT))</span></div><div class="line"><a name="l24361"></a><span class="lineno">24361</span>&#160;</div><div class="line"><a name="l24363"></a><span class="lineno">24363</span>&#160;<span class="preprocessor">#define ENET_WR_RCR_RMII_MODE(base, value) (ENET_RMW_RCR(base, ENET_RCR_RMII_MODE_MASK, ENET_RCR_RMII_MODE(value)))</span></div><div class="line"><a name="l24364"></a><span class="lineno">24364</span>&#160;<span class="preprocessor">#define ENET_BWR_RCR_RMII_MODE(base, value) (BITBAND_ACCESS32(&amp;ENET_RCR_REG(base), ENET_RCR_RMII_MODE_SHIFT) = (value))</span></div><div class="line"><a name="l24365"></a><span class="lineno">24365</span>&#160;</div><div class="line"><a name="l24378"></a><span class="lineno">24378</span>&#160;<span class="preprocessor">#define ENET_RD_RCR_RMII_10T(base) ((ENET_RCR_REG(base) &amp; ENET_RCR_RMII_10T_MASK) &gt;&gt; ENET_RCR_RMII_10T_SHIFT)</span></div><div class="line"><a name="l24379"></a><span class="lineno">24379</span>&#160;<span class="preprocessor">#define ENET_BRD_RCR_RMII_10T(base) (BITBAND_ACCESS32(&amp;ENET_RCR_REG(base), ENET_RCR_RMII_10T_SHIFT))</span></div><div class="line"><a name="l24380"></a><span class="lineno">24380</span>&#160;</div><div class="line"><a name="l24382"></a><span class="lineno">24382</span>&#160;<span class="preprocessor">#define ENET_WR_RCR_RMII_10T(base, value) (ENET_RMW_RCR(base, ENET_RCR_RMII_10T_MASK, ENET_RCR_RMII_10T(value)))</span></div><div class="line"><a name="l24383"></a><span class="lineno">24383</span>&#160;<span class="preprocessor">#define ENET_BWR_RCR_RMII_10T(base, value) (BITBAND_ACCESS32(&amp;ENET_RCR_REG(base), ENET_RCR_RMII_10T_SHIFT) = (value))</span></div><div class="line"><a name="l24384"></a><span class="lineno">24384</span>&#160;</div><div class="line"><a name="l24397"></a><span class="lineno">24397</span>&#160;<span class="preprocessor">#define ENET_RD_RCR_PADEN(base) ((ENET_RCR_REG(base) &amp; ENET_RCR_PADEN_MASK) &gt;&gt; ENET_RCR_PADEN_SHIFT)</span></div><div class="line"><a name="l24398"></a><span class="lineno">24398</span>&#160;<span class="preprocessor">#define ENET_BRD_RCR_PADEN(base) (BITBAND_ACCESS32(&amp;ENET_RCR_REG(base), ENET_RCR_PADEN_SHIFT))</span></div><div class="line"><a name="l24399"></a><span class="lineno">24399</span>&#160;</div><div class="line"><a name="l24401"></a><span class="lineno">24401</span>&#160;<span class="preprocessor">#define ENET_WR_RCR_PADEN(base, value) (ENET_RMW_RCR(base, ENET_RCR_PADEN_MASK, ENET_RCR_PADEN(value)))</span></div><div class="line"><a name="l24402"></a><span class="lineno">24402</span>&#160;<span class="preprocessor">#define ENET_BWR_RCR_PADEN(base, value) (BITBAND_ACCESS32(&amp;ENET_RCR_REG(base), ENET_RCR_PADEN_SHIFT) = (value))</span></div><div class="line"><a name="l24403"></a><span class="lineno">24403</span>&#160;</div><div class="line"><a name="l24416"></a><span class="lineno">24416</span>&#160;<span class="preprocessor">#define ENET_RD_RCR_PAUFWD(base) ((ENET_RCR_REG(base) &amp; ENET_RCR_PAUFWD_MASK) &gt;&gt; ENET_RCR_PAUFWD_SHIFT)</span></div><div class="line"><a name="l24417"></a><span class="lineno">24417</span>&#160;<span class="preprocessor">#define ENET_BRD_RCR_PAUFWD(base) (BITBAND_ACCESS32(&amp;ENET_RCR_REG(base), ENET_RCR_PAUFWD_SHIFT))</span></div><div class="line"><a name="l24418"></a><span class="lineno">24418</span>&#160;</div><div class="line"><a name="l24420"></a><span class="lineno">24420</span>&#160;<span class="preprocessor">#define ENET_WR_RCR_PAUFWD(base, value) (ENET_RMW_RCR(base, ENET_RCR_PAUFWD_MASK, ENET_RCR_PAUFWD(value)))</span></div><div class="line"><a name="l24421"></a><span class="lineno">24421</span>&#160;<span class="preprocessor">#define ENET_BWR_RCR_PAUFWD(base, value) (BITBAND_ACCESS32(&amp;ENET_RCR_REG(base), ENET_RCR_PAUFWD_SHIFT) = (value))</span></div><div class="line"><a name="l24422"></a><span class="lineno">24422</span>&#160;</div><div class="line"><a name="l24437"></a><span class="lineno">24437</span>&#160;<span class="preprocessor">#define ENET_RD_RCR_CRCFWD(base) ((ENET_RCR_REG(base) &amp; ENET_RCR_CRCFWD_MASK) &gt;&gt; ENET_RCR_CRCFWD_SHIFT)</span></div><div class="line"><a name="l24438"></a><span class="lineno">24438</span>&#160;<span class="preprocessor">#define ENET_BRD_RCR_CRCFWD(base) (BITBAND_ACCESS32(&amp;ENET_RCR_REG(base), ENET_RCR_CRCFWD_SHIFT))</span></div><div class="line"><a name="l24439"></a><span class="lineno">24439</span>&#160;</div><div class="line"><a name="l24441"></a><span class="lineno">24441</span>&#160;<span class="preprocessor">#define ENET_WR_RCR_CRCFWD(base, value) (ENET_RMW_RCR(base, ENET_RCR_CRCFWD_MASK, ENET_RCR_CRCFWD(value)))</span></div><div class="line"><a name="l24442"></a><span class="lineno">24442</span>&#160;<span class="preprocessor">#define ENET_BWR_RCR_CRCFWD(base, value) (BITBAND_ACCESS32(&amp;ENET_RCR_REG(base), ENET_RCR_CRCFWD_SHIFT) = (value))</span></div><div class="line"><a name="l24443"></a><span class="lineno">24443</span>&#160;</div><div class="line"><a name="l24458"></a><span class="lineno">24458</span>&#160;<span class="preprocessor">#define ENET_RD_RCR_CFEN(base) ((ENET_RCR_REG(base) &amp; ENET_RCR_CFEN_MASK) &gt;&gt; ENET_RCR_CFEN_SHIFT)</span></div><div class="line"><a name="l24459"></a><span class="lineno">24459</span>&#160;<span class="preprocessor">#define ENET_BRD_RCR_CFEN(base) (BITBAND_ACCESS32(&amp;ENET_RCR_REG(base), ENET_RCR_CFEN_SHIFT))</span></div><div class="line"><a name="l24460"></a><span class="lineno">24460</span>&#160;</div><div class="line"><a name="l24462"></a><span class="lineno">24462</span>&#160;<span class="preprocessor">#define ENET_WR_RCR_CFEN(base, value) (ENET_RMW_RCR(base, ENET_RCR_CFEN_MASK, ENET_RCR_CFEN(value)))</span></div><div class="line"><a name="l24463"></a><span class="lineno">24463</span>&#160;<span class="preprocessor">#define ENET_BWR_RCR_CFEN(base, value) (BITBAND_ACCESS32(&amp;ENET_RCR_REG(base), ENET_RCR_CFEN_SHIFT) = (value))</span></div><div class="line"><a name="l24464"></a><span class="lineno">24464</span>&#160;</div><div class="line"><a name="l24478"></a><span class="lineno">24478</span>&#160;<span class="preprocessor">#define ENET_RD_RCR_MAX_FL(base) ((ENET_RCR_REG(base) &amp; ENET_RCR_MAX_FL_MASK) &gt;&gt; ENET_RCR_MAX_FL_SHIFT)</span></div><div class="line"><a name="l24479"></a><span class="lineno">24479</span>&#160;<span class="preprocessor">#define ENET_BRD_RCR_MAX_FL(base) (ENET_RD_RCR_MAX_FL(base))</span></div><div class="line"><a name="l24480"></a><span class="lineno">24480</span>&#160;</div><div class="line"><a name="l24482"></a><span class="lineno">24482</span>&#160;<span class="preprocessor">#define ENET_WR_RCR_MAX_FL(base, value) (ENET_RMW_RCR(base, ENET_RCR_MAX_FL_MASK, ENET_RCR_MAX_FL(value)))</span></div><div class="line"><a name="l24483"></a><span class="lineno">24483</span>&#160;<span class="preprocessor">#define ENET_BWR_RCR_MAX_FL(base, value) (ENET_WR_RCR_MAX_FL(base, value))</span></div><div class="line"><a name="l24484"></a><span class="lineno">24484</span>&#160;</div><div class="line"><a name="l24498"></a><span class="lineno">24498</span>&#160;<span class="preprocessor">#define ENET_RD_RCR_NLC(base) ((ENET_RCR_REG(base) &amp; ENET_RCR_NLC_MASK) &gt;&gt; ENET_RCR_NLC_SHIFT)</span></div><div class="line"><a name="l24499"></a><span class="lineno">24499</span>&#160;<span class="preprocessor">#define ENET_BRD_RCR_NLC(base) (BITBAND_ACCESS32(&amp;ENET_RCR_REG(base), ENET_RCR_NLC_SHIFT))</span></div><div class="line"><a name="l24500"></a><span class="lineno">24500</span>&#160;</div><div class="line"><a name="l24502"></a><span class="lineno">24502</span>&#160;<span class="preprocessor">#define ENET_WR_RCR_NLC(base, value) (ENET_RMW_RCR(base, ENET_RCR_NLC_MASK, ENET_RCR_NLC(value)))</span></div><div class="line"><a name="l24503"></a><span class="lineno">24503</span>&#160;<span class="preprocessor">#define ENET_BWR_RCR_NLC(base, value) (BITBAND_ACCESS32(&amp;ENET_RCR_REG(base), ENET_RCR_NLC_SHIFT) = (value))</span></div><div class="line"><a name="l24504"></a><span class="lineno">24504</span>&#160;</div><div class="line"><a name="l24513"></a><span class="lineno">24513</span>&#160;<span class="preprocessor">#define ENET_RD_RCR_GRS(base) ((ENET_RCR_REG(base) &amp; ENET_RCR_GRS_MASK) &gt;&gt; ENET_RCR_GRS_SHIFT)</span></div><div class="line"><a name="l24514"></a><span class="lineno">24514</span>&#160;<span class="preprocessor">#define ENET_BRD_RCR_GRS(base) (BITBAND_ACCESS32(&amp;ENET_RCR_REG(base), ENET_RCR_GRS_SHIFT))</span></div><div class="line"><a name="l24515"></a><span class="lineno">24515</span>&#160;</div><div class="line"><a name="l24533"></a><span class="lineno">24533</span>&#160;<span class="preprocessor">#define ENET_RD_TCR(base)        (ENET_TCR_REG(base))</span></div><div class="line"><a name="l24534"></a><span class="lineno">24534</span>&#160;<span class="preprocessor">#define ENET_WR_TCR(base, value) (ENET_TCR_REG(base) = (value))</span></div><div class="line"><a name="l24535"></a><span class="lineno">24535</span>&#160;<span class="preprocessor">#define ENET_RMW_TCR(base, mask, value) (ENET_WR_TCR(base, (ENET_RD_TCR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l24536"></a><span class="lineno">24536</span>&#160;<span class="preprocessor">#define ENET_SET_TCR(base, value) (ENET_WR_TCR(base, ENET_RD_TCR(base) |  (value)))</span></div><div class="line"><a name="l24537"></a><span class="lineno">24537</span>&#160;<span class="preprocessor">#define ENET_CLR_TCR(base, value) (ENET_WR_TCR(base, ENET_RD_TCR(base) &amp; ~(value)))</span></div><div class="line"><a name="l24538"></a><span class="lineno">24538</span>&#160;<span class="preprocessor">#define ENET_TOG_TCR(base, value) (ENET_WR_TCR(base, ENET_RD_TCR(base) ^  (value)))</span></div><div class="line"><a name="l24539"></a><span class="lineno">24539</span>&#160;</div><div class="line"><a name="l24541"></a><span class="lineno">24541</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l24542"></a><span class="lineno">24542</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_TCR bitfields</span></div><div class="line"><a name="l24543"></a><span class="lineno">24543</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l24544"></a><span class="lineno">24544</span>&#160;</div><div class="line"><a name="l24559"></a><span class="lineno">24559</span>&#160;<span class="preprocessor">#define ENET_RD_TCR_GTS(base) ((ENET_TCR_REG(base) &amp; ENET_TCR_GTS_MASK) &gt;&gt; ENET_TCR_GTS_SHIFT)</span></div><div class="line"><a name="l24560"></a><span class="lineno">24560</span>&#160;<span class="preprocessor">#define ENET_BRD_TCR_GTS(base) (BITBAND_ACCESS32(&amp;ENET_TCR_REG(base), ENET_TCR_GTS_SHIFT))</span></div><div class="line"><a name="l24561"></a><span class="lineno">24561</span>&#160;</div><div class="line"><a name="l24563"></a><span class="lineno">24563</span>&#160;<span class="preprocessor">#define ENET_WR_TCR_GTS(base, value) (ENET_RMW_TCR(base, ENET_TCR_GTS_MASK, ENET_TCR_GTS(value)))</span></div><div class="line"><a name="l24564"></a><span class="lineno">24564</span>&#160;<span class="preprocessor">#define ENET_BWR_TCR_GTS(base, value) (BITBAND_ACCESS32(&amp;ENET_TCR_REG(base), ENET_TCR_GTS_SHIFT) = (value))</span></div><div class="line"><a name="l24565"></a><span class="lineno">24565</span>&#160;</div><div class="line"><a name="l24575"></a><span class="lineno">24575</span>&#160;<span class="preprocessor">#define ENET_RD_TCR_FDEN(base) ((ENET_TCR_REG(base) &amp; ENET_TCR_FDEN_MASK) &gt;&gt; ENET_TCR_FDEN_SHIFT)</span></div><div class="line"><a name="l24576"></a><span class="lineno">24576</span>&#160;<span class="preprocessor">#define ENET_BRD_TCR_FDEN(base) (BITBAND_ACCESS32(&amp;ENET_TCR_REG(base), ENET_TCR_FDEN_SHIFT))</span></div><div class="line"><a name="l24577"></a><span class="lineno">24577</span>&#160;</div><div class="line"><a name="l24579"></a><span class="lineno">24579</span>&#160;<span class="preprocessor">#define ENET_WR_TCR_FDEN(base, value) (ENET_RMW_TCR(base, ENET_TCR_FDEN_MASK, ENET_TCR_FDEN(value)))</span></div><div class="line"><a name="l24580"></a><span class="lineno">24580</span>&#160;<span class="preprocessor">#define ENET_BWR_TCR_FDEN(base, value) (BITBAND_ACCESS32(&amp;ENET_TCR_REG(base), ENET_TCR_FDEN_SHIFT) = (value))</span></div><div class="line"><a name="l24581"></a><span class="lineno">24581</span>&#160;</div><div class="line"><a name="l24599"></a><span class="lineno">24599</span>&#160;<span class="preprocessor">#define ENET_RD_TCR_TFC_PAUSE(base) ((ENET_TCR_REG(base) &amp; ENET_TCR_TFC_PAUSE_MASK) &gt;&gt; ENET_TCR_TFC_PAUSE_SHIFT)</span></div><div class="line"><a name="l24600"></a><span class="lineno">24600</span>&#160;<span class="preprocessor">#define ENET_BRD_TCR_TFC_PAUSE(base) (BITBAND_ACCESS32(&amp;ENET_TCR_REG(base), ENET_TCR_TFC_PAUSE_SHIFT))</span></div><div class="line"><a name="l24601"></a><span class="lineno">24601</span>&#160;</div><div class="line"><a name="l24603"></a><span class="lineno">24603</span>&#160;<span class="preprocessor">#define ENET_WR_TCR_TFC_PAUSE(base, value) (ENET_RMW_TCR(base, ENET_TCR_TFC_PAUSE_MASK, ENET_TCR_TFC_PAUSE(value)))</span></div><div class="line"><a name="l24604"></a><span class="lineno">24604</span>&#160;<span class="preprocessor">#define ENET_BWR_TCR_TFC_PAUSE(base, value) (BITBAND_ACCESS32(&amp;ENET_TCR_REG(base), ENET_TCR_TFC_PAUSE_SHIFT) = (value))</span></div><div class="line"><a name="l24605"></a><span class="lineno">24605</span>&#160;</div><div class="line"><a name="l24616"></a><span class="lineno">24616</span>&#160;<span class="preprocessor">#define ENET_RD_TCR_RFC_PAUSE(base) ((ENET_TCR_REG(base) &amp; ENET_TCR_RFC_PAUSE_MASK) &gt;&gt; ENET_TCR_RFC_PAUSE_SHIFT)</span></div><div class="line"><a name="l24617"></a><span class="lineno">24617</span>&#160;<span class="preprocessor">#define ENET_BRD_TCR_RFC_PAUSE(base) (BITBAND_ACCESS32(&amp;ENET_TCR_REG(base), ENET_TCR_RFC_PAUSE_SHIFT))</span></div><div class="line"><a name="l24618"></a><span class="lineno">24618</span>&#160;</div><div class="line"><a name="l24634"></a><span class="lineno">24634</span>&#160;<span class="preprocessor">#define ENET_RD_TCR_ADDSEL(base) ((ENET_TCR_REG(base) &amp; ENET_TCR_ADDSEL_MASK) &gt;&gt; ENET_TCR_ADDSEL_SHIFT)</span></div><div class="line"><a name="l24635"></a><span class="lineno">24635</span>&#160;<span class="preprocessor">#define ENET_BRD_TCR_ADDSEL(base) (ENET_RD_TCR_ADDSEL(base))</span></div><div class="line"><a name="l24636"></a><span class="lineno">24636</span>&#160;</div><div class="line"><a name="l24638"></a><span class="lineno">24638</span>&#160;<span class="preprocessor">#define ENET_WR_TCR_ADDSEL(base, value) (ENET_RMW_TCR(base, ENET_TCR_ADDSEL_MASK, ENET_TCR_ADDSEL(value)))</span></div><div class="line"><a name="l24639"></a><span class="lineno">24639</span>&#160;<span class="preprocessor">#define ENET_BWR_TCR_ADDSEL(base, value) (ENET_WR_TCR_ADDSEL(base, value))</span></div><div class="line"><a name="l24640"></a><span class="lineno">24640</span>&#160;</div><div class="line"><a name="l24652"></a><span class="lineno">24652</span>&#160;<span class="preprocessor">#define ENET_RD_TCR_ADDINS(base) ((ENET_TCR_REG(base) &amp; ENET_TCR_ADDINS_MASK) &gt;&gt; ENET_TCR_ADDINS_SHIFT)</span></div><div class="line"><a name="l24653"></a><span class="lineno">24653</span>&#160;<span class="preprocessor">#define ENET_BRD_TCR_ADDINS(base) (BITBAND_ACCESS32(&amp;ENET_TCR_REG(base), ENET_TCR_ADDINS_SHIFT))</span></div><div class="line"><a name="l24654"></a><span class="lineno">24654</span>&#160;</div><div class="line"><a name="l24656"></a><span class="lineno">24656</span>&#160;<span class="preprocessor">#define ENET_WR_TCR_ADDINS(base, value) (ENET_RMW_TCR(base, ENET_TCR_ADDINS_MASK, ENET_TCR_ADDINS(value)))</span></div><div class="line"><a name="l24657"></a><span class="lineno">24657</span>&#160;<span class="preprocessor">#define ENET_BWR_TCR_ADDINS(base, value) (BITBAND_ACCESS32(&amp;ENET_TCR_REG(base), ENET_TCR_ADDINS_SHIFT) = (value))</span></div><div class="line"><a name="l24658"></a><span class="lineno">24658</span>&#160;</div><div class="line"><a name="l24670"></a><span class="lineno">24670</span>&#160;<span class="preprocessor">#define ENET_RD_TCR_CRCFWD(base) ((ENET_TCR_REG(base) &amp; ENET_TCR_CRCFWD_MASK) &gt;&gt; ENET_TCR_CRCFWD_SHIFT)</span></div><div class="line"><a name="l24671"></a><span class="lineno">24671</span>&#160;<span class="preprocessor">#define ENET_BRD_TCR_CRCFWD(base) (BITBAND_ACCESS32(&amp;ENET_TCR_REG(base), ENET_TCR_CRCFWD_SHIFT))</span></div><div class="line"><a name="l24672"></a><span class="lineno">24672</span>&#160;</div><div class="line"><a name="l24674"></a><span class="lineno">24674</span>&#160;<span class="preprocessor">#define ENET_WR_TCR_CRCFWD(base, value) (ENET_RMW_TCR(base, ENET_TCR_CRCFWD_MASK, ENET_TCR_CRCFWD(value)))</span></div><div class="line"><a name="l24675"></a><span class="lineno">24675</span>&#160;<span class="preprocessor">#define ENET_BWR_TCR_CRCFWD(base, value) (BITBAND_ACCESS32(&amp;ENET_TCR_REG(base), ENET_TCR_CRCFWD_SHIFT) = (value))</span></div><div class="line"><a name="l24676"></a><span class="lineno">24676</span>&#160;</div><div class="line"><a name="l24697"></a><span class="lineno">24697</span>&#160;<span class="preprocessor">#define ENET_RD_PALR(base)       (ENET_PALR_REG(base))</span></div><div class="line"><a name="l24698"></a><span class="lineno">24698</span>&#160;<span class="preprocessor">#define ENET_WR_PALR(base, value) (ENET_PALR_REG(base) = (value))</span></div><div class="line"><a name="l24699"></a><span class="lineno">24699</span>&#160;<span class="preprocessor">#define ENET_RMW_PALR(base, mask, value) (ENET_WR_PALR(base, (ENET_RD_PALR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l24700"></a><span class="lineno">24700</span>&#160;<span class="preprocessor">#define ENET_SET_PALR(base, value) (ENET_WR_PALR(base, ENET_RD_PALR(base) |  (value)))</span></div><div class="line"><a name="l24701"></a><span class="lineno">24701</span>&#160;<span class="preprocessor">#define ENET_CLR_PALR(base, value) (ENET_WR_PALR(base, ENET_RD_PALR(base) &amp; ~(value)))</span></div><div class="line"><a name="l24702"></a><span class="lineno">24702</span>&#160;<span class="preprocessor">#define ENET_TOG_PALR(base, value) (ENET_WR_PALR(base, ENET_RD_PALR(base) ^  (value)))</span></div><div class="line"><a name="l24703"></a><span class="lineno">24703</span>&#160;</div><div class="line"><a name="l24726"></a><span class="lineno">24726</span>&#160;<span class="preprocessor">#define ENET_RD_PAUR(base)       (ENET_PAUR_REG(base))</span></div><div class="line"><a name="l24727"></a><span class="lineno">24727</span>&#160;<span class="preprocessor">#define ENET_WR_PAUR(base, value) (ENET_PAUR_REG(base) = (value))</span></div><div class="line"><a name="l24728"></a><span class="lineno">24728</span>&#160;<span class="preprocessor">#define ENET_RMW_PAUR(base, mask, value) (ENET_WR_PAUR(base, (ENET_RD_PAUR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l24729"></a><span class="lineno">24729</span>&#160;<span class="preprocessor">#define ENET_SET_PAUR(base, value) (ENET_WR_PAUR(base, ENET_RD_PAUR(base) |  (value)))</span></div><div class="line"><a name="l24730"></a><span class="lineno">24730</span>&#160;<span class="preprocessor">#define ENET_CLR_PAUR(base, value) (ENET_WR_PAUR(base, ENET_RD_PAUR(base) &amp; ~(value)))</span></div><div class="line"><a name="l24731"></a><span class="lineno">24731</span>&#160;<span class="preprocessor">#define ENET_TOG_PAUR(base, value) (ENET_WR_PAUR(base, ENET_RD_PAUR(base) ^  (value)))</span></div><div class="line"><a name="l24732"></a><span class="lineno">24732</span>&#160;</div><div class="line"><a name="l24734"></a><span class="lineno">24734</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l24735"></a><span class="lineno">24735</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_PAUR bitfields</span></div><div class="line"><a name="l24736"></a><span class="lineno">24736</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l24737"></a><span class="lineno">24737</span>&#160;</div><div class="line"><a name="l24745"></a><span class="lineno">24745</span>&#160;<span class="preprocessor">#define ENET_RD_PAUR_TYPE(base) ((ENET_PAUR_REG(base) &amp; ENET_PAUR_TYPE_MASK) &gt;&gt; ENET_PAUR_TYPE_SHIFT)</span></div><div class="line"><a name="l24746"></a><span class="lineno">24746</span>&#160;<span class="preprocessor">#define ENET_BRD_PAUR_TYPE(base) (ENET_RD_PAUR_TYPE(base))</span></div><div class="line"><a name="l24747"></a><span class="lineno">24747</span>&#160;</div><div class="line"><a name="l24757"></a><span class="lineno">24757</span>&#160;<span class="preprocessor">#define ENET_RD_PAUR_PADDR2(base) ((ENET_PAUR_REG(base) &amp; ENET_PAUR_PADDR2_MASK) &gt;&gt; ENET_PAUR_PADDR2_SHIFT)</span></div><div class="line"><a name="l24758"></a><span class="lineno">24758</span>&#160;<span class="preprocessor">#define ENET_BRD_PAUR_PADDR2(base) (ENET_RD_PAUR_PADDR2(base))</span></div><div class="line"><a name="l24759"></a><span class="lineno">24759</span>&#160;</div><div class="line"><a name="l24761"></a><span class="lineno">24761</span>&#160;<span class="preprocessor">#define ENET_WR_PAUR_PADDR2(base, value) (ENET_RMW_PAUR(base, ENET_PAUR_PADDR2_MASK, ENET_PAUR_PADDR2(value)))</span></div><div class="line"><a name="l24762"></a><span class="lineno">24762</span>&#160;<span class="preprocessor">#define ENET_BWR_PAUR_PADDR2(base, value) (ENET_WR_PAUR_PADDR2(base, value))</span></div><div class="line"><a name="l24763"></a><span class="lineno">24763</span>&#160;</div><div class="line"><a name="l24785"></a><span class="lineno">24785</span>&#160;<span class="preprocessor">#define ENET_RD_OPD(base)        (ENET_OPD_REG(base))</span></div><div class="line"><a name="l24786"></a><span class="lineno">24786</span>&#160;<span class="preprocessor">#define ENET_WR_OPD(base, value) (ENET_OPD_REG(base) = (value))</span></div><div class="line"><a name="l24787"></a><span class="lineno">24787</span>&#160;<span class="preprocessor">#define ENET_RMW_OPD(base, mask, value) (ENET_WR_OPD(base, (ENET_RD_OPD(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l24788"></a><span class="lineno">24788</span>&#160;<span class="preprocessor">#define ENET_SET_OPD(base, value) (ENET_WR_OPD(base, ENET_RD_OPD(base) |  (value)))</span></div><div class="line"><a name="l24789"></a><span class="lineno">24789</span>&#160;<span class="preprocessor">#define ENET_CLR_OPD(base, value) (ENET_WR_OPD(base, ENET_RD_OPD(base) &amp; ~(value)))</span></div><div class="line"><a name="l24790"></a><span class="lineno">24790</span>&#160;<span class="preprocessor">#define ENET_TOG_OPD(base, value) (ENET_WR_OPD(base, ENET_RD_OPD(base) ^  (value)))</span></div><div class="line"><a name="l24791"></a><span class="lineno">24791</span>&#160;</div><div class="line"><a name="l24793"></a><span class="lineno">24793</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l24794"></a><span class="lineno">24794</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_OPD bitfields</span></div><div class="line"><a name="l24795"></a><span class="lineno">24795</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l24796"></a><span class="lineno">24796</span>&#160;</div><div class="line"><a name="l24804"></a><span class="lineno">24804</span>&#160;<span class="preprocessor">#define ENET_RD_OPD_PAUSE_DUR(base) ((ENET_OPD_REG(base) &amp; ENET_OPD_PAUSE_DUR_MASK) &gt;&gt; ENET_OPD_PAUSE_DUR_SHIFT)</span></div><div class="line"><a name="l24805"></a><span class="lineno">24805</span>&#160;<span class="preprocessor">#define ENET_BRD_OPD_PAUSE_DUR(base) (ENET_RD_OPD_PAUSE_DUR(base))</span></div><div class="line"><a name="l24806"></a><span class="lineno">24806</span>&#160;</div><div class="line"><a name="l24808"></a><span class="lineno">24808</span>&#160;<span class="preprocessor">#define ENET_WR_OPD_PAUSE_DUR(base, value) (ENET_RMW_OPD(base, ENET_OPD_PAUSE_DUR_MASK, ENET_OPD_PAUSE_DUR(value)))</span></div><div class="line"><a name="l24809"></a><span class="lineno">24809</span>&#160;<span class="preprocessor">#define ENET_BWR_OPD_PAUSE_DUR(base, value) (ENET_WR_OPD_PAUSE_DUR(base, value))</span></div><div class="line"><a name="l24810"></a><span class="lineno">24810</span>&#160;</div><div class="line"><a name="l24819"></a><span class="lineno">24819</span>&#160;<span class="preprocessor">#define ENET_RD_OPD_OPCODE(base) ((ENET_OPD_REG(base) &amp; ENET_OPD_OPCODE_MASK) &gt;&gt; ENET_OPD_OPCODE_SHIFT)</span></div><div class="line"><a name="l24820"></a><span class="lineno">24820</span>&#160;<span class="preprocessor">#define ENET_BRD_OPD_OPCODE(base) (ENET_RD_OPD_OPCODE(base))</span></div><div class="line"><a name="l24821"></a><span class="lineno">24821</span>&#160;</div><div class="line"><a name="l24841"></a><span class="lineno">24841</span>&#160;<span class="preprocessor">#define ENET_RD_IAUR(base)       (ENET_IAUR_REG(base))</span></div><div class="line"><a name="l24842"></a><span class="lineno">24842</span>&#160;<span class="preprocessor">#define ENET_WR_IAUR(base, value) (ENET_IAUR_REG(base) = (value))</span></div><div class="line"><a name="l24843"></a><span class="lineno">24843</span>&#160;<span class="preprocessor">#define ENET_RMW_IAUR(base, mask, value) (ENET_WR_IAUR(base, (ENET_RD_IAUR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l24844"></a><span class="lineno">24844</span>&#160;<span class="preprocessor">#define ENET_SET_IAUR(base, value) (ENET_WR_IAUR(base, ENET_RD_IAUR(base) |  (value)))</span></div><div class="line"><a name="l24845"></a><span class="lineno">24845</span>&#160;<span class="preprocessor">#define ENET_CLR_IAUR(base, value) (ENET_WR_IAUR(base, ENET_RD_IAUR(base) &amp; ~(value)))</span></div><div class="line"><a name="l24846"></a><span class="lineno">24846</span>&#160;<span class="preprocessor">#define ENET_TOG_IAUR(base, value) (ENET_WR_IAUR(base, ENET_RD_IAUR(base) ^  (value)))</span></div><div class="line"><a name="l24847"></a><span class="lineno">24847</span>&#160;</div><div class="line"><a name="l24867"></a><span class="lineno">24867</span>&#160;<span class="preprocessor">#define ENET_RD_IALR(base)       (ENET_IALR_REG(base))</span></div><div class="line"><a name="l24868"></a><span class="lineno">24868</span>&#160;<span class="preprocessor">#define ENET_WR_IALR(base, value) (ENET_IALR_REG(base) = (value))</span></div><div class="line"><a name="l24869"></a><span class="lineno">24869</span>&#160;<span class="preprocessor">#define ENET_RMW_IALR(base, mask, value) (ENET_WR_IALR(base, (ENET_RD_IALR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l24870"></a><span class="lineno">24870</span>&#160;<span class="preprocessor">#define ENET_SET_IALR(base, value) (ENET_WR_IALR(base, ENET_RD_IALR(base) |  (value)))</span></div><div class="line"><a name="l24871"></a><span class="lineno">24871</span>&#160;<span class="preprocessor">#define ENET_CLR_IALR(base, value) (ENET_WR_IALR(base, ENET_RD_IALR(base) &amp; ~(value)))</span></div><div class="line"><a name="l24872"></a><span class="lineno">24872</span>&#160;<span class="preprocessor">#define ENET_TOG_IALR(base, value) (ENET_WR_IALR(base, ENET_RD_IALR(base) ^  (value)))</span></div><div class="line"><a name="l24873"></a><span class="lineno">24873</span>&#160;</div><div class="line"><a name="l24892"></a><span class="lineno">24892</span>&#160;<span class="preprocessor">#define ENET_RD_GAUR(base)       (ENET_GAUR_REG(base))</span></div><div class="line"><a name="l24893"></a><span class="lineno">24893</span>&#160;<span class="preprocessor">#define ENET_WR_GAUR(base, value) (ENET_GAUR_REG(base) = (value))</span></div><div class="line"><a name="l24894"></a><span class="lineno">24894</span>&#160;<span class="preprocessor">#define ENET_RMW_GAUR(base, mask, value) (ENET_WR_GAUR(base, (ENET_RD_GAUR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l24895"></a><span class="lineno">24895</span>&#160;<span class="preprocessor">#define ENET_SET_GAUR(base, value) (ENET_WR_GAUR(base, ENET_RD_GAUR(base) |  (value)))</span></div><div class="line"><a name="l24896"></a><span class="lineno">24896</span>&#160;<span class="preprocessor">#define ENET_CLR_GAUR(base, value) (ENET_WR_GAUR(base, ENET_RD_GAUR(base) &amp; ~(value)))</span></div><div class="line"><a name="l24897"></a><span class="lineno">24897</span>&#160;<span class="preprocessor">#define ENET_TOG_GAUR(base, value) (ENET_WR_GAUR(base, ENET_RD_GAUR(base) ^  (value)))</span></div><div class="line"><a name="l24898"></a><span class="lineno">24898</span>&#160;</div><div class="line"><a name="l24917"></a><span class="lineno">24917</span>&#160;<span class="preprocessor">#define ENET_RD_GALR(base)       (ENET_GALR_REG(base))</span></div><div class="line"><a name="l24918"></a><span class="lineno">24918</span>&#160;<span class="preprocessor">#define ENET_WR_GALR(base, value) (ENET_GALR_REG(base) = (value))</span></div><div class="line"><a name="l24919"></a><span class="lineno">24919</span>&#160;<span class="preprocessor">#define ENET_RMW_GALR(base, mask, value) (ENET_WR_GALR(base, (ENET_RD_GALR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l24920"></a><span class="lineno">24920</span>&#160;<span class="preprocessor">#define ENET_SET_GALR(base, value) (ENET_WR_GALR(base, ENET_RD_GALR(base) |  (value)))</span></div><div class="line"><a name="l24921"></a><span class="lineno">24921</span>&#160;<span class="preprocessor">#define ENET_CLR_GALR(base, value) (ENET_WR_GALR(base, ENET_RD_GALR(base) &amp; ~(value)))</span></div><div class="line"><a name="l24922"></a><span class="lineno">24922</span>&#160;<span class="preprocessor">#define ENET_TOG_GALR(base, value) (ENET_WR_GALR(base, ENET_RD_GALR(base) ^  (value)))</span></div><div class="line"><a name="l24923"></a><span class="lineno">24923</span>&#160;</div><div class="line"><a name="l24954"></a><span class="lineno">24954</span>&#160;<span class="preprocessor">#define ENET_RD_TFWR(base)       (ENET_TFWR_REG(base))</span></div><div class="line"><a name="l24955"></a><span class="lineno">24955</span>&#160;<span class="preprocessor">#define ENET_WR_TFWR(base, value) (ENET_TFWR_REG(base) = (value))</span></div><div class="line"><a name="l24956"></a><span class="lineno">24956</span>&#160;<span class="preprocessor">#define ENET_RMW_TFWR(base, mask, value) (ENET_WR_TFWR(base, (ENET_RD_TFWR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l24957"></a><span class="lineno">24957</span>&#160;<span class="preprocessor">#define ENET_SET_TFWR(base, value) (ENET_WR_TFWR(base, ENET_RD_TFWR(base) |  (value)))</span></div><div class="line"><a name="l24958"></a><span class="lineno">24958</span>&#160;<span class="preprocessor">#define ENET_CLR_TFWR(base, value) (ENET_WR_TFWR(base, ENET_RD_TFWR(base) &amp; ~(value)))</span></div><div class="line"><a name="l24959"></a><span class="lineno">24959</span>&#160;<span class="preprocessor">#define ENET_TOG_TFWR(base, value) (ENET_WR_TFWR(base, ENET_RD_TFWR(base) ^  (value)))</span></div><div class="line"><a name="l24960"></a><span class="lineno">24960</span>&#160;</div><div class="line"><a name="l24962"></a><span class="lineno">24962</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l24963"></a><span class="lineno">24963</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_TFWR bitfields</span></div><div class="line"><a name="l24964"></a><span class="lineno">24964</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l24965"></a><span class="lineno">24965</span>&#160;</div><div class="line"><a name="l24987"></a><span class="lineno">24987</span>&#160;<span class="preprocessor">#define ENET_RD_TFWR_TFWR(base) ((ENET_TFWR_REG(base) &amp; ENET_TFWR_TFWR_MASK) &gt;&gt; ENET_TFWR_TFWR_SHIFT)</span></div><div class="line"><a name="l24988"></a><span class="lineno">24988</span>&#160;<span class="preprocessor">#define ENET_BRD_TFWR_TFWR(base) (ENET_RD_TFWR_TFWR(base))</span></div><div class="line"><a name="l24989"></a><span class="lineno">24989</span>&#160;</div><div class="line"><a name="l24991"></a><span class="lineno">24991</span>&#160;<span class="preprocessor">#define ENET_WR_TFWR_TFWR(base, value) (ENET_RMW_TFWR(base, ENET_TFWR_TFWR_MASK, ENET_TFWR_TFWR(value)))</span></div><div class="line"><a name="l24992"></a><span class="lineno">24992</span>&#160;<span class="preprocessor">#define ENET_BWR_TFWR_TFWR(base, value) (ENET_WR_TFWR_TFWR(base, value))</span></div><div class="line"><a name="l24993"></a><span class="lineno">24993</span>&#160;</div><div class="line"><a name="l25004"></a><span class="lineno">25004</span>&#160;<span class="preprocessor">#define ENET_RD_TFWR_STRFWD(base) ((ENET_TFWR_REG(base) &amp; ENET_TFWR_STRFWD_MASK) &gt;&gt; ENET_TFWR_STRFWD_SHIFT)</span></div><div class="line"><a name="l25005"></a><span class="lineno">25005</span>&#160;<span class="preprocessor">#define ENET_BRD_TFWR_STRFWD(base) (BITBAND_ACCESS32(&amp;ENET_TFWR_REG(base), ENET_TFWR_STRFWD_SHIFT))</span></div><div class="line"><a name="l25006"></a><span class="lineno">25006</span>&#160;</div><div class="line"><a name="l25008"></a><span class="lineno">25008</span>&#160;<span class="preprocessor">#define ENET_WR_TFWR_STRFWD(base, value) (ENET_RMW_TFWR(base, ENET_TFWR_STRFWD_MASK, ENET_TFWR_STRFWD(value)))</span></div><div class="line"><a name="l25009"></a><span class="lineno">25009</span>&#160;<span class="preprocessor">#define ENET_BWR_TFWR_STRFWD(base, value) (BITBAND_ACCESS32(&amp;ENET_TFWR_REG(base), ENET_TFWR_STRFWD_SHIFT) = (value))</span></div><div class="line"><a name="l25010"></a><span class="lineno">25010</span>&#160;</div><div class="line"><a name="l25030"></a><span class="lineno">25030</span>&#160;<span class="preprocessor">#define ENET_RD_RDSR(base)       (ENET_RDSR_REG(base))</span></div><div class="line"><a name="l25031"></a><span class="lineno">25031</span>&#160;<span class="preprocessor">#define ENET_WR_RDSR(base, value) (ENET_RDSR_REG(base) = (value))</span></div><div class="line"><a name="l25032"></a><span class="lineno">25032</span>&#160;<span class="preprocessor">#define ENET_RMW_RDSR(base, mask, value) (ENET_WR_RDSR(base, (ENET_RD_RDSR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l25033"></a><span class="lineno">25033</span>&#160;<span class="preprocessor">#define ENET_SET_RDSR(base, value) (ENET_WR_RDSR(base, ENET_RD_RDSR(base) |  (value)))</span></div><div class="line"><a name="l25034"></a><span class="lineno">25034</span>&#160;<span class="preprocessor">#define ENET_CLR_RDSR(base, value) (ENET_WR_RDSR(base, ENET_RD_RDSR(base) &amp; ~(value)))</span></div><div class="line"><a name="l25035"></a><span class="lineno">25035</span>&#160;<span class="preprocessor">#define ENET_TOG_RDSR(base, value) (ENET_WR_RDSR(base, ENET_RD_RDSR(base) ^  (value)))</span></div><div class="line"><a name="l25036"></a><span class="lineno">25036</span>&#160;</div><div class="line"><a name="l25038"></a><span class="lineno">25038</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l25039"></a><span class="lineno">25039</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RDSR bitfields</span></div><div class="line"><a name="l25040"></a><span class="lineno">25040</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l25041"></a><span class="lineno">25041</span>&#160;</div><div class="line"><a name="l25049"></a><span class="lineno">25049</span>&#160;<span class="preprocessor">#define ENET_RD_RDSR_R_DES_START(base) ((ENET_RDSR_REG(base) &amp; ENET_RDSR_R_DES_START_MASK) &gt;&gt; ENET_RDSR_R_DES_START_SHIFT)</span></div><div class="line"><a name="l25050"></a><span class="lineno">25050</span>&#160;<span class="preprocessor">#define ENET_BRD_RDSR_R_DES_START(base) (ENET_RD_RDSR_R_DES_START(base))</span></div><div class="line"><a name="l25051"></a><span class="lineno">25051</span>&#160;</div><div class="line"><a name="l25053"></a><span class="lineno">25053</span>&#160;<span class="preprocessor">#define ENET_WR_RDSR_R_DES_START(base, value) (ENET_RMW_RDSR(base, ENET_RDSR_R_DES_START_MASK, ENET_RDSR_R_DES_START(value)))</span></div><div class="line"><a name="l25054"></a><span class="lineno">25054</span>&#160;<span class="preprocessor">#define ENET_BWR_RDSR_R_DES_START(base, value) (ENET_WR_RDSR_R_DES_START(base, value))</span></div><div class="line"><a name="l25055"></a><span class="lineno">25055</span>&#160;</div><div class="line"><a name="l25075"></a><span class="lineno">25075</span>&#160;<span class="preprocessor">#define ENET_RD_TDSR(base)       (ENET_TDSR_REG(base))</span></div><div class="line"><a name="l25076"></a><span class="lineno">25076</span>&#160;<span class="preprocessor">#define ENET_WR_TDSR(base, value) (ENET_TDSR_REG(base) = (value))</span></div><div class="line"><a name="l25077"></a><span class="lineno">25077</span>&#160;<span class="preprocessor">#define ENET_RMW_TDSR(base, mask, value) (ENET_WR_TDSR(base, (ENET_RD_TDSR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l25078"></a><span class="lineno">25078</span>&#160;<span class="preprocessor">#define ENET_SET_TDSR(base, value) (ENET_WR_TDSR(base, ENET_RD_TDSR(base) |  (value)))</span></div><div class="line"><a name="l25079"></a><span class="lineno">25079</span>&#160;<span class="preprocessor">#define ENET_CLR_TDSR(base, value) (ENET_WR_TDSR(base, ENET_RD_TDSR(base) &amp; ~(value)))</span></div><div class="line"><a name="l25080"></a><span class="lineno">25080</span>&#160;<span class="preprocessor">#define ENET_TOG_TDSR(base, value) (ENET_WR_TDSR(base, ENET_RD_TDSR(base) ^  (value)))</span></div><div class="line"><a name="l25081"></a><span class="lineno">25081</span>&#160;</div><div class="line"><a name="l25083"></a><span class="lineno">25083</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l25084"></a><span class="lineno">25084</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_TDSR bitfields</span></div><div class="line"><a name="l25085"></a><span class="lineno">25085</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l25086"></a><span class="lineno">25086</span>&#160;</div><div class="line"><a name="l25094"></a><span class="lineno">25094</span>&#160;<span class="preprocessor">#define ENET_RD_TDSR_X_DES_START(base) ((ENET_TDSR_REG(base) &amp; ENET_TDSR_X_DES_START_MASK) &gt;&gt; ENET_TDSR_X_DES_START_SHIFT)</span></div><div class="line"><a name="l25095"></a><span class="lineno">25095</span>&#160;<span class="preprocessor">#define ENET_BRD_TDSR_X_DES_START(base) (ENET_RD_TDSR_X_DES_START(base))</span></div><div class="line"><a name="l25096"></a><span class="lineno">25096</span>&#160;</div><div class="line"><a name="l25098"></a><span class="lineno">25098</span>&#160;<span class="preprocessor">#define ENET_WR_TDSR_X_DES_START(base, value) (ENET_RMW_TDSR(base, ENET_TDSR_X_DES_START_MASK, ENET_TDSR_X_DES_START(value)))</span></div><div class="line"><a name="l25099"></a><span class="lineno">25099</span>&#160;<span class="preprocessor">#define ENET_BWR_TDSR_X_DES_START(base, value) (ENET_WR_TDSR_X_DES_START(base, value))</span></div><div class="line"><a name="l25100"></a><span class="lineno">25100</span>&#160;</div><div class="line"><a name="l25124"></a><span class="lineno">25124</span>&#160;<span class="preprocessor">#define ENET_RD_MRBR(base)       (ENET_MRBR_REG(base))</span></div><div class="line"><a name="l25125"></a><span class="lineno">25125</span>&#160;<span class="preprocessor">#define ENET_WR_MRBR(base, value) (ENET_MRBR_REG(base) = (value))</span></div><div class="line"><a name="l25126"></a><span class="lineno">25126</span>&#160;<span class="preprocessor">#define ENET_RMW_MRBR(base, mask, value) (ENET_WR_MRBR(base, (ENET_RD_MRBR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l25127"></a><span class="lineno">25127</span>&#160;<span class="preprocessor">#define ENET_SET_MRBR(base, value) (ENET_WR_MRBR(base, ENET_RD_MRBR(base) |  (value)))</span></div><div class="line"><a name="l25128"></a><span class="lineno">25128</span>&#160;<span class="preprocessor">#define ENET_CLR_MRBR(base, value) (ENET_WR_MRBR(base, ENET_RD_MRBR(base) &amp; ~(value)))</span></div><div class="line"><a name="l25129"></a><span class="lineno">25129</span>&#160;<span class="preprocessor">#define ENET_TOG_MRBR(base, value) (ENET_WR_MRBR(base, ENET_RD_MRBR(base) ^  (value)))</span></div><div class="line"><a name="l25130"></a><span class="lineno">25130</span>&#160;</div><div class="line"><a name="l25132"></a><span class="lineno">25132</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l25133"></a><span class="lineno">25133</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_MRBR bitfields</span></div><div class="line"><a name="l25134"></a><span class="lineno">25134</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l25135"></a><span class="lineno">25135</span>&#160;</div><div class="line"><a name="l25143"></a><span class="lineno">25143</span>&#160;<span class="preprocessor">#define ENET_RD_MRBR_R_BUF_SIZE(base) ((ENET_MRBR_REG(base) &amp; ENET_MRBR_R_BUF_SIZE_MASK) &gt;&gt; ENET_MRBR_R_BUF_SIZE_SHIFT)</span></div><div class="line"><a name="l25144"></a><span class="lineno">25144</span>&#160;<span class="preprocessor">#define ENET_BRD_MRBR_R_BUF_SIZE(base) (ENET_RD_MRBR_R_BUF_SIZE(base))</span></div><div class="line"><a name="l25145"></a><span class="lineno">25145</span>&#160;</div><div class="line"><a name="l25147"></a><span class="lineno">25147</span>&#160;<span class="preprocessor">#define ENET_WR_MRBR_R_BUF_SIZE(base, value) (ENET_RMW_MRBR(base, ENET_MRBR_R_BUF_SIZE_MASK, ENET_MRBR_R_BUF_SIZE(value)))</span></div><div class="line"><a name="l25148"></a><span class="lineno">25148</span>&#160;<span class="preprocessor">#define ENET_BWR_MRBR_R_BUF_SIZE(base, value) (ENET_WR_MRBR_R_BUF_SIZE(base, value))</span></div><div class="line"><a name="l25149"></a><span class="lineno">25149</span>&#160;</div><div class="line"><a name="l25164"></a><span class="lineno">25164</span>&#160;<span class="preprocessor">#define ENET_RD_RSFL(base)       (ENET_RSFL_REG(base))</span></div><div class="line"><a name="l25165"></a><span class="lineno">25165</span>&#160;<span class="preprocessor">#define ENET_WR_RSFL(base, value) (ENET_RSFL_REG(base) = (value))</span></div><div class="line"><a name="l25166"></a><span class="lineno">25166</span>&#160;<span class="preprocessor">#define ENET_RMW_RSFL(base, mask, value) (ENET_WR_RSFL(base, (ENET_RD_RSFL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l25167"></a><span class="lineno">25167</span>&#160;<span class="preprocessor">#define ENET_SET_RSFL(base, value) (ENET_WR_RSFL(base, ENET_RD_RSFL(base) |  (value)))</span></div><div class="line"><a name="l25168"></a><span class="lineno">25168</span>&#160;<span class="preprocessor">#define ENET_CLR_RSFL(base, value) (ENET_WR_RSFL(base, ENET_RD_RSFL(base) &amp; ~(value)))</span></div><div class="line"><a name="l25169"></a><span class="lineno">25169</span>&#160;<span class="preprocessor">#define ENET_TOG_RSFL(base, value) (ENET_WR_RSFL(base, ENET_RD_RSFL(base) ^  (value)))</span></div><div class="line"><a name="l25170"></a><span class="lineno">25170</span>&#160;</div><div class="line"><a name="l25172"></a><span class="lineno">25172</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l25173"></a><span class="lineno">25173</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RSFL bitfields</span></div><div class="line"><a name="l25174"></a><span class="lineno">25174</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l25175"></a><span class="lineno">25175</span>&#160;</div><div class="line"><a name="l25187"></a><span class="lineno">25187</span>&#160;<span class="preprocessor">#define ENET_RD_RSFL_RX_SECTION_FULL(base) ((ENET_RSFL_REG(base) &amp; ENET_RSFL_RX_SECTION_FULL_MASK) &gt;&gt; ENET_RSFL_RX_SECTION_FULL_SHIFT)</span></div><div class="line"><a name="l25188"></a><span class="lineno">25188</span>&#160;<span class="preprocessor">#define ENET_BRD_RSFL_RX_SECTION_FULL(base) (ENET_RD_RSFL_RX_SECTION_FULL(base))</span></div><div class="line"><a name="l25189"></a><span class="lineno">25189</span>&#160;</div><div class="line"><a name="l25191"></a><span class="lineno">25191</span>&#160;<span class="preprocessor">#define ENET_WR_RSFL_RX_SECTION_FULL(base, value) (ENET_RMW_RSFL(base, ENET_RSFL_RX_SECTION_FULL_MASK, ENET_RSFL_RX_SECTION_FULL(value)))</span></div><div class="line"><a name="l25192"></a><span class="lineno">25192</span>&#160;<span class="preprocessor">#define ENET_BWR_RSFL_RX_SECTION_FULL(base, value) (ENET_WR_RSFL_RX_SECTION_FULL(base, value))</span></div><div class="line"><a name="l25193"></a><span class="lineno">25193</span>&#160;</div><div class="line"><a name="l25208"></a><span class="lineno">25208</span>&#160;<span class="preprocessor">#define ENET_RD_RSEM(base)       (ENET_RSEM_REG(base))</span></div><div class="line"><a name="l25209"></a><span class="lineno">25209</span>&#160;<span class="preprocessor">#define ENET_WR_RSEM(base, value) (ENET_RSEM_REG(base) = (value))</span></div><div class="line"><a name="l25210"></a><span class="lineno">25210</span>&#160;<span class="preprocessor">#define ENET_RMW_RSEM(base, mask, value) (ENET_WR_RSEM(base, (ENET_RD_RSEM(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l25211"></a><span class="lineno">25211</span>&#160;<span class="preprocessor">#define ENET_SET_RSEM(base, value) (ENET_WR_RSEM(base, ENET_RD_RSEM(base) |  (value)))</span></div><div class="line"><a name="l25212"></a><span class="lineno">25212</span>&#160;<span class="preprocessor">#define ENET_CLR_RSEM(base, value) (ENET_WR_RSEM(base, ENET_RD_RSEM(base) &amp; ~(value)))</span></div><div class="line"><a name="l25213"></a><span class="lineno">25213</span>&#160;<span class="preprocessor">#define ENET_TOG_RSEM(base, value) (ENET_WR_RSEM(base, ENET_RD_RSEM(base) ^  (value)))</span></div><div class="line"><a name="l25214"></a><span class="lineno">25214</span>&#160;</div><div class="line"><a name="l25216"></a><span class="lineno">25216</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l25217"></a><span class="lineno">25217</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RSEM bitfields</span></div><div class="line"><a name="l25218"></a><span class="lineno">25218</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l25219"></a><span class="lineno">25219</span>&#160;</div><div class="line"><a name="l25232"></a><span class="lineno">25232</span>&#160;<span class="preprocessor">#define ENET_RD_RSEM_RX_SECTION_EMPTY(base) ((ENET_RSEM_REG(base) &amp; ENET_RSEM_RX_SECTION_EMPTY_MASK) &gt;&gt; ENET_RSEM_RX_SECTION_EMPTY_SHIFT)</span></div><div class="line"><a name="l25233"></a><span class="lineno">25233</span>&#160;<span class="preprocessor">#define ENET_BRD_RSEM_RX_SECTION_EMPTY(base) (ENET_RD_RSEM_RX_SECTION_EMPTY(base))</span></div><div class="line"><a name="l25234"></a><span class="lineno">25234</span>&#160;</div><div class="line"><a name="l25236"></a><span class="lineno">25236</span>&#160;<span class="preprocessor">#define ENET_WR_RSEM_RX_SECTION_EMPTY(base, value) (ENET_RMW_RSEM(base, ENET_RSEM_RX_SECTION_EMPTY_MASK, ENET_RSEM_RX_SECTION_EMPTY(value)))</span></div><div class="line"><a name="l25237"></a><span class="lineno">25237</span>&#160;<span class="preprocessor">#define ENET_BWR_RSEM_RX_SECTION_EMPTY(base, value) (ENET_WR_RSEM_RX_SECTION_EMPTY(base, value))</span></div><div class="line"><a name="l25238"></a><span class="lineno">25238</span>&#160;</div><div class="line"><a name="l25251"></a><span class="lineno">25251</span>&#160;<span class="preprocessor">#define ENET_RD_RSEM_STAT_SECTION_EMPTY(base) ((ENET_RSEM_REG(base) &amp; ENET_RSEM_STAT_SECTION_EMPTY_MASK) &gt;&gt; ENET_RSEM_STAT_SECTION_EMPTY_SHIFT)</span></div><div class="line"><a name="l25252"></a><span class="lineno">25252</span>&#160;<span class="preprocessor">#define ENET_BRD_RSEM_STAT_SECTION_EMPTY(base) (ENET_RD_RSEM_STAT_SECTION_EMPTY(base))</span></div><div class="line"><a name="l25253"></a><span class="lineno">25253</span>&#160;</div><div class="line"><a name="l25255"></a><span class="lineno">25255</span>&#160;<span class="preprocessor">#define ENET_WR_RSEM_STAT_SECTION_EMPTY(base, value) (ENET_RMW_RSEM(base, ENET_RSEM_STAT_SECTION_EMPTY_MASK, ENET_RSEM_STAT_SECTION_EMPTY(value)))</span></div><div class="line"><a name="l25256"></a><span class="lineno">25256</span>&#160;<span class="preprocessor">#define ENET_BWR_RSEM_STAT_SECTION_EMPTY(base, value) (ENET_WR_RSEM_STAT_SECTION_EMPTY(base, value))</span></div><div class="line"><a name="l25257"></a><span class="lineno">25257</span>&#160;</div><div class="line"><a name="l25272"></a><span class="lineno">25272</span>&#160;<span class="preprocessor">#define ENET_RD_RAEM(base)       (ENET_RAEM_REG(base))</span></div><div class="line"><a name="l25273"></a><span class="lineno">25273</span>&#160;<span class="preprocessor">#define ENET_WR_RAEM(base, value) (ENET_RAEM_REG(base) = (value))</span></div><div class="line"><a name="l25274"></a><span class="lineno">25274</span>&#160;<span class="preprocessor">#define ENET_RMW_RAEM(base, mask, value) (ENET_WR_RAEM(base, (ENET_RD_RAEM(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l25275"></a><span class="lineno">25275</span>&#160;<span class="preprocessor">#define ENET_SET_RAEM(base, value) (ENET_WR_RAEM(base, ENET_RD_RAEM(base) |  (value)))</span></div><div class="line"><a name="l25276"></a><span class="lineno">25276</span>&#160;<span class="preprocessor">#define ENET_CLR_RAEM(base, value) (ENET_WR_RAEM(base, ENET_RD_RAEM(base) &amp; ~(value)))</span></div><div class="line"><a name="l25277"></a><span class="lineno">25277</span>&#160;<span class="preprocessor">#define ENET_TOG_RAEM(base, value) (ENET_WR_RAEM(base, ENET_RD_RAEM(base) ^  (value)))</span></div><div class="line"><a name="l25278"></a><span class="lineno">25278</span>&#160;</div><div class="line"><a name="l25280"></a><span class="lineno">25280</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l25281"></a><span class="lineno">25281</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RAEM bitfields</span></div><div class="line"><a name="l25282"></a><span class="lineno">25282</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l25283"></a><span class="lineno">25283</span>&#160;</div><div class="line"><a name="l25296"></a><span class="lineno">25296</span>&#160;<span class="preprocessor">#define ENET_RD_RAEM_RX_ALMOST_EMPTY(base) ((ENET_RAEM_REG(base) &amp; ENET_RAEM_RX_ALMOST_EMPTY_MASK) &gt;&gt; ENET_RAEM_RX_ALMOST_EMPTY_SHIFT)</span></div><div class="line"><a name="l25297"></a><span class="lineno">25297</span>&#160;<span class="preprocessor">#define ENET_BRD_RAEM_RX_ALMOST_EMPTY(base) (ENET_RD_RAEM_RX_ALMOST_EMPTY(base))</span></div><div class="line"><a name="l25298"></a><span class="lineno">25298</span>&#160;</div><div class="line"><a name="l25300"></a><span class="lineno">25300</span>&#160;<span class="preprocessor">#define ENET_WR_RAEM_RX_ALMOST_EMPTY(base, value) (ENET_RMW_RAEM(base, ENET_RAEM_RX_ALMOST_EMPTY_MASK, ENET_RAEM_RX_ALMOST_EMPTY(value)))</span></div><div class="line"><a name="l25301"></a><span class="lineno">25301</span>&#160;<span class="preprocessor">#define ENET_BWR_RAEM_RX_ALMOST_EMPTY(base, value) (ENET_WR_RAEM_RX_ALMOST_EMPTY(base, value))</span></div><div class="line"><a name="l25302"></a><span class="lineno">25302</span>&#160;</div><div class="line"><a name="l25317"></a><span class="lineno">25317</span>&#160;<span class="preprocessor">#define ENET_RD_RAFL(base)       (ENET_RAFL_REG(base))</span></div><div class="line"><a name="l25318"></a><span class="lineno">25318</span>&#160;<span class="preprocessor">#define ENET_WR_RAFL(base, value) (ENET_RAFL_REG(base) = (value))</span></div><div class="line"><a name="l25319"></a><span class="lineno">25319</span>&#160;<span class="preprocessor">#define ENET_RMW_RAFL(base, mask, value) (ENET_WR_RAFL(base, (ENET_RD_RAFL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l25320"></a><span class="lineno">25320</span>&#160;<span class="preprocessor">#define ENET_SET_RAFL(base, value) (ENET_WR_RAFL(base, ENET_RD_RAFL(base) |  (value)))</span></div><div class="line"><a name="l25321"></a><span class="lineno">25321</span>&#160;<span class="preprocessor">#define ENET_CLR_RAFL(base, value) (ENET_WR_RAFL(base, ENET_RD_RAFL(base) &amp; ~(value)))</span></div><div class="line"><a name="l25322"></a><span class="lineno">25322</span>&#160;<span class="preprocessor">#define ENET_TOG_RAFL(base, value) (ENET_WR_RAFL(base, ENET_RD_RAFL(base) ^  (value)))</span></div><div class="line"><a name="l25323"></a><span class="lineno">25323</span>&#160;</div><div class="line"><a name="l25325"></a><span class="lineno">25325</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l25326"></a><span class="lineno">25326</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RAFL bitfields</span></div><div class="line"><a name="l25327"></a><span class="lineno">25327</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l25328"></a><span class="lineno">25328</span>&#160;</div><div class="line"><a name="l25341"></a><span class="lineno">25341</span>&#160;<span class="preprocessor">#define ENET_RD_RAFL_RX_ALMOST_FULL(base) ((ENET_RAFL_REG(base) &amp; ENET_RAFL_RX_ALMOST_FULL_MASK) &gt;&gt; ENET_RAFL_RX_ALMOST_FULL_SHIFT)</span></div><div class="line"><a name="l25342"></a><span class="lineno">25342</span>&#160;<span class="preprocessor">#define ENET_BRD_RAFL_RX_ALMOST_FULL(base) (ENET_RD_RAFL_RX_ALMOST_FULL(base))</span></div><div class="line"><a name="l25343"></a><span class="lineno">25343</span>&#160;</div><div class="line"><a name="l25345"></a><span class="lineno">25345</span>&#160;<span class="preprocessor">#define ENET_WR_RAFL_RX_ALMOST_FULL(base, value) (ENET_RMW_RAFL(base, ENET_RAFL_RX_ALMOST_FULL_MASK, ENET_RAFL_RX_ALMOST_FULL(value)))</span></div><div class="line"><a name="l25346"></a><span class="lineno">25346</span>&#160;<span class="preprocessor">#define ENET_BWR_RAFL_RX_ALMOST_FULL(base, value) (ENET_WR_RAFL_RX_ALMOST_FULL(base, value))</span></div><div class="line"><a name="l25347"></a><span class="lineno">25347</span>&#160;</div><div class="line"><a name="l25362"></a><span class="lineno">25362</span>&#160;<span class="preprocessor">#define ENET_RD_TSEM(base)       (ENET_TSEM_REG(base))</span></div><div class="line"><a name="l25363"></a><span class="lineno">25363</span>&#160;<span class="preprocessor">#define ENET_WR_TSEM(base, value) (ENET_TSEM_REG(base) = (value))</span></div><div class="line"><a name="l25364"></a><span class="lineno">25364</span>&#160;<span class="preprocessor">#define ENET_RMW_TSEM(base, mask, value) (ENET_WR_TSEM(base, (ENET_RD_TSEM(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l25365"></a><span class="lineno">25365</span>&#160;<span class="preprocessor">#define ENET_SET_TSEM(base, value) (ENET_WR_TSEM(base, ENET_RD_TSEM(base) |  (value)))</span></div><div class="line"><a name="l25366"></a><span class="lineno">25366</span>&#160;<span class="preprocessor">#define ENET_CLR_TSEM(base, value) (ENET_WR_TSEM(base, ENET_RD_TSEM(base) &amp; ~(value)))</span></div><div class="line"><a name="l25367"></a><span class="lineno">25367</span>&#160;<span class="preprocessor">#define ENET_TOG_TSEM(base, value) (ENET_WR_TSEM(base, ENET_RD_TSEM(base) ^  (value)))</span></div><div class="line"><a name="l25368"></a><span class="lineno">25368</span>&#160;</div><div class="line"><a name="l25370"></a><span class="lineno">25370</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l25371"></a><span class="lineno">25371</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_TSEM bitfields</span></div><div class="line"><a name="l25372"></a><span class="lineno">25372</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l25373"></a><span class="lineno">25373</span>&#160;</div><div class="line"><a name="l25383"></a><span class="lineno">25383</span>&#160;<span class="preprocessor">#define ENET_RD_TSEM_TX_SECTION_EMPTY(base) ((ENET_TSEM_REG(base) &amp; ENET_TSEM_TX_SECTION_EMPTY_MASK) &gt;&gt; ENET_TSEM_TX_SECTION_EMPTY_SHIFT)</span></div><div class="line"><a name="l25384"></a><span class="lineno">25384</span>&#160;<span class="preprocessor">#define ENET_BRD_TSEM_TX_SECTION_EMPTY(base) (ENET_RD_TSEM_TX_SECTION_EMPTY(base))</span></div><div class="line"><a name="l25385"></a><span class="lineno">25385</span>&#160;</div><div class="line"><a name="l25387"></a><span class="lineno">25387</span>&#160;<span class="preprocessor">#define ENET_WR_TSEM_TX_SECTION_EMPTY(base, value) (ENET_RMW_TSEM(base, ENET_TSEM_TX_SECTION_EMPTY_MASK, ENET_TSEM_TX_SECTION_EMPTY(value)))</span></div><div class="line"><a name="l25388"></a><span class="lineno">25388</span>&#160;<span class="preprocessor">#define ENET_BWR_TSEM_TX_SECTION_EMPTY(base, value) (ENET_WR_TSEM_TX_SECTION_EMPTY(base, value))</span></div><div class="line"><a name="l25389"></a><span class="lineno">25389</span>&#160;</div><div class="line"><a name="l25404"></a><span class="lineno">25404</span>&#160;<span class="preprocessor">#define ENET_RD_TAEM(base)       (ENET_TAEM_REG(base))</span></div><div class="line"><a name="l25405"></a><span class="lineno">25405</span>&#160;<span class="preprocessor">#define ENET_WR_TAEM(base, value) (ENET_TAEM_REG(base) = (value))</span></div><div class="line"><a name="l25406"></a><span class="lineno">25406</span>&#160;<span class="preprocessor">#define ENET_RMW_TAEM(base, mask, value) (ENET_WR_TAEM(base, (ENET_RD_TAEM(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l25407"></a><span class="lineno">25407</span>&#160;<span class="preprocessor">#define ENET_SET_TAEM(base, value) (ENET_WR_TAEM(base, ENET_RD_TAEM(base) |  (value)))</span></div><div class="line"><a name="l25408"></a><span class="lineno">25408</span>&#160;<span class="preprocessor">#define ENET_CLR_TAEM(base, value) (ENET_WR_TAEM(base, ENET_RD_TAEM(base) &amp; ~(value)))</span></div><div class="line"><a name="l25409"></a><span class="lineno">25409</span>&#160;<span class="preprocessor">#define ENET_TOG_TAEM(base, value) (ENET_WR_TAEM(base, ENET_RD_TAEM(base) ^  (value)))</span></div><div class="line"><a name="l25410"></a><span class="lineno">25410</span>&#160;</div><div class="line"><a name="l25412"></a><span class="lineno">25412</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l25413"></a><span class="lineno">25413</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_TAEM bitfields</span></div><div class="line"><a name="l25414"></a><span class="lineno">25414</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l25415"></a><span class="lineno">25415</span>&#160;</div><div class="line"><a name="l25428"></a><span class="lineno">25428</span>&#160;<span class="preprocessor">#define ENET_RD_TAEM_TX_ALMOST_EMPTY(base) ((ENET_TAEM_REG(base) &amp; ENET_TAEM_TX_ALMOST_EMPTY_MASK) &gt;&gt; ENET_TAEM_TX_ALMOST_EMPTY_SHIFT)</span></div><div class="line"><a name="l25429"></a><span class="lineno">25429</span>&#160;<span class="preprocessor">#define ENET_BRD_TAEM_TX_ALMOST_EMPTY(base) (ENET_RD_TAEM_TX_ALMOST_EMPTY(base))</span></div><div class="line"><a name="l25430"></a><span class="lineno">25430</span>&#160;</div><div class="line"><a name="l25432"></a><span class="lineno">25432</span>&#160;<span class="preprocessor">#define ENET_WR_TAEM_TX_ALMOST_EMPTY(base, value) (ENET_RMW_TAEM(base, ENET_TAEM_TX_ALMOST_EMPTY_MASK, ENET_TAEM_TX_ALMOST_EMPTY(value)))</span></div><div class="line"><a name="l25433"></a><span class="lineno">25433</span>&#160;<span class="preprocessor">#define ENET_BWR_TAEM_TX_ALMOST_EMPTY(base, value) (ENET_WR_TAEM_TX_ALMOST_EMPTY(base, value))</span></div><div class="line"><a name="l25434"></a><span class="lineno">25434</span>&#160;</div><div class="line"><a name="l25449"></a><span class="lineno">25449</span>&#160;<span class="preprocessor">#define ENET_RD_TAFL(base)       (ENET_TAFL_REG(base))</span></div><div class="line"><a name="l25450"></a><span class="lineno">25450</span>&#160;<span class="preprocessor">#define ENET_WR_TAFL(base, value) (ENET_TAFL_REG(base) = (value))</span></div><div class="line"><a name="l25451"></a><span class="lineno">25451</span>&#160;<span class="preprocessor">#define ENET_RMW_TAFL(base, mask, value) (ENET_WR_TAFL(base, (ENET_RD_TAFL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l25452"></a><span class="lineno">25452</span>&#160;<span class="preprocessor">#define ENET_SET_TAFL(base, value) (ENET_WR_TAFL(base, ENET_RD_TAFL(base) |  (value)))</span></div><div class="line"><a name="l25453"></a><span class="lineno">25453</span>&#160;<span class="preprocessor">#define ENET_CLR_TAFL(base, value) (ENET_WR_TAFL(base, ENET_RD_TAFL(base) &amp; ~(value)))</span></div><div class="line"><a name="l25454"></a><span class="lineno">25454</span>&#160;<span class="preprocessor">#define ENET_TOG_TAFL(base, value) (ENET_WR_TAFL(base, ENET_RD_TAFL(base) ^  (value)))</span></div><div class="line"><a name="l25455"></a><span class="lineno">25455</span>&#160;</div><div class="line"><a name="l25457"></a><span class="lineno">25457</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l25458"></a><span class="lineno">25458</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_TAFL bitfields</span></div><div class="line"><a name="l25459"></a><span class="lineno">25459</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l25460"></a><span class="lineno">25460</span>&#160;</div><div class="line"><a name="l25479"></a><span class="lineno">25479</span>&#160;<span class="preprocessor">#define ENET_RD_TAFL_TX_ALMOST_FULL(base) ((ENET_TAFL_REG(base) &amp; ENET_TAFL_TX_ALMOST_FULL_MASK) &gt;&gt; ENET_TAFL_TX_ALMOST_FULL_SHIFT)</span></div><div class="line"><a name="l25480"></a><span class="lineno">25480</span>&#160;<span class="preprocessor">#define ENET_BRD_TAFL_TX_ALMOST_FULL(base) (ENET_RD_TAFL_TX_ALMOST_FULL(base))</span></div><div class="line"><a name="l25481"></a><span class="lineno">25481</span>&#160;</div><div class="line"><a name="l25483"></a><span class="lineno">25483</span>&#160;<span class="preprocessor">#define ENET_WR_TAFL_TX_ALMOST_FULL(base, value) (ENET_RMW_TAFL(base, ENET_TAFL_TX_ALMOST_FULL_MASK, ENET_TAFL_TX_ALMOST_FULL(value)))</span></div><div class="line"><a name="l25484"></a><span class="lineno">25484</span>&#160;<span class="preprocessor">#define ENET_BWR_TAFL_TX_ALMOST_FULL(base, value) (ENET_WR_TAFL_TX_ALMOST_FULL(base, value))</span></div><div class="line"><a name="l25485"></a><span class="lineno">25485</span>&#160;</div><div class="line"><a name="l25500"></a><span class="lineno">25500</span>&#160;<span class="preprocessor">#define ENET_RD_TIPG(base)       (ENET_TIPG_REG(base))</span></div><div class="line"><a name="l25501"></a><span class="lineno">25501</span>&#160;<span class="preprocessor">#define ENET_WR_TIPG(base, value) (ENET_TIPG_REG(base) = (value))</span></div><div class="line"><a name="l25502"></a><span class="lineno">25502</span>&#160;<span class="preprocessor">#define ENET_RMW_TIPG(base, mask, value) (ENET_WR_TIPG(base, (ENET_RD_TIPG(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l25503"></a><span class="lineno">25503</span>&#160;<span class="preprocessor">#define ENET_SET_TIPG(base, value) (ENET_WR_TIPG(base, ENET_RD_TIPG(base) |  (value)))</span></div><div class="line"><a name="l25504"></a><span class="lineno">25504</span>&#160;<span class="preprocessor">#define ENET_CLR_TIPG(base, value) (ENET_WR_TIPG(base, ENET_RD_TIPG(base) &amp; ~(value)))</span></div><div class="line"><a name="l25505"></a><span class="lineno">25505</span>&#160;<span class="preprocessor">#define ENET_TOG_TIPG(base, value) (ENET_WR_TIPG(base, ENET_RD_TIPG(base) ^  (value)))</span></div><div class="line"><a name="l25506"></a><span class="lineno">25506</span>&#160;</div><div class="line"><a name="l25508"></a><span class="lineno">25508</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l25509"></a><span class="lineno">25509</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_TIPG bitfields</span></div><div class="line"><a name="l25510"></a><span class="lineno">25510</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l25511"></a><span class="lineno">25511</span>&#160;</div><div class="line"><a name="l25521"></a><span class="lineno">25521</span>&#160;<span class="preprocessor">#define ENET_RD_TIPG_IPG(base) ((ENET_TIPG_REG(base) &amp; ENET_TIPG_IPG_MASK) &gt;&gt; ENET_TIPG_IPG_SHIFT)</span></div><div class="line"><a name="l25522"></a><span class="lineno">25522</span>&#160;<span class="preprocessor">#define ENET_BRD_TIPG_IPG(base) (ENET_RD_TIPG_IPG(base))</span></div><div class="line"><a name="l25523"></a><span class="lineno">25523</span>&#160;</div><div class="line"><a name="l25525"></a><span class="lineno">25525</span>&#160;<span class="preprocessor">#define ENET_WR_TIPG_IPG(base, value) (ENET_RMW_TIPG(base, ENET_TIPG_IPG_MASK, ENET_TIPG_IPG(value)))</span></div><div class="line"><a name="l25526"></a><span class="lineno">25526</span>&#160;<span class="preprocessor">#define ENET_BWR_TIPG_IPG(base, value) (ENET_WR_TIPG_IPG(base, value))</span></div><div class="line"><a name="l25527"></a><span class="lineno">25527</span>&#160;</div><div class="line"><a name="l25542"></a><span class="lineno">25542</span>&#160;<span class="preprocessor">#define ENET_RD_FTRL(base)       (ENET_FTRL_REG(base))</span></div><div class="line"><a name="l25543"></a><span class="lineno">25543</span>&#160;<span class="preprocessor">#define ENET_WR_FTRL(base, value) (ENET_FTRL_REG(base) = (value))</span></div><div class="line"><a name="l25544"></a><span class="lineno">25544</span>&#160;<span class="preprocessor">#define ENET_RMW_FTRL(base, mask, value) (ENET_WR_FTRL(base, (ENET_RD_FTRL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l25545"></a><span class="lineno">25545</span>&#160;<span class="preprocessor">#define ENET_SET_FTRL(base, value) (ENET_WR_FTRL(base, ENET_RD_FTRL(base) |  (value)))</span></div><div class="line"><a name="l25546"></a><span class="lineno">25546</span>&#160;<span class="preprocessor">#define ENET_CLR_FTRL(base, value) (ENET_WR_FTRL(base, ENET_RD_FTRL(base) &amp; ~(value)))</span></div><div class="line"><a name="l25547"></a><span class="lineno">25547</span>&#160;<span class="preprocessor">#define ENET_TOG_FTRL(base, value) (ENET_WR_FTRL(base, ENET_RD_FTRL(base) ^  (value)))</span></div><div class="line"><a name="l25548"></a><span class="lineno">25548</span>&#160;</div><div class="line"><a name="l25550"></a><span class="lineno">25550</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l25551"></a><span class="lineno">25551</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_FTRL bitfields</span></div><div class="line"><a name="l25552"></a><span class="lineno">25552</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l25553"></a><span class="lineno">25553</span>&#160;</div><div class="line"><a name="l25564"></a><span class="lineno">25564</span>&#160;<span class="preprocessor">#define ENET_RD_FTRL_TRUNC_FL(base) ((ENET_FTRL_REG(base) &amp; ENET_FTRL_TRUNC_FL_MASK) &gt;&gt; ENET_FTRL_TRUNC_FL_SHIFT)</span></div><div class="line"><a name="l25565"></a><span class="lineno">25565</span>&#160;<span class="preprocessor">#define ENET_BRD_FTRL_TRUNC_FL(base) (ENET_RD_FTRL_TRUNC_FL(base))</span></div><div class="line"><a name="l25566"></a><span class="lineno">25566</span>&#160;</div><div class="line"><a name="l25568"></a><span class="lineno">25568</span>&#160;<span class="preprocessor">#define ENET_WR_FTRL_TRUNC_FL(base, value) (ENET_RMW_FTRL(base, ENET_FTRL_TRUNC_FL_MASK, ENET_FTRL_TRUNC_FL(value)))</span></div><div class="line"><a name="l25569"></a><span class="lineno">25569</span>&#160;<span class="preprocessor">#define ENET_BWR_FTRL_TRUNC_FL(base, value) (ENET_WR_FTRL_TRUNC_FL(base, value))</span></div><div class="line"><a name="l25570"></a><span class="lineno">25570</span>&#160;</div><div class="line"><a name="l25590"></a><span class="lineno">25590</span>&#160;<span class="preprocessor">#define ENET_RD_TACC(base)       (ENET_TACC_REG(base))</span></div><div class="line"><a name="l25591"></a><span class="lineno">25591</span>&#160;<span class="preprocessor">#define ENET_WR_TACC(base, value) (ENET_TACC_REG(base) = (value))</span></div><div class="line"><a name="l25592"></a><span class="lineno">25592</span>&#160;<span class="preprocessor">#define ENET_RMW_TACC(base, mask, value) (ENET_WR_TACC(base, (ENET_RD_TACC(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l25593"></a><span class="lineno">25593</span>&#160;<span class="preprocessor">#define ENET_SET_TACC(base, value) (ENET_WR_TACC(base, ENET_RD_TACC(base) |  (value)))</span></div><div class="line"><a name="l25594"></a><span class="lineno">25594</span>&#160;<span class="preprocessor">#define ENET_CLR_TACC(base, value) (ENET_WR_TACC(base, ENET_RD_TACC(base) &amp; ~(value)))</span></div><div class="line"><a name="l25595"></a><span class="lineno">25595</span>&#160;<span class="preprocessor">#define ENET_TOG_TACC(base, value) (ENET_WR_TACC(base, ENET_RD_TACC(base) ^  (value)))</span></div><div class="line"><a name="l25596"></a><span class="lineno">25596</span>&#160;</div><div class="line"><a name="l25598"></a><span class="lineno">25598</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l25599"></a><span class="lineno">25599</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_TACC bitfields</span></div><div class="line"><a name="l25600"></a><span class="lineno">25600</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l25601"></a><span class="lineno">25601</span>&#160;</div><div class="line"><a name="l25615"></a><span class="lineno">25615</span>&#160;<span class="preprocessor">#define ENET_RD_TACC_SHIFT16(base) ((ENET_TACC_REG(base) &amp; ENET_TACC_SHIFT16_MASK) &gt;&gt; ENET_TACC_SHIFT16_SHIFT)</span></div><div class="line"><a name="l25616"></a><span class="lineno">25616</span>&#160;<span class="preprocessor">#define ENET_BRD_TACC_SHIFT16(base) (BITBAND_ACCESS32(&amp;ENET_TACC_REG(base), ENET_TACC_SHIFT16_SHIFT))</span></div><div class="line"><a name="l25617"></a><span class="lineno">25617</span>&#160;</div><div class="line"><a name="l25619"></a><span class="lineno">25619</span>&#160;<span class="preprocessor">#define ENET_WR_TACC_SHIFT16(base, value) (ENET_RMW_TACC(base, ENET_TACC_SHIFT16_MASK, ENET_TACC_SHIFT16(value)))</span></div><div class="line"><a name="l25620"></a><span class="lineno">25620</span>&#160;<span class="preprocessor">#define ENET_BWR_TACC_SHIFT16(base, value) (BITBAND_ACCESS32(&amp;ENET_TACC_REG(base), ENET_TACC_SHIFT16_SHIFT) = (value))</span></div><div class="line"><a name="l25621"></a><span class="lineno">25621</span>&#160;</div><div class="line"><a name="l25636"></a><span class="lineno">25636</span>&#160;<span class="preprocessor">#define ENET_RD_TACC_IPCHK(base) ((ENET_TACC_REG(base) &amp; ENET_TACC_IPCHK_MASK) &gt;&gt; ENET_TACC_IPCHK_SHIFT)</span></div><div class="line"><a name="l25637"></a><span class="lineno">25637</span>&#160;<span class="preprocessor">#define ENET_BRD_TACC_IPCHK(base) (BITBAND_ACCESS32(&amp;ENET_TACC_REG(base), ENET_TACC_IPCHK_SHIFT))</span></div><div class="line"><a name="l25638"></a><span class="lineno">25638</span>&#160;</div><div class="line"><a name="l25640"></a><span class="lineno">25640</span>&#160;<span class="preprocessor">#define ENET_WR_TACC_IPCHK(base, value) (ENET_RMW_TACC(base, ENET_TACC_IPCHK_MASK, ENET_TACC_IPCHK(value)))</span></div><div class="line"><a name="l25641"></a><span class="lineno">25641</span>&#160;<span class="preprocessor">#define ENET_BWR_TACC_IPCHK(base, value) (BITBAND_ACCESS32(&amp;ENET_TACC_REG(base), ENET_TACC_IPCHK_SHIFT) = (value))</span></div><div class="line"><a name="l25642"></a><span class="lineno">25642</span>&#160;</div><div class="line"><a name="l25657"></a><span class="lineno">25657</span>&#160;<span class="preprocessor">#define ENET_RD_TACC_PROCHK(base) ((ENET_TACC_REG(base) &amp; ENET_TACC_PROCHK_MASK) &gt;&gt; ENET_TACC_PROCHK_SHIFT)</span></div><div class="line"><a name="l25658"></a><span class="lineno">25658</span>&#160;<span class="preprocessor">#define ENET_BRD_TACC_PROCHK(base) (BITBAND_ACCESS32(&amp;ENET_TACC_REG(base), ENET_TACC_PROCHK_SHIFT))</span></div><div class="line"><a name="l25659"></a><span class="lineno">25659</span>&#160;</div><div class="line"><a name="l25661"></a><span class="lineno">25661</span>&#160;<span class="preprocessor">#define ENET_WR_TACC_PROCHK(base, value) (ENET_RMW_TACC(base, ENET_TACC_PROCHK_MASK, ENET_TACC_PROCHK(value)))</span></div><div class="line"><a name="l25662"></a><span class="lineno">25662</span>&#160;<span class="preprocessor">#define ENET_BWR_TACC_PROCHK(base, value) (BITBAND_ACCESS32(&amp;ENET_TACC_REG(base), ENET_TACC_PROCHK_SHIFT) = (value))</span></div><div class="line"><a name="l25663"></a><span class="lineno">25663</span>&#160;</div><div class="line"><a name="l25678"></a><span class="lineno">25678</span>&#160;<span class="preprocessor">#define ENET_RD_RACC(base)       (ENET_RACC_REG(base))</span></div><div class="line"><a name="l25679"></a><span class="lineno">25679</span>&#160;<span class="preprocessor">#define ENET_WR_RACC(base, value) (ENET_RACC_REG(base) = (value))</span></div><div class="line"><a name="l25680"></a><span class="lineno">25680</span>&#160;<span class="preprocessor">#define ENET_RMW_RACC(base, mask, value) (ENET_WR_RACC(base, (ENET_RD_RACC(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l25681"></a><span class="lineno">25681</span>&#160;<span class="preprocessor">#define ENET_SET_RACC(base, value) (ENET_WR_RACC(base, ENET_RD_RACC(base) |  (value)))</span></div><div class="line"><a name="l25682"></a><span class="lineno">25682</span>&#160;<span class="preprocessor">#define ENET_CLR_RACC(base, value) (ENET_WR_RACC(base, ENET_RD_RACC(base) &amp; ~(value)))</span></div><div class="line"><a name="l25683"></a><span class="lineno">25683</span>&#160;<span class="preprocessor">#define ENET_TOG_RACC(base, value) (ENET_WR_RACC(base, ENET_RD_RACC(base) ^  (value)))</span></div><div class="line"><a name="l25684"></a><span class="lineno">25684</span>&#160;</div><div class="line"><a name="l25686"></a><span class="lineno">25686</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l25687"></a><span class="lineno">25687</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RACC bitfields</span></div><div class="line"><a name="l25688"></a><span class="lineno">25688</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l25689"></a><span class="lineno">25689</span>&#160;</div><div class="line"><a name="l25700"></a><span class="lineno">25700</span>&#160;<span class="preprocessor">#define ENET_RD_RACC_PADREM(base) ((ENET_RACC_REG(base) &amp; ENET_RACC_PADREM_MASK) &gt;&gt; ENET_RACC_PADREM_SHIFT)</span></div><div class="line"><a name="l25701"></a><span class="lineno">25701</span>&#160;<span class="preprocessor">#define ENET_BRD_RACC_PADREM(base) (BITBAND_ACCESS32(&amp;ENET_RACC_REG(base), ENET_RACC_PADREM_SHIFT))</span></div><div class="line"><a name="l25702"></a><span class="lineno">25702</span>&#160;</div><div class="line"><a name="l25704"></a><span class="lineno">25704</span>&#160;<span class="preprocessor">#define ENET_WR_RACC_PADREM(base, value) (ENET_RMW_RACC(base, ENET_RACC_PADREM_MASK, ENET_RACC_PADREM(value)))</span></div><div class="line"><a name="l25705"></a><span class="lineno">25705</span>&#160;<span class="preprocessor">#define ENET_BWR_RACC_PADREM(base, value) (BITBAND_ACCESS32(&amp;ENET_RACC_REG(base), ENET_RACC_PADREM_SHIFT) = (value))</span></div><div class="line"><a name="l25706"></a><span class="lineno">25706</span>&#160;</div><div class="line"><a name="l25720"></a><span class="lineno">25720</span>&#160;<span class="preprocessor">#define ENET_RD_RACC_IPDIS(base) ((ENET_RACC_REG(base) &amp; ENET_RACC_IPDIS_MASK) &gt;&gt; ENET_RACC_IPDIS_SHIFT)</span></div><div class="line"><a name="l25721"></a><span class="lineno">25721</span>&#160;<span class="preprocessor">#define ENET_BRD_RACC_IPDIS(base) (BITBAND_ACCESS32(&amp;ENET_RACC_REG(base), ENET_RACC_IPDIS_SHIFT))</span></div><div class="line"><a name="l25722"></a><span class="lineno">25722</span>&#160;</div><div class="line"><a name="l25724"></a><span class="lineno">25724</span>&#160;<span class="preprocessor">#define ENET_WR_RACC_IPDIS(base, value) (ENET_RMW_RACC(base, ENET_RACC_IPDIS_MASK, ENET_RACC_IPDIS(value)))</span></div><div class="line"><a name="l25725"></a><span class="lineno">25725</span>&#160;<span class="preprocessor">#define ENET_BWR_RACC_IPDIS(base, value) (BITBAND_ACCESS32(&amp;ENET_RACC_REG(base), ENET_RACC_IPDIS_SHIFT) = (value))</span></div><div class="line"><a name="l25726"></a><span class="lineno">25726</span>&#160;</div><div class="line"><a name="l25739"></a><span class="lineno">25739</span>&#160;<span class="preprocessor">#define ENET_RD_RACC_PRODIS(base) ((ENET_RACC_REG(base) &amp; ENET_RACC_PRODIS_MASK) &gt;&gt; ENET_RACC_PRODIS_SHIFT)</span></div><div class="line"><a name="l25740"></a><span class="lineno">25740</span>&#160;<span class="preprocessor">#define ENET_BRD_RACC_PRODIS(base) (BITBAND_ACCESS32(&amp;ENET_RACC_REG(base), ENET_RACC_PRODIS_SHIFT))</span></div><div class="line"><a name="l25741"></a><span class="lineno">25741</span>&#160;</div><div class="line"><a name="l25743"></a><span class="lineno">25743</span>&#160;<span class="preprocessor">#define ENET_WR_RACC_PRODIS(base, value) (ENET_RMW_RACC(base, ENET_RACC_PRODIS_MASK, ENET_RACC_PRODIS(value)))</span></div><div class="line"><a name="l25744"></a><span class="lineno">25744</span>&#160;<span class="preprocessor">#define ENET_BWR_RACC_PRODIS(base, value) (BITBAND_ACCESS32(&amp;ENET_RACC_REG(base), ENET_RACC_PRODIS_SHIFT) = (value))</span></div><div class="line"><a name="l25745"></a><span class="lineno">25745</span>&#160;</div><div class="line"><a name="l25757"></a><span class="lineno">25757</span>&#160;<span class="preprocessor">#define ENET_RD_RACC_LINEDIS(base) ((ENET_RACC_REG(base) &amp; ENET_RACC_LINEDIS_MASK) &gt;&gt; ENET_RACC_LINEDIS_SHIFT)</span></div><div class="line"><a name="l25758"></a><span class="lineno">25758</span>&#160;<span class="preprocessor">#define ENET_BRD_RACC_LINEDIS(base) (BITBAND_ACCESS32(&amp;ENET_RACC_REG(base), ENET_RACC_LINEDIS_SHIFT))</span></div><div class="line"><a name="l25759"></a><span class="lineno">25759</span>&#160;</div><div class="line"><a name="l25761"></a><span class="lineno">25761</span>&#160;<span class="preprocessor">#define ENET_WR_RACC_LINEDIS(base, value) (ENET_RMW_RACC(base, ENET_RACC_LINEDIS_MASK, ENET_RACC_LINEDIS(value)))</span></div><div class="line"><a name="l25762"></a><span class="lineno">25762</span>&#160;<span class="preprocessor">#define ENET_BWR_RACC_LINEDIS(base, value) (BITBAND_ACCESS32(&amp;ENET_RACC_REG(base), ENET_RACC_LINEDIS_SHIFT) = (value))</span></div><div class="line"><a name="l25763"></a><span class="lineno">25763</span>&#160;</div><div class="line"><a name="l25780"></a><span class="lineno">25780</span>&#160;<span class="preprocessor">#define ENET_RD_RACC_SHIFT16(base) ((ENET_RACC_REG(base) &amp; ENET_RACC_SHIFT16_MASK) &gt;&gt; ENET_RACC_SHIFT16_SHIFT)</span></div><div class="line"><a name="l25781"></a><span class="lineno">25781</span>&#160;<span class="preprocessor">#define ENET_BRD_RACC_SHIFT16(base) (BITBAND_ACCESS32(&amp;ENET_RACC_REG(base), ENET_RACC_SHIFT16_SHIFT))</span></div><div class="line"><a name="l25782"></a><span class="lineno">25782</span>&#160;</div><div class="line"><a name="l25784"></a><span class="lineno">25784</span>&#160;<span class="preprocessor">#define ENET_WR_RACC_SHIFT16(base, value) (ENET_RMW_RACC(base, ENET_RACC_SHIFT16_MASK, ENET_RACC_SHIFT16(value)))</span></div><div class="line"><a name="l25785"></a><span class="lineno">25785</span>&#160;<span class="preprocessor">#define ENET_BWR_RACC_SHIFT16(base, value) (BITBAND_ACCESS32(&amp;ENET_RACC_REG(base), ENET_RACC_SHIFT16_SHIFT) = (value))</span></div><div class="line"><a name="l25786"></a><span class="lineno">25786</span>&#160;</div><div class="line"><a name="l25801"></a><span class="lineno">25801</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_PACKETS(base) (ENET_RMON_T_PACKETS_REG(base))</span></div><div class="line"><a name="l25802"></a><span class="lineno">25802</span>&#160;</div><div class="line"><a name="l25804"></a><span class="lineno">25804</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l25805"></a><span class="lineno">25805</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_PACKETS bitfields</span></div><div class="line"><a name="l25806"></a><span class="lineno">25806</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l25807"></a><span class="lineno">25807</span>&#160;</div><div class="line"><a name="l25813"></a><span class="lineno">25813</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_PACKETS_TXPKTS(base) ((ENET_RMON_T_PACKETS_REG(base) &amp; ENET_RMON_T_PACKETS_TXPKTS_MASK) &gt;&gt; ENET_RMON_T_PACKETS_TXPKTS_SHIFT)</span></div><div class="line"><a name="l25814"></a><span class="lineno">25814</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_T_PACKETS_TXPKTS(base) (ENET_RD_RMON_T_PACKETS_TXPKTS(base))</span></div><div class="line"><a name="l25815"></a><span class="lineno">25815</span>&#160;</div><div class="line"><a name="l25832"></a><span class="lineno">25832</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_BC_PKT(base) (ENET_RMON_T_BC_PKT_REG(base))</span></div><div class="line"><a name="l25833"></a><span class="lineno">25833</span>&#160;</div><div class="line"><a name="l25835"></a><span class="lineno">25835</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l25836"></a><span class="lineno">25836</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_BC_PKT bitfields</span></div><div class="line"><a name="l25837"></a><span class="lineno">25837</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l25838"></a><span class="lineno">25838</span>&#160;</div><div class="line"><a name="l25844"></a><span class="lineno">25844</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_BC_PKT_TXPKTS(base) ((ENET_RMON_T_BC_PKT_REG(base) &amp; ENET_RMON_T_BC_PKT_TXPKTS_MASK) &gt;&gt; ENET_RMON_T_BC_PKT_TXPKTS_SHIFT)</span></div><div class="line"><a name="l25845"></a><span class="lineno">25845</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_T_BC_PKT_TXPKTS(base) (ENET_RD_RMON_T_BC_PKT_TXPKTS(base))</span></div><div class="line"><a name="l25846"></a><span class="lineno">25846</span>&#160;</div><div class="line"><a name="l25861"></a><span class="lineno">25861</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_MC_PKT(base) (ENET_RMON_T_MC_PKT_REG(base))</span></div><div class="line"><a name="l25862"></a><span class="lineno">25862</span>&#160;</div><div class="line"><a name="l25864"></a><span class="lineno">25864</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l25865"></a><span class="lineno">25865</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_MC_PKT bitfields</span></div><div class="line"><a name="l25866"></a><span class="lineno">25866</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l25867"></a><span class="lineno">25867</span>&#160;</div><div class="line"><a name="l25873"></a><span class="lineno">25873</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_MC_PKT_TXPKTS(base) ((ENET_RMON_T_MC_PKT_REG(base) &amp; ENET_RMON_T_MC_PKT_TXPKTS_MASK) &gt;&gt; ENET_RMON_T_MC_PKT_TXPKTS_SHIFT)</span></div><div class="line"><a name="l25874"></a><span class="lineno">25874</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_T_MC_PKT_TXPKTS(base) (ENET_RD_RMON_T_MC_PKT_TXPKTS(base))</span></div><div class="line"><a name="l25875"></a><span class="lineno">25875</span>&#160;</div><div class="line"><a name="l25890"></a><span class="lineno">25890</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_CRC_ALIGN(base) (ENET_RMON_T_CRC_ALIGN_REG(base))</span></div><div class="line"><a name="l25891"></a><span class="lineno">25891</span>&#160;</div><div class="line"><a name="l25893"></a><span class="lineno">25893</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l25894"></a><span class="lineno">25894</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_CRC_ALIGN bitfields</span></div><div class="line"><a name="l25895"></a><span class="lineno">25895</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l25896"></a><span class="lineno">25896</span>&#160;</div><div class="line"><a name="l25902"></a><span class="lineno">25902</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_CRC_ALIGN_TXPKTS(base) ((ENET_RMON_T_CRC_ALIGN_REG(base) &amp; ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK) &gt;&gt; ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT)</span></div><div class="line"><a name="l25903"></a><span class="lineno">25903</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_T_CRC_ALIGN_TXPKTS(base) (ENET_RD_RMON_T_CRC_ALIGN_TXPKTS(base))</span></div><div class="line"><a name="l25904"></a><span class="lineno">25904</span>&#160;</div><div class="line"><a name="l25919"></a><span class="lineno">25919</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_UNDERSIZE(base) (ENET_RMON_T_UNDERSIZE_REG(base))</span></div><div class="line"><a name="l25920"></a><span class="lineno">25920</span>&#160;</div><div class="line"><a name="l25922"></a><span class="lineno">25922</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l25923"></a><span class="lineno">25923</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_UNDERSIZE bitfields</span></div><div class="line"><a name="l25924"></a><span class="lineno">25924</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l25925"></a><span class="lineno">25925</span>&#160;</div><div class="line"><a name="l25931"></a><span class="lineno">25931</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_UNDERSIZE_TXPKTS(base) ((ENET_RMON_T_UNDERSIZE_REG(base) &amp; ENET_RMON_T_UNDERSIZE_TXPKTS_MASK) &gt;&gt; ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT)</span></div><div class="line"><a name="l25932"></a><span class="lineno">25932</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_T_UNDERSIZE_TXPKTS(base) (ENET_RD_RMON_T_UNDERSIZE_TXPKTS(base))</span></div><div class="line"><a name="l25933"></a><span class="lineno">25933</span>&#160;</div><div class="line"><a name="l25948"></a><span class="lineno">25948</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_OVERSIZE(base) (ENET_RMON_T_OVERSIZE_REG(base))</span></div><div class="line"><a name="l25949"></a><span class="lineno">25949</span>&#160;</div><div class="line"><a name="l25951"></a><span class="lineno">25951</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l25952"></a><span class="lineno">25952</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_OVERSIZE bitfields</span></div><div class="line"><a name="l25953"></a><span class="lineno">25953</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l25954"></a><span class="lineno">25954</span>&#160;</div><div class="line"><a name="l25960"></a><span class="lineno">25960</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_OVERSIZE_TXPKTS(base) ((ENET_RMON_T_OVERSIZE_REG(base) &amp; ENET_RMON_T_OVERSIZE_TXPKTS_MASK) &gt;&gt; ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT)</span></div><div class="line"><a name="l25961"></a><span class="lineno">25961</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_T_OVERSIZE_TXPKTS(base) (ENET_RD_RMON_T_OVERSIZE_TXPKTS(base))</span></div><div class="line"><a name="l25962"></a><span class="lineno">25962</span>&#160;</div><div class="line"><a name="l25979"></a><span class="lineno">25979</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_FRAG(base) (ENET_RMON_T_FRAG_REG(base))</span></div><div class="line"><a name="l25980"></a><span class="lineno">25980</span>&#160;</div><div class="line"><a name="l25982"></a><span class="lineno">25982</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l25983"></a><span class="lineno">25983</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_FRAG bitfields</span></div><div class="line"><a name="l25984"></a><span class="lineno">25984</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l25985"></a><span class="lineno">25985</span>&#160;</div><div class="line"><a name="l25991"></a><span class="lineno">25991</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_FRAG_TXPKTS(base) ((ENET_RMON_T_FRAG_REG(base) &amp; ENET_RMON_T_FRAG_TXPKTS_MASK) &gt;&gt; ENET_RMON_T_FRAG_TXPKTS_SHIFT)</span></div><div class="line"><a name="l25992"></a><span class="lineno">25992</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_T_FRAG_TXPKTS(base) (ENET_RD_RMON_T_FRAG_TXPKTS(base))</span></div><div class="line"><a name="l25993"></a><span class="lineno">25993</span>&#160;</div><div class="line"><a name="l26008"></a><span class="lineno">26008</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_JAB(base) (ENET_RMON_T_JAB_REG(base))</span></div><div class="line"><a name="l26009"></a><span class="lineno">26009</span>&#160;</div><div class="line"><a name="l26011"></a><span class="lineno">26011</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26012"></a><span class="lineno">26012</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_JAB bitfields</span></div><div class="line"><a name="l26013"></a><span class="lineno">26013</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26014"></a><span class="lineno">26014</span>&#160;</div><div class="line"><a name="l26020"></a><span class="lineno">26020</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_JAB_TXPKTS(base) ((ENET_RMON_T_JAB_REG(base) &amp; ENET_RMON_T_JAB_TXPKTS_MASK) &gt;&gt; ENET_RMON_T_JAB_TXPKTS_SHIFT)</span></div><div class="line"><a name="l26021"></a><span class="lineno">26021</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_T_JAB_TXPKTS(base) (ENET_RD_RMON_T_JAB_TXPKTS(base))</span></div><div class="line"><a name="l26022"></a><span class="lineno">26022</span>&#160;</div><div class="line"><a name="l26037"></a><span class="lineno">26037</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_COL(base) (ENET_RMON_T_COL_REG(base))</span></div><div class="line"><a name="l26038"></a><span class="lineno">26038</span>&#160;</div><div class="line"><a name="l26040"></a><span class="lineno">26040</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26041"></a><span class="lineno">26041</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_COL bitfields</span></div><div class="line"><a name="l26042"></a><span class="lineno">26042</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26043"></a><span class="lineno">26043</span>&#160;</div><div class="line"><a name="l26049"></a><span class="lineno">26049</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_COL_TXPKTS(base) ((ENET_RMON_T_COL_REG(base) &amp; ENET_RMON_T_COL_TXPKTS_MASK) &gt;&gt; ENET_RMON_T_COL_TXPKTS_SHIFT)</span></div><div class="line"><a name="l26050"></a><span class="lineno">26050</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_T_COL_TXPKTS(base) (ENET_RD_RMON_T_COL_TXPKTS(base))</span></div><div class="line"><a name="l26051"></a><span class="lineno">26051</span>&#160;</div><div class="line"><a name="l26068"></a><span class="lineno">26068</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_P64(base) (ENET_RMON_T_P64_REG(base))</span></div><div class="line"><a name="l26069"></a><span class="lineno">26069</span>&#160;</div><div class="line"><a name="l26071"></a><span class="lineno">26071</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26072"></a><span class="lineno">26072</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_P64 bitfields</span></div><div class="line"><a name="l26073"></a><span class="lineno">26073</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26074"></a><span class="lineno">26074</span>&#160;</div><div class="line"><a name="l26080"></a><span class="lineno">26080</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_P64_TXPKTS(base) ((ENET_RMON_T_P64_REG(base) &amp; ENET_RMON_T_P64_TXPKTS_MASK) &gt;&gt; ENET_RMON_T_P64_TXPKTS_SHIFT)</span></div><div class="line"><a name="l26081"></a><span class="lineno">26081</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_T_P64_TXPKTS(base) (ENET_RD_RMON_T_P64_TXPKTS(base))</span></div><div class="line"><a name="l26082"></a><span class="lineno">26082</span>&#160;</div><div class="line"><a name="l26097"></a><span class="lineno">26097</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_P65TO127(base) (ENET_RMON_T_P65TO127_REG(base))</span></div><div class="line"><a name="l26098"></a><span class="lineno">26098</span>&#160;</div><div class="line"><a name="l26100"></a><span class="lineno">26100</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26101"></a><span class="lineno">26101</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_P65TO127 bitfields</span></div><div class="line"><a name="l26102"></a><span class="lineno">26102</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26103"></a><span class="lineno">26103</span>&#160;</div><div class="line"><a name="l26109"></a><span class="lineno">26109</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_P65TO127_TXPKTS(base) ((ENET_RMON_T_P65TO127_REG(base) &amp; ENET_RMON_T_P65TO127_TXPKTS_MASK) &gt;&gt; ENET_RMON_T_P65TO127_TXPKTS_SHIFT)</span></div><div class="line"><a name="l26110"></a><span class="lineno">26110</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_T_P65TO127_TXPKTS(base) (ENET_RD_RMON_T_P65TO127_TXPKTS(base))</span></div><div class="line"><a name="l26111"></a><span class="lineno">26111</span>&#160;</div><div class="line"><a name="l26126"></a><span class="lineno">26126</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_P128TO255(base) (ENET_RMON_T_P128TO255_REG(base))</span></div><div class="line"><a name="l26127"></a><span class="lineno">26127</span>&#160;</div><div class="line"><a name="l26129"></a><span class="lineno">26129</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26130"></a><span class="lineno">26130</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_P128TO255 bitfields</span></div><div class="line"><a name="l26131"></a><span class="lineno">26131</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26132"></a><span class="lineno">26132</span>&#160;</div><div class="line"><a name="l26138"></a><span class="lineno">26138</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_P128TO255_TXPKTS(base) ((ENET_RMON_T_P128TO255_REG(base) &amp; ENET_RMON_T_P128TO255_TXPKTS_MASK) &gt;&gt; ENET_RMON_T_P128TO255_TXPKTS_SHIFT)</span></div><div class="line"><a name="l26139"></a><span class="lineno">26139</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_T_P128TO255_TXPKTS(base) (ENET_RD_RMON_T_P128TO255_TXPKTS(base))</span></div><div class="line"><a name="l26140"></a><span class="lineno">26140</span>&#160;</div><div class="line"><a name="l26155"></a><span class="lineno">26155</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_P256TO511(base) (ENET_RMON_T_P256TO511_REG(base))</span></div><div class="line"><a name="l26156"></a><span class="lineno">26156</span>&#160;</div><div class="line"><a name="l26158"></a><span class="lineno">26158</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26159"></a><span class="lineno">26159</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_P256TO511 bitfields</span></div><div class="line"><a name="l26160"></a><span class="lineno">26160</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26161"></a><span class="lineno">26161</span>&#160;</div><div class="line"><a name="l26167"></a><span class="lineno">26167</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_P256TO511_TXPKTS(base) ((ENET_RMON_T_P256TO511_REG(base) &amp; ENET_RMON_T_P256TO511_TXPKTS_MASK) &gt;&gt; ENET_RMON_T_P256TO511_TXPKTS_SHIFT)</span></div><div class="line"><a name="l26168"></a><span class="lineno">26168</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_T_P256TO511_TXPKTS(base) (ENET_RD_RMON_T_P256TO511_TXPKTS(base))</span></div><div class="line"><a name="l26169"></a><span class="lineno">26169</span>&#160;</div><div class="line"><a name="l26186"></a><span class="lineno">26186</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_P512TO1023(base) (ENET_RMON_T_P512TO1023_REG(base))</span></div><div class="line"><a name="l26187"></a><span class="lineno">26187</span>&#160;</div><div class="line"><a name="l26189"></a><span class="lineno">26189</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26190"></a><span class="lineno">26190</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_P512TO1023 bitfields</span></div><div class="line"><a name="l26191"></a><span class="lineno">26191</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26192"></a><span class="lineno">26192</span>&#160;</div><div class="line"><a name="l26198"></a><span class="lineno">26198</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_P512TO1023_TXPKTS(base) ((ENET_RMON_T_P512TO1023_REG(base) &amp; ENET_RMON_T_P512TO1023_TXPKTS_MASK) &gt;&gt; ENET_RMON_T_P512TO1023_TXPKTS_SHIFT)</span></div><div class="line"><a name="l26199"></a><span class="lineno">26199</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_T_P512TO1023_TXPKTS(base) (ENET_RD_RMON_T_P512TO1023_TXPKTS(base))</span></div><div class="line"><a name="l26200"></a><span class="lineno">26200</span>&#160;</div><div class="line"><a name="l26215"></a><span class="lineno">26215</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_P1024TO2047(base) (ENET_RMON_T_P1024TO2047_REG(base))</span></div><div class="line"><a name="l26216"></a><span class="lineno">26216</span>&#160;</div><div class="line"><a name="l26218"></a><span class="lineno">26218</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26219"></a><span class="lineno">26219</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_P1024TO2047 bitfields</span></div><div class="line"><a name="l26220"></a><span class="lineno">26220</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26221"></a><span class="lineno">26221</span>&#160;</div><div class="line"><a name="l26227"></a><span class="lineno">26227</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_P1024TO2047_TXPKTS(base) ((ENET_RMON_T_P1024TO2047_REG(base) &amp; ENET_RMON_T_P1024TO2047_TXPKTS_MASK) &gt;&gt; ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT)</span></div><div class="line"><a name="l26228"></a><span class="lineno">26228</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_T_P1024TO2047_TXPKTS(base) (ENET_RD_RMON_T_P1024TO2047_TXPKTS(base))</span></div><div class="line"><a name="l26229"></a><span class="lineno">26229</span>&#160;</div><div class="line"><a name="l26244"></a><span class="lineno">26244</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_P_GTE2048(base) (ENET_RMON_T_P_GTE2048_REG(base))</span></div><div class="line"><a name="l26245"></a><span class="lineno">26245</span>&#160;</div><div class="line"><a name="l26247"></a><span class="lineno">26247</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26248"></a><span class="lineno">26248</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_P_GTE2048 bitfields</span></div><div class="line"><a name="l26249"></a><span class="lineno">26249</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26250"></a><span class="lineno">26250</span>&#160;</div><div class="line"><a name="l26256"></a><span class="lineno">26256</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_P_GTE2048_TXPKTS(base) ((ENET_RMON_T_P_GTE2048_REG(base) &amp; ENET_RMON_T_P_GTE2048_TXPKTS_MASK) &gt;&gt; ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT)</span></div><div class="line"><a name="l26257"></a><span class="lineno">26257</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_T_P_GTE2048_TXPKTS(base) (ENET_RD_RMON_T_P_GTE2048_TXPKTS(base))</span></div><div class="line"><a name="l26258"></a><span class="lineno">26258</span>&#160;</div><div class="line"><a name="l26273"></a><span class="lineno">26273</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_T_OCTETS(base) (ENET_RMON_T_OCTETS_REG(base))</span></div><div class="line"><a name="l26274"></a><span class="lineno">26274</span>&#160;</div><div class="line"><a name="l26289"></a><span class="lineno">26289</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_T_FRAME_OK(base) (ENET_IEEE_T_FRAME_OK_REG(base))</span></div><div class="line"><a name="l26290"></a><span class="lineno">26290</span>&#160;</div><div class="line"><a name="l26292"></a><span class="lineno">26292</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26293"></a><span class="lineno">26293</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_T_FRAME_OK bitfields</span></div><div class="line"><a name="l26294"></a><span class="lineno">26294</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26295"></a><span class="lineno">26295</span>&#160;</div><div class="line"><a name="l26301"></a><span class="lineno">26301</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_T_FRAME_OK_COUNT(base) ((ENET_IEEE_T_FRAME_OK_REG(base) &amp; ENET_IEEE_T_FRAME_OK_COUNT_MASK) &gt;&gt; ENET_IEEE_T_FRAME_OK_COUNT_SHIFT)</span></div><div class="line"><a name="l26302"></a><span class="lineno">26302</span>&#160;<span class="preprocessor">#define ENET_BRD_IEEE_T_FRAME_OK_COUNT(base) (ENET_RD_IEEE_T_FRAME_OK_COUNT(base))</span></div><div class="line"><a name="l26303"></a><span class="lineno">26303</span>&#160;</div><div class="line"><a name="l26318"></a><span class="lineno">26318</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_T_1COL(base) (ENET_IEEE_T_1COL_REG(base))</span></div><div class="line"><a name="l26319"></a><span class="lineno">26319</span>&#160;</div><div class="line"><a name="l26321"></a><span class="lineno">26321</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26322"></a><span class="lineno">26322</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_T_1COL bitfields</span></div><div class="line"><a name="l26323"></a><span class="lineno">26323</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26324"></a><span class="lineno">26324</span>&#160;</div><div class="line"><a name="l26330"></a><span class="lineno">26330</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_T_1COL_COUNT(base) ((ENET_IEEE_T_1COL_REG(base) &amp; ENET_IEEE_T_1COL_COUNT_MASK) &gt;&gt; ENET_IEEE_T_1COL_COUNT_SHIFT)</span></div><div class="line"><a name="l26331"></a><span class="lineno">26331</span>&#160;<span class="preprocessor">#define ENET_BRD_IEEE_T_1COL_COUNT(base) (ENET_RD_IEEE_T_1COL_COUNT(base))</span></div><div class="line"><a name="l26332"></a><span class="lineno">26332</span>&#160;</div><div class="line"><a name="l26347"></a><span class="lineno">26347</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_T_MCOL(base) (ENET_IEEE_T_MCOL_REG(base))</span></div><div class="line"><a name="l26348"></a><span class="lineno">26348</span>&#160;</div><div class="line"><a name="l26350"></a><span class="lineno">26350</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26351"></a><span class="lineno">26351</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_T_MCOL bitfields</span></div><div class="line"><a name="l26352"></a><span class="lineno">26352</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26353"></a><span class="lineno">26353</span>&#160;</div><div class="line"><a name="l26359"></a><span class="lineno">26359</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_T_MCOL_COUNT(base) ((ENET_IEEE_T_MCOL_REG(base) &amp; ENET_IEEE_T_MCOL_COUNT_MASK) &gt;&gt; ENET_IEEE_T_MCOL_COUNT_SHIFT)</span></div><div class="line"><a name="l26360"></a><span class="lineno">26360</span>&#160;<span class="preprocessor">#define ENET_BRD_IEEE_T_MCOL_COUNT(base) (ENET_RD_IEEE_T_MCOL_COUNT(base))</span></div><div class="line"><a name="l26361"></a><span class="lineno">26361</span>&#160;</div><div class="line"><a name="l26376"></a><span class="lineno">26376</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_T_DEF(base) (ENET_IEEE_T_DEF_REG(base))</span></div><div class="line"><a name="l26377"></a><span class="lineno">26377</span>&#160;</div><div class="line"><a name="l26379"></a><span class="lineno">26379</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26380"></a><span class="lineno">26380</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_T_DEF bitfields</span></div><div class="line"><a name="l26381"></a><span class="lineno">26381</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26382"></a><span class="lineno">26382</span>&#160;</div><div class="line"><a name="l26388"></a><span class="lineno">26388</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_T_DEF_COUNT(base) ((ENET_IEEE_T_DEF_REG(base) &amp; ENET_IEEE_T_DEF_COUNT_MASK) &gt;&gt; ENET_IEEE_T_DEF_COUNT_SHIFT)</span></div><div class="line"><a name="l26389"></a><span class="lineno">26389</span>&#160;<span class="preprocessor">#define ENET_BRD_IEEE_T_DEF_COUNT(base) (ENET_RD_IEEE_T_DEF_COUNT(base))</span></div><div class="line"><a name="l26390"></a><span class="lineno">26390</span>&#160;</div><div class="line"><a name="l26405"></a><span class="lineno">26405</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_T_LCOL(base) (ENET_IEEE_T_LCOL_REG(base))</span></div><div class="line"><a name="l26406"></a><span class="lineno">26406</span>&#160;</div><div class="line"><a name="l26408"></a><span class="lineno">26408</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26409"></a><span class="lineno">26409</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_T_LCOL bitfields</span></div><div class="line"><a name="l26410"></a><span class="lineno">26410</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26411"></a><span class="lineno">26411</span>&#160;</div><div class="line"><a name="l26417"></a><span class="lineno">26417</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_T_LCOL_COUNT(base) ((ENET_IEEE_T_LCOL_REG(base) &amp; ENET_IEEE_T_LCOL_COUNT_MASK) &gt;&gt; ENET_IEEE_T_LCOL_COUNT_SHIFT)</span></div><div class="line"><a name="l26418"></a><span class="lineno">26418</span>&#160;<span class="preprocessor">#define ENET_BRD_IEEE_T_LCOL_COUNT(base) (ENET_RD_IEEE_T_LCOL_COUNT(base))</span></div><div class="line"><a name="l26419"></a><span class="lineno">26419</span>&#160;</div><div class="line"><a name="l26434"></a><span class="lineno">26434</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_T_EXCOL(base) (ENET_IEEE_T_EXCOL_REG(base))</span></div><div class="line"><a name="l26435"></a><span class="lineno">26435</span>&#160;</div><div class="line"><a name="l26437"></a><span class="lineno">26437</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26438"></a><span class="lineno">26438</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_T_EXCOL bitfields</span></div><div class="line"><a name="l26439"></a><span class="lineno">26439</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26440"></a><span class="lineno">26440</span>&#160;</div><div class="line"><a name="l26446"></a><span class="lineno">26446</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_T_EXCOL_COUNT(base) ((ENET_IEEE_T_EXCOL_REG(base) &amp; ENET_IEEE_T_EXCOL_COUNT_MASK) &gt;&gt; ENET_IEEE_T_EXCOL_COUNT_SHIFT)</span></div><div class="line"><a name="l26447"></a><span class="lineno">26447</span>&#160;<span class="preprocessor">#define ENET_BRD_IEEE_T_EXCOL_COUNT(base) (ENET_RD_IEEE_T_EXCOL_COUNT(base))</span></div><div class="line"><a name="l26448"></a><span class="lineno">26448</span>&#160;</div><div class="line"><a name="l26463"></a><span class="lineno">26463</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_T_MACERR(base) (ENET_IEEE_T_MACERR_REG(base))</span></div><div class="line"><a name="l26464"></a><span class="lineno">26464</span>&#160;</div><div class="line"><a name="l26466"></a><span class="lineno">26466</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26467"></a><span class="lineno">26467</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_T_MACERR bitfields</span></div><div class="line"><a name="l26468"></a><span class="lineno">26468</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26469"></a><span class="lineno">26469</span>&#160;</div><div class="line"><a name="l26475"></a><span class="lineno">26475</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_T_MACERR_COUNT(base) ((ENET_IEEE_T_MACERR_REG(base) &amp; ENET_IEEE_T_MACERR_COUNT_MASK) &gt;&gt; ENET_IEEE_T_MACERR_COUNT_SHIFT)</span></div><div class="line"><a name="l26476"></a><span class="lineno">26476</span>&#160;<span class="preprocessor">#define ENET_BRD_IEEE_T_MACERR_COUNT(base) (ENET_RD_IEEE_T_MACERR_COUNT(base))</span></div><div class="line"><a name="l26477"></a><span class="lineno">26477</span>&#160;</div><div class="line"><a name="l26492"></a><span class="lineno">26492</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_T_CSERR(base) (ENET_IEEE_T_CSERR_REG(base))</span></div><div class="line"><a name="l26493"></a><span class="lineno">26493</span>&#160;</div><div class="line"><a name="l26495"></a><span class="lineno">26495</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26496"></a><span class="lineno">26496</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_T_CSERR bitfields</span></div><div class="line"><a name="l26497"></a><span class="lineno">26497</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26498"></a><span class="lineno">26498</span>&#160;</div><div class="line"><a name="l26504"></a><span class="lineno">26504</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_T_CSERR_COUNT(base) ((ENET_IEEE_T_CSERR_REG(base) &amp; ENET_IEEE_T_CSERR_COUNT_MASK) &gt;&gt; ENET_IEEE_T_CSERR_COUNT_SHIFT)</span></div><div class="line"><a name="l26505"></a><span class="lineno">26505</span>&#160;<span class="preprocessor">#define ENET_BRD_IEEE_T_CSERR_COUNT(base) (ENET_RD_IEEE_T_CSERR_COUNT(base))</span></div><div class="line"><a name="l26506"></a><span class="lineno">26506</span>&#160;</div><div class="line"><a name="l26521"></a><span class="lineno">26521</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_T_FDXFC(base) (ENET_IEEE_T_FDXFC_REG(base))</span></div><div class="line"><a name="l26522"></a><span class="lineno">26522</span>&#160;</div><div class="line"><a name="l26524"></a><span class="lineno">26524</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26525"></a><span class="lineno">26525</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_T_FDXFC bitfields</span></div><div class="line"><a name="l26526"></a><span class="lineno">26526</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26527"></a><span class="lineno">26527</span>&#160;</div><div class="line"><a name="l26533"></a><span class="lineno">26533</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_T_FDXFC_COUNT(base) ((ENET_IEEE_T_FDXFC_REG(base) &amp; ENET_IEEE_T_FDXFC_COUNT_MASK) &gt;&gt; ENET_IEEE_T_FDXFC_COUNT_SHIFT)</span></div><div class="line"><a name="l26534"></a><span class="lineno">26534</span>&#160;<span class="preprocessor">#define ENET_BRD_IEEE_T_FDXFC_COUNT(base) (ENET_RD_IEEE_T_FDXFC_COUNT(base))</span></div><div class="line"><a name="l26535"></a><span class="lineno">26535</span>&#160;</div><div class="line"><a name="l26552"></a><span class="lineno">26552</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_T_OCTETS_OK(base) (ENET_IEEE_T_OCTETS_OK_REG(base))</span></div><div class="line"><a name="l26553"></a><span class="lineno">26553</span>&#160;</div><div class="line"><a name="l26568"></a><span class="lineno">26568</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_PACKETS(base) (ENET_RMON_R_PACKETS_REG(base))</span></div><div class="line"><a name="l26569"></a><span class="lineno">26569</span>&#160;</div><div class="line"><a name="l26571"></a><span class="lineno">26571</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26572"></a><span class="lineno">26572</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_PACKETS bitfields</span></div><div class="line"><a name="l26573"></a><span class="lineno">26573</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26574"></a><span class="lineno">26574</span>&#160;</div><div class="line"><a name="l26580"></a><span class="lineno">26580</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_PACKETS_COUNT(base) ((ENET_RMON_R_PACKETS_REG(base) &amp; ENET_RMON_R_PACKETS_COUNT_MASK) &gt;&gt; ENET_RMON_R_PACKETS_COUNT_SHIFT)</span></div><div class="line"><a name="l26581"></a><span class="lineno">26581</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_R_PACKETS_COUNT(base) (ENET_RD_RMON_R_PACKETS_COUNT(base))</span></div><div class="line"><a name="l26582"></a><span class="lineno">26582</span>&#160;</div><div class="line"><a name="l26597"></a><span class="lineno">26597</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_BC_PKT(base) (ENET_RMON_R_BC_PKT_REG(base))</span></div><div class="line"><a name="l26598"></a><span class="lineno">26598</span>&#160;</div><div class="line"><a name="l26600"></a><span class="lineno">26600</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26601"></a><span class="lineno">26601</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_BC_PKT bitfields</span></div><div class="line"><a name="l26602"></a><span class="lineno">26602</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26603"></a><span class="lineno">26603</span>&#160;</div><div class="line"><a name="l26609"></a><span class="lineno">26609</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_BC_PKT_COUNT(base) ((ENET_RMON_R_BC_PKT_REG(base) &amp; ENET_RMON_R_BC_PKT_COUNT_MASK) &gt;&gt; ENET_RMON_R_BC_PKT_COUNT_SHIFT)</span></div><div class="line"><a name="l26610"></a><span class="lineno">26610</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_R_BC_PKT_COUNT(base) (ENET_RD_RMON_R_BC_PKT_COUNT(base))</span></div><div class="line"><a name="l26611"></a><span class="lineno">26611</span>&#160;</div><div class="line"><a name="l26626"></a><span class="lineno">26626</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_MC_PKT(base) (ENET_RMON_R_MC_PKT_REG(base))</span></div><div class="line"><a name="l26627"></a><span class="lineno">26627</span>&#160;</div><div class="line"><a name="l26629"></a><span class="lineno">26629</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26630"></a><span class="lineno">26630</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_MC_PKT bitfields</span></div><div class="line"><a name="l26631"></a><span class="lineno">26631</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26632"></a><span class="lineno">26632</span>&#160;</div><div class="line"><a name="l26638"></a><span class="lineno">26638</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_MC_PKT_COUNT(base) ((ENET_RMON_R_MC_PKT_REG(base) &amp; ENET_RMON_R_MC_PKT_COUNT_MASK) &gt;&gt; ENET_RMON_R_MC_PKT_COUNT_SHIFT)</span></div><div class="line"><a name="l26639"></a><span class="lineno">26639</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_R_MC_PKT_COUNT(base) (ENET_RD_RMON_R_MC_PKT_COUNT(base))</span></div><div class="line"><a name="l26640"></a><span class="lineno">26640</span>&#160;</div><div class="line"><a name="l26655"></a><span class="lineno">26655</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_CRC_ALIGN(base) (ENET_RMON_R_CRC_ALIGN_REG(base))</span></div><div class="line"><a name="l26656"></a><span class="lineno">26656</span>&#160;</div><div class="line"><a name="l26658"></a><span class="lineno">26658</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26659"></a><span class="lineno">26659</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_CRC_ALIGN bitfields</span></div><div class="line"><a name="l26660"></a><span class="lineno">26660</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26661"></a><span class="lineno">26661</span>&#160;</div><div class="line"><a name="l26667"></a><span class="lineno">26667</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_CRC_ALIGN_COUNT(base) ((ENET_RMON_R_CRC_ALIGN_REG(base) &amp; ENET_RMON_R_CRC_ALIGN_COUNT_MASK) &gt;&gt; ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT)</span></div><div class="line"><a name="l26668"></a><span class="lineno">26668</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_R_CRC_ALIGN_COUNT(base) (ENET_RD_RMON_R_CRC_ALIGN_COUNT(base))</span></div><div class="line"><a name="l26669"></a><span class="lineno">26669</span>&#160;</div><div class="line"><a name="l26684"></a><span class="lineno">26684</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_UNDERSIZE(base) (ENET_RMON_R_UNDERSIZE_REG(base))</span></div><div class="line"><a name="l26685"></a><span class="lineno">26685</span>&#160;</div><div class="line"><a name="l26687"></a><span class="lineno">26687</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26688"></a><span class="lineno">26688</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_UNDERSIZE bitfields</span></div><div class="line"><a name="l26689"></a><span class="lineno">26689</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26690"></a><span class="lineno">26690</span>&#160;</div><div class="line"><a name="l26696"></a><span class="lineno">26696</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_UNDERSIZE_COUNT(base) ((ENET_RMON_R_UNDERSIZE_REG(base) &amp; ENET_RMON_R_UNDERSIZE_COUNT_MASK) &gt;&gt; ENET_RMON_R_UNDERSIZE_COUNT_SHIFT)</span></div><div class="line"><a name="l26697"></a><span class="lineno">26697</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_R_UNDERSIZE_COUNT(base) (ENET_RD_RMON_R_UNDERSIZE_COUNT(base))</span></div><div class="line"><a name="l26698"></a><span class="lineno">26698</span>&#160;</div><div class="line"><a name="l26713"></a><span class="lineno">26713</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_OVERSIZE(base) (ENET_RMON_R_OVERSIZE_REG(base))</span></div><div class="line"><a name="l26714"></a><span class="lineno">26714</span>&#160;</div><div class="line"><a name="l26716"></a><span class="lineno">26716</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26717"></a><span class="lineno">26717</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_OVERSIZE bitfields</span></div><div class="line"><a name="l26718"></a><span class="lineno">26718</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26719"></a><span class="lineno">26719</span>&#160;</div><div class="line"><a name="l26725"></a><span class="lineno">26725</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_OVERSIZE_COUNT(base) ((ENET_RMON_R_OVERSIZE_REG(base) &amp; ENET_RMON_R_OVERSIZE_COUNT_MASK) &gt;&gt; ENET_RMON_R_OVERSIZE_COUNT_SHIFT)</span></div><div class="line"><a name="l26726"></a><span class="lineno">26726</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_R_OVERSIZE_COUNT(base) (ENET_RD_RMON_R_OVERSIZE_COUNT(base))</span></div><div class="line"><a name="l26727"></a><span class="lineno">26727</span>&#160;</div><div class="line"><a name="l26742"></a><span class="lineno">26742</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_FRAG(base) (ENET_RMON_R_FRAG_REG(base))</span></div><div class="line"><a name="l26743"></a><span class="lineno">26743</span>&#160;</div><div class="line"><a name="l26745"></a><span class="lineno">26745</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26746"></a><span class="lineno">26746</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_FRAG bitfields</span></div><div class="line"><a name="l26747"></a><span class="lineno">26747</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26748"></a><span class="lineno">26748</span>&#160;</div><div class="line"><a name="l26754"></a><span class="lineno">26754</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_FRAG_COUNT(base) ((ENET_RMON_R_FRAG_REG(base) &amp; ENET_RMON_R_FRAG_COUNT_MASK) &gt;&gt; ENET_RMON_R_FRAG_COUNT_SHIFT)</span></div><div class="line"><a name="l26755"></a><span class="lineno">26755</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_R_FRAG_COUNT(base) (ENET_RD_RMON_R_FRAG_COUNT(base))</span></div><div class="line"><a name="l26756"></a><span class="lineno">26756</span>&#160;</div><div class="line"><a name="l26771"></a><span class="lineno">26771</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_JAB(base) (ENET_RMON_R_JAB_REG(base))</span></div><div class="line"><a name="l26772"></a><span class="lineno">26772</span>&#160;</div><div class="line"><a name="l26774"></a><span class="lineno">26774</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26775"></a><span class="lineno">26775</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_JAB bitfields</span></div><div class="line"><a name="l26776"></a><span class="lineno">26776</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26777"></a><span class="lineno">26777</span>&#160;</div><div class="line"><a name="l26783"></a><span class="lineno">26783</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_JAB_COUNT(base) ((ENET_RMON_R_JAB_REG(base) &amp; ENET_RMON_R_JAB_COUNT_MASK) &gt;&gt; ENET_RMON_R_JAB_COUNT_SHIFT)</span></div><div class="line"><a name="l26784"></a><span class="lineno">26784</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_R_JAB_COUNT(base) (ENET_RD_RMON_R_JAB_COUNT(base))</span></div><div class="line"><a name="l26785"></a><span class="lineno">26785</span>&#160;</div><div class="line"><a name="l26800"></a><span class="lineno">26800</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_P64(base) (ENET_RMON_R_P64_REG(base))</span></div><div class="line"><a name="l26801"></a><span class="lineno">26801</span>&#160;</div><div class="line"><a name="l26803"></a><span class="lineno">26803</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26804"></a><span class="lineno">26804</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_P64 bitfields</span></div><div class="line"><a name="l26805"></a><span class="lineno">26805</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26806"></a><span class="lineno">26806</span>&#160;</div><div class="line"><a name="l26812"></a><span class="lineno">26812</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_P64_COUNT(base) ((ENET_RMON_R_P64_REG(base) &amp; ENET_RMON_R_P64_COUNT_MASK) &gt;&gt; ENET_RMON_R_P64_COUNT_SHIFT)</span></div><div class="line"><a name="l26813"></a><span class="lineno">26813</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_R_P64_COUNT(base) (ENET_RD_RMON_R_P64_COUNT(base))</span></div><div class="line"><a name="l26814"></a><span class="lineno">26814</span>&#160;</div><div class="line"><a name="l26829"></a><span class="lineno">26829</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_P65TO127(base) (ENET_RMON_R_P65TO127_REG(base))</span></div><div class="line"><a name="l26830"></a><span class="lineno">26830</span>&#160;</div><div class="line"><a name="l26832"></a><span class="lineno">26832</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26833"></a><span class="lineno">26833</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_P65TO127 bitfields</span></div><div class="line"><a name="l26834"></a><span class="lineno">26834</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26835"></a><span class="lineno">26835</span>&#160;</div><div class="line"><a name="l26841"></a><span class="lineno">26841</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_P65TO127_COUNT(base) ((ENET_RMON_R_P65TO127_REG(base) &amp; ENET_RMON_R_P65TO127_COUNT_MASK) &gt;&gt; ENET_RMON_R_P65TO127_COUNT_SHIFT)</span></div><div class="line"><a name="l26842"></a><span class="lineno">26842</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_R_P65TO127_COUNT(base) (ENET_RD_RMON_R_P65TO127_COUNT(base))</span></div><div class="line"><a name="l26843"></a><span class="lineno">26843</span>&#160;</div><div class="line"><a name="l26858"></a><span class="lineno">26858</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_P128TO255(base) (ENET_RMON_R_P128TO255_REG(base))</span></div><div class="line"><a name="l26859"></a><span class="lineno">26859</span>&#160;</div><div class="line"><a name="l26861"></a><span class="lineno">26861</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26862"></a><span class="lineno">26862</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_P128TO255 bitfields</span></div><div class="line"><a name="l26863"></a><span class="lineno">26863</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26864"></a><span class="lineno">26864</span>&#160;</div><div class="line"><a name="l26870"></a><span class="lineno">26870</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_P128TO255_COUNT(base) ((ENET_RMON_R_P128TO255_REG(base) &amp; ENET_RMON_R_P128TO255_COUNT_MASK) &gt;&gt; ENET_RMON_R_P128TO255_COUNT_SHIFT)</span></div><div class="line"><a name="l26871"></a><span class="lineno">26871</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_R_P128TO255_COUNT(base) (ENET_RD_RMON_R_P128TO255_COUNT(base))</span></div><div class="line"><a name="l26872"></a><span class="lineno">26872</span>&#160;</div><div class="line"><a name="l26887"></a><span class="lineno">26887</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_P256TO511(base) (ENET_RMON_R_P256TO511_REG(base))</span></div><div class="line"><a name="l26888"></a><span class="lineno">26888</span>&#160;</div><div class="line"><a name="l26890"></a><span class="lineno">26890</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26891"></a><span class="lineno">26891</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_P256TO511 bitfields</span></div><div class="line"><a name="l26892"></a><span class="lineno">26892</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26893"></a><span class="lineno">26893</span>&#160;</div><div class="line"><a name="l26899"></a><span class="lineno">26899</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_P256TO511_COUNT(base) ((ENET_RMON_R_P256TO511_REG(base) &amp; ENET_RMON_R_P256TO511_COUNT_MASK) &gt;&gt; ENET_RMON_R_P256TO511_COUNT_SHIFT)</span></div><div class="line"><a name="l26900"></a><span class="lineno">26900</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_R_P256TO511_COUNT(base) (ENET_RD_RMON_R_P256TO511_COUNT(base))</span></div><div class="line"><a name="l26901"></a><span class="lineno">26901</span>&#160;</div><div class="line"><a name="l26916"></a><span class="lineno">26916</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_P512TO1023(base) (ENET_RMON_R_P512TO1023_REG(base))</span></div><div class="line"><a name="l26917"></a><span class="lineno">26917</span>&#160;</div><div class="line"><a name="l26919"></a><span class="lineno">26919</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26920"></a><span class="lineno">26920</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_P512TO1023 bitfields</span></div><div class="line"><a name="l26921"></a><span class="lineno">26921</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26922"></a><span class="lineno">26922</span>&#160;</div><div class="line"><a name="l26928"></a><span class="lineno">26928</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_P512TO1023_COUNT(base) ((ENET_RMON_R_P512TO1023_REG(base) &amp; ENET_RMON_R_P512TO1023_COUNT_MASK) &gt;&gt; ENET_RMON_R_P512TO1023_COUNT_SHIFT)</span></div><div class="line"><a name="l26929"></a><span class="lineno">26929</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_R_P512TO1023_COUNT(base) (ENET_RD_RMON_R_P512TO1023_COUNT(base))</span></div><div class="line"><a name="l26930"></a><span class="lineno">26930</span>&#160;</div><div class="line"><a name="l26945"></a><span class="lineno">26945</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_P1024TO2047(base) (ENET_RMON_R_P1024TO2047_REG(base))</span></div><div class="line"><a name="l26946"></a><span class="lineno">26946</span>&#160;</div><div class="line"><a name="l26948"></a><span class="lineno">26948</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26949"></a><span class="lineno">26949</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_P1024TO2047 bitfields</span></div><div class="line"><a name="l26950"></a><span class="lineno">26950</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26951"></a><span class="lineno">26951</span>&#160;</div><div class="line"><a name="l26957"></a><span class="lineno">26957</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_P1024TO2047_COUNT(base) ((ENET_RMON_R_P1024TO2047_REG(base) &amp; ENET_RMON_R_P1024TO2047_COUNT_MASK) &gt;&gt; ENET_RMON_R_P1024TO2047_COUNT_SHIFT)</span></div><div class="line"><a name="l26958"></a><span class="lineno">26958</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_R_P1024TO2047_COUNT(base) (ENET_RD_RMON_R_P1024TO2047_COUNT(base))</span></div><div class="line"><a name="l26959"></a><span class="lineno">26959</span>&#160;</div><div class="line"><a name="l26974"></a><span class="lineno">26974</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_P_GTE2048(base) (ENET_RMON_R_P_GTE2048_REG(base))</span></div><div class="line"><a name="l26975"></a><span class="lineno">26975</span>&#160;</div><div class="line"><a name="l26977"></a><span class="lineno">26977</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l26978"></a><span class="lineno">26978</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_P_GTE2048 bitfields</span></div><div class="line"><a name="l26979"></a><span class="lineno">26979</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l26980"></a><span class="lineno">26980</span>&#160;</div><div class="line"><a name="l26986"></a><span class="lineno">26986</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_P_GTE2048_COUNT(base) ((ENET_RMON_R_P_GTE2048_REG(base) &amp; ENET_RMON_R_P_GTE2048_COUNT_MASK) &gt;&gt; ENET_RMON_R_P_GTE2048_COUNT_SHIFT)</span></div><div class="line"><a name="l26987"></a><span class="lineno">26987</span>&#160;<span class="preprocessor">#define ENET_BRD_RMON_R_P_GTE2048_COUNT(base) (ENET_RD_RMON_R_P_GTE2048_COUNT(base))</span></div><div class="line"><a name="l26988"></a><span class="lineno">26988</span>&#160;</div><div class="line"><a name="l27003"></a><span class="lineno">27003</span>&#160;<span class="preprocessor">#define ENET_RD_RMON_R_OCTETS(base) (ENET_RMON_R_OCTETS_REG(base))</span></div><div class="line"><a name="l27004"></a><span class="lineno">27004</span>&#160;</div><div class="line"><a name="l27023"></a><span class="lineno">27023</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_R_DROP(base) (ENET_IEEE_R_DROP_REG(base))</span></div><div class="line"><a name="l27024"></a><span class="lineno">27024</span>&#160;</div><div class="line"><a name="l27026"></a><span class="lineno">27026</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l27027"></a><span class="lineno">27027</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_R_DROP bitfields</span></div><div class="line"><a name="l27028"></a><span class="lineno">27028</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l27029"></a><span class="lineno">27029</span>&#160;</div><div class="line"><a name="l27035"></a><span class="lineno">27035</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_R_DROP_COUNT(base) ((ENET_IEEE_R_DROP_REG(base) &amp; ENET_IEEE_R_DROP_COUNT_MASK) &gt;&gt; ENET_IEEE_R_DROP_COUNT_SHIFT)</span></div><div class="line"><a name="l27036"></a><span class="lineno">27036</span>&#160;<span class="preprocessor">#define ENET_BRD_IEEE_R_DROP_COUNT(base) (ENET_RD_IEEE_R_DROP_COUNT(base))</span></div><div class="line"><a name="l27037"></a><span class="lineno">27037</span>&#160;</div><div class="line"><a name="l27052"></a><span class="lineno">27052</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_R_FRAME_OK(base) (ENET_IEEE_R_FRAME_OK_REG(base))</span></div><div class="line"><a name="l27053"></a><span class="lineno">27053</span>&#160;</div><div class="line"><a name="l27055"></a><span class="lineno">27055</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l27056"></a><span class="lineno">27056</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_R_FRAME_OK bitfields</span></div><div class="line"><a name="l27057"></a><span class="lineno">27057</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l27058"></a><span class="lineno">27058</span>&#160;</div><div class="line"><a name="l27064"></a><span class="lineno">27064</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_R_FRAME_OK_COUNT(base) ((ENET_IEEE_R_FRAME_OK_REG(base) &amp; ENET_IEEE_R_FRAME_OK_COUNT_MASK) &gt;&gt; ENET_IEEE_R_FRAME_OK_COUNT_SHIFT)</span></div><div class="line"><a name="l27065"></a><span class="lineno">27065</span>&#160;<span class="preprocessor">#define ENET_BRD_IEEE_R_FRAME_OK_COUNT(base) (ENET_RD_IEEE_R_FRAME_OK_COUNT(base))</span></div><div class="line"><a name="l27066"></a><span class="lineno">27066</span>&#160;</div><div class="line"><a name="l27081"></a><span class="lineno">27081</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_R_CRC(base) (ENET_IEEE_R_CRC_REG(base))</span></div><div class="line"><a name="l27082"></a><span class="lineno">27082</span>&#160;</div><div class="line"><a name="l27084"></a><span class="lineno">27084</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l27085"></a><span class="lineno">27085</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_R_CRC bitfields</span></div><div class="line"><a name="l27086"></a><span class="lineno">27086</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l27087"></a><span class="lineno">27087</span>&#160;</div><div class="line"><a name="l27093"></a><span class="lineno">27093</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_R_CRC_COUNT(base) ((ENET_IEEE_R_CRC_REG(base) &amp; ENET_IEEE_R_CRC_COUNT_MASK) &gt;&gt; ENET_IEEE_R_CRC_COUNT_SHIFT)</span></div><div class="line"><a name="l27094"></a><span class="lineno">27094</span>&#160;<span class="preprocessor">#define ENET_BRD_IEEE_R_CRC_COUNT(base) (ENET_RD_IEEE_R_CRC_COUNT(base))</span></div><div class="line"><a name="l27095"></a><span class="lineno">27095</span>&#160;</div><div class="line"><a name="l27110"></a><span class="lineno">27110</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_R_ALIGN(base) (ENET_IEEE_R_ALIGN_REG(base))</span></div><div class="line"><a name="l27111"></a><span class="lineno">27111</span>&#160;</div><div class="line"><a name="l27113"></a><span class="lineno">27113</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l27114"></a><span class="lineno">27114</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_R_ALIGN bitfields</span></div><div class="line"><a name="l27115"></a><span class="lineno">27115</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l27116"></a><span class="lineno">27116</span>&#160;</div><div class="line"><a name="l27122"></a><span class="lineno">27122</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_R_ALIGN_COUNT(base) ((ENET_IEEE_R_ALIGN_REG(base) &amp; ENET_IEEE_R_ALIGN_COUNT_MASK) &gt;&gt; ENET_IEEE_R_ALIGN_COUNT_SHIFT)</span></div><div class="line"><a name="l27123"></a><span class="lineno">27123</span>&#160;<span class="preprocessor">#define ENET_BRD_IEEE_R_ALIGN_COUNT(base) (ENET_RD_IEEE_R_ALIGN_COUNT(base))</span></div><div class="line"><a name="l27124"></a><span class="lineno">27124</span>&#160;</div><div class="line"><a name="l27139"></a><span class="lineno">27139</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_R_MACERR(base) (ENET_IEEE_R_MACERR_REG(base))</span></div><div class="line"><a name="l27140"></a><span class="lineno">27140</span>&#160;</div><div class="line"><a name="l27142"></a><span class="lineno">27142</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l27143"></a><span class="lineno">27143</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_R_MACERR bitfields</span></div><div class="line"><a name="l27144"></a><span class="lineno">27144</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l27145"></a><span class="lineno">27145</span>&#160;</div><div class="line"><a name="l27151"></a><span class="lineno">27151</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_R_MACERR_COUNT(base) ((ENET_IEEE_R_MACERR_REG(base) &amp; ENET_IEEE_R_MACERR_COUNT_MASK) &gt;&gt; ENET_IEEE_R_MACERR_COUNT_SHIFT)</span></div><div class="line"><a name="l27152"></a><span class="lineno">27152</span>&#160;<span class="preprocessor">#define ENET_BRD_IEEE_R_MACERR_COUNT(base) (ENET_RD_IEEE_R_MACERR_COUNT(base))</span></div><div class="line"><a name="l27153"></a><span class="lineno">27153</span>&#160;</div><div class="line"><a name="l27168"></a><span class="lineno">27168</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_R_FDXFC(base) (ENET_IEEE_R_FDXFC_REG(base))</span></div><div class="line"><a name="l27169"></a><span class="lineno">27169</span>&#160;</div><div class="line"><a name="l27171"></a><span class="lineno">27171</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l27172"></a><span class="lineno">27172</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_R_FDXFC bitfields</span></div><div class="line"><a name="l27173"></a><span class="lineno">27173</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l27174"></a><span class="lineno">27174</span>&#160;</div><div class="line"><a name="l27180"></a><span class="lineno">27180</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_R_FDXFC_COUNT(base) ((ENET_IEEE_R_FDXFC_REG(base) &amp; ENET_IEEE_R_FDXFC_COUNT_MASK) &gt;&gt; ENET_IEEE_R_FDXFC_COUNT_SHIFT)</span></div><div class="line"><a name="l27181"></a><span class="lineno">27181</span>&#160;<span class="preprocessor">#define ENET_BRD_IEEE_R_FDXFC_COUNT(base) (ENET_RD_IEEE_R_FDXFC_COUNT(base))</span></div><div class="line"><a name="l27182"></a><span class="lineno">27182</span>&#160;</div><div class="line"><a name="l27197"></a><span class="lineno">27197</span>&#160;<span class="preprocessor">#define ENET_RD_IEEE_R_OCTETS_OK(base) (ENET_IEEE_R_OCTETS_OK_REG(base))</span></div><div class="line"><a name="l27198"></a><span class="lineno">27198</span>&#160;</div><div class="line"><a name="l27218"></a><span class="lineno">27218</span>&#160;<span class="preprocessor">#define ENET_RD_ATCR(base)       (ENET_ATCR_REG(base))</span></div><div class="line"><a name="l27219"></a><span class="lineno">27219</span>&#160;<span class="preprocessor">#define ENET_WR_ATCR(base, value) (ENET_ATCR_REG(base) = (value))</span></div><div class="line"><a name="l27220"></a><span class="lineno">27220</span>&#160;<span class="preprocessor">#define ENET_RMW_ATCR(base, mask, value) (ENET_WR_ATCR(base, (ENET_RD_ATCR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l27221"></a><span class="lineno">27221</span>&#160;<span class="preprocessor">#define ENET_SET_ATCR(base, value) (ENET_WR_ATCR(base, ENET_RD_ATCR(base) |  (value)))</span></div><div class="line"><a name="l27222"></a><span class="lineno">27222</span>&#160;<span class="preprocessor">#define ENET_CLR_ATCR(base, value) (ENET_WR_ATCR(base, ENET_RD_ATCR(base) &amp; ~(value)))</span></div><div class="line"><a name="l27223"></a><span class="lineno">27223</span>&#160;<span class="preprocessor">#define ENET_TOG_ATCR(base, value) (ENET_WR_ATCR(base, ENET_RD_ATCR(base) ^  (value)))</span></div><div class="line"><a name="l27224"></a><span class="lineno">27224</span>&#160;</div><div class="line"><a name="l27226"></a><span class="lineno">27226</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l27227"></a><span class="lineno">27227</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_ATCR bitfields</span></div><div class="line"><a name="l27228"></a><span class="lineno">27228</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l27229"></a><span class="lineno">27229</span>&#160;</div><div class="line"><a name="l27239"></a><span class="lineno">27239</span>&#160;<span class="preprocessor">#define ENET_RD_ATCR_EN(base) ((ENET_ATCR_REG(base) &amp; ENET_ATCR_EN_MASK) &gt;&gt; ENET_ATCR_EN_SHIFT)</span></div><div class="line"><a name="l27240"></a><span class="lineno">27240</span>&#160;<span class="preprocessor">#define ENET_BRD_ATCR_EN(base) (BITBAND_ACCESS32(&amp;ENET_ATCR_REG(base), ENET_ATCR_EN_SHIFT))</span></div><div class="line"><a name="l27241"></a><span class="lineno">27241</span>&#160;</div><div class="line"><a name="l27243"></a><span class="lineno">27243</span>&#160;<span class="preprocessor">#define ENET_WR_ATCR_EN(base, value) (ENET_RMW_ATCR(base, ENET_ATCR_EN_MASK, ENET_ATCR_EN(value)))</span></div><div class="line"><a name="l27244"></a><span class="lineno">27244</span>&#160;<span class="preprocessor">#define ENET_BWR_ATCR_EN(base, value) (BITBAND_ACCESS32(&amp;ENET_ATCR_REG(base), ENET_ATCR_EN_SHIFT) = (value))</span></div><div class="line"><a name="l27245"></a><span class="lineno">27245</span>&#160;</div><div class="line"><a name="l27259"></a><span class="lineno">27259</span>&#160;<span class="preprocessor">#define ENET_RD_ATCR_OFFEN(base) ((ENET_ATCR_REG(base) &amp; ENET_ATCR_OFFEN_MASK) &gt;&gt; ENET_ATCR_OFFEN_SHIFT)</span></div><div class="line"><a name="l27260"></a><span class="lineno">27260</span>&#160;<span class="preprocessor">#define ENET_BRD_ATCR_OFFEN(base) (BITBAND_ACCESS32(&amp;ENET_ATCR_REG(base), ENET_ATCR_OFFEN_SHIFT))</span></div><div class="line"><a name="l27261"></a><span class="lineno">27261</span>&#160;</div><div class="line"><a name="l27263"></a><span class="lineno">27263</span>&#160;<span class="preprocessor">#define ENET_WR_ATCR_OFFEN(base, value) (ENET_RMW_ATCR(base, ENET_ATCR_OFFEN_MASK, ENET_ATCR_OFFEN(value)))</span></div><div class="line"><a name="l27264"></a><span class="lineno">27264</span>&#160;<span class="preprocessor">#define ENET_BWR_ATCR_OFFEN(base, value) (BITBAND_ACCESS32(&amp;ENET_ATCR_REG(base), ENET_ATCR_OFFEN_SHIFT) = (value))</span></div><div class="line"><a name="l27265"></a><span class="lineno">27265</span>&#160;</div><div class="line"><a name="l27278"></a><span class="lineno">27278</span>&#160;<span class="preprocessor">#define ENET_RD_ATCR_OFFRST(base) ((ENET_ATCR_REG(base) &amp; ENET_ATCR_OFFRST_MASK) &gt;&gt; ENET_ATCR_OFFRST_SHIFT)</span></div><div class="line"><a name="l27279"></a><span class="lineno">27279</span>&#160;<span class="preprocessor">#define ENET_BRD_ATCR_OFFRST(base) (BITBAND_ACCESS32(&amp;ENET_ATCR_REG(base), ENET_ATCR_OFFRST_SHIFT))</span></div><div class="line"><a name="l27280"></a><span class="lineno">27280</span>&#160;</div><div class="line"><a name="l27282"></a><span class="lineno">27282</span>&#160;<span class="preprocessor">#define ENET_WR_ATCR_OFFRST(base, value) (ENET_RMW_ATCR(base, ENET_ATCR_OFFRST_MASK, ENET_ATCR_OFFRST(value)))</span></div><div class="line"><a name="l27283"></a><span class="lineno">27283</span>&#160;<span class="preprocessor">#define ENET_BWR_ATCR_OFFRST(base, value) (BITBAND_ACCESS32(&amp;ENET_ATCR_REG(base), ENET_ATCR_OFFRST_SHIFT) = (value))</span></div><div class="line"><a name="l27284"></a><span class="lineno">27284</span>&#160;</div><div class="line"><a name="l27299"></a><span class="lineno">27299</span>&#160;<span class="preprocessor">#define ENET_RD_ATCR_PEREN(base) ((ENET_ATCR_REG(base) &amp; ENET_ATCR_PEREN_MASK) &gt;&gt; ENET_ATCR_PEREN_SHIFT)</span></div><div class="line"><a name="l27300"></a><span class="lineno">27300</span>&#160;<span class="preprocessor">#define ENET_BRD_ATCR_PEREN(base) (BITBAND_ACCESS32(&amp;ENET_ATCR_REG(base), ENET_ATCR_PEREN_SHIFT))</span></div><div class="line"><a name="l27301"></a><span class="lineno">27301</span>&#160;</div><div class="line"><a name="l27303"></a><span class="lineno">27303</span>&#160;<span class="preprocessor">#define ENET_WR_ATCR_PEREN(base, value) (ENET_RMW_ATCR(base, ENET_ATCR_PEREN_MASK, ENET_ATCR_PEREN(value)))</span></div><div class="line"><a name="l27304"></a><span class="lineno">27304</span>&#160;<span class="preprocessor">#define ENET_BWR_ATCR_PEREN(base, value) (BITBAND_ACCESS32(&amp;ENET_ATCR_REG(base), ENET_ATCR_PEREN_SHIFT) = (value))</span></div><div class="line"><a name="l27305"></a><span class="lineno">27305</span>&#160;</div><div class="line"><a name="l27319"></a><span class="lineno">27319</span>&#160;<span class="preprocessor">#define ENET_RD_ATCR_PINPER(base) ((ENET_ATCR_REG(base) &amp; ENET_ATCR_PINPER_MASK) &gt;&gt; ENET_ATCR_PINPER_SHIFT)</span></div><div class="line"><a name="l27320"></a><span class="lineno">27320</span>&#160;<span class="preprocessor">#define ENET_BRD_ATCR_PINPER(base) (BITBAND_ACCESS32(&amp;ENET_ATCR_REG(base), ENET_ATCR_PINPER_SHIFT))</span></div><div class="line"><a name="l27321"></a><span class="lineno">27321</span>&#160;</div><div class="line"><a name="l27323"></a><span class="lineno">27323</span>&#160;<span class="preprocessor">#define ENET_WR_ATCR_PINPER(base, value) (ENET_RMW_ATCR(base, ENET_ATCR_PINPER_MASK, ENET_ATCR_PINPER(value)))</span></div><div class="line"><a name="l27324"></a><span class="lineno">27324</span>&#160;<span class="preprocessor">#define ENET_BWR_ATCR_PINPER(base, value) (BITBAND_ACCESS32(&amp;ENET_ATCR_REG(base), ENET_ATCR_PINPER_SHIFT) = (value))</span></div><div class="line"><a name="l27325"></a><span class="lineno">27325</span>&#160;</div><div class="line"><a name="l27336"></a><span class="lineno">27336</span>&#160;<span class="preprocessor">#define ENET_RD_ATCR_RESTART(base) ((ENET_ATCR_REG(base) &amp; ENET_ATCR_RESTART_MASK) &gt;&gt; ENET_ATCR_RESTART_SHIFT)</span></div><div class="line"><a name="l27337"></a><span class="lineno">27337</span>&#160;<span class="preprocessor">#define ENET_BRD_ATCR_RESTART(base) (BITBAND_ACCESS32(&amp;ENET_ATCR_REG(base), ENET_ATCR_RESTART_SHIFT))</span></div><div class="line"><a name="l27338"></a><span class="lineno">27338</span>&#160;</div><div class="line"><a name="l27340"></a><span class="lineno">27340</span>&#160;<span class="preprocessor">#define ENET_WR_ATCR_RESTART(base, value) (ENET_RMW_ATCR(base, ENET_ATCR_RESTART_MASK, ENET_ATCR_RESTART(value)))</span></div><div class="line"><a name="l27341"></a><span class="lineno">27341</span>&#160;<span class="preprocessor">#define ENET_BWR_ATCR_RESTART(base, value) (BITBAND_ACCESS32(&amp;ENET_ATCR_REG(base), ENET_ATCR_RESTART_SHIFT) = (value))</span></div><div class="line"><a name="l27342"></a><span class="lineno">27342</span>&#160;</div><div class="line"><a name="l27353"></a><span class="lineno">27353</span>&#160;<span class="preprocessor">#define ENET_RD_ATCR_CAPTURE(base) ((ENET_ATCR_REG(base) &amp; ENET_ATCR_CAPTURE_MASK) &gt;&gt; ENET_ATCR_CAPTURE_SHIFT)</span></div><div class="line"><a name="l27354"></a><span class="lineno">27354</span>&#160;<span class="preprocessor">#define ENET_BRD_ATCR_CAPTURE(base) (BITBAND_ACCESS32(&amp;ENET_ATCR_REG(base), ENET_ATCR_CAPTURE_SHIFT))</span></div><div class="line"><a name="l27355"></a><span class="lineno">27355</span>&#160;</div><div class="line"><a name="l27357"></a><span class="lineno">27357</span>&#160;<span class="preprocessor">#define ENET_WR_ATCR_CAPTURE(base, value) (ENET_RMW_ATCR(base, ENET_ATCR_CAPTURE_MASK, ENET_ATCR_CAPTURE(value)))</span></div><div class="line"><a name="l27358"></a><span class="lineno">27358</span>&#160;<span class="preprocessor">#define ENET_BWR_ATCR_CAPTURE(base, value) (BITBAND_ACCESS32(&amp;ENET_ATCR_REG(base), ENET_ATCR_CAPTURE_SHIFT) = (value))</span></div><div class="line"><a name="l27359"></a><span class="lineno">27359</span>&#160;</div><div class="line"><a name="l27373"></a><span class="lineno">27373</span>&#160;<span class="preprocessor">#define ENET_RD_ATCR_SLAVE(base) ((ENET_ATCR_REG(base) &amp; ENET_ATCR_SLAVE_MASK) &gt;&gt; ENET_ATCR_SLAVE_SHIFT)</span></div><div class="line"><a name="l27374"></a><span class="lineno">27374</span>&#160;<span class="preprocessor">#define ENET_BRD_ATCR_SLAVE(base) (BITBAND_ACCESS32(&amp;ENET_ATCR_REG(base), ENET_ATCR_SLAVE_SHIFT))</span></div><div class="line"><a name="l27375"></a><span class="lineno">27375</span>&#160;</div><div class="line"><a name="l27377"></a><span class="lineno">27377</span>&#160;<span class="preprocessor">#define ENET_WR_ATCR_SLAVE(base, value) (ENET_RMW_ATCR(base, ENET_ATCR_SLAVE_MASK, ENET_ATCR_SLAVE(value)))</span></div><div class="line"><a name="l27378"></a><span class="lineno">27378</span>&#160;<span class="preprocessor">#define ENET_BWR_ATCR_SLAVE(base, value) (BITBAND_ACCESS32(&amp;ENET_ATCR_REG(base), ENET_ATCR_SLAVE_SHIFT) = (value))</span></div><div class="line"><a name="l27379"></a><span class="lineno">27379</span>&#160;</div><div class="line"><a name="l27394"></a><span class="lineno">27394</span>&#160;<span class="preprocessor">#define ENET_RD_ATVR(base)       (ENET_ATVR_REG(base))</span></div><div class="line"><a name="l27395"></a><span class="lineno">27395</span>&#160;<span class="preprocessor">#define ENET_WR_ATVR(base, value) (ENET_ATVR_REG(base) = (value))</span></div><div class="line"><a name="l27396"></a><span class="lineno">27396</span>&#160;<span class="preprocessor">#define ENET_RMW_ATVR(base, mask, value) (ENET_WR_ATVR(base, (ENET_RD_ATVR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l27397"></a><span class="lineno">27397</span>&#160;<span class="preprocessor">#define ENET_SET_ATVR(base, value) (ENET_WR_ATVR(base, ENET_RD_ATVR(base) |  (value)))</span></div><div class="line"><a name="l27398"></a><span class="lineno">27398</span>&#160;<span class="preprocessor">#define ENET_CLR_ATVR(base, value) (ENET_WR_ATVR(base, ENET_RD_ATVR(base) &amp; ~(value)))</span></div><div class="line"><a name="l27399"></a><span class="lineno">27399</span>&#160;<span class="preprocessor">#define ENET_TOG_ATVR(base, value) (ENET_WR_ATVR(base, ENET_RD_ATVR(base) ^  (value)))</span></div><div class="line"><a name="l27400"></a><span class="lineno">27400</span>&#160;</div><div class="line"><a name="l27415"></a><span class="lineno">27415</span>&#160;<span class="preprocessor">#define ENET_RD_ATOFF(base)      (ENET_ATOFF_REG(base))</span></div><div class="line"><a name="l27416"></a><span class="lineno">27416</span>&#160;<span class="preprocessor">#define ENET_WR_ATOFF(base, value) (ENET_ATOFF_REG(base) = (value))</span></div><div class="line"><a name="l27417"></a><span class="lineno">27417</span>&#160;<span class="preprocessor">#define ENET_RMW_ATOFF(base, mask, value) (ENET_WR_ATOFF(base, (ENET_RD_ATOFF(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l27418"></a><span class="lineno">27418</span>&#160;<span class="preprocessor">#define ENET_SET_ATOFF(base, value) (ENET_WR_ATOFF(base, ENET_RD_ATOFF(base) |  (value)))</span></div><div class="line"><a name="l27419"></a><span class="lineno">27419</span>&#160;<span class="preprocessor">#define ENET_CLR_ATOFF(base, value) (ENET_WR_ATOFF(base, ENET_RD_ATOFF(base) &amp; ~(value)))</span></div><div class="line"><a name="l27420"></a><span class="lineno">27420</span>&#160;<span class="preprocessor">#define ENET_TOG_ATOFF(base, value) (ENET_WR_ATOFF(base, ENET_RD_ATOFF(base) ^  (value)))</span></div><div class="line"><a name="l27421"></a><span class="lineno">27421</span>&#160;</div><div class="line"><a name="l27436"></a><span class="lineno">27436</span>&#160;<span class="preprocessor">#define ENET_RD_ATPER(base)      (ENET_ATPER_REG(base))</span></div><div class="line"><a name="l27437"></a><span class="lineno">27437</span>&#160;<span class="preprocessor">#define ENET_WR_ATPER(base, value) (ENET_ATPER_REG(base) = (value))</span></div><div class="line"><a name="l27438"></a><span class="lineno">27438</span>&#160;<span class="preprocessor">#define ENET_RMW_ATPER(base, mask, value) (ENET_WR_ATPER(base, (ENET_RD_ATPER(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l27439"></a><span class="lineno">27439</span>&#160;<span class="preprocessor">#define ENET_SET_ATPER(base, value) (ENET_WR_ATPER(base, ENET_RD_ATPER(base) |  (value)))</span></div><div class="line"><a name="l27440"></a><span class="lineno">27440</span>&#160;<span class="preprocessor">#define ENET_CLR_ATPER(base, value) (ENET_WR_ATPER(base, ENET_RD_ATPER(base) &amp; ~(value)))</span></div><div class="line"><a name="l27441"></a><span class="lineno">27441</span>&#160;<span class="preprocessor">#define ENET_TOG_ATPER(base, value) (ENET_WR_ATPER(base, ENET_RD_ATPER(base) ^  (value)))</span></div><div class="line"><a name="l27442"></a><span class="lineno">27442</span>&#160;</div><div class="line"><a name="l27457"></a><span class="lineno">27457</span>&#160;<span class="preprocessor">#define ENET_RD_ATCOR(base)      (ENET_ATCOR_REG(base))</span></div><div class="line"><a name="l27458"></a><span class="lineno">27458</span>&#160;<span class="preprocessor">#define ENET_WR_ATCOR(base, value) (ENET_ATCOR_REG(base) = (value))</span></div><div class="line"><a name="l27459"></a><span class="lineno">27459</span>&#160;<span class="preprocessor">#define ENET_RMW_ATCOR(base, mask, value) (ENET_WR_ATCOR(base, (ENET_RD_ATCOR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l27460"></a><span class="lineno">27460</span>&#160;<span class="preprocessor">#define ENET_SET_ATCOR(base, value) (ENET_WR_ATCOR(base, ENET_RD_ATCOR(base) |  (value)))</span></div><div class="line"><a name="l27461"></a><span class="lineno">27461</span>&#160;<span class="preprocessor">#define ENET_CLR_ATCOR(base, value) (ENET_WR_ATCOR(base, ENET_RD_ATCOR(base) &amp; ~(value)))</span></div><div class="line"><a name="l27462"></a><span class="lineno">27462</span>&#160;<span class="preprocessor">#define ENET_TOG_ATCOR(base, value) (ENET_WR_ATCOR(base, ENET_RD_ATCOR(base) ^  (value)))</span></div><div class="line"><a name="l27463"></a><span class="lineno">27463</span>&#160;</div><div class="line"><a name="l27465"></a><span class="lineno">27465</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l27466"></a><span class="lineno">27466</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_ATCOR bitfields</span></div><div class="line"><a name="l27467"></a><span class="lineno">27467</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l27468"></a><span class="lineno">27468</span>&#160;</div><div class="line"><a name="l27480"></a><span class="lineno">27480</span>&#160;<span class="preprocessor">#define ENET_RD_ATCOR_COR(base) ((ENET_ATCOR_REG(base) &amp; ENET_ATCOR_COR_MASK) &gt;&gt; ENET_ATCOR_COR_SHIFT)</span></div><div class="line"><a name="l27481"></a><span class="lineno">27481</span>&#160;<span class="preprocessor">#define ENET_BRD_ATCOR_COR(base) (ENET_RD_ATCOR_COR(base))</span></div><div class="line"><a name="l27482"></a><span class="lineno">27482</span>&#160;</div><div class="line"><a name="l27484"></a><span class="lineno">27484</span>&#160;<span class="preprocessor">#define ENET_WR_ATCOR_COR(base, value) (ENET_RMW_ATCOR(base, ENET_ATCOR_COR_MASK, ENET_ATCOR_COR(value)))</span></div><div class="line"><a name="l27485"></a><span class="lineno">27485</span>&#160;<span class="preprocessor">#define ENET_BWR_ATCOR_COR(base, value) (ENET_WR_ATCOR_COR(base, value))</span></div><div class="line"><a name="l27486"></a><span class="lineno">27486</span>&#160;</div><div class="line"><a name="l27501"></a><span class="lineno">27501</span>&#160;<span class="preprocessor">#define ENET_RD_ATINC(base)      (ENET_ATINC_REG(base))</span></div><div class="line"><a name="l27502"></a><span class="lineno">27502</span>&#160;<span class="preprocessor">#define ENET_WR_ATINC(base, value) (ENET_ATINC_REG(base) = (value))</span></div><div class="line"><a name="l27503"></a><span class="lineno">27503</span>&#160;<span class="preprocessor">#define ENET_RMW_ATINC(base, mask, value) (ENET_WR_ATINC(base, (ENET_RD_ATINC(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l27504"></a><span class="lineno">27504</span>&#160;<span class="preprocessor">#define ENET_SET_ATINC(base, value) (ENET_WR_ATINC(base, ENET_RD_ATINC(base) |  (value)))</span></div><div class="line"><a name="l27505"></a><span class="lineno">27505</span>&#160;<span class="preprocessor">#define ENET_CLR_ATINC(base, value) (ENET_WR_ATINC(base, ENET_RD_ATINC(base) &amp; ~(value)))</span></div><div class="line"><a name="l27506"></a><span class="lineno">27506</span>&#160;<span class="preprocessor">#define ENET_TOG_ATINC(base, value) (ENET_WR_ATINC(base, ENET_RD_ATINC(base) ^  (value)))</span></div><div class="line"><a name="l27507"></a><span class="lineno">27507</span>&#160;</div><div class="line"><a name="l27509"></a><span class="lineno">27509</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l27510"></a><span class="lineno">27510</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_ATINC bitfields</span></div><div class="line"><a name="l27511"></a><span class="lineno">27511</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l27512"></a><span class="lineno">27512</span>&#160;</div><div class="line"><a name="l27522"></a><span class="lineno">27522</span>&#160;<span class="preprocessor">#define ENET_RD_ATINC_INC(base) ((ENET_ATINC_REG(base) &amp; ENET_ATINC_INC_MASK) &gt;&gt; ENET_ATINC_INC_SHIFT)</span></div><div class="line"><a name="l27523"></a><span class="lineno">27523</span>&#160;<span class="preprocessor">#define ENET_BRD_ATINC_INC(base) (ENET_RD_ATINC_INC(base))</span></div><div class="line"><a name="l27524"></a><span class="lineno">27524</span>&#160;</div><div class="line"><a name="l27526"></a><span class="lineno">27526</span>&#160;<span class="preprocessor">#define ENET_WR_ATINC_INC(base, value) (ENET_RMW_ATINC(base, ENET_ATINC_INC_MASK, ENET_ATINC_INC(value)))</span></div><div class="line"><a name="l27527"></a><span class="lineno">27527</span>&#160;<span class="preprocessor">#define ENET_BWR_ATINC_INC(base, value) (ENET_WR_ATINC_INC(base, value))</span></div><div class="line"><a name="l27528"></a><span class="lineno">27528</span>&#160;</div><div class="line"><a name="l27539"></a><span class="lineno">27539</span>&#160;<span class="preprocessor">#define ENET_RD_ATINC_INC_CORR(base) ((ENET_ATINC_REG(base) &amp; ENET_ATINC_INC_CORR_MASK) &gt;&gt; ENET_ATINC_INC_CORR_SHIFT)</span></div><div class="line"><a name="l27540"></a><span class="lineno">27540</span>&#160;<span class="preprocessor">#define ENET_BRD_ATINC_INC_CORR(base) (ENET_RD_ATINC_INC_CORR(base))</span></div><div class="line"><a name="l27541"></a><span class="lineno">27541</span>&#160;</div><div class="line"><a name="l27543"></a><span class="lineno">27543</span>&#160;<span class="preprocessor">#define ENET_WR_ATINC_INC_CORR(base, value) (ENET_RMW_ATINC(base, ENET_ATINC_INC_CORR_MASK, ENET_ATINC_INC_CORR(value)))</span></div><div class="line"><a name="l27544"></a><span class="lineno">27544</span>&#160;<span class="preprocessor">#define ENET_BWR_ATINC_INC_CORR(base, value) (ENET_WR_ATINC_INC_CORR(base, value))</span></div><div class="line"><a name="l27545"></a><span class="lineno">27545</span>&#160;</div><div class="line"><a name="l27560"></a><span class="lineno">27560</span>&#160;<span class="preprocessor">#define ENET_RD_ATSTMP(base)     (ENET_ATSTMP_REG(base))</span></div><div class="line"><a name="l27561"></a><span class="lineno">27561</span>&#160;</div><div class="line"><a name="l27576"></a><span class="lineno">27576</span>&#160;<span class="preprocessor">#define ENET_RD_TGSR(base)       (ENET_TGSR_REG(base))</span></div><div class="line"><a name="l27577"></a><span class="lineno">27577</span>&#160;<span class="preprocessor">#define ENET_WR_TGSR(base, value) (ENET_TGSR_REG(base) = (value))</span></div><div class="line"><a name="l27578"></a><span class="lineno">27578</span>&#160;<span class="preprocessor">#define ENET_RMW_TGSR(base, mask, value) (ENET_WR_TGSR(base, (ENET_RD_TGSR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l27579"></a><span class="lineno">27579</span>&#160;<span class="preprocessor">#define ENET_SET_TGSR(base, value) (ENET_WR_TGSR(base, ENET_RD_TGSR(base) |  (value)))</span></div><div class="line"><a name="l27580"></a><span class="lineno">27580</span>&#160;<span class="preprocessor">#define ENET_CLR_TGSR(base, value) (ENET_WR_TGSR(base, ENET_RD_TGSR(base) &amp; ~(value)))</span></div><div class="line"><a name="l27581"></a><span class="lineno">27581</span>&#160;<span class="preprocessor">#define ENET_TOG_TGSR(base, value) (ENET_WR_TGSR(base, ENET_RD_TGSR(base) ^  (value)))</span></div><div class="line"><a name="l27582"></a><span class="lineno">27582</span>&#160;</div><div class="line"><a name="l27584"></a><span class="lineno">27584</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l27585"></a><span class="lineno">27585</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_TGSR bitfields</span></div><div class="line"><a name="l27586"></a><span class="lineno">27586</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l27587"></a><span class="lineno">27587</span>&#160;</div><div class="line"><a name="l27597"></a><span class="lineno">27597</span>&#160;<span class="preprocessor">#define ENET_RD_TGSR_TF0(base) ((ENET_TGSR_REG(base) &amp; ENET_TGSR_TF0_MASK) &gt;&gt; ENET_TGSR_TF0_SHIFT)</span></div><div class="line"><a name="l27598"></a><span class="lineno">27598</span>&#160;<span class="preprocessor">#define ENET_BRD_TGSR_TF0(base) (BITBAND_ACCESS32(&amp;ENET_TGSR_REG(base), ENET_TGSR_TF0_SHIFT))</span></div><div class="line"><a name="l27599"></a><span class="lineno">27599</span>&#160;</div><div class="line"><a name="l27601"></a><span class="lineno">27601</span>&#160;<span class="preprocessor">#define ENET_WR_TGSR_TF0(base, value) (ENET_RMW_TGSR(base, (ENET_TGSR_TF0_MASK | ENET_TGSR_TF1_MASK | ENET_TGSR_TF2_MASK | ENET_TGSR_TF3_MASK), ENET_TGSR_TF0(value)))</span></div><div class="line"><a name="l27602"></a><span class="lineno">27602</span>&#160;<span class="preprocessor">#define ENET_BWR_TGSR_TF0(base, value) (BITBAND_ACCESS32(&amp;ENET_TGSR_REG(base), ENET_TGSR_TF0_SHIFT) = (value))</span></div><div class="line"><a name="l27603"></a><span class="lineno">27603</span>&#160;</div><div class="line"><a name="l27614"></a><span class="lineno">27614</span>&#160;<span class="preprocessor">#define ENET_RD_TGSR_TF1(base) ((ENET_TGSR_REG(base) &amp; ENET_TGSR_TF1_MASK) &gt;&gt; ENET_TGSR_TF1_SHIFT)</span></div><div class="line"><a name="l27615"></a><span class="lineno">27615</span>&#160;<span class="preprocessor">#define ENET_BRD_TGSR_TF1(base) (BITBAND_ACCESS32(&amp;ENET_TGSR_REG(base), ENET_TGSR_TF1_SHIFT))</span></div><div class="line"><a name="l27616"></a><span class="lineno">27616</span>&#160;</div><div class="line"><a name="l27618"></a><span class="lineno">27618</span>&#160;<span class="preprocessor">#define ENET_WR_TGSR_TF1(base, value) (ENET_RMW_TGSR(base, (ENET_TGSR_TF1_MASK | ENET_TGSR_TF0_MASK | ENET_TGSR_TF2_MASK | ENET_TGSR_TF3_MASK), ENET_TGSR_TF1(value)))</span></div><div class="line"><a name="l27619"></a><span class="lineno">27619</span>&#160;<span class="preprocessor">#define ENET_BWR_TGSR_TF1(base, value) (BITBAND_ACCESS32(&amp;ENET_TGSR_REG(base), ENET_TGSR_TF1_SHIFT) = (value))</span></div><div class="line"><a name="l27620"></a><span class="lineno">27620</span>&#160;</div><div class="line"><a name="l27631"></a><span class="lineno">27631</span>&#160;<span class="preprocessor">#define ENET_RD_TGSR_TF2(base) ((ENET_TGSR_REG(base) &amp; ENET_TGSR_TF2_MASK) &gt;&gt; ENET_TGSR_TF2_SHIFT)</span></div><div class="line"><a name="l27632"></a><span class="lineno">27632</span>&#160;<span class="preprocessor">#define ENET_BRD_TGSR_TF2(base) (BITBAND_ACCESS32(&amp;ENET_TGSR_REG(base), ENET_TGSR_TF2_SHIFT))</span></div><div class="line"><a name="l27633"></a><span class="lineno">27633</span>&#160;</div><div class="line"><a name="l27635"></a><span class="lineno">27635</span>&#160;<span class="preprocessor">#define ENET_WR_TGSR_TF2(base, value) (ENET_RMW_TGSR(base, (ENET_TGSR_TF2_MASK | ENET_TGSR_TF0_MASK | ENET_TGSR_TF1_MASK | ENET_TGSR_TF3_MASK), ENET_TGSR_TF2(value)))</span></div><div class="line"><a name="l27636"></a><span class="lineno">27636</span>&#160;<span class="preprocessor">#define ENET_BWR_TGSR_TF2(base, value) (BITBAND_ACCESS32(&amp;ENET_TGSR_REG(base), ENET_TGSR_TF2_SHIFT) = (value))</span></div><div class="line"><a name="l27637"></a><span class="lineno">27637</span>&#160;</div><div class="line"><a name="l27648"></a><span class="lineno">27648</span>&#160;<span class="preprocessor">#define ENET_RD_TGSR_TF3(base) ((ENET_TGSR_REG(base) &amp; ENET_TGSR_TF3_MASK) &gt;&gt; ENET_TGSR_TF3_SHIFT)</span></div><div class="line"><a name="l27649"></a><span class="lineno">27649</span>&#160;<span class="preprocessor">#define ENET_BRD_TGSR_TF3(base) (BITBAND_ACCESS32(&amp;ENET_TGSR_REG(base), ENET_TGSR_TF3_SHIFT))</span></div><div class="line"><a name="l27650"></a><span class="lineno">27650</span>&#160;</div><div class="line"><a name="l27652"></a><span class="lineno">27652</span>&#160;<span class="preprocessor">#define ENET_WR_TGSR_TF3(base, value) (ENET_RMW_TGSR(base, (ENET_TGSR_TF3_MASK | ENET_TGSR_TF0_MASK | ENET_TGSR_TF1_MASK | ENET_TGSR_TF2_MASK), ENET_TGSR_TF3(value)))</span></div><div class="line"><a name="l27653"></a><span class="lineno">27653</span>&#160;<span class="preprocessor">#define ENET_BWR_TGSR_TF3(base, value) (BITBAND_ACCESS32(&amp;ENET_TGSR_REG(base), ENET_TGSR_TF3_SHIFT) = (value))</span></div><div class="line"><a name="l27654"></a><span class="lineno">27654</span>&#160;</div><div class="line"><a name="l27669"></a><span class="lineno">27669</span>&#160;<span class="preprocessor">#define ENET_RD_TCSR(base, index) (ENET_TCSR_REG(base, index))</span></div><div class="line"><a name="l27670"></a><span class="lineno">27670</span>&#160;<span class="preprocessor">#define ENET_WR_TCSR(base, index, value) (ENET_TCSR_REG(base, index) = (value))</span></div><div class="line"><a name="l27671"></a><span class="lineno">27671</span>&#160;<span class="preprocessor">#define ENET_RMW_TCSR(base, index, mask, value) (ENET_WR_TCSR(base, index, (ENET_RD_TCSR(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l27672"></a><span class="lineno">27672</span>&#160;<span class="preprocessor">#define ENET_SET_TCSR(base, index, value) (ENET_WR_TCSR(base, index, ENET_RD_TCSR(base, index) |  (value)))</span></div><div class="line"><a name="l27673"></a><span class="lineno">27673</span>&#160;<span class="preprocessor">#define ENET_CLR_TCSR(base, index, value) (ENET_WR_TCSR(base, index, ENET_RD_TCSR(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l27674"></a><span class="lineno">27674</span>&#160;<span class="preprocessor">#define ENET_TOG_TCSR(base, index, value) (ENET_WR_TCSR(base, index, ENET_RD_TCSR(base, index) ^  (value)))</span></div><div class="line"><a name="l27675"></a><span class="lineno">27675</span>&#160;</div><div class="line"><a name="l27677"></a><span class="lineno">27677</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l27678"></a><span class="lineno">27678</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_TCSR bitfields</span></div><div class="line"><a name="l27679"></a><span class="lineno">27679</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l27680"></a><span class="lineno">27680</span>&#160;</div><div class="line"><a name="l27690"></a><span class="lineno">27690</span>&#160;<span class="preprocessor">#define ENET_RD_TCSR_TDRE(base, index) ((ENET_TCSR_REG(base, index) &amp; ENET_TCSR_TDRE_MASK) &gt;&gt; ENET_TCSR_TDRE_SHIFT)</span></div><div class="line"><a name="l27691"></a><span class="lineno">27691</span>&#160;<span class="preprocessor">#define ENET_BRD_TCSR_TDRE(base, index) (BITBAND_ACCESS32(&amp;ENET_TCSR_REG(base, index), ENET_TCSR_TDRE_SHIFT))</span></div><div class="line"><a name="l27692"></a><span class="lineno">27692</span>&#160;</div><div class="line"><a name="l27694"></a><span class="lineno">27694</span>&#160;<span class="preprocessor">#define ENET_WR_TCSR_TDRE(base, index, value) (ENET_RMW_TCSR(base, index, (ENET_TCSR_TDRE_MASK | ENET_TCSR_TF_MASK), ENET_TCSR_TDRE(value)))</span></div><div class="line"><a name="l27695"></a><span class="lineno">27695</span>&#160;<span class="preprocessor">#define ENET_BWR_TCSR_TDRE(base, index, value) (BITBAND_ACCESS32(&amp;ENET_TCSR_REG(base, index), ENET_TCSR_TDRE_SHIFT) = (value))</span></div><div class="line"><a name="l27696"></a><span class="lineno">27696</span>&#160;</div><div class="line"><a name="l27731"></a><span class="lineno">27731</span>&#160;<span class="preprocessor">#define ENET_RD_TCSR_TMODE(base, index) ((ENET_TCSR_REG(base, index) &amp; ENET_TCSR_TMODE_MASK) &gt;&gt; ENET_TCSR_TMODE_SHIFT)</span></div><div class="line"><a name="l27732"></a><span class="lineno">27732</span>&#160;<span class="preprocessor">#define ENET_BRD_TCSR_TMODE(base, index) (ENET_RD_TCSR_TMODE(base, index))</span></div><div class="line"><a name="l27733"></a><span class="lineno">27733</span>&#160;</div><div class="line"><a name="l27735"></a><span class="lineno">27735</span>&#160;<span class="preprocessor">#define ENET_WR_TCSR_TMODE(base, index, value) (ENET_RMW_TCSR(base, index, (ENET_TCSR_TMODE_MASK | ENET_TCSR_TF_MASK), ENET_TCSR_TMODE(value)))</span></div><div class="line"><a name="l27736"></a><span class="lineno">27736</span>&#160;<span class="preprocessor">#define ENET_BWR_TCSR_TMODE(base, index, value) (ENET_WR_TCSR_TMODE(base, index, value))</span></div><div class="line"><a name="l27737"></a><span class="lineno">27737</span>&#160;</div><div class="line"><a name="l27748"></a><span class="lineno">27748</span>&#160;<span class="preprocessor">#define ENET_RD_TCSR_TIE(base, index) ((ENET_TCSR_REG(base, index) &amp; ENET_TCSR_TIE_MASK) &gt;&gt; ENET_TCSR_TIE_SHIFT)</span></div><div class="line"><a name="l27749"></a><span class="lineno">27749</span>&#160;<span class="preprocessor">#define ENET_BRD_TCSR_TIE(base, index) (BITBAND_ACCESS32(&amp;ENET_TCSR_REG(base, index), ENET_TCSR_TIE_SHIFT))</span></div><div class="line"><a name="l27750"></a><span class="lineno">27750</span>&#160;</div><div class="line"><a name="l27752"></a><span class="lineno">27752</span>&#160;<span class="preprocessor">#define ENET_WR_TCSR_TIE(base, index, value) (ENET_RMW_TCSR(base, index, (ENET_TCSR_TIE_MASK | ENET_TCSR_TF_MASK), ENET_TCSR_TIE(value)))</span></div><div class="line"><a name="l27753"></a><span class="lineno">27753</span>&#160;<span class="preprocessor">#define ENET_BWR_TCSR_TIE(base, index, value) (BITBAND_ACCESS32(&amp;ENET_TCSR_REG(base, index), ENET_TCSR_TIE_SHIFT) = (value))</span></div><div class="line"><a name="l27754"></a><span class="lineno">27754</span>&#160;</div><div class="line"><a name="l27769"></a><span class="lineno">27769</span>&#160;<span class="preprocessor">#define ENET_RD_TCSR_TF(base, index) ((ENET_TCSR_REG(base, index) &amp; ENET_TCSR_TF_MASK) &gt;&gt; ENET_TCSR_TF_SHIFT)</span></div><div class="line"><a name="l27770"></a><span class="lineno">27770</span>&#160;<span class="preprocessor">#define ENET_BRD_TCSR_TF(base, index) (BITBAND_ACCESS32(&amp;ENET_TCSR_REG(base, index), ENET_TCSR_TF_SHIFT))</span></div><div class="line"><a name="l27771"></a><span class="lineno">27771</span>&#160;</div><div class="line"><a name="l27773"></a><span class="lineno">27773</span>&#160;<span class="preprocessor">#define ENET_WR_TCSR_TF(base, index, value) (ENET_RMW_TCSR(base, index, ENET_TCSR_TF_MASK, ENET_TCSR_TF(value)))</span></div><div class="line"><a name="l27774"></a><span class="lineno">27774</span>&#160;<span class="preprocessor">#define ENET_BWR_TCSR_TF(base, index, value) (BITBAND_ACCESS32(&amp;ENET_TCSR_REG(base, index), ENET_TCSR_TF_SHIFT) = (value))</span></div><div class="line"><a name="l27775"></a><span class="lineno">27775</span>&#160;</div><div class="line"><a name="l27790"></a><span class="lineno">27790</span>&#160;<span class="preprocessor">#define ENET_RD_TCCR(base, index) (ENET_TCCR_REG(base, index))</span></div><div class="line"><a name="l27791"></a><span class="lineno">27791</span>&#160;<span class="preprocessor">#define ENET_WR_TCCR(base, index, value) (ENET_TCCR_REG(base, index) = (value))</span></div><div class="line"><a name="l27792"></a><span class="lineno">27792</span>&#160;<span class="preprocessor">#define ENET_RMW_TCCR(base, index, mask, value) (ENET_WR_TCCR(base, index, (ENET_RD_TCCR(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l27793"></a><span class="lineno">27793</span>&#160;<span class="preprocessor">#define ENET_SET_TCCR(base, index, value) (ENET_WR_TCCR(base, index, ENET_RD_TCCR(base, index) |  (value)))</span></div><div class="line"><a name="l27794"></a><span class="lineno">27794</span>&#160;<span class="preprocessor">#define ENET_CLR_TCCR(base, index, value) (ENET_WR_TCCR(base, index, ENET_RD_TCCR(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l27795"></a><span class="lineno">27795</span>&#160;<span class="preprocessor">#define ENET_TOG_TCCR(base, index, value) (ENET_WR_TCCR(base, index, ENET_RD_TCCR(base, index) ^  (value)))</span></div><div class="line"><a name="l27796"></a><span class="lineno">27796</span>&#160;</div><div class="line"><a name="l27798"></a><span class="lineno">27798</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l27799"></a><span class="lineno">27799</span>&#160;<span class="comment"> * MK64F12 EWM</span></div><div class="line"><a name="l27800"></a><span class="lineno">27800</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l27801"></a><span class="lineno">27801</span>&#160;<span class="comment"> * External Watchdog Monitor</span></div><div class="line"><a name="l27802"></a><span class="lineno">27802</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l27803"></a><span class="lineno">27803</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l27804"></a><span class="lineno">27804</span>&#160;<span class="comment"> * - EWM_CTRL - Control Register</span></div><div class="line"><a name="l27805"></a><span class="lineno">27805</span>&#160;<span class="comment"> * - EWM_SERV - Service Register</span></div><div class="line"><a name="l27806"></a><span class="lineno">27806</span>&#160;<span class="comment"> * - EWM_CMPL - Compare Low Register</span></div><div class="line"><a name="l27807"></a><span class="lineno">27807</span>&#160;<span class="comment"> * - EWM_CMPH - Compare High Register</span></div><div class="line"><a name="l27808"></a><span class="lineno">27808</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l27809"></a><span class="lineno">27809</span>&#160;</div><div class="line"><a name="l27810"></a><span class="lineno">27810</span>&#160;<span class="preprocessor">#define EWM_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l27811"></a><span class="lineno">27811</span>&#160;<span class="preprocessor">#define EWM_IDX (0U) </span></div><div class="line"><a name="l27830"></a><span class="lineno">27830</span>&#160;<span class="preprocessor">#define EWM_RD_CTRL(base)        (EWM_CTRL_REG(base))</span></div><div class="line"><a name="l27831"></a><span class="lineno">27831</span>&#160;<span class="preprocessor">#define EWM_WR_CTRL(base, value) (EWM_CTRL_REG(base) = (value))</span></div><div class="line"><a name="l27832"></a><span class="lineno">27832</span>&#160;<span class="preprocessor">#define EWM_RMW_CTRL(base, mask, value) (EWM_WR_CTRL(base, (EWM_RD_CTRL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l27833"></a><span class="lineno">27833</span>&#160;<span class="preprocessor">#define EWM_SET_CTRL(base, value) (EWM_WR_CTRL(base, EWM_RD_CTRL(base) |  (value)))</span></div><div class="line"><a name="l27834"></a><span class="lineno">27834</span>&#160;<span class="preprocessor">#define EWM_CLR_CTRL(base, value) (EWM_WR_CTRL(base, EWM_RD_CTRL(base) &amp; ~(value)))</span></div><div class="line"><a name="l27835"></a><span class="lineno">27835</span>&#160;<span class="preprocessor">#define EWM_TOG_CTRL(base, value) (EWM_WR_CTRL(base, EWM_RD_CTRL(base) ^  (value)))</span></div><div class="line"><a name="l27836"></a><span class="lineno">27836</span>&#160;</div><div class="line"><a name="l27838"></a><span class="lineno">27838</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l27839"></a><span class="lineno">27839</span>&#160;<span class="comment"> * Constants &amp; macros for individual EWM_CTRL bitfields</span></div><div class="line"><a name="l27840"></a><span class="lineno">27840</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l27841"></a><span class="lineno">27841</span>&#160;</div><div class="line"><a name="l27852"></a><span class="lineno">27852</span>&#160;<span class="preprocessor">#define EWM_RD_CTRL_EWMEN(base) ((EWM_CTRL_REG(base) &amp; EWM_CTRL_EWMEN_MASK) &gt;&gt; EWM_CTRL_EWMEN_SHIFT)</span></div><div class="line"><a name="l27853"></a><span class="lineno">27853</span>&#160;<span class="preprocessor">#define EWM_BRD_CTRL_EWMEN(base) (BITBAND_ACCESS8(&amp;EWM_CTRL_REG(base), EWM_CTRL_EWMEN_SHIFT))</span></div><div class="line"><a name="l27854"></a><span class="lineno">27854</span>&#160;</div><div class="line"><a name="l27856"></a><span class="lineno">27856</span>&#160;<span class="preprocessor">#define EWM_WR_CTRL_EWMEN(base, value) (EWM_RMW_CTRL(base, EWM_CTRL_EWMEN_MASK, EWM_CTRL_EWMEN(value)))</span></div><div class="line"><a name="l27857"></a><span class="lineno">27857</span>&#160;<span class="preprocessor">#define EWM_BWR_CTRL_EWMEN(base, value) (BITBAND_ACCESS8(&amp;EWM_CTRL_REG(base), EWM_CTRL_EWMEN_SHIFT) = (value))</span></div><div class="line"><a name="l27858"></a><span class="lineno">27858</span>&#160;</div><div class="line"><a name="l27868"></a><span class="lineno">27868</span>&#160;<span class="preprocessor">#define EWM_RD_CTRL_ASSIN(base) ((EWM_CTRL_REG(base) &amp; EWM_CTRL_ASSIN_MASK) &gt;&gt; EWM_CTRL_ASSIN_SHIFT)</span></div><div class="line"><a name="l27869"></a><span class="lineno">27869</span>&#160;<span class="preprocessor">#define EWM_BRD_CTRL_ASSIN(base) (BITBAND_ACCESS8(&amp;EWM_CTRL_REG(base), EWM_CTRL_ASSIN_SHIFT))</span></div><div class="line"><a name="l27870"></a><span class="lineno">27870</span>&#160;</div><div class="line"><a name="l27872"></a><span class="lineno">27872</span>&#160;<span class="preprocessor">#define EWM_WR_CTRL_ASSIN(base, value) (EWM_RMW_CTRL(base, EWM_CTRL_ASSIN_MASK, EWM_CTRL_ASSIN(value)))</span></div><div class="line"><a name="l27873"></a><span class="lineno">27873</span>&#160;<span class="preprocessor">#define EWM_BWR_CTRL_ASSIN(base, value) (BITBAND_ACCESS8(&amp;EWM_CTRL_REG(base), EWM_CTRL_ASSIN_SHIFT) = (value))</span></div><div class="line"><a name="l27874"></a><span class="lineno">27874</span>&#160;</div><div class="line"><a name="l27883"></a><span class="lineno">27883</span>&#160;<span class="preprocessor">#define EWM_RD_CTRL_INEN(base) ((EWM_CTRL_REG(base) &amp; EWM_CTRL_INEN_MASK) &gt;&gt; EWM_CTRL_INEN_SHIFT)</span></div><div class="line"><a name="l27884"></a><span class="lineno">27884</span>&#160;<span class="preprocessor">#define EWM_BRD_CTRL_INEN(base) (BITBAND_ACCESS8(&amp;EWM_CTRL_REG(base), EWM_CTRL_INEN_SHIFT))</span></div><div class="line"><a name="l27885"></a><span class="lineno">27885</span>&#160;</div><div class="line"><a name="l27887"></a><span class="lineno">27887</span>&#160;<span class="preprocessor">#define EWM_WR_CTRL_INEN(base, value) (EWM_RMW_CTRL(base, EWM_CTRL_INEN_MASK, EWM_CTRL_INEN(value)))</span></div><div class="line"><a name="l27888"></a><span class="lineno">27888</span>&#160;<span class="preprocessor">#define EWM_BWR_CTRL_INEN(base, value) (BITBAND_ACCESS8(&amp;EWM_CTRL_REG(base), EWM_CTRL_INEN_SHIFT) = (value))</span></div><div class="line"><a name="l27889"></a><span class="lineno">27889</span>&#160;</div><div class="line"><a name="l27899"></a><span class="lineno">27899</span>&#160;<span class="preprocessor">#define EWM_RD_CTRL_INTEN(base) ((EWM_CTRL_REG(base) &amp; EWM_CTRL_INTEN_MASK) &gt;&gt; EWM_CTRL_INTEN_SHIFT)</span></div><div class="line"><a name="l27900"></a><span class="lineno">27900</span>&#160;<span class="preprocessor">#define EWM_BRD_CTRL_INTEN(base) (BITBAND_ACCESS8(&amp;EWM_CTRL_REG(base), EWM_CTRL_INTEN_SHIFT))</span></div><div class="line"><a name="l27901"></a><span class="lineno">27901</span>&#160;</div><div class="line"><a name="l27903"></a><span class="lineno">27903</span>&#160;<span class="preprocessor">#define EWM_WR_CTRL_INTEN(base, value) (EWM_RMW_CTRL(base, EWM_CTRL_INTEN_MASK, EWM_CTRL_INTEN(value)))</span></div><div class="line"><a name="l27904"></a><span class="lineno">27904</span>&#160;<span class="preprocessor">#define EWM_BWR_CTRL_INTEN(base, value) (BITBAND_ACCESS8(&amp;EWM_CTRL_REG(base), EWM_CTRL_INTEN_SHIFT) = (value))</span></div><div class="line"><a name="l27905"></a><span class="lineno">27905</span>&#160;</div><div class="line"><a name="l27923"></a><span class="lineno">27923</span>&#160;<span class="preprocessor">#define EWM_RD_SERV(base)        (EWM_SERV_REG(base))</span></div><div class="line"><a name="l27924"></a><span class="lineno">27924</span>&#160;<span class="preprocessor">#define EWM_WR_SERV(base, value) (EWM_SERV_REG(base) = (value))</span></div><div class="line"><a name="l27925"></a><span class="lineno">27925</span>&#160;<span class="preprocessor">#define EWM_RMW_SERV(base, mask, value) (EWM_WR_SERV(base, (EWM_RD_SERV(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l27926"></a><span class="lineno">27926</span>&#160;</div><div class="line"><a name="l27946"></a><span class="lineno">27946</span>&#160;<span class="preprocessor">#define EWM_RD_CMPL(base)        (EWM_CMPL_REG(base))</span></div><div class="line"><a name="l27947"></a><span class="lineno">27947</span>&#160;<span class="preprocessor">#define EWM_WR_CMPL(base, value) (EWM_CMPL_REG(base) = (value))</span></div><div class="line"><a name="l27948"></a><span class="lineno">27948</span>&#160;<span class="preprocessor">#define EWM_RMW_CMPL(base, mask, value) (EWM_WR_CMPL(base, (EWM_RD_CMPL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l27949"></a><span class="lineno">27949</span>&#160;<span class="preprocessor">#define EWM_SET_CMPL(base, value) (EWM_WR_CMPL(base, EWM_RD_CMPL(base) |  (value)))</span></div><div class="line"><a name="l27950"></a><span class="lineno">27950</span>&#160;<span class="preprocessor">#define EWM_CLR_CMPL(base, value) (EWM_WR_CMPL(base, EWM_RD_CMPL(base) &amp; ~(value)))</span></div><div class="line"><a name="l27951"></a><span class="lineno">27951</span>&#160;<span class="preprocessor">#define EWM_TOG_CMPL(base, value) (EWM_WR_CMPL(base, EWM_RD_CMPL(base) ^  (value)))</span></div><div class="line"><a name="l27952"></a><span class="lineno">27952</span>&#160;</div><div class="line"><a name="l27974"></a><span class="lineno">27974</span>&#160;<span class="preprocessor">#define EWM_RD_CMPH(base)        (EWM_CMPH_REG(base))</span></div><div class="line"><a name="l27975"></a><span class="lineno">27975</span>&#160;<span class="preprocessor">#define EWM_WR_CMPH(base, value) (EWM_CMPH_REG(base) = (value))</span></div><div class="line"><a name="l27976"></a><span class="lineno">27976</span>&#160;<span class="preprocessor">#define EWM_RMW_CMPH(base, mask, value) (EWM_WR_CMPH(base, (EWM_RD_CMPH(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l27977"></a><span class="lineno">27977</span>&#160;<span class="preprocessor">#define EWM_SET_CMPH(base, value) (EWM_WR_CMPH(base, EWM_RD_CMPH(base) |  (value)))</span></div><div class="line"><a name="l27978"></a><span class="lineno">27978</span>&#160;<span class="preprocessor">#define EWM_CLR_CMPH(base, value) (EWM_WR_CMPH(base, EWM_RD_CMPH(base) &amp; ~(value)))</span></div><div class="line"><a name="l27979"></a><span class="lineno">27979</span>&#160;<span class="preprocessor">#define EWM_TOG_CMPH(base, value) (EWM_WR_CMPH(base, EWM_RD_CMPH(base) ^  (value)))</span></div><div class="line"><a name="l27980"></a><span class="lineno">27980</span>&#160;</div><div class="line"><a name="l27982"></a><span class="lineno">27982</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l27983"></a><span class="lineno">27983</span>&#160;<span class="comment"> * MK64F12 FB</span></div><div class="line"><a name="l27984"></a><span class="lineno">27984</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l27985"></a><span class="lineno">27985</span>&#160;<span class="comment"> * FlexBus external bus interface</span></div><div class="line"><a name="l27986"></a><span class="lineno">27986</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l27987"></a><span class="lineno">27987</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l27988"></a><span class="lineno">27988</span>&#160;<span class="comment"> * - FB_CSAR - Chip Select Address Register</span></div><div class="line"><a name="l27989"></a><span class="lineno">27989</span>&#160;<span class="comment"> * - FB_CSMR - Chip Select Mask Register</span></div><div class="line"><a name="l27990"></a><span class="lineno">27990</span>&#160;<span class="comment"> * - FB_CSCR - Chip Select Control Register</span></div><div class="line"><a name="l27991"></a><span class="lineno">27991</span>&#160;<span class="comment"> * - FB_CSPMCR - Chip Select port Multiplexing Control Register</span></div><div class="line"><a name="l27992"></a><span class="lineno">27992</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l27993"></a><span class="lineno">27993</span>&#160;</div><div class="line"><a name="l27994"></a><span class="lineno">27994</span>&#160;<span class="preprocessor">#define FB_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l27995"></a><span class="lineno">27995</span>&#160;<span class="preprocessor">#define FB_IDX (0U) </span></div><div class="line"><a name="l28012"></a><span class="lineno">28012</span>&#160;<span class="preprocessor">#define FB_RD_CSAR(base, index)  (FB_CSAR_REG(base, index))</span></div><div class="line"><a name="l28013"></a><span class="lineno">28013</span>&#160;<span class="preprocessor">#define FB_WR_CSAR(base, index, value) (FB_CSAR_REG(base, index) = (value))</span></div><div class="line"><a name="l28014"></a><span class="lineno">28014</span>&#160;<span class="preprocessor">#define FB_RMW_CSAR(base, index, mask, value) (FB_WR_CSAR(base, index, (FB_RD_CSAR(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l28015"></a><span class="lineno">28015</span>&#160;<span class="preprocessor">#define FB_SET_CSAR(base, index, value) (FB_WR_CSAR(base, index, FB_RD_CSAR(base, index) |  (value)))</span></div><div class="line"><a name="l28016"></a><span class="lineno">28016</span>&#160;<span class="preprocessor">#define FB_CLR_CSAR(base, index, value) (FB_WR_CSAR(base, index, FB_RD_CSAR(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l28017"></a><span class="lineno">28017</span>&#160;<span class="preprocessor">#define FB_TOG_CSAR(base, index, value) (FB_WR_CSAR(base, index, FB_RD_CSAR(base, index) ^  (value)))</span></div><div class="line"><a name="l28018"></a><span class="lineno">28018</span>&#160;</div><div class="line"><a name="l28020"></a><span class="lineno">28020</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l28021"></a><span class="lineno">28021</span>&#160;<span class="comment"> * Constants &amp; macros for individual FB_CSAR bitfields</span></div><div class="line"><a name="l28022"></a><span class="lineno">28022</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l28023"></a><span class="lineno">28023</span>&#160;</div><div class="line"><a name="l28037"></a><span class="lineno">28037</span>&#160;<span class="preprocessor">#define FB_RD_CSAR_BA(base, index) ((FB_CSAR_REG(base, index) &amp; FB_CSAR_BA_MASK) &gt;&gt; FB_CSAR_BA_SHIFT)</span></div><div class="line"><a name="l28038"></a><span class="lineno">28038</span>&#160;<span class="preprocessor">#define FB_BRD_CSAR_BA(base, index) (FB_RD_CSAR_BA(base, index))</span></div><div class="line"><a name="l28039"></a><span class="lineno">28039</span>&#160;</div><div class="line"><a name="l28041"></a><span class="lineno">28041</span>&#160;<span class="preprocessor">#define FB_WR_CSAR_BA(base, index, value) (FB_RMW_CSAR(base, index, FB_CSAR_BA_MASK, FB_CSAR_BA(value)))</span></div><div class="line"><a name="l28042"></a><span class="lineno">28042</span>&#160;<span class="preprocessor">#define FB_BWR_CSAR_BA(base, index, value) (FB_WR_CSAR_BA(base, index, value))</span></div><div class="line"><a name="l28043"></a><span class="lineno">28043</span>&#160;</div><div class="line"><a name="l28061"></a><span class="lineno">28061</span>&#160;<span class="preprocessor">#define FB_RD_CSMR(base, index)  (FB_CSMR_REG(base, index))</span></div><div class="line"><a name="l28062"></a><span class="lineno">28062</span>&#160;<span class="preprocessor">#define FB_WR_CSMR(base, index, value) (FB_CSMR_REG(base, index) = (value))</span></div><div class="line"><a name="l28063"></a><span class="lineno">28063</span>&#160;<span class="preprocessor">#define FB_RMW_CSMR(base, index, mask, value) (FB_WR_CSMR(base, index, (FB_RD_CSMR(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l28064"></a><span class="lineno">28064</span>&#160;<span class="preprocessor">#define FB_SET_CSMR(base, index, value) (FB_WR_CSMR(base, index, FB_RD_CSMR(base, index) |  (value)))</span></div><div class="line"><a name="l28065"></a><span class="lineno">28065</span>&#160;<span class="preprocessor">#define FB_CLR_CSMR(base, index, value) (FB_WR_CSMR(base, index, FB_RD_CSMR(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l28066"></a><span class="lineno">28066</span>&#160;<span class="preprocessor">#define FB_TOG_CSMR(base, index, value) (FB_WR_CSMR(base, index, FB_RD_CSMR(base, index) ^  (value)))</span></div><div class="line"><a name="l28067"></a><span class="lineno">28067</span>&#160;</div><div class="line"><a name="l28069"></a><span class="lineno">28069</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l28070"></a><span class="lineno">28070</span>&#160;<span class="comment"> * Constants &amp; macros for individual FB_CSMR bitfields</span></div><div class="line"><a name="l28071"></a><span class="lineno">28071</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l28072"></a><span class="lineno">28072</span>&#160;</div><div class="line"><a name="l28089"></a><span class="lineno">28089</span>&#160;<span class="preprocessor">#define FB_RD_CSMR_V(base, index) ((FB_CSMR_REG(base, index) &amp; FB_CSMR_V_MASK) &gt;&gt; FB_CSMR_V_SHIFT)</span></div><div class="line"><a name="l28090"></a><span class="lineno">28090</span>&#160;<span class="preprocessor">#define FB_BRD_CSMR_V(base, index) (BITBAND_ACCESS32(&amp;FB_CSMR_REG(base, index), FB_CSMR_V_SHIFT))</span></div><div class="line"><a name="l28091"></a><span class="lineno">28091</span>&#160;</div><div class="line"><a name="l28093"></a><span class="lineno">28093</span>&#160;<span class="preprocessor">#define FB_WR_CSMR_V(base, index, value) (FB_RMW_CSMR(base, index, FB_CSMR_V_MASK, FB_CSMR_V(value)))</span></div><div class="line"><a name="l28094"></a><span class="lineno">28094</span>&#160;<span class="preprocessor">#define FB_BWR_CSMR_V(base, index, value) (BITBAND_ACCESS32(&amp;FB_CSMR_REG(base, index), FB_CSMR_V_SHIFT) = (value))</span></div><div class="line"><a name="l28095"></a><span class="lineno">28095</span>&#160;</div><div class="line"><a name="l28110"></a><span class="lineno">28110</span>&#160;<span class="preprocessor">#define FB_RD_CSMR_WP(base, index) ((FB_CSMR_REG(base, index) &amp; FB_CSMR_WP_MASK) &gt;&gt; FB_CSMR_WP_SHIFT)</span></div><div class="line"><a name="l28111"></a><span class="lineno">28111</span>&#160;<span class="preprocessor">#define FB_BRD_CSMR_WP(base, index) (BITBAND_ACCESS32(&amp;FB_CSMR_REG(base, index), FB_CSMR_WP_SHIFT))</span></div><div class="line"><a name="l28112"></a><span class="lineno">28112</span>&#160;</div><div class="line"><a name="l28114"></a><span class="lineno">28114</span>&#160;<span class="preprocessor">#define FB_WR_CSMR_WP(base, index, value) (FB_RMW_CSMR(base, index, FB_CSMR_WP_MASK, FB_CSMR_WP(value)))</span></div><div class="line"><a name="l28115"></a><span class="lineno">28115</span>&#160;<span class="preprocessor">#define FB_BWR_CSMR_WP(base, index, value) (BITBAND_ACCESS32(&amp;FB_CSMR_REG(base, index), FB_CSMR_WP_SHIFT) = (value))</span></div><div class="line"><a name="l28116"></a><span class="lineno">28116</span>&#160;</div><div class="line"><a name="l28130"></a><span class="lineno">28130</span>&#160;<span class="preprocessor">#define FB_RD_CSMR_BAM(base, index) ((FB_CSMR_REG(base, index) &amp; FB_CSMR_BAM_MASK) &gt;&gt; FB_CSMR_BAM_SHIFT)</span></div><div class="line"><a name="l28131"></a><span class="lineno">28131</span>&#160;<span class="preprocessor">#define FB_BRD_CSMR_BAM(base, index) (FB_RD_CSMR_BAM(base, index))</span></div><div class="line"><a name="l28132"></a><span class="lineno">28132</span>&#160;</div><div class="line"><a name="l28134"></a><span class="lineno">28134</span>&#160;<span class="preprocessor">#define FB_WR_CSMR_BAM(base, index, value) (FB_RMW_CSMR(base, index, FB_CSMR_BAM_MASK, FB_CSMR_BAM(value)))</span></div><div class="line"><a name="l28135"></a><span class="lineno">28135</span>&#160;<span class="preprocessor">#define FB_BWR_CSMR_BAM(base, index, value) (FB_WR_CSMR_BAM(base, index, value))</span></div><div class="line"><a name="l28136"></a><span class="lineno">28136</span>&#160;</div><div class="line"><a name="l28158"></a><span class="lineno">28158</span>&#160;<span class="preprocessor">#define FB_RD_CSCR(base, index)  (FB_CSCR_REG(base, index))</span></div><div class="line"><a name="l28159"></a><span class="lineno">28159</span>&#160;<span class="preprocessor">#define FB_WR_CSCR(base, index, value) (FB_CSCR_REG(base, index) = (value))</span></div><div class="line"><a name="l28160"></a><span class="lineno">28160</span>&#160;<span class="preprocessor">#define FB_RMW_CSCR(base, index, mask, value) (FB_WR_CSCR(base, index, (FB_RD_CSCR(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l28161"></a><span class="lineno">28161</span>&#160;<span class="preprocessor">#define FB_SET_CSCR(base, index, value) (FB_WR_CSCR(base, index, FB_RD_CSCR(base, index) |  (value)))</span></div><div class="line"><a name="l28162"></a><span class="lineno">28162</span>&#160;<span class="preprocessor">#define FB_CLR_CSCR(base, index, value) (FB_WR_CSCR(base, index, FB_RD_CSCR(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l28163"></a><span class="lineno">28163</span>&#160;<span class="preprocessor">#define FB_TOG_CSCR(base, index, value) (FB_WR_CSCR(base, index, FB_RD_CSCR(base, index) ^  (value)))</span></div><div class="line"><a name="l28164"></a><span class="lineno">28164</span>&#160;</div><div class="line"><a name="l28166"></a><span class="lineno">28166</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l28167"></a><span class="lineno">28167</span>&#160;<span class="comment"> * Constants &amp; macros for individual FB_CSCR bitfields</span></div><div class="line"><a name="l28168"></a><span class="lineno">28168</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l28169"></a><span class="lineno">28169</span>&#160;</div><div class="line"><a name="l28186"></a><span class="lineno">28186</span>&#160;<span class="preprocessor">#define FB_RD_CSCR_BSTW(base, index) ((FB_CSCR_REG(base, index) &amp; FB_CSCR_BSTW_MASK) &gt;&gt; FB_CSCR_BSTW_SHIFT)</span></div><div class="line"><a name="l28187"></a><span class="lineno">28187</span>&#160;<span class="preprocessor">#define FB_BRD_CSCR_BSTW(base, index) (BITBAND_ACCESS32(&amp;FB_CSCR_REG(base, index), FB_CSCR_BSTW_SHIFT))</span></div><div class="line"><a name="l28188"></a><span class="lineno">28188</span>&#160;</div><div class="line"><a name="l28190"></a><span class="lineno">28190</span>&#160;<span class="preprocessor">#define FB_WR_CSCR_BSTW(base, index, value) (FB_RMW_CSCR(base, index, FB_CSCR_BSTW_MASK, FB_CSCR_BSTW(value)))</span></div><div class="line"><a name="l28191"></a><span class="lineno">28191</span>&#160;<span class="preprocessor">#define FB_BWR_CSCR_BSTW(base, index, value) (BITBAND_ACCESS32(&amp;FB_CSCR_REG(base, index), FB_CSCR_BSTW_SHIFT) = (value))</span></div><div class="line"><a name="l28192"></a><span class="lineno">28192</span>&#160;</div><div class="line"><a name="l28210"></a><span class="lineno">28210</span>&#160;<span class="preprocessor">#define FB_RD_CSCR_BSTR(base, index) ((FB_CSCR_REG(base, index) &amp; FB_CSCR_BSTR_MASK) &gt;&gt; FB_CSCR_BSTR_SHIFT)</span></div><div class="line"><a name="l28211"></a><span class="lineno">28211</span>&#160;<span class="preprocessor">#define FB_BRD_CSCR_BSTR(base, index) (BITBAND_ACCESS32(&amp;FB_CSCR_REG(base, index), FB_CSCR_BSTR_SHIFT))</span></div><div class="line"><a name="l28212"></a><span class="lineno">28212</span>&#160;</div><div class="line"><a name="l28214"></a><span class="lineno">28214</span>&#160;<span class="preprocessor">#define FB_WR_CSCR_BSTR(base, index, value) (FB_RMW_CSCR(base, index, FB_CSCR_BSTR_MASK, FB_CSCR_BSTR(value)))</span></div><div class="line"><a name="l28215"></a><span class="lineno">28215</span>&#160;<span class="preprocessor">#define FB_BWR_CSCR_BSTR(base, index, value) (BITBAND_ACCESS32(&amp;FB_CSCR_REG(base, index), FB_CSCR_BSTR_SHIFT) = (value))</span></div><div class="line"><a name="l28216"></a><span class="lineno">28216</span>&#160;</div><div class="line"><a name="l28232"></a><span class="lineno">28232</span>&#160;<span class="preprocessor">#define FB_RD_CSCR_BEM(base, index) ((FB_CSCR_REG(base, index) &amp; FB_CSCR_BEM_MASK) &gt;&gt; FB_CSCR_BEM_SHIFT)</span></div><div class="line"><a name="l28233"></a><span class="lineno">28233</span>&#160;<span class="preprocessor">#define FB_BRD_CSCR_BEM(base, index) (BITBAND_ACCESS32(&amp;FB_CSCR_REG(base, index), FB_CSCR_BEM_SHIFT))</span></div><div class="line"><a name="l28234"></a><span class="lineno">28234</span>&#160;</div><div class="line"><a name="l28236"></a><span class="lineno">28236</span>&#160;<span class="preprocessor">#define FB_WR_CSCR_BEM(base, index, value) (FB_RMW_CSCR(base, index, FB_CSCR_BEM_MASK, FB_CSCR_BEM(value)))</span></div><div class="line"><a name="l28237"></a><span class="lineno">28237</span>&#160;<span class="preprocessor">#define FB_BWR_CSCR_BEM(base, index, value) (BITBAND_ACCESS32(&amp;FB_CSCR_REG(base, index), FB_CSCR_BEM_SHIFT) = (value))</span></div><div class="line"><a name="l28238"></a><span class="lineno">28238</span>&#160;</div><div class="line"><a name="l28254"></a><span class="lineno">28254</span>&#160;<span class="preprocessor">#define FB_RD_CSCR_PS(base, index) ((FB_CSCR_REG(base, index) &amp; FB_CSCR_PS_MASK) &gt;&gt; FB_CSCR_PS_SHIFT)</span></div><div class="line"><a name="l28255"></a><span class="lineno">28255</span>&#160;<span class="preprocessor">#define FB_BRD_CSCR_PS(base, index) (FB_RD_CSCR_PS(base, index))</span></div><div class="line"><a name="l28256"></a><span class="lineno">28256</span>&#160;</div><div class="line"><a name="l28258"></a><span class="lineno">28258</span>&#160;<span class="preprocessor">#define FB_WR_CSCR_PS(base, index, value) (FB_RMW_CSCR(base, index, FB_CSCR_PS_MASK, FB_CSCR_PS(value)))</span></div><div class="line"><a name="l28259"></a><span class="lineno">28259</span>&#160;<span class="preprocessor">#define FB_BWR_CSCR_PS(base, index, value) (FB_WR_CSCR_PS(base, index, value))</span></div><div class="line"><a name="l28260"></a><span class="lineno">28260</span>&#160;</div><div class="line"><a name="l28278"></a><span class="lineno">28278</span>&#160;<span class="preprocessor">#define FB_RD_CSCR_AA(base, index) ((FB_CSCR_REG(base, index) &amp; FB_CSCR_AA_MASK) &gt;&gt; FB_CSCR_AA_SHIFT)</span></div><div class="line"><a name="l28279"></a><span class="lineno">28279</span>&#160;<span class="preprocessor">#define FB_BRD_CSCR_AA(base, index) (BITBAND_ACCESS32(&amp;FB_CSCR_REG(base, index), FB_CSCR_AA_SHIFT))</span></div><div class="line"><a name="l28280"></a><span class="lineno">28280</span>&#160;</div><div class="line"><a name="l28282"></a><span class="lineno">28282</span>&#160;<span class="preprocessor">#define FB_WR_CSCR_AA(base, index, value) (FB_RMW_CSCR(base, index, FB_CSCR_AA_MASK, FB_CSCR_AA(value)))</span></div><div class="line"><a name="l28283"></a><span class="lineno">28283</span>&#160;<span class="preprocessor">#define FB_BWR_CSCR_AA(base, index, value) (BITBAND_ACCESS32(&amp;FB_CSCR_REG(base, index), FB_CSCR_AA_SHIFT) = (value))</span></div><div class="line"><a name="l28284"></a><span class="lineno">28284</span>&#160;</div><div class="line"><a name="l28298"></a><span class="lineno">28298</span>&#160;<span class="preprocessor">#define FB_RD_CSCR_BLS(base, index) ((FB_CSCR_REG(base, index) &amp; FB_CSCR_BLS_MASK) &gt;&gt; FB_CSCR_BLS_SHIFT)</span></div><div class="line"><a name="l28299"></a><span class="lineno">28299</span>&#160;<span class="preprocessor">#define FB_BRD_CSCR_BLS(base, index) (BITBAND_ACCESS32(&amp;FB_CSCR_REG(base, index), FB_CSCR_BLS_SHIFT))</span></div><div class="line"><a name="l28300"></a><span class="lineno">28300</span>&#160;</div><div class="line"><a name="l28302"></a><span class="lineno">28302</span>&#160;<span class="preprocessor">#define FB_WR_CSCR_BLS(base, index, value) (FB_RMW_CSCR(base, index, FB_CSCR_BLS_MASK, FB_CSCR_BLS(value)))</span></div><div class="line"><a name="l28303"></a><span class="lineno">28303</span>&#160;<span class="preprocessor">#define FB_BWR_CSCR_BLS(base, index, value) (BITBAND_ACCESS32(&amp;FB_CSCR_REG(base, index), FB_CSCR_BLS_SHIFT) = (value))</span></div><div class="line"><a name="l28304"></a><span class="lineno">28304</span>&#160;</div><div class="line"><a name="l28315"></a><span class="lineno">28315</span>&#160;<span class="preprocessor">#define FB_RD_CSCR_WS(base, index) ((FB_CSCR_REG(base, index) &amp; FB_CSCR_WS_MASK) &gt;&gt; FB_CSCR_WS_SHIFT)</span></div><div class="line"><a name="l28316"></a><span class="lineno">28316</span>&#160;<span class="preprocessor">#define FB_BRD_CSCR_WS(base, index) (FB_RD_CSCR_WS(base, index))</span></div><div class="line"><a name="l28317"></a><span class="lineno">28317</span>&#160;</div><div class="line"><a name="l28319"></a><span class="lineno">28319</span>&#160;<span class="preprocessor">#define FB_WR_CSCR_WS(base, index, value) (FB_RMW_CSCR(base, index, FB_CSCR_WS_MASK, FB_CSCR_WS(value)))</span></div><div class="line"><a name="l28320"></a><span class="lineno">28320</span>&#160;<span class="preprocessor">#define FB_BWR_CSCR_WS(base, index, value) (FB_WR_CSCR_WS(base, index, value))</span></div><div class="line"><a name="l28321"></a><span class="lineno">28321</span>&#160;</div><div class="line"><a name="l28340"></a><span class="lineno">28340</span>&#160;<span class="preprocessor">#define FB_RD_CSCR_WRAH(base, index) ((FB_CSCR_REG(base, index) &amp; FB_CSCR_WRAH_MASK) &gt;&gt; FB_CSCR_WRAH_SHIFT)</span></div><div class="line"><a name="l28341"></a><span class="lineno">28341</span>&#160;<span class="preprocessor">#define FB_BRD_CSCR_WRAH(base, index) (FB_RD_CSCR_WRAH(base, index))</span></div><div class="line"><a name="l28342"></a><span class="lineno">28342</span>&#160;</div><div class="line"><a name="l28344"></a><span class="lineno">28344</span>&#160;<span class="preprocessor">#define FB_WR_CSCR_WRAH(base, index, value) (FB_RMW_CSCR(base, index, FB_CSCR_WRAH_MASK, FB_CSCR_WRAH(value)))</span></div><div class="line"><a name="l28345"></a><span class="lineno">28345</span>&#160;<span class="preprocessor">#define FB_BWR_CSCR_WRAH(base, index, value) (FB_WR_CSCR_WRAH(base, index, value))</span></div><div class="line"><a name="l28346"></a><span class="lineno">28346</span>&#160;</div><div class="line"><a name="l28366"></a><span class="lineno">28366</span>&#160;<span class="preprocessor">#define FB_RD_CSCR_RDAH(base, index) ((FB_CSCR_REG(base, index) &amp; FB_CSCR_RDAH_MASK) &gt;&gt; FB_CSCR_RDAH_SHIFT)</span></div><div class="line"><a name="l28367"></a><span class="lineno">28367</span>&#160;<span class="preprocessor">#define FB_BRD_CSCR_RDAH(base, index) (FB_RD_CSCR_RDAH(base, index))</span></div><div class="line"><a name="l28368"></a><span class="lineno">28368</span>&#160;</div><div class="line"><a name="l28370"></a><span class="lineno">28370</span>&#160;<span class="preprocessor">#define FB_WR_CSCR_RDAH(base, index, value) (FB_RMW_CSCR(base, index, FB_CSCR_RDAH_MASK, FB_CSCR_RDAH(value)))</span></div><div class="line"><a name="l28371"></a><span class="lineno">28371</span>&#160;<span class="preprocessor">#define FB_BWR_CSCR_RDAH(base, index, value) (FB_WR_CSCR_RDAH(base, index, value))</span></div><div class="line"><a name="l28372"></a><span class="lineno">28372</span>&#160;</div><div class="line"><a name="l28392"></a><span class="lineno">28392</span>&#160;<span class="preprocessor">#define FB_RD_CSCR_ASET(base, index) ((FB_CSCR_REG(base, index) &amp; FB_CSCR_ASET_MASK) &gt;&gt; FB_CSCR_ASET_SHIFT)</span></div><div class="line"><a name="l28393"></a><span class="lineno">28393</span>&#160;<span class="preprocessor">#define FB_BRD_CSCR_ASET(base, index) (FB_RD_CSCR_ASET(base, index))</span></div><div class="line"><a name="l28394"></a><span class="lineno">28394</span>&#160;</div><div class="line"><a name="l28396"></a><span class="lineno">28396</span>&#160;<span class="preprocessor">#define FB_WR_CSCR_ASET(base, index, value) (FB_RMW_CSCR(base, index, FB_CSCR_ASET_MASK, FB_CSCR_ASET(value)))</span></div><div class="line"><a name="l28397"></a><span class="lineno">28397</span>&#160;<span class="preprocessor">#define FB_BWR_CSCR_ASET(base, index, value) (FB_WR_CSCR_ASET(base, index, value))</span></div><div class="line"><a name="l28398"></a><span class="lineno">28398</span>&#160;</div><div class="line"><a name="l28413"></a><span class="lineno">28413</span>&#160;<span class="preprocessor">#define FB_RD_CSCR_EXTS(base, index) ((FB_CSCR_REG(base, index) &amp; FB_CSCR_EXTS_MASK) &gt;&gt; FB_CSCR_EXTS_SHIFT)</span></div><div class="line"><a name="l28414"></a><span class="lineno">28414</span>&#160;<span class="preprocessor">#define FB_BRD_CSCR_EXTS(base, index) (BITBAND_ACCESS32(&amp;FB_CSCR_REG(base, index), FB_CSCR_EXTS_SHIFT))</span></div><div class="line"><a name="l28415"></a><span class="lineno">28415</span>&#160;</div><div class="line"><a name="l28417"></a><span class="lineno">28417</span>&#160;<span class="preprocessor">#define FB_WR_CSCR_EXTS(base, index, value) (FB_RMW_CSCR(base, index, FB_CSCR_EXTS_MASK, FB_CSCR_EXTS(value)))</span></div><div class="line"><a name="l28418"></a><span class="lineno">28418</span>&#160;<span class="preprocessor">#define FB_BWR_CSCR_EXTS(base, index, value) (BITBAND_ACCESS32(&amp;FB_CSCR_REG(base, index), FB_CSCR_EXTS_SHIFT) = (value))</span></div><div class="line"><a name="l28419"></a><span class="lineno">28419</span>&#160;</div><div class="line"><a name="l28433"></a><span class="lineno">28433</span>&#160;<span class="preprocessor">#define FB_RD_CSCR_SWSEN(base, index) ((FB_CSCR_REG(base, index) &amp; FB_CSCR_SWSEN_MASK) &gt;&gt; FB_CSCR_SWSEN_SHIFT)</span></div><div class="line"><a name="l28434"></a><span class="lineno">28434</span>&#160;<span class="preprocessor">#define FB_BRD_CSCR_SWSEN(base, index) (BITBAND_ACCESS32(&amp;FB_CSCR_REG(base, index), FB_CSCR_SWSEN_SHIFT))</span></div><div class="line"><a name="l28435"></a><span class="lineno">28435</span>&#160;</div><div class="line"><a name="l28437"></a><span class="lineno">28437</span>&#160;<span class="preprocessor">#define FB_WR_CSCR_SWSEN(base, index, value) (FB_RMW_CSCR(base, index, FB_CSCR_SWSEN_MASK, FB_CSCR_SWSEN(value)))</span></div><div class="line"><a name="l28438"></a><span class="lineno">28438</span>&#160;<span class="preprocessor">#define FB_BWR_CSCR_SWSEN(base, index, value) (BITBAND_ACCESS32(&amp;FB_CSCR_REG(base, index), FB_CSCR_SWSEN_SHIFT) = (value))</span></div><div class="line"><a name="l28439"></a><span class="lineno">28439</span>&#160;</div><div class="line"><a name="l28450"></a><span class="lineno">28450</span>&#160;<span class="preprocessor">#define FB_RD_CSCR_SWS(base, index) ((FB_CSCR_REG(base, index) &amp; FB_CSCR_SWS_MASK) &gt;&gt; FB_CSCR_SWS_SHIFT)</span></div><div class="line"><a name="l28451"></a><span class="lineno">28451</span>&#160;<span class="preprocessor">#define FB_BRD_CSCR_SWS(base, index) (FB_RD_CSCR_SWS(base, index))</span></div><div class="line"><a name="l28452"></a><span class="lineno">28452</span>&#160;</div><div class="line"><a name="l28454"></a><span class="lineno">28454</span>&#160;<span class="preprocessor">#define FB_WR_CSCR_SWS(base, index, value) (FB_RMW_CSCR(base, index, FB_CSCR_SWS_MASK, FB_CSCR_SWS(value)))</span></div><div class="line"><a name="l28455"></a><span class="lineno">28455</span>&#160;<span class="preprocessor">#define FB_BWR_CSCR_SWS(base, index, value) (FB_WR_CSCR_SWS(base, index, value))</span></div><div class="line"><a name="l28456"></a><span class="lineno">28456</span>&#160;</div><div class="line"><a name="l28475"></a><span class="lineno">28475</span>&#160;<span class="preprocessor">#define FB_RD_CSPMCR(base)       (FB_CSPMCR_REG(base))</span></div><div class="line"><a name="l28476"></a><span class="lineno">28476</span>&#160;<span class="preprocessor">#define FB_WR_CSPMCR(base, value) (FB_CSPMCR_REG(base) = (value))</span></div><div class="line"><a name="l28477"></a><span class="lineno">28477</span>&#160;<span class="preprocessor">#define FB_RMW_CSPMCR(base, mask, value) (FB_WR_CSPMCR(base, (FB_RD_CSPMCR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l28478"></a><span class="lineno">28478</span>&#160;<span class="preprocessor">#define FB_SET_CSPMCR(base, value) (FB_WR_CSPMCR(base, FB_RD_CSPMCR(base) |  (value)))</span></div><div class="line"><a name="l28479"></a><span class="lineno">28479</span>&#160;<span class="preprocessor">#define FB_CLR_CSPMCR(base, value) (FB_WR_CSPMCR(base, FB_RD_CSPMCR(base) &amp; ~(value)))</span></div><div class="line"><a name="l28480"></a><span class="lineno">28480</span>&#160;<span class="preprocessor">#define FB_TOG_CSPMCR(base, value) (FB_WR_CSPMCR(base, FB_RD_CSPMCR(base) ^  (value)))</span></div><div class="line"><a name="l28481"></a><span class="lineno">28481</span>&#160;</div><div class="line"><a name="l28483"></a><span class="lineno">28483</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l28484"></a><span class="lineno">28484</span>&#160;<span class="comment"> * Constants &amp; macros for individual FB_CSPMCR bitfields</span></div><div class="line"><a name="l28485"></a><span class="lineno">28485</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l28486"></a><span class="lineno">28486</span>&#160;</div><div class="line"><a name="l28501"></a><span class="lineno">28501</span>&#160;<span class="preprocessor">#define FB_RD_CSPMCR_GROUP5(base) ((FB_CSPMCR_REG(base) &amp; FB_CSPMCR_GROUP5_MASK) &gt;&gt; FB_CSPMCR_GROUP5_SHIFT)</span></div><div class="line"><a name="l28502"></a><span class="lineno">28502</span>&#160;<span class="preprocessor">#define FB_BRD_CSPMCR_GROUP5(base) (FB_RD_CSPMCR_GROUP5(base))</span></div><div class="line"><a name="l28503"></a><span class="lineno">28503</span>&#160;</div><div class="line"><a name="l28505"></a><span class="lineno">28505</span>&#160;<span class="preprocessor">#define FB_WR_CSPMCR_GROUP5(base, value) (FB_RMW_CSPMCR(base, FB_CSPMCR_GROUP5_MASK, FB_CSPMCR_GROUP5(value)))</span></div><div class="line"><a name="l28506"></a><span class="lineno">28506</span>&#160;<span class="preprocessor">#define FB_BWR_CSPMCR_GROUP5(base, value) (FB_WR_CSPMCR_GROUP5(base, value))</span></div><div class="line"><a name="l28507"></a><span class="lineno">28507</span>&#160;</div><div class="line"><a name="l28521"></a><span class="lineno">28521</span>&#160;<span class="preprocessor">#define FB_RD_CSPMCR_GROUP4(base) ((FB_CSPMCR_REG(base) &amp; FB_CSPMCR_GROUP4_MASK) &gt;&gt; FB_CSPMCR_GROUP4_SHIFT)</span></div><div class="line"><a name="l28522"></a><span class="lineno">28522</span>&#160;<span class="preprocessor">#define FB_BRD_CSPMCR_GROUP4(base) (FB_RD_CSPMCR_GROUP4(base))</span></div><div class="line"><a name="l28523"></a><span class="lineno">28523</span>&#160;</div><div class="line"><a name="l28525"></a><span class="lineno">28525</span>&#160;<span class="preprocessor">#define FB_WR_CSPMCR_GROUP4(base, value) (FB_RMW_CSPMCR(base, FB_CSPMCR_GROUP4_MASK, FB_CSPMCR_GROUP4(value)))</span></div><div class="line"><a name="l28526"></a><span class="lineno">28526</span>&#160;<span class="preprocessor">#define FB_BWR_CSPMCR_GROUP4(base, value) (FB_WR_CSPMCR_GROUP4(base, value))</span></div><div class="line"><a name="l28527"></a><span class="lineno">28527</span>&#160;</div><div class="line"><a name="l28541"></a><span class="lineno">28541</span>&#160;<span class="preprocessor">#define FB_RD_CSPMCR_GROUP3(base) ((FB_CSPMCR_REG(base) &amp; FB_CSPMCR_GROUP3_MASK) &gt;&gt; FB_CSPMCR_GROUP3_SHIFT)</span></div><div class="line"><a name="l28542"></a><span class="lineno">28542</span>&#160;<span class="preprocessor">#define FB_BRD_CSPMCR_GROUP3(base) (FB_RD_CSPMCR_GROUP3(base))</span></div><div class="line"><a name="l28543"></a><span class="lineno">28543</span>&#160;</div><div class="line"><a name="l28545"></a><span class="lineno">28545</span>&#160;<span class="preprocessor">#define FB_WR_CSPMCR_GROUP3(base, value) (FB_RMW_CSPMCR(base, FB_CSPMCR_GROUP3_MASK, FB_CSPMCR_GROUP3(value)))</span></div><div class="line"><a name="l28546"></a><span class="lineno">28546</span>&#160;<span class="preprocessor">#define FB_BWR_CSPMCR_GROUP3(base, value) (FB_WR_CSPMCR_GROUP3(base, value))</span></div><div class="line"><a name="l28547"></a><span class="lineno">28547</span>&#160;</div><div class="line"><a name="l28561"></a><span class="lineno">28561</span>&#160;<span class="preprocessor">#define FB_RD_CSPMCR_GROUP2(base) ((FB_CSPMCR_REG(base) &amp; FB_CSPMCR_GROUP2_MASK) &gt;&gt; FB_CSPMCR_GROUP2_SHIFT)</span></div><div class="line"><a name="l28562"></a><span class="lineno">28562</span>&#160;<span class="preprocessor">#define FB_BRD_CSPMCR_GROUP2(base) (FB_RD_CSPMCR_GROUP2(base))</span></div><div class="line"><a name="l28563"></a><span class="lineno">28563</span>&#160;</div><div class="line"><a name="l28565"></a><span class="lineno">28565</span>&#160;<span class="preprocessor">#define FB_WR_CSPMCR_GROUP2(base, value) (FB_RMW_CSPMCR(base, FB_CSPMCR_GROUP2_MASK, FB_CSPMCR_GROUP2(value)))</span></div><div class="line"><a name="l28566"></a><span class="lineno">28566</span>&#160;<span class="preprocessor">#define FB_BWR_CSPMCR_GROUP2(base, value) (FB_WR_CSPMCR_GROUP2(base, value))</span></div><div class="line"><a name="l28567"></a><span class="lineno">28567</span>&#160;</div><div class="line"><a name="l28581"></a><span class="lineno">28581</span>&#160;<span class="preprocessor">#define FB_RD_CSPMCR_GROUP1(base) ((FB_CSPMCR_REG(base) &amp; FB_CSPMCR_GROUP1_MASK) &gt;&gt; FB_CSPMCR_GROUP1_SHIFT)</span></div><div class="line"><a name="l28582"></a><span class="lineno">28582</span>&#160;<span class="preprocessor">#define FB_BRD_CSPMCR_GROUP1(base) (FB_RD_CSPMCR_GROUP1(base))</span></div><div class="line"><a name="l28583"></a><span class="lineno">28583</span>&#160;</div><div class="line"><a name="l28585"></a><span class="lineno">28585</span>&#160;<span class="preprocessor">#define FB_WR_CSPMCR_GROUP1(base, value) (FB_RMW_CSPMCR(base, FB_CSPMCR_GROUP1_MASK, FB_CSPMCR_GROUP1(value)))</span></div><div class="line"><a name="l28586"></a><span class="lineno">28586</span>&#160;<span class="preprocessor">#define FB_BWR_CSPMCR_GROUP1(base, value) (FB_WR_CSPMCR_GROUP1(base, value))</span></div><div class="line"><a name="l28587"></a><span class="lineno">28587</span>&#160;</div><div class="line"><a name="l28589"></a><span class="lineno">28589</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l28590"></a><span class="lineno">28590</span>&#160;<span class="comment"> * MK64F12 FMC</span></div><div class="line"><a name="l28591"></a><span class="lineno">28591</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l28592"></a><span class="lineno">28592</span>&#160;<span class="comment"> * Flash Memory Controller</span></div><div class="line"><a name="l28593"></a><span class="lineno">28593</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l28594"></a><span class="lineno">28594</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l28595"></a><span class="lineno">28595</span>&#160;<span class="comment"> * - FMC_PFAPR - Flash Access Protection Register</span></div><div class="line"><a name="l28596"></a><span class="lineno">28596</span>&#160;<span class="comment"> * - FMC_PFB0CR - Flash Bank 0 Control Register</span></div><div class="line"><a name="l28597"></a><span class="lineno">28597</span>&#160;<span class="comment"> * - FMC_PFB1CR - Flash Bank 1 Control Register</span></div><div class="line"><a name="l28598"></a><span class="lineno">28598</span>&#160;<span class="comment"> * - FMC_TAGVDW0S - Cache Tag Storage</span></div><div class="line"><a name="l28599"></a><span class="lineno">28599</span>&#160;<span class="comment"> * - FMC_TAGVDW1S - Cache Tag Storage</span></div><div class="line"><a name="l28600"></a><span class="lineno">28600</span>&#160;<span class="comment"> * - FMC_TAGVDW2S - Cache Tag Storage</span></div><div class="line"><a name="l28601"></a><span class="lineno">28601</span>&#160;<span class="comment"> * - FMC_TAGVDW3S - Cache Tag Storage</span></div><div class="line"><a name="l28602"></a><span class="lineno">28602</span>&#160;<span class="comment"> * - FMC_DATA_U - Cache Data Storage (upper word)</span></div><div class="line"><a name="l28603"></a><span class="lineno">28603</span>&#160;<span class="comment"> * - FMC_DATA_L - Cache Data Storage (lower word)</span></div><div class="line"><a name="l28604"></a><span class="lineno">28604</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l28605"></a><span class="lineno">28605</span>&#160;</div><div class="line"><a name="l28606"></a><span class="lineno">28606</span>&#160;<span class="preprocessor">#define FMC_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l28607"></a><span class="lineno">28607</span>&#160;<span class="preprocessor">#define FMC_IDX (0U) </span></div><div class="line"><a name="l28622"></a><span class="lineno">28622</span>&#160;<span class="preprocessor">#define FMC_RD_PFAPR(base)       (FMC_PFAPR_REG(base))</span></div><div class="line"><a name="l28623"></a><span class="lineno">28623</span>&#160;<span class="preprocessor">#define FMC_WR_PFAPR(base, value) (FMC_PFAPR_REG(base) = (value))</span></div><div class="line"><a name="l28624"></a><span class="lineno">28624</span>&#160;<span class="preprocessor">#define FMC_RMW_PFAPR(base, mask, value) (FMC_WR_PFAPR(base, (FMC_RD_PFAPR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l28625"></a><span class="lineno">28625</span>&#160;<span class="preprocessor">#define FMC_SET_PFAPR(base, value) (FMC_WR_PFAPR(base, FMC_RD_PFAPR(base) |  (value)))</span></div><div class="line"><a name="l28626"></a><span class="lineno">28626</span>&#160;<span class="preprocessor">#define FMC_CLR_PFAPR(base, value) (FMC_WR_PFAPR(base, FMC_RD_PFAPR(base) &amp; ~(value)))</span></div><div class="line"><a name="l28627"></a><span class="lineno">28627</span>&#160;<span class="preprocessor">#define FMC_TOG_PFAPR(base, value) (FMC_WR_PFAPR(base, FMC_RD_PFAPR(base) ^  (value)))</span></div><div class="line"><a name="l28628"></a><span class="lineno">28628</span>&#160;</div><div class="line"><a name="l28630"></a><span class="lineno">28630</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l28631"></a><span class="lineno">28631</span>&#160;<span class="comment"> * Constants &amp; macros for individual FMC_PFAPR bitfields</span></div><div class="line"><a name="l28632"></a><span class="lineno">28632</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l28633"></a><span class="lineno">28633</span>&#160;</div><div class="line"><a name="l28648"></a><span class="lineno">28648</span>&#160;<span class="preprocessor">#define FMC_RD_PFAPR_M0AP(base) ((FMC_PFAPR_REG(base) &amp; FMC_PFAPR_M0AP_MASK) &gt;&gt; FMC_PFAPR_M0AP_SHIFT)</span></div><div class="line"><a name="l28649"></a><span class="lineno">28649</span>&#160;<span class="preprocessor">#define FMC_BRD_PFAPR_M0AP(base) (FMC_RD_PFAPR_M0AP(base))</span></div><div class="line"><a name="l28650"></a><span class="lineno">28650</span>&#160;</div><div class="line"><a name="l28652"></a><span class="lineno">28652</span>&#160;<span class="preprocessor">#define FMC_WR_PFAPR_M0AP(base, value) (FMC_RMW_PFAPR(base, FMC_PFAPR_M0AP_MASK, FMC_PFAPR_M0AP(value)))</span></div><div class="line"><a name="l28653"></a><span class="lineno">28653</span>&#160;<span class="preprocessor">#define FMC_BWR_PFAPR_M0AP(base, value) (FMC_WR_PFAPR_M0AP(base, value))</span></div><div class="line"><a name="l28654"></a><span class="lineno">28654</span>&#160;</div><div class="line"><a name="l28670"></a><span class="lineno">28670</span>&#160;<span class="preprocessor">#define FMC_RD_PFAPR_M1AP(base) ((FMC_PFAPR_REG(base) &amp; FMC_PFAPR_M1AP_MASK) &gt;&gt; FMC_PFAPR_M1AP_SHIFT)</span></div><div class="line"><a name="l28671"></a><span class="lineno">28671</span>&#160;<span class="preprocessor">#define FMC_BRD_PFAPR_M1AP(base) (FMC_RD_PFAPR_M1AP(base))</span></div><div class="line"><a name="l28672"></a><span class="lineno">28672</span>&#160;</div><div class="line"><a name="l28674"></a><span class="lineno">28674</span>&#160;<span class="preprocessor">#define FMC_WR_PFAPR_M1AP(base, value) (FMC_RMW_PFAPR(base, FMC_PFAPR_M1AP_MASK, FMC_PFAPR_M1AP(value)))</span></div><div class="line"><a name="l28675"></a><span class="lineno">28675</span>&#160;<span class="preprocessor">#define FMC_BWR_PFAPR_M1AP(base, value) (FMC_WR_PFAPR_M1AP(base, value))</span></div><div class="line"><a name="l28676"></a><span class="lineno">28676</span>&#160;</div><div class="line"><a name="l28692"></a><span class="lineno">28692</span>&#160;<span class="preprocessor">#define FMC_RD_PFAPR_M2AP(base) ((FMC_PFAPR_REG(base) &amp; FMC_PFAPR_M2AP_MASK) &gt;&gt; FMC_PFAPR_M2AP_SHIFT)</span></div><div class="line"><a name="l28693"></a><span class="lineno">28693</span>&#160;<span class="preprocessor">#define FMC_BRD_PFAPR_M2AP(base) (FMC_RD_PFAPR_M2AP(base))</span></div><div class="line"><a name="l28694"></a><span class="lineno">28694</span>&#160;</div><div class="line"><a name="l28696"></a><span class="lineno">28696</span>&#160;<span class="preprocessor">#define FMC_WR_PFAPR_M2AP(base, value) (FMC_RMW_PFAPR(base, FMC_PFAPR_M2AP_MASK, FMC_PFAPR_M2AP(value)))</span></div><div class="line"><a name="l28697"></a><span class="lineno">28697</span>&#160;<span class="preprocessor">#define FMC_BWR_PFAPR_M2AP(base, value) (FMC_WR_PFAPR_M2AP(base, value))</span></div><div class="line"><a name="l28698"></a><span class="lineno">28698</span>&#160;</div><div class="line"><a name="l28714"></a><span class="lineno">28714</span>&#160;<span class="preprocessor">#define FMC_RD_PFAPR_M3AP(base) ((FMC_PFAPR_REG(base) &amp; FMC_PFAPR_M3AP_MASK) &gt;&gt; FMC_PFAPR_M3AP_SHIFT)</span></div><div class="line"><a name="l28715"></a><span class="lineno">28715</span>&#160;<span class="preprocessor">#define FMC_BRD_PFAPR_M3AP(base) (FMC_RD_PFAPR_M3AP(base))</span></div><div class="line"><a name="l28716"></a><span class="lineno">28716</span>&#160;</div><div class="line"><a name="l28718"></a><span class="lineno">28718</span>&#160;<span class="preprocessor">#define FMC_WR_PFAPR_M3AP(base, value) (FMC_RMW_PFAPR(base, FMC_PFAPR_M3AP_MASK, FMC_PFAPR_M3AP(value)))</span></div><div class="line"><a name="l28719"></a><span class="lineno">28719</span>&#160;<span class="preprocessor">#define FMC_BWR_PFAPR_M3AP(base, value) (FMC_WR_PFAPR_M3AP(base, value))</span></div><div class="line"><a name="l28720"></a><span class="lineno">28720</span>&#160;</div><div class="line"><a name="l28736"></a><span class="lineno">28736</span>&#160;<span class="preprocessor">#define FMC_RD_PFAPR_M4AP(base) ((FMC_PFAPR_REG(base) &amp; FMC_PFAPR_M4AP_MASK) &gt;&gt; FMC_PFAPR_M4AP_SHIFT)</span></div><div class="line"><a name="l28737"></a><span class="lineno">28737</span>&#160;<span class="preprocessor">#define FMC_BRD_PFAPR_M4AP(base) (FMC_RD_PFAPR_M4AP(base))</span></div><div class="line"><a name="l28738"></a><span class="lineno">28738</span>&#160;</div><div class="line"><a name="l28740"></a><span class="lineno">28740</span>&#160;<span class="preprocessor">#define FMC_WR_PFAPR_M4AP(base, value) (FMC_RMW_PFAPR(base, FMC_PFAPR_M4AP_MASK, FMC_PFAPR_M4AP(value)))</span></div><div class="line"><a name="l28741"></a><span class="lineno">28741</span>&#160;<span class="preprocessor">#define FMC_BWR_PFAPR_M4AP(base, value) (FMC_WR_PFAPR_M4AP(base, value))</span></div><div class="line"><a name="l28742"></a><span class="lineno">28742</span>&#160;</div><div class="line"><a name="l28758"></a><span class="lineno">28758</span>&#160;<span class="preprocessor">#define FMC_RD_PFAPR_M5AP(base) ((FMC_PFAPR_REG(base) &amp; FMC_PFAPR_M5AP_MASK) &gt;&gt; FMC_PFAPR_M5AP_SHIFT)</span></div><div class="line"><a name="l28759"></a><span class="lineno">28759</span>&#160;<span class="preprocessor">#define FMC_BRD_PFAPR_M5AP(base) (FMC_RD_PFAPR_M5AP(base))</span></div><div class="line"><a name="l28760"></a><span class="lineno">28760</span>&#160;</div><div class="line"><a name="l28762"></a><span class="lineno">28762</span>&#160;<span class="preprocessor">#define FMC_WR_PFAPR_M5AP(base, value) (FMC_RMW_PFAPR(base, FMC_PFAPR_M5AP_MASK, FMC_PFAPR_M5AP(value)))</span></div><div class="line"><a name="l28763"></a><span class="lineno">28763</span>&#160;<span class="preprocessor">#define FMC_BWR_PFAPR_M5AP(base, value) (FMC_WR_PFAPR_M5AP(base, value))</span></div><div class="line"><a name="l28764"></a><span class="lineno">28764</span>&#160;</div><div class="line"><a name="l28780"></a><span class="lineno">28780</span>&#160;<span class="preprocessor">#define FMC_RD_PFAPR_M6AP(base) ((FMC_PFAPR_REG(base) &amp; FMC_PFAPR_M6AP_MASK) &gt;&gt; FMC_PFAPR_M6AP_SHIFT)</span></div><div class="line"><a name="l28781"></a><span class="lineno">28781</span>&#160;<span class="preprocessor">#define FMC_BRD_PFAPR_M6AP(base) (FMC_RD_PFAPR_M6AP(base))</span></div><div class="line"><a name="l28782"></a><span class="lineno">28782</span>&#160;</div><div class="line"><a name="l28784"></a><span class="lineno">28784</span>&#160;<span class="preprocessor">#define FMC_WR_PFAPR_M6AP(base, value) (FMC_RMW_PFAPR(base, FMC_PFAPR_M6AP_MASK, FMC_PFAPR_M6AP(value)))</span></div><div class="line"><a name="l28785"></a><span class="lineno">28785</span>&#160;<span class="preprocessor">#define FMC_BWR_PFAPR_M6AP(base, value) (FMC_WR_PFAPR_M6AP(base, value))</span></div><div class="line"><a name="l28786"></a><span class="lineno">28786</span>&#160;</div><div class="line"><a name="l28802"></a><span class="lineno">28802</span>&#160;<span class="preprocessor">#define FMC_RD_PFAPR_M7AP(base) ((FMC_PFAPR_REG(base) &amp; FMC_PFAPR_M7AP_MASK) &gt;&gt; FMC_PFAPR_M7AP_SHIFT)</span></div><div class="line"><a name="l28803"></a><span class="lineno">28803</span>&#160;<span class="preprocessor">#define FMC_BRD_PFAPR_M7AP(base) (FMC_RD_PFAPR_M7AP(base))</span></div><div class="line"><a name="l28804"></a><span class="lineno">28804</span>&#160;</div><div class="line"><a name="l28806"></a><span class="lineno">28806</span>&#160;<span class="preprocessor">#define FMC_WR_PFAPR_M7AP(base, value) (FMC_RMW_PFAPR(base, FMC_PFAPR_M7AP_MASK, FMC_PFAPR_M7AP(value)))</span></div><div class="line"><a name="l28807"></a><span class="lineno">28807</span>&#160;<span class="preprocessor">#define FMC_BWR_PFAPR_M7AP(base, value) (FMC_WR_PFAPR_M7AP(base, value))</span></div><div class="line"><a name="l28808"></a><span class="lineno">28808</span>&#160;</div><div class="line"><a name="l28823"></a><span class="lineno">28823</span>&#160;<span class="preprocessor">#define FMC_RD_PFAPR_M0PFD(base) ((FMC_PFAPR_REG(base) &amp; FMC_PFAPR_M0PFD_MASK) &gt;&gt; FMC_PFAPR_M0PFD_SHIFT)</span></div><div class="line"><a name="l28824"></a><span class="lineno">28824</span>&#160;<span class="preprocessor">#define FMC_BRD_PFAPR_M0PFD(base) (BITBAND_ACCESS32(&amp;FMC_PFAPR_REG(base), FMC_PFAPR_M0PFD_SHIFT))</span></div><div class="line"><a name="l28825"></a><span class="lineno">28825</span>&#160;</div><div class="line"><a name="l28827"></a><span class="lineno">28827</span>&#160;<span class="preprocessor">#define FMC_WR_PFAPR_M0PFD(base, value) (FMC_RMW_PFAPR(base, FMC_PFAPR_M0PFD_MASK, FMC_PFAPR_M0PFD(value)))</span></div><div class="line"><a name="l28828"></a><span class="lineno">28828</span>&#160;<span class="preprocessor">#define FMC_BWR_PFAPR_M0PFD(base, value) (BITBAND_ACCESS32(&amp;FMC_PFAPR_REG(base), FMC_PFAPR_M0PFD_SHIFT) = (value))</span></div><div class="line"><a name="l28829"></a><span class="lineno">28829</span>&#160;</div><div class="line"><a name="l28844"></a><span class="lineno">28844</span>&#160;<span class="preprocessor">#define FMC_RD_PFAPR_M1PFD(base) ((FMC_PFAPR_REG(base) &amp; FMC_PFAPR_M1PFD_MASK) &gt;&gt; FMC_PFAPR_M1PFD_SHIFT)</span></div><div class="line"><a name="l28845"></a><span class="lineno">28845</span>&#160;<span class="preprocessor">#define FMC_BRD_PFAPR_M1PFD(base) (BITBAND_ACCESS32(&amp;FMC_PFAPR_REG(base), FMC_PFAPR_M1PFD_SHIFT))</span></div><div class="line"><a name="l28846"></a><span class="lineno">28846</span>&#160;</div><div class="line"><a name="l28848"></a><span class="lineno">28848</span>&#160;<span class="preprocessor">#define FMC_WR_PFAPR_M1PFD(base, value) (FMC_RMW_PFAPR(base, FMC_PFAPR_M1PFD_MASK, FMC_PFAPR_M1PFD(value)))</span></div><div class="line"><a name="l28849"></a><span class="lineno">28849</span>&#160;<span class="preprocessor">#define FMC_BWR_PFAPR_M1PFD(base, value) (BITBAND_ACCESS32(&amp;FMC_PFAPR_REG(base), FMC_PFAPR_M1PFD_SHIFT) = (value))</span></div><div class="line"><a name="l28850"></a><span class="lineno">28850</span>&#160;</div><div class="line"><a name="l28865"></a><span class="lineno">28865</span>&#160;<span class="preprocessor">#define FMC_RD_PFAPR_M2PFD(base) ((FMC_PFAPR_REG(base) &amp; FMC_PFAPR_M2PFD_MASK) &gt;&gt; FMC_PFAPR_M2PFD_SHIFT)</span></div><div class="line"><a name="l28866"></a><span class="lineno">28866</span>&#160;<span class="preprocessor">#define FMC_BRD_PFAPR_M2PFD(base) (BITBAND_ACCESS32(&amp;FMC_PFAPR_REG(base), FMC_PFAPR_M2PFD_SHIFT))</span></div><div class="line"><a name="l28867"></a><span class="lineno">28867</span>&#160;</div><div class="line"><a name="l28869"></a><span class="lineno">28869</span>&#160;<span class="preprocessor">#define FMC_WR_PFAPR_M2PFD(base, value) (FMC_RMW_PFAPR(base, FMC_PFAPR_M2PFD_MASK, FMC_PFAPR_M2PFD(value)))</span></div><div class="line"><a name="l28870"></a><span class="lineno">28870</span>&#160;<span class="preprocessor">#define FMC_BWR_PFAPR_M2PFD(base, value) (BITBAND_ACCESS32(&amp;FMC_PFAPR_REG(base), FMC_PFAPR_M2PFD_SHIFT) = (value))</span></div><div class="line"><a name="l28871"></a><span class="lineno">28871</span>&#160;</div><div class="line"><a name="l28886"></a><span class="lineno">28886</span>&#160;<span class="preprocessor">#define FMC_RD_PFAPR_M3PFD(base) ((FMC_PFAPR_REG(base) &amp; FMC_PFAPR_M3PFD_MASK) &gt;&gt; FMC_PFAPR_M3PFD_SHIFT)</span></div><div class="line"><a name="l28887"></a><span class="lineno">28887</span>&#160;<span class="preprocessor">#define FMC_BRD_PFAPR_M3PFD(base) (BITBAND_ACCESS32(&amp;FMC_PFAPR_REG(base), FMC_PFAPR_M3PFD_SHIFT))</span></div><div class="line"><a name="l28888"></a><span class="lineno">28888</span>&#160;</div><div class="line"><a name="l28890"></a><span class="lineno">28890</span>&#160;<span class="preprocessor">#define FMC_WR_PFAPR_M3PFD(base, value) (FMC_RMW_PFAPR(base, FMC_PFAPR_M3PFD_MASK, FMC_PFAPR_M3PFD(value)))</span></div><div class="line"><a name="l28891"></a><span class="lineno">28891</span>&#160;<span class="preprocessor">#define FMC_BWR_PFAPR_M3PFD(base, value) (BITBAND_ACCESS32(&amp;FMC_PFAPR_REG(base), FMC_PFAPR_M3PFD_SHIFT) = (value))</span></div><div class="line"><a name="l28892"></a><span class="lineno">28892</span>&#160;</div><div class="line"><a name="l28907"></a><span class="lineno">28907</span>&#160;<span class="preprocessor">#define FMC_RD_PFAPR_M4PFD(base) ((FMC_PFAPR_REG(base) &amp; FMC_PFAPR_M4PFD_MASK) &gt;&gt; FMC_PFAPR_M4PFD_SHIFT)</span></div><div class="line"><a name="l28908"></a><span class="lineno">28908</span>&#160;<span class="preprocessor">#define FMC_BRD_PFAPR_M4PFD(base) (BITBAND_ACCESS32(&amp;FMC_PFAPR_REG(base), FMC_PFAPR_M4PFD_SHIFT))</span></div><div class="line"><a name="l28909"></a><span class="lineno">28909</span>&#160;</div><div class="line"><a name="l28911"></a><span class="lineno">28911</span>&#160;<span class="preprocessor">#define FMC_WR_PFAPR_M4PFD(base, value) (FMC_RMW_PFAPR(base, FMC_PFAPR_M4PFD_MASK, FMC_PFAPR_M4PFD(value)))</span></div><div class="line"><a name="l28912"></a><span class="lineno">28912</span>&#160;<span class="preprocessor">#define FMC_BWR_PFAPR_M4PFD(base, value) (BITBAND_ACCESS32(&amp;FMC_PFAPR_REG(base), FMC_PFAPR_M4PFD_SHIFT) = (value))</span></div><div class="line"><a name="l28913"></a><span class="lineno">28913</span>&#160;</div><div class="line"><a name="l28928"></a><span class="lineno">28928</span>&#160;<span class="preprocessor">#define FMC_RD_PFAPR_M5PFD(base) ((FMC_PFAPR_REG(base) &amp; FMC_PFAPR_M5PFD_MASK) &gt;&gt; FMC_PFAPR_M5PFD_SHIFT)</span></div><div class="line"><a name="l28929"></a><span class="lineno">28929</span>&#160;<span class="preprocessor">#define FMC_BRD_PFAPR_M5PFD(base) (BITBAND_ACCESS32(&amp;FMC_PFAPR_REG(base), FMC_PFAPR_M5PFD_SHIFT))</span></div><div class="line"><a name="l28930"></a><span class="lineno">28930</span>&#160;</div><div class="line"><a name="l28932"></a><span class="lineno">28932</span>&#160;<span class="preprocessor">#define FMC_WR_PFAPR_M5PFD(base, value) (FMC_RMW_PFAPR(base, FMC_PFAPR_M5PFD_MASK, FMC_PFAPR_M5PFD(value)))</span></div><div class="line"><a name="l28933"></a><span class="lineno">28933</span>&#160;<span class="preprocessor">#define FMC_BWR_PFAPR_M5PFD(base, value) (BITBAND_ACCESS32(&amp;FMC_PFAPR_REG(base), FMC_PFAPR_M5PFD_SHIFT) = (value))</span></div><div class="line"><a name="l28934"></a><span class="lineno">28934</span>&#160;</div><div class="line"><a name="l28949"></a><span class="lineno">28949</span>&#160;<span class="preprocessor">#define FMC_RD_PFAPR_M6PFD(base) ((FMC_PFAPR_REG(base) &amp; FMC_PFAPR_M6PFD_MASK) &gt;&gt; FMC_PFAPR_M6PFD_SHIFT)</span></div><div class="line"><a name="l28950"></a><span class="lineno">28950</span>&#160;<span class="preprocessor">#define FMC_BRD_PFAPR_M6PFD(base) (BITBAND_ACCESS32(&amp;FMC_PFAPR_REG(base), FMC_PFAPR_M6PFD_SHIFT))</span></div><div class="line"><a name="l28951"></a><span class="lineno">28951</span>&#160;</div><div class="line"><a name="l28953"></a><span class="lineno">28953</span>&#160;<span class="preprocessor">#define FMC_WR_PFAPR_M6PFD(base, value) (FMC_RMW_PFAPR(base, FMC_PFAPR_M6PFD_MASK, FMC_PFAPR_M6PFD(value)))</span></div><div class="line"><a name="l28954"></a><span class="lineno">28954</span>&#160;<span class="preprocessor">#define FMC_BWR_PFAPR_M6PFD(base, value) (BITBAND_ACCESS32(&amp;FMC_PFAPR_REG(base), FMC_PFAPR_M6PFD_SHIFT) = (value))</span></div><div class="line"><a name="l28955"></a><span class="lineno">28955</span>&#160;</div><div class="line"><a name="l28970"></a><span class="lineno">28970</span>&#160;<span class="preprocessor">#define FMC_RD_PFAPR_M7PFD(base) ((FMC_PFAPR_REG(base) &amp; FMC_PFAPR_M7PFD_MASK) &gt;&gt; FMC_PFAPR_M7PFD_SHIFT)</span></div><div class="line"><a name="l28971"></a><span class="lineno">28971</span>&#160;<span class="preprocessor">#define FMC_BRD_PFAPR_M7PFD(base) (BITBAND_ACCESS32(&amp;FMC_PFAPR_REG(base), FMC_PFAPR_M7PFD_SHIFT))</span></div><div class="line"><a name="l28972"></a><span class="lineno">28972</span>&#160;</div><div class="line"><a name="l28974"></a><span class="lineno">28974</span>&#160;<span class="preprocessor">#define FMC_WR_PFAPR_M7PFD(base, value) (FMC_RMW_PFAPR(base, FMC_PFAPR_M7PFD_MASK, FMC_PFAPR_M7PFD(value)))</span></div><div class="line"><a name="l28975"></a><span class="lineno">28975</span>&#160;<span class="preprocessor">#define FMC_BWR_PFAPR_M7PFD(base, value) (BITBAND_ACCESS32(&amp;FMC_PFAPR_REG(base), FMC_PFAPR_M7PFD_SHIFT) = (value))</span></div><div class="line"><a name="l28976"></a><span class="lineno">28976</span>&#160;</div><div class="line"><a name="l28991"></a><span class="lineno">28991</span>&#160;<span class="preprocessor">#define FMC_RD_PFB0CR(base)      (FMC_PFB0CR_REG(base))</span></div><div class="line"><a name="l28992"></a><span class="lineno">28992</span>&#160;<span class="preprocessor">#define FMC_WR_PFB0CR(base, value) (FMC_PFB0CR_REG(base) = (value))</span></div><div class="line"><a name="l28993"></a><span class="lineno">28993</span>&#160;<span class="preprocessor">#define FMC_RMW_PFB0CR(base, mask, value) (FMC_WR_PFB0CR(base, (FMC_RD_PFB0CR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l28994"></a><span class="lineno">28994</span>&#160;<span class="preprocessor">#define FMC_SET_PFB0CR(base, value) (FMC_WR_PFB0CR(base, FMC_RD_PFB0CR(base) |  (value)))</span></div><div class="line"><a name="l28995"></a><span class="lineno">28995</span>&#160;<span class="preprocessor">#define FMC_CLR_PFB0CR(base, value) (FMC_WR_PFB0CR(base, FMC_RD_PFB0CR(base) &amp; ~(value)))</span></div><div class="line"><a name="l28996"></a><span class="lineno">28996</span>&#160;<span class="preprocessor">#define FMC_TOG_PFB0CR(base, value) (FMC_WR_PFB0CR(base, FMC_RD_PFB0CR(base) ^  (value)))</span></div><div class="line"><a name="l28997"></a><span class="lineno">28997</span>&#160;</div><div class="line"><a name="l28999"></a><span class="lineno">28999</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l29000"></a><span class="lineno">29000</span>&#160;<span class="comment"> * Constants &amp; macros for individual FMC_PFB0CR bitfields</span></div><div class="line"><a name="l29001"></a><span class="lineno">29001</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l29002"></a><span class="lineno">29002</span>&#160;</div><div class="line"><a name="l29016"></a><span class="lineno">29016</span>&#160;<span class="preprocessor">#define FMC_RD_PFB0CR_B0SEBE(base) ((FMC_PFB0CR_REG(base) &amp; FMC_PFB0CR_B0SEBE_MASK) &gt;&gt; FMC_PFB0CR_B0SEBE_SHIFT)</span></div><div class="line"><a name="l29017"></a><span class="lineno">29017</span>&#160;<span class="preprocessor">#define FMC_BRD_PFB0CR_B0SEBE(base) (BITBAND_ACCESS32(&amp;FMC_PFB0CR_REG(base), FMC_PFB0CR_B0SEBE_SHIFT))</span></div><div class="line"><a name="l29018"></a><span class="lineno">29018</span>&#160;</div><div class="line"><a name="l29020"></a><span class="lineno">29020</span>&#160;<span class="preprocessor">#define FMC_WR_PFB0CR_B0SEBE(base, value) (FMC_RMW_PFB0CR(base, FMC_PFB0CR_B0SEBE_MASK, FMC_PFB0CR_B0SEBE(value)))</span></div><div class="line"><a name="l29021"></a><span class="lineno">29021</span>&#160;<span class="preprocessor">#define FMC_BWR_PFB0CR_B0SEBE(base, value) (BITBAND_ACCESS32(&amp;FMC_PFB0CR_REG(base), FMC_PFB0CR_B0SEBE_SHIFT) = (value))</span></div><div class="line"><a name="l29022"></a><span class="lineno">29022</span>&#160;</div><div class="line"><a name="l29036"></a><span class="lineno">29036</span>&#160;<span class="preprocessor">#define FMC_RD_PFB0CR_B0IPE(base) ((FMC_PFB0CR_REG(base) &amp; FMC_PFB0CR_B0IPE_MASK) &gt;&gt; FMC_PFB0CR_B0IPE_SHIFT)</span></div><div class="line"><a name="l29037"></a><span class="lineno">29037</span>&#160;<span class="preprocessor">#define FMC_BRD_PFB0CR_B0IPE(base) (BITBAND_ACCESS32(&amp;FMC_PFB0CR_REG(base), FMC_PFB0CR_B0IPE_SHIFT))</span></div><div class="line"><a name="l29038"></a><span class="lineno">29038</span>&#160;</div><div class="line"><a name="l29040"></a><span class="lineno">29040</span>&#160;<span class="preprocessor">#define FMC_WR_PFB0CR_B0IPE(base, value) (FMC_RMW_PFB0CR(base, FMC_PFB0CR_B0IPE_MASK, FMC_PFB0CR_B0IPE(value)))</span></div><div class="line"><a name="l29041"></a><span class="lineno">29041</span>&#160;<span class="preprocessor">#define FMC_BWR_PFB0CR_B0IPE(base, value) (BITBAND_ACCESS32(&amp;FMC_PFB0CR_REG(base), FMC_PFB0CR_B0IPE_SHIFT) = (value))</span></div><div class="line"><a name="l29042"></a><span class="lineno">29042</span>&#160;</div><div class="line"><a name="l29056"></a><span class="lineno">29056</span>&#160;<span class="preprocessor">#define FMC_RD_PFB0CR_B0DPE(base) ((FMC_PFB0CR_REG(base) &amp; FMC_PFB0CR_B0DPE_MASK) &gt;&gt; FMC_PFB0CR_B0DPE_SHIFT)</span></div><div class="line"><a name="l29057"></a><span class="lineno">29057</span>&#160;<span class="preprocessor">#define FMC_BRD_PFB0CR_B0DPE(base) (BITBAND_ACCESS32(&amp;FMC_PFB0CR_REG(base), FMC_PFB0CR_B0DPE_SHIFT))</span></div><div class="line"><a name="l29058"></a><span class="lineno">29058</span>&#160;</div><div class="line"><a name="l29060"></a><span class="lineno">29060</span>&#160;<span class="preprocessor">#define FMC_WR_PFB0CR_B0DPE(base, value) (FMC_RMW_PFB0CR(base, FMC_PFB0CR_B0DPE_MASK, FMC_PFB0CR_B0DPE(value)))</span></div><div class="line"><a name="l29061"></a><span class="lineno">29061</span>&#160;<span class="preprocessor">#define FMC_BWR_PFB0CR_B0DPE(base, value) (BITBAND_ACCESS32(&amp;FMC_PFB0CR_REG(base), FMC_PFB0CR_B0DPE_SHIFT) = (value))</span></div><div class="line"><a name="l29062"></a><span class="lineno">29062</span>&#160;</div><div class="line"><a name="l29075"></a><span class="lineno">29075</span>&#160;<span class="preprocessor">#define FMC_RD_PFB0CR_B0ICE(base) ((FMC_PFB0CR_REG(base) &amp; FMC_PFB0CR_B0ICE_MASK) &gt;&gt; FMC_PFB0CR_B0ICE_SHIFT)</span></div><div class="line"><a name="l29076"></a><span class="lineno">29076</span>&#160;<span class="preprocessor">#define FMC_BRD_PFB0CR_B0ICE(base) (BITBAND_ACCESS32(&amp;FMC_PFB0CR_REG(base), FMC_PFB0CR_B0ICE_SHIFT))</span></div><div class="line"><a name="l29077"></a><span class="lineno">29077</span>&#160;</div><div class="line"><a name="l29079"></a><span class="lineno">29079</span>&#160;<span class="preprocessor">#define FMC_WR_PFB0CR_B0ICE(base, value) (FMC_RMW_PFB0CR(base, FMC_PFB0CR_B0ICE_MASK, FMC_PFB0CR_B0ICE(value)))</span></div><div class="line"><a name="l29080"></a><span class="lineno">29080</span>&#160;<span class="preprocessor">#define FMC_BWR_PFB0CR_B0ICE(base, value) (BITBAND_ACCESS32(&amp;FMC_PFB0CR_REG(base), FMC_PFB0CR_B0ICE_SHIFT) = (value))</span></div><div class="line"><a name="l29081"></a><span class="lineno">29081</span>&#160;</div><div class="line"><a name="l29094"></a><span class="lineno">29094</span>&#160;<span class="preprocessor">#define FMC_RD_PFB0CR_B0DCE(base) ((FMC_PFB0CR_REG(base) &amp; FMC_PFB0CR_B0DCE_MASK) &gt;&gt; FMC_PFB0CR_B0DCE_SHIFT)</span></div><div class="line"><a name="l29095"></a><span class="lineno">29095</span>&#160;<span class="preprocessor">#define FMC_BRD_PFB0CR_B0DCE(base) (BITBAND_ACCESS32(&amp;FMC_PFB0CR_REG(base), FMC_PFB0CR_B0DCE_SHIFT))</span></div><div class="line"><a name="l29096"></a><span class="lineno">29096</span>&#160;</div><div class="line"><a name="l29098"></a><span class="lineno">29098</span>&#160;<span class="preprocessor">#define FMC_WR_PFB0CR_B0DCE(base, value) (FMC_RMW_PFB0CR(base, FMC_PFB0CR_B0DCE_MASK, FMC_PFB0CR_B0DCE(value)))</span></div><div class="line"><a name="l29099"></a><span class="lineno">29099</span>&#160;<span class="preprocessor">#define FMC_BWR_PFB0CR_B0DCE(base, value) (BITBAND_ACCESS32(&amp;FMC_PFB0CR_REG(base), FMC_PFB0CR_B0DCE_SHIFT) = (value))</span></div><div class="line"><a name="l29100"></a><span class="lineno">29100</span>&#160;</div><div class="line"><a name="l29117"></a><span class="lineno">29117</span>&#160;<span class="preprocessor">#define FMC_RD_PFB0CR_CRC(base) ((FMC_PFB0CR_REG(base) &amp; FMC_PFB0CR_CRC_MASK) &gt;&gt; FMC_PFB0CR_CRC_SHIFT)</span></div><div class="line"><a name="l29118"></a><span class="lineno">29118</span>&#160;<span class="preprocessor">#define FMC_BRD_PFB0CR_CRC(base) (FMC_RD_PFB0CR_CRC(base))</span></div><div class="line"><a name="l29119"></a><span class="lineno">29119</span>&#160;</div><div class="line"><a name="l29121"></a><span class="lineno">29121</span>&#160;<span class="preprocessor">#define FMC_WR_PFB0CR_CRC(base, value) (FMC_RMW_PFB0CR(base, FMC_PFB0CR_CRC_MASK, FMC_PFB0CR_CRC(value)))</span></div><div class="line"><a name="l29122"></a><span class="lineno">29122</span>&#160;<span class="preprocessor">#define FMC_BWR_PFB0CR_CRC(base, value) (FMC_WR_PFB0CR_CRC(base, value))</span></div><div class="line"><a name="l29123"></a><span class="lineno">29123</span>&#160;</div><div class="line"><a name="l29138"></a><span class="lineno">29138</span>&#160;<span class="preprocessor">#define FMC_RD_PFB0CR_B0MW(base) ((FMC_PFB0CR_REG(base) &amp; FMC_PFB0CR_B0MW_MASK) &gt;&gt; FMC_PFB0CR_B0MW_SHIFT)</span></div><div class="line"><a name="l29139"></a><span class="lineno">29139</span>&#160;<span class="preprocessor">#define FMC_BRD_PFB0CR_B0MW(base) (FMC_RD_PFB0CR_B0MW(base))</span></div><div class="line"><a name="l29140"></a><span class="lineno">29140</span>&#160;</div><div class="line"><a name="l29156"></a><span class="lineno">29156</span>&#160;<span class="preprocessor">#define FMC_WR_PFB0CR_S_B_INV(base, value) (FMC_RMW_PFB0CR(base, FMC_PFB0CR_S_B_INV_MASK, FMC_PFB0CR_S_B_INV(value)))</span></div><div class="line"><a name="l29157"></a><span class="lineno">29157</span>&#160;<span class="preprocessor">#define FMC_BWR_PFB0CR_S_B_INV(base, value) (BITBAND_ACCESS32(&amp;FMC_PFB0CR_REG(base), FMC_PFB0CR_S_B_INV_SHIFT) = (value))</span></div><div class="line"><a name="l29158"></a><span class="lineno">29158</span>&#160;</div><div class="line"><a name="l29180"></a><span class="lineno">29180</span>&#160;<span class="preprocessor">#define FMC_WR_PFB0CR_CINV_WAY(base, value) (FMC_RMW_PFB0CR(base, FMC_PFB0CR_CINV_WAY_MASK, FMC_PFB0CR_CINV_WAY(value)))</span></div><div class="line"><a name="l29181"></a><span class="lineno">29181</span>&#160;<span class="preprocessor">#define FMC_BWR_PFB0CR_CINV_WAY(base, value) (FMC_WR_PFB0CR_CINV_WAY(base, value))</span></div><div class="line"><a name="l29182"></a><span class="lineno">29182</span>&#160;</div><div class="line"><a name="l29197"></a><span class="lineno">29197</span>&#160;<span class="preprocessor">#define FMC_RD_PFB0CR_CLCK_WAY(base) ((FMC_PFB0CR_REG(base) &amp; FMC_PFB0CR_CLCK_WAY_MASK) &gt;&gt; FMC_PFB0CR_CLCK_WAY_SHIFT)</span></div><div class="line"><a name="l29198"></a><span class="lineno">29198</span>&#160;<span class="preprocessor">#define FMC_BRD_PFB0CR_CLCK_WAY(base) (FMC_RD_PFB0CR_CLCK_WAY(base))</span></div><div class="line"><a name="l29199"></a><span class="lineno">29199</span>&#160;</div><div class="line"><a name="l29201"></a><span class="lineno">29201</span>&#160;<span class="preprocessor">#define FMC_WR_PFB0CR_CLCK_WAY(base, value) (FMC_RMW_PFB0CR(base, FMC_PFB0CR_CLCK_WAY_MASK, FMC_PFB0CR_CLCK_WAY(value)))</span></div><div class="line"><a name="l29202"></a><span class="lineno">29202</span>&#160;<span class="preprocessor">#define FMC_BWR_PFB0CR_CLCK_WAY(base, value) (FMC_WR_PFB0CR_CLCK_WAY(base, value))</span></div><div class="line"><a name="l29203"></a><span class="lineno">29203</span>&#160;</div><div class="line"><a name="l29217"></a><span class="lineno">29217</span>&#160;<span class="preprocessor">#define FMC_RD_PFB0CR_B0RWSC(base) ((FMC_PFB0CR_REG(base) &amp; FMC_PFB0CR_B0RWSC_MASK) &gt;&gt; FMC_PFB0CR_B0RWSC_SHIFT)</span></div><div class="line"><a name="l29218"></a><span class="lineno">29218</span>&#160;<span class="preprocessor">#define FMC_BRD_PFB0CR_B0RWSC(base) (FMC_RD_PFB0CR_B0RWSC(base))</span></div><div class="line"><a name="l29219"></a><span class="lineno">29219</span>&#160;</div><div class="line"><a name="l29237"></a><span class="lineno">29237</span>&#160;<span class="preprocessor">#define FMC_RD_PFB1CR(base)      (FMC_PFB1CR_REG(base))</span></div><div class="line"><a name="l29238"></a><span class="lineno">29238</span>&#160;<span class="preprocessor">#define FMC_WR_PFB1CR(base, value) (FMC_PFB1CR_REG(base) = (value))</span></div><div class="line"><a name="l29239"></a><span class="lineno">29239</span>&#160;<span class="preprocessor">#define FMC_RMW_PFB1CR(base, mask, value) (FMC_WR_PFB1CR(base, (FMC_RD_PFB1CR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l29240"></a><span class="lineno">29240</span>&#160;<span class="preprocessor">#define FMC_SET_PFB1CR(base, value) (FMC_WR_PFB1CR(base, FMC_RD_PFB1CR(base) |  (value)))</span></div><div class="line"><a name="l29241"></a><span class="lineno">29241</span>&#160;<span class="preprocessor">#define FMC_CLR_PFB1CR(base, value) (FMC_WR_PFB1CR(base, FMC_RD_PFB1CR(base) &amp; ~(value)))</span></div><div class="line"><a name="l29242"></a><span class="lineno">29242</span>&#160;<span class="preprocessor">#define FMC_TOG_PFB1CR(base, value) (FMC_WR_PFB1CR(base, FMC_RD_PFB1CR(base) ^  (value)))</span></div><div class="line"><a name="l29243"></a><span class="lineno">29243</span>&#160;</div><div class="line"><a name="l29245"></a><span class="lineno">29245</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l29246"></a><span class="lineno">29246</span>&#160;<span class="comment"> * Constants &amp; macros for individual FMC_PFB1CR bitfields</span></div><div class="line"><a name="l29247"></a><span class="lineno">29247</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l29248"></a><span class="lineno">29248</span>&#160;</div><div class="line"><a name="l29262"></a><span class="lineno">29262</span>&#160;<span class="preprocessor">#define FMC_RD_PFB1CR_B1SEBE(base) ((FMC_PFB1CR_REG(base) &amp; FMC_PFB1CR_B1SEBE_MASK) &gt;&gt; FMC_PFB1CR_B1SEBE_SHIFT)</span></div><div class="line"><a name="l29263"></a><span class="lineno">29263</span>&#160;<span class="preprocessor">#define FMC_BRD_PFB1CR_B1SEBE(base) (BITBAND_ACCESS32(&amp;FMC_PFB1CR_REG(base), FMC_PFB1CR_B1SEBE_SHIFT))</span></div><div class="line"><a name="l29264"></a><span class="lineno">29264</span>&#160;</div><div class="line"><a name="l29266"></a><span class="lineno">29266</span>&#160;<span class="preprocessor">#define FMC_WR_PFB1CR_B1SEBE(base, value) (FMC_RMW_PFB1CR(base, FMC_PFB1CR_B1SEBE_MASK, FMC_PFB1CR_B1SEBE(value)))</span></div><div class="line"><a name="l29267"></a><span class="lineno">29267</span>&#160;<span class="preprocessor">#define FMC_BWR_PFB1CR_B1SEBE(base, value) (BITBAND_ACCESS32(&amp;FMC_PFB1CR_REG(base), FMC_PFB1CR_B1SEBE_SHIFT) = (value))</span></div><div class="line"><a name="l29268"></a><span class="lineno">29268</span>&#160;</div><div class="line"><a name="l29282"></a><span class="lineno">29282</span>&#160;<span class="preprocessor">#define FMC_RD_PFB1CR_B1IPE(base) ((FMC_PFB1CR_REG(base) &amp; FMC_PFB1CR_B1IPE_MASK) &gt;&gt; FMC_PFB1CR_B1IPE_SHIFT)</span></div><div class="line"><a name="l29283"></a><span class="lineno">29283</span>&#160;<span class="preprocessor">#define FMC_BRD_PFB1CR_B1IPE(base) (BITBAND_ACCESS32(&amp;FMC_PFB1CR_REG(base), FMC_PFB1CR_B1IPE_SHIFT))</span></div><div class="line"><a name="l29284"></a><span class="lineno">29284</span>&#160;</div><div class="line"><a name="l29286"></a><span class="lineno">29286</span>&#160;<span class="preprocessor">#define FMC_WR_PFB1CR_B1IPE(base, value) (FMC_RMW_PFB1CR(base, FMC_PFB1CR_B1IPE_MASK, FMC_PFB1CR_B1IPE(value)))</span></div><div class="line"><a name="l29287"></a><span class="lineno">29287</span>&#160;<span class="preprocessor">#define FMC_BWR_PFB1CR_B1IPE(base, value) (BITBAND_ACCESS32(&amp;FMC_PFB1CR_REG(base), FMC_PFB1CR_B1IPE_SHIFT) = (value))</span></div><div class="line"><a name="l29288"></a><span class="lineno">29288</span>&#160;</div><div class="line"><a name="l29302"></a><span class="lineno">29302</span>&#160;<span class="preprocessor">#define FMC_RD_PFB1CR_B1DPE(base) ((FMC_PFB1CR_REG(base) &amp; FMC_PFB1CR_B1DPE_MASK) &gt;&gt; FMC_PFB1CR_B1DPE_SHIFT)</span></div><div class="line"><a name="l29303"></a><span class="lineno">29303</span>&#160;<span class="preprocessor">#define FMC_BRD_PFB1CR_B1DPE(base) (BITBAND_ACCESS32(&amp;FMC_PFB1CR_REG(base), FMC_PFB1CR_B1DPE_SHIFT))</span></div><div class="line"><a name="l29304"></a><span class="lineno">29304</span>&#160;</div><div class="line"><a name="l29306"></a><span class="lineno">29306</span>&#160;<span class="preprocessor">#define FMC_WR_PFB1CR_B1DPE(base, value) (FMC_RMW_PFB1CR(base, FMC_PFB1CR_B1DPE_MASK, FMC_PFB1CR_B1DPE(value)))</span></div><div class="line"><a name="l29307"></a><span class="lineno">29307</span>&#160;<span class="preprocessor">#define FMC_BWR_PFB1CR_B1DPE(base, value) (BITBAND_ACCESS32(&amp;FMC_PFB1CR_REG(base), FMC_PFB1CR_B1DPE_SHIFT) = (value))</span></div><div class="line"><a name="l29308"></a><span class="lineno">29308</span>&#160;</div><div class="line"><a name="l29321"></a><span class="lineno">29321</span>&#160;<span class="preprocessor">#define FMC_RD_PFB1CR_B1ICE(base) ((FMC_PFB1CR_REG(base) &amp; FMC_PFB1CR_B1ICE_MASK) &gt;&gt; FMC_PFB1CR_B1ICE_SHIFT)</span></div><div class="line"><a name="l29322"></a><span class="lineno">29322</span>&#160;<span class="preprocessor">#define FMC_BRD_PFB1CR_B1ICE(base) (BITBAND_ACCESS32(&amp;FMC_PFB1CR_REG(base), FMC_PFB1CR_B1ICE_SHIFT))</span></div><div class="line"><a name="l29323"></a><span class="lineno">29323</span>&#160;</div><div class="line"><a name="l29325"></a><span class="lineno">29325</span>&#160;<span class="preprocessor">#define FMC_WR_PFB1CR_B1ICE(base, value) (FMC_RMW_PFB1CR(base, FMC_PFB1CR_B1ICE_MASK, FMC_PFB1CR_B1ICE(value)))</span></div><div class="line"><a name="l29326"></a><span class="lineno">29326</span>&#160;<span class="preprocessor">#define FMC_BWR_PFB1CR_B1ICE(base, value) (BITBAND_ACCESS32(&amp;FMC_PFB1CR_REG(base), FMC_PFB1CR_B1ICE_SHIFT) = (value))</span></div><div class="line"><a name="l29327"></a><span class="lineno">29327</span>&#160;</div><div class="line"><a name="l29340"></a><span class="lineno">29340</span>&#160;<span class="preprocessor">#define FMC_RD_PFB1CR_B1DCE(base) ((FMC_PFB1CR_REG(base) &amp; FMC_PFB1CR_B1DCE_MASK) &gt;&gt; FMC_PFB1CR_B1DCE_SHIFT)</span></div><div class="line"><a name="l29341"></a><span class="lineno">29341</span>&#160;<span class="preprocessor">#define FMC_BRD_PFB1CR_B1DCE(base) (BITBAND_ACCESS32(&amp;FMC_PFB1CR_REG(base), FMC_PFB1CR_B1DCE_SHIFT))</span></div><div class="line"><a name="l29342"></a><span class="lineno">29342</span>&#160;</div><div class="line"><a name="l29344"></a><span class="lineno">29344</span>&#160;<span class="preprocessor">#define FMC_WR_PFB1CR_B1DCE(base, value) (FMC_RMW_PFB1CR(base, FMC_PFB1CR_B1DCE_MASK, FMC_PFB1CR_B1DCE(value)))</span></div><div class="line"><a name="l29345"></a><span class="lineno">29345</span>&#160;<span class="preprocessor">#define FMC_BWR_PFB1CR_B1DCE(base, value) (BITBAND_ACCESS32(&amp;FMC_PFB1CR_REG(base), FMC_PFB1CR_B1DCE_SHIFT) = (value))</span></div><div class="line"><a name="l29346"></a><span class="lineno">29346</span>&#160;</div><div class="line"><a name="l29361"></a><span class="lineno">29361</span>&#160;<span class="preprocessor">#define FMC_RD_PFB1CR_B1MW(base) ((FMC_PFB1CR_REG(base) &amp; FMC_PFB1CR_B1MW_MASK) &gt;&gt; FMC_PFB1CR_B1MW_SHIFT)</span></div><div class="line"><a name="l29362"></a><span class="lineno">29362</span>&#160;<span class="preprocessor">#define FMC_BRD_PFB1CR_B1MW(base) (FMC_RD_PFB1CR_B1MW(base))</span></div><div class="line"><a name="l29363"></a><span class="lineno">29363</span>&#160;</div><div class="line"><a name="l29377"></a><span class="lineno">29377</span>&#160;<span class="preprocessor">#define FMC_RD_PFB1CR_B1RWSC(base) ((FMC_PFB1CR_REG(base) &amp; FMC_PFB1CR_B1RWSC_MASK) &gt;&gt; FMC_PFB1CR_B1RWSC_SHIFT)</span></div><div class="line"><a name="l29378"></a><span class="lineno">29378</span>&#160;<span class="preprocessor">#define FMC_BRD_PFB1CR_B1RWSC(base) (FMC_RD_PFB1CR_B1RWSC(base))</span></div><div class="line"><a name="l29379"></a><span class="lineno">29379</span>&#160;</div><div class="line"><a name="l29399"></a><span class="lineno">29399</span>&#160;<span class="preprocessor">#define FMC_RD_TAGVDW0S(base, index) (FMC_TAGVDW0S_REG(base, index))</span></div><div class="line"><a name="l29400"></a><span class="lineno">29400</span>&#160;<span class="preprocessor">#define FMC_WR_TAGVDW0S(base, index, value) (FMC_TAGVDW0S_REG(base, index) = (value))</span></div><div class="line"><a name="l29401"></a><span class="lineno">29401</span>&#160;<span class="preprocessor">#define FMC_RMW_TAGVDW0S(base, index, mask, value) (FMC_WR_TAGVDW0S(base, index, (FMC_RD_TAGVDW0S(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l29402"></a><span class="lineno">29402</span>&#160;<span class="preprocessor">#define FMC_SET_TAGVDW0S(base, index, value) (FMC_WR_TAGVDW0S(base, index, FMC_RD_TAGVDW0S(base, index) |  (value)))</span></div><div class="line"><a name="l29403"></a><span class="lineno">29403</span>&#160;<span class="preprocessor">#define FMC_CLR_TAGVDW0S(base, index, value) (FMC_WR_TAGVDW0S(base, index, FMC_RD_TAGVDW0S(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l29404"></a><span class="lineno">29404</span>&#160;<span class="preprocessor">#define FMC_TOG_TAGVDW0S(base, index, value) (FMC_WR_TAGVDW0S(base, index, FMC_RD_TAGVDW0S(base, index) ^  (value)))</span></div><div class="line"><a name="l29405"></a><span class="lineno">29405</span>&#160;</div><div class="line"><a name="l29407"></a><span class="lineno">29407</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l29408"></a><span class="lineno">29408</span>&#160;<span class="comment"> * Constants &amp; macros for individual FMC_TAGVDW0S bitfields</span></div><div class="line"><a name="l29409"></a><span class="lineno">29409</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l29410"></a><span class="lineno">29410</span>&#160;</div><div class="line"><a name="l29416"></a><span class="lineno">29416</span>&#160;<span class="preprocessor">#define FMC_RD_TAGVDW0S_valid(base, index) ((FMC_TAGVDW0S_REG(base, index) &amp; FMC_TAGVDW0S_valid_MASK) &gt;&gt; FMC_TAGVDW0S_valid_SHIFT)</span></div><div class="line"><a name="l29417"></a><span class="lineno">29417</span>&#160;<span class="preprocessor">#define FMC_BRD_TAGVDW0S_valid(base, index) (BITBAND_ACCESS32(&amp;FMC_TAGVDW0S_REG(base, index), FMC_TAGVDW0S_valid_SHIFT))</span></div><div class="line"><a name="l29418"></a><span class="lineno">29418</span>&#160;</div><div class="line"><a name="l29420"></a><span class="lineno">29420</span>&#160;<span class="preprocessor">#define FMC_WR_TAGVDW0S_valid(base, index, value) (FMC_RMW_TAGVDW0S(base, index, FMC_TAGVDW0S_valid_MASK, FMC_TAGVDW0S_valid(value)))</span></div><div class="line"><a name="l29421"></a><span class="lineno">29421</span>&#160;<span class="preprocessor">#define FMC_BWR_TAGVDW0S_valid(base, index, value) (BITBAND_ACCESS32(&amp;FMC_TAGVDW0S_REG(base, index), FMC_TAGVDW0S_valid_SHIFT) = (value))</span></div><div class="line"><a name="l29422"></a><span class="lineno">29422</span>&#160;</div><div class="line"><a name="l29429"></a><span class="lineno">29429</span>&#160;<span class="preprocessor">#define FMC_RD_TAGVDW0S_tag(base, index) ((FMC_TAGVDW0S_REG(base, index) &amp; FMC_TAGVDW0S_tag_MASK) &gt;&gt; FMC_TAGVDW0S_tag_SHIFT)</span></div><div class="line"><a name="l29430"></a><span class="lineno">29430</span>&#160;<span class="preprocessor">#define FMC_BRD_TAGVDW0S_tag(base, index) (FMC_RD_TAGVDW0S_tag(base, index))</span></div><div class="line"><a name="l29431"></a><span class="lineno">29431</span>&#160;</div><div class="line"><a name="l29433"></a><span class="lineno">29433</span>&#160;<span class="preprocessor">#define FMC_WR_TAGVDW0S_tag(base, index, value) (FMC_RMW_TAGVDW0S(base, index, FMC_TAGVDW0S_tag_MASK, FMC_TAGVDW0S_tag(value)))</span></div><div class="line"><a name="l29434"></a><span class="lineno">29434</span>&#160;<span class="preprocessor">#define FMC_BWR_TAGVDW0S_tag(base, index, value) (FMC_WR_TAGVDW0S_tag(base, index, value))</span></div><div class="line"><a name="l29435"></a><span class="lineno">29435</span>&#160;</div><div class="line"><a name="l29455"></a><span class="lineno">29455</span>&#160;<span class="preprocessor">#define FMC_RD_TAGVDW1S(base, index) (FMC_TAGVDW1S_REG(base, index))</span></div><div class="line"><a name="l29456"></a><span class="lineno">29456</span>&#160;<span class="preprocessor">#define FMC_WR_TAGVDW1S(base, index, value) (FMC_TAGVDW1S_REG(base, index) = (value))</span></div><div class="line"><a name="l29457"></a><span class="lineno">29457</span>&#160;<span class="preprocessor">#define FMC_RMW_TAGVDW1S(base, index, mask, value) (FMC_WR_TAGVDW1S(base, index, (FMC_RD_TAGVDW1S(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l29458"></a><span class="lineno">29458</span>&#160;<span class="preprocessor">#define FMC_SET_TAGVDW1S(base, index, value) (FMC_WR_TAGVDW1S(base, index, FMC_RD_TAGVDW1S(base, index) |  (value)))</span></div><div class="line"><a name="l29459"></a><span class="lineno">29459</span>&#160;<span class="preprocessor">#define FMC_CLR_TAGVDW1S(base, index, value) (FMC_WR_TAGVDW1S(base, index, FMC_RD_TAGVDW1S(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l29460"></a><span class="lineno">29460</span>&#160;<span class="preprocessor">#define FMC_TOG_TAGVDW1S(base, index, value) (FMC_WR_TAGVDW1S(base, index, FMC_RD_TAGVDW1S(base, index) ^  (value)))</span></div><div class="line"><a name="l29461"></a><span class="lineno">29461</span>&#160;</div><div class="line"><a name="l29463"></a><span class="lineno">29463</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l29464"></a><span class="lineno">29464</span>&#160;<span class="comment"> * Constants &amp; macros for individual FMC_TAGVDW1S bitfields</span></div><div class="line"><a name="l29465"></a><span class="lineno">29465</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l29466"></a><span class="lineno">29466</span>&#160;</div><div class="line"><a name="l29472"></a><span class="lineno">29472</span>&#160;<span class="preprocessor">#define FMC_RD_TAGVDW1S_valid(base, index) ((FMC_TAGVDW1S_REG(base, index) &amp; FMC_TAGVDW1S_valid_MASK) &gt;&gt; FMC_TAGVDW1S_valid_SHIFT)</span></div><div class="line"><a name="l29473"></a><span class="lineno">29473</span>&#160;<span class="preprocessor">#define FMC_BRD_TAGVDW1S_valid(base, index) (BITBAND_ACCESS32(&amp;FMC_TAGVDW1S_REG(base, index), FMC_TAGVDW1S_valid_SHIFT))</span></div><div class="line"><a name="l29474"></a><span class="lineno">29474</span>&#160;</div><div class="line"><a name="l29476"></a><span class="lineno">29476</span>&#160;<span class="preprocessor">#define FMC_WR_TAGVDW1S_valid(base, index, value) (FMC_RMW_TAGVDW1S(base, index, FMC_TAGVDW1S_valid_MASK, FMC_TAGVDW1S_valid(value)))</span></div><div class="line"><a name="l29477"></a><span class="lineno">29477</span>&#160;<span class="preprocessor">#define FMC_BWR_TAGVDW1S_valid(base, index, value) (BITBAND_ACCESS32(&amp;FMC_TAGVDW1S_REG(base, index), FMC_TAGVDW1S_valid_SHIFT) = (value))</span></div><div class="line"><a name="l29478"></a><span class="lineno">29478</span>&#160;</div><div class="line"><a name="l29485"></a><span class="lineno">29485</span>&#160;<span class="preprocessor">#define FMC_RD_TAGVDW1S_tag(base, index) ((FMC_TAGVDW1S_REG(base, index) &amp; FMC_TAGVDW1S_tag_MASK) &gt;&gt; FMC_TAGVDW1S_tag_SHIFT)</span></div><div class="line"><a name="l29486"></a><span class="lineno">29486</span>&#160;<span class="preprocessor">#define FMC_BRD_TAGVDW1S_tag(base, index) (FMC_RD_TAGVDW1S_tag(base, index))</span></div><div class="line"><a name="l29487"></a><span class="lineno">29487</span>&#160;</div><div class="line"><a name="l29489"></a><span class="lineno">29489</span>&#160;<span class="preprocessor">#define FMC_WR_TAGVDW1S_tag(base, index, value) (FMC_RMW_TAGVDW1S(base, index, FMC_TAGVDW1S_tag_MASK, FMC_TAGVDW1S_tag(value)))</span></div><div class="line"><a name="l29490"></a><span class="lineno">29490</span>&#160;<span class="preprocessor">#define FMC_BWR_TAGVDW1S_tag(base, index, value) (FMC_WR_TAGVDW1S_tag(base, index, value))</span></div><div class="line"><a name="l29491"></a><span class="lineno">29491</span>&#160;</div><div class="line"><a name="l29511"></a><span class="lineno">29511</span>&#160;<span class="preprocessor">#define FMC_RD_TAGVDW2S(base, index) (FMC_TAGVDW2S_REG(base, index))</span></div><div class="line"><a name="l29512"></a><span class="lineno">29512</span>&#160;<span class="preprocessor">#define FMC_WR_TAGVDW2S(base, index, value) (FMC_TAGVDW2S_REG(base, index) = (value))</span></div><div class="line"><a name="l29513"></a><span class="lineno">29513</span>&#160;<span class="preprocessor">#define FMC_RMW_TAGVDW2S(base, index, mask, value) (FMC_WR_TAGVDW2S(base, index, (FMC_RD_TAGVDW2S(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l29514"></a><span class="lineno">29514</span>&#160;<span class="preprocessor">#define FMC_SET_TAGVDW2S(base, index, value) (FMC_WR_TAGVDW2S(base, index, FMC_RD_TAGVDW2S(base, index) |  (value)))</span></div><div class="line"><a name="l29515"></a><span class="lineno">29515</span>&#160;<span class="preprocessor">#define FMC_CLR_TAGVDW2S(base, index, value) (FMC_WR_TAGVDW2S(base, index, FMC_RD_TAGVDW2S(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l29516"></a><span class="lineno">29516</span>&#160;<span class="preprocessor">#define FMC_TOG_TAGVDW2S(base, index, value) (FMC_WR_TAGVDW2S(base, index, FMC_RD_TAGVDW2S(base, index) ^  (value)))</span></div><div class="line"><a name="l29517"></a><span class="lineno">29517</span>&#160;</div><div class="line"><a name="l29519"></a><span class="lineno">29519</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l29520"></a><span class="lineno">29520</span>&#160;<span class="comment"> * Constants &amp; macros for individual FMC_TAGVDW2S bitfields</span></div><div class="line"><a name="l29521"></a><span class="lineno">29521</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l29522"></a><span class="lineno">29522</span>&#160;</div><div class="line"><a name="l29528"></a><span class="lineno">29528</span>&#160;<span class="preprocessor">#define FMC_RD_TAGVDW2S_valid(base, index) ((FMC_TAGVDW2S_REG(base, index) &amp; FMC_TAGVDW2S_valid_MASK) &gt;&gt; FMC_TAGVDW2S_valid_SHIFT)</span></div><div class="line"><a name="l29529"></a><span class="lineno">29529</span>&#160;<span class="preprocessor">#define FMC_BRD_TAGVDW2S_valid(base, index) (BITBAND_ACCESS32(&amp;FMC_TAGVDW2S_REG(base, index), FMC_TAGVDW2S_valid_SHIFT))</span></div><div class="line"><a name="l29530"></a><span class="lineno">29530</span>&#160;</div><div class="line"><a name="l29532"></a><span class="lineno">29532</span>&#160;<span class="preprocessor">#define FMC_WR_TAGVDW2S_valid(base, index, value) (FMC_RMW_TAGVDW2S(base, index, FMC_TAGVDW2S_valid_MASK, FMC_TAGVDW2S_valid(value)))</span></div><div class="line"><a name="l29533"></a><span class="lineno">29533</span>&#160;<span class="preprocessor">#define FMC_BWR_TAGVDW2S_valid(base, index, value) (BITBAND_ACCESS32(&amp;FMC_TAGVDW2S_REG(base, index), FMC_TAGVDW2S_valid_SHIFT) = (value))</span></div><div class="line"><a name="l29534"></a><span class="lineno">29534</span>&#160;</div><div class="line"><a name="l29541"></a><span class="lineno">29541</span>&#160;<span class="preprocessor">#define FMC_RD_TAGVDW2S_tag(base, index) ((FMC_TAGVDW2S_REG(base, index) &amp; FMC_TAGVDW2S_tag_MASK) &gt;&gt; FMC_TAGVDW2S_tag_SHIFT)</span></div><div class="line"><a name="l29542"></a><span class="lineno">29542</span>&#160;<span class="preprocessor">#define FMC_BRD_TAGVDW2S_tag(base, index) (FMC_RD_TAGVDW2S_tag(base, index))</span></div><div class="line"><a name="l29543"></a><span class="lineno">29543</span>&#160;</div><div class="line"><a name="l29545"></a><span class="lineno">29545</span>&#160;<span class="preprocessor">#define FMC_WR_TAGVDW2S_tag(base, index, value) (FMC_RMW_TAGVDW2S(base, index, FMC_TAGVDW2S_tag_MASK, FMC_TAGVDW2S_tag(value)))</span></div><div class="line"><a name="l29546"></a><span class="lineno">29546</span>&#160;<span class="preprocessor">#define FMC_BWR_TAGVDW2S_tag(base, index, value) (FMC_WR_TAGVDW2S_tag(base, index, value))</span></div><div class="line"><a name="l29547"></a><span class="lineno">29547</span>&#160;</div><div class="line"><a name="l29567"></a><span class="lineno">29567</span>&#160;<span class="preprocessor">#define FMC_RD_TAGVDW3S(base, index) (FMC_TAGVDW3S_REG(base, index))</span></div><div class="line"><a name="l29568"></a><span class="lineno">29568</span>&#160;<span class="preprocessor">#define FMC_WR_TAGVDW3S(base, index, value) (FMC_TAGVDW3S_REG(base, index) = (value))</span></div><div class="line"><a name="l29569"></a><span class="lineno">29569</span>&#160;<span class="preprocessor">#define FMC_RMW_TAGVDW3S(base, index, mask, value) (FMC_WR_TAGVDW3S(base, index, (FMC_RD_TAGVDW3S(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l29570"></a><span class="lineno">29570</span>&#160;<span class="preprocessor">#define FMC_SET_TAGVDW3S(base, index, value) (FMC_WR_TAGVDW3S(base, index, FMC_RD_TAGVDW3S(base, index) |  (value)))</span></div><div class="line"><a name="l29571"></a><span class="lineno">29571</span>&#160;<span class="preprocessor">#define FMC_CLR_TAGVDW3S(base, index, value) (FMC_WR_TAGVDW3S(base, index, FMC_RD_TAGVDW3S(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l29572"></a><span class="lineno">29572</span>&#160;<span class="preprocessor">#define FMC_TOG_TAGVDW3S(base, index, value) (FMC_WR_TAGVDW3S(base, index, FMC_RD_TAGVDW3S(base, index) ^  (value)))</span></div><div class="line"><a name="l29573"></a><span class="lineno">29573</span>&#160;</div><div class="line"><a name="l29575"></a><span class="lineno">29575</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l29576"></a><span class="lineno">29576</span>&#160;<span class="comment"> * Constants &amp; macros for individual FMC_TAGVDW3S bitfields</span></div><div class="line"><a name="l29577"></a><span class="lineno">29577</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l29578"></a><span class="lineno">29578</span>&#160;</div><div class="line"><a name="l29584"></a><span class="lineno">29584</span>&#160;<span class="preprocessor">#define FMC_RD_TAGVDW3S_valid(base, index) ((FMC_TAGVDW3S_REG(base, index) &amp; FMC_TAGVDW3S_valid_MASK) &gt;&gt; FMC_TAGVDW3S_valid_SHIFT)</span></div><div class="line"><a name="l29585"></a><span class="lineno">29585</span>&#160;<span class="preprocessor">#define FMC_BRD_TAGVDW3S_valid(base, index) (BITBAND_ACCESS32(&amp;FMC_TAGVDW3S_REG(base, index), FMC_TAGVDW3S_valid_SHIFT))</span></div><div class="line"><a name="l29586"></a><span class="lineno">29586</span>&#160;</div><div class="line"><a name="l29588"></a><span class="lineno">29588</span>&#160;<span class="preprocessor">#define FMC_WR_TAGVDW3S_valid(base, index, value) (FMC_RMW_TAGVDW3S(base, index, FMC_TAGVDW3S_valid_MASK, FMC_TAGVDW3S_valid(value)))</span></div><div class="line"><a name="l29589"></a><span class="lineno">29589</span>&#160;<span class="preprocessor">#define FMC_BWR_TAGVDW3S_valid(base, index, value) (BITBAND_ACCESS32(&amp;FMC_TAGVDW3S_REG(base, index), FMC_TAGVDW3S_valid_SHIFT) = (value))</span></div><div class="line"><a name="l29590"></a><span class="lineno">29590</span>&#160;</div><div class="line"><a name="l29597"></a><span class="lineno">29597</span>&#160;<span class="preprocessor">#define FMC_RD_TAGVDW3S_tag(base, index) ((FMC_TAGVDW3S_REG(base, index) &amp; FMC_TAGVDW3S_tag_MASK) &gt;&gt; FMC_TAGVDW3S_tag_SHIFT)</span></div><div class="line"><a name="l29598"></a><span class="lineno">29598</span>&#160;<span class="preprocessor">#define FMC_BRD_TAGVDW3S_tag(base, index) (FMC_RD_TAGVDW3S_tag(base, index))</span></div><div class="line"><a name="l29599"></a><span class="lineno">29599</span>&#160;</div><div class="line"><a name="l29601"></a><span class="lineno">29601</span>&#160;<span class="preprocessor">#define FMC_WR_TAGVDW3S_tag(base, index, value) (FMC_RMW_TAGVDW3S(base, index, FMC_TAGVDW3S_tag_MASK, FMC_TAGVDW3S_tag(value)))</span></div><div class="line"><a name="l29602"></a><span class="lineno">29602</span>&#160;<span class="preprocessor">#define FMC_BWR_TAGVDW3S_tag(base, index, value) (FMC_WR_TAGVDW3S_tag(base, index, value))</span></div><div class="line"><a name="l29603"></a><span class="lineno">29603</span>&#160;</div><div class="line"><a name="l29624"></a><span class="lineno">29624</span>&#160;<span class="preprocessor">#define FMC_RD_DATA_U(base, index, index2) (FMC_DATA_U_REG(base, index, index2))</span></div><div class="line"><a name="l29625"></a><span class="lineno">29625</span>&#160;<span class="preprocessor">#define FMC_WR_DATA_U(base, index, index2, value) (FMC_DATA_U_REG(base, index, index2) = (value))</span></div><div class="line"><a name="l29626"></a><span class="lineno">29626</span>&#160;<span class="preprocessor">#define FMC_RMW_DATA_U(base, index, index2, mask, value) (FMC_WR_DATA_U(base, index, index2, (FMC_RD_DATA_U(base, index, index2) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l29627"></a><span class="lineno">29627</span>&#160;<span class="preprocessor">#define FMC_SET_DATA_U(base, index, index2, value) (FMC_WR_DATA_U(base, index, index2, FMC_RD_DATA_U(base, index, index2) |  (value)))</span></div><div class="line"><a name="l29628"></a><span class="lineno">29628</span>&#160;<span class="preprocessor">#define FMC_CLR_DATA_U(base, index, index2, value) (FMC_WR_DATA_U(base, index, index2, FMC_RD_DATA_U(base, index, index2) &amp; ~(value)))</span></div><div class="line"><a name="l29629"></a><span class="lineno">29629</span>&#160;<span class="preprocessor">#define FMC_TOG_DATA_U(base, index, index2, value) (FMC_WR_DATA_U(base, index, index2, FMC_RD_DATA_U(base, index, index2) ^  (value)))</span></div><div class="line"><a name="l29630"></a><span class="lineno">29630</span>&#160;</div><div class="line"><a name="l29651"></a><span class="lineno">29651</span>&#160;<span class="preprocessor">#define FMC_RD_DATA_L(base, index, index2) (FMC_DATA_L_REG(base, index, index2))</span></div><div class="line"><a name="l29652"></a><span class="lineno">29652</span>&#160;<span class="preprocessor">#define FMC_WR_DATA_L(base, index, index2, value) (FMC_DATA_L_REG(base, index, index2) = (value))</span></div><div class="line"><a name="l29653"></a><span class="lineno">29653</span>&#160;<span class="preprocessor">#define FMC_RMW_DATA_L(base, index, index2, mask, value) (FMC_WR_DATA_L(base, index, index2, (FMC_RD_DATA_L(base, index, index2) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l29654"></a><span class="lineno">29654</span>&#160;<span class="preprocessor">#define FMC_SET_DATA_L(base, index, index2, value) (FMC_WR_DATA_L(base, index, index2, FMC_RD_DATA_L(base, index, index2) |  (value)))</span></div><div class="line"><a name="l29655"></a><span class="lineno">29655</span>&#160;<span class="preprocessor">#define FMC_CLR_DATA_L(base, index, index2, value) (FMC_WR_DATA_L(base, index, index2, FMC_RD_DATA_L(base, index, index2) &amp; ~(value)))</span></div><div class="line"><a name="l29656"></a><span class="lineno">29656</span>&#160;<span class="preprocessor">#define FMC_TOG_DATA_L(base, index, index2, value) (FMC_WR_DATA_L(base, index, index2, FMC_RD_DATA_L(base, index, index2) ^  (value)))</span></div><div class="line"><a name="l29657"></a><span class="lineno">29657</span>&#160;</div><div class="line"><a name="l29659"></a><span class="lineno">29659</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l29660"></a><span class="lineno">29660</span>&#160;<span class="comment"> * MK64F12 FTFE</span></div><div class="line"><a name="l29661"></a><span class="lineno">29661</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l29662"></a><span class="lineno">29662</span>&#160;<span class="comment"> * Flash Memory Interface</span></div><div class="line"><a name="l29663"></a><span class="lineno">29663</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l29664"></a><span class="lineno">29664</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l29665"></a><span class="lineno">29665</span>&#160;<span class="comment"> * - FTFE_FSTAT - Flash Status Register</span></div><div class="line"><a name="l29666"></a><span class="lineno">29666</span>&#160;<span class="comment"> * - FTFE_FCNFG - Flash Configuration Register</span></div><div class="line"><a name="l29667"></a><span class="lineno">29667</span>&#160;<span class="comment"> * - FTFE_FSEC - Flash Security Register</span></div><div class="line"><a name="l29668"></a><span class="lineno">29668</span>&#160;<span class="comment"> * - FTFE_FOPT - Flash Option Register</span></div><div class="line"><a name="l29669"></a><span class="lineno">29669</span>&#160;<span class="comment"> * - FTFE_FCCOB3 - Flash Common Command Object Registers</span></div><div class="line"><a name="l29670"></a><span class="lineno">29670</span>&#160;<span class="comment"> * - FTFE_FCCOB2 - Flash Common Command Object Registers</span></div><div class="line"><a name="l29671"></a><span class="lineno">29671</span>&#160;<span class="comment"> * - FTFE_FCCOB1 - Flash Common Command Object Registers</span></div><div class="line"><a name="l29672"></a><span class="lineno">29672</span>&#160;<span class="comment"> * - FTFE_FCCOB0 - Flash Common Command Object Registers</span></div><div class="line"><a name="l29673"></a><span class="lineno">29673</span>&#160;<span class="comment"> * - FTFE_FCCOB7 - Flash Common Command Object Registers</span></div><div class="line"><a name="l29674"></a><span class="lineno">29674</span>&#160;<span class="comment"> * - FTFE_FCCOB6 - Flash Common Command Object Registers</span></div><div class="line"><a name="l29675"></a><span class="lineno">29675</span>&#160;<span class="comment"> * - FTFE_FCCOB5 - Flash Common Command Object Registers</span></div><div class="line"><a name="l29676"></a><span class="lineno">29676</span>&#160;<span class="comment"> * - FTFE_FCCOB4 - Flash Common Command Object Registers</span></div><div class="line"><a name="l29677"></a><span class="lineno">29677</span>&#160;<span class="comment"> * - FTFE_FCCOBB - Flash Common Command Object Registers</span></div><div class="line"><a name="l29678"></a><span class="lineno">29678</span>&#160;<span class="comment"> * - FTFE_FCCOBA - Flash Common Command Object Registers</span></div><div class="line"><a name="l29679"></a><span class="lineno">29679</span>&#160;<span class="comment"> * - FTFE_FCCOB9 - Flash Common Command Object Registers</span></div><div class="line"><a name="l29680"></a><span class="lineno">29680</span>&#160;<span class="comment"> * - FTFE_FCCOB8 - Flash Common Command Object Registers</span></div><div class="line"><a name="l29681"></a><span class="lineno">29681</span>&#160;<span class="comment"> * - FTFE_FPROT3 - Program Flash Protection Registers</span></div><div class="line"><a name="l29682"></a><span class="lineno">29682</span>&#160;<span class="comment"> * - FTFE_FPROT2 - Program Flash Protection Registers</span></div><div class="line"><a name="l29683"></a><span class="lineno">29683</span>&#160;<span class="comment"> * - FTFE_FPROT1 - Program Flash Protection Registers</span></div><div class="line"><a name="l29684"></a><span class="lineno">29684</span>&#160;<span class="comment"> * - FTFE_FPROT0 - Program Flash Protection Registers</span></div><div class="line"><a name="l29685"></a><span class="lineno">29685</span>&#160;<span class="comment"> * - FTFE_FEPROT - EEPROM Protection Register</span></div><div class="line"><a name="l29686"></a><span class="lineno">29686</span>&#160;<span class="comment"> * - FTFE_FDPROT - Data Flash Protection Register</span></div><div class="line"><a name="l29687"></a><span class="lineno">29687</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l29688"></a><span class="lineno">29688</span>&#160;</div><div class="line"><a name="l29689"></a><span class="lineno">29689</span>&#160;<span class="preprocessor">#define FTFE_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l29690"></a><span class="lineno">29690</span>&#160;<span class="preprocessor">#define FTFE_IDX (0U) </span></div><div class="line"><a name="l29712"></a><span class="lineno">29712</span>&#160;<span class="preprocessor">#define FTFE_RD_FSTAT(base)      (FTFE_FSTAT_REG(base))</span></div><div class="line"><a name="l29713"></a><span class="lineno">29713</span>&#160;<span class="preprocessor">#define FTFE_WR_FSTAT(base, value) (FTFE_FSTAT_REG(base) = (value))</span></div><div class="line"><a name="l29714"></a><span class="lineno">29714</span>&#160;<span class="preprocessor">#define FTFE_RMW_FSTAT(base, mask, value) (FTFE_WR_FSTAT(base, (FTFE_RD_FSTAT(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l29715"></a><span class="lineno">29715</span>&#160;<span class="preprocessor">#define FTFE_SET_FSTAT(base, value) (FTFE_WR_FSTAT(base, FTFE_RD_FSTAT(base) |  (value)))</span></div><div class="line"><a name="l29716"></a><span class="lineno">29716</span>&#160;<span class="preprocessor">#define FTFE_CLR_FSTAT(base, value) (FTFE_WR_FSTAT(base, FTFE_RD_FSTAT(base) &amp; ~(value)))</span></div><div class="line"><a name="l29717"></a><span class="lineno">29717</span>&#160;<span class="preprocessor">#define FTFE_TOG_FSTAT(base, value) (FTFE_WR_FSTAT(base, FTFE_RD_FSTAT(base) ^  (value)))</span></div><div class="line"><a name="l29718"></a><span class="lineno">29718</span>&#160;</div><div class="line"><a name="l29720"></a><span class="lineno">29720</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l29721"></a><span class="lineno">29721</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTFE_FSTAT bitfields</span></div><div class="line"><a name="l29722"></a><span class="lineno">29722</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l29723"></a><span class="lineno">29723</span>&#160;</div><div class="line"><a name="l29737"></a><span class="lineno">29737</span>&#160;<span class="preprocessor">#define FTFE_RD_FSTAT_MGSTAT0(base) ((FTFE_FSTAT_REG(base) &amp; FTFE_FSTAT_MGSTAT0_MASK) &gt;&gt; FTFE_FSTAT_MGSTAT0_SHIFT)</span></div><div class="line"><a name="l29738"></a><span class="lineno">29738</span>&#160;<span class="preprocessor">#define FTFE_BRD_FSTAT_MGSTAT0(base) (BITBAND_ACCESS8(&amp;FTFE_FSTAT_REG(base), FTFE_FSTAT_MGSTAT0_SHIFT))</span></div><div class="line"><a name="l29739"></a><span class="lineno">29739</span>&#160;</div><div class="line"><a name="l29757"></a><span class="lineno">29757</span>&#160;<span class="preprocessor">#define FTFE_RD_FSTAT_FPVIOL(base) ((FTFE_FSTAT_REG(base) &amp; FTFE_FSTAT_FPVIOL_MASK) &gt;&gt; FTFE_FSTAT_FPVIOL_SHIFT)</span></div><div class="line"><a name="l29758"></a><span class="lineno">29758</span>&#160;<span class="preprocessor">#define FTFE_BRD_FSTAT_FPVIOL(base) (BITBAND_ACCESS8(&amp;FTFE_FSTAT_REG(base), FTFE_FSTAT_FPVIOL_SHIFT))</span></div><div class="line"><a name="l29759"></a><span class="lineno">29759</span>&#160;</div><div class="line"><a name="l29761"></a><span class="lineno">29761</span>&#160;<span class="preprocessor">#define FTFE_WR_FSTAT_FPVIOL(base, value) (FTFE_RMW_FSTAT(base, (FTFE_FSTAT_FPVIOL_MASK | FTFE_FSTAT_ACCERR_MASK | FTFE_FSTAT_RDCOLERR_MASK | FTFE_FSTAT_CCIF_MASK), FTFE_FSTAT_FPVIOL(value)))</span></div><div class="line"><a name="l29762"></a><span class="lineno">29762</span>&#160;<span class="preprocessor">#define FTFE_BWR_FSTAT_FPVIOL(base, value) (BITBAND_ACCESS8(&amp;FTFE_FSTAT_REG(base), FTFE_FSTAT_FPVIOL_SHIFT) = (value))</span></div><div class="line"><a name="l29763"></a><span class="lineno">29763</span>&#160;</div><div class="line"><a name="l29780"></a><span class="lineno">29780</span>&#160;<span class="preprocessor">#define FTFE_RD_FSTAT_ACCERR(base) ((FTFE_FSTAT_REG(base) &amp; FTFE_FSTAT_ACCERR_MASK) &gt;&gt; FTFE_FSTAT_ACCERR_SHIFT)</span></div><div class="line"><a name="l29781"></a><span class="lineno">29781</span>&#160;<span class="preprocessor">#define FTFE_BRD_FSTAT_ACCERR(base) (BITBAND_ACCESS8(&amp;FTFE_FSTAT_REG(base), FTFE_FSTAT_ACCERR_SHIFT))</span></div><div class="line"><a name="l29782"></a><span class="lineno">29782</span>&#160;</div><div class="line"><a name="l29784"></a><span class="lineno">29784</span>&#160;<span class="preprocessor">#define FTFE_WR_FSTAT_ACCERR(base, value) (FTFE_RMW_FSTAT(base, (FTFE_FSTAT_ACCERR_MASK | FTFE_FSTAT_FPVIOL_MASK | FTFE_FSTAT_RDCOLERR_MASK | FTFE_FSTAT_CCIF_MASK), FTFE_FSTAT_ACCERR(value)))</span></div><div class="line"><a name="l29785"></a><span class="lineno">29785</span>&#160;<span class="preprocessor">#define FTFE_BWR_FSTAT_ACCERR(base, value) (BITBAND_ACCESS8(&amp;FTFE_FSTAT_REG(base), FTFE_FSTAT_ACCERR_SHIFT) = (value))</span></div><div class="line"><a name="l29786"></a><span class="lineno">29786</span>&#160;</div><div class="line"><a name="l29803"></a><span class="lineno">29803</span>&#160;<span class="preprocessor">#define FTFE_RD_FSTAT_RDCOLERR(base) ((FTFE_FSTAT_REG(base) &amp; FTFE_FSTAT_RDCOLERR_MASK) &gt;&gt; FTFE_FSTAT_RDCOLERR_SHIFT)</span></div><div class="line"><a name="l29804"></a><span class="lineno">29804</span>&#160;<span class="preprocessor">#define FTFE_BRD_FSTAT_RDCOLERR(base) (BITBAND_ACCESS8(&amp;FTFE_FSTAT_REG(base), FTFE_FSTAT_RDCOLERR_SHIFT))</span></div><div class="line"><a name="l29805"></a><span class="lineno">29805</span>&#160;</div><div class="line"><a name="l29807"></a><span class="lineno">29807</span>&#160;<span class="preprocessor">#define FTFE_WR_FSTAT_RDCOLERR(base, value) (FTFE_RMW_FSTAT(base, (FTFE_FSTAT_RDCOLERR_MASK | FTFE_FSTAT_FPVIOL_MASK | FTFE_FSTAT_ACCERR_MASK | FTFE_FSTAT_CCIF_MASK), FTFE_FSTAT_RDCOLERR(value)))</span></div><div class="line"><a name="l29808"></a><span class="lineno">29808</span>&#160;<span class="preprocessor">#define FTFE_BWR_FSTAT_RDCOLERR(base, value) (BITBAND_ACCESS8(&amp;FTFE_FSTAT_REG(base), FTFE_FSTAT_RDCOLERR_SHIFT) = (value))</span></div><div class="line"><a name="l29809"></a><span class="lineno">29809</span>&#160;</div><div class="line"><a name="l29830"></a><span class="lineno">29830</span>&#160;<span class="preprocessor">#define FTFE_RD_FSTAT_CCIF(base) ((FTFE_FSTAT_REG(base) &amp; FTFE_FSTAT_CCIF_MASK) &gt;&gt; FTFE_FSTAT_CCIF_SHIFT)</span></div><div class="line"><a name="l29831"></a><span class="lineno">29831</span>&#160;<span class="preprocessor">#define FTFE_BRD_FSTAT_CCIF(base) (BITBAND_ACCESS8(&amp;FTFE_FSTAT_REG(base), FTFE_FSTAT_CCIF_SHIFT))</span></div><div class="line"><a name="l29832"></a><span class="lineno">29832</span>&#160;</div><div class="line"><a name="l29834"></a><span class="lineno">29834</span>&#160;<span class="preprocessor">#define FTFE_WR_FSTAT_CCIF(base, value) (FTFE_RMW_FSTAT(base, (FTFE_FSTAT_CCIF_MASK | FTFE_FSTAT_FPVIOL_MASK | FTFE_FSTAT_ACCERR_MASK | FTFE_FSTAT_RDCOLERR_MASK), FTFE_FSTAT_CCIF(value)))</span></div><div class="line"><a name="l29835"></a><span class="lineno">29835</span>&#160;<span class="preprocessor">#define FTFE_BWR_FSTAT_CCIF(base, value) (BITBAND_ACCESS8(&amp;FTFE_FSTAT_REG(base), FTFE_FSTAT_CCIF_SHIFT) = (value))</span></div><div class="line"><a name="l29836"></a><span class="lineno">29836</span>&#160;</div><div class="line"><a name="l29857"></a><span class="lineno">29857</span>&#160;<span class="preprocessor">#define FTFE_RD_FCNFG(base)      (FTFE_FCNFG_REG(base))</span></div><div class="line"><a name="l29858"></a><span class="lineno">29858</span>&#160;<span class="preprocessor">#define FTFE_WR_FCNFG(base, value) (FTFE_FCNFG_REG(base) = (value))</span></div><div class="line"><a name="l29859"></a><span class="lineno">29859</span>&#160;<span class="preprocessor">#define FTFE_RMW_FCNFG(base, mask, value) (FTFE_WR_FCNFG(base, (FTFE_RD_FCNFG(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l29860"></a><span class="lineno">29860</span>&#160;<span class="preprocessor">#define FTFE_SET_FCNFG(base, value) (FTFE_WR_FCNFG(base, FTFE_RD_FCNFG(base) |  (value)))</span></div><div class="line"><a name="l29861"></a><span class="lineno">29861</span>&#160;<span class="preprocessor">#define FTFE_CLR_FCNFG(base, value) (FTFE_WR_FCNFG(base, FTFE_RD_FCNFG(base) &amp; ~(value)))</span></div><div class="line"><a name="l29862"></a><span class="lineno">29862</span>&#160;<span class="preprocessor">#define FTFE_TOG_FCNFG(base, value) (FTFE_WR_FCNFG(base, FTFE_RD_FCNFG(base) ^  (value)))</span></div><div class="line"><a name="l29863"></a><span class="lineno">29863</span>&#160;</div><div class="line"><a name="l29865"></a><span class="lineno">29865</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l29866"></a><span class="lineno">29866</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTFE_FCNFG bitfields</span></div><div class="line"><a name="l29867"></a><span class="lineno">29867</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l29868"></a><span class="lineno">29868</span>&#160;</div><div class="line"><a name="l29887"></a><span class="lineno">29887</span>&#160;<span class="preprocessor">#define FTFE_RD_FCNFG_EEERDY(base) ((FTFE_FCNFG_REG(base) &amp; FTFE_FCNFG_EEERDY_MASK) &gt;&gt; FTFE_FCNFG_EEERDY_SHIFT)</span></div><div class="line"><a name="l29888"></a><span class="lineno">29888</span>&#160;<span class="preprocessor">#define FTFE_BRD_FCNFG_EEERDY(base) (BITBAND_ACCESS8(&amp;FTFE_FCNFG_REG(base), FTFE_FCNFG_EEERDY_SHIFT))</span></div><div class="line"><a name="l29889"></a><span class="lineno">29889</span>&#160;</div><div class="line"><a name="l29914"></a><span class="lineno">29914</span>&#160;<span class="preprocessor">#define FTFE_RD_FCNFG_RAMRDY(base) ((FTFE_FCNFG_REG(base) &amp; FTFE_FCNFG_RAMRDY_MASK) &gt;&gt; FTFE_FCNFG_RAMRDY_SHIFT)</span></div><div class="line"><a name="l29915"></a><span class="lineno">29915</span>&#160;<span class="preprocessor">#define FTFE_BRD_FCNFG_RAMRDY(base) (BITBAND_ACCESS8(&amp;FTFE_FCNFG_REG(base), FTFE_FCNFG_RAMRDY_SHIFT))</span></div><div class="line"><a name="l29916"></a><span class="lineno">29916</span>&#160;</div><div class="line"><a name="l29930"></a><span class="lineno">29930</span>&#160;<span class="preprocessor">#define FTFE_RD_FCNFG_PFLSH(base) ((FTFE_FCNFG_REG(base) &amp; FTFE_FCNFG_PFLSH_MASK) &gt;&gt; FTFE_FCNFG_PFLSH_SHIFT)</span></div><div class="line"><a name="l29931"></a><span class="lineno">29931</span>&#160;<span class="preprocessor">#define FTFE_BRD_FCNFG_PFLSH(base) (BITBAND_ACCESS8(&amp;FTFE_FCNFG_REG(base), FTFE_FCNFG_PFLSH_SHIFT))</span></div><div class="line"><a name="l29932"></a><span class="lineno">29932</span>&#160;</div><div class="line"><a name="l29950"></a><span class="lineno">29950</span>&#160;<span class="preprocessor">#define FTFE_RD_FCNFG_SWAP(base) ((FTFE_FCNFG_REG(base) &amp; FTFE_FCNFG_SWAP_MASK) &gt;&gt; FTFE_FCNFG_SWAP_SHIFT)</span></div><div class="line"><a name="l29951"></a><span class="lineno">29951</span>&#160;<span class="preprocessor">#define FTFE_BRD_FCNFG_SWAP(base) (BITBAND_ACCESS8(&amp;FTFE_FCNFG_REG(base), FTFE_FCNFG_SWAP_SHIFT))</span></div><div class="line"><a name="l29952"></a><span class="lineno">29952</span>&#160;</div><div class="line"><a name="l29966"></a><span class="lineno">29966</span>&#160;<span class="preprocessor">#define FTFE_RD_FCNFG_ERSSUSP(base) ((FTFE_FCNFG_REG(base) &amp; FTFE_FCNFG_ERSSUSP_MASK) &gt;&gt; FTFE_FCNFG_ERSSUSP_SHIFT)</span></div><div class="line"><a name="l29967"></a><span class="lineno">29967</span>&#160;<span class="preprocessor">#define FTFE_BRD_FCNFG_ERSSUSP(base) (BITBAND_ACCESS8(&amp;FTFE_FCNFG_REG(base), FTFE_FCNFG_ERSSUSP_SHIFT))</span></div><div class="line"><a name="l29968"></a><span class="lineno">29968</span>&#160;</div><div class="line"><a name="l29970"></a><span class="lineno">29970</span>&#160;<span class="preprocessor">#define FTFE_WR_FCNFG_ERSSUSP(base, value) (FTFE_RMW_FCNFG(base, FTFE_FCNFG_ERSSUSP_MASK, FTFE_FCNFG_ERSSUSP(value)))</span></div><div class="line"><a name="l29971"></a><span class="lineno">29971</span>&#160;<span class="preprocessor">#define FTFE_BWR_FCNFG_ERSSUSP(base, value) (BITBAND_ACCESS8(&amp;FTFE_FCNFG_REG(base), FTFE_FCNFG_ERSSUSP_SHIFT) = (value))</span></div><div class="line"><a name="l29972"></a><span class="lineno">29972</span>&#160;</div><div class="line"><a name="l29993"></a><span class="lineno">29993</span>&#160;<span class="preprocessor">#define FTFE_RD_FCNFG_ERSAREQ(base) ((FTFE_FCNFG_REG(base) &amp; FTFE_FCNFG_ERSAREQ_MASK) &gt;&gt; FTFE_FCNFG_ERSAREQ_SHIFT)</span></div><div class="line"><a name="l29994"></a><span class="lineno">29994</span>&#160;<span class="preprocessor">#define FTFE_BRD_FCNFG_ERSAREQ(base) (BITBAND_ACCESS8(&amp;FTFE_FCNFG_REG(base), FTFE_FCNFG_ERSAREQ_SHIFT))</span></div><div class="line"><a name="l29995"></a><span class="lineno">29995</span>&#160;</div><div class="line"><a name="l30011"></a><span class="lineno">30011</span>&#160;<span class="preprocessor">#define FTFE_RD_FCNFG_RDCOLLIE(base) ((FTFE_FCNFG_REG(base) &amp; FTFE_FCNFG_RDCOLLIE_MASK) &gt;&gt; FTFE_FCNFG_RDCOLLIE_SHIFT)</span></div><div class="line"><a name="l30012"></a><span class="lineno">30012</span>&#160;<span class="preprocessor">#define FTFE_BRD_FCNFG_RDCOLLIE(base) (BITBAND_ACCESS8(&amp;FTFE_FCNFG_REG(base), FTFE_FCNFG_RDCOLLIE_SHIFT))</span></div><div class="line"><a name="l30013"></a><span class="lineno">30013</span>&#160;</div><div class="line"><a name="l30015"></a><span class="lineno">30015</span>&#160;<span class="preprocessor">#define FTFE_WR_FCNFG_RDCOLLIE(base, value) (FTFE_RMW_FCNFG(base, FTFE_FCNFG_RDCOLLIE_MASK, FTFE_FCNFG_RDCOLLIE(value)))</span></div><div class="line"><a name="l30016"></a><span class="lineno">30016</span>&#160;<span class="preprocessor">#define FTFE_BWR_FCNFG_RDCOLLIE(base, value) (BITBAND_ACCESS8(&amp;FTFE_FCNFG_REG(base), FTFE_FCNFG_RDCOLLIE_SHIFT) = (value))</span></div><div class="line"><a name="l30017"></a><span class="lineno">30017</span>&#160;</div><div class="line"><a name="l30031"></a><span class="lineno">30031</span>&#160;<span class="preprocessor">#define FTFE_RD_FCNFG_CCIE(base) ((FTFE_FCNFG_REG(base) &amp; FTFE_FCNFG_CCIE_MASK) &gt;&gt; FTFE_FCNFG_CCIE_SHIFT)</span></div><div class="line"><a name="l30032"></a><span class="lineno">30032</span>&#160;<span class="preprocessor">#define FTFE_BRD_FCNFG_CCIE(base) (BITBAND_ACCESS8(&amp;FTFE_FCNFG_REG(base), FTFE_FCNFG_CCIE_SHIFT))</span></div><div class="line"><a name="l30033"></a><span class="lineno">30033</span>&#160;</div><div class="line"><a name="l30035"></a><span class="lineno">30035</span>&#160;<span class="preprocessor">#define FTFE_WR_FCNFG_CCIE(base, value) (FTFE_RMW_FCNFG(base, FTFE_FCNFG_CCIE_MASK, FTFE_FCNFG_CCIE(value)))</span></div><div class="line"><a name="l30036"></a><span class="lineno">30036</span>&#160;<span class="preprocessor">#define FTFE_BWR_FCNFG_CCIE(base, value) (BITBAND_ACCESS8(&amp;FTFE_FCNFG_REG(base), FTFE_FCNFG_CCIE_SHIFT) = (value))</span></div><div class="line"><a name="l30037"></a><span class="lineno">30037</span>&#160;</div><div class="line"><a name="l30058"></a><span class="lineno">30058</span>&#160;<span class="preprocessor">#define FTFE_RD_FSEC(base)       (FTFE_FSEC_REG(base))</span></div><div class="line"><a name="l30059"></a><span class="lineno">30059</span>&#160;</div><div class="line"><a name="l30061"></a><span class="lineno">30061</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l30062"></a><span class="lineno">30062</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTFE_FSEC bitfields</span></div><div class="line"><a name="l30063"></a><span class="lineno">30063</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l30064"></a><span class="lineno">30064</span>&#160;</div><div class="line"><a name="l30082"></a><span class="lineno">30082</span>&#160;<span class="preprocessor">#define FTFE_RD_FSEC_SEC(base) ((FTFE_FSEC_REG(base) &amp; FTFE_FSEC_SEC_MASK) &gt;&gt; FTFE_FSEC_SEC_SHIFT)</span></div><div class="line"><a name="l30083"></a><span class="lineno">30083</span>&#160;<span class="preprocessor">#define FTFE_BRD_FSEC_SEC(base) (FTFE_RD_FSEC_SEC(base))</span></div><div class="line"><a name="l30084"></a><span class="lineno">30084</span>&#160;</div><div class="line"><a name="l30107"></a><span class="lineno">30107</span>&#160;<span class="preprocessor">#define FTFE_RD_FSEC_FSLACC(base) ((FTFE_FSEC_REG(base) &amp; FTFE_FSEC_FSLACC_MASK) &gt;&gt; FTFE_FSEC_FSLACC_SHIFT)</span></div><div class="line"><a name="l30108"></a><span class="lineno">30108</span>&#160;<span class="preprocessor">#define FTFE_BRD_FSEC_FSLACC(base) (FTFE_RD_FSEC_FSLACC(base))</span></div><div class="line"><a name="l30109"></a><span class="lineno">30109</span>&#160;</div><div class="line"><a name="l30127"></a><span class="lineno">30127</span>&#160;<span class="preprocessor">#define FTFE_RD_FSEC_MEEN(base) ((FTFE_FSEC_REG(base) &amp; FTFE_FSEC_MEEN_MASK) &gt;&gt; FTFE_FSEC_MEEN_SHIFT)</span></div><div class="line"><a name="l30128"></a><span class="lineno">30128</span>&#160;<span class="preprocessor">#define FTFE_BRD_FSEC_MEEN(base) (FTFE_RD_FSEC_MEEN(base))</span></div><div class="line"><a name="l30129"></a><span class="lineno">30129</span>&#160;</div><div class="line"><a name="l30145"></a><span class="lineno">30145</span>&#160;<span class="preprocessor">#define FTFE_RD_FSEC_KEYEN(base) ((FTFE_FSEC_REG(base) &amp; FTFE_FSEC_KEYEN_MASK) &gt;&gt; FTFE_FSEC_KEYEN_SHIFT)</span></div><div class="line"><a name="l30146"></a><span class="lineno">30146</span>&#160;<span class="preprocessor">#define FTFE_BRD_FSEC_KEYEN(base) (FTFE_RD_FSEC_KEYEN(base))</span></div><div class="line"><a name="l30147"></a><span class="lineno">30147</span>&#160;</div><div class="line"><a name="l30170"></a><span class="lineno">30170</span>&#160;<span class="preprocessor">#define FTFE_RD_FOPT(base)       (FTFE_FOPT_REG(base))</span></div><div class="line"><a name="l30171"></a><span class="lineno">30171</span>&#160;</div><div class="line"><a name="l30190"></a><span class="lineno">30190</span>&#160;<span class="preprocessor">#define FTFE_RD_FCCOB3(base)     (FTFE_FCCOB3_REG(base))</span></div><div class="line"><a name="l30191"></a><span class="lineno">30191</span>&#160;<span class="preprocessor">#define FTFE_WR_FCCOB3(base, value) (FTFE_FCCOB3_REG(base) = (value))</span></div><div class="line"><a name="l30192"></a><span class="lineno">30192</span>&#160;<span class="preprocessor">#define FTFE_RMW_FCCOB3(base, mask, value) (FTFE_WR_FCCOB3(base, (FTFE_RD_FCCOB3(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l30193"></a><span class="lineno">30193</span>&#160;<span class="preprocessor">#define FTFE_SET_FCCOB3(base, value) (FTFE_WR_FCCOB3(base, FTFE_RD_FCCOB3(base) |  (value)))</span></div><div class="line"><a name="l30194"></a><span class="lineno">30194</span>&#160;<span class="preprocessor">#define FTFE_CLR_FCCOB3(base, value) (FTFE_WR_FCCOB3(base, FTFE_RD_FCCOB3(base) &amp; ~(value)))</span></div><div class="line"><a name="l30195"></a><span class="lineno">30195</span>&#160;<span class="preprocessor">#define FTFE_TOG_FCCOB3(base, value) (FTFE_WR_FCCOB3(base, FTFE_RD_FCCOB3(base) ^  (value)))</span></div><div class="line"><a name="l30196"></a><span class="lineno">30196</span>&#160;</div><div class="line"><a name="l30215"></a><span class="lineno">30215</span>&#160;<span class="preprocessor">#define FTFE_RD_FCCOB2(base)     (FTFE_FCCOB2_REG(base))</span></div><div class="line"><a name="l30216"></a><span class="lineno">30216</span>&#160;<span class="preprocessor">#define FTFE_WR_FCCOB2(base, value) (FTFE_FCCOB2_REG(base) = (value))</span></div><div class="line"><a name="l30217"></a><span class="lineno">30217</span>&#160;<span class="preprocessor">#define FTFE_RMW_FCCOB2(base, mask, value) (FTFE_WR_FCCOB2(base, (FTFE_RD_FCCOB2(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l30218"></a><span class="lineno">30218</span>&#160;<span class="preprocessor">#define FTFE_SET_FCCOB2(base, value) (FTFE_WR_FCCOB2(base, FTFE_RD_FCCOB2(base) |  (value)))</span></div><div class="line"><a name="l30219"></a><span class="lineno">30219</span>&#160;<span class="preprocessor">#define FTFE_CLR_FCCOB2(base, value) (FTFE_WR_FCCOB2(base, FTFE_RD_FCCOB2(base) &amp; ~(value)))</span></div><div class="line"><a name="l30220"></a><span class="lineno">30220</span>&#160;<span class="preprocessor">#define FTFE_TOG_FCCOB2(base, value) (FTFE_WR_FCCOB2(base, FTFE_RD_FCCOB2(base) ^  (value)))</span></div><div class="line"><a name="l30221"></a><span class="lineno">30221</span>&#160;</div><div class="line"><a name="l30240"></a><span class="lineno">30240</span>&#160;<span class="preprocessor">#define FTFE_RD_FCCOB1(base)     (FTFE_FCCOB1_REG(base))</span></div><div class="line"><a name="l30241"></a><span class="lineno">30241</span>&#160;<span class="preprocessor">#define FTFE_WR_FCCOB1(base, value) (FTFE_FCCOB1_REG(base) = (value))</span></div><div class="line"><a name="l30242"></a><span class="lineno">30242</span>&#160;<span class="preprocessor">#define FTFE_RMW_FCCOB1(base, mask, value) (FTFE_WR_FCCOB1(base, (FTFE_RD_FCCOB1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l30243"></a><span class="lineno">30243</span>&#160;<span class="preprocessor">#define FTFE_SET_FCCOB1(base, value) (FTFE_WR_FCCOB1(base, FTFE_RD_FCCOB1(base) |  (value)))</span></div><div class="line"><a name="l30244"></a><span class="lineno">30244</span>&#160;<span class="preprocessor">#define FTFE_CLR_FCCOB1(base, value) (FTFE_WR_FCCOB1(base, FTFE_RD_FCCOB1(base) &amp; ~(value)))</span></div><div class="line"><a name="l30245"></a><span class="lineno">30245</span>&#160;<span class="preprocessor">#define FTFE_TOG_FCCOB1(base, value) (FTFE_WR_FCCOB1(base, FTFE_RD_FCCOB1(base) ^  (value)))</span></div><div class="line"><a name="l30246"></a><span class="lineno">30246</span>&#160;</div><div class="line"><a name="l30265"></a><span class="lineno">30265</span>&#160;<span class="preprocessor">#define FTFE_RD_FCCOB0(base)     (FTFE_FCCOB0_REG(base))</span></div><div class="line"><a name="l30266"></a><span class="lineno">30266</span>&#160;<span class="preprocessor">#define FTFE_WR_FCCOB0(base, value) (FTFE_FCCOB0_REG(base) = (value))</span></div><div class="line"><a name="l30267"></a><span class="lineno">30267</span>&#160;<span class="preprocessor">#define FTFE_RMW_FCCOB0(base, mask, value) (FTFE_WR_FCCOB0(base, (FTFE_RD_FCCOB0(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l30268"></a><span class="lineno">30268</span>&#160;<span class="preprocessor">#define FTFE_SET_FCCOB0(base, value) (FTFE_WR_FCCOB0(base, FTFE_RD_FCCOB0(base) |  (value)))</span></div><div class="line"><a name="l30269"></a><span class="lineno">30269</span>&#160;<span class="preprocessor">#define FTFE_CLR_FCCOB0(base, value) (FTFE_WR_FCCOB0(base, FTFE_RD_FCCOB0(base) &amp; ~(value)))</span></div><div class="line"><a name="l30270"></a><span class="lineno">30270</span>&#160;<span class="preprocessor">#define FTFE_TOG_FCCOB0(base, value) (FTFE_WR_FCCOB0(base, FTFE_RD_FCCOB0(base) ^  (value)))</span></div><div class="line"><a name="l30271"></a><span class="lineno">30271</span>&#160;</div><div class="line"><a name="l30290"></a><span class="lineno">30290</span>&#160;<span class="preprocessor">#define FTFE_RD_FCCOB7(base)     (FTFE_FCCOB7_REG(base))</span></div><div class="line"><a name="l30291"></a><span class="lineno">30291</span>&#160;<span class="preprocessor">#define FTFE_WR_FCCOB7(base, value) (FTFE_FCCOB7_REG(base) = (value))</span></div><div class="line"><a name="l30292"></a><span class="lineno">30292</span>&#160;<span class="preprocessor">#define FTFE_RMW_FCCOB7(base, mask, value) (FTFE_WR_FCCOB7(base, (FTFE_RD_FCCOB7(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l30293"></a><span class="lineno">30293</span>&#160;<span class="preprocessor">#define FTFE_SET_FCCOB7(base, value) (FTFE_WR_FCCOB7(base, FTFE_RD_FCCOB7(base) |  (value)))</span></div><div class="line"><a name="l30294"></a><span class="lineno">30294</span>&#160;<span class="preprocessor">#define FTFE_CLR_FCCOB7(base, value) (FTFE_WR_FCCOB7(base, FTFE_RD_FCCOB7(base) &amp; ~(value)))</span></div><div class="line"><a name="l30295"></a><span class="lineno">30295</span>&#160;<span class="preprocessor">#define FTFE_TOG_FCCOB7(base, value) (FTFE_WR_FCCOB7(base, FTFE_RD_FCCOB7(base) ^  (value)))</span></div><div class="line"><a name="l30296"></a><span class="lineno">30296</span>&#160;</div><div class="line"><a name="l30315"></a><span class="lineno">30315</span>&#160;<span class="preprocessor">#define FTFE_RD_FCCOB6(base)     (FTFE_FCCOB6_REG(base))</span></div><div class="line"><a name="l30316"></a><span class="lineno">30316</span>&#160;<span class="preprocessor">#define FTFE_WR_FCCOB6(base, value) (FTFE_FCCOB6_REG(base) = (value))</span></div><div class="line"><a name="l30317"></a><span class="lineno">30317</span>&#160;<span class="preprocessor">#define FTFE_RMW_FCCOB6(base, mask, value) (FTFE_WR_FCCOB6(base, (FTFE_RD_FCCOB6(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l30318"></a><span class="lineno">30318</span>&#160;<span class="preprocessor">#define FTFE_SET_FCCOB6(base, value) (FTFE_WR_FCCOB6(base, FTFE_RD_FCCOB6(base) |  (value)))</span></div><div class="line"><a name="l30319"></a><span class="lineno">30319</span>&#160;<span class="preprocessor">#define FTFE_CLR_FCCOB6(base, value) (FTFE_WR_FCCOB6(base, FTFE_RD_FCCOB6(base) &amp; ~(value)))</span></div><div class="line"><a name="l30320"></a><span class="lineno">30320</span>&#160;<span class="preprocessor">#define FTFE_TOG_FCCOB6(base, value) (FTFE_WR_FCCOB6(base, FTFE_RD_FCCOB6(base) ^  (value)))</span></div><div class="line"><a name="l30321"></a><span class="lineno">30321</span>&#160;</div><div class="line"><a name="l30340"></a><span class="lineno">30340</span>&#160;<span class="preprocessor">#define FTFE_RD_FCCOB5(base)     (FTFE_FCCOB5_REG(base))</span></div><div class="line"><a name="l30341"></a><span class="lineno">30341</span>&#160;<span class="preprocessor">#define FTFE_WR_FCCOB5(base, value) (FTFE_FCCOB5_REG(base) = (value))</span></div><div class="line"><a name="l30342"></a><span class="lineno">30342</span>&#160;<span class="preprocessor">#define FTFE_RMW_FCCOB5(base, mask, value) (FTFE_WR_FCCOB5(base, (FTFE_RD_FCCOB5(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l30343"></a><span class="lineno">30343</span>&#160;<span class="preprocessor">#define FTFE_SET_FCCOB5(base, value) (FTFE_WR_FCCOB5(base, FTFE_RD_FCCOB5(base) |  (value)))</span></div><div class="line"><a name="l30344"></a><span class="lineno">30344</span>&#160;<span class="preprocessor">#define FTFE_CLR_FCCOB5(base, value) (FTFE_WR_FCCOB5(base, FTFE_RD_FCCOB5(base) &amp; ~(value)))</span></div><div class="line"><a name="l30345"></a><span class="lineno">30345</span>&#160;<span class="preprocessor">#define FTFE_TOG_FCCOB5(base, value) (FTFE_WR_FCCOB5(base, FTFE_RD_FCCOB5(base) ^  (value)))</span></div><div class="line"><a name="l30346"></a><span class="lineno">30346</span>&#160;</div><div class="line"><a name="l30365"></a><span class="lineno">30365</span>&#160;<span class="preprocessor">#define FTFE_RD_FCCOB4(base)     (FTFE_FCCOB4_REG(base))</span></div><div class="line"><a name="l30366"></a><span class="lineno">30366</span>&#160;<span class="preprocessor">#define FTFE_WR_FCCOB4(base, value) (FTFE_FCCOB4_REG(base) = (value))</span></div><div class="line"><a name="l30367"></a><span class="lineno">30367</span>&#160;<span class="preprocessor">#define FTFE_RMW_FCCOB4(base, mask, value) (FTFE_WR_FCCOB4(base, (FTFE_RD_FCCOB4(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l30368"></a><span class="lineno">30368</span>&#160;<span class="preprocessor">#define FTFE_SET_FCCOB4(base, value) (FTFE_WR_FCCOB4(base, FTFE_RD_FCCOB4(base) |  (value)))</span></div><div class="line"><a name="l30369"></a><span class="lineno">30369</span>&#160;<span class="preprocessor">#define FTFE_CLR_FCCOB4(base, value) (FTFE_WR_FCCOB4(base, FTFE_RD_FCCOB4(base) &amp; ~(value)))</span></div><div class="line"><a name="l30370"></a><span class="lineno">30370</span>&#160;<span class="preprocessor">#define FTFE_TOG_FCCOB4(base, value) (FTFE_WR_FCCOB4(base, FTFE_RD_FCCOB4(base) ^  (value)))</span></div><div class="line"><a name="l30371"></a><span class="lineno">30371</span>&#160;</div><div class="line"><a name="l30390"></a><span class="lineno">30390</span>&#160;<span class="preprocessor">#define FTFE_RD_FCCOBB(base)     (FTFE_FCCOBB_REG(base))</span></div><div class="line"><a name="l30391"></a><span class="lineno">30391</span>&#160;<span class="preprocessor">#define FTFE_WR_FCCOBB(base, value) (FTFE_FCCOBB_REG(base) = (value))</span></div><div class="line"><a name="l30392"></a><span class="lineno">30392</span>&#160;<span class="preprocessor">#define FTFE_RMW_FCCOBB(base, mask, value) (FTFE_WR_FCCOBB(base, (FTFE_RD_FCCOBB(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l30393"></a><span class="lineno">30393</span>&#160;<span class="preprocessor">#define FTFE_SET_FCCOBB(base, value) (FTFE_WR_FCCOBB(base, FTFE_RD_FCCOBB(base) |  (value)))</span></div><div class="line"><a name="l30394"></a><span class="lineno">30394</span>&#160;<span class="preprocessor">#define FTFE_CLR_FCCOBB(base, value) (FTFE_WR_FCCOBB(base, FTFE_RD_FCCOBB(base) &amp; ~(value)))</span></div><div class="line"><a name="l30395"></a><span class="lineno">30395</span>&#160;<span class="preprocessor">#define FTFE_TOG_FCCOBB(base, value) (FTFE_WR_FCCOBB(base, FTFE_RD_FCCOBB(base) ^  (value)))</span></div><div class="line"><a name="l30396"></a><span class="lineno">30396</span>&#160;</div><div class="line"><a name="l30415"></a><span class="lineno">30415</span>&#160;<span class="preprocessor">#define FTFE_RD_FCCOBA(base)     (FTFE_FCCOBA_REG(base))</span></div><div class="line"><a name="l30416"></a><span class="lineno">30416</span>&#160;<span class="preprocessor">#define FTFE_WR_FCCOBA(base, value) (FTFE_FCCOBA_REG(base) = (value))</span></div><div class="line"><a name="l30417"></a><span class="lineno">30417</span>&#160;<span class="preprocessor">#define FTFE_RMW_FCCOBA(base, mask, value) (FTFE_WR_FCCOBA(base, (FTFE_RD_FCCOBA(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l30418"></a><span class="lineno">30418</span>&#160;<span class="preprocessor">#define FTFE_SET_FCCOBA(base, value) (FTFE_WR_FCCOBA(base, FTFE_RD_FCCOBA(base) |  (value)))</span></div><div class="line"><a name="l30419"></a><span class="lineno">30419</span>&#160;<span class="preprocessor">#define FTFE_CLR_FCCOBA(base, value) (FTFE_WR_FCCOBA(base, FTFE_RD_FCCOBA(base) &amp; ~(value)))</span></div><div class="line"><a name="l30420"></a><span class="lineno">30420</span>&#160;<span class="preprocessor">#define FTFE_TOG_FCCOBA(base, value) (FTFE_WR_FCCOBA(base, FTFE_RD_FCCOBA(base) ^  (value)))</span></div><div class="line"><a name="l30421"></a><span class="lineno">30421</span>&#160;</div><div class="line"><a name="l30440"></a><span class="lineno">30440</span>&#160;<span class="preprocessor">#define FTFE_RD_FCCOB9(base)     (FTFE_FCCOB9_REG(base))</span></div><div class="line"><a name="l30441"></a><span class="lineno">30441</span>&#160;<span class="preprocessor">#define FTFE_WR_FCCOB9(base, value) (FTFE_FCCOB9_REG(base) = (value))</span></div><div class="line"><a name="l30442"></a><span class="lineno">30442</span>&#160;<span class="preprocessor">#define FTFE_RMW_FCCOB9(base, mask, value) (FTFE_WR_FCCOB9(base, (FTFE_RD_FCCOB9(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l30443"></a><span class="lineno">30443</span>&#160;<span class="preprocessor">#define FTFE_SET_FCCOB9(base, value) (FTFE_WR_FCCOB9(base, FTFE_RD_FCCOB9(base) |  (value)))</span></div><div class="line"><a name="l30444"></a><span class="lineno">30444</span>&#160;<span class="preprocessor">#define FTFE_CLR_FCCOB9(base, value) (FTFE_WR_FCCOB9(base, FTFE_RD_FCCOB9(base) &amp; ~(value)))</span></div><div class="line"><a name="l30445"></a><span class="lineno">30445</span>&#160;<span class="preprocessor">#define FTFE_TOG_FCCOB9(base, value) (FTFE_WR_FCCOB9(base, FTFE_RD_FCCOB9(base) ^  (value)))</span></div><div class="line"><a name="l30446"></a><span class="lineno">30446</span>&#160;</div><div class="line"><a name="l30465"></a><span class="lineno">30465</span>&#160;<span class="preprocessor">#define FTFE_RD_FCCOB8(base)     (FTFE_FCCOB8_REG(base))</span></div><div class="line"><a name="l30466"></a><span class="lineno">30466</span>&#160;<span class="preprocessor">#define FTFE_WR_FCCOB8(base, value) (FTFE_FCCOB8_REG(base) = (value))</span></div><div class="line"><a name="l30467"></a><span class="lineno">30467</span>&#160;<span class="preprocessor">#define FTFE_RMW_FCCOB8(base, mask, value) (FTFE_WR_FCCOB8(base, (FTFE_RD_FCCOB8(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l30468"></a><span class="lineno">30468</span>&#160;<span class="preprocessor">#define FTFE_SET_FCCOB8(base, value) (FTFE_WR_FCCOB8(base, FTFE_RD_FCCOB8(base) |  (value)))</span></div><div class="line"><a name="l30469"></a><span class="lineno">30469</span>&#160;<span class="preprocessor">#define FTFE_CLR_FCCOB8(base, value) (FTFE_WR_FCCOB8(base, FTFE_RD_FCCOB8(base) &amp; ~(value)))</span></div><div class="line"><a name="l30470"></a><span class="lineno">30470</span>&#160;<span class="preprocessor">#define FTFE_TOG_FCCOB8(base, value) (FTFE_WR_FCCOB8(base, FTFE_RD_FCCOB8(base) ^  (value)))</span></div><div class="line"><a name="l30471"></a><span class="lineno">30471</span>&#160;</div><div class="line"><a name="l30501"></a><span class="lineno">30501</span>&#160;<span class="preprocessor">#define FTFE_RD_FPROT3(base)     (FTFE_FPROT3_REG(base))</span></div><div class="line"><a name="l30502"></a><span class="lineno">30502</span>&#160;<span class="preprocessor">#define FTFE_WR_FPROT3(base, value) (FTFE_FPROT3_REG(base) = (value))</span></div><div class="line"><a name="l30503"></a><span class="lineno">30503</span>&#160;<span class="preprocessor">#define FTFE_RMW_FPROT3(base, mask, value) (FTFE_WR_FPROT3(base, (FTFE_RD_FPROT3(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l30504"></a><span class="lineno">30504</span>&#160;<span class="preprocessor">#define FTFE_SET_FPROT3(base, value) (FTFE_WR_FPROT3(base, FTFE_RD_FPROT3(base) |  (value)))</span></div><div class="line"><a name="l30505"></a><span class="lineno">30505</span>&#160;<span class="preprocessor">#define FTFE_CLR_FPROT3(base, value) (FTFE_WR_FPROT3(base, FTFE_RD_FPROT3(base) &amp; ~(value)))</span></div><div class="line"><a name="l30506"></a><span class="lineno">30506</span>&#160;<span class="preprocessor">#define FTFE_TOG_FPROT3(base, value) (FTFE_WR_FPROT3(base, FTFE_RD_FPROT3(base) ^  (value)))</span></div><div class="line"><a name="l30507"></a><span class="lineno">30507</span>&#160;</div><div class="line"><a name="l30537"></a><span class="lineno">30537</span>&#160;<span class="preprocessor">#define FTFE_RD_FPROT2(base)     (FTFE_FPROT2_REG(base))</span></div><div class="line"><a name="l30538"></a><span class="lineno">30538</span>&#160;<span class="preprocessor">#define FTFE_WR_FPROT2(base, value) (FTFE_FPROT2_REG(base) = (value))</span></div><div class="line"><a name="l30539"></a><span class="lineno">30539</span>&#160;<span class="preprocessor">#define FTFE_RMW_FPROT2(base, mask, value) (FTFE_WR_FPROT2(base, (FTFE_RD_FPROT2(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l30540"></a><span class="lineno">30540</span>&#160;<span class="preprocessor">#define FTFE_SET_FPROT2(base, value) (FTFE_WR_FPROT2(base, FTFE_RD_FPROT2(base) |  (value)))</span></div><div class="line"><a name="l30541"></a><span class="lineno">30541</span>&#160;<span class="preprocessor">#define FTFE_CLR_FPROT2(base, value) (FTFE_WR_FPROT2(base, FTFE_RD_FPROT2(base) &amp; ~(value)))</span></div><div class="line"><a name="l30542"></a><span class="lineno">30542</span>&#160;<span class="preprocessor">#define FTFE_TOG_FPROT2(base, value) (FTFE_WR_FPROT2(base, FTFE_RD_FPROT2(base) ^  (value)))</span></div><div class="line"><a name="l30543"></a><span class="lineno">30543</span>&#160;</div><div class="line"><a name="l30573"></a><span class="lineno">30573</span>&#160;<span class="preprocessor">#define FTFE_RD_FPROT1(base)     (FTFE_FPROT1_REG(base))</span></div><div class="line"><a name="l30574"></a><span class="lineno">30574</span>&#160;<span class="preprocessor">#define FTFE_WR_FPROT1(base, value) (FTFE_FPROT1_REG(base) = (value))</span></div><div class="line"><a name="l30575"></a><span class="lineno">30575</span>&#160;<span class="preprocessor">#define FTFE_RMW_FPROT1(base, mask, value) (FTFE_WR_FPROT1(base, (FTFE_RD_FPROT1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l30576"></a><span class="lineno">30576</span>&#160;<span class="preprocessor">#define FTFE_SET_FPROT1(base, value) (FTFE_WR_FPROT1(base, FTFE_RD_FPROT1(base) |  (value)))</span></div><div class="line"><a name="l30577"></a><span class="lineno">30577</span>&#160;<span class="preprocessor">#define FTFE_CLR_FPROT1(base, value) (FTFE_WR_FPROT1(base, FTFE_RD_FPROT1(base) &amp; ~(value)))</span></div><div class="line"><a name="l30578"></a><span class="lineno">30578</span>&#160;<span class="preprocessor">#define FTFE_TOG_FPROT1(base, value) (FTFE_WR_FPROT1(base, FTFE_RD_FPROT1(base) ^  (value)))</span></div><div class="line"><a name="l30579"></a><span class="lineno">30579</span>&#160;</div><div class="line"><a name="l30609"></a><span class="lineno">30609</span>&#160;<span class="preprocessor">#define FTFE_RD_FPROT0(base)     (FTFE_FPROT0_REG(base))</span></div><div class="line"><a name="l30610"></a><span class="lineno">30610</span>&#160;<span class="preprocessor">#define FTFE_WR_FPROT0(base, value) (FTFE_FPROT0_REG(base) = (value))</span></div><div class="line"><a name="l30611"></a><span class="lineno">30611</span>&#160;<span class="preprocessor">#define FTFE_RMW_FPROT0(base, mask, value) (FTFE_WR_FPROT0(base, (FTFE_RD_FPROT0(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l30612"></a><span class="lineno">30612</span>&#160;<span class="preprocessor">#define FTFE_SET_FPROT0(base, value) (FTFE_WR_FPROT0(base, FTFE_RD_FPROT0(base) |  (value)))</span></div><div class="line"><a name="l30613"></a><span class="lineno">30613</span>&#160;<span class="preprocessor">#define FTFE_CLR_FPROT0(base, value) (FTFE_WR_FPROT0(base, FTFE_RD_FPROT0(base) &amp; ~(value)))</span></div><div class="line"><a name="l30614"></a><span class="lineno">30614</span>&#160;<span class="preprocessor">#define FTFE_TOG_FPROT0(base, value) (FTFE_WR_FPROT0(base, FTFE_RD_FPROT0(base) ^  (value)))</span></div><div class="line"><a name="l30615"></a><span class="lineno">30615</span>&#160;</div><div class="line"><a name="l30636"></a><span class="lineno">30636</span>&#160;<span class="preprocessor">#define FTFE_RD_FEPROT(base)     (FTFE_FEPROT_REG(base))</span></div><div class="line"><a name="l30637"></a><span class="lineno">30637</span>&#160;<span class="preprocessor">#define FTFE_WR_FEPROT(base, value) (FTFE_FEPROT_REG(base) = (value))</span></div><div class="line"><a name="l30638"></a><span class="lineno">30638</span>&#160;<span class="preprocessor">#define FTFE_RMW_FEPROT(base, mask, value) (FTFE_WR_FEPROT(base, (FTFE_RD_FEPROT(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l30639"></a><span class="lineno">30639</span>&#160;<span class="preprocessor">#define FTFE_SET_FEPROT(base, value) (FTFE_WR_FEPROT(base, FTFE_RD_FEPROT(base) |  (value)))</span></div><div class="line"><a name="l30640"></a><span class="lineno">30640</span>&#160;<span class="preprocessor">#define FTFE_CLR_FEPROT(base, value) (FTFE_WR_FEPROT(base, FTFE_RD_FEPROT(base) &amp; ~(value)))</span></div><div class="line"><a name="l30641"></a><span class="lineno">30641</span>&#160;<span class="preprocessor">#define FTFE_TOG_FEPROT(base, value) (FTFE_WR_FEPROT(base, FTFE_RD_FEPROT(base) ^  (value)))</span></div><div class="line"><a name="l30642"></a><span class="lineno">30642</span>&#160;</div><div class="line"><a name="l30663"></a><span class="lineno">30663</span>&#160;<span class="preprocessor">#define FTFE_RD_FDPROT(base)     (FTFE_FDPROT_REG(base))</span></div><div class="line"><a name="l30664"></a><span class="lineno">30664</span>&#160;<span class="preprocessor">#define FTFE_WR_FDPROT(base, value) (FTFE_FDPROT_REG(base) = (value))</span></div><div class="line"><a name="l30665"></a><span class="lineno">30665</span>&#160;<span class="preprocessor">#define FTFE_RMW_FDPROT(base, mask, value) (FTFE_WR_FDPROT(base, (FTFE_RD_FDPROT(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l30666"></a><span class="lineno">30666</span>&#160;<span class="preprocessor">#define FTFE_SET_FDPROT(base, value) (FTFE_WR_FDPROT(base, FTFE_RD_FDPROT(base) |  (value)))</span></div><div class="line"><a name="l30667"></a><span class="lineno">30667</span>&#160;<span class="preprocessor">#define FTFE_CLR_FDPROT(base, value) (FTFE_WR_FDPROT(base, FTFE_RD_FDPROT(base) &amp; ~(value)))</span></div><div class="line"><a name="l30668"></a><span class="lineno">30668</span>&#160;<span class="preprocessor">#define FTFE_TOG_FDPROT(base, value) (FTFE_WR_FDPROT(base, FTFE_RD_FDPROT(base) ^  (value)))</span></div><div class="line"><a name="l30669"></a><span class="lineno">30669</span>&#160;</div><div class="line"><a name="l30671"></a><span class="lineno">30671</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l30672"></a><span class="lineno">30672</span>&#160;<span class="comment"> * MK64F12 FTM</span></div><div class="line"><a name="l30673"></a><span class="lineno">30673</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l30674"></a><span class="lineno">30674</span>&#160;<span class="comment"> * FlexTimer Module</span></div><div class="line"><a name="l30675"></a><span class="lineno">30675</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l30676"></a><span class="lineno">30676</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l30677"></a><span class="lineno">30677</span>&#160;<span class="comment"> * - FTM_SC - Status And Control</span></div><div class="line"><a name="l30678"></a><span class="lineno">30678</span>&#160;<span class="comment"> * - FTM_CNT - Counter</span></div><div class="line"><a name="l30679"></a><span class="lineno">30679</span>&#160;<span class="comment"> * - FTM_MOD - Modulo</span></div><div class="line"><a name="l30680"></a><span class="lineno">30680</span>&#160;<span class="comment"> * - FTM_CnSC - Channel (n) Status And Control</span></div><div class="line"><a name="l30681"></a><span class="lineno">30681</span>&#160;<span class="comment"> * - FTM_CnV - Channel (n) Value</span></div><div class="line"><a name="l30682"></a><span class="lineno">30682</span>&#160;<span class="comment"> * - FTM_CNTIN - Counter Initial Value</span></div><div class="line"><a name="l30683"></a><span class="lineno">30683</span>&#160;<span class="comment"> * - FTM_STATUS - Capture And Compare Status</span></div><div class="line"><a name="l30684"></a><span class="lineno">30684</span>&#160;<span class="comment"> * - FTM_MODE - Features Mode Selection</span></div><div class="line"><a name="l30685"></a><span class="lineno">30685</span>&#160;<span class="comment"> * - FTM_SYNC - Synchronization</span></div><div class="line"><a name="l30686"></a><span class="lineno">30686</span>&#160;<span class="comment"> * - FTM_OUTINIT - Initial State For Channels Output</span></div><div class="line"><a name="l30687"></a><span class="lineno">30687</span>&#160;<span class="comment"> * - FTM_OUTMASK - Output Mask</span></div><div class="line"><a name="l30688"></a><span class="lineno">30688</span>&#160;<span class="comment"> * - FTM_COMBINE - Function For Linked Channels</span></div><div class="line"><a name="l30689"></a><span class="lineno">30689</span>&#160;<span class="comment"> * - FTM_DEADTIME - Deadtime Insertion Control</span></div><div class="line"><a name="l30690"></a><span class="lineno">30690</span>&#160;<span class="comment"> * - FTM_EXTTRIG - FTM External Trigger</span></div><div class="line"><a name="l30691"></a><span class="lineno">30691</span>&#160;<span class="comment"> * - FTM_POL - Channels Polarity</span></div><div class="line"><a name="l30692"></a><span class="lineno">30692</span>&#160;<span class="comment"> * - FTM_FMS - Fault Mode Status</span></div><div class="line"><a name="l30693"></a><span class="lineno">30693</span>&#160;<span class="comment"> * - FTM_FILTER - Input Capture Filter Control</span></div><div class="line"><a name="l30694"></a><span class="lineno">30694</span>&#160;<span class="comment"> * - FTM_FLTCTRL - Fault Control</span></div><div class="line"><a name="l30695"></a><span class="lineno">30695</span>&#160;<span class="comment"> * - FTM_QDCTRL - Quadrature Decoder Control And Status</span></div><div class="line"><a name="l30696"></a><span class="lineno">30696</span>&#160;<span class="comment"> * - FTM_CONF - Configuration</span></div><div class="line"><a name="l30697"></a><span class="lineno">30697</span>&#160;<span class="comment"> * - FTM_FLTPOL - FTM Fault Input Polarity</span></div><div class="line"><a name="l30698"></a><span class="lineno">30698</span>&#160;<span class="comment"> * - FTM_SYNCONF - Synchronization Configuration</span></div><div class="line"><a name="l30699"></a><span class="lineno">30699</span>&#160;<span class="comment"> * - FTM_INVCTRL - FTM Inverting Control</span></div><div class="line"><a name="l30700"></a><span class="lineno">30700</span>&#160;<span class="comment"> * - FTM_SWOCTRL - FTM Software Output Control</span></div><div class="line"><a name="l30701"></a><span class="lineno">30701</span>&#160;<span class="comment"> * - FTM_PWMLOAD - FTM PWM Load</span></div><div class="line"><a name="l30702"></a><span class="lineno">30702</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l30703"></a><span class="lineno">30703</span>&#160;</div><div class="line"><a name="l30704"></a><span class="lineno">30704</span>&#160;<span class="preprocessor">#define FTM_INSTANCE_COUNT (4U) </span></div><div class="line"><a name="l30705"></a><span class="lineno">30705</span>&#160;<span class="preprocessor">#define FTM0_IDX (0U) </span></div><div class="line"><a name="l30706"></a><span class="lineno">30706</span>&#160;<span class="preprocessor">#define FTM1_IDX (1U) </span></div><div class="line"><a name="l30707"></a><span class="lineno">30707</span>&#160;<span class="preprocessor">#define FTM2_IDX (2U) </span></div><div class="line"><a name="l30708"></a><span class="lineno">30708</span>&#160;<span class="preprocessor">#define FTM3_IDX (3U) </span></div><div class="line"><a name="l30727"></a><span class="lineno">30727</span>&#160;<span class="preprocessor">#define FTM_RD_SC(base)          (FTM_SC_REG(base))</span></div><div class="line"><a name="l30728"></a><span class="lineno">30728</span>&#160;<span class="preprocessor">#define FTM_WR_SC(base, value)   (FTM_SC_REG(base) = (value))</span></div><div class="line"><a name="l30729"></a><span class="lineno">30729</span>&#160;<span class="preprocessor">#define FTM_RMW_SC(base, mask, value) (FTM_WR_SC(base, (FTM_RD_SC(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l30730"></a><span class="lineno">30730</span>&#160;<span class="preprocessor">#define FTM_SET_SC(base, value)  (FTM_WR_SC(base, FTM_RD_SC(base) |  (value)))</span></div><div class="line"><a name="l30731"></a><span class="lineno">30731</span>&#160;<span class="preprocessor">#define FTM_CLR_SC(base, value)  (FTM_WR_SC(base, FTM_RD_SC(base) &amp; ~(value)))</span></div><div class="line"><a name="l30732"></a><span class="lineno">30732</span>&#160;<span class="preprocessor">#define FTM_TOG_SC(base, value)  (FTM_WR_SC(base, FTM_RD_SC(base) ^  (value)))</span></div><div class="line"><a name="l30733"></a><span class="lineno">30733</span>&#160;</div><div class="line"><a name="l30735"></a><span class="lineno">30735</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l30736"></a><span class="lineno">30736</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_SC bitfields</span></div><div class="line"><a name="l30737"></a><span class="lineno">30737</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l30738"></a><span class="lineno">30738</span>&#160;</div><div class="line"><a name="l30759"></a><span class="lineno">30759</span>&#160;<span class="preprocessor">#define FTM_RD_SC_PS(base)   ((FTM_SC_REG(base) &amp; FTM_SC_PS_MASK) &gt;&gt; FTM_SC_PS_SHIFT)</span></div><div class="line"><a name="l30760"></a><span class="lineno">30760</span>&#160;<span class="preprocessor">#define FTM_BRD_SC_PS(base)  (FTM_RD_SC_PS(base))</span></div><div class="line"><a name="l30761"></a><span class="lineno">30761</span>&#160;</div><div class="line"><a name="l30763"></a><span class="lineno">30763</span>&#160;<span class="preprocessor">#define FTM_WR_SC_PS(base, value) (FTM_RMW_SC(base, FTM_SC_PS_MASK, FTM_SC_PS(value)))</span></div><div class="line"><a name="l30764"></a><span class="lineno">30764</span>&#160;<span class="preprocessor">#define FTM_BWR_SC_PS(base, value) (FTM_WR_SC_PS(base, value))</span></div><div class="line"><a name="l30765"></a><span class="lineno">30765</span>&#160;</div><div class="line"><a name="l30781"></a><span class="lineno">30781</span>&#160;<span class="preprocessor">#define FTM_RD_SC_CLKS(base) ((FTM_SC_REG(base) &amp; FTM_SC_CLKS_MASK) &gt;&gt; FTM_SC_CLKS_SHIFT)</span></div><div class="line"><a name="l30782"></a><span class="lineno">30782</span>&#160;<span class="preprocessor">#define FTM_BRD_SC_CLKS(base) (FTM_RD_SC_CLKS(base))</span></div><div class="line"><a name="l30783"></a><span class="lineno">30783</span>&#160;</div><div class="line"><a name="l30785"></a><span class="lineno">30785</span>&#160;<span class="preprocessor">#define FTM_WR_SC_CLKS(base, value) (FTM_RMW_SC(base, FTM_SC_CLKS_MASK, FTM_SC_CLKS(value)))</span></div><div class="line"><a name="l30786"></a><span class="lineno">30786</span>&#160;<span class="preprocessor">#define FTM_BWR_SC_CLKS(base, value) (FTM_WR_SC_CLKS(base, value))</span></div><div class="line"><a name="l30787"></a><span class="lineno">30787</span>&#160;</div><div class="line"><a name="l30802"></a><span class="lineno">30802</span>&#160;<span class="preprocessor">#define FTM_RD_SC_CPWMS(base) ((FTM_SC_REG(base) &amp; FTM_SC_CPWMS_MASK) &gt;&gt; FTM_SC_CPWMS_SHIFT)</span></div><div class="line"><a name="l30803"></a><span class="lineno">30803</span>&#160;<span class="preprocessor">#define FTM_BRD_SC_CPWMS(base) (BITBAND_ACCESS32(&amp;FTM_SC_REG(base), FTM_SC_CPWMS_SHIFT))</span></div><div class="line"><a name="l30804"></a><span class="lineno">30804</span>&#160;</div><div class="line"><a name="l30806"></a><span class="lineno">30806</span>&#160;<span class="preprocessor">#define FTM_WR_SC_CPWMS(base, value) (FTM_RMW_SC(base, FTM_SC_CPWMS_MASK, FTM_SC_CPWMS(value)))</span></div><div class="line"><a name="l30807"></a><span class="lineno">30807</span>&#160;<span class="preprocessor">#define FTM_BWR_SC_CPWMS(base, value) (BITBAND_ACCESS32(&amp;FTM_SC_REG(base), FTM_SC_CPWMS_SHIFT) = (value))</span></div><div class="line"><a name="l30808"></a><span class="lineno">30808</span>&#160;</div><div class="line"><a name="l30821"></a><span class="lineno">30821</span>&#160;<span class="preprocessor">#define FTM_RD_SC_TOIE(base) ((FTM_SC_REG(base) &amp; FTM_SC_TOIE_MASK) &gt;&gt; FTM_SC_TOIE_SHIFT)</span></div><div class="line"><a name="l30822"></a><span class="lineno">30822</span>&#160;<span class="preprocessor">#define FTM_BRD_SC_TOIE(base) (BITBAND_ACCESS32(&amp;FTM_SC_REG(base), FTM_SC_TOIE_SHIFT))</span></div><div class="line"><a name="l30823"></a><span class="lineno">30823</span>&#160;</div><div class="line"><a name="l30825"></a><span class="lineno">30825</span>&#160;<span class="preprocessor">#define FTM_WR_SC_TOIE(base, value) (FTM_RMW_SC(base, FTM_SC_TOIE_MASK, FTM_SC_TOIE(value)))</span></div><div class="line"><a name="l30826"></a><span class="lineno">30826</span>&#160;<span class="preprocessor">#define FTM_BWR_SC_TOIE(base, value) (BITBAND_ACCESS32(&amp;FTM_SC_REG(base), FTM_SC_TOIE_SHIFT) = (value))</span></div><div class="line"><a name="l30827"></a><span class="lineno">30827</span>&#160;</div><div class="line"><a name="l30846"></a><span class="lineno">30846</span>&#160;<span class="preprocessor">#define FTM_RD_SC_TOF(base)  ((FTM_SC_REG(base) &amp; FTM_SC_TOF_MASK) &gt;&gt; FTM_SC_TOF_SHIFT)</span></div><div class="line"><a name="l30847"></a><span class="lineno">30847</span>&#160;<span class="preprocessor">#define FTM_BRD_SC_TOF(base) (BITBAND_ACCESS32(&amp;FTM_SC_REG(base), FTM_SC_TOF_SHIFT))</span></div><div class="line"><a name="l30848"></a><span class="lineno">30848</span>&#160;</div><div class="line"><a name="l30850"></a><span class="lineno">30850</span>&#160;<span class="preprocessor">#define FTM_WR_SC_TOF(base, value) (FTM_RMW_SC(base, FTM_SC_TOF_MASK, FTM_SC_TOF(value)))</span></div><div class="line"><a name="l30851"></a><span class="lineno">30851</span>&#160;<span class="preprocessor">#define FTM_BWR_SC_TOF(base, value) (BITBAND_ACCESS32(&amp;FTM_SC_REG(base), FTM_SC_TOF_SHIFT) = (value))</span></div><div class="line"><a name="l30852"></a><span class="lineno">30852</span>&#160;</div><div class="line"><a name="l30872"></a><span class="lineno">30872</span>&#160;<span class="preprocessor">#define FTM_RD_CNT(base)         (FTM_CNT_REG(base))</span></div><div class="line"><a name="l30873"></a><span class="lineno">30873</span>&#160;<span class="preprocessor">#define FTM_WR_CNT(base, value)  (FTM_CNT_REG(base) = (value))</span></div><div class="line"><a name="l30874"></a><span class="lineno">30874</span>&#160;<span class="preprocessor">#define FTM_RMW_CNT(base, mask, value) (FTM_WR_CNT(base, (FTM_RD_CNT(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l30875"></a><span class="lineno">30875</span>&#160;<span class="preprocessor">#define FTM_SET_CNT(base, value) (FTM_WR_CNT(base, FTM_RD_CNT(base) |  (value)))</span></div><div class="line"><a name="l30876"></a><span class="lineno">30876</span>&#160;<span class="preprocessor">#define FTM_CLR_CNT(base, value) (FTM_WR_CNT(base, FTM_RD_CNT(base) &amp; ~(value)))</span></div><div class="line"><a name="l30877"></a><span class="lineno">30877</span>&#160;<span class="preprocessor">#define FTM_TOG_CNT(base, value) (FTM_WR_CNT(base, FTM_RD_CNT(base) ^  (value)))</span></div><div class="line"><a name="l30878"></a><span class="lineno">30878</span>&#160;</div><div class="line"><a name="l30880"></a><span class="lineno">30880</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l30881"></a><span class="lineno">30881</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_CNT bitfields</span></div><div class="line"><a name="l30882"></a><span class="lineno">30882</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l30883"></a><span class="lineno">30883</span>&#160;</div><div class="line"><a name="l30889"></a><span class="lineno">30889</span>&#160;<span class="preprocessor">#define FTM_RD_CNT_COUNT(base) ((FTM_CNT_REG(base) &amp; FTM_CNT_COUNT_MASK) &gt;&gt; FTM_CNT_COUNT_SHIFT)</span></div><div class="line"><a name="l30890"></a><span class="lineno">30890</span>&#160;<span class="preprocessor">#define FTM_BRD_CNT_COUNT(base) (FTM_RD_CNT_COUNT(base))</span></div><div class="line"><a name="l30891"></a><span class="lineno">30891</span>&#160;</div><div class="line"><a name="l30893"></a><span class="lineno">30893</span>&#160;<span class="preprocessor">#define FTM_WR_CNT_COUNT(base, value) (FTM_RMW_CNT(base, FTM_CNT_COUNT_MASK, FTM_CNT_COUNT(value)))</span></div><div class="line"><a name="l30894"></a><span class="lineno">30894</span>&#160;<span class="preprocessor">#define FTM_BWR_CNT_COUNT(base, value) (FTM_WR_CNT_COUNT(base, value))</span></div><div class="line"><a name="l30895"></a><span class="lineno">30895</span>&#160;</div><div class="line"><a name="l30921"></a><span class="lineno">30921</span>&#160;<span class="preprocessor">#define FTM_RD_MOD(base)         (FTM_MOD_REG(base))</span></div><div class="line"><a name="l30922"></a><span class="lineno">30922</span>&#160;<span class="preprocessor">#define FTM_WR_MOD(base, value)  (FTM_MOD_REG(base) = (value))</span></div><div class="line"><a name="l30923"></a><span class="lineno">30923</span>&#160;<span class="preprocessor">#define FTM_RMW_MOD(base, mask, value) (FTM_WR_MOD(base, (FTM_RD_MOD(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l30924"></a><span class="lineno">30924</span>&#160;<span class="preprocessor">#define FTM_SET_MOD(base, value) (FTM_WR_MOD(base, FTM_RD_MOD(base) |  (value)))</span></div><div class="line"><a name="l30925"></a><span class="lineno">30925</span>&#160;<span class="preprocessor">#define FTM_CLR_MOD(base, value) (FTM_WR_MOD(base, FTM_RD_MOD(base) &amp; ~(value)))</span></div><div class="line"><a name="l30926"></a><span class="lineno">30926</span>&#160;<span class="preprocessor">#define FTM_TOG_MOD(base, value) (FTM_WR_MOD(base, FTM_RD_MOD(base) ^  (value)))</span></div><div class="line"><a name="l30927"></a><span class="lineno">30927</span>&#160;</div><div class="line"><a name="l30929"></a><span class="lineno">30929</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l30930"></a><span class="lineno">30930</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_MOD bitfields</span></div><div class="line"><a name="l30931"></a><span class="lineno">30931</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l30932"></a><span class="lineno">30932</span>&#160;</div><div class="line"><a name="l30940"></a><span class="lineno">30940</span>&#160;<span class="preprocessor">#define FTM_RD_MOD_MOD(base) ((FTM_MOD_REG(base) &amp; FTM_MOD_MOD_MASK) &gt;&gt; FTM_MOD_MOD_SHIFT)</span></div><div class="line"><a name="l30941"></a><span class="lineno">30941</span>&#160;<span class="preprocessor">#define FTM_BRD_MOD_MOD(base) (FTM_RD_MOD_MOD(base))</span></div><div class="line"><a name="l30942"></a><span class="lineno">30942</span>&#160;</div><div class="line"><a name="l30944"></a><span class="lineno">30944</span>&#160;<span class="preprocessor">#define FTM_WR_MOD_MOD(base, value) (FTM_RMW_MOD(base, FTM_MOD_MOD_MASK, FTM_MOD_MOD(value)))</span></div><div class="line"><a name="l30945"></a><span class="lineno">30945</span>&#160;<span class="preprocessor">#define FTM_BWR_MOD_MOD(base, value) (FTM_WR_MOD_MOD(base, value))</span></div><div class="line"><a name="l30946"></a><span class="lineno">30946</span>&#160;</div><div class="line"><a name="l30979"></a><span class="lineno">30979</span>&#160;<span class="preprocessor">#define FTM_RD_CnSC(base, index) (FTM_CnSC_REG(base, index))</span></div><div class="line"><a name="l30980"></a><span class="lineno">30980</span>&#160;<span class="preprocessor">#define FTM_WR_CnSC(base, index, value) (FTM_CnSC_REG(base, index) = (value))</span></div><div class="line"><a name="l30981"></a><span class="lineno">30981</span>&#160;<span class="preprocessor">#define FTM_RMW_CnSC(base, index, mask, value) (FTM_WR_CnSC(base, index, (FTM_RD_CnSC(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l30982"></a><span class="lineno">30982</span>&#160;<span class="preprocessor">#define FTM_SET_CnSC(base, index, value) (FTM_WR_CnSC(base, index, FTM_RD_CnSC(base, index) |  (value)))</span></div><div class="line"><a name="l30983"></a><span class="lineno">30983</span>&#160;<span class="preprocessor">#define FTM_CLR_CnSC(base, index, value) (FTM_WR_CnSC(base, index, FTM_RD_CnSC(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l30984"></a><span class="lineno">30984</span>&#160;<span class="preprocessor">#define FTM_TOG_CnSC(base, index, value) (FTM_WR_CnSC(base, index, FTM_RD_CnSC(base, index) ^  (value)))</span></div><div class="line"><a name="l30985"></a><span class="lineno">30985</span>&#160;</div><div class="line"><a name="l30987"></a><span class="lineno">30987</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l30988"></a><span class="lineno">30988</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_CnSC bitfields</span></div><div class="line"><a name="l30989"></a><span class="lineno">30989</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l30990"></a><span class="lineno">30990</span>&#160;</div><div class="line"><a name="l31002"></a><span class="lineno">31002</span>&#160;<span class="preprocessor">#define FTM_RD_CnSC_DMA(base, index) ((FTM_CnSC_REG(base, index) &amp; FTM_CnSC_DMA_MASK) &gt;&gt; FTM_CnSC_DMA_SHIFT)</span></div><div class="line"><a name="l31003"></a><span class="lineno">31003</span>&#160;<span class="preprocessor">#define FTM_BRD_CnSC_DMA(base, index) (BITBAND_ACCESS32(&amp;FTM_CnSC_REG(base, index), FTM_CnSC_DMA_SHIFT))</span></div><div class="line"><a name="l31004"></a><span class="lineno">31004</span>&#160;</div><div class="line"><a name="l31006"></a><span class="lineno">31006</span>&#160;<span class="preprocessor">#define FTM_WR_CnSC_DMA(base, index, value) (FTM_RMW_CnSC(base, index, FTM_CnSC_DMA_MASK, FTM_CnSC_DMA(value)))</span></div><div class="line"><a name="l31007"></a><span class="lineno">31007</span>&#160;<span class="preprocessor">#define FTM_BWR_CnSC_DMA(base, index, value) (BITBAND_ACCESS32(&amp;FTM_CnSC_REG(base, index), FTM_CnSC_DMA_SHIFT) = (value))</span></div><div class="line"><a name="l31008"></a><span class="lineno">31008</span>&#160;</div><div class="line"><a name="l31019"></a><span class="lineno">31019</span>&#160;<span class="preprocessor">#define FTM_RD_CnSC_ELSA(base, index) ((FTM_CnSC_REG(base, index) &amp; FTM_CnSC_ELSA_MASK) &gt;&gt; FTM_CnSC_ELSA_SHIFT)</span></div><div class="line"><a name="l31020"></a><span class="lineno">31020</span>&#160;<span class="preprocessor">#define FTM_BRD_CnSC_ELSA(base, index) (BITBAND_ACCESS32(&amp;FTM_CnSC_REG(base, index), FTM_CnSC_ELSA_SHIFT))</span></div><div class="line"><a name="l31021"></a><span class="lineno">31021</span>&#160;</div><div class="line"><a name="l31023"></a><span class="lineno">31023</span>&#160;<span class="preprocessor">#define FTM_WR_CnSC_ELSA(base, index, value) (FTM_RMW_CnSC(base, index, FTM_CnSC_ELSA_MASK, FTM_CnSC_ELSA(value)))</span></div><div class="line"><a name="l31024"></a><span class="lineno">31024</span>&#160;<span class="preprocessor">#define FTM_BWR_CnSC_ELSA(base, index, value) (BITBAND_ACCESS32(&amp;FTM_CnSC_REG(base, index), FTM_CnSC_ELSA_SHIFT) = (value))</span></div><div class="line"><a name="l31025"></a><span class="lineno">31025</span>&#160;</div><div class="line"><a name="l31036"></a><span class="lineno">31036</span>&#160;<span class="preprocessor">#define FTM_RD_CnSC_ELSB(base, index) ((FTM_CnSC_REG(base, index) &amp; FTM_CnSC_ELSB_MASK) &gt;&gt; FTM_CnSC_ELSB_SHIFT)</span></div><div class="line"><a name="l31037"></a><span class="lineno">31037</span>&#160;<span class="preprocessor">#define FTM_BRD_CnSC_ELSB(base, index) (BITBAND_ACCESS32(&amp;FTM_CnSC_REG(base, index), FTM_CnSC_ELSB_SHIFT))</span></div><div class="line"><a name="l31038"></a><span class="lineno">31038</span>&#160;</div><div class="line"><a name="l31040"></a><span class="lineno">31040</span>&#160;<span class="preprocessor">#define FTM_WR_CnSC_ELSB(base, index, value) (FTM_RMW_CnSC(base, index, FTM_CnSC_ELSB_MASK, FTM_CnSC_ELSB(value)))</span></div><div class="line"><a name="l31041"></a><span class="lineno">31041</span>&#160;<span class="preprocessor">#define FTM_BWR_CnSC_ELSB(base, index, value) (BITBAND_ACCESS32(&amp;FTM_CnSC_REG(base, index), FTM_CnSC_ELSB_SHIFT) = (value))</span></div><div class="line"><a name="l31042"></a><span class="lineno">31042</span>&#160;</div><div class="line"><a name="l31053"></a><span class="lineno">31053</span>&#160;<span class="preprocessor">#define FTM_RD_CnSC_MSA(base, index) ((FTM_CnSC_REG(base, index) &amp; FTM_CnSC_MSA_MASK) &gt;&gt; FTM_CnSC_MSA_SHIFT)</span></div><div class="line"><a name="l31054"></a><span class="lineno">31054</span>&#160;<span class="preprocessor">#define FTM_BRD_CnSC_MSA(base, index) (BITBAND_ACCESS32(&amp;FTM_CnSC_REG(base, index), FTM_CnSC_MSA_SHIFT))</span></div><div class="line"><a name="l31055"></a><span class="lineno">31055</span>&#160;</div><div class="line"><a name="l31057"></a><span class="lineno">31057</span>&#160;<span class="preprocessor">#define FTM_WR_CnSC_MSA(base, index, value) (FTM_RMW_CnSC(base, index, FTM_CnSC_MSA_MASK, FTM_CnSC_MSA(value)))</span></div><div class="line"><a name="l31058"></a><span class="lineno">31058</span>&#160;<span class="preprocessor">#define FTM_BWR_CnSC_MSA(base, index, value) (BITBAND_ACCESS32(&amp;FTM_CnSC_REG(base, index), FTM_CnSC_MSA_SHIFT) = (value))</span></div><div class="line"><a name="l31059"></a><span class="lineno">31059</span>&#160;</div><div class="line"><a name="l31070"></a><span class="lineno">31070</span>&#160;<span class="preprocessor">#define FTM_RD_CnSC_MSB(base, index) ((FTM_CnSC_REG(base, index) &amp; FTM_CnSC_MSB_MASK) &gt;&gt; FTM_CnSC_MSB_SHIFT)</span></div><div class="line"><a name="l31071"></a><span class="lineno">31071</span>&#160;<span class="preprocessor">#define FTM_BRD_CnSC_MSB(base, index) (BITBAND_ACCESS32(&amp;FTM_CnSC_REG(base, index), FTM_CnSC_MSB_SHIFT))</span></div><div class="line"><a name="l31072"></a><span class="lineno">31072</span>&#160;</div><div class="line"><a name="l31074"></a><span class="lineno">31074</span>&#160;<span class="preprocessor">#define FTM_WR_CnSC_MSB(base, index, value) (FTM_RMW_CnSC(base, index, FTM_CnSC_MSB_MASK, FTM_CnSC_MSB(value)))</span></div><div class="line"><a name="l31075"></a><span class="lineno">31075</span>&#160;<span class="preprocessor">#define FTM_BWR_CnSC_MSB(base, index, value) (BITBAND_ACCESS32(&amp;FTM_CnSC_REG(base, index), FTM_CnSC_MSB_SHIFT) = (value))</span></div><div class="line"><a name="l31076"></a><span class="lineno">31076</span>&#160;</div><div class="line"><a name="l31089"></a><span class="lineno">31089</span>&#160;<span class="preprocessor">#define FTM_RD_CnSC_CHIE(base, index) ((FTM_CnSC_REG(base, index) &amp; FTM_CnSC_CHIE_MASK) &gt;&gt; FTM_CnSC_CHIE_SHIFT)</span></div><div class="line"><a name="l31090"></a><span class="lineno">31090</span>&#160;<span class="preprocessor">#define FTM_BRD_CnSC_CHIE(base, index) (BITBAND_ACCESS32(&amp;FTM_CnSC_REG(base, index), FTM_CnSC_CHIE_SHIFT))</span></div><div class="line"><a name="l31091"></a><span class="lineno">31091</span>&#160;</div><div class="line"><a name="l31093"></a><span class="lineno">31093</span>&#160;<span class="preprocessor">#define FTM_WR_CnSC_CHIE(base, index, value) (FTM_RMW_CnSC(base, index, FTM_CnSC_CHIE_MASK, FTM_CnSC_CHIE(value)))</span></div><div class="line"><a name="l31094"></a><span class="lineno">31094</span>&#160;<span class="preprocessor">#define FTM_BWR_CnSC_CHIE(base, index, value) (BITBAND_ACCESS32(&amp;FTM_CnSC_REG(base, index), FTM_CnSC_CHIE_SHIFT) = (value))</span></div><div class="line"><a name="l31095"></a><span class="lineno">31095</span>&#160;</div><div class="line"><a name="l31113"></a><span class="lineno">31113</span>&#160;<span class="preprocessor">#define FTM_RD_CnSC_CHF(base, index) ((FTM_CnSC_REG(base, index) &amp; FTM_CnSC_CHF_MASK) &gt;&gt; FTM_CnSC_CHF_SHIFT)</span></div><div class="line"><a name="l31114"></a><span class="lineno">31114</span>&#160;<span class="preprocessor">#define FTM_BRD_CnSC_CHF(base, index) (BITBAND_ACCESS32(&amp;FTM_CnSC_REG(base, index), FTM_CnSC_CHF_SHIFT))</span></div><div class="line"><a name="l31115"></a><span class="lineno">31115</span>&#160;</div><div class="line"><a name="l31117"></a><span class="lineno">31117</span>&#160;<span class="preprocessor">#define FTM_WR_CnSC_CHF(base, index, value) (FTM_RMW_CnSC(base, index, FTM_CnSC_CHF_MASK, FTM_CnSC_CHF(value)))</span></div><div class="line"><a name="l31118"></a><span class="lineno">31118</span>&#160;<span class="preprocessor">#define FTM_BWR_CnSC_CHF(base, index, value) (BITBAND_ACCESS32(&amp;FTM_CnSC_REG(base, index), FTM_CnSC_CHF_SHIFT) = (value))</span></div><div class="line"><a name="l31119"></a><span class="lineno">31119</span>&#160;</div><div class="line"><a name="l31142"></a><span class="lineno">31142</span>&#160;<span class="preprocessor">#define FTM_RD_CnV(base, index)  (FTM_CnV_REG(base, index))</span></div><div class="line"><a name="l31143"></a><span class="lineno">31143</span>&#160;<span class="preprocessor">#define FTM_WR_CnV(base, index, value) (FTM_CnV_REG(base, index) = (value))</span></div><div class="line"><a name="l31144"></a><span class="lineno">31144</span>&#160;<span class="preprocessor">#define FTM_RMW_CnV(base, index, mask, value) (FTM_WR_CnV(base, index, (FTM_RD_CnV(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l31145"></a><span class="lineno">31145</span>&#160;<span class="preprocessor">#define FTM_SET_CnV(base, index, value) (FTM_WR_CnV(base, index, FTM_RD_CnV(base, index) |  (value)))</span></div><div class="line"><a name="l31146"></a><span class="lineno">31146</span>&#160;<span class="preprocessor">#define FTM_CLR_CnV(base, index, value) (FTM_WR_CnV(base, index, FTM_RD_CnV(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l31147"></a><span class="lineno">31147</span>&#160;<span class="preprocessor">#define FTM_TOG_CnV(base, index, value) (FTM_WR_CnV(base, index, FTM_RD_CnV(base, index) ^  (value)))</span></div><div class="line"><a name="l31148"></a><span class="lineno">31148</span>&#160;</div><div class="line"><a name="l31150"></a><span class="lineno">31150</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l31151"></a><span class="lineno">31151</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_CnV bitfields</span></div><div class="line"><a name="l31152"></a><span class="lineno">31152</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l31153"></a><span class="lineno">31153</span>&#160;</div><div class="line"><a name="l31162"></a><span class="lineno">31162</span>&#160;<span class="preprocessor">#define FTM_RD_CnV_VAL(base, index) ((FTM_CnV_REG(base, index) &amp; FTM_CnV_VAL_MASK) &gt;&gt; FTM_CnV_VAL_SHIFT)</span></div><div class="line"><a name="l31163"></a><span class="lineno">31163</span>&#160;<span class="preprocessor">#define FTM_BRD_CnV_VAL(base, index) (FTM_RD_CnV_VAL(base, index))</span></div><div class="line"><a name="l31164"></a><span class="lineno">31164</span>&#160;</div><div class="line"><a name="l31166"></a><span class="lineno">31166</span>&#160;<span class="preprocessor">#define FTM_WR_CnV_VAL(base, index, value) (FTM_RMW_CnV(base, index, FTM_CnV_VAL_MASK, FTM_CnV_VAL(value)))</span></div><div class="line"><a name="l31167"></a><span class="lineno">31167</span>&#160;<span class="preprocessor">#define FTM_BWR_CnV_VAL(base, index, value) (FTM_WR_CnV_VAL(base, index, value))</span></div><div class="line"><a name="l31168"></a><span class="lineno">31168</span>&#160;</div><div class="line"><a name="l31192"></a><span class="lineno">31192</span>&#160;<span class="preprocessor">#define FTM_RD_CNTIN(base)       (FTM_CNTIN_REG(base))</span></div><div class="line"><a name="l31193"></a><span class="lineno">31193</span>&#160;<span class="preprocessor">#define FTM_WR_CNTIN(base, value) (FTM_CNTIN_REG(base) = (value))</span></div><div class="line"><a name="l31194"></a><span class="lineno">31194</span>&#160;<span class="preprocessor">#define FTM_RMW_CNTIN(base, mask, value) (FTM_WR_CNTIN(base, (FTM_RD_CNTIN(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l31195"></a><span class="lineno">31195</span>&#160;<span class="preprocessor">#define FTM_SET_CNTIN(base, value) (FTM_WR_CNTIN(base, FTM_RD_CNTIN(base) |  (value)))</span></div><div class="line"><a name="l31196"></a><span class="lineno">31196</span>&#160;<span class="preprocessor">#define FTM_CLR_CNTIN(base, value) (FTM_WR_CNTIN(base, FTM_RD_CNTIN(base) &amp; ~(value)))</span></div><div class="line"><a name="l31197"></a><span class="lineno">31197</span>&#160;<span class="preprocessor">#define FTM_TOG_CNTIN(base, value) (FTM_WR_CNTIN(base, FTM_RD_CNTIN(base) ^  (value)))</span></div><div class="line"><a name="l31198"></a><span class="lineno">31198</span>&#160;</div><div class="line"><a name="l31200"></a><span class="lineno">31200</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l31201"></a><span class="lineno">31201</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_CNTIN bitfields</span></div><div class="line"><a name="l31202"></a><span class="lineno">31202</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l31203"></a><span class="lineno">31203</span>&#160;</div><div class="line"><a name="l31211"></a><span class="lineno">31211</span>&#160;<span class="preprocessor">#define FTM_RD_CNTIN_INIT(base) ((FTM_CNTIN_REG(base) &amp; FTM_CNTIN_INIT_MASK) &gt;&gt; FTM_CNTIN_INIT_SHIFT)</span></div><div class="line"><a name="l31212"></a><span class="lineno">31212</span>&#160;<span class="preprocessor">#define FTM_BRD_CNTIN_INIT(base) (FTM_RD_CNTIN_INIT(base))</span></div><div class="line"><a name="l31213"></a><span class="lineno">31213</span>&#160;</div><div class="line"><a name="l31215"></a><span class="lineno">31215</span>&#160;<span class="preprocessor">#define FTM_WR_CNTIN_INIT(base, value) (FTM_RMW_CNTIN(base, FTM_CNTIN_INIT_MASK, FTM_CNTIN_INIT(value)))</span></div><div class="line"><a name="l31216"></a><span class="lineno">31216</span>&#160;<span class="preprocessor">#define FTM_BWR_CNTIN_INIT(base, value) (FTM_WR_CNTIN_INIT(base, value))</span></div><div class="line"><a name="l31217"></a><span class="lineno">31217</span>&#160;</div><div class="line"><a name="l31244"></a><span class="lineno">31244</span>&#160;<span class="preprocessor">#define FTM_RD_STATUS(base)      (FTM_STATUS_REG(base))</span></div><div class="line"><a name="l31245"></a><span class="lineno">31245</span>&#160;<span class="preprocessor">#define FTM_WR_STATUS(base, value) (FTM_STATUS_REG(base) = (value))</span></div><div class="line"><a name="l31246"></a><span class="lineno">31246</span>&#160;<span class="preprocessor">#define FTM_RMW_STATUS(base, mask, value) (FTM_WR_STATUS(base, (FTM_RD_STATUS(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l31247"></a><span class="lineno">31247</span>&#160;<span class="preprocessor">#define FTM_SET_STATUS(base, value) (FTM_WR_STATUS(base, FTM_RD_STATUS(base) |  (value)))</span></div><div class="line"><a name="l31248"></a><span class="lineno">31248</span>&#160;<span class="preprocessor">#define FTM_CLR_STATUS(base, value) (FTM_WR_STATUS(base, FTM_RD_STATUS(base) &amp; ~(value)))</span></div><div class="line"><a name="l31249"></a><span class="lineno">31249</span>&#160;<span class="preprocessor">#define FTM_TOG_STATUS(base, value) (FTM_WR_STATUS(base, FTM_RD_STATUS(base) ^  (value)))</span></div><div class="line"><a name="l31250"></a><span class="lineno">31250</span>&#160;</div><div class="line"><a name="l31252"></a><span class="lineno">31252</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l31253"></a><span class="lineno">31253</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_STATUS bitfields</span></div><div class="line"><a name="l31254"></a><span class="lineno">31254</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l31255"></a><span class="lineno">31255</span>&#160;</div><div class="line"><a name="l31267"></a><span class="lineno">31267</span>&#160;<span class="preprocessor">#define FTM_RD_STATUS_CH0F(base) ((FTM_STATUS_REG(base) &amp; FTM_STATUS_CH0F_MASK) &gt;&gt; FTM_STATUS_CH0F_SHIFT)</span></div><div class="line"><a name="l31268"></a><span class="lineno">31268</span>&#160;<span class="preprocessor">#define FTM_BRD_STATUS_CH0F(base) (BITBAND_ACCESS32(&amp;FTM_STATUS_REG(base), FTM_STATUS_CH0F_SHIFT))</span></div><div class="line"><a name="l31269"></a><span class="lineno">31269</span>&#160;</div><div class="line"><a name="l31271"></a><span class="lineno">31271</span>&#160;<span class="preprocessor">#define FTM_WR_STATUS_CH0F(base, value) (FTM_RMW_STATUS(base, (FTM_STATUS_CH0F_MASK | FTM_STATUS_CH1F_MASK | FTM_STATUS_CH2F_MASK | FTM_STATUS_CH3F_MASK | FTM_STATUS_CH4F_MASK | FTM_STATUS_CH5F_MASK | FTM_STATUS_CH6F_MASK | FTM_STATUS_CH7F_MASK), FTM_STATUS_CH0F(value)))</span></div><div class="line"><a name="l31272"></a><span class="lineno">31272</span>&#160;<span class="preprocessor">#define FTM_BWR_STATUS_CH0F(base, value) (BITBAND_ACCESS32(&amp;FTM_STATUS_REG(base), FTM_STATUS_CH0F_SHIFT) = (value))</span></div><div class="line"><a name="l31273"></a><span class="lineno">31273</span>&#160;</div><div class="line"><a name="l31286"></a><span class="lineno">31286</span>&#160;<span class="preprocessor">#define FTM_RD_STATUS_CH1F(base) ((FTM_STATUS_REG(base) &amp; FTM_STATUS_CH1F_MASK) &gt;&gt; FTM_STATUS_CH1F_SHIFT)</span></div><div class="line"><a name="l31287"></a><span class="lineno">31287</span>&#160;<span class="preprocessor">#define FTM_BRD_STATUS_CH1F(base) (BITBAND_ACCESS32(&amp;FTM_STATUS_REG(base), FTM_STATUS_CH1F_SHIFT))</span></div><div class="line"><a name="l31288"></a><span class="lineno">31288</span>&#160;</div><div class="line"><a name="l31290"></a><span class="lineno">31290</span>&#160;<span class="preprocessor">#define FTM_WR_STATUS_CH1F(base, value) (FTM_RMW_STATUS(base, (FTM_STATUS_CH1F_MASK | FTM_STATUS_CH0F_MASK | FTM_STATUS_CH2F_MASK | FTM_STATUS_CH3F_MASK | FTM_STATUS_CH4F_MASK | FTM_STATUS_CH5F_MASK | FTM_STATUS_CH6F_MASK | FTM_STATUS_CH7F_MASK), FTM_STATUS_CH1F(value)))</span></div><div class="line"><a name="l31291"></a><span class="lineno">31291</span>&#160;<span class="preprocessor">#define FTM_BWR_STATUS_CH1F(base, value) (BITBAND_ACCESS32(&amp;FTM_STATUS_REG(base), FTM_STATUS_CH1F_SHIFT) = (value))</span></div><div class="line"><a name="l31292"></a><span class="lineno">31292</span>&#160;</div><div class="line"><a name="l31305"></a><span class="lineno">31305</span>&#160;<span class="preprocessor">#define FTM_RD_STATUS_CH2F(base) ((FTM_STATUS_REG(base) &amp; FTM_STATUS_CH2F_MASK) &gt;&gt; FTM_STATUS_CH2F_SHIFT)</span></div><div class="line"><a name="l31306"></a><span class="lineno">31306</span>&#160;<span class="preprocessor">#define FTM_BRD_STATUS_CH2F(base) (BITBAND_ACCESS32(&amp;FTM_STATUS_REG(base), FTM_STATUS_CH2F_SHIFT))</span></div><div class="line"><a name="l31307"></a><span class="lineno">31307</span>&#160;</div><div class="line"><a name="l31309"></a><span class="lineno">31309</span>&#160;<span class="preprocessor">#define FTM_WR_STATUS_CH2F(base, value) (FTM_RMW_STATUS(base, (FTM_STATUS_CH2F_MASK | FTM_STATUS_CH0F_MASK | FTM_STATUS_CH1F_MASK | FTM_STATUS_CH3F_MASK | FTM_STATUS_CH4F_MASK | FTM_STATUS_CH5F_MASK | FTM_STATUS_CH6F_MASK | FTM_STATUS_CH7F_MASK), FTM_STATUS_CH2F(value)))</span></div><div class="line"><a name="l31310"></a><span class="lineno">31310</span>&#160;<span class="preprocessor">#define FTM_BWR_STATUS_CH2F(base, value) (BITBAND_ACCESS32(&amp;FTM_STATUS_REG(base), FTM_STATUS_CH2F_SHIFT) = (value))</span></div><div class="line"><a name="l31311"></a><span class="lineno">31311</span>&#160;</div><div class="line"><a name="l31324"></a><span class="lineno">31324</span>&#160;<span class="preprocessor">#define FTM_RD_STATUS_CH3F(base) ((FTM_STATUS_REG(base) &amp; FTM_STATUS_CH3F_MASK) &gt;&gt; FTM_STATUS_CH3F_SHIFT)</span></div><div class="line"><a name="l31325"></a><span class="lineno">31325</span>&#160;<span class="preprocessor">#define FTM_BRD_STATUS_CH3F(base) (BITBAND_ACCESS32(&amp;FTM_STATUS_REG(base), FTM_STATUS_CH3F_SHIFT))</span></div><div class="line"><a name="l31326"></a><span class="lineno">31326</span>&#160;</div><div class="line"><a name="l31328"></a><span class="lineno">31328</span>&#160;<span class="preprocessor">#define FTM_WR_STATUS_CH3F(base, value) (FTM_RMW_STATUS(base, (FTM_STATUS_CH3F_MASK | FTM_STATUS_CH0F_MASK | FTM_STATUS_CH1F_MASK | FTM_STATUS_CH2F_MASK | FTM_STATUS_CH4F_MASK | FTM_STATUS_CH5F_MASK | FTM_STATUS_CH6F_MASK | FTM_STATUS_CH7F_MASK), FTM_STATUS_CH3F(value)))</span></div><div class="line"><a name="l31329"></a><span class="lineno">31329</span>&#160;<span class="preprocessor">#define FTM_BWR_STATUS_CH3F(base, value) (BITBAND_ACCESS32(&amp;FTM_STATUS_REG(base), FTM_STATUS_CH3F_SHIFT) = (value))</span></div><div class="line"><a name="l31330"></a><span class="lineno">31330</span>&#160;</div><div class="line"><a name="l31343"></a><span class="lineno">31343</span>&#160;<span class="preprocessor">#define FTM_RD_STATUS_CH4F(base) ((FTM_STATUS_REG(base) &amp; FTM_STATUS_CH4F_MASK) &gt;&gt; FTM_STATUS_CH4F_SHIFT)</span></div><div class="line"><a name="l31344"></a><span class="lineno">31344</span>&#160;<span class="preprocessor">#define FTM_BRD_STATUS_CH4F(base) (BITBAND_ACCESS32(&amp;FTM_STATUS_REG(base), FTM_STATUS_CH4F_SHIFT))</span></div><div class="line"><a name="l31345"></a><span class="lineno">31345</span>&#160;</div><div class="line"><a name="l31347"></a><span class="lineno">31347</span>&#160;<span class="preprocessor">#define FTM_WR_STATUS_CH4F(base, value) (FTM_RMW_STATUS(base, (FTM_STATUS_CH4F_MASK | FTM_STATUS_CH0F_MASK | FTM_STATUS_CH1F_MASK | FTM_STATUS_CH2F_MASK | FTM_STATUS_CH3F_MASK | FTM_STATUS_CH5F_MASK | FTM_STATUS_CH6F_MASK | FTM_STATUS_CH7F_MASK), FTM_STATUS_CH4F(value)))</span></div><div class="line"><a name="l31348"></a><span class="lineno">31348</span>&#160;<span class="preprocessor">#define FTM_BWR_STATUS_CH4F(base, value) (BITBAND_ACCESS32(&amp;FTM_STATUS_REG(base), FTM_STATUS_CH4F_SHIFT) = (value))</span></div><div class="line"><a name="l31349"></a><span class="lineno">31349</span>&#160;</div><div class="line"><a name="l31362"></a><span class="lineno">31362</span>&#160;<span class="preprocessor">#define FTM_RD_STATUS_CH5F(base) ((FTM_STATUS_REG(base) &amp; FTM_STATUS_CH5F_MASK) &gt;&gt; FTM_STATUS_CH5F_SHIFT)</span></div><div class="line"><a name="l31363"></a><span class="lineno">31363</span>&#160;<span class="preprocessor">#define FTM_BRD_STATUS_CH5F(base) (BITBAND_ACCESS32(&amp;FTM_STATUS_REG(base), FTM_STATUS_CH5F_SHIFT))</span></div><div class="line"><a name="l31364"></a><span class="lineno">31364</span>&#160;</div><div class="line"><a name="l31366"></a><span class="lineno">31366</span>&#160;<span class="preprocessor">#define FTM_WR_STATUS_CH5F(base, value) (FTM_RMW_STATUS(base, (FTM_STATUS_CH5F_MASK | FTM_STATUS_CH0F_MASK | FTM_STATUS_CH1F_MASK | FTM_STATUS_CH2F_MASK | FTM_STATUS_CH3F_MASK | FTM_STATUS_CH4F_MASK | FTM_STATUS_CH6F_MASK | FTM_STATUS_CH7F_MASK), FTM_STATUS_CH5F(value)))</span></div><div class="line"><a name="l31367"></a><span class="lineno">31367</span>&#160;<span class="preprocessor">#define FTM_BWR_STATUS_CH5F(base, value) (BITBAND_ACCESS32(&amp;FTM_STATUS_REG(base), FTM_STATUS_CH5F_SHIFT) = (value))</span></div><div class="line"><a name="l31368"></a><span class="lineno">31368</span>&#160;</div><div class="line"><a name="l31381"></a><span class="lineno">31381</span>&#160;<span class="preprocessor">#define FTM_RD_STATUS_CH6F(base) ((FTM_STATUS_REG(base) &amp; FTM_STATUS_CH6F_MASK) &gt;&gt; FTM_STATUS_CH6F_SHIFT)</span></div><div class="line"><a name="l31382"></a><span class="lineno">31382</span>&#160;<span class="preprocessor">#define FTM_BRD_STATUS_CH6F(base) (BITBAND_ACCESS32(&amp;FTM_STATUS_REG(base), FTM_STATUS_CH6F_SHIFT))</span></div><div class="line"><a name="l31383"></a><span class="lineno">31383</span>&#160;</div><div class="line"><a name="l31385"></a><span class="lineno">31385</span>&#160;<span class="preprocessor">#define FTM_WR_STATUS_CH6F(base, value) (FTM_RMW_STATUS(base, (FTM_STATUS_CH6F_MASK | FTM_STATUS_CH0F_MASK | FTM_STATUS_CH1F_MASK | FTM_STATUS_CH2F_MASK | FTM_STATUS_CH3F_MASK | FTM_STATUS_CH4F_MASK | FTM_STATUS_CH5F_MASK | FTM_STATUS_CH7F_MASK), FTM_STATUS_CH6F(value)))</span></div><div class="line"><a name="l31386"></a><span class="lineno">31386</span>&#160;<span class="preprocessor">#define FTM_BWR_STATUS_CH6F(base, value) (BITBAND_ACCESS32(&amp;FTM_STATUS_REG(base), FTM_STATUS_CH6F_SHIFT) = (value))</span></div><div class="line"><a name="l31387"></a><span class="lineno">31387</span>&#160;</div><div class="line"><a name="l31400"></a><span class="lineno">31400</span>&#160;<span class="preprocessor">#define FTM_RD_STATUS_CH7F(base) ((FTM_STATUS_REG(base) &amp; FTM_STATUS_CH7F_MASK) &gt;&gt; FTM_STATUS_CH7F_SHIFT)</span></div><div class="line"><a name="l31401"></a><span class="lineno">31401</span>&#160;<span class="preprocessor">#define FTM_BRD_STATUS_CH7F(base) (BITBAND_ACCESS32(&amp;FTM_STATUS_REG(base), FTM_STATUS_CH7F_SHIFT))</span></div><div class="line"><a name="l31402"></a><span class="lineno">31402</span>&#160;</div><div class="line"><a name="l31404"></a><span class="lineno">31404</span>&#160;<span class="preprocessor">#define FTM_WR_STATUS_CH7F(base, value) (FTM_RMW_STATUS(base, (FTM_STATUS_CH7F_MASK | FTM_STATUS_CH0F_MASK | FTM_STATUS_CH1F_MASK | FTM_STATUS_CH2F_MASK | FTM_STATUS_CH3F_MASK | FTM_STATUS_CH4F_MASK | FTM_STATUS_CH5F_MASK | FTM_STATUS_CH6F_MASK), FTM_STATUS_CH7F(value)))</span></div><div class="line"><a name="l31405"></a><span class="lineno">31405</span>&#160;<span class="preprocessor">#define FTM_BWR_STATUS_CH7F(base, value) (BITBAND_ACCESS32(&amp;FTM_STATUS_REG(base), FTM_STATUS_CH7F_SHIFT) = (value))</span></div><div class="line"><a name="l31406"></a><span class="lineno">31406</span>&#160;</div><div class="line"><a name="l31426"></a><span class="lineno">31426</span>&#160;<span class="preprocessor">#define FTM_RD_MODE(base)        (FTM_MODE_REG(base))</span></div><div class="line"><a name="l31427"></a><span class="lineno">31427</span>&#160;<span class="preprocessor">#define FTM_WR_MODE(base, value) (FTM_MODE_REG(base) = (value))</span></div><div class="line"><a name="l31428"></a><span class="lineno">31428</span>&#160;<span class="preprocessor">#define FTM_RMW_MODE(base, mask, value) (FTM_WR_MODE(base, (FTM_RD_MODE(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l31429"></a><span class="lineno">31429</span>&#160;<span class="preprocessor">#define FTM_SET_MODE(base, value) (FTM_WR_MODE(base, FTM_RD_MODE(base) |  (value)))</span></div><div class="line"><a name="l31430"></a><span class="lineno">31430</span>&#160;<span class="preprocessor">#define FTM_CLR_MODE(base, value) (FTM_WR_MODE(base, FTM_RD_MODE(base) &amp; ~(value)))</span></div><div class="line"><a name="l31431"></a><span class="lineno">31431</span>&#160;<span class="preprocessor">#define FTM_TOG_MODE(base, value) (FTM_WR_MODE(base, FTM_RD_MODE(base) ^  (value)))</span></div><div class="line"><a name="l31432"></a><span class="lineno">31432</span>&#160;</div><div class="line"><a name="l31434"></a><span class="lineno">31434</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l31435"></a><span class="lineno">31435</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_MODE bitfields</span></div><div class="line"><a name="l31436"></a><span class="lineno">31436</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l31437"></a><span class="lineno">31437</span>&#160;</div><div class="line"><a name="l31451"></a><span class="lineno">31451</span>&#160;<span class="preprocessor">#define FTM_RD_MODE_FTMEN(base) ((FTM_MODE_REG(base) &amp; FTM_MODE_FTMEN_MASK) &gt;&gt; FTM_MODE_FTMEN_SHIFT)</span></div><div class="line"><a name="l31452"></a><span class="lineno">31452</span>&#160;<span class="preprocessor">#define FTM_BRD_MODE_FTMEN(base) (BITBAND_ACCESS32(&amp;FTM_MODE_REG(base), FTM_MODE_FTMEN_SHIFT))</span></div><div class="line"><a name="l31453"></a><span class="lineno">31453</span>&#160;</div><div class="line"><a name="l31455"></a><span class="lineno">31455</span>&#160;<span class="preprocessor">#define FTM_WR_MODE_FTMEN(base, value) (FTM_RMW_MODE(base, FTM_MODE_FTMEN_MASK, FTM_MODE_FTMEN(value)))</span></div><div class="line"><a name="l31456"></a><span class="lineno">31456</span>&#160;<span class="preprocessor">#define FTM_BWR_MODE_FTMEN(base, value) (BITBAND_ACCESS32(&amp;FTM_MODE_REG(base), FTM_MODE_FTMEN_SHIFT) = (value))</span></div><div class="line"><a name="l31457"></a><span class="lineno">31457</span>&#160;</div><div class="line"><a name="l31468"></a><span class="lineno">31468</span>&#160;<span class="preprocessor">#define FTM_RD_MODE_INIT(base) ((FTM_MODE_REG(base) &amp; FTM_MODE_INIT_MASK) &gt;&gt; FTM_MODE_INIT_SHIFT)</span></div><div class="line"><a name="l31469"></a><span class="lineno">31469</span>&#160;<span class="preprocessor">#define FTM_BRD_MODE_INIT(base) (BITBAND_ACCESS32(&amp;FTM_MODE_REG(base), FTM_MODE_INIT_SHIFT))</span></div><div class="line"><a name="l31470"></a><span class="lineno">31470</span>&#160;</div><div class="line"><a name="l31472"></a><span class="lineno">31472</span>&#160;<span class="preprocessor">#define FTM_WR_MODE_INIT(base, value) (FTM_RMW_MODE(base, FTM_MODE_INIT_MASK, FTM_MODE_INIT(value)))</span></div><div class="line"><a name="l31473"></a><span class="lineno">31473</span>&#160;<span class="preprocessor">#define FTM_BWR_MODE_INIT(base, value) (BITBAND_ACCESS32(&amp;FTM_MODE_REG(base), FTM_MODE_INIT_SHIFT) = (value))</span></div><div class="line"><a name="l31474"></a><span class="lineno">31474</span>&#160;</div><div class="line"><a name="l31491"></a><span class="lineno">31491</span>&#160;<span class="preprocessor">#define FTM_RD_MODE_WPDIS(base) ((FTM_MODE_REG(base) &amp; FTM_MODE_WPDIS_MASK) &gt;&gt; FTM_MODE_WPDIS_SHIFT)</span></div><div class="line"><a name="l31492"></a><span class="lineno">31492</span>&#160;<span class="preprocessor">#define FTM_BRD_MODE_WPDIS(base) (BITBAND_ACCESS32(&amp;FTM_MODE_REG(base), FTM_MODE_WPDIS_SHIFT))</span></div><div class="line"><a name="l31493"></a><span class="lineno">31493</span>&#160;</div><div class="line"><a name="l31495"></a><span class="lineno">31495</span>&#160;<span class="preprocessor">#define FTM_WR_MODE_WPDIS(base, value) (FTM_RMW_MODE(base, FTM_MODE_WPDIS_MASK, FTM_MODE_WPDIS(value)))</span></div><div class="line"><a name="l31496"></a><span class="lineno">31496</span>&#160;<span class="preprocessor">#define FTM_BWR_MODE_WPDIS(base, value) (BITBAND_ACCESS32(&amp;FTM_MODE_REG(base), FTM_MODE_WPDIS_SHIFT) = (value))</span></div><div class="line"><a name="l31497"></a><span class="lineno">31497</span>&#160;</div><div class="line"><a name="l31515"></a><span class="lineno">31515</span>&#160;<span class="preprocessor">#define FTM_RD_MODE_PWMSYNC(base) ((FTM_MODE_REG(base) &amp; FTM_MODE_PWMSYNC_MASK) &gt;&gt; FTM_MODE_PWMSYNC_SHIFT)</span></div><div class="line"><a name="l31516"></a><span class="lineno">31516</span>&#160;<span class="preprocessor">#define FTM_BRD_MODE_PWMSYNC(base) (BITBAND_ACCESS32(&amp;FTM_MODE_REG(base), FTM_MODE_PWMSYNC_SHIFT))</span></div><div class="line"><a name="l31517"></a><span class="lineno">31517</span>&#160;</div><div class="line"><a name="l31519"></a><span class="lineno">31519</span>&#160;<span class="preprocessor">#define FTM_WR_MODE_PWMSYNC(base, value) (FTM_RMW_MODE(base, FTM_MODE_PWMSYNC_MASK, FTM_MODE_PWMSYNC(value)))</span></div><div class="line"><a name="l31520"></a><span class="lineno">31520</span>&#160;<span class="preprocessor">#define FTM_BWR_MODE_PWMSYNC(base, value) (BITBAND_ACCESS32(&amp;FTM_MODE_REG(base), FTM_MODE_PWMSYNC_SHIFT) = (value))</span></div><div class="line"><a name="l31521"></a><span class="lineno">31521</span>&#160;</div><div class="line"><a name="l31535"></a><span class="lineno">31535</span>&#160;<span class="preprocessor">#define FTM_RD_MODE_CAPTEST(base) ((FTM_MODE_REG(base) &amp; FTM_MODE_CAPTEST_MASK) &gt;&gt; FTM_MODE_CAPTEST_SHIFT)</span></div><div class="line"><a name="l31536"></a><span class="lineno">31536</span>&#160;<span class="preprocessor">#define FTM_BRD_MODE_CAPTEST(base) (BITBAND_ACCESS32(&amp;FTM_MODE_REG(base), FTM_MODE_CAPTEST_SHIFT))</span></div><div class="line"><a name="l31537"></a><span class="lineno">31537</span>&#160;</div><div class="line"><a name="l31539"></a><span class="lineno">31539</span>&#160;<span class="preprocessor">#define FTM_WR_MODE_CAPTEST(base, value) (FTM_RMW_MODE(base, FTM_MODE_CAPTEST_MASK, FTM_MODE_CAPTEST(value)))</span></div><div class="line"><a name="l31540"></a><span class="lineno">31540</span>&#160;<span class="preprocessor">#define FTM_BWR_MODE_CAPTEST(base, value) (BITBAND_ACCESS32(&amp;FTM_MODE_REG(base), FTM_MODE_CAPTEST_SHIFT) = (value))</span></div><div class="line"><a name="l31541"></a><span class="lineno">31541</span>&#160;</div><div class="line"><a name="l31560"></a><span class="lineno">31560</span>&#160;<span class="preprocessor">#define FTM_RD_MODE_FAULTM(base) ((FTM_MODE_REG(base) &amp; FTM_MODE_FAULTM_MASK) &gt;&gt; FTM_MODE_FAULTM_SHIFT)</span></div><div class="line"><a name="l31561"></a><span class="lineno">31561</span>&#160;<span class="preprocessor">#define FTM_BRD_MODE_FAULTM(base) (FTM_RD_MODE_FAULTM(base))</span></div><div class="line"><a name="l31562"></a><span class="lineno">31562</span>&#160;</div><div class="line"><a name="l31564"></a><span class="lineno">31564</span>&#160;<span class="preprocessor">#define FTM_WR_MODE_FAULTM(base, value) (FTM_RMW_MODE(base, FTM_MODE_FAULTM_MASK, FTM_MODE_FAULTM(value)))</span></div><div class="line"><a name="l31565"></a><span class="lineno">31565</span>&#160;<span class="preprocessor">#define FTM_BWR_MODE_FAULTM(base, value) (FTM_WR_MODE_FAULTM(base, value))</span></div><div class="line"><a name="l31566"></a><span class="lineno">31566</span>&#160;</div><div class="line"><a name="l31580"></a><span class="lineno">31580</span>&#160;<span class="preprocessor">#define FTM_RD_MODE_FAULTIE(base) ((FTM_MODE_REG(base) &amp; FTM_MODE_FAULTIE_MASK) &gt;&gt; FTM_MODE_FAULTIE_SHIFT)</span></div><div class="line"><a name="l31581"></a><span class="lineno">31581</span>&#160;<span class="preprocessor">#define FTM_BRD_MODE_FAULTIE(base) (BITBAND_ACCESS32(&amp;FTM_MODE_REG(base), FTM_MODE_FAULTIE_SHIFT))</span></div><div class="line"><a name="l31582"></a><span class="lineno">31582</span>&#160;</div><div class="line"><a name="l31584"></a><span class="lineno">31584</span>&#160;<span class="preprocessor">#define FTM_WR_MODE_FAULTIE(base, value) (FTM_RMW_MODE(base, FTM_MODE_FAULTIE_MASK, FTM_MODE_FAULTIE(value)))</span></div><div class="line"><a name="l31585"></a><span class="lineno">31585</span>&#160;<span class="preprocessor">#define FTM_BWR_MODE_FAULTIE(base, value) (BITBAND_ACCESS32(&amp;FTM_MODE_REG(base), FTM_MODE_FAULTIE_SHIFT) = (value))</span></div><div class="line"><a name="l31586"></a><span class="lineno">31586</span>&#160;</div><div class="line"><a name="l31615"></a><span class="lineno">31615</span>&#160;<span class="preprocessor">#define FTM_RD_SYNC(base)        (FTM_SYNC_REG(base))</span></div><div class="line"><a name="l31616"></a><span class="lineno">31616</span>&#160;<span class="preprocessor">#define FTM_WR_SYNC(base, value) (FTM_SYNC_REG(base) = (value))</span></div><div class="line"><a name="l31617"></a><span class="lineno">31617</span>&#160;<span class="preprocessor">#define FTM_RMW_SYNC(base, mask, value) (FTM_WR_SYNC(base, (FTM_RD_SYNC(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l31618"></a><span class="lineno">31618</span>&#160;<span class="preprocessor">#define FTM_SET_SYNC(base, value) (FTM_WR_SYNC(base, FTM_RD_SYNC(base) |  (value)))</span></div><div class="line"><a name="l31619"></a><span class="lineno">31619</span>&#160;<span class="preprocessor">#define FTM_CLR_SYNC(base, value) (FTM_WR_SYNC(base, FTM_RD_SYNC(base) &amp; ~(value)))</span></div><div class="line"><a name="l31620"></a><span class="lineno">31620</span>&#160;<span class="preprocessor">#define FTM_TOG_SYNC(base, value) (FTM_WR_SYNC(base, FTM_RD_SYNC(base) ^  (value)))</span></div><div class="line"><a name="l31621"></a><span class="lineno">31621</span>&#160;</div><div class="line"><a name="l31623"></a><span class="lineno">31623</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l31624"></a><span class="lineno">31624</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_SYNC bitfields</span></div><div class="line"><a name="l31625"></a><span class="lineno">31625</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l31626"></a><span class="lineno">31626</span>&#160;</div><div class="line"><a name="l31640"></a><span class="lineno">31640</span>&#160;<span class="preprocessor">#define FTM_RD_SYNC_CNTMIN(base) ((FTM_SYNC_REG(base) &amp; FTM_SYNC_CNTMIN_MASK) &gt;&gt; FTM_SYNC_CNTMIN_SHIFT)</span></div><div class="line"><a name="l31641"></a><span class="lineno">31641</span>&#160;<span class="preprocessor">#define FTM_BRD_SYNC_CNTMIN(base) (BITBAND_ACCESS32(&amp;FTM_SYNC_REG(base), FTM_SYNC_CNTMIN_SHIFT))</span></div><div class="line"><a name="l31642"></a><span class="lineno">31642</span>&#160;</div><div class="line"><a name="l31644"></a><span class="lineno">31644</span>&#160;<span class="preprocessor">#define FTM_WR_SYNC_CNTMIN(base, value) (FTM_RMW_SYNC(base, FTM_SYNC_CNTMIN_MASK, FTM_SYNC_CNTMIN(value)))</span></div><div class="line"><a name="l31645"></a><span class="lineno">31645</span>&#160;<span class="preprocessor">#define FTM_BWR_SYNC_CNTMIN(base, value) (BITBAND_ACCESS32(&amp;FTM_SYNC_REG(base), FTM_SYNC_CNTMIN_SHIFT) = (value))</span></div><div class="line"><a name="l31646"></a><span class="lineno">31646</span>&#160;</div><div class="line"><a name="l31661"></a><span class="lineno">31661</span>&#160;<span class="preprocessor">#define FTM_RD_SYNC_CNTMAX(base) ((FTM_SYNC_REG(base) &amp; FTM_SYNC_CNTMAX_MASK) &gt;&gt; FTM_SYNC_CNTMAX_SHIFT)</span></div><div class="line"><a name="l31662"></a><span class="lineno">31662</span>&#160;<span class="preprocessor">#define FTM_BRD_SYNC_CNTMAX(base) (BITBAND_ACCESS32(&amp;FTM_SYNC_REG(base), FTM_SYNC_CNTMAX_SHIFT))</span></div><div class="line"><a name="l31663"></a><span class="lineno">31663</span>&#160;</div><div class="line"><a name="l31665"></a><span class="lineno">31665</span>&#160;<span class="preprocessor">#define FTM_WR_SYNC_CNTMAX(base, value) (FTM_RMW_SYNC(base, FTM_SYNC_CNTMAX_MASK, FTM_SYNC_CNTMAX(value)))</span></div><div class="line"><a name="l31666"></a><span class="lineno">31666</span>&#160;<span class="preprocessor">#define FTM_BWR_SYNC_CNTMAX(base, value) (BITBAND_ACCESS32(&amp;FTM_SYNC_REG(base), FTM_SYNC_CNTMAX_SHIFT) = (value))</span></div><div class="line"><a name="l31667"></a><span class="lineno">31667</span>&#160;</div><div class="line"><a name="l31683"></a><span class="lineno">31683</span>&#160;<span class="preprocessor">#define FTM_RD_SYNC_REINIT(base) ((FTM_SYNC_REG(base) &amp; FTM_SYNC_REINIT_MASK) &gt;&gt; FTM_SYNC_REINIT_SHIFT)</span></div><div class="line"><a name="l31684"></a><span class="lineno">31684</span>&#160;<span class="preprocessor">#define FTM_BRD_SYNC_REINIT(base) (BITBAND_ACCESS32(&amp;FTM_SYNC_REG(base), FTM_SYNC_REINIT_SHIFT))</span></div><div class="line"><a name="l31685"></a><span class="lineno">31685</span>&#160;</div><div class="line"><a name="l31687"></a><span class="lineno">31687</span>&#160;<span class="preprocessor">#define FTM_WR_SYNC_REINIT(base, value) (FTM_RMW_SYNC(base, FTM_SYNC_REINIT_MASK, FTM_SYNC_REINIT(value)))</span></div><div class="line"><a name="l31688"></a><span class="lineno">31688</span>&#160;<span class="preprocessor">#define FTM_BWR_SYNC_REINIT(base, value) (BITBAND_ACCESS32(&amp;FTM_SYNC_REG(base), FTM_SYNC_REINIT_SHIFT) = (value))</span></div><div class="line"><a name="l31689"></a><span class="lineno">31689</span>&#160;</div><div class="line"><a name="l31704"></a><span class="lineno">31704</span>&#160;<span class="preprocessor">#define FTM_RD_SYNC_SYNCHOM(base) ((FTM_SYNC_REG(base) &amp; FTM_SYNC_SYNCHOM_MASK) &gt;&gt; FTM_SYNC_SYNCHOM_SHIFT)</span></div><div class="line"><a name="l31705"></a><span class="lineno">31705</span>&#160;<span class="preprocessor">#define FTM_BRD_SYNC_SYNCHOM(base) (BITBAND_ACCESS32(&amp;FTM_SYNC_REG(base), FTM_SYNC_SYNCHOM_SHIFT))</span></div><div class="line"><a name="l31706"></a><span class="lineno">31706</span>&#160;</div><div class="line"><a name="l31708"></a><span class="lineno">31708</span>&#160;<span class="preprocessor">#define FTM_WR_SYNC_SYNCHOM(base, value) (FTM_RMW_SYNC(base, FTM_SYNC_SYNCHOM_MASK, FTM_SYNC_SYNCHOM(value)))</span></div><div class="line"><a name="l31709"></a><span class="lineno">31709</span>&#160;<span class="preprocessor">#define FTM_BWR_SYNC_SYNCHOM(base, value) (BITBAND_ACCESS32(&amp;FTM_SYNC_REG(base), FTM_SYNC_SYNCHOM_SHIFT) = (value))</span></div><div class="line"><a name="l31710"></a><span class="lineno">31710</span>&#160;</div><div class="line"><a name="l31724"></a><span class="lineno">31724</span>&#160;<span class="preprocessor">#define FTM_RD_SYNC_TRIG0(base) ((FTM_SYNC_REG(base) &amp; FTM_SYNC_TRIG0_MASK) &gt;&gt; FTM_SYNC_TRIG0_SHIFT)</span></div><div class="line"><a name="l31725"></a><span class="lineno">31725</span>&#160;<span class="preprocessor">#define FTM_BRD_SYNC_TRIG0(base) (BITBAND_ACCESS32(&amp;FTM_SYNC_REG(base), FTM_SYNC_TRIG0_SHIFT))</span></div><div class="line"><a name="l31726"></a><span class="lineno">31726</span>&#160;</div><div class="line"><a name="l31728"></a><span class="lineno">31728</span>&#160;<span class="preprocessor">#define FTM_WR_SYNC_TRIG0(base, value) (FTM_RMW_SYNC(base, FTM_SYNC_TRIG0_MASK, FTM_SYNC_TRIG0(value)))</span></div><div class="line"><a name="l31729"></a><span class="lineno">31729</span>&#160;<span class="preprocessor">#define FTM_BWR_SYNC_TRIG0(base, value) (BITBAND_ACCESS32(&amp;FTM_SYNC_REG(base), FTM_SYNC_TRIG0_SHIFT) = (value))</span></div><div class="line"><a name="l31730"></a><span class="lineno">31730</span>&#160;</div><div class="line"><a name="l31744"></a><span class="lineno">31744</span>&#160;<span class="preprocessor">#define FTM_RD_SYNC_TRIG1(base) ((FTM_SYNC_REG(base) &amp; FTM_SYNC_TRIG1_MASK) &gt;&gt; FTM_SYNC_TRIG1_SHIFT)</span></div><div class="line"><a name="l31745"></a><span class="lineno">31745</span>&#160;<span class="preprocessor">#define FTM_BRD_SYNC_TRIG1(base) (BITBAND_ACCESS32(&amp;FTM_SYNC_REG(base), FTM_SYNC_TRIG1_SHIFT))</span></div><div class="line"><a name="l31746"></a><span class="lineno">31746</span>&#160;</div><div class="line"><a name="l31748"></a><span class="lineno">31748</span>&#160;<span class="preprocessor">#define FTM_WR_SYNC_TRIG1(base, value) (FTM_RMW_SYNC(base, FTM_SYNC_TRIG1_MASK, FTM_SYNC_TRIG1(value)))</span></div><div class="line"><a name="l31749"></a><span class="lineno">31749</span>&#160;<span class="preprocessor">#define FTM_BWR_SYNC_TRIG1(base, value) (BITBAND_ACCESS32(&amp;FTM_SYNC_REG(base), FTM_SYNC_TRIG1_SHIFT) = (value))</span></div><div class="line"><a name="l31750"></a><span class="lineno">31750</span>&#160;</div><div class="line"><a name="l31764"></a><span class="lineno">31764</span>&#160;<span class="preprocessor">#define FTM_RD_SYNC_TRIG2(base) ((FTM_SYNC_REG(base) &amp; FTM_SYNC_TRIG2_MASK) &gt;&gt; FTM_SYNC_TRIG2_SHIFT)</span></div><div class="line"><a name="l31765"></a><span class="lineno">31765</span>&#160;<span class="preprocessor">#define FTM_BRD_SYNC_TRIG2(base) (BITBAND_ACCESS32(&amp;FTM_SYNC_REG(base), FTM_SYNC_TRIG2_SHIFT))</span></div><div class="line"><a name="l31766"></a><span class="lineno">31766</span>&#160;</div><div class="line"><a name="l31768"></a><span class="lineno">31768</span>&#160;<span class="preprocessor">#define FTM_WR_SYNC_TRIG2(base, value) (FTM_RMW_SYNC(base, FTM_SYNC_TRIG2_MASK, FTM_SYNC_TRIG2(value)))</span></div><div class="line"><a name="l31769"></a><span class="lineno">31769</span>&#160;<span class="preprocessor">#define FTM_BWR_SYNC_TRIG2(base, value) (BITBAND_ACCESS32(&amp;FTM_SYNC_REG(base), FTM_SYNC_TRIG2_SHIFT) = (value))</span></div><div class="line"><a name="l31770"></a><span class="lineno">31770</span>&#160;</div><div class="line"><a name="l31784"></a><span class="lineno">31784</span>&#160;<span class="preprocessor">#define FTM_RD_SYNC_SWSYNC(base) ((FTM_SYNC_REG(base) &amp; FTM_SYNC_SWSYNC_MASK) &gt;&gt; FTM_SYNC_SWSYNC_SHIFT)</span></div><div class="line"><a name="l31785"></a><span class="lineno">31785</span>&#160;<span class="preprocessor">#define FTM_BRD_SYNC_SWSYNC(base) (BITBAND_ACCESS32(&amp;FTM_SYNC_REG(base), FTM_SYNC_SWSYNC_SHIFT))</span></div><div class="line"><a name="l31786"></a><span class="lineno">31786</span>&#160;</div><div class="line"><a name="l31788"></a><span class="lineno">31788</span>&#160;<span class="preprocessor">#define FTM_WR_SYNC_SWSYNC(base, value) (FTM_RMW_SYNC(base, FTM_SYNC_SWSYNC_MASK, FTM_SYNC_SWSYNC(value)))</span></div><div class="line"><a name="l31789"></a><span class="lineno">31789</span>&#160;<span class="preprocessor">#define FTM_BWR_SYNC_SWSYNC(base, value) (BITBAND_ACCESS32(&amp;FTM_SYNC_REG(base), FTM_SYNC_SWSYNC_SHIFT) = (value))</span></div><div class="line"><a name="l31790"></a><span class="lineno">31790</span>&#160;</div><div class="line"><a name="l31805"></a><span class="lineno">31805</span>&#160;<span class="preprocessor">#define FTM_RD_OUTINIT(base)     (FTM_OUTINIT_REG(base))</span></div><div class="line"><a name="l31806"></a><span class="lineno">31806</span>&#160;<span class="preprocessor">#define FTM_WR_OUTINIT(base, value) (FTM_OUTINIT_REG(base) = (value))</span></div><div class="line"><a name="l31807"></a><span class="lineno">31807</span>&#160;<span class="preprocessor">#define FTM_RMW_OUTINIT(base, mask, value) (FTM_WR_OUTINIT(base, (FTM_RD_OUTINIT(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l31808"></a><span class="lineno">31808</span>&#160;<span class="preprocessor">#define FTM_SET_OUTINIT(base, value) (FTM_WR_OUTINIT(base, FTM_RD_OUTINIT(base) |  (value)))</span></div><div class="line"><a name="l31809"></a><span class="lineno">31809</span>&#160;<span class="preprocessor">#define FTM_CLR_OUTINIT(base, value) (FTM_WR_OUTINIT(base, FTM_RD_OUTINIT(base) &amp; ~(value)))</span></div><div class="line"><a name="l31810"></a><span class="lineno">31810</span>&#160;<span class="preprocessor">#define FTM_TOG_OUTINIT(base, value) (FTM_WR_OUTINIT(base, FTM_RD_OUTINIT(base) ^  (value)))</span></div><div class="line"><a name="l31811"></a><span class="lineno">31811</span>&#160;</div><div class="line"><a name="l31813"></a><span class="lineno">31813</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l31814"></a><span class="lineno">31814</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_OUTINIT bitfields</span></div><div class="line"><a name="l31815"></a><span class="lineno">31815</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l31816"></a><span class="lineno">31816</span>&#160;</div><div class="line"><a name="l31829"></a><span class="lineno">31829</span>&#160;<span class="preprocessor">#define FTM_RD_OUTINIT_CH0OI(base) ((FTM_OUTINIT_REG(base) &amp; FTM_OUTINIT_CH0OI_MASK) &gt;&gt; FTM_OUTINIT_CH0OI_SHIFT)</span></div><div class="line"><a name="l31830"></a><span class="lineno">31830</span>&#160;<span class="preprocessor">#define FTM_BRD_OUTINIT_CH0OI(base) (BITBAND_ACCESS32(&amp;FTM_OUTINIT_REG(base), FTM_OUTINIT_CH0OI_SHIFT))</span></div><div class="line"><a name="l31831"></a><span class="lineno">31831</span>&#160;</div><div class="line"><a name="l31833"></a><span class="lineno">31833</span>&#160;<span class="preprocessor">#define FTM_WR_OUTINIT_CH0OI(base, value) (FTM_RMW_OUTINIT(base, FTM_OUTINIT_CH0OI_MASK, FTM_OUTINIT_CH0OI(value)))</span></div><div class="line"><a name="l31834"></a><span class="lineno">31834</span>&#160;<span class="preprocessor">#define FTM_BWR_OUTINIT_CH0OI(base, value) (BITBAND_ACCESS32(&amp;FTM_OUTINIT_REG(base), FTM_OUTINIT_CH0OI_SHIFT) = (value))</span></div><div class="line"><a name="l31835"></a><span class="lineno">31835</span>&#160;</div><div class="line"><a name="l31849"></a><span class="lineno">31849</span>&#160;<span class="preprocessor">#define FTM_RD_OUTINIT_CH1OI(base) ((FTM_OUTINIT_REG(base) &amp; FTM_OUTINIT_CH1OI_MASK) &gt;&gt; FTM_OUTINIT_CH1OI_SHIFT)</span></div><div class="line"><a name="l31850"></a><span class="lineno">31850</span>&#160;<span class="preprocessor">#define FTM_BRD_OUTINIT_CH1OI(base) (BITBAND_ACCESS32(&amp;FTM_OUTINIT_REG(base), FTM_OUTINIT_CH1OI_SHIFT))</span></div><div class="line"><a name="l31851"></a><span class="lineno">31851</span>&#160;</div><div class="line"><a name="l31853"></a><span class="lineno">31853</span>&#160;<span class="preprocessor">#define FTM_WR_OUTINIT_CH1OI(base, value) (FTM_RMW_OUTINIT(base, FTM_OUTINIT_CH1OI_MASK, FTM_OUTINIT_CH1OI(value)))</span></div><div class="line"><a name="l31854"></a><span class="lineno">31854</span>&#160;<span class="preprocessor">#define FTM_BWR_OUTINIT_CH1OI(base, value) (BITBAND_ACCESS32(&amp;FTM_OUTINIT_REG(base), FTM_OUTINIT_CH1OI_SHIFT) = (value))</span></div><div class="line"><a name="l31855"></a><span class="lineno">31855</span>&#160;</div><div class="line"><a name="l31869"></a><span class="lineno">31869</span>&#160;<span class="preprocessor">#define FTM_RD_OUTINIT_CH2OI(base) ((FTM_OUTINIT_REG(base) &amp; FTM_OUTINIT_CH2OI_MASK) &gt;&gt; FTM_OUTINIT_CH2OI_SHIFT)</span></div><div class="line"><a name="l31870"></a><span class="lineno">31870</span>&#160;<span class="preprocessor">#define FTM_BRD_OUTINIT_CH2OI(base) (BITBAND_ACCESS32(&amp;FTM_OUTINIT_REG(base), FTM_OUTINIT_CH2OI_SHIFT))</span></div><div class="line"><a name="l31871"></a><span class="lineno">31871</span>&#160;</div><div class="line"><a name="l31873"></a><span class="lineno">31873</span>&#160;<span class="preprocessor">#define FTM_WR_OUTINIT_CH2OI(base, value) (FTM_RMW_OUTINIT(base, FTM_OUTINIT_CH2OI_MASK, FTM_OUTINIT_CH2OI(value)))</span></div><div class="line"><a name="l31874"></a><span class="lineno">31874</span>&#160;<span class="preprocessor">#define FTM_BWR_OUTINIT_CH2OI(base, value) (BITBAND_ACCESS32(&amp;FTM_OUTINIT_REG(base), FTM_OUTINIT_CH2OI_SHIFT) = (value))</span></div><div class="line"><a name="l31875"></a><span class="lineno">31875</span>&#160;</div><div class="line"><a name="l31889"></a><span class="lineno">31889</span>&#160;<span class="preprocessor">#define FTM_RD_OUTINIT_CH3OI(base) ((FTM_OUTINIT_REG(base) &amp; FTM_OUTINIT_CH3OI_MASK) &gt;&gt; FTM_OUTINIT_CH3OI_SHIFT)</span></div><div class="line"><a name="l31890"></a><span class="lineno">31890</span>&#160;<span class="preprocessor">#define FTM_BRD_OUTINIT_CH3OI(base) (BITBAND_ACCESS32(&amp;FTM_OUTINIT_REG(base), FTM_OUTINIT_CH3OI_SHIFT))</span></div><div class="line"><a name="l31891"></a><span class="lineno">31891</span>&#160;</div><div class="line"><a name="l31893"></a><span class="lineno">31893</span>&#160;<span class="preprocessor">#define FTM_WR_OUTINIT_CH3OI(base, value) (FTM_RMW_OUTINIT(base, FTM_OUTINIT_CH3OI_MASK, FTM_OUTINIT_CH3OI(value)))</span></div><div class="line"><a name="l31894"></a><span class="lineno">31894</span>&#160;<span class="preprocessor">#define FTM_BWR_OUTINIT_CH3OI(base, value) (BITBAND_ACCESS32(&amp;FTM_OUTINIT_REG(base), FTM_OUTINIT_CH3OI_SHIFT) = (value))</span></div><div class="line"><a name="l31895"></a><span class="lineno">31895</span>&#160;</div><div class="line"><a name="l31909"></a><span class="lineno">31909</span>&#160;<span class="preprocessor">#define FTM_RD_OUTINIT_CH4OI(base) ((FTM_OUTINIT_REG(base) &amp; FTM_OUTINIT_CH4OI_MASK) &gt;&gt; FTM_OUTINIT_CH4OI_SHIFT)</span></div><div class="line"><a name="l31910"></a><span class="lineno">31910</span>&#160;<span class="preprocessor">#define FTM_BRD_OUTINIT_CH4OI(base) (BITBAND_ACCESS32(&amp;FTM_OUTINIT_REG(base), FTM_OUTINIT_CH4OI_SHIFT))</span></div><div class="line"><a name="l31911"></a><span class="lineno">31911</span>&#160;</div><div class="line"><a name="l31913"></a><span class="lineno">31913</span>&#160;<span class="preprocessor">#define FTM_WR_OUTINIT_CH4OI(base, value) (FTM_RMW_OUTINIT(base, FTM_OUTINIT_CH4OI_MASK, FTM_OUTINIT_CH4OI(value)))</span></div><div class="line"><a name="l31914"></a><span class="lineno">31914</span>&#160;<span class="preprocessor">#define FTM_BWR_OUTINIT_CH4OI(base, value) (BITBAND_ACCESS32(&amp;FTM_OUTINIT_REG(base), FTM_OUTINIT_CH4OI_SHIFT) = (value))</span></div><div class="line"><a name="l31915"></a><span class="lineno">31915</span>&#160;</div><div class="line"><a name="l31929"></a><span class="lineno">31929</span>&#160;<span class="preprocessor">#define FTM_RD_OUTINIT_CH5OI(base) ((FTM_OUTINIT_REG(base) &amp; FTM_OUTINIT_CH5OI_MASK) &gt;&gt; FTM_OUTINIT_CH5OI_SHIFT)</span></div><div class="line"><a name="l31930"></a><span class="lineno">31930</span>&#160;<span class="preprocessor">#define FTM_BRD_OUTINIT_CH5OI(base) (BITBAND_ACCESS32(&amp;FTM_OUTINIT_REG(base), FTM_OUTINIT_CH5OI_SHIFT))</span></div><div class="line"><a name="l31931"></a><span class="lineno">31931</span>&#160;</div><div class="line"><a name="l31933"></a><span class="lineno">31933</span>&#160;<span class="preprocessor">#define FTM_WR_OUTINIT_CH5OI(base, value) (FTM_RMW_OUTINIT(base, FTM_OUTINIT_CH5OI_MASK, FTM_OUTINIT_CH5OI(value)))</span></div><div class="line"><a name="l31934"></a><span class="lineno">31934</span>&#160;<span class="preprocessor">#define FTM_BWR_OUTINIT_CH5OI(base, value) (BITBAND_ACCESS32(&amp;FTM_OUTINIT_REG(base), FTM_OUTINIT_CH5OI_SHIFT) = (value))</span></div><div class="line"><a name="l31935"></a><span class="lineno">31935</span>&#160;</div><div class="line"><a name="l31949"></a><span class="lineno">31949</span>&#160;<span class="preprocessor">#define FTM_RD_OUTINIT_CH6OI(base) ((FTM_OUTINIT_REG(base) &amp; FTM_OUTINIT_CH6OI_MASK) &gt;&gt; FTM_OUTINIT_CH6OI_SHIFT)</span></div><div class="line"><a name="l31950"></a><span class="lineno">31950</span>&#160;<span class="preprocessor">#define FTM_BRD_OUTINIT_CH6OI(base) (BITBAND_ACCESS32(&amp;FTM_OUTINIT_REG(base), FTM_OUTINIT_CH6OI_SHIFT))</span></div><div class="line"><a name="l31951"></a><span class="lineno">31951</span>&#160;</div><div class="line"><a name="l31953"></a><span class="lineno">31953</span>&#160;<span class="preprocessor">#define FTM_WR_OUTINIT_CH6OI(base, value) (FTM_RMW_OUTINIT(base, FTM_OUTINIT_CH6OI_MASK, FTM_OUTINIT_CH6OI(value)))</span></div><div class="line"><a name="l31954"></a><span class="lineno">31954</span>&#160;<span class="preprocessor">#define FTM_BWR_OUTINIT_CH6OI(base, value) (BITBAND_ACCESS32(&amp;FTM_OUTINIT_REG(base), FTM_OUTINIT_CH6OI_SHIFT) = (value))</span></div><div class="line"><a name="l31955"></a><span class="lineno">31955</span>&#160;</div><div class="line"><a name="l31969"></a><span class="lineno">31969</span>&#160;<span class="preprocessor">#define FTM_RD_OUTINIT_CH7OI(base) ((FTM_OUTINIT_REG(base) &amp; FTM_OUTINIT_CH7OI_MASK) &gt;&gt; FTM_OUTINIT_CH7OI_SHIFT)</span></div><div class="line"><a name="l31970"></a><span class="lineno">31970</span>&#160;<span class="preprocessor">#define FTM_BRD_OUTINIT_CH7OI(base) (BITBAND_ACCESS32(&amp;FTM_OUTINIT_REG(base), FTM_OUTINIT_CH7OI_SHIFT))</span></div><div class="line"><a name="l31971"></a><span class="lineno">31971</span>&#160;</div><div class="line"><a name="l31973"></a><span class="lineno">31973</span>&#160;<span class="preprocessor">#define FTM_WR_OUTINIT_CH7OI(base, value) (FTM_RMW_OUTINIT(base, FTM_OUTINIT_CH7OI_MASK, FTM_OUTINIT_CH7OI(value)))</span></div><div class="line"><a name="l31974"></a><span class="lineno">31974</span>&#160;<span class="preprocessor">#define FTM_BWR_OUTINIT_CH7OI(base, value) (BITBAND_ACCESS32(&amp;FTM_OUTINIT_REG(base), FTM_OUTINIT_CH7OI_SHIFT) = (value))</span></div><div class="line"><a name="l31975"></a><span class="lineno">31975</span>&#160;</div><div class="line"><a name="l31998"></a><span class="lineno">31998</span>&#160;<span class="preprocessor">#define FTM_RD_OUTMASK(base)     (FTM_OUTMASK_REG(base))</span></div><div class="line"><a name="l31999"></a><span class="lineno">31999</span>&#160;<span class="preprocessor">#define FTM_WR_OUTMASK(base, value) (FTM_OUTMASK_REG(base) = (value))</span></div><div class="line"><a name="l32000"></a><span class="lineno">32000</span>&#160;<span class="preprocessor">#define FTM_RMW_OUTMASK(base, mask, value) (FTM_WR_OUTMASK(base, (FTM_RD_OUTMASK(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l32001"></a><span class="lineno">32001</span>&#160;<span class="preprocessor">#define FTM_SET_OUTMASK(base, value) (FTM_WR_OUTMASK(base, FTM_RD_OUTMASK(base) |  (value)))</span></div><div class="line"><a name="l32002"></a><span class="lineno">32002</span>&#160;<span class="preprocessor">#define FTM_CLR_OUTMASK(base, value) (FTM_WR_OUTMASK(base, FTM_RD_OUTMASK(base) &amp; ~(value)))</span></div><div class="line"><a name="l32003"></a><span class="lineno">32003</span>&#160;<span class="preprocessor">#define FTM_TOG_OUTMASK(base, value) (FTM_WR_OUTMASK(base, FTM_RD_OUTMASK(base) ^  (value)))</span></div><div class="line"><a name="l32004"></a><span class="lineno">32004</span>&#160;</div><div class="line"><a name="l32006"></a><span class="lineno">32006</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l32007"></a><span class="lineno">32007</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_OUTMASK bitfields</span></div><div class="line"><a name="l32008"></a><span class="lineno">32008</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l32009"></a><span class="lineno">32009</span>&#160;</div><div class="line"><a name="l32021"></a><span class="lineno">32021</span>&#160;<span class="preprocessor">#define FTM_RD_OUTMASK_CH0OM(base) ((FTM_OUTMASK_REG(base) &amp; FTM_OUTMASK_CH0OM_MASK) &gt;&gt; FTM_OUTMASK_CH0OM_SHIFT)</span></div><div class="line"><a name="l32022"></a><span class="lineno">32022</span>&#160;<span class="preprocessor">#define FTM_BRD_OUTMASK_CH0OM(base) (BITBAND_ACCESS32(&amp;FTM_OUTMASK_REG(base), FTM_OUTMASK_CH0OM_SHIFT))</span></div><div class="line"><a name="l32023"></a><span class="lineno">32023</span>&#160;</div><div class="line"><a name="l32025"></a><span class="lineno">32025</span>&#160;<span class="preprocessor">#define FTM_WR_OUTMASK_CH0OM(base, value) (FTM_RMW_OUTMASK(base, FTM_OUTMASK_CH0OM_MASK, FTM_OUTMASK_CH0OM(value)))</span></div><div class="line"><a name="l32026"></a><span class="lineno">32026</span>&#160;<span class="preprocessor">#define FTM_BWR_OUTMASK_CH0OM(base, value) (BITBAND_ACCESS32(&amp;FTM_OUTMASK_REG(base), FTM_OUTMASK_CH0OM_SHIFT) = (value))</span></div><div class="line"><a name="l32027"></a><span class="lineno">32027</span>&#160;</div><div class="line"><a name="l32040"></a><span class="lineno">32040</span>&#160;<span class="preprocessor">#define FTM_RD_OUTMASK_CH1OM(base) ((FTM_OUTMASK_REG(base) &amp; FTM_OUTMASK_CH1OM_MASK) &gt;&gt; FTM_OUTMASK_CH1OM_SHIFT)</span></div><div class="line"><a name="l32041"></a><span class="lineno">32041</span>&#160;<span class="preprocessor">#define FTM_BRD_OUTMASK_CH1OM(base) (BITBAND_ACCESS32(&amp;FTM_OUTMASK_REG(base), FTM_OUTMASK_CH1OM_SHIFT))</span></div><div class="line"><a name="l32042"></a><span class="lineno">32042</span>&#160;</div><div class="line"><a name="l32044"></a><span class="lineno">32044</span>&#160;<span class="preprocessor">#define FTM_WR_OUTMASK_CH1OM(base, value) (FTM_RMW_OUTMASK(base, FTM_OUTMASK_CH1OM_MASK, FTM_OUTMASK_CH1OM(value)))</span></div><div class="line"><a name="l32045"></a><span class="lineno">32045</span>&#160;<span class="preprocessor">#define FTM_BWR_OUTMASK_CH1OM(base, value) (BITBAND_ACCESS32(&amp;FTM_OUTMASK_REG(base), FTM_OUTMASK_CH1OM_SHIFT) = (value))</span></div><div class="line"><a name="l32046"></a><span class="lineno">32046</span>&#160;</div><div class="line"><a name="l32059"></a><span class="lineno">32059</span>&#160;<span class="preprocessor">#define FTM_RD_OUTMASK_CH2OM(base) ((FTM_OUTMASK_REG(base) &amp; FTM_OUTMASK_CH2OM_MASK) &gt;&gt; FTM_OUTMASK_CH2OM_SHIFT)</span></div><div class="line"><a name="l32060"></a><span class="lineno">32060</span>&#160;<span class="preprocessor">#define FTM_BRD_OUTMASK_CH2OM(base) (BITBAND_ACCESS32(&amp;FTM_OUTMASK_REG(base), FTM_OUTMASK_CH2OM_SHIFT))</span></div><div class="line"><a name="l32061"></a><span class="lineno">32061</span>&#160;</div><div class="line"><a name="l32063"></a><span class="lineno">32063</span>&#160;<span class="preprocessor">#define FTM_WR_OUTMASK_CH2OM(base, value) (FTM_RMW_OUTMASK(base, FTM_OUTMASK_CH2OM_MASK, FTM_OUTMASK_CH2OM(value)))</span></div><div class="line"><a name="l32064"></a><span class="lineno">32064</span>&#160;<span class="preprocessor">#define FTM_BWR_OUTMASK_CH2OM(base, value) (BITBAND_ACCESS32(&amp;FTM_OUTMASK_REG(base), FTM_OUTMASK_CH2OM_SHIFT) = (value))</span></div><div class="line"><a name="l32065"></a><span class="lineno">32065</span>&#160;</div><div class="line"><a name="l32078"></a><span class="lineno">32078</span>&#160;<span class="preprocessor">#define FTM_RD_OUTMASK_CH3OM(base) ((FTM_OUTMASK_REG(base) &amp; FTM_OUTMASK_CH3OM_MASK) &gt;&gt; FTM_OUTMASK_CH3OM_SHIFT)</span></div><div class="line"><a name="l32079"></a><span class="lineno">32079</span>&#160;<span class="preprocessor">#define FTM_BRD_OUTMASK_CH3OM(base) (BITBAND_ACCESS32(&amp;FTM_OUTMASK_REG(base), FTM_OUTMASK_CH3OM_SHIFT))</span></div><div class="line"><a name="l32080"></a><span class="lineno">32080</span>&#160;</div><div class="line"><a name="l32082"></a><span class="lineno">32082</span>&#160;<span class="preprocessor">#define FTM_WR_OUTMASK_CH3OM(base, value) (FTM_RMW_OUTMASK(base, FTM_OUTMASK_CH3OM_MASK, FTM_OUTMASK_CH3OM(value)))</span></div><div class="line"><a name="l32083"></a><span class="lineno">32083</span>&#160;<span class="preprocessor">#define FTM_BWR_OUTMASK_CH3OM(base, value) (BITBAND_ACCESS32(&amp;FTM_OUTMASK_REG(base), FTM_OUTMASK_CH3OM_SHIFT) = (value))</span></div><div class="line"><a name="l32084"></a><span class="lineno">32084</span>&#160;</div><div class="line"><a name="l32097"></a><span class="lineno">32097</span>&#160;<span class="preprocessor">#define FTM_RD_OUTMASK_CH4OM(base) ((FTM_OUTMASK_REG(base) &amp; FTM_OUTMASK_CH4OM_MASK) &gt;&gt; FTM_OUTMASK_CH4OM_SHIFT)</span></div><div class="line"><a name="l32098"></a><span class="lineno">32098</span>&#160;<span class="preprocessor">#define FTM_BRD_OUTMASK_CH4OM(base) (BITBAND_ACCESS32(&amp;FTM_OUTMASK_REG(base), FTM_OUTMASK_CH4OM_SHIFT))</span></div><div class="line"><a name="l32099"></a><span class="lineno">32099</span>&#160;</div><div class="line"><a name="l32101"></a><span class="lineno">32101</span>&#160;<span class="preprocessor">#define FTM_WR_OUTMASK_CH4OM(base, value) (FTM_RMW_OUTMASK(base, FTM_OUTMASK_CH4OM_MASK, FTM_OUTMASK_CH4OM(value)))</span></div><div class="line"><a name="l32102"></a><span class="lineno">32102</span>&#160;<span class="preprocessor">#define FTM_BWR_OUTMASK_CH4OM(base, value) (BITBAND_ACCESS32(&amp;FTM_OUTMASK_REG(base), FTM_OUTMASK_CH4OM_SHIFT) = (value))</span></div><div class="line"><a name="l32103"></a><span class="lineno">32103</span>&#160;</div><div class="line"><a name="l32116"></a><span class="lineno">32116</span>&#160;<span class="preprocessor">#define FTM_RD_OUTMASK_CH5OM(base) ((FTM_OUTMASK_REG(base) &amp; FTM_OUTMASK_CH5OM_MASK) &gt;&gt; FTM_OUTMASK_CH5OM_SHIFT)</span></div><div class="line"><a name="l32117"></a><span class="lineno">32117</span>&#160;<span class="preprocessor">#define FTM_BRD_OUTMASK_CH5OM(base) (BITBAND_ACCESS32(&amp;FTM_OUTMASK_REG(base), FTM_OUTMASK_CH5OM_SHIFT))</span></div><div class="line"><a name="l32118"></a><span class="lineno">32118</span>&#160;</div><div class="line"><a name="l32120"></a><span class="lineno">32120</span>&#160;<span class="preprocessor">#define FTM_WR_OUTMASK_CH5OM(base, value) (FTM_RMW_OUTMASK(base, FTM_OUTMASK_CH5OM_MASK, FTM_OUTMASK_CH5OM(value)))</span></div><div class="line"><a name="l32121"></a><span class="lineno">32121</span>&#160;<span class="preprocessor">#define FTM_BWR_OUTMASK_CH5OM(base, value) (BITBAND_ACCESS32(&amp;FTM_OUTMASK_REG(base), FTM_OUTMASK_CH5OM_SHIFT) = (value))</span></div><div class="line"><a name="l32122"></a><span class="lineno">32122</span>&#160;</div><div class="line"><a name="l32135"></a><span class="lineno">32135</span>&#160;<span class="preprocessor">#define FTM_RD_OUTMASK_CH6OM(base) ((FTM_OUTMASK_REG(base) &amp; FTM_OUTMASK_CH6OM_MASK) &gt;&gt; FTM_OUTMASK_CH6OM_SHIFT)</span></div><div class="line"><a name="l32136"></a><span class="lineno">32136</span>&#160;<span class="preprocessor">#define FTM_BRD_OUTMASK_CH6OM(base) (BITBAND_ACCESS32(&amp;FTM_OUTMASK_REG(base), FTM_OUTMASK_CH6OM_SHIFT))</span></div><div class="line"><a name="l32137"></a><span class="lineno">32137</span>&#160;</div><div class="line"><a name="l32139"></a><span class="lineno">32139</span>&#160;<span class="preprocessor">#define FTM_WR_OUTMASK_CH6OM(base, value) (FTM_RMW_OUTMASK(base, FTM_OUTMASK_CH6OM_MASK, FTM_OUTMASK_CH6OM(value)))</span></div><div class="line"><a name="l32140"></a><span class="lineno">32140</span>&#160;<span class="preprocessor">#define FTM_BWR_OUTMASK_CH6OM(base, value) (BITBAND_ACCESS32(&amp;FTM_OUTMASK_REG(base), FTM_OUTMASK_CH6OM_SHIFT) = (value))</span></div><div class="line"><a name="l32141"></a><span class="lineno">32141</span>&#160;</div><div class="line"><a name="l32154"></a><span class="lineno">32154</span>&#160;<span class="preprocessor">#define FTM_RD_OUTMASK_CH7OM(base) ((FTM_OUTMASK_REG(base) &amp; FTM_OUTMASK_CH7OM_MASK) &gt;&gt; FTM_OUTMASK_CH7OM_SHIFT)</span></div><div class="line"><a name="l32155"></a><span class="lineno">32155</span>&#160;<span class="preprocessor">#define FTM_BRD_OUTMASK_CH7OM(base) (BITBAND_ACCESS32(&amp;FTM_OUTMASK_REG(base), FTM_OUTMASK_CH7OM_SHIFT))</span></div><div class="line"><a name="l32156"></a><span class="lineno">32156</span>&#160;</div><div class="line"><a name="l32158"></a><span class="lineno">32158</span>&#160;<span class="preprocessor">#define FTM_WR_OUTMASK_CH7OM(base, value) (FTM_RMW_OUTMASK(base, FTM_OUTMASK_CH7OM_MASK, FTM_OUTMASK_CH7OM(value)))</span></div><div class="line"><a name="l32159"></a><span class="lineno">32159</span>&#160;<span class="preprocessor">#define FTM_BWR_OUTMASK_CH7OM(base, value) (BITBAND_ACCESS32(&amp;FTM_OUTMASK_REG(base), FTM_OUTMASK_CH7OM_SHIFT) = (value))</span></div><div class="line"><a name="l32160"></a><span class="lineno">32160</span>&#160;</div><div class="line"><a name="l32180"></a><span class="lineno">32180</span>&#160;<span class="preprocessor">#define FTM_RD_COMBINE(base)     (FTM_COMBINE_REG(base))</span></div><div class="line"><a name="l32181"></a><span class="lineno">32181</span>&#160;<span class="preprocessor">#define FTM_WR_COMBINE(base, value) (FTM_COMBINE_REG(base) = (value))</span></div><div class="line"><a name="l32182"></a><span class="lineno">32182</span>&#160;<span class="preprocessor">#define FTM_RMW_COMBINE(base, mask, value) (FTM_WR_COMBINE(base, (FTM_RD_COMBINE(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l32183"></a><span class="lineno">32183</span>&#160;<span class="preprocessor">#define FTM_SET_COMBINE(base, value) (FTM_WR_COMBINE(base, FTM_RD_COMBINE(base) |  (value)))</span></div><div class="line"><a name="l32184"></a><span class="lineno">32184</span>&#160;<span class="preprocessor">#define FTM_CLR_COMBINE(base, value) (FTM_WR_COMBINE(base, FTM_RD_COMBINE(base) &amp; ~(value)))</span></div><div class="line"><a name="l32185"></a><span class="lineno">32185</span>&#160;<span class="preprocessor">#define FTM_TOG_COMBINE(base, value) (FTM_WR_COMBINE(base, FTM_RD_COMBINE(base) ^  (value)))</span></div><div class="line"><a name="l32186"></a><span class="lineno">32186</span>&#160;</div><div class="line"><a name="l32188"></a><span class="lineno">32188</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l32189"></a><span class="lineno">32189</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_COMBINE bitfields</span></div><div class="line"><a name="l32190"></a><span class="lineno">32190</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l32191"></a><span class="lineno">32191</span>&#160;</div><div class="line"><a name="l32204"></a><span class="lineno">32204</span>&#160;<span class="preprocessor">#define FTM_RD_COMBINE_COMBINE0(base) ((FTM_COMBINE_REG(base) &amp; FTM_COMBINE_COMBINE0_MASK) &gt;&gt; FTM_COMBINE_COMBINE0_SHIFT)</span></div><div class="line"><a name="l32205"></a><span class="lineno">32205</span>&#160;<span class="preprocessor">#define FTM_BRD_COMBINE_COMBINE0(base) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_COMBINE0_SHIFT))</span></div><div class="line"><a name="l32206"></a><span class="lineno">32206</span>&#160;</div><div class="line"><a name="l32208"></a><span class="lineno">32208</span>&#160;<span class="preprocessor">#define FTM_WR_COMBINE_COMBINE0(base, value) (FTM_RMW_COMBINE(base, FTM_COMBINE_COMBINE0_MASK, FTM_COMBINE_COMBINE0(value)))</span></div><div class="line"><a name="l32209"></a><span class="lineno">32209</span>&#160;<span class="preprocessor">#define FTM_BWR_COMBINE_COMBINE0(base, value) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_COMBINE0_SHIFT) = (value))</span></div><div class="line"><a name="l32210"></a><span class="lineno">32210</span>&#160;</div><div class="line"><a name="l32225"></a><span class="lineno">32225</span>&#160;<span class="preprocessor">#define FTM_RD_COMBINE_COMP0(base) ((FTM_COMBINE_REG(base) &amp; FTM_COMBINE_COMP0_MASK) &gt;&gt; FTM_COMBINE_COMP0_SHIFT)</span></div><div class="line"><a name="l32226"></a><span class="lineno">32226</span>&#160;<span class="preprocessor">#define FTM_BRD_COMBINE_COMP0(base) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_COMP0_SHIFT))</span></div><div class="line"><a name="l32227"></a><span class="lineno">32227</span>&#160;</div><div class="line"><a name="l32229"></a><span class="lineno">32229</span>&#160;<span class="preprocessor">#define FTM_WR_COMBINE_COMP0(base, value) (FTM_RMW_COMBINE(base, FTM_COMBINE_COMP0_MASK, FTM_COMBINE_COMP0(value)))</span></div><div class="line"><a name="l32230"></a><span class="lineno">32230</span>&#160;<span class="preprocessor">#define FTM_BWR_COMBINE_COMP0(base, value) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_COMP0_SHIFT) = (value))</span></div><div class="line"><a name="l32231"></a><span class="lineno">32231</span>&#160;</div><div class="line"><a name="l32248"></a><span class="lineno">32248</span>&#160;<span class="preprocessor">#define FTM_RD_COMBINE_DECAPEN0(base) ((FTM_COMBINE_REG(base) &amp; FTM_COMBINE_DECAPEN0_MASK) &gt;&gt; FTM_COMBINE_DECAPEN0_SHIFT)</span></div><div class="line"><a name="l32249"></a><span class="lineno">32249</span>&#160;<span class="preprocessor">#define FTM_BRD_COMBINE_DECAPEN0(base) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_DECAPEN0_SHIFT))</span></div><div class="line"><a name="l32250"></a><span class="lineno">32250</span>&#160;</div><div class="line"><a name="l32252"></a><span class="lineno">32252</span>&#160;<span class="preprocessor">#define FTM_WR_COMBINE_DECAPEN0(base, value) (FTM_RMW_COMBINE(base, FTM_COMBINE_DECAPEN0_MASK, FTM_COMBINE_DECAPEN0(value)))</span></div><div class="line"><a name="l32253"></a><span class="lineno">32253</span>&#160;<span class="preprocessor">#define FTM_BWR_COMBINE_DECAPEN0(base, value) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_DECAPEN0_SHIFT) = (value))</span></div><div class="line"><a name="l32254"></a><span class="lineno">32254</span>&#160;</div><div class="line"><a name="l32271"></a><span class="lineno">32271</span>&#160;<span class="preprocessor">#define FTM_RD_COMBINE_DECAP0(base) ((FTM_COMBINE_REG(base) &amp; FTM_COMBINE_DECAP0_MASK) &gt;&gt; FTM_COMBINE_DECAP0_SHIFT)</span></div><div class="line"><a name="l32272"></a><span class="lineno">32272</span>&#160;<span class="preprocessor">#define FTM_BRD_COMBINE_DECAP0(base) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_DECAP0_SHIFT))</span></div><div class="line"><a name="l32273"></a><span class="lineno">32273</span>&#160;</div><div class="line"><a name="l32275"></a><span class="lineno">32275</span>&#160;<span class="preprocessor">#define FTM_WR_COMBINE_DECAP0(base, value) (FTM_RMW_COMBINE(base, FTM_COMBINE_DECAP0_MASK, FTM_COMBINE_DECAP0(value)))</span></div><div class="line"><a name="l32276"></a><span class="lineno">32276</span>&#160;<span class="preprocessor">#define FTM_BWR_COMBINE_DECAP0(base, value) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_DECAP0_SHIFT) = (value))</span></div><div class="line"><a name="l32277"></a><span class="lineno">32277</span>&#160;</div><div class="line"><a name="l32291"></a><span class="lineno">32291</span>&#160;<span class="preprocessor">#define FTM_RD_COMBINE_DTEN0(base) ((FTM_COMBINE_REG(base) &amp; FTM_COMBINE_DTEN0_MASK) &gt;&gt; FTM_COMBINE_DTEN0_SHIFT)</span></div><div class="line"><a name="l32292"></a><span class="lineno">32292</span>&#160;<span class="preprocessor">#define FTM_BRD_COMBINE_DTEN0(base) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_DTEN0_SHIFT))</span></div><div class="line"><a name="l32293"></a><span class="lineno">32293</span>&#160;</div><div class="line"><a name="l32295"></a><span class="lineno">32295</span>&#160;<span class="preprocessor">#define FTM_WR_COMBINE_DTEN0(base, value) (FTM_RMW_COMBINE(base, FTM_COMBINE_DTEN0_MASK, FTM_COMBINE_DTEN0(value)))</span></div><div class="line"><a name="l32296"></a><span class="lineno">32296</span>&#160;<span class="preprocessor">#define FTM_BWR_COMBINE_DTEN0(base, value) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_DTEN0_SHIFT) = (value))</span></div><div class="line"><a name="l32297"></a><span class="lineno">32297</span>&#160;</div><div class="line"><a name="l32310"></a><span class="lineno">32310</span>&#160;<span class="preprocessor">#define FTM_RD_COMBINE_SYNCEN0(base) ((FTM_COMBINE_REG(base) &amp; FTM_COMBINE_SYNCEN0_MASK) &gt;&gt; FTM_COMBINE_SYNCEN0_SHIFT)</span></div><div class="line"><a name="l32311"></a><span class="lineno">32311</span>&#160;<span class="preprocessor">#define FTM_BRD_COMBINE_SYNCEN0(base) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_SYNCEN0_SHIFT))</span></div><div class="line"><a name="l32312"></a><span class="lineno">32312</span>&#160;</div><div class="line"><a name="l32314"></a><span class="lineno">32314</span>&#160;<span class="preprocessor">#define FTM_WR_COMBINE_SYNCEN0(base, value) (FTM_RMW_COMBINE(base, FTM_COMBINE_SYNCEN0_MASK, FTM_COMBINE_SYNCEN0(value)))</span></div><div class="line"><a name="l32315"></a><span class="lineno">32315</span>&#160;<span class="preprocessor">#define FTM_BWR_COMBINE_SYNCEN0(base, value) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_SYNCEN0_SHIFT) = (value))</span></div><div class="line"><a name="l32316"></a><span class="lineno">32316</span>&#160;</div><div class="line"><a name="l32330"></a><span class="lineno">32330</span>&#160;<span class="preprocessor">#define FTM_RD_COMBINE_FAULTEN0(base) ((FTM_COMBINE_REG(base) &amp; FTM_COMBINE_FAULTEN0_MASK) &gt;&gt; FTM_COMBINE_FAULTEN0_SHIFT)</span></div><div class="line"><a name="l32331"></a><span class="lineno">32331</span>&#160;<span class="preprocessor">#define FTM_BRD_COMBINE_FAULTEN0(base) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_FAULTEN0_SHIFT))</span></div><div class="line"><a name="l32332"></a><span class="lineno">32332</span>&#160;</div><div class="line"><a name="l32334"></a><span class="lineno">32334</span>&#160;<span class="preprocessor">#define FTM_WR_COMBINE_FAULTEN0(base, value) (FTM_RMW_COMBINE(base, FTM_COMBINE_FAULTEN0_MASK, FTM_COMBINE_FAULTEN0(value)))</span></div><div class="line"><a name="l32335"></a><span class="lineno">32335</span>&#160;<span class="preprocessor">#define FTM_BWR_COMBINE_FAULTEN0(base, value) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_FAULTEN0_SHIFT) = (value))</span></div><div class="line"><a name="l32336"></a><span class="lineno">32336</span>&#160;</div><div class="line"><a name="l32350"></a><span class="lineno">32350</span>&#160;<span class="preprocessor">#define FTM_RD_COMBINE_COMBINE1(base) ((FTM_COMBINE_REG(base) &amp; FTM_COMBINE_COMBINE1_MASK) &gt;&gt; FTM_COMBINE_COMBINE1_SHIFT)</span></div><div class="line"><a name="l32351"></a><span class="lineno">32351</span>&#160;<span class="preprocessor">#define FTM_BRD_COMBINE_COMBINE1(base) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_COMBINE1_SHIFT))</span></div><div class="line"><a name="l32352"></a><span class="lineno">32352</span>&#160;</div><div class="line"><a name="l32354"></a><span class="lineno">32354</span>&#160;<span class="preprocessor">#define FTM_WR_COMBINE_COMBINE1(base, value) (FTM_RMW_COMBINE(base, FTM_COMBINE_COMBINE1_MASK, FTM_COMBINE_COMBINE1(value)))</span></div><div class="line"><a name="l32355"></a><span class="lineno">32355</span>&#160;<span class="preprocessor">#define FTM_BWR_COMBINE_COMBINE1(base, value) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_COMBINE1_SHIFT) = (value))</span></div><div class="line"><a name="l32356"></a><span class="lineno">32356</span>&#160;</div><div class="line"><a name="l32371"></a><span class="lineno">32371</span>&#160;<span class="preprocessor">#define FTM_RD_COMBINE_COMP1(base) ((FTM_COMBINE_REG(base) &amp; FTM_COMBINE_COMP1_MASK) &gt;&gt; FTM_COMBINE_COMP1_SHIFT)</span></div><div class="line"><a name="l32372"></a><span class="lineno">32372</span>&#160;<span class="preprocessor">#define FTM_BRD_COMBINE_COMP1(base) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_COMP1_SHIFT))</span></div><div class="line"><a name="l32373"></a><span class="lineno">32373</span>&#160;</div><div class="line"><a name="l32375"></a><span class="lineno">32375</span>&#160;<span class="preprocessor">#define FTM_WR_COMBINE_COMP1(base, value) (FTM_RMW_COMBINE(base, FTM_COMBINE_COMP1_MASK, FTM_COMBINE_COMP1(value)))</span></div><div class="line"><a name="l32376"></a><span class="lineno">32376</span>&#160;<span class="preprocessor">#define FTM_BWR_COMBINE_COMP1(base, value) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_COMP1_SHIFT) = (value))</span></div><div class="line"><a name="l32377"></a><span class="lineno">32377</span>&#160;</div><div class="line"><a name="l32394"></a><span class="lineno">32394</span>&#160;<span class="preprocessor">#define FTM_RD_COMBINE_DECAPEN1(base) ((FTM_COMBINE_REG(base) &amp; FTM_COMBINE_DECAPEN1_MASK) &gt;&gt; FTM_COMBINE_DECAPEN1_SHIFT)</span></div><div class="line"><a name="l32395"></a><span class="lineno">32395</span>&#160;<span class="preprocessor">#define FTM_BRD_COMBINE_DECAPEN1(base) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_DECAPEN1_SHIFT))</span></div><div class="line"><a name="l32396"></a><span class="lineno">32396</span>&#160;</div><div class="line"><a name="l32398"></a><span class="lineno">32398</span>&#160;<span class="preprocessor">#define FTM_WR_COMBINE_DECAPEN1(base, value) (FTM_RMW_COMBINE(base, FTM_COMBINE_DECAPEN1_MASK, FTM_COMBINE_DECAPEN1(value)))</span></div><div class="line"><a name="l32399"></a><span class="lineno">32399</span>&#160;<span class="preprocessor">#define FTM_BWR_COMBINE_DECAPEN1(base, value) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_DECAPEN1_SHIFT) = (value))</span></div><div class="line"><a name="l32400"></a><span class="lineno">32400</span>&#160;</div><div class="line"><a name="l32417"></a><span class="lineno">32417</span>&#160;<span class="preprocessor">#define FTM_RD_COMBINE_DECAP1(base) ((FTM_COMBINE_REG(base) &amp; FTM_COMBINE_DECAP1_MASK) &gt;&gt; FTM_COMBINE_DECAP1_SHIFT)</span></div><div class="line"><a name="l32418"></a><span class="lineno">32418</span>&#160;<span class="preprocessor">#define FTM_BRD_COMBINE_DECAP1(base) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_DECAP1_SHIFT))</span></div><div class="line"><a name="l32419"></a><span class="lineno">32419</span>&#160;</div><div class="line"><a name="l32421"></a><span class="lineno">32421</span>&#160;<span class="preprocessor">#define FTM_WR_COMBINE_DECAP1(base, value) (FTM_RMW_COMBINE(base, FTM_COMBINE_DECAP1_MASK, FTM_COMBINE_DECAP1(value)))</span></div><div class="line"><a name="l32422"></a><span class="lineno">32422</span>&#160;<span class="preprocessor">#define FTM_BWR_COMBINE_DECAP1(base, value) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_DECAP1_SHIFT) = (value))</span></div><div class="line"><a name="l32423"></a><span class="lineno">32423</span>&#160;</div><div class="line"><a name="l32437"></a><span class="lineno">32437</span>&#160;<span class="preprocessor">#define FTM_RD_COMBINE_DTEN1(base) ((FTM_COMBINE_REG(base) &amp; FTM_COMBINE_DTEN1_MASK) &gt;&gt; FTM_COMBINE_DTEN1_SHIFT)</span></div><div class="line"><a name="l32438"></a><span class="lineno">32438</span>&#160;<span class="preprocessor">#define FTM_BRD_COMBINE_DTEN1(base) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_DTEN1_SHIFT))</span></div><div class="line"><a name="l32439"></a><span class="lineno">32439</span>&#160;</div><div class="line"><a name="l32441"></a><span class="lineno">32441</span>&#160;<span class="preprocessor">#define FTM_WR_COMBINE_DTEN1(base, value) (FTM_RMW_COMBINE(base, FTM_COMBINE_DTEN1_MASK, FTM_COMBINE_DTEN1(value)))</span></div><div class="line"><a name="l32442"></a><span class="lineno">32442</span>&#160;<span class="preprocessor">#define FTM_BWR_COMBINE_DTEN1(base, value) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_DTEN1_SHIFT) = (value))</span></div><div class="line"><a name="l32443"></a><span class="lineno">32443</span>&#160;</div><div class="line"><a name="l32456"></a><span class="lineno">32456</span>&#160;<span class="preprocessor">#define FTM_RD_COMBINE_SYNCEN1(base) ((FTM_COMBINE_REG(base) &amp; FTM_COMBINE_SYNCEN1_MASK) &gt;&gt; FTM_COMBINE_SYNCEN1_SHIFT)</span></div><div class="line"><a name="l32457"></a><span class="lineno">32457</span>&#160;<span class="preprocessor">#define FTM_BRD_COMBINE_SYNCEN1(base) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_SYNCEN1_SHIFT))</span></div><div class="line"><a name="l32458"></a><span class="lineno">32458</span>&#160;</div><div class="line"><a name="l32460"></a><span class="lineno">32460</span>&#160;<span class="preprocessor">#define FTM_WR_COMBINE_SYNCEN1(base, value) (FTM_RMW_COMBINE(base, FTM_COMBINE_SYNCEN1_MASK, FTM_COMBINE_SYNCEN1(value)))</span></div><div class="line"><a name="l32461"></a><span class="lineno">32461</span>&#160;<span class="preprocessor">#define FTM_BWR_COMBINE_SYNCEN1(base, value) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_SYNCEN1_SHIFT) = (value))</span></div><div class="line"><a name="l32462"></a><span class="lineno">32462</span>&#160;</div><div class="line"><a name="l32476"></a><span class="lineno">32476</span>&#160;<span class="preprocessor">#define FTM_RD_COMBINE_FAULTEN1(base) ((FTM_COMBINE_REG(base) &amp; FTM_COMBINE_FAULTEN1_MASK) &gt;&gt; FTM_COMBINE_FAULTEN1_SHIFT)</span></div><div class="line"><a name="l32477"></a><span class="lineno">32477</span>&#160;<span class="preprocessor">#define FTM_BRD_COMBINE_FAULTEN1(base) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_FAULTEN1_SHIFT))</span></div><div class="line"><a name="l32478"></a><span class="lineno">32478</span>&#160;</div><div class="line"><a name="l32480"></a><span class="lineno">32480</span>&#160;<span class="preprocessor">#define FTM_WR_COMBINE_FAULTEN1(base, value) (FTM_RMW_COMBINE(base, FTM_COMBINE_FAULTEN1_MASK, FTM_COMBINE_FAULTEN1(value)))</span></div><div class="line"><a name="l32481"></a><span class="lineno">32481</span>&#160;<span class="preprocessor">#define FTM_BWR_COMBINE_FAULTEN1(base, value) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_FAULTEN1_SHIFT) = (value))</span></div><div class="line"><a name="l32482"></a><span class="lineno">32482</span>&#160;</div><div class="line"><a name="l32496"></a><span class="lineno">32496</span>&#160;<span class="preprocessor">#define FTM_RD_COMBINE_COMBINE2(base) ((FTM_COMBINE_REG(base) &amp; FTM_COMBINE_COMBINE2_MASK) &gt;&gt; FTM_COMBINE_COMBINE2_SHIFT)</span></div><div class="line"><a name="l32497"></a><span class="lineno">32497</span>&#160;<span class="preprocessor">#define FTM_BRD_COMBINE_COMBINE2(base) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_COMBINE2_SHIFT))</span></div><div class="line"><a name="l32498"></a><span class="lineno">32498</span>&#160;</div><div class="line"><a name="l32500"></a><span class="lineno">32500</span>&#160;<span class="preprocessor">#define FTM_WR_COMBINE_COMBINE2(base, value) (FTM_RMW_COMBINE(base, FTM_COMBINE_COMBINE2_MASK, FTM_COMBINE_COMBINE2(value)))</span></div><div class="line"><a name="l32501"></a><span class="lineno">32501</span>&#160;<span class="preprocessor">#define FTM_BWR_COMBINE_COMBINE2(base, value) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_COMBINE2_SHIFT) = (value))</span></div><div class="line"><a name="l32502"></a><span class="lineno">32502</span>&#160;</div><div class="line"><a name="l32517"></a><span class="lineno">32517</span>&#160;<span class="preprocessor">#define FTM_RD_COMBINE_COMP2(base) ((FTM_COMBINE_REG(base) &amp; FTM_COMBINE_COMP2_MASK) &gt;&gt; FTM_COMBINE_COMP2_SHIFT)</span></div><div class="line"><a name="l32518"></a><span class="lineno">32518</span>&#160;<span class="preprocessor">#define FTM_BRD_COMBINE_COMP2(base) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_COMP2_SHIFT))</span></div><div class="line"><a name="l32519"></a><span class="lineno">32519</span>&#160;</div><div class="line"><a name="l32521"></a><span class="lineno">32521</span>&#160;<span class="preprocessor">#define FTM_WR_COMBINE_COMP2(base, value) (FTM_RMW_COMBINE(base, FTM_COMBINE_COMP2_MASK, FTM_COMBINE_COMP2(value)))</span></div><div class="line"><a name="l32522"></a><span class="lineno">32522</span>&#160;<span class="preprocessor">#define FTM_BWR_COMBINE_COMP2(base, value) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_COMP2_SHIFT) = (value))</span></div><div class="line"><a name="l32523"></a><span class="lineno">32523</span>&#160;</div><div class="line"><a name="l32540"></a><span class="lineno">32540</span>&#160;<span class="preprocessor">#define FTM_RD_COMBINE_DECAPEN2(base) ((FTM_COMBINE_REG(base) &amp; FTM_COMBINE_DECAPEN2_MASK) &gt;&gt; FTM_COMBINE_DECAPEN2_SHIFT)</span></div><div class="line"><a name="l32541"></a><span class="lineno">32541</span>&#160;<span class="preprocessor">#define FTM_BRD_COMBINE_DECAPEN2(base) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_DECAPEN2_SHIFT))</span></div><div class="line"><a name="l32542"></a><span class="lineno">32542</span>&#160;</div><div class="line"><a name="l32544"></a><span class="lineno">32544</span>&#160;<span class="preprocessor">#define FTM_WR_COMBINE_DECAPEN2(base, value) (FTM_RMW_COMBINE(base, FTM_COMBINE_DECAPEN2_MASK, FTM_COMBINE_DECAPEN2(value)))</span></div><div class="line"><a name="l32545"></a><span class="lineno">32545</span>&#160;<span class="preprocessor">#define FTM_BWR_COMBINE_DECAPEN2(base, value) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_DECAPEN2_SHIFT) = (value))</span></div><div class="line"><a name="l32546"></a><span class="lineno">32546</span>&#160;</div><div class="line"><a name="l32563"></a><span class="lineno">32563</span>&#160;<span class="preprocessor">#define FTM_RD_COMBINE_DECAP2(base) ((FTM_COMBINE_REG(base) &amp; FTM_COMBINE_DECAP2_MASK) &gt;&gt; FTM_COMBINE_DECAP2_SHIFT)</span></div><div class="line"><a name="l32564"></a><span class="lineno">32564</span>&#160;<span class="preprocessor">#define FTM_BRD_COMBINE_DECAP2(base) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_DECAP2_SHIFT))</span></div><div class="line"><a name="l32565"></a><span class="lineno">32565</span>&#160;</div><div class="line"><a name="l32567"></a><span class="lineno">32567</span>&#160;<span class="preprocessor">#define FTM_WR_COMBINE_DECAP2(base, value) (FTM_RMW_COMBINE(base, FTM_COMBINE_DECAP2_MASK, FTM_COMBINE_DECAP2(value)))</span></div><div class="line"><a name="l32568"></a><span class="lineno">32568</span>&#160;<span class="preprocessor">#define FTM_BWR_COMBINE_DECAP2(base, value) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_DECAP2_SHIFT) = (value))</span></div><div class="line"><a name="l32569"></a><span class="lineno">32569</span>&#160;</div><div class="line"><a name="l32583"></a><span class="lineno">32583</span>&#160;<span class="preprocessor">#define FTM_RD_COMBINE_DTEN2(base) ((FTM_COMBINE_REG(base) &amp; FTM_COMBINE_DTEN2_MASK) &gt;&gt; FTM_COMBINE_DTEN2_SHIFT)</span></div><div class="line"><a name="l32584"></a><span class="lineno">32584</span>&#160;<span class="preprocessor">#define FTM_BRD_COMBINE_DTEN2(base) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_DTEN2_SHIFT))</span></div><div class="line"><a name="l32585"></a><span class="lineno">32585</span>&#160;</div><div class="line"><a name="l32587"></a><span class="lineno">32587</span>&#160;<span class="preprocessor">#define FTM_WR_COMBINE_DTEN2(base, value) (FTM_RMW_COMBINE(base, FTM_COMBINE_DTEN2_MASK, FTM_COMBINE_DTEN2(value)))</span></div><div class="line"><a name="l32588"></a><span class="lineno">32588</span>&#160;<span class="preprocessor">#define FTM_BWR_COMBINE_DTEN2(base, value) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_DTEN2_SHIFT) = (value))</span></div><div class="line"><a name="l32589"></a><span class="lineno">32589</span>&#160;</div><div class="line"><a name="l32602"></a><span class="lineno">32602</span>&#160;<span class="preprocessor">#define FTM_RD_COMBINE_SYNCEN2(base) ((FTM_COMBINE_REG(base) &amp; FTM_COMBINE_SYNCEN2_MASK) &gt;&gt; FTM_COMBINE_SYNCEN2_SHIFT)</span></div><div class="line"><a name="l32603"></a><span class="lineno">32603</span>&#160;<span class="preprocessor">#define FTM_BRD_COMBINE_SYNCEN2(base) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_SYNCEN2_SHIFT))</span></div><div class="line"><a name="l32604"></a><span class="lineno">32604</span>&#160;</div><div class="line"><a name="l32606"></a><span class="lineno">32606</span>&#160;<span class="preprocessor">#define FTM_WR_COMBINE_SYNCEN2(base, value) (FTM_RMW_COMBINE(base, FTM_COMBINE_SYNCEN2_MASK, FTM_COMBINE_SYNCEN2(value)))</span></div><div class="line"><a name="l32607"></a><span class="lineno">32607</span>&#160;<span class="preprocessor">#define FTM_BWR_COMBINE_SYNCEN2(base, value) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_SYNCEN2_SHIFT) = (value))</span></div><div class="line"><a name="l32608"></a><span class="lineno">32608</span>&#160;</div><div class="line"><a name="l32622"></a><span class="lineno">32622</span>&#160;<span class="preprocessor">#define FTM_RD_COMBINE_FAULTEN2(base) ((FTM_COMBINE_REG(base) &amp; FTM_COMBINE_FAULTEN2_MASK) &gt;&gt; FTM_COMBINE_FAULTEN2_SHIFT)</span></div><div class="line"><a name="l32623"></a><span class="lineno">32623</span>&#160;<span class="preprocessor">#define FTM_BRD_COMBINE_FAULTEN2(base) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_FAULTEN2_SHIFT))</span></div><div class="line"><a name="l32624"></a><span class="lineno">32624</span>&#160;</div><div class="line"><a name="l32626"></a><span class="lineno">32626</span>&#160;<span class="preprocessor">#define FTM_WR_COMBINE_FAULTEN2(base, value) (FTM_RMW_COMBINE(base, FTM_COMBINE_FAULTEN2_MASK, FTM_COMBINE_FAULTEN2(value)))</span></div><div class="line"><a name="l32627"></a><span class="lineno">32627</span>&#160;<span class="preprocessor">#define FTM_BWR_COMBINE_FAULTEN2(base, value) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_FAULTEN2_SHIFT) = (value))</span></div><div class="line"><a name="l32628"></a><span class="lineno">32628</span>&#160;</div><div class="line"><a name="l32642"></a><span class="lineno">32642</span>&#160;<span class="preprocessor">#define FTM_RD_COMBINE_COMBINE3(base) ((FTM_COMBINE_REG(base) &amp; FTM_COMBINE_COMBINE3_MASK) &gt;&gt; FTM_COMBINE_COMBINE3_SHIFT)</span></div><div class="line"><a name="l32643"></a><span class="lineno">32643</span>&#160;<span class="preprocessor">#define FTM_BRD_COMBINE_COMBINE3(base) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_COMBINE3_SHIFT))</span></div><div class="line"><a name="l32644"></a><span class="lineno">32644</span>&#160;</div><div class="line"><a name="l32646"></a><span class="lineno">32646</span>&#160;<span class="preprocessor">#define FTM_WR_COMBINE_COMBINE3(base, value) (FTM_RMW_COMBINE(base, FTM_COMBINE_COMBINE3_MASK, FTM_COMBINE_COMBINE3(value)))</span></div><div class="line"><a name="l32647"></a><span class="lineno">32647</span>&#160;<span class="preprocessor">#define FTM_BWR_COMBINE_COMBINE3(base, value) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_COMBINE3_SHIFT) = (value))</span></div><div class="line"><a name="l32648"></a><span class="lineno">32648</span>&#160;</div><div class="line"><a name="l32663"></a><span class="lineno">32663</span>&#160;<span class="preprocessor">#define FTM_RD_COMBINE_COMP3(base) ((FTM_COMBINE_REG(base) &amp; FTM_COMBINE_COMP3_MASK) &gt;&gt; FTM_COMBINE_COMP3_SHIFT)</span></div><div class="line"><a name="l32664"></a><span class="lineno">32664</span>&#160;<span class="preprocessor">#define FTM_BRD_COMBINE_COMP3(base) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_COMP3_SHIFT))</span></div><div class="line"><a name="l32665"></a><span class="lineno">32665</span>&#160;</div><div class="line"><a name="l32667"></a><span class="lineno">32667</span>&#160;<span class="preprocessor">#define FTM_WR_COMBINE_COMP3(base, value) (FTM_RMW_COMBINE(base, FTM_COMBINE_COMP3_MASK, FTM_COMBINE_COMP3(value)))</span></div><div class="line"><a name="l32668"></a><span class="lineno">32668</span>&#160;<span class="preprocessor">#define FTM_BWR_COMBINE_COMP3(base, value) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_COMP3_SHIFT) = (value))</span></div><div class="line"><a name="l32669"></a><span class="lineno">32669</span>&#160;</div><div class="line"><a name="l32686"></a><span class="lineno">32686</span>&#160;<span class="preprocessor">#define FTM_RD_COMBINE_DECAPEN3(base) ((FTM_COMBINE_REG(base) &amp; FTM_COMBINE_DECAPEN3_MASK) &gt;&gt; FTM_COMBINE_DECAPEN3_SHIFT)</span></div><div class="line"><a name="l32687"></a><span class="lineno">32687</span>&#160;<span class="preprocessor">#define FTM_BRD_COMBINE_DECAPEN3(base) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_DECAPEN3_SHIFT))</span></div><div class="line"><a name="l32688"></a><span class="lineno">32688</span>&#160;</div><div class="line"><a name="l32690"></a><span class="lineno">32690</span>&#160;<span class="preprocessor">#define FTM_WR_COMBINE_DECAPEN3(base, value) (FTM_RMW_COMBINE(base, FTM_COMBINE_DECAPEN3_MASK, FTM_COMBINE_DECAPEN3(value)))</span></div><div class="line"><a name="l32691"></a><span class="lineno">32691</span>&#160;<span class="preprocessor">#define FTM_BWR_COMBINE_DECAPEN3(base, value) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_DECAPEN3_SHIFT) = (value))</span></div><div class="line"><a name="l32692"></a><span class="lineno">32692</span>&#160;</div><div class="line"><a name="l32709"></a><span class="lineno">32709</span>&#160;<span class="preprocessor">#define FTM_RD_COMBINE_DECAP3(base) ((FTM_COMBINE_REG(base) &amp; FTM_COMBINE_DECAP3_MASK) &gt;&gt; FTM_COMBINE_DECAP3_SHIFT)</span></div><div class="line"><a name="l32710"></a><span class="lineno">32710</span>&#160;<span class="preprocessor">#define FTM_BRD_COMBINE_DECAP3(base) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_DECAP3_SHIFT))</span></div><div class="line"><a name="l32711"></a><span class="lineno">32711</span>&#160;</div><div class="line"><a name="l32713"></a><span class="lineno">32713</span>&#160;<span class="preprocessor">#define FTM_WR_COMBINE_DECAP3(base, value) (FTM_RMW_COMBINE(base, FTM_COMBINE_DECAP3_MASK, FTM_COMBINE_DECAP3(value)))</span></div><div class="line"><a name="l32714"></a><span class="lineno">32714</span>&#160;<span class="preprocessor">#define FTM_BWR_COMBINE_DECAP3(base, value) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_DECAP3_SHIFT) = (value))</span></div><div class="line"><a name="l32715"></a><span class="lineno">32715</span>&#160;</div><div class="line"><a name="l32729"></a><span class="lineno">32729</span>&#160;<span class="preprocessor">#define FTM_RD_COMBINE_DTEN3(base) ((FTM_COMBINE_REG(base) &amp; FTM_COMBINE_DTEN3_MASK) &gt;&gt; FTM_COMBINE_DTEN3_SHIFT)</span></div><div class="line"><a name="l32730"></a><span class="lineno">32730</span>&#160;<span class="preprocessor">#define FTM_BRD_COMBINE_DTEN3(base) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_DTEN3_SHIFT))</span></div><div class="line"><a name="l32731"></a><span class="lineno">32731</span>&#160;</div><div class="line"><a name="l32733"></a><span class="lineno">32733</span>&#160;<span class="preprocessor">#define FTM_WR_COMBINE_DTEN3(base, value) (FTM_RMW_COMBINE(base, FTM_COMBINE_DTEN3_MASK, FTM_COMBINE_DTEN3(value)))</span></div><div class="line"><a name="l32734"></a><span class="lineno">32734</span>&#160;<span class="preprocessor">#define FTM_BWR_COMBINE_DTEN3(base, value) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_DTEN3_SHIFT) = (value))</span></div><div class="line"><a name="l32735"></a><span class="lineno">32735</span>&#160;</div><div class="line"><a name="l32748"></a><span class="lineno">32748</span>&#160;<span class="preprocessor">#define FTM_RD_COMBINE_SYNCEN3(base) ((FTM_COMBINE_REG(base) &amp; FTM_COMBINE_SYNCEN3_MASK) &gt;&gt; FTM_COMBINE_SYNCEN3_SHIFT)</span></div><div class="line"><a name="l32749"></a><span class="lineno">32749</span>&#160;<span class="preprocessor">#define FTM_BRD_COMBINE_SYNCEN3(base) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_SYNCEN3_SHIFT))</span></div><div class="line"><a name="l32750"></a><span class="lineno">32750</span>&#160;</div><div class="line"><a name="l32752"></a><span class="lineno">32752</span>&#160;<span class="preprocessor">#define FTM_WR_COMBINE_SYNCEN3(base, value) (FTM_RMW_COMBINE(base, FTM_COMBINE_SYNCEN3_MASK, FTM_COMBINE_SYNCEN3(value)))</span></div><div class="line"><a name="l32753"></a><span class="lineno">32753</span>&#160;<span class="preprocessor">#define FTM_BWR_COMBINE_SYNCEN3(base, value) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_SYNCEN3_SHIFT) = (value))</span></div><div class="line"><a name="l32754"></a><span class="lineno">32754</span>&#160;</div><div class="line"><a name="l32768"></a><span class="lineno">32768</span>&#160;<span class="preprocessor">#define FTM_RD_COMBINE_FAULTEN3(base) ((FTM_COMBINE_REG(base) &amp; FTM_COMBINE_FAULTEN3_MASK) &gt;&gt; FTM_COMBINE_FAULTEN3_SHIFT)</span></div><div class="line"><a name="l32769"></a><span class="lineno">32769</span>&#160;<span class="preprocessor">#define FTM_BRD_COMBINE_FAULTEN3(base) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_FAULTEN3_SHIFT))</span></div><div class="line"><a name="l32770"></a><span class="lineno">32770</span>&#160;</div><div class="line"><a name="l32772"></a><span class="lineno">32772</span>&#160;<span class="preprocessor">#define FTM_WR_COMBINE_FAULTEN3(base, value) (FTM_RMW_COMBINE(base, FTM_COMBINE_FAULTEN3_MASK, FTM_COMBINE_FAULTEN3(value)))</span></div><div class="line"><a name="l32773"></a><span class="lineno">32773</span>&#160;<span class="preprocessor">#define FTM_BWR_COMBINE_FAULTEN3(base, value) (BITBAND_ACCESS32(&amp;FTM_COMBINE_REG(base), FTM_COMBINE_FAULTEN3_SHIFT) = (value))</span></div><div class="line"><a name="l32774"></a><span class="lineno">32774</span>&#160;</div><div class="line"><a name="l32793"></a><span class="lineno">32793</span>&#160;<span class="preprocessor">#define FTM_RD_DEADTIME(base)    (FTM_DEADTIME_REG(base))</span></div><div class="line"><a name="l32794"></a><span class="lineno">32794</span>&#160;<span class="preprocessor">#define FTM_WR_DEADTIME(base, value) (FTM_DEADTIME_REG(base) = (value))</span></div><div class="line"><a name="l32795"></a><span class="lineno">32795</span>&#160;<span class="preprocessor">#define FTM_RMW_DEADTIME(base, mask, value) (FTM_WR_DEADTIME(base, (FTM_RD_DEADTIME(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l32796"></a><span class="lineno">32796</span>&#160;<span class="preprocessor">#define FTM_SET_DEADTIME(base, value) (FTM_WR_DEADTIME(base, FTM_RD_DEADTIME(base) |  (value)))</span></div><div class="line"><a name="l32797"></a><span class="lineno">32797</span>&#160;<span class="preprocessor">#define FTM_CLR_DEADTIME(base, value) (FTM_WR_DEADTIME(base, FTM_RD_DEADTIME(base) &amp; ~(value)))</span></div><div class="line"><a name="l32798"></a><span class="lineno">32798</span>&#160;<span class="preprocessor">#define FTM_TOG_DEADTIME(base, value) (FTM_WR_DEADTIME(base, FTM_RD_DEADTIME(base) ^  (value)))</span></div><div class="line"><a name="l32799"></a><span class="lineno">32799</span>&#160;</div><div class="line"><a name="l32801"></a><span class="lineno">32801</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l32802"></a><span class="lineno">32802</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_DEADTIME bitfields</span></div><div class="line"><a name="l32803"></a><span class="lineno">32803</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l32804"></a><span class="lineno">32804</span>&#160;</div><div class="line"><a name="l32818"></a><span class="lineno">32818</span>&#160;<span class="preprocessor">#define FTM_RD_DEADTIME_DTVAL(base) ((FTM_DEADTIME_REG(base) &amp; FTM_DEADTIME_DTVAL_MASK) &gt;&gt; FTM_DEADTIME_DTVAL_SHIFT)</span></div><div class="line"><a name="l32819"></a><span class="lineno">32819</span>&#160;<span class="preprocessor">#define FTM_BRD_DEADTIME_DTVAL(base) (FTM_RD_DEADTIME_DTVAL(base))</span></div><div class="line"><a name="l32820"></a><span class="lineno">32820</span>&#160;</div><div class="line"><a name="l32822"></a><span class="lineno">32822</span>&#160;<span class="preprocessor">#define FTM_WR_DEADTIME_DTVAL(base, value) (FTM_RMW_DEADTIME(base, FTM_DEADTIME_DTVAL_MASK, FTM_DEADTIME_DTVAL(value)))</span></div><div class="line"><a name="l32823"></a><span class="lineno">32823</span>&#160;<span class="preprocessor">#define FTM_BWR_DEADTIME_DTVAL(base, value) (FTM_WR_DEADTIME_DTVAL(base, value))</span></div><div class="line"><a name="l32824"></a><span class="lineno">32824</span>&#160;</div><div class="line"><a name="l32840"></a><span class="lineno">32840</span>&#160;<span class="preprocessor">#define FTM_RD_DEADTIME_DTPS(base) ((FTM_DEADTIME_REG(base) &amp; FTM_DEADTIME_DTPS_MASK) &gt;&gt; FTM_DEADTIME_DTPS_SHIFT)</span></div><div class="line"><a name="l32841"></a><span class="lineno">32841</span>&#160;<span class="preprocessor">#define FTM_BRD_DEADTIME_DTPS(base) (FTM_RD_DEADTIME_DTPS(base))</span></div><div class="line"><a name="l32842"></a><span class="lineno">32842</span>&#160;</div><div class="line"><a name="l32844"></a><span class="lineno">32844</span>&#160;<span class="preprocessor">#define FTM_WR_DEADTIME_DTPS(base, value) (FTM_RMW_DEADTIME(base, FTM_DEADTIME_DTPS_MASK, FTM_DEADTIME_DTPS(value)))</span></div><div class="line"><a name="l32845"></a><span class="lineno">32845</span>&#160;<span class="preprocessor">#define FTM_BWR_DEADTIME_DTPS(base, value) (FTM_WR_DEADTIME_DTPS(base, value))</span></div><div class="line"><a name="l32846"></a><span class="lineno">32846</span>&#160;</div><div class="line"><a name="l32867"></a><span class="lineno">32867</span>&#160;<span class="preprocessor">#define FTM_RD_EXTTRIG(base)     (FTM_EXTTRIG_REG(base))</span></div><div class="line"><a name="l32868"></a><span class="lineno">32868</span>&#160;<span class="preprocessor">#define FTM_WR_EXTTRIG(base, value) (FTM_EXTTRIG_REG(base) = (value))</span></div><div class="line"><a name="l32869"></a><span class="lineno">32869</span>&#160;<span class="preprocessor">#define FTM_RMW_EXTTRIG(base, mask, value) (FTM_WR_EXTTRIG(base, (FTM_RD_EXTTRIG(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l32870"></a><span class="lineno">32870</span>&#160;<span class="preprocessor">#define FTM_SET_EXTTRIG(base, value) (FTM_WR_EXTTRIG(base, FTM_RD_EXTTRIG(base) |  (value)))</span></div><div class="line"><a name="l32871"></a><span class="lineno">32871</span>&#160;<span class="preprocessor">#define FTM_CLR_EXTTRIG(base, value) (FTM_WR_EXTTRIG(base, FTM_RD_EXTTRIG(base) &amp; ~(value)))</span></div><div class="line"><a name="l32872"></a><span class="lineno">32872</span>&#160;<span class="preprocessor">#define FTM_TOG_EXTTRIG(base, value) (FTM_WR_EXTTRIG(base, FTM_RD_EXTTRIG(base) ^  (value)))</span></div><div class="line"><a name="l32873"></a><span class="lineno">32873</span>&#160;</div><div class="line"><a name="l32875"></a><span class="lineno">32875</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l32876"></a><span class="lineno">32876</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_EXTTRIG bitfields</span></div><div class="line"><a name="l32877"></a><span class="lineno">32877</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l32878"></a><span class="lineno">32878</span>&#160;</div><div class="line"><a name="l32891"></a><span class="lineno">32891</span>&#160;<span class="preprocessor">#define FTM_RD_EXTTRIG_CH2TRIG(base) ((FTM_EXTTRIG_REG(base) &amp; FTM_EXTTRIG_CH2TRIG_MASK) &gt;&gt; FTM_EXTTRIG_CH2TRIG_SHIFT)</span></div><div class="line"><a name="l32892"></a><span class="lineno">32892</span>&#160;<span class="preprocessor">#define FTM_BRD_EXTTRIG_CH2TRIG(base) (BITBAND_ACCESS32(&amp;FTM_EXTTRIG_REG(base), FTM_EXTTRIG_CH2TRIG_SHIFT))</span></div><div class="line"><a name="l32893"></a><span class="lineno">32893</span>&#160;</div><div class="line"><a name="l32895"></a><span class="lineno">32895</span>&#160;<span class="preprocessor">#define FTM_WR_EXTTRIG_CH2TRIG(base, value) (FTM_RMW_EXTTRIG(base, FTM_EXTTRIG_CH2TRIG_MASK, FTM_EXTTRIG_CH2TRIG(value)))</span></div><div class="line"><a name="l32896"></a><span class="lineno">32896</span>&#160;<span class="preprocessor">#define FTM_BWR_EXTTRIG_CH2TRIG(base, value) (BITBAND_ACCESS32(&amp;FTM_EXTTRIG_REG(base), FTM_EXTTRIG_CH2TRIG_SHIFT) = (value))</span></div><div class="line"><a name="l32897"></a><span class="lineno">32897</span>&#160;</div><div class="line"><a name="l32911"></a><span class="lineno">32911</span>&#160;<span class="preprocessor">#define FTM_RD_EXTTRIG_CH3TRIG(base) ((FTM_EXTTRIG_REG(base) &amp; FTM_EXTTRIG_CH3TRIG_MASK) &gt;&gt; FTM_EXTTRIG_CH3TRIG_SHIFT)</span></div><div class="line"><a name="l32912"></a><span class="lineno">32912</span>&#160;<span class="preprocessor">#define FTM_BRD_EXTTRIG_CH3TRIG(base) (BITBAND_ACCESS32(&amp;FTM_EXTTRIG_REG(base), FTM_EXTTRIG_CH3TRIG_SHIFT))</span></div><div class="line"><a name="l32913"></a><span class="lineno">32913</span>&#160;</div><div class="line"><a name="l32915"></a><span class="lineno">32915</span>&#160;<span class="preprocessor">#define FTM_WR_EXTTRIG_CH3TRIG(base, value) (FTM_RMW_EXTTRIG(base, FTM_EXTTRIG_CH3TRIG_MASK, FTM_EXTTRIG_CH3TRIG(value)))</span></div><div class="line"><a name="l32916"></a><span class="lineno">32916</span>&#160;<span class="preprocessor">#define FTM_BWR_EXTTRIG_CH3TRIG(base, value) (BITBAND_ACCESS32(&amp;FTM_EXTTRIG_REG(base), FTM_EXTTRIG_CH3TRIG_SHIFT) = (value))</span></div><div class="line"><a name="l32917"></a><span class="lineno">32917</span>&#160;</div><div class="line"><a name="l32931"></a><span class="lineno">32931</span>&#160;<span class="preprocessor">#define FTM_RD_EXTTRIG_CH4TRIG(base) ((FTM_EXTTRIG_REG(base) &amp; FTM_EXTTRIG_CH4TRIG_MASK) &gt;&gt; FTM_EXTTRIG_CH4TRIG_SHIFT)</span></div><div class="line"><a name="l32932"></a><span class="lineno">32932</span>&#160;<span class="preprocessor">#define FTM_BRD_EXTTRIG_CH4TRIG(base) (BITBAND_ACCESS32(&amp;FTM_EXTTRIG_REG(base), FTM_EXTTRIG_CH4TRIG_SHIFT))</span></div><div class="line"><a name="l32933"></a><span class="lineno">32933</span>&#160;</div><div class="line"><a name="l32935"></a><span class="lineno">32935</span>&#160;<span class="preprocessor">#define FTM_WR_EXTTRIG_CH4TRIG(base, value) (FTM_RMW_EXTTRIG(base, FTM_EXTTRIG_CH4TRIG_MASK, FTM_EXTTRIG_CH4TRIG(value)))</span></div><div class="line"><a name="l32936"></a><span class="lineno">32936</span>&#160;<span class="preprocessor">#define FTM_BWR_EXTTRIG_CH4TRIG(base, value) (BITBAND_ACCESS32(&amp;FTM_EXTTRIG_REG(base), FTM_EXTTRIG_CH4TRIG_SHIFT) = (value))</span></div><div class="line"><a name="l32937"></a><span class="lineno">32937</span>&#160;</div><div class="line"><a name="l32951"></a><span class="lineno">32951</span>&#160;<span class="preprocessor">#define FTM_RD_EXTTRIG_CH5TRIG(base) ((FTM_EXTTRIG_REG(base) &amp; FTM_EXTTRIG_CH5TRIG_MASK) &gt;&gt; FTM_EXTTRIG_CH5TRIG_SHIFT)</span></div><div class="line"><a name="l32952"></a><span class="lineno">32952</span>&#160;<span class="preprocessor">#define FTM_BRD_EXTTRIG_CH5TRIG(base) (BITBAND_ACCESS32(&amp;FTM_EXTTRIG_REG(base), FTM_EXTTRIG_CH5TRIG_SHIFT))</span></div><div class="line"><a name="l32953"></a><span class="lineno">32953</span>&#160;</div><div class="line"><a name="l32955"></a><span class="lineno">32955</span>&#160;<span class="preprocessor">#define FTM_WR_EXTTRIG_CH5TRIG(base, value) (FTM_RMW_EXTTRIG(base, FTM_EXTTRIG_CH5TRIG_MASK, FTM_EXTTRIG_CH5TRIG(value)))</span></div><div class="line"><a name="l32956"></a><span class="lineno">32956</span>&#160;<span class="preprocessor">#define FTM_BWR_EXTTRIG_CH5TRIG(base, value) (BITBAND_ACCESS32(&amp;FTM_EXTTRIG_REG(base), FTM_EXTTRIG_CH5TRIG_SHIFT) = (value))</span></div><div class="line"><a name="l32957"></a><span class="lineno">32957</span>&#160;</div><div class="line"><a name="l32971"></a><span class="lineno">32971</span>&#160;<span class="preprocessor">#define FTM_RD_EXTTRIG_CH0TRIG(base) ((FTM_EXTTRIG_REG(base) &amp; FTM_EXTTRIG_CH0TRIG_MASK) &gt;&gt; FTM_EXTTRIG_CH0TRIG_SHIFT)</span></div><div class="line"><a name="l32972"></a><span class="lineno">32972</span>&#160;<span class="preprocessor">#define FTM_BRD_EXTTRIG_CH0TRIG(base) (BITBAND_ACCESS32(&amp;FTM_EXTTRIG_REG(base), FTM_EXTTRIG_CH0TRIG_SHIFT))</span></div><div class="line"><a name="l32973"></a><span class="lineno">32973</span>&#160;</div><div class="line"><a name="l32975"></a><span class="lineno">32975</span>&#160;<span class="preprocessor">#define FTM_WR_EXTTRIG_CH0TRIG(base, value) (FTM_RMW_EXTTRIG(base, FTM_EXTTRIG_CH0TRIG_MASK, FTM_EXTTRIG_CH0TRIG(value)))</span></div><div class="line"><a name="l32976"></a><span class="lineno">32976</span>&#160;<span class="preprocessor">#define FTM_BWR_EXTTRIG_CH0TRIG(base, value) (BITBAND_ACCESS32(&amp;FTM_EXTTRIG_REG(base), FTM_EXTTRIG_CH0TRIG_SHIFT) = (value))</span></div><div class="line"><a name="l32977"></a><span class="lineno">32977</span>&#160;</div><div class="line"><a name="l32991"></a><span class="lineno">32991</span>&#160;<span class="preprocessor">#define FTM_RD_EXTTRIG_CH1TRIG(base) ((FTM_EXTTRIG_REG(base) &amp; FTM_EXTTRIG_CH1TRIG_MASK) &gt;&gt; FTM_EXTTRIG_CH1TRIG_SHIFT)</span></div><div class="line"><a name="l32992"></a><span class="lineno">32992</span>&#160;<span class="preprocessor">#define FTM_BRD_EXTTRIG_CH1TRIG(base) (BITBAND_ACCESS32(&amp;FTM_EXTTRIG_REG(base), FTM_EXTTRIG_CH1TRIG_SHIFT))</span></div><div class="line"><a name="l32993"></a><span class="lineno">32993</span>&#160;</div><div class="line"><a name="l32995"></a><span class="lineno">32995</span>&#160;<span class="preprocessor">#define FTM_WR_EXTTRIG_CH1TRIG(base, value) (FTM_RMW_EXTTRIG(base, FTM_EXTTRIG_CH1TRIG_MASK, FTM_EXTTRIG_CH1TRIG(value)))</span></div><div class="line"><a name="l32996"></a><span class="lineno">32996</span>&#160;<span class="preprocessor">#define FTM_BWR_EXTTRIG_CH1TRIG(base, value) (BITBAND_ACCESS32(&amp;FTM_EXTTRIG_REG(base), FTM_EXTTRIG_CH1TRIG_SHIFT) = (value))</span></div><div class="line"><a name="l32997"></a><span class="lineno">32997</span>&#160;</div><div class="line"><a name="l33011"></a><span class="lineno">33011</span>&#160;<span class="preprocessor">#define FTM_RD_EXTTRIG_INITTRIGEN(base) ((FTM_EXTTRIG_REG(base) &amp; FTM_EXTTRIG_INITTRIGEN_MASK) &gt;&gt; FTM_EXTTRIG_INITTRIGEN_SHIFT)</span></div><div class="line"><a name="l33012"></a><span class="lineno">33012</span>&#160;<span class="preprocessor">#define FTM_BRD_EXTTRIG_INITTRIGEN(base) (BITBAND_ACCESS32(&amp;FTM_EXTTRIG_REG(base), FTM_EXTTRIG_INITTRIGEN_SHIFT))</span></div><div class="line"><a name="l33013"></a><span class="lineno">33013</span>&#160;</div><div class="line"><a name="l33015"></a><span class="lineno">33015</span>&#160;<span class="preprocessor">#define FTM_WR_EXTTRIG_INITTRIGEN(base, value) (FTM_RMW_EXTTRIG(base, FTM_EXTTRIG_INITTRIGEN_MASK, FTM_EXTTRIG_INITTRIGEN(value)))</span></div><div class="line"><a name="l33016"></a><span class="lineno">33016</span>&#160;<span class="preprocessor">#define FTM_BWR_EXTTRIG_INITTRIGEN(base, value) (BITBAND_ACCESS32(&amp;FTM_EXTTRIG_REG(base), FTM_EXTTRIG_INITTRIGEN_SHIFT) = (value))</span></div><div class="line"><a name="l33017"></a><span class="lineno">33017</span>&#160;</div><div class="line"><a name="l33034"></a><span class="lineno">33034</span>&#160;<span class="preprocessor">#define FTM_RD_EXTTRIG_TRIGF(base) ((FTM_EXTTRIG_REG(base) &amp; FTM_EXTTRIG_TRIGF_MASK) &gt;&gt; FTM_EXTTRIG_TRIGF_SHIFT)</span></div><div class="line"><a name="l33035"></a><span class="lineno">33035</span>&#160;<span class="preprocessor">#define FTM_BRD_EXTTRIG_TRIGF(base) (BITBAND_ACCESS32(&amp;FTM_EXTTRIG_REG(base), FTM_EXTTRIG_TRIGF_SHIFT))</span></div><div class="line"><a name="l33036"></a><span class="lineno">33036</span>&#160;</div><div class="line"><a name="l33038"></a><span class="lineno">33038</span>&#160;<span class="preprocessor">#define FTM_WR_EXTTRIG_TRIGF(base, value) (FTM_RMW_EXTTRIG(base, FTM_EXTTRIG_TRIGF_MASK, FTM_EXTTRIG_TRIGF(value)))</span></div><div class="line"><a name="l33039"></a><span class="lineno">33039</span>&#160;<span class="preprocessor">#define FTM_BWR_EXTTRIG_TRIGF(base, value) (BITBAND_ACCESS32(&amp;FTM_EXTTRIG_REG(base), FTM_EXTTRIG_TRIGF_SHIFT) = (value))</span></div><div class="line"><a name="l33040"></a><span class="lineno">33040</span>&#160;</div><div class="line"><a name="l33060"></a><span class="lineno">33060</span>&#160;<span class="preprocessor">#define FTM_RD_POL(base)         (FTM_POL_REG(base))</span></div><div class="line"><a name="l33061"></a><span class="lineno">33061</span>&#160;<span class="preprocessor">#define FTM_WR_POL(base, value)  (FTM_POL_REG(base) = (value))</span></div><div class="line"><a name="l33062"></a><span class="lineno">33062</span>&#160;<span class="preprocessor">#define FTM_RMW_POL(base, mask, value) (FTM_WR_POL(base, (FTM_RD_POL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l33063"></a><span class="lineno">33063</span>&#160;<span class="preprocessor">#define FTM_SET_POL(base, value) (FTM_WR_POL(base, FTM_RD_POL(base) |  (value)))</span></div><div class="line"><a name="l33064"></a><span class="lineno">33064</span>&#160;<span class="preprocessor">#define FTM_CLR_POL(base, value) (FTM_WR_POL(base, FTM_RD_POL(base) &amp; ~(value)))</span></div><div class="line"><a name="l33065"></a><span class="lineno">33065</span>&#160;<span class="preprocessor">#define FTM_TOG_POL(base, value) (FTM_WR_POL(base, FTM_RD_POL(base) ^  (value)))</span></div><div class="line"><a name="l33066"></a><span class="lineno">33066</span>&#160;</div><div class="line"><a name="l33068"></a><span class="lineno">33068</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l33069"></a><span class="lineno">33069</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_POL bitfields</span></div><div class="line"><a name="l33070"></a><span class="lineno">33070</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l33071"></a><span class="lineno">33071</span>&#160;</div><div class="line"><a name="l33084"></a><span class="lineno">33084</span>&#160;<span class="preprocessor">#define FTM_RD_POL_POL0(base) ((FTM_POL_REG(base) &amp; FTM_POL_POL0_MASK) &gt;&gt; FTM_POL_POL0_SHIFT)</span></div><div class="line"><a name="l33085"></a><span class="lineno">33085</span>&#160;<span class="preprocessor">#define FTM_BRD_POL_POL0(base) (BITBAND_ACCESS32(&amp;FTM_POL_REG(base), FTM_POL_POL0_SHIFT))</span></div><div class="line"><a name="l33086"></a><span class="lineno">33086</span>&#160;</div><div class="line"><a name="l33088"></a><span class="lineno">33088</span>&#160;<span class="preprocessor">#define FTM_WR_POL_POL0(base, value) (FTM_RMW_POL(base, FTM_POL_POL0_MASK, FTM_POL_POL0(value)))</span></div><div class="line"><a name="l33089"></a><span class="lineno">33089</span>&#160;<span class="preprocessor">#define FTM_BWR_POL_POL0(base, value) (BITBAND_ACCESS32(&amp;FTM_POL_REG(base), FTM_POL_POL0_SHIFT) = (value))</span></div><div class="line"><a name="l33090"></a><span class="lineno">33090</span>&#160;</div><div class="line"><a name="l33104"></a><span class="lineno">33104</span>&#160;<span class="preprocessor">#define FTM_RD_POL_POL1(base) ((FTM_POL_REG(base) &amp; FTM_POL_POL1_MASK) &gt;&gt; FTM_POL_POL1_SHIFT)</span></div><div class="line"><a name="l33105"></a><span class="lineno">33105</span>&#160;<span class="preprocessor">#define FTM_BRD_POL_POL1(base) (BITBAND_ACCESS32(&amp;FTM_POL_REG(base), FTM_POL_POL1_SHIFT))</span></div><div class="line"><a name="l33106"></a><span class="lineno">33106</span>&#160;</div><div class="line"><a name="l33108"></a><span class="lineno">33108</span>&#160;<span class="preprocessor">#define FTM_WR_POL_POL1(base, value) (FTM_RMW_POL(base, FTM_POL_POL1_MASK, FTM_POL_POL1(value)))</span></div><div class="line"><a name="l33109"></a><span class="lineno">33109</span>&#160;<span class="preprocessor">#define FTM_BWR_POL_POL1(base, value) (BITBAND_ACCESS32(&amp;FTM_POL_REG(base), FTM_POL_POL1_SHIFT) = (value))</span></div><div class="line"><a name="l33110"></a><span class="lineno">33110</span>&#160;</div><div class="line"><a name="l33124"></a><span class="lineno">33124</span>&#160;<span class="preprocessor">#define FTM_RD_POL_POL2(base) ((FTM_POL_REG(base) &amp; FTM_POL_POL2_MASK) &gt;&gt; FTM_POL_POL2_SHIFT)</span></div><div class="line"><a name="l33125"></a><span class="lineno">33125</span>&#160;<span class="preprocessor">#define FTM_BRD_POL_POL2(base) (BITBAND_ACCESS32(&amp;FTM_POL_REG(base), FTM_POL_POL2_SHIFT))</span></div><div class="line"><a name="l33126"></a><span class="lineno">33126</span>&#160;</div><div class="line"><a name="l33128"></a><span class="lineno">33128</span>&#160;<span class="preprocessor">#define FTM_WR_POL_POL2(base, value) (FTM_RMW_POL(base, FTM_POL_POL2_MASK, FTM_POL_POL2(value)))</span></div><div class="line"><a name="l33129"></a><span class="lineno">33129</span>&#160;<span class="preprocessor">#define FTM_BWR_POL_POL2(base, value) (BITBAND_ACCESS32(&amp;FTM_POL_REG(base), FTM_POL_POL2_SHIFT) = (value))</span></div><div class="line"><a name="l33130"></a><span class="lineno">33130</span>&#160;</div><div class="line"><a name="l33144"></a><span class="lineno">33144</span>&#160;<span class="preprocessor">#define FTM_RD_POL_POL3(base) ((FTM_POL_REG(base) &amp; FTM_POL_POL3_MASK) &gt;&gt; FTM_POL_POL3_SHIFT)</span></div><div class="line"><a name="l33145"></a><span class="lineno">33145</span>&#160;<span class="preprocessor">#define FTM_BRD_POL_POL3(base) (BITBAND_ACCESS32(&amp;FTM_POL_REG(base), FTM_POL_POL3_SHIFT))</span></div><div class="line"><a name="l33146"></a><span class="lineno">33146</span>&#160;</div><div class="line"><a name="l33148"></a><span class="lineno">33148</span>&#160;<span class="preprocessor">#define FTM_WR_POL_POL3(base, value) (FTM_RMW_POL(base, FTM_POL_POL3_MASK, FTM_POL_POL3(value)))</span></div><div class="line"><a name="l33149"></a><span class="lineno">33149</span>&#160;<span class="preprocessor">#define FTM_BWR_POL_POL3(base, value) (BITBAND_ACCESS32(&amp;FTM_POL_REG(base), FTM_POL_POL3_SHIFT) = (value))</span></div><div class="line"><a name="l33150"></a><span class="lineno">33150</span>&#160;</div><div class="line"><a name="l33164"></a><span class="lineno">33164</span>&#160;<span class="preprocessor">#define FTM_RD_POL_POL4(base) ((FTM_POL_REG(base) &amp; FTM_POL_POL4_MASK) &gt;&gt; FTM_POL_POL4_SHIFT)</span></div><div class="line"><a name="l33165"></a><span class="lineno">33165</span>&#160;<span class="preprocessor">#define FTM_BRD_POL_POL4(base) (BITBAND_ACCESS32(&amp;FTM_POL_REG(base), FTM_POL_POL4_SHIFT))</span></div><div class="line"><a name="l33166"></a><span class="lineno">33166</span>&#160;</div><div class="line"><a name="l33168"></a><span class="lineno">33168</span>&#160;<span class="preprocessor">#define FTM_WR_POL_POL4(base, value) (FTM_RMW_POL(base, FTM_POL_POL4_MASK, FTM_POL_POL4(value)))</span></div><div class="line"><a name="l33169"></a><span class="lineno">33169</span>&#160;<span class="preprocessor">#define FTM_BWR_POL_POL4(base, value) (BITBAND_ACCESS32(&amp;FTM_POL_REG(base), FTM_POL_POL4_SHIFT) = (value))</span></div><div class="line"><a name="l33170"></a><span class="lineno">33170</span>&#160;</div><div class="line"><a name="l33184"></a><span class="lineno">33184</span>&#160;<span class="preprocessor">#define FTM_RD_POL_POL5(base) ((FTM_POL_REG(base) &amp; FTM_POL_POL5_MASK) &gt;&gt; FTM_POL_POL5_SHIFT)</span></div><div class="line"><a name="l33185"></a><span class="lineno">33185</span>&#160;<span class="preprocessor">#define FTM_BRD_POL_POL5(base) (BITBAND_ACCESS32(&amp;FTM_POL_REG(base), FTM_POL_POL5_SHIFT))</span></div><div class="line"><a name="l33186"></a><span class="lineno">33186</span>&#160;</div><div class="line"><a name="l33188"></a><span class="lineno">33188</span>&#160;<span class="preprocessor">#define FTM_WR_POL_POL5(base, value) (FTM_RMW_POL(base, FTM_POL_POL5_MASK, FTM_POL_POL5(value)))</span></div><div class="line"><a name="l33189"></a><span class="lineno">33189</span>&#160;<span class="preprocessor">#define FTM_BWR_POL_POL5(base, value) (BITBAND_ACCESS32(&amp;FTM_POL_REG(base), FTM_POL_POL5_SHIFT) = (value))</span></div><div class="line"><a name="l33190"></a><span class="lineno">33190</span>&#160;</div><div class="line"><a name="l33204"></a><span class="lineno">33204</span>&#160;<span class="preprocessor">#define FTM_RD_POL_POL6(base) ((FTM_POL_REG(base) &amp; FTM_POL_POL6_MASK) &gt;&gt; FTM_POL_POL6_SHIFT)</span></div><div class="line"><a name="l33205"></a><span class="lineno">33205</span>&#160;<span class="preprocessor">#define FTM_BRD_POL_POL6(base) (BITBAND_ACCESS32(&amp;FTM_POL_REG(base), FTM_POL_POL6_SHIFT))</span></div><div class="line"><a name="l33206"></a><span class="lineno">33206</span>&#160;</div><div class="line"><a name="l33208"></a><span class="lineno">33208</span>&#160;<span class="preprocessor">#define FTM_WR_POL_POL6(base, value) (FTM_RMW_POL(base, FTM_POL_POL6_MASK, FTM_POL_POL6(value)))</span></div><div class="line"><a name="l33209"></a><span class="lineno">33209</span>&#160;<span class="preprocessor">#define FTM_BWR_POL_POL6(base, value) (BITBAND_ACCESS32(&amp;FTM_POL_REG(base), FTM_POL_POL6_SHIFT) = (value))</span></div><div class="line"><a name="l33210"></a><span class="lineno">33210</span>&#160;</div><div class="line"><a name="l33224"></a><span class="lineno">33224</span>&#160;<span class="preprocessor">#define FTM_RD_POL_POL7(base) ((FTM_POL_REG(base) &amp; FTM_POL_POL7_MASK) &gt;&gt; FTM_POL_POL7_SHIFT)</span></div><div class="line"><a name="l33225"></a><span class="lineno">33225</span>&#160;<span class="preprocessor">#define FTM_BRD_POL_POL7(base) (BITBAND_ACCESS32(&amp;FTM_POL_REG(base), FTM_POL_POL7_SHIFT))</span></div><div class="line"><a name="l33226"></a><span class="lineno">33226</span>&#160;</div><div class="line"><a name="l33228"></a><span class="lineno">33228</span>&#160;<span class="preprocessor">#define FTM_WR_POL_POL7(base, value) (FTM_RMW_POL(base, FTM_POL_POL7_MASK, FTM_POL_POL7(value)))</span></div><div class="line"><a name="l33229"></a><span class="lineno">33229</span>&#160;<span class="preprocessor">#define FTM_BWR_POL_POL7(base, value) (BITBAND_ACCESS32(&amp;FTM_POL_REG(base), FTM_POL_POL7_SHIFT) = (value))</span></div><div class="line"><a name="l33230"></a><span class="lineno">33230</span>&#160;</div><div class="line"><a name="l33248"></a><span class="lineno">33248</span>&#160;<span class="preprocessor">#define FTM_RD_FMS(base)         (FTM_FMS_REG(base))</span></div><div class="line"><a name="l33249"></a><span class="lineno">33249</span>&#160;<span class="preprocessor">#define FTM_WR_FMS(base, value)  (FTM_FMS_REG(base) = (value))</span></div><div class="line"><a name="l33250"></a><span class="lineno">33250</span>&#160;<span class="preprocessor">#define FTM_RMW_FMS(base, mask, value) (FTM_WR_FMS(base, (FTM_RD_FMS(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l33251"></a><span class="lineno">33251</span>&#160;<span class="preprocessor">#define FTM_SET_FMS(base, value) (FTM_WR_FMS(base, FTM_RD_FMS(base) |  (value)))</span></div><div class="line"><a name="l33252"></a><span class="lineno">33252</span>&#160;<span class="preprocessor">#define FTM_CLR_FMS(base, value) (FTM_WR_FMS(base, FTM_RD_FMS(base) &amp; ~(value)))</span></div><div class="line"><a name="l33253"></a><span class="lineno">33253</span>&#160;<span class="preprocessor">#define FTM_TOG_FMS(base, value) (FTM_WR_FMS(base, FTM_RD_FMS(base) ^  (value)))</span></div><div class="line"><a name="l33254"></a><span class="lineno">33254</span>&#160;</div><div class="line"><a name="l33256"></a><span class="lineno">33256</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l33257"></a><span class="lineno">33257</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_FMS bitfields</span></div><div class="line"><a name="l33258"></a><span class="lineno">33258</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l33259"></a><span class="lineno">33259</span>&#160;</div><div class="line"><a name="l33279"></a><span class="lineno">33279</span>&#160;<span class="preprocessor">#define FTM_RD_FMS_FAULTF0(base) ((FTM_FMS_REG(base) &amp; FTM_FMS_FAULTF0_MASK) &gt;&gt; FTM_FMS_FAULTF0_SHIFT)</span></div><div class="line"><a name="l33280"></a><span class="lineno">33280</span>&#160;<span class="preprocessor">#define FTM_BRD_FMS_FAULTF0(base) (BITBAND_ACCESS32(&amp;FTM_FMS_REG(base), FTM_FMS_FAULTF0_SHIFT))</span></div><div class="line"><a name="l33281"></a><span class="lineno">33281</span>&#160;</div><div class="line"><a name="l33283"></a><span class="lineno">33283</span>&#160;<span class="preprocessor">#define FTM_WR_FMS_FAULTF0(base, value) (FTM_RMW_FMS(base, FTM_FMS_FAULTF0_MASK, FTM_FMS_FAULTF0(value)))</span></div><div class="line"><a name="l33284"></a><span class="lineno">33284</span>&#160;<span class="preprocessor">#define FTM_BWR_FMS_FAULTF0(base, value) (BITBAND_ACCESS32(&amp;FTM_FMS_REG(base), FTM_FMS_FAULTF0_SHIFT) = (value))</span></div><div class="line"><a name="l33285"></a><span class="lineno">33285</span>&#160;</div><div class="line"><a name="l33306"></a><span class="lineno">33306</span>&#160;<span class="preprocessor">#define FTM_RD_FMS_FAULTF1(base) ((FTM_FMS_REG(base) &amp; FTM_FMS_FAULTF1_MASK) &gt;&gt; FTM_FMS_FAULTF1_SHIFT)</span></div><div class="line"><a name="l33307"></a><span class="lineno">33307</span>&#160;<span class="preprocessor">#define FTM_BRD_FMS_FAULTF1(base) (BITBAND_ACCESS32(&amp;FTM_FMS_REG(base), FTM_FMS_FAULTF1_SHIFT))</span></div><div class="line"><a name="l33308"></a><span class="lineno">33308</span>&#160;</div><div class="line"><a name="l33310"></a><span class="lineno">33310</span>&#160;<span class="preprocessor">#define FTM_WR_FMS_FAULTF1(base, value) (FTM_RMW_FMS(base, FTM_FMS_FAULTF1_MASK, FTM_FMS_FAULTF1(value)))</span></div><div class="line"><a name="l33311"></a><span class="lineno">33311</span>&#160;<span class="preprocessor">#define FTM_BWR_FMS_FAULTF1(base, value) (BITBAND_ACCESS32(&amp;FTM_FMS_REG(base), FTM_FMS_FAULTF1_SHIFT) = (value))</span></div><div class="line"><a name="l33312"></a><span class="lineno">33312</span>&#160;</div><div class="line"><a name="l33333"></a><span class="lineno">33333</span>&#160;<span class="preprocessor">#define FTM_RD_FMS_FAULTF2(base) ((FTM_FMS_REG(base) &amp; FTM_FMS_FAULTF2_MASK) &gt;&gt; FTM_FMS_FAULTF2_SHIFT)</span></div><div class="line"><a name="l33334"></a><span class="lineno">33334</span>&#160;<span class="preprocessor">#define FTM_BRD_FMS_FAULTF2(base) (BITBAND_ACCESS32(&amp;FTM_FMS_REG(base), FTM_FMS_FAULTF2_SHIFT))</span></div><div class="line"><a name="l33335"></a><span class="lineno">33335</span>&#160;</div><div class="line"><a name="l33337"></a><span class="lineno">33337</span>&#160;<span class="preprocessor">#define FTM_WR_FMS_FAULTF2(base, value) (FTM_RMW_FMS(base, FTM_FMS_FAULTF2_MASK, FTM_FMS_FAULTF2(value)))</span></div><div class="line"><a name="l33338"></a><span class="lineno">33338</span>&#160;<span class="preprocessor">#define FTM_BWR_FMS_FAULTF2(base, value) (BITBAND_ACCESS32(&amp;FTM_FMS_REG(base), FTM_FMS_FAULTF2_SHIFT) = (value))</span></div><div class="line"><a name="l33339"></a><span class="lineno">33339</span>&#160;</div><div class="line"><a name="l33360"></a><span class="lineno">33360</span>&#160;<span class="preprocessor">#define FTM_RD_FMS_FAULTF3(base) ((FTM_FMS_REG(base) &amp; FTM_FMS_FAULTF3_MASK) &gt;&gt; FTM_FMS_FAULTF3_SHIFT)</span></div><div class="line"><a name="l33361"></a><span class="lineno">33361</span>&#160;<span class="preprocessor">#define FTM_BRD_FMS_FAULTF3(base) (BITBAND_ACCESS32(&amp;FTM_FMS_REG(base), FTM_FMS_FAULTF3_SHIFT))</span></div><div class="line"><a name="l33362"></a><span class="lineno">33362</span>&#160;</div><div class="line"><a name="l33364"></a><span class="lineno">33364</span>&#160;<span class="preprocessor">#define FTM_WR_FMS_FAULTF3(base, value) (FTM_RMW_FMS(base, FTM_FMS_FAULTF3_MASK, FTM_FMS_FAULTF3(value)))</span></div><div class="line"><a name="l33365"></a><span class="lineno">33365</span>&#160;<span class="preprocessor">#define FTM_BWR_FMS_FAULTF3(base, value) (BITBAND_ACCESS32(&amp;FTM_FMS_REG(base), FTM_FMS_FAULTF3_SHIFT) = (value))</span></div><div class="line"><a name="l33366"></a><span class="lineno">33366</span>&#160;</div><div class="line"><a name="l33380"></a><span class="lineno">33380</span>&#160;<span class="preprocessor">#define FTM_RD_FMS_FAULTIN(base) ((FTM_FMS_REG(base) &amp; FTM_FMS_FAULTIN_MASK) &gt;&gt; FTM_FMS_FAULTIN_SHIFT)</span></div><div class="line"><a name="l33381"></a><span class="lineno">33381</span>&#160;<span class="preprocessor">#define FTM_BRD_FMS_FAULTIN(base) (BITBAND_ACCESS32(&amp;FTM_FMS_REG(base), FTM_FMS_FAULTIN_SHIFT))</span></div><div class="line"><a name="l33382"></a><span class="lineno">33382</span>&#160;</div><div class="line"><a name="l33397"></a><span class="lineno">33397</span>&#160;<span class="preprocessor">#define FTM_RD_FMS_WPEN(base) ((FTM_FMS_REG(base) &amp; FTM_FMS_WPEN_MASK) &gt;&gt; FTM_FMS_WPEN_SHIFT)</span></div><div class="line"><a name="l33398"></a><span class="lineno">33398</span>&#160;<span class="preprocessor">#define FTM_BRD_FMS_WPEN(base) (BITBAND_ACCESS32(&amp;FTM_FMS_REG(base), FTM_FMS_WPEN_SHIFT))</span></div><div class="line"><a name="l33399"></a><span class="lineno">33399</span>&#160;</div><div class="line"><a name="l33401"></a><span class="lineno">33401</span>&#160;<span class="preprocessor">#define FTM_WR_FMS_WPEN(base, value) (FTM_RMW_FMS(base, FTM_FMS_WPEN_MASK, FTM_FMS_WPEN(value)))</span></div><div class="line"><a name="l33402"></a><span class="lineno">33402</span>&#160;<span class="preprocessor">#define FTM_BWR_FMS_WPEN(base, value) (BITBAND_ACCESS32(&amp;FTM_FMS_REG(base), FTM_FMS_WPEN_SHIFT) = (value))</span></div><div class="line"><a name="l33403"></a><span class="lineno">33403</span>&#160;</div><div class="line"><a name="l33423"></a><span class="lineno">33423</span>&#160;<span class="preprocessor">#define FTM_RD_FMS_FAULTF(base) ((FTM_FMS_REG(base) &amp; FTM_FMS_FAULTF_MASK) &gt;&gt; FTM_FMS_FAULTF_SHIFT)</span></div><div class="line"><a name="l33424"></a><span class="lineno">33424</span>&#160;<span class="preprocessor">#define FTM_BRD_FMS_FAULTF(base) (BITBAND_ACCESS32(&amp;FTM_FMS_REG(base), FTM_FMS_FAULTF_SHIFT))</span></div><div class="line"><a name="l33425"></a><span class="lineno">33425</span>&#160;</div><div class="line"><a name="l33427"></a><span class="lineno">33427</span>&#160;<span class="preprocessor">#define FTM_WR_FMS_FAULTF(base, value) (FTM_RMW_FMS(base, FTM_FMS_FAULTF_MASK, FTM_FMS_FAULTF(value)))</span></div><div class="line"><a name="l33428"></a><span class="lineno">33428</span>&#160;<span class="preprocessor">#define FTM_BWR_FMS_FAULTF(base, value) (BITBAND_ACCESS32(&amp;FTM_FMS_REG(base), FTM_FMS_FAULTF_SHIFT) = (value))</span></div><div class="line"><a name="l33429"></a><span class="lineno">33429</span>&#160;</div><div class="line"><a name="l33449"></a><span class="lineno">33449</span>&#160;<span class="preprocessor">#define FTM_RD_FILTER(base)      (FTM_FILTER_REG(base))</span></div><div class="line"><a name="l33450"></a><span class="lineno">33450</span>&#160;<span class="preprocessor">#define FTM_WR_FILTER(base, value) (FTM_FILTER_REG(base) = (value))</span></div><div class="line"><a name="l33451"></a><span class="lineno">33451</span>&#160;<span class="preprocessor">#define FTM_RMW_FILTER(base, mask, value) (FTM_WR_FILTER(base, (FTM_RD_FILTER(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l33452"></a><span class="lineno">33452</span>&#160;<span class="preprocessor">#define FTM_SET_FILTER(base, value) (FTM_WR_FILTER(base, FTM_RD_FILTER(base) |  (value)))</span></div><div class="line"><a name="l33453"></a><span class="lineno">33453</span>&#160;<span class="preprocessor">#define FTM_CLR_FILTER(base, value) (FTM_WR_FILTER(base, FTM_RD_FILTER(base) &amp; ~(value)))</span></div><div class="line"><a name="l33454"></a><span class="lineno">33454</span>&#160;<span class="preprocessor">#define FTM_TOG_FILTER(base, value) (FTM_WR_FILTER(base, FTM_RD_FILTER(base) ^  (value)))</span></div><div class="line"><a name="l33455"></a><span class="lineno">33455</span>&#160;</div><div class="line"><a name="l33457"></a><span class="lineno">33457</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l33458"></a><span class="lineno">33458</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_FILTER bitfields</span></div><div class="line"><a name="l33459"></a><span class="lineno">33459</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l33460"></a><span class="lineno">33460</span>&#160;</div><div class="line"><a name="l33469"></a><span class="lineno">33469</span>&#160;<span class="preprocessor">#define FTM_RD_FILTER_CH0FVAL(base) ((FTM_FILTER_REG(base) &amp; FTM_FILTER_CH0FVAL_MASK) &gt;&gt; FTM_FILTER_CH0FVAL_SHIFT)</span></div><div class="line"><a name="l33470"></a><span class="lineno">33470</span>&#160;<span class="preprocessor">#define FTM_BRD_FILTER_CH0FVAL(base) (FTM_RD_FILTER_CH0FVAL(base))</span></div><div class="line"><a name="l33471"></a><span class="lineno">33471</span>&#160;</div><div class="line"><a name="l33473"></a><span class="lineno">33473</span>&#160;<span class="preprocessor">#define FTM_WR_FILTER_CH0FVAL(base, value) (FTM_RMW_FILTER(base, FTM_FILTER_CH0FVAL_MASK, FTM_FILTER_CH0FVAL(value)))</span></div><div class="line"><a name="l33474"></a><span class="lineno">33474</span>&#160;<span class="preprocessor">#define FTM_BWR_FILTER_CH0FVAL(base, value) (FTM_WR_FILTER_CH0FVAL(base, value))</span></div><div class="line"><a name="l33475"></a><span class="lineno">33475</span>&#160;</div><div class="line"><a name="l33485"></a><span class="lineno">33485</span>&#160;<span class="preprocessor">#define FTM_RD_FILTER_CH1FVAL(base) ((FTM_FILTER_REG(base) &amp; FTM_FILTER_CH1FVAL_MASK) &gt;&gt; FTM_FILTER_CH1FVAL_SHIFT)</span></div><div class="line"><a name="l33486"></a><span class="lineno">33486</span>&#160;<span class="preprocessor">#define FTM_BRD_FILTER_CH1FVAL(base) (FTM_RD_FILTER_CH1FVAL(base))</span></div><div class="line"><a name="l33487"></a><span class="lineno">33487</span>&#160;</div><div class="line"><a name="l33489"></a><span class="lineno">33489</span>&#160;<span class="preprocessor">#define FTM_WR_FILTER_CH1FVAL(base, value) (FTM_RMW_FILTER(base, FTM_FILTER_CH1FVAL_MASK, FTM_FILTER_CH1FVAL(value)))</span></div><div class="line"><a name="l33490"></a><span class="lineno">33490</span>&#160;<span class="preprocessor">#define FTM_BWR_FILTER_CH1FVAL(base, value) (FTM_WR_FILTER_CH1FVAL(base, value))</span></div><div class="line"><a name="l33491"></a><span class="lineno">33491</span>&#160;</div><div class="line"><a name="l33501"></a><span class="lineno">33501</span>&#160;<span class="preprocessor">#define FTM_RD_FILTER_CH2FVAL(base) ((FTM_FILTER_REG(base) &amp; FTM_FILTER_CH2FVAL_MASK) &gt;&gt; FTM_FILTER_CH2FVAL_SHIFT)</span></div><div class="line"><a name="l33502"></a><span class="lineno">33502</span>&#160;<span class="preprocessor">#define FTM_BRD_FILTER_CH2FVAL(base) (FTM_RD_FILTER_CH2FVAL(base))</span></div><div class="line"><a name="l33503"></a><span class="lineno">33503</span>&#160;</div><div class="line"><a name="l33505"></a><span class="lineno">33505</span>&#160;<span class="preprocessor">#define FTM_WR_FILTER_CH2FVAL(base, value) (FTM_RMW_FILTER(base, FTM_FILTER_CH2FVAL_MASK, FTM_FILTER_CH2FVAL(value)))</span></div><div class="line"><a name="l33506"></a><span class="lineno">33506</span>&#160;<span class="preprocessor">#define FTM_BWR_FILTER_CH2FVAL(base, value) (FTM_WR_FILTER_CH2FVAL(base, value))</span></div><div class="line"><a name="l33507"></a><span class="lineno">33507</span>&#160;</div><div class="line"><a name="l33517"></a><span class="lineno">33517</span>&#160;<span class="preprocessor">#define FTM_RD_FILTER_CH3FVAL(base) ((FTM_FILTER_REG(base) &amp; FTM_FILTER_CH3FVAL_MASK) &gt;&gt; FTM_FILTER_CH3FVAL_SHIFT)</span></div><div class="line"><a name="l33518"></a><span class="lineno">33518</span>&#160;<span class="preprocessor">#define FTM_BRD_FILTER_CH3FVAL(base) (FTM_RD_FILTER_CH3FVAL(base))</span></div><div class="line"><a name="l33519"></a><span class="lineno">33519</span>&#160;</div><div class="line"><a name="l33521"></a><span class="lineno">33521</span>&#160;<span class="preprocessor">#define FTM_WR_FILTER_CH3FVAL(base, value) (FTM_RMW_FILTER(base, FTM_FILTER_CH3FVAL_MASK, FTM_FILTER_CH3FVAL(value)))</span></div><div class="line"><a name="l33522"></a><span class="lineno">33522</span>&#160;<span class="preprocessor">#define FTM_BWR_FILTER_CH3FVAL(base, value) (FTM_WR_FILTER_CH3FVAL(base, value))</span></div><div class="line"><a name="l33523"></a><span class="lineno">33523</span>&#160;</div><div class="line"><a name="l33541"></a><span class="lineno">33541</span>&#160;<span class="preprocessor">#define FTM_RD_FLTCTRL(base)     (FTM_FLTCTRL_REG(base))</span></div><div class="line"><a name="l33542"></a><span class="lineno">33542</span>&#160;<span class="preprocessor">#define FTM_WR_FLTCTRL(base, value) (FTM_FLTCTRL_REG(base) = (value))</span></div><div class="line"><a name="l33543"></a><span class="lineno">33543</span>&#160;<span class="preprocessor">#define FTM_RMW_FLTCTRL(base, mask, value) (FTM_WR_FLTCTRL(base, (FTM_RD_FLTCTRL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l33544"></a><span class="lineno">33544</span>&#160;<span class="preprocessor">#define FTM_SET_FLTCTRL(base, value) (FTM_WR_FLTCTRL(base, FTM_RD_FLTCTRL(base) |  (value)))</span></div><div class="line"><a name="l33545"></a><span class="lineno">33545</span>&#160;<span class="preprocessor">#define FTM_CLR_FLTCTRL(base, value) (FTM_WR_FLTCTRL(base, FTM_RD_FLTCTRL(base) &amp; ~(value)))</span></div><div class="line"><a name="l33546"></a><span class="lineno">33546</span>&#160;<span class="preprocessor">#define FTM_TOG_FLTCTRL(base, value) (FTM_WR_FLTCTRL(base, FTM_RD_FLTCTRL(base) ^  (value)))</span></div><div class="line"><a name="l33547"></a><span class="lineno">33547</span>&#160;</div><div class="line"><a name="l33549"></a><span class="lineno">33549</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l33550"></a><span class="lineno">33550</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_FLTCTRL bitfields</span></div><div class="line"><a name="l33551"></a><span class="lineno">33551</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l33552"></a><span class="lineno">33552</span>&#160;</div><div class="line"><a name="l33565"></a><span class="lineno">33565</span>&#160;<span class="preprocessor">#define FTM_RD_FLTCTRL_FAULT0EN(base) ((FTM_FLTCTRL_REG(base) &amp; FTM_FLTCTRL_FAULT0EN_MASK) &gt;&gt; FTM_FLTCTRL_FAULT0EN_SHIFT)</span></div><div class="line"><a name="l33566"></a><span class="lineno">33566</span>&#160;<span class="preprocessor">#define FTM_BRD_FLTCTRL_FAULT0EN(base) (BITBAND_ACCESS32(&amp;FTM_FLTCTRL_REG(base), FTM_FLTCTRL_FAULT0EN_SHIFT))</span></div><div class="line"><a name="l33567"></a><span class="lineno">33567</span>&#160;</div><div class="line"><a name="l33569"></a><span class="lineno">33569</span>&#160;<span class="preprocessor">#define FTM_WR_FLTCTRL_FAULT0EN(base, value) (FTM_RMW_FLTCTRL(base, FTM_FLTCTRL_FAULT0EN_MASK, FTM_FLTCTRL_FAULT0EN(value)))</span></div><div class="line"><a name="l33570"></a><span class="lineno">33570</span>&#160;<span class="preprocessor">#define FTM_BWR_FLTCTRL_FAULT0EN(base, value) (BITBAND_ACCESS32(&amp;FTM_FLTCTRL_REG(base), FTM_FLTCTRL_FAULT0EN_SHIFT) = (value))</span></div><div class="line"><a name="l33571"></a><span class="lineno">33571</span>&#160;</div><div class="line"><a name="l33585"></a><span class="lineno">33585</span>&#160;<span class="preprocessor">#define FTM_RD_FLTCTRL_FAULT1EN(base) ((FTM_FLTCTRL_REG(base) &amp; FTM_FLTCTRL_FAULT1EN_MASK) &gt;&gt; FTM_FLTCTRL_FAULT1EN_SHIFT)</span></div><div class="line"><a name="l33586"></a><span class="lineno">33586</span>&#160;<span class="preprocessor">#define FTM_BRD_FLTCTRL_FAULT1EN(base) (BITBAND_ACCESS32(&amp;FTM_FLTCTRL_REG(base), FTM_FLTCTRL_FAULT1EN_SHIFT))</span></div><div class="line"><a name="l33587"></a><span class="lineno">33587</span>&#160;</div><div class="line"><a name="l33589"></a><span class="lineno">33589</span>&#160;<span class="preprocessor">#define FTM_WR_FLTCTRL_FAULT1EN(base, value) (FTM_RMW_FLTCTRL(base, FTM_FLTCTRL_FAULT1EN_MASK, FTM_FLTCTRL_FAULT1EN(value)))</span></div><div class="line"><a name="l33590"></a><span class="lineno">33590</span>&#160;<span class="preprocessor">#define FTM_BWR_FLTCTRL_FAULT1EN(base, value) (BITBAND_ACCESS32(&amp;FTM_FLTCTRL_REG(base), FTM_FLTCTRL_FAULT1EN_SHIFT) = (value))</span></div><div class="line"><a name="l33591"></a><span class="lineno">33591</span>&#160;</div><div class="line"><a name="l33605"></a><span class="lineno">33605</span>&#160;<span class="preprocessor">#define FTM_RD_FLTCTRL_FAULT2EN(base) ((FTM_FLTCTRL_REG(base) &amp; FTM_FLTCTRL_FAULT2EN_MASK) &gt;&gt; FTM_FLTCTRL_FAULT2EN_SHIFT)</span></div><div class="line"><a name="l33606"></a><span class="lineno">33606</span>&#160;<span class="preprocessor">#define FTM_BRD_FLTCTRL_FAULT2EN(base) (BITBAND_ACCESS32(&amp;FTM_FLTCTRL_REG(base), FTM_FLTCTRL_FAULT2EN_SHIFT))</span></div><div class="line"><a name="l33607"></a><span class="lineno">33607</span>&#160;</div><div class="line"><a name="l33609"></a><span class="lineno">33609</span>&#160;<span class="preprocessor">#define FTM_WR_FLTCTRL_FAULT2EN(base, value) (FTM_RMW_FLTCTRL(base, FTM_FLTCTRL_FAULT2EN_MASK, FTM_FLTCTRL_FAULT2EN(value)))</span></div><div class="line"><a name="l33610"></a><span class="lineno">33610</span>&#160;<span class="preprocessor">#define FTM_BWR_FLTCTRL_FAULT2EN(base, value) (BITBAND_ACCESS32(&amp;FTM_FLTCTRL_REG(base), FTM_FLTCTRL_FAULT2EN_SHIFT) = (value))</span></div><div class="line"><a name="l33611"></a><span class="lineno">33611</span>&#160;</div><div class="line"><a name="l33625"></a><span class="lineno">33625</span>&#160;<span class="preprocessor">#define FTM_RD_FLTCTRL_FAULT3EN(base) ((FTM_FLTCTRL_REG(base) &amp; FTM_FLTCTRL_FAULT3EN_MASK) &gt;&gt; FTM_FLTCTRL_FAULT3EN_SHIFT)</span></div><div class="line"><a name="l33626"></a><span class="lineno">33626</span>&#160;<span class="preprocessor">#define FTM_BRD_FLTCTRL_FAULT3EN(base) (BITBAND_ACCESS32(&amp;FTM_FLTCTRL_REG(base), FTM_FLTCTRL_FAULT3EN_SHIFT))</span></div><div class="line"><a name="l33627"></a><span class="lineno">33627</span>&#160;</div><div class="line"><a name="l33629"></a><span class="lineno">33629</span>&#160;<span class="preprocessor">#define FTM_WR_FLTCTRL_FAULT3EN(base, value) (FTM_RMW_FLTCTRL(base, FTM_FLTCTRL_FAULT3EN_MASK, FTM_FLTCTRL_FAULT3EN(value)))</span></div><div class="line"><a name="l33630"></a><span class="lineno">33630</span>&#160;<span class="preprocessor">#define FTM_BWR_FLTCTRL_FAULT3EN(base, value) (BITBAND_ACCESS32(&amp;FTM_FLTCTRL_REG(base), FTM_FLTCTRL_FAULT3EN_SHIFT) = (value))</span></div><div class="line"><a name="l33631"></a><span class="lineno">33631</span>&#160;</div><div class="line"><a name="l33645"></a><span class="lineno">33645</span>&#160;<span class="preprocessor">#define FTM_RD_FLTCTRL_FFLTR0EN(base) ((FTM_FLTCTRL_REG(base) &amp; FTM_FLTCTRL_FFLTR0EN_MASK) &gt;&gt; FTM_FLTCTRL_FFLTR0EN_SHIFT)</span></div><div class="line"><a name="l33646"></a><span class="lineno">33646</span>&#160;<span class="preprocessor">#define FTM_BRD_FLTCTRL_FFLTR0EN(base) (BITBAND_ACCESS32(&amp;FTM_FLTCTRL_REG(base), FTM_FLTCTRL_FFLTR0EN_SHIFT))</span></div><div class="line"><a name="l33647"></a><span class="lineno">33647</span>&#160;</div><div class="line"><a name="l33649"></a><span class="lineno">33649</span>&#160;<span class="preprocessor">#define FTM_WR_FLTCTRL_FFLTR0EN(base, value) (FTM_RMW_FLTCTRL(base, FTM_FLTCTRL_FFLTR0EN_MASK, FTM_FLTCTRL_FFLTR0EN(value)))</span></div><div class="line"><a name="l33650"></a><span class="lineno">33650</span>&#160;<span class="preprocessor">#define FTM_BWR_FLTCTRL_FFLTR0EN(base, value) (BITBAND_ACCESS32(&amp;FTM_FLTCTRL_REG(base), FTM_FLTCTRL_FFLTR0EN_SHIFT) = (value))</span></div><div class="line"><a name="l33651"></a><span class="lineno">33651</span>&#160;</div><div class="line"><a name="l33665"></a><span class="lineno">33665</span>&#160;<span class="preprocessor">#define FTM_RD_FLTCTRL_FFLTR1EN(base) ((FTM_FLTCTRL_REG(base) &amp; FTM_FLTCTRL_FFLTR1EN_MASK) &gt;&gt; FTM_FLTCTRL_FFLTR1EN_SHIFT)</span></div><div class="line"><a name="l33666"></a><span class="lineno">33666</span>&#160;<span class="preprocessor">#define FTM_BRD_FLTCTRL_FFLTR1EN(base) (BITBAND_ACCESS32(&amp;FTM_FLTCTRL_REG(base), FTM_FLTCTRL_FFLTR1EN_SHIFT))</span></div><div class="line"><a name="l33667"></a><span class="lineno">33667</span>&#160;</div><div class="line"><a name="l33669"></a><span class="lineno">33669</span>&#160;<span class="preprocessor">#define FTM_WR_FLTCTRL_FFLTR1EN(base, value) (FTM_RMW_FLTCTRL(base, FTM_FLTCTRL_FFLTR1EN_MASK, FTM_FLTCTRL_FFLTR1EN(value)))</span></div><div class="line"><a name="l33670"></a><span class="lineno">33670</span>&#160;<span class="preprocessor">#define FTM_BWR_FLTCTRL_FFLTR1EN(base, value) (BITBAND_ACCESS32(&amp;FTM_FLTCTRL_REG(base), FTM_FLTCTRL_FFLTR1EN_SHIFT) = (value))</span></div><div class="line"><a name="l33671"></a><span class="lineno">33671</span>&#160;</div><div class="line"><a name="l33685"></a><span class="lineno">33685</span>&#160;<span class="preprocessor">#define FTM_RD_FLTCTRL_FFLTR2EN(base) ((FTM_FLTCTRL_REG(base) &amp; FTM_FLTCTRL_FFLTR2EN_MASK) &gt;&gt; FTM_FLTCTRL_FFLTR2EN_SHIFT)</span></div><div class="line"><a name="l33686"></a><span class="lineno">33686</span>&#160;<span class="preprocessor">#define FTM_BRD_FLTCTRL_FFLTR2EN(base) (BITBAND_ACCESS32(&amp;FTM_FLTCTRL_REG(base), FTM_FLTCTRL_FFLTR2EN_SHIFT))</span></div><div class="line"><a name="l33687"></a><span class="lineno">33687</span>&#160;</div><div class="line"><a name="l33689"></a><span class="lineno">33689</span>&#160;<span class="preprocessor">#define FTM_WR_FLTCTRL_FFLTR2EN(base, value) (FTM_RMW_FLTCTRL(base, FTM_FLTCTRL_FFLTR2EN_MASK, FTM_FLTCTRL_FFLTR2EN(value)))</span></div><div class="line"><a name="l33690"></a><span class="lineno">33690</span>&#160;<span class="preprocessor">#define FTM_BWR_FLTCTRL_FFLTR2EN(base, value) (BITBAND_ACCESS32(&amp;FTM_FLTCTRL_REG(base), FTM_FLTCTRL_FFLTR2EN_SHIFT) = (value))</span></div><div class="line"><a name="l33691"></a><span class="lineno">33691</span>&#160;</div><div class="line"><a name="l33705"></a><span class="lineno">33705</span>&#160;<span class="preprocessor">#define FTM_RD_FLTCTRL_FFLTR3EN(base) ((FTM_FLTCTRL_REG(base) &amp; FTM_FLTCTRL_FFLTR3EN_MASK) &gt;&gt; FTM_FLTCTRL_FFLTR3EN_SHIFT)</span></div><div class="line"><a name="l33706"></a><span class="lineno">33706</span>&#160;<span class="preprocessor">#define FTM_BRD_FLTCTRL_FFLTR3EN(base) (BITBAND_ACCESS32(&amp;FTM_FLTCTRL_REG(base), FTM_FLTCTRL_FFLTR3EN_SHIFT))</span></div><div class="line"><a name="l33707"></a><span class="lineno">33707</span>&#160;</div><div class="line"><a name="l33709"></a><span class="lineno">33709</span>&#160;<span class="preprocessor">#define FTM_WR_FLTCTRL_FFLTR3EN(base, value) (FTM_RMW_FLTCTRL(base, FTM_FLTCTRL_FFLTR3EN_MASK, FTM_FLTCTRL_FFLTR3EN(value)))</span></div><div class="line"><a name="l33710"></a><span class="lineno">33710</span>&#160;<span class="preprocessor">#define FTM_BWR_FLTCTRL_FFLTR3EN(base, value) (BITBAND_ACCESS32(&amp;FTM_FLTCTRL_REG(base), FTM_FLTCTRL_FFLTR3EN_SHIFT) = (value))</span></div><div class="line"><a name="l33711"></a><span class="lineno">33711</span>&#160;</div><div class="line"><a name="l33723"></a><span class="lineno">33723</span>&#160;<span class="preprocessor">#define FTM_RD_FLTCTRL_FFVAL(base) ((FTM_FLTCTRL_REG(base) &amp; FTM_FLTCTRL_FFVAL_MASK) &gt;&gt; FTM_FLTCTRL_FFVAL_SHIFT)</span></div><div class="line"><a name="l33724"></a><span class="lineno">33724</span>&#160;<span class="preprocessor">#define FTM_BRD_FLTCTRL_FFVAL(base) (FTM_RD_FLTCTRL_FFVAL(base))</span></div><div class="line"><a name="l33725"></a><span class="lineno">33725</span>&#160;</div><div class="line"><a name="l33727"></a><span class="lineno">33727</span>&#160;<span class="preprocessor">#define FTM_WR_FLTCTRL_FFVAL(base, value) (FTM_RMW_FLTCTRL(base, FTM_FLTCTRL_FFVAL_MASK, FTM_FLTCTRL_FFVAL(value)))</span></div><div class="line"><a name="l33728"></a><span class="lineno">33728</span>&#160;<span class="preprocessor">#define FTM_BWR_FLTCTRL_FFVAL(base, value) (FTM_WR_FLTCTRL_FFVAL(base, value))</span></div><div class="line"><a name="l33729"></a><span class="lineno">33729</span>&#160;</div><div class="line"><a name="l33746"></a><span class="lineno">33746</span>&#160;<span class="preprocessor">#define FTM_RD_QDCTRL(base)      (FTM_QDCTRL_REG(base))</span></div><div class="line"><a name="l33747"></a><span class="lineno">33747</span>&#160;<span class="preprocessor">#define FTM_WR_QDCTRL(base, value) (FTM_QDCTRL_REG(base) = (value))</span></div><div class="line"><a name="l33748"></a><span class="lineno">33748</span>&#160;<span class="preprocessor">#define FTM_RMW_QDCTRL(base, mask, value) (FTM_WR_QDCTRL(base, (FTM_RD_QDCTRL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l33749"></a><span class="lineno">33749</span>&#160;<span class="preprocessor">#define FTM_SET_QDCTRL(base, value) (FTM_WR_QDCTRL(base, FTM_RD_QDCTRL(base) |  (value)))</span></div><div class="line"><a name="l33750"></a><span class="lineno">33750</span>&#160;<span class="preprocessor">#define FTM_CLR_QDCTRL(base, value) (FTM_WR_QDCTRL(base, FTM_RD_QDCTRL(base) &amp; ~(value)))</span></div><div class="line"><a name="l33751"></a><span class="lineno">33751</span>&#160;<span class="preprocessor">#define FTM_TOG_QDCTRL(base, value) (FTM_WR_QDCTRL(base, FTM_RD_QDCTRL(base) ^  (value)))</span></div><div class="line"><a name="l33752"></a><span class="lineno">33752</span>&#160;</div><div class="line"><a name="l33754"></a><span class="lineno">33754</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l33755"></a><span class="lineno">33755</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_QDCTRL bitfields</span></div><div class="line"><a name="l33756"></a><span class="lineno">33756</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l33757"></a><span class="lineno">33757</span>&#160;</div><div class="line"><a name="l33772"></a><span class="lineno">33772</span>&#160;<span class="preprocessor">#define FTM_RD_QDCTRL_QUADEN(base) ((FTM_QDCTRL_REG(base) &amp; FTM_QDCTRL_QUADEN_MASK) &gt;&gt; FTM_QDCTRL_QUADEN_SHIFT)</span></div><div class="line"><a name="l33773"></a><span class="lineno">33773</span>&#160;<span class="preprocessor">#define FTM_BRD_QDCTRL_QUADEN(base) (BITBAND_ACCESS32(&amp;FTM_QDCTRL_REG(base), FTM_QDCTRL_QUADEN_SHIFT))</span></div><div class="line"><a name="l33774"></a><span class="lineno">33774</span>&#160;</div><div class="line"><a name="l33776"></a><span class="lineno">33776</span>&#160;<span class="preprocessor">#define FTM_WR_QDCTRL_QUADEN(base, value) (FTM_RMW_QDCTRL(base, FTM_QDCTRL_QUADEN_MASK, FTM_QDCTRL_QUADEN(value)))</span></div><div class="line"><a name="l33777"></a><span class="lineno">33777</span>&#160;<span class="preprocessor">#define FTM_BWR_QDCTRL_QUADEN(base, value) (BITBAND_ACCESS32(&amp;FTM_QDCTRL_REG(base), FTM_QDCTRL_QUADEN_SHIFT) = (value))</span></div><div class="line"><a name="l33778"></a><span class="lineno">33778</span>&#160;</div><div class="line"><a name="l33795"></a><span class="lineno">33795</span>&#160;<span class="preprocessor">#define FTM_RD_QDCTRL_TOFDIR(base) ((FTM_QDCTRL_REG(base) &amp; FTM_QDCTRL_TOFDIR_MASK) &gt;&gt; FTM_QDCTRL_TOFDIR_SHIFT)</span></div><div class="line"><a name="l33796"></a><span class="lineno">33796</span>&#160;<span class="preprocessor">#define FTM_BRD_QDCTRL_TOFDIR(base) (BITBAND_ACCESS32(&amp;FTM_QDCTRL_REG(base), FTM_QDCTRL_TOFDIR_SHIFT))</span></div><div class="line"><a name="l33797"></a><span class="lineno">33797</span>&#160;</div><div class="line"><a name="l33810"></a><span class="lineno">33810</span>&#160;<span class="preprocessor">#define FTM_RD_QDCTRL_QUADIR(base) ((FTM_QDCTRL_REG(base) &amp; FTM_QDCTRL_QUADIR_MASK) &gt;&gt; FTM_QDCTRL_QUADIR_SHIFT)</span></div><div class="line"><a name="l33811"></a><span class="lineno">33811</span>&#160;<span class="preprocessor">#define FTM_BRD_QDCTRL_QUADIR(base) (BITBAND_ACCESS32(&amp;FTM_QDCTRL_REG(base), FTM_QDCTRL_QUADIR_SHIFT))</span></div><div class="line"><a name="l33812"></a><span class="lineno">33812</span>&#160;</div><div class="line"><a name="l33825"></a><span class="lineno">33825</span>&#160;<span class="preprocessor">#define FTM_RD_QDCTRL_QUADMODE(base) ((FTM_QDCTRL_REG(base) &amp; FTM_QDCTRL_QUADMODE_MASK) &gt;&gt; FTM_QDCTRL_QUADMODE_SHIFT)</span></div><div class="line"><a name="l33826"></a><span class="lineno">33826</span>&#160;<span class="preprocessor">#define FTM_BRD_QDCTRL_QUADMODE(base) (BITBAND_ACCESS32(&amp;FTM_QDCTRL_REG(base), FTM_QDCTRL_QUADMODE_SHIFT))</span></div><div class="line"><a name="l33827"></a><span class="lineno">33827</span>&#160;</div><div class="line"><a name="l33829"></a><span class="lineno">33829</span>&#160;<span class="preprocessor">#define FTM_WR_QDCTRL_QUADMODE(base, value) (FTM_RMW_QDCTRL(base, FTM_QDCTRL_QUADMODE_MASK, FTM_QDCTRL_QUADMODE(value)))</span></div><div class="line"><a name="l33830"></a><span class="lineno">33830</span>&#160;<span class="preprocessor">#define FTM_BWR_QDCTRL_QUADMODE(base, value) (BITBAND_ACCESS32(&amp;FTM_QDCTRL_REG(base), FTM_QDCTRL_QUADMODE_SHIFT) = (value))</span></div><div class="line"><a name="l33831"></a><span class="lineno">33831</span>&#160;</div><div class="line"><a name="l33846"></a><span class="lineno">33846</span>&#160;<span class="preprocessor">#define FTM_RD_QDCTRL_PHBPOL(base) ((FTM_QDCTRL_REG(base) &amp; FTM_QDCTRL_PHBPOL_MASK) &gt;&gt; FTM_QDCTRL_PHBPOL_SHIFT)</span></div><div class="line"><a name="l33847"></a><span class="lineno">33847</span>&#160;<span class="preprocessor">#define FTM_BRD_QDCTRL_PHBPOL(base) (BITBAND_ACCESS32(&amp;FTM_QDCTRL_REG(base), FTM_QDCTRL_PHBPOL_SHIFT))</span></div><div class="line"><a name="l33848"></a><span class="lineno">33848</span>&#160;</div><div class="line"><a name="l33850"></a><span class="lineno">33850</span>&#160;<span class="preprocessor">#define FTM_WR_QDCTRL_PHBPOL(base, value) (FTM_RMW_QDCTRL(base, FTM_QDCTRL_PHBPOL_MASK, FTM_QDCTRL_PHBPOL(value)))</span></div><div class="line"><a name="l33851"></a><span class="lineno">33851</span>&#160;<span class="preprocessor">#define FTM_BWR_QDCTRL_PHBPOL(base, value) (BITBAND_ACCESS32(&amp;FTM_QDCTRL_REG(base), FTM_QDCTRL_PHBPOL_SHIFT) = (value))</span></div><div class="line"><a name="l33852"></a><span class="lineno">33852</span>&#160;</div><div class="line"><a name="l33867"></a><span class="lineno">33867</span>&#160;<span class="preprocessor">#define FTM_RD_QDCTRL_PHAPOL(base) ((FTM_QDCTRL_REG(base) &amp; FTM_QDCTRL_PHAPOL_MASK) &gt;&gt; FTM_QDCTRL_PHAPOL_SHIFT)</span></div><div class="line"><a name="l33868"></a><span class="lineno">33868</span>&#160;<span class="preprocessor">#define FTM_BRD_QDCTRL_PHAPOL(base) (BITBAND_ACCESS32(&amp;FTM_QDCTRL_REG(base), FTM_QDCTRL_PHAPOL_SHIFT))</span></div><div class="line"><a name="l33869"></a><span class="lineno">33869</span>&#160;</div><div class="line"><a name="l33871"></a><span class="lineno">33871</span>&#160;<span class="preprocessor">#define FTM_WR_QDCTRL_PHAPOL(base, value) (FTM_RMW_QDCTRL(base, FTM_QDCTRL_PHAPOL_MASK, FTM_QDCTRL_PHAPOL(value)))</span></div><div class="line"><a name="l33872"></a><span class="lineno">33872</span>&#160;<span class="preprocessor">#define FTM_BWR_QDCTRL_PHAPOL(base, value) (BITBAND_ACCESS32(&amp;FTM_QDCTRL_REG(base), FTM_QDCTRL_PHAPOL_SHIFT) = (value))</span></div><div class="line"><a name="l33873"></a><span class="lineno">33873</span>&#160;</div><div class="line"><a name="l33888"></a><span class="lineno">33888</span>&#160;<span class="preprocessor">#define FTM_RD_QDCTRL_PHBFLTREN(base) ((FTM_QDCTRL_REG(base) &amp; FTM_QDCTRL_PHBFLTREN_MASK) &gt;&gt; FTM_QDCTRL_PHBFLTREN_SHIFT)</span></div><div class="line"><a name="l33889"></a><span class="lineno">33889</span>&#160;<span class="preprocessor">#define FTM_BRD_QDCTRL_PHBFLTREN(base) (BITBAND_ACCESS32(&amp;FTM_QDCTRL_REG(base), FTM_QDCTRL_PHBFLTREN_SHIFT))</span></div><div class="line"><a name="l33890"></a><span class="lineno">33890</span>&#160;</div><div class="line"><a name="l33892"></a><span class="lineno">33892</span>&#160;<span class="preprocessor">#define FTM_WR_QDCTRL_PHBFLTREN(base, value) (FTM_RMW_QDCTRL(base, FTM_QDCTRL_PHBFLTREN_MASK, FTM_QDCTRL_PHBFLTREN(value)))</span></div><div class="line"><a name="l33893"></a><span class="lineno">33893</span>&#160;<span class="preprocessor">#define FTM_BWR_QDCTRL_PHBFLTREN(base, value) (BITBAND_ACCESS32(&amp;FTM_QDCTRL_REG(base), FTM_QDCTRL_PHBFLTREN_SHIFT) = (value))</span></div><div class="line"><a name="l33894"></a><span class="lineno">33894</span>&#160;</div><div class="line"><a name="l33909"></a><span class="lineno">33909</span>&#160;<span class="preprocessor">#define FTM_RD_QDCTRL_PHAFLTREN(base) ((FTM_QDCTRL_REG(base) &amp; FTM_QDCTRL_PHAFLTREN_MASK) &gt;&gt; FTM_QDCTRL_PHAFLTREN_SHIFT)</span></div><div class="line"><a name="l33910"></a><span class="lineno">33910</span>&#160;<span class="preprocessor">#define FTM_BRD_QDCTRL_PHAFLTREN(base) (BITBAND_ACCESS32(&amp;FTM_QDCTRL_REG(base), FTM_QDCTRL_PHAFLTREN_SHIFT))</span></div><div class="line"><a name="l33911"></a><span class="lineno">33911</span>&#160;</div><div class="line"><a name="l33913"></a><span class="lineno">33913</span>&#160;<span class="preprocessor">#define FTM_WR_QDCTRL_PHAFLTREN(base, value) (FTM_RMW_QDCTRL(base, FTM_QDCTRL_PHAFLTREN_MASK, FTM_QDCTRL_PHAFLTREN(value)))</span></div><div class="line"><a name="l33914"></a><span class="lineno">33914</span>&#160;<span class="preprocessor">#define FTM_BWR_QDCTRL_PHAFLTREN(base, value) (BITBAND_ACCESS32(&amp;FTM_QDCTRL_REG(base), FTM_QDCTRL_PHAFLTREN_SHIFT) = (value))</span></div><div class="line"><a name="l33915"></a><span class="lineno">33915</span>&#160;</div><div class="line"><a name="l33934"></a><span class="lineno">33934</span>&#160;<span class="preprocessor">#define FTM_RD_CONF(base)        (FTM_CONF_REG(base))</span></div><div class="line"><a name="l33935"></a><span class="lineno">33935</span>&#160;<span class="preprocessor">#define FTM_WR_CONF(base, value) (FTM_CONF_REG(base) = (value))</span></div><div class="line"><a name="l33936"></a><span class="lineno">33936</span>&#160;<span class="preprocessor">#define FTM_RMW_CONF(base, mask, value) (FTM_WR_CONF(base, (FTM_RD_CONF(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l33937"></a><span class="lineno">33937</span>&#160;<span class="preprocessor">#define FTM_SET_CONF(base, value) (FTM_WR_CONF(base, FTM_RD_CONF(base) |  (value)))</span></div><div class="line"><a name="l33938"></a><span class="lineno">33938</span>&#160;<span class="preprocessor">#define FTM_CLR_CONF(base, value) (FTM_WR_CONF(base, FTM_RD_CONF(base) &amp; ~(value)))</span></div><div class="line"><a name="l33939"></a><span class="lineno">33939</span>&#160;<span class="preprocessor">#define FTM_TOG_CONF(base, value) (FTM_WR_CONF(base, FTM_RD_CONF(base) ^  (value)))</span></div><div class="line"><a name="l33940"></a><span class="lineno">33940</span>&#160;</div><div class="line"><a name="l33942"></a><span class="lineno">33942</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l33943"></a><span class="lineno">33943</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_CONF bitfields</span></div><div class="line"><a name="l33944"></a><span class="lineno">33944</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l33945"></a><span class="lineno">33945</span>&#160;</div><div class="line"><a name="l33959"></a><span class="lineno">33959</span>&#160;<span class="preprocessor">#define FTM_RD_CONF_NUMTOF(base) ((FTM_CONF_REG(base) &amp; FTM_CONF_NUMTOF_MASK) &gt;&gt; FTM_CONF_NUMTOF_SHIFT)</span></div><div class="line"><a name="l33960"></a><span class="lineno">33960</span>&#160;<span class="preprocessor">#define FTM_BRD_CONF_NUMTOF(base) (FTM_RD_CONF_NUMTOF(base))</span></div><div class="line"><a name="l33961"></a><span class="lineno">33961</span>&#160;</div><div class="line"><a name="l33963"></a><span class="lineno">33963</span>&#160;<span class="preprocessor">#define FTM_WR_CONF_NUMTOF(base, value) (FTM_RMW_CONF(base, FTM_CONF_NUMTOF_MASK, FTM_CONF_NUMTOF(value)))</span></div><div class="line"><a name="l33964"></a><span class="lineno">33964</span>&#160;<span class="preprocessor">#define FTM_BWR_CONF_NUMTOF(base, value) (FTM_WR_CONF_NUMTOF(base, value))</span></div><div class="line"><a name="l33965"></a><span class="lineno">33965</span>&#160;</div><div class="line"><a name="l33974"></a><span class="lineno">33974</span>&#160;<span class="preprocessor">#define FTM_RD_CONF_BDMMODE(base) ((FTM_CONF_REG(base) &amp; FTM_CONF_BDMMODE_MASK) &gt;&gt; FTM_CONF_BDMMODE_SHIFT)</span></div><div class="line"><a name="l33975"></a><span class="lineno">33975</span>&#160;<span class="preprocessor">#define FTM_BRD_CONF_BDMMODE(base) (FTM_RD_CONF_BDMMODE(base))</span></div><div class="line"><a name="l33976"></a><span class="lineno">33976</span>&#160;</div><div class="line"><a name="l33978"></a><span class="lineno">33978</span>&#160;<span class="preprocessor">#define FTM_WR_CONF_BDMMODE(base, value) (FTM_RMW_CONF(base, FTM_CONF_BDMMODE_MASK, FTM_CONF_BDMMODE(value)))</span></div><div class="line"><a name="l33979"></a><span class="lineno">33979</span>&#160;<span class="preprocessor">#define FTM_BWR_CONF_BDMMODE(base, value) (FTM_WR_CONF_BDMMODE(base, value))</span></div><div class="line"><a name="l33980"></a><span class="lineno">33980</span>&#160;</div><div class="line"><a name="l33994"></a><span class="lineno">33994</span>&#160;<span class="preprocessor">#define FTM_RD_CONF_GTBEEN(base) ((FTM_CONF_REG(base) &amp; FTM_CONF_GTBEEN_MASK) &gt;&gt; FTM_CONF_GTBEEN_SHIFT)</span></div><div class="line"><a name="l33995"></a><span class="lineno">33995</span>&#160;<span class="preprocessor">#define FTM_BRD_CONF_GTBEEN(base) (BITBAND_ACCESS32(&amp;FTM_CONF_REG(base), FTM_CONF_GTBEEN_SHIFT))</span></div><div class="line"><a name="l33996"></a><span class="lineno">33996</span>&#160;</div><div class="line"><a name="l33998"></a><span class="lineno">33998</span>&#160;<span class="preprocessor">#define FTM_WR_CONF_GTBEEN(base, value) (FTM_RMW_CONF(base, FTM_CONF_GTBEEN_MASK, FTM_CONF_GTBEEN(value)))</span></div><div class="line"><a name="l33999"></a><span class="lineno">33999</span>&#160;<span class="preprocessor">#define FTM_BWR_CONF_GTBEEN(base, value) (BITBAND_ACCESS32(&amp;FTM_CONF_REG(base), FTM_CONF_GTBEEN_SHIFT) = (value))</span></div><div class="line"><a name="l34000"></a><span class="lineno">34000</span>&#160;</div><div class="line"><a name="l34013"></a><span class="lineno">34013</span>&#160;<span class="preprocessor">#define FTM_RD_CONF_GTBEOUT(base) ((FTM_CONF_REG(base) &amp; FTM_CONF_GTBEOUT_MASK) &gt;&gt; FTM_CONF_GTBEOUT_SHIFT)</span></div><div class="line"><a name="l34014"></a><span class="lineno">34014</span>&#160;<span class="preprocessor">#define FTM_BRD_CONF_GTBEOUT(base) (BITBAND_ACCESS32(&amp;FTM_CONF_REG(base), FTM_CONF_GTBEOUT_SHIFT))</span></div><div class="line"><a name="l34015"></a><span class="lineno">34015</span>&#160;</div><div class="line"><a name="l34017"></a><span class="lineno">34017</span>&#160;<span class="preprocessor">#define FTM_WR_CONF_GTBEOUT(base, value) (FTM_RMW_CONF(base, FTM_CONF_GTBEOUT_MASK, FTM_CONF_GTBEOUT(value)))</span></div><div class="line"><a name="l34018"></a><span class="lineno">34018</span>&#160;<span class="preprocessor">#define FTM_BWR_CONF_GTBEOUT(base, value) (BITBAND_ACCESS32(&amp;FTM_CONF_REG(base), FTM_CONF_GTBEOUT_SHIFT) = (value))</span></div><div class="line"><a name="l34019"></a><span class="lineno">34019</span>&#160;</div><div class="line"><a name="l34036"></a><span class="lineno">34036</span>&#160;<span class="preprocessor">#define FTM_RD_FLTPOL(base)      (FTM_FLTPOL_REG(base))</span></div><div class="line"><a name="l34037"></a><span class="lineno">34037</span>&#160;<span class="preprocessor">#define FTM_WR_FLTPOL(base, value) (FTM_FLTPOL_REG(base) = (value))</span></div><div class="line"><a name="l34038"></a><span class="lineno">34038</span>&#160;<span class="preprocessor">#define FTM_RMW_FLTPOL(base, mask, value) (FTM_WR_FLTPOL(base, (FTM_RD_FLTPOL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l34039"></a><span class="lineno">34039</span>&#160;<span class="preprocessor">#define FTM_SET_FLTPOL(base, value) (FTM_WR_FLTPOL(base, FTM_RD_FLTPOL(base) |  (value)))</span></div><div class="line"><a name="l34040"></a><span class="lineno">34040</span>&#160;<span class="preprocessor">#define FTM_CLR_FLTPOL(base, value) (FTM_WR_FLTPOL(base, FTM_RD_FLTPOL(base) &amp; ~(value)))</span></div><div class="line"><a name="l34041"></a><span class="lineno">34041</span>&#160;<span class="preprocessor">#define FTM_TOG_FLTPOL(base, value) (FTM_WR_FLTPOL(base, FTM_RD_FLTPOL(base) ^  (value)))</span></div><div class="line"><a name="l34042"></a><span class="lineno">34042</span>&#160;</div><div class="line"><a name="l34044"></a><span class="lineno">34044</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l34045"></a><span class="lineno">34045</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_FLTPOL bitfields</span></div><div class="line"><a name="l34046"></a><span class="lineno">34046</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l34047"></a><span class="lineno">34047</span>&#160;</div><div class="line"><a name="l34062"></a><span class="lineno">34062</span>&#160;<span class="preprocessor">#define FTM_RD_FLTPOL_FLT0POL(base) ((FTM_FLTPOL_REG(base) &amp; FTM_FLTPOL_FLT0POL_MASK) &gt;&gt; FTM_FLTPOL_FLT0POL_SHIFT)</span></div><div class="line"><a name="l34063"></a><span class="lineno">34063</span>&#160;<span class="preprocessor">#define FTM_BRD_FLTPOL_FLT0POL(base) (BITBAND_ACCESS32(&amp;FTM_FLTPOL_REG(base), FTM_FLTPOL_FLT0POL_SHIFT))</span></div><div class="line"><a name="l34064"></a><span class="lineno">34064</span>&#160;</div><div class="line"><a name="l34066"></a><span class="lineno">34066</span>&#160;<span class="preprocessor">#define FTM_WR_FLTPOL_FLT0POL(base, value) (FTM_RMW_FLTPOL(base, FTM_FLTPOL_FLT0POL_MASK, FTM_FLTPOL_FLT0POL(value)))</span></div><div class="line"><a name="l34067"></a><span class="lineno">34067</span>&#160;<span class="preprocessor">#define FTM_BWR_FLTPOL_FLT0POL(base, value) (BITBAND_ACCESS32(&amp;FTM_FLTPOL_REG(base), FTM_FLTPOL_FLT0POL_SHIFT) = (value))</span></div><div class="line"><a name="l34068"></a><span class="lineno">34068</span>&#160;</div><div class="line"><a name="l34084"></a><span class="lineno">34084</span>&#160;<span class="preprocessor">#define FTM_RD_FLTPOL_FLT1POL(base) ((FTM_FLTPOL_REG(base) &amp; FTM_FLTPOL_FLT1POL_MASK) &gt;&gt; FTM_FLTPOL_FLT1POL_SHIFT)</span></div><div class="line"><a name="l34085"></a><span class="lineno">34085</span>&#160;<span class="preprocessor">#define FTM_BRD_FLTPOL_FLT1POL(base) (BITBAND_ACCESS32(&amp;FTM_FLTPOL_REG(base), FTM_FLTPOL_FLT1POL_SHIFT))</span></div><div class="line"><a name="l34086"></a><span class="lineno">34086</span>&#160;</div><div class="line"><a name="l34088"></a><span class="lineno">34088</span>&#160;<span class="preprocessor">#define FTM_WR_FLTPOL_FLT1POL(base, value) (FTM_RMW_FLTPOL(base, FTM_FLTPOL_FLT1POL_MASK, FTM_FLTPOL_FLT1POL(value)))</span></div><div class="line"><a name="l34089"></a><span class="lineno">34089</span>&#160;<span class="preprocessor">#define FTM_BWR_FLTPOL_FLT1POL(base, value) (BITBAND_ACCESS32(&amp;FTM_FLTPOL_REG(base), FTM_FLTPOL_FLT1POL_SHIFT) = (value))</span></div><div class="line"><a name="l34090"></a><span class="lineno">34090</span>&#160;</div><div class="line"><a name="l34106"></a><span class="lineno">34106</span>&#160;<span class="preprocessor">#define FTM_RD_FLTPOL_FLT2POL(base) ((FTM_FLTPOL_REG(base) &amp; FTM_FLTPOL_FLT2POL_MASK) &gt;&gt; FTM_FLTPOL_FLT2POL_SHIFT)</span></div><div class="line"><a name="l34107"></a><span class="lineno">34107</span>&#160;<span class="preprocessor">#define FTM_BRD_FLTPOL_FLT2POL(base) (BITBAND_ACCESS32(&amp;FTM_FLTPOL_REG(base), FTM_FLTPOL_FLT2POL_SHIFT))</span></div><div class="line"><a name="l34108"></a><span class="lineno">34108</span>&#160;</div><div class="line"><a name="l34110"></a><span class="lineno">34110</span>&#160;<span class="preprocessor">#define FTM_WR_FLTPOL_FLT2POL(base, value) (FTM_RMW_FLTPOL(base, FTM_FLTPOL_FLT2POL_MASK, FTM_FLTPOL_FLT2POL(value)))</span></div><div class="line"><a name="l34111"></a><span class="lineno">34111</span>&#160;<span class="preprocessor">#define FTM_BWR_FLTPOL_FLT2POL(base, value) (BITBAND_ACCESS32(&amp;FTM_FLTPOL_REG(base), FTM_FLTPOL_FLT2POL_SHIFT) = (value))</span></div><div class="line"><a name="l34112"></a><span class="lineno">34112</span>&#160;</div><div class="line"><a name="l34128"></a><span class="lineno">34128</span>&#160;<span class="preprocessor">#define FTM_RD_FLTPOL_FLT3POL(base) ((FTM_FLTPOL_REG(base) &amp; FTM_FLTPOL_FLT3POL_MASK) &gt;&gt; FTM_FLTPOL_FLT3POL_SHIFT)</span></div><div class="line"><a name="l34129"></a><span class="lineno">34129</span>&#160;<span class="preprocessor">#define FTM_BRD_FLTPOL_FLT3POL(base) (BITBAND_ACCESS32(&amp;FTM_FLTPOL_REG(base), FTM_FLTPOL_FLT3POL_SHIFT))</span></div><div class="line"><a name="l34130"></a><span class="lineno">34130</span>&#160;</div><div class="line"><a name="l34132"></a><span class="lineno">34132</span>&#160;<span class="preprocessor">#define FTM_WR_FLTPOL_FLT3POL(base, value) (FTM_RMW_FLTPOL(base, FTM_FLTPOL_FLT3POL_MASK, FTM_FLTPOL_FLT3POL(value)))</span></div><div class="line"><a name="l34133"></a><span class="lineno">34133</span>&#160;<span class="preprocessor">#define FTM_BWR_FLTPOL_FLT3POL(base, value) (BITBAND_ACCESS32(&amp;FTM_FLTPOL_REG(base), FTM_FLTPOL_FLT3POL_SHIFT) = (value))</span></div><div class="line"><a name="l34134"></a><span class="lineno">34134</span>&#160;</div><div class="line"><a name="l34153"></a><span class="lineno">34153</span>&#160;<span class="preprocessor">#define FTM_RD_SYNCONF(base)     (FTM_SYNCONF_REG(base))</span></div><div class="line"><a name="l34154"></a><span class="lineno">34154</span>&#160;<span class="preprocessor">#define FTM_WR_SYNCONF(base, value) (FTM_SYNCONF_REG(base) = (value))</span></div><div class="line"><a name="l34155"></a><span class="lineno">34155</span>&#160;<span class="preprocessor">#define FTM_RMW_SYNCONF(base, mask, value) (FTM_WR_SYNCONF(base, (FTM_RD_SYNCONF(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l34156"></a><span class="lineno">34156</span>&#160;<span class="preprocessor">#define FTM_SET_SYNCONF(base, value) (FTM_WR_SYNCONF(base, FTM_RD_SYNCONF(base) |  (value)))</span></div><div class="line"><a name="l34157"></a><span class="lineno">34157</span>&#160;<span class="preprocessor">#define FTM_CLR_SYNCONF(base, value) (FTM_WR_SYNCONF(base, FTM_RD_SYNCONF(base) &amp; ~(value)))</span></div><div class="line"><a name="l34158"></a><span class="lineno">34158</span>&#160;<span class="preprocessor">#define FTM_TOG_SYNCONF(base, value) (FTM_WR_SYNCONF(base, FTM_RD_SYNCONF(base) ^  (value)))</span></div><div class="line"><a name="l34159"></a><span class="lineno">34159</span>&#160;</div><div class="line"><a name="l34161"></a><span class="lineno">34161</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l34162"></a><span class="lineno">34162</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_SYNCONF bitfields</span></div><div class="line"><a name="l34163"></a><span class="lineno">34163</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l34164"></a><span class="lineno">34164</span>&#160;</div><div class="line"><a name="l34176"></a><span class="lineno">34176</span>&#160;<span class="preprocessor">#define FTM_RD_SYNCONF_HWTRIGMODE(base) ((FTM_SYNCONF_REG(base) &amp; FTM_SYNCONF_HWTRIGMODE_MASK) &gt;&gt; FTM_SYNCONF_HWTRIGMODE_SHIFT)</span></div><div class="line"><a name="l34177"></a><span class="lineno">34177</span>&#160;<span class="preprocessor">#define FTM_BRD_SYNCONF_HWTRIGMODE(base) (BITBAND_ACCESS32(&amp;FTM_SYNCONF_REG(base), FTM_SYNCONF_HWTRIGMODE_SHIFT))</span></div><div class="line"><a name="l34178"></a><span class="lineno">34178</span>&#160;</div><div class="line"><a name="l34180"></a><span class="lineno">34180</span>&#160;<span class="preprocessor">#define FTM_WR_SYNCONF_HWTRIGMODE(base, value) (FTM_RMW_SYNCONF(base, FTM_SYNCONF_HWTRIGMODE_MASK, FTM_SYNCONF_HWTRIGMODE(value)))</span></div><div class="line"><a name="l34181"></a><span class="lineno">34181</span>&#160;<span class="preprocessor">#define FTM_BWR_SYNCONF_HWTRIGMODE(base, value) (BITBAND_ACCESS32(&amp;FTM_SYNCONF_REG(base), FTM_SYNCONF_HWTRIGMODE_SHIFT) = (value))</span></div><div class="line"><a name="l34182"></a><span class="lineno">34182</span>&#160;</div><div class="line"><a name="l34195"></a><span class="lineno">34195</span>&#160;<span class="preprocessor">#define FTM_RD_SYNCONF_CNTINC(base) ((FTM_SYNCONF_REG(base) &amp; FTM_SYNCONF_CNTINC_MASK) &gt;&gt; FTM_SYNCONF_CNTINC_SHIFT)</span></div><div class="line"><a name="l34196"></a><span class="lineno">34196</span>&#160;<span class="preprocessor">#define FTM_BRD_SYNCONF_CNTINC(base) (BITBAND_ACCESS32(&amp;FTM_SYNCONF_REG(base), FTM_SYNCONF_CNTINC_SHIFT))</span></div><div class="line"><a name="l34197"></a><span class="lineno">34197</span>&#160;</div><div class="line"><a name="l34199"></a><span class="lineno">34199</span>&#160;<span class="preprocessor">#define FTM_WR_SYNCONF_CNTINC(base, value) (FTM_RMW_SYNCONF(base, FTM_SYNCONF_CNTINC_MASK, FTM_SYNCONF_CNTINC(value)))</span></div><div class="line"><a name="l34200"></a><span class="lineno">34200</span>&#160;<span class="preprocessor">#define FTM_BWR_SYNCONF_CNTINC(base, value) (BITBAND_ACCESS32(&amp;FTM_SYNCONF_REG(base), FTM_SYNCONF_CNTINC_SHIFT) = (value))</span></div><div class="line"><a name="l34201"></a><span class="lineno">34201</span>&#160;</div><div class="line"><a name="l34214"></a><span class="lineno">34214</span>&#160;<span class="preprocessor">#define FTM_RD_SYNCONF_INVC(base) ((FTM_SYNCONF_REG(base) &amp; FTM_SYNCONF_INVC_MASK) &gt;&gt; FTM_SYNCONF_INVC_SHIFT)</span></div><div class="line"><a name="l34215"></a><span class="lineno">34215</span>&#160;<span class="preprocessor">#define FTM_BRD_SYNCONF_INVC(base) (BITBAND_ACCESS32(&amp;FTM_SYNCONF_REG(base), FTM_SYNCONF_INVC_SHIFT))</span></div><div class="line"><a name="l34216"></a><span class="lineno">34216</span>&#160;</div><div class="line"><a name="l34218"></a><span class="lineno">34218</span>&#160;<span class="preprocessor">#define FTM_WR_SYNCONF_INVC(base, value) (FTM_RMW_SYNCONF(base, FTM_SYNCONF_INVC_MASK, FTM_SYNCONF_INVC(value)))</span></div><div class="line"><a name="l34219"></a><span class="lineno">34219</span>&#160;<span class="preprocessor">#define FTM_BWR_SYNCONF_INVC(base, value) (BITBAND_ACCESS32(&amp;FTM_SYNCONF_REG(base), FTM_SYNCONF_INVC_SHIFT) = (value))</span></div><div class="line"><a name="l34220"></a><span class="lineno">34220</span>&#160;</div><div class="line"><a name="l34233"></a><span class="lineno">34233</span>&#160;<span class="preprocessor">#define FTM_RD_SYNCONF_SWOC(base) ((FTM_SYNCONF_REG(base) &amp; FTM_SYNCONF_SWOC_MASK) &gt;&gt; FTM_SYNCONF_SWOC_SHIFT)</span></div><div class="line"><a name="l34234"></a><span class="lineno">34234</span>&#160;<span class="preprocessor">#define FTM_BRD_SYNCONF_SWOC(base) (BITBAND_ACCESS32(&amp;FTM_SYNCONF_REG(base), FTM_SYNCONF_SWOC_SHIFT))</span></div><div class="line"><a name="l34235"></a><span class="lineno">34235</span>&#160;</div><div class="line"><a name="l34237"></a><span class="lineno">34237</span>&#160;<span class="preprocessor">#define FTM_WR_SYNCONF_SWOC(base, value) (FTM_RMW_SYNCONF(base, FTM_SYNCONF_SWOC_MASK, FTM_SYNCONF_SWOC(value)))</span></div><div class="line"><a name="l34238"></a><span class="lineno">34238</span>&#160;<span class="preprocessor">#define FTM_BWR_SYNCONF_SWOC(base, value) (BITBAND_ACCESS32(&amp;FTM_SYNCONF_REG(base), FTM_SYNCONF_SWOC_SHIFT) = (value))</span></div><div class="line"><a name="l34239"></a><span class="lineno">34239</span>&#160;</div><div class="line"><a name="l34252"></a><span class="lineno">34252</span>&#160;<span class="preprocessor">#define FTM_RD_SYNCONF_SYNCMODE(base) ((FTM_SYNCONF_REG(base) &amp; FTM_SYNCONF_SYNCMODE_MASK) &gt;&gt; FTM_SYNCONF_SYNCMODE_SHIFT)</span></div><div class="line"><a name="l34253"></a><span class="lineno">34253</span>&#160;<span class="preprocessor">#define FTM_BRD_SYNCONF_SYNCMODE(base) (BITBAND_ACCESS32(&amp;FTM_SYNCONF_REG(base), FTM_SYNCONF_SYNCMODE_SHIFT))</span></div><div class="line"><a name="l34254"></a><span class="lineno">34254</span>&#160;</div><div class="line"><a name="l34256"></a><span class="lineno">34256</span>&#160;<span class="preprocessor">#define FTM_WR_SYNCONF_SYNCMODE(base, value) (FTM_RMW_SYNCONF(base, FTM_SYNCONF_SYNCMODE_MASK, FTM_SYNCONF_SYNCMODE(value)))</span></div><div class="line"><a name="l34257"></a><span class="lineno">34257</span>&#160;<span class="preprocessor">#define FTM_BWR_SYNCONF_SYNCMODE(base, value) (BITBAND_ACCESS32(&amp;FTM_SYNCONF_REG(base), FTM_SYNCONF_SYNCMODE_SHIFT) = (value))</span></div><div class="line"><a name="l34258"></a><span class="lineno">34258</span>&#160;</div><div class="line"><a name="l34271"></a><span class="lineno">34271</span>&#160;<span class="preprocessor">#define FTM_RD_SYNCONF_SWRSTCNT(base) ((FTM_SYNCONF_REG(base) &amp; FTM_SYNCONF_SWRSTCNT_MASK) &gt;&gt; FTM_SYNCONF_SWRSTCNT_SHIFT)</span></div><div class="line"><a name="l34272"></a><span class="lineno">34272</span>&#160;<span class="preprocessor">#define FTM_BRD_SYNCONF_SWRSTCNT(base) (BITBAND_ACCESS32(&amp;FTM_SYNCONF_REG(base), FTM_SYNCONF_SWRSTCNT_SHIFT))</span></div><div class="line"><a name="l34273"></a><span class="lineno">34273</span>&#160;</div><div class="line"><a name="l34275"></a><span class="lineno">34275</span>&#160;<span class="preprocessor">#define FTM_WR_SYNCONF_SWRSTCNT(base, value) (FTM_RMW_SYNCONF(base, FTM_SYNCONF_SWRSTCNT_MASK, FTM_SYNCONF_SWRSTCNT(value)))</span></div><div class="line"><a name="l34276"></a><span class="lineno">34276</span>&#160;<span class="preprocessor">#define FTM_BWR_SYNCONF_SWRSTCNT(base, value) (BITBAND_ACCESS32(&amp;FTM_SYNCONF_REG(base), FTM_SYNCONF_SWRSTCNT_SHIFT) = (value))</span></div><div class="line"><a name="l34277"></a><span class="lineno">34277</span>&#160;</div><div class="line"><a name="l34293"></a><span class="lineno">34293</span>&#160;<span class="preprocessor">#define FTM_RD_SYNCONF_SWWRBUF(base) ((FTM_SYNCONF_REG(base) &amp; FTM_SYNCONF_SWWRBUF_MASK) &gt;&gt; FTM_SYNCONF_SWWRBUF_SHIFT)</span></div><div class="line"><a name="l34294"></a><span class="lineno">34294</span>&#160;<span class="preprocessor">#define FTM_BRD_SYNCONF_SWWRBUF(base) (BITBAND_ACCESS32(&amp;FTM_SYNCONF_REG(base), FTM_SYNCONF_SWWRBUF_SHIFT))</span></div><div class="line"><a name="l34295"></a><span class="lineno">34295</span>&#160;</div><div class="line"><a name="l34297"></a><span class="lineno">34297</span>&#160;<span class="preprocessor">#define FTM_WR_SYNCONF_SWWRBUF(base, value) (FTM_RMW_SYNCONF(base, FTM_SYNCONF_SWWRBUF_MASK, FTM_SYNCONF_SWWRBUF(value)))</span></div><div class="line"><a name="l34298"></a><span class="lineno">34298</span>&#160;<span class="preprocessor">#define FTM_BWR_SYNCONF_SWWRBUF(base, value) (BITBAND_ACCESS32(&amp;FTM_SYNCONF_REG(base), FTM_SYNCONF_SWWRBUF_SHIFT) = (value))</span></div><div class="line"><a name="l34299"></a><span class="lineno">34299</span>&#160;</div><div class="line"><a name="l34313"></a><span class="lineno">34313</span>&#160;<span class="preprocessor">#define FTM_RD_SYNCONF_SWOM(base) ((FTM_SYNCONF_REG(base) &amp; FTM_SYNCONF_SWOM_MASK) &gt;&gt; FTM_SYNCONF_SWOM_SHIFT)</span></div><div class="line"><a name="l34314"></a><span class="lineno">34314</span>&#160;<span class="preprocessor">#define FTM_BRD_SYNCONF_SWOM(base) (BITBAND_ACCESS32(&amp;FTM_SYNCONF_REG(base), FTM_SYNCONF_SWOM_SHIFT))</span></div><div class="line"><a name="l34315"></a><span class="lineno">34315</span>&#160;</div><div class="line"><a name="l34317"></a><span class="lineno">34317</span>&#160;<span class="preprocessor">#define FTM_WR_SYNCONF_SWOM(base, value) (FTM_RMW_SYNCONF(base, FTM_SYNCONF_SWOM_MASK, FTM_SYNCONF_SWOM(value)))</span></div><div class="line"><a name="l34318"></a><span class="lineno">34318</span>&#160;<span class="preprocessor">#define FTM_BWR_SYNCONF_SWOM(base, value) (BITBAND_ACCESS32(&amp;FTM_SYNCONF_REG(base), FTM_SYNCONF_SWOM_SHIFT) = (value))</span></div><div class="line"><a name="l34319"></a><span class="lineno">34319</span>&#160;</div><div class="line"><a name="l34333"></a><span class="lineno">34333</span>&#160;<span class="preprocessor">#define FTM_RD_SYNCONF_SWINVC(base) ((FTM_SYNCONF_REG(base) &amp; FTM_SYNCONF_SWINVC_MASK) &gt;&gt; FTM_SYNCONF_SWINVC_SHIFT)</span></div><div class="line"><a name="l34334"></a><span class="lineno">34334</span>&#160;<span class="preprocessor">#define FTM_BRD_SYNCONF_SWINVC(base) (BITBAND_ACCESS32(&amp;FTM_SYNCONF_REG(base), FTM_SYNCONF_SWINVC_SHIFT))</span></div><div class="line"><a name="l34335"></a><span class="lineno">34335</span>&#160;</div><div class="line"><a name="l34337"></a><span class="lineno">34337</span>&#160;<span class="preprocessor">#define FTM_WR_SYNCONF_SWINVC(base, value) (FTM_RMW_SYNCONF(base, FTM_SYNCONF_SWINVC_MASK, FTM_SYNCONF_SWINVC(value)))</span></div><div class="line"><a name="l34338"></a><span class="lineno">34338</span>&#160;<span class="preprocessor">#define FTM_BWR_SYNCONF_SWINVC(base, value) (BITBAND_ACCESS32(&amp;FTM_SYNCONF_REG(base), FTM_SYNCONF_SWINVC_SHIFT) = (value))</span></div><div class="line"><a name="l34339"></a><span class="lineno">34339</span>&#160;</div><div class="line"><a name="l34353"></a><span class="lineno">34353</span>&#160;<span class="preprocessor">#define FTM_RD_SYNCONF_SWSOC(base) ((FTM_SYNCONF_REG(base) &amp; FTM_SYNCONF_SWSOC_MASK) &gt;&gt; FTM_SYNCONF_SWSOC_SHIFT)</span></div><div class="line"><a name="l34354"></a><span class="lineno">34354</span>&#160;<span class="preprocessor">#define FTM_BRD_SYNCONF_SWSOC(base) (BITBAND_ACCESS32(&amp;FTM_SYNCONF_REG(base), FTM_SYNCONF_SWSOC_SHIFT))</span></div><div class="line"><a name="l34355"></a><span class="lineno">34355</span>&#160;</div><div class="line"><a name="l34357"></a><span class="lineno">34357</span>&#160;<span class="preprocessor">#define FTM_WR_SYNCONF_SWSOC(base, value) (FTM_RMW_SYNCONF(base, FTM_SYNCONF_SWSOC_MASK, FTM_SYNCONF_SWSOC(value)))</span></div><div class="line"><a name="l34358"></a><span class="lineno">34358</span>&#160;<span class="preprocessor">#define FTM_BWR_SYNCONF_SWSOC(base, value) (BITBAND_ACCESS32(&amp;FTM_SYNCONF_REG(base), FTM_SYNCONF_SWSOC_SHIFT) = (value))</span></div><div class="line"><a name="l34359"></a><span class="lineno">34359</span>&#160;</div><div class="line"><a name="l34372"></a><span class="lineno">34372</span>&#160;<span class="preprocessor">#define FTM_RD_SYNCONF_HWRSTCNT(base) ((FTM_SYNCONF_REG(base) &amp; FTM_SYNCONF_HWRSTCNT_MASK) &gt;&gt; FTM_SYNCONF_HWRSTCNT_SHIFT)</span></div><div class="line"><a name="l34373"></a><span class="lineno">34373</span>&#160;<span class="preprocessor">#define FTM_BRD_SYNCONF_HWRSTCNT(base) (BITBAND_ACCESS32(&amp;FTM_SYNCONF_REG(base), FTM_SYNCONF_HWRSTCNT_SHIFT))</span></div><div class="line"><a name="l34374"></a><span class="lineno">34374</span>&#160;</div><div class="line"><a name="l34376"></a><span class="lineno">34376</span>&#160;<span class="preprocessor">#define FTM_WR_SYNCONF_HWRSTCNT(base, value) (FTM_RMW_SYNCONF(base, FTM_SYNCONF_HWRSTCNT_MASK, FTM_SYNCONF_HWRSTCNT(value)))</span></div><div class="line"><a name="l34377"></a><span class="lineno">34377</span>&#160;<span class="preprocessor">#define FTM_BWR_SYNCONF_HWRSTCNT(base, value) (BITBAND_ACCESS32(&amp;FTM_SYNCONF_REG(base), FTM_SYNCONF_HWRSTCNT_SHIFT) = (value))</span></div><div class="line"><a name="l34378"></a><span class="lineno">34378</span>&#160;</div><div class="line"><a name="l34394"></a><span class="lineno">34394</span>&#160;<span class="preprocessor">#define FTM_RD_SYNCONF_HWWRBUF(base) ((FTM_SYNCONF_REG(base) &amp; FTM_SYNCONF_HWWRBUF_MASK) &gt;&gt; FTM_SYNCONF_HWWRBUF_SHIFT)</span></div><div class="line"><a name="l34395"></a><span class="lineno">34395</span>&#160;<span class="preprocessor">#define FTM_BRD_SYNCONF_HWWRBUF(base) (BITBAND_ACCESS32(&amp;FTM_SYNCONF_REG(base), FTM_SYNCONF_HWWRBUF_SHIFT))</span></div><div class="line"><a name="l34396"></a><span class="lineno">34396</span>&#160;</div><div class="line"><a name="l34398"></a><span class="lineno">34398</span>&#160;<span class="preprocessor">#define FTM_WR_SYNCONF_HWWRBUF(base, value) (FTM_RMW_SYNCONF(base, FTM_SYNCONF_HWWRBUF_MASK, FTM_SYNCONF_HWWRBUF(value)))</span></div><div class="line"><a name="l34399"></a><span class="lineno">34399</span>&#160;<span class="preprocessor">#define FTM_BWR_SYNCONF_HWWRBUF(base, value) (BITBAND_ACCESS32(&amp;FTM_SYNCONF_REG(base), FTM_SYNCONF_HWWRBUF_SHIFT) = (value))</span></div><div class="line"><a name="l34400"></a><span class="lineno">34400</span>&#160;</div><div class="line"><a name="l34414"></a><span class="lineno">34414</span>&#160;<span class="preprocessor">#define FTM_RD_SYNCONF_HWOM(base) ((FTM_SYNCONF_REG(base) &amp; FTM_SYNCONF_HWOM_MASK) &gt;&gt; FTM_SYNCONF_HWOM_SHIFT)</span></div><div class="line"><a name="l34415"></a><span class="lineno">34415</span>&#160;<span class="preprocessor">#define FTM_BRD_SYNCONF_HWOM(base) (BITBAND_ACCESS32(&amp;FTM_SYNCONF_REG(base), FTM_SYNCONF_HWOM_SHIFT))</span></div><div class="line"><a name="l34416"></a><span class="lineno">34416</span>&#160;</div><div class="line"><a name="l34418"></a><span class="lineno">34418</span>&#160;<span class="preprocessor">#define FTM_WR_SYNCONF_HWOM(base, value) (FTM_RMW_SYNCONF(base, FTM_SYNCONF_HWOM_MASK, FTM_SYNCONF_HWOM(value)))</span></div><div class="line"><a name="l34419"></a><span class="lineno">34419</span>&#160;<span class="preprocessor">#define FTM_BWR_SYNCONF_HWOM(base, value) (BITBAND_ACCESS32(&amp;FTM_SYNCONF_REG(base), FTM_SYNCONF_HWOM_SHIFT) = (value))</span></div><div class="line"><a name="l34420"></a><span class="lineno">34420</span>&#160;</div><div class="line"><a name="l34434"></a><span class="lineno">34434</span>&#160;<span class="preprocessor">#define FTM_RD_SYNCONF_HWINVC(base) ((FTM_SYNCONF_REG(base) &amp; FTM_SYNCONF_HWINVC_MASK) &gt;&gt; FTM_SYNCONF_HWINVC_SHIFT)</span></div><div class="line"><a name="l34435"></a><span class="lineno">34435</span>&#160;<span class="preprocessor">#define FTM_BRD_SYNCONF_HWINVC(base) (BITBAND_ACCESS32(&amp;FTM_SYNCONF_REG(base), FTM_SYNCONF_HWINVC_SHIFT))</span></div><div class="line"><a name="l34436"></a><span class="lineno">34436</span>&#160;</div><div class="line"><a name="l34438"></a><span class="lineno">34438</span>&#160;<span class="preprocessor">#define FTM_WR_SYNCONF_HWINVC(base, value) (FTM_RMW_SYNCONF(base, FTM_SYNCONF_HWINVC_MASK, FTM_SYNCONF_HWINVC(value)))</span></div><div class="line"><a name="l34439"></a><span class="lineno">34439</span>&#160;<span class="preprocessor">#define FTM_BWR_SYNCONF_HWINVC(base, value) (BITBAND_ACCESS32(&amp;FTM_SYNCONF_REG(base), FTM_SYNCONF_HWINVC_SHIFT) = (value))</span></div><div class="line"><a name="l34440"></a><span class="lineno">34440</span>&#160;</div><div class="line"><a name="l34454"></a><span class="lineno">34454</span>&#160;<span class="preprocessor">#define FTM_RD_SYNCONF_HWSOC(base) ((FTM_SYNCONF_REG(base) &amp; FTM_SYNCONF_HWSOC_MASK) &gt;&gt; FTM_SYNCONF_HWSOC_SHIFT)</span></div><div class="line"><a name="l34455"></a><span class="lineno">34455</span>&#160;<span class="preprocessor">#define FTM_BRD_SYNCONF_HWSOC(base) (BITBAND_ACCESS32(&amp;FTM_SYNCONF_REG(base), FTM_SYNCONF_HWSOC_SHIFT))</span></div><div class="line"><a name="l34456"></a><span class="lineno">34456</span>&#160;</div><div class="line"><a name="l34458"></a><span class="lineno">34458</span>&#160;<span class="preprocessor">#define FTM_WR_SYNCONF_HWSOC(base, value) (FTM_RMW_SYNCONF(base, FTM_SYNCONF_HWSOC_MASK, FTM_SYNCONF_HWSOC(value)))</span></div><div class="line"><a name="l34459"></a><span class="lineno">34459</span>&#160;<span class="preprocessor">#define FTM_BWR_SYNCONF_HWSOC(base, value) (BITBAND_ACCESS32(&amp;FTM_SYNCONF_REG(base), FTM_SYNCONF_HWSOC_SHIFT) = (value))</span></div><div class="line"><a name="l34460"></a><span class="lineno">34460</span>&#160;</div><div class="line"><a name="l34481"></a><span class="lineno">34481</span>&#160;<span class="preprocessor">#define FTM_RD_INVCTRL(base)     (FTM_INVCTRL_REG(base))</span></div><div class="line"><a name="l34482"></a><span class="lineno">34482</span>&#160;<span class="preprocessor">#define FTM_WR_INVCTRL(base, value) (FTM_INVCTRL_REG(base) = (value))</span></div><div class="line"><a name="l34483"></a><span class="lineno">34483</span>&#160;<span class="preprocessor">#define FTM_RMW_INVCTRL(base, mask, value) (FTM_WR_INVCTRL(base, (FTM_RD_INVCTRL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l34484"></a><span class="lineno">34484</span>&#160;<span class="preprocessor">#define FTM_SET_INVCTRL(base, value) (FTM_WR_INVCTRL(base, FTM_RD_INVCTRL(base) |  (value)))</span></div><div class="line"><a name="l34485"></a><span class="lineno">34485</span>&#160;<span class="preprocessor">#define FTM_CLR_INVCTRL(base, value) (FTM_WR_INVCTRL(base, FTM_RD_INVCTRL(base) &amp; ~(value)))</span></div><div class="line"><a name="l34486"></a><span class="lineno">34486</span>&#160;<span class="preprocessor">#define FTM_TOG_INVCTRL(base, value) (FTM_WR_INVCTRL(base, FTM_RD_INVCTRL(base) ^  (value)))</span></div><div class="line"><a name="l34487"></a><span class="lineno">34487</span>&#160;</div><div class="line"><a name="l34489"></a><span class="lineno">34489</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l34490"></a><span class="lineno">34490</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_INVCTRL bitfields</span></div><div class="line"><a name="l34491"></a><span class="lineno">34491</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l34492"></a><span class="lineno">34492</span>&#160;</div><div class="line"><a name="l34502"></a><span class="lineno">34502</span>&#160;<span class="preprocessor">#define FTM_RD_INVCTRL_INV0EN(base) ((FTM_INVCTRL_REG(base) &amp; FTM_INVCTRL_INV0EN_MASK) &gt;&gt; FTM_INVCTRL_INV0EN_SHIFT)</span></div><div class="line"><a name="l34503"></a><span class="lineno">34503</span>&#160;<span class="preprocessor">#define FTM_BRD_INVCTRL_INV0EN(base) (BITBAND_ACCESS32(&amp;FTM_INVCTRL_REG(base), FTM_INVCTRL_INV0EN_SHIFT))</span></div><div class="line"><a name="l34504"></a><span class="lineno">34504</span>&#160;</div><div class="line"><a name="l34506"></a><span class="lineno">34506</span>&#160;<span class="preprocessor">#define FTM_WR_INVCTRL_INV0EN(base, value) (FTM_RMW_INVCTRL(base, FTM_INVCTRL_INV0EN_MASK, FTM_INVCTRL_INV0EN(value)))</span></div><div class="line"><a name="l34507"></a><span class="lineno">34507</span>&#160;<span class="preprocessor">#define FTM_BWR_INVCTRL_INV0EN(base, value) (BITBAND_ACCESS32(&amp;FTM_INVCTRL_REG(base), FTM_INVCTRL_INV0EN_SHIFT) = (value))</span></div><div class="line"><a name="l34508"></a><span class="lineno">34508</span>&#160;</div><div class="line"><a name="l34519"></a><span class="lineno">34519</span>&#160;<span class="preprocessor">#define FTM_RD_INVCTRL_INV1EN(base) ((FTM_INVCTRL_REG(base) &amp; FTM_INVCTRL_INV1EN_MASK) &gt;&gt; FTM_INVCTRL_INV1EN_SHIFT)</span></div><div class="line"><a name="l34520"></a><span class="lineno">34520</span>&#160;<span class="preprocessor">#define FTM_BRD_INVCTRL_INV1EN(base) (BITBAND_ACCESS32(&amp;FTM_INVCTRL_REG(base), FTM_INVCTRL_INV1EN_SHIFT))</span></div><div class="line"><a name="l34521"></a><span class="lineno">34521</span>&#160;</div><div class="line"><a name="l34523"></a><span class="lineno">34523</span>&#160;<span class="preprocessor">#define FTM_WR_INVCTRL_INV1EN(base, value) (FTM_RMW_INVCTRL(base, FTM_INVCTRL_INV1EN_MASK, FTM_INVCTRL_INV1EN(value)))</span></div><div class="line"><a name="l34524"></a><span class="lineno">34524</span>&#160;<span class="preprocessor">#define FTM_BWR_INVCTRL_INV1EN(base, value) (BITBAND_ACCESS32(&amp;FTM_INVCTRL_REG(base), FTM_INVCTRL_INV1EN_SHIFT) = (value))</span></div><div class="line"><a name="l34525"></a><span class="lineno">34525</span>&#160;</div><div class="line"><a name="l34536"></a><span class="lineno">34536</span>&#160;<span class="preprocessor">#define FTM_RD_INVCTRL_INV2EN(base) ((FTM_INVCTRL_REG(base) &amp; FTM_INVCTRL_INV2EN_MASK) &gt;&gt; FTM_INVCTRL_INV2EN_SHIFT)</span></div><div class="line"><a name="l34537"></a><span class="lineno">34537</span>&#160;<span class="preprocessor">#define FTM_BRD_INVCTRL_INV2EN(base) (BITBAND_ACCESS32(&amp;FTM_INVCTRL_REG(base), FTM_INVCTRL_INV2EN_SHIFT))</span></div><div class="line"><a name="l34538"></a><span class="lineno">34538</span>&#160;</div><div class="line"><a name="l34540"></a><span class="lineno">34540</span>&#160;<span class="preprocessor">#define FTM_WR_INVCTRL_INV2EN(base, value) (FTM_RMW_INVCTRL(base, FTM_INVCTRL_INV2EN_MASK, FTM_INVCTRL_INV2EN(value)))</span></div><div class="line"><a name="l34541"></a><span class="lineno">34541</span>&#160;<span class="preprocessor">#define FTM_BWR_INVCTRL_INV2EN(base, value) (BITBAND_ACCESS32(&amp;FTM_INVCTRL_REG(base), FTM_INVCTRL_INV2EN_SHIFT) = (value))</span></div><div class="line"><a name="l34542"></a><span class="lineno">34542</span>&#160;</div><div class="line"><a name="l34553"></a><span class="lineno">34553</span>&#160;<span class="preprocessor">#define FTM_RD_INVCTRL_INV3EN(base) ((FTM_INVCTRL_REG(base) &amp; FTM_INVCTRL_INV3EN_MASK) &gt;&gt; FTM_INVCTRL_INV3EN_SHIFT)</span></div><div class="line"><a name="l34554"></a><span class="lineno">34554</span>&#160;<span class="preprocessor">#define FTM_BRD_INVCTRL_INV3EN(base) (BITBAND_ACCESS32(&amp;FTM_INVCTRL_REG(base), FTM_INVCTRL_INV3EN_SHIFT))</span></div><div class="line"><a name="l34555"></a><span class="lineno">34555</span>&#160;</div><div class="line"><a name="l34557"></a><span class="lineno">34557</span>&#160;<span class="preprocessor">#define FTM_WR_INVCTRL_INV3EN(base, value) (FTM_RMW_INVCTRL(base, FTM_INVCTRL_INV3EN_MASK, FTM_INVCTRL_INV3EN(value)))</span></div><div class="line"><a name="l34558"></a><span class="lineno">34558</span>&#160;<span class="preprocessor">#define FTM_BWR_INVCTRL_INV3EN(base, value) (BITBAND_ACCESS32(&amp;FTM_INVCTRL_REG(base), FTM_INVCTRL_INV3EN_SHIFT) = (value))</span></div><div class="line"><a name="l34559"></a><span class="lineno">34559</span>&#160;</div><div class="line"><a name="l34580"></a><span class="lineno">34580</span>&#160;<span class="preprocessor">#define FTM_RD_SWOCTRL(base)     (FTM_SWOCTRL_REG(base))</span></div><div class="line"><a name="l34581"></a><span class="lineno">34581</span>&#160;<span class="preprocessor">#define FTM_WR_SWOCTRL(base, value) (FTM_SWOCTRL_REG(base) = (value))</span></div><div class="line"><a name="l34582"></a><span class="lineno">34582</span>&#160;<span class="preprocessor">#define FTM_RMW_SWOCTRL(base, mask, value) (FTM_WR_SWOCTRL(base, (FTM_RD_SWOCTRL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l34583"></a><span class="lineno">34583</span>&#160;<span class="preprocessor">#define FTM_SET_SWOCTRL(base, value) (FTM_WR_SWOCTRL(base, FTM_RD_SWOCTRL(base) |  (value)))</span></div><div class="line"><a name="l34584"></a><span class="lineno">34584</span>&#160;<span class="preprocessor">#define FTM_CLR_SWOCTRL(base, value) (FTM_WR_SWOCTRL(base, FTM_RD_SWOCTRL(base) &amp; ~(value)))</span></div><div class="line"><a name="l34585"></a><span class="lineno">34585</span>&#160;<span class="preprocessor">#define FTM_TOG_SWOCTRL(base, value) (FTM_WR_SWOCTRL(base, FTM_RD_SWOCTRL(base) ^  (value)))</span></div><div class="line"><a name="l34586"></a><span class="lineno">34586</span>&#160;</div><div class="line"><a name="l34588"></a><span class="lineno">34588</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l34589"></a><span class="lineno">34589</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_SWOCTRL bitfields</span></div><div class="line"><a name="l34590"></a><span class="lineno">34590</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l34591"></a><span class="lineno">34591</span>&#160;</div><div class="line"><a name="l34601"></a><span class="lineno">34601</span>&#160;<span class="preprocessor">#define FTM_RD_SWOCTRL_CH0OC(base) ((FTM_SWOCTRL_REG(base) &amp; FTM_SWOCTRL_CH0OC_MASK) &gt;&gt; FTM_SWOCTRL_CH0OC_SHIFT)</span></div><div class="line"><a name="l34602"></a><span class="lineno">34602</span>&#160;<span class="preprocessor">#define FTM_BRD_SWOCTRL_CH0OC(base) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH0OC_SHIFT))</span></div><div class="line"><a name="l34603"></a><span class="lineno">34603</span>&#160;</div><div class="line"><a name="l34605"></a><span class="lineno">34605</span>&#160;<span class="preprocessor">#define FTM_WR_SWOCTRL_CH0OC(base, value) (FTM_RMW_SWOCTRL(base, FTM_SWOCTRL_CH0OC_MASK, FTM_SWOCTRL_CH0OC(value)))</span></div><div class="line"><a name="l34606"></a><span class="lineno">34606</span>&#160;<span class="preprocessor">#define FTM_BWR_SWOCTRL_CH0OC(base, value) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH0OC_SHIFT) = (value))</span></div><div class="line"><a name="l34607"></a><span class="lineno">34607</span>&#160;</div><div class="line"><a name="l34618"></a><span class="lineno">34618</span>&#160;<span class="preprocessor">#define FTM_RD_SWOCTRL_CH1OC(base) ((FTM_SWOCTRL_REG(base) &amp; FTM_SWOCTRL_CH1OC_MASK) &gt;&gt; FTM_SWOCTRL_CH1OC_SHIFT)</span></div><div class="line"><a name="l34619"></a><span class="lineno">34619</span>&#160;<span class="preprocessor">#define FTM_BRD_SWOCTRL_CH1OC(base) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH1OC_SHIFT))</span></div><div class="line"><a name="l34620"></a><span class="lineno">34620</span>&#160;</div><div class="line"><a name="l34622"></a><span class="lineno">34622</span>&#160;<span class="preprocessor">#define FTM_WR_SWOCTRL_CH1OC(base, value) (FTM_RMW_SWOCTRL(base, FTM_SWOCTRL_CH1OC_MASK, FTM_SWOCTRL_CH1OC(value)))</span></div><div class="line"><a name="l34623"></a><span class="lineno">34623</span>&#160;<span class="preprocessor">#define FTM_BWR_SWOCTRL_CH1OC(base, value) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH1OC_SHIFT) = (value))</span></div><div class="line"><a name="l34624"></a><span class="lineno">34624</span>&#160;</div><div class="line"><a name="l34635"></a><span class="lineno">34635</span>&#160;<span class="preprocessor">#define FTM_RD_SWOCTRL_CH2OC(base) ((FTM_SWOCTRL_REG(base) &amp; FTM_SWOCTRL_CH2OC_MASK) &gt;&gt; FTM_SWOCTRL_CH2OC_SHIFT)</span></div><div class="line"><a name="l34636"></a><span class="lineno">34636</span>&#160;<span class="preprocessor">#define FTM_BRD_SWOCTRL_CH2OC(base) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH2OC_SHIFT))</span></div><div class="line"><a name="l34637"></a><span class="lineno">34637</span>&#160;</div><div class="line"><a name="l34639"></a><span class="lineno">34639</span>&#160;<span class="preprocessor">#define FTM_WR_SWOCTRL_CH2OC(base, value) (FTM_RMW_SWOCTRL(base, FTM_SWOCTRL_CH2OC_MASK, FTM_SWOCTRL_CH2OC(value)))</span></div><div class="line"><a name="l34640"></a><span class="lineno">34640</span>&#160;<span class="preprocessor">#define FTM_BWR_SWOCTRL_CH2OC(base, value) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH2OC_SHIFT) = (value))</span></div><div class="line"><a name="l34641"></a><span class="lineno">34641</span>&#160;</div><div class="line"><a name="l34652"></a><span class="lineno">34652</span>&#160;<span class="preprocessor">#define FTM_RD_SWOCTRL_CH3OC(base) ((FTM_SWOCTRL_REG(base) &amp; FTM_SWOCTRL_CH3OC_MASK) &gt;&gt; FTM_SWOCTRL_CH3OC_SHIFT)</span></div><div class="line"><a name="l34653"></a><span class="lineno">34653</span>&#160;<span class="preprocessor">#define FTM_BRD_SWOCTRL_CH3OC(base) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH3OC_SHIFT))</span></div><div class="line"><a name="l34654"></a><span class="lineno">34654</span>&#160;</div><div class="line"><a name="l34656"></a><span class="lineno">34656</span>&#160;<span class="preprocessor">#define FTM_WR_SWOCTRL_CH3OC(base, value) (FTM_RMW_SWOCTRL(base, FTM_SWOCTRL_CH3OC_MASK, FTM_SWOCTRL_CH3OC(value)))</span></div><div class="line"><a name="l34657"></a><span class="lineno">34657</span>&#160;<span class="preprocessor">#define FTM_BWR_SWOCTRL_CH3OC(base, value) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH3OC_SHIFT) = (value))</span></div><div class="line"><a name="l34658"></a><span class="lineno">34658</span>&#160;</div><div class="line"><a name="l34669"></a><span class="lineno">34669</span>&#160;<span class="preprocessor">#define FTM_RD_SWOCTRL_CH4OC(base) ((FTM_SWOCTRL_REG(base) &amp; FTM_SWOCTRL_CH4OC_MASK) &gt;&gt; FTM_SWOCTRL_CH4OC_SHIFT)</span></div><div class="line"><a name="l34670"></a><span class="lineno">34670</span>&#160;<span class="preprocessor">#define FTM_BRD_SWOCTRL_CH4OC(base) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH4OC_SHIFT))</span></div><div class="line"><a name="l34671"></a><span class="lineno">34671</span>&#160;</div><div class="line"><a name="l34673"></a><span class="lineno">34673</span>&#160;<span class="preprocessor">#define FTM_WR_SWOCTRL_CH4OC(base, value) (FTM_RMW_SWOCTRL(base, FTM_SWOCTRL_CH4OC_MASK, FTM_SWOCTRL_CH4OC(value)))</span></div><div class="line"><a name="l34674"></a><span class="lineno">34674</span>&#160;<span class="preprocessor">#define FTM_BWR_SWOCTRL_CH4OC(base, value) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH4OC_SHIFT) = (value))</span></div><div class="line"><a name="l34675"></a><span class="lineno">34675</span>&#160;</div><div class="line"><a name="l34686"></a><span class="lineno">34686</span>&#160;<span class="preprocessor">#define FTM_RD_SWOCTRL_CH5OC(base) ((FTM_SWOCTRL_REG(base) &amp; FTM_SWOCTRL_CH5OC_MASK) &gt;&gt; FTM_SWOCTRL_CH5OC_SHIFT)</span></div><div class="line"><a name="l34687"></a><span class="lineno">34687</span>&#160;<span class="preprocessor">#define FTM_BRD_SWOCTRL_CH5OC(base) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH5OC_SHIFT))</span></div><div class="line"><a name="l34688"></a><span class="lineno">34688</span>&#160;</div><div class="line"><a name="l34690"></a><span class="lineno">34690</span>&#160;<span class="preprocessor">#define FTM_WR_SWOCTRL_CH5OC(base, value) (FTM_RMW_SWOCTRL(base, FTM_SWOCTRL_CH5OC_MASK, FTM_SWOCTRL_CH5OC(value)))</span></div><div class="line"><a name="l34691"></a><span class="lineno">34691</span>&#160;<span class="preprocessor">#define FTM_BWR_SWOCTRL_CH5OC(base, value) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH5OC_SHIFT) = (value))</span></div><div class="line"><a name="l34692"></a><span class="lineno">34692</span>&#160;</div><div class="line"><a name="l34703"></a><span class="lineno">34703</span>&#160;<span class="preprocessor">#define FTM_RD_SWOCTRL_CH6OC(base) ((FTM_SWOCTRL_REG(base) &amp; FTM_SWOCTRL_CH6OC_MASK) &gt;&gt; FTM_SWOCTRL_CH6OC_SHIFT)</span></div><div class="line"><a name="l34704"></a><span class="lineno">34704</span>&#160;<span class="preprocessor">#define FTM_BRD_SWOCTRL_CH6OC(base) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH6OC_SHIFT))</span></div><div class="line"><a name="l34705"></a><span class="lineno">34705</span>&#160;</div><div class="line"><a name="l34707"></a><span class="lineno">34707</span>&#160;<span class="preprocessor">#define FTM_WR_SWOCTRL_CH6OC(base, value) (FTM_RMW_SWOCTRL(base, FTM_SWOCTRL_CH6OC_MASK, FTM_SWOCTRL_CH6OC(value)))</span></div><div class="line"><a name="l34708"></a><span class="lineno">34708</span>&#160;<span class="preprocessor">#define FTM_BWR_SWOCTRL_CH6OC(base, value) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH6OC_SHIFT) = (value))</span></div><div class="line"><a name="l34709"></a><span class="lineno">34709</span>&#160;</div><div class="line"><a name="l34720"></a><span class="lineno">34720</span>&#160;<span class="preprocessor">#define FTM_RD_SWOCTRL_CH7OC(base) ((FTM_SWOCTRL_REG(base) &amp; FTM_SWOCTRL_CH7OC_MASK) &gt;&gt; FTM_SWOCTRL_CH7OC_SHIFT)</span></div><div class="line"><a name="l34721"></a><span class="lineno">34721</span>&#160;<span class="preprocessor">#define FTM_BRD_SWOCTRL_CH7OC(base) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH7OC_SHIFT))</span></div><div class="line"><a name="l34722"></a><span class="lineno">34722</span>&#160;</div><div class="line"><a name="l34724"></a><span class="lineno">34724</span>&#160;<span class="preprocessor">#define FTM_WR_SWOCTRL_CH7OC(base, value) (FTM_RMW_SWOCTRL(base, FTM_SWOCTRL_CH7OC_MASK, FTM_SWOCTRL_CH7OC(value)))</span></div><div class="line"><a name="l34725"></a><span class="lineno">34725</span>&#160;<span class="preprocessor">#define FTM_BWR_SWOCTRL_CH7OC(base, value) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH7OC_SHIFT) = (value))</span></div><div class="line"><a name="l34726"></a><span class="lineno">34726</span>&#160;</div><div class="line"><a name="l34737"></a><span class="lineno">34737</span>&#160;<span class="preprocessor">#define FTM_RD_SWOCTRL_CH0OCV(base) ((FTM_SWOCTRL_REG(base) &amp; FTM_SWOCTRL_CH0OCV_MASK) &gt;&gt; FTM_SWOCTRL_CH0OCV_SHIFT)</span></div><div class="line"><a name="l34738"></a><span class="lineno">34738</span>&#160;<span class="preprocessor">#define FTM_BRD_SWOCTRL_CH0OCV(base) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH0OCV_SHIFT))</span></div><div class="line"><a name="l34739"></a><span class="lineno">34739</span>&#160;</div><div class="line"><a name="l34741"></a><span class="lineno">34741</span>&#160;<span class="preprocessor">#define FTM_WR_SWOCTRL_CH0OCV(base, value) (FTM_RMW_SWOCTRL(base, FTM_SWOCTRL_CH0OCV_MASK, FTM_SWOCTRL_CH0OCV(value)))</span></div><div class="line"><a name="l34742"></a><span class="lineno">34742</span>&#160;<span class="preprocessor">#define FTM_BWR_SWOCTRL_CH0OCV(base, value) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH0OCV_SHIFT) = (value))</span></div><div class="line"><a name="l34743"></a><span class="lineno">34743</span>&#160;</div><div class="line"><a name="l34754"></a><span class="lineno">34754</span>&#160;<span class="preprocessor">#define FTM_RD_SWOCTRL_CH1OCV(base) ((FTM_SWOCTRL_REG(base) &amp; FTM_SWOCTRL_CH1OCV_MASK) &gt;&gt; FTM_SWOCTRL_CH1OCV_SHIFT)</span></div><div class="line"><a name="l34755"></a><span class="lineno">34755</span>&#160;<span class="preprocessor">#define FTM_BRD_SWOCTRL_CH1OCV(base) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH1OCV_SHIFT))</span></div><div class="line"><a name="l34756"></a><span class="lineno">34756</span>&#160;</div><div class="line"><a name="l34758"></a><span class="lineno">34758</span>&#160;<span class="preprocessor">#define FTM_WR_SWOCTRL_CH1OCV(base, value) (FTM_RMW_SWOCTRL(base, FTM_SWOCTRL_CH1OCV_MASK, FTM_SWOCTRL_CH1OCV(value)))</span></div><div class="line"><a name="l34759"></a><span class="lineno">34759</span>&#160;<span class="preprocessor">#define FTM_BWR_SWOCTRL_CH1OCV(base, value) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH1OCV_SHIFT) = (value))</span></div><div class="line"><a name="l34760"></a><span class="lineno">34760</span>&#160;</div><div class="line"><a name="l34771"></a><span class="lineno">34771</span>&#160;<span class="preprocessor">#define FTM_RD_SWOCTRL_CH2OCV(base) ((FTM_SWOCTRL_REG(base) &amp; FTM_SWOCTRL_CH2OCV_MASK) &gt;&gt; FTM_SWOCTRL_CH2OCV_SHIFT)</span></div><div class="line"><a name="l34772"></a><span class="lineno">34772</span>&#160;<span class="preprocessor">#define FTM_BRD_SWOCTRL_CH2OCV(base) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH2OCV_SHIFT))</span></div><div class="line"><a name="l34773"></a><span class="lineno">34773</span>&#160;</div><div class="line"><a name="l34775"></a><span class="lineno">34775</span>&#160;<span class="preprocessor">#define FTM_WR_SWOCTRL_CH2OCV(base, value) (FTM_RMW_SWOCTRL(base, FTM_SWOCTRL_CH2OCV_MASK, FTM_SWOCTRL_CH2OCV(value)))</span></div><div class="line"><a name="l34776"></a><span class="lineno">34776</span>&#160;<span class="preprocessor">#define FTM_BWR_SWOCTRL_CH2OCV(base, value) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH2OCV_SHIFT) = (value))</span></div><div class="line"><a name="l34777"></a><span class="lineno">34777</span>&#160;</div><div class="line"><a name="l34788"></a><span class="lineno">34788</span>&#160;<span class="preprocessor">#define FTM_RD_SWOCTRL_CH3OCV(base) ((FTM_SWOCTRL_REG(base) &amp; FTM_SWOCTRL_CH3OCV_MASK) &gt;&gt; FTM_SWOCTRL_CH3OCV_SHIFT)</span></div><div class="line"><a name="l34789"></a><span class="lineno">34789</span>&#160;<span class="preprocessor">#define FTM_BRD_SWOCTRL_CH3OCV(base) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH3OCV_SHIFT))</span></div><div class="line"><a name="l34790"></a><span class="lineno">34790</span>&#160;</div><div class="line"><a name="l34792"></a><span class="lineno">34792</span>&#160;<span class="preprocessor">#define FTM_WR_SWOCTRL_CH3OCV(base, value) (FTM_RMW_SWOCTRL(base, FTM_SWOCTRL_CH3OCV_MASK, FTM_SWOCTRL_CH3OCV(value)))</span></div><div class="line"><a name="l34793"></a><span class="lineno">34793</span>&#160;<span class="preprocessor">#define FTM_BWR_SWOCTRL_CH3OCV(base, value) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH3OCV_SHIFT) = (value))</span></div><div class="line"><a name="l34794"></a><span class="lineno">34794</span>&#160;</div><div class="line"><a name="l34805"></a><span class="lineno">34805</span>&#160;<span class="preprocessor">#define FTM_RD_SWOCTRL_CH4OCV(base) ((FTM_SWOCTRL_REG(base) &amp; FTM_SWOCTRL_CH4OCV_MASK) &gt;&gt; FTM_SWOCTRL_CH4OCV_SHIFT)</span></div><div class="line"><a name="l34806"></a><span class="lineno">34806</span>&#160;<span class="preprocessor">#define FTM_BRD_SWOCTRL_CH4OCV(base) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH4OCV_SHIFT))</span></div><div class="line"><a name="l34807"></a><span class="lineno">34807</span>&#160;</div><div class="line"><a name="l34809"></a><span class="lineno">34809</span>&#160;<span class="preprocessor">#define FTM_WR_SWOCTRL_CH4OCV(base, value) (FTM_RMW_SWOCTRL(base, FTM_SWOCTRL_CH4OCV_MASK, FTM_SWOCTRL_CH4OCV(value)))</span></div><div class="line"><a name="l34810"></a><span class="lineno">34810</span>&#160;<span class="preprocessor">#define FTM_BWR_SWOCTRL_CH4OCV(base, value) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH4OCV_SHIFT) = (value))</span></div><div class="line"><a name="l34811"></a><span class="lineno">34811</span>&#160;</div><div class="line"><a name="l34822"></a><span class="lineno">34822</span>&#160;<span class="preprocessor">#define FTM_RD_SWOCTRL_CH5OCV(base) ((FTM_SWOCTRL_REG(base) &amp; FTM_SWOCTRL_CH5OCV_MASK) &gt;&gt; FTM_SWOCTRL_CH5OCV_SHIFT)</span></div><div class="line"><a name="l34823"></a><span class="lineno">34823</span>&#160;<span class="preprocessor">#define FTM_BRD_SWOCTRL_CH5OCV(base) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH5OCV_SHIFT))</span></div><div class="line"><a name="l34824"></a><span class="lineno">34824</span>&#160;</div><div class="line"><a name="l34826"></a><span class="lineno">34826</span>&#160;<span class="preprocessor">#define FTM_WR_SWOCTRL_CH5OCV(base, value) (FTM_RMW_SWOCTRL(base, FTM_SWOCTRL_CH5OCV_MASK, FTM_SWOCTRL_CH5OCV(value)))</span></div><div class="line"><a name="l34827"></a><span class="lineno">34827</span>&#160;<span class="preprocessor">#define FTM_BWR_SWOCTRL_CH5OCV(base, value) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH5OCV_SHIFT) = (value))</span></div><div class="line"><a name="l34828"></a><span class="lineno">34828</span>&#160;</div><div class="line"><a name="l34839"></a><span class="lineno">34839</span>&#160;<span class="preprocessor">#define FTM_RD_SWOCTRL_CH6OCV(base) ((FTM_SWOCTRL_REG(base) &amp; FTM_SWOCTRL_CH6OCV_MASK) &gt;&gt; FTM_SWOCTRL_CH6OCV_SHIFT)</span></div><div class="line"><a name="l34840"></a><span class="lineno">34840</span>&#160;<span class="preprocessor">#define FTM_BRD_SWOCTRL_CH6OCV(base) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH6OCV_SHIFT))</span></div><div class="line"><a name="l34841"></a><span class="lineno">34841</span>&#160;</div><div class="line"><a name="l34843"></a><span class="lineno">34843</span>&#160;<span class="preprocessor">#define FTM_WR_SWOCTRL_CH6OCV(base, value) (FTM_RMW_SWOCTRL(base, FTM_SWOCTRL_CH6OCV_MASK, FTM_SWOCTRL_CH6OCV(value)))</span></div><div class="line"><a name="l34844"></a><span class="lineno">34844</span>&#160;<span class="preprocessor">#define FTM_BWR_SWOCTRL_CH6OCV(base, value) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH6OCV_SHIFT) = (value))</span></div><div class="line"><a name="l34845"></a><span class="lineno">34845</span>&#160;</div><div class="line"><a name="l34856"></a><span class="lineno">34856</span>&#160;<span class="preprocessor">#define FTM_RD_SWOCTRL_CH7OCV(base) ((FTM_SWOCTRL_REG(base) &amp; FTM_SWOCTRL_CH7OCV_MASK) &gt;&gt; FTM_SWOCTRL_CH7OCV_SHIFT)</span></div><div class="line"><a name="l34857"></a><span class="lineno">34857</span>&#160;<span class="preprocessor">#define FTM_BRD_SWOCTRL_CH7OCV(base) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH7OCV_SHIFT))</span></div><div class="line"><a name="l34858"></a><span class="lineno">34858</span>&#160;</div><div class="line"><a name="l34860"></a><span class="lineno">34860</span>&#160;<span class="preprocessor">#define FTM_WR_SWOCTRL_CH7OCV(base, value) (FTM_RMW_SWOCTRL(base, FTM_SWOCTRL_CH7OCV_MASK, FTM_SWOCTRL_CH7OCV(value)))</span></div><div class="line"><a name="l34861"></a><span class="lineno">34861</span>&#160;<span class="preprocessor">#define FTM_BWR_SWOCTRL_CH7OCV(base, value) (BITBAND_ACCESS32(&amp;FTM_SWOCTRL_REG(base), FTM_SWOCTRL_CH7OCV_SHIFT) = (value))</span></div><div class="line"><a name="l34862"></a><span class="lineno">34862</span>&#160;</div><div class="line"><a name="l34882"></a><span class="lineno">34882</span>&#160;<span class="preprocessor">#define FTM_RD_PWMLOAD(base)     (FTM_PWMLOAD_REG(base))</span></div><div class="line"><a name="l34883"></a><span class="lineno">34883</span>&#160;<span class="preprocessor">#define FTM_WR_PWMLOAD(base, value) (FTM_PWMLOAD_REG(base) = (value))</span></div><div class="line"><a name="l34884"></a><span class="lineno">34884</span>&#160;<span class="preprocessor">#define FTM_RMW_PWMLOAD(base, mask, value) (FTM_WR_PWMLOAD(base, (FTM_RD_PWMLOAD(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l34885"></a><span class="lineno">34885</span>&#160;<span class="preprocessor">#define FTM_SET_PWMLOAD(base, value) (FTM_WR_PWMLOAD(base, FTM_RD_PWMLOAD(base) |  (value)))</span></div><div class="line"><a name="l34886"></a><span class="lineno">34886</span>&#160;<span class="preprocessor">#define FTM_CLR_PWMLOAD(base, value) (FTM_WR_PWMLOAD(base, FTM_RD_PWMLOAD(base) &amp; ~(value)))</span></div><div class="line"><a name="l34887"></a><span class="lineno">34887</span>&#160;<span class="preprocessor">#define FTM_TOG_PWMLOAD(base, value) (FTM_WR_PWMLOAD(base, FTM_RD_PWMLOAD(base) ^  (value)))</span></div><div class="line"><a name="l34888"></a><span class="lineno">34888</span>&#160;</div><div class="line"><a name="l34890"></a><span class="lineno">34890</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l34891"></a><span class="lineno">34891</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_PWMLOAD bitfields</span></div><div class="line"><a name="l34892"></a><span class="lineno">34892</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l34893"></a><span class="lineno">34893</span>&#160;</div><div class="line"><a name="l34903"></a><span class="lineno">34903</span>&#160;<span class="preprocessor">#define FTM_RD_PWMLOAD_CH0SEL(base) ((FTM_PWMLOAD_REG(base) &amp; FTM_PWMLOAD_CH0SEL_MASK) &gt;&gt; FTM_PWMLOAD_CH0SEL_SHIFT)</span></div><div class="line"><a name="l34904"></a><span class="lineno">34904</span>&#160;<span class="preprocessor">#define FTM_BRD_PWMLOAD_CH0SEL(base) (BITBAND_ACCESS32(&amp;FTM_PWMLOAD_REG(base), FTM_PWMLOAD_CH0SEL_SHIFT))</span></div><div class="line"><a name="l34905"></a><span class="lineno">34905</span>&#160;</div><div class="line"><a name="l34907"></a><span class="lineno">34907</span>&#160;<span class="preprocessor">#define FTM_WR_PWMLOAD_CH0SEL(base, value) (FTM_RMW_PWMLOAD(base, FTM_PWMLOAD_CH0SEL_MASK, FTM_PWMLOAD_CH0SEL(value)))</span></div><div class="line"><a name="l34908"></a><span class="lineno">34908</span>&#160;<span class="preprocessor">#define FTM_BWR_PWMLOAD_CH0SEL(base, value) (BITBAND_ACCESS32(&amp;FTM_PWMLOAD_REG(base), FTM_PWMLOAD_CH0SEL_SHIFT) = (value))</span></div><div class="line"><a name="l34909"></a><span class="lineno">34909</span>&#160;</div><div class="line"><a name="l34920"></a><span class="lineno">34920</span>&#160;<span class="preprocessor">#define FTM_RD_PWMLOAD_CH1SEL(base) ((FTM_PWMLOAD_REG(base) &amp; FTM_PWMLOAD_CH1SEL_MASK) &gt;&gt; FTM_PWMLOAD_CH1SEL_SHIFT)</span></div><div class="line"><a name="l34921"></a><span class="lineno">34921</span>&#160;<span class="preprocessor">#define FTM_BRD_PWMLOAD_CH1SEL(base) (BITBAND_ACCESS32(&amp;FTM_PWMLOAD_REG(base), FTM_PWMLOAD_CH1SEL_SHIFT))</span></div><div class="line"><a name="l34922"></a><span class="lineno">34922</span>&#160;</div><div class="line"><a name="l34924"></a><span class="lineno">34924</span>&#160;<span class="preprocessor">#define FTM_WR_PWMLOAD_CH1SEL(base, value) (FTM_RMW_PWMLOAD(base, FTM_PWMLOAD_CH1SEL_MASK, FTM_PWMLOAD_CH1SEL(value)))</span></div><div class="line"><a name="l34925"></a><span class="lineno">34925</span>&#160;<span class="preprocessor">#define FTM_BWR_PWMLOAD_CH1SEL(base, value) (BITBAND_ACCESS32(&amp;FTM_PWMLOAD_REG(base), FTM_PWMLOAD_CH1SEL_SHIFT) = (value))</span></div><div class="line"><a name="l34926"></a><span class="lineno">34926</span>&#160;</div><div class="line"><a name="l34937"></a><span class="lineno">34937</span>&#160;<span class="preprocessor">#define FTM_RD_PWMLOAD_CH2SEL(base) ((FTM_PWMLOAD_REG(base) &amp; FTM_PWMLOAD_CH2SEL_MASK) &gt;&gt; FTM_PWMLOAD_CH2SEL_SHIFT)</span></div><div class="line"><a name="l34938"></a><span class="lineno">34938</span>&#160;<span class="preprocessor">#define FTM_BRD_PWMLOAD_CH2SEL(base) (BITBAND_ACCESS32(&amp;FTM_PWMLOAD_REG(base), FTM_PWMLOAD_CH2SEL_SHIFT))</span></div><div class="line"><a name="l34939"></a><span class="lineno">34939</span>&#160;</div><div class="line"><a name="l34941"></a><span class="lineno">34941</span>&#160;<span class="preprocessor">#define FTM_WR_PWMLOAD_CH2SEL(base, value) (FTM_RMW_PWMLOAD(base, FTM_PWMLOAD_CH2SEL_MASK, FTM_PWMLOAD_CH2SEL(value)))</span></div><div class="line"><a name="l34942"></a><span class="lineno">34942</span>&#160;<span class="preprocessor">#define FTM_BWR_PWMLOAD_CH2SEL(base, value) (BITBAND_ACCESS32(&amp;FTM_PWMLOAD_REG(base), FTM_PWMLOAD_CH2SEL_SHIFT) = (value))</span></div><div class="line"><a name="l34943"></a><span class="lineno">34943</span>&#160;</div><div class="line"><a name="l34954"></a><span class="lineno">34954</span>&#160;<span class="preprocessor">#define FTM_RD_PWMLOAD_CH3SEL(base) ((FTM_PWMLOAD_REG(base) &amp; FTM_PWMLOAD_CH3SEL_MASK) &gt;&gt; FTM_PWMLOAD_CH3SEL_SHIFT)</span></div><div class="line"><a name="l34955"></a><span class="lineno">34955</span>&#160;<span class="preprocessor">#define FTM_BRD_PWMLOAD_CH3SEL(base) (BITBAND_ACCESS32(&amp;FTM_PWMLOAD_REG(base), FTM_PWMLOAD_CH3SEL_SHIFT))</span></div><div class="line"><a name="l34956"></a><span class="lineno">34956</span>&#160;</div><div class="line"><a name="l34958"></a><span class="lineno">34958</span>&#160;<span class="preprocessor">#define FTM_WR_PWMLOAD_CH3SEL(base, value) (FTM_RMW_PWMLOAD(base, FTM_PWMLOAD_CH3SEL_MASK, FTM_PWMLOAD_CH3SEL(value)))</span></div><div class="line"><a name="l34959"></a><span class="lineno">34959</span>&#160;<span class="preprocessor">#define FTM_BWR_PWMLOAD_CH3SEL(base, value) (BITBAND_ACCESS32(&amp;FTM_PWMLOAD_REG(base), FTM_PWMLOAD_CH3SEL_SHIFT) = (value))</span></div><div class="line"><a name="l34960"></a><span class="lineno">34960</span>&#160;</div><div class="line"><a name="l34971"></a><span class="lineno">34971</span>&#160;<span class="preprocessor">#define FTM_RD_PWMLOAD_CH4SEL(base) ((FTM_PWMLOAD_REG(base) &amp; FTM_PWMLOAD_CH4SEL_MASK) &gt;&gt; FTM_PWMLOAD_CH4SEL_SHIFT)</span></div><div class="line"><a name="l34972"></a><span class="lineno">34972</span>&#160;<span class="preprocessor">#define FTM_BRD_PWMLOAD_CH4SEL(base) (BITBAND_ACCESS32(&amp;FTM_PWMLOAD_REG(base), FTM_PWMLOAD_CH4SEL_SHIFT))</span></div><div class="line"><a name="l34973"></a><span class="lineno">34973</span>&#160;</div><div class="line"><a name="l34975"></a><span class="lineno">34975</span>&#160;<span class="preprocessor">#define FTM_WR_PWMLOAD_CH4SEL(base, value) (FTM_RMW_PWMLOAD(base, FTM_PWMLOAD_CH4SEL_MASK, FTM_PWMLOAD_CH4SEL(value)))</span></div><div class="line"><a name="l34976"></a><span class="lineno">34976</span>&#160;<span class="preprocessor">#define FTM_BWR_PWMLOAD_CH4SEL(base, value) (BITBAND_ACCESS32(&amp;FTM_PWMLOAD_REG(base), FTM_PWMLOAD_CH4SEL_SHIFT) = (value))</span></div><div class="line"><a name="l34977"></a><span class="lineno">34977</span>&#160;</div><div class="line"><a name="l34988"></a><span class="lineno">34988</span>&#160;<span class="preprocessor">#define FTM_RD_PWMLOAD_CH5SEL(base) ((FTM_PWMLOAD_REG(base) &amp; FTM_PWMLOAD_CH5SEL_MASK) &gt;&gt; FTM_PWMLOAD_CH5SEL_SHIFT)</span></div><div class="line"><a name="l34989"></a><span class="lineno">34989</span>&#160;<span class="preprocessor">#define FTM_BRD_PWMLOAD_CH5SEL(base) (BITBAND_ACCESS32(&amp;FTM_PWMLOAD_REG(base), FTM_PWMLOAD_CH5SEL_SHIFT))</span></div><div class="line"><a name="l34990"></a><span class="lineno">34990</span>&#160;</div><div class="line"><a name="l34992"></a><span class="lineno">34992</span>&#160;<span class="preprocessor">#define FTM_WR_PWMLOAD_CH5SEL(base, value) (FTM_RMW_PWMLOAD(base, FTM_PWMLOAD_CH5SEL_MASK, FTM_PWMLOAD_CH5SEL(value)))</span></div><div class="line"><a name="l34993"></a><span class="lineno">34993</span>&#160;<span class="preprocessor">#define FTM_BWR_PWMLOAD_CH5SEL(base, value) (BITBAND_ACCESS32(&amp;FTM_PWMLOAD_REG(base), FTM_PWMLOAD_CH5SEL_SHIFT) = (value))</span></div><div class="line"><a name="l34994"></a><span class="lineno">34994</span>&#160;</div><div class="line"><a name="l35005"></a><span class="lineno">35005</span>&#160;<span class="preprocessor">#define FTM_RD_PWMLOAD_CH6SEL(base) ((FTM_PWMLOAD_REG(base) &amp; FTM_PWMLOAD_CH6SEL_MASK) &gt;&gt; FTM_PWMLOAD_CH6SEL_SHIFT)</span></div><div class="line"><a name="l35006"></a><span class="lineno">35006</span>&#160;<span class="preprocessor">#define FTM_BRD_PWMLOAD_CH6SEL(base) (BITBAND_ACCESS32(&amp;FTM_PWMLOAD_REG(base), FTM_PWMLOAD_CH6SEL_SHIFT))</span></div><div class="line"><a name="l35007"></a><span class="lineno">35007</span>&#160;</div><div class="line"><a name="l35009"></a><span class="lineno">35009</span>&#160;<span class="preprocessor">#define FTM_WR_PWMLOAD_CH6SEL(base, value) (FTM_RMW_PWMLOAD(base, FTM_PWMLOAD_CH6SEL_MASK, FTM_PWMLOAD_CH6SEL(value)))</span></div><div class="line"><a name="l35010"></a><span class="lineno">35010</span>&#160;<span class="preprocessor">#define FTM_BWR_PWMLOAD_CH6SEL(base, value) (BITBAND_ACCESS32(&amp;FTM_PWMLOAD_REG(base), FTM_PWMLOAD_CH6SEL_SHIFT) = (value))</span></div><div class="line"><a name="l35011"></a><span class="lineno">35011</span>&#160;</div><div class="line"><a name="l35022"></a><span class="lineno">35022</span>&#160;<span class="preprocessor">#define FTM_RD_PWMLOAD_CH7SEL(base) ((FTM_PWMLOAD_REG(base) &amp; FTM_PWMLOAD_CH7SEL_MASK) &gt;&gt; FTM_PWMLOAD_CH7SEL_SHIFT)</span></div><div class="line"><a name="l35023"></a><span class="lineno">35023</span>&#160;<span class="preprocessor">#define FTM_BRD_PWMLOAD_CH7SEL(base) (BITBAND_ACCESS32(&amp;FTM_PWMLOAD_REG(base), FTM_PWMLOAD_CH7SEL_SHIFT))</span></div><div class="line"><a name="l35024"></a><span class="lineno">35024</span>&#160;</div><div class="line"><a name="l35026"></a><span class="lineno">35026</span>&#160;<span class="preprocessor">#define FTM_WR_PWMLOAD_CH7SEL(base, value) (FTM_RMW_PWMLOAD(base, FTM_PWMLOAD_CH7SEL_MASK, FTM_PWMLOAD_CH7SEL(value)))</span></div><div class="line"><a name="l35027"></a><span class="lineno">35027</span>&#160;<span class="preprocessor">#define FTM_BWR_PWMLOAD_CH7SEL(base, value) (BITBAND_ACCESS32(&amp;FTM_PWMLOAD_REG(base), FTM_PWMLOAD_CH7SEL_SHIFT) = (value))</span></div><div class="line"><a name="l35028"></a><span class="lineno">35028</span>&#160;</div><div class="line"><a name="l35042"></a><span class="lineno">35042</span>&#160;<span class="preprocessor">#define FTM_RD_PWMLOAD_LDOK(base) ((FTM_PWMLOAD_REG(base) &amp; FTM_PWMLOAD_LDOK_MASK) &gt;&gt; FTM_PWMLOAD_LDOK_SHIFT)</span></div><div class="line"><a name="l35043"></a><span class="lineno">35043</span>&#160;<span class="preprocessor">#define FTM_BRD_PWMLOAD_LDOK(base) (BITBAND_ACCESS32(&amp;FTM_PWMLOAD_REG(base), FTM_PWMLOAD_LDOK_SHIFT))</span></div><div class="line"><a name="l35044"></a><span class="lineno">35044</span>&#160;</div><div class="line"><a name="l35046"></a><span class="lineno">35046</span>&#160;<span class="preprocessor">#define FTM_WR_PWMLOAD_LDOK(base, value) (FTM_RMW_PWMLOAD(base, FTM_PWMLOAD_LDOK_MASK, FTM_PWMLOAD_LDOK(value)))</span></div><div class="line"><a name="l35047"></a><span class="lineno">35047</span>&#160;<span class="preprocessor">#define FTM_BWR_PWMLOAD_LDOK(base, value) (BITBAND_ACCESS32(&amp;FTM_PWMLOAD_REG(base), FTM_PWMLOAD_LDOK_SHIFT) = (value))</span></div><div class="line"><a name="l35048"></a><span class="lineno">35048</span>&#160;</div><div class="line"><a name="l35050"></a><span class="lineno">35050</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l35051"></a><span class="lineno">35051</span>&#160;<span class="comment"> * MK64F12 GPIO</span></div><div class="line"><a name="l35052"></a><span class="lineno">35052</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l35053"></a><span class="lineno">35053</span>&#160;<span class="comment"> * General Purpose Input/Output</span></div><div class="line"><a name="l35054"></a><span class="lineno">35054</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l35055"></a><span class="lineno">35055</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l35056"></a><span class="lineno">35056</span>&#160;<span class="comment"> * - GPIO_PDOR - Port Data Output Register</span></div><div class="line"><a name="l35057"></a><span class="lineno">35057</span>&#160;<span class="comment"> * - GPIO_PSOR - Port Set Output Register</span></div><div class="line"><a name="l35058"></a><span class="lineno">35058</span>&#160;<span class="comment"> * - GPIO_PCOR - Port Clear Output Register</span></div><div class="line"><a name="l35059"></a><span class="lineno">35059</span>&#160;<span class="comment"> * - GPIO_PTOR - Port Toggle Output Register</span></div><div class="line"><a name="l35060"></a><span class="lineno">35060</span>&#160;<span class="comment"> * - GPIO_PDIR - Port Data Input Register</span></div><div class="line"><a name="l35061"></a><span class="lineno">35061</span>&#160;<span class="comment"> * - GPIO_PDDR - Port Data Direction Register</span></div><div class="line"><a name="l35062"></a><span class="lineno">35062</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l35063"></a><span class="lineno">35063</span>&#160;</div><div class="line"><a name="l35064"></a><span class="lineno">35064</span>&#160;<span class="preprocessor">#define GPIO_INSTANCE_COUNT (5U) </span></div><div class="line"><a name="l35065"></a><span class="lineno">35065</span>&#160;<span class="preprocessor">#define GPIOA_IDX (0U) </span></div><div class="line"><a name="l35066"></a><span class="lineno">35066</span>&#160;<span class="preprocessor">#define GPIOB_IDX (1U) </span></div><div class="line"><a name="l35067"></a><span class="lineno">35067</span>&#160;<span class="preprocessor">#define GPIOC_IDX (2U) </span></div><div class="line"><a name="l35068"></a><span class="lineno">35068</span>&#160;<span class="preprocessor">#define GPIOD_IDX (3U) </span></div><div class="line"><a name="l35069"></a><span class="lineno">35069</span>&#160;<span class="preprocessor">#define GPIOE_IDX (4U) </span></div><div class="line"><a name="l35089"></a><span class="lineno">35089</span>&#160;<span class="preprocessor">#define GPIO_RD_PDOR(base)       (GPIO_PDOR_REG(base))</span></div><div class="line"><a name="l35090"></a><span class="lineno">35090</span>&#160;<span class="preprocessor">#define GPIO_WR_PDOR(base, value) (GPIO_PDOR_REG(base) = (value))</span></div><div class="line"><a name="l35091"></a><span class="lineno">35091</span>&#160;<span class="preprocessor">#define GPIO_RMW_PDOR(base, mask, value) (GPIO_WR_PDOR(base, (GPIO_RD_PDOR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l35092"></a><span class="lineno">35092</span>&#160;<span class="preprocessor">#define GPIO_SET_PDOR(base, value) (GPIO_WR_PDOR(base, GPIO_RD_PDOR(base) |  (value)))</span></div><div class="line"><a name="l35093"></a><span class="lineno">35093</span>&#160;<span class="preprocessor">#define GPIO_CLR_PDOR(base, value) (GPIO_WR_PDOR(base, GPIO_RD_PDOR(base) &amp; ~(value)))</span></div><div class="line"><a name="l35094"></a><span class="lineno">35094</span>&#160;<span class="preprocessor">#define GPIO_TOG_PDOR(base, value) (GPIO_WR_PDOR(base, GPIO_RD_PDOR(base) ^  (value)))</span></div><div class="line"><a name="l35095"></a><span class="lineno">35095</span>&#160;</div><div class="line"><a name="l35112"></a><span class="lineno">35112</span>&#160;<span class="preprocessor">#define GPIO_RD_PSOR(base)       (GPIO_PSOR_REG(base))</span></div><div class="line"><a name="l35113"></a><span class="lineno">35113</span>&#160;<span class="preprocessor">#define GPIO_WR_PSOR(base, value) (GPIO_PSOR_REG(base) = (value))</span></div><div class="line"><a name="l35114"></a><span class="lineno">35114</span>&#160;<span class="preprocessor">#define GPIO_RMW_PSOR(base, mask, value) (GPIO_WR_PSOR(base, (GPIO_RD_PSOR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l35115"></a><span class="lineno">35115</span>&#160;</div><div class="line"><a name="l35132"></a><span class="lineno">35132</span>&#160;<span class="preprocessor">#define GPIO_RD_PCOR(base)       (GPIO_PCOR_REG(base))</span></div><div class="line"><a name="l35133"></a><span class="lineno">35133</span>&#160;<span class="preprocessor">#define GPIO_WR_PCOR(base, value) (GPIO_PCOR_REG(base) = (value))</span></div><div class="line"><a name="l35134"></a><span class="lineno">35134</span>&#160;<span class="preprocessor">#define GPIO_RMW_PCOR(base, mask, value) (GPIO_WR_PCOR(base, (GPIO_RD_PCOR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l35135"></a><span class="lineno">35135</span>&#160;</div><div class="line"><a name="l35150"></a><span class="lineno">35150</span>&#160;<span class="preprocessor">#define GPIO_RD_PTOR(base)       (GPIO_PTOR_REG(base))</span></div><div class="line"><a name="l35151"></a><span class="lineno">35151</span>&#160;<span class="preprocessor">#define GPIO_WR_PTOR(base, value) (GPIO_PTOR_REG(base) = (value))</span></div><div class="line"><a name="l35152"></a><span class="lineno">35152</span>&#160;<span class="preprocessor">#define GPIO_RMW_PTOR(base, mask, value) (GPIO_WR_PTOR(base, (GPIO_RD_PTOR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l35153"></a><span class="lineno">35153</span>&#160;</div><div class="line"><a name="l35172"></a><span class="lineno">35172</span>&#160;<span class="preprocessor">#define GPIO_RD_PDIR(base)       (GPIO_PDIR_REG(base))</span></div><div class="line"><a name="l35173"></a><span class="lineno">35173</span>&#160;</div><div class="line"><a name="l35190"></a><span class="lineno">35190</span>&#160;<span class="preprocessor">#define GPIO_RD_PDDR(base)       (GPIO_PDDR_REG(base))</span></div><div class="line"><a name="l35191"></a><span class="lineno">35191</span>&#160;<span class="preprocessor">#define GPIO_WR_PDDR(base, value) (GPIO_PDDR_REG(base) = (value))</span></div><div class="line"><a name="l35192"></a><span class="lineno">35192</span>&#160;<span class="preprocessor">#define GPIO_RMW_PDDR(base, mask, value) (GPIO_WR_PDDR(base, (GPIO_RD_PDDR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l35193"></a><span class="lineno">35193</span>&#160;<span class="preprocessor">#define GPIO_SET_PDDR(base, value) (GPIO_WR_PDDR(base, GPIO_RD_PDDR(base) |  (value)))</span></div><div class="line"><a name="l35194"></a><span class="lineno">35194</span>&#160;<span class="preprocessor">#define GPIO_CLR_PDDR(base, value) (GPIO_WR_PDDR(base, GPIO_RD_PDDR(base) &amp; ~(value)))</span></div><div class="line"><a name="l35195"></a><span class="lineno">35195</span>&#160;<span class="preprocessor">#define GPIO_TOG_PDDR(base, value) (GPIO_WR_PDDR(base, GPIO_RD_PDDR(base) ^  (value)))</span></div><div class="line"><a name="l35196"></a><span class="lineno">35196</span>&#160;</div><div class="line"><a name="l35198"></a><span class="lineno">35198</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l35199"></a><span class="lineno">35199</span>&#160;<span class="comment"> * MK64F12 I2C</span></div><div class="line"><a name="l35200"></a><span class="lineno">35200</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l35201"></a><span class="lineno">35201</span>&#160;<span class="comment"> * Inter-Integrated Circuit</span></div><div class="line"><a name="l35202"></a><span class="lineno">35202</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l35203"></a><span class="lineno">35203</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l35204"></a><span class="lineno">35204</span>&#160;<span class="comment"> * - I2C_A1 - I2C Address Register 1</span></div><div class="line"><a name="l35205"></a><span class="lineno">35205</span>&#160;<span class="comment"> * - I2C_F - I2C Frequency Divider register</span></div><div class="line"><a name="l35206"></a><span class="lineno">35206</span>&#160;<span class="comment"> * - I2C_C1 - I2C Control Register 1</span></div><div class="line"><a name="l35207"></a><span class="lineno">35207</span>&#160;<span class="comment"> * - I2C_S - I2C Status register</span></div><div class="line"><a name="l35208"></a><span class="lineno">35208</span>&#160;<span class="comment"> * - I2C_D - I2C Data I/O register</span></div><div class="line"><a name="l35209"></a><span class="lineno">35209</span>&#160;<span class="comment"> * - I2C_C2 - I2C Control Register 2</span></div><div class="line"><a name="l35210"></a><span class="lineno">35210</span>&#160;<span class="comment"> * - I2C_FLT - I2C Programmable Input Glitch Filter register</span></div><div class="line"><a name="l35211"></a><span class="lineno">35211</span>&#160;<span class="comment"> * - I2C_RA - I2C Range Address register</span></div><div class="line"><a name="l35212"></a><span class="lineno">35212</span>&#160;<span class="comment"> * - I2C_SMB - I2C SMBus Control and Status register</span></div><div class="line"><a name="l35213"></a><span class="lineno">35213</span>&#160;<span class="comment"> * - I2C_A2 - I2C Address Register 2</span></div><div class="line"><a name="l35214"></a><span class="lineno">35214</span>&#160;<span class="comment"> * - I2C_SLTH - I2C SCL Low Timeout Register High</span></div><div class="line"><a name="l35215"></a><span class="lineno">35215</span>&#160;<span class="comment"> * - I2C_SLTL - I2C SCL Low Timeout Register Low</span></div><div class="line"><a name="l35216"></a><span class="lineno">35216</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l35217"></a><span class="lineno">35217</span>&#160;</div><div class="line"><a name="l35218"></a><span class="lineno">35218</span>&#160;<span class="preprocessor">#define I2C_INSTANCE_COUNT (3U) </span></div><div class="line"><a name="l35219"></a><span class="lineno">35219</span>&#160;<span class="preprocessor">#define I2C0_IDX (0U) </span></div><div class="line"><a name="l35220"></a><span class="lineno">35220</span>&#160;<span class="preprocessor">#define I2C1_IDX (1U) </span></div><div class="line"><a name="l35221"></a><span class="lineno">35221</span>&#160;<span class="preprocessor">#define I2C2_IDX (2U) </span></div><div class="line"><a name="l35238"></a><span class="lineno">35238</span>&#160;<span class="preprocessor">#define I2C_RD_A1(base)          (I2C_A1_REG(base))</span></div><div class="line"><a name="l35239"></a><span class="lineno">35239</span>&#160;<span class="preprocessor">#define I2C_WR_A1(base, value)   (I2C_A1_REG(base) = (value))</span></div><div class="line"><a name="l35240"></a><span class="lineno">35240</span>&#160;<span class="preprocessor">#define I2C_RMW_A1(base, mask, value) (I2C_WR_A1(base, (I2C_RD_A1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l35241"></a><span class="lineno">35241</span>&#160;<span class="preprocessor">#define I2C_SET_A1(base, value)  (I2C_WR_A1(base, I2C_RD_A1(base) |  (value)))</span></div><div class="line"><a name="l35242"></a><span class="lineno">35242</span>&#160;<span class="preprocessor">#define I2C_CLR_A1(base, value)  (I2C_WR_A1(base, I2C_RD_A1(base) &amp; ~(value)))</span></div><div class="line"><a name="l35243"></a><span class="lineno">35243</span>&#160;<span class="preprocessor">#define I2C_TOG_A1(base, value)  (I2C_WR_A1(base, I2C_RD_A1(base) ^  (value)))</span></div><div class="line"><a name="l35244"></a><span class="lineno">35244</span>&#160;</div><div class="line"><a name="l35246"></a><span class="lineno">35246</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l35247"></a><span class="lineno">35247</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2C_A1 bitfields</span></div><div class="line"><a name="l35248"></a><span class="lineno">35248</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l35249"></a><span class="lineno">35249</span>&#160;</div><div class="line"><a name="l35259"></a><span class="lineno">35259</span>&#160;<span class="preprocessor">#define I2C_RD_A1_AD(base)   ((I2C_A1_REG(base) &amp; I2C_A1_AD_MASK) &gt;&gt; I2C_A1_AD_SHIFT)</span></div><div class="line"><a name="l35260"></a><span class="lineno">35260</span>&#160;<span class="preprocessor">#define I2C_BRD_A1_AD(base)  (I2C_RD_A1_AD(base))</span></div><div class="line"><a name="l35261"></a><span class="lineno">35261</span>&#160;</div><div class="line"><a name="l35263"></a><span class="lineno">35263</span>&#160;<span class="preprocessor">#define I2C_WR_A1_AD(base, value) (I2C_RMW_A1(base, I2C_A1_AD_MASK, I2C_A1_AD(value)))</span></div><div class="line"><a name="l35264"></a><span class="lineno">35264</span>&#160;<span class="preprocessor">#define I2C_BWR_A1_AD(base, value) (I2C_WR_A1_AD(base, value))</span></div><div class="line"><a name="l35265"></a><span class="lineno">35265</span>&#160;</div><div class="line"><a name="l35280"></a><span class="lineno">35280</span>&#160;<span class="preprocessor">#define I2C_RD_F(base)           (I2C_F_REG(base))</span></div><div class="line"><a name="l35281"></a><span class="lineno">35281</span>&#160;<span class="preprocessor">#define I2C_WR_F(base, value)    (I2C_F_REG(base) = (value))</span></div><div class="line"><a name="l35282"></a><span class="lineno">35282</span>&#160;<span class="preprocessor">#define I2C_RMW_F(base, mask, value) (I2C_WR_F(base, (I2C_RD_F(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l35283"></a><span class="lineno">35283</span>&#160;<span class="preprocessor">#define I2C_SET_F(base, value)   (I2C_WR_F(base, I2C_RD_F(base) |  (value)))</span></div><div class="line"><a name="l35284"></a><span class="lineno">35284</span>&#160;<span class="preprocessor">#define I2C_CLR_F(base, value)   (I2C_WR_F(base, I2C_RD_F(base) &amp; ~(value)))</span></div><div class="line"><a name="l35285"></a><span class="lineno">35285</span>&#160;<span class="preprocessor">#define I2C_TOG_F(base, value)   (I2C_WR_F(base, I2C_RD_F(base) ^  (value)))</span></div><div class="line"><a name="l35286"></a><span class="lineno">35286</span>&#160;</div><div class="line"><a name="l35288"></a><span class="lineno">35288</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l35289"></a><span class="lineno">35289</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2C_F bitfields</span></div><div class="line"><a name="l35290"></a><span class="lineno">35290</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l35291"></a><span class="lineno">35291</span>&#160;</div><div class="line"><a name="l35317"></a><span class="lineno">35317</span>&#160;<span class="preprocessor">#define I2C_RD_F_ICR(base)   ((I2C_F_REG(base) &amp; I2C_F_ICR_MASK) &gt;&gt; I2C_F_ICR_SHIFT)</span></div><div class="line"><a name="l35318"></a><span class="lineno">35318</span>&#160;<span class="preprocessor">#define I2C_BRD_F_ICR(base)  (I2C_RD_F_ICR(base))</span></div><div class="line"><a name="l35319"></a><span class="lineno">35319</span>&#160;</div><div class="line"><a name="l35321"></a><span class="lineno">35321</span>&#160;<span class="preprocessor">#define I2C_WR_F_ICR(base, value) (I2C_RMW_F(base, I2C_F_ICR_MASK, I2C_F_ICR(value)))</span></div><div class="line"><a name="l35322"></a><span class="lineno">35322</span>&#160;<span class="preprocessor">#define I2C_BWR_F_ICR(base, value) (I2C_WR_F_ICR(base, value))</span></div><div class="line"><a name="l35323"></a><span class="lineno">35323</span>&#160;</div><div class="line"><a name="l35339"></a><span class="lineno">35339</span>&#160;<span class="preprocessor">#define I2C_RD_F_MULT(base)  ((I2C_F_REG(base) &amp; I2C_F_MULT_MASK) &gt;&gt; I2C_F_MULT_SHIFT)</span></div><div class="line"><a name="l35340"></a><span class="lineno">35340</span>&#160;<span class="preprocessor">#define I2C_BRD_F_MULT(base) (I2C_RD_F_MULT(base))</span></div><div class="line"><a name="l35341"></a><span class="lineno">35341</span>&#160;</div><div class="line"><a name="l35343"></a><span class="lineno">35343</span>&#160;<span class="preprocessor">#define I2C_WR_F_MULT(base, value) (I2C_RMW_F(base, I2C_F_MULT_MASK, I2C_F_MULT(value)))</span></div><div class="line"><a name="l35344"></a><span class="lineno">35344</span>&#160;<span class="preprocessor">#define I2C_BWR_F_MULT(base, value) (I2C_WR_F_MULT(base, value))</span></div><div class="line"><a name="l35345"></a><span class="lineno">35345</span>&#160;</div><div class="line"><a name="l35360"></a><span class="lineno">35360</span>&#160;<span class="preprocessor">#define I2C_RD_C1(base)          (I2C_C1_REG(base))</span></div><div class="line"><a name="l35361"></a><span class="lineno">35361</span>&#160;<span class="preprocessor">#define I2C_WR_C1(base, value)   (I2C_C1_REG(base) = (value))</span></div><div class="line"><a name="l35362"></a><span class="lineno">35362</span>&#160;<span class="preprocessor">#define I2C_RMW_C1(base, mask, value) (I2C_WR_C1(base, (I2C_RD_C1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l35363"></a><span class="lineno">35363</span>&#160;<span class="preprocessor">#define I2C_SET_C1(base, value)  (I2C_WR_C1(base, I2C_RD_C1(base) |  (value)))</span></div><div class="line"><a name="l35364"></a><span class="lineno">35364</span>&#160;<span class="preprocessor">#define I2C_CLR_C1(base, value)  (I2C_WR_C1(base, I2C_RD_C1(base) &amp; ~(value)))</span></div><div class="line"><a name="l35365"></a><span class="lineno">35365</span>&#160;<span class="preprocessor">#define I2C_TOG_C1(base, value)  (I2C_WR_C1(base, I2C_RD_C1(base) ^  (value)))</span></div><div class="line"><a name="l35366"></a><span class="lineno">35366</span>&#160;</div><div class="line"><a name="l35368"></a><span class="lineno">35368</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l35369"></a><span class="lineno">35369</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2C_C1 bitfields</span></div><div class="line"><a name="l35370"></a><span class="lineno">35370</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l35371"></a><span class="lineno">35371</span>&#160;</div><div class="line"><a name="l35392"></a><span class="lineno">35392</span>&#160;<span class="preprocessor">#define I2C_RD_C1_DMAEN(base) ((I2C_C1_REG(base) &amp; I2C_C1_DMAEN_MASK) &gt;&gt; I2C_C1_DMAEN_SHIFT)</span></div><div class="line"><a name="l35393"></a><span class="lineno">35393</span>&#160;<span class="preprocessor">#define I2C_BRD_C1_DMAEN(base) (BITBAND_ACCESS8(&amp;I2C_C1_REG(base), I2C_C1_DMAEN_SHIFT))</span></div><div class="line"><a name="l35394"></a><span class="lineno">35394</span>&#160;</div><div class="line"><a name="l35396"></a><span class="lineno">35396</span>&#160;<span class="preprocessor">#define I2C_WR_C1_DMAEN(base, value) (I2C_RMW_C1(base, I2C_C1_DMAEN_MASK, I2C_C1_DMAEN(value)))</span></div><div class="line"><a name="l35397"></a><span class="lineno">35397</span>&#160;<span class="preprocessor">#define I2C_BWR_C1_DMAEN(base, value) (BITBAND_ACCESS8(&amp;I2C_C1_REG(base), I2C_C1_DMAEN_SHIFT) = (value))</span></div><div class="line"><a name="l35398"></a><span class="lineno">35398</span>&#160;</div><div class="line"><a name="l35413"></a><span class="lineno">35413</span>&#160;<span class="preprocessor">#define I2C_RD_C1_WUEN(base) ((I2C_C1_REG(base) &amp; I2C_C1_WUEN_MASK) &gt;&gt; I2C_C1_WUEN_SHIFT)</span></div><div class="line"><a name="l35414"></a><span class="lineno">35414</span>&#160;<span class="preprocessor">#define I2C_BRD_C1_WUEN(base) (BITBAND_ACCESS8(&amp;I2C_C1_REG(base), I2C_C1_WUEN_SHIFT))</span></div><div class="line"><a name="l35415"></a><span class="lineno">35415</span>&#160;</div><div class="line"><a name="l35417"></a><span class="lineno">35417</span>&#160;<span class="preprocessor">#define I2C_WR_C1_WUEN(base, value) (I2C_RMW_C1(base, I2C_C1_WUEN_MASK, I2C_C1_WUEN(value)))</span></div><div class="line"><a name="l35418"></a><span class="lineno">35418</span>&#160;<span class="preprocessor">#define I2C_BWR_C1_WUEN(base, value) (BITBAND_ACCESS8(&amp;I2C_C1_REG(base), I2C_C1_WUEN_SHIFT) = (value))</span></div><div class="line"><a name="l35419"></a><span class="lineno">35419</span>&#160;</div><div class="line"><a name="l35430"></a><span class="lineno">35430</span>&#160;<span class="preprocessor">#define I2C_WR_C1_RSTA(base, value) (I2C_RMW_C1(base, I2C_C1_RSTA_MASK, I2C_C1_RSTA(value)))</span></div><div class="line"><a name="l35431"></a><span class="lineno">35431</span>&#160;<span class="preprocessor">#define I2C_BWR_C1_RSTA(base, value) (BITBAND_ACCESS8(&amp;I2C_C1_REG(base), I2C_C1_RSTA_SHIFT) = (value))</span></div><div class="line"><a name="l35432"></a><span class="lineno">35432</span>&#160;</div><div class="line"><a name="l35450"></a><span class="lineno">35450</span>&#160;<span class="preprocessor">#define I2C_RD_C1_TXAK(base) ((I2C_C1_REG(base) &amp; I2C_C1_TXAK_MASK) &gt;&gt; I2C_C1_TXAK_SHIFT)</span></div><div class="line"><a name="l35451"></a><span class="lineno">35451</span>&#160;<span class="preprocessor">#define I2C_BRD_C1_TXAK(base) (BITBAND_ACCESS8(&amp;I2C_C1_REG(base), I2C_C1_TXAK_SHIFT))</span></div><div class="line"><a name="l35452"></a><span class="lineno">35452</span>&#160;</div><div class="line"><a name="l35454"></a><span class="lineno">35454</span>&#160;<span class="preprocessor">#define I2C_WR_C1_TXAK(base, value) (I2C_RMW_C1(base, I2C_C1_TXAK_MASK, I2C_C1_TXAK(value)))</span></div><div class="line"><a name="l35455"></a><span class="lineno">35455</span>&#160;<span class="preprocessor">#define I2C_BWR_C1_TXAK(base, value) (BITBAND_ACCESS8(&amp;I2C_C1_REG(base), I2C_C1_TXAK_SHIFT) = (value))</span></div><div class="line"><a name="l35456"></a><span class="lineno">35456</span>&#160;</div><div class="line"><a name="l35472"></a><span class="lineno">35472</span>&#160;<span class="preprocessor">#define I2C_RD_C1_TX(base)   ((I2C_C1_REG(base) &amp; I2C_C1_TX_MASK) &gt;&gt; I2C_C1_TX_SHIFT)</span></div><div class="line"><a name="l35473"></a><span class="lineno">35473</span>&#160;<span class="preprocessor">#define I2C_BRD_C1_TX(base)  (BITBAND_ACCESS8(&amp;I2C_C1_REG(base), I2C_C1_TX_SHIFT))</span></div><div class="line"><a name="l35474"></a><span class="lineno">35474</span>&#160;</div><div class="line"><a name="l35476"></a><span class="lineno">35476</span>&#160;<span class="preprocessor">#define I2C_WR_C1_TX(base, value) (I2C_RMW_C1(base, I2C_C1_TX_MASK, I2C_C1_TX(value)))</span></div><div class="line"><a name="l35477"></a><span class="lineno">35477</span>&#160;<span class="preprocessor">#define I2C_BWR_C1_TX(base, value) (BITBAND_ACCESS8(&amp;I2C_C1_REG(base), I2C_C1_TX_SHIFT) = (value))</span></div><div class="line"><a name="l35478"></a><span class="lineno">35478</span>&#160;</div><div class="line"><a name="l35493"></a><span class="lineno">35493</span>&#160;<span class="preprocessor">#define I2C_RD_C1_MST(base)  ((I2C_C1_REG(base) &amp; I2C_C1_MST_MASK) &gt;&gt; I2C_C1_MST_SHIFT)</span></div><div class="line"><a name="l35494"></a><span class="lineno">35494</span>&#160;<span class="preprocessor">#define I2C_BRD_C1_MST(base) (BITBAND_ACCESS8(&amp;I2C_C1_REG(base), I2C_C1_MST_SHIFT))</span></div><div class="line"><a name="l35495"></a><span class="lineno">35495</span>&#160;</div><div class="line"><a name="l35497"></a><span class="lineno">35497</span>&#160;<span class="preprocessor">#define I2C_WR_C1_MST(base, value) (I2C_RMW_C1(base, I2C_C1_MST_MASK, I2C_C1_MST(value)))</span></div><div class="line"><a name="l35498"></a><span class="lineno">35498</span>&#160;<span class="preprocessor">#define I2C_BWR_C1_MST(base, value) (BITBAND_ACCESS8(&amp;I2C_C1_REG(base), I2C_C1_MST_SHIFT) = (value))</span></div><div class="line"><a name="l35499"></a><span class="lineno">35499</span>&#160;</div><div class="line"><a name="l35512"></a><span class="lineno">35512</span>&#160;<span class="preprocessor">#define I2C_RD_C1_IICIE(base) ((I2C_C1_REG(base) &amp; I2C_C1_IICIE_MASK) &gt;&gt; I2C_C1_IICIE_SHIFT)</span></div><div class="line"><a name="l35513"></a><span class="lineno">35513</span>&#160;<span class="preprocessor">#define I2C_BRD_C1_IICIE(base) (BITBAND_ACCESS8(&amp;I2C_C1_REG(base), I2C_C1_IICIE_SHIFT))</span></div><div class="line"><a name="l35514"></a><span class="lineno">35514</span>&#160;</div><div class="line"><a name="l35516"></a><span class="lineno">35516</span>&#160;<span class="preprocessor">#define I2C_WR_C1_IICIE(base, value) (I2C_RMW_C1(base, I2C_C1_IICIE_MASK, I2C_C1_IICIE(value)))</span></div><div class="line"><a name="l35517"></a><span class="lineno">35517</span>&#160;<span class="preprocessor">#define I2C_BWR_C1_IICIE(base, value) (BITBAND_ACCESS8(&amp;I2C_C1_REG(base), I2C_C1_IICIE_SHIFT) = (value))</span></div><div class="line"><a name="l35518"></a><span class="lineno">35518</span>&#160;</div><div class="line"><a name="l35531"></a><span class="lineno">35531</span>&#160;<span class="preprocessor">#define I2C_RD_C1_IICEN(base) ((I2C_C1_REG(base) &amp; I2C_C1_IICEN_MASK) &gt;&gt; I2C_C1_IICEN_SHIFT)</span></div><div class="line"><a name="l35532"></a><span class="lineno">35532</span>&#160;<span class="preprocessor">#define I2C_BRD_C1_IICEN(base) (BITBAND_ACCESS8(&amp;I2C_C1_REG(base), I2C_C1_IICEN_SHIFT))</span></div><div class="line"><a name="l35533"></a><span class="lineno">35533</span>&#160;</div><div class="line"><a name="l35535"></a><span class="lineno">35535</span>&#160;<span class="preprocessor">#define I2C_WR_C1_IICEN(base, value) (I2C_RMW_C1(base, I2C_C1_IICEN_MASK, I2C_C1_IICEN(value)))</span></div><div class="line"><a name="l35536"></a><span class="lineno">35536</span>&#160;<span class="preprocessor">#define I2C_BWR_C1_IICEN(base, value) (BITBAND_ACCESS8(&amp;I2C_C1_REG(base), I2C_C1_IICEN_SHIFT) = (value))</span></div><div class="line"><a name="l35537"></a><span class="lineno">35537</span>&#160;</div><div class="line"><a name="l35552"></a><span class="lineno">35552</span>&#160;<span class="preprocessor">#define I2C_RD_S(base)           (I2C_S_REG(base))</span></div><div class="line"><a name="l35553"></a><span class="lineno">35553</span>&#160;<span class="preprocessor">#define I2C_WR_S(base, value)    (I2C_S_REG(base) = (value))</span></div><div class="line"><a name="l35554"></a><span class="lineno">35554</span>&#160;<span class="preprocessor">#define I2C_RMW_S(base, mask, value) (I2C_WR_S(base, (I2C_RD_S(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l35555"></a><span class="lineno">35555</span>&#160;<span class="preprocessor">#define I2C_SET_S(base, value)   (I2C_WR_S(base, I2C_RD_S(base) |  (value)))</span></div><div class="line"><a name="l35556"></a><span class="lineno">35556</span>&#160;<span class="preprocessor">#define I2C_CLR_S(base, value)   (I2C_WR_S(base, I2C_RD_S(base) &amp; ~(value)))</span></div><div class="line"><a name="l35557"></a><span class="lineno">35557</span>&#160;<span class="preprocessor">#define I2C_TOG_S(base, value)   (I2C_WR_S(base, I2C_RD_S(base) ^  (value)))</span></div><div class="line"><a name="l35558"></a><span class="lineno">35558</span>&#160;</div><div class="line"><a name="l35560"></a><span class="lineno">35560</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l35561"></a><span class="lineno">35561</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2C_S bitfields</span></div><div class="line"><a name="l35562"></a><span class="lineno">35562</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l35563"></a><span class="lineno">35563</span>&#160;</div><div class="line"><a name="l35574"></a><span class="lineno">35574</span>&#160;<span class="preprocessor">#define I2C_RD_S_RXAK(base)  ((I2C_S_REG(base) &amp; I2C_S_RXAK_MASK) &gt;&gt; I2C_S_RXAK_SHIFT)</span></div><div class="line"><a name="l35575"></a><span class="lineno">35575</span>&#160;<span class="preprocessor">#define I2C_BRD_S_RXAK(base) (BITBAND_ACCESS8(&amp;I2C_S_REG(base), I2C_S_RXAK_SHIFT))</span></div><div class="line"><a name="l35576"></a><span class="lineno">35576</span>&#160;</div><div class="line"><a name="l35602"></a><span class="lineno">35602</span>&#160;<span class="preprocessor">#define I2C_RD_S_IICIF(base) ((I2C_S_REG(base) &amp; I2C_S_IICIF_MASK) &gt;&gt; I2C_S_IICIF_SHIFT)</span></div><div class="line"><a name="l35603"></a><span class="lineno">35603</span>&#160;<span class="preprocessor">#define I2C_BRD_S_IICIF(base) (BITBAND_ACCESS8(&amp;I2C_S_REG(base), I2C_S_IICIF_SHIFT))</span></div><div class="line"><a name="l35604"></a><span class="lineno">35604</span>&#160;</div><div class="line"><a name="l35606"></a><span class="lineno">35606</span>&#160;<span class="preprocessor">#define I2C_WR_S_IICIF(base, value) (I2C_RMW_S(base, (I2C_S_IICIF_MASK | I2C_S_ARBL_MASK), I2C_S_IICIF(value)))</span></div><div class="line"><a name="l35607"></a><span class="lineno">35607</span>&#160;<span class="preprocessor">#define I2C_BWR_S_IICIF(base, value) (BITBAND_ACCESS8(&amp;I2C_S_REG(base), I2C_S_IICIF_SHIFT) = (value))</span></div><div class="line"><a name="l35608"></a><span class="lineno">35608</span>&#160;</div><div class="line"><a name="l35622"></a><span class="lineno">35622</span>&#160;<span class="preprocessor">#define I2C_RD_S_SRW(base)   ((I2C_S_REG(base) &amp; I2C_S_SRW_MASK) &gt;&gt; I2C_S_SRW_SHIFT)</span></div><div class="line"><a name="l35623"></a><span class="lineno">35623</span>&#160;<span class="preprocessor">#define I2C_BRD_S_SRW(base)  (BITBAND_ACCESS8(&amp;I2C_S_REG(base), I2C_S_SRW_SHIFT))</span></div><div class="line"><a name="l35624"></a><span class="lineno">35624</span>&#160;</div><div class="line"><a name="l35641"></a><span class="lineno">35641</span>&#160;<span class="preprocessor">#define I2C_RD_S_RAM(base)   ((I2C_S_REG(base) &amp; I2C_S_RAM_MASK) &gt;&gt; I2C_S_RAM_SHIFT)</span></div><div class="line"><a name="l35642"></a><span class="lineno">35642</span>&#160;<span class="preprocessor">#define I2C_BRD_S_RAM(base)  (BITBAND_ACCESS8(&amp;I2C_S_REG(base), I2C_S_RAM_SHIFT))</span></div><div class="line"><a name="l35643"></a><span class="lineno">35643</span>&#160;</div><div class="line"><a name="l35645"></a><span class="lineno">35645</span>&#160;<span class="preprocessor">#define I2C_WR_S_RAM(base, value) (I2C_RMW_S(base, (I2C_S_RAM_MASK | I2C_S_IICIF_MASK | I2C_S_ARBL_MASK), I2C_S_RAM(value)))</span></div><div class="line"><a name="l35646"></a><span class="lineno">35646</span>&#160;<span class="preprocessor">#define I2C_BWR_S_RAM(base, value) (BITBAND_ACCESS8(&amp;I2C_S_REG(base), I2C_S_RAM_SHIFT) = (value))</span></div><div class="line"><a name="l35647"></a><span class="lineno">35647</span>&#160;</div><div class="line"><a name="l35661"></a><span class="lineno">35661</span>&#160;<span class="preprocessor">#define I2C_RD_S_ARBL(base)  ((I2C_S_REG(base) &amp; I2C_S_ARBL_MASK) &gt;&gt; I2C_S_ARBL_SHIFT)</span></div><div class="line"><a name="l35662"></a><span class="lineno">35662</span>&#160;<span class="preprocessor">#define I2C_BRD_S_ARBL(base) (BITBAND_ACCESS8(&amp;I2C_S_REG(base), I2C_S_ARBL_SHIFT))</span></div><div class="line"><a name="l35663"></a><span class="lineno">35663</span>&#160;</div><div class="line"><a name="l35665"></a><span class="lineno">35665</span>&#160;<span class="preprocessor">#define I2C_WR_S_ARBL(base, value) (I2C_RMW_S(base, (I2C_S_ARBL_MASK | I2C_S_IICIF_MASK), I2C_S_ARBL(value)))</span></div><div class="line"><a name="l35666"></a><span class="lineno">35666</span>&#160;<span class="preprocessor">#define I2C_BWR_S_ARBL(base, value) (BITBAND_ACCESS8(&amp;I2C_S_REG(base), I2C_S_ARBL_SHIFT) = (value))</span></div><div class="line"><a name="l35667"></a><span class="lineno">35667</span>&#160;</div><div class="line"><a name="l35682"></a><span class="lineno">35682</span>&#160;<span class="preprocessor">#define I2C_RD_S_BUSY(base)  ((I2C_S_REG(base) &amp; I2C_S_BUSY_MASK) &gt;&gt; I2C_S_BUSY_SHIFT)</span></div><div class="line"><a name="l35683"></a><span class="lineno">35683</span>&#160;<span class="preprocessor">#define I2C_BRD_S_BUSY(base) (BITBAND_ACCESS8(&amp;I2C_S_REG(base), I2C_S_BUSY_SHIFT))</span></div><div class="line"><a name="l35684"></a><span class="lineno">35684</span>&#160;</div><div class="line"><a name="l35706"></a><span class="lineno">35706</span>&#160;<span class="preprocessor">#define I2C_RD_S_IAAS(base)  ((I2C_S_REG(base) &amp; I2C_S_IAAS_MASK) &gt;&gt; I2C_S_IAAS_SHIFT)</span></div><div class="line"><a name="l35707"></a><span class="lineno">35707</span>&#160;<span class="preprocessor">#define I2C_BRD_S_IAAS(base) (BITBAND_ACCESS8(&amp;I2C_S_REG(base), I2C_S_IAAS_SHIFT))</span></div><div class="line"><a name="l35708"></a><span class="lineno">35708</span>&#160;</div><div class="line"><a name="l35710"></a><span class="lineno">35710</span>&#160;<span class="preprocessor">#define I2C_WR_S_IAAS(base, value) (I2C_RMW_S(base, (I2C_S_IAAS_MASK | I2C_S_IICIF_MASK | I2C_S_ARBL_MASK), I2C_S_IAAS(value)))</span></div><div class="line"><a name="l35711"></a><span class="lineno">35711</span>&#160;<span class="preprocessor">#define I2C_BWR_S_IAAS(base, value) (BITBAND_ACCESS8(&amp;I2C_S_REG(base), I2C_S_IAAS_SHIFT) = (value))</span></div><div class="line"><a name="l35712"></a><span class="lineno">35712</span>&#160;</div><div class="line"><a name="l35728"></a><span class="lineno">35728</span>&#160;<span class="preprocessor">#define I2C_RD_S_TCF(base)   ((I2C_S_REG(base) &amp; I2C_S_TCF_MASK) &gt;&gt; I2C_S_TCF_SHIFT)</span></div><div class="line"><a name="l35729"></a><span class="lineno">35729</span>&#160;<span class="preprocessor">#define I2C_BRD_S_TCF(base)  (BITBAND_ACCESS8(&amp;I2C_S_REG(base), I2C_S_TCF_SHIFT))</span></div><div class="line"><a name="l35730"></a><span class="lineno">35730</span>&#160;</div><div class="line"><a name="l35745"></a><span class="lineno">35745</span>&#160;<span class="preprocessor">#define I2C_RD_D(base)           (I2C_D_REG(base))</span></div><div class="line"><a name="l35746"></a><span class="lineno">35746</span>&#160;<span class="preprocessor">#define I2C_WR_D(base, value)    (I2C_D_REG(base) = (value))</span></div><div class="line"><a name="l35747"></a><span class="lineno">35747</span>&#160;<span class="preprocessor">#define I2C_RMW_D(base, mask, value) (I2C_WR_D(base, (I2C_RD_D(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l35748"></a><span class="lineno">35748</span>&#160;<span class="preprocessor">#define I2C_SET_D(base, value)   (I2C_WR_D(base, I2C_RD_D(base) |  (value)))</span></div><div class="line"><a name="l35749"></a><span class="lineno">35749</span>&#160;<span class="preprocessor">#define I2C_CLR_D(base, value)   (I2C_WR_D(base, I2C_RD_D(base) &amp; ~(value)))</span></div><div class="line"><a name="l35750"></a><span class="lineno">35750</span>&#160;<span class="preprocessor">#define I2C_TOG_D(base, value)   (I2C_WR_D(base, I2C_RD_D(base) ^  (value)))</span></div><div class="line"><a name="l35751"></a><span class="lineno">35751</span>&#160;</div><div class="line"><a name="l35766"></a><span class="lineno">35766</span>&#160;<span class="preprocessor">#define I2C_RD_C2(base)          (I2C_C2_REG(base))</span></div><div class="line"><a name="l35767"></a><span class="lineno">35767</span>&#160;<span class="preprocessor">#define I2C_WR_C2(base, value)   (I2C_C2_REG(base) = (value))</span></div><div class="line"><a name="l35768"></a><span class="lineno">35768</span>&#160;<span class="preprocessor">#define I2C_RMW_C2(base, mask, value) (I2C_WR_C2(base, (I2C_RD_C2(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l35769"></a><span class="lineno">35769</span>&#160;<span class="preprocessor">#define I2C_SET_C2(base, value)  (I2C_WR_C2(base, I2C_RD_C2(base) |  (value)))</span></div><div class="line"><a name="l35770"></a><span class="lineno">35770</span>&#160;<span class="preprocessor">#define I2C_CLR_C2(base, value)  (I2C_WR_C2(base, I2C_RD_C2(base) &amp; ~(value)))</span></div><div class="line"><a name="l35771"></a><span class="lineno">35771</span>&#160;<span class="preprocessor">#define I2C_TOG_C2(base, value)  (I2C_WR_C2(base, I2C_RD_C2(base) ^  (value)))</span></div><div class="line"><a name="l35772"></a><span class="lineno">35772</span>&#160;</div><div class="line"><a name="l35774"></a><span class="lineno">35774</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l35775"></a><span class="lineno">35775</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2C_C2 bitfields</span></div><div class="line"><a name="l35776"></a><span class="lineno">35776</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l35777"></a><span class="lineno">35777</span>&#160;</div><div class="line"><a name="l35786"></a><span class="lineno">35786</span>&#160;<span class="preprocessor">#define I2C_RD_C2_AD(base)   ((I2C_C2_REG(base) &amp; I2C_C2_AD_MASK) &gt;&gt; I2C_C2_AD_SHIFT)</span></div><div class="line"><a name="l35787"></a><span class="lineno">35787</span>&#160;<span class="preprocessor">#define I2C_BRD_C2_AD(base)  (I2C_RD_C2_AD(base))</span></div><div class="line"><a name="l35788"></a><span class="lineno">35788</span>&#160;</div><div class="line"><a name="l35790"></a><span class="lineno">35790</span>&#160;<span class="preprocessor">#define I2C_WR_C2_AD(base, value) (I2C_RMW_C2(base, I2C_C2_AD_MASK, I2C_C2_AD(value)))</span></div><div class="line"><a name="l35791"></a><span class="lineno">35791</span>&#160;<span class="preprocessor">#define I2C_BWR_C2_AD(base, value) (I2C_WR_C2_AD(base, value))</span></div><div class="line"><a name="l35792"></a><span class="lineno">35792</span>&#160;</div><div class="line"><a name="l35810"></a><span class="lineno">35810</span>&#160;<span class="preprocessor">#define I2C_RD_C2_RMEN(base) ((I2C_C2_REG(base) &amp; I2C_C2_RMEN_MASK) &gt;&gt; I2C_C2_RMEN_SHIFT)</span></div><div class="line"><a name="l35811"></a><span class="lineno">35811</span>&#160;<span class="preprocessor">#define I2C_BRD_C2_RMEN(base) (BITBAND_ACCESS8(&amp;I2C_C2_REG(base), I2C_C2_RMEN_SHIFT))</span></div><div class="line"><a name="l35812"></a><span class="lineno">35812</span>&#160;</div><div class="line"><a name="l35814"></a><span class="lineno">35814</span>&#160;<span class="preprocessor">#define I2C_WR_C2_RMEN(base, value) (I2C_RMW_C2(base, I2C_C2_RMEN_MASK, I2C_C2_RMEN(value)))</span></div><div class="line"><a name="l35815"></a><span class="lineno">35815</span>&#160;<span class="preprocessor">#define I2C_BWR_C2_RMEN(base, value) (BITBAND_ACCESS8(&amp;I2C_C2_REG(base), I2C_C2_RMEN_SHIFT) = (value))</span></div><div class="line"><a name="l35816"></a><span class="lineno">35816</span>&#160;</div><div class="line"><a name="l35833"></a><span class="lineno">35833</span>&#160;<span class="preprocessor">#define I2C_RD_C2_SBRC(base) ((I2C_C2_REG(base) &amp; I2C_C2_SBRC_MASK) &gt;&gt; I2C_C2_SBRC_SHIFT)</span></div><div class="line"><a name="l35834"></a><span class="lineno">35834</span>&#160;<span class="preprocessor">#define I2C_BRD_C2_SBRC(base) (BITBAND_ACCESS8(&amp;I2C_C2_REG(base), I2C_C2_SBRC_SHIFT))</span></div><div class="line"><a name="l35835"></a><span class="lineno">35835</span>&#160;</div><div class="line"><a name="l35837"></a><span class="lineno">35837</span>&#160;<span class="preprocessor">#define I2C_WR_C2_SBRC(base, value) (I2C_RMW_C2(base, I2C_C2_SBRC_MASK, I2C_C2_SBRC(value)))</span></div><div class="line"><a name="l35838"></a><span class="lineno">35838</span>&#160;<span class="preprocessor">#define I2C_BWR_C2_SBRC(base, value) (BITBAND_ACCESS8(&amp;I2C_C2_REG(base), I2C_C2_SBRC_SHIFT) = (value))</span></div><div class="line"><a name="l35839"></a><span class="lineno">35839</span>&#160;</div><div class="line"><a name="l35852"></a><span class="lineno">35852</span>&#160;<span class="preprocessor">#define I2C_RD_C2_HDRS(base) ((I2C_C2_REG(base) &amp; I2C_C2_HDRS_MASK) &gt;&gt; I2C_C2_HDRS_SHIFT)</span></div><div class="line"><a name="l35853"></a><span class="lineno">35853</span>&#160;<span class="preprocessor">#define I2C_BRD_C2_HDRS(base) (BITBAND_ACCESS8(&amp;I2C_C2_REG(base), I2C_C2_HDRS_SHIFT))</span></div><div class="line"><a name="l35854"></a><span class="lineno">35854</span>&#160;</div><div class="line"><a name="l35856"></a><span class="lineno">35856</span>&#160;<span class="preprocessor">#define I2C_WR_C2_HDRS(base, value) (I2C_RMW_C2(base, I2C_C2_HDRS_MASK, I2C_C2_HDRS(value)))</span></div><div class="line"><a name="l35857"></a><span class="lineno">35857</span>&#160;<span class="preprocessor">#define I2C_BWR_C2_HDRS(base, value) (BITBAND_ACCESS8(&amp;I2C_C2_REG(base), I2C_C2_HDRS_SHIFT) = (value))</span></div><div class="line"><a name="l35858"></a><span class="lineno">35858</span>&#160;</div><div class="line"><a name="l35871"></a><span class="lineno">35871</span>&#160;<span class="preprocessor">#define I2C_RD_C2_ADEXT(base) ((I2C_C2_REG(base) &amp; I2C_C2_ADEXT_MASK) &gt;&gt; I2C_C2_ADEXT_SHIFT)</span></div><div class="line"><a name="l35872"></a><span class="lineno">35872</span>&#160;<span class="preprocessor">#define I2C_BRD_C2_ADEXT(base) (BITBAND_ACCESS8(&amp;I2C_C2_REG(base), I2C_C2_ADEXT_SHIFT))</span></div><div class="line"><a name="l35873"></a><span class="lineno">35873</span>&#160;</div><div class="line"><a name="l35875"></a><span class="lineno">35875</span>&#160;<span class="preprocessor">#define I2C_WR_C2_ADEXT(base, value) (I2C_RMW_C2(base, I2C_C2_ADEXT_MASK, I2C_C2_ADEXT(value)))</span></div><div class="line"><a name="l35876"></a><span class="lineno">35876</span>&#160;<span class="preprocessor">#define I2C_BWR_C2_ADEXT(base, value) (BITBAND_ACCESS8(&amp;I2C_C2_REG(base), I2C_C2_ADEXT_SHIFT) = (value))</span></div><div class="line"><a name="l35877"></a><span class="lineno">35877</span>&#160;</div><div class="line"><a name="l35890"></a><span class="lineno">35890</span>&#160;<span class="preprocessor">#define I2C_RD_C2_GCAEN(base) ((I2C_C2_REG(base) &amp; I2C_C2_GCAEN_MASK) &gt;&gt; I2C_C2_GCAEN_SHIFT)</span></div><div class="line"><a name="l35891"></a><span class="lineno">35891</span>&#160;<span class="preprocessor">#define I2C_BRD_C2_GCAEN(base) (BITBAND_ACCESS8(&amp;I2C_C2_REG(base), I2C_C2_GCAEN_SHIFT))</span></div><div class="line"><a name="l35892"></a><span class="lineno">35892</span>&#160;</div><div class="line"><a name="l35894"></a><span class="lineno">35894</span>&#160;<span class="preprocessor">#define I2C_WR_C2_GCAEN(base, value) (I2C_RMW_C2(base, I2C_C2_GCAEN_MASK, I2C_C2_GCAEN(value)))</span></div><div class="line"><a name="l35895"></a><span class="lineno">35895</span>&#160;<span class="preprocessor">#define I2C_BWR_C2_GCAEN(base, value) (BITBAND_ACCESS8(&amp;I2C_C2_REG(base), I2C_C2_GCAEN_SHIFT) = (value))</span></div><div class="line"><a name="l35896"></a><span class="lineno">35896</span>&#160;</div><div class="line"><a name="l35911"></a><span class="lineno">35911</span>&#160;<span class="preprocessor">#define I2C_RD_FLT(base)         (I2C_FLT_REG(base))</span></div><div class="line"><a name="l35912"></a><span class="lineno">35912</span>&#160;<span class="preprocessor">#define I2C_WR_FLT(base, value)  (I2C_FLT_REG(base) = (value))</span></div><div class="line"><a name="l35913"></a><span class="lineno">35913</span>&#160;<span class="preprocessor">#define I2C_RMW_FLT(base, mask, value) (I2C_WR_FLT(base, (I2C_RD_FLT(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l35914"></a><span class="lineno">35914</span>&#160;<span class="preprocessor">#define I2C_SET_FLT(base, value) (I2C_WR_FLT(base, I2C_RD_FLT(base) |  (value)))</span></div><div class="line"><a name="l35915"></a><span class="lineno">35915</span>&#160;<span class="preprocessor">#define I2C_CLR_FLT(base, value) (I2C_WR_FLT(base, I2C_RD_FLT(base) &amp; ~(value)))</span></div><div class="line"><a name="l35916"></a><span class="lineno">35916</span>&#160;<span class="preprocessor">#define I2C_TOG_FLT(base, value) (I2C_WR_FLT(base, I2C_RD_FLT(base) ^  (value)))</span></div><div class="line"><a name="l35917"></a><span class="lineno">35917</span>&#160;</div><div class="line"><a name="l35919"></a><span class="lineno">35919</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l35920"></a><span class="lineno">35920</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2C_FLT bitfields</span></div><div class="line"><a name="l35921"></a><span class="lineno">35921</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l35922"></a><span class="lineno">35922</span>&#160;</div><div class="line"><a name="l35935"></a><span class="lineno">35935</span>&#160;<span class="preprocessor">#define I2C_RD_FLT_FLT(base) ((I2C_FLT_REG(base) &amp; I2C_FLT_FLT_MASK) &gt;&gt; I2C_FLT_FLT_SHIFT)</span></div><div class="line"><a name="l35936"></a><span class="lineno">35936</span>&#160;<span class="preprocessor">#define I2C_BRD_FLT_FLT(base) (I2C_RD_FLT_FLT(base))</span></div><div class="line"><a name="l35937"></a><span class="lineno">35937</span>&#160;</div><div class="line"><a name="l35939"></a><span class="lineno">35939</span>&#160;<span class="preprocessor">#define I2C_WR_FLT_FLT(base, value) (I2C_RMW_FLT(base, (I2C_FLT_FLT_MASK | I2C_FLT_STARTF_MASK | I2C_FLT_STOPF_MASK), I2C_FLT_FLT(value)))</span></div><div class="line"><a name="l35940"></a><span class="lineno">35940</span>&#160;<span class="preprocessor">#define I2C_BWR_FLT_FLT(base, value) (I2C_WR_FLT_FLT(base, value))</span></div><div class="line"><a name="l35941"></a><span class="lineno">35941</span>&#160;</div><div class="line"><a name="l35955"></a><span class="lineno">35955</span>&#160;<span class="preprocessor">#define I2C_RD_FLT_STARTF(base) ((I2C_FLT_REG(base) &amp; I2C_FLT_STARTF_MASK) &gt;&gt; I2C_FLT_STARTF_SHIFT)</span></div><div class="line"><a name="l35956"></a><span class="lineno">35956</span>&#160;<span class="preprocessor">#define I2C_BRD_FLT_STARTF(base) (BITBAND_ACCESS8(&amp;I2C_FLT_REG(base), I2C_FLT_STARTF_SHIFT))</span></div><div class="line"><a name="l35957"></a><span class="lineno">35957</span>&#160;</div><div class="line"><a name="l35959"></a><span class="lineno">35959</span>&#160;<span class="preprocessor">#define I2C_WR_FLT_STARTF(base, value) (I2C_RMW_FLT(base, (I2C_FLT_STARTF_MASK | I2C_FLT_STOPF_MASK), I2C_FLT_STARTF(value)))</span></div><div class="line"><a name="l35960"></a><span class="lineno">35960</span>&#160;<span class="preprocessor">#define I2C_BWR_FLT_STARTF(base, value) (BITBAND_ACCESS8(&amp;I2C_FLT_REG(base), I2C_FLT_STARTF_SHIFT) = (value))</span></div><div class="line"><a name="l35961"></a><span class="lineno">35961</span>&#160;</div><div class="line"><a name="l35978"></a><span class="lineno">35978</span>&#160;<span class="preprocessor">#define I2C_RD_FLT_SSIE(base) ((I2C_FLT_REG(base) &amp; I2C_FLT_SSIE_MASK) &gt;&gt; I2C_FLT_SSIE_SHIFT)</span></div><div class="line"><a name="l35979"></a><span class="lineno">35979</span>&#160;<span class="preprocessor">#define I2C_BRD_FLT_SSIE(base) (BITBAND_ACCESS8(&amp;I2C_FLT_REG(base), I2C_FLT_SSIE_SHIFT))</span></div><div class="line"><a name="l35980"></a><span class="lineno">35980</span>&#160;</div><div class="line"><a name="l35982"></a><span class="lineno">35982</span>&#160;<span class="preprocessor">#define I2C_WR_FLT_SSIE(base, value) (I2C_RMW_FLT(base, (I2C_FLT_SSIE_MASK | I2C_FLT_STARTF_MASK | I2C_FLT_STOPF_MASK), I2C_FLT_SSIE(value)))</span></div><div class="line"><a name="l35983"></a><span class="lineno">35983</span>&#160;<span class="preprocessor">#define I2C_BWR_FLT_SSIE(base, value) (BITBAND_ACCESS8(&amp;I2C_FLT_REG(base), I2C_FLT_SSIE_SHIFT) = (value))</span></div><div class="line"><a name="l35984"></a><span class="lineno">35984</span>&#160;</div><div class="line"><a name="l35998"></a><span class="lineno">35998</span>&#160;<span class="preprocessor">#define I2C_RD_FLT_STOPF(base) ((I2C_FLT_REG(base) &amp; I2C_FLT_STOPF_MASK) &gt;&gt; I2C_FLT_STOPF_SHIFT)</span></div><div class="line"><a name="l35999"></a><span class="lineno">35999</span>&#160;<span class="preprocessor">#define I2C_BRD_FLT_STOPF(base) (BITBAND_ACCESS8(&amp;I2C_FLT_REG(base), I2C_FLT_STOPF_SHIFT))</span></div><div class="line"><a name="l36000"></a><span class="lineno">36000</span>&#160;</div><div class="line"><a name="l36002"></a><span class="lineno">36002</span>&#160;<span class="preprocessor">#define I2C_WR_FLT_STOPF(base, value) (I2C_RMW_FLT(base, (I2C_FLT_STOPF_MASK | I2C_FLT_STARTF_MASK), I2C_FLT_STOPF(value)))</span></div><div class="line"><a name="l36003"></a><span class="lineno">36003</span>&#160;<span class="preprocessor">#define I2C_BWR_FLT_STOPF(base, value) (BITBAND_ACCESS8(&amp;I2C_FLT_REG(base), I2C_FLT_STOPF_SHIFT) = (value))</span></div><div class="line"><a name="l36004"></a><span class="lineno">36004</span>&#160;</div><div class="line"><a name="l36034"></a><span class="lineno">36034</span>&#160;<span class="preprocessor">#define I2C_RD_FLT_SHEN(base) ((I2C_FLT_REG(base) &amp; I2C_FLT_SHEN_MASK) &gt;&gt; I2C_FLT_SHEN_SHIFT)</span></div><div class="line"><a name="l36035"></a><span class="lineno">36035</span>&#160;<span class="preprocessor">#define I2C_BRD_FLT_SHEN(base) (BITBAND_ACCESS8(&amp;I2C_FLT_REG(base), I2C_FLT_SHEN_SHIFT))</span></div><div class="line"><a name="l36036"></a><span class="lineno">36036</span>&#160;</div><div class="line"><a name="l36038"></a><span class="lineno">36038</span>&#160;<span class="preprocessor">#define I2C_WR_FLT_SHEN(base, value) (I2C_RMW_FLT(base, (I2C_FLT_SHEN_MASK | I2C_FLT_STARTF_MASK | I2C_FLT_STOPF_MASK), I2C_FLT_SHEN(value)))</span></div><div class="line"><a name="l36039"></a><span class="lineno">36039</span>&#160;<span class="preprocessor">#define I2C_BWR_FLT_SHEN(base, value) (BITBAND_ACCESS8(&amp;I2C_FLT_REG(base), I2C_FLT_SHEN_SHIFT) = (value))</span></div><div class="line"><a name="l36040"></a><span class="lineno">36040</span>&#160;</div><div class="line"><a name="l36055"></a><span class="lineno">36055</span>&#160;<span class="preprocessor">#define I2C_RD_RA(base)          (I2C_RA_REG(base))</span></div><div class="line"><a name="l36056"></a><span class="lineno">36056</span>&#160;<span class="preprocessor">#define I2C_WR_RA(base, value)   (I2C_RA_REG(base) = (value))</span></div><div class="line"><a name="l36057"></a><span class="lineno">36057</span>&#160;<span class="preprocessor">#define I2C_RMW_RA(base, mask, value) (I2C_WR_RA(base, (I2C_RD_RA(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l36058"></a><span class="lineno">36058</span>&#160;<span class="preprocessor">#define I2C_SET_RA(base, value)  (I2C_WR_RA(base, I2C_RD_RA(base) |  (value)))</span></div><div class="line"><a name="l36059"></a><span class="lineno">36059</span>&#160;<span class="preprocessor">#define I2C_CLR_RA(base, value)  (I2C_WR_RA(base, I2C_RD_RA(base) &amp; ~(value)))</span></div><div class="line"><a name="l36060"></a><span class="lineno">36060</span>&#160;<span class="preprocessor">#define I2C_TOG_RA(base, value)  (I2C_WR_RA(base, I2C_RD_RA(base) ^  (value)))</span></div><div class="line"><a name="l36061"></a><span class="lineno">36061</span>&#160;</div><div class="line"><a name="l36063"></a><span class="lineno">36063</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l36064"></a><span class="lineno">36064</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2C_RA bitfields</span></div><div class="line"><a name="l36065"></a><span class="lineno">36065</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l36066"></a><span class="lineno">36066</span>&#160;</div><div class="line"><a name="l36077"></a><span class="lineno">36077</span>&#160;<span class="preprocessor">#define I2C_RD_RA_RAD(base)  ((I2C_RA_REG(base) &amp; I2C_RA_RAD_MASK) &gt;&gt; I2C_RA_RAD_SHIFT)</span></div><div class="line"><a name="l36078"></a><span class="lineno">36078</span>&#160;<span class="preprocessor">#define I2C_BRD_RA_RAD(base) (I2C_RD_RA_RAD(base))</span></div><div class="line"><a name="l36079"></a><span class="lineno">36079</span>&#160;</div><div class="line"><a name="l36081"></a><span class="lineno">36081</span>&#160;<span class="preprocessor">#define I2C_WR_RA_RAD(base, value) (I2C_RMW_RA(base, I2C_RA_RAD_MASK, I2C_RA_RAD(value)))</span></div><div class="line"><a name="l36082"></a><span class="lineno">36082</span>&#160;<span class="preprocessor">#define I2C_BWR_RA_RAD(base, value) (I2C_WR_RA_RAD(base, value))</span></div><div class="line"><a name="l36083"></a><span class="lineno">36083</span>&#160;</div><div class="line"><a name="l36106"></a><span class="lineno">36106</span>&#160;<span class="preprocessor">#define I2C_RD_SMB(base)         (I2C_SMB_REG(base))</span></div><div class="line"><a name="l36107"></a><span class="lineno">36107</span>&#160;<span class="preprocessor">#define I2C_WR_SMB(base, value)  (I2C_SMB_REG(base) = (value))</span></div><div class="line"><a name="l36108"></a><span class="lineno">36108</span>&#160;<span class="preprocessor">#define I2C_RMW_SMB(base, mask, value) (I2C_WR_SMB(base, (I2C_RD_SMB(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l36109"></a><span class="lineno">36109</span>&#160;<span class="preprocessor">#define I2C_SET_SMB(base, value) (I2C_WR_SMB(base, I2C_RD_SMB(base) |  (value)))</span></div><div class="line"><a name="l36110"></a><span class="lineno">36110</span>&#160;<span class="preprocessor">#define I2C_CLR_SMB(base, value) (I2C_WR_SMB(base, I2C_RD_SMB(base) &amp; ~(value)))</span></div><div class="line"><a name="l36111"></a><span class="lineno">36111</span>&#160;<span class="preprocessor">#define I2C_TOG_SMB(base, value) (I2C_WR_SMB(base, I2C_RD_SMB(base) ^  (value)))</span></div><div class="line"><a name="l36112"></a><span class="lineno">36112</span>&#160;</div><div class="line"><a name="l36114"></a><span class="lineno">36114</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l36115"></a><span class="lineno">36115</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2C_SMB bitfields</span></div><div class="line"><a name="l36116"></a><span class="lineno">36116</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l36117"></a><span class="lineno">36117</span>&#160;</div><div class="line"><a name="l36129"></a><span class="lineno">36129</span>&#160;<span class="preprocessor">#define I2C_RD_SMB_SHTF2IE(base) ((I2C_SMB_REG(base) &amp; I2C_SMB_SHTF2IE_MASK) &gt;&gt; I2C_SMB_SHTF2IE_SHIFT)</span></div><div class="line"><a name="l36130"></a><span class="lineno">36130</span>&#160;<span class="preprocessor">#define I2C_BRD_SMB_SHTF2IE(base) (BITBAND_ACCESS8(&amp;I2C_SMB_REG(base), I2C_SMB_SHTF2IE_SHIFT))</span></div><div class="line"><a name="l36131"></a><span class="lineno">36131</span>&#160;</div><div class="line"><a name="l36133"></a><span class="lineno">36133</span>&#160;<span class="preprocessor">#define I2C_WR_SMB_SHTF2IE(base, value) (I2C_RMW_SMB(base, (I2C_SMB_SHTF2IE_MASK | I2C_SMB_SHTF2_MASK | I2C_SMB_SLTF_MASK), I2C_SMB_SHTF2IE(value)))</span></div><div class="line"><a name="l36134"></a><span class="lineno">36134</span>&#160;<span class="preprocessor">#define I2C_BWR_SMB_SHTF2IE(base, value) (BITBAND_ACCESS8(&amp;I2C_SMB_REG(base), I2C_SMB_SHTF2IE_SHIFT) = (value))</span></div><div class="line"><a name="l36135"></a><span class="lineno">36135</span>&#160;</div><div class="line"><a name="l36149"></a><span class="lineno">36149</span>&#160;<span class="preprocessor">#define I2C_RD_SMB_SHTF2(base) ((I2C_SMB_REG(base) &amp; I2C_SMB_SHTF2_MASK) &gt;&gt; I2C_SMB_SHTF2_SHIFT)</span></div><div class="line"><a name="l36150"></a><span class="lineno">36150</span>&#160;<span class="preprocessor">#define I2C_BRD_SMB_SHTF2(base) (BITBAND_ACCESS8(&amp;I2C_SMB_REG(base), I2C_SMB_SHTF2_SHIFT))</span></div><div class="line"><a name="l36151"></a><span class="lineno">36151</span>&#160;</div><div class="line"><a name="l36153"></a><span class="lineno">36153</span>&#160;<span class="preprocessor">#define I2C_WR_SMB_SHTF2(base, value) (I2C_RMW_SMB(base, (I2C_SMB_SHTF2_MASK | I2C_SMB_SLTF_MASK), I2C_SMB_SHTF2(value)))</span></div><div class="line"><a name="l36154"></a><span class="lineno">36154</span>&#160;<span class="preprocessor">#define I2C_BWR_SMB_SHTF2(base, value) (BITBAND_ACCESS8(&amp;I2C_SMB_REG(base), I2C_SMB_SHTF2_SHIFT) = (value))</span></div><div class="line"><a name="l36155"></a><span class="lineno">36155</span>&#160;</div><div class="line"><a name="l36169"></a><span class="lineno">36169</span>&#160;<span class="preprocessor">#define I2C_RD_SMB_SHTF1(base) ((I2C_SMB_REG(base) &amp; I2C_SMB_SHTF1_MASK) &gt;&gt; I2C_SMB_SHTF1_SHIFT)</span></div><div class="line"><a name="l36170"></a><span class="lineno">36170</span>&#160;<span class="preprocessor">#define I2C_BRD_SMB_SHTF1(base) (BITBAND_ACCESS8(&amp;I2C_SMB_REG(base), I2C_SMB_SHTF1_SHIFT))</span></div><div class="line"><a name="l36171"></a><span class="lineno">36171</span>&#160;</div><div class="line"><a name="l36187"></a><span class="lineno">36187</span>&#160;<span class="preprocessor">#define I2C_RD_SMB_SLTF(base) ((I2C_SMB_REG(base) &amp; I2C_SMB_SLTF_MASK) &gt;&gt; I2C_SMB_SLTF_SHIFT)</span></div><div class="line"><a name="l36188"></a><span class="lineno">36188</span>&#160;<span class="preprocessor">#define I2C_BRD_SMB_SLTF(base) (BITBAND_ACCESS8(&amp;I2C_SMB_REG(base), I2C_SMB_SLTF_SHIFT))</span></div><div class="line"><a name="l36189"></a><span class="lineno">36189</span>&#160;</div><div class="line"><a name="l36191"></a><span class="lineno">36191</span>&#160;<span class="preprocessor">#define I2C_WR_SMB_SLTF(base, value) (I2C_RMW_SMB(base, (I2C_SMB_SLTF_MASK | I2C_SMB_SHTF2_MASK), I2C_SMB_SLTF(value)))</span></div><div class="line"><a name="l36192"></a><span class="lineno">36192</span>&#160;<span class="preprocessor">#define I2C_BWR_SMB_SLTF(base, value) (BITBAND_ACCESS8(&amp;I2C_SMB_REG(base), I2C_SMB_SLTF_SHIFT) = (value))</span></div><div class="line"><a name="l36193"></a><span class="lineno">36193</span>&#160;</div><div class="line"><a name="l36206"></a><span class="lineno">36206</span>&#160;<span class="preprocessor">#define I2C_RD_SMB_TCKSEL(base) ((I2C_SMB_REG(base) &amp; I2C_SMB_TCKSEL_MASK) &gt;&gt; I2C_SMB_TCKSEL_SHIFT)</span></div><div class="line"><a name="l36207"></a><span class="lineno">36207</span>&#160;<span class="preprocessor">#define I2C_BRD_SMB_TCKSEL(base) (BITBAND_ACCESS8(&amp;I2C_SMB_REG(base), I2C_SMB_TCKSEL_SHIFT))</span></div><div class="line"><a name="l36208"></a><span class="lineno">36208</span>&#160;</div><div class="line"><a name="l36210"></a><span class="lineno">36210</span>&#160;<span class="preprocessor">#define I2C_WR_SMB_TCKSEL(base, value) (I2C_RMW_SMB(base, (I2C_SMB_TCKSEL_MASK | I2C_SMB_SHTF2_MASK | I2C_SMB_SLTF_MASK), I2C_SMB_TCKSEL(value)))</span></div><div class="line"><a name="l36211"></a><span class="lineno">36211</span>&#160;<span class="preprocessor">#define I2C_BWR_SMB_TCKSEL(base, value) (BITBAND_ACCESS8(&amp;I2C_SMB_REG(base), I2C_SMB_TCKSEL_SHIFT) = (value))</span></div><div class="line"><a name="l36212"></a><span class="lineno">36212</span>&#160;</div><div class="line"><a name="l36225"></a><span class="lineno">36225</span>&#160;<span class="preprocessor">#define I2C_RD_SMB_SIICAEN(base) ((I2C_SMB_REG(base) &amp; I2C_SMB_SIICAEN_MASK) &gt;&gt; I2C_SMB_SIICAEN_SHIFT)</span></div><div class="line"><a name="l36226"></a><span class="lineno">36226</span>&#160;<span class="preprocessor">#define I2C_BRD_SMB_SIICAEN(base) (BITBAND_ACCESS8(&amp;I2C_SMB_REG(base), I2C_SMB_SIICAEN_SHIFT))</span></div><div class="line"><a name="l36227"></a><span class="lineno">36227</span>&#160;</div><div class="line"><a name="l36229"></a><span class="lineno">36229</span>&#160;<span class="preprocessor">#define I2C_WR_SMB_SIICAEN(base, value) (I2C_RMW_SMB(base, (I2C_SMB_SIICAEN_MASK | I2C_SMB_SHTF2_MASK | I2C_SMB_SLTF_MASK), I2C_SMB_SIICAEN(value)))</span></div><div class="line"><a name="l36230"></a><span class="lineno">36230</span>&#160;<span class="preprocessor">#define I2C_BWR_SMB_SIICAEN(base, value) (BITBAND_ACCESS8(&amp;I2C_SMB_REG(base), I2C_SMB_SIICAEN_SHIFT) = (value))</span></div><div class="line"><a name="l36231"></a><span class="lineno">36231</span>&#160;</div><div class="line"><a name="l36247"></a><span class="lineno">36247</span>&#160;<span class="preprocessor">#define I2C_RD_SMB_ALERTEN(base) ((I2C_SMB_REG(base) &amp; I2C_SMB_ALERTEN_MASK) &gt;&gt; I2C_SMB_ALERTEN_SHIFT)</span></div><div class="line"><a name="l36248"></a><span class="lineno">36248</span>&#160;<span class="preprocessor">#define I2C_BRD_SMB_ALERTEN(base) (BITBAND_ACCESS8(&amp;I2C_SMB_REG(base), I2C_SMB_ALERTEN_SHIFT))</span></div><div class="line"><a name="l36249"></a><span class="lineno">36249</span>&#160;</div><div class="line"><a name="l36251"></a><span class="lineno">36251</span>&#160;<span class="preprocessor">#define I2C_WR_SMB_ALERTEN(base, value) (I2C_RMW_SMB(base, (I2C_SMB_ALERTEN_MASK | I2C_SMB_SHTF2_MASK | I2C_SMB_SLTF_MASK), I2C_SMB_ALERTEN(value)))</span></div><div class="line"><a name="l36252"></a><span class="lineno">36252</span>&#160;<span class="preprocessor">#define I2C_BWR_SMB_ALERTEN(base, value) (BITBAND_ACCESS8(&amp;I2C_SMB_REG(base), I2C_SMB_ALERTEN_SHIFT) = (value))</span></div><div class="line"><a name="l36253"></a><span class="lineno">36253</span>&#160;</div><div class="line"><a name="l36268"></a><span class="lineno">36268</span>&#160;<span class="preprocessor">#define I2C_RD_SMB_FACK(base) ((I2C_SMB_REG(base) &amp; I2C_SMB_FACK_MASK) &gt;&gt; I2C_SMB_FACK_SHIFT)</span></div><div class="line"><a name="l36269"></a><span class="lineno">36269</span>&#160;<span class="preprocessor">#define I2C_BRD_SMB_FACK(base) (BITBAND_ACCESS8(&amp;I2C_SMB_REG(base), I2C_SMB_FACK_SHIFT))</span></div><div class="line"><a name="l36270"></a><span class="lineno">36270</span>&#160;</div><div class="line"><a name="l36272"></a><span class="lineno">36272</span>&#160;<span class="preprocessor">#define I2C_WR_SMB_FACK(base, value) (I2C_RMW_SMB(base, (I2C_SMB_FACK_MASK | I2C_SMB_SHTF2_MASK | I2C_SMB_SLTF_MASK), I2C_SMB_FACK(value)))</span></div><div class="line"><a name="l36273"></a><span class="lineno">36273</span>&#160;<span class="preprocessor">#define I2C_BWR_SMB_FACK(base, value) (BITBAND_ACCESS8(&amp;I2C_SMB_REG(base), I2C_SMB_FACK_SHIFT) = (value))</span></div><div class="line"><a name="l36274"></a><span class="lineno">36274</span>&#160;</div><div class="line"><a name="l36289"></a><span class="lineno">36289</span>&#160;<span class="preprocessor">#define I2C_RD_A2(base)          (I2C_A2_REG(base))</span></div><div class="line"><a name="l36290"></a><span class="lineno">36290</span>&#160;<span class="preprocessor">#define I2C_WR_A2(base, value)   (I2C_A2_REG(base) = (value))</span></div><div class="line"><a name="l36291"></a><span class="lineno">36291</span>&#160;<span class="preprocessor">#define I2C_RMW_A2(base, mask, value) (I2C_WR_A2(base, (I2C_RD_A2(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l36292"></a><span class="lineno">36292</span>&#160;<span class="preprocessor">#define I2C_SET_A2(base, value)  (I2C_WR_A2(base, I2C_RD_A2(base) |  (value)))</span></div><div class="line"><a name="l36293"></a><span class="lineno">36293</span>&#160;<span class="preprocessor">#define I2C_CLR_A2(base, value)  (I2C_WR_A2(base, I2C_RD_A2(base) &amp; ~(value)))</span></div><div class="line"><a name="l36294"></a><span class="lineno">36294</span>&#160;<span class="preprocessor">#define I2C_TOG_A2(base, value)  (I2C_WR_A2(base, I2C_RD_A2(base) ^  (value)))</span></div><div class="line"><a name="l36295"></a><span class="lineno">36295</span>&#160;</div><div class="line"><a name="l36297"></a><span class="lineno">36297</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l36298"></a><span class="lineno">36298</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2C_A2 bitfields</span></div><div class="line"><a name="l36299"></a><span class="lineno">36299</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l36300"></a><span class="lineno">36300</span>&#160;</div><div class="line"><a name="l36309"></a><span class="lineno">36309</span>&#160;<span class="preprocessor">#define I2C_RD_A2_SAD(base)  ((I2C_A2_REG(base) &amp; I2C_A2_SAD_MASK) &gt;&gt; I2C_A2_SAD_SHIFT)</span></div><div class="line"><a name="l36310"></a><span class="lineno">36310</span>&#160;<span class="preprocessor">#define I2C_BRD_A2_SAD(base) (I2C_RD_A2_SAD(base))</span></div><div class="line"><a name="l36311"></a><span class="lineno">36311</span>&#160;</div><div class="line"><a name="l36313"></a><span class="lineno">36313</span>&#160;<span class="preprocessor">#define I2C_WR_A2_SAD(base, value) (I2C_RMW_A2(base, I2C_A2_SAD_MASK, I2C_A2_SAD(value)))</span></div><div class="line"><a name="l36314"></a><span class="lineno">36314</span>&#160;<span class="preprocessor">#define I2C_BWR_A2_SAD(base, value) (I2C_WR_A2_SAD(base, value))</span></div><div class="line"><a name="l36315"></a><span class="lineno">36315</span>&#160;</div><div class="line"><a name="l36330"></a><span class="lineno">36330</span>&#160;<span class="preprocessor">#define I2C_RD_SLTH(base)        (I2C_SLTH_REG(base))</span></div><div class="line"><a name="l36331"></a><span class="lineno">36331</span>&#160;<span class="preprocessor">#define I2C_WR_SLTH(base, value) (I2C_SLTH_REG(base) = (value))</span></div><div class="line"><a name="l36332"></a><span class="lineno">36332</span>&#160;<span class="preprocessor">#define I2C_RMW_SLTH(base, mask, value) (I2C_WR_SLTH(base, (I2C_RD_SLTH(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l36333"></a><span class="lineno">36333</span>&#160;<span class="preprocessor">#define I2C_SET_SLTH(base, value) (I2C_WR_SLTH(base, I2C_RD_SLTH(base) |  (value)))</span></div><div class="line"><a name="l36334"></a><span class="lineno">36334</span>&#160;<span class="preprocessor">#define I2C_CLR_SLTH(base, value) (I2C_WR_SLTH(base, I2C_RD_SLTH(base) &amp; ~(value)))</span></div><div class="line"><a name="l36335"></a><span class="lineno">36335</span>&#160;<span class="preprocessor">#define I2C_TOG_SLTH(base, value) (I2C_WR_SLTH(base, I2C_RD_SLTH(base) ^  (value)))</span></div><div class="line"><a name="l36336"></a><span class="lineno">36336</span>&#160;</div><div class="line"><a name="l36351"></a><span class="lineno">36351</span>&#160;<span class="preprocessor">#define I2C_RD_SLTL(base)        (I2C_SLTL_REG(base))</span></div><div class="line"><a name="l36352"></a><span class="lineno">36352</span>&#160;<span class="preprocessor">#define I2C_WR_SLTL(base, value) (I2C_SLTL_REG(base) = (value))</span></div><div class="line"><a name="l36353"></a><span class="lineno">36353</span>&#160;<span class="preprocessor">#define I2C_RMW_SLTL(base, mask, value) (I2C_WR_SLTL(base, (I2C_RD_SLTL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l36354"></a><span class="lineno">36354</span>&#160;<span class="preprocessor">#define I2C_SET_SLTL(base, value) (I2C_WR_SLTL(base, I2C_RD_SLTL(base) |  (value)))</span></div><div class="line"><a name="l36355"></a><span class="lineno">36355</span>&#160;<span class="preprocessor">#define I2C_CLR_SLTL(base, value) (I2C_WR_SLTL(base, I2C_RD_SLTL(base) &amp; ~(value)))</span></div><div class="line"><a name="l36356"></a><span class="lineno">36356</span>&#160;<span class="preprocessor">#define I2C_TOG_SLTL(base, value) (I2C_WR_SLTL(base, I2C_RD_SLTL(base) ^  (value)))</span></div><div class="line"><a name="l36357"></a><span class="lineno">36357</span>&#160;</div><div class="line"><a name="l36359"></a><span class="lineno">36359</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l36360"></a><span class="lineno">36360</span>&#160;<span class="comment"> * MK64F12 I2S</span></div><div class="line"><a name="l36361"></a><span class="lineno">36361</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l36362"></a><span class="lineno">36362</span>&#160;<span class="comment"> * Inter-IC Sound / Synchronous Audio Interface</span></div><div class="line"><a name="l36363"></a><span class="lineno">36363</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l36364"></a><span class="lineno">36364</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l36365"></a><span class="lineno">36365</span>&#160;<span class="comment"> * - I2S_TCSR - SAI Transmit Control Register</span></div><div class="line"><a name="l36366"></a><span class="lineno">36366</span>&#160;<span class="comment"> * - I2S_TCR1 - SAI Transmit Configuration 1 Register</span></div><div class="line"><a name="l36367"></a><span class="lineno">36367</span>&#160;<span class="comment"> * - I2S_TCR2 - SAI Transmit Configuration 2 Register</span></div><div class="line"><a name="l36368"></a><span class="lineno">36368</span>&#160;<span class="comment"> * - I2S_TCR3 - SAI Transmit Configuration 3 Register</span></div><div class="line"><a name="l36369"></a><span class="lineno">36369</span>&#160;<span class="comment"> * - I2S_TCR4 - SAI Transmit Configuration 4 Register</span></div><div class="line"><a name="l36370"></a><span class="lineno">36370</span>&#160;<span class="comment"> * - I2S_TCR5 - SAI Transmit Configuration 5 Register</span></div><div class="line"><a name="l36371"></a><span class="lineno">36371</span>&#160;<span class="comment"> * - I2S_TDR - SAI Transmit Data Register</span></div><div class="line"><a name="l36372"></a><span class="lineno">36372</span>&#160;<span class="comment"> * - I2S_TFR - SAI Transmit FIFO Register</span></div><div class="line"><a name="l36373"></a><span class="lineno">36373</span>&#160;<span class="comment"> * - I2S_TMR - SAI Transmit Mask Register</span></div><div class="line"><a name="l36374"></a><span class="lineno">36374</span>&#160;<span class="comment"> * - I2S_RCSR - SAI Receive Control Register</span></div><div class="line"><a name="l36375"></a><span class="lineno">36375</span>&#160;<span class="comment"> * - I2S_RCR1 - SAI Receive Configuration 1 Register</span></div><div class="line"><a name="l36376"></a><span class="lineno">36376</span>&#160;<span class="comment"> * - I2S_RCR2 - SAI Receive Configuration 2 Register</span></div><div class="line"><a name="l36377"></a><span class="lineno">36377</span>&#160;<span class="comment"> * - I2S_RCR3 - SAI Receive Configuration 3 Register</span></div><div class="line"><a name="l36378"></a><span class="lineno">36378</span>&#160;<span class="comment"> * - I2S_RCR4 - SAI Receive Configuration 4 Register</span></div><div class="line"><a name="l36379"></a><span class="lineno">36379</span>&#160;<span class="comment"> * - I2S_RCR5 - SAI Receive Configuration 5 Register</span></div><div class="line"><a name="l36380"></a><span class="lineno">36380</span>&#160;<span class="comment"> * - I2S_RDR - SAI Receive Data Register</span></div><div class="line"><a name="l36381"></a><span class="lineno">36381</span>&#160;<span class="comment"> * - I2S_RFR - SAI Receive FIFO Register</span></div><div class="line"><a name="l36382"></a><span class="lineno">36382</span>&#160;<span class="comment"> * - I2S_RMR - SAI Receive Mask Register</span></div><div class="line"><a name="l36383"></a><span class="lineno">36383</span>&#160;<span class="comment"> * - I2S_MCR - SAI MCLK Control Register</span></div><div class="line"><a name="l36384"></a><span class="lineno">36384</span>&#160;<span class="comment"> * - I2S_MDR - SAI MCLK Divide Register</span></div><div class="line"><a name="l36385"></a><span class="lineno">36385</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l36386"></a><span class="lineno">36386</span>&#160;</div><div class="line"><a name="l36387"></a><span class="lineno">36387</span>&#160;<span class="preprocessor">#define I2S_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l36388"></a><span class="lineno">36388</span>&#160;<span class="preprocessor">#define I2S0_IDX (0U) </span></div><div class="line"><a name="l36403"></a><span class="lineno">36403</span>&#160;<span class="preprocessor">#define I2S_RD_TCSR(base)        (I2S_TCSR_REG(base))</span></div><div class="line"><a name="l36404"></a><span class="lineno">36404</span>&#160;<span class="preprocessor">#define I2S_WR_TCSR(base, value) (I2S_TCSR_REG(base) = (value))</span></div><div class="line"><a name="l36405"></a><span class="lineno">36405</span>&#160;<span class="preprocessor">#define I2S_RMW_TCSR(base, mask, value) (I2S_WR_TCSR(base, (I2S_RD_TCSR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l36406"></a><span class="lineno">36406</span>&#160;<span class="preprocessor">#define I2S_SET_TCSR(base, value) (I2S_WR_TCSR(base, I2S_RD_TCSR(base) |  (value)))</span></div><div class="line"><a name="l36407"></a><span class="lineno">36407</span>&#160;<span class="preprocessor">#define I2S_CLR_TCSR(base, value) (I2S_WR_TCSR(base, I2S_RD_TCSR(base) &amp; ~(value)))</span></div><div class="line"><a name="l36408"></a><span class="lineno">36408</span>&#160;<span class="preprocessor">#define I2S_TOG_TCSR(base, value) (I2S_WR_TCSR(base, I2S_RD_TCSR(base) ^  (value)))</span></div><div class="line"><a name="l36409"></a><span class="lineno">36409</span>&#160;</div><div class="line"><a name="l36411"></a><span class="lineno">36411</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l36412"></a><span class="lineno">36412</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_TCSR bitfields</span></div><div class="line"><a name="l36413"></a><span class="lineno">36413</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l36414"></a><span class="lineno">36414</span>&#160;</div><div class="line"><a name="l36426"></a><span class="lineno">36426</span>&#160;<span class="preprocessor">#define I2S_RD_TCSR_FRDE(base) ((I2S_TCSR_REG(base) &amp; I2S_TCSR_FRDE_MASK) &gt;&gt; I2S_TCSR_FRDE_SHIFT)</span></div><div class="line"><a name="l36427"></a><span class="lineno">36427</span>&#160;<span class="preprocessor">#define I2S_BRD_TCSR_FRDE(base) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_FRDE_SHIFT))</span></div><div class="line"><a name="l36428"></a><span class="lineno">36428</span>&#160;</div><div class="line"><a name="l36430"></a><span class="lineno">36430</span>&#160;<span class="preprocessor">#define I2S_WR_TCSR_FRDE(base, value) (I2S_RMW_TCSR(base, (I2S_TCSR_FRDE_MASK | I2S_TCSR_FEF_MASK | I2S_TCSR_SEF_MASK | I2S_TCSR_WSF_MASK), I2S_TCSR_FRDE(value)))</span></div><div class="line"><a name="l36431"></a><span class="lineno">36431</span>&#160;<span class="preprocessor">#define I2S_BWR_TCSR_FRDE(base, value) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_FRDE_SHIFT) = (value))</span></div><div class="line"><a name="l36432"></a><span class="lineno">36432</span>&#160;</div><div class="line"><a name="l36445"></a><span class="lineno">36445</span>&#160;<span class="preprocessor">#define I2S_RD_TCSR_FWDE(base) ((I2S_TCSR_REG(base) &amp; I2S_TCSR_FWDE_MASK) &gt;&gt; I2S_TCSR_FWDE_SHIFT)</span></div><div class="line"><a name="l36446"></a><span class="lineno">36446</span>&#160;<span class="preprocessor">#define I2S_BRD_TCSR_FWDE(base) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_FWDE_SHIFT))</span></div><div class="line"><a name="l36447"></a><span class="lineno">36447</span>&#160;</div><div class="line"><a name="l36449"></a><span class="lineno">36449</span>&#160;<span class="preprocessor">#define I2S_WR_TCSR_FWDE(base, value) (I2S_RMW_TCSR(base, (I2S_TCSR_FWDE_MASK | I2S_TCSR_FEF_MASK | I2S_TCSR_SEF_MASK | I2S_TCSR_WSF_MASK), I2S_TCSR_FWDE(value)))</span></div><div class="line"><a name="l36450"></a><span class="lineno">36450</span>&#160;<span class="preprocessor">#define I2S_BWR_TCSR_FWDE(base, value) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_FWDE_SHIFT) = (value))</span></div><div class="line"><a name="l36451"></a><span class="lineno">36451</span>&#160;</div><div class="line"><a name="l36464"></a><span class="lineno">36464</span>&#160;<span class="preprocessor">#define I2S_RD_TCSR_FRIE(base) ((I2S_TCSR_REG(base) &amp; I2S_TCSR_FRIE_MASK) &gt;&gt; I2S_TCSR_FRIE_SHIFT)</span></div><div class="line"><a name="l36465"></a><span class="lineno">36465</span>&#160;<span class="preprocessor">#define I2S_BRD_TCSR_FRIE(base) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_FRIE_SHIFT))</span></div><div class="line"><a name="l36466"></a><span class="lineno">36466</span>&#160;</div><div class="line"><a name="l36468"></a><span class="lineno">36468</span>&#160;<span class="preprocessor">#define I2S_WR_TCSR_FRIE(base, value) (I2S_RMW_TCSR(base, (I2S_TCSR_FRIE_MASK | I2S_TCSR_FEF_MASK | I2S_TCSR_SEF_MASK | I2S_TCSR_WSF_MASK), I2S_TCSR_FRIE(value)))</span></div><div class="line"><a name="l36469"></a><span class="lineno">36469</span>&#160;<span class="preprocessor">#define I2S_BWR_TCSR_FRIE(base, value) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_FRIE_SHIFT) = (value))</span></div><div class="line"><a name="l36470"></a><span class="lineno">36470</span>&#160;</div><div class="line"><a name="l36483"></a><span class="lineno">36483</span>&#160;<span class="preprocessor">#define I2S_RD_TCSR_FWIE(base) ((I2S_TCSR_REG(base) &amp; I2S_TCSR_FWIE_MASK) &gt;&gt; I2S_TCSR_FWIE_SHIFT)</span></div><div class="line"><a name="l36484"></a><span class="lineno">36484</span>&#160;<span class="preprocessor">#define I2S_BRD_TCSR_FWIE(base) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_FWIE_SHIFT))</span></div><div class="line"><a name="l36485"></a><span class="lineno">36485</span>&#160;</div><div class="line"><a name="l36487"></a><span class="lineno">36487</span>&#160;<span class="preprocessor">#define I2S_WR_TCSR_FWIE(base, value) (I2S_RMW_TCSR(base, (I2S_TCSR_FWIE_MASK | I2S_TCSR_FEF_MASK | I2S_TCSR_SEF_MASK | I2S_TCSR_WSF_MASK), I2S_TCSR_FWIE(value)))</span></div><div class="line"><a name="l36488"></a><span class="lineno">36488</span>&#160;<span class="preprocessor">#define I2S_BWR_TCSR_FWIE(base, value) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_FWIE_SHIFT) = (value))</span></div><div class="line"><a name="l36489"></a><span class="lineno">36489</span>&#160;</div><div class="line"><a name="l36502"></a><span class="lineno">36502</span>&#160;<span class="preprocessor">#define I2S_RD_TCSR_FEIE(base) ((I2S_TCSR_REG(base) &amp; I2S_TCSR_FEIE_MASK) &gt;&gt; I2S_TCSR_FEIE_SHIFT)</span></div><div class="line"><a name="l36503"></a><span class="lineno">36503</span>&#160;<span class="preprocessor">#define I2S_BRD_TCSR_FEIE(base) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_FEIE_SHIFT))</span></div><div class="line"><a name="l36504"></a><span class="lineno">36504</span>&#160;</div><div class="line"><a name="l36506"></a><span class="lineno">36506</span>&#160;<span class="preprocessor">#define I2S_WR_TCSR_FEIE(base, value) (I2S_RMW_TCSR(base, (I2S_TCSR_FEIE_MASK | I2S_TCSR_FEF_MASK | I2S_TCSR_SEF_MASK | I2S_TCSR_WSF_MASK), I2S_TCSR_FEIE(value)))</span></div><div class="line"><a name="l36507"></a><span class="lineno">36507</span>&#160;<span class="preprocessor">#define I2S_BWR_TCSR_FEIE(base, value) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_FEIE_SHIFT) = (value))</span></div><div class="line"><a name="l36508"></a><span class="lineno">36508</span>&#160;</div><div class="line"><a name="l36521"></a><span class="lineno">36521</span>&#160;<span class="preprocessor">#define I2S_RD_TCSR_SEIE(base) ((I2S_TCSR_REG(base) &amp; I2S_TCSR_SEIE_MASK) &gt;&gt; I2S_TCSR_SEIE_SHIFT)</span></div><div class="line"><a name="l36522"></a><span class="lineno">36522</span>&#160;<span class="preprocessor">#define I2S_BRD_TCSR_SEIE(base) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_SEIE_SHIFT))</span></div><div class="line"><a name="l36523"></a><span class="lineno">36523</span>&#160;</div><div class="line"><a name="l36525"></a><span class="lineno">36525</span>&#160;<span class="preprocessor">#define I2S_WR_TCSR_SEIE(base, value) (I2S_RMW_TCSR(base, (I2S_TCSR_SEIE_MASK | I2S_TCSR_FEF_MASK | I2S_TCSR_SEF_MASK | I2S_TCSR_WSF_MASK), I2S_TCSR_SEIE(value)))</span></div><div class="line"><a name="l36526"></a><span class="lineno">36526</span>&#160;<span class="preprocessor">#define I2S_BWR_TCSR_SEIE(base, value) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_SEIE_SHIFT) = (value))</span></div><div class="line"><a name="l36527"></a><span class="lineno">36527</span>&#160;</div><div class="line"><a name="l36540"></a><span class="lineno">36540</span>&#160;<span class="preprocessor">#define I2S_RD_TCSR_WSIE(base) ((I2S_TCSR_REG(base) &amp; I2S_TCSR_WSIE_MASK) &gt;&gt; I2S_TCSR_WSIE_SHIFT)</span></div><div class="line"><a name="l36541"></a><span class="lineno">36541</span>&#160;<span class="preprocessor">#define I2S_BRD_TCSR_WSIE(base) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_WSIE_SHIFT))</span></div><div class="line"><a name="l36542"></a><span class="lineno">36542</span>&#160;</div><div class="line"><a name="l36544"></a><span class="lineno">36544</span>&#160;<span class="preprocessor">#define I2S_WR_TCSR_WSIE(base, value) (I2S_RMW_TCSR(base, (I2S_TCSR_WSIE_MASK | I2S_TCSR_FEF_MASK | I2S_TCSR_SEF_MASK | I2S_TCSR_WSF_MASK), I2S_TCSR_WSIE(value)))</span></div><div class="line"><a name="l36545"></a><span class="lineno">36545</span>&#160;<span class="preprocessor">#define I2S_BWR_TCSR_WSIE(base, value) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_WSIE_SHIFT) = (value))</span></div><div class="line"><a name="l36546"></a><span class="lineno">36546</span>&#160;</div><div class="line"><a name="l36560"></a><span class="lineno">36560</span>&#160;<span class="preprocessor">#define I2S_RD_TCSR_FRF(base) ((I2S_TCSR_REG(base) &amp; I2S_TCSR_FRF_MASK) &gt;&gt; I2S_TCSR_FRF_SHIFT)</span></div><div class="line"><a name="l36561"></a><span class="lineno">36561</span>&#160;<span class="preprocessor">#define I2S_BRD_TCSR_FRF(base) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_FRF_SHIFT))</span></div><div class="line"><a name="l36562"></a><span class="lineno">36562</span>&#160;</div><div class="line"><a name="l36575"></a><span class="lineno">36575</span>&#160;<span class="preprocessor">#define I2S_RD_TCSR_FWF(base) ((I2S_TCSR_REG(base) &amp; I2S_TCSR_FWF_MASK) &gt;&gt; I2S_TCSR_FWF_SHIFT)</span></div><div class="line"><a name="l36576"></a><span class="lineno">36576</span>&#160;<span class="preprocessor">#define I2S_BRD_TCSR_FWF(base) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_FWF_SHIFT))</span></div><div class="line"><a name="l36577"></a><span class="lineno">36577</span>&#160;</div><div class="line"><a name="l36591"></a><span class="lineno">36591</span>&#160;<span class="preprocessor">#define I2S_RD_TCSR_FEF(base) ((I2S_TCSR_REG(base) &amp; I2S_TCSR_FEF_MASK) &gt;&gt; I2S_TCSR_FEF_SHIFT)</span></div><div class="line"><a name="l36592"></a><span class="lineno">36592</span>&#160;<span class="preprocessor">#define I2S_BRD_TCSR_FEF(base) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_FEF_SHIFT))</span></div><div class="line"><a name="l36593"></a><span class="lineno">36593</span>&#160;</div><div class="line"><a name="l36595"></a><span class="lineno">36595</span>&#160;<span class="preprocessor">#define I2S_WR_TCSR_FEF(base, value) (I2S_RMW_TCSR(base, (I2S_TCSR_FEF_MASK | I2S_TCSR_SEF_MASK | I2S_TCSR_WSF_MASK), I2S_TCSR_FEF(value)))</span></div><div class="line"><a name="l36596"></a><span class="lineno">36596</span>&#160;<span class="preprocessor">#define I2S_BWR_TCSR_FEF(base, value) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_FEF_SHIFT) = (value))</span></div><div class="line"><a name="l36597"></a><span class="lineno">36597</span>&#160;</div><div class="line"><a name="l36611"></a><span class="lineno">36611</span>&#160;<span class="preprocessor">#define I2S_RD_TCSR_SEF(base) ((I2S_TCSR_REG(base) &amp; I2S_TCSR_SEF_MASK) &gt;&gt; I2S_TCSR_SEF_SHIFT)</span></div><div class="line"><a name="l36612"></a><span class="lineno">36612</span>&#160;<span class="preprocessor">#define I2S_BRD_TCSR_SEF(base) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_SEF_SHIFT))</span></div><div class="line"><a name="l36613"></a><span class="lineno">36613</span>&#160;</div><div class="line"><a name="l36615"></a><span class="lineno">36615</span>&#160;<span class="preprocessor">#define I2S_WR_TCSR_SEF(base, value) (I2S_RMW_TCSR(base, (I2S_TCSR_SEF_MASK | I2S_TCSR_FEF_MASK | I2S_TCSR_WSF_MASK), I2S_TCSR_SEF(value)))</span></div><div class="line"><a name="l36616"></a><span class="lineno">36616</span>&#160;<span class="preprocessor">#define I2S_BWR_TCSR_SEF(base, value) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_SEF_SHIFT) = (value))</span></div><div class="line"><a name="l36617"></a><span class="lineno">36617</span>&#160;</div><div class="line"><a name="l36631"></a><span class="lineno">36631</span>&#160;<span class="preprocessor">#define I2S_RD_TCSR_WSF(base) ((I2S_TCSR_REG(base) &amp; I2S_TCSR_WSF_MASK) &gt;&gt; I2S_TCSR_WSF_SHIFT)</span></div><div class="line"><a name="l36632"></a><span class="lineno">36632</span>&#160;<span class="preprocessor">#define I2S_BRD_TCSR_WSF(base) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_WSF_SHIFT))</span></div><div class="line"><a name="l36633"></a><span class="lineno">36633</span>&#160;</div><div class="line"><a name="l36635"></a><span class="lineno">36635</span>&#160;<span class="preprocessor">#define I2S_WR_TCSR_WSF(base, value) (I2S_RMW_TCSR(base, (I2S_TCSR_WSF_MASK | I2S_TCSR_FEF_MASK | I2S_TCSR_SEF_MASK), I2S_TCSR_WSF(value)))</span></div><div class="line"><a name="l36636"></a><span class="lineno">36636</span>&#160;<span class="preprocessor">#define I2S_BWR_TCSR_WSF(base, value) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_WSF_SHIFT) = (value))</span></div><div class="line"><a name="l36637"></a><span class="lineno">36637</span>&#160;</div><div class="line"><a name="l36651"></a><span class="lineno">36651</span>&#160;<span class="preprocessor">#define I2S_RD_TCSR_SR(base) ((I2S_TCSR_REG(base) &amp; I2S_TCSR_SR_MASK) &gt;&gt; I2S_TCSR_SR_SHIFT)</span></div><div class="line"><a name="l36652"></a><span class="lineno">36652</span>&#160;<span class="preprocessor">#define I2S_BRD_TCSR_SR(base) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_SR_SHIFT))</span></div><div class="line"><a name="l36653"></a><span class="lineno">36653</span>&#160;</div><div class="line"><a name="l36655"></a><span class="lineno">36655</span>&#160;<span class="preprocessor">#define I2S_WR_TCSR_SR(base, value) (I2S_RMW_TCSR(base, (I2S_TCSR_SR_MASK | I2S_TCSR_FEF_MASK | I2S_TCSR_SEF_MASK | I2S_TCSR_WSF_MASK), I2S_TCSR_SR(value)))</span></div><div class="line"><a name="l36656"></a><span class="lineno">36656</span>&#160;<span class="preprocessor">#define I2S_BWR_TCSR_SR(base, value) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_SR_SHIFT) = (value))</span></div><div class="line"><a name="l36657"></a><span class="lineno">36657</span>&#160;</div><div class="line"><a name="l36672"></a><span class="lineno">36672</span>&#160;<span class="preprocessor">#define I2S_WR_TCSR_FR(base, value) (I2S_RMW_TCSR(base, (I2S_TCSR_FR_MASK | I2S_TCSR_FEF_MASK | I2S_TCSR_SEF_MASK | I2S_TCSR_WSF_MASK), I2S_TCSR_FR(value)))</span></div><div class="line"><a name="l36673"></a><span class="lineno">36673</span>&#160;<span class="preprocessor">#define I2S_BWR_TCSR_FR(base, value) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_FR_SHIFT) = (value))</span></div><div class="line"><a name="l36674"></a><span class="lineno">36674</span>&#160;</div><div class="line"><a name="l36690"></a><span class="lineno">36690</span>&#160;<span class="preprocessor">#define I2S_RD_TCSR_BCE(base) ((I2S_TCSR_REG(base) &amp; I2S_TCSR_BCE_MASK) &gt;&gt; I2S_TCSR_BCE_SHIFT)</span></div><div class="line"><a name="l36691"></a><span class="lineno">36691</span>&#160;<span class="preprocessor">#define I2S_BRD_TCSR_BCE(base) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_BCE_SHIFT))</span></div><div class="line"><a name="l36692"></a><span class="lineno">36692</span>&#160;</div><div class="line"><a name="l36694"></a><span class="lineno">36694</span>&#160;<span class="preprocessor">#define I2S_WR_TCSR_BCE(base, value) (I2S_RMW_TCSR(base, (I2S_TCSR_BCE_MASK | I2S_TCSR_FEF_MASK | I2S_TCSR_SEF_MASK | I2S_TCSR_WSF_MASK), I2S_TCSR_BCE(value)))</span></div><div class="line"><a name="l36695"></a><span class="lineno">36695</span>&#160;<span class="preprocessor">#define I2S_BWR_TCSR_BCE(base, value) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_BCE_SHIFT) = (value))</span></div><div class="line"><a name="l36696"></a><span class="lineno">36696</span>&#160;</div><div class="line"><a name="l36711"></a><span class="lineno">36711</span>&#160;<span class="preprocessor">#define I2S_RD_TCSR_DBGE(base) ((I2S_TCSR_REG(base) &amp; I2S_TCSR_DBGE_MASK) &gt;&gt; I2S_TCSR_DBGE_SHIFT)</span></div><div class="line"><a name="l36712"></a><span class="lineno">36712</span>&#160;<span class="preprocessor">#define I2S_BRD_TCSR_DBGE(base) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_DBGE_SHIFT))</span></div><div class="line"><a name="l36713"></a><span class="lineno">36713</span>&#160;</div><div class="line"><a name="l36715"></a><span class="lineno">36715</span>&#160;<span class="preprocessor">#define I2S_WR_TCSR_DBGE(base, value) (I2S_RMW_TCSR(base, (I2S_TCSR_DBGE_MASK | I2S_TCSR_FEF_MASK | I2S_TCSR_SEF_MASK | I2S_TCSR_WSF_MASK), I2S_TCSR_DBGE(value)))</span></div><div class="line"><a name="l36716"></a><span class="lineno">36716</span>&#160;<span class="preprocessor">#define I2S_BWR_TCSR_DBGE(base, value) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_DBGE_SHIFT) = (value))</span></div><div class="line"><a name="l36717"></a><span class="lineno">36717</span>&#160;</div><div class="line"><a name="l36731"></a><span class="lineno">36731</span>&#160;<span class="preprocessor">#define I2S_RD_TCSR_STOPE(base) ((I2S_TCSR_REG(base) &amp; I2S_TCSR_STOPE_MASK) &gt;&gt; I2S_TCSR_STOPE_SHIFT)</span></div><div class="line"><a name="l36732"></a><span class="lineno">36732</span>&#160;<span class="preprocessor">#define I2S_BRD_TCSR_STOPE(base) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_STOPE_SHIFT))</span></div><div class="line"><a name="l36733"></a><span class="lineno">36733</span>&#160;</div><div class="line"><a name="l36735"></a><span class="lineno">36735</span>&#160;<span class="preprocessor">#define I2S_WR_TCSR_STOPE(base, value) (I2S_RMW_TCSR(base, (I2S_TCSR_STOPE_MASK | I2S_TCSR_FEF_MASK | I2S_TCSR_SEF_MASK | I2S_TCSR_WSF_MASK), I2S_TCSR_STOPE(value)))</span></div><div class="line"><a name="l36736"></a><span class="lineno">36736</span>&#160;<span class="preprocessor">#define I2S_BWR_TCSR_STOPE(base, value) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_STOPE_SHIFT) = (value))</span></div><div class="line"><a name="l36737"></a><span class="lineno">36737</span>&#160;</div><div class="line"><a name="l36753"></a><span class="lineno">36753</span>&#160;<span class="preprocessor">#define I2S_RD_TCSR_TE(base) ((I2S_TCSR_REG(base) &amp; I2S_TCSR_TE_MASK) &gt;&gt; I2S_TCSR_TE_SHIFT)</span></div><div class="line"><a name="l36754"></a><span class="lineno">36754</span>&#160;<span class="preprocessor">#define I2S_BRD_TCSR_TE(base) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_TE_SHIFT))</span></div><div class="line"><a name="l36755"></a><span class="lineno">36755</span>&#160;</div><div class="line"><a name="l36757"></a><span class="lineno">36757</span>&#160;<span class="preprocessor">#define I2S_WR_TCSR_TE(base, value) (I2S_RMW_TCSR(base, (I2S_TCSR_TE_MASK | I2S_TCSR_FEF_MASK | I2S_TCSR_SEF_MASK | I2S_TCSR_WSF_MASK), I2S_TCSR_TE(value)))</span></div><div class="line"><a name="l36758"></a><span class="lineno">36758</span>&#160;<span class="preprocessor">#define I2S_BWR_TCSR_TE(base, value) (BITBAND_ACCESS32(&amp;I2S_TCSR_REG(base), I2S_TCSR_TE_SHIFT) = (value))</span></div><div class="line"><a name="l36759"></a><span class="lineno">36759</span>&#160;</div><div class="line"><a name="l36774"></a><span class="lineno">36774</span>&#160;<span class="preprocessor">#define I2S_RD_TCR1(base)        (I2S_TCR1_REG(base))</span></div><div class="line"><a name="l36775"></a><span class="lineno">36775</span>&#160;<span class="preprocessor">#define I2S_WR_TCR1(base, value) (I2S_TCR1_REG(base) = (value))</span></div><div class="line"><a name="l36776"></a><span class="lineno">36776</span>&#160;<span class="preprocessor">#define I2S_RMW_TCR1(base, mask, value) (I2S_WR_TCR1(base, (I2S_RD_TCR1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l36777"></a><span class="lineno">36777</span>&#160;<span class="preprocessor">#define I2S_SET_TCR1(base, value) (I2S_WR_TCR1(base, I2S_RD_TCR1(base) |  (value)))</span></div><div class="line"><a name="l36778"></a><span class="lineno">36778</span>&#160;<span class="preprocessor">#define I2S_CLR_TCR1(base, value) (I2S_WR_TCR1(base, I2S_RD_TCR1(base) &amp; ~(value)))</span></div><div class="line"><a name="l36779"></a><span class="lineno">36779</span>&#160;<span class="preprocessor">#define I2S_TOG_TCR1(base, value) (I2S_WR_TCR1(base, I2S_RD_TCR1(base) ^  (value)))</span></div><div class="line"><a name="l36780"></a><span class="lineno">36780</span>&#160;</div><div class="line"><a name="l36782"></a><span class="lineno">36782</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l36783"></a><span class="lineno">36783</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_TCR1 bitfields</span></div><div class="line"><a name="l36784"></a><span class="lineno">36784</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l36785"></a><span class="lineno">36785</span>&#160;</div><div class="line"><a name="l36793"></a><span class="lineno">36793</span>&#160;<span class="preprocessor">#define I2S_RD_TCR1_TFW(base) ((I2S_TCR1_REG(base) &amp; I2S_TCR1_TFW_MASK) &gt;&gt; I2S_TCR1_TFW_SHIFT)</span></div><div class="line"><a name="l36794"></a><span class="lineno">36794</span>&#160;<span class="preprocessor">#define I2S_BRD_TCR1_TFW(base) (I2S_RD_TCR1_TFW(base))</span></div><div class="line"><a name="l36795"></a><span class="lineno">36795</span>&#160;</div><div class="line"><a name="l36797"></a><span class="lineno">36797</span>&#160;<span class="preprocessor">#define I2S_WR_TCR1_TFW(base, value) (I2S_RMW_TCR1(base, I2S_TCR1_TFW_MASK, I2S_TCR1_TFW(value)))</span></div><div class="line"><a name="l36798"></a><span class="lineno">36798</span>&#160;<span class="preprocessor">#define I2S_BWR_TCR1_TFW(base, value) (I2S_WR_TCR1_TFW(base, value))</span></div><div class="line"><a name="l36799"></a><span class="lineno">36799</span>&#160;</div><div class="line"><a name="l36816"></a><span class="lineno">36816</span>&#160;<span class="preprocessor">#define I2S_RD_TCR2(base)        (I2S_TCR2_REG(base))</span></div><div class="line"><a name="l36817"></a><span class="lineno">36817</span>&#160;<span class="preprocessor">#define I2S_WR_TCR2(base, value) (I2S_TCR2_REG(base) = (value))</span></div><div class="line"><a name="l36818"></a><span class="lineno">36818</span>&#160;<span class="preprocessor">#define I2S_RMW_TCR2(base, mask, value) (I2S_WR_TCR2(base, (I2S_RD_TCR2(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l36819"></a><span class="lineno">36819</span>&#160;<span class="preprocessor">#define I2S_SET_TCR2(base, value) (I2S_WR_TCR2(base, I2S_RD_TCR2(base) |  (value)))</span></div><div class="line"><a name="l36820"></a><span class="lineno">36820</span>&#160;<span class="preprocessor">#define I2S_CLR_TCR2(base, value) (I2S_WR_TCR2(base, I2S_RD_TCR2(base) &amp; ~(value)))</span></div><div class="line"><a name="l36821"></a><span class="lineno">36821</span>&#160;<span class="preprocessor">#define I2S_TOG_TCR2(base, value) (I2S_WR_TCR2(base, I2S_RD_TCR2(base) ^  (value)))</span></div><div class="line"><a name="l36822"></a><span class="lineno">36822</span>&#160;</div><div class="line"><a name="l36824"></a><span class="lineno">36824</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l36825"></a><span class="lineno">36825</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_TCR2 bitfields</span></div><div class="line"><a name="l36826"></a><span class="lineno">36826</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l36827"></a><span class="lineno">36827</span>&#160;</div><div class="line"><a name="l36836"></a><span class="lineno">36836</span>&#160;<span class="preprocessor">#define I2S_RD_TCR2_DIV(base) ((I2S_TCR2_REG(base) &amp; I2S_TCR2_DIV_MASK) &gt;&gt; I2S_TCR2_DIV_SHIFT)</span></div><div class="line"><a name="l36837"></a><span class="lineno">36837</span>&#160;<span class="preprocessor">#define I2S_BRD_TCR2_DIV(base) (I2S_RD_TCR2_DIV(base))</span></div><div class="line"><a name="l36838"></a><span class="lineno">36838</span>&#160;</div><div class="line"><a name="l36840"></a><span class="lineno">36840</span>&#160;<span class="preprocessor">#define I2S_WR_TCR2_DIV(base, value) (I2S_RMW_TCR2(base, I2S_TCR2_DIV_MASK, I2S_TCR2_DIV(value)))</span></div><div class="line"><a name="l36841"></a><span class="lineno">36841</span>&#160;<span class="preprocessor">#define I2S_BWR_TCR2_DIV(base, value) (I2S_WR_TCR2_DIV(base, value))</span></div><div class="line"><a name="l36842"></a><span class="lineno">36842</span>&#160;</div><div class="line"><a name="l36855"></a><span class="lineno">36855</span>&#160;<span class="preprocessor">#define I2S_RD_TCR2_BCD(base) ((I2S_TCR2_REG(base) &amp; I2S_TCR2_BCD_MASK) &gt;&gt; I2S_TCR2_BCD_SHIFT)</span></div><div class="line"><a name="l36856"></a><span class="lineno">36856</span>&#160;<span class="preprocessor">#define I2S_BRD_TCR2_BCD(base) (BITBAND_ACCESS32(&amp;I2S_TCR2_REG(base), I2S_TCR2_BCD_SHIFT))</span></div><div class="line"><a name="l36857"></a><span class="lineno">36857</span>&#160;</div><div class="line"><a name="l36859"></a><span class="lineno">36859</span>&#160;<span class="preprocessor">#define I2S_WR_TCR2_BCD(base, value) (I2S_RMW_TCR2(base, I2S_TCR2_BCD_MASK, I2S_TCR2_BCD(value)))</span></div><div class="line"><a name="l36860"></a><span class="lineno">36860</span>&#160;<span class="preprocessor">#define I2S_BWR_TCR2_BCD(base, value) (BITBAND_ACCESS32(&amp;I2S_TCR2_REG(base), I2S_TCR2_BCD_SHIFT) = (value))</span></div><div class="line"><a name="l36861"></a><span class="lineno">36861</span>&#160;</div><div class="line"><a name="l36876"></a><span class="lineno">36876</span>&#160;<span class="preprocessor">#define I2S_RD_TCR2_BCP(base) ((I2S_TCR2_REG(base) &amp; I2S_TCR2_BCP_MASK) &gt;&gt; I2S_TCR2_BCP_SHIFT)</span></div><div class="line"><a name="l36877"></a><span class="lineno">36877</span>&#160;<span class="preprocessor">#define I2S_BRD_TCR2_BCP(base) (BITBAND_ACCESS32(&amp;I2S_TCR2_REG(base), I2S_TCR2_BCP_SHIFT))</span></div><div class="line"><a name="l36878"></a><span class="lineno">36878</span>&#160;</div><div class="line"><a name="l36880"></a><span class="lineno">36880</span>&#160;<span class="preprocessor">#define I2S_WR_TCR2_BCP(base, value) (I2S_RMW_TCR2(base, I2S_TCR2_BCP_MASK, I2S_TCR2_BCP(value)))</span></div><div class="line"><a name="l36881"></a><span class="lineno">36881</span>&#160;<span class="preprocessor">#define I2S_BWR_TCR2_BCP(base, value) (BITBAND_ACCESS32(&amp;I2S_TCR2_REG(base), I2S_TCR2_BCP_SHIFT) = (value))</span></div><div class="line"><a name="l36882"></a><span class="lineno">36882</span>&#160;</div><div class="line"><a name="l36901"></a><span class="lineno">36901</span>&#160;<span class="preprocessor">#define I2S_RD_TCR2_MSEL(base) ((I2S_TCR2_REG(base) &amp; I2S_TCR2_MSEL_MASK) &gt;&gt; I2S_TCR2_MSEL_SHIFT)</span></div><div class="line"><a name="l36902"></a><span class="lineno">36902</span>&#160;<span class="preprocessor">#define I2S_BRD_TCR2_MSEL(base) (I2S_RD_TCR2_MSEL(base))</span></div><div class="line"><a name="l36903"></a><span class="lineno">36903</span>&#160;</div><div class="line"><a name="l36905"></a><span class="lineno">36905</span>&#160;<span class="preprocessor">#define I2S_WR_TCR2_MSEL(base, value) (I2S_RMW_TCR2(base, I2S_TCR2_MSEL_MASK, I2S_TCR2_MSEL(value)))</span></div><div class="line"><a name="l36906"></a><span class="lineno">36906</span>&#160;<span class="preprocessor">#define I2S_BWR_TCR2_MSEL(base, value) (I2S_WR_TCR2_MSEL(base, value))</span></div><div class="line"><a name="l36907"></a><span class="lineno">36907</span>&#160;</div><div class="line"><a name="l36929"></a><span class="lineno">36929</span>&#160;<span class="preprocessor">#define I2S_RD_TCR2_BCI(base) ((I2S_TCR2_REG(base) &amp; I2S_TCR2_BCI_MASK) &gt;&gt; I2S_TCR2_BCI_SHIFT)</span></div><div class="line"><a name="l36930"></a><span class="lineno">36930</span>&#160;<span class="preprocessor">#define I2S_BRD_TCR2_BCI(base) (BITBAND_ACCESS32(&amp;I2S_TCR2_REG(base), I2S_TCR2_BCI_SHIFT))</span></div><div class="line"><a name="l36931"></a><span class="lineno">36931</span>&#160;</div><div class="line"><a name="l36933"></a><span class="lineno">36933</span>&#160;<span class="preprocessor">#define I2S_WR_TCR2_BCI(base, value) (I2S_RMW_TCR2(base, I2S_TCR2_BCI_MASK, I2S_TCR2_BCI(value)))</span></div><div class="line"><a name="l36934"></a><span class="lineno">36934</span>&#160;<span class="preprocessor">#define I2S_BWR_TCR2_BCI(base, value) (BITBAND_ACCESS32(&amp;I2S_TCR2_REG(base), I2S_TCR2_BCI_SHIFT) = (value))</span></div><div class="line"><a name="l36935"></a><span class="lineno">36935</span>&#160;</div><div class="line"><a name="l36957"></a><span class="lineno">36957</span>&#160;<span class="preprocessor">#define I2S_RD_TCR2_BCS(base) ((I2S_TCR2_REG(base) &amp; I2S_TCR2_BCS_MASK) &gt;&gt; I2S_TCR2_BCS_SHIFT)</span></div><div class="line"><a name="l36958"></a><span class="lineno">36958</span>&#160;<span class="preprocessor">#define I2S_BRD_TCR2_BCS(base) (BITBAND_ACCESS32(&amp;I2S_TCR2_REG(base), I2S_TCR2_BCS_SHIFT))</span></div><div class="line"><a name="l36959"></a><span class="lineno">36959</span>&#160;</div><div class="line"><a name="l36961"></a><span class="lineno">36961</span>&#160;<span class="preprocessor">#define I2S_WR_TCR2_BCS(base, value) (I2S_RMW_TCR2(base, I2S_TCR2_BCS_MASK, I2S_TCR2_BCS(value)))</span></div><div class="line"><a name="l36962"></a><span class="lineno">36962</span>&#160;<span class="preprocessor">#define I2S_BWR_TCR2_BCS(base, value) (BITBAND_ACCESS32(&amp;I2S_TCR2_REG(base), I2S_TCR2_BCS_SHIFT) = (value))</span></div><div class="line"><a name="l36963"></a><span class="lineno">36963</span>&#160;</div><div class="line"><a name="l36980"></a><span class="lineno">36980</span>&#160;<span class="preprocessor">#define I2S_RD_TCR2_SYNC(base) ((I2S_TCR2_REG(base) &amp; I2S_TCR2_SYNC_MASK) &gt;&gt; I2S_TCR2_SYNC_SHIFT)</span></div><div class="line"><a name="l36981"></a><span class="lineno">36981</span>&#160;<span class="preprocessor">#define I2S_BRD_TCR2_SYNC(base) (I2S_RD_TCR2_SYNC(base))</span></div><div class="line"><a name="l36982"></a><span class="lineno">36982</span>&#160;</div><div class="line"><a name="l36984"></a><span class="lineno">36984</span>&#160;<span class="preprocessor">#define I2S_WR_TCR2_SYNC(base, value) (I2S_RMW_TCR2(base, I2S_TCR2_SYNC_MASK, I2S_TCR2_SYNC(value)))</span></div><div class="line"><a name="l36985"></a><span class="lineno">36985</span>&#160;<span class="preprocessor">#define I2S_BWR_TCR2_SYNC(base, value) (I2S_WR_TCR2_SYNC(base, value))</span></div><div class="line"><a name="l36986"></a><span class="lineno">36986</span>&#160;</div><div class="line"><a name="l37003"></a><span class="lineno">37003</span>&#160;<span class="preprocessor">#define I2S_RD_TCR3(base)        (I2S_TCR3_REG(base))</span></div><div class="line"><a name="l37004"></a><span class="lineno">37004</span>&#160;<span class="preprocessor">#define I2S_WR_TCR3(base, value) (I2S_TCR3_REG(base) = (value))</span></div><div class="line"><a name="l37005"></a><span class="lineno">37005</span>&#160;<span class="preprocessor">#define I2S_RMW_TCR3(base, mask, value) (I2S_WR_TCR3(base, (I2S_RD_TCR3(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l37006"></a><span class="lineno">37006</span>&#160;<span class="preprocessor">#define I2S_SET_TCR3(base, value) (I2S_WR_TCR3(base, I2S_RD_TCR3(base) |  (value)))</span></div><div class="line"><a name="l37007"></a><span class="lineno">37007</span>&#160;<span class="preprocessor">#define I2S_CLR_TCR3(base, value) (I2S_WR_TCR3(base, I2S_RD_TCR3(base) &amp; ~(value)))</span></div><div class="line"><a name="l37008"></a><span class="lineno">37008</span>&#160;<span class="preprocessor">#define I2S_TOG_TCR3(base, value) (I2S_WR_TCR3(base, I2S_RD_TCR3(base) ^  (value)))</span></div><div class="line"><a name="l37009"></a><span class="lineno">37009</span>&#160;</div><div class="line"><a name="l37011"></a><span class="lineno">37011</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l37012"></a><span class="lineno">37012</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_TCR3 bitfields</span></div><div class="line"><a name="l37013"></a><span class="lineno">37013</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l37014"></a><span class="lineno">37014</span>&#160;</div><div class="line"><a name="l37025"></a><span class="lineno">37025</span>&#160;<span class="preprocessor">#define I2S_RD_TCR3_WDFL(base) ((I2S_TCR3_REG(base) &amp; I2S_TCR3_WDFL_MASK) &gt;&gt; I2S_TCR3_WDFL_SHIFT)</span></div><div class="line"><a name="l37026"></a><span class="lineno">37026</span>&#160;<span class="preprocessor">#define I2S_BRD_TCR3_WDFL(base) (I2S_RD_TCR3_WDFL(base))</span></div><div class="line"><a name="l37027"></a><span class="lineno">37027</span>&#160;</div><div class="line"><a name="l37029"></a><span class="lineno">37029</span>&#160;<span class="preprocessor">#define I2S_WR_TCR3_WDFL(base, value) (I2S_RMW_TCR3(base, I2S_TCR3_WDFL_MASK, I2S_TCR3_WDFL(value)))</span></div><div class="line"><a name="l37030"></a><span class="lineno">37030</span>&#160;<span class="preprocessor">#define I2S_BWR_TCR3_WDFL(base, value) (I2S_WR_TCR3_WDFL(base, value))</span></div><div class="line"><a name="l37031"></a><span class="lineno">37031</span>&#160;</div><div class="line"><a name="l37045"></a><span class="lineno">37045</span>&#160;<span class="preprocessor">#define I2S_RD_TCR3_TCE(base) ((I2S_TCR3_REG(base) &amp; I2S_TCR3_TCE_MASK) &gt;&gt; I2S_TCR3_TCE_SHIFT)</span></div><div class="line"><a name="l37046"></a><span class="lineno">37046</span>&#160;<span class="preprocessor">#define I2S_BRD_TCR3_TCE(base) (I2S_RD_TCR3_TCE(base))</span></div><div class="line"><a name="l37047"></a><span class="lineno">37047</span>&#160;</div><div class="line"><a name="l37049"></a><span class="lineno">37049</span>&#160;<span class="preprocessor">#define I2S_WR_TCR3_TCE(base, value) (I2S_RMW_TCR3(base, I2S_TCR3_TCE_MASK, I2S_TCR3_TCE(value)))</span></div><div class="line"><a name="l37050"></a><span class="lineno">37050</span>&#160;<span class="preprocessor">#define I2S_BWR_TCR3_TCE(base, value) (I2S_WR_TCR3_TCE(base, value))</span></div><div class="line"><a name="l37051"></a><span class="lineno">37051</span>&#160;</div><div class="line"><a name="l37068"></a><span class="lineno">37068</span>&#160;<span class="preprocessor">#define I2S_RD_TCR4(base)        (I2S_TCR4_REG(base))</span></div><div class="line"><a name="l37069"></a><span class="lineno">37069</span>&#160;<span class="preprocessor">#define I2S_WR_TCR4(base, value) (I2S_TCR4_REG(base) = (value))</span></div><div class="line"><a name="l37070"></a><span class="lineno">37070</span>&#160;<span class="preprocessor">#define I2S_RMW_TCR4(base, mask, value) (I2S_WR_TCR4(base, (I2S_RD_TCR4(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l37071"></a><span class="lineno">37071</span>&#160;<span class="preprocessor">#define I2S_SET_TCR4(base, value) (I2S_WR_TCR4(base, I2S_RD_TCR4(base) |  (value)))</span></div><div class="line"><a name="l37072"></a><span class="lineno">37072</span>&#160;<span class="preprocessor">#define I2S_CLR_TCR4(base, value) (I2S_WR_TCR4(base, I2S_RD_TCR4(base) &amp; ~(value)))</span></div><div class="line"><a name="l37073"></a><span class="lineno">37073</span>&#160;<span class="preprocessor">#define I2S_TOG_TCR4(base, value) (I2S_WR_TCR4(base, I2S_RD_TCR4(base) ^  (value)))</span></div><div class="line"><a name="l37074"></a><span class="lineno">37074</span>&#160;</div><div class="line"><a name="l37076"></a><span class="lineno">37076</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l37077"></a><span class="lineno">37077</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_TCR4 bitfields</span></div><div class="line"><a name="l37078"></a><span class="lineno">37078</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l37079"></a><span class="lineno">37079</span>&#160;</div><div class="line"><a name="l37091"></a><span class="lineno">37091</span>&#160;<span class="preprocessor">#define I2S_RD_TCR4_FSD(base) ((I2S_TCR4_REG(base) &amp; I2S_TCR4_FSD_MASK) &gt;&gt; I2S_TCR4_FSD_SHIFT)</span></div><div class="line"><a name="l37092"></a><span class="lineno">37092</span>&#160;<span class="preprocessor">#define I2S_BRD_TCR4_FSD(base) (BITBAND_ACCESS32(&amp;I2S_TCR4_REG(base), I2S_TCR4_FSD_SHIFT))</span></div><div class="line"><a name="l37093"></a><span class="lineno">37093</span>&#160;</div><div class="line"><a name="l37095"></a><span class="lineno">37095</span>&#160;<span class="preprocessor">#define I2S_WR_TCR4_FSD(base, value) (I2S_RMW_TCR4(base, I2S_TCR4_FSD_MASK, I2S_TCR4_FSD(value)))</span></div><div class="line"><a name="l37096"></a><span class="lineno">37096</span>&#160;<span class="preprocessor">#define I2S_BWR_TCR4_FSD(base, value) (BITBAND_ACCESS32(&amp;I2S_TCR4_REG(base), I2S_TCR4_FSD_SHIFT) = (value))</span></div><div class="line"><a name="l37097"></a><span class="lineno">37097</span>&#160;</div><div class="line"><a name="l37110"></a><span class="lineno">37110</span>&#160;<span class="preprocessor">#define I2S_RD_TCR4_FSP(base) ((I2S_TCR4_REG(base) &amp; I2S_TCR4_FSP_MASK) &gt;&gt; I2S_TCR4_FSP_SHIFT)</span></div><div class="line"><a name="l37111"></a><span class="lineno">37111</span>&#160;<span class="preprocessor">#define I2S_BRD_TCR4_FSP(base) (BITBAND_ACCESS32(&amp;I2S_TCR4_REG(base), I2S_TCR4_FSP_SHIFT))</span></div><div class="line"><a name="l37112"></a><span class="lineno">37112</span>&#160;</div><div class="line"><a name="l37114"></a><span class="lineno">37114</span>&#160;<span class="preprocessor">#define I2S_WR_TCR4_FSP(base, value) (I2S_RMW_TCR4(base, I2S_TCR4_FSP_MASK, I2S_TCR4_FSP(value)))</span></div><div class="line"><a name="l37115"></a><span class="lineno">37115</span>&#160;<span class="preprocessor">#define I2S_BWR_TCR4_FSP(base, value) (BITBAND_ACCESS32(&amp;I2S_TCR4_REG(base), I2S_TCR4_FSP_SHIFT) = (value))</span></div><div class="line"><a name="l37116"></a><span class="lineno">37116</span>&#160;</div><div class="line"><a name="l37127"></a><span class="lineno">37127</span>&#160;<span class="preprocessor">#define I2S_RD_TCR4_FSE(base) ((I2S_TCR4_REG(base) &amp; I2S_TCR4_FSE_MASK) &gt;&gt; I2S_TCR4_FSE_SHIFT)</span></div><div class="line"><a name="l37128"></a><span class="lineno">37128</span>&#160;<span class="preprocessor">#define I2S_BRD_TCR4_FSE(base) (BITBAND_ACCESS32(&amp;I2S_TCR4_REG(base), I2S_TCR4_FSE_SHIFT))</span></div><div class="line"><a name="l37129"></a><span class="lineno">37129</span>&#160;</div><div class="line"><a name="l37131"></a><span class="lineno">37131</span>&#160;<span class="preprocessor">#define I2S_WR_TCR4_FSE(base, value) (I2S_RMW_TCR4(base, I2S_TCR4_FSE_MASK, I2S_TCR4_FSE(value)))</span></div><div class="line"><a name="l37132"></a><span class="lineno">37132</span>&#160;<span class="preprocessor">#define I2S_BWR_TCR4_FSE(base, value) (BITBAND_ACCESS32(&amp;I2S_TCR4_REG(base), I2S_TCR4_FSE_SHIFT) = (value))</span></div><div class="line"><a name="l37133"></a><span class="lineno">37133</span>&#160;</div><div class="line"><a name="l37146"></a><span class="lineno">37146</span>&#160;<span class="preprocessor">#define I2S_RD_TCR4_MF(base) ((I2S_TCR4_REG(base) &amp; I2S_TCR4_MF_MASK) &gt;&gt; I2S_TCR4_MF_SHIFT)</span></div><div class="line"><a name="l37147"></a><span class="lineno">37147</span>&#160;<span class="preprocessor">#define I2S_BRD_TCR4_MF(base) (BITBAND_ACCESS32(&amp;I2S_TCR4_REG(base), I2S_TCR4_MF_SHIFT))</span></div><div class="line"><a name="l37148"></a><span class="lineno">37148</span>&#160;</div><div class="line"><a name="l37150"></a><span class="lineno">37150</span>&#160;<span class="preprocessor">#define I2S_WR_TCR4_MF(base, value) (I2S_RMW_TCR4(base, I2S_TCR4_MF_MASK, I2S_TCR4_MF(value)))</span></div><div class="line"><a name="l37151"></a><span class="lineno">37151</span>&#160;<span class="preprocessor">#define I2S_BWR_TCR4_MF(base, value) (BITBAND_ACCESS32(&amp;I2S_TCR4_REG(base), I2S_TCR4_MF_SHIFT) = (value))</span></div><div class="line"><a name="l37152"></a><span class="lineno">37152</span>&#160;</div><div class="line"><a name="l37164"></a><span class="lineno">37164</span>&#160;<span class="preprocessor">#define I2S_RD_TCR4_SYWD(base) ((I2S_TCR4_REG(base) &amp; I2S_TCR4_SYWD_MASK) &gt;&gt; I2S_TCR4_SYWD_SHIFT)</span></div><div class="line"><a name="l37165"></a><span class="lineno">37165</span>&#160;<span class="preprocessor">#define I2S_BRD_TCR4_SYWD(base) (I2S_RD_TCR4_SYWD(base))</span></div><div class="line"><a name="l37166"></a><span class="lineno">37166</span>&#160;</div><div class="line"><a name="l37168"></a><span class="lineno">37168</span>&#160;<span class="preprocessor">#define I2S_WR_TCR4_SYWD(base, value) (I2S_RMW_TCR4(base, I2S_TCR4_SYWD_MASK, I2S_TCR4_SYWD(value)))</span></div><div class="line"><a name="l37169"></a><span class="lineno">37169</span>&#160;<span class="preprocessor">#define I2S_BWR_TCR4_SYWD(base, value) (I2S_WR_TCR4_SYWD(base, value))</span></div><div class="line"><a name="l37170"></a><span class="lineno">37170</span>&#160;</div><div class="line"><a name="l37181"></a><span class="lineno">37181</span>&#160;<span class="preprocessor">#define I2S_RD_TCR4_FRSZ(base) ((I2S_TCR4_REG(base) &amp; I2S_TCR4_FRSZ_MASK) &gt;&gt; I2S_TCR4_FRSZ_SHIFT)</span></div><div class="line"><a name="l37182"></a><span class="lineno">37182</span>&#160;<span class="preprocessor">#define I2S_BRD_TCR4_FRSZ(base) (I2S_RD_TCR4_FRSZ(base))</span></div><div class="line"><a name="l37183"></a><span class="lineno">37183</span>&#160;</div><div class="line"><a name="l37185"></a><span class="lineno">37185</span>&#160;<span class="preprocessor">#define I2S_WR_TCR4_FRSZ(base, value) (I2S_RMW_TCR4(base, I2S_TCR4_FRSZ_MASK, I2S_TCR4_FRSZ(value)))</span></div><div class="line"><a name="l37186"></a><span class="lineno">37186</span>&#160;<span class="preprocessor">#define I2S_BWR_TCR4_FRSZ(base, value) (I2S_WR_TCR4_FRSZ(base, value))</span></div><div class="line"><a name="l37187"></a><span class="lineno">37187</span>&#160;</div><div class="line"><a name="l37204"></a><span class="lineno">37204</span>&#160;<span class="preprocessor">#define I2S_RD_TCR5(base)        (I2S_TCR5_REG(base))</span></div><div class="line"><a name="l37205"></a><span class="lineno">37205</span>&#160;<span class="preprocessor">#define I2S_WR_TCR5(base, value) (I2S_TCR5_REG(base) = (value))</span></div><div class="line"><a name="l37206"></a><span class="lineno">37206</span>&#160;<span class="preprocessor">#define I2S_RMW_TCR5(base, mask, value) (I2S_WR_TCR5(base, (I2S_RD_TCR5(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l37207"></a><span class="lineno">37207</span>&#160;<span class="preprocessor">#define I2S_SET_TCR5(base, value) (I2S_WR_TCR5(base, I2S_RD_TCR5(base) |  (value)))</span></div><div class="line"><a name="l37208"></a><span class="lineno">37208</span>&#160;<span class="preprocessor">#define I2S_CLR_TCR5(base, value) (I2S_WR_TCR5(base, I2S_RD_TCR5(base) &amp; ~(value)))</span></div><div class="line"><a name="l37209"></a><span class="lineno">37209</span>&#160;<span class="preprocessor">#define I2S_TOG_TCR5(base, value) (I2S_WR_TCR5(base, I2S_RD_TCR5(base) ^  (value)))</span></div><div class="line"><a name="l37210"></a><span class="lineno">37210</span>&#160;</div><div class="line"><a name="l37212"></a><span class="lineno">37212</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l37213"></a><span class="lineno">37213</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_TCR5 bitfields</span></div><div class="line"><a name="l37214"></a><span class="lineno">37214</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l37215"></a><span class="lineno">37215</span>&#160;</div><div class="line"><a name="l37229"></a><span class="lineno">37229</span>&#160;<span class="preprocessor">#define I2S_RD_TCR5_FBT(base) ((I2S_TCR5_REG(base) &amp; I2S_TCR5_FBT_MASK) &gt;&gt; I2S_TCR5_FBT_SHIFT)</span></div><div class="line"><a name="l37230"></a><span class="lineno">37230</span>&#160;<span class="preprocessor">#define I2S_BRD_TCR5_FBT(base) (I2S_RD_TCR5_FBT(base))</span></div><div class="line"><a name="l37231"></a><span class="lineno">37231</span>&#160;</div><div class="line"><a name="l37233"></a><span class="lineno">37233</span>&#160;<span class="preprocessor">#define I2S_WR_TCR5_FBT(base, value) (I2S_RMW_TCR5(base, I2S_TCR5_FBT_MASK, I2S_TCR5_FBT(value)))</span></div><div class="line"><a name="l37234"></a><span class="lineno">37234</span>&#160;<span class="preprocessor">#define I2S_BWR_TCR5_FBT(base, value) (I2S_WR_TCR5_FBT(base, value))</span></div><div class="line"><a name="l37235"></a><span class="lineno">37235</span>&#160;</div><div class="line"><a name="l37246"></a><span class="lineno">37246</span>&#160;<span class="preprocessor">#define I2S_RD_TCR5_W0W(base) ((I2S_TCR5_REG(base) &amp; I2S_TCR5_W0W_MASK) &gt;&gt; I2S_TCR5_W0W_SHIFT)</span></div><div class="line"><a name="l37247"></a><span class="lineno">37247</span>&#160;<span class="preprocessor">#define I2S_BRD_TCR5_W0W(base) (I2S_RD_TCR5_W0W(base))</span></div><div class="line"><a name="l37248"></a><span class="lineno">37248</span>&#160;</div><div class="line"><a name="l37250"></a><span class="lineno">37250</span>&#160;<span class="preprocessor">#define I2S_WR_TCR5_W0W(base, value) (I2S_RMW_TCR5(base, I2S_TCR5_W0W_MASK, I2S_TCR5_W0W(value)))</span></div><div class="line"><a name="l37251"></a><span class="lineno">37251</span>&#160;<span class="preprocessor">#define I2S_BWR_TCR5_W0W(base, value) (I2S_WR_TCR5_W0W(base, value))</span></div><div class="line"><a name="l37252"></a><span class="lineno">37252</span>&#160;</div><div class="line"><a name="l37263"></a><span class="lineno">37263</span>&#160;<span class="preprocessor">#define I2S_RD_TCR5_WNW(base) ((I2S_TCR5_REG(base) &amp; I2S_TCR5_WNW_MASK) &gt;&gt; I2S_TCR5_WNW_SHIFT)</span></div><div class="line"><a name="l37264"></a><span class="lineno">37264</span>&#160;<span class="preprocessor">#define I2S_BRD_TCR5_WNW(base) (I2S_RD_TCR5_WNW(base))</span></div><div class="line"><a name="l37265"></a><span class="lineno">37265</span>&#160;</div><div class="line"><a name="l37267"></a><span class="lineno">37267</span>&#160;<span class="preprocessor">#define I2S_WR_TCR5_WNW(base, value) (I2S_RMW_TCR5(base, I2S_TCR5_WNW_MASK, I2S_TCR5_WNW(value)))</span></div><div class="line"><a name="l37268"></a><span class="lineno">37268</span>&#160;<span class="preprocessor">#define I2S_BWR_TCR5_WNW(base, value) (I2S_WR_TCR5_WNW(base, value))</span></div><div class="line"><a name="l37269"></a><span class="lineno">37269</span>&#160;</div><div class="line"><a name="l37284"></a><span class="lineno">37284</span>&#160;<span class="preprocessor">#define I2S_RD_TDR(base, index)  (I2S_TDR_REG(base, index))</span></div><div class="line"><a name="l37285"></a><span class="lineno">37285</span>&#160;<span class="preprocessor">#define I2S_WR_TDR(base, index, value) (I2S_TDR_REG(base, index) = (value))</span></div><div class="line"><a name="l37286"></a><span class="lineno">37286</span>&#160;<span class="preprocessor">#define I2S_RMW_TDR(base, index, mask, value) (I2S_WR_TDR(base, index, (I2S_RD_TDR(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l37287"></a><span class="lineno">37287</span>&#160;</div><div class="line"><a name="l37307"></a><span class="lineno">37307</span>&#160;<span class="preprocessor">#define I2S_RD_TFR(base, index)  (I2S_TFR_REG(base, index))</span></div><div class="line"><a name="l37308"></a><span class="lineno">37308</span>&#160;</div><div class="line"><a name="l37310"></a><span class="lineno">37310</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l37311"></a><span class="lineno">37311</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_TFR bitfields</span></div><div class="line"><a name="l37312"></a><span class="lineno">37312</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l37313"></a><span class="lineno">37313</span>&#160;</div><div class="line"><a name="l37321"></a><span class="lineno">37321</span>&#160;<span class="preprocessor">#define I2S_RD_TFR_RFP(base, index) ((I2S_TFR_REG(base, index) &amp; I2S_TFR_RFP_MASK) &gt;&gt; I2S_TFR_RFP_SHIFT)</span></div><div class="line"><a name="l37322"></a><span class="lineno">37322</span>&#160;<span class="preprocessor">#define I2S_BRD_TFR_RFP(base, index) (I2S_RD_TFR_RFP(base, index))</span></div><div class="line"><a name="l37323"></a><span class="lineno">37323</span>&#160;</div><div class="line"><a name="l37332"></a><span class="lineno">37332</span>&#160;<span class="preprocessor">#define I2S_RD_TFR_WFP(base, index) ((I2S_TFR_REG(base, index) &amp; I2S_TFR_WFP_MASK) &gt;&gt; I2S_TFR_WFP_SHIFT)</span></div><div class="line"><a name="l37333"></a><span class="lineno">37333</span>&#160;<span class="preprocessor">#define I2S_BRD_TFR_WFP(base, index) (I2S_RD_TFR_WFP(base, index))</span></div><div class="line"><a name="l37334"></a><span class="lineno">37334</span>&#160;</div><div class="line"><a name="l37353"></a><span class="lineno">37353</span>&#160;<span class="preprocessor">#define I2S_RD_TMR(base)         (I2S_TMR_REG(base))</span></div><div class="line"><a name="l37354"></a><span class="lineno">37354</span>&#160;<span class="preprocessor">#define I2S_WR_TMR(base, value)  (I2S_TMR_REG(base) = (value))</span></div><div class="line"><a name="l37355"></a><span class="lineno">37355</span>&#160;<span class="preprocessor">#define I2S_RMW_TMR(base, mask, value) (I2S_WR_TMR(base, (I2S_RD_TMR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l37356"></a><span class="lineno">37356</span>&#160;<span class="preprocessor">#define I2S_SET_TMR(base, value) (I2S_WR_TMR(base, I2S_RD_TMR(base) |  (value)))</span></div><div class="line"><a name="l37357"></a><span class="lineno">37357</span>&#160;<span class="preprocessor">#define I2S_CLR_TMR(base, value) (I2S_WR_TMR(base, I2S_RD_TMR(base) &amp; ~(value)))</span></div><div class="line"><a name="l37358"></a><span class="lineno">37358</span>&#160;<span class="preprocessor">#define I2S_TOG_TMR(base, value) (I2S_WR_TMR(base, I2S_RD_TMR(base) ^  (value)))</span></div><div class="line"><a name="l37359"></a><span class="lineno">37359</span>&#160;</div><div class="line"><a name="l37374"></a><span class="lineno">37374</span>&#160;<span class="preprocessor">#define I2S_RD_RCSR(base)        (I2S_RCSR_REG(base))</span></div><div class="line"><a name="l37375"></a><span class="lineno">37375</span>&#160;<span class="preprocessor">#define I2S_WR_RCSR(base, value) (I2S_RCSR_REG(base) = (value))</span></div><div class="line"><a name="l37376"></a><span class="lineno">37376</span>&#160;<span class="preprocessor">#define I2S_RMW_RCSR(base, mask, value) (I2S_WR_RCSR(base, (I2S_RD_RCSR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l37377"></a><span class="lineno">37377</span>&#160;<span class="preprocessor">#define I2S_SET_RCSR(base, value) (I2S_WR_RCSR(base, I2S_RD_RCSR(base) |  (value)))</span></div><div class="line"><a name="l37378"></a><span class="lineno">37378</span>&#160;<span class="preprocessor">#define I2S_CLR_RCSR(base, value) (I2S_WR_RCSR(base, I2S_RD_RCSR(base) &amp; ~(value)))</span></div><div class="line"><a name="l37379"></a><span class="lineno">37379</span>&#160;<span class="preprocessor">#define I2S_TOG_RCSR(base, value) (I2S_WR_RCSR(base, I2S_RD_RCSR(base) ^  (value)))</span></div><div class="line"><a name="l37380"></a><span class="lineno">37380</span>&#160;</div><div class="line"><a name="l37382"></a><span class="lineno">37382</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l37383"></a><span class="lineno">37383</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_RCSR bitfields</span></div><div class="line"><a name="l37384"></a><span class="lineno">37384</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l37385"></a><span class="lineno">37385</span>&#160;</div><div class="line"><a name="l37397"></a><span class="lineno">37397</span>&#160;<span class="preprocessor">#define I2S_RD_RCSR_FRDE(base) ((I2S_RCSR_REG(base) &amp; I2S_RCSR_FRDE_MASK) &gt;&gt; I2S_RCSR_FRDE_SHIFT)</span></div><div class="line"><a name="l37398"></a><span class="lineno">37398</span>&#160;<span class="preprocessor">#define I2S_BRD_RCSR_FRDE(base) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_FRDE_SHIFT))</span></div><div class="line"><a name="l37399"></a><span class="lineno">37399</span>&#160;</div><div class="line"><a name="l37401"></a><span class="lineno">37401</span>&#160;<span class="preprocessor">#define I2S_WR_RCSR_FRDE(base, value) (I2S_RMW_RCSR(base, (I2S_RCSR_FRDE_MASK | I2S_RCSR_FEF_MASK | I2S_RCSR_SEF_MASK | I2S_RCSR_WSF_MASK), I2S_RCSR_FRDE(value)))</span></div><div class="line"><a name="l37402"></a><span class="lineno">37402</span>&#160;<span class="preprocessor">#define I2S_BWR_RCSR_FRDE(base, value) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_FRDE_SHIFT) = (value))</span></div><div class="line"><a name="l37403"></a><span class="lineno">37403</span>&#160;</div><div class="line"><a name="l37416"></a><span class="lineno">37416</span>&#160;<span class="preprocessor">#define I2S_RD_RCSR_FWDE(base) ((I2S_RCSR_REG(base) &amp; I2S_RCSR_FWDE_MASK) &gt;&gt; I2S_RCSR_FWDE_SHIFT)</span></div><div class="line"><a name="l37417"></a><span class="lineno">37417</span>&#160;<span class="preprocessor">#define I2S_BRD_RCSR_FWDE(base) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_FWDE_SHIFT))</span></div><div class="line"><a name="l37418"></a><span class="lineno">37418</span>&#160;</div><div class="line"><a name="l37420"></a><span class="lineno">37420</span>&#160;<span class="preprocessor">#define I2S_WR_RCSR_FWDE(base, value) (I2S_RMW_RCSR(base, (I2S_RCSR_FWDE_MASK | I2S_RCSR_FEF_MASK | I2S_RCSR_SEF_MASK | I2S_RCSR_WSF_MASK), I2S_RCSR_FWDE(value)))</span></div><div class="line"><a name="l37421"></a><span class="lineno">37421</span>&#160;<span class="preprocessor">#define I2S_BWR_RCSR_FWDE(base, value) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_FWDE_SHIFT) = (value))</span></div><div class="line"><a name="l37422"></a><span class="lineno">37422</span>&#160;</div><div class="line"><a name="l37435"></a><span class="lineno">37435</span>&#160;<span class="preprocessor">#define I2S_RD_RCSR_FRIE(base) ((I2S_RCSR_REG(base) &amp; I2S_RCSR_FRIE_MASK) &gt;&gt; I2S_RCSR_FRIE_SHIFT)</span></div><div class="line"><a name="l37436"></a><span class="lineno">37436</span>&#160;<span class="preprocessor">#define I2S_BRD_RCSR_FRIE(base) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_FRIE_SHIFT))</span></div><div class="line"><a name="l37437"></a><span class="lineno">37437</span>&#160;</div><div class="line"><a name="l37439"></a><span class="lineno">37439</span>&#160;<span class="preprocessor">#define I2S_WR_RCSR_FRIE(base, value) (I2S_RMW_RCSR(base, (I2S_RCSR_FRIE_MASK | I2S_RCSR_FEF_MASK | I2S_RCSR_SEF_MASK | I2S_RCSR_WSF_MASK), I2S_RCSR_FRIE(value)))</span></div><div class="line"><a name="l37440"></a><span class="lineno">37440</span>&#160;<span class="preprocessor">#define I2S_BWR_RCSR_FRIE(base, value) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_FRIE_SHIFT) = (value))</span></div><div class="line"><a name="l37441"></a><span class="lineno">37441</span>&#160;</div><div class="line"><a name="l37454"></a><span class="lineno">37454</span>&#160;<span class="preprocessor">#define I2S_RD_RCSR_FWIE(base) ((I2S_RCSR_REG(base) &amp; I2S_RCSR_FWIE_MASK) &gt;&gt; I2S_RCSR_FWIE_SHIFT)</span></div><div class="line"><a name="l37455"></a><span class="lineno">37455</span>&#160;<span class="preprocessor">#define I2S_BRD_RCSR_FWIE(base) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_FWIE_SHIFT))</span></div><div class="line"><a name="l37456"></a><span class="lineno">37456</span>&#160;</div><div class="line"><a name="l37458"></a><span class="lineno">37458</span>&#160;<span class="preprocessor">#define I2S_WR_RCSR_FWIE(base, value) (I2S_RMW_RCSR(base, (I2S_RCSR_FWIE_MASK | I2S_RCSR_FEF_MASK | I2S_RCSR_SEF_MASK | I2S_RCSR_WSF_MASK), I2S_RCSR_FWIE(value)))</span></div><div class="line"><a name="l37459"></a><span class="lineno">37459</span>&#160;<span class="preprocessor">#define I2S_BWR_RCSR_FWIE(base, value) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_FWIE_SHIFT) = (value))</span></div><div class="line"><a name="l37460"></a><span class="lineno">37460</span>&#160;</div><div class="line"><a name="l37473"></a><span class="lineno">37473</span>&#160;<span class="preprocessor">#define I2S_RD_RCSR_FEIE(base) ((I2S_RCSR_REG(base) &amp; I2S_RCSR_FEIE_MASK) &gt;&gt; I2S_RCSR_FEIE_SHIFT)</span></div><div class="line"><a name="l37474"></a><span class="lineno">37474</span>&#160;<span class="preprocessor">#define I2S_BRD_RCSR_FEIE(base) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_FEIE_SHIFT))</span></div><div class="line"><a name="l37475"></a><span class="lineno">37475</span>&#160;</div><div class="line"><a name="l37477"></a><span class="lineno">37477</span>&#160;<span class="preprocessor">#define I2S_WR_RCSR_FEIE(base, value) (I2S_RMW_RCSR(base, (I2S_RCSR_FEIE_MASK | I2S_RCSR_FEF_MASK | I2S_RCSR_SEF_MASK | I2S_RCSR_WSF_MASK), I2S_RCSR_FEIE(value)))</span></div><div class="line"><a name="l37478"></a><span class="lineno">37478</span>&#160;<span class="preprocessor">#define I2S_BWR_RCSR_FEIE(base, value) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_FEIE_SHIFT) = (value))</span></div><div class="line"><a name="l37479"></a><span class="lineno">37479</span>&#160;</div><div class="line"><a name="l37492"></a><span class="lineno">37492</span>&#160;<span class="preprocessor">#define I2S_RD_RCSR_SEIE(base) ((I2S_RCSR_REG(base) &amp; I2S_RCSR_SEIE_MASK) &gt;&gt; I2S_RCSR_SEIE_SHIFT)</span></div><div class="line"><a name="l37493"></a><span class="lineno">37493</span>&#160;<span class="preprocessor">#define I2S_BRD_RCSR_SEIE(base) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_SEIE_SHIFT))</span></div><div class="line"><a name="l37494"></a><span class="lineno">37494</span>&#160;</div><div class="line"><a name="l37496"></a><span class="lineno">37496</span>&#160;<span class="preprocessor">#define I2S_WR_RCSR_SEIE(base, value) (I2S_RMW_RCSR(base, (I2S_RCSR_SEIE_MASK | I2S_RCSR_FEF_MASK | I2S_RCSR_SEF_MASK | I2S_RCSR_WSF_MASK), I2S_RCSR_SEIE(value)))</span></div><div class="line"><a name="l37497"></a><span class="lineno">37497</span>&#160;<span class="preprocessor">#define I2S_BWR_RCSR_SEIE(base, value) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_SEIE_SHIFT) = (value))</span></div><div class="line"><a name="l37498"></a><span class="lineno">37498</span>&#160;</div><div class="line"><a name="l37511"></a><span class="lineno">37511</span>&#160;<span class="preprocessor">#define I2S_RD_RCSR_WSIE(base) ((I2S_RCSR_REG(base) &amp; I2S_RCSR_WSIE_MASK) &gt;&gt; I2S_RCSR_WSIE_SHIFT)</span></div><div class="line"><a name="l37512"></a><span class="lineno">37512</span>&#160;<span class="preprocessor">#define I2S_BRD_RCSR_WSIE(base) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_WSIE_SHIFT))</span></div><div class="line"><a name="l37513"></a><span class="lineno">37513</span>&#160;</div><div class="line"><a name="l37515"></a><span class="lineno">37515</span>&#160;<span class="preprocessor">#define I2S_WR_RCSR_WSIE(base, value) (I2S_RMW_RCSR(base, (I2S_RCSR_WSIE_MASK | I2S_RCSR_FEF_MASK | I2S_RCSR_SEF_MASK | I2S_RCSR_WSF_MASK), I2S_RCSR_WSIE(value)))</span></div><div class="line"><a name="l37516"></a><span class="lineno">37516</span>&#160;<span class="preprocessor">#define I2S_BWR_RCSR_WSIE(base, value) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_WSIE_SHIFT) = (value))</span></div><div class="line"><a name="l37517"></a><span class="lineno">37517</span>&#160;</div><div class="line"><a name="l37531"></a><span class="lineno">37531</span>&#160;<span class="preprocessor">#define I2S_RD_RCSR_FRF(base) ((I2S_RCSR_REG(base) &amp; I2S_RCSR_FRF_MASK) &gt;&gt; I2S_RCSR_FRF_SHIFT)</span></div><div class="line"><a name="l37532"></a><span class="lineno">37532</span>&#160;<span class="preprocessor">#define I2S_BRD_RCSR_FRF(base) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_FRF_SHIFT))</span></div><div class="line"><a name="l37533"></a><span class="lineno">37533</span>&#160;</div><div class="line"><a name="l37546"></a><span class="lineno">37546</span>&#160;<span class="preprocessor">#define I2S_RD_RCSR_FWF(base) ((I2S_RCSR_REG(base) &amp; I2S_RCSR_FWF_MASK) &gt;&gt; I2S_RCSR_FWF_SHIFT)</span></div><div class="line"><a name="l37547"></a><span class="lineno">37547</span>&#160;<span class="preprocessor">#define I2S_BRD_RCSR_FWF(base) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_FWF_SHIFT))</span></div><div class="line"><a name="l37548"></a><span class="lineno">37548</span>&#160;</div><div class="line"><a name="l37562"></a><span class="lineno">37562</span>&#160;<span class="preprocessor">#define I2S_RD_RCSR_FEF(base) ((I2S_RCSR_REG(base) &amp; I2S_RCSR_FEF_MASK) &gt;&gt; I2S_RCSR_FEF_SHIFT)</span></div><div class="line"><a name="l37563"></a><span class="lineno">37563</span>&#160;<span class="preprocessor">#define I2S_BRD_RCSR_FEF(base) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_FEF_SHIFT))</span></div><div class="line"><a name="l37564"></a><span class="lineno">37564</span>&#160;</div><div class="line"><a name="l37566"></a><span class="lineno">37566</span>&#160;<span class="preprocessor">#define I2S_WR_RCSR_FEF(base, value) (I2S_RMW_RCSR(base, (I2S_RCSR_FEF_MASK | I2S_RCSR_SEF_MASK | I2S_RCSR_WSF_MASK), I2S_RCSR_FEF(value)))</span></div><div class="line"><a name="l37567"></a><span class="lineno">37567</span>&#160;<span class="preprocessor">#define I2S_BWR_RCSR_FEF(base, value) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_FEF_SHIFT) = (value))</span></div><div class="line"><a name="l37568"></a><span class="lineno">37568</span>&#160;</div><div class="line"><a name="l37582"></a><span class="lineno">37582</span>&#160;<span class="preprocessor">#define I2S_RD_RCSR_SEF(base) ((I2S_RCSR_REG(base) &amp; I2S_RCSR_SEF_MASK) &gt;&gt; I2S_RCSR_SEF_SHIFT)</span></div><div class="line"><a name="l37583"></a><span class="lineno">37583</span>&#160;<span class="preprocessor">#define I2S_BRD_RCSR_SEF(base) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_SEF_SHIFT))</span></div><div class="line"><a name="l37584"></a><span class="lineno">37584</span>&#160;</div><div class="line"><a name="l37586"></a><span class="lineno">37586</span>&#160;<span class="preprocessor">#define I2S_WR_RCSR_SEF(base, value) (I2S_RMW_RCSR(base, (I2S_RCSR_SEF_MASK | I2S_RCSR_FEF_MASK | I2S_RCSR_WSF_MASK), I2S_RCSR_SEF(value)))</span></div><div class="line"><a name="l37587"></a><span class="lineno">37587</span>&#160;<span class="preprocessor">#define I2S_BWR_RCSR_SEF(base, value) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_SEF_SHIFT) = (value))</span></div><div class="line"><a name="l37588"></a><span class="lineno">37588</span>&#160;</div><div class="line"><a name="l37602"></a><span class="lineno">37602</span>&#160;<span class="preprocessor">#define I2S_RD_RCSR_WSF(base) ((I2S_RCSR_REG(base) &amp; I2S_RCSR_WSF_MASK) &gt;&gt; I2S_RCSR_WSF_SHIFT)</span></div><div class="line"><a name="l37603"></a><span class="lineno">37603</span>&#160;<span class="preprocessor">#define I2S_BRD_RCSR_WSF(base) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_WSF_SHIFT))</span></div><div class="line"><a name="l37604"></a><span class="lineno">37604</span>&#160;</div><div class="line"><a name="l37606"></a><span class="lineno">37606</span>&#160;<span class="preprocessor">#define I2S_WR_RCSR_WSF(base, value) (I2S_RMW_RCSR(base, (I2S_RCSR_WSF_MASK | I2S_RCSR_FEF_MASK | I2S_RCSR_SEF_MASK), I2S_RCSR_WSF(value)))</span></div><div class="line"><a name="l37607"></a><span class="lineno">37607</span>&#160;<span class="preprocessor">#define I2S_BWR_RCSR_WSF(base, value) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_WSF_SHIFT) = (value))</span></div><div class="line"><a name="l37608"></a><span class="lineno">37608</span>&#160;</div><div class="line"><a name="l37622"></a><span class="lineno">37622</span>&#160;<span class="preprocessor">#define I2S_RD_RCSR_SR(base) ((I2S_RCSR_REG(base) &amp; I2S_RCSR_SR_MASK) &gt;&gt; I2S_RCSR_SR_SHIFT)</span></div><div class="line"><a name="l37623"></a><span class="lineno">37623</span>&#160;<span class="preprocessor">#define I2S_BRD_RCSR_SR(base) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_SR_SHIFT))</span></div><div class="line"><a name="l37624"></a><span class="lineno">37624</span>&#160;</div><div class="line"><a name="l37626"></a><span class="lineno">37626</span>&#160;<span class="preprocessor">#define I2S_WR_RCSR_SR(base, value) (I2S_RMW_RCSR(base, (I2S_RCSR_SR_MASK | I2S_RCSR_FEF_MASK | I2S_RCSR_SEF_MASK | I2S_RCSR_WSF_MASK), I2S_RCSR_SR(value)))</span></div><div class="line"><a name="l37627"></a><span class="lineno">37627</span>&#160;<span class="preprocessor">#define I2S_BWR_RCSR_SR(base, value) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_SR_SHIFT) = (value))</span></div><div class="line"><a name="l37628"></a><span class="lineno">37628</span>&#160;</div><div class="line"><a name="l37643"></a><span class="lineno">37643</span>&#160;<span class="preprocessor">#define I2S_WR_RCSR_FR(base, value) (I2S_RMW_RCSR(base, (I2S_RCSR_FR_MASK | I2S_RCSR_FEF_MASK | I2S_RCSR_SEF_MASK | I2S_RCSR_WSF_MASK), I2S_RCSR_FR(value)))</span></div><div class="line"><a name="l37644"></a><span class="lineno">37644</span>&#160;<span class="preprocessor">#define I2S_BWR_RCSR_FR(base, value) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_FR_SHIFT) = (value))</span></div><div class="line"><a name="l37645"></a><span class="lineno">37645</span>&#160;</div><div class="line"><a name="l37661"></a><span class="lineno">37661</span>&#160;<span class="preprocessor">#define I2S_RD_RCSR_BCE(base) ((I2S_RCSR_REG(base) &amp; I2S_RCSR_BCE_MASK) &gt;&gt; I2S_RCSR_BCE_SHIFT)</span></div><div class="line"><a name="l37662"></a><span class="lineno">37662</span>&#160;<span class="preprocessor">#define I2S_BRD_RCSR_BCE(base) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_BCE_SHIFT))</span></div><div class="line"><a name="l37663"></a><span class="lineno">37663</span>&#160;</div><div class="line"><a name="l37665"></a><span class="lineno">37665</span>&#160;<span class="preprocessor">#define I2S_WR_RCSR_BCE(base, value) (I2S_RMW_RCSR(base, (I2S_RCSR_BCE_MASK | I2S_RCSR_FEF_MASK | I2S_RCSR_SEF_MASK | I2S_RCSR_WSF_MASK), I2S_RCSR_BCE(value)))</span></div><div class="line"><a name="l37666"></a><span class="lineno">37666</span>&#160;<span class="preprocessor">#define I2S_BWR_RCSR_BCE(base, value) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_BCE_SHIFT) = (value))</span></div><div class="line"><a name="l37667"></a><span class="lineno">37667</span>&#160;</div><div class="line"><a name="l37681"></a><span class="lineno">37681</span>&#160;<span class="preprocessor">#define I2S_RD_RCSR_DBGE(base) ((I2S_RCSR_REG(base) &amp; I2S_RCSR_DBGE_MASK) &gt;&gt; I2S_RCSR_DBGE_SHIFT)</span></div><div class="line"><a name="l37682"></a><span class="lineno">37682</span>&#160;<span class="preprocessor">#define I2S_BRD_RCSR_DBGE(base) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_DBGE_SHIFT))</span></div><div class="line"><a name="l37683"></a><span class="lineno">37683</span>&#160;</div><div class="line"><a name="l37685"></a><span class="lineno">37685</span>&#160;<span class="preprocessor">#define I2S_WR_RCSR_DBGE(base, value) (I2S_RMW_RCSR(base, (I2S_RCSR_DBGE_MASK | I2S_RCSR_FEF_MASK | I2S_RCSR_SEF_MASK | I2S_RCSR_WSF_MASK), I2S_RCSR_DBGE(value)))</span></div><div class="line"><a name="l37686"></a><span class="lineno">37686</span>&#160;<span class="preprocessor">#define I2S_BWR_RCSR_DBGE(base, value) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_DBGE_SHIFT) = (value))</span></div><div class="line"><a name="l37687"></a><span class="lineno">37687</span>&#160;</div><div class="line"><a name="l37701"></a><span class="lineno">37701</span>&#160;<span class="preprocessor">#define I2S_RD_RCSR_STOPE(base) ((I2S_RCSR_REG(base) &amp; I2S_RCSR_STOPE_MASK) &gt;&gt; I2S_RCSR_STOPE_SHIFT)</span></div><div class="line"><a name="l37702"></a><span class="lineno">37702</span>&#160;<span class="preprocessor">#define I2S_BRD_RCSR_STOPE(base) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_STOPE_SHIFT))</span></div><div class="line"><a name="l37703"></a><span class="lineno">37703</span>&#160;</div><div class="line"><a name="l37705"></a><span class="lineno">37705</span>&#160;<span class="preprocessor">#define I2S_WR_RCSR_STOPE(base, value) (I2S_RMW_RCSR(base, (I2S_RCSR_STOPE_MASK | I2S_RCSR_FEF_MASK | I2S_RCSR_SEF_MASK | I2S_RCSR_WSF_MASK), I2S_RCSR_STOPE(value)))</span></div><div class="line"><a name="l37706"></a><span class="lineno">37706</span>&#160;<span class="preprocessor">#define I2S_BWR_RCSR_STOPE(base, value) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_STOPE_SHIFT) = (value))</span></div><div class="line"><a name="l37707"></a><span class="lineno">37707</span>&#160;</div><div class="line"><a name="l37722"></a><span class="lineno">37722</span>&#160;<span class="preprocessor">#define I2S_RD_RCSR_RE(base) ((I2S_RCSR_REG(base) &amp; I2S_RCSR_RE_MASK) &gt;&gt; I2S_RCSR_RE_SHIFT)</span></div><div class="line"><a name="l37723"></a><span class="lineno">37723</span>&#160;<span class="preprocessor">#define I2S_BRD_RCSR_RE(base) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_RE_SHIFT))</span></div><div class="line"><a name="l37724"></a><span class="lineno">37724</span>&#160;</div><div class="line"><a name="l37726"></a><span class="lineno">37726</span>&#160;<span class="preprocessor">#define I2S_WR_RCSR_RE(base, value) (I2S_RMW_RCSR(base, (I2S_RCSR_RE_MASK | I2S_RCSR_FEF_MASK | I2S_RCSR_SEF_MASK | I2S_RCSR_WSF_MASK), I2S_RCSR_RE(value)))</span></div><div class="line"><a name="l37727"></a><span class="lineno">37727</span>&#160;<span class="preprocessor">#define I2S_BWR_RCSR_RE(base, value) (BITBAND_ACCESS32(&amp;I2S_RCSR_REG(base), I2S_RCSR_RE_SHIFT) = (value))</span></div><div class="line"><a name="l37728"></a><span class="lineno">37728</span>&#160;</div><div class="line"><a name="l37743"></a><span class="lineno">37743</span>&#160;<span class="preprocessor">#define I2S_RD_RCR1(base)        (I2S_RCR1_REG(base))</span></div><div class="line"><a name="l37744"></a><span class="lineno">37744</span>&#160;<span class="preprocessor">#define I2S_WR_RCR1(base, value) (I2S_RCR1_REG(base) = (value))</span></div><div class="line"><a name="l37745"></a><span class="lineno">37745</span>&#160;<span class="preprocessor">#define I2S_RMW_RCR1(base, mask, value) (I2S_WR_RCR1(base, (I2S_RD_RCR1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l37746"></a><span class="lineno">37746</span>&#160;<span class="preprocessor">#define I2S_SET_RCR1(base, value) (I2S_WR_RCR1(base, I2S_RD_RCR1(base) |  (value)))</span></div><div class="line"><a name="l37747"></a><span class="lineno">37747</span>&#160;<span class="preprocessor">#define I2S_CLR_RCR1(base, value) (I2S_WR_RCR1(base, I2S_RD_RCR1(base) &amp; ~(value)))</span></div><div class="line"><a name="l37748"></a><span class="lineno">37748</span>&#160;<span class="preprocessor">#define I2S_TOG_RCR1(base, value) (I2S_WR_RCR1(base, I2S_RD_RCR1(base) ^  (value)))</span></div><div class="line"><a name="l37749"></a><span class="lineno">37749</span>&#160;</div><div class="line"><a name="l37751"></a><span class="lineno">37751</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l37752"></a><span class="lineno">37752</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_RCR1 bitfields</span></div><div class="line"><a name="l37753"></a><span class="lineno">37753</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l37754"></a><span class="lineno">37754</span>&#160;</div><div class="line"><a name="l37762"></a><span class="lineno">37762</span>&#160;<span class="preprocessor">#define I2S_RD_RCR1_RFW(base) ((I2S_RCR1_REG(base) &amp; I2S_RCR1_RFW_MASK) &gt;&gt; I2S_RCR1_RFW_SHIFT)</span></div><div class="line"><a name="l37763"></a><span class="lineno">37763</span>&#160;<span class="preprocessor">#define I2S_BRD_RCR1_RFW(base) (I2S_RD_RCR1_RFW(base))</span></div><div class="line"><a name="l37764"></a><span class="lineno">37764</span>&#160;</div><div class="line"><a name="l37766"></a><span class="lineno">37766</span>&#160;<span class="preprocessor">#define I2S_WR_RCR1_RFW(base, value) (I2S_RMW_RCR1(base, I2S_RCR1_RFW_MASK, I2S_RCR1_RFW(value)))</span></div><div class="line"><a name="l37767"></a><span class="lineno">37767</span>&#160;<span class="preprocessor">#define I2S_BWR_RCR1_RFW(base, value) (I2S_WR_RCR1_RFW(base, value))</span></div><div class="line"><a name="l37768"></a><span class="lineno">37768</span>&#160;</div><div class="line"><a name="l37785"></a><span class="lineno">37785</span>&#160;<span class="preprocessor">#define I2S_RD_RCR2(base)        (I2S_RCR2_REG(base))</span></div><div class="line"><a name="l37786"></a><span class="lineno">37786</span>&#160;<span class="preprocessor">#define I2S_WR_RCR2(base, value) (I2S_RCR2_REG(base) = (value))</span></div><div class="line"><a name="l37787"></a><span class="lineno">37787</span>&#160;<span class="preprocessor">#define I2S_RMW_RCR2(base, mask, value) (I2S_WR_RCR2(base, (I2S_RD_RCR2(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l37788"></a><span class="lineno">37788</span>&#160;<span class="preprocessor">#define I2S_SET_RCR2(base, value) (I2S_WR_RCR2(base, I2S_RD_RCR2(base) |  (value)))</span></div><div class="line"><a name="l37789"></a><span class="lineno">37789</span>&#160;<span class="preprocessor">#define I2S_CLR_RCR2(base, value) (I2S_WR_RCR2(base, I2S_RD_RCR2(base) &amp; ~(value)))</span></div><div class="line"><a name="l37790"></a><span class="lineno">37790</span>&#160;<span class="preprocessor">#define I2S_TOG_RCR2(base, value) (I2S_WR_RCR2(base, I2S_RD_RCR2(base) ^  (value)))</span></div><div class="line"><a name="l37791"></a><span class="lineno">37791</span>&#160;</div><div class="line"><a name="l37793"></a><span class="lineno">37793</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l37794"></a><span class="lineno">37794</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_RCR2 bitfields</span></div><div class="line"><a name="l37795"></a><span class="lineno">37795</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l37796"></a><span class="lineno">37796</span>&#160;</div><div class="line"><a name="l37805"></a><span class="lineno">37805</span>&#160;<span class="preprocessor">#define I2S_RD_RCR2_DIV(base) ((I2S_RCR2_REG(base) &amp; I2S_RCR2_DIV_MASK) &gt;&gt; I2S_RCR2_DIV_SHIFT)</span></div><div class="line"><a name="l37806"></a><span class="lineno">37806</span>&#160;<span class="preprocessor">#define I2S_BRD_RCR2_DIV(base) (I2S_RD_RCR2_DIV(base))</span></div><div class="line"><a name="l37807"></a><span class="lineno">37807</span>&#160;</div><div class="line"><a name="l37809"></a><span class="lineno">37809</span>&#160;<span class="preprocessor">#define I2S_WR_RCR2_DIV(base, value) (I2S_RMW_RCR2(base, I2S_RCR2_DIV_MASK, I2S_RCR2_DIV(value)))</span></div><div class="line"><a name="l37810"></a><span class="lineno">37810</span>&#160;<span class="preprocessor">#define I2S_BWR_RCR2_DIV(base, value) (I2S_WR_RCR2_DIV(base, value))</span></div><div class="line"><a name="l37811"></a><span class="lineno">37811</span>&#160;</div><div class="line"><a name="l37824"></a><span class="lineno">37824</span>&#160;<span class="preprocessor">#define I2S_RD_RCR2_BCD(base) ((I2S_RCR2_REG(base) &amp; I2S_RCR2_BCD_MASK) &gt;&gt; I2S_RCR2_BCD_SHIFT)</span></div><div class="line"><a name="l37825"></a><span class="lineno">37825</span>&#160;<span class="preprocessor">#define I2S_BRD_RCR2_BCD(base) (BITBAND_ACCESS32(&amp;I2S_RCR2_REG(base), I2S_RCR2_BCD_SHIFT))</span></div><div class="line"><a name="l37826"></a><span class="lineno">37826</span>&#160;</div><div class="line"><a name="l37828"></a><span class="lineno">37828</span>&#160;<span class="preprocessor">#define I2S_WR_RCR2_BCD(base, value) (I2S_RMW_RCR2(base, I2S_RCR2_BCD_MASK, I2S_RCR2_BCD(value)))</span></div><div class="line"><a name="l37829"></a><span class="lineno">37829</span>&#160;<span class="preprocessor">#define I2S_BWR_RCR2_BCD(base, value) (BITBAND_ACCESS32(&amp;I2S_RCR2_REG(base), I2S_RCR2_BCD_SHIFT) = (value))</span></div><div class="line"><a name="l37830"></a><span class="lineno">37830</span>&#160;</div><div class="line"><a name="l37845"></a><span class="lineno">37845</span>&#160;<span class="preprocessor">#define I2S_RD_RCR2_BCP(base) ((I2S_RCR2_REG(base) &amp; I2S_RCR2_BCP_MASK) &gt;&gt; I2S_RCR2_BCP_SHIFT)</span></div><div class="line"><a name="l37846"></a><span class="lineno">37846</span>&#160;<span class="preprocessor">#define I2S_BRD_RCR2_BCP(base) (BITBAND_ACCESS32(&amp;I2S_RCR2_REG(base), I2S_RCR2_BCP_SHIFT))</span></div><div class="line"><a name="l37847"></a><span class="lineno">37847</span>&#160;</div><div class="line"><a name="l37849"></a><span class="lineno">37849</span>&#160;<span class="preprocessor">#define I2S_WR_RCR2_BCP(base, value) (I2S_RMW_RCR2(base, I2S_RCR2_BCP_MASK, I2S_RCR2_BCP(value)))</span></div><div class="line"><a name="l37850"></a><span class="lineno">37850</span>&#160;<span class="preprocessor">#define I2S_BWR_RCR2_BCP(base, value) (BITBAND_ACCESS32(&amp;I2S_RCR2_REG(base), I2S_RCR2_BCP_SHIFT) = (value))</span></div><div class="line"><a name="l37851"></a><span class="lineno">37851</span>&#160;</div><div class="line"><a name="l37870"></a><span class="lineno">37870</span>&#160;<span class="preprocessor">#define I2S_RD_RCR2_MSEL(base) ((I2S_RCR2_REG(base) &amp; I2S_RCR2_MSEL_MASK) &gt;&gt; I2S_RCR2_MSEL_SHIFT)</span></div><div class="line"><a name="l37871"></a><span class="lineno">37871</span>&#160;<span class="preprocessor">#define I2S_BRD_RCR2_MSEL(base) (I2S_RD_RCR2_MSEL(base))</span></div><div class="line"><a name="l37872"></a><span class="lineno">37872</span>&#160;</div><div class="line"><a name="l37874"></a><span class="lineno">37874</span>&#160;<span class="preprocessor">#define I2S_WR_RCR2_MSEL(base, value) (I2S_RMW_RCR2(base, I2S_RCR2_MSEL_MASK, I2S_RCR2_MSEL(value)))</span></div><div class="line"><a name="l37875"></a><span class="lineno">37875</span>&#160;<span class="preprocessor">#define I2S_BWR_RCR2_MSEL(base, value) (I2S_WR_RCR2_MSEL(base, value))</span></div><div class="line"><a name="l37876"></a><span class="lineno">37876</span>&#160;</div><div class="line"><a name="l37898"></a><span class="lineno">37898</span>&#160;<span class="preprocessor">#define I2S_RD_RCR2_BCI(base) ((I2S_RCR2_REG(base) &amp; I2S_RCR2_BCI_MASK) &gt;&gt; I2S_RCR2_BCI_SHIFT)</span></div><div class="line"><a name="l37899"></a><span class="lineno">37899</span>&#160;<span class="preprocessor">#define I2S_BRD_RCR2_BCI(base) (BITBAND_ACCESS32(&amp;I2S_RCR2_REG(base), I2S_RCR2_BCI_SHIFT))</span></div><div class="line"><a name="l37900"></a><span class="lineno">37900</span>&#160;</div><div class="line"><a name="l37902"></a><span class="lineno">37902</span>&#160;<span class="preprocessor">#define I2S_WR_RCR2_BCI(base, value) (I2S_RMW_RCR2(base, I2S_RCR2_BCI_MASK, I2S_RCR2_BCI(value)))</span></div><div class="line"><a name="l37903"></a><span class="lineno">37903</span>&#160;<span class="preprocessor">#define I2S_BWR_RCR2_BCI(base, value) (BITBAND_ACCESS32(&amp;I2S_RCR2_REG(base), I2S_RCR2_BCI_SHIFT) = (value))</span></div><div class="line"><a name="l37904"></a><span class="lineno">37904</span>&#160;</div><div class="line"><a name="l37925"></a><span class="lineno">37925</span>&#160;<span class="preprocessor">#define I2S_RD_RCR2_BCS(base) ((I2S_RCR2_REG(base) &amp; I2S_RCR2_BCS_MASK) &gt;&gt; I2S_RCR2_BCS_SHIFT)</span></div><div class="line"><a name="l37926"></a><span class="lineno">37926</span>&#160;<span class="preprocessor">#define I2S_BRD_RCR2_BCS(base) (BITBAND_ACCESS32(&amp;I2S_RCR2_REG(base), I2S_RCR2_BCS_SHIFT))</span></div><div class="line"><a name="l37927"></a><span class="lineno">37927</span>&#160;</div><div class="line"><a name="l37929"></a><span class="lineno">37929</span>&#160;<span class="preprocessor">#define I2S_WR_RCR2_BCS(base, value) (I2S_RMW_RCR2(base, I2S_RCR2_BCS_MASK, I2S_RCR2_BCS(value)))</span></div><div class="line"><a name="l37930"></a><span class="lineno">37930</span>&#160;<span class="preprocessor">#define I2S_BWR_RCR2_BCS(base, value) (BITBAND_ACCESS32(&amp;I2S_RCR2_REG(base), I2S_RCR2_BCS_SHIFT) = (value))</span></div><div class="line"><a name="l37931"></a><span class="lineno">37931</span>&#160;</div><div class="line"><a name="l37948"></a><span class="lineno">37948</span>&#160;<span class="preprocessor">#define I2S_RD_RCR2_SYNC(base) ((I2S_RCR2_REG(base) &amp; I2S_RCR2_SYNC_MASK) &gt;&gt; I2S_RCR2_SYNC_SHIFT)</span></div><div class="line"><a name="l37949"></a><span class="lineno">37949</span>&#160;<span class="preprocessor">#define I2S_BRD_RCR2_SYNC(base) (I2S_RD_RCR2_SYNC(base))</span></div><div class="line"><a name="l37950"></a><span class="lineno">37950</span>&#160;</div><div class="line"><a name="l37952"></a><span class="lineno">37952</span>&#160;<span class="preprocessor">#define I2S_WR_RCR2_SYNC(base, value) (I2S_RMW_RCR2(base, I2S_RCR2_SYNC_MASK, I2S_RCR2_SYNC(value)))</span></div><div class="line"><a name="l37953"></a><span class="lineno">37953</span>&#160;<span class="preprocessor">#define I2S_BWR_RCR2_SYNC(base, value) (I2S_WR_RCR2_SYNC(base, value))</span></div><div class="line"><a name="l37954"></a><span class="lineno">37954</span>&#160;</div><div class="line"><a name="l37971"></a><span class="lineno">37971</span>&#160;<span class="preprocessor">#define I2S_RD_RCR3(base)        (I2S_RCR3_REG(base))</span></div><div class="line"><a name="l37972"></a><span class="lineno">37972</span>&#160;<span class="preprocessor">#define I2S_WR_RCR3(base, value) (I2S_RCR3_REG(base) = (value))</span></div><div class="line"><a name="l37973"></a><span class="lineno">37973</span>&#160;<span class="preprocessor">#define I2S_RMW_RCR3(base, mask, value) (I2S_WR_RCR3(base, (I2S_RD_RCR3(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l37974"></a><span class="lineno">37974</span>&#160;<span class="preprocessor">#define I2S_SET_RCR3(base, value) (I2S_WR_RCR3(base, I2S_RD_RCR3(base) |  (value)))</span></div><div class="line"><a name="l37975"></a><span class="lineno">37975</span>&#160;<span class="preprocessor">#define I2S_CLR_RCR3(base, value) (I2S_WR_RCR3(base, I2S_RD_RCR3(base) &amp; ~(value)))</span></div><div class="line"><a name="l37976"></a><span class="lineno">37976</span>&#160;<span class="preprocessor">#define I2S_TOG_RCR3(base, value) (I2S_WR_RCR3(base, I2S_RD_RCR3(base) ^  (value)))</span></div><div class="line"><a name="l37977"></a><span class="lineno">37977</span>&#160;</div><div class="line"><a name="l37979"></a><span class="lineno">37979</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l37980"></a><span class="lineno">37980</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_RCR3 bitfields</span></div><div class="line"><a name="l37981"></a><span class="lineno">37981</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l37982"></a><span class="lineno">37982</span>&#160;</div><div class="line"><a name="l37993"></a><span class="lineno">37993</span>&#160;<span class="preprocessor">#define I2S_RD_RCR3_WDFL(base) ((I2S_RCR3_REG(base) &amp; I2S_RCR3_WDFL_MASK) &gt;&gt; I2S_RCR3_WDFL_SHIFT)</span></div><div class="line"><a name="l37994"></a><span class="lineno">37994</span>&#160;<span class="preprocessor">#define I2S_BRD_RCR3_WDFL(base) (I2S_RD_RCR3_WDFL(base))</span></div><div class="line"><a name="l37995"></a><span class="lineno">37995</span>&#160;</div><div class="line"><a name="l37997"></a><span class="lineno">37997</span>&#160;<span class="preprocessor">#define I2S_WR_RCR3_WDFL(base, value) (I2S_RMW_RCR3(base, I2S_RCR3_WDFL_MASK, I2S_RCR3_WDFL(value)))</span></div><div class="line"><a name="l37998"></a><span class="lineno">37998</span>&#160;<span class="preprocessor">#define I2S_BWR_RCR3_WDFL(base, value) (I2S_WR_RCR3_WDFL(base, value))</span></div><div class="line"><a name="l37999"></a><span class="lineno">37999</span>&#160;</div><div class="line"><a name="l38013"></a><span class="lineno">38013</span>&#160;<span class="preprocessor">#define I2S_RD_RCR3_RCE(base) ((I2S_RCR3_REG(base) &amp; I2S_RCR3_RCE_MASK) &gt;&gt; I2S_RCR3_RCE_SHIFT)</span></div><div class="line"><a name="l38014"></a><span class="lineno">38014</span>&#160;<span class="preprocessor">#define I2S_BRD_RCR3_RCE(base) (I2S_RD_RCR3_RCE(base))</span></div><div class="line"><a name="l38015"></a><span class="lineno">38015</span>&#160;</div><div class="line"><a name="l38017"></a><span class="lineno">38017</span>&#160;<span class="preprocessor">#define I2S_WR_RCR3_RCE(base, value) (I2S_RMW_RCR3(base, I2S_RCR3_RCE_MASK, I2S_RCR3_RCE(value)))</span></div><div class="line"><a name="l38018"></a><span class="lineno">38018</span>&#160;<span class="preprocessor">#define I2S_BWR_RCR3_RCE(base, value) (I2S_WR_RCR3_RCE(base, value))</span></div><div class="line"><a name="l38019"></a><span class="lineno">38019</span>&#160;</div><div class="line"><a name="l38036"></a><span class="lineno">38036</span>&#160;<span class="preprocessor">#define I2S_RD_RCR4(base)        (I2S_RCR4_REG(base))</span></div><div class="line"><a name="l38037"></a><span class="lineno">38037</span>&#160;<span class="preprocessor">#define I2S_WR_RCR4(base, value) (I2S_RCR4_REG(base) = (value))</span></div><div class="line"><a name="l38038"></a><span class="lineno">38038</span>&#160;<span class="preprocessor">#define I2S_RMW_RCR4(base, mask, value) (I2S_WR_RCR4(base, (I2S_RD_RCR4(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l38039"></a><span class="lineno">38039</span>&#160;<span class="preprocessor">#define I2S_SET_RCR4(base, value) (I2S_WR_RCR4(base, I2S_RD_RCR4(base) |  (value)))</span></div><div class="line"><a name="l38040"></a><span class="lineno">38040</span>&#160;<span class="preprocessor">#define I2S_CLR_RCR4(base, value) (I2S_WR_RCR4(base, I2S_RD_RCR4(base) &amp; ~(value)))</span></div><div class="line"><a name="l38041"></a><span class="lineno">38041</span>&#160;<span class="preprocessor">#define I2S_TOG_RCR4(base, value) (I2S_WR_RCR4(base, I2S_RD_RCR4(base) ^  (value)))</span></div><div class="line"><a name="l38042"></a><span class="lineno">38042</span>&#160;</div><div class="line"><a name="l38044"></a><span class="lineno">38044</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l38045"></a><span class="lineno">38045</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_RCR4 bitfields</span></div><div class="line"><a name="l38046"></a><span class="lineno">38046</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l38047"></a><span class="lineno">38047</span>&#160;</div><div class="line"><a name="l38059"></a><span class="lineno">38059</span>&#160;<span class="preprocessor">#define I2S_RD_RCR4_FSD(base) ((I2S_RCR4_REG(base) &amp; I2S_RCR4_FSD_MASK) &gt;&gt; I2S_RCR4_FSD_SHIFT)</span></div><div class="line"><a name="l38060"></a><span class="lineno">38060</span>&#160;<span class="preprocessor">#define I2S_BRD_RCR4_FSD(base) (BITBAND_ACCESS32(&amp;I2S_RCR4_REG(base), I2S_RCR4_FSD_SHIFT))</span></div><div class="line"><a name="l38061"></a><span class="lineno">38061</span>&#160;</div><div class="line"><a name="l38063"></a><span class="lineno">38063</span>&#160;<span class="preprocessor">#define I2S_WR_RCR4_FSD(base, value) (I2S_RMW_RCR4(base, I2S_RCR4_FSD_MASK, I2S_RCR4_FSD(value)))</span></div><div class="line"><a name="l38064"></a><span class="lineno">38064</span>&#160;<span class="preprocessor">#define I2S_BWR_RCR4_FSD(base, value) (BITBAND_ACCESS32(&amp;I2S_RCR4_REG(base), I2S_RCR4_FSD_SHIFT) = (value))</span></div><div class="line"><a name="l38065"></a><span class="lineno">38065</span>&#160;</div><div class="line"><a name="l38078"></a><span class="lineno">38078</span>&#160;<span class="preprocessor">#define I2S_RD_RCR4_FSP(base) ((I2S_RCR4_REG(base) &amp; I2S_RCR4_FSP_MASK) &gt;&gt; I2S_RCR4_FSP_SHIFT)</span></div><div class="line"><a name="l38079"></a><span class="lineno">38079</span>&#160;<span class="preprocessor">#define I2S_BRD_RCR4_FSP(base) (BITBAND_ACCESS32(&amp;I2S_RCR4_REG(base), I2S_RCR4_FSP_SHIFT))</span></div><div class="line"><a name="l38080"></a><span class="lineno">38080</span>&#160;</div><div class="line"><a name="l38082"></a><span class="lineno">38082</span>&#160;<span class="preprocessor">#define I2S_WR_RCR4_FSP(base, value) (I2S_RMW_RCR4(base, I2S_RCR4_FSP_MASK, I2S_RCR4_FSP(value)))</span></div><div class="line"><a name="l38083"></a><span class="lineno">38083</span>&#160;<span class="preprocessor">#define I2S_BWR_RCR4_FSP(base, value) (BITBAND_ACCESS32(&amp;I2S_RCR4_REG(base), I2S_RCR4_FSP_SHIFT) = (value))</span></div><div class="line"><a name="l38084"></a><span class="lineno">38084</span>&#160;</div><div class="line"><a name="l38095"></a><span class="lineno">38095</span>&#160;<span class="preprocessor">#define I2S_RD_RCR4_FSE(base) ((I2S_RCR4_REG(base) &amp; I2S_RCR4_FSE_MASK) &gt;&gt; I2S_RCR4_FSE_SHIFT)</span></div><div class="line"><a name="l38096"></a><span class="lineno">38096</span>&#160;<span class="preprocessor">#define I2S_BRD_RCR4_FSE(base) (BITBAND_ACCESS32(&amp;I2S_RCR4_REG(base), I2S_RCR4_FSE_SHIFT))</span></div><div class="line"><a name="l38097"></a><span class="lineno">38097</span>&#160;</div><div class="line"><a name="l38099"></a><span class="lineno">38099</span>&#160;<span class="preprocessor">#define I2S_WR_RCR4_FSE(base, value) (I2S_RMW_RCR4(base, I2S_RCR4_FSE_MASK, I2S_RCR4_FSE(value)))</span></div><div class="line"><a name="l38100"></a><span class="lineno">38100</span>&#160;<span class="preprocessor">#define I2S_BWR_RCR4_FSE(base, value) (BITBAND_ACCESS32(&amp;I2S_RCR4_REG(base), I2S_RCR4_FSE_SHIFT) = (value))</span></div><div class="line"><a name="l38101"></a><span class="lineno">38101</span>&#160;</div><div class="line"><a name="l38114"></a><span class="lineno">38114</span>&#160;<span class="preprocessor">#define I2S_RD_RCR4_MF(base) ((I2S_RCR4_REG(base) &amp; I2S_RCR4_MF_MASK) &gt;&gt; I2S_RCR4_MF_SHIFT)</span></div><div class="line"><a name="l38115"></a><span class="lineno">38115</span>&#160;<span class="preprocessor">#define I2S_BRD_RCR4_MF(base) (BITBAND_ACCESS32(&amp;I2S_RCR4_REG(base), I2S_RCR4_MF_SHIFT))</span></div><div class="line"><a name="l38116"></a><span class="lineno">38116</span>&#160;</div><div class="line"><a name="l38118"></a><span class="lineno">38118</span>&#160;<span class="preprocessor">#define I2S_WR_RCR4_MF(base, value) (I2S_RMW_RCR4(base, I2S_RCR4_MF_MASK, I2S_RCR4_MF(value)))</span></div><div class="line"><a name="l38119"></a><span class="lineno">38119</span>&#160;<span class="preprocessor">#define I2S_BWR_RCR4_MF(base, value) (BITBAND_ACCESS32(&amp;I2S_RCR4_REG(base), I2S_RCR4_MF_SHIFT) = (value))</span></div><div class="line"><a name="l38120"></a><span class="lineno">38120</span>&#160;</div><div class="line"><a name="l38132"></a><span class="lineno">38132</span>&#160;<span class="preprocessor">#define I2S_RD_RCR4_SYWD(base) ((I2S_RCR4_REG(base) &amp; I2S_RCR4_SYWD_MASK) &gt;&gt; I2S_RCR4_SYWD_SHIFT)</span></div><div class="line"><a name="l38133"></a><span class="lineno">38133</span>&#160;<span class="preprocessor">#define I2S_BRD_RCR4_SYWD(base) (I2S_RD_RCR4_SYWD(base))</span></div><div class="line"><a name="l38134"></a><span class="lineno">38134</span>&#160;</div><div class="line"><a name="l38136"></a><span class="lineno">38136</span>&#160;<span class="preprocessor">#define I2S_WR_RCR4_SYWD(base, value) (I2S_RMW_RCR4(base, I2S_RCR4_SYWD_MASK, I2S_RCR4_SYWD(value)))</span></div><div class="line"><a name="l38137"></a><span class="lineno">38137</span>&#160;<span class="preprocessor">#define I2S_BWR_RCR4_SYWD(base, value) (I2S_WR_RCR4_SYWD(base, value))</span></div><div class="line"><a name="l38138"></a><span class="lineno">38138</span>&#160;</div><div class="line"><a name="l38149"></a><span class="lineno">38149</span>&#160;<span class="preprocessor">#define I2S_RD_RCR4_FRSZ(base) ((I2S_RCR4_REG(base) &amp; I2S_RCR4_FRSZ_MASK) &gt;&gt; I2S_RCR4_FRSZ_SHIFT)</span></div><div class="line"><a name="l38150"></a><span class="lineno">38150</span>&#160;<span class="preprocessor">#define I2S_BRD_RCR4_FRSZ(base) (I2S_RD_RCR4_FRSZ(base))</span></div><div class="line"><a name="l38151"></a><span class="lineno">38151</span>&#160;</div><div class="line"><a name="l38153"></a><span class="lineno">38153</span>&#160;<span class="preprocessor">#define I2S_WR_RCR4_FRSZ(base, value) (I2S_RMW_RCR4(base, I2S_RCR4_FRSZ_MASK, I2S_RCR4_FRSZ(value)))</span></div><div class="line"><a name="l38154"></a><span class="lineno">38154</span>&#160;<span class="preprocessor">#define I2S_BWR_RCR4_FRSZ(base, value) (I2S_WR_RCR4_FRSZ(base, value))</span></div><div class="line"><a name="l38155"></a><span class="lineno">38155</span>&#160;</div><div class="line"><a name="l38172"></a><span class="lineno">38172</span>&#160;<span class="preprocessor">#define I2S_RD_RCR5(base)        (I2S_RCR5_REG(base))</span></div><div class="line"><a name="l38173"></a><span class="lineno">38173</span>&#160;<span class="preprocessor">#define I2S_WR_RCR5(base, value) (I2S_RCR5_REG(base) = (value))</span></div><div class="line"><a name="l38174"></a><span class="lineno">38174</span>&#160;<span class="preprocessor">#define I2S_RMW_RCR5(base, mask, value) (I2S_WR_RCR5(base, (I2S_RD_RCR5(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l38175"></a><span class="lineno">38175</span>&#160;<span class="preprocessor">#define I2S_SET_RCR5(base, value) (I2S_WR_RCR5(base, I2S_RD_RCR5(base) |  (value)))</span></div><div class="line"><a name="l38176"></a><span class="lineno">38176</span>&#160;<span class="preprocessor">#define I2S_CLR_RCR5(base, value) (I2S_WR_RCR5(base, I2S_RD_RCR5(base) &amp; ~(value)))</span></div><div class="line"><a name="l38177"></a><span class="lineno">38177</span>&#160;<span class="preprocessor">#define I2S_TOG_RCR5(base, value) (I2S_WR_RCR5(base, I2S_RD_RCR5(base) ^  (value)))</span></div><div class="line"><a name="l38178"></a><span class="lineno">38178</span>&#160;</div><div class="line"><a name="l38180"></a><span class="lineno">38180</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l38181"></a><span class="lineno">38181</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_RCR5 bitfields</span></div><div class="line"><a name="l38182"></a><span class="lineno">38182</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l38183"></a><span class="lineno">38183</span>&#160;</div><div class="line"><a name="l38197"></a><span class="lineno">38197</span>&#160;<span class="preprocessor">#define I2S_RD_RCR5_FBT(base) ((I2S_RCR5_REG(base) &amp; I2S_RCR5_FBT_MASK) &gt;&gt; I2S_RCR5_FBT_SHIFT)</span></div><div class="line"><a name="l38198"></a><span class="lineno">38198</span>&#160;<span class="preprocessor">#define I2S_BRD_RCR5_FBT(base) (I2S_RD_RCR5_FBT(base))</span></div><div class="line"><a name="l38199"></a><span class="lineno">38199</span>&#160;</div><div class="line"><a name="l38201"></a><span class="lineno">38201</span>&#160;<span class="preprocessor">#define I2S_WR_RCR5_FBT(base, value) (I2S_RMW_RCR5(base, I2S_RCR5_FBT_MASK, I2S_RCR5_FBT(value)))</span></div><div class="line"><a name="l38202"></a><span class="lineno">38202</span>&#160;<span class="preprocessor">#define I2S_BWR_RCR5_FBT(base, value) (I2S_WR_RCR5_FBT(base, value))</span></div><div class="line"><a name="l38203"></a><span class="lineno">38203</span>&#160;</div><div class="line"><a name="l38214"></a><span class="lineno">38214</span>&#160;<span class="preprocessor">#define I2S_RD_RCR5_W0W(base) ((I2S_RCR5_REG(base) &amp; I2S_RCR5_W0W_MASK) &gt;&gt; I2S_RCR5_W0W_SHIFT)</span></div><div class="line"><a name="l38215"></a><span class="lineno">38215</span>&#160;<span class="preprocessor">#define I2S_BRD_RCR5_W0W(base) (I2S_RD_RCR5_W0W(base))</span></div><div class="line"><a name="l38216"></a><span class="lineno">38216</span>&#160;</div><div class="line"><a name="l38218"></a><span class="lineno">38218</span>&#160;<span class="preprocessor">#define I2S_WR_RCR5_W0W(base, value) (I2S_RMW_RCR5(base, I2S_RCR5_W0W_MASK, I2S_RCR5_W0W(value)))</span></div><div class="line"><a name="l38219"></a><span class="lineno">38219</span>&#160;<span class="preprocessor">#define I2S_BWR_RCR5_W0W(base, value) (I2S_WR_RCR5_W0W(base, value))</span></div><div class="line"><a name="l38220"></a><span class="lineno">38220</span>&#160;</div><div class="line"><a name="l38231"></a><span class="lineno">38231</span>&#160;<span class="preprocessor">#define I2S_RD_RCR5_WNW(base) ((I2S_RCR5_REG(base) &amp; I2S_RCR5_WNW_MASK) &gt;&gt; I2S_RCR5_WNW_SHIFT)</span></div><div class="line"><a name="l38232"></a><span class="lineno">38232</span>&#160;<span class="preprocessor">#define I2S_BRD_RCR5_WNW(base) (I2S_RD_RCR5_WNW(base))</span></div><div class="line"><a name="l38233"></a><span class="lineno">38233</span>&#160;</div><div class="line"><a name="l38235"></a><span class="lineno">38235</span>&#160;<span class="preprocessor">#define I2S_WR_RCR5_WNW(base, value) (I2S_RMW_RCR5(base, I2S_RCR5_WNW_MASK, I2S_RCR5_WNW(value)))</span></div><div class="line"><a name="l38236"></a><span class="lineno">38236</span>&#160;<span class="preprocessor">#define I2S_BWR_RCR5_WNW(base, value) (I2S_WR_RCR5_WNW(base, value))</span></div><div class="line"><a name="l38237"></a><span class="lineno">38237</span>&#160;</div><div class="line"><a name="l38255"></a><span class="lineno">38255</span>&#160;<span class="preprocessor">#define I2S_RD_RDR(base, index)  (I2S_RDR_REG(base, index))</span></div><div class="line"><a name="l38256"></a><span class="lineno">38256</span>&#160;</div><div class="line"><a name="l38276"></a><span class="lineno">38276</span>&#160;<span class="preprocessor">#define I2S_RD_RFR(base, index)  (I2S_RFR_REG(base, index))</span></div><div class="line"><a name="l38277"></a><span class="lineno">38277</span>&#160;</div><div class="line"><a name="l38279"></a><span class="lineno">38279</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l38280"></a><span class="lineno">38280</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_RFR bitfields</span></div><div class="line"><a name="l38281"></a><span class="lineno">38281</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l38282"></a><span class="lineno">38282</span>&#160;</div><div class="line"><a name="l38290"></a><span class="lineno">38290</span>&#160;<span class="preprocessor">#define I2S_RD_RFR_RFP(base, index) ((I2S_RFR_REG(base, index) &amp; I2S_RFR_RFP_MASK) &gt;&gt; I2S_RFR_RFP_SHIFT)</span></div><div class="line"><a name="l38291"></a><span class="lineno">38291</span>&#160;<span class="preprocessor">#define I2S_BRD_RFR_RFP(base, index) (I2S_RD_RFR_RFP(base, index))</span></div><div class="line"><a name="l38292"></a><span class="lineno">38292</span>&#160;</div><div class="line"><a name="l38301"></a><span class="lineno">38301</span>&#160;<span class="preprocessor">#define I2S_RD_RFR_WFP(base, index) ((I2S_RFR_REG(base, index) &amp; I2S_RFR_WFP_MASK) &gt;&gt; I2S_RFR_WFP_SHIFT)</span></div><div class="line"><a name="l38302"></a><span class="lineno">38302</span>&#160;<span class="preprocessor">#define I2S_BRD_RFR_WFP(base, index) (I2S_RD_RFR_WFP(base, index))</span></div><div class="line"><a name="l38303"></a><span class="lineno">38303</span>&#160;</div><div class="line"><a name="l38322"></a><span class="lineno">38322</span>&#160;<span class="preprocessor">#define I2S_RD_RMR(base)         (I2S_RMR_REG(base))</span></div><div class="line"><a name="l38323"></a><span class="lineno">38323</span>&#160;<span class="preprocessor">#define I2S_WR_RMR(base, value)  (I2S_RMR_REG(base) = (value))</span></div><div class="line"><a name="l38324"></a><span class="lineno">38324</span>&#160;<span class="preprocessor">#define I2S_RMW_RMR(base, mask, value) (I2S_WR_RMR(base, (I2S_RD_RMR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l38325"></a><span class="lineno">38325</span>&#160;<span class="preprocessor">#define I2S_SET_RMR(base, value) (I2S_WR_RMR(base, I2S_RD_RMR(base) |  (value)))</span></div><div class="line"><a name="l38326"></a><span class="lineno">38326</span>&#160;<span class="preprocessor">#define I2S_CLR_RMR(base, value) (I2S_WR_RMR(base, I2S_RD_RMR(base) &amp; ~(value)))</span></div><div class="line"><a name="l38327"></a><span class="lineno">38327</span>&#160;<span class="preprocessor">#define I2S_TOG_RMR(base, value) (I2S_WR_RMR(base, I2S_RD_RMR(base) ^  (value)))</span></div><div class="line"><a name="l38328"></a><span class="lineno">38328</span>&#160;</div><div class="line"><a name="l38346"></a><span class="lineno">38346</span>&#160;<span class="preprocessor">#define I2S_RD_MCR(base)         (I2S_MCR_REG(base))</span></div><div class="line"><a name="l38347"></a><span class="lineno">38347</span>&#160;<span class="preprocessor">#define I2S_WR_MCR(base, value)  (I2S_MCR_REG(base) = (value))</span></div><div class="line"><a name="l38348"></a><span class="lineno">38348</span>&#160;<span class="preprocessor">#define I2S_RMW_MCR(base, mask, value) (I2S_WR_MCR(base, (I2S_RD_MCR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l38349"></a><span class="lineno">38349</span>&#160;<span class="preprocessor">#define I2S_SET_MCR(base, value) (I2S_WR_MCR(base, I2S_RD_MCR(base) |  (value)))</span></div><div class="line"><a name="l38350"></a><span class="lineno">38350</span>&#160;<span class="preprocessor">#define I2S_CLR_MCR(base, value) (I2S_WR_MCR(base, I2S_RD_MCR(base) &amp; ~(value)))</span></div><div class="line"><a name="l38351"></a><span class="lineno">38351</span>&#160;<span class="preprocessor">#define I2S_TOG_MCR(base, value) (I2S_WR_MCR(base, I2S_RD_MCR(base) ^  (value)))</span></div><div class="line"><a name="l38352"></a><span class="lineno">38352</span>&#160;</div><div class="line"><a name="l38354"></a><span class="lineno">38354</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l38355"></a><span class="lineno">38355</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_MCR bitfields</span></div><div class="line"><a name="l38356"></a><span class="lineno">38356</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l38357"></a><span class="lineno">38357</span>&#160;</div><div class="line"><a name="l38373"></a><span class="lineno">38373</span>&#160;<span class="preprocessor">#define I2S_RD_MCR_MICS(base) ((I2S_MCR_REG(base) &amp; I2S_MCR_MICS_MASK) &gt;&gt; I2S_MCR_MICS_SHIFT)</span></div><div class="line"><a name="l38374"></a><span class="lineno">38374</span>&#160;<span class="preprocessor">#define I2S_BRD_MCR_MICS(base) (I2S_RD_MCR_MICS(base))</span></div><div class="line"><a name="l38375"></a><span class="lineno">38375</span>&#160;</div><div class="line"><a name="l38377"></a><span class="lineno">38377</span>&#160;<span class="preprocessor">#define I2S_WR_MCR_MICS(base, value) (I2S_RMW_MCR(base, I2S_MCR_MICS_MASK, I2S_MCR_MICS(value)))</span></div><div class="line"><a name="l38378"></a><span class="lineno">38378</span>&#160;<span class="preprocessor">#define I2S_BWR_MCR_MICS(base, value) (I2S_WR_MCR_MICS(base, value))</span></div><div class="line"><a name="l38379"></a><span class="lineno">38379</span>&#160;</div><div class="line"><a name="l38396"></a><span class="lineno">38396</span>&#160;<span class="preprocessor">#define I2S_RD_MCR_MOE(base) ((I2S_MCR_REG(base) &amp; I2S_MCR_MOE_MASK) &gt;&gt; I2S_MCR_MOE_SHIFT)</span></div><div class="line"><a name="l38397"></a><span class="lineno">38397</span>&#160;<span class="preprocessor">#define I2S_BRD_MCR_MOE(base) (BITBAND_ACCESS32(&amp;I2S_MCR_REG(base), I2S_MCR_MOE_SHIFT))</span></div><div class="line"><a name="l38398"></a><span class="lineno">38398</span>&#160;</div><div class="line"><a name="l38400"></a><span class="lineno">38400</span>&#160;<span class="preprocessor">#define I2S_WR_MCR_MOE(base, value) (I2S_RMW_MCR(base, I2S_MCR_MOE_MASK, I2S_MCR_MOE(value)))</span></div><div class="line"><a name="l38401"></a><span class="lineno">38401</span>&#160;<span class="preprocessor">#define I2S_BWR_MCR_MOE(base, value) (BITBAND_ACCESS32(&amp;I2S_MCR_REG(base), I2S_MCR_MOE_SHIFT) = (value))</span></div><div class="line"><a name="l38402"></a><span class="lineno">38402</span>&#160;</div><div class="line"><a name="l38416"></a><span class="lineno">38416</span>&#160;<span class="preprocessor">#define I2S_RD_MCR_DUF(base) ((I2S_MCR_REG(base) &amp; I2S_MCR_DUF_MASK) &gt;&gt; I2S_MCR_DUF_SHIFT)</span></div><div class="line"><a name="l38417"></a><span class="lineno">38417</span>&#160;<span class="preprocessor">#define I2S_BRD_MCR_DUF(base) (BITBAND_ACCESS32(&amp;I2S_MCR_REG(base), I2S_MCR_DUF_SHIFT))</span></div><div class="line"><a name="l38418"></a><span class="lineno">38418</span>&#160;</div><div class="line"><a name="l38438"></a><span class="lineno">38438</span>&#160;<span class="preprocessor">#define I2S_RD_MDR(base)         (I2S_MDR_REG(base))</span></div><div class="line"><a name="l38439"></a><span class="lineno">38439</span>&#160;<span class="preprocessor">#define I2S_WR_MDR(base, value)  (I2S_MDR_REG(base) = (value))</span></div><div class="line"><a name="l38440"></a><span class="lineno">38440</span>&#160;<span class="preprocessor">#define I2S_RMW_MDR(base, mask, value) (I2S_WR_MDR(base, (I2S_RD_MDR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l38441"></a><span class="lineno">38441</span>&#160;<span class="preprocessor">#define I2S_SET_MDR(base, value) (I2S_WR_MDR(base, I2S_RD_MDR(base) |  (value)))</span></div><div class="line"><a name="l38442"></a><span class="lineno">38442</span>&#160;<span class="preprocessor">#define I2S_CLR_MDR(base, value) (I2S_WR_MDR(base, I2S_RD_MDR(base) &amp; ~(value)))</span></div><div class="line"><a name="l38443"></a><span class="lineno">38443</span>&#160;<span class="preprocessor">#define I2S_TOG_MDR(base, value) (I2S_WR_MDR(base, I2S_RD_MDR(base) ^  (value)))</span></div><div class="line"><a name="l38444"></a><span class="lineno">38444</span>&#160;</div><div class="line"><a name="l38446"></a><span class="lineno">38446</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l38447"></a><span class="lineno">38447</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_MDR bitfields</span></div><div class="line"><a name="l38448"></a><span class="lineno">38448</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l38449"></a><span class="lineno">38449</span>&#160;</div><div class="line"><a name="l38459"></a><span class="lineno">38459</span>&#160;<span class="preprocessor">#define I2S_RD_MDR_DIVIDE(base) ((I2S_MDR_REG(base) &amp; I2S_MDR_DIVIDE_MASK) &gt;&gt; I2S_MDR_DIVIDE_SHIFT)</span></div><div class="line"><a name="l38460"></a><span class="lineno">38460</span>&#160;<span class="preprocessor">#define I2S_BRD_MDR_DIVIDE(base) (I2S_RD_MDR_DIVIDE(base))</span></div><div class="line"><a name="l38461"></a><span class="lineno">38461</span>&#160;</div><div class="line"><a name="l38463"></a><span class="lineno">38463</span>&#160;<span class="preprocessor">#define I2S_WR_MDR_DIVIDE(base, value) (I2S_RMW_MDR(base, I2S_MDR_DIVIDE_MASK, I2S_MDR_DIVIDE(value)))</span></div><div class="line"><a name="l38464"></a><span class="lineno">38464</span>&#160;<span class="preprocessor">#define I2S_BWR_MDR_DIVIDE(base, value) (I2S_WR_MDR_DIVIDE(base, value))</span></div><div class="line"><a name="l38465"></a><span class="lineno">38465</span>&#160;</div><div class="line"><a name="l38476"></a><span class="lineno">38476</span>&#160;<span class="preprocessor">#define I2S_RD_MDR_FRACT(base) ((I2S_MDR_REG(base) &amp; I2S_MDR_FRACT_MASK) &gt;&gt; I2S_MDR_FRACT_SHIFT)</span></div><div class="line"><a name="l38477"></a><span class="lineno">38477</span>&#160;<span class="preprocessor">#define I2S_BRD_MDR_FRACT(base) (I2S_RD_MDR_FRACT(base))</span></div><div class="line"><a name="l38478"></a><span class="lineno">38478</span>&#160;</div><div class="line"><a name="l38480"></a><span class="lineno">38480</span>&#160;<span class="preprocessor">#define I2S_WR_MDR_FRACT(base, value) (I2S_RMW_MDR(base, I2S_MDR_FRACT_MASK, I2S_MDR_FRACT(value)))</span></div><div class="line"><a name="l38481"></a><span class="lineno">38481</span>&#160;<span class="preprocessor">#define I2S_BWR_MDR_FRACT(base, value) (I2S_WR_MDR_FRACT(base, value))</span></div><div class="line"><a name="l38482"></a><span class="lineno">38482</span>&#160;</div><div class="line"><a name="l38484"></a><span class="lineno">38484</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l38485"></a><span class="lineno">38485</span>&#160;<span class="comment"> * MK64F12 LLWU</span></div><div class="line"><a name="l38486"></a><span class="lineno">38486</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l38487"></a><span class="lineno">38487</span>&#160;<span class="comment"> * Low leakage wakeup unit</span></div><div class="line"><a name="l38488"></a><span class="lineno">38488</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l38489"></a><span class="lineno">38489</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l38490"></a><span class="lineno">38490</span>&#160;<span class="comment"> * - LLWU_PE1 - LLWU Pin Enable 1 register</span></div><div class="line"><a name="l38491"></a><span class="lineno">38491</span>&#160;<span class="comment"> * - LLWU_PE2 - LLWU Pin Enable 2 register</span></div><div class="line"><a name="l38492"></a><span class="lineno">38492</span>&#160;<span class="comment"> * - LLWU_PE3 - LLWU Pin Enable 3 register</span></div><div class="line"><a name="l38493"></a><span class="lineno">38493</span>&#160;<span class="comment"> * - LLWU_PE4 - LLWU Pin Enable 4 register</span></div><div class="line"><a name="l38494"></a><span class="lineno">38494</span>&#160;<span class="comment"> * - LLWU_ME - LLWU Module Enable register</span></div><div class="line"><a name="l38495"></a><span class="lineno">38495</span>&#160;<span class="comment"> * - LLWU_F1 - LLWU Flag 1 register</span></div><div class="line"><a name="l38496"></a><span class="lineno">38496</span>&#160;<span class="comment"> * - LLWU_F2 - LLWU Flag 2 register</span></div><div class="line"><a name="l38497"></a><span class="lineno">38497</span>&#160;<span class="comment"> * - LLWU_F3 - LLWU Flag 3 register</span></div><div class="line"><a name="l38498"></a><span class="lineno">38498</span>&#160;<span class="comment"> * - LLWU_FILT1 - LLWU Pin Filter 1 register</span></div><div class="line"><a name="l38499"></a><span class="lineno">38499</span>&#160;<span class="comment"> * - LLWU_FILT2 - LLWU Pin Filter 2 register</span></div><div class="line"><a name="l38500"></a><span class="lineno">38500</span>&#160;<span class="comment"> * - LLWU_RST - LLWU Reset Enable register</span></div><div class="line"><a name="l38501"></a><span class="lineno">38501</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l38502"></a><span class="lineno">38502</span>&#160;</div><div class="line"><a name="l38503"></a><span class="lineno">38503</span>&#160;<span class="preprocessor">#define LLWU_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l38504"></a><span class="lineno">38504</span>&#160;<span class="preprocessor">#define LLWU_IDX (0U) </span></div><div class="line"><a name="l38527"></a><span class="lineno">38527</span>&#160;<span class="preprocessor">#define LLWU_RD_PE1(base)        (LLWU_PE1_REG(base))</span></div><div class="line"><a name="l38528"></a><span class="lineno">38528</span>&#160;<span class="preprocessor">#define LLWU_WR_PE1(base, value) (LLWU_PE1_REG(base) = (value))</span></div><div class="line"><a name="l38529"></a><span class="lineno">38529</span>&#160;<span class="preprocessor">#define LLWU_RMW_PE1(base, mask, value) (LLWU_WR_PE1(base, (LLWU_RD_PE1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l38530"></a><span class="lineno">38530</span>&#160;<span class="preprocessor">#define LLWU_SET_PE1(base, value) (LLWU_WR_PE1(base, LLWU_RD_PE1(base) |  (value)))</span></div><div class="line"><a name="l38531"></a><span class="lineno">38531</span>&#160;<span class="preprocessor">#define LLWU_CLR_PE1(base, value) (LLWU_WR_PE1(base, LLWU_RD_PE1(base) &amp; ~(value)))</span></div><div class="line"><a name="l38532"></a><span class="lineno">38532</span>&#160;<span class="preprocessor">#define LLWU_TOG_PE1(base, value) (LLWU_WR_PE1(base, LLWU_RD_PE1(base) ^  (value)))</span></div><div class="line"><a name="l38533"></a><span class="lineno">38533</span>&#160;</div><div class="line"><a name="l38535"></a><span class="lineno">38535</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l38536"></a><span class="lineno">38536</span>&#160;<span class="comment"> * Constants &amp; macros for individual LLWU_PE1 bitfields</span></div><div class="line"><a name="l38537"></a><span class="lineno">38537</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l38538"></a><span class="lineno">38538</span>&#160;</div><div class="line"><a name="l38552"></a><span class="lineno">38552</span>&#160;<span class="preprocessor">#define LLWU_RD_PE1_WUPE0(base) ((LLWU_PE1_REG(base) &amp; LLWU_PE1_WUPE0_MASK) &gt;&gt; LLWU_PE1_WUPE0_SHIFT)</span></div><div class="line"><a name="l38553"></a><span class="lineno">38553</span>&#160;<span class="preprocessor">#define LLWU_BRD_PE1_WUPE0(base) (LLWU_RD_PE1_WUPE0(base))</span></div><div class="line"><a name="l38554"></a><span class="lineno">38554</span>&#160;</div><div class="line"><a name="l38556"></a><span class="lineno">38556</span>&#160;<span class="preprocessor">#define LLWU_WR_PE1_WUPE0(base, value) (LLWU_RMW_PE1(base, LLWU_PE1_WUPE0_MASK, LLWU_PE1_WUPE0(value)))</span></div><div class="line"><a name="l38557"></a><span class="lineno">38557</span>&#160;<span class="preprocessor">#define LLWU_BWR_PE1_WUPE0(base, value) (LLWU_WR_PE1_WUPE0(base, value))</span></div><div class="line"><a name="l38558"></a><span class="lineno">38558</span>&#160;</div><div class="line"><a name="l38573"></a><span class="lineno">38573</span>&#160;<span class="preprocessor">#define LLWU_RD_PE1_WUPE1(base) ((LLWU_PE1_REG(base) &amp; LLWU_PE1_WUPE1_MASK) &gt;&gt; LLWU_PE1_WUPE1_SHIFT)</span></div><div class="line"><a name="l38574"></a><span class="lineno">38574</span>&#160;<span class="preprocessor">#define LLWU_BRD_PE1_WUPE1(base) (LLWU_RD_PE1_WUPE1(base))</span></div><div class="line"><a name="l38575"></a><span class="lineno">38575</span>&#160;</div><div class="line"><a name="l38577"></a><span class="lineno">38577</span>&#160;<span class="preprocessor">#define LLWU_WR_PE1_WUPE1(base, value) (LLWU_RMW_PE1(base, LLWU_PE1_WUPE1_MASK, LLWU_PE1_WUPE1(value)))</span></div><div class="line"><a name="l38578"></a><span class="lineno">38578</span>&#160;<span class="preprocessor">#define LLWU_BWR_PE1_WUPE1(base, value) (LLWU_WR_PE1_WUPE1(base, value))</span></div><div class="line"><a name="l38579"></a><span class="lineno">38579</span>&#160;</div><div class="line"><a name="l38594"></a><span class="lineno">38594</span>&#160;<span class="preprocessor">#define LLWU_RD_PE1_WUPE2(base) ((LLWU_PE1_REG(base) &amp; LLWU_PE1_WUPE2_MASK) &gt;&gt; LLWU_PE1_WUPE2_SHIFT)</span></div><div class="line"><a name="l38595"></a><span class="lineno">38595</span>&#160;<span class="preprocessor">#define LLWU_BRD_PE1_WUPE2(base) (LLWU_RD_PE1_WUPE2(base))</span></div><div class="line"><a name="l38596"></a><span class="lineno">38596</span>&#160;</div><div class="line"><a name="l38598"></a><span class="lineno">38598</span>&#160;<span class="preprocessor">#define LLWU_WR_PE1_WUPE2(base, value) (LLWU_RMW_PE1(base, LLWU_PE1_WUPE2_MASK, LLWU_PE1_WUPE2(value)))</span></div><div class="line"><a name="l38599"></a><span class="lineno">38599</span>&#160;<span class="preprocessor">#define LLWU_BWR_PE1_WUPE2(base, value) (LLWU_WR_PE1_WUPE2(base, value))</span></div><div class="line"><a name="l38600"></a><span class="lineno">38600</span>&#160;</div><div class="line"><a name="l38615"></a><span class="lineno">38615</span>&#160;<span class="preprocessor">#define LLWU_RD_PE1_WUPE3(base) ((LLWU_PE1_REG(base) &amp; LLWU_PE1_WUPE3_MASK) &gt;&gt; LLWU_PE1_WUPE3_SHIFT)</span></div><div class="line"><a name="l38616"></a><span class="lineno">38616</span>&#160;<span class="preprocessor">#define LLWU_BRD_PE1_WUPE3(base) (LLWU_RD_PE1_WUPE3(base))</span></div><div class="line"><a name="l38617"></a><span class="lineno">38617</span>&#160;</div><div class="line"><a name="l38619"></a><span class="lineno">38619</span>&#160;<span class="preprocessor">#define LLWU_WR_PE1_WUPE3(base, value) (LLWU_RMW_PE1(base, LLWU_PE1_WUPE3_MASK, LLWU_PE1_WUPE3(value)))</span></div><div class="line"><a name="l38620"></a><span class="lineno">38620</span>&#160;<span class="preprocessor">#define LLWU_BWR_PE1_WUPE3(base, value) (LLWU_WR_PE1_WUPE3(base, value))</span></div><div class="line"><a name="l38621"></a><span class="lineno">38621</span>&#160;</div><div class="line"><a name="l38644"></a><span class="lineno">38644</span>&#160;<span class="preprocessor">#define LLWU_RD_PE2(base)        (LLWU_PE2_REG(base))</span></div><div class="line"><a name="l38645"></a><span class="lineno">38645</span>&#160;<span class="preprocessor">#define LLWU_WR_PE2(base, value) (LLWU_PE2_REG(base) = (value))</span></div><div class="line"><a name="l38646"></a><span class="lineno">38646</span>&#160;<span class="preprocessor">#define LLWU_RMW_PE2(base, mask, value) (LLWU_WR_PE2(base, (LLWU_RD_PE2(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l38647"></a><span class="lineno">38647</span>&#160;<span class="preprocessor">#define LLWU_SET_PE2(base, value) (LLWU_WR_PE2(base, LLWU_RD_PE2(base) |  (value)))</span></div><div class="line"><a name="l38648"></a><span class="lineno">38648</span>&#160;<span class="preprocessor">#define LLWU_CLR_PE2(base, value) (LLWU_WR_PE2(base, LLWU_RD_PE2(base) &amp; ~(value)))</span></div><div class="line"><a name="l38649"></a><span class="lineno">38649</span>&#160;<span class="preprocessor">#define LLWU_TOG_PE2(base, value) (LLWU_WR_PE2(base, LLWU_RD_PE2(base) ^  (value)))</span></div><div class="line"><a name="l38650"></a><span class="lineno">38650</span>&#160;</div><div class="line"><a name="l38652"></a><span class="lineno">38652</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l38653"></a><span class="lineno">38653</span>&#160;<span class="comment"> * Constants &amp; macros for individual LLWU_PE2 bitfields</span></div><div class="line"><a name="l38654"></a><span class="lineno">38654</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l38655"></a><span class="lineno">38655</span>&#160;</div><div class="line"><a name="l38669"></a><span class="lineno">38669</span>&#160;<span class="preprocessor">#define LLWU_RD_PE2_WUPE4(base) ((LLWU_PE2_REG(base) &amp; LLWU_PE2_WUPE4_MASK) &gt;&gt; LLWU_PE2_WUPE4_SHIFT)</span></div><div class="line"><a name="l38670"></a><span class="lineno">38670</span>&#160;<span class="preprocessor">#define LLWU_BRD_PE2_WUPE4(base) (LLWU_RD_PE2_WUPE4(base))</span></div><div class="line"><a name="l38671"></a><span class="lineno">38671</span>&#160;</div><div class="line"><a name="l38673"></a><span class="lineno">38673</span>&#160;<span class="preprocessor">#define LLWU_WR_PE2_WUPE4(base, value) (LLWU_RMW_PE2(base, LLWU_PE2_WUPE4_MASK, LLWU_PE2_WUPE4(value)))</span></div><div class="line"><a name="l38674"></a><span class="lineno">38674</span>&#160;<span class="preprocessor">#define LLWU_BWR_PE2_WUPE4(base, value) (LLWU_WR_PE2_WUPE4(base, value))</span></div><div class="line"><a name="l38675"></a><span class="lineno">38675</span>&#160;</div><div class="line"><a name="l38690"></a><span class="lineno">38690</span>&#160;<span class="preprocessor">#define LLWU_RD_PE2_WUPE5(base) ((LLWU_PE2_REG(base) &amp; LLWU_PE2_WUPE5_MASK) &gt;&gt; LLWU_PE2_WUPE5_SHIFT)</span></div><div class="line"><a name="l38691"></a><span class="lineno">38691</span>&#160;<span class="preprocessor">#define LLWU_BRD_PE2_WUPE5(base) (LLWU_RD_PE2_WUPE5(base))</span></div><div class="line"><a name="l38692"></a><span class="lineno">38692</span>&#160;</div><div class="line"><a name="l38694"></a><span class="lineno">38694</span>&#160;<span class="preprocessor">#define LLWU_WR_PE2_WUPE5(base, value) (LLWU_RMW_PE2(base, LLWU_PE2_WUPE5_MASK, LLWU_PE2_WUPE5(value)))</span></div><div class="line"><a name="l38695"></a><span class="lineno">38695</span>&#160;<span class="preprocessor">#define LLWU_BWR_PE2_WUPE5(base, value) (LLWU_WR_PE2_WUPE5(base, value))</span></div><div class="line"><a name="l38696"></a><span class="lineno">38696</span>&#160;</div><div class="line"><a name="l38711"></a><span class="lineno">38711</span>&#160;<span class="preprocessor">#define LLWU_RD_PE2_WUPE6(base) ((LLWU_PE2_REG(base) &amp; LLWU_PE2_WUPE6_MASK) &gt;&gt; LLWU_PE2_WUPE6_SHIFT)</span></div><div class="line"><a name="l38712"></a><span class="lineno">38712</span>&#160;<span class="preprocessor">#define LLWU_BRD_PE2_WUPE6(base) (LLWU_RD_PE2_WUPE6(base))</span></div><div class="line"><a name="l38713"></a><span class="lineno">38713</span>&#160;</div><div class="line"><a name="l38715"></a><span class="lineno">38715</span>&#160;<span class="preprocessor">#define LLWU_WR_PE2_WUPE6(base, value) (LLWU_RMW_PE2(base, LLWU_PE2_WUPE6_MASK, LLWU_PE2_WUPE6(value)))</span></div><div class="line"><a name="l38716"></a><span class="lineno">38716</span>&#160;<span class="preprocessor">#define LLWU_BWR_PE2_WUPE6(base, value) (LLWU_WR_PE2_WUPE6(base, value))</span></div><div class="line"><a name="l38717"></a><span class="lineno">38717</span>&#160;</div><div class="line"><a name="l38732"></a><span class="lineno">38732</span>&#160;<span class="preprocessor">#define LLWU_RD_PE2_WUPE7(base) ((LLWU_PE2_REG(base) &amp; LLWU_PE2_WUPE7_MASK) &gt;&gt; LLWU_PE2_WUPE7_SHIFT)</span></div><div class="line"><a name="l38733"></a><span class="lineno">38733</span>&#160;<span class="preprocessor">#define LLWU_BRD_PE2_WUPE7(base) (LLWU_RD_PE2_WUPE7(base))</span></div><div class="line"><a name="l38734"></a><span class="lineno">38734</span>&#160;</div><div class="line"><a name="l38736"></a><span class="lineno">38736</span>&#160;<span class="preprocessor">#define LLWU_WR_PE2_WUPE7(base, value) (LLWU_RMW_PE2(base, LLWU_PE2_WUPE7_MASK, LLWU_PE2_WUPE7(value)))</span></div><div class="line"><a name="l38737"></a><span class="lineno">38737</span>&#160;<span class="preprocessor">#define LLWU_BWR_PE2_WUPE7(base, value) (LLWU_WR_PE2_WUPE7(base, value))</span></div><div class="line"><a name="l38738"></a><span class="lineno">38738</span>&#160;</div><div class="line"><a name="l38761"></a><span class="lineno">38761</span>&#160;<span class="preprocessor">#define LLWU_RD_PE3(base)        (LLWU_PE3_REG(base))</span></div><div class="line"><a name="l38762"></a><span class="lineno">38762</span>&#160;<span class="preprocessor">#define LLWU_WR_PE3(base, value) (LLWU_PE3_REG(base) = (value))</span></div><div class="line"><a name="l38763"></a><span class="lineno">38763</span>&#160;<span class="preprocessor">#define LLWU_RMW_PE3(base, mask, value) (LLWU_WR_PE3(base, (LLWU_RD_PE3(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l38764"></a><span class="lineno">38764</span>&#160;<span class="preprocessor">#define LLWU_SET_PE3(base, value) (LLWU_WR_PE3(base, LLWU_RD_PE3(base) |  (value)))</span></div><div class="line"><a name="l38765"></a><span class="lineno">38765</span>&#160;<span class="preprocessor">#define LLWU_CLR_PE3(base, value) (LLWU_WR_PE3(base, LLWU_RD_PE3(base) &amp; ~(value)))</span></div><div class="line"><a name="l38766"></a><span class="lineno">38766</span>&#160;<span class="preprocessor">#define LLWU_TOG_PE3(base, value) (LLWU_WR_PE3(base, LLWU_RD_PE3(base) ^  (value)))</span></div><div class="line"><a name="l38767"></a><span class="lineno">38767</span>&#160;</div><div class="line"><a name="l38769"></a><span class="lineno">38769</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l38770"></a><span class="lineno">38770</span>&#160;<span class="comment"> * Constants &amp; macros for individual LLWU_PE3 bitfields</span></div><div class="line"><a name="l38771"></a><span class="lineno">38771</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l38772"></a><span class="lineno">38772</span>&#160;</div><div class="line"><a name="l38786"></a><span class="lineno">38786</span>&#160;<span class="preprocessor">#define LLWU_RD_PE3_WUPE8(base) ((LLWU_PE3_REG(base) &amp; LLWU_PE3_WUPE8_MASK) &gt;&gt; LLWU_PE3_WUPE8_SHIFT)</span></div><div class="line"><a name="l38787"></a><span class="lineno">38787</span>&#160;<span class="preprocessor">#define LLWU_BRD_PE3_WUPE8(base) (LLWU_RD_PE3_WUPE8(base))</span></div><div class="line"><a name="l38788"></a><span class="lineno">38788</span>&#160;</div><div class="line"><a name="l38790"></a><span class="lineno">38790</span>&#160;<span class="preprocessor">#define LLWU_WR_PE3_WUPE8(base, value) (LLWU_RMW_PE3(base, LLWU_PE3_WUPE8_MASK, LLWU_PE3_WUPE8(value)))</span></div><div class="line"><a name="l38791"></a><span class="lineno">38791</span>&#160;<span class="preprocessor">#define LLWU_BWR_PE3_WUPE8(base, value) (LLWU_WR_PE3_WUPE8(base, value))</span></div><div class="line"><a name="l38792"></a><span class="lineno">38792</span>&#160;</div><div class="line"><a name="l38807"></a><span class="lineno">38807</span>&#160;<span class="preprocessor">#define LLWU_RD_PE3_WUPE9(base) ((LLWU_PE3_REG(base) &amp; LLWU_PE3_WUPE9_MASK) &gt;&gt; LLWU_PE3_WUPE9_SHIFT)</span></div><div class="line"><a name="l38808"></a><span class="lineno">38808</span>&#160;<span class="preprocessor">#define LLWU_BRD_PE3_WUPE9(base) (LLWU_RD_PE3_WUPE9(base))</span></div><div class="line"><a name="l38809"></a><span class="lineno">38809</span>&#160;</div><div class="line"><a name="l38811"></a><span class="lineno">38811</span>&#160;<span class="preprocessor">#define LLWU_WR_PE3_WUPE9(base, value) (LLWU_RMW_PE3(base, LLWU_PE3_WUPE9_MASK, LLWU_PE3_WUPE9(value)))</span></div><div class="line"><a name="l38812"></a><span class="lineno">38812</span>&#160;<span class="preprocessor">#define LLWU_BWR_PE3_WUPE9(base, value) (LLWU_WR_PE3_WUPE9(base, value))</span></div><div class="line"><a name="l38813"></a><span class="lineno">38813</span>&#160;</div><div class="line"><a name="l38828"></a><span class="lineno">38828</span>&#160;<span class="preprocessor">#define LLWU_RD_PE3_WUPE10(base) ((LLWU_PE3_REG(base) &amp; LLWU_PE3_WUPE10_MASK) &gt;&gt; LLWU_PE3_WUPE10_SHIFT)</span></div><div class="line"><a name="l38829"></a><span class="lineno">38829</span>&#160;<span class="preprocessor">#define LLWU_BRD_PE3_WUPE10(base) (LLWU_RD_PE3_WUPE10(base))</span></div><div class="line"><a name="l38830"></a><span class="lineno">38830</span>&#160;</div><div class="line"><a name="l38832"></a><span class="lineno">38832</span>&#160;<span class="preprocessor">#define LLWU_WR_PE3_WUPE10(base, value) (LLWU_RMW_PE3(base, LLWU_PE3_WUPE10_MASK, LLWU_PE3_WUPE10(value)))</span></div><div class="line"><a name="l38833"></a><span class="lineno">38833</span>&#160;<span class="preprocessor">#define LLWU_BWR_PE3_WUPE10(base, value) (LLWU_WR_PE3_WUPE10(base, value))</span></div><div class="line"><a name="l38834"></a><span class="lineno">38834</span>&#160;</div><div class="line"><a name="l38849"></a><span class="lineno">38849</span>&#160;<span class="preprocessor">#define LLWU_RD_PE3_WUPE11(base) ((LLWU_PE3_REG(base) &amp; LLWU_PE3_WUPE11_MASK) &gt;&gt; LLWU_PE3_WUPE11_SHIFT)</span></div><div class="line"><a name="l38850"></a><span class="lineno">38850</span>&#160;<span class="preprocessor">#define LLWU_BRD_PE3_WUPE11(base) (LLWU_RD_PE3_WUPE11(base))</span></div><div class="line"><a name="l38851"></a><span class="lineno">38851</span>&#160;</div><div class="line"><a name="l38853"></a><span class="lineno">38853</span>&#160;<span class="preprocessor">#define LLWU_WR_PE3_WUPE11(base, value) (LLWU_RMW_PE3(base, LLWU_PE3_WUPE11_MASK, LLWU_PE3_WUPE11(value)))</span></div><div class="line"><a name="l38854"></a><span class="lineno">38854</span>&#160;<span class="preprocessor">#define LLWU_BWR_PE3_WUPE11(base, value) (LLWU_WR_PE3_WUPE11(base, value))</span></div><div class="line"><a name="l38855"></a><span class="lineno">38855</span>&#160;</div><div class="line"><a name="l38878"></a><span class="lineno">38878</span>&#160;<span class="preprocessor">#define LLWU_RD_PE4(base)        (LLWU_PE4_REG(base))</span></div><div class="line"><a name="l38879"></a><span class="lineno">38879</span>&#160;<span class="preprocessor">#define LLWU_WR_PE4(base, value) (LLWU_PE4_REG(base) = (value))</span></div><div class="line"><a name="l38880"></a><span class="lineno">38880</span>&#160;<span class="preprocessor">#define LLWU_RMW_PE4(base, mask, value) (LLWU_WR_PE4(base, (LLWU_RD_PE4(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l38881"></a><span class="lineno">38881</span>&#160;<span class="preprocessor">#define LLWU_SET_PE4(base, value) (LLWU_WR_PE4(base, LLWU_RD_PE4(base) |  (value)))</span></div><div class="line"><a name="l38882"></a><span class="lineno">38882</span>&#160;<span class="preprocessor">#define LLWU_CLR_PE4(base, value) (LLWU_WR_PE4(base, LLWU_RD_PE4(base) &amp; ~(value)))</span></div><div class="line"><a name="l38883"></a><span class="lineno">38883</span>&#160;<span class="preprocessor">#define LLWU_TOG_PE4(base, value) (LLWU_WR_PE4(base, LLWU_RD_PE4(base) ^  (value)))</span></div><div class="line"><a name="l38884"></a><span class="lineno">38884</span>&#160;</div><div class="line"><a name="l38886"></a><span class="lineno">38886</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l38887"></a><span class="lineno">38887</span>&#160;<span class="comment"> * Constants &amp; macros for individual LLWU_PE4 bitfields</span></div><div class="line"><a name="l38888"></a><span class="lineno">38888</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l38889"></a><span class="lineno">38889</span>&#160;</div><div class="line"><a name="l38903"></a><span class="lineno">38903</span>&#160;<span class="preprocessor">#define LLWU_RD_PE4_WUPE12(base) ((LLWU_PE4_REG(base) &amp; LLWU_PE4_WUPE12_MASK) &gt;&gt; LLWU_PE4_WUPE12_SHIFT)</span></div><div class="line"><a name="l38904"></a><span class="lineno">38904</span>&#160;<span class="preprocessor">#define LLWU_BRD_PE4_WUPE12(base) (LLWU_RD_PE4_WUPE12(base))</span></div><div class="line"><a name="l38905"></a><span class="lineno">38905</span>&#160;</div><div class="line"><a name="l38907"></a><span class="lineno">38907</span>&#160;<span class="preprocessor">#define LLWU_WR_PE4_WUPE12(base, value) (LLWU_RMW_PE4(base, LLWU_PE4_WUPE12_MASK, LLWU_PE4_WUPE12(value)))</span></div><div class="line"><a name="l38908"></a><span class="lineno">38908</span>&#160;<span class="preprocessor">#define LLWU_BWR_PE4_WUPE12(base, value) (LLWU_WR_PE4_WUPE12(base, value))</span></div><div class="line"><a name="l38909"></a><span class="lineno">38909</span>&#160;</div><div class="line"><a name="l38924"></a><span class="lineno">38924</span>&#160;<span class="preprocessor">#define LLWU_RD_PE4_WUPE13(base) ((LLWU_PE4_REG(base) &amp; LLWU_PE4_WUPE13_MASK) &gt;&gt; LLWU_PE4_WUPE13_SHIFT)</span></div><div class="line"><a name="l38925"></a><span class="lineno">38925</span>&#160;<span class="preprocessor">#define LLWU_BRD_PE4_WUPE13(base) (LLWU_RD_PE4_WUPE13(base))</span></div><div class="line"><a name="l38926"></a><span class="lineno">38926</span>&#160;</div><div class="line"><a name="l38928"></a><span class="lineno">38928</span>&#160;<span class="preprocessor">#define LLWU_WR_PE4_WUPE13(base, value) (LLWU_RMW_PE4(base, LLWU_PE4_WUPE13_MASK, LLWU_PE4_WUPE13(value)))</span></div><div class="line"><a name="l38929"></a><span class="lineno">38929</span>&#160;<span class="preprocessor">#define LLWU_BWR_PE4_WUPE13(base, value) (LLWU_WR_PE4_WUPE13(base, value))</span></div><div class="line"><a name="l38930"></a><span class="lineno">38930</span>&#160;</div><div class="line"><a name="l38945"></a><span class="lineno">38945</span>&#160;<span class="preprocessor">#define LLWU_RD_PE4_WUPE14(base) ((LLWU_PE4_REG(base) &amp; LLWU_PE4_WUPE14_MASK) &gt;&gt; LLWU_PE4_WUPE14_SHIFT)</span></div><div class="line"><a name="l38946"></a><span class="lineno">38946</span>&#160;<span class="preprocessor">#define LLWU_BRD_PE4_WUPE14(base) (LLWU_RD_PE4_WUPE14(base))</span></div><div class="line"><a name="l38947"></a><span class="lineno">38947</span>&#160;</div><div class="line"><a name="l38949"></a><span class="lineno">38949</span>&#160;<span class="preprocessor">#define LLWU_WR_PE4_WUPE14(base, value) (LLWU_RMW_PE4(base, LLWU_PE4_WUPE14_MASK, LLWU_PE4_WUPE14(value)))</span></div><div class="line"><a name="l38950"></a><span class="lineno">38950</span>&#160;<span class="preprocessor">#define LLWU_BWR_PE4_WUPE14(base, value) (LLWU_WR_PE4_WUPE14(base, value))</span></div><div class="line"><a name="l38951"></a><span class="lineno">38951</span>&#160;</div><div class="line"><a name="l38966"></a><span class="lineno">38966</span>&#160;<span class="preprocessor">#define LLWU_RD_PE4_WUPE15(base) ((LLWU_PE4_REG(base) &amp; LLWU_PE4_WUPE15_MASK) &gt;&gt; LLWU_PE4_WUPE15_SHIFT)</span></div><div class="line"><a name="l38967"></a><span class="lineno">38967</span>&#160;<span class="preprocessor">#define LLWU_BRD_PE4_WUPE15(base) (LLWU_RD_PE4_WUPE15(base))</span></div><div class="line"><a name="l38968"></a><span class="lineno">38968</span>&#160;</div><div class="line"><a name="l38970"></a><span class="lineno">38970</span>&#160;<span class="preprocessor">#define LLWU_WR_PE4_WUPE15(base, value) (LLWU_RMW_PE4(base, LLWU_PE4_WUPE15_MASK, LLWU_PE4_WUPE15(value)))</span></div><div class="line"><a name="l38971"></a><span class="lineno">38971</span>&#160;<span class="preprocessor">#define LLWU_BWR_PE4_WUPE15(base, value) (LLWU_WR_PE4_WUPE15(base, value))</span></div><div class="line"><a name="l38972"></a><span class="lineno">38972</span>&#160;</div><div class="line"><a name="l38995"></a><span class="lineno">38995</span>&#160;<span class="preprocessor">#define LLWU_RD_ME(base)         (LLWU_ME_REG(base))</span></div><div class="line"><a name="l38996"></a><span class="lineno">38996</span>&#160;<span class="preprocessor">#define LLWU_WR_ME(base, value)  (LLWU_ME_REG(base) = (value))</span></div><div class="line"><a name="l38997"></a><span class="lineno">38997</span>&#160;<span class="preprocessor">#define LLWU_RMW_ME(base, mask, value) (LLWU_WR_ME(base, (LLWU_RD_ME(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l38998"></a><span class="lineno">38998</span>&#160;<span class="preprocessor">#define LLWU_SET_ME(base, value) (LLWU_WR_ME(base, LLWU_RD_ME(base) |  (value)))</span></div><div class="line"><a name="l38999"></a><span class="lineno">38999</span>&#160;<span class="preprocessor">#define LLWU_CLR_ME(base, value) (LLWU_WR_ME(base, LLWU_RD_ME(base) &amp; ~(value)))</span></div><div class="line"><a name="l39000"></a><span class="lineno">39000</span>&#160;<span class="preprocessor">#define LLWU_TOG_ME(base, value) (LLWU_WR_ME(base, LLWU_RD_ME(base) ^  (value)))</span></div><div class="line"><a name="l39001"></a><span class="lineno">39001</span>&#160;</div><div class="line"><a name="l39003"></a><span class="lineno">39003</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l39004"></a><span class="lineno">39004</span>&#160;<span class="comment"> * Constants &amp; macros for individual LLWU_ME bitfields</span></div><div class="line"><a name="l39005"></a><span class="lineno">39005</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l39006"></a><span class="lineno">39006</span>&#160;</div><div class="line"><a name="l39018"></a><span class="lineno">39018</span>&#160;<span class="preprocessor">#define LLWU_RD_ME_WUME0(base) ((LLWU_ME_REG(base) &amp; LLWU_ME_WUME0_MASK) &gt;&gt; LLWU_ME_WUME0_SHIFT)</span></div><div class="line"><a name="l39019"></a><span class="lineno">39019</span>&#160;<span class="preprocessor">#define LLWU_BRD_ME_WUME0(base) (BITBAND_ACCESS8(&amp;LLWU_ME_REG(base), LLWU_ME_WUME0_SHIFT))</span></div><div class="line"><a name="l39020"></a><span class="lineno">39020</span>&#160;</div><div class="line"><a name="l39022"></a><span class="lineno">39022</span>&#160;<span class="preprocessor">#define LLWU_WR_ME_WUME0(base, value) (LLWU_RMW_ME(base, LLWU_ME_WUME0_MASK, LLWU_ME_WUME0(value)))</span></div><div class="line"><a name="l39023"></a><span class="lineno">39023</span>&#160;<span class="preprocessor">#define LLWU_BWR_ME_WUME0(base, value) (BITBAND_ACCESS8(&amp;LLWU_ME_REG(base), LLWU_ME_WUME0_SHIFT) = (value))</span></div><div class="line"><a name="l39024"></a><span class="lineno">39024</span>&#160;</div><div class="line"><a name="l39037"></a><span class="lineno">39037</span>&#160;<span class="preprocessor">#define LLWU_RD_ME_WUME1(base) ((LLWU_ME_REG(base) &amp; LLWU_ME_WUME1_MASK) &gt;&gt; LLWU_ME_WUME1_SHIFT)</span></div><div class="line"><a name="l39038"></a><span class="lineno">39038</span>&#160;<span class="preprocessor">#define LLWU_BRD_ME_WUME1(base) (BITBAND_ACCESS8(&amp;LLWU_ME_REG(base), LLWU_ME_WUME1_SHIFT))</span></div><div class="line"><a name="l39039"></a><span class="lineno">39039</span>&#160;</div><div class="line"><a name="l39041"></a><span class="lineno">39041</span>&#160;<span class="preprocessor">#define LLWU_WR_ME_WUME1(base, value) (LLWU_RMW_ME(base, LLWU_ME_WUME1_MASK, LLWU_ME_WUME1(value)))</span></div><div class="line"><a name="l39042"></a><span class="lineno">39042</span>&#160;<span class="preprocessor">#define LLWU_BWR_ME_WUME1(base, value) (BITBAND_ACCESS8(&amp;LLWU_ME_REG(base), LLWU_ME_WUME1_SHIFT) = (value))</span></div><div class="line"><a name="l39043"></a><span class="lineno">39043</span>&#160;</div><div class="line"><a name="l39056"></a><span class="lineno">39056</span>&#160;<span class="preprocessor">#define LLWU_RD_ME_WUME2(base) ((LLWU_ME_REG(base) &amp; LLWU_ME_WUME2_MASK) &gt;&gt; LLWU_ME_WUME2_SHIFT)</span></div><div class="line"><a name="l39057"></a><span class="lineno">39057</span>&#160;<span class="preprocessor">#define LLWU_BRD_ME_WUME2(base) (BITBAND_ACCESS8(&amp;LLWU_ME_REG(base), LLWU_ME_WUME2_SHIFT))</span></div><div class="line"><a name="l39058"></a><span class="lineno">39058</span>&#160;</div><div class="line"><a name="l39060"></a><span class="lineno">39060</span>&#160;<span class="preprocessor">#define LLWU_WR_ME_WUME2(base, value) (LLWU_RMW_ME(base, LLWU_ME_WUME2_MASK, LLWU_ME_WUME2(value)))</span></div><div class="line"><a name="l39061"></a><span class="lineno">39061</span>&#160;<span class="preprocessor">#define LLWU_BWR_ME_WUME2(base, value) (BITBAND_ACCESS8(&amp;LLWU_ME_REG(base), LLWU_ME_WUME2_SHIFT) = (value))</span></div><div class="line"><a name="l39062"></a><span class="lineno">39062</span>&#160;</div><div class="line"><a name="l39075"></a><span class="lineno">39075</span>&#160;<span class="preprocessor">#define LLWU_RD_ME_WUME3(base) ((LLWU_ME_REG(base) &amp; LLWU_ME_WUME3_MASK) &gt;&gt; LLWU_ME_WUME3_SHIFT)</span></div><div class="line"><a name="l39076"></a><span class="lineno">39076</span>&#160;<span class="preprocessor">#define LLWU_BRD_ME_WUME3(base) (BITBAND_ACCESS8(&amp;LLWU_ME_REG(base), LLWU_ME_WUME3_SHIFT))</span></div><div class="line"><a name="l39077"></a><span class="lineno">39077</span>&#160;</div><div class="line"><a name="l39079"></a><span class="lineno">39079</span>&#160;<span class="preprocessor">#define LLWU_WR_ME_WUME3(base, value) (LLWU_RMW_ME(base, LLWU_ME_WUME3_MASK, LLWU_ME_WUME3(value)))</span></div><div class="line"><a name="l39080"></a><span class="lineno">39080</span>&#160;<span class="preprocessor">#define LLWU_BWR_ME_WUME3(base, value) (BITBAND_ACCESS8(&amp;LLWU_ME_REG(base), LLWU_ME_WUME3_SHIFT) = (value))</span></div><div class="line"><a name="l39081"></a><span class="lineno">39081</span>&#160;</div><div class="line"><a name="l39094"></a><span class="lineno">39094</span>&#160;<span class="preprocessor">#define LLWU_RD_ME_WUME4(base) ((LLWU_ME_REG(base) &amp; LLWU_ME_WUME4_MASK) &gt;&gt; LLWU_ME_WUME4_SHIFT)</span></div><div class="line"><a name="l39095"></a><span class="lineno">39095</span>&#160;<span class="preprocessor">#define LLWU_BRD_ME_WUME4(base) (BITBAND_ACCESS8(&amp;LLWU_ME_REG(base), LLWU_ME_WUME4_SHIFT))</span></div><div class="line"><a name="l39096"></a><span class="lineno">39096</span>&#160;</div><div class="line"><a name="l39098"></a><span class="lineno">39098</span>&#160;<span class="preprocessor">#define LLWU_WR_ME_WUME4(base, value) (LLWU_RMW_ME(base, LLWU_ME_WUME4_MASK, LLWU_ME_WUME4(value)))</span></div><div class="line"><a name="l39099"></a><span class="lineno">39099</span>&#160;<span class="preprocessor">#define LLWU_BWR_ME_WUME4(base, value) (BITBAND_ACCESS8(&amp;LLWU_ME_REG(base), LLWU_ME_WUME4_SHIFT) = (value))</span></div><div class="line"><a name="l39100"></a><span class="lineno">39100</span>&#160;</div><div class="line"><a name="l39113"></a><span class="lineno">39113</span>&#160;<span class="preprocessor">#define LLWU_RD_ME_WUME5(base) ((LLWU_ME_REG(base) &amp; LLWU_ME_WUME5_MASK) &gt;&gt; LLWU_ME_WUME5_SHIFT)</span></div><div class="line"><a name="l39114"></a><span class="lineno">39114</span>&#160;<span class="preprocessor">#define LLWU_BRD_ME_WUME5(base) (BITBAND_ACCESS8(&amp;LLWU_ME_REG(base), LLWU_ME_WUME5_SHIFT))</span></div><div class="line"><a name="l39115"></a><span class="lineno">39115</span>&#160;</div><div class="line"><a name="l39117"></a><span class="lineno">39117</span>&#160;<span class="preprocessor">#define LLWU_WR_ME_WUME5(base, value) (LLWU_RMW_ME(base, LLWU_ME_WUME5_MASK, LLWU_ME_WUME5(value)))</span></div><div class="line"><a name="l39118"></a><span class="lineno">39118</span>&#160;<span class="preprocessor">#define LLWU_BWR_ME_WUME5(base, value) (BITBAND_ACCESS8(&amp;LLWU_ME_REG(base), LLWU_ME_WUME5_SHIFT) = (value))</span></div><div class="line"><a name="l39119"></a><span class="lineno">39119</span>&#160;</div><div class="line"><a name="l39132"></a><span class="lineno">39132</span>&#160;<span class="preprocessor">#define LLWU_RD_ME_WUME6(base) ((LLWU_ME_REG(base) &amp; LLWU_ME_WUME6_MASK) &gt;&gt; LLWU_ME_WUME6_SHIFT)</span></div><div class="line"><a name="l39133"></a><span class="lineno">39133</span>&#160;<span class="preprocessor">#define LLWU_BRD_ME_WUME6(base) (BITBAND_ACCESS8(&amp;LLWU_ME_REG(base), LLWU_ME_WUME6_SHIFT))</span></div><div class="line"><a name="l39134"></a><span class="lineno">39134</span>&#160;</div><div class="line"><a name="l39136"></a><span class="lineno">39136</span>&#160;<span class="preprocessor">#define LLWU_WR_ME_WUME6(base, value) (LLWU_RMW_ME(base, LLWU_ME_WUME6_MASK, LLWU_ME_WUME6(value)))</span></div><div class="line"><a name="l39137"></a><span class="lineno">39137</span>&#160;<span class="preprocessor">#define LLWU_BWR_ME_WUME6(base, value) (BITBAND_ACCESS8(&amp;LLWU_ME_REG(base), LLWU_ME_WUME6_SHIFT) = (value))</span></div><div class="line"><a name="l39138"></a><span class="lineno">39138</span>&#160;</div><div class="line"><a name="l39151"></a><span class="lineno">39151</span>&#160;<span class="preprocessor">#define LLWU_RD_ME_WUME7(base) ((LLWU_ME_REG(base) &amp; LLWU_ME_WUME7_MASK) &gt;&gt; LLWU_ME_WUME7_SHIFT)</span></div><div class="line"><a name="l39152"></a><span class="lineno">39152</span>&#160;<span class="preprocessor">#define LLWU_BRD_ME_WUME7(base) (BITBAND_ACCESS8(&amp;LLWU_ME_REG(base), LLWU_ME_WUME7_SHIFT))</span></div><div class="line"><a name="l39153"></a><span class="lineno">39153</span>&#160;</div><div class="line"><a name="l39155"></a><span class="lineno">39155</span>&#160;<span class="preprocessor">#define LLWU_WR_ME_WUME7(base, value) (LLWU_RMW_ME(base, LLWU_ME_WUME7_MASK, LLWU_ME_WUME7(value)))</span></div><div class="line"><a name="l39156"></a><span class="lineno">39156</span>&#160;<span class="preprocessor">#define LLWU_BWR_ME_WUME7(base, value) (BITBAND_ACCESS8(&amp;LLWU_ME_REG(base), LLWU_ME_WUME7_SHIFT) = (value))</span></div><div class="line"><a name="l39157"></a><span class="lineno">39157</span>&#160;</div><div class="line"><a name="l39184"></a><span class="lineno">39184</span>&#160;<span class="preprocessor">#define LLWU_RD_F1(base)         (LLWU_F1_REG(base))</span></div><div class="line"><a name="l39185"></a><span class="lineno">39185</span>&#160;<span class="preprocessor">#define LLWU_WR_F1(base, value)  (LLWU_F1_REG(base) = (value))</span></div><div class="line"><a name="l39186"></a><span class="lineno">39186</span>&#160;<span class="preprocessor">#define LLWU_RMW_F1(base, mask, value) (LLWU_WR_F1(base, (LLWU_RD_F1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l39187"></a><span class="lineno">39187</span>&#160;<span class="preprocessor">#define LLWU_SET_F1(base, value) (LLWU_WR_F1(base, LLWU_RD_F1(base) |  (value)))</span></div><div class="line"><a name="l39188"></a><span class="lineno">39188</span>&#160;<span class="preprocessor">#define LLWU_CLR_F1(base, value) (LLWU_WR_F1(base, LLWU_RD_F1(base) &amp; ~(value)))</span></div><div class="line"><a name="l39189"></a><span class="lineno">39189</span>&#160;<span class="preprocessor">#define LLWU_TOG_F1(base, value) (LLWU_WR_F1(base, LLWU_RD_F1(base) ^  (value)))</span></div><div class="line"><a name="l39190"></a><span class="lineno">39190</span>&#160;</div><div class="line"><a name="l39192"></a><span class="lineno">39192</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l39193"></a><span class="lineno">39193</span>&#160;<span class="comment"> * Constants &amp; macros for individual LLWU_F1 bitfields</span></div><div class="line"><a name="l39194"></a><span class="lineno">39194</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l39195"></a><span class="lineno">39195</span>&#160;</div><div class="line"><a name="l39208"></a><span class="lineno">39208</span>&#160;<span class="preprocessor">#define LLWU_RD_F1_WUF0(base) ((LLWU_F1_REG(base) &amp; LLWU_F1_WUF0_MASK) &gt;&gt; LLWU_F1_WUF0_SHIFT)</span></div><div class="line"><a name="l39209"></a><span class="lineno">39209</span>&#160;<span class="preprocessor">#define LLWU_BRD_F1_WUF0(base) (BITBAND_ACCESS8(&amp;LLWU_F1_REG(base), LLWU_F1_WUF0_SHIFT))</span></div><div class="line"><a name="l39210"></a><span class="lineno">39210</span>&#160;</div><div class="line"><a name="l39212"></a><span class="lineno">39212</span>&#160;<span class="preprocessor">#define LLWU_WR_F1_WUF0(base, value) (LLWU_RMW_F1(base, (LLWU_F1_WUF0_MASK | LLWU_F1_WUF1_MASK | LLWU_F1_WUF2_MASK | LLWU_F1_WUF3_MASK | LLWU_F1_WUF4_MASK | LLWU_F1_WUF5_MASK | LLWU_F1_WUF6_MASK | LLWU_F1_WUF7_MASK), LLWU_F1_WUF0(value)))</span></div><div class="line"><a name="l39213"></a><span class="lineno">39213</span>&#160;<span class="preprocessor">#define LLWU_BWR_F1_WUF0(base, value) (BITBAND_ACCESS8(&amp;LLWU_F1_REG(base), LLWU_F1_WUF0_SHIFT) = (value))</span></div><div class="line"><a name="l39214"></a><span class="lineno">39214</span>&#160;</div><div class="line"><a name="l39228"></a><span class="lineno">39228</span>&#160;<span class="preprocessor">#define LLWU_RD_F1_WUF1(base) ((LLWU_F1_REG(base) &amp; LLWU_F1_WUF1_MASK) &gt;&gt; LLWU_F1_WUF1_SHIFT)</span></div><div class="line"><a name="l39229"></a><span class="lineno">39229</span>&#160;<span class="preprocessor">#define LLWU_BRD_F1_WUF1(base) (BITBAND_ACCESS8(&amp;LLWU_F1_REG(base), LLWU_F1_WUF1_SHIFT))</span></div><div class="line"><a name="l39230"></a><span class="lineno">39230</span>&#160;</div><div class="line"><a name="l39232"></a><span class="lineno">39232</span>&#160;<span class="preprocessor">#define LLWU_WR_F1_WUF1(base, value) (LLWU_RMW_F1(base, (LLWU_F1_WUF1_MASK | LLWU_F1_WUF0_MASK | LLWU_F1_WUF2_MASK | LLWU_F1_WUF3_MASK | LLWU_F1_WUF4_MASK | LLWU_F1_WUF5_MASK | LLWU_F1_WUF6_MASK | LLWU_F1_WUF7_MASK), LLWU_F1_WUF1(value)))</span></div><div class="line"><a name="l39233"></a><span class="lineno">39233</span>&#160;<span class="preprocessor">#define LLWU_BWR_F1_WUF1(base, value) (BITBAND_ACCESS8(&amp;LLWU_F1_REG(base), LLWU_F1_WUF1_SHIFT) = (value))</span></div><div class="line"><a name="l39234"></a><span class="lineno">39234</span>&#160;</div><div class="line"><a name="l39248"></a><span class="lineno">39248</span>&#160;<span class="preprocessor">#define LLWU_RD_F1_WUF2(base) ((LLWU_F1_REG(base) &amp; LLWU_F1_WUF2_MASK) &gt;&gt; LLWU_F1_WUF2_SHIFT)</span></div><div class="line"><a name="l39249"></a><span class="lineno">39249</span>&#160;<span class="preprocessor">#define LLWU_BRD_F1_WUF2(base) (BITBAND_ACCESS8(&amp;LLWU_F1_REG(base), LLWU_F1_WUF2_SHIFT))</span></div><div class="line"><a name="l39250"></a><span class="lineno">39250</span>&#160;</div><div class="line"><a name="l39252"></a><span class="lineno">39252</span>&#160;<span class="preprocessor">#define LLWU_WR_F1_WUF2(base, value) (LLWU_RMW_F1(base, (LLWU_F1_WUF2_MASK | LLWU_F1_WUF0_MASK | LLWU_F1_WUF1_MASK | LLWU_F1_WUF3_MASK | LLWU_F1_WUF4_MASK | LLWU_F1_WUF5_MASK | LLWU_F1_WUF6_MASK | LLWU_F1_WUF7_MASK), LLWU_F1_WUF2(value)))</span></div><div class="line"><a name="l39253"></a><span class="lineno">39253</span>&#160;<span class="preprocessor">#define LLWU_BWR_F1_WUF2(base, value) (BITBAND_ACCESS8(&amp;LLWU_F1_REG(base), LLWU_F1_WUF2_SHIFT) = (value))</span></div><div class="line"><a name="l39254"></a><span class="lineno">39254</span>&#160;</div><div class="line"><a name="l39268"></a><span class="lineno">39268</span>&#160;<span class="preprocessor">#define LLWU_RD_F1_WUF3(base) ((LLWU_F1_REG(base) &amp; LLWU_F1_WUF3_MASK) &gt;&gt; LLWU_F1_WUF3_SHIFT)</span></div><div class="line"><a name="l39269"></a><span class="lineno">39269</span>&#160;<span class="preprocessor">#define LLWU_BRD_F1_WUF3(base) (BITBAND_ACCESS8(&amp;LLWU_F1_REG(base), LLWU_F1_WUF3_SHIFT))</span></div><div class="line"><a name="l39270"></a><span class="lineno">39270</span>&#160;</div><div class="line"><a name="l39272"></a><span class="lineno">39272</span>&#160;<span class="preprocessor">#define LLWU_WR_F1_WUF3(base, value) (LLWU_RMW_F1(base, (LLWU_F1_WUF3_MASK | LLWU_F1_WUF0_MASK | LLWU_F1_WUF1_MASK | LLWU_F1_WUF2_MASK | LLWU_F1_WUF4_MASK | LLWU_F1_WUF5_MASK | LLWU_F1_WUF6_MASK | LLWU_F1_WUF7_MASK), LLWU_F1_WUF3(value)))</span></div><div class="line"><a name="l39273"></a><span class="lineno">39273</span>&#160;<span class="preprocessor">#define LLWU_BWR_F1_WUF3(base, value) (BITBAND_ACCESS8(&amp;LLWU_F1_REG(base), LLWU_F1_WUF3_SHIFT) = (value))</span></div><div class="line"><a name="l39274"></a><span class="lineno">39274</span>&#160;</div><div class="line"><a name="l39288"></a><span class="lineno">39288</span>&#160;<span class="preprocessor">#define LLWU_RD_F1_WUF4(base) ((LLWU_F1_REG(base) &amp; LLWU_F1_WUF4_MASK) &gt;&gt; LLWU_F1_WUF4_SHIFT)</span></div><div class="line"><a name="l39289"></a><span class="lineno">39289</span>&#160;<span class="preprocessor">#define LLWU_BRD_F1_WUF4(base) (BITBAND_ACCESS8(&amp;LLWU_F1_REG(base), LLWU_F1_WUF4_SHIFT))</span></div><div class="line"><a name="l39290"></a><span class="lineno">39290</span>&#160;</div><div class="line"><a name="l39292"></a><span class="lineno">39292</span>&#160;<span class="preprocessor">#define LLWU_WR_F1_WUF4(base, value) (LLWU_RMW_F1(base, (LLWU_F1_WUF4_MASK | LLWU_F1_WUF0_MASK | LLWU_F1_WUF1_MASK | LLWU_F1_WUF2_MASK | LLWU_F1_WUF3_MASK | LLWU_F1_WUF5_MASK | LLWU_F1_WUF6_MASK | LLWU_F1_WUF7_MASK), LLWU_F1_WUF4(value)))</span></div><div class="line"><a name="l39293"></a><span class="lineno">39293</span>&#160;<span class="preprocessor">#define LLWU_BWR_F1_WUF4(base, value) (BITBAND_ACCESS8(&amp;LLWU_F1_REG(base), LLWU_F1_WUF4_SHIFT) = (value))</span></div><div class="line"><a name="l39294"></a><span class="lineno">39294</span>&#160;</div><div class="line"><a name="l39308"></a><span class="lineno">39308</span>&#160;<span class="preprocessor">#define LLWU_RD_F1_WUF5(base) ((LLWU_F1_REG(base) &amp; LLWU_F1_WUF5_MASK) &gt;&gt; LLWU_F1_WUF5_SHIFT)</span></div><div class="line"><a name="l39309"></a><span class="lineno">39309</span>&#160;<span class="preprocessor">#define LLWU_BRD_F1_WUF5(base) (BITBAND_ACCESS8(&amp;LLWU_F1_REG(base), LLWU_F1_WUF5_SHIFT))</span></div><div class="line"><a name="l39310"></a><span class="lineno">39310</span>&#160;</div><div class="line"><a name="l39312"></a><span class="lineno">39312</span>&#160;<span class="preprocessor">#define LLWU_WR_F1_WUF5(base, value) (LLWU_RMW_F1(base, (LLWU_F1_WUF5_MASK | LLWU_F1_WUF0_MASK | LLWU_F1_WUF1_MASK | LLWU_F1_WUF2_MASK | LLWU_F1_WUF3_MASK | LLWU_F1_WUF4_MASK | LLWU_F1_WUF6_MASK | LLWU_F1_WUF7_MASK), LLWU_F1_WUF5(value)))</span></div><div class="line"><a name="l39313"></a><span class="lineno">39313</span>&#160;<span class="preprocessor">#define LLWU_BWR_F1_WUF5(base, value) (BITBAND_ACCESS8(&amp;LLWU_F1_REG(base), LLWU_F1_WUF5_SHIFT) = (value))</span></div><div class="line"><a name="l39314"></a><span class="lineno">39314</span>&#160;</div><div class="line"><a name="l39328"></a><span class="lineno">39328</span>&#160;<span class="preprocessor">#define LLWU_RD_F1_WUF6(base) ((LLWU_F1_REG(base) &amp; LLWU_F1_WUF6_MASK) &gt;&gt; LLWU_F1_WUF6_SHIFT)</span></div><div class="line"><a name="l39329"></a><span class="lineno">39329</span>&#160;<span class="preprocessor">#define LLWU_BRD_F1_WUF6(base) (BITBAND_ACCESS8(&amp;LLWU_F1_REG(base), LLWU_F1_WUF6_SHIFT))</span></div><div class="line"><a name="l39330"></a><span class="lineno">39330</span>&#160;</div><div class="line"><a name="l39332"></a><span class="lineno">39332</span>&#160;<span class="preprocessor">#define LLWU_WR_F1_WUF6(base, value) (LLWU_RMW_F1(base, (LLWU_F1_WUF6_MASK | LLWU_F1_WUF0_MASK | LLWU_F1_WUF1_MASK | LLWU_F1_WUF2_MASK | LLWU_F1_WUF3_MASK | LLWU_F1_WUF4_MASK | LLWU_F1_WUF5_MASK | LLWU_F1_WUF7_MASK), LLWU_F1_WUF6(value)))</span></div><div class="line"><a name="l39333"></a><span class="lineno">39333</span>&#160;<span class="preprocessor">#define LLWU_BWR_F1_WUF6(base, value) (BITBAND_ACCESS8(&amp;LLWU_F1_REG(base), LLWU_F1_WUF6_SHIFT) = (value))</span></div><div class="line"><a name="l39334"></a><span class="lineno">39334</span>&#160;</div><div class="line"><a name="l39348"></a><span class="lineno">39348</span>&#160;<span class="preprocessor">#define LLWU_RD_F1_WUF7(base) ((LLWU_F1_REG(base) &amp; LLWU_F1_WUF7_MASK) &gt;&gt; LLWU_F1_WUF7_SHIFT)</span></div><div class="line"><a name="l39349"></a><span class="lineno">39349</span>&#160;<span class="preprocessor">#define LLWU_BRD_F1_WUF7(base) (BITBAND_ACCESS8(&amp;LLWU_F1_REG(base), LLWU_F1_WUF7_SHIFT))</span></div><div class="line"><a name="l39350"></a><span class="lineno">39350</span>&#160;</div><div class="line"><a name="l39352"></a><span class="lineno">39352</span>&#160;<span class="preprocessor">#define LLWU_WR_F1_WUF7(base, value) (LLWU_RMW_F1(base, (LLWU_F1_WUF7_MASK | LLWU_F1_WUF0_MASK | LLWU_F1_WUF1_MASK | LLWU_F1_WUF2_MASK | LLWU_F1_WUF3_MASK | LLWU_F1_WUF4_MASK | LLWU_F1_WUF5_MASK | LLWU_F1_WUF6_MASK), LLWU_F1_WUF7(value)))</span></div><div class="line"><a name="l39353"></a><span class="lineno">39353</span>&#160;<span class="preprocessor">#define LLWU_BWR_F1_WUF7(base, value) (BITBAND_ACCESS8(&amp;LLWU_F1_REG(base), LLWU_F1_WUF7_SHIFT) = (value))</span></div><div class="line"><a name="l39354"></a><span class="lineno">39354</span>&#160;</div><div class="line"><a name="l39381"></a><span class="lineno">39381</span>&#160;<span class="preprocessor">#define LLWU_RD_F2(base)         (LLWU_F2_REG(base))</span></div><div class="line"><a name="l39382"></a><span class="lineno">39382</span>&#160;<span class="preprocessor">#define LLWU_WR_F2(base, value)  (LLWU_F2_REG(base) = (value))</span></div><div class="line"><a name="l39383"></a><span class="lineno">39383</span>&#160;<span class="preprocessor">#define LLWU_RMW_F2(base, mask, value) (LLWU_WR_F2(base, (LLWU_RD_F2(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l39384"></a><span class="lineno">39384</span>&#160;<span class="preprocessor">#define LLWU_SET_F2(base, value) (LLWU_WR_F2(base, LLWU_RD_F2(base) |  (value)))</span></div><div class="line"><a name="l39385"></a><span class="lineno">39385</span>&#160;<span class="preprocessor">#define LLWU_CLR_F2(base, value) (LLWU_WR_F2(base, LLWU_RD_F2(base) &amp; ~(value)))</span></div><div class="line"><a name="l39386"></a><span class="lineno">39386</span>&#160;<span class="preprocessor">#define LLWU_TOG_F2(base, value) (LLWU_WR_F2(base, LLWU_RD_F2(base) ^  (value)))</span></div><div class="line"><a name="l39387"></a><span class="lineno">39387</span>&#160;</div><div class="line"><a name="l39389"></a><span class="lineno">39389</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l39390"></a><span class="lineno">39390</span>&#160;<span class="comment"> * Constants &amp; macros for individual LLWU_F2 bitfields</span></div><div class="line"><a name="l39391"></a><span class="lineno">39391</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l39392"></a><span class="lineno">39392</span>&#160;</div><div class="line"><a name="l39405"></a><span class="lineno">39405</span>&#160;<span class="preprocessor">#define LLWU_RD_F2_WUF8(base) ((LLWU_F2_REG(base) &amp; LLWU_F2_WUF8_MASK) &gt;&gt; LLWU_F2_WUF8_SHIFT)</span></div><div class="line"><a name="l39406"></a><span class="lineno">39406</span>&#160;<span class="preprocessor">#define LLWU_BRD_F2_WUF8(base) (BITBAND_ACCESS8(&amp;LLWU_F2_REG(base), LLWU_F2_WUF8_SHIFT))</span></div><div class="line"><a name="l39407"></a><span class="lineno">39407</span>&#160;</div><div class="line"><a name="l39409"></a><span class="lineno">39409</span>&#160;<span class="preprocessor">#define LLWU_WR_F2_WUF8(base, value) (LLWU_RMW_F2(base, (LLWU_F2_WUF8_MASK | LLWU_F2_WUF9_MASK | LLWU_F2_WUF10_MASK | LLWU_F2_WUF11_MASK | LLWU_F2_WUF12_MASK | LLWU_F2_WUF13_MASK | LLWU_F2_WUF14_MASK | LLWU_F2_WUF15_MASK), LLWU_F2_WUF8(value)))</span></div><div class="line"><a name="l39410"></a><span class="lineno">39410</span>&#160;<span class="preprocessor">#define LLWU_BWR_F2_WUF8(base, value) (BITBAND_ACCESS8(&amp;LLWU_F2_REG(base), LLWU_F2_WUF8_SHIFT) = (value))</span></div><div class="line"><a name="l39411"></a><span class="lineno">39411</span>&#160;</div><div class="line"><a name="l39425"></a><span class="lineno">39425</span>&#160;<span class="preprocessor">#define LLWU_RD_F2_WUF9(base) ((LLWU_F2_REG(base) &amp; LLWU_F2_WUF9_MASK) &gt;&gt; LLWU_F2_WUF9_SHIFT)</span></div><div class="line"><a name="l39426"></a><span class="lineno">39426</span>&#160;<span class="preprocessor">#define LLWU_BRD_F2_WUF9(base) (BITBAND_ACCESS8(&amp;LLWU_F2_REG(base), LLWU_F2_WUF9_SHIFT))</span></div><div class="line"><a name="l39427"></a><span class="lineno">39427</span>&#160;</div><div class="line"><a name="l39429"></a><span class="lineno">39429</span>&#160;<span class="preprocessor">#define LLWU_WR_F2_WUF9(base, value) (LLWU_RMW_F2(base, (LLWU_F2_WUF9_MASK | LLWU_F2_WUF8_MASK | LLWU_F2_WUF10_MASK | LLWU_F2_WUF11_MASK | LLWU_F2_WUF12_MASK | LLWU_F2_WUF13_MASK | LLWU_F2_WUF14_MASK | LLWU_F2_WUF15_MASK), LLWU_F2_WUF9(value)))</span></div><div class="line"><a name="l39430"></a><span class="lineno">39430</span>&#160;<span class="preprocessor">#define LLWU_BWR_F2_WUF9(base, value) (BITBAND_ACCESS8(&amp;LLWU_F2_REG(base), LLWU_F2_WUF9_SHIFT) = (value))</span></div><div class="line"><a name="l39431"></a><span class="lineno">39431</span>&#160;</div><div class="line"><a name="l39445"></a><span class="lineno">39445</span>&#160;<span class="preprocessor">#define LLWU_RD_F2_WUF10(base) ((LLWU_F2_REG(base) &amp; LLWU_F2_WUF10_MASK) &gt;&gt; LLWU_F2_WUF10_SHIFT)</span></div><div class="line"><a name="l39446"></a><span class="lineno">39446</span>&#160;<span class="preprocessor">#define LLWU_BRD_F2_WUF10(base) (BITBAND_ACCESS8(&amp;LLWU_F2_REG(base), LLWU_F2_WUF10_SHIFT))</span></div><div class="line"><a name="l39447"></a><span class="lineno">39447</span>&#160;</div><div class="line"><a name="l39449"></a><span class="lineno">39449</span>&#160;<span class="preprocessor">#define LLWU_WR_F2_WUF10(base, value) (LLWU_RMW_F2(base, (LLWU_F2_WUF10_MASK | LLWU_F2_WUF8_MASK | LLWU_F2_WUF9_MASK | LLWU_F2_WUF11_MASK | LLWU_F2_WUF12_MASK | LLWU_F2_WUF13_MASK | LLWU_F2_WUF14_MASK | LLWU_F2_WUF15_MASK), LLWU_F2_WUF10(value)))</span></div><div class="line"><a name="l39450"></a><span class="lineno">39450</span>&#160;<span class="preprocessor">#define LLWU_BWR_F2_WUF10(base, value) (BITBAND_ACCESS8(&amp;LLWU_F2_REG(base), LLWU_F2_WUF10_SHIFT) = (value))</span></div><div class="line"><a name="l39451"></a><span class="lineno">39451</span>&#160;</div><div class="line"><a name="l39465"></a><span class="lineno">39465</span>&#160;<span class="preprocessor">#define LLWU_RD_F2_WUF11(base) ((LLWU_F2_REG(base) &amp; LLWU_F2_WUF11_MASK) &gt;&gt; LLWU_F2_WUF11_SHIFT)</span></div><div class="line"><a name="l39466"></a><span class="lineno">39466</span>&#160;<span class="preprocessor">#define LLWU_BRD_F2_WUF11(base) (BITBAND_ACCESS8(&amp;LLWU_F2_REG(base), LLWU_F2_WUF11_SHIFT))</span></div><div class="line"><a name="l39467"></a><span class="lineno">39467</span>&#160;</div><div class="line"><a name="l39469"></a><span class="lineno">39469</span>&#160;<span class="preprocessor">#define LLWU_WR_F2_WUF11(base, value) (LLWU_RMW_F2(base, (LLWU_F2_WUF11_MASK | LLWU_F2_WUF8_MASK | LLWU_F2_WUF9_MASK | LLWU_F2_WUF10_MASK | LLWU_F2_WUF12_MASK | LLWU_F2_WUF13_MASK | LLWU_F2_WUF14_MASK | LLWU_F2_WUF15_MASK), LLWU_F2_WUF11(value)))</span></div><div class="line"><a name="l39470"></a><span class="lineno">39470</span>&#160;<span class="preprocessor">#define LLWU_BWR_F2_WUF11(base, value) (BITBAND_ACCESS8(&amp;LLWU_F2_REG(base), LLWU_F2_WUF11_SHIFT) = (value))</span></div><div class="line"><a name="l39471"></a><span class="lineno">39471</span>&#160;</div><div class="line"><a name="l39485"></a><span class="lineno">39485</span>&#160;<span class="preprocessor">#define LLWU_RD_F2_WUF12(base) ((LLWU_F2_REG(base) &amp; LLWU_F2_WUF12_MASK) &gt;&gt; LLWU_F2_WUF12_SHIFT)</span></div><div class="line"><a name="l39486"></a><span class="lineno">39486</span>&#160;<span class="preprocessor">#define LLWU_BRD_F2_WUF12(base) (BITBAND_ACCESS8(&amp;LLWU_F2_REG(base), LLWU_F2_WUF12_SHIFT))</span></div><div class="line"><a name="l39487"></a><span class="lineno">39487</span>&#160;</div><div class="line"><a name="l39489"></a><span class="lineno">39489</span>&#160;<span class="preprocessor">#define LLWU_WR_F2_WUF12(base, value) (LLWU_RMW_F2(base, (LLWU_F2_WUF12_MASK | LLWU_F2_WUF8_MASK | LLWU_F2_WUF9_MASK | LLWU_F2_WUF10_MASK | LLWU_F2_WUF11_MASK | LLWU_F2_WUF13_MASK | LLWU_F2_WUF14_MASK | LLWU_F2_WUF15_MASK), LLWU_F2_WUF12(value)))</span></div><div class="line"><a name="l39490"></a><span class="lineno">39490</span>&#160;<span class="preprocessor">#define LLWU_BWR_F2_WUF12(base, value) (BITBAND_ACCESS8(&amp;LLWU_F2_REG(base), LLWU_F2_WUF12_SHIFT) = (value))</span></div><div class="line"><a name="l39491"></a><span class="lineno">39491</span>&#160;</div><div class="line"><a name="l39505"></a><span class="lineno">39505</span>&#160;<span class="preprocessor">#define LLWU_RD_F2_WUF13(base) ((LLWU_F2_REG(base) &amp; LLWU_F2_WUF13_MASK) &gt;&gt; LLWU_F2_WUF13_SHIFT)</span></div><div class="line"><a name="l39506"></a><span class="lineno">39506</span>&#160;<span class="preprocessor">#define LLWU_BRD_F2_WUF13(base) (BITBAND_ACCESS8(&amp;LLWU_F2_REG(base), LLWU_F2_WUF13_SHIFT))</span></div><div class="line"><a name="l39507"></a><span class="lineno">39507</span>&#160;</div><div class="line"><a name="l39509"></a><span class="lineno">39509</span>&#160;<span class="preprocessor">#define LLWU_WR_F2_WUF13(base, value) (LLWU_RMW_F2(base, (LLWU_F2_WUF13_MASK | LLWU_F2_WUF8_MASK | LLWU_F2_WUF9_MASK | LLWU_F2_WUF10_MASK | LLWU_F2_WUF11_MASK | LLWU_F2_WUF12_MASK | LLWU_F2_WUF14_MASK | LLWU_F2_WUF15_MASK), LLWU_F2_WUF13(value)))</span></div><div class="line"><a name="l39510"></a><span class="lineno">39510</span>&#160;<span class="preprocessor">#define LLWU_BWR_F2_WUF13(base, value) (BITBAND_ACCESS8(&amp;LLWU_F2_REG(base), LLWU_F2_WUF13_SHIFT) = (value))</span></div><div class="line"><a name="l39511"></a><span class="lineno">39511</span>&#160;</div><div class="line"><a name="l39525"></a><span class="lineno">39525</span>&#160;<span class="preprocessor">#define LLWU_RD_F2_WUF14(base) ((LLWU_F2_REG(base) &amp; LLWU_F2_WUF14_MASK) &gt;&gt; LLWU_F2_WUF14_SHIFT)</span></div><div class="line"><a name="l39526"></a><span class="lineno">39526</span>&#160;<span class="preprocessor">#define LLWU_BRD_F2_WUF14(base) (BITBAND_ACCESS8(&amp;LLWU_F2_REG(base), LLWU_F2_WUF14_SHIFT))</span></div><div class="line"><a name="l39527"></a><span class="lineno">39527</span>&#160;</div><div class="line"><a name="l39529"></a><span class="lineno">39529</span>&#160;<span class="preprocessor">#define LLWU_WR_F2_WUF14(base, value) (LLWU_RMW_F2(base, (LLWU_F2_WUF14_MASK | LLWU_F2_WUF8_MASK | LLWU_F2_WUF9_MASK | LLWU_F2_WUF10_MASK | LLWU_F2_WUF11_MASK | LLWU_F2_WUF12_MASK | LLWU_F2_WUF13_MASK | LLWU_F2_WUF15_MASK), LLWU_F2_WUF14(value)))</span></div><div class="line"><a name="l39530"></a><span class="lineno">39530</span>&#160;<span class="preprocessor">#define LLWU_BWR_F2_WUF14(base, value) (BITBAND_ACCESS8(&amp;LLWU_F2_REG(base), LLWU_F2_WUF14_SHIFT) = (value))</span></div><div class="line"><a name="l39531"></a><span class="lineno">39531</span>&#160;</div><div class="line"><a name="l39545"></a><span class="lineno">39545</span>&#160;<span class="preprocessor">#define LLWU_RD_F2_WUF15(base) ((LLWU_F2_REG(base) &amp; LLWU_F2_WUF15_MASK) &gt;&gt; LLWU_F2_WUF15_SHIFT)</span></div><div class="line"><a name="l39546"></a><span class="lineno">39546</span>&#160;<span class="preprocessor">#define LLWU_BRD_F2_WUF15(base) (BITBAND_ACCESS8(&amp;LLWU_F2_REG(base), LLWU_F2_WUF15_SHIFT))</span></div><div class="line"><a name="l39547"></a><span class="lineno">39547</span>&#160;</div><div class="line"><a name="l39549"></a><span class="lineno">39549</span>&#160;<span class="preprocessor">#define LLWU_WR_F2_WUF15(base, value) (LLWU_RMW_F2(base, (LLWU_F2_WUF15_MASK | LLWU_F2_WUF8_MASK | LLWU_F2_WUF9_MASK | LLWU_F2_WUF10_MASK | LLWU_F2_WUF11_MASK | LLWU_F2_WUF12_MASK | LLWU_F2_WUF13_MASK | LLWU_F2_WUF14_MASK), LLWU_F2_WUF15(value)))</span></div><div class="line"><a name="l39550"></a><span class="lineno">39550</span>&#160;<span class="preprocessor">#define LLWU_BWR_F2_WUF15(base, value) (BITBAND_ACCESS8(&amp;LLWU_F2_REG(base), LLWU_F2_WUF15_SHIFT) = (value))</span></div><div class="line"><a name="l39551"></a><span class="lineno">39551</span>&#160;</div><div class="line"><a name="l39580"></a><span class="lineno">39580</span>&#160;<span class="preprocessor">#define LLWU_RD_F3(base)         (LLWU_F3_REG(base))</span></div><div class="line"><a name="l39581"></a><span class="lineno">39581</span>&#160;</div><div class="line"><a name="l39583"></a><span class="lineno">39583</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l39584"></a><span class="lineno">39584</span>&#160;<span class="comment"> * Constants &amp; macros for individual LLWU_F3 bitfields</span></div><div class="line"><a name="l39585"></a><span class="lineno">39585</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l39586"></a><span class="lineno">39586</span>&#160;</div><div class="line"><a name="l39600"></a><span class="lineno">39600</span>&#160;<span class="preprocessor">#define LLWU_RD_F3_MWUF0(base) ((LLWU_F3_REG(base) &amp; LLWU_F3_MWUF0_MASK) &gt;&gt; LLWU_F3_MWUF0_SHIFT)</span></div><div class="line"><a name="l39601"></a><span class="lineno">39601</span>&#160;<span class="preprocessor">#define LLWU_BRD_F3_MWUF0(base) (BITBAND_ACCESS8(&amp;LLWU_F3_REG(base), LLWU_F3_MWUF0_SHIFT))</span></div><div class="line"><a name="l39602"></a><span class="lineno">39602</span>&#160;</div><div class="line"><a name="l39617"></a><span class="lineno">39617</span>&#160;<span class="preprocessor">#define LLWU_RD_F3_MWUF1(base) ((LLWU_F3_REG(base) &amp; LLWU_F3_MWUF1_MASK) &gt;&gt; LLWU_F3_MWUF1_SHIFT)</span></div><div class="line"><a name="l39618"></a><span class="lineno">39618</span>&#160;<span class="preprocessor">#define LLWU_BRD_F3_MWUF1(base) (BITBAND_ACCESS8(&amp;LLWU_F3_REG(base), LLWU_F3_MWUF1_SHIFT))</span></div><div class="line"><a name="l39619"></a><span class="lineno">39619</span>&#160;</div><div class="line"><a name="l39634"></a><span class="lineno">39634</span>&#160;<span class="preprocessor">#define LLWU_RD_F3_MWUF2(base) ((LLWU_F3_REG(base) &amp; LLWU_F3_MWUF2_MASK) &gt;&gt; LLWU_F3_MWUF2_SHIFT)</span></div><div class="line"><a name="l39635"></a><span class="lineno">39635</span>&#160;<span class="preprocessor">#define LLWU_BRD_F3_MWUF2(base) (BITBAND_ACCESS8(&amp;LLWU_F3_REG(base), LLWU_F3_MWUF2_SHIFT))</span></div><div class="line"><a name="l39636"></a><span class="lineno">39636</span>&#160;</div><div class="line"><a name="l39651"></a><span class="lineno">39651</span>&#160;<span class="preprocessor">#define LLWU_RD_F3_MWUF3(base) ((LLWU_F3_REG(base) &amp; LLWU_F3_MWUF3_MASK) &gt;&gt; LLWU_F3_MWUF3_SHIFT)</span></div><div class="line"><a name="l39652"></a><span class="lineno">39652</span>&#160;<span class="preprocessor">#define LLWU_BRD_F3_MWUF3(base) (BITBAND_ACCESS8(&amp;LLWU_F3_REG(base), LLWU_F3_MWUF3_SHIFT))</span></div><div class="line"><a name="l39653"></a><span class="lineno">39653</span>&#160;</div><div class="line"><a name="l39668"></a><span class="lineno">39668</span>&#160;<span class="preprocessor">#define LLWU_RD_F3_MWUF4(base) ((LLWU_F3_REG(base) &amp; LLWU_F3_MWUF4_MASK) &gt;&gt; LLWU_F3_MWUF4_SHIFT)</span></div><div class="line"><a name="l39669"></a><span class="lineno">39669</span>&#160;<span class="preprocessor">#define LLWU_BRD_F3_MWUF4(base) (BITBAND_ACCESS8(&amp;LLWU_F3_REG(base), LLWU_F3_MWUF4_SHIFT))</span></div><div class="line"><a name="l39670"></a><span class="lineno">39670</span>&#160;</div><div class="line"><a name="l39685"></a><span class="lineno">39685</span>&#160;<span class="preprocessor">#define LLWU_RD_F3_MWUF5(base) ((LLWU_F3_REG(base) &amp; LLWU_F3_MWUF5_MASK) &gt;&gt; LLWU_F3_MWUF5_SHIFT)</span></div><div class="line"><a name="l39686"></a><span class="lineno">39686</span>&#160;<span class="preprocessor">#define LLWU_BRD_F3_MWUF5(base) (BITBAND_ACCESS8(&amp;LLWU_F3_REG(base), LLWU_F3_MWUF5_SHIFT))</span></div><div class="line"><a name="l39687"></a><span class="lineno">39687</span>&#160;</div><div class="line"><a name="l39702"></a><span class="lineno">39702</span>&#160;<span class="preprocessor">#define LLWU_RD_F3_MWUF6(base) ((LLWU_F3_REG(base) &amp; LLWU_F3_MWUF6_MASK) &gt;&gt; LLWU_F3_MWUF6_SHIFT)</span></div><div class="line"><a name="l39703"></a><span class="lineno">39703</span>&#160;<span class="preprocessor">#define LLWU_BRD_F3_MWUF6(base) (BITBAND_ACCESS8(&amp;LLWU_F3_REG(base), LLWU_F3_MWUF6_SHIFT))</span></div><div class="line"><a name="l39704"></a><span class="lineno">39704</span>&#160;</div><div class="line"><a name="l39719"></a><span class="lineno">39719</span>&#160;<span class="preprocessor">#define LLWU_RD_F3_MWUF7(base) ((LLWU_F3_REG(base) &amp; LLWU_F3_MWUF7_MASK) &gt;&gt; LLWU_F3_MWUF7_SHIFT)</span></div><div class="line"><a name="l39720"></a><span class="lineno">39720</span>&#160;<span class="preprocessor">#define LLWU_BRD_F3_MWUF7(base) (BITBAND_ACCESS8(&amp;LLWU_F3_REG(base), LLWU_F3_MWUF7_SHIFT))</span></div><div class="line"><a name="l39721"></a><span class="lineno">39721</span>&#160;</div><div class="line"><a name="l39744"></a><span class="lineno">39744</span>&#160;<span class="preprocessor">#define LLWU_RD_FILT1(base)      (LLWU_FILT1_REG(base))</span></div><div class="line"><a name="l39745"></a><span class="lineno">39745</span>&#160;<span class="preprocessor">#define LLWU_WR_FILT1(base, value) (LLWU_FILT1_REG(base) = (value))</span></div><div class="line"><a name="l39746"></a><span class="lineno">39746</span>&#160;<span class="preprocessor">#define LLWU_RMW_FILT1(base, mask, value) (LLWU_WR_FILT1(base, (LLWU_RD_FILT1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l39747"></a><span class="lineno">39747</span>&#160;<span class="preprocessor">#define LLWU_SET_FILT1(base, value) (LLWU_WR_FILT1(base, LLWU_RD_FILT1(base) |  (value)))</span></div><div class="line"><a name="l39748"></a><span class="lineno">39748</span>&#160;<span class="preprocessor">#define LLWU_CLR_FILT1(base, value) (LLWU_WR_FILT1(base, LLWU_RD_FILT1(base) &amp; ~(value)))</span></div><div class="line"><a name="l39749"></a><span class="lineno">39749</span>&#160;<span class="preprocessor">#define LLWU_TOG_FILT1(base, value) (LLWU_WR_FILT1(base, LLWU_RD_FILT1(base) ^  (value)))</span></div><div class="line"><a name="l39750"></a><span class="lineno">39750</span>&#160;</div><div class="line"><a name="l39752"></a><span class="lineno">39752</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l39753"></a><span class="lineno">39753</span>&#160;<span class="comment"> * Constants &amp; macros for individual LLWU_FILT1 bitfields</span></div><div class="line"><a name="l39754"></a><span class="lineno">39754</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l39755"></a><span class="lineno">39755</span>&#160;</div><div class="line"><a name="l39767"></a><span class="lineno">39767</span>&#160;<span class="preprocessor">#define LLWU_RD_FILT1_FILTSEL(base) ((LLWU_FILT1_REG(base) &amp; LLWU_FILT1_FILTSEL_MASK) &gt;&gt; LLWU_FILT1_FILTSEL_SHIFT)</span></div><div class="line"><a name="l39768"></a><span class="lineno">39768</span>&#160;<span class="preprocessor">#define LLWU_BRD_FILT1_FILTSEL(base) (LLWU_RD_FILT1_FILTSEL(base))</span></div><div class="line"><a name="l39769"></a><span class="lineno">39769</span>&#160;</div><div class="line"><a name="l39771"></a><span class="lineno">39771</span>&#160;<span class="preprocessor">#define LLWU_WR_FILT1_FILTSEL(base, value) (LLWU_RMW_FILT1(base, (LLWU_FILT1_FILTSEL_MASK | LLWU_FILT1_FILTF_MASK), LLWU_FILT1_FILTSEL(value)))</span></div><div class="line"><a name="l39772"></a><span class="lineno">39772</span>&#160;<span class="preprocessor">#define LLWU_BWR_FILT1_FILTSEL(base, value) (LLWU_WR_FILT1_FILTSEL(base, value))</span></div><div class="line"><a name="l39773"></a><span class="lineno">39773</span>&#160;</div><div class="line"><a name="l39788"></a><span class="lineno">39788</span>&#160;<span class="preprocessor">#define LLWU_RD_FILT1_FILTE(base) ((LLWU_FILT1_REG(base) &amp; LLWU_FILT1_FILTE_MASK) &gt;&gt; LLWU_FILT1_FILTE_SHIFT)</span></div><div class="line"><a name="l39789"></a><span class="lineno">39789</span>&#160;<span class="preprocessor">#define LLWU_BRD_FILT1_FILTE(base) (LLWU_RD_FILT1_FILTE(base))</span></div><div class="line"><a name="l39790"></a><span class="lineno">39790</span>&#160;</div><div class="line"><a name="l39792"></a><span class="lineno">39792</span>&#160;<span class="preprocessor">#define LLWU_WR_FILT1_FILTE(base, value) (LLWU_RMW_FILT1(base, (LLWU_FILT1_FILTE_MASK | LLWU_FILT1_FILTF_MASK), LLWU_FILT1_FILTE(value)))</span></div><div class="line"><a name="l39793"></a><span class="lineno">39793</span>&#160;<span class="preprocessor">#define LLWU_BWR_FILT1_FILTE(base, value) (LLWU_WR_FILT1_FILTE(base, value))</span></div><div class="line"><a name="l39794"></a><span class="lineno">39794</span>&#160;</div><div class="line"><a name="l39809"></a><span class="lineno">39809</span>&#160;<span class="preprocessor">#define LLWU_RD_FILT1_FILTF(base) ((LLWU_FILT1_REG(base) &amp; LLWU_FILT1_FILTF_MASK) &gt;&gt; LLWU_FILT1_FILTF_SHIFT)</span></div><div class="line"><a name="l39810"></a><span class="lineno">39810</span>&#160;<span class="preprocessor">#define LLWU_BRD_FILT1_FILTF(base) (BITBAND_ACCESS8(&amp;LLWU_FILT1_REG(base), LLWU_FILT1_FILTF_SHIFT))</span></div><div class="line"><a name="l39811"></a><span class="lineno">39811</span>&#160;</div><div class="line"><a name="l39813"></a><span class="lineno">39813</span>&#160;<span class="preprocessor">#define LLWU_WR_FILT1_FILTF(base, value) (LLWU_RMW_FILT1(base, LLWU_FILT1_FILTF_MASK, LLWU_FILT1_FILTF(value)))</span></div><div class="line"><a name="l39814"></a><span class="lineno">39814</span>&#160;<span class="preprocessor">#define LLWU_BWR_FILT1_FILTF(base, value) (BITBAND_ACCESS8(&amp;LLWU_FILT1_REG(base), LLWU_FILT1_FILTF_SHIFT) = (value))</span></div><div class="line"><a name="l39815"></a><span class="lineno">39815</span>&#160;</div><div class="line"><a name="l39838"></a><span class="lineno">39838</span>&#160;<span class="preprocessor">#define LLWU_RD_FILT2(base)      (LLWU_FILT2_REG(base))</span></div><div class="line"><a name="l39839"></a><span class="lineno">39839</span>&#160;<span class="preprocessor">#define LLWU_WR_FILT2(base, value) (LLWU_FILT2_REG(base) = (value))</span></div><div class="line"><a name="l39840"></a><span class="lineno">39840</span>&#160;<span class="preprocessor">#define LLWU_RMW_FILT2(base, mask, value) (LLWU_WR_FILT2(base, (LLWU_RD_FILT2(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l39841"></a><span class="lineno">39841</span>&#160;<span class="preprocessor">#define LLWU_SET_FILT2(base, value) (LLWU_WR_FILT2(base, LLWU_RD_FILT2(base) |  (value)))</span></div><div class="line"><a name="l39842"></a><span class="lineno">39842</span>&#160;<span class="preprocessor">#define LLWU_CLR_FILT2(base, value) (LLWU_WR_FILT2(base, LLWU_RD_FILT2(base) &amp; ~(value)))</span></div><div class="line"><a name="l39843"></a><span class="lineno">39843</span>&#160;<span class="preprocessor">#define LLWU_TOG_FILT2(base, value) (LLWU_WR_FILT2(base, LLWU_RD_FILT2(base) ^  (value)))</span></div><div class="line"><a name="l39844"></a><span class="lineno">39844</span>&#160;</div><div class="line"><a name="l39846"></a><span class="lineno">39846</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l39847"></a><span class="lineno">39847</span>&#160;<span class="comment"> * Constants &amp; macros for individual LLWU_FILT2 bitfields</span></div><div class="line"><a name="l39848"></a><span class="lineno">39848</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l39849"></a><span class="lineno">39849</span>&#160;</div><div class="line"><a name="l39861"></a><span class="lineno">39861</span>&#160;<span class="preprocessor">#define LLWU_RD_FILT2_FILTSEL(base) ((LLWU_FILT2_REG(base) &amp; LLWU_FILT2_FILTSEL_MASK) &gt;&gt; LLWU_FILT2_FILTSEL_SHIFT)</span></div><div class="line"><a name="l39862"></a><span class="lineno">39862</span>&#160;<span class="preprocessor">#define LLWU_BRD_FILT2_FILTSEL(base) (LLWU_RD_FILT2_FILTSEL(base))</span></div><div class="line"><a name="l39863"></a><span class="lineno">39863</span>&#160;</div><div class="line"><a name="l39865"></a><span class="lineno">39865</span>&#160;<span class="preprocessor">#define LLWU_WR_FILT2_FILTSEL(base, value) (LLWU_RMW_FILT2(base, (LLWU_FILT2_FILTSEL_MASK | LLWU_FILT2_FILTF_MASK), LLWU_FILT2_FILTSEL(value)))</span></div><div class="line"><a name="l39866"></a><span class="lineno">39866</span>&#160;<span class="preprocessor">#define LLWU_BWR_FILT2_FILTSEL(base, value) (LLWU_WR_FILT2_FILTSEL(base, value))</span></div><div class="line"><a name="l39867"></a><span class="lineno">39867</span>&#160;</div><div class="line"><a name="l39882"></a><span class="lineno">39882</span>&#160;<span class="preprocessor">#define LLWU_RD_FILT2_FILTE(base) ((LLWU_FILT2_REG(base) &amp; LLWU_FILT2_FILTE_MASK) &gt;&gt; LLWU_FILT2_FILTE_SHIFT)</span></div><div class="line"><a name="l39883"></a><span class="lineno">39883</span>&#160;<span class="preprocessor">#define LLWU_BRD_FILT2_FILTE(base) (LLWU_RD_FILT2_FILTE(base))</span></div><div class="line"><a name="l39884"></a><span class="lineno">39884</span>&#160;</div><div class="line"><a name="l39886"></a><span class="lineno">39886</span>&#160;<span class="preprocessor">#define LLWU_WR_FILT2_FILTE(base, value) (LLWU_RMW_FILT2(base, (LLWU_FILT2_FILTE_MASK | LLWU_FILT2_FILTF_MASK), LLWU_FILT2_FILTE(value)))</span></div><div class="line"><a name="l39887"></a><span class="lineno">39887</span>&#160;<span class="preprocessor">#define LLWU_BWR_FILT2_FILTE(base, value) (LLWU_WR_FILT2_FILTE(base, value))</span></div><div class="line"><a name="l39888"></a><span class="lineno">39888</span>&#160;</div><div class="line"><a name="l39903"></a><span class="lineno">39903</span>&#160;<span class="preprocessor">#define LLWU_RD_FILT2_FILTF(base) ((LLWU_FILT2_REG(base) &amp; LLWU_FILT2_FILTF_MASK) &gt;&gt; LLWU_FILT2_FILTF_SHIFT)</span></div><div class="line"><a name="l39904"></a><span class="lineno">39904</span>&#160;<span class="preprocessor">#define LLWU_BRD_FILT2_FILTF(base) (BITBAND_ACCESS8(&amp;LLWU_FILT2_REG(base), LLWU_FILT2_FILTF_SHIFT))</span></div><div class="line"><a name="l39905"></a><span class="lineno">39905</span>&#160;</div><div class="line"><a name="l39907"></a><span class="lineno">39907</span>&#160;<span class="preprocessor">#define LLWU_WR_FILT2_FILTF(base, value) (LLWU_RMW_FILT2(base, LLWU_FILT2_FILTF_MASK, LLWU_FILT2_FILTF(value)))</span></div><div class="line"><a name="l39908"></a><span class="lineno">39908</span>&#160;<span class="preprocessor">#define LLWU_BWR_FILT2_FILTF(base, value) (BITBAND_ACCESS8(&amp;LLWU_FILT2_REG(base), LLWU_FILT2_FILTF_SHIFT) = (value))</span></div><div class="line"><a name="l39909"></a><span class="lineno">39909</span>&#160;</div><div class="line"><a name="l39932"></a><span class="lineno">39932</span>&#160;<span class="preprocessor">#define LLWU_RD_RST(base)        (LLWU_RST_REG(base))</span></div><div class="line"><a name="l39933"></a><span class="lineno">39933</span>&#160;<span class="preprocessor">#define LLWU_WR_RST(base, value) (LLWU_RST_REG(base) = (value))</span></div><div class="line"><a name="l39934"></a><span class="lineno">39934</span>&#160;<span class="preprocessor">#define LLWU_RMW_RST(base, mask, value) (LLWU_WR_RST(base, (LLWU_RD_RST(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l39935"></a><span class="lineno">39935</span>&#160;<span class="preprocessor">#define LLWU_SET_RST(base, value) (LLWU_WR_RST(base, LLWU_RD_RST(base) |  (value)))</span></div><div class="line"><a name="l39936"></a><span class="lineno">39936</span>&#160;<span class="preprocessor">#define LLWU_CLR_RST(base, value) (LLWU_WR_RST(base, LLWU_RD_RST(base) &amp; ~(value)))</span></div><div class="line"><a name="l39937"></a><span class="lineno">39937</span>&#160;<span class="preprocessor">#define LLWU_TOG_RST(base, value) (LLWU_WR_RST(base, LLWU_RD_RST(base) ^  (value)))</span></div><div class="line"><a name="l39938"></a><span class="lineno">39938</span>&#160;</div><div class="line"><a name="l39940"></a><span class="lineno">39940</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l39941"></a><span class="lineno">39941</span>&#160;<span class="comment"> * Constants &amp; macros for individual LLWU_RST bitfields</span></div><div class="line"><a name="l39942"></a><span class="lineno">39942</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l39943"></a><span class="lineno">39943</span>&#160;</div><div class="line"><a name="l39956"></a><span class="lineno">39956</span>&#160;<span class="preprocessor">#define LLWU_RD_RST_RSTFILT(base) ((LLWU_RST_REG(base) &amp; LLWU_RST_RSTFILT_MASK) &gt;&gt; LLWU_RST_RSTFILT_SHIFT)</span></div><div class="line"><a name="l39957"></a><span class="lineno">39957</span>&#160;<span class="preprocessor">#define LLWU_BRD_RST_RSTFILT(base) (BITBAND_ACCESS8(&amp;LLWU_RST_REG(base), LLWU_RST_RSTFILT_SHIFT))</span></div><div class="line"><a name="l39958"></a><span class="lineno">39958</span>&#160;</div><div class="line"><a name="l39960"></a><span class="lineno">39960</span>&#160;<span class="preprocessor">#define LLWU_WR_RST_RSTFILT(base, value) (LLWU_RMW_RST(base, LLWU_RST_RSTFILT_MASK, LLWU_RST_RSTFILT(value)))</span></div><div class="line"><a name="l39961"></a><span class="lineno">39961</span>&#160;<span class="preprocessor">#define LLWU_BWR_RST_RSTFILT(base, value) (BITBAND_ACCESS8(&amp;LLWU_RST_REG(base), LLWU_RST_RSTFILT_SHIFT) = (value))</span></div><div class="line"><a name="l39962"></a><span class="lineno">39962</span>&#160;</div><div class="line"><a name="l39977"></a><span class="lineno">39977</span>&#160;<span class="preprocessor">#define LLWU_RD_RST_LLRSTE(base) ((LLWU_RST_REG(base) &amp; LLWU_RST_LLRSTE_MASK) &gt;&gt; LLWU_RST_LLRSTE_SHIFT)</span></div><div class="line"><a name="l39978"></a><span class="lineno">39978</span>&#160;<span class="preprocessor">#define LLWU_BRD_RST_LLRSTE(base) (BITBAND_ACCESS8(&amp;LLWU_RST_REG(base), LLWU_RST_LLRSTE_SHIFT))</span></div><div class="line"><a name="l39979"></a><span class="lineno">39979</span>&#160;</div><div class="line"><a name="l39981"></a><span class="lineno">39981</span>&#160;<span class="preprocessor">#define LLWU_WR_RST_LLRSTE(base, value) (LLWU_RMW_RST(base, LLWU_RST_LLRSTE_MASK, LLWU_RST_LLRSTE(value)))</span></div><div class="line"><a name="l39982"></a><span class="lineno">39982</span>&#160;<span class="preprocessor">#define LLWU_BWR_RST_LLRSTE(base, value) (BITBAND_ACCESS8(&amp;LLWU_RST_REG(base), LLWU_RST_LLRSTE_SHIFT) = (value))</span></div><div class="line"><a name="l39983"></a><span class="lineno">39983</span>&#160;</div><div class="line"><a name="l39985"></a><span class="lineno">39985</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l39986"></a><span class="lineno">39986</span>&#160;<span class="comment"> * MK64F12 LPTMR</span></div><div class="line"><a name="l39987"></a><span class="lineno">39987</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l39988"></a><span class="lineno">39988</span>&#160;<span class="comment"> * Low Power Timer</span></div><div class="line"><a name="l39989"></a><span class="lineno">39989</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l39990"></a><span class="lineno">39990</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l39991"></a><span class="lineno">39991</span>&#160;<span class="comment"> * - LPTMR_CSR - Low Power Timer Control Status Register</span></div><div class="line"><a name="l39992"></a><span class="lineno">39992</span>&#160;<span class="comment"> * - LPTMR_PSR - Low Power Timer Prescale Register</span></div><div class="line"><a name="l39993"></a><span class="lineno">39993</span>&#160;<span class="comment"> * - LPTMR_CMR - Low Power Timer Compare Register</span></div><div class="line"><a name="l39994"></a><span class="lineno">39994</span>&#160;<span class="comment"> * - LPTMR_CNR - Low Power Timer Counter Register</span></div><div class="line"><a name="l39995"></a><span class="lineno">39995</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l39996"></a><span class="lineno">39996</span>&#160;</div><div class="line"><a name="l39997"></a><span class="lineno">39997</span>&#160;<span class="preprocessor">#define LPTMR_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l39998"></a><span class="lineno">39998</span>&#160;<span class="preprocessor">#define LPTMR0_IDX (0U) </span></div><div class="line"><a name="l40013"></a><span class="lineno">40013</span>&#160;<span class="preprocessor">#define LPTMR_RD_CSR(base)       (LPTMR_CSR_REG(base))</span></div><div class="line"><a name="l40014"></a><span class="lineno">40014</span>&#160;<span class="preprocessor">#define LPTMR_WR_CSR(base, value) (LPTMR_CSR_REG(base) = (value))</span></div><div class="line"><a name="l40015"></a><span class="lineno">40015</span>&#160;<span class="preprocessor">#define LPTMR_RMW_CSR(base, mask, value) (LPTMR_WR_CSR(base, (LPTMR_RD_CSR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l40016"></a><span class="lineno">40016</span>&#160;<span class="preprocessor">#define LPTMR_SET_CSR(base, value) (LPTMR_WR_CSR(base, LPTMR_RD_CSR(base) |  (value)))</span></div><div class="line"><a name="l40017"></a><span class="lineno">40017</span>&#160;<span class="preprocessor">#define LPTMR_CLR_CSR(base, value) (LPTMR_WR_CSR(base, LPTMR_RD_CSR(base) &amp; ~(value)))</span></div><div class="line"><a name="l40018"></a><span class="lineno">40018</span>&#160;<span class="preprocessor">#define LPTMR_TOG_CSR(base, value) (LPTMR_WR_CSR(base, LPTMR_RD_CSR(base) ^  (value)))</span></div><div class="line"><a name="l40019"></a><span class="lineno">40019</span>&#160;</div><div class="line"><a name="l40021"></a><span class="lineno">40021</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l40022"></a><span class="lineno">40022</span>&#160;<span class="comment"> * Constants &amp; macros for individual LPTMR_CSR bitfields</span></div><div class="line"><a name="l40023"></a><span class="lineno">40023</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l40024"></a><span class="lineno">40024</span>&#160;</div><div class="line"><a name="l40038"></a><span class="lineno">40038</span>&#160;<span class="preprocessor">#define LPTMR_RD_CSR_TEN(base) ((LPTMR_CSR_REG(base) &amp; LPTMR_CSR_TEN_MASK) &gt;&gt; LPTMR_CSR_TEN_SHIFT)</span></div><div class="line"><a name="l40039"></a><span class="lineno">40039</span>&#160;<span class="preprocessor">#define LPTMR_BRD_CSR_TEN(base) (BITBAND_ACCESS32(&amp;LPTMR_CSR_REG(base), LPTMR_CSR_TEN_SHIFT))</span></div><div class="line"><a name="l40040"></a><span class="lineno">40040</span>&#160;</div><div class="line"><a name="l40042"></a><span class="lineno">40042</span>&#160;<span class="preprocessor">#define LPTMR_WR_CSR_TEN(base, value) (LPTMR_RMW_CSR(base, (LPTMR_CSR_TEN_MASK | LPTMR_CSR_TCF_MASK), LPTMR_CSR_TEN(value)))</span></div><div class="line"><a name="l40043"></a><span class="lineno">40043</span>&#160;<span class="preprocessor">#define LPTMR_BWR_CSR_TEN(base, value) (BITBAND_ACCESS32(&amp;LPTMR_CSR_REG(base), LPTMR_CSR_TEN_SHIFT) = (value))</span></div><div class="line"><a name="l40044"></a><span class="lineno">40044</span>&#160;</div><div class="line"><a name="l40058"></a><span class="lineno">40058</span>&#160;<span class="preprocessor">#define LPTMR_RD_CSR_TMS(base) ((LPTMR_CSR_REG(base) &amp; LPTMR_CSR_TMS_MASK) &gt;&gt; LPTMR_CSR_TMS_SHIFT)</span></div><div class="line"><a name="l40059"></a><span class="lineno">40059</span>&#160;<span class="preprocessor">#define LPTMR_BRD_CSR_TMS(base) (BITBAND_ACCESS32(&amp;LPTMR_CSR_REG(base), LPTMR_CSR_TMS_SHIFT))</span></div><div class="line"><a name="l40060"></a><span class="lineno">40060</span>&#160;</div><div class="line"><a name="l40062"></a><span class="lineno">40062</span>&#160;<span class="preprocessor">#define LPTMR_WR_CSR_TMS(base, value) (LPTMR_RMW_CSR(base, (LPTMR_CSR_TMS_MASK | LPTMR_CSR_TCF_MASK), LPTMR_CSR_TMS(value)))</span></div><div class="line"><a name="l40063"></a><span class="lineno">40063</span>&#160;<span class="preprocessor">#define LPTMR_BWR_CSR_TMS(base, value) (BITBAND_ACCESS32(&amp;LPTMR_CSR_REG(base), LPTMR_CSR_TMS_SHIFT) = (value))</span></div><div class="line"><a name="l40064"></a><span class="lineno">40064</span>&#160;</div><div class="line"><a name="l40079"></a><span class="lineno">40079</span>&#160;<span class="preprocessor">#define LPTMR_RD_CSR_TFC(base) ((LPTMR_CSR_REG(base) &amp; LPTMR_CSR_TFC_MASK) &gt;&gt; LPTMR_CSR_TFC_SHIFT)</span></div><div class="line"><a name="l40080"></a><span class="lineno">40080</span>&#160;<span class="preprocessor">#define LPTMR_BRD_CSR_TFC(base) (BITBAND_ACCESS32(&amp;LPTMR_CSR_REG(base), LPTMR_CSR_TFC_SHIFT))</span></div><div class="line"><a name="l40081"></a><span class="lineno">40081</span>&#160;</div><div class="line"><a name="l40083"></a><span class="lineno">40083</span>&#160;<span class="preprocessor">#define LPTMR_WR_CSR_TFC(base, value) (LPTMR_RMW_CSR(base, (LPTMR_CSR_TFC_MASK | LPTMR_CSR_TCF_MASK), LPTMR_CSR_TFC(value)))</span></div><div class="line"><a name="l40084"></a><span class="lineno">40084</span>&#160;<span class="preprocessor">#define LPTMR_BWR_CSR_TFC(base, value) (BITBAND_ACCESS32(&amp;LPTMR_CSR_REG(base), LPTMR_CSR_TFC_SHIFT) = (value))</span></div><div class="line"><a name="l40085"></a><span class="lineno">40085</span>&#160;</div><div class="line"><a name="l40101"></a><span class="lineno">40101</span>&#160;<span class="preprocessor">#define LPTMR_RD_CSR_TPP(base) ((LPTMR_CSR_REG(base) &amp; LPTMR_CSR_TPP_MASK) &gt;&gt; LPTMR_CSR_TPP_SHIFT)</span></div><div class="line"><a name="l40102"></a><span class="lineno">40102</span>&#160;<span class="preprocessor">#define LPTMR_BRD_CSR_TPP(base) (BITBAND_ACCESS32(&amp;LPTMR_CSR_REG(base), LPTMR_CSR_TPP_SHIFT))</span></div><div class="line"><a name="l40103"></a><span class="lineno">40103</span>&#160;</div><div class="line"><a name="l40105"></a><span class="lineno">40105</span>&#160;<span class="preprocessor">#define LPTMR_WR_CSR_TPP(base, value) (LPTMR_RMW_CSR(base, (LPTMR_CSR_TPP_MASK | LPTMR_CSR_TCF_MASK), LPTMR_CSR_TPP(value)))</span></div><div class="line"><a name="l40106"></a><span class="lineno">40106</span>&#160;<span class="preprocessor">#define LPTMR_BWR_CSR_TPP(base, value) (BITBAND_ACCESS32(&amp;LPTMR_CSR_REG(base), LPTMR_CSR_TPP_SHIFT) = (value))</span></div><div class="line"><a name="l40107"></a><span class="lineno">40107</span>&#160;</div><div class="line"><a name="l40125"></a><span class="lineno">40125</span>&#160;<span class="preprocessor">#define LPTMR_RD_CSR_TPS(base) ((LPTMR_CSR_REG(base) &amp; LPTMR_CSR_TPS_MASK) &gt;&gt; LPTMR_CSR_TPS_SHIFT)</span></div><div class="line"><a name="l40126"></a><span class="lineno">40126</span>&#160;<span class="preprocessor">#define LPTMR_BRD_CSR_TPS(base) (LPTMR_RD_CSR_TPS(base))</span></div><div class="line"><a name="l40127"></a><span class="lineno">40127</span>&#160;</div><div class="line"><a name="l40129"></a><span class="lineno">40129</span>&#160;<span class="preprocessor">#define LPTMR_WR_CSR_TPS(base, value) (LPTMR_RMW_CSR(base, (LPTMR_CSR_TPS_MASK | LPTMR_CSR_TCF_MASK), LPTMR_CSR_TPS(value)))</span></div><div class="line"><a name="l40130"></a><span class="lineno">40130</span>&#160;<span class="preprocessor">#define LPTMR_BWR_CSR_TPS(base, value) (LPTMR_WR_CSR_TPS(base, value))</span></div><div class="line"><a name="l40131"></a><span class="lineno">40131</span>&#160;</div><div class="line"><a name="l40144"></a><span class="lineno">40144</span>&#160;<span class="preprocessor">#define LPTMR_RD_CSR_TIE(base) ((LPTMR_CSR_REG(base) &amp; LPTMR_CSR_TIE_MASK) &gt;&gt; LPTMR_CSR_TIE_SHIFT)</span></div><div class="line"><a name="l40145"></a><span class="lineno">40145</span>&#160;<span class="preprocessor">#define LPTMR_BRD_CSR_TIE(base) (BITBAND_ACCESS32(&amp;LPTMR_CSR_REG(base), LPTMR_CSR_TIE_SHIFT))</span></div><div class="line"><a name="l40146"></a><span class="lineno">40146</span>&#160;</div><div class="line"><a name="l40148"></a><span class="lineno">40148</span>&#160;<span class="preprocessor">#define LPTMR_WR_CSR_TIE(base, value) (LPTMR_RMW_CSR(base, (LPTMR_CSR_TIE_MASK | LPTMR_CSR_TCF_MASK), LPTMR_CSR_TIE(value)))</span></div><div class="line"><a name="l40149"></a><span class="lineno">40149</span>&#160;<span class="preprocessor">#define LPTMR_BWR_CSR_TIE(base, value) (BITBAND_ACCESS32(&amp;LPTMR_CSR_REG(base), LPTMR_CSR_TIE_SHIFT) = (value))</span></div><div class="line"><a name="l40150"></a><span class="lineno">40150</span>&#160;</div><div class="line"><a name="l40164"></a><span class="lineno">40164</span>&#160;<span class="preprocessor">#define LPTMR_RD_CSR_TCF(base) ((LPTMR_CSR_REG(base) &amp; LPTMR_CSR_TCF_MASK) &gt;&gt; LPTMR_CSR_TCF_SHIFT)</span></div><div class="line"><a name="l40165"></a><span class="lineno">40165</span>&#160;<span class="preprocessor">#define LPTMR_BRD_CSR_TCF(base) (BITBAND_ACCESS32(&amp;LPTMR_CSR_REG(base), LPTMR_CSR_TCF_SHIFT))</span></div><div class="line"><a name="l40166"></a><span class="lineno">40166</span>&#160;</div><div class="line"><a name="l40168"></a><span class="lineno">40168</span>&#160;<span class="preprocessor">#define LPTMR_WR_CSR_TCF(base, value) (LPTMR_RMW_CSR(base, LPTMR_CSR_TCF_MASK, LPTMR_CSR_TCF(value)))</span></div><div class="line"><a name="l40169"></a><span class="lineno">40169</span>&#160;<span class="preprocessor">#define LPTMR_BWR_CSR_TCF(base, value) (BITBAND_ACCESS32(&amp;LPTMR_CSR_REG(base), LPTMR_CSR_TCF_SHIFT) = (value))</span></div><div class="line"><a name="l40170"></a><span class="lineno">40170</span>&#160;</div><div class="line"><a name="l40185"></a><span class="lineno">40185</span>&#160;<span class="preprocessor">#define LPTMR_RD_PSR(base)       (LPTMR_PSR_REG(base))</span></div><div class="line"><a name="l40186"></a><span class="lineno">40186</span>&#160;<span class="preprocessor">#define LPTMR_WR_PSR(base, value) (LPTMR_PSR_REG(base) = (value))</span></div><div class="line"><a name="l40187"></a><span class="lineno">40187</span>&#160;<span class="preprocessor">#define LPTMR_RMW_PSR(base, mask, value) (LPTMR_WR_PSR(base, (LPTMR_RD_PSR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l40188"></a><span class="lineno">40188</span>&#160;<span class="preprocessor">#define LPTMR_SET_PSR(base, value) (LPTMR_WR_PSR(base, LPTMR_RD_PSR(base) |  (value)))</span></div><div class="line"><a name="l40189"></a><span class="lineno">40189</span>&#160;<span class="preprocessor">#define LPTMR_CLR_PSR(base, value) (LPTMR_WR_PSR(base, LPTMR_RD_PSR(base) &amp; ~(value)))</span></div><div class="line"><a name="l40190"></a><span class="lineno">40190</span>&#160;<span class="preprocessor">#define LPTMR_TOG_PSR(base, value) (LPTMR_WR_PSR(base, LPTMR_RD_PSR(base) ^  (value)))</span></div><div class="line"><a name="l40191"></a><span class="lineno">40191</span>&#160;</div><div class="line"><a name="l40193"></a><span class="lineno">40193</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l40194"></a><span class="lineno">40194</span>&#160;<span class="comment"> * Constants &amp; macros for individual LPTMR_PSR bitfields</span></div><div class="line"><a name="l40195"></a><span class="lineno">40195</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l40196"></a><span class="lineno">40196</span>&#160;</div><div class="line"><a name="l40213"></a><span class="lineno">40213</span>&#160;<span class="preprocessor">#define LPTMR_RD_PSR_PCS(base) ((LPTMR_PSR_REG(base) &amp; LPTMR_PSR_PCS_MASK) &gt;&gt; LPTMR_PSR_PCS_SHIFT)</span></div><div class="line"><a name="l40214"></a><span class="lineno">40214</span>&#160;<span class="preprocessor">#define LPTMR_BRD_PSR_PCS(base) (LPTMR_RD_PSR_PCS(base))</span></div><div class="line"><a name="l40215"></a><span class="lineno">40215</span>&#160;</div><div class="line"><a name="l40217"></a><span class="lineno">40217</span>&#160;<span class="preprocessor">#define LPTMR_WR_PSR_PCS(base, value) (LPTMR_RMW_PSR(base, LPTMR_PSR_PCS_MASK, LPTMR_PSR_PCS(value)))</span></div><div class="line"><a name="l40218"></a><span class="lineno">40218</span>&#160;<span class="preprocessor">#define LPTMR_BWR_PSR_PCS(base, value) (LPTMR_WR_PSR_PCS(base, value))</span></div><div class="line"><a name="l40219"></a><span class="lineno">40219</span>&#160;</div><div class="line"><a name="l40235"></a><span class="lineno">40235</span>&#160;<span class="preprocessor">#define LPTMR_RD_PSR_PBYP(base) ((LPTMR_PSR_REG(base) &amp; LPTMR_PSR_PBYP_MASK) &gt;&gt; LPTMR_PSR_PBYP_SHIFT)</span></div><div class="line"><a name="l40236"></a><span class="lineno">40236</span>&#160;<span class="preprocessor">#define LPTMR_BRD_PSR_PBYP(base) (BITBAND_ACCESS32(&amp;LPTMR_PSR_REG(base), LPTMR_PSR_PBYP_SHIFT))</span></div><div class="line"><a name="l40237"></a><span class="lineno">40237</span>&#160;</div><div class="line"><a name="l40239"></a><span class="lineno">40239</span>&#160;<span class="preprocessor">#define LPTMR_WR_PSR_PBYP(base, value) (LPTMR_RMW_PSR(base, LPTMR_PSR_PBYP_MASK, LPTMR_PSR_PBYP(value)))</span></div><div class="line"><a name="l40240"></a><span class="lineno">40240</span>&#160;<span class="preprocessor">#define LPTMR_BWR_PSR_PBYP(base, value) (BITBAND_ACCESS32(&amp;LPTMR_PSR_REG(base), LPTMR_PSR_PBYP_SHIFT) = (value))</span></div><div class="line"><a name="l40241"></a><span class="lineno">40241</span>&#160;</div><div class="line"><a name="l40286"></a><span class="lineno">40286</span>&#160;<span class="preprocessor">#define LPTMR_RD_PSR_PRESCALE(base) ((LPTMR_PSR_REG(base) &amp; LPTMR_PSR_PRESCALE_MASK) &gt;&gt; LPTMR_PSR_PRESCALE_SHIFT)</span></div><div class="line"><a name="l40287"></a><span class="lineno">40287</span>&#160;<span class="preprocessor">#define LPTMR_BRD_PSR_PRESCALE(base) (LPTMR_RD_PSR_PRESCALE(base))</span></div><div class="line"><a name="l40288"></a><span class="lineno">40288</span>&#160;</div><div class="line"><a name="l40290"></a><span class="lineno">40290</span>&#160;<span class="preprocessor">#define LPTMR_WR_PSR_PRESCALE(base, value) (LPTMR_RMW_PSR(base, LPTMR_PSR_PRESCALE_MASK, LPTMR_PSR_PRESCALE(value)))</span></div><div class="line"><a name="l40291"></a><span class="lineno">40291</span>&#160;<span class="preprocessor">#define LPTMR_BWR_PSR_PRESCALE(base, value) (LPTMR_WR_PSR_PRESCALE(base, value))</span></div><div class="line"><a name="l40292"></a><span class="lineno">40292</span>&#160;</div><div class="line"><a name="l40307"></a><span class="lineno">40307</span>&#160;<span class="preprocessor">#define LPTMR_RD_CMR(base)       (LPTMR_CMR_REG(base))</span></div><div class="line"><a name="l40308"></a><span class="lineno">40308</span>&#160;<span class="preprocessor">#define LPTMR_WR_CMR(base, value) (LPTMR_CMR_REG(base) = (value))</span></div><div class="line"><a name="l40309"></a><span class="lineno">40309</span>&#160;<span class="preprocessor">#define LPTMR_RMW_CMR(base, mask, value) (LPTMR_WR_CMR(base, (LPTMR_RD_CMR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l40310"></a><span class="lineno">40310</span>&#160;<span class="preprocessor">#define LPTMR_SET_CMR(base, value) (LPTMR_WR_CMR(base, LPTMR_RD_CMR(base) |  (value)))</span></div><div class="line"><a name="l40311"></a><span class="lineno">40311</span>&#160;<span class="preprocessor">#define LPTMR_CLR_CMR(base, value) (LPTMR_WR_CMR(base, LPTMR_RD_CMR(base) &amp; ~(value)))</span></div><div class="line"><a name="l40312"></a><span class="lineno">40312</span>&#160;<span class="preprocessor">#define LPTMR_TOG_CMR(base, value) (LPTMR_WR_CMR(base, LPTMR_RD_CMR(base) ^  (value)))</span></div><div class="line"><a name="l40313"></a><span class="lineno">40313</span>&#160;</div><div class="line"><a name="l40315"></a><span class="lineno">40315</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l40316"></a><span class="lineno">40316</span>&#160;<span class="comment"> * Constants &amp; macros for individual LPTMR_CMR bitfields</span></div><div class="line"><a name="l40317"></a><span class="lineno">40317</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l40318"></a><span class="lineno">40318</span>&#160;</div><div class="line"><a name="l40330"></a><span class="lineno">40330</span>&#160;<span class="preprocessor">#define LPTMR_RD_CMR_COMPARE(base) ((LPTMR_CMR_REG(base) &amp; LPTMR_CMR_COMPARE_MASK) &gt;&gt; LPTMR_CMR_COMPARE_SHIFT)</span></div><div class="line"><a name="l40331"></a><span class="lineno">40331</span>&#160;<span class="preprocessor">#define LPTMR_BRD_CMR_COMPARE(base) (LPTMR_RD_CMR_COMPARE(base))</span></div><div class="line"><a name="l40332"></a><span class="lineno">40332</span>&#160;</div><div class="line"><a name="l40334"></a><span class="lineno">40334</span>&#160;<span class="preprocessor">#define LPTMR_WR_CMR_COMPARE(base, value) (LPTMR_RMW_CMR(base, LPTMR_CMR_COMPARE_MASK, LPTMR_CMR_COMPARE(value)))</span></div><div class="line"><a name="l40335"></a><span class="lineno">40335</span>&#160;<span class="preprocessor">#define LPTMR_BWR_CMR_COMPARE(base, value) (LPTMR_WR_CMR_COMPARE(base, value))</span></div><div class="line"><a name="l40336"></a><span class="lineno">40336</span>&#160;</div><div class="line"><a name="l40351"></a><span class="lineno">40351</span>&#160;<span class="preprocessor">#define LPTMR_RD_CNR(base)       (LPTMR_CNR_REG(base))</span></div><div class="line"><a name="l40352"></a><span class="lineno">40352</span>&#160;<span class="preprocessor">#define LPTMR_WR_CNR(base, value) (LPTMR_CNR_REG(base) = (value))</span></div><div class="line"><a name="l40353"></a><span class="lineno">40353</span>&#160;<span class="preprocessor">#define LPTMR_RMW_CNR(base, mask, value) (LPTMR_WR_CNR(base, (LPTMR_RD_CNR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l40354"></a><span class="lineno">40354</span>&#160;<span class="preprocessor">#define LPTMR_SET_CNR(base, value) (LPTMR_WR_CNR(base, LPTMR_RD_CNR(base) |  (value)))</span></div><div class="line"><a name="l40355"></a><span class="lineno">40355</span>&#160;<span class="preprocessor">#define LPTMR_CLR_CNR(base, value) (LPTMR_WR_CNR(base, LPTMR_RD_CNR(base) &amp; ~(value)))</span></div><div class="line"><a name="l40356"></a><span class="lineno">40356</span>&#160;<span class="preprocessor">#define LPTMR_TOG_CNR(base, value) (LPTMR_WR_CNR(base, LPTMR_RD_CNR(base) ^  (value)))</span></div><div class="line"><a name="l40357"></a><span class="lineno">40357</span>&#160;</div><div class="line"><a name="l40359"></a><span class="lineno">40359</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l40360"></a><span class="lineno">40360</span>&#160;<span class="comment"> * Constants &amp; macros for individual LPTMR_CNR bitfields</span></div><div class="line"><a name="l40361"></a><span class="lineno">40361</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l40362"></a><span class="lineno">40362</span>&#160;</div><div class="line"><a name="l40368"></a><span class="lineno">40368</span>&#160;<span class="preprocessor">#define LPTMR_RD_CNR_COUNTER(base) ((LPTMR_CNR_REG(base) &amp; LPTMR_CNR_COUNTER_MASK) &gt;&gt; LPTMR_CNR_COUNTER_SHIFT)</span></div><div class="line"><a name="l40369"></a><span class="lineno">40369</span>&#160;<span class="preprocessor">#define LPTMR_BRD_CNR_COUNTER(base) (LPTMR_RD_CNR_COUNTER(base))</span></div><div class="line"><a name="l40370"></a><span class="lineno">40370</span>&#160;</div><div class="line"><a name="l40372"></a><span class="lineno">40372</span>&#160;<span class="preprocessor">#define LPTMR_WR_CNR_COUNTER(base, value) (LPTMR_RMW_CNR(base, LPTMR_CNR_COUNTER_MASK, LPTMR_CNR_COUNTER(value)))</span></div><div class="line"><a name="l40373"></a><span class="lineno">40373</span>&#160;<span class="preprocessor">#define LPTMR_BWR_CNR_COUNTER(base, value) (LPTMR_WR_CNR_COUNTER(base, value))</span></div><div class="line"><a name="l40374"></a><span class="lineno">40374</span>&#160;</div><div class="line"><a name="l40376"></a><span class="lineno">40376</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l40377"></a><span class="lineno">40377</span>&#160;<span class="comment"> * MK64F12 MCG</span></div><div class="line"><a name="l40378"></a><span class="lineno">40378</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l40379"></a><span class="lineno">40379</span>&#160;<span class="comment"> * Multipurpose Clock Generator module</span></div><div class="line"><a name="l40380"></a><span class="lineno">40380</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l40381"></a><span class="lineno">40381</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l40382"></a><span class="lineno">40382</span>&#160;<span class="comment"> * - MCG_C1 - MCG Control 1 Register</span></div><div class="line"><a name="l40383"></a><span class="lineno">40383</span>&#160;<span class="comment"> * - MCG_C2 - MCG Control 2 Register</span></div><div class="line"><a name="l40384"></a><span class="lineno">40384</span>&#160;<span class="comment"> * - MCG_C3 - MCG Control 3 Register</span></div><div class="line"><a name="l40385"></a><span class="lineno">40385</span>&#160;<span class="comment"> * - MCG_C4 - MCG Control 4 Register</span></div><div class="line"><a name="l40386"></a><span class="lineno">40386</span>&#160;<span class="comment"> * - MCG_C5 - MCG Control 5 Register</span></div><div class="line"><a name="l40387"></a><span class="lineno">40387</span>&#160;<span class="comment"> * - MCG_C6 - MCG Control 6 Register</span></div><div class="line"><a name="l40388"></a><span class="lineno">40388</span>&#160;<span class="comment"> * - MCG_S - MCG Status Register</span></div><div class="line"><a name="l40389"></a><span class="lineno">40389</span>&#160;<span class="comment"> * - MCG_SC - MCG Status and Control Register</span></div><div class="line"><a name="l40390"></a><span class="lineno">40390</span>&#160;<span class="comment"> * - MCG_ATCVH - MCG Auto Trim Compare Value High Register</span></div><div class="line"><a name="l40391"></a><span class="lineno">40391</span>&#160;<span class="comment"> * - MCG_ATCVL - MCG Auto Trim Compare Value Low Register</span></div><div class="line"><a name="l40392"></a><span class="lineno">40392</span>&#160;<span class="comment"> * - MCG_C7 - MCG Control 7 Register</span></div><div class="line"><a name="l40393"></a><span class="lineno">40393</span>&#160;<span class="comment"> * - MCG_C8 - MCG Control 8 Register</span></div><div class="line"><a name="l40394"></a><span class="lineno">40394</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l40395"></a><span class="lineno">40395</span>&#160;</div><div class="line"><a name="l40396"></a><span class="lineno">40396</span>&#160;<span class="preprocessor">#define MCG_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l40397"></a><span class="lineno">40397</span>&#160;<span class="preprocessor">#define MCG_IDX (0U) </span></div><div class="line"><a name="l40412"></a><span class="lineno">40412</span>&#160;<span class="preprocessor">#define MCG_RD_C1(base)          (MCG_C1_REG(base))</span></div><div class="line"><a name="l40413"></a><span class="lineno">40413</span>&#160;<span class="preprocessor">#define MCG_WR_C1(base, value)   (MCG_C1_REG(base) = (value))</span></div><div class="line"><a name="l40414"></a><span class="lineno">40414</span>&#160;<span class="preprocessor">#define MCG_RMW_C1(base, mask, value) (MCG_WR_C1(base, (MCG_RD_C1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l40415"></a><span class="lineno">40415</span>&#160;<span class="preprocessor">#define MCG_SET_C1(base, value)  (MCG_WR_C1(base, MCG_RD_C1(base) |  (value)))</span></div><div class="line"><a name="l40416"></a><span class="lineno">40416</span>&#160;<span class="preprocessor">#define MCG_CLR_C1(base, value)  (MCG_WR_C1(base, MCG_RD_C1(base) &amp; ~(value)))</span></div><div class="line"><a name="l40417"></a><span class="lineno">40417</span>&#160;<span class="preprocessor">#define MCG_TOG_C1(base, value)  (MCG_WR_C1(base, MCG_RD_C1(base) ^  (value)))</span></div><div class="line"><a name="l40418"></a><span class="lineno">40418</span>&#160;</div><div class="line"><a name="l40420"></a><span class="lineno">40420</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l40421"></a><span class="lineno">40421</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCG_C1 bitfields</span></div><div class="line"><a name="l40422"></a><span class="lineno">40422</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l40423"></a><span class="lineno">40423</span>&#160;</div><div class="line"><a name="l40437"></a><span class="lineno">40437</span>&#160;<span class="preprocessor">#define MCG_RD_C1_IREFSTEN(base) ((MCG_C1_REG(base) &amp; MCG_C1_IREFSTEN_MASK) &gt;&gt; MCG_C1_IREFSTEN_SHIFT)</span></div><div class="line"><a name="l40438"></a><span class="lineno">40438</span>&#160;<span class="preprocessor">#define MCG_BRD_C1_IREFSTEN(base) (BITBAND_ACCESS8(&amp;MCG_C1_REG(base), MCG_C1_IREFSTEN_SHIFT))</span></div><div class="line"><a name="l40439"></a><span class="lineno">40439</span>&#160;</div><div class="line"><a name="l40441"></a><span class="lineno">40441</span>&#160;<span class="preprocessor">#define MCG_WR_C1_IREFSTEN(base, value) (MCG_RMW_C1(base, MCG_C1_IREFSTEN_MASK, MCG_C1_IREFSTEN(value)))</span></div><div class="line"><a name="l40442"></a><span class="lineno">40442</span>&#160;<span class="preprocessor">#define MCG_BWR_C1_IREFSTEN(base, value) (BITBAND_ACCESS8(&amp;MCG_C1_REG(base), MCG_C1_IREFSTEN_SHIFT) = (value))</span></div><div class="line"><a name="l40443"></a><span class="lineno">40443</span>&#160;</div><div class="line"><a name="l40456"></a><span class="lineno">40456</span>&#160;<span class="preprocessor">#define MCG_RD_C1_IRCLKEN(base) ((MCG_C1_REG(base) &amp; MCG_C1_IRCLKEN_MASK) &gt;&gt; MCG_C1_IRCLKEN_SHIFT)</span></div><div class="line"><a name="l40457"></a><span class="lineno">40457</span>&#160;<span class="preprocessor">#define MCG_BRD_C1_IRCLKEN(base) (BITBAND_ACCESS8(&amp;MCG_C1_REG(base), MCG_C1_IRCLKEN_SHIFT))</span></div><div class="line"><a name="l40458"></a><span class="lineno">40458</span>&#160;</div><div class="line"><a name="l40460"></a><span class="lineno">40460</span>&#160;<span class="preprocessor">#define MCG_WR_C1_IRCLKEN(base, value) (MCG_RMW_C1(base, MCG_C1_IRCLKEN_MASK, MCG_C1_IRCLKEN(value)))</span></div><div class="line"><a name="l40461"></a><span class="lineno">40461</span>&#160;<span class="preprocessor">#define MCG_BWR_C1_IRCLKEN(base, value) (BITBAND_ACCESS8(&amp;MCG_C1_REG(base), MCG_C1_IRCLKEN_SHIFT) = (value))</span></div><div class="line"><a name="l40462"></a><span class="lineno">40462</span>&#160;</div><div class="line"><a name="l40475"></a><span class="lineno">40475</span>&#160;<span class="preprocessor">#define MCG_RD_C1_IREFS(base) ((MCG_C1_REG(base) &amp; MCG_C1_IREFS_MASK) &gt;&gt; MCG_C1_IREFS_SHIFT)</span></div><div class="line"><a name="l40476"></a><span class="lineno">40476</span>&#160;<span class="preprocessor">#define MCG_BRD_C1_IREFS(base) (BITBAND_ACCESS8(&amp;MCG_C1_REG(base), MCG_C1_IREFS_SHIFT))</span></div><div class="line"><a name="l40477"></a><span class="lineno">40477</span>&#160;</div><div class="line"><a name="l40479"></a><span class="lineno">40479</span>&#160;<span class="preprocessor">#define MCG_WR_C1_IREFS(base, value) (MCG_RMW_C1(base, MCG_C1_IREFS_MASK, MCG_C1_IREFS(value)))</span></div><div class="line"><a name="l40480"></a><span class="lineno">40480</span>&#160;<span class="preprocessor">#define MCG_BWR_C1_IREFS(base, value) (BITBAND_ACCESS8(&amp;MCG_C1_REG(base), MCG_C1_IREFS_SHIFT) = (value))</span></div><div class="line"><a name="l40481"></a><span class="lineno">40481</span>&#160;</div><div class="line"><a name="l40512"></a><span class="lineno">40512</span>&#160;<span class="preprocessor">#define MCG_RD_C1_FRDIV(base) ((MCG_C1_REG(base) &amp; MCG_C1_FRDIV_MASK) &gt;&gt; MCG_C1_FRDIV_SHIFT)</span></div><div class="line"><a name="l40513"></a><span class="lineno">40513</span>&#160;<span class="preprocessor">#define MCG_BRD_C1_FRDIV(base) (MCG_RD_C1_FRDIV(base))</span></div><div class="line"><a name="l40514"></a><span class="lineno">40514</span>&#160;</div><div class="line"><a name="l40516"></a><span class="lineno">40516</span>&#160;<span class="preprocessor">#define MCG_WR_C1_FRDIV(base, value) (MCG_RMW_C1(base, MCG_C1_FRDIV_MASK, MCG_C1_FRDIV(value)))</span></div><div class="line"><a name="l40517"></a><span class="lineno">40517</span>&#160;<span class="preprocessor">#define MCG_BWR_C1_FRDIV(base, value) (MCG_WR_C1_FRDIV(base, value))</span></div><div class="line"><a name="l40518"></a><span class="lineno">40518</span>&#160;</div><div class="line"><a name="l40534"></a><span class="lineno">40534</span>&#160;<span class="preprocessor">#define MCG_RD_C1_CLKS(base) ((MCG_C1_REG(base) &amp; MCG_C1_CLKS_MASK) &gt;&gt; MCG_C1_CLKS_SHIFT)</span></div><div class="line"><a name="l40535"></a><span class="lineno">40535</span>&#160;<span class="preprocessor">#define MCG_BRD_C1_CLKS(base) (MCG_RD_C1_CLKS(base))</span></div><div class="line"><a name="l40536"></a><span class="lineno">40536</span>&#160;</div><div class="line"><a name="l40538"></a><span class="lineno">40538</span>&#160;<span class="preprocessor">#define MCG_WR_C1_CLKS(base, value) (MCG_RMW_C1(base, MCG_C1_CLKS_MASK, MCG_C1_CLKS(value)))</span></div><div class="line"><a name="l40539"></a><span class="lineno">40539</span>&#160;<span class="preprocessor">#define MCG_BWR_C1_CLKS(base, value) (MCG_WR_C1_CLKS(base, value))</span></div><div class="line"><a name="l40540"></a><span class="lineno">40540</span>&#160;</div><div class="line"><a name="l40555"></a><span class="lineno">40555</span>&#160;<span class="preprocessor">#define MCG_RD_C2(base)          (MCG_C2_REG(base))</span></div><div class="line"><a name="l40556"></a><span class="lineno">40556</span>&#160;<span class="preprocessor">#define MCG_WR_C2(base, value)   (MCG_C2_REG(base) = (value))</span></div><div class="line"><a name="l40557"></a><span class="lineno">40557</span>&#160;<span class="preprocessor">#define MCG_RMW_C2(base, mask, value) (MCG_WR_C2(base, (MCG_RD_C2(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l40558"></a><span class="lineno">40558</span>&#160;<span class="preprocessor">#define MCG_SET_C2(base, value)  (MCG_WR_C2(base, MCG_RD_C2(base) |  (value)))</span></div><div class="line"><a name="l40559"></a><span class="lineno">40559</span>&#160;<span class="preprocessor">#define MCG_CLR_C2(base, value)  (MCG_WR_C2(base, MCG_RD_C2(base) &amp; ~(value)))</span></div><div class="line"><a name="l40560"></a><span class="lineno">40560</span>&#160;<span class="preprocessor">#define MCG_TOG_C2(base, value)  (MCG_WR_C2(base, MCG_RD_C2(base) ^  (value)))</span></div><div class="line"><a name="l40561"></a><span class="lineno">40561</span>&#160;</div><div class="line"><a name="l40563"></a><span class="lineno">40563</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l40564"></a><span class="lineno">40564</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCG_C2 bitfields</span></div><div class="line"><a name="l40565"></a><span class="lineno">40565</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l40566"></a><span class="lineno">40566</span>&#160;</div><div class="line"><a name="l40578"></a><span class="lineno">40578</span>&#160;<span class="preprocessor">#define MCG_RD_C2_IRCS(base) ((MCG_C2_REG(base) &amp; MCG_C2_IRCS_MASK) &gt;&gt; MCG_C2_IRCS_SHIFT)</span></div><div class="line"><a name="l40579"></a><span class="lineno">40579</span>&#160;<span class="preprocessor">#define MCG_BRD_C2_IRCS(base) (BITBAND_ACCESS8(&amp;MCG_C2_REG(base), MCG_C2_IRCS_SHIFT))</span></div><div class="line"><a name="l40580"></a><span class="lineno">40580</span>&#160;</div><div class="line"><a name="l40582"></a><span class="lineno">40582</span>&#160;<span class="preprocessor">#define MCG_WR_C2_IRCS(base, value) (MCG_RMW_C2(base, MCG_C2_IRCS_MASK, MCG_C2_IRCS(value)))</span></div><div class="line"><a name="l40583"></a><span class="lineno">40583</span>&#160;<span class="preprocessor">#define MCG_BWR_C2_IRCS(base, value) (BITBAND_ACCESS8(&amp;MCG_C2_REG(base), MCG_C2_IRCS_SHIFT) = (value))</span></div><div class="line"><a name="l40584"></a><span class="lineno">40584</span>&#160;</div><div class="line"><a name="l40600"></a><span class="lineno">40600</span>&#160;<span class="preprocessor">#define MCG_RD_C2_LP(base)   ((MCG_C2_REG(base) &amp; MCG_C2_LP_MASK) &gt;&gt; MCG_C2_LP_SHIFT)</span></div><div class="line"><a name="l40601"></a><span class="lineno">40601</span>&#160;<span class="preprocessor">#define MCG_BRD_C2_LP(base)  (BITBAND_ACCESS8(&amp;MCG_C2_REG(base), MCG_C2_LP_SHIFT))</span></div><div class="line"><a name="l40602"></a><span class="lineno">40602</span>&#160;</div><div class="line"><a name="l40604"></a><span class="lineno">40604</span>&#160;<span class="preprocessor">#define MCG_WR_C2_LP(base, value) (MCG_RMW_C2(base, MCG_C2_LP_MASK, MCG_C2_LP(value)))</span></div><div class="line"><a name="l40605"></a><span class="lineno">40605</span>&#160;<span class="preprocessor">#define MCG_BWR_C2_LP(base, value) (BITBAND_ACCESS8(&amp;MCG_C2_REG(base), MCG_C2_LP_SHIFT) = (value))</span></div><div class="line"><a name="l40606"></a><span class="lineno">40606</span>&#160;</div><div class="line"><a name="l40620"></a><span class="lineno">40620</span>&#160;<span class="preprocessor">#define MCG_RD_C2_EREFS(base) ((MCG_C2_REG(base) &amp; MCG_C2_EREFS_MASK) &gt;&gt; MCG_C2_EREFS_SHIFT)</span></div><div class="line"><a name="l40621"></a><span class="lineno">40621</span>&#160;<span class="preprocessor">#define MCG_BRD_C2_EREFS(base) (BITBAND_ACCESS8(&amp;MCG_C2_REG(base), MCG_C2_EREFS_SHIFT))</span></div><div class="line"><a name="l40622"></a><span class="lineno">40622</span>&#160;</div><div class="line"><a name="l40624"></a><span class="lineno">40624</span>&#160;<span class="preprocessor">#define MCG_WR_C2_EREFS(base, value) (MCG_RMW_C2(base, MCG_C2_EREFS_MASK, MCG_C2_EREFS(value)))</span></div><div class="line"><a name="l40625"></a><span class="lineno">40625</span>&#160;<span class="preprocessor">#define MCG_BWR_C2_EREFS(base, value) (BITBAND_ACCESS8(&amp;MCG_C2_REG(base), MCG_C2_EREFS_SHIFT) = (value))</span></div><div class="line"><a name="l40626"></a><span class="lineno">40626</span>&#160;</div><div class="line"><a name="l40640"></a><span class="lineno">40640</span>&#160;<span class="preprocessor">#define MCG_RD_C2_HGO(base)  ((MCG_C2_REG(base) &amp; MCG_C2_HGO_MASK) &gt;&gt; MCG_C2_HGO_SHIFT)</span></div><div class="line"><a name="l40641"></a><span class="lineno">40641</span>&#160;<span class="preprocessor">#define MCG_BRD_C2_HGO(base) (BITBAND_ACCESS8(&amp;MCG_C2_REG(base), MCG_C2_HGO_SHIFT))</span></div><div class="line"><a name="l40642"></a><span class="lineno">40642</span>&#160;</div><div class="line"><a name="l40644"></a><span class="lineno">40644</span>&#160;<span class="preprocessor">#define MCG_WR_C2_HGO(base, value) (MCG_RMW_C2(base, MCG_C2_HGO_MASK, MCG_C2_HGO(value)))</span></div><div class="line"><a name="l40645"></a><span class="lineno">40645</span>&#160;<span class="preprocessor">#define MCG_BWR_C2_HGO(base, value) (BITBAND_ACCESS8(&amp;MCG_C2_REG(base), MCG_C2_HGO_SHIFT) = (value))</span></div><div class="line"><a name="l40646"></a><span class="lineno">40646</span>&#160;</div><div class="line"><a name="l40661"></a><span class="lineno">40661</span>&#160;<span class="preprocessor">#define MCG_RD_C2_RANGE(base) ((MCG_C2_REG(base) &amp; MCG_C2_RANGE_MASK) &gt;&gt; MCG_C2_RANGE_SHIFT)</span></div><div class="line"><a name="l40662"></a><span class="lineno">40662</span>&#160;<span class="preprocessor">#define MCG_BRD_C2_RANGE(base) (MCG_RD_C2_RANGE(base))</span></div><div class="line"><a name="l40663"></a><span class="lineno">40663</span>&#160;</div><div class="line"><a name="l40665"></a><span class="lineno">40665</span>&#160;<span class="preprocessor">#define MCG_WR_C2_RANGE(base, value) (MCG_RMW_C2(base, MCG_C2_RANGE_MASK, MCG_C2_RANGE(value)))</span></div><div class="line"><a name="l40666"></a><span class="lineno">40666</span>&#160;<span class="preprocessor">#define MCG_BWR_C2_RANGE(base, value) (MCG_WR_C2_RANGE(base, value))</span></div><div class="line"><a name="l40667"></a><span class="lineno">40667</span>&#160;</div><div class="line"><a name="l40680"></a><span class="lineno">40680</span>&#160;<span class="preprocessor">#define MCG_RD_C2_FCFTRIM(base) ((MCG_C2_REG(base) &amp; MCG_C2_FCFTRIM_MASK) &gt;&gt; MCG_C2_FCFTRIM_SHIFT)</span></div><div class="line"><a name="l40681"></a><span class="lineno">40681</span>&#160;<span class="preprocessor">#define MCG_BRD_C2_FCFTRIM(base) (BITBAND_ACCESS8(&amp;MCG_C2_REG(base), MCG_C2_FCFTRIM_SHIFT))</span></div><div class="line"><a name="l40682"></a><span class="lineno">40682</span>&#160;</div><div class="line"><a name="l40684"></a><span class="lineno">40684</span>&#160;<span class="preprocessor">#define MCG_WR_C2_FCFTRIM(base, value) (MCG_RMW_C2(base, MCG_C2_FCFTRIM_MASK, MCG_C2_FCFTRIM(value)))</span></div><div class="line"><a name="l40685"></a><span class="lineno">40685</span>&#160;<span class="preprocessor">#define MCG_BWR_C2_FCFTRIM(base, value) (BITBAND_ACCESS8(&amp;MCG_C2_REG(base), MCG_C2_FCFTRIM_SHIFT) = (value))</span></div><div class="line"><a name="l40686"></a><span class="lineno">40686</span>&#160;</div><div class="line"><a name="l40702"></a><span class="lineno">40702</span>&#160;<span class="preprocessor">#define MCG_RD_C2_LOCRE0(base) ((MCG_C2_REG(base) &amp; MCG_C2_LOCRE0_MASK) &gt;&gt; MCG_C2_LOCRE0_SHIFT)</span></div><div class="line"><a name="l40703"></a><span class="lineno">40703</span>&#160;<span class="preprocessor">#define MCG_BRD_C2_LOCRE0(base) (BITBAND_ACCESS8(&amp;MCG_C2_REG(base), MCG_C2_LOCRE0_SHIFT))</span></div><div class="line"><a name="l40704"></a><span class="lineno">40704</span>&#160;</div><div class="line"><a name="l40706"></a><span class="lineno">40706</span>&#160;<span class="preprocessor">#define MCG_WR_C2_LOCRE0(base, value) (MCG_RMW_C2(base, MCG_C2_LOCRE0_MASK, MCG_C2_LOCRE0(value)))</span></div><div class="line"><a name="l40707"></a><span class="lineno">40707</span>&#160;<span class="preprocessor">#define MCG_BWR_C2_LOCRE0(base, value) (BITBAND_ACCESS8(&amp;MCG_C2_REG(base), MCG_C2_LOCRE0_SHIFT) = (value))</span></div><div class="line"><a name="l40708"></a><span class="lineno">40708</span>&#160;</div><div class="line"><a name="l40723"></a><span class="lineno">40723</span>&#160;<span class="preprocessor">#define MCG_RD_C3(base)          (MCG_C3_REG(base))</span></div><div class="line"><a name="l40724"></a><span class="lineno">40724</span>&#160;<span class="preprocessor">#define MCG_WR_C3(base, value)   (MCG_C3_REG(base) = (value))</span></div><div class="line"><a name="l40725"></a><span class="lineno">40725</span>&#160;<span class="preprocessor">#define MCG_RMW_C3(base, mask, value) (MCG_WR_C3(base, (MCG_RD_C3(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l40726"></a><span class="lineno">40726</span>&#160;<span class="preprocessor">#define MCG_SET_C3(base, value)  (MCG_WR_C3(base, MCG_RD_C3(base) |  (value)))</span></div><div class="line"><a name="l40727"></a><span class="lineno">40727</span>&#160;<span class="preprocessor">#define MCG_CLR_C3(base, value)  (MCG_WR_C3(base, MCG_RD_C3(base) &amp; ~(value)))</span></div><div class="line"><a name="l40728"></a><span class="lineno">40728</span>&#160;<span class="preprocessor">#define MCG_TOG_C3(base, value)  (MCG_WR_C3(base, MCG_RD_C3(base) ^  (value)))</span></div><div class="line"><a name="l40729"></a><span class="lineno">40729</span>&#160;</div><div class="line"><a name="l40746"></a><span class="lineno">40746</span>&#160;<span class="preprocessor">#define MCG_RD_C4(base)          (MCG_C4_REG(base))</span></div><div class="line"><a name="l40747"></a><span class="lineno">40747</span>&#160;<span class="preprocessor">#define MCG_WR_C4(base, value)   (MCG_C4_REG(base) = (value))</span></div><div class="line"><a name="l40748"></a><span class="lineno">40748</span>&#160;<span class="preprocessor">#define MCG_RMW_C4(base, mask, value) (MCG_WR_C4(base, (MCG_RD_C4(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l40749"></a><span class="lineno">40749</span>&#160;<span class="preprocessor">#define MCG_SET_C4(base, value)  (MCG_WR_C4(base, MCG_RD_C4(base) |  (value)))</span></div><div class="line"><a name="l40750"></a><span class="lineno">40750</span>&#160;<span class="preprocessor">#define MCG_CLR_C4(base, value)  (MCG_WR_C4(base, MCG_RD_C4(base) &amp; ~(value)))</span></div><div class="line"><a name="l40751"></a><span class="lineno">40751</span>&#160;<span class="preprocessor">#define MCG_TOG_C4(base, value)  (MCG_WR_C4(base, MCG_RD_C4(base) ^  (value)))</span></div><div class="line"><a name="l40752"></a><span class="lineno">40752</span>&#160;</div><div class="line"><a name="l40754"></a><span class="lineno">40754</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l40755"></a><span class="lineno">40755</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCG_C4 bitfields</span></div><div class="line"><a name="l40756"></a><span class="lineno">40756</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l40757"></a><span class="lineno">40757</span>&#160;</div><div class="line"><a name="l40770"></a><span class="lineno">40770</span>&#160;<span class="preprocessor">#define MCG_RD_C4_SCFTRIM(base) ((MCG_C4_REG(base) &amp; MCG_C4_SCFTRIM_MASK) &gt;&gt; MCG_C4_SCFTRIM_SHIFT)</span></div><div class="line"><a name="l40771"></a><span class="lineno">40771</span>&#160;<span class="preprocessor">#define MCG_BRD_C4_SCFTRIM(base) (BITBAND_ACCESS8(&amp;MCG_C4_REG(base), MCG_C4_SCFTRIM_SHIFT))</span></div><div class="line"><a name="l40772"></a><span class="lineno">40772</span>&#160;</div><div class="line"><a name="l40774"></a><span class="lineno">40774</span>&#160;<span class="preprocessor">#define MCG_WR_C4_SCFTRIM(base, value) (MCG_RMW_C4(base, MCG_C4_SCFTRIM_MASK, MCG_C4_SCFTRIM(value)))</span></div><div class="line"><a name="l40775"></a><span class="lineno">40775</span>&#160;<span class="preprocessor">#define MCG_BWR_C4_SCFTRIM(base, value) (BITBAND_ACCESS8(&amp;MCG_C4_REG(base), MCG_C4_SCFTRIM_SHIFT) = (value))</span></div><div class="line"><a name="l40776"></a><span class="lineno">40776</span>&#160;</div><div class="line"><a name="l40791"></a><span class="lineno">40791</span>&#160;<span class="preprocessor">#define MCG_RD_C4_FCTRIM(base) ((MCG_C4_REG(base) &amp; MCG_C4_FCTRIM_MASK) &gt;&gt; MCG_C4_FCTRIM_SHIFT)</span></div><div class="line"><a name="l40792"></a><span class="lineno">40792</span>&#160;<span class="preprocessor">#define MCG_BRD_C4_FCTRIM(base) (MCG_RD_C4_FCTRIM(base))</span></div><div class="line"><a name="l40793"></a><span class="lineno">40793</span>&#160;</div><div class="line"><a name="l40795"></a><span class="lineno">40795</span>&#160;<span class="preprocessor">#define MCG_WR_C4_FCTRIM(base, value) (MCG_RMW_C4(base, MCG_C4_FCTRIM_MASK, MCG_C4_FCTRIM(value)))</span></div><div class="line"><a name="l40796"></a><span class="lineno">40796</span>&#160;<span class="preprocessor">#define MCG_BWR_C4_FCTRIM(base, value) (MCG_WR_C4_FCTRIM(base, value))</span></div><div class="line"><a name="l40797"></a><span class="lineno">40797</span>&#160;</div><div class="line"><a name="l40816"></a><span class="lineno">40816</span>&#160;<span class="preprocessor">#define MCG_RD_C4_DRST_DRS(base) ((MCG_C4_REG(base) &amp; MCG_C4_DRST_DRS_MASK) &gt;&gt; MCG_C4_DRST_DRS_SHIFT)</span></div><div class="line"><a name="l40817"></a><span class="lineno">40817</span>&#160;<span class="preprocessor">#define MCG_BRD_C4_DRST_DRS(base) (MCG_RD_C4_DRST_DRS(base))</span></div><div class="line"><a name="l40818"></a><span class="lineno">40818</span>&#160;</div><div class="line"><a name="l40820"></a><span class="lineno">40820</span>&#160;<span class="preprocessor">#define MCG_WR_C4_DRST_DRS(base, value) (MCG_RMW_C4(base, MCG_C4_DRST_DRS_MASK, MCG_C4_DRST_DRS(value)))</span></div><div class="line"><a name="l40821"></a><span class="lineno">40821</span>&#160;<span class="preprocessor">#define MCG_BWR_C4_DRST_DRS(base, value) (MCG_WR_C4_DRST_DRS(base, value))</span></div><div class="line"><a name="l40822"></a><span class="lineno">40822</span>&#160;</div><div class="line"><a name="l40842"></a><span class="lineno">40842</span>&#160;<span class="preprocessor">#define MCG_RD_C4_DMX32(base) ((MCG_C4_REG(base) &amp; MCG_C4_DMX32_MASK) &gt;&gt; MCG_C4_DMX32_SHIFT)</span></div><div class="line"><a name="l40843"></a><span class="lineno">40843</span>&#160;<span class="preprocessor">#define MCG_BRD_C4_DMX32(base) (BITBAND_ACCESS8(&amp;MCG_C4_REG(base), MCG_C4_DMX32_SHIFT))</span></div><div class="line"><a name="l40844"></a><span class="lineno">40844</span>&#160;</div><div class="line"><a name="l40846"></a><span class="lineno">40846</span>&#160;<span class="preprocessor">#define MCG_WR_C4_DMX32(base, value) (MCG_RMW_C4(base, MCG_C4_DMX32_MASK, MCG_C4_DMX32(value)))</span></div><div class="line"><a name="l40847"></a><span class="lineno">40847</span>&#160;<span class="preprocessor">#define MCG_BWR_C4_DMX32(base, value) (BITBAND_ACCESS8(&amp;MCG_C4_REG(base), MCG_C4_DMX32_SHIFT) = (value))</span></div><div class="line"><a name="l40848"></a><span class="lineno">40848</span>&#160;</div><div class="line"><a name="l40863"></a><span class="lineno">40863</span>&#160;<span class="preprocessor">#define MCG_RD_C5(base)          (MCG_C5_REG(base))</span></div><div class="line"><a name="l40864"></a><span class="lineno">40864</span>&#160;<span class="preprocessor">#define MCG_WR_C5(base, value)   (MCG_C5_REG(base) = (value))</span></div><div class="line"><a name="l40865"></a><span class="lineno">40865</span>&#160;<span class="preprocessor">#define MCG_RMW_C5(base, mask, value) (MCG_WR_C5(base, (MCG_RD_C5(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l40866"></a><span class="lineno">40866</span>&#160;<span class="preprocessor">#define MCG_SET_C5(base, value)  (MCG_WR_C5(base, MCG_RD_C5(base) |  (value)))</span></div><div class="line"><a name="l40867"></a><span class="lineno">40867</span>&#160;<span class="preprocessor">#define MCG_CLR_C5(base, value)  (MCG_WR_C5(base, MCG_RD_C5(base) &amp; ~(value)))</span></div><div class="line"><a name="l40868"></a><span class="lineno">40868</span>&#160;<span class="preprocessor">#define MCG_TOG_C5(base, value)  (MCG_WR_C5(base, MCG_RD_C5(base) ^  (value)))</span></div><div class="line"><a name="l40869"></a><span class="lineno">40869</span>&#160;</div><div class="line"><a name="l40871"></a><span class="lineno">40871</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l40872"></a><span class="lineno">40872</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCG_C5 bitfields</span></div><div class="line"><a name="l40873"></a><span class="lineno">40873</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l40874"></a><span class="lineno">40874</span>&#160;</div><div class="line"><a name="l40891"></a><span class="lineno">40891</span>&#160;<span class="preprocessor">#define MCG_RD_C5_PRDIV0(base) ((MCG_C5_REG(base) &amp; MCG_C5_PRDIV0_MASK) &gt;&gt; MCG_C5_PRDIV0_SHIFT)</span></div><div class="line"><a name="l40892"></a><span class="lineno">40892</span>&#160;<span class="preprocessor">#define MCG_BRD_C5_PRDIV0(base) (MCG_RD_C5_PRDIV0(base))</span></div><div class="line"><a name="l40893"></a><span class="lineno">40893</span>&#160;</div><div class="line"><a name="l40895"></a><span class="lineno">40895</span>&#160;<span class="preprocessor">#define MCG_WR_C5_PRDIV0(base, value) (MCG_RMW_C5(base, MCG_C5_PRDIV0_MASK, MCG_C5_PRDIV0(value)))</span></div><div class="line"><a name="l40896"></a><span class="lineno">40896</span>&#160;<span class="preprocessor">#define MCG_BWR_C5_PRDIV0(base, value) (MCG_WR_C5_PRDIV0(base, value))</span></div><div class="line"><a name="l40897"></a><span class="lineno">40897</span>&#160;</div><div class="line"><a name="l40912"></a><span class="lineno">40912</span>&#160;<span class="preprocessor">#define MCG_RD_C5_PLLSTEN0(base) ((MCG_C5_REG(base) &amp; MCG_C5_PLLSTEN0_MASK) &gt;&gt; MCG_C5_PLLSTEN0_SHIFT)</span></div><div class="line"><a name="l40913"></a><span class="lineno">40913</span>&#160;<span class="preprocessor">#define MCG_BRD_C5_PLLSTEN0(base) (BITBAND_ACCESS8(&amp;MCG_C5_REG(base), MCG_C5_PLLSTEN0_SHIFT))</span></div><div class="line"><a name="l40914"></a><span class="lineno">40914</span>&#160;</div><div class="line"><a name="l40916"></a><span class="lineno">40916</span>&#160;<span class="preprocessor">#define MCG_WR_C5_PLLSTEN0(base, value) (MCG_RMW_C5(base, MCG_C5_PLLSTEN0_MASK, MCG_C5_PLLSTEN0(value)))</span></div><div class="line"><a name="l40917"></a><span class="lineno">40917</span>&#160;<span class="preprocessor">#define MCG_BWR_C5_PLLSTEN0(base, value) (BITBAND_ACCESS8(&amp;MCG_C5_REG(base), MCG_C5_PLLSTEN0_SHIFT) = (value))</span></div><div class="line"><a name="l40918"></a><span class="lineno">40918</span>&#160;</div><div class="line"><a name="l40937"></a><span class="lineno">40937</span>&#160;<span class="preprocessor">#define MCG_RD_C5_PLLCLKEN0(base) ((MCG_C5_REG(base) &amp; MCG_C5_PLLCLKEN0_MASK) &gt;&gt; MCG_C5_PLLCLKEN0_SHIFT)</span></div><div class="line"><a name="l40938"></a><span class="lineno">40938</span>&#160;<span class="preprocessor">#define MCG_BRD_C5_PLLCLKEN0(base) (BITBAND_ACCESS8(&amp;MCG_C5_REG(base), MCG_C5_PLLCLKEN0_SHIFT))</span></div><div class="line"><a name="l40939"></a><span class="lineno">40939</span>&#160;</div><div class="line"><a name="l40941"></a><span class="lineno">40941</span>&#160;<span class="preprocessor">#define MCG_WR_C5_PLLCLKEN0(base, value) (MCG_RMW_C5(base, MCG_C5_PLLCLKEN0_MASK, MCG_C5_PLLCLKEN0(value)))</span></div><div class="line"><a name="l40942"></a><span class="lineno">40942</span>&#160;<span class="preprocessor">#define MCG_BWR_C5_PLLCLKEN0(base, value) (BITBAND_ACCESS8(&amp;MCG_C5_REG(base), MCG_C5_PLLCLKEN0_SHIFT) = (value))</span></div><div class="line"><a name="l40943"></a><span class="lineno">40943</span>&#160;</div><div class="line"><a name="l40958"></a><span class="lineno">40958</span>&#160;<span class="preprocessor">#define MCG_RD_C6(base)          (MCG_C6_REG(base))</span></div><div class="line"><a name="l40959"></a><span class="lineno">40959</span>&#160;<span class="preprocessor">#define MCG_WR_C6(base, value)   (MCG_C6_REG(base) = (value))</span></div><div class="line"><a name="l40960"></a><span class="lineno">40960</span>&#160;<span class="preprocessor">#define MCG_RMW_C6(base, mask, value) (MCG_WR_C6(base, (MCG_RD_C6(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l40961"></a><span class="lineno">40961</span>&#160;<span class="preprocessor">#define MCG_SET_C6(base, value)  (MCG_WR_C6(base, MCG_RD_C6(base) |  (value)))</span></div><div class="line"><a name="l40962"></a><span class="lineno">40962</span>&#160;<span class="preprocessor">#define MCG_CLR_C6(base, value)  (MCG_WR_C6(base, MCG_RD_C6(base) &amp; ~(value)))</span></div><div class="line"><a name="l40963"></a><span class="lineno">40963</span>&#160;<span class="preprocessor">#define MCG_TOG_C6(base, value)  (MCG_WR_C6(base, MCG_RD_C6(base) ^  (value)))</span></div><div class="line"><a name="l40964"></a><span class="lineno">40964</span>&#160;</div><div class="line"><a name="l40966"></a><span class="lineno">40966</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l40967"></a><span class="lineno">40967</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCG_C6 bitfields</span></div><div class="line"><a name="l40968"></a><span class="lineno">40968</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l40969"></a><span class="lineno">40969</span>&#160;</div><div class="line"><a name="l40985"></a><span class="lineno">40985</span>&#160;<span class="preprocessor">#define MCG_RD_C6_VDIV0(base) ((MCG_C6_REG(base) &amp; MCG_C6_VDIV0_MASK) &gt;&gt; MCG_C6_VDIV0_SHIFT)</span></div><div class="line"><a name="l40986"></a><span class="lineno">40986</span>&#160;<span class="preprocessor">#define MCG_BRD_C6_VDIV0(base) (MCG_RD_C6_VDIV0(base))</span></div><div class="line"><a name="l40987"></a><span class="lineno">40987</span>&#160;</div><div class="line"><a name="l40989"></a><span class="lineno">40989</span>&#160;<span class="preprocessor">#define MCG_WR_C6_VDIV0(base, value) (MCG_RMW_C6(base, MCG_C6_VDIV0_MASK, MCG_C6_VDIV0(value)))</span></div><div class="line"><a name="l40990"></a><span class="lineno">40990</span>&#160;<span class="preprocessor">#define MCG_BWR_C6_VDIV0(base, value) (MCG_WR_C6_VDIV0(base, value))</span></div><div class="line"><a name="l40991"></a><span class="lineno">40991</span>&#160;</div><div class="line"><a name="l41012"></a><span class="lineno">41012</span>&#160;<span class="preprocessor">#define MCG_RD_C6_CME0(base) ((MCG_C6_REG(base) &amp; MCG_C6_CME0_MASK) &gt;&gt; MCG_C6_CME0_SHIFT)</span></div><div class="line"><a name="l41013"></a><span class="lineno">41013</span>&#160;<span class="preprocessor">#define MCG_BRD_C6_CME0(base) (BITBAND_ACCESS8(&amp;MCG_C6_REG(base), MCG_C6_CME0_SHIFT))</span></div><div class="line"><a name="l41014"></a><span class="lineno">41014</span>&#160;</div><div class="line"><a name="l41016"></a><span class="lineno">41016</span>&#160;<span class="preprocessor">#define MCG_WR_C6_CME0(base, value) (MCG_RMW_C6(base, MCG_C6_CME0_MASK, MCG_C6_CME0(value)))</span></div><div class="line"><a name="l41017"></a><span class="lineno">41017</span>&#160;<span class="preprocessor">#define MCG_BWR_C6_CME0(base, value) (BITBAND_ACCESS8(&amp;MCG_C6_REG(base), MCG_C6_CME0_SHIFT) = (value))</span></div><div class="line"><a name="l41018"></a><span class="lineno">41018</span>&#160;</div><div class="line"><a name="l41035"></a><span class="lineno">41035</span>&#160;<span class="preprocessor">#define MCG_RD_C6_PLLS(base) ((MCG_C6_REG(base) &amp; MCG_C6_PLLS_MASK) &gt;&gt; MCG_C6_PLLS_SHIFT)</span></div><div class="line"><a name="l41036"></a><span class="lineno">41036</span>&#160;<span class="preprocessor">#define MCG_BRD_C6_PLLS(base) (BITBAND_ACCESS8(&amp;MCG_C6_REG(base), MCG_C6_PLLS_SHIFT))</span></div><div class="line"><a name="l41037"></a><span class="lineno">41037</span>&#160;</div><div class="line"><a name="l41039"></a><span class="lineno">41039</span>&#160;<span class="preprocessor">#define MCG_WR_C6_PLLS(base, value) (MCG_RMW_C6(base, MCG_C6_PLLS_MASK, MCG_C6_PLLS(value)))</span></div><div class="line"><a name="l41040"></a><span class="lineno">41040</span>&#160;<span class="preprocessor">#define MCG_BWR_C6_PLLS(base, value) (BITBAND_ACCESS8(&amp;MCG_C6_REG(base), MCG_C6_PLLS_SHIFT) = (value))</span></div><div class="line"><a name="l41041"></a><span class="lineno">41041</span>&#160;</div><div class="line"><a name="l41055"></a><span class="lineno">41055</span>&#160;<span class="preprocessor">#define MCG_RD_C6_LOLIE0(base) ((MCG_C6_REG(base) &amp; MCG_C6_LOLIE0_MASK) &gt;&gt; MCG_C6_LOLIE0_SHIFT)</span></div><div class="line"><a name="l41056"></a><span class="lineno">41056</span>&#160;<span class="preprocessor">#define MCG_BRD_C6_LOLIE0(base) (BITBAND_ACCESS8(&amp;MCG_C6_REG(base), MCG_C6_LOLIE0_SHIFT))</span></div><div class="line"><a name="l41057"></a><span class="lineno">41057</span>&#160;</div><div class="line"><a name="l41059"></a><span class="lineno">41059</span>&#160;<span class="preprocessor">#define MCG_WR_C6_LOLIE0(base, value) (MCG_RMW_C6(base, MCG_C6_LOLIE0_MASK, MCG_C6_LOLIE0(value)))</span></div><div class="line"><a name="l41060"></a><span class="lineno">41060</span>&#160;<span class="preprocessor">#define MCG_BWR_C6_LOLIE0(base, value) (BITBAND_ACCESS8(&amp;MCG_C6_REG(base), MCG_C6_LOLIE0_SHIFT) = (value))</span></div><div class="line"><a name="l41061"></a><span class="lineno">41061</span>&#160;</div><div class="line"><a name="l41076"></a><span class="lineno">41076</span>&#160;<span class="preprocessor">#define MCG_RD_S(base)           (MCG_S_REG(base))</span></div><div class="line"><a name="l41077"></a><span class="lineno">41077</span>&#160;<span class="preprocessor">#define MCG_WR_S(base, value)    (MCG_S_REG(base) = (value))</span></div><div class="line"><a name="l41078"></a><span class="lineno">41078</span>&#160;<span class="preprocessor">#define MCG_RMW_S(base, mask, value) (MCG_WR_S(base, (MCG_RD_S(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l41079"></a><span class="lineno">41079</span>&#160;<span class="preprocessor">#define MCG_SET_S(base, value)   (MCG_WR_S(base, MCG_RD_S(base) |  (value)))</span></div><div class="line"><a name="l41080"></a><span class="lineno">41080</span>&#160;<span class="preprocessor">#define MCG_CLR_S(base, value)   (MCG_WR_S(base, MCG_RD_S(base) &amp; ~(value)))</span></div><div class="line"><a name="l41081"></a><span class="lineno">41081</span>&#160;<span class="preprocessor">#define MCG_TOG_S(base, value)   (MCG_WR_S(base, MCG_RD_S(base) ^  (value)))</span></div><div class="line"><a name="l41082"></a><span class="lineno">41082</span>&#160;</div><div class="line"><a name="l41084"></a><span class="lineno">41084</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l41085"></a><span class="lineno">41085</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCG_S bitfields</span></div><div class="line"><a name="l41086"></a><span class="lineno">41086</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l41087"></a><span class="lineno">41087</span>&#160;</div><div class="line"><a name="l41104"></a><span class="lineno">41104</span>&#160;<span class="preprocessor">#define MCG_RD_S_IRCST(base) ((MCG_S_REG(base) &amp; MCG_S_IRCST_MASK) &gt;&gt; MCG_S_IRCST_SHIFT)</span></div><div class="line"><a name="l41105"></a><span class="lineno">41105</span>&#160;<span class="preprocessor">#define MCG_BRD_S_IRCST(base) (BITBAND_ACCESS8(&amp;MCG_S_REG(base), MCG_S_IRCST_SHIFT))</span></div><div class="line"><a name="l41106"></a><span class="lineno">41106</span>&#160;</div><div class="line"><a name="l41118"></a><span class="lineno">41118</span>&#160;<span class="preprocessor">#define MCG_RD_S_OSCINIT0(base) ((MCG_S_REG(base) &amp; MCG_S_OSCINIT0_MASK) &gt;&gt; MCG_S_OSCINIT0_SHIFT)</span></div><div class="line"><a name="l41119"></a><span class="lineno">41119</span>&#160;<span class="preprocessor">#define MCG_BRD_S_OSCINIT0(base) (BITBAND_ACCESS8(&amp;MCG_S_REG(base), MCG_S_OSCINIT0_SHIFT))</span></div><div class="line"><a name="l41120"></a><span class="lineno">41120</span>&#160;</div><div class="line"><a name="l41137"></a><span class="lineno">41137</span>&#160;<span class="preprocessor">#define MCG_RD_S_CLKST(base) ((MCG_S_REG(base) &amp; MCG_S_CLKST_MASK) &gt;&gt; MCG_S_CLKST_SHIFT)</span></div><div class="line"><a name="l41138"></a><span class="lineno">41138</span>&#160;<span class="preprocessor">#define MCG_BRD_S_CLKST(base) (MCG_RD_S_CLKST(base))</span></div><div class="line"><a name="l41139"></a><span class="lineno">41139</span>&#160;</div><div class="line"><a name="l41154"></a><span class="lineno">41154</span>&#160;<span class="preprocessor">#define MCG_RD_S_IREFST(base) ((MCG_S_REG(base) &amp; MCG_S_IREFST_MASK) &gt;&gt; MCG_S_IREFST_SHIFT)</span></div><div class="line"><a name="l41155"></a><span class="lineno">41155</span>&#160;<span class="preprocessor">#define MCG_BRD_S_IREFST(base) (BITBAND_ACCESS8(&amp;MCG_S_REG(base), MCG_S_IREFST_SHIFT))</span></div><div class="line"><a name="l41156"></a><span class="lineno">41156</span>&#160;</div><div class="line"><a name="l41171"></a><span class="lineno">41171</span>&#160;<span class="preprocessor">#define MCG_RD_S_PLLST(base) ((MCG_S_REG(base) &amp; MCG_S_PLLST_MASK) &gt;&gt; MCG_S_PLLST_SHIFT)</span></div><div class="line"><a name="l41172"></a><span class="lineno">41172</span>&#160;<span class="preprocessor">#define MCG_BRD_S_PLLST(base) (BITBAND_ACCESS8(&amp;MCG_S_REG(base), MCG_S_PLLST_SHIFT))</span></div><div class="line"><a name="l41173"></a><span class="lineno">41173</span>&#160;</div><div class="line"><a name="l41198"></a><span class="lineno">41198</span>&#160;<span class="preprocessor">#define MCG_RD_S_LOCK0(base) ((MCG_S_REG(base) &amp; MCG_S_LOCK0_MASK) &gt;&gt; MCG_S_LOCK0_SHIFT)</span></div><div class="line"><a name="l41199"></a><span class="lineno">41199</span>&#160;<span class="preprocessor">#define MCG_BRD_S_LOCK0(base) (BITBAND_ACCESS8(&amp;MCG_S_REG(base), MCG_S_LOCK0_SHIFT))</span></div><div class="line"><a name="l41200"></a><span class="lineno">41200</span>&#160;</div><div class="line"><a name="l41218"></a><span class="lineno">41218</span>&#160;<span class="preprocessor">#define MCG_RD_S_LOLS0(base) ((MCG_S_REG(base) &amp; MCG_S_LOLS0_MASK) &gt;&gt; MCG_S_LOLS0_SHIFT)</span></div><div class="line"><a name="l41219"></a><span class="lineno">41219</span>&#160;<span class="preprocessor">#define MCG_BRD_S_LOLS0(base) (BITBAND_ACCESS8(&amp;MCG_S_REG(base), MCG_S_LOLS0_SHIFT))</span></div><div class="line"><a name="l41220"></a><span class="lineno">41220</span>&#160;</div><div class="line"><a name="l41222"></a><span class="lineno">41222</span>&#160;<span class="preprocessor">#define MCG_WR_S_LOLS0(base, value) (MCG_RMW_S(base, MCG_S_LOLS0_MASK, MCG_S_LOLS0(value)))</span></div><div class="line"><a name="l41223"></a><span class="lineno">41223</span>&#160;<span class="preprocessor">#define MCG_BWR_S_LOLS0(base, value) (BITBAND_ACCESS8(&amp;MCG_S_REG(base), MCG_S_LOLS0_SHIFT) = (value))</span></div><div class="line"><a name="l41224"></a><span class="lineno">41224</span>&#160;</div><div class="line"><a name="l41239"></a><span class="lineno">41239</span>&#160;<span class="preprocessor">#define MCG_RD_SC(base)          (MCG_SC_REG(base))</span></div><div class="line"><a name="l41240"></a><span class="lineno">41240</span>&#160;<span class="preprocessor">#define MCG_WR_SC(base, value)   (MCG_SC_REG(base) = (value))</span></div><div class="line"><a name="l41241"></a><span class="lineno">41241</span>&#160;<span class="preprocessor">#define MCG_RMW_SC(base, mask, value) (MCG_WR_SC(base, (MCG_RD_SC(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l41242"></a><span class="lineno">41242</span>&#160;<span class="preprocessor">#define MCG_SET_SC(base, value)  (MCG_WR_SC(base, MCG_RD_SC(base) |  (value)))</span></div><div class="line"><a name="l41243"></a><span class="lineno">41243</span>&#160;<span class="preprocessor">#define MCG_CLR_SC(base, value)  (MCG_WR_SC(base, MCG_RD_SC(base) &amp; ~(value)))</span></div><div class="line"><a name="l41244"></a><span class="lineno">41244</span>&#160;<span class="preprocessor">#define MCG_TOG_SC(base, value)  (MCG_WR_SC(base, MCG_RD_SC(base) ^  (value)))</span></div><div class="line"><a name="l41245"></a><span class="lineno">41245</span>&#160;</div><div class="line"><a name="l41247"></a><span class="lineno">41247</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l41248"></a><span class="lineno">41248</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCG_SC bitfields</span></div><div class="line"><a name="l41249"></a><span class="lineno">41249</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l41250"></a><span class="lineno">41250</span>&#160;</div><div class="line"><a name="l41264"></a><span class="lineno">41264</span>&#160;<span class="preprocessor">#define MCG_RD_SC_LOCS0(base) ((MCG_SC_REG(base) &amp; MCG_SC_LOCS0_MASK) &gt;&gt; MCG_SC_LOCS0_SHIFT)</span></div><div class="line"><a name="l41265"></a><span class="lineno">41265</span>&#160;<span class="preprocessor">#define MCG_BRD_SC_LOCS0(base) (BITBAND_ACCESS8(&amp;MCG_SC_REG(base), MCG_SC_LOCS0_SHIFT))</span></div><div class="line"><a name="l41266"></a><span class="lineno">41266</span>&#160;</div><div class="line"><a name="l41268"></a><span class="lineno">41268</span>&#160;<span class="preprocessor">#define MCG_WR_SC_LOCS0(base, value) (MCG_RMW_SC(base, MCG_SC_LOCS0_MASK, MCG_SC_LOCS0(value)))</span></div><div class="line"><a name="l41269"></a><span class="lineno">41269</span>&#160;<span class="preprocessor">#define MCG_BWR_SC_LOCS0(base, value) (BITBAND_ACCESS8(&amp;MCG_SC_REG(base), MCG_SC_LOCS0_SHIFT) = (value))</span></div><div class="line"><a name="l41270"></a><span class="lineno">41270</span>&#160;</div><div class="line"><a name="l41291"></a><span class="lineno">41291</span>&#160;<span class="preprocessor">#define MCG_RD_SC_FCRDIV(base) ((MCG_SC_REG(base) &amp; MCG_SC_FCRDIV_MASK) &gt;&gt; MCG_SC_FCRDIV_SHIFT)</span></div><div class="line"><a name="l41292"></a><span class="lineno">41292</span>&#160;<span class="preprocessor">#define MCG_BRD_SC_FCRDIV(base) (MCG_RD_SC_FCRDIV(base))</span></div><div class="line"><a name="l41293"></a><span class="lineno">41293</span>&#160;</div><div class="line"><a name="l41295"></a><span class="lineno">41295</span>&#160;<span class="preprocessor">#define MCG_WR_SC_FCRDIV(base, value) (MCG_RMW_SC(base, (MCG_SC_FCRDIV_MASK | MCG_SC_LOCS0_MASK), MCG_SC_FCRDIV(value)))</span></div><div class="line"><a name="l41296"></a><span class="lineno">41296</span>&#160;<span class="preprocessor">#define MCG_BWR_SC_FCRDIV(base, value) (MCG_WR_SC_FCRDIV(base, value))</span></div><div class="line"><a name="l41297"></a><span class="lineno">41297</span>&#160;</div><div class="line"><a name="l41316"></a><span class="lineno">41316</span>&#160;<span class="preprocessor">#define MCG_RD_SC_FLTPRSRV(base) ((MCG_SC_REG(base) &amp; MCG_SC_FLTPRSRV_MASK) &gt;&gt; MCG_SC_FLTPRSRV_SHIFT)</span></div><div class="line"><a name="l41317"></a><span class="lineno">41317</span>&#160;<span class="preprocessor">#define MCG_BRD_SC_FLTPRSRV(base) (BITBAND_ACCESS8(&amp;MCG_SC_REG(base), MCG_SC_FLTPRSRV_SHIFT))</span></div><div class="line"><a name="l41318"></a><span class="lineno">41318</span>&#160;</div><div class="line"><a name="l41320"></a><span class="lineno">41320</span>&#160;<span class="preprocessor">#define MCG_WR_SC_FLTPRSRV(base, value) (MCG_RMW_SC(base, (MCG_SC_FLTPRSRV_MASK | MCG_SC_LOCS0_MASK), MCG_SC_FLTPRSRV(value)))</span></div><div class="line"><a name="l41321"></a><span class="lineno">41321</span>&#160;<span class="preprocessor">#define MCG_BWR_SC_FLTPRSRV(base, value) (BITBAND_ACCESS8(&amp;MCG_SC_REG(base), MCG_SC_FLTPRSRV_SHIFT) = (value))</span></div><div class="line"><a name="l41322"></a><span class="lineno">41322</span>&#160;</div><div class="line"><a name="l41338"></a><span class="lineno">41338</span>&#160;<span class="preprocessor">#define MCG_RD_SC_ATMF(base) ((MCG_SC_REG(base) &amp; MCG_SC_ATMF_MASK) &gt;&gt; MCG_SC_ATMF_SHIFT)</span></div><div class="line"><a name="l41339"></a><span class="lineno">41339</span>&#160;<span class="preprocessor">#define MCG_BRD_SC_ATMF(base) (BITBAND_ACCESS8(&amp;MCG_SC_REG(base), MCG_SC_ATMF_SHIFT))</span></div><div class="line"><a name="l41340"></a><span class="lineno">41340</span>&#160;</div><div class="line"><a name="l41342"></a><span class="lineno">41342</span>&#160;<span class="preprocessor">#define MCG_WR_SC_ATMF(base, value) (MCG_RMW_SC(base, (MCG_SC_ATMF_MASK | MCG_SC_LOCS0_MASK), MCG_SC_ATMF(value)))</span></div><div class="line"><a name="l41343"></a><span class="lineno">41343</span>&#160;<span class="preprocessor">#define MCG_BWR_SC_ATMF(base, value) (BITBAND_ACCESS8(&amp;MCG_SC_REG(base), MCG_SC_ATMF_SHIFT) = (value))</span></div><div class="line"><a name="l41344"></a><span class="lineno">41344</span>&#160;</div><div class="line"><a name="l41357"></a><span class="lineno">41357</span>&#160;<span class="preprocessor">#define MCG_RD_SC_ATMS(base) ((MCG_SC_REG(base) &amp; MCG_SC_ATMS_MASK) &gt;&gt; MCG_SC_ATMS_SHIFT)</span></div><div class="line"><a name="l41358"></a><span class="lineno">41358</span>&#160;<span class="preprocessor">#define MCG_BRD_SC_ATMS(base) (BITBAND_ACCESS8(&amp;MCG_SC_REG(base), MCG_SC_ATMS_SHIFT))</span></div><div class="line"><a name="l41359"></a><span class="lineno">41359</span>&#160;</div><div class="line"><a name="l41361"></a><span class="lineno">41361</span>&#160;<span class="preprocessor">#define MCG_WR_SC_ATMS(base, value) (MCG_RMW_SC(base, (MCG_SC_ATMS_MASK | MCG_SC_LOCS0_MASK), MCG_SC_ATMS(value)))</span></div><div class="line"><a name="l41362"></a><span class="lineno">41362</span>&#160;<span class="preprocessor">#define MCG_BWR_SC_ATMS(base, value) (BITBAND_ACCESS8(&amp;MCG_SC_REG(base), MCG_SC_ATMS_SHIFT) = (value))</span></div><div class="line"><a name="l41363"></a><span class="lineno">41363</span>&#160;</div><div class="line"><a name="l41380"></a><span class="lineno">41380</span>&#160;<span class="preprocessor">#define MCG_RD_SC_ATME(base) ((MCG_SC_REG(base) &amp; MCG_SC_ATME_MASK) &gt;&gt; MCG_SC_ATME_SHIFT)</span></div><div class="line"><a name="l41381"></a><span class="lineno">41381</span>&#160;<span class="preprocessor">#define MCG_BRD_SC_ATME(base) (BITBAND_ACCESS8(&amp;MCG_SC_REG(base), MCG_SC_ATME_SHIFT))</span></div><div class="line"><a name="l41382"></a><span class="lineno">41382</span>&#160;</div><div class="line"><a name="l41384"></a><span class="lineno">41384</span>&#160;<span class="preprocessor">#define MCG_WR_SC_ATME(base, value) (MCG_RMW_SC(base, (MCG_SC_ATME_MASK | MCG_SC_LOCS0_MASK), MCG_SC_ATME(value)))</span></div><div class="line"><a name="l41385"></a><span class="lineno">41385</span>&#160;<span class="preprocessor">#define MCG_BWR_SC_ATME(base, value) (BITBAND_ACCESS8(&amp;MCG_SC_REG(base), MCG_SC_ATME_SHIFT) = (value))</span></div><div class="line"><a name="l41386"></a><span class="lineno">41386</span>&#160;</div><div class="line"><a name="l41401"></a><span class="lineno">41401</span>&#160;<span class="preprocessor">#define MCG_RD_ATCVH(base)       (MCG_ATCVH_REG(base))</span></div><div class="line"><a name="l41402"></a><span class="lineno">41402</span>&#160;<span class="preprocessor">#define MCG_WR_ATCVH(base, value) (MCG_ATCVH_REG(base) = (value))</span></div><div class="line"><a name="l41403"></a><span class="lineno">41403</span>&#160;<span class="preprocessor">#define MCG_RMW_ATCVH(base, mask, value) (MCG_WR_ATCVH(base, (MCG_RD_ATCVH(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l41404"></a><span class="lineno">41404</span>&#160;<span class="preprocessor">#define MCG_SET_ATCVH(base, value) (MCG_WR_ATCVH(base, MCG_RD_ATCVH(base) |  (value)))</span></div><div class="line"><a name="l41405"></a><span class="lineno">41405</span>&#160;<span class="preprocessor">#define MCG_CLR_ATCVH(base, value) (MCG_WR_ATCVH(base, MCG_RD_ATCVH(base) &amp; ~(value)))</span></div><div class="line"><a name="l41406"></a><span class="lineno">41406</span>&#160;<span class="preprocessor">#define MCG_TOG_ATCVH(base, value) (MCG_WR_ATCVH(base, MCG_RD_ATCVH(base) ^  (value)))</span></div><div class="line"><a name="l41407"></a><span class="lineno">41407</span>&#160;</div><div class="line"><a name="l41422"></a><span class="lineno">41422</span>&#160;<span class="preprocessor">#define MCG_RD_ATCVL(base)       (MCG_ATCVL_REG(base))</span></div><div class="line"><a name="l41423"></a><span class="lineno">41423</span>&#160;<span class="preprocessor">#define MCG_WR_ATCVL(base, value) (MCG_ATCVL_REG(base) = (value))</span></div><div class="line"><a name="l41424"></a><span class="lineno">41424</span>&#160;<span class="preprocessor">#define MCG_RMW_ATCVL(base, mask, value) (MCG_WR_ATCVL(base, (MCG_RD_ATCVL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l41425"></a><span class="lineno">41425</span>&#160;<span class="preprocessor">#define MCG_SET_ATCVL(base, value) (MCG_WR_ATCVL(base, MCG_RD_ATCVL(base) |  (value)))</span></div><div class="line"><a name="l41426"></a><span class="lineno">41426</span>&#160;<span class="preprocessor">#define MCG_CLR_ATCVL(base, value) (MCG_WR_ATCVL(base, MCG_RD_ATCVL(base) &amp; ~(value)))</span></div><div class="line"><a name="l41427"></a><span class="lineno">41427</span>&#160;<span class="preprocessor">#define MCG_TOG_ATCVL(base, value) (MCG_WR_ATCVL(base, MCG_RD_ATCVL(base) ^  (value)))</span></div><div class="line"><a name="l41428"></a><span class="lineno">41428</span>&#160;</div><div class="line"><a name="l41443"></a><span class="lineno">41443</span>&#160;<span class="preprocessor">#define MCG_RD_C7(base)          (MCG_C7_REG(base))</span></div><div class="line"><a name="l41444"></a><span class="lineno">41444</span>&#160;<span class="preprocessor">#define MCG_WR_C7(base, value)   (MCG_C7_REG(base) = (value))</span></div><div class="line"><a name="l41445"></a><span class="lineno">41445</span>&#160;<span class="preprocessor">#define MCG_RMW_C7(base, mask, value) (MCG_WR_C7(base, (MCG_RD_C7(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l41446"></a><span class="lineno">41446</span>&#160;<span class="preprocessor">#define MCG_SET_C7(base, value)  (MCG_WR_C7(base, MCG_RD_C7(base) |  (value)))</span></div><div class="line"><a name="l41447"></a><span class="lineno">41447</span>&#160;<span class="preprocessor">#define MCG_CLR_C7(base, value)  (MCG_WR_C7(base, MCG_RD_C7(base) &amp; ~(value)))</span></div><div class="line"><a name="l41448"></a><span class="lineno">41448</span>&#160;<span class="preprocessor">#define MCG_TOG_C7(base, value)  (MCG_WR_C7(base, MCG_RD_C7(base) ^  (value)))</span></div><div class="line"><a name="l41449"></a><span class="lineno">41449</span>&#160;</div><div class="line"><a name="l41451"></a><span class="lineno">41451</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l41452"></a><span class="lineno">41452</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCG_C7 bitfields</span></div><div class="line"><a name="l41453"></a><span class="lineno">41453</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l41454"></a><span class="lineno">41454</span>&#160;</div><div class="line"><a name="l41468"></a><span class="lineno">41468</span>&#160;<span class="preprocessor">#define MCG_RD_C7_OSCSEL(base) ((MCG_C7_REG(base) &amp; MCG_C7_OSCSEL_MASK) &gt;&gt; MCG_C7_OSCSEL_SHIFT)</span></div><div class="line"><a name="l41469"></a><span class="lineno">41469</span>&#160;<span class="preprocessor">#define MCG_BRD_C7_OSCSEL(base) (MCG_RD_C7_OSCSEL(base))</span></div><div class="line"><a name="l41470"></a><span class="lineno">41470</span>&#160;</div><div class="line"><a name="l41472"></a><span class="lineno">41472</span>&#160;<span class="preprocessor">#define MCG_WR_C7_OSCSEL(base, value) (MCG_RMW_C7(base, MCG_C7_OSCSEL_MASK, MCG_C7_OSCSEL(value)))</span></div><div class="line"><a name="l41473"></a><span class="lineno">41473</span>&#160;<span class="preprocessor">#define MCG_BWR_C7_OSCSEL(base, value) (MCG_WR_C7_OSCSEL(base, value))</span></div><div class="line"><a name="l41474"></a><span class="lineno">41474</span>&#160;</div><div class="line"><a name="l41489"></a><span class="lineno">41489</span>&#160;<span class="preprocessor">#define MCG_RD_C8(base)          (MCG_C8_REG(base))</span></div><div class="line"><a name="l41490"></a><span class="lineno">41490</span>&#160;<span class="preprocessor">#define MCG_WR_C8(base, value)   (MCG_C8_REG(base) = (value))</span></div><div class="line"><a name="l41491"></a><span class="lineno">41491</span>&#160;<span class="preprocessor">#define MCG_RMW_C8(base, mask, value) (MCG_WR_C8(base, (MCG_RD_C8(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l41492"></a><span class="lineno">41492</span>&#160;<span class="preprocessor">#define MCG_SET_C8(base, value)  (MCG_WR_C8(base, MCG_RD_C8(base) |  (value)))</span></div><div class="line"><a name="l41493"></a><span class="lineno">41493</span>&#160;<span class="preprocessor">#define MCG_CLR_C8(base, value)  (MCG_WR_C8(base, MCG_RD_C8(base) &amp; ~(value)))</span></div><div class="line"><a name="l41494"></a><span class="lineno">41494</span>&#160;<span class="preprocessor">#define MCG_TOG_C8(base, value)  (MCG_WR_C8(base, MCG_RD_C8(base) ^  (value)))</span></div><div class="line"><a name="l41495"></a><span class="lineno">41495</span>&#160;</div><div class="line"><a name="l41497"></a><span class="lineno">41497</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l41498"></a><span class="lineno">41498</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCG_C8 bitfields</span></div><div class="line"><a name="l41499"></a><span class="lineno">41499</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l41500"></a><span class="lineno">41500</span>&#160;</div><div class="line"><a name="l41513"></a><span class="lineno">41513</span>&#160;<span class="preprocessor">#define MCG_RD_C8_LOCS1(base) ((MCG_C8_REG(base) &amp; MCG_C8_LOCS1_MASK) &gt;&gt; MCG_C8_LOCS1_SHIFT)</span></div><div class="line"><a name="l41514"></a><span class="lineno">41514</span>&#160;<span class="preprocessor">#define MCG_BRD_C8_LOCS1(base) (BITBAND_ACCESS8(&amp;MCG_C8_REG(base), MCG_C8_LOCS1_SHIFT))</span></div><div class="line"><a name="l41515"></a><span class="lineno">41515</span>&#160;</div><div class="line"><a name="l41517"></a><span class="lineno">41517</span>&#160;<span class="preprocessor">#define MCG_WR_C8_LOCS1(base, value) (MCG_RMW_C8(base, MCG_C8_LOCS1_MASK, MCG_C8_LOCS1(value)))</span></div><div class="line"><a name="l41518"></a><span class="lineno">41518</span>&#160;<span class="preprocessor">#define MCG_BWR_C8_LOCS1(base, value) (BITBAND_ACCESS8(&amp;MCG_C8_REG(base), MCG_C8_LOCS1_SHIFT) = (value))</span></div><div class="line"><a name="l41519"></a><span class="lineno">41519</span>&#160;</div><div class="line"><a name="l41539"></a><span class="lineno">41539</span>&#160;<span class="preprocessor">#define MCG_RD_C8_CME1(base) ((MCG_C8_REG(base) &amp; MCG_C8_CME1_MASK) &gt;&gt; MCG_C8_CME1_SHIFT)</span></div><div class="line"><a name="l41540"></a><span class="lineno">41540</span>&#160;<span class="preprocessor">#define MCG_BRD_C8_CME1(base) (BITBAND_ACCESS8(&amp;MCG_C8_REG(base), MCG_C8_CME1_SHIFT))</span></div><div class="line"><a name="l41541"></a><span class="lineno">41541</span>&#160;</div><div class="line"><a name="l41543"></a><span class="lineno">41543</span>&#160;<span class="preprocessor">#define MCG_WR_C8_CME1(base, value) (MCG_RMW_C8(base, (MCG_C8_CME1_MASK | MCG_C8_LOCS1_MASK), MCG_C8_CME1(value)))</span></div><div class="line"><a name="l41544"></a><span class="lineno">41544</span>&#160;<span class="preprocessor">#define MCG_BWR_C8_CME1(base, value) (BITBAND_ACCESS8(&amp;MCG_C8_REG(base), MCG_C8_CME1_SHIFT) = (value))</span></div><div class="line"><a name="l41545"></a><span class="lineno">41545</span>&#160;</div><div class="line"><a name="l41561"></a><span class="lineno">41561</span>&#160;<span class="preprocessor">#define MCG_RD_C8_LOLRE(base) ((MCG_C8_REG(base) &amp; MCG_C8_LOLRE_MASK) &gt;&gt; MCG_C8_LOLRE_SHIFT)</span></div><div class="line"><a name="l41562"></a><span class="lineno">41562</span>&#160;<span class="preprocessor">#define MCG_BRD_C8_LOLRE(base) (BITBAND_ACCESS8(&amp;MCG_C8_REG(base), MCG_C8_LOLRE_SHIFT))</span></div><div class="line"><a name="l41563"></a><span class="lineno">41563</span>&#160;</div><div class="line"><a name="l41565"></a><span class="lineno">41565</span>&#160;<span class="preprocessor">#define MCG_WR_C8_LOLRE(base, value) (MCG_RMW_C8(base, (MCG_C8_LOLRE_MASK | MCG_C8_LOCS1_MASK), MCG_C8_LOLRE(value)))</span></div><div class="line"><a name="l41566"></a><span class="lineno">41566</span>&#160;<span class="preprocessor">#define MCG_BWR_C8_LOLRE(base, value) (BITBAND_ACCESS8(&amp;MCG_C8_REG(base), MCG_C8_LOLRE_SHIFT) = (value))</span></div><div class="line"><a name="l41567"></a><span class="lineno">41567</span>&#160;</div><div class="line"><a name="l41582"></a><span class="lineno">41582</span>&#160;<span class="preprocessor">#define MCG_RD_C8_LOCRE1(base) ((MCG_C8_REG(base) &amp; MCG_C8_LOCRE1_MASK) &gt;&gt; MCG_C8_LOCRE1_SHIFT)</span></div><div class="line"><a name="l41583"></a><span class="lineno">41583</span>&#160;<span class="preprocessor">#define MCG_BRD_C8_LOCRE1(base) (BITBAND_ACCESS8(&amp;MCG_C8_REG(base), MCG_C8_LOCRE1_SHIFT))</span></div><div class="line"><a name="l41584"></a><span class="lineno">41584</span>&#160;</div><div class="line"><a name="l41586"></a><span class="lineno">41586</span>&#160;<span class="preprocessor">#define MCG_WR_C8_LOCRE1(base, value) (MCG_RMW_C8(base, (MCG_C8_LOCRE1_MASK | MCG_C8_LOCS1_MASK), MCG_C8_LOCRE1(value)))</span></div><div class="line"><a name="l41587"></a><span class="lineno">41587</span>&#160;<span class="preprocessor">#define MCG_BWR_C8_LOCRE1(base, value) (BITBAND_ACCESS8(&amp;MCG_C8_REG(base), MCG_C8_LOCRE1_SHIFT) = (value))</span></div><div class="line"><a name="l41588"></a><span class="lineno">41588</span>&#160;</div><div class="line"><a name="l41590"></a><span class="lineno">41590</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l41591"></a><span class="lineno">41591</span>&#160;<span class="comment"> * MK64F12 MCM</span></div><div class="line"><a name="l41592"></a><span class="lineno">41592</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l41593"></a><span class="lineno">41593</span>&#160;<span class="comment"> * Core Platform Miscellaneous Control Module</span></div><div class="line"><a name="l41594"></a><span class="lineno">41594</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l41595"></a><span class="lineno">41595</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l41596"></a><span class="lineno">41596</span>&#160;<span class="comment"> * - MCM_PLASC - Crossbar Switch (AXBS) Slave Configuration</span></div><div class="line"><a name="l41597"></a><span class="lineno">41597</span>&#160;<span class="comment"> * - MCM_PLAMC - Crossbar Switch (AXBS) Master Configuration</span></div><div class="line"><a name="l41598"></a><span class="lineno">41598</span>&#160;<span class="comment"> * - MCM_CR - Control Register</span></div><div class="line"><a name="l41599"></a><span class="lineno">41599</span>&#160;<span class="comment"> * - MCM_ISCR - Interrupt Status Register</span></div><div class="line"><a name="l41600"></a><span class="lineno">41600</span>&#160;<span class="comment"> * - MCM_ETBCC - ETB Counter Control register</span></div><div class="line"><a name="l41601"></a><span class="lineno">41601</span>&#160;<span class="comment"> * - MCM_ETBRL - ETB Reload register</span></div><div class="line"><a name="l41602"></a><span class="lineno">41602</span>&#160;<span class="comment"> * - MCM_ETBCNT - ETB Counter Value register</span></div><div class="line"><a name="l41603"></a><span class="lineno">41603</span>&#160;<span class="comment"> * - MCM_PID - Process ID register</span></div><div class="line"><a name="l41604"></a><span class="lineno">41604</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l41605"></a><span class="lineno">41605</span>&#160;</div><div class="line"><a name="l41606"></a><span class="lineno">41606</span>&#160;<span class="preprocessor">#define MCM_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l41607"></a><span class="lineno">41607</span>&#160;<span class="preprocessor">#define MCM_IDX (0U) </span></div><div class="line"><a name="l41625"></a><span class="lineno">41625</span>&#160;<span class="preprocessor">#define MCM_RD_PLASC(base)       (MCM_PLASC_REG(base))</span></div><div class="line"><a name="l41626"></a><span class="lineno">41626</span>&#160;</div><div class="line"><a name="l41628"></a><span class="lineno">41628</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l41629"></a><span class="lineno">41629</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCM_PLASC bitfields</span></div><div class="line"><a name="l41630"></a><span class="lineno">41630</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l41631"></a><span class="lineno">41631</span>&#160;</div><div class="line"><a name="l41641"></a><span class="lineno">41641</span>&#160;<span class="preprocessor">#define MCM_RD_PLASC_ASC(base) ((MCM_PLASC_REG(base) &amp; MCM_PLASC_ASC_MASK) &gt;&gt; MCM_PLASC_ASC_SHIFT)</span></div><div class="line"><a name="l41642"></a><span class="lineno">41642</span>&#160;<span class="preprocessor">#define MCM_BRD_PLASC_ASC(base) (MCM_RD_PLASC_ASC(base))</span></div><div class="line"><a name="l41643"></a><span class="lineno">41643</span>&#160;</div><div class="line"><a name="l41661"></a><span class="lineno">41661</span>&#160;<span class="preprocessor">#define MCM_RD_PLAMC(base)       (MCM_PLAMC_REG(base))</span></div><div class="line"><a name="l41662"></a><span class="lineno">41662</span>&#160;</div><div class="line"><a name="l41664"></a><span class="lineno">41664</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l41665"></a><span class="lineno">41665</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCM_PLAMC bitfields</span></div><div class="line"><a name="l41666"></a><span class="lineno">41666</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l41667"></a><span class="lineno">41667</span>&#160;</div><div class="line"><a name="l41677"></a><span class="lineno">41677</span>&#160;<span class="preprocessor">#define MCM_RD_PLAMC_AMC(base) ((MCM_PLAMC_REG(base) &amp; MCM_PLAMC_AMC_MASK) &gt;&gt; MCM_PLAMC_AMC_SHIFT)</span></div><div class="line"><a name="l41678"></a><span class="lineno">41678</span>&#160;<span class="preprocessor">#define MCM_BRD_PLAMC_AMC(base) (MCM_RD_PLAMC_AMC(base))</span></div><div class="line"><a name="l41679"></a><span class="lineno">41679</span>&#160;</div><div class="line"><a name="l41697"></a><span class="lineno">41697</span>&#160;<span class="preprocessor">#define MCM_RD_CR(base)          (MCM_CR_REG(base))</span></div><div class="line"><a name="l41698"></a><span class="lineno">41698</span>&#160;<span class="preprocessor">#define MCM_WR_CR(base, value)   (MCM_CR_REG(base) = (value))</span></div><div class="line"><a name="l41699"></a><span class="lineno">41699</span>&#160;<span class="preprocessor">#define MCM_RMW_CR(base, mask, value) (MCM_WR_CR(base, (MCM_RD_CR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l41700"></a><span class="lineno">41700</span>&#160;<span class="preprocessor">#define MCM_SET_CR(base, value)  (MCM_WR_CR(base, MCM_RD_CR(base) |  (value)))</span></div><div class="line"><a name="l41701"></a><span class="lineno">41701</span>&#160;<span class="preprocessor">#define MCM_CLR_CR(base, value)  (MCM_WR_CR(base, MCM_RD_CR(base) &amp; ~(value)))</span></div><div class="line"><a name="l41702"></a><span class="lineno">41702</span>&#160;<span class="preprocessor">#define MCM_TOG_CR(base, value)  (MCM_WR_CR(base, MCM_RD_CR(base) ^  (value)))</span></div><div class="line"><a name="l41703"></a><span class="lineno">41703</span>&#160;</div><div class="line"><a name="l41705"></a><span class="lineno">41705</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l41706"></a><span class="lineno">41706</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCM_CR bitfields</span></div><div class="line"><a name="l41707"></a><span class="lineno">41707</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l41708"></a><span class="lineno">41708</span>&#160;</div><div class="line"><a name="l41723"></a><span class="lineno">41723</span>&#160;<span class="preprocessor">#define MCM_RD_CR_SRAMUAP(base) ((MCM_CR_REG(base) &amp; MCM_CR_SRAMUAP_MASK) &gt;&gt; MCM_CR_SRAMUAP_SHIFT)</span></div><div class="line"><a name="l41724"></a><span class="lineno">41724</span>&#160;<span class="preprocessor">#define MCM_BRD_CR_SRAMUAP(base) (MCM_RD_CR_SRAMUAP(base))</span></div><div class="line"><a name="l41725"></a><span class="lineno">41725</span>&#160;</div><div class="line"><a name="l41727"></a><span class="lineno">41727</span>&#160;<span class="preprocessor">#define MCM_WR_CR_SRAMUAP(base, value) (MCM_RMW_CR(base, MCM_CR_SRAMUAP_MASK, MCM_CR_SRAMUAP(value)))</span></div><div class="line"><a name="l41728"></a><span class="lineno">41728</span>&#160;<span class="preprocessor">#define MCM_BWR_CR_SRAMUAP(base, value) (MCM_WR_CR_SRAMUAP(base, value))</span></div><div class="line"><a name="l41729"></a><span class="lineno">41729</span>&#160;</div><div class="line"><a name="l41738"></a><span class="lineno">41738</span>&#160;<span class="preprocessor">#define MCM_RD_CR_SRAMUWP(base) ((MCM_CR_REG(base) &amp; MCM_CR_SRAMUWP_MASK) &gt;&gt; MCM_CR_SRAMUWP_SHIFT)</span></div><div class="line"><a name="l41739"></a><span class="lineno">41739</span>&#160;<span class="preprocessor">#define MCM_BRD_CR_SRAMUWP(base) (MCM_RD_CR_SRAMUWP(base))</span></div><div class="line"><a name="l41740"></a><span class="lineno">41740</span>&#160;</div><div class="line"><a name="l41742"></a><span class="lineno">41742</span>&#160;<span class="preprocessor">#define MCM_WR_CR_SRAMUWP(base, value) (MCM_RMW_CR(base, MCM_CR_SRAMUWP_MASK, MCM_CR_SRAMUWP(value)))</span></div><div class="line"><a name="l41743"></a><span class="lineno">41743</span>&#160;<span class="preprocessor">#define MCM_BWR_CR_SRAMUWP(base, value) (MCM_WR_CR_SRAMUWP(base, value))</span></div><div class="line"><a name="l41744"></a><span class="lineno">41744</span>&#160;</div><div class="line"><a name="l41760"></a><span class="lineno">41760</span>&#160;<span class="preprocessor">#define MCM_RD_CR_SRAMLAP(base) ((MCM_CR_REG(base) &amp; MCM_CR_SRAMLAP_MASK) &gt;&gt; MCM_CR_SRAMLAP_SHIFT)</span></div><div class="line"><a name="l41761"></a><span class="lineno">41761</span>&#160;<span class="preprocessor">#define MCM_BRD_CR_SRAMLAP(base) (MCM_RD_CR_SRAMLAP(base))</span></div><div class="line"><a name="l41762"></a><span class="lineno">41762</span>&#160;</div><div class="line"><a name="l41764"></a><span class="lineno">41764</span>&#160;<span class="preprocessor">#define MCM_WR_CR_SRAMLAP(base, value) (MCM_RMW_CR(base, MCM_CR_SRAMLAP_MASK, MCM_CR_SRAMLAP(value)))</span></div><div class="line"><a name="l41765"></a><span class="lineno">41765</span>&#160;<span class="preprocessor">#define MCM_BWR_CR_SRAMLAP(base, value) (MCM_WR_CR_SRAMLAP(base, value))</span></div><div class="line"><a name="l41766"></a><span class="lineno">41766</span>&#160;</div><div class="line"><a name="l41775"></a><span class="lineno">41775</span>&#160;<span class="preprocessor">#define MCM_RD_CR_SRAMLWP(base) ((MCM_CR_REG(base) &amp; MCM_CR_SRAMLWP_MASK) &gt;&gt; MCM_CR_SRAMLWP_SHIFT)</span></div><div class="line"><a name="l41776"></a><span class="lineno">41776</span>&#160;<span class="preprocessor">#define MCM_BRD_CR_SRAMLWP(base) (MCM_RD_CR_SRAMLWP(base))</span></div><div class="line"><a name="l41777"></a><span class="lineno">41777</span>&#160;</div><div class="line"><a name="l41779"></a><span class="lineno">41779</span>&#160;<span class="preprocessor">#define MCM_WR_CR_SRAMLWP(base, value) (MCM_RMW_CR(base, MCM_CR_SRAMLWP_MASK, MCM_CR_SRAMLWP(value)))</span></div><div class="line"><a name="l41780"></a><span class="lineno">41780</span>&#160;<span class="preprocessor">#define MCM_BWR_CR_SRAMLWP(base, value) (MCM_WR_CR_SRAMLWP(base, value))</span></div><div class="line"><a name="l41781"></a><span class="lineno">41781</span>&#160;</div><div class="line"><a name="l41796"></a><span class="lineno">41796</span>&#160;<span class="preprocessor">#define MCM_RD_ISCR(base)        (MCM_ISCR_REG(base))</span></div><div class="line"><a name="l41797"></a><span class="lineno">41797</span>&#160;<span class="preprocessor">#define MCM_WR_ISCR(base, value) (MCM_ISCR_REG(base) = (value))</span></div><div class="line"><a name="l41798"></a><span class="lineno">41798</span>&#160;<span class="preprocessor">#define MCM_RMW_ISCR(base, mask, value) (MCM_WR_ISCR(base, (MCM_RD_ISCR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l41799"></a><span class="lineno">41799</span>&#160;<span class="preprocessor">#define MCM_SET_ISCR(base, value) (MCM_WR_ISCR(base, MCM_RD_ISCR(base) |  (value)))</span></div><div class="line"><a name="l41800"></a><span class="lineno">41800</span>&#160;<span class="preprocessor">#define MCM_CLR_ISCR(base, value) (MCM_WR_ISCR(base, MCM_RD_ISCR(base) &amp; ~(value)))</span></div><div class="line"><a name="l41801"></a><span class="lineno">41801</span>&#160;<span class="preprocessor">#define MCM_TOG_ISCR(base, value) (MCM_WR_ISCR(base, MCM_RD_ISCR(base) ^  (value)))</span></div><div class="line"><a name="l41802"></a><span class="lineno">41802</span>&#160;</div><div class="line"><a name="l41804"></a><span class="lineno">41804</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l41805"></a><span class="lineno">41805</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCM_ISCR bitfields</span></div><div class="line"><a name="l41806"></a><span class="lineno">41806</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l41807"></a><span class="lineno">41807</span>&#160;</div><div class="line"><a name="l41819"></a><span class="lineno">41819</span>&#160;<span class="preprocessor">#define MCM_RD_ISCR_IRQ(base) ((MCM_ISCR_REG(base) &amp; MCM_ISCR_IRQ_MASK) &gt;&gt; MCM_ISCR_IRQ_SHIFT)</span></div><div class="line"><a name="l41820"></a><span class="lineno">41820</span>&#160;<span class="preprocessor">#define MCM_BRD_ISCR_IRQ(base) (MCM_RD_ISCR_IRQ(base))</span></div><div class="line"><a name="l41821"></a><span class="lineno">41821</span>&#160;</div><div class="line"><a name="l41823"></a><span class="lineno">41823</span>&#160;<span class="preprocessor">#define MCM_WR_ISCR_IRQ(base, value) (MCM_RMW_ISCR(base, (MCM_ISCR_IRQ_MASK | MCM_ISCR_NMI_MASK), MCM_ISCR_IRQ(value)))</span></div><div class="line"><a name="l41824"></a><span class="lineno">41824</span>&#160;<span class="preprocessor">#define MCM_BWR_ISCR_IRQ(base, value) (MCM_WR_ISCR_IRQ(base, value))</span></div><div class="line"><a name="l41825"></a><span class="lineno">41825</span>&#160;</div><div class="line"><a name="l41838"></a><span class="lineno">41838</span>&#160;<span class="preprocessor">#define MCM_RD_ISCR_NMI(base) ((MCM_ISCR_REG(base) &amp; MCM_ISCR_NMI_MASK) &gt;&gt; MCM_ISCR_NMI_SHIFT)</span></div><div class="line"><a name="l41839"></a><span class="lineno">41839</span>&#160;<span class="preprocessor">#define MCM_BRD_ISCR_NMI(base) (MCM_RD_ISCR_NMI(base))</span></div><div class="line"><a name="l41840"></a><span class="lineno">41840</span>&#160;</div><div class="line"><a name="l41842"></a><span class="lineno">41842</span>&#160;<span class="preprocessor">#define MCM_WR_ISCR_NMI(base, value) (MCM_RMW_ISCR(base, (MCM_ISCR_NMI_MASK | MCM_ISCR_IRQ_MASK), MCM_ISCR_NMI(value)))</span></div><div class="line"><a name="l41843"></a><span class="lineno">41843</span>&#160;<span class="preprocessor">#define MCM_BWR_ISCR_NMI(base, value) (MCM_WR_ISCR_NMI(base, value))</span></div><div class="line"><a name="l41844"></a><span class="lineno">41844</span>&#160;</div><div class="line"><a name="l41859"></a><span class="lineno">41859</span>&#160;<span class="preprocessor">#define MCM_RD_ISCR_DHREQ(base) ((MCM_ISCR_REG(base) &amp; MCM_ISCR_DHREQ_MASK) &gt;&gt; MCM_ISCR_DHREQ_SHIFT)</span></div><div class="line"><a name="l41860"></a><span class="lineno">41860</span>&#160;<span class="preprocessor">#define MCM_BRD_ISCR_DHREQ(base) (MCM_RD_ISCR_DHREQ(base))</span></div><div class="line"><a name="l41861"></a><span class="lineno">41861</span>&#160;</div><div class="line"><a name="l41876"></a><span class="lineno">41876</span>&#160;<span class="preprocessor">#define MCM_RD_ISCR_FIOC(base) ((MCM_ISCR_REG(base) &amp; MCM_ISCR_FIOC_MASK) &gt;&gt; MCM_ISCR_FIOC_SHIFT)</span></div><div class="line"><a name="l41877"></a><span class="lineno">41877</span>&#160;<span class="preprocessor">#define MCM_BRD_ISCR_FIOC(base) (MCM_RD_ISCR_FIOC(base))</span></div><div class="line"><a name="l41878"></a><span class="lineno">41878</span>&#160;</div><div class="line"><a name="l41893"></a><span class="lineno">41893</span>&#160;<span class="preprocessor">#define MCM_RD_ISCR_FDZC(base) ((MCM_ISCR_REG(base) &amp; MCM_ISCR_FDZC_MASK) &gt;&gt; MCM_ISCR_FDZC_SHIFT)</span></div><div class="line"><a name="l41894"></a><span class="lineno">41894</span>&#160;<span class="preprocessor">#define MCM_BRD_ISCR_FDZC(base) (MCM_RD_ISCR_FDZC(base))</span></div><div class="line"><a name="l41895"></a><span class="lineno">41895</span>&#160;</div><div class="line"><a name="l41910"></a><span class="lineno">41910</span>&#160;<span class="preprocessor">#define MCM_RD_ISCR_FOFC(base) ((MCM_ISCR_REG(base) &amp; MCM_ISCR_FOFC_MASK) &gt;&gt; MCM_ISCR_FOFC_SHIFT)</span></div><div class="line"><a name="l41911"></a><span class="lineno">41911</span>&#160;<span class="preprocessor">#define MCM_BRD_ISCR_FOFC(base) (MCM_RD_ISCR_FOFC(base))</span></div><div class="line"><a name="l41912"></a><span class="lineno">41912</span>&#160;</div><div class="line"><a name="l41927"></a><span class="lineno">41927</span>&#160;<span class="preprocessor">#define MCM_RD_ISCR_FUFC(base) ((MCM_ISCR_REG(base) &amp; MCM_ISCR_FUFC_MASK) &gt;&gt; MCM_ISCR_FUFC_SHIFT)</span></div><div class="line"><a name="l41928"></a><span class="lineno">41928</span>&#160;<span class="preprocessor">#define MCM_BRD_ISCR_FUFC(base) (MCM_RD_ISCR_FUFC(base))</span></div><div class="line"><a name="l41929"></a><span class="lineno">41929</span>&#160;</div><div class="line"><a name="l41944"></a><span class="lineno">41944</span>&#160;<span class="preprocessor">#define MCM_RD_ISCR_FIXC(base) ((MCM_ISCR_REG(base) &amp; MCM_ISCR_FIXC_MASK) &gt;&gt; MCM_ISCR_FIXC_SHIFT)</span></div><div class="line"><a name="l41945"></a><span class="lineno">41945</span>&#160;<span class="preprocessor">#define MCM_BRD_ISCR_FIXC(base) (MCM_RD_ISCR_FIXC(base))</span></div><div class="line"><a name="l41946"></a><span class="lineno">41946</span>&#160;</div><div class="line"><a name="l41961"></a><span class="lineno">41961</span>&#160;<span class="preprocessor">#define MCM_RD_ISCR_FIDC(base) ((MCM_ISCR_REG(base) &amp; MCM_ISCR_FIDC_MASK) &gt;&gt; MCM_ISCR_FIDC_SHIFT)</span></div><div class="line"><a name="l41962"></a><span class="lineno">41962</span>&#160;<span class="preprocessor">#define MCM_BRD_ISCR_FIDC(base) (MCM_RD_ISCR_FIDC(base))</span></div><div class="line"><a name="l41963"></a><span class="lineno">41963</span>&#160;</div><div class="line"><a name="l41974"></a><span class="lineno">41974</span>&#160;<span class="preprocessor">#define MCM_RD_ISCR_FIOCE(base) ((MCM_ISCR_REG(base) &amp; MCM_ISCR_FIOCE_MASK) &gt;&gt; MCM_ISCR_FIOCE_SHIFT)</span></div><div class="line"><a name="l41975"></a><span class="lineno">41975</span>&#160;<span class="preprocessor">#define MCM_BRD_ISCR_FIOCE(base) (MCM_RD_ISCR_FIOCE(base))</span></div><div class="line"><a name="l41976"></a><span class="lineno">41976</span>&#160;</div><div class="line"><a name="l41978"></a><span class="lineno">41978</span>&#160;<span class="preprocessor">#define MCM_WR_ISCR_FIOCE(base, value) (MCM_RMW_ISCR(base, (MCM_ISCR_FIOCE_MASK | MCM_ISCR_IRQ_MASK | MCM_ISCR_NMI_MASK), MCM_ISCR_FIOCE(value)))</span></div><div class="line"><a name="l41979"></a><span class="lineno">41979</span>&#160;<span class="preprocessor">#define MCM_BWR_ISCR_FIOCE(base, value) (MCM_WR_ISCR_FIOCE(base, value))</span></div><div class="line"><a name="l41980"></a><span class="lineno">41980</span>&#160;</div><div class="line"><a name="l41991"></a><span class="lineno">41991</span>&#160;<span class="preprocessor">#define MCM_RD_ISCR_FDZCE(base) ((MCM_ISCR_REG(base) &amp; MCM_ISCR_FDZCE_MASK) &gt;&gt; MCM_ISCR_FDZCE_SHIFT)</span></div><div class="line"><a name="l41992"></a><span class="lineno">41992</span>&#160;<span class="preprocessor">#define MCM_BRD_ISCR_FDZCE(base) (MCM_RD_ISCR_FDZCE(base))</span></div><div class="line"><a name="l41993"></a><span class="lineno">41993</span>&#160;</div><div class="line"><a name="l41995"></a><span class="lineno">41995</span>&#160;<span class="preprocessor">#define MCM_WR_ISCR_FDZCE(base, value) (MCM_RMW_ISCR(base, (MCM_ISCR_FDZCE_MASK | MCM_ISCR_IRQ_MASK | MCM_ISCR_NMI_MASK), MCM_ISCR_FDZCE(value)))</span></div><div class="line"><a name="l41996"></a><span class="lineno">41996</span>&#160;<span class="preprocessor">#define MCM_BWR_ISCR_FDZCE(base, value) (MCM_WR_ISCR_FDZCE(base, value))</span></div><div class="line"><a name="l41997"></a><span class="lineno">41997</span>&#160;</div><div class="line"><a name="l42008"></a><span class="lineno">42008</span>&#160;<span class="preprocessor">#define MCM_RD_ISCR_FOFCE(base) ((MCM_ISCR_REG(base) &amp; MCM_ISCR_FOFCE_MASK) &gt;&gt; MCM_ISCR_FOFCE_SHIFT)</span></div><div class="line"><a name="l42009"></a><span class="lineno">42009</span>&#160;<span class="preprocessor">#define MCM_BRD_ISCR_FOFCE(base) (MCM_RD_ISCR_FOFCE(base))</span></div><div class="line"><a name="l42010"></a><span class="lineno">42010</span>&#160;</div><div class="line"><a name="l42012"></a><span class="lineno">42012</span>&#160;<span class="preprocessor">#define MCM_WR_ISCR_FOFCE(base, value) (MCM_RMW_ISCR(base, (MCM_ISCR_FOFCE_MASK | MCM_ISCR_IRQ_MASK | MCM_ISCR_NMI_MASK), MCM_ISCR_FOFCE(value)))</span></div><div class="line"><a name="l42013"></a><span class="lineno">42013</span>&#160;<span class="preprocessor">#define MCM_BWR_ISCR_FOFCE(base, value) (MCM_WR_ISCR_FOFCE(base, value))</span></div><div class="line"><a name="l42014"></a><span class="lineno">42014</span>&#160;</div><div class="line"><a name="l42025"></a><span class="lineno">42025</span>&#160;<span class="preprocessor">#define MCM_RD_ISCR_FUFCE(base) ((MCM_ISCR_REG(base) &amp; MCM_ISCR_FUFCE_MASK) &gt;&gt; MCM_ISCR_FUFCE_SHIFT)</span></div><div class="line"><a name="l42026"></a><span class="lineno">42026</span>&#160;<span class="preprocessor">#define MCM_BRD_ISCR_FUFCE(base) (MCM_RD_ISCR_FUFCE(base))</span></div><div class="line"><a name="l42027"></a><span class="lineno">42027</span>&#160;</div><div class="line"><a name="l42029"></a><span class="lineno">42029</span>&#160;<span class="preprocessor">#define MCM_WR_ISCR_FUFCE(base, value) (MCM_RMW_ISCR(base, (MCM_ISCR_FUFCE_MASK | MCM_ISCR_IRQ_MASK | MCM_ISCR_NMI_MASK), MCM_ISCR_FUFCE(value)))</span></div><div class="line"><a name="l42030"></a><span class="lineno">42030</span>&#160;<span class="preprocessor">#define MCM_BWR_ISCR_FUFCE(base, value) (MCM_WR_ISCR_FUFCE(base, value))</span></div><div class="line"><a name="l42031"></a><span class="lineno">42031</span>&#160;</div><div class="line"><a name="l42042"></a><span class="lineno">42042</span>&#160;<span class="preprocessor">#define MCM_RD_ISCR_FIXCE(base) ((MCM_ISCR_REG(base) &amp; MCM_ISCR_FIXCE_MASK) &gt;&gt; MCM_ISCR_FIXCE_SHIFT)</span></div><div class="line"><a name="l42043"></a><span class="lineno">42043</span>&#160;<span class="preprocessor">#define MCM_BRD_ISCR_FIXCE(base) (MCM_RD_ISCR_FIXCE(base))</span></div><div class="line"><a name="l42044"></a><span class="lineno">42044</span>&#160;</div><div class="line"><a name="l42046"></a><span class="lineno">42046</span>&#160;<span class="preprocessor">#define MCM_WR_ISCR_FIXCE(base, value) (MCM_RMW_ISCR(base, (MCM_ISCR_FIXCE_MASK | MCM_ISCR_IRQ_MASK | MCM_ISCR_NMI_MASK), MCM_ISCR_FIXCE(value)))</span></div><div class="line"><a name="l42047"></a><span class="lineno">42047</span>&#160;<span class="preprocessor">#define MCM_BWR_ISCR_FIXCE(base, value) (MCM_WR_ISCR_FIXCE(base, value))</span></div><div class="line"><a name="l42048"></a><span class="lineno">42048</span>&#160;</div><div class="line"><a name="l42059"></a><span class="lineno">42059</span>&#160;<span class="preprocessor">#define MCM_RD_ISCR_FIDCE(base) ((MCM_ISCR_REG(base) &amp; MCM_ISCR_FIDCE_MASK) &gt;&gt; MCM_ISCR_FIDCE_SHIFT)</span></div><div class="line"><a name="l42060"></a><span class="lineno">42060</span>&#160;<span class="preprocessor">#define MCM_BRD_ISCR_FIDCE(base) (MCM_RD_ISCR_FIDCE(base))</span></div><div class="line"><a name="l42061"></a><span class="lineno">42061</span>&#160;</div><div class="line"><a name="l42063"></a><span class="lineno">42063</span>&#160;<span class="preprocessor">#define MCM_WR_ISCR_FIDCE(base, value) (MCM_RMW_ISCR(base, (MCM_ISCR_FIDCE_MASK | MCM_ISCR_IRQ_MASK | MCM_ISCR_NMI_MASK), MCM_ISCR_FIDCE(value)))</span></div><div class="line"><a name="l42064"></a><span class="lineno">42064</span>&#160;<span class="preprocessor">#define MCM_BWR_ISCR_FIDCE(base, value) (MCM_WR_ISCR_FIDCE(base, value))</span></div><div class="line"><a name="l42065"></a><span class="lineno">42065</span>&#160;</div><div class="line"><a name="l42080"></a><span class="lineno">42080</span>&#160;<span class="preprocessor">#define MCM_RD_ETBCC(base)       (MCM_ETBCC_REG(base))</span></div><div class="line"><a name="l42081"></a><span class="lineno">42081</span>&#160;<span class="preprocessor">#define MCM_WR_ETBCC(base, value) (MCM_ETBCC_REG(base) = (value))</span></div><div class="line"><a name="l42082"></a><span class="lineno">42082</span>&#160;<span class="preprocessor">#define MCM_RMW_ETBCC(base, mask, value) (MCM_WR_ETBCC(base, (MCM_RD_ETBCC(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l42083"></a><span class="lineno">42083</span>&#160;<span class="preprocessor">#define MCM_SET_ETBCC(base, value) (MCM_WR_ETBCC(base, MCM_RD_ETBCC(base) |  (value)))</span></div><div class="line"><a name="l42084"></a><span class="lineno">42084</span>&#160;<span class="preprocessor">#define MCM_CLR_ETBCC(base, value) (MCM_WR_ETBCC(base, MCM_RD_ETBCC(base) &amp; ~(value)))</span></div><div class="line"><a name="l42085"></a><span class="lineno">42085</span>&#160;<span class="preprocessor">#define MCM_TOG_ETBCC(base, value) (MCM_WR_ETBCC(base, MCM_RD_ETBCC(base) ^  (value)))</span></div><div class="line"><a name="l42086"></a><span class="lineno">42086</span>&#160;</div><div class="line"><a name="l42088"></a><span class="lineno">42088</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l42089"></a><span class="lineno">42089</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCM_ETBCC bitfields</span></div><div class="line"><a name="l42090"></a><span class="lineno">42090</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l42091"></a><span class="lineno">42091</span>&#160;</div><div class="line"><a name="l42103"></a><span class="lineno">42103</span>&#160;<span class="preprocessor">#define MCM_RD_ETBCC_CNTEN(base) ((MCM_ETBCC_REG(base) &amp; MCM_ETBCC_CNTEN_MASK) &gt;&gt; MCM_ETBCC_CNTEN_SHIFT)</span></div><div class="line"><a name="l42104"></a><span class="lineno">42104</span>&#160;<span class="preprocessor">#define MCM_BRD_ETBCC_CNTEN(base) (MCM_RD_ETBCC_CNTEN(base))</span></div><div class="line"><a name="l42105"></a><span class="lineno">42105</span>&#160;</div><div class="line"><a name="l42107"></a><span class="lineno">42107</span>&#160;<span class="preprocessor">#define MCM_WR_ETBCC_CNTEN(base, value) (MCM_RMW_ETBCC(base, MCM_ETBCC_CNTEN_MASK, MCM_ETBCC_CNTEN(value)))</span></div><div class="line"><a name="l42108"></a><span class="lineno">42108</span>&#160;<span class="preprocessor">#define MCM_BWR_ETBCC_CNTEN(base, value) (MCM_WR_ETBCC_CNTEN(base, value))</span></div><div class="line"><a name="l42109"></a><span class="lineno">42109</span>&#160;</div><div class="line"><a name="l42122"></a><span class="lineno">42122</span>&#160;<span class="preprocessor">#define MCM_RD_ETBCC_RSPT(base) ((MCM_ETBCC_REG(base) &amp; MCM_ETBCC_RSPT_MASK) &gt;&gt; MCM_ETBCC_RSPT_SHIFT)</span></div><div class="line"><a name="l42123"></a><span class="lineno">42123</span>&#160;<span class="preprocessor">#define MCM_BRD_ETBCC_RSPT(base) (MCM_RD_ETBCC_RSPT(base))</span></div><div class="line"><a name="l42124"></a><span class="lineno">42124</span>&#160;</div><div class="line"><a name="l42126"></a><span class="lineno">42126</span>&#160;<span class="preprocessor">#define MCM_WR_ETBCC_RSPT(base, value) (MCM_RMW_ETBCC(base, MCM_ETBCC_RSPT_MASK, MCM_ETBCC_RSPT(value)))</span></div><div class="line"><a name="l42127"></a><span class="lineno">42127</span>&#160;<span class="preprocessor">#define MCM_BWR_ETBCC_RSPT(base, value) (MCM_WR_ETBCC_RSPT(base, value))</span></div><div class="line"><a name="l42128"></a><span class="lineno">42128</span>&#160;</div><div class="line"><a name="l42145"></a><span class="lineno">42145</span>&#160;<span class="preprocessor">#define MCM_RD_ETBCC_RLRQ(base) ((MCM_ETBCC_REG(base) &amp; MCM_ETBCC_RLRQ_MASK) &gt;&gt; MCM_ETBCC_RLRQ_SHIFT)</span></div><div class="line"><a name="l42146"></a><span class="lineno">42146</span>&#160;<span class="preprocessor">#define MCM_BRD_ETBCC_RLRQ(base) (MCM_RD_ETBCC_RLRQ(base))</span></div><div class="line"><a name="l42147"></a><span class="lineno">42147</span>&#160;</div><div class="line"><a name="l42149"></a><span class="lineno">42149</span>&#160;<span class="preprocessor">#define MCM_WR_ETBCC_RLRQ(base, value) (MCM_RMW_ETBCC(base, MCM_ETBCC_RLRQ_MASK, MCM_ETBCC_RLRQ(value)))</span></div><div class="line"><a name="l42150"></a><span class="lineno">42150</span>&#160;<span class="preprocessor">#define MCM_BWR_ETBCC_RLRQ(base, value) (MCM_WR_ETBCC_RLRQ(base, value))</span></div><div class="line"><a name="l42151"></a><span class="lineno">42151</span>&#160;</div><div class="line"><a name="l42164"></a><span class="lineno">42164</span>&#160;<span class="preprocessor">#define MCM_RD_ETBCC_ETDIS(base) ((MCM_ETBCC_REG(base) &amp; MCM_ETBCC_ETDIS_MASK) &gt;&gt; MCM_ETBCC_ETDIS_SHIFT)</span></div><div class="line"><a name="l42165"></a><span class="lineno">42165</span>&#160;<span class="preprocessor">#define MCM_BRD_ETBCC_ETDIS(base) (MCM_RD_ETBCC_ETDIS(base))</span></div><div class="line"><a name="l42166"></a><span class="lineno">42166</span>&#160;</div><div class="line"><a name="l42168"></a><span class="lineno">42168</span>&#160;<span class="preprocessor">#define MCM_WR_ETBCC_ETDIS(base, value) (MCM_RMW_ETBCC(base, MCM_ETBCC_ETDIS_MASK, MCM_ETBCC_ETDIS(value)))</span></div><div class="line"><a name="l42169"></a><span class="lineno">42169</span>&#160;<span class="preprocessor">#define MCM_BWR_ETBCC_ETDIS(base, value) (MCM_WR_ETBCC_ETDIS(base, value))</span></div><div class="line"><a name="l42170"></a><span class="lineno">42170</span>&#160;</div><div class="line"><a name="l42183"></a><span class="lineno">42183</span>&#160;<span class="preprocessor">#define MCM_RD_ETBCC_ITDIS(base) ((MCM_ETBCC_REG(base) &amp; MCM_ETBCC_ITDIS_MASK) &gt;&gt; MCM_ETBCC_ITDIS_SHIFT)</span></div><div class="line"><a name="l42184"></a><span class="lineno">42184</span>&#160;<span class="preprocessor">#define MCM_BRD_ETBCC_ITDIS(base) (MCM_RD_ETBCC_ITDIS(base))</span></div><div class="line"><a name="l42185"></a><span class="lineno">42185</span>&#160;</div><div class="line"><a name="l42187"></a><span class="lineno">42187</span>&#160;<span class="preprocessor">#define MCM_WR_ETBCC_ITDIS(base, value) (MCM_RMW_ETBCC(base, MCM_ETBCC_ITDIS_MASK, MCM_ETBCC_ITDIS(value)))</span></div><div class="line"><a name="l42188"></a><span class="lineno">42188</span>&#160;<span class="preprocessor">#define MCM_BWR_ETBCC_ITDIS(base, value) (MCM_WR_ETBCC_ITDIS(base, value))</span></div><div class="line"><a name="l42189"></a><span class="lineno">42189</span>&#160;</div><div class="line"><a name="l42204"></a><span class="lineno">42204</span>&#160;<span class="preprocessor">#define MCM_RD_ETBRL(base)       (MCM_ETBRL_REG(base))</span></div><div class="line"><a name="l42205"></a><span class="lineno">42205</span>&#160;<span class="preprocessor">#define MCM_WR_ETBRL(base, value) (MCM_ETBRL_REG(base) = (value))</span></div><div class="line"><a name="l42206"></a><span class="lineno">42206</span>&#160;<span class="preprocessor">#define MCM_RMW_ETBRL(base, mask, value) (MCM_WR_ETBRL(base, (MCM_RD_ETBRL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l42207"></a><span class="lineno">42207</span>&#160;<span class="preprocessor">#define MCM_SET_ETBRL(base, value) (MCM_WR_ETBRL(base, MCM_RD_ETBRL(base) |  (value)))</span></div><div class="line"><a name="l42208"></a><span class="lineno">42208</span>&#160;<span class="preprocessor">#define MCM_CLR_ETBRL(base, value) (MCM_WR_ETBRL(base, MCM_RD_ETBRL(base) &amp; ~(value)))</span></div><div class="line"><a name="l42209"></a><span class="lineno">42209</span>&#160;<span class="preprocessor">#define MCM_TOG_ETBRL(base, value) (MCM_WR_ETBRL(base, MCM_RD_ETBRL(base) ^  (value)))</span></div><div class="line"><a name="l42210"></a><span class="lineno">42210</span>&#160;</div><div class="line"><a name="l42212"></a><span class="lineno">42212</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l42213"></a><span class="lineno">42213</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCM_ETBRL bitfields</span></div><div class="line"><a name="l42214"></a><span class="lineno">42214</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l42215"></a><span class="lineno">42215</span>&#160;</div><div class="line"><a name="l42224"></a><span class="lineno">42224</span>&#160;<span class="preprocessor">#define MCM_RD_ETBRL_RELOAD(base) ((MCM_ETBRL_REG(base) &amp; MCM_ETBRL_RELOAD_MASK) &gt;&gt; MCM_ETBRL_RELOAD_SHIFT)</span></div><div class="line"><a name="l42225"></a><span class="lineno">42225</span>&#160;<span class="preprocessor">#define MCM_BRD_ETBRL_RELOAD(base) (MCM_RD_ETBRL_RELOAD(base))</span></div><div class="line"><a name="l42226"></a><span class="lineno">42226</span>&#160;</div><div class="line"><a name="l42228"></a><span class="lineno">42228</span>&#160;<span class="preprocessor">#define MCM_WR_ETBRL_RELOAD(base, value) (MCM_RMW_ETBRL(base, MCM_ETBRL_RELOAD_MASK, MCM_ETBRL_RELOAD(value)))</span></div><div class="line"><a name="l42229"></a><span class="lineno">42229</span>&#160;<span class="preprocessor">#define MCM_BWR_ETBRL_RELOAD(base, value) (MCM_WR_ETBRL_RELOAD(base, value))</span></div><div class="line"><a name="l42230"></a><span class="lineno">42230</span>&#160;</div><div class="line"><a name="l42245"></a><span class="lineno">42245</span>&#160;<span class="preprocessor">#define MCM_RD_ETBCNT(base)      (MCM_ETBCNT_REG(base))</span></div><div class="line"><a name="l42246"></a><span class="lineno">42246</span>&#160;</div><div class="line"><a name="l42248"></a><span class="lineno">42248</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l42249"></a><span class="lineno">42249</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCM_ETBCNT bitfields</span></div><div class="line"><a name="l42250"></a><span class="lineno">42250</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l42251"></a><span class="lineno">42251</span>&#160;</div><div class="line"><a name="l42259"></a><span class="lineno">42259</span>&#160;<span class="preprocessor">#define MCM_RD_ETBCNT_COUNTER(base) ((MCM_ETBCNT_REG(base) &amp; MCM_ETBCNT_COUNTER_MASK) &gt;&gt; MCM_ETBCNT_COUNTER_SHIFT)</span></div><div class="line"><a name="l42260"></a><span class="lineno">42260</span>&#160;<span class="preprocessor">#define MCM_BRD_ETBCNT_COUNTER(base) (MCM_RD_ETBCNT_COUNTER(base))</span></div><div class="line"><a name="l42261"></a><span class="lineno">42261</span>&#160;</div><div class="line"><a name="l42281"></a><span class="lineno">42281</span>&#160;<span class="preprocessor">#define MCM_RD_PID(base)         (MCM_PID_REG(base))</span></div><div class="line"><a name="l42282"></a><span class="lineno">42282</span>&#160;<span class="preprocessor">#define MCM_WR_PID(base, value)  (MCM_PID_REG(base) = (value))</span></div><div class="line"><a name="l42283"></a><span class="lineno">42283</span>&#160;<span class="preprocessor">#define MCM_RMW_PID(base, mask, value) (MCM_WR_PID(base, (MCM_RD_PID(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l42284"></a><span class="lineno">42284</span>&#160;<span class="preprocessor">#define MCM_SET_PID(base, value) (MCM_WR_PID(base, MCM_RD_PID(base) |  (value)))</span></div><div class="line"><a name="l42285"></a><span class="lineno">42285</span>&#160;<span class="preprocessor">#define MCM_CLR_PID(base, value) (MCM_WR_PID(base, MCM_RD_PID(base) &amp; ~(value)))</span></div><div class="line"><a name="l42286"></a><span class="lineno">42286</span>&#160;<span class="preprocessor">#define MCM_TOG_PID(base, value) (MCM_WR_PID(base, MCM_RD_PID(base) ^  (value)))</span></div><div class="line"><a name="l42287"></a><span class="lineno">42287</span>&#160;</div><div class="line"><a name="l42289"></a><span class="lineno">42289</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l42290"></a><span class="lineno">42290</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCM_PID bitfields</span></div><div class="line"><a name="l42291"></a><span class="lineno">42291</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l42292"></a><span class="lineno">42292</span>&#160;</div><div class="line"><a name="l42300"></a><span class="lineno">42300</span>&#160;<span class="preprocessor">#define MCM_RD_PID_PID(base) ((MCM_PID_REG(base) &amp; MCM_PID_PID_MASK) &gt;&gt; MCM_PID_PID_SHIFT)</span></div><div class="line"><a name="l42301"></a><span class="lineno">42301</span>&#160;<span class="preprocessor">#define MCM_BRD_PID_PID(base) (MCM_RD_PID_PID(base))</span></div><div class="line"><a name="l42302"></a><span class="lineno">42302</span>&#160;</div><div class="line"><a name="l42304"></a><span class="lineno">42304</span>&#160;<span class="preprocessor">#define MCM_WR_PID_PID(base, value) (MCM_RMW_PID(base, MCM_PID_PID_MASK, MCM_PID_PID(value)))</span></div><div class="line"><a name="l42305"></a><span class="lineno">42305</span>&#160;<span class="preprocessor">#define MCM_BWR_PID_PID(base, value) (MCM_WR_PID_PID(base, value))</span></div><div class="line"><a name="l42306"></a><span class="lineno">42306</span>&#160;</div><div class="line"><a name="l42308"></a><span class="lineno">42308</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l42309"></a><span class="lineno">42309</span>&#160;<span class="comment"> * MK64F12 MPU</span></div><div class="line"><a name="l42310"></a><span class="lineno">42310</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l42311"></a><span class="lineno">42311</span>&#160;<span class="comment"> * Memory protection unit</span></div><div class="line"><a name="l42312"></a><span class="lineno">42312</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l42313"></a><span class="lineno">42313</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l42314"></a><span class="lineno">42314</span>&#160;<span class="comment"> * - MPU_CESR - Control/Error Status Register</span></div><div class="line"><a name="l42315"></a><span class="lineno">42315</span>&#160;<span class="comment"> * - MPU_EAR - Error Address Register, slave port n</span></div><div class="line"><a name="l42316"></a><span class="lineno">42316</span>&#160;<span class="comment"> * - MPU_EDR - Error Detail Register, slave port n</span></div><div class="line"><a name="l42317"></a><span class="lineno">42317</span>&#160;<span class="comment"> * - MPU_WORD - Region Descriptor n, Word 0</span></div><div class="line"><a name="l42318"></a><span class="lineno">42318</span>&#160;<span class="comment"> * - MPU_RGDAAC - Region Descriptor Alternate Access Control n</span></div><div class="line"><a name="l42319"></a><span class="lineno">42319</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l42320"></a><span class="lineno">42320</span>&#160;</div><div class="line"><a name="l42321"></a><span class="lineno">42321</span>&#160;<span class="preprocessor">#define MPU_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l42322"></a><span class="lineno">42322</span>&#160;<span class="preprocessor">#define MPU_IDX (0U) </span></div><div class="line"><a name="l42337"></a><span class="lineno">42337</span>&#160;<span class="preprocessor">#define MPU_RD_CESR(base)        (MPU_CESR_REG(base))</span></div><div class="line"><a name="l42338"></a><span class="lineno">42338</span>&#160;<span class="preprocessor">#define MPU_WR_CESR(base, value) (MPU_CESR_REG(base) = (value))</span></div><div class="line"><a name="l42339"></a><span class="lineno">42339</span>&#160;<span class="preprocessor">#define MPU_RMW_CESR(base, mask, value) (MPU_WR_CESR(base, (MPU_RD_CESR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l42340"></a><span class="lineno">42340</span>&#160;<span class="preprocessor">#define MPU_SET_CESR(base, value) (MPU_WR_CESR(base, MPU_RD_CESR(base) |  (value)))</span></div><div class="line"><a name="l42341"></a><span class="lineno">42341</span>&#160;<span class="preprocessor">#define MPU_CLR_CESR(base, value) (MPU_WR_CESR(base, MPU_RD_CESR(base) &amp; ~(value)))</span></div><div class="line"><a name="l42342"></a><span class="lineno">42342</span>&#160;<span class="preprocessor">#define MPU_TOG_CESR(base, value) (MPU_WR_CESR(base, MPU_RD_CESR(base) ^  (value)))</span></div><div class="line"><a name="l42343"></a><span class="lineno">42343</span>&#160;</div><div class="line"><a name="l42345"></a><span class="lineno">42345</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l42346"></a><span class="lineno">42346</span>&#160;<span class="comment"> * Constants &amp; macros for individual MPU_CESR bitfields</span></div><div class="line"><a name="l42347"></a><span class="lineno">42347</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l42348"></a><span class="lineno">42348</span>&#160;</div><div class="line"><a name="l42360"></a><span class="lineno">42360</span>&#160;<span class="preprocessor">#define MPU_RD_CESR_VLD(base) ((MPU_CESR_REG(base) &amp; MPU_CESR_VLD_MASK) &gt;&gt; MPU_CESR_VLD_SHIFT)</span></div><div class="line"><a name="l42361"></a><span class="lineno">42361</span>&#160;<span class="preprocessor">#define MPU_BRD_CESR_VLD(base) (BITBAND_ACCESS32(&amp;MPU_CESR_REG(base), MPU_CESR_VLD_SHIFT))</span></div><div class="line"><a name="l42362"></a><span class="lineno">42362</span>&#160;</div><div class="line"><a name="l42364"></a><span class="lineno">42364</span>&#160;<span class="preprocessor">#define MPU_WR_CESR_VLD(base, value) (MPU_RMW_CESR(base, (MPU_CESR_VLD_MASK | MPU_CESR_SPERR_MASK), MPU_CESR_VLD(value)))</span></div><div class="line"><a name="l42365"></a><span class="lineno">42365</span>&#160;<span class="preprocessor">#define MPU_BWR_CESR_VLD(base, value) (BITBAND_ACCESS32(&amp;MPU_CESR_REG(base), MPU_CESR_VLD_SHIFT) = (value))</span></div><div class="line"><a name="l42366"></a><span class="lineno">42366</span>&#160;</div><div class="line"><a name="l42380"></a><span class="lineno">42380</span>&#160;<span class="preprocessor">#define MPU_RD_CESR_NRGD(base) ((MPU_CESR_REG(base) &amp; MPU_CESR_NRGD_MASK) &gt;&gt; MPU_CESR_NRGD_SHIFT)</span></div><div class="line"><a name="l42381"></a><span class="lineno">42381</span>&#160;<span class="preprocessor">#define MPU_BRD_CESR_NRGD(base) (MPU_RD_CESR_NRGD(base))</span></div><div class="line"><a name="l42382"></a><span class="lineno">42382</span>&#160;</div><div class="line"><a name="l42391"></a><span class="lineno">42391</span>&#160;<span class="preprocessor">#define MPU_RD_CESR_NSP(base) ((MPU_CESR_REG(base) &amp; MPU_CESR_NSP_MASK) &gt;&gt; MPU_CESR_NSP_SHIFT)</span></div><div class="line"><a name="l42392"></a><span class="lineno">42392</span>&#160;<span class="preprocessor">#define MPU_BRD_CESR_NSP(base) (MPU_RD_CESR_NSP(base))</span></div><div class="line"><a name="l42393"></a><span class="lineno">42393</span>&#160;</div><div class="line"><a name="l42403"></a><span class="lineno">42403</span>&#160;<span class="preprocessor">#define MPU_RD_CESR_HRL(base) ((MPU_CESR_REG(base) &amp; MPU_CESR_HRL_MASK) &gt;&gt; MPU_CESR_HRL_SHIFT)</span></div><div class="line"><a name="l42404"></a><span class="lineno">42404</span>&#160;<span class="preprocessor">#define MPU_BRD_CESR_HRL(base) (MPU_RD_CESR_HRL(base))</span></div><div class="line"><a name="l42405"></a><span class="lineno">42405</span>&#160;</div><div class="line"><a name="l42425"></a><span class="lineno">42425</span>&#160;<span class="preprocessor">#define MPU_RD_CESR_SPERR(base) ((MPU_CESR_REG(base) &amp; MPU_CESR_SPERR_MASK) &gt;&gt; MPU_CESR_SPERR_SHIFT)</span></div><div class="line"><a name="l42426"></a><span class="lineno">42426</span>&#160;<span class="preprocessor">#define MPU_BRD_CESR_SPERR(base) (MPU_RD_CESR_SPERR(base))</span></div><div class="line"><a name="l42427"></a><span class="lineno">42427</span>&#160;</div><div class="line"><a name="l42429"></a><span class="lineno">42429</span>&#160;<span class="preprocessor">#define MPU_WR_CESR_SPERR(base, value) (MPU_RMW_CESR(base, MPU_CESR_SPERR_MASK, MPU_CESR_SPERR(value)))</span></div><div class="line"><a name="l42430"></a><span class="lineno">42430</span>&#160;<span class="preprocessor">#define MPU_BWR_CESR_SPERR(base, value) (MPU_WR_CESR_SPERR(base, value))</span></div><div class="line"><a name="l42431"></a><span class="lineno">42431</span>&#160;</div><div class="line"><a name="l42454"></a><span class="lineno">42454</span>&#160;<span class="preprocessor">#define MPU_RD_EAR(base, index)  (MPU_EAR_REG(base, index))</span></div><div class="line"><a name="l42455"></a><span class="lineno">42455</span>&#160;</div><div class="line"><a name="l42478"></a><span class="lineno">42478</span>&#160;<span class="preprocessor">#define MPU_RD_EDR(base, index)  (MPU_EDR_REG(base, index))</span></div><div class="line"><a name="l42479"></a><span class="lineno">42479</span>&#160;</div><div class="line"><a name="l42481"></a><span class="lineno">42481</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l42482"></a><span class="lineno">42482</span>&#160;<span class="comment"> * Constants &amp; macros for individual MPU_EDR bitfields</span></div><div class="line"><a name="l42483"></a><span class="lineno">42483</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l42484"></a><span class="lineno">42484</span>&#160;</div><div class="line"><a name="l42496"></a><span class="lineno">42496</span>&#160;<span class="preprocessor">#define MPU_RD_EDR_ERW(base, index) ((MPU_EDR_REG(base, index) &amp; MPU_EDR_ERW_MASK) &gt;&gt; MPU_EDR_ERW_SHIFT)</span></div><div class="line"><a name="l42497"></a><span class="lineno">42497</span>&#160;<span class="preprocessor">#define MPU_BRD_EDR_ERW(base, index) (BITBAND_ACCESS32(&amp;MPU_EDR_REG(base, index), MPU_EDR_ERW_SHIFT))</span></div><div class="line"><a name="l42498"></a><span class="lineno">42498</span>&#160;</div><div class="line"><a name="l42514"></a><span class="lineno">42514</span>&#160;<span class="preprocessor">#define MPU_RD_EDR_EATTR(base, index) ((MPU_EDR_REG(base, index) &amp; MPU_EDR_EATTR_MASK) &gt;&gt; MPU_EDR_EATTR_SHIFT)</span></div><div class="line"><a name="l42515"></a><span class="lineno">42515</span>&#160;<span class="preprocessor">#define MPU_BRD_EDR_EATTR(base, index) (MPU_RD_EDR_EATTR(base, index))</span></div><div class="line"><a name="l42516"></a><span class="lineno">42516</span>&#160;</div><div class="line"><a name="l42525"></a><span class="lineno">42525</span>&#160;<span class="preprocessor">#define MPU_RD_EDR_EMN(base, index) ((MPU_EDR_REG(base, index) &amp; MPU_EDR_EMN_MASK) &gt;&gt; MPU_EDR_EMN_SHIFT)</span></div><div class="line"><a name="l42526"></a><span class="lineno">42526</span>&#160;<span class="preprocessor">#define MPU_BRD_EDR_EMN(base, index) (MPU_RD_EDR_EMN(base, index))</span></div><div class="line"><a name="l42527"></a><span class="lineno">42527</span>&#160;</div><div class="line"><a name="l42538"></a><span class="lineno">42538</span>&#160;<span class="preprocessor">#define MPU_RD_EDR_EPID(base, index) ((MPU_EDR_REG(base, index) &amp; MPU_EDR_EPID_MASK) &gt;&gt; MPU_EDR_EPID_SHIFT)</span></div><div class="line"><a name="l42539"></a><span class="lineno">42539</span>&#160;<span class="preprocessor">#define MPU_BRD_EDR_EPID(base, index) (MPU_RD_EDR_EPID(base, index))</span></div><div class="line"><a name="l42540"></a><span class="lineno">42540</span>&#160;</div><div class="line"><a name="l42553"></a><span class="lineno">42553</span>&#160;<span class="preprocessor">#define MPU_RD_EDR_EACD(base, index) ((MPU_EDR_REG(base, index) &amp; MPU_EDR_EACD_MASK) &gt;&gt; MPU_EDR_EACD_SHIFT)</span></div><div class="line"><a name="l42554"></a><span class="lineno">42554</span>&#160;<span class="preprocessor">#define MPU_BRD_EDR_EACD(base, index) (MPU_RD_EDR_EACD(base, index))</span></div><div class="line"><a name="l42555"></a><span class="lineno">42555</span>&#160;</div><div class="line"><a name="l42574"></a><span class="lineno">42574</span>&#160;<span class="preprocessor">#define MPU_RD_WORD(base, index, index2) (MPU_WORD_REG(base, index, index2))</span></div><div class="line"><a name="l42575"></a><span class="lineno">42575</span>&#160;<span class="preprocessor">#define MPU_WR_WORD(base, index, index2, value) (MPU_WORD_REG(base, index, index2) = (value))</span></div><div class="line"><a name="l42576"></a><span class="lineno">42576</span>&#160;<span class="preprocessor">#define MPU_RMW_WORD(base, index, index2, mask, value) (MPU_WR_WORD(base, index, index2, (MPU_RD_WORD(base, index, index2) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l42577"></a><span class="lineno">42577</span>&#160;<span class="preprocessor">#define MPU_SET_WORD(base, index, index2, value) (MPU_WR_WORD(base, index, index2, MPU_RD_WORD(base, index, index2) |  (value)))</span></div><div class="line"><a name="l42578"></a><span class="lineno">42578</span>&#160;<span class="preprocessor">#define MPU_CLR_WORD(base, index, index2, value) (MPU_WR_WORD(base, index, index2, MPU_RD_WORD(base, index, index2) &amp; ~(value)))</span></div><div class="line"><a name="l42579"></a><span class="lineno">42579</span>&#160;<span class="preprocessor">#define MPU_TOG_WORD(base, index, index2, value) (MPU_WR_WORD(base, index, index2, MPU_RD_WORD(base, index, index2) ^  (value)))</span></div><div class="line"><a name="l42580"></a><span class="lineno">42580</span>&#160;</div><div class="line"><a name="l42582"></a><span class="lineno">42582</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l42583"></a><span class="lineno">42583</span>&#160;<span class="comment"> * Constants &amp; macros for individual MPU_WORD bitfields</span></div><div class="line"><a name="l42584"></a><span class="lineno">42584</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l42585"></a><span class="lineno">42585</span>&#160;</div><div class="line"><a name="l42598"></a><span class="lineno">42598</span>&#160;<span class="preprocessor">#define MPU_RD_WORD_VLD(base, index, index2) ((MPU_WORD_REG(base, index, index2) &amp; MPU_WORD_VLD_MASK) &gt;&gt; MPU_WORD_VLD_SHIFT)</span></div><div class="line"><a name="l42599"></a><span class="lineno">42599</span>&#160;<span class="preprocessor">#define MPU_BRD_WORD_VLD(base, index, index2) (BITBAND_ACCESS32(&amp;MPU_WORD_REG(base, index, index2), MPU_WORD_VLD_SHIFT))</span></div><div class="line"><a name="l42600"></a><span class="lineno">42600</span>&#160;</div><div class="line"><a name="l42602"></a><span class="lineno">42602</span>&#160;<span class="preprocessor">#define MPU_WR_WORD_VLD(base, index, index2, value) (MPU_RMW_WORD(base, index, index2, MPU_WORD_VLD_MASK, MPU_WORD_VLD(value)))</span></div><div class="line"><a name="l42603"></a><span class="lineno">42603</span>&#160;<span class="preprocessor">#define MPU_BWR_WORD_VLD(base, index, index2, value) (BITBAND_ACCESS32(&amp;MPU_WORD_REG(base, index, index2), MPU_WORD_VLD_SHIFT) = (value))</span></div><div class="line"><a name="l42604"></a><span class="lineno">42604</span>&#160;</div><div class="line"><a name="l42613"></a><span class="lineno">42613</span>&#160;<span class="preprocessor">#define MPU_RD_WORD_M0UM(base, index, index2) ((MPU_WORD_REG(base, index, index2) &amp; MPU_WORD_M0UM_MASK) &gt;&gt; MPU_WORD_M0UM_SHIFT)</span></div><div class="line"><a name="l42614"></a><span class="lineno">42614</span>&#160;<span class="preprocessor">#define MPU_BRD_WORD_M0UM(base, index, index2) (MPU_RD_WORD_M0UM(base, index, index2))</span></div><div class="line"><a name="l42615"></a><span class="lineno">42615</span>&#160;</div><div class="line"><a name="l42617"></a><span class="lineno">42617</span>&#160;<span class="preprocessor">#define MPU_WR_WORD_M0UM(base, index, index2, value) (MPU_RMW_WORD(base, index, index2, MPU_WORD_M0UM_MASK, MPU_WORD_M0UM(value)))</span></div><div class="line"><a name="l42618"></a><span class="lineno">42618</span>&#160;<span class="preprocessor">#define MPU_BWR_WORD_M0UM(base, index, index2, value) (MPU_WR_WORD_M0UM(base, index, index2, value))</span></div><div class="line"><a name="l42619"></a><span class="lineno">42619</span>&#160;</div><div class="line"><a name="l42628"></a><span class="lineno">42628</span>&#160;<span class="preprocessor">#define MPU_RD_WORD_M0SM(base, index, index2) ((MPU_WORD_REG(base, index, index2) &amp; MPU_WORD_M0SM_MASK) &gt;&gt; MPU_WORD_M0SM_SHIFT)</span></div><div class="line"><a name="l42629"></a><span class="lineno">42629</span>&#160;<span class="preprocessor">#define MPU_BRD_WORD_M0SM(base, index, index2) (MPU_RD_WORD_M0SM(base, index, index2))</span></div><div class="line"><a name="l42630"></a><span class="lineno">42630</span>&#160;</div><div class="line"><a name="l42632"></a><span class="lineno">42632</span>&#160;<span class="preprocessor">#define MPU_WR_WORD_M0SM(base, index, index2, value) (MPU_RMW_WORD(base, index, index2, MPU_WORD_M0SM_MASK, MPU_WORD_M0SM(value)))</span></div><div class="line"><a name="l42633"></a><span class="lineno">42633</span>&#160;<span class="preprocessor">#define MPU_BWR_WORD_M0SM(base, index, index2, value) (MPU_WR_WORD_M0SM(base, index, index2, value))</span></div><div class="line"><a name="l42634"></a><span class="lineno">42634</span>&#160;</div><div class="line"><a name="l42643"></a><span class="lineno">42643</span>&#160;<span class="preprocessor">#define MPU_RD_WORD_M0PE(base, index, index2) ((MPU_WORD_REG(base, index, index2) &amp; MPU_WORD_M0PE_MASK) &gt;&gt; MPU_WORD_M0PE_SHIFT)</span></div><div class="line"><a name="l42644"></a><span class="lineno">42644</span>&#160;<span class="preprocessor">#define MPU_BRD_WORD_M0PE(base, index, index2) (BITBAND_ACCESS32(&amp;MPU_WORD_REG(base, index, index2), MPU_WORD_M0PE_SHIFT))</span></div><div class="line"><a name="l42645"></a><span class="lineno">42645</span>&#160;</div><div class="line"><a name="l42647"></a><span class="lineno">42647</span>&#160;<span class="preprocessor">#define MPU_WR_WORD_M0PE(base, index, index2, value) (MPU_RMW_WORD(base, index, index2, MPU_WORD_M0PE_MASK, MPU_WORD_M0PE(value)))</span></div><div class="line"><a name="l42648"></a><span class="lineno">42648</span>&#160;<span class="preprocessor">#define MPU_BWR_WORD_M0PE(base, index, index2, value) (BITBAND_ACCESS32(&amp;MPU_WORD_REG(base, index, index2), MPU_WORD_M0PE_SHIFT) = (value))</span></div><div class="line"><a name="l42649"></a><span class="lineno">42649</span>&#160;</div><div class="line"><a name="l42659"></a><span class="lineno">42659</span>&#160;<span class="preprocessor">#define MPU_RD_WORD_ENDADDR(base, index, index2) ((MPU_WORD_REG(base, index, index2) &amp; MPU_WORD_ENDADDR_MASK) &gt;&gt; MPU_WORD_ENDADDR_SHIFT)</span></div><div class="line"><a name="l42660"></a><span class="lineno">42660</span>&#160;<span class="preprocessor">#define MPU_BRD_WORD_ENDADDR(base, index, index2) (MPU_RD_WORD_ENDADDR(base, index, index2))</span></div><div class="line"><a name="l42661"></a><span class="lineno">42661</span>&#160;</div><div class="line"><a name="l42663"></a><span class="lineno">42663</span>&#160;<span class="preprocessor">#define MPU_WR_WORD_ENDADDR(base, index, index2, value) (MPU_RMW_WORD(base, index, index2, MPU_WORD_ENDADDR_MASK, MPU_WORD_ENDADDR(value)))</span></div><div class="line"><a name="l42664"></a><span class="lineno">42664</span>&#160;<span class="preprocessor">#define MPU_BWR_WORD_ENDADDR(base, index, index2, value) (MPU_WR_WORD_ENDADDR(base, index, index2, value))</span></div><div class="line"><a name="l42665"></a><span class="lineno">42665</span>&#160;</div><div class="line"><a name="l42675"></a><span class="lineno">42675</span>&#160;<span class="preprocessor">#define MPU_RD_WORD_SRTADDR(base, index, index2) ((MPU_WORD_REG(base, index, index2) &amp; MPU_WORD_SRTADDR_MASK) &gt;&gt; MPU_WORD_SRTADDR_SHIFT)</span></div><div class="line"><a name="l42676"></a><span class="lineno">42676</span>&#160;<span class="preprocessor">#define MPU_BRD_WORD_SRTADDR(base, index, index2) (MPU_RD_WORD_SRTADDR(base, index, index2))</span></div><div class="line"><a name="l42677"></a><span class="lineno">42677</span>&#160;</div><div class="line"><a name="l42679"></a><span class="lineno">42679</span>&#160;<span class="preprocessor">#define MPU_WR_WORD_SRTADDR(base, index, index2, value) (MPU_RMW_WORD(base, index, index2, MPU_WORD_SRTADDR_MASK, MPU_WORD_SRTADDR(value)))</span></div><div class="line"><a name="l42680"></a><span class="lineno">42680</span>&#160;<span class="preprocessor">#define MPU_BWR_WORD_SRTADDR(base, index, index2, value) (MPU_WR_WORD_SRTADDR(base, index, index2, value))</span></div><div class="line"><a name="l42681"></a><span class="lineno">42681</span>&#160;</div><div class="line"><a name="l42690"></a><span class="lineno">42690</span>&#160;<span class="preprocessor">#define MPU_RD_WORD_M1UM(base, index, index2) ((MPU_WORD_REG(base, index, index2) &amp; MPU_WORD_M1UM_MASK) &gt;&gt; MPU_WORD_M1UM_SHIFT)</span></div><div class="line"><a name="l42691"></a><span class="lineno">42691</span>&#160;<span class="preprocessor">#define MPU_BRD_WORD_M1UM(base, index, index2) (MPU_RD_WORD_M1UM(base, index, index2))</span></div><div class="line"><a name="l42692"></a><span class="lineno">42692</span>&#160;</div><div class="line"><a name="l42694"></a><span class="lineno">42694</span>&#160;<span class="preprocessor">#define MPU_WR_WORD_M1UM(base, index, index2, value) (MPU_RMW_WORD(base, index, index2, MPU_WORD_M1UM_MASK, MPU_WORD_M1UM(value)))</span></div><div class="line"><a name="l42695"></a><span class="lineno">42695</span>&#160;<span class="preprocessor">#define MPU_BWR_WORD_M1UM(base, index, index2, value) (MPU_WR_WORD_M1UM(base, index, index2, value))</span></div><div class="line"><a name="l42696"></a><span class="lineno">42696</span>&#160;</div><div class="line"><a name="l42705"></a><span class="lineno">42705</span>&#160;<span class="preprocessor">#define MPU_RD_WORD_M1SM(base, index, index2) ((MPU_WORD_REG(base, index, index2) &amp; MPU_WORD_M1SM_MASK) &gt;&gt; MPU_WORD_M1SM_SHIFT)</span></div><div class="line"><a name="l42706"></a><span class="lineno">42706</span>&#160;<span class="preprocessor">#define MPU_BRD_WORD_M1SM(base, index, index2) (MPU_RD_WORD_M1SM(base, index, index2))</span></div><div class="line"><a name="l42707"></a><span class="lineno">42707</span>&#160;</div><div class="line"><a name="l42709"></a><span class="lineno">42709</span>&#160;<span class="preprocessor">#define MPU_WR_WORD_M1SM(base, index, index2, value) (MPU_RMW_WORD(base, index, index2, MPU_WORD_M1SM_MASK, MPU_WORD_M1SM(value)))</span></div><div class="line"><a name="l42710"></a><span class="lineno">42710</span>&#160;<span class="preprocessor">#define MPU_BWR_WORD_M1SM(base, index, index2, value) (MPU_WR_WORD_M1SM(base, index, index2, value))</span></div><div class="line"><a name="l42711"></a><span class="lineno">42711</span>&#160;</div><div class="line"><a name="l42720"></a><span class="lineno">42720</span>&#160;<span class="preprocessor">#define MPU_RD_WORD_M1PE(base, index, index2) ((MPU_WORD_REG(base, index, index2) &amp; MPU_WORD_M1PE_MASK) &gt;&gt; MPU_WORD_M1PE_SHIFT)</span></div><div class="line"><a name="l42721"></a><span class="lineno">42721</span>&#160;<span class="preprocessor">#define MPU_BRD_WORD_M1PE(base, index, index2) (BITBAND_ACCESS32(&amp;MPU_WORD_REG(base, index, index2), MPU_WORD_M1PE_SHIFT))</span></div><div class="line"><a name="l42722"></a><span class="lineno">42722</span>&#160;</div><div class="line"><a name="l42724"></a><span class="lineno">42724</span>&#160;<span class="preprocessor">#define MPU_WR_WORD_M1PE(base, index, index2, value) (MPU_RMW_WORD(base, index, index2, MPU_WORD_M1PE_MASK, MPU_WORD_M1PE(value)))</span></div><div class="line"><a name="l42725"></a><span class="lineno">42725</span>&#160;<span class="preprocessor">#define MPU_BWR_WORD_M1PE(base, index, index2, value) (BITBAND_ACCESS32(&amp;MPU_WORD_REG(base, index, index2), MPU_WORD_M1PE_SHIFT) = (value))</span></div><div class="line"><a name="l42726"></a><span class="lineno">42726</span>&#160;</div><div class="line"><a name="l42735"></a><span class="lineno">42735</span>&#160;<span class="preprocessor">#define MPU_RD_WORD_M2UM(base, index, index2) ((MPU_WORD_REG(base, index, index2) &amp; MPU_WORD_M2UM_MASK) &gt;&gt; MPU_WORD_M2UM_SHIFT)</span></div><div class="line"><a name="l42736"></a><span class="lineno">42736</span>&#160;<span class="preprocessor">#define MPU_BRD_WORD_M2UM(base, index, index2) (MPU_RD_WORD_M2UM(base, index, index2))</span></div><div class="line"><a name="l42737"></a><span class="lineno">42737</span>&#160;</div><div class="line"><a name="l42739"></a><span class="lineno">42739</span>&#160;<span class="preprocessor">#define MPU_WR_WORD_M2UM(base, index, index2, value) (MPU_RMW_WORD(base, index, index2, MPU_WORD_M2UM_MASK, MPU_WORD_M2UM(value)))</span></div><div class="line"><a name="l42740"></a><span class="lineno">42740</span>&#160;<span class="preprocessor">#define MPU_BWR_WORD_M2UM(base, index, index2, value) (MPU_WR_WORD_M2UM(base, index, index2, value))</span></div><div class="line"><a name="l42741"></a><span class="lineno">42741</span>&#160;</div><div class="line"><a name="l42750"></a><span class="lineno">42750</span>&#160;<span class="preprocessor">#define MPU_RD_WORD_M2SM(base, index, index2) ((MPU_WORD_REG(base, index, index2) &amp; MPU_WORD_M2SM_MASK) &gt;&gt; MPU_WORD_M2SM_SHIFT)</span></div><div class="line"><a name="l42751"></a><span class="lineno">42751</span>&#160;<span class="preprocessor">#define MPU_BRD_WORD_M2SM(base, index, index2) (MPU_RD_WORD_M2SM(base, index, index2))</span></div><div class="line"><a name="l42752"></a><span class="lineno">42752</span>&#160;</div><div class="line"><a name="l42754"></a><span class="lineno">42754</span>&#160;<span class="preprocessor">#define MPU_WR_WORD_M2SM(base, index, index2, value) (MPU_RMW_WORD(base, index, index2, MPU_WORD_M2SM_MASK, MPU_WORD_M2SM(value)))</span></div><div class="line"><a name="l42755"></a><span class="lineno">42755</span>&#160;<span class="preprocessor">#define MPU_BWR_WORD_M2SM(base, index, index2, value) (MPU_WR_WORD_M2SM(base, index, index2, value))</span></div><div class="line"><a name="l42756"></a><span class="lineno">42756</span>&#160;</div><div class="line"><a name="l42770"></a><span class="lineno">42770</span>&#160;<span class="preprocessor">#define MPU_RD_WORD_PIDMASK(base, index, index2) ((MPU_WORD_REG(base, index, index2) &amp; MPU_WORD_PIDMASK_MASK) &gt;&gt; MPU_WORD_PIDMASK_SHIFT)</span></div><div class="line"><a name="l42771"></a><span class="lineno">42771</span>&#160;<span class="preprocessor">#define MPU_BRD_WORD_PIDMASK(base, index, index2) (MPU_RD_WORD_PIDMASK(base, index, index2))</span></div><div class="line"><a name="l42772"></a><span class="lineno">42772</span>&#160;</div><div class="line"><a name="l42774"></a><span class="lineno">42774</span>&#160;<span class="preprocessor">#define MPU_WR_WORD_PIDMASK(base, index, index2, value) (MPU_RMW_WORD(base, index, index2, MPU_WORD_PIDMASK_MASK, MPU_WORD_PIDMASK(value)))</span></div><div class="line"><a name="l42775"></a><span class="lineno">42775</span>&#160;<span class="preprocessor">#define MPU_BWR_WORD_PIDMASK(base, index, index2, value) (MPU_WR_WORD_PIDMASK(base, index, index2, value))</span></div><div class="line"><a name="l42776"></a><span class="lineno">42776</span>&#160;</div><div class="line"><a name="l42785"></a><span class="lineno">42785</span>&#160;<span class="preprocessor">#define MPU_RD_WORD_M2PE(base, index, index2) ((MPU_WORD_REG(base, index, index2) &amp; MPU_WORD_M2PE_MASK) &gt;&gt; MPU_WORD_M2PE_SHIFT)</span></div><div class="line"><a name="l42786"></a><span class="lineno">42786</span>&#160;<span class="preprocessor">#define MPU_BRD_WORD_M2PE(base, index, index2) (BITBAND_ACCESS32(&amp;MPU_WORD_REG(base, index, index2), MPU_WORD_M2PE_SHIFT))</span></div><div class="line"><a name="l42787"></a><span class="lineno">42787</span>&#160;</div><div class="line"><a name="l42789"></a><span class="lineno">42789</span>&#160;<span class="preprocessor">#define MPU_WR_WORD_M2PE(base, index, index2, value) (MPU_RMW_WORD(base, index, index2, MPU_WORD_M2PE_MASK, MPU_WORD_M2PE(value)))</span></div><div class="line"><a name="l42790"></a><span class="lineno">42790</span>&#160;<span class="preprocessor">#define MPU_BWR_WORD_M2PE(base, index, index2, value) (BITBAND_ACCESS32(&amp;MPU_WORD_REG(base, index, index2), MPU_WORD_M2PE_SHIFT) = (value))</span></div><div class="line"><a name="l42791"></a><span class="lineno">42791</span>&#160;</div><div class="line"><a name="l42807"></a><span class="lineno">42807</span>&#160;<span class="preprocessor">#define MPU_RD_WORD_M3UM(base, index, index2) ((MPU_WORD_REG(base, index, index2) &amp; MPU_WORD_M3UM_MASK) &gt;&gt; MPU_WORD_M3UM_SHIFT)</span></div><div class="line"><a name="l42808"></a><span class="lineno">42808</span>&#160;<span class="preprocessor">#define MPU_BRD_WORD_M3UM(base, index, index2) (MPU_RD_WORD_M3UM(base, index, index2))</span></div><div class="line"><a name="l42809"></a><span class="lineno">42809</span>&#160;</div><div class="line"><a name="l42811"></a><span class="lineno">42811</span>&#160;<span class="preprocessor">#define MPU_WR_WORD_M3UM(base, index, index2, value) (MPU_RMW_WORD(base, index, index2, MPU_WORD_M3UM_MASK, MPU_WORD_M3UM(value)))</span></div><div class="line"><a name="l42812"></a><span class="lineno">42812</span>&#160;<span class="preprocessor">#define MPU_BWR_WORD_M3UM(base, index, index2, value) (MPU_WR_WORD_M3UM(base, index, index2, value))</span></div><div class="line"><a name="l42813"></a><span class="lineno">42813</span>&#160;</div><div class="line"><a name="l42828"></a><span class="lineno">42828</span>&#160;<span class="preprocessor">#define MPU_RD_WORD_M3SM(base, index, index2) ((MPU_WORD_REG(base, index, index2) &amp; MPU_WORD_M3SM_MASK) &gt;&gt; MPU_WORD_M3SM_SHIFT)</span></div><div class="line"><a name="l42829"></a><span class="lineno">42829</span>&#160;<span class="preprocessor">#define MPU_BRD_WORD_M3SM(base, index, index2) (MPU_RD_WORD_M3SM(base, index, index2))</span></div><div class="line"><a name="l42830"></a><span class="lineno">42830</span>&#160;</div><div class="line"><a name="l42832"></a><span class="lineno">42832</span>&#160;<span class="preprocessor">#define MPU_WR_WORD_M3SM(base, index, index2, value) (MPU_RMW_WORD(base, index, index2, MPU_WORD_M3SM_MASK, MPU_WORD_M3SM(value)))</span></div><div class="line"><a name="l42833"></a><span class="lineno">42833</span>&#160;<span class="preprocessor">#define MPU_BWR_WORD_M3SM(base, index, index2, value) (MPU_WR_WORD_M3SM(base, index, index2, value))</span></div><div class="line"><a name="l42834"></a><span class="lineno">42834</span>&#160;</div><div class="line"><a name="l42846"></a><span class="lineno">42846</span>&#160;<span class="preprocessor">#define MPU_RD_WORD_M3PE(base, index, index2) ((MPU_WORD_REG(base, index, index2) &amp; MPU_WORD_M3PE_MASK) &gt;&gt; MPU_WORD_M3PE_SHIFT)</span></div><div class="line"><a name="l42847"></a><span class="lineno">42847</span>&#160;<span class="preprocessor">#define MPU_BRD_WORD_M3PE(base, index, index2) (BITBAND_ACCESS32(&amp;MPU_WORD_REG(base, index, index2), MPU_WORD_M3PE_SHIFT))</span></div><div class="line"><a name="l42848"></a><span class="lineno">42848</span>&#160;</div><div class="line"><a name="l42850"></a><span class="lineno">42850</span>&#160;<span class="preprocessor">#define MPU_WR_WORD_M3PE(base, index, index2, value) (MPU_RMW_WORD(base, index, index2, MPU_WORD_M3PE_MASK, MPU_WORD_M3PE(value)))</span></div><div class="line"><a name="l42851"></a><span class="lineno">42851</span>&#160;<span class="preprocessor">#define MPU_BWR_WORD_M3PE(base, index, index2, value) (BITBAND_ACCESS32(&amp;MPU_WORD_REG(base, index, index2), MPU_WORD_M3PE_SHIFT) = (value))</span></div><div class="line"><a name="l42852"></a><span class="lineno">42852</span>&#160;</div><div class="line"><a name="l42863"></a><span class="lineno">42863</span>&#160;<span class="preprocessor">#define MPU_RD_WORD_PID(base, index, index2) ((MPU_WORD_REG(base, index, index2) &amp; MPU_WORD_PID_MASK) &gt;&gt; MPU_WORD_PID_SHIFT)</span></div><div class="line"><a name="l42864"></a><span class="lineno">42864</span>&#160;<span class="preprocessor">#define MPU_BRD_WORD_PID(base, index, index2) (MPU_RD_WORD_PID(base, index, index2))</span></div><div class="line"><a name="l42865"></a><span class="lineno">42865</span>&#160;</div><div class="line"><a name="l42867"></a><span class="lineno">42867</span>&#160;<span class="preprocessor">#define MPU_WR_WORD_PID(base, index, index2, value) (MPU_RMW_WORD(base, index, index2, MPU_WORD_PID_MASK, MPU_WORD_PID(value)))</span></div><div class="line"><a name="l42868"></a><span class="lineno">42868</span>&#160;<span class="preprocessor">#define MPU_BWR_WORD_PID(base, index, index2, value) (MPU_WR_WORD_PID(base, index, index2, value))</span></div><div class="line"><a name="l42869"></a><span class="lineno">42869</span>&#160;</div><div class="line"><a name="l42881"></a><span class="lineno">42881</span>&#160;<span class="preprocessor">#define MPU_RD_WORD_M4WE(base, index, index2) ((MPU_WORD_REG(base, index, index2) &amp; MPU_WORD_M4WE_MASK) &gt;&gt; MPU_WORD_M4WE_SHIFT)</span></div><div class="line"><a name="l42882"></a><span class="lineno">42882</span>&#160;<span class="preprocessor">#define MPU_BRD_WORD_M4WE(base, index, index2) (BITBAND_ACCESS32(&amp;MPU_WORD_REG(base, index, index2), MPU_WORD_M4WE_SHIFT))</span></div><div class="line"><a name="l42883"></a><span class="lineno">42883</span>&#160;</div><div class="line"><a name="l42885"></a><span class="lineno">42885</span>&#160;<span class="preprocessor">#define MPU_WR_WORD_M4WE(base, index, index2, value) (MPU_RMW_WORD(base, index, index2, MPU_WORD_M4WE_MASK, MPU_WORD_M4WE(value)))</span></div><div class="line"><a name="l42886"></a><span class="lineno">42886</span>&#160;<span class="preprocessor">#define MPU_BWR_WORD_M4WE(base, index, index2, value) (BITBAND_ACCESS32(&amp;MPU_WORD_REG(base, index, index2), MPU_WORD_M4WE_SHIFT) = (value))</span></div><div class="line"><a name="l42887"></a><span class="lineno">42887</span>&#160;</div><div class="line"><a name="l42899"></a><span class="lineno">42899</span>&#160;<span class="preprocessor">#define MPU_RD_WORD_M4RE(base, index, index2) ((MPU_WORD_REG(base, index, index2) &amp; MPU_WORD_M4RE_MASK) &gt;&gt; MPU_WORD_M4RE_SHIFT)</span></div><div class="line"><a name="l42900"></a><span class="lineno">42900</span>&#160;<span class="preprocessor">#define MPU_BRD_WORD_M4RE(base, index, index2) (BITBAND_ACCESS32(&amp;MPU_WORD_REG(base, index, index2), MPU_WORD_M4RE_SHIFT))</span></div><div class="line"><a name="l42901"></a><span class="lineno">42901</span>&#160;</div><div class="line"><a name="l42903"></a><span class="lineno">42903</span>&#160;<span class="preprocessor">#define MPU_WR_WORD_M4RE(base, index, index2, value) (MPU_RMW_WORD(base, index, index2, MPU_WORD_M4RE_MASK, MPU_WORD_M4RE(value)))</span></div><div class="line"><a name="l42904"></a><span class="lineno">42904</span>&#160;<span class="preprocessor">#define MPU_BWR_WORD_M4RE(base, index, index2, value) (BITBAND_ACCESS32(&amp;MPU_WORD_REG(base, index, index2), MPU_WORD_M4RE_SHIFT) = (value))</span></div><div class="line"><a name="l42905"></a><span class="lineno">42905</span>&#160;</div><div class="line"><a name="l42917"></a><span class="lineno">42917</span>&#160;<span class="preprocessor">#define MPU_RD_WORD_M5WE(base, index, index2) ((MPU_WORD_REG(base, index, index2) &amp; MPU_WORD_M5WE_MASK) &gt;&gt; MPU_WORD_M5WE_SHIFT)</span></div><div class="line"><a name="l42918"></a><span class="lineno">42918</span>&#160;<span class="preprocessor">#define MPU_BRD_WORD_M5WE(base, index, index2) (BITBAND_ACCESS32(&amp;MPU_WORD_REG(base, index, index2), MPU_WORD_M5WE_SHIFT))</span></div><div class="line"><a name="l42919"></a><span class="lineno">42919</span>&#160;</div><div class="line"><a name="l42921"></a><span class="lineno">42921</span>&#160;<span class="preprocessor">#define MPU_WR_WORD_M5WE(base, index, index2, value) (MPU_RMW_WORD(base, index, index2, MPU_WORD_M5WE_MASK, MPU_WORD_M5WE(value)))</span></div><div class="line"><a name="l42922"></a><span class="lineno">42922</span>&#160;<span class="preprocessor">#define MPU_BWR_WORD_M5WE(base, index, index2, value) (BITBAND_ACCESS32(&amp;MPU_WORD_REG(base, index, index2), MPU_WORD_M5WE_SHIFT) = (value))</span></div><div class="line"><a name="l42923"></a><span class="lineno">42923</span>&#160;</div><div class="line"><a name="l42935"></a><span class="lineno">42935</span>&#160;<span class="preprocessor">#define MPU_RD_WORD_M5RE(base, index, index2) ((MPU_WORD_REG(base, index, index2) &amp; MPU_WORD_M5RE_MASK) &gt;&gt; MPU_WORD_M5RE_SHIFT)</span></div><div class="line"><a name="l42936"></a><span class="lineno">42936</span>&#160;<span class="preprocessor">#define MPU_BRD_WORD_M5RE(base, index, index2) (BITBAND_ACCESS32(&amp;MPU_WORD_REG(base, index, index2), MPU_WORD_M5RE_SHIFT))</span></div><div class="line"><a name="l42937"></a><span class="lineno">42937</span>&#160;</div><div class="line"><a name="l42939"></a><span class="lineno">42939</span>&#160;<span class="preprocessor">#define MPU_WR_WORD_M5RE(base, index, index2, value) (MPU_RMW_WORD(base, index, index2, MPU_WORD_M5RE_MASK, MPU_WORD_M5RE(value)))</span></div><div class="line"><a name="l42940"></a><span class="lineno">42940</span>&#160;<span class="preprocessor">#define MPU_BWR_WORD_M5RE(base, index, index2, value) (BITBAND_ACCESS32(&amp;MPU_WORD_REG(base, index, index2), MPU_WORD_M5RE_SHIFT) = (value))</span></div><div class="line"><a name="l42941"></a><span class="lineno">42941</span>&#160;</div><div class="line"><a name="l42953"></a><span class="lineno">42953</span>&#160;<span class="preprocessor">#define MPU_RD_WORD_M6WE(base, index, index2) ((MPU_WORD_REG(base, index, index2) &amp; MPU_WORD_M6WE_MASK) &gt;&gt; MPU_WORD_M6WE_SHIFT)</span></div><div class="line"><a name="l42954"></a><span class="lineno">42954</span>&#160;<span class="preprocessor">#define MPU_BRD_WORD_M6WE(base, index, index2) (BITBAND_ACCESS32(&amp;MPU_WORD_REG(base, index, index2), MPU_WORD_M6WE_SHIFT))</span></div><div class="line"><a name="l42955"></a><span class="lineno">42955</span>&#160;</div><div class="line"><a name="l42957"></a><span class="lineno">42957</span>&#160;<span class="preprocessor">#define MPU_WR_WORD_M6WE(base, index, index2, value) (MPU_RMW_WORD(base, index, index2, MPU_WORD_M6WE_MASK, MPU_WORD_M6WE(value)))</span></div><div class="line"><a name="l42958"></a><span class="lineno">42958</span>&#160;<span class="preprocessor">#define MPU_BWR_WORD_M6WE(base, index, index2, value) (BITBAND_ACCESS32(&amp;MPU_WORD_REG(base, index, index2), MPU_WORD_M6WE_SHIFT) = (value))</span></div><div class="line"><a name="l42959"></a><span class="lineno">42959</span>&#160;</div><div class="line"><a name="l42971"></a><span class="lineno">42971</span>&#160;<span class="preprocessor">#define MPU_RD_WORD_M6RE(base, index, index2) ((MPU_WORD_REG(base, index, index2) &amp; MPU_WORD_M6RE_MASK) &gt;&gt; MPU_WORD_M6RE_SHIFT)</span></div><div class="line"><a name="l42972"></a><span class="lineno">42972</span>&#160;<span class="preprocessor">#define MPU_BRD_WORD_M6RE(base, index, index2) (BITBAND_ACCESS32(&amp;MPU_WORD_REG(base, index, index2), MPU_WORD_M6RE_SHIFT))</span></div><div class="line"><a name="l42973"></a><span class="lineno">42973</span>&#160;</div><div class="line"><a name="l42975"></a><span class="lineno">42975</span>&#160;<span class="preprocessor">#define MPU_WR_WORD_M6RE(base, index, index2, value) (MPU_RMW_WORD(base, index, index2, MPU_WORD_M6RE_MASK, MPU_WORD_M6RE(value)))</span></div><div class="line"><a name="l42976"></a><span class="lineno">42976</span>&#160;<span class="preprocessor">#define MPU_BWR_WORD_M6RE(base, index, index2, value) (BITBAND_ACCESS32(&amp;MPU_WORD_REG(base, index, index2), MPU_WORD_M6RE_SHIFT) = (value))</span></div><div class="line"><a name="l42977"></a><span class="lineno">42977</span>&#160;</div><div class="line"><a name="l42989"></a><span class="lineno">42989</span>&#160;<span class="preprocessor">#define MPU_RD_WORD_M7WE(base, index, index2) ((MPU_WORD_REG(base, index, index2) &amp; MPU_WORD_M7WE_MASK) &gt;&gt; MPU_WORD_M7WE_SHIFT)</span></div><div class="line"><a name="l42990"></a><span class="lineno">42990</span>&#160;<span class="preprocessor">#define MPU_BRD_WORD_M7WE(base, index, index2) (BITBAND_ACCESS32(&amp;MPU_WORD_REG(base, index, index2), MPU_WORD_M7WE_SHIFT))</span></div><div class="line"><a name="l42991"></a><span class="lineno">42991</span>&#160;</div><div class="line"><a name="l42993"></a><span class="lineno">42993</span>&#160;<span class="preprocessor">#define MPU_WR_WORD_M7WE(base, index, index2, value) (MPU_RMW_WORD(base, index, index2, MPU_WORD_M7WE_MASK, MPU_WORD_M7WE(value)))</span></div><div class="line"><a name="l42994"></a><span class="lineno">42994</span>&#160;<span class="preprocessor">#define MPU_BWR_WORD_M7WE(base, index, index2, value) (BITBAND_ACCESS32(&amp;MPU_WORD_REG(base, index, index2), MPU_WORD_M7WE_SHIFT) = (value))</span></div><div class="line"><a name="l42995"></a><span class="lineno">42995</span>&#160;</div><div class="line"><a name="l43007"></a><span class="lineno">43007</span>&#160;<span class="preprocessor">#define MPU_RD_WORD_M7RE(base, index, index2) ((MPU_WORD_REG(base, index, index2) &amp; MPU_WORD_M7RE_MASK) &gt;&gt; MPU_WORD_M7RE_SHIFT)</span></div><div class="line"><a name="l43008"></a><span class="lineno">43008</span>&#160;<span class="preprocessor">#define MPU_BRD_WORD_M7RE(base, index, index2) (BITBAND_ACCESS32(&amp;MPU_WORD_REG(base, index, index2), MPU_WORD_M7RE_SHIFT))</span></div><div class="line"><a name="l43009"></a><span class="lineno">43009</span>&#160;</div><div class="line"><a name="l43011"></a><span class="lineno">43011</span>&#160;<span class="preprocessor">#define MPU_WR_WORD_M7RE(base, index, index2, value) (MPU_RMW_WORD(base, index, index2, MPU_WORD_M7RE_MASK, MPU_WORD_M7RE(value)))</span></div><div class="line"><a name="l43012"></a><span class="lineno">43012</span>&#160;<span class="preprocessor">#define MPU_BWR_WORD_M7RE(base, index, index2, value) (BITBAND_ACCESS32(&amp;MPU_WORD_REG(base, index, index2), MPU_WORD_M7RE_SHIFT) = (value))</span></div><div class="line"><a name="l43013"></a><span class="lineno">43013</span>&#160;</div><div class="line"><a name="l43033"></a><span class="lineno">43033</span>&#160;<span class="preprocessor">#define MPU_RD_RGDAAC(base, index) (MPU_RGDAAC_REG(base, index))</span></div><div class="line"><a name="l43034"></a><span class="lineno">43034</span>&#160;<span class="preprocessor">#define MPU_WR_RGDAAC(base, index, value) (MPU_RGDAAC_REG(base, index) = (value))</span></div><div class="line"><a name="l43035"></a><span class="lineno">43035</span>&#160;<span class="preprocessor">#define MPU_RMW_RGDAAC(base, index, mask, value) (MPU_WR_RGDAAC(base, index, (MPU_RD_RGDAAC(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l43036"></a><span class="lineno">43036</span>&#160;<span class="preprocessor">#define MPU_SET_RGDAAC(base, index, value) (MPU_WR_RGDAAC(base, index, MPU_RD_RGDAAC(base, index) |  (value)))</span></div><div class="line"><a name="l43037"></a><span class="lineno">43037</span>&#160;<span class="preprocessor">#define MPU_CLR_RGDAAC(base, index, value) (MPU_WR_RGDAAC(base, index, MPU_RD_RGDAAC(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l43038"></a><span class="lineno">43038</span>&#160;<span class="preprocessor">#define MPU_TOG_RGDAAC(base, index, value) (MPU_WR_RGDAAC(base, index, MPU_RD_RGDAAC(base, index) ^  (value)))</span></div><div class="line"><a name="l43039"></a><span class="lineno">43039</span>&#160;</div><div class="line"><a name="l43041"></a><span class="lineno">43041</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l43042"></a><span class="lineno">43042</span>&#160;<span class="comment"> * Constants &amp; macros for individual MPU_RGDAAC bitfields</span></div><div class="line"><a name="l43043"></a><span class="lineno">43043</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l43044"></a><span class="lineno">43044</span>&#160;</div><div class="line"><a name="l43052"></a><span class="lineno">43052</span>&#160;<span class="preprocessor">#define MPU_RD_RGDAAC_M0UM(base, index) ((MPU_RGDAAC_REG(base, index) &amp; MPU_RGDAAC_M0UM_MASK) &gt;&gt; MPU_RGDAAC_M0UM_SHIFT)</span></div><div class="line"><a name="l43053"></a><span class="lineno">43053</span>&#160;<span class="preprocessor">#define MPU_BRD_RGDAAC_M0UM(base, index) (MPU_RD_RGDAAC_M0UM(base, index))</span></div><div class="line"><a name="l43054"></a><span class="lineno">43054</span>&#160;</div><div class="line"><a name="l43056"></a><span class="lineno">43056</span>&#160;<span class="preprocessor">#define MPU_WR_RGDAAC_M0UM(base, index, value) (MPU_RMW_RGDAAC(base, index, MPU_RGDAAC_M0UM_MASK, MPU_RGDAAC_M0UM(value)))</span></div><div class="line"><a name="l43057"></a><span class="lineno">43057</span>&#160;<span class="preprocessor">#define MPU_BWR_RGDAAC_M0UM(base, index, value) (MPU_WR_RGDAAC_M0UM(base, index, value))</span></div><div class="line"><a name="l43058"></a><span class="lineno">43058</span>&#160;</div><div class="line"><a name="l43067"></a><span class="lineno">43067</span>&#160;<span class="preprocessor">#define MPU_RD_RGDAAC_M0SM(base, index) ((MPU_RGDAAC_REG(base, index) &amp; MPU_RGDAAC_M0SM_MASK) &gt;&gt; MPU_RGDAAC_M0SM_SHIFT)</span></div><div class="line"><a name="l43068"></a><span class="lineno">43068</span>&#160;<span class="preprocessor">#define MPU_BRD_RGDAAC_M0SM(base, index) (MPU_RD_RGDAAC_M0SM(base, index))</span></div><div class="line"><a name="l43069"></a><span class="lineno">43069</span>&#160;</div><div class="line"><a name="l43071"></a><span class="lineno">43071</span>&#160;<span class="preprocessor">#define MPU_WR_RGDAAC_M0SM(base, index, value) (MPU_RMW_RGDAAC(base, index, MPU_RGDAAC_M0SM_MASK, MPU_RGDAAC_M0SM(value)))</span></div><div class="line"><a name="l43072"></a><span class="lineno">43072</span>&#160;<span class="preprocessor">#define MPU_BWR_RGDAAC_M0SM(base, index, value) (MPU_WR_RGDAAC_M0SM(base, index, value))</span></div><div class="line"><a name="l43073"></a><span class="lineno">43073</span>&#160;</div><div class="line"><a name="l43082"></a><span class="lineno">43082</span>&#160;<span class="preprocessor">#define MPU_RD_RGDAAC_M0PE(base, index) ((MPU_RGDAAC_REG(base, index) &amp; MPU_RGDAAC_M0PE_MASK) &gt;&gt; MPU_RGDAAC_M0PE_SHIFT)</span></div><div class="line"><a name="l43083"></a><span class="lineno">43083</span>&#160;<span class="preprocessor">#define MPU_BRD_RGDAAC_M0PE(base, index) (BITBAND_ACCESS32(&amp;MPU_RGDAAC_REG(base, index), MPU_RGDAAC_M0PE_SHIFT))</span></div><div class="line"><a name="l43084"></a><span class="lineno">43084</span>&#160;</div><div class="line"><a name="l43086"></a><span class="lineno">43086</span>&#160;<span class="preprocessor">#define MPU_WR_RGDAAC_M0PE(base, index, value) (MPU_RMW_RGDAAC(base, index, MPU_RGDAAC_M0PE_MASK, MPU_RGDAAC_M0PE(value)))</span></div><div class="line"><a name="l43087"></a><span class="lineno">43087</span>&#160;<span class="preprocessor">#define MPU_BWR_RGDAAC_M0PE(base, index, value) (BITBAND_ACCESS32(&amp;MPU_RGDAAC_REG(base, index), MPU_RGDAAC_M0PE_SHIFT) = (value))</span></div><div class="line"><a name="l43088"></a><span class="lineno">43088</span>&#160;</div><div class="line"><a name="l43097"></a><span class="lineno">43097</span>&#160;<span class="preprocessor">#define MPU_RD_RGDAAC_M1UM(base, index) ((MPU_RGDAAC_REG(base, index) &amp; MPU_RGDAAC_M1UM_MASK) &gt;&gt; MPU_RGDAAC_M1UM_SHIFT)</span></div><div class="line"><a name="l43098"></a><span class="lineno">43098</span>&#160;<span class="preprocessor">#define MPU_BRD_RGDAAC_M1UM(base, index) (MPU_RD_RGDAAC_M1UM(base, index))</span></div><div class="line"><a name="l43099"></a><span class="lineno">43099</span>&#160;</div><div class="line"><a name="l43101"></a><span class="lineno">43101</span>&#160;<span class="preprocessor">#define MPU_WR_RGDAAC_M1UM(base, index, value) (MPU_RMW_RGDAAC(base, index, MPU_RGDAAC_M1UM_MASK, MPU_RGDAAC_M1UM(value)))</span></div><div class="line"><a name="l43102"></a><span class="lineno">43102</span>&#160;<span class="preprocessor">#define MPU_BWR_RGDAAC_M1UM(base, index, value) (MPU_WR_RGDAAC_M1UM(base, index, value))</span></div><div class="line"><a name="l43103"></a><span class="lineno">43103</span>&#160;</div><div class="line"><a name="l43112"></a><span class="lineno">43112</span>&#160;<span class="preprocessor">#define MPU_RD_RGDAAC_M1SM(base, index) ((MPU_RGDAAC_REG(base, index) &amp; MPU_RGDAAC_M1SM_MASK) &gt;&gt; MPU_RGDAAC_M1SM_SHIFT)</span></div><div class="line"><a name="l43113"></a><span class="lineno">43113</span>&#160;<span class="preprocessor">#define MPU_BRD_RGDAAC_M1SM(base, index) (MPU_RD_RGDAAC_M1SM(base, index))</span></div><div class="line"><a name="l43114"></a><span class="lineno">43114</span>&#160;</div><div class="line"><a name="l43116"></a><span class="lineno">43116</span>&#160;<span class="preprocessor">#define MPU_WR_RGDAAC_M1SM(base, index, value) (MPU_RMW_RGDAAC(base, index, MPU_RGDAAC_M1SM_MASK, MPU_RGDAAC_M1SM(value)))</span></div><div class="line"><a name="l43117"></a><span class="lineno">43117</span>&#160;<span class="preprocessor">#define MPU_BWR_RGDAAC_M1SM(base, index, value) (MPU_WR_RGDAAC_M1SM(base, index, value))</span></div><div class="line"><a name="l43118"></a><span class="lineno">43118</span>&#160;</div><div class="line"><a name="l43127"></a><span class="lineno">43127</span>&#160;<span class="preprocessor">#define MPU_RD_RGDAAC_M1PE(base, index) ((MPU_RGDAAC_REG(base, index) &amp; MPU_RGDAAC_M1PE_MASK) &gt;&gt; MPU_RGDAAC_M1PE_SHIFT)</span></div><div class="line"><a name="l43128"></a><span class="lineno">43128</span>&#160;<span class="preprocessor">#define MPU_BRD_RGDAAC_M1PE(base, index) (BITBAND_ACCESS32(&amp;MPU_RGDAAC_REG(base, index), MPU_RGDAAC_M1PE_SHIFT))</span></div><div class="line"><a name="l43129"></a><span class="lineno">43129</span>&#160;</div><div class="line"><a name="l43131"></a><span class="lineno">43131</span>&#160;<span class="preprocessor">#define MPU_WR_RGDAAC_M1PE(base, index, value) (MPU_RMW_RGDAAC(base, index, MPU_RGDAAC_M1PE_MASK, MPU_RGDAAC_M1PE(value)))</span></div><div class="line"><a name="l43132"></a><span class="lineno">43132</span>&#160;<span class="preprocessor">#define MPU_BWR_RGDAAC_M1PE(base, index, value) (BITBAND_ACCESS32(&amp;MPU_RGDAAC_REG(base, index), MPU_RGDAAC_M1PE_SHIFT) = (value))</span></div><div class="line"><a name="l43133"></a><span class="lineno">43133</span>&#160;</div><div class="line"><a name="l43142"></a><span class="lineno">43142</span>&#160;<span class="preprocessor">#define MPU_RD_RGDAAC_M2UM(base, index) ((MPU_RGDAAC_REG(base, index) &amp; MPU_RGDAAC_M2UM_MASK) &gt;&gt; MPU_RGDAAC_M2UM_SHIFT)</span></div><div class="line"><a name="l43143"></a><span class="lineno">43143</span>&#160;<span class="preprocessor">#define MPU_BRD_RGDAAC_M2UM(base, index) (MPU_RD_RGDAAC_M2UM(base, index))</span></div><div class="line"><a name="l43144"></a><span class="lineno">43144</span>&#160;</div><div class="line"><a name="l43146"></a><span class="lineno">43146</span>&#160;<span class="preprocessor">#define MPU_WR_RGDAAC_M2UM(base, index, value) (MPU_RMW_RGDAAC(base, index, MPU_RGDAAC_M2UM_MASK, MPU_RGDAAC_M2UM(value)))</span></div><div class="line"><a name="l43147"></a><span class="lineno">43147</span>&#160;<span class="preprocessor">#define MPU_BWR_RGDAAC_M2UM(base, index, value) (MPU_WR_RGDAAC_M2UM(base, index, value))</span></div><div class="line"><a name="l43148"></a><span class="lineno">43148</span>&#160;</div><div class="line"><a name="l43157"></a><span class="lineno">43157</span>&#160;<span class="preprocessor">#define MPU_RD_RGDAAC_M2SM(base, index) ((MPU_RGDAAC_REG(base, index) &amp; MPU_RGDAAC_M2SM_MASK) &gt;&gt; MPU_RGDAAC_M2SM_SHIFT)</span></div><div class="line"><a name="l43158"></a><span class="lineno">43158</span>&#160;<span class="preprocessor">#define MPU_BRD_RGDAAC_M2SM(base, index) (MPU_RD_RGDAAC_M2SM(base, index))</span></div><div class="line"><a name="l43159"></a><span class="lineno">43159</span>&#160;</div><div class="line"><a name="l43161"></a><span class="lineno">43161</span>&#160;<span class="preprocessor">#define MPU_WR_RGDAAC_M2SM(base, index, value) (MPU_RMW_RGDAAC(base, index, MPU_RGDAAC_M2SM_MASK, MPU_RGDAAC_M2SM(value)))</span></div><div class="line"><a name="l43162"></a><span class="lineno">43162</span>&#160;<span class="preprocessor">#define MPU_BWR_RGDAAC_M2SM(base, index, value) (MPU_WR_RGDAAC_M2SM(base, index, value))</span></div><div class="line"><a name="l43163"></a><span class="lineno">43163</span>&#160;</div><div class="line"><a name="l43172"></a><span class="lineno">43172</span>&#160;<span class="preprocessor">#define MPU_RD_RGDAAC_M2PE(base, index) ((MPU_RGDAAC_REG(base, index) &amp; MPU_RGDAAC_M2PE_MASK) &gt;&gt; MPU_RGDAAC_M2PE_SHIFT)</span></div><div class="line"><a name="l43173"></a><span class="lineno">43173</span>&#160;<span class="preprocessor">#define MPU_BRD_RGDAAC_M2PE(base, index) (BITBAND_ACCESS32(&amp;MPU_RGDAAC_REG(base, index), MPU_RGDAAC_M2PE_SHIFT))</span></div><div class="line"><a name="l43174"></a><span class="lineno">43174</span>&#160;</div><div class="line"><a name="l43176"></a><span class="lineno">43176</span>&#160;<span class="preprocessor">#define MPU_WR_RGDAAC_M2PE(base, index, value) (MPU_RMW_RGDAAC(base, index, MPU_RGDAAC_M2PE_MASK, MPU_RGDAAC_M2PE(value)))</span></div><div class="line"><a name="l43177"></a><span class="lineno">43177</span>&#160;<span class="preprocessor">#define MPU_BWR_RGDAAC_M2PE(base, index, value) (BITBAND_ACCESS32(&amp;MPU_RGDAAC_REG(base, index), MPU_RGDAAC_M2PE_SHIFT) = (value))</span></div><div class="line"><a name="l43178"></a><span class="lineno">43178</span>&#160;</div><div class="line"><a name="l43194"></a><span class="lineno">43194</span>&#160;<span class="preprocessor">#define MPU_RD_RGDAAC_M3UM(base, index) ((MPU_RGDAAC_REG(base, index) &amp; MPU_RGDAAC_M3UM_MASK) &gt;&gt; MPU_RGDAAC_M3UM_SHIFT)</span></div><div class="line"><a name="l43195"></a><span class="lineno">43195</span>&#160;<span class="preprocessor">#define MPU_BRD_RGDAAC_M3UM(base, index) (MPU_RD_RGDAAC_M3UM(base, index))</span></div><div class="line"><a name="l43196"></a><span class="lineno">43196</span>&#160;</div><div class="line"><a name="l43198"></a><span class="lineno">43198</span>&#160;<span class="preprocessor">#define MPU_WR_RGDAAC_M3UM(base, index, value) (MPU_RMW_RGDAAC(base, index, MPU_RGDAAC_M3UM_MASK, MPU_RGDAAC_M3UM(value)))</span></div><div class="line"><a name="l43199"></a><span class="lineno">43199</span>&#160;<span class="preprocessor">#define MPU_BWR_RGDAAC_M3UM(base, index, value) (MPU_WR_RGDAAC_M3UM(base, index, value))</span></div><div class="line"><a name="l43200"></a><span class="lineno">43200</span>&#160;</div><div class="line"><a name="l43215"></a><span class="lineno">43215</span>&#160;<span class="preprocessor">#define MPU_RD_RGDAAC_M3SM(base, index) ((MPU_RGDAAC_REG(base, index) &amp; MPU_RGDAAC_M3SM_MASK) &gt;&gt; MPU_RGDAAC_M3SM_SHIFT)</span></div><div class="line"><a name="l43216"></a><span class="lineno">43216</span>&#160;<span class="preprocessor">#define MPU_BRD_RGDAAC_M3SM(base, index) (MPU_RD_RGDAAC_M3SM(base, index))</span></div><div class="line"><a name="l43217"></a><span class="lineno">43217</span>&#160;</div><div class="line"><a name="l43219"></a><span class="lineno">43219</span>&#160;<span class="preprocessor">#define MPU_WR_RGDAAC_M3SM(base, index, value) (MPU_RMW_RGDAAC(base, index, MPU_RGDAAC_M3SM_MASK, MPU_RGDAAC_M3SM(value)))</span></div><div class="line"><a name="l43220"></a><span class="lineno">43220</span>&#160;<span class="preprocessor">#define MPU_BWR_RGDAAC_M3SM(base, index, value) (MPU_WR_RGDAAC_M3SM(base, index, value))</span></div><div class="line"><a name="l43221"></a><span class="lineno">43221</span>&#160;</div><div class="line"><a name="l43233"></a><span class="lineno">43233</span>&#160;<span class="preprocessor">#define MPU_RD_RGDAAC_M3PE(base, index) ((MPU_RGDAAC_REG(base, index) &amp; MPU_RGDAAC_M3PE_MASK) &gt;&gt; MPU_RGDAAC_M3PE_SHIFT)</span></div><div class="line"><a name="l43234"></a><span class="lineno">43234</span>&#160;<span class="preprocessor">#define MPU_BRD_RGDAAC_M3PE(base, index) (BITBAND_ACCESS32(&amp;MPU_RGDAAC_REG(base, index), MPU_RGDAAC_M3PE_SHIFT))</span></div><div class="line"><a name="l43235"></a><span class="lineno">43235</span>&#160;</div><div class="line"><a name="l43237"></a><span class="lineno">43237</span>&#160;<span class="preprocessor">#define MPU_WR_RGDAAC_M3PE(base, index, value) (MPU_RMW_RGDAAC(base, index, MPU_RGDAAC_M3PE_MASK, MPU_RGDAAC_M3PE(value)))</span></div><div class="line"><a name="l43238"></a><span class="lineno">43238</span>&#160;<span class="preprocessor">#define MPU_BWR_RGDAAC_M3PE(base, index, value) (BITBAND_ACCESS32(&amp;MPU_RGDAAC_REG(base, index), MPU_RGDAAC_M3PE_SHIFT) = (value))</span></div><div class="line"><a name="l43239"></a><span class="lineno">43239</span>&#160;</div><div class="line"><a name="l43251"></a><span class="lineno">43251</span>&#160;<span class="preprocessor">#define MPU_RD_RGDAAC_M4WE(base, index) ((MPU_RGDAAC_REG(base, index) &amp; MPU_RGDAAC_M4WE_MASK) &gt;&gt; MPU_RGDAAC_M4WE_SHIFT)</span></div><div class="line"><a name="l43252"></a><span class="lineno">43252</span>&#160;<span class="preprocessor">#define MPU_BRD_RGDAAC_M4WE(base, index) (BITBAND_ACCESS32(&amp;MPU_RGDAAC_REG(base, index), MPU_RGDAAC_M4WE_SHIFT))</span></div><div class="line"><a name="l43253"></a><span class="lineno">43253</span>&#160;</div><div class="line"><a name="l43255"></a><span class="lineno">43255</span>&#160;<span class="preprocessor">#define MPU_WR_RGDAAC_M4WE(base, index, value) (MPU_RMW_RGDAAC(base, index, MPU_RGDAAC_M4WE_MASK, MPU_RGDAAC_M4WE(value)))</span></div><div class="line"><a name="l43256"></a><span class="lineno">43256</span>&#160;<span class="preprocessor">#define MPU_BWR_RGDAAC_M4WE(base, index, value) (BITBAND_ACCESS32(&amp;MPU_RGDAAC_REG(base, index), MPU_RGDAAC_M4WE_SHIFT) = (value))</span></div><div class="line"><a name="l43257"></a><span class="lineno">43257</span>&#160;</div><div class="line"><a name="l43269"></a><span class="lineno">43269</span>&#160;<span class="preprocessor">#define MPU_RD_RGDAAC_M4RE(base, index) ((MPU_RGDAAC_REG(base, index) &amp; MPU_RGDAAC_M4RE_MASK) &gt;&gt; MPU_RGDAAC_M4RE_SHIFT)</span></div><div class="line"><a name="l43270"></a><span class="lineno">43270</span>&#160;<span class="preprocessor">#define MPU_BRD_RGDAAC_M4RE(base, index) (BITBAND_ACCESS32(&amp;MPU_RGDAAC_REG(base, index), MPU_RGDAAC_M4RE_SHIFT))</span></div><div class="line"><a name="l43271"></a><span class="lineno">43271</span>&#160;</div><div class="line"><a name="l43273"></a><span class="lineno">43273</span>&#160;<span class="preprocessor">#define MPU_WR_RGDAAC_M4RE(base, index, value) (MPU_RMW_RGDAAC(base, index, MPU_RGDAAC_M4RE_MASK, MPU_RGDAAC_M4RE(value)))</span></div><div class="line"><a name="l43274"></a><span class="lineno">43274</span>&#160;<span class="preprocessor">#define MPU_BWR_RGDAAC_M4RE(base, index, value) (BITBAND_ACCESS32(&amp;MPU_RGDAAC_REG(base, index), MPU_RGDAAC_M4RE_SHIFT) = (value))</span></div><div class="line"><a name="l43275"></a><span class="lineno">43275</span>&#160;</div><div class="line"><a name="l43287"></a><span class="lineno">43287</span>&#160;<span class="preprocessor">#define MPU_RD_RGDAAC_M5WE(base, index) ((MPU_RGDAAC_REG(base, index) &amp; MPU_RGDAAC_M5WE_MASK) &gt;&gt; MPU_RGDAAC_M5WE_SHIFT)</span></div><div class="line"><a name="l43288"></a><span class="lineno">43288</span>&#160;<span class="preprocessor">#define MPU_BRD_RGDAAC_M5WE(base, index) (BITBAND_ACCESS32(&amp;MPU_RGDAAC_REG(base, index), MPU_RGDAAC_M5WE_SHIFT))</span></div><div class="line"><a name="l43289"></a><span class="lineno">43289</span>&#160;</div><div class="line"><a name="l43291"></a><span class="lineno">43291</span>&#160;<span class="preprocessor">#define MPU_WR_RGDAAC_M5WE(base, index, value) (MPU_RMW_RGDAAC(base, index, MPU_RGDAAC_M5WE_MASK, MPU_RGDAAC_M5WE(value)))</span></div><div class="line"><a name="l43292"></a><span class="lineno">43292</span>&#160;<span class="preprocessor">#define MPU_BWR_RGDAAC_M5WE(base, index, value) (BITBAND_ACCESS32(&amp;MPU_RGDAAC_REG(base, index), MPU_RGDAAC_M5WE_SHIFT) = (value))</span></div><div class="line"><a name="l43293"></a><span class="lineno">43293</span>&#160;</div><div class="line"><a name="l43305"></a><span class="lineno">43305</span>&#160;<span class="preprocessor">#define MPU_RD_RGDAAC_M5RE(base, index) ((MPU_RGDAAC_REG(base, index) &amp; MPU_RGDAAC_M5RE_MASK) &gt;&gt; MPU_RGDAAC_M5RE_SHIFT)</span></div><div class="line"><a name="l43306"></a><span class="lineno">43306</span>&#160;<span class="preprocessor">#define MPU_BRD_RGDAAC_M5RE(base, index) (BITBAND_ACCESS32(&amp;MPU_RGDAAC_REG(base, index), MPU_RGDAAC_M5RE_SHIFT))</span></div><div class="line"><a name="l43307"></a><span class="lineno">43307</span>&#160;</div><div class="line"><a name="l43309"></a><span class="lineno">43309</span>&#160;<span class="preprocessor">#define MPU_WR_RGDAAC_M5RE(base, index, value) (MPU_RMW_RGDAAC(base, index, MPU_RGDAAC_M5RE_MASK, MPU_RGDAAC_M5RE(value)))</span></div><div class="line"><a name="l43310"></a><span class="lineno">43310</span>&#160;<span class="preprocessor">#define MPU_BWR_RGDAAC_M5RE(base, index, value) (BITBAND_ACCESS32(&amp;MPU_RGDAAC_REG(base, index), MPU_RGDAAC_M5RE_SHIFT) = (value))</span></div><div class="line"><a name="l43311"></a><span class="lineno">43311</span>&#160;</div><div class="line"><a name="l43323"></a><span class="lineno">43323</span>&#160;<span class="preprocessor">#define MPU_RD_RGDAAC_M6WE(base, index) ((MPU_RGDAAC_REG(base, index) &amp; MPU_RGDAAC_M6WE_MASK) &gt;&gt; MPU_RGDAAC_M6WE_SHIFT)</span></div><div class="line"><a name="l43324"></a><span class="lineno">43324</span>&#160;<span class="preprocessor">#define MPU_BRD_RGDAAC_M6WE(base, index) (BITBAND_ACCESS32(&amp;MPU_RGDAAC_REG(base, index), MPU_RGDAAC_M6WE_SHIFT))</span></div><div class="line"><a name="l43325"></a><span class="lineno">43325</span>&#160;</div><div class="line"><a name="l43327"></a><span class="lineno">43327</span>&#160;<span class="preprocessor">#define MPU_WR_RGDAAC_M6WE(base, index, value) (MPU_RMW_RGDAAC(base, index, MPU_RGDAAC_M6WE_MASK, MPU_RGDAAC_M6WE(value)))</span></div><div class="line"><a name="l43328"></a><span class="lineno">43328</span>&#160;<span class="preprocessor">#define MPU_BWR_RGDAAC_M6WE(base, index, value) (BITBAND_ACCESS32(&amp;MPU_RGDAAC_REG(base, index), MPU_RGDAAC_M6WE_SHIFT) = (value))</span></div><div class="line"><a name="l43329"></a><span class="lineno">43329</span>&#160;</div><div class="line"><a name="l43341"></a><span class="lineno">43341</span>&#160;<span class="preprocessor">#define MPU_RD_RGDAAC_M6RE(base, index) ((MPU_RGDAAC_REG(base, index) &amp; MPU_RGDAAC_M6RE_MASK) &gt;&gt; MPU_RGDAAC_M6RE_SHIFT)</span></div><div class="line"><a name="l43342"></a><span class="lineno">43342</span>&#160;<span class="preprocessor">#define MPU_BRD_RGDAAC_M6RE(base, index) (BITBAND_ACCESS32(&amp;MPU_RGDAAC_REG(base, index), MPU_RGDAAC_M6RE_SHIFT))</span></div><div class="line"><a name="l43343"></a><span class="lineno">43343</span>&#160;</div><div class="line"><a name="l43345"></a><span class="lineno">43345</span>&#160;<span class="preprocessor">#define MPU_WR_RGDAAC_M6RE(base, index, value) (MPU_RMW_RGDAAC(base, index, MPU_RGDAAC_M6RE_MASK, MPU_RGDAAC_M6RE(value)))</span></div><div class="line"><a name="l43346"></a><span class="lineno">43346</span>&#160;<span class="preprocessor">#define MPU_BWR_RGDAAC_M6RE(base, index, value) (BITBAND_ACCESS32(&amp;MPU_RGDAAC_REG(base, index), MPU_RGDAAC_M6RE_SHIFT) = (value))</span></div><div class="line"><a name="l43347"></a><span class="lineno">43347</span>&#160;</div><div class="line"><a name="l43359"></a><span class="lineno">43359</span>&#160;<span class="preprocessor">#define MPU_RD_RGDAAC_M7WE(base, index) ((MPU_RGDAAC_REG(base, index) &amp; MPU_RGDAAC_M7WE_MASK) &gt;&gt; MPU_RGDAAC_M7WE_SHIFT)</span></div><div class="line"><a name="l43360"></a><span class="lineno">43360</span>&#160;<span class="preprocessor">#define MPU_BRD_RGDAAC_M7WE(base, index) (BITBAND_ACCESS32(&amp;MPU_RGDAAC_REG(base, index), MPU_RGDAAC_M7WE_SHIFT))</span></div><div class="line"><a name="l43361"></a><span class="lineno">43361</span>&#160;</div><div class="line"><a name="l43363"></a><span class="lineno">43363</span>&#160;<span class="preprocessor">#define MPU_WR_RGDAAC_M7WE(base, index, value) (MPU_RMW_RGDAAC(base, index, MPU_RGDAAC_M7WE_MASK, MPU_RGDAAC_M7WE(value)))</span></div><div class="line"><a name="l43364"></a><span class="lineno">43364</span>&#160;<span class="preprocessor">#define MPU_BWR_RGDAAC_M7WE(base, index, value) (BITBAND_ACCESS32(&amp;MPU_RGDAAC_REG(base, index), MPU_RGDAAC_M7WE_SHIFT) = (value))</span></div><div class="line"><a name="l43365"></a><span class="lineno">43365</span>&#160;</div><div class="line"><a name="l43377"></a><span class="lineno">43377</span>&#160;<span class="preprocessor">#define MPU_RD_RGDAAC_M7RE(base, index) ((MPU_RGDAAC_REG(base, index) &amp; MPU_RGDAAC_M7RE_MASK) &gt;&gt; MPU_RGDAAC_M7RE_SHIFT)</span></div><div class="line"><a name="l43378"></a><span class="lineno">43378</span>&#160;<span class="preprocessor">#define MPU_BRD_RGDAAC_M7RE(base, index) (BITBAND_ACCESS32(&amp;MPU_RGDAAC_REG(base, index), MPU_RGDAAC_M7RE_SHIFT))</span></div><div class="line"><a name="l43379"></a><span class="lineno">43379</span>&#160;</div><div class="line"><a name="l43381"></a><span class="lineno">43381</span>&#160;<span class="preprocessor">#define MPU_WR_RGDAAC_M7RE(base, index, value) (MPU_RMW_RGDAAC(base, index, MPU_RGDAAC_M7RE_MASK, MPU_RGDAAC_M7RE(value)))</span></div><div class="line"><a name="l43382"></a><span class="lineno">43382</span>&#160;<span class="preprocessor">#define MPU_BWR_RGDAAC_M7RE(base, index, value) (BITBAND_ACCESS32(&amp;MPU_RGDAAC_REG(base, index), MPU_RGDAAC_M7RE_SHIFT) = (value))</span></div><div class="line"><a name="l43383"></a><span class="lineno">43383</span>&#160;</div><div class="line"><a name="l43385"></a><span class="lineno">43385</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l43386"></a><span class="lineno">43386</span>&#160;<span class="comment"> * MK64F12 NV</span></div><div class="line"><a name="l43387"></a><span class="lineno">43387</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l43388"></a><span class="lineno">43388</span>&#160;<span class="comment"> * Flash configuration field</span></div><div class="line"><a name="l43389"></a><span class="lineno">43389</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l43390"></a><span class="lineno">43390</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l43391"></a><span class="lineno">43391</span>&#160;<span class="comment"> * - NV_BACKKEY3 - Backdoor Comparison Key 3.</span></div><div class="line"><a name="l43392"></a><span class="lineno">43392</span>&#160;<span class="comment"> * - NV_BACKKEY2 - Backdoor Comparison Key 2.</span></div><div class="line"><a name="l43393"></a><span class="lineno">43393</span>&#160;<span class="comment"> * - NV_BACKKEY1 - Backdoor Comparison Key 1.</span></div><div class="line"><a name="l43394"></a><span class="lineno">43394</span>&#160;<span class="comment"> * - NV_BACKKEY0 - Backdoor Comparison Key 0.</span></div><div class="line"><a name="l43395"></a><span class="lineno">43395</span>&#160;<span class="comment"> * - NV_BACKKEY7 - Backdoor Comparison Key 7.</span></div><div class="line"><a name="l43396"></a><span class="lineno">43396</span>&#160;<span class="comment"> * - NV_BACKKEY6 - Backdoor Comparison Key 6.</span></div><div class="line"><a name="l43397"></a><span class="lineno">43397</span>&#160;<span class="comment"> * - NV_BACKKEY5 - Backdoor Comparison Key 5.</span></div><div class="line"><a name="l43398"></a><span class="lineno">43398</span>&#160;<span class="comment"> * - NV_BACKKEY4 - Backdoor Comparison Key 4.</span></div><div class="line"><a name="l43399"></a><span class="lineno">43399</span>&#160;<span class="comment"> * - NV_FPROT3 - Non-volatile P-Flash Protection 1 - Low Register</span></div><div class="line"><a name="l43400"></a><span class="lineno">43400</span>&#160;<span class="comment"> * - NV_FPROT2 - Non-volatile P-Flash Protection 1 - High Register</span></div><div class="line"><a name="l43401"></a><span class="lineno">43401</span>&#160;<span class="comment"> * - NV_FPROT1 - Non-volatile P-Flash Protection 0 - Low Register</span></div><div class="line"><a name="l43402"></a><span class="lineno">43402</span>&#160;<span class="comment"> * - NV_FPROT0 - Non-volatile P-Flash Protection 0 - High Register</span></div><div class="line"><a name="l43403"></a><span class="lineno">43403</span>&#160;<span class="comment"> * - NV_FSEC - Non-volatile Flash Security Register</span></div><div class="line"><a name="l43404"></a><span class="lineno">43404</span>&#160;<span class="comment"> * - NV_FOPT - Non-volatile Flash Option Register</span></div><div class="line"><a name="l43405"></a><span class="lineno">43405</span>&#160;<span class="comment"> * - NV_FEPROT - Non-volatile EERAM Protection Register</span></div><div class="line"><a name="l43406"></a><span class="lineno">43406</span>&#160;<span class="comment"> * - NV_FDPROT - Non-volatile D-Flash Protection Register</span></div><div class="line"><a name="l43407"></a><span class="lineno">43407</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l43408"></a><span class="lineno">43408</span>&#160;</div><div class="line"><a name="l43409"></a><span class="lineno">43409</span>&#160;<span class="preprocessor">#define NV_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l43410"></a><span class="lineno">43410</span>&#160;<span class="preprocessor">#define FTFE_FlashConfig_IDX (0U) </span></div><div class="line"><a name="l43425"></a><span class="lineno">43425</span>&#160;<span class="preprocessor">#define NV_RD_BACKKEY3(base)     (NV_BACKKEY3_REG(base))</span></div><div class="line"><a name="l43426"></a><span class="lineno">43426</span>&#160;</div><div class="line"><a name="l43441"></a><span class="lineno">43441</span>&#160;<span class="preprocessor">#define NV_RD_BACKKEY2(base)     (NV_BACKKEY2_REG(base))</span></div><div class="line"><a name="l43442"></a><span class="lineno">43442</span>&#160;</div><div class="line"><a name="l43457"></a><span class="lineno">43457</span>&#160;<span class="preprocessor">#define NV_RD_BACKKEY1(base)     (NV_BACKKEY1_REG(base))</span></div><div class="line"><a name="l43458"></a><span class="lineno">43458</span>&#160;</div><div class="line"><a name="l43473"></a><span class="lineno">43473</span>&#160;<span class="preprocessor">#define NV_RD_BACKKEY0(base)     (NV_BACKKEY0_REG(base))</span></div><div class="line"><a name="l43474"></a><span class="lineno">43474</span>&#160;</div><div class="line"><a name="l43489"></a><span class="lineno">43489</span>&#160;<span class="preprocessor">#define NV_RD_BACKKEY7(base)     (NV_BACKKEY7_REG(base))</span></div><div class="line"><a name="l43490"></a><span class="lineno">43490</span>&#160;</div><div class="line"><a name="l43505"></a><span class="lineno">43505</span>&#160;<span class="preprocessor">#define NV_RD_BACKKEY6(base)     (NV_BACKKEY6_REG(base))</span></div><div class="line"><a name="l43506"></a><span class="lineno">43506</span>&#160;</div><div class="line"><a name="l43521"></a><span class="lineno">43521</span>&#160;<span class="preprocessor">#define NV_RD_BACKKEY5(base)     (NV_BACKKEY5_REG(base))</span></div><div class="line"><a name="l43522"></a><span class="lineno">43522</span>&#160;</div><div class="line"><a name="l43537"></a><span class="lineno">43537</span>&#160;<span class="preprocessor">#define NV_RD_BACKKEY4(base)     (NV_BACKKEY4_REG(base))</span></div><div class="line"><a name="l43538"></a><span class="lineno">43538</span>&#160;</div><div class="line"><a name="l43553"></a><span class="lineno">43553</span>&#160;<span class="preprocessor">#define NV_RD_FPROT3(base)       (NV_FPROT3_REG(base))</span></div><div class="line"><a name="l43554"></a><span class="lineno">43554</span>&#160;</div><div class="line"><a name="l43569"></a><span class="lineno">43569</span>&#160;<span class="preprocessor">#define NV_RD_FPROT2(base)       (NV_FPROT2_REG(base))</span></div><div class="line"><a name="l43570"></a><span class="lineno">43570</span>&#160;</div><div class="line"><a name="l43585"></a><span class="lineno">43585</span>&#160;<span class="preprocessor">#define NV_RD_FPROT1(base)       (NV_FPROT1_REG(base))</span></div><div class="line"><a name="l43586"></a><span class="lineno">43586</span>&#160;</div><div class="line"><a name="l43601"></a><span class="lineno">43601</span>&#160;<span class="preprocessor">#define NV_RD_FPROT0(base)       (NV_FPROT0_REG(base))</span></div><div class="line"><a name="l43602"></a><span class="lineno">43602</span>&#160;</div><div class="line"><a name="l43619"></a><span class="lineno">43619</span>&#160;<span class="preprocessor">#define NV_RD_FSEC(base)         (NV_FSEC_REG(base))</span></div><div class="line"><a name="l43620"></a><span class="lineno">43620</span>&#160;</div><div class="line"><a name="l43622"></a><span class="lineno">43622</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l43623"></a><span class="lineno">43623</span>&#160;<span class="comment"> * Constants &amp; macros for individual NV_FSEC bitfields</span></div><div class="line"><a name="l43624"></a><span class="lineno">43624</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l43625"></a><span class="lineno">43625</span>&#160;</div><div class="line"><a name="l43635"></a><span class="lineno">43635</span>&#160;<span class="preprocessor">#define NV_RD_FSEC_SEC(base) ((NV_FSEC_REG(base) &amp; NV_FSEC_SEC_MASK) &gt;&gt; NV_FSEC_SEC_SHIFT)</span></div><div class="line"><a name="l43636"></a><span class="lineno">43636</span>&#160;<span class="preprocessor">#define NV_BRD_FSEC_SEC(base) (NV_RD_FSEC_SEC(base))</span></div><div class="line"><a name="l43637"></a><span class="lineno">43637</span>&#160;</div><div class="line"><a name="l43648"></a><span class="lineno">43648</span>&#160;<span class="preprocessor">#define NV_RD_FSEC_FSLACC(base) ((NV_FSEC_REG(base) &amp; NV_FSEC_FSLACC_MASK) &gt;&gt; NV_FSEC_FSLACC_SHIFT)</span></div><div class="line"><a name="l43649"></a><span class="lineno">43649</span>&#160;<span class="preprocessor">#define NV_BRD_FSEC_FSLACC(base) (NV_RD_FSEC_FSLACC(base))</span></div><div class="line"><a name="l43650"></a><span class="lineno">43650</span>&#160;</div><div class="line"><a name="l43661"></a><span class="lineno">43661</span>&#160;<span class="preprocessor">#define NV_RD_FSEC_MEEN(base) ((NV_FSEC_REG(base) &amp; NV_FSEC_MEEN_MASK) &gt;&gt; NV_FSEC_MEEN_SHIFT)</span></div><div class="line"><a name="l43662"></a><span class="lineno">43662</span>&#160;<span class="preprocessor">#define NV_BRD_FSEC_MEEN(base) (NV_RD_FSEC_MEEN(base))</span></div><div class="line"><a name="l43663"></a><span class="lineno">43663</span>&#160;</div><div class="line"><a name="l43674"></a><span class="lineno">43674</span>&#160;<span class="preprocessor">#define NV_RD_FSEC_KEYEN(base) ((NV_FSEC_REG(base) &amp; NV_FSEC_KEYEN_MASK) &gt;&gt; NV_FSEC_KEYEN_SHIFT)</span></div><div class="line"><a name="l43675"></a><span class="lineno">43675</span>&#160;<span class="preprocessor">#define NV_BRD_FSEC_KEYEN(base) (NV_RD_FSEC_KEYEN(base))</span></div><div class="line"><a name="l43676"></a><span class="lineno">43676</span>&#160;</div><div class="line"><a name="l43691"></a><span class="lineno">43691</span>&#160;<span class="preprocessor">#define NV_RD_FOPT(base)         (NV_FOPT_REG(base))</span></div><div class="line"><a name="l43692"></a><span class="lineno">43692</span>&#160;</div><div class="line"><a name="l43694"></a><span class="lineno">43694</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l43695"></a><span class="lineno">43695</span>&#160;<span class="comment"> * Constants &amp; macros for individual NV_FOPT bitfields</span></div><div class="line"><a name="l43696"></a><span class="lineno">43696</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l43697"></a><span class="lineno">43697</span>&#160;</div><div class="line"><a name="l43707"></a><span class="lineno">43707</span>&#160;<span class="preprocessor">#define NV_RD_FOPT_LPBOOT(base) ((NV_FOPT_REG(base) &amp; NV_FOPT_LPBOOT_MASK) &gt;&gt; NV_FOPT_LPBOOT_SHIFT)</span></div><div class="line"><a name="l43708"></a><span class="lineno">43708</span>&#160;<span class="preprocessor">#define NV_BRD_FOPT_LPBOOT(base) (BITBAND_ACCESS8(&amp;NV_FOPT_REG(base), NV_FOPT_LPBOOT_SHIFT))</span></div><div class="line"><a name="l43709"></a><span class="lineno">43709</span>&#160;</div><div class="line"><a name="l43720"></a><span class="lineno">43720</span>&#160;<span class="preprocessor">#define NV_RD_FOPT_EZPORT_DIS(base) ((NV_FOPT_REG(base) &amp; NV_FOPT_EZPORT_DIS_MASK) &gt;&gt; NV_FOPT_EZPORT_DIS_SHIFT)</span></div><div class="line"><a name="l43721"></a><span class="lineno">43721</span>&#160;<span class="preprocessor">#define NV_BRD_FOPT_EZPORT_DIS(base) (BITBAND_ACCESS8(&amp;NV_FOPT_REG(base), NV_FOPT_EZPORT_DIS_SHIFT))</span></div><div class="line"><a name="l43722"></a><span class="lineno">43722</span>&#160;</div><div class="line"><a name="l43737"></a><span class="lineno">43737</span>&#160;<span class="preprocessor">#define NV_RD_FEPROT(base)       (NV_FEPROT_REG(base))</span></div><div class="line"><a name="l43738"></a><span class="lineno">43738</span>&#160;</div><div class="line"><a name="l43753"></a><span class="lineno">43753</span>&#160;<span class="preprocessor">#define NV_RD_FDPROT(base)       (NV_FDPROT_REG(base))</span></div><div class="line"><a name="l43754"></a><span class="lineno">43754</span>&#160;</div><div class="line"><a name="l43756"></a><span class="lineno">43756</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l43757"></a><span class="lineno">43757</span>&#160;<span class="comment"> * MK64F12 OSC</span></div><div class="line"><a name="l43758"></a><span class="lineno">43758</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l43759"></a><span class="lineno">43759</span>&#160;<span class="comment"> * Oscillator</span></div><div class="line"><a name="l43760"></a><span class="lineno">43760</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l43761"></a><span class="lineno">43761</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l43762"></a><span class="lineno">43762</span>&#160;<span class="comment"> * - OSC_CR - OSC Control Register</span></div><div class="line"><a name="l43763"></a><span class="lineno">43763</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l43764"></a><span class="lineno">43764</span>&#160;</div><div class="line"><a name="l43765"></a><span class="lineno">43765</span>&#160;<span class="preprocessor">#define OSC_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l43766"></a><span class="lineno">43766</span>&#160;<span class="preprocessor">#define OSC_IDX (0U) </span></div><div class="line"><a name="l43784"></a><span class="lineno">43784</span>&#160;<span class="preprocessor">#define OSC_RD_CR(base)          (OSC_CR_REG(base))</span></div><div class="line"><a name="l43785"></a><span class="lineno">43785</span>&#160;<span class="preprocessor">#define OSC_WR_CR(base, value)   (OSC_CR_REG(base) = (value))</span></div><div class="line"><a name="l43786"></a><span class="lineno">43786</span>&#160;<span class="preprocessor">#define OSC_RMW_CR(base, mask, value) (OSC_WR_CR(base, (OSC_RD_CR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l43787"></a><span class="lineno">43787</span>&#160;<span class="preprocessor">#define OSC_SET_CR(base, value)  (OSC_WR_CR(base, OSC_RD_CR(base) |  (value)))</span></div><div class="line"><a name="l43788"></a><span class="lineno">43788</span>&#160;<span class="preprocessor">#define OSC_CLR_CR(base, value)  (OSC_WR_CR(base, OSC_RD_CR(base) &amp; ~(value)))</span></div><div class="line"><a name="l43789"></a><span class="lineno">43789</span>&#160;<span class="preprocessor">#define OSC_TOG_CR(base, value)  (OSC_WR_CR(base, OSC_RD_CR(base) ^  (value)))</span></div><div class="line"><a name="l43790"></a><span class="lineno">43790</span>&#160;</div><div class="line"><a name="l43792"></a><span class="lineno">43792</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l43793"></a><span class="lineno">43793</span>&#160;<span class="comment"> * Constants &amp; macros for individual OSC_CR bitfields</span></div><div class="line"><a name="l43794"></a><span class="lineno">43794</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l43795"></a><span class="lineno">43795</span>&#160;</div><div class="line"><a name="l43807"></a><span class="lineno">43807</span>&#160;<span class="preprocessor">#define OSC_RD_CR_SC16P(base) ((OSC_CR_REG(base) &amp; OSC_CR_SC16P_MASK) &gt;&gt; OSC_CR_SC16P_SHIFT)</span></div><div class="line"><a name="l43808"></a><span class="lineno">43808</span>&#160;<span class="preprocessor">#define OSC_BRD_CR_SC16P(base) (BITBAND_ACCESS8(&amp;OSC_CR_REG(base), OSC_CR_SC16P_SHIFT))</span></div><div class="line"><a name="l43809"></a><span class="lineno">43809</span>&#160;</div><div class="line"><a name="l43811"></a><span class="lineno">43811</span>&#160;<span class="preprocessor">#define OSC_WR_CR_SC16P(base, value) (OSC_RMW_CR(base, OSC_CR_SC16P_MASK, OSC_CR_SC16P(value)))</span></div><div class="line"><a name="l43812"></a><span class="lineno">43812</span>&#160;<span class="preprocessor">#define OSC_BWR_CR_SC16P(base, value) (BITBAND_ACCESS8(&amp;OSC_CR_REG(base), OSC_CR_SC16P_SHIFT) = (value))</span></div><div class="line"><a name="l43813"></a><span class="lineno">43813</span>&#160;</div><div class="line"><a name="l43826"></a><span class="lineno">43826</span>&#160;<span class="preprocessor">#define OSC_RD_CR_SC8P(base) ((OSC_CR_REG(base) &amp; OSC_CR_SC8P_MASK) &gt;&gt; OSC_CR_SC8P_SHIFT)</span></div><div class="line"><a name="l43827"></a><span class="lineno">43827</span>&#160;<span class="preprocessor">#define OSC_BRD_CR_SC8P(base) (BITBAND_ACCESS8(&amp;OSC_CR_REG(base), OSC_CR_SC8P_SHIFT))</span></div><div class="line"><a name="l43828"></a><span class="lineno">43828</span>&#160;</div><div class="line"><a name="l43830"></a><span class="lineno">43830</span>&#160;<span class="preprocessor">#define OSC_WR_CR_SC8P(base, value) (OSC_RMW_CR(base, OSC_CR_SC8P_MASK, OSC_CR_SC8P(value)))</span></div><div class="line"><a name="l43831"></a><span class="lineno">43831</span>&#160;<span class="preprocessor">#define OSC_BWR_CR_SC8P(base, value) (BITBAND_ACCESS8(&amp;OSC_CR_REG(base), OSC_CR_SC8P_SHIFT) = (value))</span></div><div class="line"><a name="l43832"></a><span class="lineno">43832</span>&#160;</div><div class="line"><a name="l43845"></a><span class="lineno">43845</span>&#160;<span class="preprocessor">#define OSC_RD_CR_SC4P(base) ((OSC_CR_REG(base) &amp; OSC_CR_SC4P_MASK) &gt;&gt; OSC_CR_SC4P_SHIFT)</span></div><div class="line"><a name="l43846"></a><span class="lineno">43846</span>&#160;<span class="preprocessor">#define OSC_BRD_CR_SC4P(base) (BITBAND_ACCESS8(&amp;OSC_CR_REG(base), OSC_CR_SC4P_SHIFT))</span></div><div class="line"><a name="l43847"></a><span class="lineno">43847</span>&#160;</div><div class="line"><a name="l43849"></a><span class="lineno">43849</span>&#160;<span class="preprocessor">#define OSC_WR_CR_SC4P(base, value) (OSC_RMW_CR(base, OSC_CR_SC4P_MASK, OSC_CR_SC4P(value)))</span></div><div class="line"><a name="l43850"></a><span class="lineno">43850</span>&#160;<span class="preprocessor">#define OSC_BWR_CR_SC4P(base, value) (BITBAND_ACCESS8(&amp;OSC_CR_REG(base), OSC_CR_SC4P_SHIFT) = (value))</span></div><div class="line"><a name="l43851"></a><span class="lineno">43851</span>&#160;</div><div class="line"><a name="l43864"></a><span class="lineno">43864</span>&#160;<span class="preprocessor">#define OSC_RD_CR_SC2P(base) ((OSC_CR_REG(base) &amp; OSC_CR_SC2P_MASK) &gt;&gt; OSC_CR_SC2P_SHIFT)</span></div><div class="line"><a name="l43865"></a><span class="lineno">43865</span>&#160;<span class="preprocessor">#define OSC_BRD_CR_SC2P(base) (BITBAND_ACCESS8(&amp;OSC_CR_REG(base), OSC_CR_SC2P_SHIFT))</span></div><div class="line"><a name="l43866"></a><span class="lineno">43866</span>&#160;</div><div class="line"><a name="l43868"></a><span class="lineno">43868</span>&#160;<span class="preprocessor">#define OSC_WR_CR_SC2P(base, value) (OSC_RMW_CR(base, OSC_CR_SC2P_MASK, OSC_CR_SC2P(value)))</span></div><div class="line"><a name="l43869"></a><span class="lineno">43869</span>&#160;<span class="preprocessor">#define OSC_BWR_CR_SC2P(base, value) (BITBAND_ACCESS8(&amp;OSC_CR_REG(base), OSC_CR_SC2P_SHIFT) = (value))</span></div><div class="line"><a name="l43870"></a><span class="lineno">43870</span>&#160;</div><div class="line"><a name="l43885"></a><span class="lineno">43885</span>&#160;<span class="preprocessor">#define OSC_RD_CR_EREFSTEN(base) ((OSC_CR_REG(base) &amp; OSC_CR_EREFSTEN_MASK) &gt;&gt; OSC_CR_EREFSTEN_SHIFT)</span></div><div class="line"><a name="l43886"></a><span class="lineno">43886</span>&#160;<span class="preprocessor">#define OSC_BRD_CR_EREFSTEN(base) (BITBAND_ACCESS8(&amp;OSC_CR_REG(base), OSC_CR_EREFSTEN_SHIFT))</span></div><div class="line"><a name="l43887"></a><span class="lineno">43887</span>&#160;</div><div class="line"><a name="l43889"></a><span class="lineno">43889</span>&#160;<span class="preprocessor">#define OSC_WR_CR_EREFSTEN(base, value) (OSC_RMW_CR(base, OSC_CR_EREFSTEN_MASK, OSC_CR_EREFSTEN(value)))</span></div><div class="line"><a name="l43890"></a><span class="lineno">43890</span>&#160;<span class="preprocessor">#define OSC_BWR_CR_EREFSTEN(base, value) (BITBAND_ACCESS8(&amp;OSC_CR_REG(base), OSC_CR_EREFSTEN_SHIFT) = (value))</span></div><div class="line"><a name="l43891"></a><span class="lineno">43891</span>&#160;</div><div class="line"><a name="l43904"></a><span class="lineno">43904</span>&#160;<span class="preprocessor">#define OSC_RD_CR_ERCLKEN(base) ((OSC_CR_REG(base) &amp; OSC_CR_ERCLKEN_MASK) &gt;&gt; OSC_CR_ERCLKEN_SHIFT)</span></div><div class="line"><a name="l43905"></a><span class="lineno">43905</span>&#160;<span class="preprocessor">#define OSC_BRD_CR_ERCLKEN(base) (BITBAND_ACCESS8(&amp;OSC_CR_REG(base), OSC_CR_ERCLKEN_SHIFT))</span></div><div class="line"><a name="l43906"></a><span class="lineno">43906</span>&#160;</div><div class="line"><a name="l43908"></a><span class="lineno">43908</span>&#160;<span class="preprocessor">#define OSC_WR_CR_ERCLKEN(base, value) (OSC_RMW_CR(base, OSC_CR_ERCLKEN_MASK, OSC_CR_ERCLKEN(value)))</span></div><div class="line"><a name="l43909"></a><span class="lineno">43909</span>&#160;<span class="preprocessor">#define OSC_BWR_CR_ERCLKEN(base, value) (BITBAND_ACCESS8(&amp;OSC_CR_REG(base), OSC_CR_ERCLKEN_SHIFT) = (value))</span></div><div class="line"><a name="l43910"></a><span class="lineno">43910</span>&#160;</div><div class="line"><a name="l43912"></a><span class="lineno">43912</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l43913"></a><span class="lineno">43913</span>&#160;<span class="comment"> * MK64F12 PDB</span></div><div class="line"><a name="l43914"></a><span class="lineno">43914</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l43915"></a><span class="lineno">43915</span>&#160;<span class="comment"> * Programmable Delay Block</span></div><div class="line"><a name="l43916"></a><span class="lineno">43916</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l43917"></a><span class="lineno">43917</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l43918"></a><span class="lineno">43918</span>&#160;<span class="comment"> * - PDB_SC - Status and Control register</span></div><div class="line"><a name="l43919"></a><span class="lineno">43919</span>&#160;<span class="comment"> * - PDB_MOD - Modulus register</span></div><div class="line"><a name="l43920"></a><span class="lineno">43920</span>&#160;<span class="comment"> * - PDB_CNT - Counter register</span></div><div class="line"><a name="l43921"></a><span class="lineno">43921</span>&#160;<span class="comment"> * - PDB_IDLY - Interrupt Delay register</span></div><div class="line"><a name="l43922"></a><span class="lineno">43922</span>&#160;<span class="comment"> * - PDB_C1 - Channel n Control register 1</span></div><div class="line"><a name="l43923"></a><span class="lineno">43923</span>&#160;<span class="comment"> * - PDB_S - Channel n Status register</span></div><div class="line"><a name="l43924"></a><span class="lineno">43924</span>&#160;<span class="comment"> * - PDB_DLY - Channel n Delay 0 register</span></div><div class="line"><a name="l43925"></a><span class="lineno">43925</span>&#160;<span class="comment"> * - PDB_INTC - DAC Interval Trigger n Control register</span></div><div class="line"><a name="l43926"></a><span class="lineno">43926</span>&#160;<span class="comment"> * - PDB_INT - DAC Interval n register</span></div><div class="line"><a name="l43927"></a><span class="lineno">43927</span>&#160;<span class="comment"> * - PDB_POEN - Pulse-Out n Enable register</span></div><div class="line"><a name="l43928"></a><span class="lineno">43928</span>&#160;<span class="comment"> * - PDB_PODLY - Pulse-Out n Delay register</span></div><div class="line"><a name="l43929"></a><span class="lineno">43929</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l43930"></a><span class="lineno">43930</span>&#160;</div><div class="line"><a name="l43931"></a><span class="lineno">43931</span>&#160;<span class="preprocessor">#define PDB_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l43932"></a><span class="lineno">43932</span>&#160;<span class="preprocessor">#define PDB0_IDX (0U) </span></div><div class="line"><a name="l43947"></a><span class="lineno">43947</span>&#160;<span class="preprocessor">#define PDB_RD_SC(base)          (PDB_SC_REG(base))</span></div><div class="line"><a name="l43948"></a><span class="lineno">43948</span>&#160;<span class="preprocessor">#define PDB_WR_SC(base, value)   (PDB_SC_REG(base) = (value))</span></div><div class="line"><a name="l43949"></a><span class="lineno">43949</span>&#160;<span class="preprocessor">#define PDB_RMW_SC(base, mask, value) (PDB_WR_SC(base, (PDB_RD_SC(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l43950"></a><span class="lineno">43950</span>&#160;<span class="preprocessor">#define PDB_SET_SC(base, value)  (PDB_WR_SC(base, PDB_RD_SC(base) |  (value)))</span></div><div class="line"><a name="l43951"></a><span class="lineno">43951</span>&#160;<span class="preprocessor">#define PDB_CLR_SC(base, value)  (PDB_WR_SC(base, PDB_RD_SC(base) &amp; ~(value)))</span></div><div class="line"><a name="l43952"></a><span class="lineno">43952</span>&#160;<span class="preprocessor">#define PDB_TOG_SC(base, value)  (PDB_WR_SC(base, PDB_RD_SC(base) ^  (value)))</span></div><div class="line"><a name="l43953"></a><span class="lineno">43953</span>&#160;</div><div class="line"><a name="l43955"></a><span class="lineno">43955</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l43956"></a><span class="lineno">43956</span>&#160;<span class="comment"> * Constants &amp; macros for individual PDB_SC bitfields</span></div><div class="line"><a name="l43957"></a><span class="lineno">43957</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l43958"></a><span class="lineno">43958</span>&#160;</div><div class="line"><a name="l43974"></a><span class="lineno">43974</span>&#160;<span class="preprocessor">#define PDB_RD_SC_LDOK(base) ((PDB_SC_REG(base) &amp; PDB_SC_LDOK_MASK) &gt;&gt; PDB_SC_LDOK_SHIFT)</span></div><div class="line"><a name="l43975"></a><span class="lineno">43975</span>&#160;<span class="preprocessor">#define PDB_BRD_SC_LDOK(base) (BITBAND_ACCESS32(&amp;PDB_SC_REG(base), PDB_SC_LDOK_SHIFT))</span></div><div class="line"><a name="l43976"></a><span class="lineno">43976</span>&#160;</div><div class="line"><a name="l43978"></a><span class="lineno">43978</span>&#160;<span class="preprocessor">#define PDB_WR_SC_LDOK(base, value) (PDB_RMW_SC(base, PDB_SC_LDOK_MASK, PDB_SC_LDOK(value)))</span></div><div class="line"><a name="l43979"></a><span class="lineno">43979</span>&#160;<span class="preprocessor">#define PDB_BWR_SC_LDOK(base, value) (BITBAND_ACCESS32(&amp;PDB_SC_REG(base), PDB_SC_LDOK_SHIFT) = (value))</span></div><div class="line"><a name="l43980"></a><span class="lineno">43980</span>&#160;</div><div class="line"><a name="l43993"></a><span class="lineno">43993</span>&#160;<span class="preprocessor">#define PDB_RD_SC_CONT(base) ((PDB_SC_REG(base) &amp; PDB_SC_CONT_MASK) &gt;&gt; PDB_SC_CONT_SHIFT)</span></div><div class="line"><a name="l43994"></a><span class="lineno">43994</span>&#160;<span class="preprocessor">#define PDB_BRD_SC_CONT(base) (BITBAND_ACCESS32(&amp;PDB_SC_REG(base), PDB_SC_CONT_SHIFT))</span></div><div class="line"><a name="l43995"></a><span class="lineno">43995</span>&#160;</div><div class="line"><a name="l43997"></a><span class="lineno">43997</span>&#160;<span class="preprocessor">#define PDB_WR_SC_CONT(base, value) (PDB_RMW_SC(base, PDB_SC_CONT_MASK, PDB_SC_CONT(value)))</span></div><div class="line"><a name="l43998"></a><span class="lineno">43998</span>&#160;<span class="preprocessor">#define PDB_BWR_SC_CONT(base, value) (BITBAND_ACCESS32(&amp;PDB_SC_REG(base), PDB_SC_CONT_SHIFT) = (value))</span></div><div class="line"><a name="l43999"></a><span class="lineno">43999</span>&#160;</div><div class="line"><a name="l44015"></a><span class="lineno">44015</span>&#160;<span class="preprocessor">#define PDB_RD_SC_MULT(base) ((PDB_SC_REG(base) &amp; PDB_SC_MULT_MASK) &gt;&gt; PDB_SC_MULT_SHIFT)</span></div><div class="line"><a name="l44016"></a><span class="lineno">44016</span>&#160;<span class="preprocessor">#define PDB_BRD_SC_MULT(base) (PDB_RD_SC_MULT(base))</span></div><div class="line"><a name="l44017"></a><span class="lineno">44017</span>&#160;</div><div class="line"><a name="l44019"></a><span class="lineno">44019</span>&#160;<span class="preprocessor">#define PDB_WR_SC_MULT(base, value) (PDB_RMW_SC(base, PDB_SC_MULT_MASK, PDB_SC_MULT(value)))</span></div><div class="line"><a name="l44020"></a><span class="lineno">44020</span>&#160;<span class="preprocessor">#define PDB_BWR_SC_MULT(base, value) (PDB_WR_SC_MULT(base, value))</span></div><div class="line"><a name="l44021"></a><span class="lineno">44021</span>&#160;</div><div class="line"><a name="l44035"></a><span class="lineno">44035</span>&#160;<span class="preprocessor">#define PDB_RD_SC_PDBIE(base) ((PDB_SC_REG(base) &amp; PDB_SC_PDBIE_MASK) &gt;&gt; PDB_SC_PDBIE_SHIFT)</span></div><div class="line"><a name="l44036"></a><span class="lineno">44036</span>&#160;<span class="preprocessor">#define PDB_BRD_SC_PDBIE(base) (BITBAND_ACCESS32(&amp;PDB_SC_REG(base), PDB_SC_PDBIE_SHIFT))</span></div><div class="line"><a name="l44037"></a><span class="lineno">44037</span>&#160;</div><div class="line"><a name="l44039"></a><span class="lineno">44039</span>&#160;<span class="preprocessor">#define PDB_WR_SC_PDBIE(base, value) (PDB_RMW_SC(base, PDB_SC_PDBIE_MASK, PDB_SC_PDBIE(value)))</span></div><div class="line"><a name="l44040"></a><span class="lineno">44040</span>&#160;<span class="preprocessor">#define PDB_BWR_SC_PDBIE(base, value) (BITBAND_ACCESS32(&amp;PDB_SC_REG(base), PDB_SC_PDBIE_SHIFT) = (value))</span></div><div class="line"><a name="l44041"></a><span class="lineno">44041</span>&#160;</div><div class="line"><a name="l44051"></a><span class="lineno">44051</span>&#160;<span class="preprocessor">#define PDB_RD_SC_PDBIF(base) ((PDB_SC_REG(base) &amp; PDB_SC_PDBIF_MASK) &gt;&gt; PDB_SC_PDBIF_SHIFT)</span></div><div class="line"><a name="l44052"></a><span class="lineno">44052</span>&#160;<span class="preprocessor">#define PDB_BRD_SC_PDBIF(base) (BITBAND_ACCESS32(&amp;PDB_SC_REG(base), PDB_SC_PDBIF_SHIFT))</span></div><div class="line"><a name="l44053"></a><span class="lineno">44053</span>&#160;</div><div class="line"><a name="l44055"></a><span class="lineno">44055</span>&#160;<span class="preprocessor">#define PDB_WR_SC_PDBIF(base, value) (PDB_RMW_SC(base, PDB_SC_PDBIF_MASK, PDB_SC_PDBIF(value)))</span></div><div class="line"><a name="l44056"></a><span class="lineno">44056</span>&#160;<span class="preprocessor">#define PDB_BWR_SC_PDBIF(base, value) (BITBAND_ACCESS32(&amp;PDB_SC_REG(base), PDB_SC_PDBIF_SHIFT) = (value))</span></div><div class="line"><a name="l44057"></a><span class="lineno">44057</span>&#160;</div><div class="line"><a name="l44068"></a><span class="lineno">44068</span>&#160;<span class="preprocessor">#define PDB_RD_SC_PDBEN(base) ((PDB_SC_REG(base) &amp; PDB_SC_PDBEN_MASK) &gt;&gt; PDB_SC_PDBEN_SHIFT)</span></div><div class="line"><a name="l44069"></a><span class="lineno">44069</span>&#160;<span class="preprocessor">#define PDB_BRD_SC_PDBEN(base) (BITBAND_ACCESS32(&amp;PDB_SC_REG(base), PDB_SC_PDBEN_SHIFT))</span></div><div class="line"><a name="l44070"></a><span class="lineno">44070</span>&#160;</div><div class="line"><a name="l44072"></a><span class="lineno">44072</span>&#160;<span class="preprocessor">#define PDB_WR_SC_PDBEN(base, value) (PDB_RMW_SC(base, PDB_SC_PDBEN_MASK, PDB_SC_PDBEN(value)))</span></div><div class="line"><a name="l44073"></a><span class="lineno">44073</span>&#160;<span class="preprocessor">#define PDB_BWR_SC_PDBEN(base, value) (BITBAND_ACCESS32(&amp;PDB_SC_REG(base), PDB_SC_PDBEN_SHIFT) = (value))</span></div><div class="line"><a name="l44074"></a><span class="lineno">44074</span>&#160;</div><div class="line"><a name="l44103"></a><span class="lineno">44103</span>&#160;<span class="preprocessor">#define PDB_RD_SC_TRGSEL(base) ((PDB_SC_REG(base) &amp; PDB_SC_TRGSEL_MASK) &gt;&gt; PDB_SC_TRGSEL_SHIFT)</span></div><div class="line"><a name="l44104"></a><span class="lineno">44104</span>&#160;<span class="preprocessor">#define PDB_BRD_SC_TRGSEL(base) (PDB_RD_SC_TRGSEL(base))</span></div><div class="line"><a name="l44105"></a><span class="lineno">44105</span>&#160;</div><div class="line"><a name="l44107"></a><span class="lineno">44107</span>&#160;<span class="preprocessor">#define PDB_WR_SC_TRGSEL(base, value) (PDB_RMW_SC(base, PDB_SC_TRGSEL_MASK, PDB_SC_TRGSEL(value)))</span></div><div class="line"><a name="l44108"></a><span class="lineno">44108</span>&#160;<span class="preprocessor">#define PDB_BWR_SC_TRGSEL(base, value) (PDB_WR_SC_TRGSEL(base, value))</span></div><div class="line"><a name="l44109"></a><span class="lineno">44109</span>&#160;</div><div class="line"><a name="l44134"></a><span class="lineno">44134</span>&#160;<span class="preprocessor">#define PDB_RD_SC_PRESCALER(base) ((PDB_SC_REG(base) &amp; PDB_SC_PRESCALER_MASK) &gt;&gt; PDB_SC_PRESCALER_SHIFT)</span></div><div class="line"><a name="l44135"></a><span class="lineno">44135</span>&#160;<span class="preprocessor">#define PDB_BRD_SC_PRESCALER(base) (PDB_RD_SC_PRESCALER(base))</span></div><div class="line"><a name="l44136"></a><span class="lineno">44136</span>&#160;</div><div class="line"><a name="l44138"></a><span class="lineno">44138</span>&#160;<span class="preprocessor">#define PDB_WR_SC_PRESCALER(base, value) (PDB_RMW_SC(base, PDB_SC_PRESCALER_MASK, PDB_SC_PRESCALER(value)))</span></div><div class="line"><a name="l44139"></a><span class="lineno">44139</span>&#160;<span class="preprocessor">#define PDB_BWR_SC_PRESCALER(base, value) (PDB_WR_SC_PRESCALER(base, value))</span></div><div class="line"><a name="l44140"></a><span class="lineno">44140</span>&#160;</div><div class="line"><a name="l44154"></a><span class="lineno">44154</span>&#160;<span class="preprocessor">#define PDB_RD_SC_DMAEN(base) ((PDB_SC_REG(base) &amp; PDB_SC_DMAEN_MASK) &gt;&gt; PDB_SC_DMAEN_SHIFT)</span></div><div class="line"><a name="l44155"></a><span class="lineno">44155</span>&#160;<span class="preprocessor">#define PDB_BRD_SC_DMAEN(base) (BITBAND_ACCESS32(&amp;PDB_SC_REG(base), PDB_SC_DMAEN_SHIFT))</span></div><div class="line"><a name="l44156"></a><span class="lineno">44156</span>&#160;</div><div class="line"><a name="l44158"></a><span class="lineno">44158</span>&#160;<span class="preprocessor">#define PDB_WR_SC_DMAEN(base, value) (PDB_RMW_SC(base, PDB_SC_DMAEN_MASK, PDB_SC_DMAEN(value)))</span></div><div class="line"><a name="l44159"></a><span class="lineno">44159</span>&#160;<span class="preprocessor">#define PDB_BWR_SC_DMAEN(base, value) (BITBAND_ACCESS32(&amp;PDB_SC_REG(base), PDB_SC_DMAEN_SHIFT) = (value))</span></div><div class="line"><a name="l44160"></a><span class="lineno">44160</span>&#160;</div><div class="line"><a name="l44171"></a><span class="lineno">44171</span>&#160;<span class="preprocessor">#define PDB_WR_SC_SWTRIG(base, value) (PDB_RMW_SC(base, PDB_SC_SWTRIG_MASK, PDB_SC_SWTRIG(value)))</span></div><div class="line"><a name="l44172"></a><span class="lineno">44172</span>&#160;<span class="preprocessor">#define PDB_BWR_SC_SWTRIG(base, value) (BITBAND_ACCESS32(&amp;PDB_SC_REG(base), PDB_SC_SWTRIG_SHIFT) = (value))</span></div><div class="line"><a name="l44173"></a><span class="lineno">44173</span>&#160;</div><div class="line"><a name="l44187"></a><span class="lineno">44187</span>&#160;<span class="preprocessor">#define PDB_RD_SC_PDBEIE(base) ((PDB_SC_REG(base) &amp; PDB_SC_PDBEIE_MASK) &gt;&gt; PDB_SC_PDBEIE_SHIFT)</span></div><div class="line"><a name="l44188"></a><span class="lineno">44188</span>&#160;<span class="preprocessor">#define PDB_BRD_SC_PDBEIE(base) (BITBAND_ACCESS32(&amp;PDB_SC_REG(base), PDB_SC_PDBEIE_SHIFT))</span></div><div class="line"><a name="l44189"></a><span class="lineno">44189</span>&#160;</div><div class="line"><a name="l44191"></a><span class="lineno">44191</span>&#160;<span class="preprocessor">#define PDB_WR_SC_PDBEIE(base, value) (PDB_RMW_SC(base, PDB_SC_PDBEIE_MASK, PDB_SC_PDBEIE(value)))</span></div><div class="line"><a name="l44192"></a><span class="lineno">44192</span>&#160;<span class="preprocessor">#define PDB_BWR_SC_PDBEIE(base, value) (BITBAND_ACCESS32(&amp;PDB_SC_REG(base), PDB_SC_PDBEIE_SHIFT) = (value))</span></div><div class="line"><a name="l44193"></a><span class="lineno">44193</span>&#160;</div><div class="line"><a name="l44215"></a><span class="lineno">44215</span>&#160;<span class="preprocessor">#define PDB_RD_SC_LDMOD(base) ((PDB_SC_REG(base) &amp; PDB_SC_LDMOD_MASK) &gt;&gt; PDB_SC_LDMOD_SHIFT)</span></div><div class="line"><a name="l44216"></a><span class="lineno">44216</span>&#160;<span class="preprocessor">#define PDB_BRD_SC_LDMOD(base) (PDB_RD_SC_LDMOD(base))</span></div><div class="line"><a name="l44217"></a><span class="lineno">44217</span>&#160;</div><div class="line"><a name="l44219"></a><span class="lineno">44219</span>&#160;<span class="preprocessor">#define PDB_WR_SC_LDMOD(base, value) (PDB_RMW_SC(base, PDB_SC_LDMOD_MASK, PDB_SC_LDMOD(value)))</span></div><div class="line"><a name="l44220"></a><span class="lineno">44220</span>&#160;<span class="preprocessor">#define PDB_BWR_SC_LDMOD(base, value) (PDB_WR_SC_LDMOD(base, value))</span></div><div class="line"><a name="l44221"></a><span class="lineno">44221</span>&#160;</div><div class="line"><a name="l44236"></a><span class="lineno">44236</span>&#160;<span class="preprocessor">#define PDB_RD_MOD(base)         (PDB_MOD_REG(base))</span></div><div class="line"><a name="l44237"></a><span class="lineno">44237</span>&#160;<span class="preprocessor">#define PDB_WR_MOD(base, value)  (PDB_MOD_REG(base) = (value))</span></div><div class="line"><a name="l44238"></a><span class="lineno">44238</span>&#160;<span class="preprocessor">#define PDB_RMW_MOD(base, mask, value) (PDB_WR_MOD(base, (PDB_RD_MOD(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l44239"></a><span class="lineno">44239</span>&#160;<span class="preprocessor">#define PDB_SET_MOD(base, value) (PDB_WR_MOD(base, PDB_RD_MOD(base) |  (value)))</span></div><div class="line"><a name="l44240"></a><span class="lineno">44240</span>&#160;<span class="preprocessor">#define PDB_CLR_MOD(base, value) (PDB_WR_MOD(base, PDB_RD_MOD(base) &amp; ~(value)))</span></div><div class="line"><a name="l44241"></a><span class="lineno">44241</span>&#160;<span class="preprocessor">#define PDB_TOG_MOD(base, value) (PDB_WR_MOD(base, PDB_RD_MOD(base) ^  (value)))</span></div><div class="line"><a name="l44242"></a><span class="lineno">44242</span>&#160;</div><div class="line"><a name="l44244"></a><span class="lineno">44244</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l44245"></a><span class="lineno">44245</span>&#160;<span class="comment"> * Constants &amp; macros for individual PDB_MOD bitfields</span></div><div class="line"><a name="l44246"></a><span class="lineno">44246</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l44247"></a><span class="lineno">44247</span>&#160;</div><div class="line"><a name="l44258"></a><span class="lineno">44258</span>&#160;<span class="preprocessor">#define PDB_RD_MOD_MOD(base) ((PDB_MOD_REG(base) &amp; PDB_MOD_MOD_MASK) &gt;&gt; PDB_MOD_MOD_SHIFT)</span></div><div class="line"><a name="l44259"></a><span class="lineno">44259</span>&#160;<span class="preprocessor">#define PDB_BRD_MOD_MOD(base) (PDB_RD_MOD_MOD(base))</span></div><div class="line"><a name="l44260"></a><span class="lineno">44260</span>&#160;</div><div class="line"><a name="l44262"></a><span class="lineno">44262</span>&#160;<span class="preprocessor">#define PDB_WR_MOD_MOD(base, value) (PDB_RMW_MOD(base, PDB_MOD_MOD_MASK, PDB_MOD_MOD(value)))</span></div><div class="line"><a name="l44263"></a><span class="lineno">44263</span>&#160;<span class="preprocessor">#define PDB_BWR_MOD_MOD(base, value) (PDB_WR_MOD_MOD(base, value))</span></div><div class="line"><a name="l44264"></a><span class="lineno">44264</span>&#160;</div><div class="line"><a name="l44279"></a><span class="lineno">44279</span>&#160;<span class="preprocessor">#define PDB_RD_CNT(base)         (PDB_CNT_REG(base))</span></div><div class="line"><a name="l44280"></a><span class="lineno">44280</span>&#160;</div><div class="line"><a name="l44282"></a><span class="lineno">44282</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l44283"></a><span class="lineno">44283</span>&#160;<span class="comment"> * Constants &amp; macros for individual PDB_CNT bitfields</span></div><div class="line"><a name="l44284"></a><span class="lineno">44284</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l44285"></a><span class="lineno">44285</span>&#160;</div><div class="line"><a name="l44293"></a><span class="lineno">44293</span>&#160;<span class="preprocessor">#define PDB_RD_CNT_CNT(base) ((PDB_CNT_REG(base) &amp; PDB_CNT_CNT_MASK) &gt;&gt; PDB_CNT_CNT_SHIFT)</span></div><div class="line"><a name="l44294"></a><span class="lineno">44294</span>&#160;<span class="preprocessor">#define PDB_BRD_CNT_CNT(base) (PDB_RD_CNT_CNT(base))</span></div><div class="line"><a name="l44295"></a><span class="lineno">44295</span>&#160;</div><div class="line"><a name="l44310"></a><span class="lineno">44310</span>&#160;<span class="preprocessor">#define PDB_RD_IDLY(base)        (PDB_IDLY_REG(base))</span></div><div class="line"><a name="l44311"></a><span class="lineno">44311</span>&#160;<span class="preprocessor">#define PDB_WR_IDLY(base, value) (PDB_IDLY_REG(base) = (value))</span></div><div class="line"><a name="l44312"></a><span class="lineno">44312</span>&#160;<span class="preprocessor">#define PDB_RMW_IDLY(base, mask, value) (PDB_WR_IDLY(base, (PDB_RD_IDLY(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l44313"></a><span class="lineno">44313</span>&#160;<span class="preprocessor">#define PDB_SET_IDLY(base, value) (PDB_WR_IDLY(base, PDB_RD_IDLY(base) |  (value)))</span></div><div class="line"><a name="l44314"></a><span class="lineno">44314</span>&#160;<span class="preprocessor">#define PDB_CLR_IDLY(base, value) (PDB_WR_IDLY(base, PDB_RD_IDLY(base) &amp; ~(value)))</span></div><div class="line"><a name="l44315"></a><span class="lineno">44315</span>&#160;<span class="preprocessor">#define PDB_TOG_IDLY(base, value) (PDB_WR_IDLY(base, PDB_RD_IDLY(base) ^  (value)))</span></div><div class="line"><a name="l44316"></a><span class="lineno">44316</span>&#160;</div><div class="line"><a name="l44318"></a><span class="lineno">44318</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l44319"></a><span class="lineno">44319</span>&#160;<span class="comment"> * Constants &amp; macros for individual PDB_IDLY bitfields</span></div><div class="line"><a name="l44320"></a><span class="lineno">44320</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l44321"></a><span class="lineno">44321</span>&#160;</div><div class="line"><a name="l44333"></a><span class="lineno">44333</span>&#160;<span class="preprocessor">#define PDB_RD_IDLY_IDLY(base) ((PDB_IDLY_REG(base) &amp; PDB_IDLY_IDLY_MASK) &gt;&gt; PDB_IDLY_IDLY_SHIFT)</span></div><div class="line"><a name="l44334"></a><span class="lineno">44334</span>&#160;<span class="preprocessor">#define PDB_BRD_IDLY_IDLY(base) (PDB_RD_IDLY_IDLY(base))</span></div><div class="line"><a name="l44335"></a><span class="lineno">44335</span>&#160;</div><div class="line"><a name="l44337"></a><span class="lineno">44337</span>&#160;<span class="preprocessor">#define PDB_WR_IDLY_IDLY(base, value) (PDB_RMW_IDLY(base, PDB_IDLY_IDLY_MASK, PDB_IDLY_IDLY(value)))</span></div><div class="line"><a name="l44338"></a><span class="lineno">44338</span>&#160;<span class="preprocessor">#define PDB_BWR_IDLY_IDLY(base, value) (PDB_WR_IDLY_IDLY(base, value))</span></div><div class="line"><a name="l44339"></a><span class="lineno">44339</span>&#160;</div><div class="line"><a name="l44357"></a><span class="lineno">44357</span>&#160;<span class="preprocessor">#define PDB_RD_C1(base, index)   (PDB_C1_REG(base, index))</span></div><div class="line"><a name="l44358"></a><span class="lineno">44358</span>&#160;<span class="preprocessor">#define PDB_WR_C1(base, index, value) (PDB_C1_REG(base, index) = (value))</span></div><div class="line"><a name="l44359"></a><span class="lineno">44359</span>&#160;<span class="preprocessor">#define PDB_RMW_C1(base, index, mask, value) (PDB_WR_C1(base, index, (PDB_RD_C1(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l44360"></a><span class="lineno">44360</span>&#160;<span class="preprocessor">#define PDB_SET_C1(base, index, value) (PDB_WR_C1(base, index, PDB_RD_C1(base, index) |  (value)))</span></div><div class="line"><a name="l44361"></a><span class="lineno">44361</span>&#160;<span class="preprocessor">#define PDB_CLR_C1(base, index, value) (PDB_WR_C1(base, index, PDB_RD_C1(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l44362"></a><span class="lineno">44362</span>&#160;<span class="preprocessor">#define PDB_TOG_C1(base, index, value) (PDB_WR_C1(base, index, PDB_RD_C1(base, index) ^  (value)))</span></div><div class="line"><a name="l44363"></a><span class="lineno">44363</span>&#160;</div><div class="line"><a name="l44365"></a><span class="lineno">44365</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l44366"></a><span class="lineno">44366</span>&#160;<span class="comment"> * Constants &amp; macros for individual PDB_C1 bitfields</span></div><div class="line"><a name="l44367"></a><span class="lineno">44367</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l44368"></a><span class="lineno">44368</span>&#160;</div><div class="line"><a name="l44381"></a><span class="lineno">44381</span>&#160;<span class="preprocessor">#define PDB_RD_C1_EN(base, index) ((PDB_C1_REG(base, index) &amp; PDB_C1_EN_MASK) &gt;&gt; PDB_C1_EN_SHIFT)</span></div><div class="line"><a name="l44382"></a><span class="lineno">44382</span>&#160;<span class="preprocessor">#define PDB_BRD_C1_EN(base, index) (PDB_RD_C1_EN(base, index))</span></div><div class="line"><a name="l44383"></a><span class="lineno">44383</span>&#160;</div><div class="line"><a name="l44385"></a><span class="lineno">44385</span>&#160;<span class="preprocessor">#define PDB_WR_C1_EN(base, index, value) (PDB_RMW_C1(base, index, PDB_C1_EN_MASK, PDB_C1_EN(value)))</span></div><div class="line"><a name="l44386"></a><span class="lineno">44386</span>&#160;<span class="preprocessor">#define PDB_BWR_C1_EN(base, index, value) (PDB_WR_C1_EN(base, index, value))</span></div><div class="line"><a name="l44387"></a><span class="lineno">44387</span>&#160;</div><div class="line"><a name="l44407"></a><span class="lineno">44407</span>&#160;<span class="preprocessor">#define PDB_RD_C1_TOS(base, index) ((PDB_C1_REG(base, index) &amp; PDB_C1_TOS_MASK) &gt;&gt; PDB_C1_TOS_SHIFT)</span></div><div class="line"><a name="l44408"></a><span class="lineno">44408</span>&#160;<span class="preprocessor">#define PDB_BRD_C1_TOS(base, index) (PDB_RD_C1_TOS(base, index))</span></div><div class="line"><a name="l44409"></a><span class="lineno">44409</span>&#160;</div><div class="line"><a name="l44411"></a><span class="lineno">44411</span>&#160;<span class="preprocessor">#define PDB_WR_C1_TOS(base, index, value) (PDB_RMW_C1(base, index, PDB_C1_TOS_MASK, PDB_C1_TOS(value)))</span></div><div class="line"><a name="l44412"></a><span class="lineno">44412</span>&#160;<span class="preprocessor">#define PDB_BWR_C1_TOS(base, index, value) (PDB_WR_C1_TOS(base, index, value))</span></div><div class="line"><a name="l44413"></a><span class="lineno">44413</span>&#160;</div><div class="line"><a name="l44432"></a><span class="lineno">44432</span>&#160;<span class="preprocessor">#define PDB_RD_C1_BB(base, index) ((PDB_C1_REG(base, index) &amp; PDB_C1_BB_MASK) &gt;&gt; PDB_C1_BB_SHIFT)</span></div><div class="line"><a name="l44433"></a><span class="lineno">44433</span>&#160;<span class="preprocessor">#define PDB_BRD_C1_BB(base, index) (PDB_RD_C1_BB(base, index))</span></div><div class="line"><a name="l44434"></a><span class="lineno">44434</span>&#160;</div><div class="line"><a name="l44436"></a><span class="lineno">44436</span>&#160;<span class="preprocessor">#define PDB_WR_C1_BB(base, index, value) (PDB_RMW_C1(base, index, PDB_C1_BB_MASK, PDB_C1_BB(value)))</span></div><div class="line"><a name="l44437"></a><span class="lineno">44437</span>&#160;<span class="preprocessor">#define PDB_BWR_C1_BB(base, index, value) (PDB_WR_C1_BB(base, index, value))</span></div><div class="line"><a name="l44438"></a><span class="lineno">44438</span>&#160;</div><div class="line"><a name="l44453"></a><span class="lineno">44453</span>&#160;<span class="preprocessor">#define PDB_RD_S(base, index)    (PDB_S_REG(base, index))</span></div><div class="line"><a name="l44454"></a><span class="lineno">44454</span>&#160;<span class="preprocessor">#define PDB_WR_S(base, index, value) (PDB_S_REG(base, index) = (value))</span></div><div class="line"><a name="l44455"></a><span class="lineno">44455</span>&#160;<span class="preprocessor">#define PDB_RMW_S(base, index, mask, value) (PDB_WR_S(base, index, (PDB_RD_S(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l44456"></a><span class="lineno">44456</span>&#160;<span class="preprocessor">#define PDB_SET_S(base, index, value) (PDB_WR_S(base, index, PDB_RD_S(base, index) |  (value)))</span></div><div class="line"><a name="l44457"></a><span class="lineno">44457</span>&#160;<span class="preprocessor">#define PDB_CLR_S(base, index, value) (PDB_WR_S(base, index, PDB_RD_S(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l44458"></a><span class="lineno">44458</span>&#160;<span class="preprocessor">#define PDB_TOG_S(base, index, value) (PDB_WR_S(base, index, PDB_RD_S(base, index) ^  (value)))</span></div><div class="line"><a name="l44459"></a><span class="lineno">44459</span>&#160;</div><div class="line"><a name="l44461"></a><span class="lineno">44461</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l44462"></a><span class="lineno">44462</span>&#160;<span class="comment"> * Constants &amp; macros for individual PDB_S bitfields</span></div><div class="line"><a name="l44463"></a><span class="lineno">44463</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l44464"></a><span class="lineno">44464</span>&#160;</div><div class="line"><a name="l44481"></a><span class="lineno">44481</span>&#160;<span class="preprocessor">#define PDB_RD_S_ERR(base, index) ((PDB_S_REG(base, index) &amp; PDB_S_ERR_MASK) &gt;&gt; PDB_S_ERR_SHIFT)</span></div><div class="line"><a name="l44482"></a><span class="lineno">44482</span>&#160;<span class="preprocessor">#define PDB_BRD_S_ERR(base, index) (PDB_RD_S_ERR(base, index))</span></div><div class="line"><a name="l44483"></a><span class="lineno">44483</span>&#160;</div><div class="line"><a name="l44485"></a><span class="lineno">44485</span>&#160;<span class="preprocessor">#define PDB_WR_S_ERR(base, index, value) (PDB_RMW_S(base, index, PDB_S_ERR_MASK, PDB_S_ERR(value)))</span></div><div class="line"><a name="l44486"></a><span class="lineno">44486</span>&#160;<span class="preprocessor">#define PDB_BWR_S_ERR(base, index, value) (PDB_WR_S_ERR(base, index, value))</span></div><div class="line"><a name="l44487"></a><span class="lineno">44487</span>&#160;</div><div class="line"><a name="l44497"></a><span class="lineno">44497</span>&#160;<span class="preprocessor">#define PDB_RD_S_CF(base, index) ((PDB_S_REG(base, index) &amp; PDB_S_CF_MASK) &gt;&gt; PDB_S_CF_SHIFT)</span></div><div class="line"><a name="l44498"></a><span class="lineno">44498</span>&#160;<span class="preprocessor">#define PDB_BRD_S_CF(base, index) (PDB_RD_S_CF(base, index))</span></div><div class="line"><a name="l44499"></a><span class="lineno">44499</span>&#160;</div><div class="line"><a name="l44501"></a><span class="lineno">44501</span>&#160;<span class="preprocessor">#define PDB_WR_S_CF(base, index, value) (PDB_RMW_S(base, index, PDB_S_CF_MASK, PDB_S_CF(value)))</span></div><div class="line"><a name="l44502"></a><span class="lineno">44502</span>&#160;<span class="preprocessor">#define PDB_BWR_S_CF(base, index, value) (PDB_WR_S_CF(base, index, value))</span></div><div class="line"><a name="l44503"></a><span class="lineno">44503</span>&#160;</div><div class="line"><a name="l44518"></a><span class="lineno">44518</span>&#160;<span class="preprocessor">#define PDB_RD_DLY(base, index, index2) (PDB_DLY_REG(base, index, index2))</span></div><div class="line"><a name="l44519"></a><span class="lineno">44519</span>&#160;<span class="preprocessor">#define PDB_WR_DLY(base, index, index2, value) (PDB_DLY_REG(base, index, index2) = (value))</span></div><div class="line"><a name="l44520"></a><span class="lineno">44520</span>&#160;<span class="preprocessor">#define PDB_RMW_DLY(base, index, index2, mask, value) (PDB_WR_DLY(base, index, index2, (PDB_RD_DLY(base, index, index2) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l44521"></a><span class="lineno">44521</span>&#160;<span class="preprocessor">#define PDB_SET_DLY(base, index, index2, value) (PDB_WR_DLY(base, index, index2, PDB_RD_DLY(base, index, index2) |  (value)))</span></div><div class="line"><a name="l44522"></a><span class="lineno">44522</span>&#160;<span class="preprocessor">#define PDB_CLR_DLY(base, index, index2, value) (PDB_WR_DLY(base, index, index2, PDB_RD_DLY(base, index, index2) &amp; ~(value)))</span></div><div class="line"><a name="l44523"></a><span class="lineno">44523</span>&#160;<span class="preprocessor">#define PDB_TOG_DLY(base, index, index2, value) (PDB_WR_DLY(base, index, index2, PDB_RD_DLY(base, index, index2) ^  (value)))</span></div><div class="line"><a name="l44524"></a><span class="lineno">44524</span>&#160;</div><div class="line"><a name="l44526"></a><span class="lineno">44526</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l44527"></a><span class="lineno">44527</span>&#160;<span class="comment"> * Constants &amp; macros for individual PDB_DLY bitfields</span></div><div class="line"><a name="l44528"></a><span class="lineno">44528</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l44529"></a><span class="lineno">44529</span>&#160;</div><div class="line"><a name="l44539"></a><span class="lineno">44539</span>&#160;<span class="preprocessor">#define PDB_RD_DLY_DLY(base, index, index2) ((PDB_DLY_REG(base, index, index2) &amp; PDB_DLY_DLY_MASK) &gt;&gt; PDB_DLY_DLY_SHIFT)</span></div><div class="line"><a name="l44540"></a><span class="lineno">44540</span>&#160;<span class="preprocessor">#define PDB_BRD_DLY_DLY(base, index, index2) (PDB_RD_DLY_DLY(base, index, index2))</span></div><div class="line"><a name="l44541"></a><span class="lineno">44541</span>&#160;</div><div class="line"><a name="l44543"></a><span class="lineno">44543</span>&#160;<span class="preprocessor">#define PDB_WR_DLY_DLY(base, index, index2, value) (PDB_RMW_DLY(base, index, index2, PDB_DLY_DLY_MASK, PDB_DLY_DLY(value)))</span></div><div class="line"><a name="l44544"></a><span class="lineno">44544</span>&#160;<span class="preprocessor">#define PDB_BWR_DLY_DLY(base, index, index2, value) (PDB_WR_DLY_DLY(base, index, index2, value))</span></div><div class="line"><a name="l44545"></a><span class="lineno">44545</span>&#160;</div><div class="line"><a name="l44560"></a><span class="lineno">44560</span>&#160;<span class="preprocessor">#define PDB_RD_INTC(base, index) (PDB_INTC_REG(base, index))</span></div><div class="line"><a name="l44561"></a><span class="lineno">44561</span>&#160;<span class="preprocessor">#define PDB_WR_INTC(base, index, value) (PDB_INTC_REG(base, index) = (value))</span></div><div class="line"><a name="l44562"></a><span class="lineno">44562</span>&#160;<span class="preprocessor">#define PDB_RMW_INTC(base, index, mask, value) (PDB_WR_INTC(base, index, (PDB_RD_INTC(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l44563"></a><span class="lineno">44563</span>&#160;<span class="preprocessor">#define PDB_SET_INTC(base, index, value) (PDB_WR_INTC(base, index, PDB_RD_INTC(base, index) |  (value)))</span></div><div class="line"><a name="l44564"></a><span class="lineno">44564</span>&#160;<span class="preprocessor">#define PDB_CLR_INTC(base, index, value) (PDB_WR_INTC(base, index, PDB_RD_INTC(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l44565"></a><span class="lineno">44565</span>&#160;<span class="preprocessor">#define PDB_TOG_INTC(base, index, value) (PDB_WR_INTC(base, index, PDB_RD_INTC(base, index) ^  (value)))</span></div><div class="line"><a name="l44566"></a><span class="lineno">44566</span>&#160;</div><div class="line"><a name="l44568"></a><span class="lineno">44568</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l44569"></a><span class="lineno">44569</span>&#160;<span class="comment"> * Constants &amp; macros for individual PDB_INTC bitfields</span></div><div class="line"><a name="l44570"></a><span class="lineno">44570</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l44571"></a><span class="lineno">44571</span>&#160;</div><div class="line"><a name="l44583"></a><span class="lineno">44583</span>&#160;<span class="preprocessor">#define PDB_RD_INTC_TOE(base, index) ((PDB_INTC_REG(base, index) &amp; PDB_INTC_TOE_MASK) &gt;&gt; PDB_INTC_TOE_SHIFT)</span></div><div class="line"><a name="l44584"></a><span class="lineno">44584</span>&#160;<span class="preprocessor">#define PDB_BRD_INTC_TOE(base, index) (BITBAND_ACCESS32(&amp;PDB_INTC_REG(base, index), PDB_INTC_TOE_SHIFT))</span></div><div class="line"><a name="l44585"></a><span class="lineno">44585</span>&#160;</div><div class="line"><a name="l44587"></a><span class="lineno">44587</span>&#160;<span class="preprocessor">#define PDB_WR_INTC_TOE(base, index, value) (PDB_RMW_INTC(base, index, PDB_INTC_TOE_MASK, PDB_INTC_TOE(value)))</span></div><div class="line"><a name="l44588"></a><span class="lineno">44588</span>&#160;<span class="preprocessor">#define PDB_BWR_INTC_TOE(base, index, value) (BITBAND_ACCESS32(&amp;PDB_INTC_REG(base, index), PDB_INTC_TOE_SHIFT) = (value))</span></div><div class="line"><a name="l44589"></a><span class="lineno">44589</span>&#160;</div><div class="line"><a name="l44605"></a><span class="lineno">44605</span>&#160;<span class="preprocessor">#define PDB_RD_INTC_EXT(base, index) ((PDB_INTC_REG(base, index) &amp; PDB_INTC_EXT_MASK) &gt;&gt; PDB_INTC_EXT_SHIFT)</span></div><div class="line"><a name="l44606"></a><span class="lineno">44606</span>&#160;<span class="preprocessor">#define PDB_BRD_INTC_EXT(base, index) (BITBAND_ACCESS32(&amp;PDB_INTC_REG(base, index), PDB_INTC_EXT_SHIFT))</span></div><div class="line"><a name="l44607"></a><span class="lineno">44607</span>&#160;</div><div class="line"><a name="l44609"></a><span class="lineno">44609</span>&#160;<span class="preprocessor">#define PDB_WR_INTC_EXT(base, index, value) (PDB_RMW_INTC(base, index, PDB_INTC_EXT_MASK, PDB_INTC_EXT(value)))</span></div><div class="line"><a name="l44610"></a><span class="lineno">44610</span>&#160;<span class="preprocessor">#define PDB_BWR_INTC_EXT(base, index, value) (BITBAND_ACCESS32(&amp;PDB_INTC_REG(base, index), PDB_INTC_EXT_SHIFT) = (value))</span></div><div class="line"><a name="l44611"></a><span class="lineno">44611</span>&#160;</div><div class="line"><a name="l44626"></a><span class="lineno">44626</span>&#160;<span class="preprocessor">#define PDB_RD_INT(base, index)  (PDB_INT_REG(base, index))</span></div><div class="line"><a name="l44627"></a><span class="lineno">44627</span>&#160;<span class="preprocessor">#define PDB_WR_INT(base, index, value) (PDB_INT_REG(base, index) = (value))</span></div><div class="line"><a name="l44628"></a><span class="lineno">44628</span>&#160;<span class="preprocessor">#define PDB_RMW_INT(base, index, mask, value) (PDB_WR_INT(base, index, (PDB_RD_INT(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l44629"></a><span class="lineno">44629</span>&#160;<span class="preprocessor">#define PDB_SET_INT(base, index, value) (PDB_WR_INT(base, index, PDB_RD_INT(base, index) |  (value)))</span></div><div class="line"><a name="l44630"></a><span class="lineno">44630</span>&#160;<span class="preprocessor">#define PDB_CLR_INT(base, index, value) (PDB_WR_INT(base, index, PDB_RD_INT(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l44631"></a><span class="lineno">44631</span>&#160;<span class="preprocessor">#define PDB_TOG_INT(base, index, value) (PDB_WR_INT(base, index, PDB_RD_INT(base, index) ^  (value)))</span></div><div class="line"><a name="l44632"></a><span class="lineno">44632</span>&#160;</div><div class="line"><a name="l44634"></a><span class="lineno">44634</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l44635"></a><span class="lineno">44635</span>&#160;<span class="comment"> * Constants &amp; macros for individual PDB_INT bitfields</span></div><div class="line"><a name="l44636"></a><span class="lineno">44636</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l44637"></a><span class="lineno">44637</span>&#160;</div><div class="line"><a name="l44648"></a><span class="lineno">44648</span>&#160;<span class="preprocessor">#define PDB_RD_INT_INT(base, index) ((PDB_INT_REG(base, index) &amp; PDB_INT_INT_MASK) &gt;&gt; PDB_INT_INT_SHIFT)</span></div><div class="line"><a name="l44649"></a><span class="lineno">44649</span>&#160;<span class="preprocessor">#define PDB_BRD_INT_INT(base, index) (PDB_RD_INT_INT(base, index))</span></div><div class="line"><a name="l44650"></a><span class="lineno">44650</span>&#160;</div><div class="line"><a name="l44652"></a><span class="lineno">44652</span>&#160;<span class="preprocessor">#define PDB_WR_INT_INT(base, index, value) (PDB_RMW_INT(base, index, PDB_INT_INT_MASK, PDB_INT_INT(value)))</span></div><div class="line"><a name="l44653"></a><span class="lineno">44653</span>&#160;<span class="preprocessor">#define PDB_BWR_INT_INT(base, index, value) (PDB_WR_INT_INT(base, index, value))</span></div><div class="line"><a name="l44654"></a><span class="lineno">44654</span>&#160;</div><div class="line"><a name="l44669"></a><span class="lineno">44669</span>&#160;<span class="preprocessor">#define PDB_RD_POEN(base)        (PDB_POEN_REG(base))</span></div><div class="line"><a name="l44670"></a><span class="lineno">44670</span>&#160;<span class="preprocessor">#define PDB_WR_POEN(base, value) (PDB_POEN_REG(base) = (value))</span></div><div class="line"><a name="l44671"></a><span class="lineno">44671</span>&#160;<span class="preprocessor">#define PDB_RMW_POEN(base, mask, value) (PDB_WR_POEN(base, (PDB_RD_POEN(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l44672"></a><span class="lineno">44672</span>&#160;<span class="preprocessor">#define PDB_SET_POEN(base, value) (PDB_WR_POEN(base, PDB_RD_POEN(base) |  (value)))</span></div><div class="line"><a name="l44673"></a><span class="lineno">44673</span>&#160;<span class="preprocessor">#define PDB_CLR_POEN(base, value) (PDB_WR_POEN(base, PDB_RD_POEN(base) &amp; ~(value)))</span></div><div class="line"><a name="l44674"></a><span class="lineno">44674</span>&#160;<span class="preprocessor">#define PDB_TOG_POEN(base, value) (PDB_WR_POEN(base, PDB_RD_POEN(base) ^  (value)))</span></div><div class="line"><a name="l44675"></a><span class="lineno">44675</span>&#160;</div><div class="line"><a name="l44677"></a><span class="lineno">44677</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l44678"></a><span class="lineno">44678</span>&#160;<span class="comment"> * Constants &amp; macros for individual PDB_POEN bitfields</span></div><div class="line"><a name="l44679"></a><span class="lineno">44679</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l44680"></a><span class="lineno">44680</span>&#160;</div><div class="line"><a name="l44692"></a><span class="lineno">44692</span>&#160;<span class="preprocessor">#define PDB_RD_POEN_POEN(base) ((PDB_POEN_REG(base) &amp; PDB_POEN_POEN_MASK) &gt;&gt; PDB_POEN_POEN_SHIFT)</span></div><div class="line"><a name="l44693"></a><span class="lineno">44693</span>&#160;<span class="preprocessor">#define PDB_BRD_POEN_POEN(base) (PDB_RD_POEN_POEN(base))</span></div><div class="line"><a name="l44694"></a><span class="lineno">44694</span>&#160;</div><div class="line"><a name="l44696"></a><span class="lineno">44696</span>&#160;<span class="preprocessor">#define PDB_WR_POEN_POEN(base, value) (PDB_RMW_POEN(base, PDB_POEN_POEN_MASK, PDB_POEN_POEN(value)))</span></div><div class="line"><a name="l44697"></a><span class="lineno">44697</span>&#160;<span class="preprocessor">#define PDB_BWR_POEN_POEN(base, value) (PDB_WR_POEN_POEN(base, value))</span></div><div class="line"><a name="l44698"></a><span class="lineno">44698</span>&#160;</div><div class="line"><a name="l44713"></a><span class="lineno">44713</span>&#160;<span class="preprocessor">#define PDB_RD_PODLY(base, index) (PDB_PODLY_REG(base, index))</span></div><div class="line"><a name="l44714"></a><span class="lineno">44714</span>&#160;<span class="preprocessor">#define PDB_WR_PODLY(base, index, value) (PDB_PODLY_REG(base, index) = (value))</span></div><div class="line"><a name="l44715"></a><span class="lineno">44715</span>&#160;<span class="preprocessor">#define PDB_RMW_PODLY(base, index, mask, value) (PDB_WR_PODLY(base, index, (PDB_RD_PODLY(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l44716"></a><span class="lineno">44716</span>&#160;<span class="preprocessor">#define PDB_SET_PODLY(base, index, value) (PDB_WR_PODLY(base, index, PDB_RD_PODLY(base, index) |  (value)))</span></div><div class="line"><a name="l44717"></a><span class="lineno">44717</span>&#160;<span class="preprocessor">#define PDB_CLR_PODLY(base, index, value) (PDB_WR_PODLY(base, index, PDB_RD_PODLY(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l44718"></a><span class="lineno">44718</span>&#160;<span class="preprocessor">#define PDB_TOG_PODLY(base, index, value) (PDB_WR_PODLY(base, index, PDB_RD_PODLY(base, index) ^  (value)))</span></div><div class="line"><a name="l44719"></a><span class="lineno">44719</span>&#160;</div><div class="line"><a name="l44721"></a><span class="lineno">44721</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l44722"></a><span class="lineno">44722</span>&#160;<span class="comment"> * Constants &amp; macros for individual PDB_PODLY bitfields</span></div><div class="line"><a name="l44723"></a><span class="lineno">44723</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l44724"></a><span class="lineno">44724</span>&#160;</div><div class="line"><a name="l44734"></a><span class="lineno">44734</span>&#160;<span class="preprocessor">#define PDB_RD_PODLY_DLY2(base, index) ((PDB_PODLY_REG(base, index) &amp; PDB_PODLY_DLY2_MASK) &gt;&gt; PDB_PODLY_DLY2_SHIFT)</span></div><div class="line"><a name="l44735"></a><span class="lineno">44735</span>&#160;<span class="preprocessor">#define PDB_BRD_PODLY_DLY2(base, index) (PDB_RD_PODLY_DLY2(base, index))</span></div><div class="line"><a name="l44736"></a><span class="lineno">44736</span>&#160;</div><div class="line"><a name="l44738"></a><span class="lineno">44738</span>&#160;<span class="preprocessor">#define PDB_WR_PODLY_DLY2(base, index, value) (PDB_RMW_PODLY(base, index, PDB_PODLY_DLY2_MASK, PDB_PODLY_DLY2(value)))</span></div><div class="line"><a name="l44739"></a><span class="lineno">44739</span>&#160;<span class="preprocessor">#define PDB_BWR_PODLY_DLY2(base, index, value) (PDB_WR_PODLY_DLY2(base, index, value))</span></div><div class="line"><a name="l44740"></a><span class="lineno">44740</span>&#160;</div><div class="line"><a name="l44751"></a><span class="lineno">44751</span>&#160;<span class="preprocessor">#define PDB_RD_PODLY_DLY1(base, index) ((PDB_PODLY_REG(base, index) &amp; PDB_PODLY_DLY1_MASK) &gt;&gt; PDB_PODLY_DLY1_SHIFT)</span></div><div class="line"><a name="l44752"></a><span class="lineno">44752</span>&#160;<span class="preprocessor">#define PDB_BRD_PODLY_DLY1(base, index) (PDB_RD_PODLY_DLY1(base, index))</span></div><div class="line"><a name="l44753"></a><span class="lineno">44753</span>&#160;</div><div class="line"><a name="l44755"></a><span class="lineno">44755</span>&#160;<span class="preprocessor">#define PDB_WR_PODLY_DLY1(base, index, value) (PDB_RMW_PODLY(base, index, PDB_PODLY_DLY1_MASK, PDB_PODLY_DLY1(value)))</span></div><div class="line"><a name="l44756"></a><span class="lineno">44756</span>&#160;<span class="preprocessor">#define PDB_BWR_PODLY_DLY1(base, index, value) (PDB_WR_PODLY_DLY1(base, index, value))</span></div><div class="line"><a name="l44757"></a><span class="lineno">44757</span>&#160;</div><div class="line"><a name="l44759"></a><span class="lineno">44759</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l44760"></a><span class="lineno">44760</span>&#160;<span class="comment"> * MK64F12 PIT</span></div><div class="line"><a name="l44761"></a><span class="lineno">44761</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l44762"></a><span class="lineno">44762</span>&#160;<span class="comment"> * Periodic Interrupt Timer</span></div><div class="line"><a name="l44763"></a><span class="lineno">44763</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l44764"></a><span class="lineno">44764</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l44765"></a><span class="lineno">44765</span>&#160;<span class="comment"> * - PIT_MCR - PIT Module Control Register</span></div><div class="line"><a name="l44766"></a><span class="lineno">44766</span>&#160;<span class="comment"> * - PIT_LDVAL - Timer Load Value Register</span></div><div class="line"><a name="l44767"></a><span class="lineno">44767</span>&#160;<span class="comment"> * - PIT_CVAL - Current Timer Value Register</span></div><div class="line"><a name="l44768"></a><span class="lineno">44768</span>&#160;<span class="comment"> * - PIT_TCTRL - Timer Control Register</span></div><div class="line"><a name="l44769"></a><span class="lineno">44769</span>&#160;<span class="comment"> * - PIT_TFLG - Timer Flag Register</span></div><div class="line"><a name="l44770"></a><span class="lineno">44770</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l44771"></a><span class="lineno">44771</span>&#160;</div><div class="line"><a name="l44772"></a><span class="lineno">44772</span>&#160;<span class="preprocessor">#define PIT_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l44773"></a><span class="lineno">44773</span>&#160;<span class="preprocessor">#define PIT_IDX (0U) </span></div><div class="line"><a name="l44791"></a><span class="lineno">44791</span>&#160;<span class="preprocessor">#define PIT_RD_MCR(base)         (PIT_MCR_REG(base))</span></div><div class="line"><a name="l44792"></a><span class="lineno">44792</span>&#160;<span class="preprocessor">#define PIT_WR_MCR(base, value)  (PIT_MCR_REG(base) = (value))</span></div><div class="line"><a name="l44793"></a><span class="lineno">44793</span>&#160;<span class="preprocessor">#define PIT_RMW_MCR(base, mask, value) (PIT_WR_MCR(base, (PIT_RD_MCR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l44794"></a><span class="lineno">44794</span>&#160;<span class="preprocessor">#define PIT_SET_MCR(base, value) (PIT_WR_MCR(base, PIT_RD_MCR(base) |  (value)))</span></div><div class="line"><a name="l44795"></a><span class="lineno">44795</span>&#160;<span class="preprocessor">#define PIT_CLR_MCR(base, value) (PIT_WR_MCR(base, PIT_RD_MCR(base) &amp; ~(value)))</span></div><div class="line"><a name="l44796"></a><span class="lineno">44796</span>&#160;<span class="preprocessor">#define PIT_TOG_MCR(base, value) (PIT_WR_MCR(base, PIT_RD_MCR(base) ^  (value)))</span></div><div class="line"><a name="l44797"></a><span class="lineno">44797</span>&#160;</div><div class="line"><a name="l44799"></a><span class="lineno">44799</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l44800"></a><span class="lineno">44800</span>&#160;<span class="comment"> * Constants &amp; macros for individual PIT_MCR bitfields</span></div><div class="line"><a name="l44801"></a><span class="lineno">44801</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l44802"></a><span class="lineno">44802</span>&#160;</div><div class="line"><a name="l44814"></a><span class="lineno">44814</span>&#160;<span class="preprocessor">#define PIT_RD_MCR_FRZ(base) ((PIT_MCR_REG(base) &amp; PIT_MCR_FRZ_MASK) &gt;&gt; PIT_MCR_FRZ_SHIFT)</span></div><div class="line"><a name="l44815"></a><span class="lineno">44815</span>&#160;<span class="preprocessor">#define PIT_BRD_MCR_FRZ(base) (BITBAND_ACCESS32(&amp;PIT_MCR_REG(base), PIT_MCR_FRZ_SHIFT))</span></div><div class="line"><a name="l44816"></a><span class="lineno">44816</span>&#160;</div><div class="line"><a name="l44818"></a><span class="lineno">44818</span>&#160;<span class="preprocessor">#define PIT_WR_MCR_FRZ(base, value) (PIT_RMW_MCR(base, PIT_MCR_FRZ_MASK, PIT_MCR_FRZ(value)))</span></div><div class="line"><a name="l44819"></a><span class="lineno">44819</span>&#160;<span class="preprocessor">#define PIT_BWR_MCR_FRZ(base, value) (BITBAND_ACCESS32(&amp;PIT_MCR_REG(base), PIT_MCR_FRZ_SHIFT) = (value))</span></div><div class="line"><a name="l44820"></a><span class="lineno">44820</span>&#160;</div><div class="line"><a name="l44834"></a><span class="lineno">44834</span>&#160;<span class="preprocessor">#define PIT_RD_MCR_MDIS(base) ((PIT_MCR_REG(base) &amp; PIT_MCR_MDIS_MASK) &gt;&gt; PIT_MCR_MDIS_SHIFT)</span></div><div class="line"><a name="l44835"></a><span class="lineno">44835</span>&#160;<span class="preprocessor">#define PIT_BRD_MCR_MDIS(base) (BITBAND_ACCESS32(&amp;PIT_MCR_REG(base), PIT_MCR_MDIS_SHIFT))</span></div><div class="line"><a name="l44836"></a><span class="lineno">44836</span>&#160;</div><div class="line"><a name="l44838"></a><span class="lineno">44838</span>&#160;<span class="preprocessor">#define PIT_WR_MCR_MDIS(base, value) (PIT_RMW_MCR(base, PIT_MCR_MDIS_MASK, PIT_MCR_MDIS(value)))</span></div><div class="line"><a name="l44839"></a><span class="lineno">44839</span>&#160;<span class="preprocessor">#define PIT_BWR_MCR_MDIS(base, value) (BITBAND_ACCESS32(&amp;PIT_MCR_REG(base), PIT_MCR_MDIS_SHIFT) = (value))</span></div><div class="line"><a name="l44840"></a><span class="lineno">44840</span>&#160;</div><div class="line"><a name="l44857"></a><span class="lineno">44857</span>&#160;<span class="preprocessor">#define PIT_RD_LDVAL(base, index) (PIT_LDVAL_REG(base, index))</span></div><div class="line"><a name="l44858"></a><span class="lineno">44858</span>&#160;<span class="preprocessor">#define PIT_WR_LDVAL(base, index, value) (PIT_LDVAL_REG(base, index) = (value))</span></div><div class="line"><a name="l44859"></a><span class="lineno">44859</span>&#160;<span class="preprocessor">#define PIT_RMW_LDVAL(base, index, mask, value) (PIT_WR_LDVAL(base, index, (PIT_RD_LDVAL(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l44860"></a><span class="lineno">44860</span>&#160;<span class="preprocessor">#define PIT_SET_LDVAL(base, index, value) (PIT_WR_LDVAL(base, index, PIT_RD_LDVAL(base, index) |  (value)))</span></div><div class="line"><a name="l44861"></a><span class="lineno">44861</span>&#160;<span class="preprocessor">#define PIT_CLR_LDVAL(base, index, value) (PIT_WR_LDVAL(base, index, PIT_RD_LDVAL(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l44862"></a><span class="lineno">44862</span>&#160;<span class="preprocessor">#define PIT_TOG_LDVAL(base, index, value) (PIT_WR_LDVAL(base, index, PIT_RD_LDVAL(base, index) ^  (value)))</span></div><div class="line"><a name="l44863"></a><span class="lineno">44863</span>&#160;</div><div class="line"><a name="l44880"></a><span class="lineno">44880</span>&#160;<span class="preprocessor">#define PIT_RD_CVAL(base, index) (PIT_CVAL_REG(base, index))</span></div><div class="line"><a name="l44881"></a><span class="lineno">44881</span>&#160;</div><div class="line"><a name="l44898"></a><span class="lineno">44898</span>&#160;<span class="preprocessor">#define PIT_RD_TCTRL(base, index) (PIT_TCTRL_REG(base, index))</span></div><div class="line"><a name="l44899"></a><span class="lineno">44899</span>&#160;<span class="preprocessor">#define PIT_WR_TCTRL(base, index, value) (PIT_TCTRL_REG(base, index) = (value))</span></div><div class="line"><a name="l44900"></a><span class="lineno">44900</span>&#160;<span class="preprocessor">#define PIT_RMW_TCTRL(base, index, mask, value) (PIT_WR_TCTRL(base, index, (PIT_RD_TCTRL(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l44901"></a><span class="lineno">44901</span>&#160;<span class="preprocessor">#define PIT_SET_TCTRL(base, index, value) (PIT_WR_TCTRL(base, index, PIT_RD_TCTRL(base, index) |  (value)))</span></div><div class="line"><a name="l44902"></a><span class="lineno">44902</span>&#160;<span class="preprocessor">#define PIT_CLR_TCTRL(base, index, value) (PIT_WR_TCTRL(base, index, PIT_RD_TCTRL(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l44903"></a><span class="lineno">44903</span>&#160;<span class="preprocessor">#define PIT_TOG_TCTRL(base, index, value) (PIT_WR_TCTRL(base, index, PIT_RD_TCTRL(base, index) ^  (value)))</span></div><div class="line"><a name="l44904"></a><span class="lineno">44904</span>&#160;</div><div class="line"><a name="l44906"></a><span class="lineno">44906</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l44907"></a><span class="lineno">44907</span>&#160;<span class="comment"> * Constants &amp; macros for individual PIT_TCTRL bitfields</span></div><div class="line"><a name="l44908"></a><span class="lineno">44908</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l44909"></a><span class="lineno">44909</span>&#160;</div><div class="line"><a name="l44921"></a><span class="lineno">44921</span>&#160;<span class="preprocessor">#define PIT_RD_TCTRL_TEN(base, index) ((PIT_TCTRL_REG(base, index) &amp; PIT_TCTRL_TEN_MASK) &gt;&gt; PIT_TCTRL_TEN_SHIFT)</span></div><div class="line"><a name="l44922"></a><span class="lineno">44922</span>&#160;<span class="preprocessor">#define PIT_BRD_TCTRL_TEN(base, index) (BITBAND_ACCESS32(&amp;PIT_TCTRL_REG(base, index), PIT_TCTRL_TEN_SHIFT))</span></div><div class="line"><a name="l44923"></a><span class="lineno">44923</span>&#160;</div><div class="line"><a name="l44925"></a><span class="lineno">44925</span>&#160;<span class="preprocessor">#define PIT_WR_TCTRL_TEN(base, index, value) (PIT_RMW_TCTRL(base, index, PIT_TCTRL_TEN_MASK, PIT_TCTRL_TEN(value)))</span></div><div class="line"><a name="l44926"></a><span class="lineno">44926</span>&#160;<span class="preprocessor">#define PIT_BWR_TCTRL_TEN(base, index, value) (BITBAND_ACCESS32(&amp;PIT_TCTRL_REG(base, index), PIT_TCTRL_TEN_SHIFT) = (value))</span></div><div class="line"><a name="l44927"></a><span class="lineno">44927</span>&#160;</div><div class="line"><a name="l44942"></a><span class="lineno">44942</span>&#160;<span class="preprocessor">#define PIT_RD_TCTRL_TIE(base, index) ((PIT_TCTRL_REG(base, index) &amp; PIT_TCTRL_TIE_MASK) &gt;&gt; PIT_TCTRL_TIE_SHIFT)</span></div><div class="line"><a name="l44943"></a><span class="lineno">44943</span>&#160;<span class="preprocessor">#define PIT_BRD_TCTRL_TIE(base, index) (BITBAND_ACCESS32(&amp;PIT_TCTRL_REG(base, index), PIT_TCTRL_TIE_SHIFT))</span></div><div class="line"><a name="l44944"></a><span class="lineno">44944</span>&#160;</div><div class="line"><a name="l44946"></a><span class="lineno">44946</span>&#160;<span class="preprocessor">#define PIT_WR_TCTRL_TIE(base, index, value) (PIT_RMW_TCTRL(base, index, PIT_TCTRL_TIE_MASK, PIT_TCTRL_TIE(value)))</span></div><div class="line"><a name="l44947"></a><span class="lineno">44947</span>&#160;<span class="preprocessor">#define PIT_BWR_TCTRL_TIE(base, index, value) (BITBAND_ACCESS32(&amp;PIT_TCTRL_REG(base, index), PIT_TCTRL_TIE_SHIFT) = (value))</span></div><div class="line"><a name="l44948"></a><span class="lineno">44948</span>&#160;</div><div class="line"><a name="l44963"></a><span class="lineno">44963</span>&#160;<span class="preprocessor">#define PIT_RD_TCTRL_CHN(base, index) ((PIT_TCTRL_REG(base, index) &amp; PIT_TCTRL_CHN_MASK) &gt;&gt; PIT_TCTRL_CHN_SHIFT)</span></div><div class="line"><a name="l44964"></a><span class="lineno">44964</span>&#160;<span class="preprocessor">#define PIT_BRD_TCTRL_CHN(base, index) (BITBAND_ACCESS32(&amp;PIT_TCTRL_REG(base, index), PIT_TCTRL_CHN_SHIFT))</span></div><div class="line"><a name="l44965"></a><span class="lineno">44965</span>&#160;</div><div class="line"><a name="l44967"></a><span class="lineno">44967</span>&#160;<span class="preprocessor">#define PIT_WR_TCTRL_CHN(base, index, value) (PIT_RMW_TCTRL(base, index, PIT_TCTRL_CHN_MASK, PIT_TCTRL_CHN(value)))</span></div><div class="line"><a name="l44968"></a><span class="lineno">44968</span>&#160;<span class="preprocessor">#define PIT_BWR_TCTRL_CHN(base, index, value) (BITBAND_ACCESS32(&amp;PIT_TCTRL_REG(base, index), PIT_TCTRL_CHN_SHIFT) = (value))</span></div><div class="line"><a name="l44969"></a><span class="lineno">44969</span>&#160;</div><div class="line"><a name="l44986"></a><span class="lineno">44986</span>&#160;<span class="preprocessor">#define PIT_RD_TFLG(base, index) (PIT_TFLG_REG(base, index))</span></div><div class="line"><a name="l44987"></a><span class="lineno">44987</span>&#160;<span class="preprocessor">#define PIT_WR_TFLG(base, index, value) (PIT_TFLG_REG(base, index) = (value))</span></div><div class="line"><a name="l44988"></a><span class="lineno">44988</span>&#160;<span class="preprocessor">#define PIT_RMW_TFLG(base, index, mask, value) (PIT_WR_TFLG(base, index, (PIT_RD_TFLG(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l44989"></a><span class="lineno">44989</span>&#160;<span class="preprocessor">#define PIT_SET_TFLG(base, index, value) (PIT_WR_TFLG(base, index, PIT_RD_TFLG(base, index) |  (value)))</span></div><div class="line"><a name="l44990"></a><span class="lineno">44990</span>&#160;<span class="preprocessor">#define PIT_CLR_TFLG(base, index, value) (PIT_WR_TFLG(base, index, PIT_RD_TFLG(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l44991"></a><span class="lineno">44991</span>&#160;<span class="preprocessor">#define PIT_TOG_TFLG(base, index, value) (PIT_WR_TFLG(base, index, PIT_RD_TFLG(base, index) ^  (value)))</span></div><div class="line"><a name="l44992"></a><span class="lineno">44992</span>&#160;</div><div class="line"><a name="l44994"></a><span class="lineno">44994</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l44995"></a><span class="lineno">44995</span>&#160;<span class="comment"> * Constants &amp; macros for individual PIT_TFLG bitfields</span></div><div class="line"><a name="l44996"></a><span class="lineno">44996</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l44997"></a><span class="lineno">44997</span>&#160;</div><div class="line"><a name="l45011"></a><span class="lineno">45011</span>&#160;<span class="preprocessor">#define PIT_RD_TFLG_TIF(base, index) ((PIT_TFLG_REG(base, index) &amp; PIT_TFLG_TIF_MASK) &gt;&gt; PIT_TFLG_TIF_SHIFT)</span></div><div class="line"><a name="l45012"></a><span class="lineno">45012</span>&#160;<span class="preprocessor">#define PIT_BRD_TFLG_TIF(base, index) (BITBAND_ACCESS32(&amp;PIT_TFLG_REG(base, index), PIT_TFLG_TIF_SHIFT))</span></div><div class="line"><a name="l45013"></a><span class="lineno">45013</span>&#160;</div><div class="line"><a name="l45015"></a><span class="lineno">45015</span>&#160;<span class="preprocessor">#define PIT_WR_TFLG_TIF(base, index, value) (PIT_RMW_TFLG(base, index, PIT_TFLG_TIF_MASK, PIT_TFLG_TIF(value)))</span></div><div class="line"><a name="l45016"></a><span class="lineno">45016</span>&#160;<span class="preprocessor">#define PIT_BWR_TFLG_TIF(base, index, value) (BITBAND_ACCESS32(&amp;PIT_TFLG_REG(base, index), PIT_TFLG_TIF_SHIFT) = (value))</span></div><div class="line"><a name="l45017"></a><span class="lineno">45017</span>&#160;</div><div class="line"><a name="l45019"></a><span class="lineno">45019</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l45020"></a><span class="lineno">45020</span>&#160;<span class="comment"> * MK64F12 PMC</span></div><div class="line"><a name="l45021"></a><span class="lineno">45021</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l45022"></a><span class="lineno">45022</span>&#160;<span class="comment"> * Power Management Controller</span></div><div class="line"><a name="l45023"></a><span class="lineno">45023</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l45024"></a><span class="lineno">45024</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l45025"></a><span class="lineno">45025</span>&#160;<span class="comment"> * - PMC_LVDSC1 - Low Voltage Detect Status And Control 1 register</span></div><div class="line"><a name="l45026"></a><span class="lineno">45026</span>&#160;<span class="comment"> * - PMC_LVDSC2 - Low Voltage Detect Status And Control 2 register</span></div><div class="line"><a name="l45027"></a><span class="lineno">45027</span>&#160;<span class="comment"> * - PMC_REGSC - Regulator Status And Control register</span></div><div class="line"><a name="l45028"></a><span class="lineno">45028</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l45029"></a><span class="lineno">45029</span>&#160;</div><div class="line"><a name="l45030"></a><span class="lineno">45030</span>&#160;<span class="preprocessor">#define PMC_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l45031"></a><span class="lineno">45031</span>&#160;<span class="preprocessor">#define PMC_IDX (0U) </span></div><div class="line"><a name="l45058"></a><span class="lineno">45058</span>&#160;<span class="preprocessor">#define PMC_RD_LVDSC1(base)      (PMC_LVDSC1_REG(base))</span></div><div class="line"><a name="l45059"></a><span class="lineno">45059</span>&#160;<span class="preprocessor">#define PMC_WR_LVDSC1(base, value) (PMC_LVDSC1_REG(base) = (value))</span></div><div class="line"><a name="l45060"></a><span class="lineno">45060</span>&#160;<span class="preprocessor">#define PMC_RMW_LVDSC1(base, mask, value) (PMC_WR_LVDSC1(base, (PMC_RD_LVDSC1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l45061"></a><span class="lineno">45061</span>&#160;<span class="preprocessor">#define PMC_SET_LVDSC1(base, value) (PMC_WR_LVDSC1(base, PMC_RD_LVDSC1(base) |  (value)))</span></div><div class="line"><a name="l45062"></a><span class="lineno">45062</span>&#160;<span class="preprocessor">#define PMC_CLR_LVDSC1(base, value) (PMC_WR_LVDSC1(base, PMC_RD_LVDSC1(base) &amp; ~(value)))</span></div><div class="line"><a name="l45063"></a><span class="lineno">45063</span>&#160;<span class="preprocessor">#define PMC_TOG_LVDSC1(base, value) (PMC_WR_LVDSC1(base, PMC_RD_LVDSC1(base) ^  (value)))</span></div><div class="line"><a name="l45064"></a><span class="lineno">45064</span>&#160;</div><div class="line"><a name="l45066"></a><span class="lineno">45066</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l45067"></a><span class="lineno">45067</span>&#160;<span class="comment"> * Constants &amp; macros for individual PMC_LVDSC1 bitfields</span></div><div class="line"><a name="l45068"></a><span class="lineno">45068</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l45069"></a><span class="lineno">45069</span>&#160;</div><div class="line"><a name="l45083"></a><span class="lineno">45083</span>&#160;<span class="preprocessor">#define PMC_RD_LVDSC1_LVDV(base) ((PMC_LVDSC1_REG(base) &amp; PMC_LVDSC1_LVDV_MASK) &gt;&gt; PMC_LVDSC1_LVDV_SHIFT)</span></div><div class="line"><a name="l45084"></a><span class="lineno">45084</span>&#160;<span class="preprocessor">#define PMC_BRD_LVDSC1_LVDV(base) (PMC_RD_LVDSC1_LVDV(base))</span></div><div class="line"><a name="l45085"></a><span class="lineno">45085</span>&#160;</div><div class="line"><a name="l45087"></a><span class="lineno">45087</span>&#160;<span class="preprocessor">#define PMC_WR_LVDSC1_LVDV(base, value) (PMC_RMW_LVDSC1(base, PMC_LVDSC1_LVDV_MASK, PMC_LVDSC1_LVDV(value)))</span></div><div class="line"><a name="l45088"></a><span class="lineno">45088</span>&#160;<span class="preprocessor">#define PMC_BWR_LVDSC1_LVDV(base, value) (PMC_WR_LVDSC1_LVDV(base, value))</span></div><div class="line"><a name="l45089"></a><span class="lineno">45089</span>&#160;</div><div class="line"><a name="l45103"></a><span class="lineno">45103</span>&#160;<span class="preprocessor">#define PMC_RD_LVDSC1_LVDRE(base) ((PMC_LVDSC1_REG(base) &amp; PMC_LVDSC1_LVDRE_MASK) &gt;&gt; PMC_LVDSC1_LVDRE_SHIFT)</span></div><div class="line"><a name="l45104"></a><span class="lineno">45104</span>&#160;<span class="preprocessor">#define PMC_BRD_LVDSC1_LVDRE(base) (BITBAND_ACCESS8(&amp;PMC_LVDSC1_REG(base), PMC_LVDSC1_LVDRE_SHIFT))</span></div><div class="line"><a name="l45105"></a><span class="lineno">45105</span>&#160;</div><div class="line"><a name="l45107"></a><span class="lineno">45107</span>&#160;<span class="preprocessor">#define PMC_WR_LVDSC1_LVDRE(base, value) (PMC_RMW_LVDSC1(base, PMC_LVDSC1_LVDRE_MASK, PMC_LVDSC1_LVDRE(value)))</span></div><div class="line"><a name="l45108"></a><span class="lineno">45108</span>&#160;<span class="preprocessor">#define PMC_BWR_LVDSC1_LVDRE(base, value) (BITBAND_ACCESS8(&amp;PMC_LVDSC1_REG(base), PMC_LVDSC1_LVDRE_SHIFT) = (value))</span></div><div class="line"><a name="l45109"></a><span class="lineno">45109</span>&#160;</div><div class="line"><a name="l45122"></a><span class="lineno">45122</span>&#160;<span class="preprocessor">#define PMC_RD_LVDSC1_LVDIE(base) ((PMC_LVDSC1_REG(base) &amp; PMC_LVDSC1_LVDIE_MASK) &gt;&gt; PMC_LVDSC1_LVDIE_SHIFT)</span></div><div class="line"><a name="l45123"></a><span class="lineno">45123</span>&#160;<span class="preprocessor">#define PMC_BRD_LVDSC1_LVDIE(base) (BITBAND_ACCESS8(&amp;PMC_LVDSC1_REG(base), PMC_LVDSC1_LVDIE_SHIFT))</span></div><div class="line"><a name="l45124"></a><span class="lineno">45124</span>&#160;</div><div class="line"><a name="l45126"></a><span class="lineno">45126</span>&#160;<span class="preprocessor">#define PMC_WR_LVDSC1_LVDIE(base, value) (PMC_RMW_LVDSC1(base, PMC_LVDSC1_LVDIE_MASK, PMC_LVDSC1_LVDIE(value)))</span></div><div class="line"><a name="l45127"></a><span class="lineno">45127</span>&#160;<span class="preprocessor">#define PMC_BWR_LVDSC1_LVDIE(base, value) (BITBAND_ACCESS8(&amp;PMC_LVDSC1_REG(base), PMC_LVDSC1_LVDIE_SHIFT) = (value))</span></div><div class="line"><a name="l45128"></a><span class="lineno">45128</span>&#160;</div><div class="line"><a name="l45138"></a><span class="lineno">45138</span>&#160;<span class="preprocessor">#define PMC_WR_LVDSC1_LVDACK(base, value) (PMC_RMW_LVDSC1(base, PMC_LVDSC1_LVDACK_MASK, PMC_LVDSC1_LVDACK(value)))</span></div><div class="line"><a name="l45139"></a><span class="lineno">45139</span>&#160;<span class="preprocessor">#define PMC_BWR_LVDSC1_LVDACK(base, value) (BITBAND_ACCESS8(&amp;PMC_LVDSC1_REG(base), PMC_LVDSC1_LVDACK_SHIFT) = (value))</span></div><div class="line"><a name="l45140"></a><span class="lineno">45140</span>&#160;</div><div class="line"><a name="l45153"></a><span class="lineno">45153</span>&#160;<span class="preprocessor">#define PMC_RD_LVDSC1_LVDF(base) ((PMC_LVDSC1_REG(base) &amp; PMC_LVDSC1_LVDF_MASK) &gt;&gt; PMC_LVDSC1_LVDF_SHIFT)</span></div><div class="line"><a name="l45154"></a><span class="lineno">45154</span>&#160;<span class="preprocessor">#define PMC_BRD_LVDSC1_LVDF(base) (BITBAND_ACCESS8(&amp;PMC_LVDSC1_REG(base), PMC_LVDSC1_LVDF_SHIFT))</span></div><div class="line"><a name="l45155"></a><span class="lineno">45155</span>&#160;</div><div class="line"><a name="l45178"></a><span class="lineno">45178</span>&#160;<span class="preprocessor">#define PMC_RD_LVDSC2(base)      (PMC_LVDSC2_REG(base))</span></div><div class="line"><a name="l45179"></a><span class="lineno">45179</span>&#160;<span class="preprocessor">#define PMC_WR_LVDSC2(base, value) (PMC_LVDSC2_REG(base) = (value))</span></div><div class="line"><a name="l45180"></a><span class="lineno">45180</span>&#160;<span class="preprocessor">#define PMC_RMW_LVDSC2(base, mask, value) (PMC_WR_LVDSC2(base, (PMC_RD_LVDSC2(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l45181"></a><span class="lineno">45181</span>&#160;<span class="preprocessor">#define PMC_SET_LVDSC2(base, value) (PMC_WR_LVDSC2(base, PMC_RD_LVDSC2(base) |  (value)))</span></div><div class="line"><a name="l45182"></a><span class="lineno">45182</span>&#160;<span class="preprocessor">#define PMC_CLR_LVDSC2(base, value) (PMC_WR_LVDSC2(base, PMC_RD_LVDSC2(base) &amp; ~(value)))</span></div><div class="line"><a name="l45183"></a><span class="lineno">45183</span>&#160;<span class="preprocessor">#define PMC_TOG_LVDSC2(base, value) (PMC_WR_LVDSC2(base, PMC_RD_LVDSC2(base) ^  (value)))</span></div><div class="line"><a name="l45184"></a><span class="lineno">45184</span>&#160;</div><div class="line"><a name="l45186"></a><span class="lineno">45186</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l45187"></a><span class="lineno">45187</span>&#160;<span class="comment"> * Constants &amp; macros for individual PMC_LVDSC2 bitfields</span></div><div class="line"><a name="l45188"></a><span class="lineno">45188</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l45189"></a><span class="lineno">45189</span>&#160;</div><div class="line"><a name="l45204"></a><span class="lineno">45204</span>&#160;<span class="preprocessor">#define PMC_RD_LVDSC2_LVWV(base) ((PMC_LVDSC2_REG(base) &amp; PMC_LVDSC2_LVWV_MASK) &gt;&gt; PMC_LVDSC2_LVWV_SHIFT)</span></div><div class="line"><a name="l45205"></a><span class="lineno">45205</span>&#160;<span class="preprocessor">#define PMC_BRD_LVDSC2_LVWV(base) (PMC_RD_LVDSC2_LVWV(base))</span></div><div class="line"><a name="l45206"></a><span class="lineno">45206</span>&#160;</div><div class="line"><a name="l45208"></a><span class="lineno">45208</span>&#160;<span class="preprocessor">#define PMC_WR_LVDSC2_LVWV(base, value) (PMC_RMW_LVDSC2(base, PMC_LVDSC2_LVWV_MASK, PMC_LVDSC2_LVWV(value)))</span></div><div class="line"><a name="l45209"></a><span class="lineno">45209</span>&#160;<span class="preprocessor">#define PMC_BWR_LVDSC2_LVWV(base, value) (PMC_WR_LVDSC2_LVWV(base, value))</span></div><div class="line"><a name="l45210"></a><span class="lineno">45210</span>&#160;</div><div class="line"><a name="l45223"></a><span class="lineno">45223</span>&#160;<span class="preprocessor">#define PMC_RD_LVDSC2_LVWIE(base) ((PMC_LVDSC2_REG(base) &amp; PMC_LVDSC2_LVWIE_MASK) &gt;&gt; PMC_LVDSC2_LVWIE_SHIFT)</span></div><div class="line"><a name="l45224"></a><span class="lineno">45224</span>&#160;<span class="preprocessor">#define PMC_BRD_LVDSC2_LVWIE(base) (BITBAND_ACCESS8(&amp;PMC_LVDSC2_REG(base), PMC_LVDSC2_LVWIE_SHIFT))</span></div><div class="line"><a name="l45225"></a><span class="lineno">45225</span>&#160;</div><div class="line"><a name="l45227"></a><span class="lineno">45227</span>&#160;<span class="preprocessor">#define PMC_WR_LVDSC2_LVWIE(base, value) (PMC_RMW_LVDSC2(base, PMC_LVDSC2_LVWIE_MASK, PMC_LVDSC2_LVWIE(value)))</span></div><div class="line"><a name="l45228"></a><span class="lineno">45228</span>&#160;<span class="preprocessor">#define PMC_BWR_LVDSC2_LVWIE(base, value) (BITBAND_ACCESS8(&amp;PMC_LVDSC2_REG(base), PMC_LVDSC2_LVWIE_SHIFT) = (value))</span></div><div class="line"><a name="l45229"></a><span class="lineno">45229</span>&#160;</div><div class="line"><a name="l45239"></a><span class="lineno">45239</span>&#160;<span class="preprocessor">#define PMC_WR_LVDSC2_LVWACK(base, value) (PMC_RMW_LVDSC2(base, PMC_LVDSC2_LVWACK_MASK, PMC_LVDSC2_LVWACK(value)))</span></div><div class="line"><a name="l45240"></a><span class="lineno">45240</span>&#160;<span class="preprocessor">#define PMC_BWR_LVDSC2_LVWACK(base, value) (BITBAND_ACCESS8(&amp;PMC_LVDSC2_REG(base), PMC_LVDSC2_LVWACK_SHIFT) = (value))</span></div><div class="line"><a name="l45241"></a><span class="lineno">45241</span>&#160;</div><div class="line"><a name="l45258"></a><span class="lineno">45258</span>&#160;<span class="preprocessor">#define PMC_RD_LVDSC2_LVWF(base) ((PMC_LVDSC2_REG(base) &amp; PMC_LVDSC2_LVWF_MASK) &gt;&gt; PMC_LVDSC2_LVWF_SHIFT)</span></div><div class="line"><a name="l45259"></a><span class="lineno">45259</span>&#160;<span class="preprocessor">#define PMC_BRD_LVDSC2_LVWF(base) (BITBAND_ACCESS8(&amp;PMC_LVDSC2_REG(base), PMC_LVDSC2_LVWF_SHIFT))</span></div><div class="line"><a name="l45260"></a><span class="lineno">45260</span>&#160;</div><div class="line"><a name="l45282"></a><span class="lineno">45282</span>&#160;<span class="preprocessor">#define PMC_RD_REGSC(base)       (PMC_REGSC_REG(base))</span></div><div class="line"><a name="l45283"></a><span class="lineno">45283</span>&#160;<span class="preprocessor">#define PMC_WR_REGSC(base, value) (PMC_REGSC_REG(base) = (value))</span></div><div class="line"><a name="l45284"></a><span class="lineno">45284</span>&#160;<span class="preprocessor">#define PMC_RMW_REGSC(base, mask, value) (PMC_WR_REGSC(base, (PMC_RD_REGSC(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l45285"></a><span class="lineno">45285</span>&#160;<span class="preprocessor">#define PMC_SET_REGSC(base, value) (PMC_WR_REGSC(base, PMC_RD_REGSC(base) |  (value)))</span></div><div class="line"><a name="l45286"></a><span class="lineno">45286</span>&#160;<span class="preprocessor">#define PMC_CLR_REGSC(base, value) (PMC_WR_REGSC(base, PMC_RD_REGSC(base) &amp; ~(value)))</span></div><div class="line"><a name="l45287"></a><span class="lineno">45287</span>&#160;<span class="preprocessor">#define PMC_TOG_REGSC(base, value) (PMC_WR_REGSC(base, PMC_RD_REGSC(base) ^  (value)))</span></div><div class="line"><a name="l45288"></a><span class="lineno">45288</span>&#160;</div><div class="line"><a name="l45290"></a><span class="lineno">45290</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l45291"></a><span class="lineno">45291</span>&#160;<span class="comment"> * Constants &amp; macros for individual PMC_REGSC bitfields</span></div><div class="line"><a name="l45292"></a><span class="lineno">45292</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l45293"></a><span class="lineno">45293</span>&#160;</div><div class="line"><a name="l45305"></a><span class="lineno">45305</span>&#160;<span class="preprocessor">#define PMC_RD_REGSC_BGBE(base) ((PMC_REGSC_REG(base) &amp; PMC_REGSC_BGBE_MASK) &gt;&gt; PMC_REGSC_BGBE_SHIFT)</span></div><div class="line"><a name="l45306"></a><span class="lineno">45306</span>&#160;<span class="preprocessor">#define PMC_BRD_REGSC_BGBE(base) (BITBAND_ACCESS8(&amp;PMC_REGSC_REG(base), PMC_REGSC_BGBE_SHIFT))</span></div><div class="line"><a name="l45307"></a><span class="lineno">45307</span>&#160;</div><div class="line"><a name="l45309"></a><span class="lineno">45309</span>&#160;<span class="preprocessor">#define PMC_WR_REGSC_BGBE(base, value) (PMC_RMW_REGSC(base, (PMC_REGSC_BGBE_MASK | PMC_REGSC_ACKISO_MASK), PMC_REGSC_BGBE(value)))</span></div><div class="line"><a name="l45310"></a><span class="lineno">45310</span>&#160;<span class="preprocessor">#define PMC_BWR_REGSC_BGBE(base, value) (BITBAND_ACCESS8(&amp;PMC_REGSC_REG(base), PMC_REGSC_BGBE_SHIFT) = (value))</span></div><div class="line"><a name="l45311"></a><span class="lineno">45311</span>&#160;</div><div class="line"><a name="l45325"></a><span class="lineno">45325</span>&#160;<span class="preprocessor">#define PMC_RD_REGSC_REGONS(base) ((PMC_REGSC_REG(base) &amp; PMC_REGSC_REGONS_MASK) &gt;&gt; PMC_REGSC_REGONS_SHIFT)</span></div><div class="line"><a name="l45326"></a><span class="lineno">45326</span>&#160;<span class="preprocessor">#define PMC_BRD_REGSC_REGONS(base) (BITBAND_ACCESS8(&amp;PMC_REGSC_REG(base), PMC_REGSC_REGONS_SHIFT))</span></div><div class="line"><a name="l45327"></a><span class="lineno">45327</span>&#160;</div><div class="line"><a name="l45346"></a><span class="lineno">45346</span>&#160;<span class="preprocessor">#define PMC_RD_REGSC_ACKISO(base) ((PMC_REGSC_REG(base) &amp; PMC_REGSC_ACKISO_MASK) &gt;&gt; PMC_REGSC_ACKISO_SHIFT)</span></div><div class="line"><a name="l45347"></a><span class="lineno">45347</span>&#160;<span class="preprocessor">#define PMC_BRD_REGSC_ACKISO(base) (BITBAND_ACCESS8(&amp;PMC_REGSC_REG(base), PMC_REGSC_ACKISO_SHIFT))</span></div><div class="line"><a name="l45348"></a><span class="lineno">45348</span>&#160;</div><div class="line"><a name="l45350"></a><span class="lineno">45350</span>&#160;<span class="preprocessor">#define PMC_WR_REGSC_ACKISO(base, value) (PMC_RMW_REGSC(base, PMC_REGSC_ACKISO_MASK, PMC_REGSC_ACKISO(value)))</span></div><div class="line"><a name="l45351"></a><span class="lineno">45351</span>&#160;<span class="preprocessor">#define PMC_BWR_REGSC_ACKISO(base, value) (BITBAND_ACCESS8(&amp;PMC_REGSC_REG(base), PMC_REGSC_ACKISO_SHIFT) = (value))</span></div><div class="line"><a name="l45352"></a><span class="lineno">45352</span>&#160;</div><div class="line"><a name="l45369"></a><span class="lineno">45369</span>&#160;<span class="preprocessor">#define PMC_RD_REGSC_BGEN(base) ((PMC_REGSC_REG(base) &amp; PMC_REGSC_BGEN_MASK) &gt;&gt; PMC_REGSC_BGEN_SHIFT)</span></div><div class="line"><a name="l45370"></a><span class="lineno">45370</span>&#160;<span class="preprocessor">#define PMC_BRD_REGSC_BGEN(base) (BITBAND_ACCESS8(&amp;PMC_REGSC_REG(base), PMC_REGSC_BGEN_SHIFT))</span></div><div class="line"><a name="l45371"></a><span class="lineno">45371</span>&#160;</div><div class="line"><a name="l45373"></a><span class="lineno">45373</span>&#160;<span class="preprocessor">#define PMC_WR_REGSC_BGEN(base, value) (PMC_RMW_REGSC(base, (PMC_REGSC_BGEN_MASK | PMC_REGSC_ACKISO_MASK), PMC_REGSC_BGEN(value)))</span></div><div class="line"><a name="l45374"></a><span class="lineno">45374</span>&#160;<span class="preprocessor">#define PMC_BWR_REGSC_BGEN(base, value) (BITBAND_ACCESS8(&amp;PMC_REGSC_REG(base), PMC_REGSC_BGEN_SHIFT) = (value))</span></div><div class="line"><a name="l45375"></a><span class="lineno">45375</span>&#160;</div><div class="line"><a name="l45377"></a><span class="lineno">45377</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l45378"></a><span class="lineno">45378</span>&#160;<span class="comment"> * MK64F12 PORT</span></div><div class="line"><a name="l45379"></a><span class="lineno">45379</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l45380"></a><span class="lineno">45380</span>&#160;<span class="comment"> * Pin Control and Interrupts</span></div><div class="line"><a name="l45381"></a><span class="lineno">45381</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l45382"></a><span class="lineno">45382</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l45383"></a><span class="lineno">45383</span>&#160;<span class="comment"> * - PORT_PCR - Pin Control Register n</span></div><div class="line"><a name="l45384"></a><span class="lineno">45384</span>&#160;<span class="comment"> * - PORT_GPCLR - Global Pin Control Low Register</span></div><div class="line"><a name="l45385"></a><span class="lineno">45385</span>&#160;<span class="comment"> * - PORT_GPCHR - Global Pin Control High Register</span></div><div class="line"><a name="l45386"></a><span class="lineno">45386</span>&#160;<span class="comment"> * - PORT_ISFR - Interrupt Status Flag Register</span></div><div class="line"><a name="l45387"></a><span class="lineno">45387</span>&#160;<span class="comment"> * - PORT_DFER - Digital Filter Enable Register</span></div><div class="line"><a name="l45388"></a><span class="lineno">45388</span>&#160;<span class="comment"> * - PORT_DFCR - Digital Filter Clock Register</span></div><div class="line"><a name="l45389"></a><span class="lineno">45389</span>&#160;<span class="comment"> * - PORT_DFWR - Digital Filter Width Register</span></div><div class="line"><a name="l45390"></a><span class="lineno">45390</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l45391"></a><span class="lineno">45391</span>&#160;</div><div class="line"><a name="l45392"></a><span class="lineno">45392</span>&#160;<span class="preprocessor">#define PORT_INSTANCE_COUNT (5U) </span></div><div class="line"><a name="l45393"></a><span class="lineno">45393</span>&#160;<span class="preprocessor">#define PORTA_IDX (0U) </span></div><div class="line"><a name="l45394"></a><span class="lineno">45394</span>&#160;<span class="preprocessor">#define PORTB_IDX (1U) </span></div><div class="line"><a name="l45395"></a><span class="lineno">45395</span>&#160;<span class="preprocessor">#define PORTC_IDX (2U) </span></div><div class="line"><a name="l45396"></a><span class="lineno">45396</span>&#160;<span class="preprocessor">#define PORTD_IDX (3U) </span></div><div class="line"><a name="l45397"></a><span class="lineno">45397</span>&#160;<span class="preprocessor">#define PORTE_IDX (4U) </span></div><div class="line"><a name="l45418"></a><span class="lineno">45418</span>&#160;<span class="preprocessor">#define PORT_RD_PCR(base, index) (PORT_PCR_REG(base, index))</span></div><div class="line"><a name="l45419"></a><span class="lineno">45419</span>&#160;<span class="preprocessor">#define PORT_WR_PCR(base, index, value) (PORT_PCR_REG(base, index) = (value))</span></div><div class="line"><a name="l45420"></a><span class="lineno">45420</span>&#160;<span class="preprocessor">#define PORT_RMW_PCR(base, index, mask, value) (PORT_WR_PCR(base, index, (PORT_RD_PCR(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l45421"></a><span class="lineno">45421</span>&#160;<span class="preprocessor">#define PORT_SET_PCR(base, index, value) (PORT_WR_PCR(base, index, PORT_RD_PCR(base, index) |  (value)))</span></div><div class="line"><a name="l45422"></a><span class="lineno">45422</span>&#160;<span class="preprocessor">#define PORT_CLR_PCR(base, index, value) (PORT_WR_PCR(base, index, PORT_RD_PCR(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l45423"></a><span class="lineno">45423</span>&#160;<span class="preprocessor">#define PORT_TOG_PCR(base, index, value) (PORT_WR_PCR(base, index, PORT_RD_PCR(base, index) ^  (value)))</span></div><div class="line"><a name="l45424"></a><span class="lineno">45424</span>&#160;</div><div class="line"><a name="l45426"></a><span class="lineno">45426</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l45427"></a><span class="lineno">45427</span>&#160;<span class="comment"> * Constants &amp; macros for individual PORT_PCR bitfields</span></div><div class="line"><a name="l45428"></a><span class="lineno">45428</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l45429"></a><span class="lineno">45429</span>&#160;</div><div class="line"><a name="l45443"></a><span class="lineno">45443</span>&#160;<span class="preprocessor">#define PORT_RD_PCR_PS(base, index) ((PORT_PCR_REG(base, index) &amp; PORT_PCR_PS_MASK) &gt;&gt; PORT_PCR_PS_SHIFT)</span></div><div class="line"><a name="l45444"></a><span class="lineno">45444</span>&#160;<span class="preprocessor">#define PORT_BRD_PCR_PS(base, index) (BITBAND_ACCESS32(&amp;PORT_PCR_REG(base, index), PORT_PCR_PS_SHIFT))</span></div><div class="line"><a name="l45445"></a><span class="lineno">45445</span>&#160;</div><div class="line"><a name="l45447"></a><span class="lineno">45447</span>&#160;<span class="preprocessor">#define PORT_WR_PCR_PS(base, index, value) (PORT_RMW_PCR(base, index, (PORT_PCR_PS_MASK | PORT_PCR_ISF_MASK), PORT_PCR_PS(value)))</span></div><div class="line"><a name="l45448"></a><span class="lineno">45448</span>&#160;<span class="preprocessor">#define PORT_BWR_PCR_PS(base, index, value) (BITBAND_ACCESS32(&amp;PORT_PCR_REG(base, index), PORT_PCR_PS_SHIFT) = (value))</span></div><div class="line"><a name="l45449"></a><span class="lineno">45449</span>&#160;</div><div class="line"><a name="l45464"></a><span class="lineno">45464</span>&#160;<span class="preprocessor">#define PORT_RD_PCR_PE(base, index) ((PORT_PCR_REG(base, index) &amp; PORT_PCR_PE_MASK) &gt;&gt; PORT_PCR_PE_SHIFT)</span></div><div class="line"><a name="l45465"></a><span class="lineno">45465</span>&#160;<span class="preprocessor">#define PORT_BRD_PCR_PE(base, index) (BITBAND_ACCESS32(&amp;PORT_PCR_REG(base, index), PORT_PCR_PE_SHIFT))</span></div><div class="line"><a name="l45466"></a><span class="lineno">45466</span>&#160;</div><div class="line"><a name="l45468"></a><span class="lineno">45468</span>&#160;<span class="preprocessor">#define PORT_WR_PCR_PE(base, index, value) (PORT_RMW_PCR(base, index, (PORT_PCR_PE_MASK | PORT_PCR_ISF_MASK), PORT_PCR_PE(value)))</span></div><div class="line"><a name="l45469"></a><span class="lineno">45469</span>&#160;<span class="preprocessor">#define PORT_BWR_PCR_PE(base, index, value) (BITBAND_ACCESS32(&amp;PORT_PCR_REG(base, index), PORT_PCR_PE_SHIFT) = (value))</span></div><div class="line"><a name="l45470"></a><span class="lineno">45470</span>&#160;</div><div class="line"><a name="l45485"></a><span class="lineno">45485</span>&#160;<span class="preprocessor">#define PORT_RD_PCR_SRE(base, index) ((PORT_PCR_REG(base, index) &amp; PORT_PCR_SRE_MASK) &gt;&gt; PORT_PCR_SRE_SHIFT)</span></div><div class="line"><a name="l45486"></a><span class="lineno">45486</span>&#160;<span class="preprocessor">#define PORT_BRD_PCR_SRE(base, index) (BITBAND_ACCESS32(&amp;PORT_PCR_REG(base, index), PORT_PCR_SRE_SHIFT))</span></div><div class="line"><a name="l45487"></a><span class="lineno">45487</span>&#160;</div><div class="line"><a name="l45489"></a><span class="lineno">45489</span>&#160;<span class="preprocessor">#define PORT_WR_PCR_SRE(base, index, value) (PORT_RMW_PCR(base, index, (PORT_PCR_SRE_MASK | PORT_PCR_ISF_MASK), PORT_PCR_SRE(value)))</span></div><div class="line"><a name="l45490"></a><span class="lineno">45490</span>&#160;<span class="preprocessor">#define PORT_BWR_PCR_SRE(base, index, value) (BITBAND_ACCESS32(&amp;PORT_PCR_REG(base, index), PORT_PCR_SRE_SHIFT) = (value))</span></div><div class="line"><a name="l45491"></a><span class="lineno">45491</span>&#160;</div><div class="line"><a name="l45506"></a><span class="lineno">45506</span>&#160;<span class="preprocessor">#define PORT_RD_PCR_PFE(base, index) ((PORT_PCR_REG(base, index) &amp; PORT_PCR_PFE_MASK) &gt;&gt; PORT_PCR_PFE_SHIFT)</span></div><div class="line"><a name="l45507"></a><span class="lineno">45507</span>&#160;<span class="preprocessor">#define PORT_BRD_PCR_PFE(base, index) (BITBAND_ACCESS32(&amp;PORT_PCR_REG(base, index), PORT_PCR_PFE_SHIFT))</span></div><div class="line"><a name="l45508"></a><span class="lineno">45508</span>&#160;</div><div class="line"><a name="l45510"></a><span class="lineno">45510</span>&#160;<span class="preprocessor">#define PORT_WR_PCR_PFE(base, index, value) (PORT_RMW_PCR(base, index, (PORT_PCR_PFE_MASK | PORT_PCR_ISF_MASK), PORT_PCR_PFE(value)))</span></div><div class="line"><a name="l45511"></a><span class="lineno">45511</span>&#160;<span class="preprocessor">#define PORT_BWR_PCR_PFE(base, index, value) (BITBAND_ACCESS32(&amp;PORT_PCR_REG(base, index), PORT_PCR_PFE_SHIFT) = (value))</span></div><div class="line"><a name="l45512"></a><span class="lineno">45512</span>&#160;</div><div class="line"><a name="l45526"></a><span class="lineno">45526</span>&#160;<span class="preprocessor">#define PORT_RD_PCR_ODE(base, index) ((PORT_PCR_REG(base, index) &amp; PORT_PCR_ODE_MASK) &gt;&gt; PORT_PCR_ODE_SHIFT)</span></div><div class="line"><a name="l45527"></a><span class="lineno">45527</span>&#160;<span class="preprocessor">#define PORT_BRD_PCR_ODE(base, index) (BITBAND_ACCESS32(&amp;PORT_PCR_REG(base, index), PORT_PCR_ODE_SHIFT))</span></div><div class="line"><a name="l45528"></a><span class="lineno">45528</span>&#160;</div><div class="line"><a name="l45530"></a><span class="lineno">45530</span>&#160;<span class="preprocessor">#define PORT_WR_PCR_ODE(base, index, value) (PORT_RMW_PCR(base, index, (PORT_PCR_ODE_MASK | PORT_PCR_ISF_MASK), PORT_PCR_ODE(value)))</span></div><div class="line"><a name="l45531"></a><span class="lineno">45531</span>&#160;<span class="preprocessor">#define PORT_BWR_PCR_ODE(base, index, value) (BITBAND_ACCESS32(&amp;PORT_PCR_REG(base, index), PORT_PCR_ODE_SHIFT) = (value))</span></div><div class="line"><a name="l45532"></a><span class="lineno">45532</span>&#160;</div><div class="line"><a name="l45547"></a><span class="lineno">45547</span>&#160;<span class="preprocessor">#define PORT_RD_PCR_DSE(base, index) ((PORT_PCR_REG(base, index) &amp; PORT_PCR_DSE_MASK) &gt;&gt; PORT_PCR_DSE_SHIFT)</span></div><div class="line"><a name="l45548"></a><span class="lineno">45548</span>&#160;<span class="preprocessor">#define PORT_BRD_PCR_DSE(base, index) (BITBAND_ACCESS32(&amp;PORT_PCR_REG(base, index), PORT_PCR_DSE_SHIFT))</span></div><div class="line"><a name="l45549"></a><span class="lineno">45549</span>&#160;</div><div class="line"><a name="l45551"></a><span class="lineno">45551</span>&#160;<span class="preprocessor">#define PORT_WR_PCR_DSE(base, index, value) (PORT_RMW_PCR(base, index, (PORT_PCR_DSE_MASK | PORT_PCR_ISF_MASK), PORT_PCR_DSE(value)))</span></div><div class="line"><a name="l45552"></a><span class="lineno">45552</span>&#160;<span class="preprocessor">#define PORT_BWR_PCR_DSE(base, index, value) (BITBAND_ACCESS32(&amp;PORT_PCR_REG(base, index), PORT_PCR_DSE_SHIFT) = (value))</span></div><div class="line"><a name="l45553"></a><span class="lineno">45553</span>&#160;</div><div class="line"><a name="l45575"></a><span class="lineno">45575</span>&#160;<span class="preprocessor">#define PORT_RD_PCR_MUX(base, index) ((PORT_PCR_REG(base, index) &amp; PORT_PCR_MUX_MASK) &gt;&gt; PORT_PCR_MUX_SHIFT)</span></div><div class="line"><a name="l45576"></a><span class="lineno">45576</span>&#160;<span class="preprocessor">#define PORT_BRD_PCR_MUX(base, index) (PORT_RD_PCR_MUX(base, index))</span></div><div class="line"><a name="l45577"></a><span class="lineno">45577</span>&#160;</div><div class="line"><a name="l45579"></a><span class="lineno">45579</span>&#160;<span class="preprocessor">#define PORT_WR_PCR_MUX(base, index, value) (PORT_RMW_PCR(base, index, (PORT_PCR_MUX_MASK | PORT_PCR_ISF_MASK), PORT_PCR_MUX(value)))</span></div><div class="line"><a name="l45580"></a><span class="lineno">45580</span>&#160;<span class="preprocessor">#define PORT_BWR_PCR_MUX(base, index, value) (PORT_WR_PCR_MUX(base, index, value))</span></div><div class="line"><a name="l45581"></a><span class="lineno">45581</span>&#160;</div><div class="line"><a name="l45593"></a><span class="lineno">45593</span>&#160;<span class="preprocessor">#define PORT_RD_PCR_LK(base, index) ((PORT_PCR_REG(base, index) &amp; PORT_PCR_LK_MASK) &gt;&gt; PORT_PCR_LK_SHIFT)</span></div><div class="line"><a name="l45594"></a><span class="lineno">45594</span>&#160;<span class="preprocessor">#define PORT_BRD_PCR_LK(base, index) (BITBAND_ACCESS32(&amp;PORT_PCR_REG(base, index), PORT_PCR_LK_SHIFT))</span></div><div class="line"><a name="l45595"></a><span class="lineno">45595</span>&#160;</div><div class="line"><a name="l45597"></a><span class="lineno">45597</span>&#160;<span class="preprocessor">#define PORT_WR_PCR_LK(base, index, value) (PORT_RMW_PCR(base, index, (PORT_PCR_LK_MASK | PORT_PCR_ISF_MASK), PORT_PCR_LK(value)))</span></div><div class="line"><a name="l45598"></a><span class="lineno">45598</span>&#160;<span class="preprocessor">#define PORT_BWR_PCR_LK(base, index, value) (BITBAND_ACCESS32(&amp;PORT_PCR_REG(base, index), PORT_PCR_LK_SHIFT) = (value))</span></div><div class="line"><a name="l45599"></a><span class="lineno">45599</span>&#160;</div><div class="line"><a name="l45620"></a><span class="lineno">45620</span>&#160;<span class="preprocessor">#define PORT_RD_PCR_IRQC(base, index) ((PORT_PCR_REG(base, index) &amp; PORT_PCR_IRQC_MASK) &gt;&gt; PORT_PCR_IRQC_SHIFT)</span></div><div class="line"><a name="l45621"></a><span class="lineno">45621</span>&#160;<span class="preprocessor">#define PORT_BRD_PCR_IRQC(base, index) (PORT_RD_PCR_IRQC(base, index))</span></div><div class="line"><a name="l45622"></a><span class="lineno">45622</span>&#160;</div><div class="line"><a name="l45624"></a><span class="lineno">45624</span>&#160;<span class="preprocessor">#define PORT_WR_PCR_IRQC(base, index, value) (PORT_RMW_PCR(base, index, (PORT_PCR_IRQC_MASK | PORT_PCR_ISF_MASK), PORT_PCR_IRQC(value)))</span></div><div class="line"><a name="l45625"></a><span class="lineno">45625</span>&#160;<span class="preprocessor">#define PORT_BWR_PCR_IRQC(base, index, value) (PORT_WR_PCR_IRQC(base, index, value))</span></div><div class="line"><a name="l45626"></a><span class="lineno">45626</span>&#160;</div><div class="line"><a name="l45644"></a><span class="lineno">45644</span>&#160;<span class="preprocessor">#define PORT_RD_PCR_ISF(base, index) ((PORT_PCR_REG(base, index) &amp; PORT_PCR_ISF_MASK) &gt;&gt; PORT_PCR_ISF_SHIFT)</span></div><div class="line"><a name="l45645"></a><span class="lineno">45645</span>&#160;<span class="preprocessor">#define PORT_BRD_PCR_ISF(base, index) (BITBAND_ACCESS32(&amp;PORT_PCR_REG(base, index), PORT_PCR_ISF_SHIFT))</span></div><div class="line"><a name="l45646"></a><span class="lineno">45646</span>&#160;</div><div class="line"><a name="l45648"></a><span class="lineno">45648</span>&#160;<span class="preprocessor">#define PORT_WR_PCR_ISF(base, index, value) (PORT_RMW_PCR(base, index, PORT_PCR_ISF_MASK, PORT_PCR_ISF(value)))</span></div><div class="line"><a name="l45649"></a><span class="lineno">45649</span>&#160;<span class="preprocessor">#define PORT_BWR_PCR_ISF(base, index, value) (BITBAND_ACCESS32(&amp;PORT_PCR_REG(base, index), PORT_PCR_ISF_SHIFT) = (value))</span></div><div class="line"><a name="l45650"></a><span class="lineno">45650</span>&#160;</div><div class="line"><a name="l45667"></a><span class="lineno">45667</span>&#160;<span class="preprocessor">#define PORT_RD_GPCLR(base)      (PORT_GPCLR_REG(base))</span></div><div class="line"><a name="l45668"></a><span class="lineno">45668</span>&#160;<span class="preprocessor">#define PORT_WR_GPCLR(base, value) (PORT_GPCLR_REG(base) = (value))</span></div><div class="line"><a name="l45669"></a><span class="lineno">45669</span>&#160;<span class="preprocessor">#define PORT_RMW_GPCLR(base, mask, value) (PORT_WR_GPCLR(base, (PORT_RD_GPCLR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l45670"></a><span class="lineno">45670</span>&#160;</div><div class="line"><a name="l45672"></a><span class="lineno">45672</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l45673"></a><span class="lineno">45673</span>&#160;<span class="comment"> * Constants &amp; macros for individual PORT_GPCLR bitfields</span></div><div class="line"><a name="l45674"></a><span class="lineno">45674</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l45675"></a><span class="lineno">45675</span>&#160;</div><div class="line"><a name="l45684"></a><span class="lineno">45684</span>&#160;<span class="preprocessor">#define PORT_WR_GPCLR_GPWD(base, value) (PORT_RMW_GPCLR(base, PORT_GPCLR_GPWD_MASK, PORT_GPCLR_GPWD(value)))</span></div><div class="line"><a name="l45685"></a><span class="lineno">45685</span>&#160;<span class="preprocessor">#define PORT_BWR_GPCLR_GPWD(base, value) (PORT_WR_GPCLR_GPWD(base, value))</span></div><div class="line"><a name="l45686"></a><span class="lineno">45686</span>&#160;</div><div class="line"><a name="l45702"></a><span class="lineno">45702</span>&#160;<span class="preprocessor">#define PORT_WR_GPCLR_GPWE(base, value) (PORT_RMW_GPCLR(base, PORT_GPCLR_GPWE_MASK, PORT_GPCLR_GPWE(value)))</span></div><div class="line"><a name="l45703"></a><span class="lineno">45703</span>&#160;<span class="preprocessor">#define PORT_BWR_GPCLR_GPWE(base, value) (PORT_WR_GPCLR_GPWE(base, value))</span></div><div class="line"><a name="l45704"></a><span class="lineno">45704</span>&#160;</div><div class="line"><a name="l45721"></a><span class="lineno">45721</span>&#160;<span class="preprocessor">#define PORT_RD_GPCHR(base)      (PORT_GPCHR_REG(base))</span></div><div class="line"><a name="l45722"></a><span class="lineno">45722</span>&#160;<span class="preprocessor">#define PORT_WR_GPCHR(base, value) (PORT_GPCHR_REG(base) = (value))</span></div><div class="line"><a name="l45723"></a><span class="lineno">45723</span>&#160;<span class="preprocessor">#define PORT_RMW_GPCHR(base, mask, value) (PORT_WR_GPCHR(base, (PORT_RD_GPCHR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l45724"></a><span class="lineno">45724</span>&#160;</div><div class="line"><a name="l45726"></a><span class="lineno">45726</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l45727"></a><span class="lineno">45727</span>&#160;<span class="comment"> * Constants &amp; macros for individual PORT_GPCHR bitfields</span></div><div class="line"><a name="l45728"></a><span class="lineno">45728</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l45729"></a><span class="lineno">45729</span>&#160;</div><div class="line"><a name="l45738"></a><span class="lineno">45738</span>&#160;<span class="preprocessor">#define PORT_WR_GPCHR_GPWD(base, value) (PORT_RMW_GPCHR(base, PORT_GPCHR_GPWD_MASK, PORT_GPCHR_GPWD(value)))</span></div><div class="line"><a name="l45739"></a><span class="lineno">45739</span>&#160;<span class="preprocessor">#define PORT_BWR_GPCHR_GPWD(base, value) (PORT_WR_GPCHR_GPWD(base, value))</span></div><div class="line"><a name="l45740"></a><span class="lineno">45740</span>&#160;</div><div class="line"><a name="l45756"></a><span class="lineno">45756</span>&#160;<span class="preprocessor">#define PORT_WR_GPCHR_GPWE(base, value) (PORT_RMW_GPCHR(base, PORT_GPCHR_GPWE_MASK, PORT_GPCHR_GPWE(value)))</span></div><div class="line"><a name="l45757"></a><span class="lineno">45757</span>&#160;<span class="preprocessor">#define PORT_BWR_GPCHR_GPWE(base, value) (PORT_WR_GPCHR_GPWE(base, value))</span></div><div class="line"><a name="l45758"></a><span class="lineno">45758</span>&#160;</div><div class="line"><a name="l45777"></a><span class="lineno">45777</span>&#160;<span class="preprocessor">#define PORT_RD_ISFR(base)       (PORT_ISFR_REG(base))</span></div><div class="line"><a name="l45778"></a><span class="lineno">45778</span>&#160;<span class="preprocessor">#define PORT_WR_ISFR(base, value) (PORT_ISFR_REG(base) = (value))</span></div><div class="line"><a name="l45779"></a><span class="lineno">45779</span>&#160;<span class="preprocessor">#define PORT_RMW_ISFR(base, mask, value) (PORT_WR_ISFR(base, (PORT_RD_ISFR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l45780"></a><span class="lineno">45780</span>&#160;<span class="preprocessor">#define PORT_SET_ISFR(base, value) (PORT_WR_ISFR(base, PORT_RD_ISFR(base) |  (value)))</span></div><div class="line"><a name="l45781"></a><span class="lineno">45781</span>&#160;<span class="preprocessor">#define PORT_CLR_ISFR(base, value) (PORT_WR_ISFR(base, PORT_RD_ISFR(base) &amp; ~(value)))</span></div><div class="line"><a name="l45782"></a><span class="lineno">45782</span>&#160;<span class="preprocessor">#define PORT_TOG_ISFR(base, value) (PORT_WR_ISFR(base, PORT_RD_ISFR(base) ^  (value)))</span></div><div class="line"><a name="l45783"></a><span class="lineno">45783</span>&#160;</div><div class="line"><a name="l45803"></a><span class="lineno">45803</span>&#160;<span class="preprocessor">#define PORT_RD_DFER(base)       (PORT_DFER_REG(base))</span></div><div class="line"><a name="l45804"></a><span class="lineno">45804</span>&#160;<span class="preprocessor">#define PORT_WR_DFER(base, value) (PORT_DFER_REG(base) = (value))</span></div><div class="line"><a name="l45805"></a><span class="lineno">45805</span>&#160;<span class="preprocessor">#define PORT_RMW_DFER(base, mask, value) (PORT_WR_DFER(base, (PORT_RD_DFER(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l45806"></a><span class="lineno">45806</span>&#160;<span class="preprocessor">#define PORT_SET_DFER(base, value) (PORT_WR_DFER(base, PORT_RD_DFER(base) |  (value)))</span></div><div class="line"><a name="l45807"></a><span class="lineno">45807</span>&#160;<span class="preprocessor">#define PORT_CLR_DFER(base, value) (PORT_WR_DFER(base, PORT_RD_DFER(base) &amp; ~(value)))</span></div><div class="line"><a name="l45808"></a><span class="lineno">45808</span>&#160;<span class="preprocessor">#define PORT_TOG_DFER(base, value) (PORT_WR_DFER(base, PORT_RD_DFER(base) ^  (value)))</span></div><div class="line"><a name="l45809"></a><span class="lineno">45809</span>&#160;</div><div class="line"><a name="l45827"></a><span class="lineno">45827</span>&#160;<span class="preprocessor">#define PORT_RD_DFCR(base)       (PORT_DFCR_REG(base))</span></div><div class="line"><a name="l45828"></a><span class="lineno">45828</span>&#160;<span class="preprocessor">#define PORT_WR_DFCR(base, value) (PORT_DFCR_REG(base) = (value))</span></div><div class="line"><a name="l45829"></a><span class="lineno">45829</span>&#160;<span class="preprocessor">#define PORT_RMW_DFCR(base, mask, value) (PORT_WR_DFCR(base, (PORT_RD_DFCR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l45830"></a><span class="lineno">45830</span>&#160;<span class="preprocessor">#define PORT_SET_DFCR(base, value) (PORT_WR_DFCR(base, PORT_RD_DFCR(base) |  (value)))</span></div><div class="line"><a name="l45831"></a><span class="lineno">45831</span>&#160;<span class="preprocessor">#define PORT_CLR_DFCR(base, value) (PORT_WR_DFCR(base, PORT_RD_DFCR(base) &amp; ~(value)))</span></div><div class="line"><a name="l45832"></a><span class="lineno">45832</span>&#160;<span class="preprocessor">#define PORT_TOG_DFCR(base, value) (PORT_WR_DFCR(base, PORT_RD_DFCR(base) ^  (value)))</span></div><div class="line"><a name="l45833"></a><span class="lineno">45833</span>&#160;</div><div class="line"><a name="l45835"></a><span class="lineno">45835</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l45836"></a><span class="lineno">45836</span>&#160;<span class="comment"> * Constants &amp; macros for individual PORT_DFCR bitfields</span></div><div class="line"><a name="l45837"></a><span class="lineno">45837</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l45838"></a><span class="lineno">45838</span>&#160;</div><div class="line"><a name="l45852"></a><span class="lineno">45852</span>&#160;<span class="preprocessor">#define PORT_RD_DFCR_CS(base) ((PORT_DFCR_REG(base) &amp; PORT_DFCR_CS_MASK) &gt;&gt; PORT_DFCR_CS_SHIFT)</span></div><div class="line"><a name="l45853"></a><span class="lineno">45853</span>&#160;<span class="preprocessor">#define PORT_BRD_DFCR_CS(base) (BITBAND_ACCESS32(&amp;PORT_DFCR_REG(base), PORT_DFCR_CS_SHIFT))</span></div><div class="line"><a name="l45854"></a><span class="lineno">45854</span>&#160;</div><div class="line"><a name="l45856"></a><span class="lineno">45856</span>&#160;<span class="preprocessor">#define PORT_WR_DFCR_CS(base, value) (PORT_RMW_DFCR(base, PORT_DFCR_CS_MASK, PORT_DFCR_CS(value)))</span></div><div class="line"><a name="l45857"></a><span class="lineno">45857</span>&#160;<span class="preprocessor">#define PORT_BWR_DFCR_CS(base, value) (BITBAND_ACCESS32(&amp;PORT_DFCR_REG(base), PORT_DFCR_CS_SHIFT) = (value))</span></div><div class="line"><a name="l45858"></a><span class="lineno">45858</span>&#160;</div><div class="line"><a name="l45876"></a><span class="lineno">45876</span>&#160;<span class="preprocessor">#define PORT_RD_DFWR(base)       (PORT_DFWR_REG(base))</span></div><div class="line"><a name="l45877"></a><span class="lineno">45877</span>&#160;<span class="preprocessor">#define PORT_WR_DFWR(base, value) (PORT_DFWR_REG(base) = (value))</span></div><div class="line"><a name="l45878"></a><span class="lineno">45878</span>&#160;<span class="preprocessor">#define PORT_RMW_DFWR(base, mask, value) (PORT_WR_DFWR(base, (PORT_RD_DFWR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l45879"></a><span class="lineno">45879</span>&#160;<span class="preprocessor">#define PORT_SET_DFWR(base, value) (PORT_WR_DFWR(base, PORT_RD_DFWR(base) |  (value)))</span></div><div class="line"><a name="l45880"></a><span class="lineno">45880</span>&#160;<span class="preprocessor">#define PORT_CLR_DFWR(base, value) (PORT_WR_DFWR(base, PORT_RD_DFWR(base) &amp; ~(value)))</span></div><div class="line"><a name="l45881"></a><span class="lineno">45881</span>&#160;<span class="preprocessor">#define PORT_TOG_DFWR(base, value) (PORT_WR_DFWR(base, PORT_RD_DFWR(base) ^  (value)))</span></div><div class="line"><a name="l45882"></a><span class="lineno">45882</span>&#160;</div><div class="line"><a name="l45884"></a><span class="lineno">45884</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l45885"></a><span class="lineno">45885</span>&#160;<span class="comment"> * Constants &amp; macros for individual PORT_DFWR bitfields</span></div><div class="line"><a name="l45886"></a><span class="lineno">45886</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l45887"></a><span class="lineno">45887</span>&#160;</div><div class="line"><a name="l45900"></a><span class="lineno">45900</span>&#160;<span class="preprocessor">#define PORT_RD_DFWR_FILT(base) ((PORT_DFWR_REG(base) &amp; PORT_DFWR_FILT_MASK) &gt;&gt; PORT_DFWR_FILT_SHIFT)</span></div><div class="line"><a name="l45901"></a><span class="lineno">45901</span>&#160;<span class="preprocessor">#define PORT_BRD_DFWR_FILT(base) (PORT_RD_DFWR_FILT(base))</span></div><div class="line"><a name="l45902"></a><span class="lineno">45902</span>&#160;</div><div class="line"><a name="l45904"></a><span class="lineno">45904</span>&#160;<span class="preprocessor">#define PORT_WR_DFWR_FILT(base, value) (PORT_RMW_DFWR(base, PORT_DFWR_FILT_MASK, PORT_DFWR_FILT(value)))</span></div><div class="line"><a name="l45905"></a><span class="lineno">45905</span>&#160;<span class="preprocessor">#define PORT_BWR_DFWR_FILT(base, value) (PORT_WR_DFWR_FILT(base, value))</span></div><div class="line"><a name="l45906"></a><span class="lineno">45906</span>&#160;</div><div class="line"><a name="l45908"></a><span class="lineno">45908</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l45909"></a><span class="lineno">45909</span>&#160;<span class="comment"> * MK64F12 RCM</span></div><div class="line"><a name="l45910"></a><span class="lineno">45910</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l45911"></a><span class="lineno">45911</span>&#160;<span class="comment"> * Reset Control Module</span></div><div class="line"><a name="l45912"></a><span class="lineno">45912</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l45913"></a><span class="lineno">45913</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l45914"></a><span class="lineno">45914</span>&#160;<span class="comment"> * - RCM_SRS0 - System Reset Status Register 0</span></div><div class="line"><a name="l45915"></a><span class="lineno">45915</span>&#160;<span class="comment"> * - RCM_SRS1 - System Reset Status Register 1</span></div><div class="line"><a name="l45916"></a><span class="lineno">45916</span>&#160;<span class="comment"> * - RCM_RPFC - Reset Pin Filter Control register</span></div><div class="line"><a name="l45917"></a><span class="lineno">45917</span>&#160;<span class="comment"> * - RCM_RPFW - Reset Pin Filter Width register</span></div><div class="line"><a name="l45918"></a><span class="lineno">45918</span>&#160;<span class="comment"> * - RCM_MR - Mode Register</span></div><div class="line"><a name="l45919"></a><span class="lineno">45919</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l45920"></a><span class="lineno">45920</span>&#160;</div><div class="line"><a name="l45921"></a><span class="lineno">45921</span>&#160;<span class="preprocessor">#define RCM_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l45922"></a><span class="lineno">45922</span>&#160;<span class="preprocessor">#define RCM_IDX (0U) </span></div><div class="line"><a name="l45944"></a><span class="lineno">45944</span>&#160;<span class="preprocessor">#define RCM_RD_SRS0(base)        (RCM_SRS0_REG(base))</span></div><div class="line"><a name="l45945"></a><span class="lineno">45945</span>&#160;</div><div class="line"><a name="l45947"></a><span class="lineno">45947</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l45948"></a><span class="lineno">45948</span>&#160;<span class="comment"> * Constants &amp; macros for individual RCM_SRS0 bitfields</span></div><div class="line"><a name="l45949"></a><span class="lineno">45949</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l45950"></a><span class="lineno">45950</span>&#160;</div><div class="line"><a name="l45965"></a><span class="lineno">45965</span>&#160;<span class="preprocessor">#define RCM_RD_SRS0_WAKEUP(base) ((RCM_SRS0_REG(base) &amp; RCM_SRS0_WAKEUP_MASK) &gt;&gt; RCM_SRS0_WAKEUP_SHIFT)</span></div><div class="line"><a name="l45966"></a><span class="lineno">45966</span>&#160;<span class="preprocessor">#define RCM_BRD_SRS0_WAKEUP(base) (BITBAND_ACCESS8(&amp;RCM_SRS0_REG(base), RCM_SRS0_WAKEUP_SHIFT))</span></div><div class="line"><a name="l45967"></a><span class="lineno">45967</span>&#160;</div><div class="line"><a name="l45981"></a><span class="lineno">45981</span>&#160;<span class="preprocessor">#define RCM_RD_SRS0_LVD(base) ((RCM_SRS0_REG(base) &amp; RCM_SRS0_LVD_MASK) &gt;&gt; RCM_SRS0_LVD_SHIFT)</span></div><div class="line"><a name="l45982"></a><span class="lineno">45982</span>&#160;<span class="preprocessor">#define RCM_BRD_SRS0_LVD(base) (BITBAND_ACCESS8(&amp;RCM_SRS0_REG(base), RCM_SRS0_LVD_SHIFT))</span></div><div class="line"><a name="l45983"></a><span class="lineno">45983</span>&#160;</div><div class="line"><a name="l45998"></a><span class="lineno">45998</span>&#160;<span class="preprocessor">#define RCM_RD_SRS0_LOC(base) ((RCM_SRS0_REG(base) &amp; RCM_SRS0_LOC_MASK) &gt;&gt; RCM_SRS0_LOC_SHIFT)</span></div><div class="line"><a name="l45999"></a><span class="lineno">45999</span>&#160;<span class="preprocessor">#define RCM_BRD_SRS0_LOC(base) (BITBAND_ACCESS8(&amp;RCM_SRS0_REG(base), RCM_SRS0_LOC_SHIFT))</span></div><div class="line"><a name="l46000"></a><span class="lineno">46000</span>&#160;</div><div class="line"><a name="l46014"></a><span class="lineno">46014</span>&#160;<span class="preprocessor">#define RCM_RD_SRS0_LOL(base) ((RCM_SRS0_REG(base) &amp; RCM_SRS0_LOL_MASK) &gt;&gt; RCM_SRS0_LOL_SHIFT)</span></div><div class="line"><a name="l46015"></a><span class="lineno">46015</span>&#160;<span class="preprocessor">#define RCM_BRD_SRS0_LOL(base) (BITBAND_ACCESS8(&amp;RCM_SRS0_REG(base), RCM_SRS0_LOL_SHIFT))</span></div><div class="line"><a name="l46016"></a><span class="lineno">46016</span>&#160;</div><div class="line"><a name="l46031"></a><span class="lineno">46031</span>&#160;<span class="preprocessor">#define RCM_RD_SRS0_WDOG(base) ((RCM_SRS0_REG(base) &amp; RCM_SRS0_WDOG_MASK) &gt;&gt; RCM_SRS0_WDOG_SHIFT)</span></div><div class="line"><a name="l46032"></a><span class="lineno">46032</span>&#160;<span class="preprocessor">#define RCM_BRD_SRS0_WDOG(base) (BITBAND_ACCESS8(&amp;RCM_SRS0_REG(base), RCM_SRS0_WDOG_SHIFT))</span></div><div class="line"><a name="l46033"></a><span class="lineno">46033</span>&#160;</div><div class="line"><a name="l46047"></a><span class="lineno">46047</span>&#160;<span class="preprocessor">#define RCM_RD_SRS0_PIN(base) ((RCM_SRS0_REG(base) &amp; RCM_SRS0_PIN_MASK) &gt;&gt; RCM_SRS0_PIN_SHIFT)</span></div><div class="line"><a name="l46048"></a><span class="lineno">46048</span>&#160;<span class="preprocessor">#define RCM_BRD_SRS0_PIN(base) (BITBAND_ACCESS8(&amp;RCM_SRS0_REG(base), RCM_SRS0_PIN_SHIFT))</span></div><div class="line"><a name="l46049"></a><span class="lineno">46049</span>&#160;</div><div class="line"><a name="l46065"></a><span class="lineno">46065</span>&#160;<span class="preprocessor">#define RCM_RD_SRS0_POR(base) ((RCM_SRS0_REG(base) &amp; RCM_SRS0_POR_MASK) &gt;&gt; RCM_SRS0_POR_SHIFT)</span></div><div class="line"><a name="l46066"></a><span class="lineno">46066</span>&#160;<span class="preprocessor">#define RCM_BRD_SRS0_POR(base) (BITBAND_ACCESS8(&amp;RCM_SRS0_REG(base), RCM_SRS0_POR_SHIFT))</span></div><div class="line"><a name="l46067"></a><span class="lineno">46067</span>&#160;</div><div class="line"><a name="l46088"></a><span class="lineno">46088</span>&#160;<span class="preprocessor">#define RCM_RD_SRS1(base)        (RCM_SRS1_REG(base))</span></div><div class="line"><a name="l46089"></a><span class="lineno">46089</span>&#160;</div><div class="line"><a name="l46091"></a><span class="lineno">46091</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l46092"></a><span class="lineno">46092</span>&#160;<span class="comment"> * Constants &amp; macros for individual RCM_SRS1 bitfields</span></div><div class="line"><a name="l46093"></a><span class="lineno">46093</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l46094"></a><span class="lineno">46094</span>&#160;</div><div class="line"><a name="l46107"></a><span class="lineno">46107</span>&#160;<span class="preprocessor">#define RCM_RD_SRS1_JTAG(base) ((RCM_SRS1_REG(base) &amp; RCM_SRS1_JTAG_MASK) &gt;&gt; RCM_SRS1_JTAG_SHIFT)</span></div><div class="line"><a name="l46108"></a><span class="lineno">46108</span>&#160;<span class="preprocessor">#define RCM_BRD_SRS1_JTAG(base) (BITBAND_ACCESS8(&amp;RCM_SRS1_REG(base), RCM_SRS1_JTAG_SHIFT))</span></div><div class="line"><a name="l46109"></a><span class="lineno">46109</span>&#160;</div><div class="line"><a name="l46123"></a><span class="lineno">46123</span>&#160;<span class="preprocessor">#define RCM_RD_SRS1_LOCKUP(base) ((RCM_SRS1_REG(base) &amp; RCM_SRS1_LOCKUP_MASK) &gt;&gt; RCM_SRS1_LOCKUP_SHIFT)</span></div><div class="line"><a name="l46124"></a><span class="lineno">46124</span>&#160;<span class="preprocessor">#define RCM_BRD_SRS1_LOCKUP(base) (BITBAND_ACCESS8(&amp;RCM_SRS1_REG(base), RCM_SRS1_LOCKUP_SHIFT))</span></div><div class="line"><a name="l46125"></a><span class="lineno">46125</span>&#160;</div><div class="line"><a name="l46139"></a><span class="lineno">46139</span>&#160;<span class="preprocessor">#define RCM_RD_SRS1_SW(base) ((RCM_SRS1_REG(base) &amp; RCM_SRS1_SW_MASK) &gt;&gt; RCM_SRS1_SW_SHIFT)</span></div><div class="line"><a name="l46140"></a><span class="lineno">46140</span>&#160;<span class="preprocessor">#define RCM_BRD_SRS1_SW(base) (BITBAND_ACCESS8(&amp;RCM_SRS1_REG(base), RCM_SRS1_SW_SHIFT))</span></div><div class="line"><a name="l46141"></a><span class="lineno">46141</span>&#160;</div><div class="line"><a name="l46157"></a><span class="lineno">46157</span>&#160;<span class="preprocessor">#define RCM_RD_SRS1_MDM_AP(base) ((RCM_SRS1_REG(base) &amp; RCM_SRS1_MDM_AP_MASK) &gt;&gt; RCM_SRS1_MDM_AP_SHIFT)</span></div><div class="line"><a name="l46158"></a><span class="lineno">46158</span>&#160;<span class="preprocessor">#define RCM_BRD_SRS1_MDM_AP(base) (BITBAND_ACCESS8(&amp;RCM_SRS1_REG(base), RCM_SRS1_MDM_AP_SHIFT))</span></div><div class="line"><a name="l46159"></a><span class="lineno">46159</span>&#160;</div><div class="line"><a name="l46175"></a><span class="lineno">46175</span>&#160;<span class="preprocessor">#define RCM_RD_SRS1_EZPT(base) ((RCM_SRS1_REG(base) &amp; RCM_SRS1_EZPT_MASK) &gt;&gt; RCM_SRS1_EZPT_SHIFT)</span></div><div class="line"><a name="l46176"></a><span class="lineno">46176</span>&#160;<span class="preprocessor">#define RCM_BRD_SRS1_EZPT(base) (BITBAND_ACCESS8(&amp;RCM_SRS1_REG(base), RCM_SRS1_EZPT_SHIFT))</span></div><div class="line"><a name="l46177"></a><span class="lineno">46177</span>&#160;</div><div class="line"><a name="l46194"></a><span class="lineno">46194</span>&#160;<span class="preprocessor">#define RCM_RD_SRS1_SACKERR(base) ((RCM_SRS1_REG(base) &amp; RCM_SRS1_SACKERR_MASK) &gt;&gt; RCM_SRS1_SACKERR_SHIFT)</span></div><div class="line"><a name="l46195"></a><span class="lineno">46195</span>&#160;<span class="preprocessor">#define RCM_BRD_SRS1_SACKERR(base) (BITBAND_ACCESS8(&amp;RCM_SRS1_REG(base), RCM_SRS1_SACKERR_SHIFT))</span></div><div class="line"><a name="l46196"></a><span class="lineno">46196</span>&#160;</div><div class="line"><a name="l46216"></a><span class="lineno">46216</span>&#160;<span class="preprocessor">#define RCM_RD_RPFC(base)        (RCM_RPFC_REG(base))</span></div><div class="line"><a name="l46217"></a><span class="lineno">46217</span>&#160;<span class="preprocessor">#define RCM_WR_RPFC(base, value) (RCM_RPFC_REG(base) = (value))</span></div><div class="line"><a name="l46218"></a><span class="lineno">46218</span>&#160;<span class="preprocessor">#define RCM_RMW_RPFC(base, mask, value) (RCM_WR_RPFC(base, (RCM_RD_RPFC(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l46219"></a><span class="lineno">46219</span>&#160;<span class="preprocessor">#define RCM_SET_RPFC(base, value) (RCM_WR_RPFC(base, RCM_RD_RPFC(base) |  (value)))</span></div><div class="line"><a name="l46220"></a><span class="lineno">46220</span>&#160;<span class="preprocessor">#define RCM_CLR_RPFC(base, value) (RCM_WR_RPFC(base, RCM_RD_RPFC(base) &amp; ~(value)))</span></div><div class="line"><a name="l46221"></a><span class="lineno">46221</span>&#160;<span class="preprocessor">#define RCM_TOG_RPFC(base, value) (RCM_WR_RPFC(base, RCM_RD_RPFC(base) ^  (value)))</span></div><div class="line"><a name="l46222"></a><span class="lineno">46222</span>&#160;</div><div class="line"><a name="l46224"></a><span class="lineno">46224</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l46225"></a><span class="lineno">46225</span>&#160;<span class="comment"> * Constants &amp; macros for individual RCM_RPFC bitfields</span></div><div class="line"><a name="l46226"></a><span class="lineno">46226</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l46227"></a><span class="lineno">46227</span>&#160;</div><div class="line"><a name="l46241"></a><span class="lineno">46241</span>&#160;<span class="preprocessor">#define RCM_RD_RPFC_RSTFLTSRW(base) ((RCM_RPFC_REG(base) &amp; RCM_RPFC_RSTFLTSRW_MASK) &gt;&gt; RCM_RPFC_RSTFLTSRW_SHIFT)</span></div><div class="line"><a name="l46242"></a><span class="lineno">46242</span>&#160;<span class="preprocessor">#define RCM_BRD_RPFC_RSTFLTSRW(base) (RCM_RD_RPFC_RSTFLTSRW(base))</span></div><div class="line"><a name="l46243"></a><span class="lineno">46243</span>&#160;</div><div class="line"><a name="l46245"></a><span class="lineno">46245</span>&#160;<span class="preprocessor">#define RCM_WR_RPFC_RSTFLTSRW(base, value) (RCM_RMW_RPFC(base, RCM_RPFC_RSTFLTSRW_MASK, RCM_RPFC_RSTFLTSRW(value)))</span></div><div class="line"><a name="l46246"></a><span class="lineno">46246</span>&#160;<span class="preprocessor">#define RCM_BWR_RPFC_RSTFLTSRW(base, value) (RCM_WR_RPFC_RSTFLTSRW(base, value))</span></div><div class="line"><a name="l46247"></a><span class="lineno">46247</span>&#160;</div><div class="line"><a name="l46260"></a><span class="lineno">46260</span>&#160;<span class="preprocessor">#define RCM_RD_RPFC_RSTFLTSS(base) ((RCM_RPFC_REG(base) &amp; RCM_RPFC_RSTFLTSS_MASK) &gt;&gt; RCM_RPFC_RSTFLTSS_SHIFT)</span></div><div class="line"><a name="l46261"></a><span class="lineno">46261</span>&#160;<span class="preprocessor">#define RCM_BRD_RPFC_RSTFLTSS(base) (BITBAND_ACCESS8(&amp;RCM_RPFC_REG(base), RCM_RPFC_RSTFLTSS_SHIFT))</span></div><div class="line"><a name="l46262"></a><span class="lineno">46262</span>&#160;</div><div class="line"><a name="l46264"></a><span class="lineno">46264</span>&#160;<span class="preprocessor">#define RCM_WR_RPFC_RSTFLTSS(base, value) (RCM_RMW_RPFC(base, RCM_RPFC_RSTFLTSS_MASK, RCM_RPFC_RSTFLTSS(value)))</span></div><div class="line"><a name="l46265"></a><span class="lineno">46265</span>&#160;<span class="preprocessor">#define RCM_BWR_RPFC_RSTFLTSS(base, value) (BITBAND_ACCESS8(&amp;RCM_RPFC_REG(base), RCM_RPFC_RSTFLTSS_SHIFT) = (value))</span></div><div class="line"><a name="l46266"></a><span class="lineno">46266</span>&#160;</div><div class="line"><a name="l46284"></a><span class="lineno">46284</span>&#160;<span class="preprocessor">#define RCM_RD_RPFW(base)        (RCM_RPFW_REG(base))</span></div><div class="line"><a name="l46285"></a><span class="lineno">46285</span>&#160;<span class="preprocessor">#define RCM_WR_RPFW(base, value) (RCM_RPFW_REG(base) = (value))</span></div><div class="line"><a name="l46286"></a><span class="lineno">46286</span>&#160;<span class="preprocessor">#define RCM_RMW_RPFW(base, mask, value) (RCM_WR_RPFW(base, (RCM_RD_RPFW(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l46287"></a><span class="lineno">46287</span>&#160;<span class="preprocessor">#define RCM_SET_RPFW(base, value) (RCM_WR_RPFW(base, RCM_RD_RPFW(base) |  (value)))</span></div><div class="line"><a name="l46288"></a><span class="lineno">46288</span>&#160;<span class="preprocessor">#define RCM_CLR_RPFW(base, value) (RCM_WR_RPFW(base, RCM_RD_RPFW(base) &amp; ~(value)))</span></div><div class="line"><a name="l46289"></a><span class="lineno">46289</span>&#160;<span class="preprocessor">#define RCM_TOG_RPFW(base, value) (RCM_WR_RPFW(base, RCM_RD_RPFW(base) ^  (value)))</span></div><div class="line"><a name="l46290"></a><span class="lineno">46290</span>&#160;</div><div class="line"><a name="l46292"></a><span class="lineno">46292</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l46293"></a><span class="lineno">46293</span>&#160;<span class="comment"> * Constants &amp; macros for individual RCM_RPFW bitfields</span></div><div class="line"><a name="l46294"></a><span class="lineno">46294</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l46295"></a><span class="lineno">46295</span>&#160;</div><div class="line"><a name="l46337"></a><span class="lineno">46337</span>&#160;<span class="preprocessor">#define RCM_RD_RPFW_RSTFLTSEL(base) ((RCM_RPFW_REG(base) &amp; RCM_RPFW_RSTFLTSEL_MASK) &gt;&gt; RCM_RPFW_RSTFLTSEL_SHIFT)</span></div><div class="line"><a name="l46338"></a><span class="lineno">46338</span>&#160;<span class="preprocessor">#define RCM_BRD_RPFW_RSTFLTSEL(base) (RCM_RD_RPFW_RSTFLTSEL(base))</span></div><div class="line"><a name="l46339"></a><span class="lineno">46339</span>&#160;</div><div class="line"><a name="l46341"></a><span class="lineno">46341</span>&#160;<span class="preprocessor">#define RCM_WR_RPFW_RSTFLTSEL(base, value) (RCM_RMW_RPFW(base, RCM_RPFW_RSTFLTSEL_MASK, RCM_RPFW_RSTFLTSEL(value)))</span></div><div class="line"><a name="l46342"></a><span class="lineno">46342</span>&#160;<span class="preprocessor">#define RCM_BWR_RPFW_RSTFLTSEL(base, value) (RCM_WR_RPFW_RSTFLTSEL(base, value))</span></div><div class="line"><a name="l46343"></a><span class="lineno">46343</span>&#160;</div><div class="line"><a name="l46361"></a><span class="lineno">46361</span>&#160;<span class="preprocessor">#define RCM_RD_MR(base)          (RCM_MR_REG(base))</span></div><div class="line"><a name="l46362"></a><span class="lineno">46362</span>&#160;</div><div class="line"><a name="l46364"></a><span class="lineno">46364</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l46365"></a><span class="lineno">46365</span>&#160;<span class="comment"> * Constants &amp; macros for individual RCM_MR bitfields</span></div><div class="line"><a name="l46366"></a><span class="lineno">46366</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l46367"></a><span class="lineno">46367</span>&#160;</div><div class="line"><a name="l46379"></a><span class="lineno">46379</span>&#160;<span class="preprocessor">#define RCM_RD_MR_EZP_MS(base) ((RCM_MR_REG(base) &amp; RCM_MR_EZP_MS_MASK) &gt;&gt; RCM_MR_EZP_MS_SHIFT)</span></div><div class="line"><a name="l46380"></a><span class="lineno">46380</span>&#160;<span class="preprocessor">#define RCM_BRD_MR_EZP_MS(base) (BITBAND_ACCESS8(&amp;RCM_MR_REG(base), RCM_MR_EZP_MS_SHIFT))</span></div><div class="line"><a name="l46381"></a><span class="lineno">46381</span>&#160;</div><div class="line"><a name="l46383"></a><span class="lineno">46383</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l46384"></a><span class="lineno">46384</span>&#160;<span class="comment"> * MK64F12 RFSYS</span></div><div class="line"><a name="l46385"></a><span class="lineno">46385</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l46386"></a><span class="lineno">46386</span>&#160;<span class="comment"> * System register file</span></div><div class="line"><a name="l46387"></a><span class="lineno">46387</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l46388"></a><span class="lineno">46388</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l46389"></a><span class="lineno">46389</span>&#160;<span class="comment"> * - RFSYS_REG - Register file register</span></div><div class="line"><a name="l46390"></a><span class="lineno">46390</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l46391"></a><span class="lineno">46391</span>&#160;</div><div class="line"><a name="l46392"></a><span class="lineno">46392</span>&#160;<span class="preprocessor">#define RFSYS_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l46393"></a><span class="lineno">46393</span>&#160;<span class="preprocessor">#define RFSYS_IDX (0U) </span></div><div class="line"><a name="l46410"></a><span class="lineno">46410</span>&#160;<span class="preprocessor">#define RFSYS_RD_REG(base, index) (RFSYS_REG_REG(base, index))</span></div><div class="line"><a name="l46411"></a><span class="lineno">46411</span>&#160;<span class="preprocessor">#define RFSYS_WR_REG(base, index, value) (RFSYS_REG_REG(base, index) = (value))</span></div><div class="line"><a name="l46412"></a><span class="lineno">46412</span>&#160;<span class="preprocessor">#define RFSYS_RMW_REG(base, index, mask, value) (RFSYS_WR_REG(base, index, (RFSYS_RD_REG(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l46413"></a><span class="lineno">46413</span>&#160;<span class="preprocessor">#define RFSYS_SET_REG(base, index, value) (RFSYS_WR_REG(base, index, RFSYS_RD_REG(base, index) |  (value)))</span></div><div class="line"><a name="l46414"></a><span class="lineno">46414</span>&#160;<span class="preprocessor">#define RFSYS_CLR_REG(base, index, value) (RFSYS_WR_REG(base, index, RFSYS_RD_REG(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l46415"></a><span class="lineno">46415</span>&#160;<span class="preprocessor">#define RFSYS_TOG_REG(base, index, value) (RFSYS_WR_REG(base, index, RFSYS_RD_REG(base, index) ^  (value)))</span></div><div class="line"><a name="l46416"></a><span class="lineno">46416</span>&#160;</div><div class="line"><a name="l46418"></a><span class="lineno">46418</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l46419"></a><span class="lineno">46419</span>&#160;<span class="comment"> * Constants &amp; macros for individual RFSYS_REG bitfields</span></div><div class="line"><a name="l46420"></a><span class="lineno">46420</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l46421"></a><span class="lineno">46421</span>&#160;</div><div class="line"><a name="l46429"></a><span class="lineno">46429</span>&#160;<span class="preprocessor">#define RFSYS_RD_REG_LL(base, index) ((RFSYS_REG_REG(base, index) &amp; RFSYS_REG_LL_MASK) &gt;&gt; RFSYS_REG_LL_SHIFT)</span></div><div class="line"><a name="l46430"></a><span class="lineno">46430</span>&#160;<span class="preprocessor">#define RFSYS_BRD_REG_LL(base, index) (RFSYS_RD_REG_LL(base, index))</span></div><div class="line"><a name="l46431"></a><span class="lineno">46431</span>&#160;</div><div class="line"><a name="l46433"></a><span class="lineno">46433</span>&#160;<span class="preprocessor">#define RFSYS_WR_REG_LL(base, index, value) (RFSYS_RMW_REG(base, index, RFSYS_REG_LL_MASK, RFSYS_REG_LL(value)))</span></div><div class="line"><a name="l46434"></a><span class="lineno">46434</span>&#160;<span class="preprocessor">#define RFSYS_BWR_REG_LL(base, index, value) (RFSYS_WR_REG_LL(base, index, value))</span></div><div class="line"><a name="l46435"></a><span class="lineno">46435</span>&#160;</div><div class="line"><a name="l46444"></a><span class="lineno">46444</span>&#160;<span class="preprocessor">#define RFSYS_RD_REG_LH(base, index) ((RFSYS_REG_REG(base, index) &amp; RFSYS_REG_LH_MASK) &gt;&gt; RFSYS_REG_LH_SHIFT)</span></div><div class="line"><a name="l46445"></a><span class="lineno">46445</span>&#160;<span class="preprocessor">#define RFSYS_BRD_REG_LH(base, index) (RFSYS_RD_REG_LH(base, index))</span></div><div class="line"><a name="l46446"></a><span class="lineno">46446</span>&#160;</div><div class="line"><a name="l46448"></a><span class="lineno">46448</span>&#160;<span class="preprocessor">#define RFSYS_WR_REG_LH(base, index, value) (RFSYS_RMW_REG(base, index, RFSYS_REG_LH_MASK, RFSYS_REG_LH(value)))</span></div><div class="line"><a name="l46449"></a><span class="lineno">46449</span>&#160;<span class="preprocessor">#define RFSYS_BWR_REG_LH(base, index, value) (RFSYS_WR_REG_LH(base, index, value))</span></div><div class="line"><a name="l46450"></a><span class="lineno">46450</span>&#160;</div><div class="line"><a name="l46459"></a><span class="lineno">46459</span>&#160;<span class="preprocessor">#define RFSYS_RD_REG_HL(base, index) ((RFSYS_REG_REG(base, index) &amp; RFSYS_REG_HL_MASK) &gt;&gt; RFSYS_REG_HL_SHIFT)</span></div><div class="line"><a name="l46460"></a><span class="lineno">46460</span>&#160;<span class="preprocessor">#define RFSYS_BRD_REG_HL(base, index) (RFSYS_RD_REG_HL(base, index))</span></div><div class="line"><a name="l46461"></a><span class="lineno">46461</span>&#160;</div><div class="line"><a name="l46463"></a><span class="lineno">46463</span>&#160;<span class="preprocessor">#define RFSYS_WR_REG_HL(base, index, value) (RFSYS_RMW_REG(base, index, RFSYS_REG_HL_MASK, RFSYS_REG_HL(value)))</span></div><div class="line"><a name="l46464"></a><span class="lineno">46464</span>&#160;<span class="preprocessor">#define RFSYS_BWR_REG_HL(base, index, value) (RFSYS_WR_REG_HL(base, index, value))</span></div><div class="line"><a name="l46465"></a><span class="lineno">46465</span>&#160;</div><div class="line"><a name="l46474"></a><span class="lineno">46474</span>&#160;<span class="preprocessor">#define RFSYS_RD_REG_HH(base, index) ((RFSYS_REG_REG(base, index) &amp; RFSYS_REG_HH_MASK) &gt;&gt; RFSYS_REG_HH_SHIFT)</span></div><div class="line"><a name="l46475"></a><span class="lineno">46475</span>&#160;<span class="preprocessor">#define RFSYS_BRD_REG_HH(base, index) (RFSYS_RD_REG_HH(base, index))</span></div><div class="line"><a name="l46476"></a><span class="lineno">46476</span>&#160;</div><div class="line"><a name="l46478"></a><span class="lineno">46478</span>&#160;<span class="preprocessor">#define RFSYS_WR_REG_HH(base, index, value) (RFSYS_RMW_REG(base, index, RFSYS_REG_HH_MASK, RFSYS_REG_HH(value)))</span></div><div class="line"><a name="l46479"></a><span class="lineno">46479</span>&#160;<span class="preprocessor">#define RFSYS_BWR_REG_HH(base, index, value) (RFSYS_WR_REG_HH(base, index, value))</span></div><div class="line"><a name="l46480"></a><span class="lineno">46480</span>&#160;</div><div class="line"><a name="l46482"></a><span class="lineno">46482</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l46483"></a><span class="lineno">46483</span>&#160;<span class="comment"> * MK64F12 RFVBAT</span></div><div class="line"><a name="l46484"></a><span class="lineno">46484</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l46485"></a><span class="lineno">46485</span>&#160;<span class="comment"> * VBAT register file</span></div><div class="line"><a name="l46486"></a><span class="lineno">46486</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l46487"></a><span class="lineno">46487</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l46488"></a><span class="lineno">46488</span>&#160;<span class="comment"> * - RFVBAT_REG - VBAT register file register</span></div><div class="line"><a name="l46489"></a><span class="lineno">46489</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l46490"></a><span class="lineno">46490</span>&#160;</div><div class="line"><a name="l46491"></a><span class="lineno">46491</span>&#160;<span class="preprocessor">#define RFVBAT_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l46492"></a><span class="lineno">46492</span>&#160;<span class="preprocessor">#define RFVBAT_IDX (0U) </span></div><div class="line"><a name="l46509"></a><span class="lineno">46509</span>&#160;<span class="preprocessor">#define RFVBAT_RD_REG(base, index) (RFVBAT_REG_REG(base, index))</span></div><div class="line"><a name="l46510"></a><span class="lineno">46510</span>&#160;<span class="preprocessor">#define RFVBAT_WR_REG(base, index, value) (RFVBAT_REG_REG(base, index) = (value))</span></div><div class="line"><a name="l46511"></a><span class="lineno">46511</span>&#160;<span class="preprocessor">#define RFVBAT_RMW_REG(base, index, mask, value) (RFVBAT_WR_REG(base, index, (RFVBAT_RD_REG(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l46512"></a><span class="lineno">46512</span>&#160;<span class="preprocessor">#define RFVBAT_SET_REG(base, index, value) (RFVBAT_WR_REG(base, index, RFVBAT_RD_REG(base, index) |  (value)))</span></div><div class="line"><a name="l46513"></a><span class="lineno">46513</span>&#160;<span class="preprocessor">#define RFVBAT_CLR_REG(base, index, value) (RFVBAT_WR_REG(base, index, RFVBAT_RD_REG(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l46514"></a><span class="lineno">46514</span>&#160;<span class="preprocessor">#define RFVBAT_TOG_REG(base, index, value) (RFVBAT_WR_REG(base, index, RFVBAT_RD_REG(base, index) ^  (value)))</span></div><div class="line"><a name="l46515"></a><span class="lineno">46515</span>&#160;</div><div class="line"><a name="l46517"></a><span class="lineno">46517</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l46518"></a><span class="lineno">46518</span>&#160;<span class="comment"> * Constants &amp; macros for individual RFVBAT_REG bitfields</span></div><div class="line"><a name="l46519"></a><span class="lineno">46519</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l46520"></a><span class="lineno">46520</span>&#160;</div><div class="line"><a name="l46528"></a><span class="lineno">46528</span>&#160;<span class="preprocessor">#define RFVBAT_RD_REG_LL(base, index) ((RFVBAT_REG_REG(base, index) &amp; RFVBAT_REG_LL_MASK) &gt;&gt; RFVBAT_REG_LL_SHIFT)</span></div><div class="line"><a name="l46529"></a><span class="lineno">46529</span>&#160;<span class="preprocessor">#define RFVBAT_BRD_REG_LL(base, index) (RFVBAT_RD_REG_LL(base, index))</span></div><div class="line"><a name="l46530"></a><span class="lineno">46530</span>&#160;</div><div class="line"><a name="l46532"></a><span class="lineno">46532</span>&#160;<span class="preprocessor">#define RFVBAT_WR_REG_LL(base, index, value) (RFVBAT_RMW_REG(base, index, RFVBAT_REG_LL_MASK, RFVBAT_REG_LL(value)))</span></div><div class="line"><a name="l46533"></a><span class="lineno">46533</span>&#160;<span class="preprocessor">#define RFVBAT_BWR_REG_LL(base, index, value) (RFVBAT_WR_REG_LL(base, index, value))</span></div><div class="line"><a name="l46534"></a><span class="lineno">46534</span>&#160;</div><div class="line"><a name="l46543"></a><span class="lineno">46543</span>&#160;<span class="preprocessor">#define RFVBAT_RD_REG_LH(base, index) ((RFVBAT_REG_REG(base, index) &amp; RFVBAT_REG_LH_MASK) &gt;&gt; RFVBAT_REG_LH_SHIFT)</span></div><div class="line"><a name="l46544"></a><span class="lineno">46544</span>&#160;<span class="preprocessor">#define RFVBAT_BRD_REG_LH(base, index) (RFVBAT_RD_REG_LH(base, index))</span></div><div class="line"><a name="l46545"></a><span class="lineno">46545</span>&#160;</div><div class="line"><a name="l46547"></a><span class="lineno">46547</span>&#160;<span class="preprocessor">#define RFVBAT_WR_REG_LH(base, index, value) (RFVBAT_RMW_REG(base, index, RFVBAT_REG_LH_MASK, RFVBAT_REG_LH(value)))</span></div><div class="line"><a name="l46548"></a><span class="lineno">46548</span>&#160;<span class="preprocessor">#define RFVBAT_BWR_REG_LH(base, index, value) (RFVBAT_WR_REG_LH(base, index, value))</span></div><div class="line"><a name="l46549"></a><span class="lineno">46549</span>&#160;</div><div class="line"><a name="l46558"></a><span class="lineno">46558</span>&#160;<span class="preprocessor">#define RFVBAT_RD_REG_HL(base, index) ((RFVBAT_REG_REG(base, index) &amp; RFVBAT_REG_HL_MASK) &gt;&gt; RFVBAT_REG_HL_SHIFT)</span></div><div class="line"><a name="l46559"></a><span class="lineno">46559</span>&#160;<span class="preprocessor">#define RFVBAT_BRD_REG_HL(base, index) (RFVBAT_RD_REG_HL(base, index))</span></div><div class="line"><a name="l46560"></a><span class="lineno">46560</span>&#160;</div><div class="line"><a name="l46562"></a><span class="lineno">46562</span>&#160;<span class="preprocessor">#define RFVBAT_WR_REG_HL(base, index, value) (RFVBAT_RMW_REG(base, index, RFVBAT_REG_HL_MASK, RFVBAT_REG_HL(value)))</span></div><div class="line"><a name="l46563"></a><span class="lineno">46563</span>&#160;<span class="preprocessor">#define RFVBAT_BWR_REG_HL(base, index, value) (RFVBAT_WR_REG_HL(base, index, value))</span></div><div class="line"><a name="l46564"></a><span class="lineno">46564</span>&#160;</div><div class="line"><a name="l46573"></a><span class="lineno">46573</span>&#160;<span class="preprocessor">#define RFVBAT_RD_REG_HH(base, index) ((RFVBAT_REG_REG(base, index) &amp; RFVBAT_REG_HH_MASK) &gt;&gt; RFVBAT_REG_HH_SHIFT)</span></div><div class="line"><a name="l46574"></a><span class="lineno">46574</span>&#160;<span class="preprocessor">#define RFVBAT_BRD_REG_HH(base, index) (RFVBAT_RD_REG_HH(base, index))</span></div><div class="line"><a name="l46575"></a><span class="lineno">46575</span>&#160;</div><div class="line"><a name="l46577"></a><span class="lineno">46577</span>&#160;<span class="preprocessor">#define RFVBAT_WR_REG_HH(base, index, value) (RFVBAT_RMW_REG(base, index, RFVBAT_REG_HH_MASK, RFVBAT_REG_HH(value)))</span></div><div class="line"><a name="l46578"></a><span class="lineno">46578</span>&#160;<span class="preprocessor">#define RFVBAT_BWR_REG_HH(base, index, value) (RFVBAT_WR_REG_HH(base, index, value))</span></div><div class="line"><a name="l46579"></a><span class="lineno">46579</span>&#160;</div><div class="line"><a name="l46581"></a><span class="lineno">46581</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l46582"></a><span class="lineno">46582</span>&#160;<span class="comment"> * MK64F12 RNG</span></div><div class="line"><a name="l46583"></a><span class="lineno">46583</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l46584"></a><span class="lineno">46584</span>&#160;<span class="comment"> * Random Number Generator Accelerator</span></div><div class="line"><a name="l46585"></a><span class="lineno">46585</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l46586"></a><span class="lineno">46586</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l46587"></a><span class="lineno">46587</span>&#160;<span class="comment"> * - RNG_CR - RNGA Control Register</span></div><div class="line"><a name="l46588"></a><span class="lineno">46588</span>&#160;<span class="comment"> * - RNG_SR - RNGA Status Register</span></div><div class="line"><a name="l46589"></a><span class="lineno">46589</span>&#160;<span class="comment"> * - RNG_ER - RNGA Entropy Register</span></div><div class="line"><a name="l46590"></a><span class="lineno">46590</span>&#160;<span class="comment"> * - RNG_OR - RNGA Output Register</span></div><div class="line"><a name="l46591"></a><span class="lineno">46591</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l46592"></a><span class="lineno">46592</span>&#160;</div><div class="line"><a name="l46593"></a><span class="lineno">46593</span>&#160;<span class="preprocessor">#define RNG_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l46594"></a><span class="lineno">46594</span>&#160;<span class="preprocessor">#define RNG_IDX (0U) </span></div><div class="line"><a name="l46611"></a><span class="lineno">46611</span>&#160;<span class="preprocessor">#define RNG_RD_CR(base)          (RNG_CR_REG(base))</span></div><div class="line"><a name="l46612"></a><span class="lineno">46612</span>&#160;<span class="preprocessor">#define RNG_WR_CR(base, value)   (RNG_CR_REG(base) = (value))</span></div><div class="line"><a name="l46613"></a><span class="lineno">46613</span>&#160;<span class="preprocessor">#define RNG_RMW_CR(base, mask, value) (RNG_WR_CR(base, (RNG_RD_CR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l46614"></a><span class="lineno">46614</span>&#160;<span class="preprocessor">#define RNG_SET_CR(base, value)  (RNG_WR_CR(base, RNG_RD_CR(base) |  (value)))</span></div><div class="line"><a name="l46615"></a><span class="lineno">46615</span>&#160;<span class="preprocessor">#define RNG_CLR_CR(base, value)  (RNG_WR_CR(base, RNG_RD_CR(base) &amp; ~(value)))</span></div><div class="line"><a name="l46616"></a><span class="lineno">46616</span>&#160;<span class="preprocessor">#define RNG_TOG_CR(base, value)  (RNG_WR_CR(base, RNG_RD_CR(base) ^  (value)))</span></div><div class="line"><a name="l46617"></a><span class="lineno">46617</span>&#160;</div><div class="line"><a name="l46619"></a><span class="lineno">46619</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l46620"></a><span class="lineno">46620</span>&#160;<span class="comment"> * Constants &amp; macros for individual RNG_CR bitfields</span></div><div class="line"><a name="l46621"></a><span class="lineno">46621</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l46622"></a><span class="lineno">46622</span>&#160;</div><div class="line"><a name="l46636"></a><span class="lineno">46636</span>&#160;<span class="preprocessor">#define RNG_RD_CR_GO(base)   ((RNG_CR_REG(base) &amp; RNG_CR_GO_MASK) &gt;&gt; RNG_CR_GO_SHIFT)</span></div><div class="line"><a name="l46637"></a><span class="lineno">46637</span>&#160;<span class="preprocessor">#define RNG_BRD_CR_GO(base)  (BITBAND_ACCESS32(&amp;RNG_CR_REG(base), RNG_CR_GO_SHIFT))</span></div><div class="line"><a name="l46638"></a><span class="lineno">46638</span>&#160;</div><div class="line"><a name="l46640"></a><span class="lineno">46640</span>&#160;<span class="preprocessor">#define RNG_WR_CR_GO(base, value) (RNG_RMW_CR(base, RNG_CR_GO_MASK, RNG_CR_GO(value)))</span></div><div class="line"><a name="l46641"></a><span class="lineno">46641</span>&#160;<span class="preprocessor">#define RNG_BWR_CR_GO(base, value) (BITBAND_ACCESS32(&amp;RNG_CR_REG(base), RNG_CR_GO_SHIFT) = (value))</span></div><div class="line"><a name="l46642"></a><span class="lineno">46642</span>&#160;</div><div class="line"><a name="l46658"></a><span class="lineno">46658</span>&#160;<span class="preprocessor">#define RNG_RD_CR_HA(base)   ((RNG_CR_REG(base) &amp; RNG_CR_HA_MASK) &gt;&gt; RNG_CR_HA_SHIFT)</span></div><div class="line"><a name="l46659"></a><span class="lineno">46659</span>&#160;<span class="preprocessor">#define RNG_BRD_CR_HA(base)  (BITBAND_ACCESS32(&amp;RNG_CR_REG(base), RNG_CR_HA_SHIFT))</span></div><div class="line"><a name="l46660"></a><span class="lineno">46660</span>&#160;</div><div class="line"><a name="l46662"></a><span class="lineno">46662</span>&#160;<span class="preprocessor">#define RNG_WR_CR_HA(base, value) (RNG_RMW_CR(base, RNG_CR_HA_MASK, RNG_CR_HA(value)))</span></div><div class="line"><a name="l46663"></a><span class="lineno">46663</span>&#160;<span class="preprocessor">#define RNG_BWR_CR_HA(base, value) (BITBAND_ACCESS32(&amp;RNG_CR_REG(base), RNG_CR_HA_SHIFT) = (value))</span></div><div class="line"><a name="l46664"></a><span class="lineno">46664</span>&#160;</div><div class="line"><a name="l46679"></a><span class="lineno">46679</span>&#160;<span class="preprocessor">#define RNG_RD_CR_INTM(base) ((RNG_CR_REG(base) &amp; RNG_CR_INTM_MASK) &gt;&gt; RNG_CR_INTM_SHIFT)</span></div><div class="line"><a name="l46680"></a><span class="lineno">46680</span>&#160;<span class="preprocessor">#define RNG_BRD_CR_INTM(base) (BITBAND_ACCESS32(&amp;RNG_CR_REG(base), RNG_CR_INTM_SHIFT))</span></div><div class="line"><a name="l46681"></a><span class="lineno">46681</span>&#160;</div><div class="line"><a name="l46683"></a><span class="lineno">46683</span>&#160;<span class="preprocessor">#define RNG_WR_CR_INTM(base, value) (RNG_RMW_CR(base, RNG_CR_INTM_MASK, RNG_CR_INTM(value)))</span></div><div class="line"><a name="l46684"></a><span class="lineno">46684</span>&#160;<span class="preprocessor">#define RNG_BWR_CR_INTM(base, value) (BITBAND_ACCESS32(&amp;RNG_CR_REG(base), RNG_CR_INTM_SHIFT) = (value))</span></div><div class="line"><a name="l46685"></a><span class="lineno">46685</span>&#160;</div><div class="line"><a name="l46699"></a><span class="lineno">46699</span>&#160;<span class="preprocessor">#define RNG_WR_CR_CLRI(base, value) (RNG_RMW_CR(base, RNG_CR_CLRI_MASK, RNG_CR_CLRI(value)))</span></div><div class="line"><a name="l46700"></a><span class="lineno">46700</span>&#160;<span class="preprocessor">#define RNG_BWR_CR_CLRI(base, value) (BITBAND_ACCESS32(&amp;RNG_CR_REG(base), RNG_CR_CLRI_SHIFT) = (value))</span></div><div class="line"><a name="l46701"></a><span class="lineno">46701</span>&#160;</div><div class="line"><a name="l46715"></a><span class="lineno">46715</span>&#160;<span class="preprocessor">#define RNG_RD_CR_SLP(base)  ((RNG_CR_REG(base) &amp; RNG_CR_SLP_MASK) &gt;&gt; RNG_CR_SLP_SHIFT)</span></div><div class="line"><a name="l46716"></a><span class="lineno">46716</span>&#160;<span class="preprocessor">#define RNG_BRD_CR_SLP(base) (BITBAND_ACCESS32(&amp;RNG_CR_REG(base), RNG_CR_SLP_SHIFT))</span></div><div class="line"><a name="l46717"></a><span class="lineno">46717</span>&#160;</div><div class="line"><a name="l46719"></a><span class="lineno">46719</span>&#160;<span class="preprocessor">#define RNG_WR_CR_SLP(base, value) (RNG_RMW_CR(base, RNG_CR_SLP_MASK, RNG_CR_SLP(value)))</span></div><div class="line"><a name="l46720"></a><span class="lineno">46720</span>&#160;<span class="preprocessor">#define RNG_BWR_CR_SLP(base, value) (BITBAND_ACCESS32(&amp;RNG_CR_REG(base), RNG_CR_SLP_SHIFT) = (value))</span></div><div class="line"><a name="l46721"></a><span class="lineno">46721</span>&#160;</div><div class="line"><a name="l46738"></a><span class="lineno">46738</span>&#160;<span class="preprocessor">#define RNG_RD_SR(base)          (RNG_SR_REG(base))</span></div><div class="line"><a name="l46739"></a><span class="lineno">46739</span>&#160;</div><div class="line"><a name="l46741"></a><span class="lineno">46741</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l46742"></a><span class="lineno">46742</span>&#160;<span class="comment"> * Constants &amp; macros for individual RNG_SR bitfields</span></div><div class="line"><a name="l46743"></a><span class="lineno">46743</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l46744"></a><span class="lineno">46744</span>&#160;</div><div class="line"><a name="l46758"></a><span class="lineno">46758</span>&#160;<span class="preprocessor">#define RNG_RD_SR_SECV(base) ((RNG_SR_REG(base) &amp; RNG_SR_SECV_MASK) &gt;&gt; RNG_SR_SECV_SHIFT)</span></div><div class="line"><a name="l46759"></a><span class="lineno">46759</span>&#160;<span class="preprocessor">#define RNG_BRD_SR_SECV(base) (BITBAND_ACCESS32(&amp;RNG_SR_REG(base), RNG_SR_SECV_SHIFT))</span></div><div class="line"><a name="l46760"></a><span class="lineno">46760</span>&#160;</div><div class="line"><a name="l46776"></a><span class="lineno">46776</span>&#160;<span class="preprocessor">#define RNG_RD_SR_LRS(base)  ((RNG_SR_REG(base) &amp; RNG_SR_LRS_MASK) &gt;&gt; RNG_SR_LRS_SHIFT)</span></div><div class="line"><a name="l46777"></a><span class="lineno">46777</span>&#160;<span class="preprocessor">#define RNG_BRD_SR_LRS(base) (BITBAND_ACCESS32(&amp;RNG_SR_REG(base), RNG_SR_LRS_SHIFT))</span></div><div class="line"><a name="l46778"></a><span class="lineno">46778</span>&#160;</div><div class="line"><a name="l46795"></a><span class="lineno">46795</span>&#160;<span class="preprocessor">#define RNG_RD_SR_ORU(base)  ((RNG_SR_REG(base) &amp; RNG_SR_ORU_MASK) &gt;&gt; RNG_SR_ORU_SHIFT)</span></div><div class="line"><a name="l46796"></a><span class="lineno">46796</span>&#160;<span class="preprocessor">#define RNG_BRD_SR_ORU(base) (BITBAND_ACCESS32(&amp;RNG_SR_REG(base), RNG_SR_ORU_SHIFT))</span></div><div class="line"><a name="l46797"></a><span class="lineno">46797</span>&#160;</div><div class="line"><a name="l46814"></a><span class="lineno">46814</span>&#160;<span class="preprocessor">#define RNG_RD_SR_ERRI(base) ((RNG_SR_REG(base) &amp; RNG_SR_ERRI_MASK) &gt;&gt; RNG_SR_ERRI_SHIFT)</span></div><div class="line"><a name="l46815"></a><span class="lineno">46815</span>&#160;<span class="preprocessor">#define RNG_BRD_SR_ERRI(base) (BITBAND_ACCESS32(&amp;RNG_SR_REG(base), RNG_SR_ERRI_SHIFT))</span></div><div class="line"><a name="l46816"></a><span class="lineno">46816</span>&#160;</div><div class="line"><a name="l46830"></a><span class="lineno">46830</span>&#160;<span class="preprocessor">#define RNG_RD_SR_SLP(base)  ((RNG_SR_REG(base) &amp; RNG_SR_SLP_MASK) &gt;&gt; RNG_SR_SLP_SHIFT)</span></div><div class="line"><a name="l46831"></a><span class="lineno">46831</span>&#160;<span class="preprocessor">#define RNG_BRD_SR_SLP(base) (BITBAND_ACCESS32(&amp;RNG_SR_REG(base), RNG_SR_SLP_SHIFT))</span></div><div class="line"><a name="l46832"></a><span class="lineno">46832</span>&#160;</div><div class="line"><a name="l46848"></a><span class="lineno">46848</span>&#160;<span class="preprocessor">#define RNG_RD_SR_OREG_LVL(base) ((RNG_SR_REG(base) &amp; RNG_SR_OREG_LVL_MASK) &gt;&gt; RNG_SR_OREG_LVL_SHIFT)</span></div><div class="line"><a name="l46849"></a><span class="lineno">46849</span>&#160;<span class="preprocessor">#define RNG_BRD_SR_OREG_LVL(base) (RNG_RD_SR_OREG_LVL(base))</span></div><div class="line"><a name="l46850"></a><span class="lineno">46850</span>&#160;</div><div class="line"><a name="l46863"></a><span class="lineno">46863</span>&#160;<span class="preprocessor">#define RNG_RD_SR_OREG_SIZE(base) ((RNG_SR_REG(base) &amp; RNG_SR_OREG_SIZE_MASK) &gt;&gt; RNG_SR_OREG_SIZE_SHIFT)</span></div><div class="line"><a name="l46864"></a><span class="lineno">46864</span>&#160;<span class="preprocessor">#define RNG_BRD_SR_OREG_SIZE(base) (RNG_RD_SR_OREG_SIZE(base))</span></div><div class="line"><a name="l46865"></a><span class="lineno">46865</span>&#160;</div><div class="line"><a name="l46884"></a><span class="lineno">46884</span>&#160;<span class="preprocessor">#define RNG_RD_ER(base)          (RNG_ER_REG(base))</span></div><div class="line"><a name="l46885"></a><span class="lineno">46885</span>&#160;<span class="preprocessor">#define RNG_WR_ER(base, value)   (RNG_ER_REG(base) = (value))</span></div><div class="line"><a name="l46886"></a><span class="lineno">46886</span>&#160;<span class="preprocessor">#define RNG_RMW_ER(base, mask, value) (RNG_WR_ER(base, (RNG_RD_ER(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l46887"></a><span class="lineno">46887</span>&#160;</div><div class="line"><a name="l46904"></a><span class="lineno">46904</span>&#160;<span class="preprocessor">#define RNG_RD_OR(base)          (RNG_OR_REG(base))</span></div><div class="line"><a name="l46905"></a><span class="lineno">46905</span>&#160;</div><div class="line"><a name="l46907"></a><span class="lineno">46907</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l46908"></a><span class="lineno">46908</span>&#160;<span class="comment"> * MK64F12 RTC</span></div><div class="line"><a name="l46909"></a><span class="lineno">46909</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l46910"></a><span class="lineno">46910</span>&#160;<span class="comment"> * Secure Real Time Clock</span></div><div class="line"><a name="l46911"></a><span class="lineno">46911</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l46912"></a><span class="lineno">46912</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l46913"></a><span class="lineno">46913</span>&#160;<span class="comment"> * - RTC_TSR - RTC Time Seconds Register</span></div><div class="line"><a name="l46914"></a><span class="lineno">46914</span>&#160;<span class="comment"> * - RTC_TPR - RTC Time Prescaler Register</span></div><div class="line"><a name="l46915"></a><span class="lineno">46915</span>&#160;<span class="comment"> * - RTC_TAR - RTC Time Alarm Register</span></div><div class="line"><a name="l46916"></a><span class="lineno">46916</span>&#160;<span class="comment"> * - RTC_TCR - RTC Time Compensation Register</span></div><div class="line"><a name="l46917"></a><span class="lineno">46917</span>&#160;<span class="comment"> * - RTC_CR - RTC Control Register</span></div><div class="line"><a name="l46918"></a><span class="lineno">46918</span>&#160;<span class="comment"> * - RTC_SR - RTC Status Register</span></div><div class="line"><a name="l46919"></a><span class="lineno">46919</span>&#160;<span class="comment"> * - RTC_LR - RTC Lock Register</span></div><div class="line"><a name="l46920"></a><span class="lineno">46920</span>&#160;<span class="comment"> * - RTC_IER - RTC Interrupt Enable Register</span></div><div class="line"><a name="l46921"></a><span class="lineno">46921</span>&#160;<span class="comment"> * - RTC_WAR - RTC Write Access Register</span></div><div class="line"><a name="l46922"></a><span class="lineno">46922</span>&#160;<span class="comment"> * - RTC_RAR - RTC Read Access Register</span></div><div class="line"><a name="l46923"></a><span class="lineno">46923</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l46924"></a><span class="lineno">46924</span>&#160;</div><div class="line"><a name="l46925"></a><span class="lineno">46925</span>&#160;<span class="preprocessor">#define RTC_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l46926"></a><span class="lineno">46926</span>&#160;<span class="preprocessor">#define RTC_IDX (0U) </span></div><div class="line"><a name="l46941"></a><span class="lineno">46941</span>&#160;<span class="preprocessor">#define RTC_RD_TSR(base)         (RTC_TSR_REG(base))</span></div><div class="line"><a name="l46942"></a><span class="lineno">46942</span>&#160;<span class="preprocessor">#define RTC_WR_TSR(base, value)  (RTC_TSR_REG(base) = (value))</span></div><div class="line"><a name="l46943"></a><span class="lineno">46943</span>&#160;<span class="preprocessor">#define RTC_RMW_TSR(base, mask, value) (RTC_WR_TSR(base, (RTC_RD_TSR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l46944"></a><span class="lineno">46944</span>&#160;<span class="preprocessor">#define RTC_SET_TSR(base, value) (RTC_WR_TSR(base, RTC_RD_TSR(base) |  (value)))</span></div><div class="line"><a name="l46945"></a><span class="lineno">46945</span>&#160;<span class="preprocessor">#define RTC_CLR_TSR(base, value) (RTC_WR_TSR(base, RTC_RD_TSR(base) &amp; ~(value)))</span></div><div class="line"><a name="l46946"></a><span class="lineno">46946</span>&#160;<span class="preprocessor">#define RTC_TOG_TSR(base, value) (RTC_WR_TSR(base, RTC_RD_TSR(base) ^  (value)))</span></div><div class="line"><a name="l46947"></a><span class="lineno">46947</span>&#160;</div><div class="line"><a name="l46962"></a><span class="lineno">46962</span>&#160;<span class="preprocessor">#define RTC_RD_TPR(base)         (RTC_TPR_REG(base))</span></div><div class="line"><a name="l46963"></a><span class="lineno">46963</span>&#160;<span class="preprocessor">#define RTC_WR_TPR(base, value)  (RTC_TPR_REG(base) = (value))</span></div><div class="line"><a name="l46964"></a><span class="lineno">46964</span>&#160;<span class="preprocessor">#define RTC_RMW_TPR(base, mask, value) (RTC_WR_TPR(base, (RTC_RD_TPR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l46965"></a><span class="lineno">46965</span>&#160;<span class="preprocessor">#define RTC_SET_TPR(base, value) (RTC_WR_TPR(base, RTC_RD_TPR(base) |  (value)))</span></div><div class="line"><a name="l46966"></a><span class="lineno">46966</span>&#160;<span class="preprocessor">#define RTC_CLR_TPR(base, value) (RTC_WR_TPR(base, RTC_RD_TPR(base) &amp; ~(value)))</span></div><div class="line"><a name="l46967"></a><span class="lineno">46967</span>&#160;<span class="preprocessor">#define RTC_TOG_TPR(base, value) (RTC_WR_TPR(base, RTC_RD_TPR(base) ^  (value)))</span></div><div class="line"><a name="l46968"></a><span class="lineno">46968</span>&#160;</div><div class="line"><a name="l46970"></a><span class="lineno">46970</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l46971"></a><span class="lineno">46971</span>&#160;<span class="comment"> * Constants &amp; macros for individual RTC_TPR bitfields</span></div><div class="line"><a name="l46972"></a><span class="lineno">46972</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l46973"></a><span class="lineno">46973</span>&#160;</div><div class="line"><a name="l46985"></a><span class="lineno">46985</span>&#160;<span class="preprocessor">#define RTC_RD_TPR_TPR(base) ((RTC_TPR_REG(base) &amp; RTC_TPR_TPR_MASK) &gt;&gt; RTC_TPR_TPR_SHIFT)</span></div><div class="line"><a name="l46986"></a><span class="lineno">46986</span>&#160;<span class="preprocessor">#define RTC_BRD_TPR_TPR(base) (RTC_RD_TPR_TPR(base))</span></div><div class="line"><a name="l46987"></a><span class="lineno">46987</span>&#160;</div><div class="line"><a name="l46989"></a><span class="lineno">46989</span>&#160;<span class="preprocessor">#define RTC_WR_TPR_TPR(base, value) (RTC_RMW_TPR(base, RTC_TPR_TPR_MASK, RTC_TPR_TPR(value)))</span></div><div class="line"><a name="l46990"></a><span class="lineno">46990</span>&#160;<span class="preprocessor">#define RTC_BWR_TPR_TPR(base, value) (RTC_WR_TPR_TPR(base, value))</span></div><div class="line"><a name="l46991"></a><span class="lineno">46991</span>&#160;</div><div class="line"><a name="l47006"></a><span class="lineno">47006</span>&#160;<span class="preprocessor">#define RTC_RD_TAR(base)         (RTC_TAR_REG(base))</span></div><div class="line"><a name="l47007"></a><span class="lineno">47007</span>&#160;<span class="preprocessor">#define RTC_WR_TAR(base, value)  (RTC_TAR_REG(base) = (value))</span></div><div class="line"><a name="l47008"></a><span class="lineno">47008</span>&#160;<span class="preprocessor">#define RTC_RMW_TAR(base, mask, value) (RTC_WR_TAR(base, (RTC_RD_TAR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l47009"></a><span class="lineno">47009</span>&#160;<span class="preprocessor">#define RTC_SET_TAR(base, value) (RTC_WR_TAR(base, RTC_RD_TAR(base) |  (value)))</span></div><div class="line"><a name="l47010"></a><span class="lineno">47010</span>&#160;<span class="preprocessor">#define RTC_CLR_TAR(base, value) (RTC_WR_TAR(base, RTC_RD_TAR(base) &amp; ~(value)))</span></div><div class="line"><a name="l47011"></a><span class="lineno">47011</span>&#160;<span class="preprocessor">#define RTC_TOG_TAR(base, value) (RTC_WR_TAR(base, RTC_RD_TAR(base) ^  (value)))</span></div><div class="line"><a name="l47012"></a><span class="lineno">47012</span>&#160;</div><div class="line"><a name="l47027"></a><span class="lineno">47027</span>&#160;<span class="preprocessor">#define RTC_RD_TCR(base)         (RTC_TCR_REG(base))</span></div><div class="line"><a name="l47028"></a><span class="lineno">47028</span>&#160;<span class="preprocessor">#define RTC_WR_TCR(base, value)  (RTC_TCR_REG(base) = (value))</span></div><div class="line"><a name="l47029"></a><span class="lineno">47029</span>&#160;<span class="preprocessor">#define RTC_RMW_TCR(base, mask, value) (RTC_WR_TCR(base, (RTC_RD_TCR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l47030"></a><span class="lineno">47030</span>&#160;<span class="preprocessor">#define RTC_SET_TCR(base, value) (RTC_WR_TCR(base, RTC_RD_TCR(base) |  (value)))</span></div><div class="line"><a name="l47031"></a><span class="lineno">47031</span>&#160;<span class="preprocessor">#define RTC_CLR_TCR(base, value) (RTC_WR_TCR(base, RTC_RD_TCR(base) &amp; ~(value)))</span></div><div class="line"><a name="l47032"></a><span class="lineno">47032</span>&#160;<span class="preprocessor">#define RTC_TOG_TCR(base, value) (RTC_WR_TCR(base, RTC_RD_TCR(base) ^  (value)))</span></div><div class="line"><a name="l47033"></a><span class="lineno">47033</span>&#160;</div><div class="line"><a name="l47035"></a><span class="lineno">47035</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l47036"></a><span class="lineno">47036</span>&#160;<span class="comment"> * Constants &amp; macros for individual RTC_TCR bitfields</span></div><div class="line"><a name="l47037"></a><span class="lineno">47037</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l47038"></a><span class="lineno">47038</span>&#160;</div><div class="line"><a name="l47055"></a><span class="lineno">47055</span>&#160;<span class="preprocessor">#define RTC_RD_TCR_TCR(base) ((RTC_TCR_REG(base) &amp; RTC_TCR_TCR_MASK) &gt;&gt; RTC_TCR_TCR_SHIFT)</span></div><div class="line"><a name="l47056"></a><span class="lineno">47056</span>&#160;<span class="preprocessor">#define RTC_BRD_TCR_TCR(base) (RTC_RD_TCR_TCR(base))</span></div><div class="line"><a name="l47057"></a><span class="lineno">47057</span>&#160;</div><div class="line"><a name="l47059"></a><span class="lineno">47059</span>&#160;<span class="preprocessor">#define RTC_WR_TCR_TCR(base, value) (RTC_RMW_TCR(base, RTC_TCR_TCR_MASK, RTC_TCR_TCR(value)))</span></div><div class="line"><a name="l47060"></a><span class="lineno">47060</span>&#160;<span class="preprocessor">#define RTC_BWR_TCR_TCR(base, value) (RTC_WR_TCR_TCR(base, value))</span></div><div class="line"><a name="l47061"></a><span class="lineno">47061</span>&#160;</div><div class="line"><a name="l47075"></a><span class="lineno">47075</span>&#160;<span class="preprocessor">#define RTC_RD_TCR_CIR(base) ((RTC_TCR_REG(base) &amp; RTC_TCR_CIR_MASK) &gt;&gt; RTC_TCR_CIR_SHIFT)</span></div><div class="line"><a name="l47076"></a><span class="lineno">47076</span>&#160;<span class="preprocessor">#define RTC_BRD_TCR_CIR(base) (RTC_RD_TCR_CIR(base))</span></div><div class="line"><a name="l47077"></a><span class="lineno">47077</span>&#160;</div><div class="line"><a name="l47079"></a><span class="lineno">47079</span>&#160;<span class="preprocessor">#define RTC_WR_TCR_CIR(base, value) (RTC_RMW_TCR(base, RTC_TCR_CIR_MASK, RTC_TCR_CIR(value)))</span></div><div class="line"><a name="l47080"></a><span class="lineno">47080</span>&#160;<span class="preprocessor">#define RTC_BWR_TCR_CIR(base, value) (RTC_WR_TCR_CIR(base, value))</span></div><div class="line"><a name="l47081"></a><span class="lineno">47081</span>&#160;</div><div class="line"><a name="l47093"></a><span class="lineno">47093</span>&#160;<span class="preprocessor">#define RTC_RD_TCR_TCV(base) ((RTC_TCR_REG(base) &amp; RTC_TCR_TCV_MASK) &gt;&gt; RTC_TCR_TCV_SHIFT)</span></div><div class="line"><a name="l47094"></a><span class="lineno">47094</span>&#160;<span class="preprocessor">#define RTC_BRD_TCR_TCV(base) (RTC_RD_TCR_TCV(base))</span></div><div class="line"><a name="l47095"></a><span class="lineno">47095</span>&#160;</div><div class="line"><a name="l47106"></a><span class="lineno">47106</span>&#160;<span class="preprocessor">#define RTC_RD_TCR_CIC(base) ((RTC_TCR_REG(base) &amp; RTC_TCR_CIC_MASK) &gt;&gt; RTC_TCR_CIC_SHIFT)</span></div><div class="line"><a name="l47107"></a><span class="lineno">47107</span>&#160;<span class="preprocessor">#define RTC_BRD_TCR_CIC(base) (RTC_RD_TCR_CIC(base))</span></div><div class="line"><a name="l47108"></a><span class="lineno">47108</span>&#160;</div><div class="line"><a name="l47123"></a><span class="lineno">47123</span>&#160;<span class="preprocessor">#define RTC_RD_CR(base)          (RTC_CR_REG(base))</span></div><div class="line"><a name="l47124"></a><span class="lineno">47124</span>&#160;<span class="preprocessor">#define RTC_WR_CR(base, value)   (RTC_CR_REG(base) = (value))</span></div><div class="line"><a name="l47125"></a><span class="lineno">47125</span>&#160;<span class="preprocessor">#define RTC_RMW_CR(base, mask, value) (RTC_WR_CR(base, (RTC_RD_CR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l47126"></a><span class="lineno">47126</span>&#160;<span class="preprocessor">#define RTC_SET_CR(base, value)  (RTC_WR_CR(base, RTC_RD_CR(base) |  (value)))</span></div><div class="line"><a name="l47127"></a><span class="lineno">47127</span>&#160;<span class="preprocessor">#define RTC_CLR_CR(base, value)  (RTC_WR_CR(base, RTC_RD_CR(base) &amp; ~(value)))</span></div><div class="line"><a name="l47128"></a><span class="lineno">47128</span>&#160;<span class="preprocessor">#define RTC_TOG_CR(base, value)  (RTC_WR_CR(base, RTC_RD_CR(base) ^  (value)))</span></div><div class="line"><a name="l47129"></a><span class="lineno">47129</span>&#160;</div><div class="line"><a name="l47131"></a><span class="lineno">47131</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l47132"></a><span class="lineno">47132</span>&#160;<span class="comment"> * Constants &amp; macros for individual RTC_CR bitfields</span></div><div class="line"><a name="l47133"></a><span class="lineno">47133</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l47134"></a><span class="lineno">47134</span>&#160;</div><div class="line"><a name="l47146"></a><span class="lineno">47146</span>&#160;<span class="preprocessor">#define RTC_RD_CR_SWR(base)  ((RTC_CR_REG(base) &amp; RTC_CR_SWR_MASK) &gt;&gt; RTC_CR_SWR_SHIFT)</span></div><div class="line"><a name="l47147"></a><span class="lineno">47147</span>&#160;<span class="preprocessor">#define RTC_BRD_CR_SWR(base) (BITBAND_ACCESS32(&amp;RTC_CR_REG(base), RTC_CR_SWR_SHIFT))</span></div><div class="line"><a name="l47148"></a><span class="lineno">47148</span>&#160;</div><div class="line"><a name="l47150"></a><span class="lineno">47150</span>&#160;<span class="preprocessor">#define RTC_WR_CR_SWR(base, value) (RTC_RMW_CR(base, RTC_CR_SWR_MASK, RTC_CR_SWR(value)))</span></div><div class="line"><a name="l47151"></a><span class="lineno">47151</span>&#160;<span class="preprocessor">#define RTC_BWR_CR_SWR(base, value) (BITBAND_ACCESS32(&amp;RTC_CR_REG(base), RTC_CR_SWR_SHIFT) = (value))</span></div><div class="line"><a name="l47152"></a><span class="lineno">47152</span>&#160;</div><div class="line"><a name="l47166"></a><span class="lineno">47166</span>&#160;<span class="preprocessor">#define RTC_RD_CR_WPE(base)  ((RTC_CR_REG(base) &amp; RTC_CR_WPE_MASK) &gt;&gt; RTC_CR_WPE_SHIFT)</span></div><div class="line"><a name="l47167"></a><span class="lineno">47167</span>&#160;<span class="preprocessor">#define RTC_BRD_CR_WPE(base) (BITBAND_ACCESS32(&amp;RTC_CR_REG(base), RTC_CR_WPE_SHIFT))</span></div><div class="line"><a name="l47168"></a><span class="lineno">47168</span>&#160;</div><div class="line"><a name="l47170"></a><span class="lineno">47170</span>&#160;<span class="preprocessor">#define RTC_WR_CR_WPE(base, value) (RTC_RMW_CR(base, RTC_CR_WPE_MASK, RTC_CR_WPE(value)))</span></div><div class="line"><a name="l47171"></a><span class="lineno">47171</span>&#160;<span class="preprocessor">#define RTC_BWR_CR_WPE(base, value) (BITBAND_ACCESS32(&amp;RTC_CR_REG(base), RTC_CR_WPE_SHIFT) = (value))</span></div><div class="line"><a name="l47172"></a><span class="lineno">47172</span>&#160;</div><div class="line"><a name="l47184"></a><span class="lineno">47184</span>&#160;<span class="preprocessor">#define RTC_RD_CR_SUP(base)  ((RTC_CR_REG(base) &amp; RTC_CR_SUP_MASK) &gt;&gt; RTC_CR_SUP_SHIFT)</span></div><div class="line"><a name="l47185"></a><span class="lineno">47185</span>&#160;<span class="preprocessor">#define RTC_BRD_CR_SUP(base) (BITBAND_ACCESS32(&amp;RTC_CR_REG(base), RTC_CR_SUP_SHIFT))</span></div><div class="line"><a name="l47186"></a><span class="lineno">47186</span>&#160;</div><div class="line"><a name="l47188"></a><span class="lineno">47188</span>&#160;<span class="preprocessor">#define RTC_WR_CR_SUP(base, value) (RTC_RMW_CR(base, RTC_CR_SUP_MASK, RTC_CR_SUP(value)))</span></div><div class="line"><a name="l47189"></a><span class="lineno">47189</span>&#160;<span class="preprocessor">#define RTC_BWR_CR_SUP(base, value) (BITBAND_ACCESS32(&amp;RTC_CR_REG(base), RTC_CR_SUP_SHIFT) = (value))</span></div><div class="line"><a name="l47190"></a><span class="lineno">47190</span>&#160;</div><div class="line"><a name="l47205"></a><span class="lineno">47205</span>&#160;<span class="preprocessor">#define RTC_RD_CR_UM(base)   ((RTC_CR_REG(base) &amp; RTC_CR_UM_MASK) &gt;&gt; RTC_CR_UM_SHIFT)</span></div><div class="line"><a name="l47206"></a><span class="lineno">47206</span>&#160;<span class="preprocessor">#define RTC_BRD_CR_UM(base)  (BITBAND_ACCESS32(&amp;RTC_CR_REG(base), RTC_CR_UM_SHIFT))</span></div><div class="line"><a name="l47207"></a><span class="lineno">47207</span>&#160;</div><div class="line"><a name="l47209"></a><span class="lineno">47209</span>&#160;<span class="preprocessor">#define RTC_WR_CR_UM(base, value) (RTC_RMW_CR(base, RTC_CR_UM_MASK, RTC_CR_UM(value)))</span></div><div class="line"><a name="l47210"></a><span class="lineno">47210</span>&#160;<span class="preprocessor">#define RTC_BWR_CR_UM(base, value) (BITBAND_ACCESS32(&amp;RTC_CR_REG(base), RTC_CR_UM_SHIFT) = (value))</span></div><div class="line"><a name="l47211"></a><span class="lineno">47211</span>&#160;</div><div class="line"><a name="l47226"></a><span class="lineno">47226</span>&#160;<span class="preprocessor">#define RTC_RD_CR_WPS(base)  ((RTC_CR_REG(base) &amp; RTC_CR_WPS_MASK) &gt;&gt; RTC_CR_WPS_SHIFT)</span></div><div class="line"><a name="l47227"></a><span class="lineno">47227</span>&#160;<span class="preprocessor">#define RTC_BRD_CR_WPS(base) (BITBAND_ACCESS32(&amp;RTC_CR_REG(base), RTC_CR_WPS_SHIFT))</span></div><div class="line"><a name="l47228"></a><span class="lineno">47228</span>&#160;</div><div class="line"><a name="l47230"></a><span class="lineno">47230</span>&#160;<span class="preprocessor">#define RTC_WR_CR_WPS(base, value) (RTC_RMW_CR(base, RTC_CR_WPS_MASK, RTC_CR_WPS(value)))</span></div><div class="line"><a name="l47231"></a><span class="lineno">47231</span>&#160;<span class="preprocessor">#define RTC_BWR_CR_WPS(base, value) (BITBAND_ACCESS32(&amp;RTC_CR_REG(base), RTC_CR_WPS_SHIFT) = (value))</span></div><div class="line"><a name="l47232"></a><span class="lineno">47232</span>&#160;</div><div class="line"><a name="l47245"></a><span class="lineno">47245</span>&#160;<span class="preprocessor">#define RTC_RD_CR_OSCE(base) ((RTC_CR_REG(base) &amp; RTC_CR_OSCE_MASK) &gt;&gt; RTC_CR_OSCE_SHIFT)</span></div><div class="line"><a name="l47246"></a><span class="lineno">47246</span>&#160;<span class="preprocessor">#define RTC_BRD_CR_OSCE(base) (BITBAND_ACCESS32(&amp;RTC_CR_REG(base), RTC_CR_OSCE_SHIFT))</span></div><div class="line"><a name="l47247"></a><span class="lineno">47247</span>&#160;</div><div class="line"><a name="l47249"></a><span class="lineno">47249</span>&#160;<span class="preprocessor">#define RTC_WR_CR_OSCE(base, value) (RTC_RMW_CR(base, RTC_CR_OSCE_MASK, RTC_CR_OSCE(value)))</span></div><div class="line"><a name="l47250"></a><span class="lineno">47250</span>&#160;<span class="preprocessor">#define RTC_BWR_CR_OSCE(base, value) (BITBAND_ACCESS32(&amp;RTC_CR_REG(base), RTC_CR_OSCE_SHIFT) = (value))</span></div><div class="line"><a name="l47251"></a><span class="lineno">47251</span>&#160;</div><div class="line"><a name="l47262"></a><span class="lineno">47262</span>&#160;<span class="preprocessor">#define RTC_RD_CR_CLKO(base) ((RTC_CR_REG(base) &amp; RTC_CR_CLKO_MASK) &gt;&gt; RTC_CR_CLKO_SHIFT)</span></div><div class="line"><a name="l47263"></a><span class="lineno">47263</span>&#160;<span class="preprocessor">#define RTC_BRD_CR_CLKO(base) (BITBAND_ACCESS32(&amp;RTC_CR_REG(base), RTC_CR_CLKO_SHIFT))</span></div><div class="line"><a name="l47264"></a><span class="lineno">47264</span>&#160;</div><div class="line"><a name="l47266"></a><span class="lineno">47266</span>&#160;<span class="preprocessor">#define RTC_WR_CR_CLKO(base, value) (RTC_RMW_CR(base, RTC_CR_CLKO_MASK, RTC_CR_CLKO(value)))</span></div><div class="line"><a name="l47267"></a><span class="lineno">47267</span>&#160;<span class="preprocessor">#define RTC_BWR_CR_CLKO(base, value) (BITBAND_ACCESS32(&amp;RTC_CR_REG(base), RTC_CR_CLKO_SHIFT) = (value))</span></div><div class="line"><a name="l47268"></a><span class="lineno">47268</span>&#160;</div><div class="line"><a name="l47279"></a><span class="lineno">47279</span>&#160;<span class="preprocessor">#define RTC_RD_CR_SC16P(base) ((RTC_CR_REG(base) &amp; RTC_CR_SC16P_MASK) &gt;&gt; RTC_CR_SC16P_SHIFT)</span></div><div class="line"><a name="l47280"></a><span class="lineno">47280</span>&#160;<span class="preprocessor">#define RTC_BRD_CR_SC16P(base) (BITBAND_ACCESS32(&amp;RTC_CR_REG(base), RTC_CR_SC16P_SHIFT))</span></div><div class="line"><a name="l47281"></a><span class="lineno">47281</span>&#160;</div><div class="line"><a name="l47283"></a><span class="lineno">47283</span>&#160;<span class="preprocessor">#define RTC_WR_CR_SC16P(base, value) (RTC_RMW_CR(base, RTC_CR_SC16P_MASK, RTC_CR_SC16P(value)))</span></div><div class="line"><a name="l47284"></a><span class="lineno">47284</span>&#160;<span class="preprocessor">#define RTC_BWR_CR_SC16P(base, value) (BITBAND_ACCESS32(&amp;RTC_CR_REG(base), RTC_CR_SC16P_SHIFT) = (value))</span></div><div class="line"><a name="l47285"></a><span class="lineno">47285</span>&#160;</div><div class="line"><a name="l47296"></a><span class="lineno">47296</span>&#160;<span class="preprocessor">#define RTC_RD_CR_SC8P(base) ((RTC_CR_REG(base) &amp; RTC_CR_SC8P_MASK) &gt;&gt; RTC_CR_SC8P_SHIFT)</span></div><div class="line"><a name="l47297"></a><span class="lineno">47297</span>&#160;<span class="preprocessor">#define RTC_BRD_CR_SC8P(base) (BITBAND_ACCESS32(&amp;RTC_CR_REG(base), RTC_CR_SC8P_SHIFT))</span></div><div class="line"><a name="l47298"></a><span class="lineno">47298</span>&#160;</div><div class="line"><a name="l47300"></a><span class="lineno">47300</span>&#160;<span class="preprocessor">#define RTC_WR_CR_SC8P(base, value) (RTC_RMW_CR(base, RTC_CR_SC8P_MASK, RTC_CR_SC8P(value)))</span></div><div class="line"><a name="l47301"></a><span class="lineno">47301</span>&#160;<span class="preprocessor">#define RTC_BWR_CR_SC8P(base, value) (BITBAND_ACCESS32(&amp;RTC_CR_REG(base), RTC_CR_SC8P_SHIFT) = (value))</span></div><div class="line"><a name="l47302"></a><span class="lineno">47302</span>&#160;</div><div class="line"><a name="l47313"></a><span class="lineno">47313</span>&#160;<span class="preprocessor">#define RTC_RD_CR_SC4P(base) ((RTC_CR_REG(base) &amp; RTC_CR_SC4P_MASK) &gt;&gt; RTC_CR_SC4P_SHIFT)</span></div><div class="line"><a name="l47314"></a><span class="lineno">47314</span>&#160;<span class="preprocessor">#define RTC_BRD_CR_SC4P(base) (BITBAND_ACCESS32(&amp;RTC_CR_REG(base), RTC_CR_SC4P_SHIFT))</span></div><div class="line"><a name="l47315"></a><span class="lineno">47315</span>&#160;</div><div class="line"><a name="l47317"></a><span class="lineno">47317</span>&#160;<span class="preprocessor">#define RTC_WR_CR_SC4P(base, value) (RTC_RMW_CR(base, RTC_CR_SC4P_MASK, RTC_CR_SC4P(value)))</span></div><div class="line"><a name="l47318"></a><span class="lineno">47318</span>&#160;<span class="preprocessor">#define RTC_BWR_CR_SC4P(base, value) (BITBAND_ACCESS32(&amp;RTC_CR_REG(base), RTC_CR_SC4P_SHIFT) = (value))</span></div><div class="line"><a name="l47319"></a><span class="lineno">47319</span>&#160;</div><div class="line"><a name="l47330"></a><span class="lineno">47330</span>&#160;<span class="preprocessor">#define RTC_RD_CR_SC2P(base) ((RTC_CR_REG(base) &amp; RTC_CR_SC2P_MASK) &gt;&gt; RTC_CR_SC2P_SHIFT)</span></div><div class="line"><a name="l47331"></a><span class="lineno">47331</span>&#160;<span class="preprocessor">#define RTC_BRD_CR_SC2P(base) (BITBAND_ACCESS32(&amp;RTC_CR_REG(base), RTC_CR_SC2P_SHIFT))</span></div><div class="line"><a name="l47332"></a><span class="lineno">47332</span>&#160;</div><div class="line"><a name="l47334"></a><span class="lineno">47334</span>&#160;<span class="preprocessor">#define RTC_WR_CR_SC2P(base, value) (RTC_RMW_CR(base, RTC_CR_SC2P_MASK, RTC_CR_SC2P(value)))</span></div><div class="line"><a name="l47335"></a><span class="lineno">47335</span>&#160;<span class="preprocessor">#define RTC_BWR_CR_SC2P(base, value) (BITBAND_ACCESS32(&amp;RTC_CR_REG(base), RTC_CR_SC2P_SHIFT) = (value))</span></div><div class="line"><a name="l47336"></a><span class="lineno">47336</span>&#160;</div><div class="line"><a name="l47351"></a><span class="lineno">47351</span>&#160;<span class="preprocessor">#define RTC_RD_SR(base)          (RTC_SR_REG(base))</span></div><div class="line"><a name="l47352"></a><span class="lineno">47352</span>&#160;<span class="preprocessor">#define RTC_WR_SR(base, value)   (RTC_SR_REG(base) = (value))</span></div><div class="line"><a name="l47353"></a><span class="lineno">47353</span>&#160;<span class="preprocessor">#define RTC_RMW_SR(base, mask, value) (RTC_WR_SR(base, (RTC_RD_SR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l47354"></a><span class="lineno">47354</span>&#160;<span class="preprocessor">#define RTC_SET_SR(base, value)  (RTC_WR_SR(base, RTC_RD_SR(base) |  (value)))</span></div><div class="line"><a name="l47355"></a><span class="lineno">47355</span>&#160;<span class="preprocessor">#define RTC_CLR_SR(base, value)  (RTC_WR_SR(base, RTC_RD_SR(base) &amp; ~(value)))</span></div><div class="line"><a name="l47356"></a><span class="lineno">47356</span>&#160;<span class="preprocessor">#define RTC_TOG_SR(base, value)  (RTC_WR_SR(base, RTC_RD_SR(base) ^  (value)))</span></div><div class="line"><a name="l47357"></a><span class="lineno">47357</span>&#160;</div><div class="line"><a name="l47359"></a><span class="lineno">47359</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l47360"></a><span class="lineno">47360</span>&#160;<span class="comment"> * Constants &amp; macros for individual RTC_SR bitfields</span></div><div class="line"><a name="l47361"></a><span class="lineno">47361</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l47362"></a><span class="lineno">47362</span>&#160;</div><div class="line"><a name="l47376"></a><span class="lineno">47376</span>&#160;<span class="preprocessor">#define RTC_RD_SR_TIF(base)  ((RTC_SR_REG(base) &amp; RTC_SR_TIF_MASK) &gt;&gt; RTC_SR_TIF_SHIFT)</span></div><div class="line"><a name="l47377"></a><span class="lineno">47377</span>&#160;<span class="preprocessor">#define RTC_BRD_SR_TIF(base) (BITBAND_ACCESS32(&amp;RTC_SR_REG(base), RTC_SR_TIF_SHIFT))</span></div><div class="line"><a name="l47378"></a><span class="lineno">47378</span>&#160;</div><div class="line"><a name="l47393"></a><span class="lineno">47393</span>&#160;<span class="preprocessor">#define RTC_RD_SR_TOF(base)  ((RTC_SR_REG(base) &amp; RTC_SR_TOF_MASK) &gt;&gt; RTC_SR_TOF_SHIFT)</span></div><div class="line"><a name="l47394"></a><span class="lineno">47394</span>&#160;<span class="preprocessor">#define RTC_BRD_SR_TOF(base) (BITBAND_ACCESS32(&amp;RTC_SR_REG(base), RTC_SR_TOF_SHIFT))</span></div><div class="line"><a name="l47395"></a><span class="lineno">47395</span>&#160;</div><div class="line"><a name="l47409"></a><span class="lineno">47409</span>&#160;<span class="preprocessor">#define RTC_RD_SR_TAF(base)  ((RTC_SR_REG(base) &amp; RTC_SR_TAF_MASK) &gt;&gt; RTC_SR_TAF_SHIFT)</span></div><div class="line"><a name="l47410"></a><span class="lineno">47410</span>&#160;<span class="preprocessor">#define RTC_BRD_SR_TAF(base) (BITBAND_ACCESS32(&amp;RTC_SR_REG(base), RTC_SR_TAF_SHIFT))</span></div><div class="line"><a name="l47411"></a><span class="lineno">47411</span>&#160;</div><div class="line"><a name="l47426"></a><span class="lineno">47426</span>&#160;<span class="preprocessor">#define RTC_RD_SR_TCE(base)  ((RTC_SR_REG(base) &amp; RTC_SR_TCE_MASK) &gt;&gt; RTC_SR_TCE_SHIFT)</span></div><div class="line"><a name="l47427"></a><span class="lineno">47427</span>&#160;<span class="preprocessor">#define RTC_BRD_SR_TCE(base) (BITBAND_ACCESS32(&amp;RTC_SR_REG(base), RTC_SR_TCE_SHIFT))</span></div><div class="line"><a name="l47428"></a><span class="lineno">47428</span>&#160;</div><div class="line"><a name="l47430"></a><span class="lineno">47430</span>&#160;<span class="preprocessor">#define RTC_WR_SR_TCE(base, value) (RTC_RMW_SR(base, RTC_SR_TCE_MASK, RTC_SR_TCE(value)))</span></div><div class="line"><a name="l47431"></a><span class="lineno">47431</span>&#160;<span class="preprocessor">#define RTC_BWR_SR_TCE(base, value) (BITBAND_ACCESS32(&amp;RTC_SR_REG(base), RTC_SR_TCE_SHIFT) = (value))</span></div><div class="line"><a name="l47432"></a><span class="lineno">47432</span>&#160;</div><div class="line"><a name="l47447"></a><span class="lineno">47447</span>&#160;<span class="preprocessor">#define RTC_RD_LR(base)          (RTC_LR_REG(base))</span></div><div class="line"><a name="l47448"></a><span class="lineno">47448</span>&#160;<span class="preprocessor">#define RTC_WR_LR(base, value)   (RTC_LR_REG(base) = (value))</span></div><div class="line"><a name="l47449"></a><span class="lineno">47449</span>&#160;<span class="preprocessor">#define RTC_RMW_LR(base, mask, value) (RTC_WR_LR(base, (RTC_RD_LR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l47450"></a><span class="lineno">47450</span>&#160;<span class="preprocessor">#define RTC_SET_LR(base, value)  (RTC_WR_LR(base, RTC_RD_LR(base) |  (value)))</span></div><div class="line"><a name="l47451"></a><span class="lineno">47451</span>&#160;<span class="preprocessor">#define RTC_CLR_LR(base, value)  (RTC_WR_LR(base, RTC_RD_LR(base) &amp; ~(value)))</span></div><div class="line"><a name="l47452"></a><span class="lineno">47452</span>&#160;<span class="preprocessor">#define RTC_TOG_LR(base, value)  (RTC_WR_LR(base, RTC_RD_LR(base) ^  (value)))</span></div><div class="line"><a name="l47453"></a><span class="lineno">47453</span>&#160;</div><div class="line"><a name="l47455"></a><span class="lineno">47455</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l47456"></a><span class="lineno">47456</span>&#160;<span class="comment"> * Constants &amp; macros for individual RTC_LR bitfields</span></div><div class="line"><a name="l47457"></a><span class="lineno">47457</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l47458"></a><span class="lineno">47458</span>&#160;</div><div class="line"><a name="l47470"></a><span class="lineno">47470</span>&#160;<span class="preprocessor">#define RTC_RD_LR_TCL(base)  ((RTC_LR_REG(base) &amp; RTC_LR_TCL_MASK) &gt;&gt; RTC_LR_TCL_SHIFT)</span></div><div class="line"><a name="l47471"></a><span class="lineno">47471</span>&#160;<span class="preprocessor">#define RTC_BRD_LR_TCL(base) (BITBAND_ACCESS32(&amp;RTC_LR_REG(base), RTC_LR_TCL_SHIFT))</span></div><div class="line"><a name="l47472"></a><span class="lineno">47472</span>&#160;</div><div class="line"><a name="l47474"></a><span class="lineno">47474</span>&#160;<span class="preprocessor">#define RTC_WR_LR_TCL(base, value) (RTC_RMW_LR(base, RTC_LR_TCL_MASK, RTC_LR_TCL(value)))</span></div><div class="line"><a name="l47475"></a><span class="lineno">47475</span>&#160;<span class="preprocessor">#define RTC_BWR_LR_TCL(base, value) (BITBAND_ACCESS32(&amp;RTC_LR_REG(base), RTC_LR_TCL_SHIFT) = (value))</span></div><div class="line"><a name="l47476"></a><span class="lineno">47476</span>&#160;</div><div class="line"><a name="l47489"></a><span class="lineno">47489</span>&#160;<span class="preprocessor">#define RTC_RD_LR_CRL(base)  ((RTC_LR_REG(base) &amp; RTC_LR_CRL_MASK) &gt;&gt; RTC_LR_CRL_SHIFT)</span></div><div class="line"><a name="l47490"></a><span class="lineno">47490</span>&#160;<span class="preprocessor">#define RTC_BRD_LR_CRL(base) (BITBAND_ACCESS32(&amp;RTC_LR_REG(base), RTC_LR_CRL_SHIFT))</span></div><div class="line"><a name="l47491"></a><span class="lineno">47491</span>&#160;</div><div class="line"><a name="l47493"></a><span class="lineno">47493</span>&#160;<span class="preprocessor">#define RTC_WR_LR_CRL(base, value) (RTC_RMW_LR(base, RTC_LR_CRL_MASK, RTC_LR_CRL(value)))</span></div><div class="line"><a name="l47494"></a><span class="lineno">47494</span>&#160;<span class="preprocessor">#define RTC_BWR_LR_CRL(base, value) (BITBAND_ACCESS32(&amp;RTC_LR_REG(base), RTC_LR_CRL_SHIFT) = (value))</span></div><div class="line"><a name="l47495"></a><span class="lineno">47495</span>&#160;</div><div class="line"><a name="l47508"></a><span class="lineno">47508</span>&#160;<span class="preprocessor">#define RTC_RD_LR_SRL(base)  ((RTC_LR_REG(base) &amp; RTC_LR_SRL_MASK) &gt;&gt; RTC_LR_SRL_SHIFT)</span></div><div class="line"><a name="l47509"></a><span class="lineno">47509</span>&#160;<span class="preprocessor">#define RTC_BRD_LR_SRL(base) (BITBAND_ACCESS32(&amp;RTC_LR_REG(base), RTC_LR_SRL_SHIFT))</span></div><div class="line"><a name="l47510"></a><span class="lineno">47510</span>&#160;</div><div class="line"><a name="l47512"></a><span class="lineno">47512</span>&#160;<span class="preprocessor">#define RTC_WR_LR_SRL(base, value) (RTC_RMW_LR(base, RTC_LR_SRL_MASK, RTC_LR_SRL(value)))</span></div><div class="line"><a name="l47513"></a><span class="lineno">47513</span>&#160;<span class="preprocessor">#define RTC_BWR_LR_SRL(base, value) (BITBAND_ACCESS32(&amp;RTC_LR_REG(base), RTC_LR_SRL_SHIFT) = (value))</span></div><div class="line"><a name="l47514"></a><span class="lineno">47514</span>&#160;</div><div class="line"><a name="l47527"></a><span class="lineno">47527</span>&#160;<span class="preprocessor">#define RTC_RD_LR_LRL(base)  ((RTC_LR_REG(base) &amp; RTC_LR_LRL_MASK) &gt;&gt; RTC_LR_LRL_SHIFT)</span></div><div class="line"><a name="l47528"></a><span class="lineno">47528</span>&#160;<span class="preprocessor">#define RTC_BRD_LR_LRL(base) (BITBAND_ACCESS32(&amp;RTC_LR_REG(base), RTC_LR_LRL_SHIFT))</span></div><div class="line"><a name="l47529"></a><span class="lineno">47529</span>&#160;</div><div class="line"><a name="l47531"></a><span class="lineno">47531</span>&#160;<span class="preprocessor">#define RTC_WR_LR_LRL(base, value) (RTC_RMW_LR(base, RTC_LR_LRL_MASK, RTC_LR_LRL(value)))</span></div><div class="line"><a name="l47532"></a><span class="lineno">47532</span>&#160;<span class="preprocessor">#define RTC_BWR_LR_LRL(base, value) (BITBAND_ACCESS32(&amp;RTC_LR_REG(base), RTC_LR_LRL_SHIFT) = (value))</span></div><div class="line"><a name="l47533"></a><span class="lineno">47533</span>&#160;</div><div class="line"><a name="l47548"></a><span class="lineno">47548</span>&#160;<span class="preprocessor">#define RTC_RD_IER(base)         (RTC_IER_REG(base))</span></div><div class="line"><a name="l47549"></a><span class="lineno">47549</span>&#160;<span class="preprocessor">#define RTC_WR_IER(base, value)  (RTC_IER_REG(base) = (value))</span></div><div class="line"><a name="l47550"></a><span class="lineno">47550</span>&#160;<span class="preprocessor">#define RTC_RMW_IER(base, mask, value) (RTC_WR_IER(base, (RTC_RD_IER(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l47551"></a><span class="lineno">47551</span>&#160;<span class="preprocessor">#define RTC_SET_IER(base, value) (RTC_WR_IER(base, RTC_RD_IER(base) |  (value)))</span></div><div class="line"><a name="l47552"></a><span class="lineno">47552</span>&#160;<span class="preprocessor">#define RTC_CLR_IER(base, value) (RTC_WR_IER(base, RTC_RD_IER(base) &amp; ~(value)))</span></div><div class="line"><a name="l47553"></a><span class="lineno">47553</span>&#160;<span class="preprocessor">#define RTC_TOG_IER(base, value) (RTC_WR_IER(base, RTC_RD_IER(base) ^  (value)))</span></div><div class="line"><a name="l47554"></a><span class="lineno">47554</span>&#160;</div><div class="line"><a name="l47556"></a><span class="lineno">47556</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l47557"></a><span class="lineno">47557</span>&#160;<span class="comment"> * Constants &amp; macros for individual RTC_IER bitfields</span></div><div class="line"><a name="l47558"></a><span class="lineno">47558</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l47559"></a><span class="lineno">47559</span>&#160;</div><div class="line"><a name="l47569"></a><span class="lineno">47569</span>&#160;<span class="preprocessor">#define RTC_RD_IER_TIIE(base) ((RTC_IER_REG(base) &amp; RTC_IER_TIIE_MASK) &gt;&gt; RTC_IER_TIIE_SHIFT)</span></div><div class="line"><a name="l47570"></a><span class="lineno">47570</span>&#160;<span class="preprocessor">#define RTC_BRD_IER_TIIE(base) (BITBAND_ACCESS32(&amp;RTC_IER_REG(base), RTC_IER_TIIE_SHIFT))</span></div><div class="line"><a name="l47571"></a><span class="lineno">47571</span>&#160;</div><div class="line"><a name="l47573"></a><span class="lineno">47573</span>&#160;<span class="preprocessor">#define RTC_WR_IER_TIIE(base, value) (RTC_RMW_IER(base, RTC_IER_TIIE_MASK, RTC_IER_TIIE(value)))</span></div><div class="line"><a name="l47574"></a><span class="lineno">47574</span>&#160;<span class="preprocessor">#define RTC_BWR_IER_TIIE(base, value) (BITBAND_ACCESS32(&amp;RTC_IER_REG(base), RTC_IER_TIIE_SHIFT) = (value))</span></div><div class="line"><a name="l47575"></a><span class="lineno">47575</span>&#160;</div><div class="line"><a name="l47586"></a><span class="lineno">47586</span>&#160;<span class="preprocessor">#define RTC_RD_IER_TOIE(base) ((RTC_IER_REG(base) &amp; RTC_IER_TOIE_MASK) &gt;&gt; RTC_IER_TOIE_SHIFT)</span></div><div class="line"><a name="l47587"></a><span class="lineno">47587</span>&#160;<span class="preprocessor">#define RTC_BRD_IER_TOIE(base) (BITBAND_ACCESS32(&amp;RTC_IER_REG(base), RTC_IER_TOIE_SHIFT))</span></div><div class="line"><a name="l47588"></a><span class="lineno">47588</span>&#160;</div><div class="line"><a name="l47590"></a><span class="lineno">47590</span>&#160;<span class="preprocessor">#define RTC_WR_IER_TOIE(base, value) (RTC_RMW_IER(base, RTC_IER_TOIE_MASK, RTC_IER_TOIE(value)))</span></div><div class="line"><a name="l47591"></a><span class="lineno">47591</span>&#160;<span class="preprocessor">#define RTC_BWR_IER_TOIE(base, value) (BITBAND_ACCESS32(&amp;RTC_IER_REG(base), RTC_IER_TOIE_SHIFT) = (value))</span></div><div class="line"><a name="l47592"></a><span class="lineno">47592</span>&#160;</div><div class="line"><a name="l47603"></a><span class="lineno">47603</span>&#160;<span class="preprocessor">#define RTC_RD_IER_TAIE(base) ((RTC_IER_REG(base) &amp; RTC_IER_TAIE_MASK) &gt;&gt; RTC_IER_TAIE_SHIFT)</span></div><div class="line"><a name="l47604"></a><span class="lineno">47604</span>&#160;<span class="preprocessor">#define RTC_BRD_IER_TAIE(base) (BITBAND_ACCESS32(&amp;RTC_IER_REG(base), RTC_IER_TAIE_SHIFT))</span></div><div class="line"><a name="l47605"></a><span class="lineno">47605</span>&#160;</div><div class="line"><a name="l47607"></a><span class="lineno">47607</span>&#160;<span class="preprocessor">#define RTC_WR_IER_TAIE(base, value) (RTC_RMW_IER(base, RTC_IER_TAIE_MASK, RTC_IER_TAIE(value)))</span></div><div class="line"><a name="l47608"></a><span class="lineno">47608</span>&#160;<span class="preprocessor">#define RTC_BWR_IER_TAIE(base, value) (BITBAND_ACCESS32(&amp;RTC_IER_REG(base), RTC_IER_TAIE_SHIFT) = (value))</span></div><div class="line"><a name="l47609"></a><span class="lineno">47609</span>&#160;</div><div class="line"><a name="l47624"></a><span class="lineno">47624</span>&#160;<span class="preprocessor">#define RTC_RD_IER_TSIE(base) ((RTC_IER_REG(base) &amp; RTC_IER_TSIE_MASK) &gt;&gt; RTC_IER_TSIE_SHIFT)</span></div><div class="line"><a name="l47625"></a><span class="lineno">47625</span>&#160;<span class="preprocessor">#define RTC_BRD_IER_TSIE(base) (BITBAND_ACCESS32(&amp;RTC_IER_REG(base), RTC_IER_TSIE_SHIFT))</span></div><div class="line"><a name="l47626"></a><span class="lineno">47626</span>&#160;</div><div class="line"><a name="l47628"></a><span class="lineno">47628</span>&#160;<span class="preprocessor">#define RTC_WR_IER_TSIE(base, value) (RTC_RMW_IER(base, RTC_IER_TSIE_MASK, RTC_IER_TSIE(value)))</span></div><div class="line"><a name="l47629"></a><span class="lineno">47629</span>&#160;<span class="preprocessor">#define RTC_BWR_IER_TSIE(base, value) (BITBAND_ACCESS32(&amp;RTC_IER_REG(base), RTC_IER_TSIE_SHIFT) = (value))</span></div><div class="line"><a name="l47630"></a><span class="lineno">47630</span>&#160;</div><div class="line"><a name="l47644"></a><span class="lineno">47644</span>&#160;<span class="preprocessor">#define RTC_RD_IER_WPON(base) ((RTC_IER_REG(base) &amp; RTC_IER_WPON_MASK) &gt;&gt; RTC_IER_WPON_SHIFT)</span></div><div class="line"><a name="l47645"></a><span class="lineno">47645</span>&#160;<span class="preprocessor">#define RTC_BRD_IER_WPON(base) (BITBAND_ACCESS32(&amp;RTC_IER_REG(base), RTC_IER_WPON_SHIFT))</span></div><div class="line"><a name="l47646"></a><span class="lineno">47646</span>&#160;</div><div class="line"><a name="l47648"></a><span class="lineno">47648</span>&#160;<span class="preprocessor">#define RTC_WR_IER_WPON(base, value) (RTC_RMW_IER(base, RTC_IER_WPON_MASK, RTC_IER_WPON(value)))</span></div><div class="line"><a name="l47649"></a><span class="lineno">47649</span>&#160;<span class="preprocessor">#define RTC_BWR_IER_WPON(base, value) (BITBAND_ACCESS32(&amp;RTC_IER_REG(base), RTC_IER_WPON_SHIFT) = (value))</span></div><div class="line"><a name="l47650"></a><span class="lineno">47650</span>&#160;</div><div class="line"><a name="l47665"></a><span class="lineno">47665</span>&#160;<span class="preprocessor">#define RTC_RD_WAR(base)         (RTC_WAR_REG(base))</span></div><div class="line"><a name="l47666"></a><span class="lineno">47666</span>&#160;<span class="preprocessor">#define RTC_WR_WAR(base, value)  (RTC_WAR_REG(base) = (value))</span></div><div class="line"><a name="l47667"></a><span class="lineno">47667</span>&#160;<span class="preprocessor">#define RTC_RMW_WAR(base, mask, value) (RTC_WR_WAR(base, (RTC_RD_WAR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l47668"></a><span class="lineno">47668</span>&#160;<span class="preprocessor">#define RTC_SET_WAR(base, value) (RTC_WR_WAR(base, RTC_RD_WAR(base) |  (value)))</span></div><div class="line"><a name="l47669"></a><span class="lineno">47669</span>&#160;<span class="preprocessor">#define RTC_CLR_WAR(base, value) (RTC_WR_WAR(base, RTC_RD_WAR(base) &amp; ~(value)))</span></div><div class="line"><a name="l47670"></a><span class="lineno">47670</span>&#160;<span class="preprocessor">#define RTC_TOG_WAR(base, value) (RTC_WR_WAR(base, RTC_RD_WAR(base) ^  (value)))</span></div><div class="line"><a name="l47671"></a><span class="lineno">47671</span>&#160;</div><div class="line"><a name="l47673"></a><span class="lineno">47673</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l47674"></a><span class="lineno">47674</span>&#160;<span class="comment"> * Constants &amp; macros for individual RTC_WAR bitfields</span></div><div class="line"><a name="l47675"></a><span class="lineno">47675</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l47676"></a><span class="lineno">47676</span>&#160;</div><div class="line"><a name="l47689"></a><span class="lineno">47689</span>&#160;<span class="preprocessor">#define RTC_RD_WAR_TSRW(base) ((RTC_WAR_REG(base) &amp; RTC_WAR_TSRW_MASK) &gt;&gt; RTC_WAR_TSRW_SHIFT)</span></div><div class="line"><a name="l47690"></a><span class="lineno">47690</span>&#160;<span class="preprocessor">#define RTC_BRD_WAR_TSRW(base) (BITBAND_ACCESS32(&amp;RTC_WAR_REG(base), RTC_WAR_TSRW_SHIFT))</span></div><div class="line"><a name="l47691"></a><span class="lineno">47691</span>&#160;</div><div class="line"><a name="l47693"></a><span class="lineno">47693</span>&#160;<span class="preprocessor">#define RTC_WR_WAR_TSRW(base, value) (RTC_RMW_WAR(base, RTC_WAR_TSRW_MASK, RTC_WAR_TSRW(value)))</span></div><div class="line"><a name="l47694"></a><span class="lineno">47694</span>&#160;<span class="preprocessor">#define RTC_BWR_WAR_TSRW(base, value) (BITBAND_ACCESS32(&amp;RTC_WAR_REG(base), RTC_WAR_TSRW_SHIFT) = (value))</span></div><div class="line"><a name="l47695"></a><span class="lineno">47695</span>&#160;</div><div class="line"><a name="l47709"></a><span class="lineno">47709</span>&#160;<span class="preprocessor">#define RTC_RD_WAR_TPRW(base) ((RTC_WAR_REG(base) &amp; RTC_WAR_TPRW_MASK) &gt;&gt; RTC_WAR_TPRW_SHIFT)</span></div><div class="line"><a name="l47710"></a><span class="lineno">47710</span>&#160;<span class="preprocessor">#define RTC_BRD_WAR_TPRW(base) (BITBAND_ACCESS32(&amp;RTC_WAR_REG(base), RTC_WAR_TPRW_SHIFT))</span></div><div class="line"><a name="l47711"></a><span class="lineno">47711</span>&#160;</div><div class="line"><a name="l47713"></a><span class="lineno">47713</span>&#160;<span class="preprocessor">#define RTC_WR_WAR_TPRW(base, value) (RTC_RMW_WAR(base, RTC_WAR_TPRW_MASK, RTC_WAR_TPRW(value)))</span></div><div class="line"><a name="l47714"></a><span class="lineno">47714</span>&#160;<span class="preprocessor">#define RTC_BWR_WAR_TPRW(base, value) (BITBAND_ACCESS32(&amp;RTC_WAR_REG(base), RTC_WAR_TPRW_SHIFT) = (value))</span></div><div class="line"><a name="l47715"></a><span class="lineno">47715</span>&#160;</div><div class="line"><a name="l47729"></a><span class="lineno">47729</span>&#160;<span class="preprocessor">#define RTC_RD_WAR_TARW(base) ((RTC_WAR_REG(base) &amp; RTC_WAR_TARW_MASK) &gt;&gt; RTC_WAR_TARW_SHIFT)</span></div><div class="line"><a name="l47730"></a><span class="lineno">47730</span>&#160;<span class="preprocessor">#define RTC_BRD_WAR_TARW(base) (BITBAND_ACCESS32(&amp;RTC_WAR_REG(base), RTC_WAR_TARW_SHIFT))</span></div><div class="line"><a name="l47731"></a><span class="lineno">47731</span>&#160;</div><div class="line"><a name="l47733"></a><span class="lineno">47733</span>&#160;<span class="preprocessor">#define RTC_WR_WAR_TARW(base, value) (RTC_RMW_WAR(base, RTC_WAR_TARW_MASK, RTC_WAR_TARW(value)))</span></div><div class="line"><a name="l47734"></a><span class="lineno">47734</span>&#160;<span class="preprocessor">#define RTC_BWR_WAR_TARW(base, value) (BITBAND_ACCESS32(&amp;RTC_WAR_REG(base), RTC_WAR_TARW_SHIFT) = (value))</span></div><div class="line"><a name="l47735"></a><span class="lineno">47735</span>&#160;</div><div class="line"><a name="l47749"></a><span class="lineno">47749</span>&#160;<span class="preprocessor">#define RTC_RD_WAR_TCRW(base) ((RTC_WAR_REG(base) &amp; RTC_WAR_TCRW_MASK) &gt;&gt; RTC_WAR_TCRW_SHIFT)</span></div><div class="line"><a name="l47750"></a><span class="lineno">47750</span>&#160;<span class="preprocessor">#define RTC_BRD_WAR_TCRW(base) (BITBAND_ACCESS32(&amp;RTC_WAR_REG(base), RTC_WAR_TCRW_SHIFT))</span></div><div class="line"><a name="l47751"></a><span class="lineno">47751</span>&#160;</div><div class="line"><a name="l47753"></a><span class="lineno">47753</span>&#160;<span class="preprocessor">#define RTC_WR_WAR_TCRW(base, value) (RTC_RMW_WAR(base, RTC_WAR_TCRW_MASK, RTC_WAR_TCRW(value)))</span></div><div class="line"><a name="l47754"></a><span class="lineno">47754</span>&#160;<span class="preprocessor">#define RTC_BWR_WAR_TCRW(base, value) (BITBAND_ACCESS32(&amp;RTC_WAR_REG(base), RTC_WAR_TCRW_SHIFT) = (value))</span></div><div class="line"><a name="l47755"></a><span class="lineno">47755</span>&#160;</div><div class="line"><a name="l47769"></a><span class="lineno">47769</span>&#160;<span class="preprocessor">#define RTC_RD_WAR_CRW(base) ((RTC_WAR_REG(base) &amp; RTC_WAR_CRW_MASK) &gt;&gt; RTC_WAR_CRW_SHIFT)</span></div><div class="line"><a name="l47770"></a><span class="lineno">47770</span>&#160;<span class="preprocessor">#define RTC_BRD_WAR_CRW(base) (BITBAND_ACCESS32(&amp;RTC_WAR_REG(base), RTC_WAR_CRW_SHIFT))</span></div><div class="line"><a name="l47771"></a><span class="lineno">47771</span>&#160;</div><div class="line"><a name="l47773"></a><span class="lineno">47773</span>&#160;<span class="preprocessor">#define RTC_WR_WAR_CRW(base, value) (RTC_RMW_WAR(base, RTC_WAR_CRW_MASK, RTC_WAR_CRW(value)))</span></div><div class="line"><a name="l47774"></a><span class="lineno">47774</span>&#160;<span class="preprocessor">#define RTC_BWR_WAR_CRW(base, value) (BITBAND_ACCESS32(&amp;RTC_WAR_REG(base), RTC_WAR_CRW_SHIFT) = (value))</span></div><div class="line"><a name="l47775"></a><span class="lineno">47775</span>&#160;</div><div class="line"><a name="l47789"></a><span class="lineno">47789</span>&#160;<span class="preprocessor">#define RTC_RD_WAR_SRW(base) ((RTC_WAR_REG(base) &amp; RTC_WAR_SRW_MASK) &gt;&gt; RTC_WAR_SRW_SHIFT)</span></div><div class="line"><a name="l47790"></a><span class="lineno">47790</span>&#160;<span class="preprocessor">#define RTC_BRD_WAR_SRW(base) (BITBAND_ACCESS32(&amp;RTC_WAR_REG(base), RTC_WAR_SRW_SHIFT))</span></div><div class="line"><a name="l47791"></a><span class="lineno">47791</span>&#160;</div><div class="line"><a name="l47793"></a><span class="lineno">47793</span>&#160;<span class="preprocessor">#define RTC_WR_WAR_SRW(base, value) (RTC_RMW_WAR(base, RTC_WAR_SRW_MASK, RTC_WAR_SRW(value)))</span></div><div class="line"><a name="l47794"></a><span class="lineno">47794</span>&#160;<span class="preprocessor">#define RTC_BWR_WAR_SRW(base, value) (BITBAND_ACCESS32(&amp;RTC_WAR_REG(base), RTC_WAR_SRW_SHIFT) = (value))</span></div><div class="line"><a name="l47795"></a><span class="lineno">47795</span>&#160;</div><div class="line"><a name="l47809"></a><span class="lineno">47809</span>&#160;<span class="preprocessor">#define RTC_RD_WAR_LRW(base) ((RTC_WAR_REG(base) &amp; RTC_WAR_LRW_MASK) &gt;&gt; RTC_WAR_LRW_SHIFT)</span></div><div class="line"><a name="l47810"></a><span class="lineno">47810</span>&#160;<span class="preprocessor">#define RTC_BRD_WAR_LRW(base) (BITBAND_ACCESS32(&amp;RTC_WAR_REG(base), RTC_WAR_LRW_SHIFT))</span></div><div class="line"><a name="l47811"></a><span class="lineno">47811</span>&#160;</div><div class="line"><a name="l47813"></a><span class="lineno">47813</span>&#160;<span class="preprocessor">#define RTC_WR_WAR_LRW(base, value) (RTC_RMW_WAR(base, RTC_WAR_LRW_MASK, RTC_WAR_LRW(value)))</span></div><div class="line"><a name="l47814"></a><span class="lineno">47814</span>&#160;<span class="preprocessor">#define RTC_BWR_WAR_LRW(base, value) (BITBAND_ACCESS32(&amp;RTC_WAR_REG(base), RTC_WAR_LRW_SHIFT) = (value))</span></div><div class="line"><a name="l47815"></a><span class="lineno">47815</span>&#160;</div><div class="line"><a name="l47829"></a><span class="lineno">47829</span>&#160;<span class="preprocessor">#define RTC_RD_WAR_IERW(base) ((RTC_WAR_REG(base) &amp; RTC_WAR_IERW_MASK) &gt;&gt; RTC_WAR_IERW_SHIFT)</span></div><div class="line"><a name="l47830"></a><span class="lineno">47830</span>&#160;<span class="preprocessor">#define RTC_BRD_WAR_IERW(base) (BITBAND_ACCESS32(&amp;RTC_WAR_REG(base), RTC_WAR_IERW_SHIFT))</span></div><div class="line"><a name="l47831"></a><span class="lineno">47831</span>&#160;</div><div class="line"><a name="l47833"></a><span class="lineno">47833</span>&#160;<span class="preprocessor">#define RTC_WR_WAR_IERW(base, value) (RTC_RMW_WAR(base, RTC_WAR_IERW_MASK, RTC_WAR_IERW(value)))</span></div><div class="line"><a name="l47834"></a><span class="lineno">47834</span>&#160;<span class="preprocessor">#define RTC_BWR_WAR_IERW(base, value) (BITBAND_ACCESS32(&amp;RTC_WAR_REG(base), RTC_WAR_IERW_SHIFT) = (value))</span></div><div class="line"><a name="l47835"></a><span class="lineno">47835</span>&#160;</div><div class="line"><a name="l47850"></a><span class="lineno">47850</span>&#160;<span class="preprocessor">#define RTC_RD_RAR(base)         (RTC_RAR_REG(base))</span></div><div class="line"><a name="l47851"></a><span class="lineno">47851</span>&#160;<span class="preprocessor">#define RTC_WR_RAR(base, value)  (RTC_RAR_REG(base) = (value))</span></div><div class="line"><a name="l47852"></a><span class="lineno">47852</span>&#160;<span class="preprocessor">#define RTC_RMW_RAR(base, mask, value) (RTC_WR_RAR(base, (RTC_RD_RAR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l47853"></a><span class="lineno">47853</span>&#160;<span class="preprocessor">#define RTC_SET_RAR(base, value) (RTC_WR_RAR(base, RTC_RD_RAR(base) |  (value)))</span></div><div class="line"><a name="l47854"></a><span class="lineno">47854</span>&#160;<span class="preprocessor">#define RTC_CLR_RAR(base, value) (RTC_WR_RAR(base, RTC_RD_RAR(base) &amp; ~(value)))</span></div><div class="line"><a name="l47855"></a><span class="lineno">47855</span>&#160;<span class="preprocessor">#define RTC_TOG_RAR(base, value) (RTC_WR_RAR(base, RTC_RD_RAR(base) ^  (value)))</span></div><div class="line"><a name="l47856"></a><span class="lineno">47856</span>&#160;</div><div class="line"><a name="l47858"></a><span class="lineno">47858</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l47859"></a><span class="lineno">47859</span>&#160;<span class="comment"> * Constants &amp; macros for individual RTC_RAR bitfields</span></div><div class="line"><a name="l47860"></a><span class="lineno">47860</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l47861"></a><span class="lineno">47861</span>&#160;</div><div class="line"><a name="l47874"></a><span class="lineno">47874</span>&#160;<span class="preprocessor">#define RTC_RD_RAR_TSRR(base) ((RTC_RAR_REG(base) &amp; RTC_RAR_TSRR_MASK) &gt;&gt; RTC_RAR_TSRR_SHIFT)</span></div><div class="line"><a name="l47875"></a><span class="lineno">47875</span>&#160;<span class="preprocessor">#define RTC_BRD_RAR_TSRR(base) (BITBAND_ACCESS32(&amp;RTC_RAR_REG(base), RTC_RAR_TSRR_SHIFT))</span></div><div class="line"><a name="l47876"></a><span class="lineno">47876</span>&#160;</div><div class="line"><a name="l47878"></a><span class="lineno">47878</span>&#160;<span class="preprocessor">#define RTC_WR_RAR_TSRR(base, value) (RTC_RMW_RAR(base, RTC_RAR_TSRR_MASK, RTC_RAR_TSRR(value)))</span></div><div class="line"><a name="l47879"></a><span class="lineno">47879</span>&#160;<span class="preprocessor">#define RTC_BWR_RAR_TSRR(base, value) (BITBAND_ACCESS32(&amp;RTC_RAR_REG(base), RTC_RAR_TSRR_SHIFT) = (value))</span></div><div class="line"><a name="l47880"></a><span class="lineno">47880</span>&#160;</div><div class="line"><a name="l47894"></a><span class="lineno">47894</span>&#160;<span class="preprocessor">#define RTC_RD_RAR_TPRR(base) ((RTC_RAR_REG(base) &amp; RTC_RAR_TPRR_MASK) &gt;&gt; RTC_RAR_TPRR_SHIFT)</span></div><div class="line"><a name="l47895"></a><span class="lineno">47895</span>&#160;<span class="preprocessor">#define RTC_BRD_RAR_TPRR(base) (BITBAND_ACCESS32(&amp;RTC_RAR_REG(base), RTC_RAR_TPRR_SHIFT))</span></div><div class="line"><a name="l47896"></a><span class="lineno">47896</span>&#160;</div><div class="line"><a name="l47898"></a><span class="lineno">47898</span>&#160;<span class="preprocessor">#define RTC_WR_RAR_TPRR(base, value) (RTC_RMW_RAR(base, RTC_RAR_TPRR_MASK, RTC_RAR_TPRR(value)))</span></div><div class="line"><a name="l47899"></a><span class="lineno">47899</span>&#160;<span class="preprocessor">#define RTC_BWR_RAR_TPRR(base, value) (BITBAND_ACCESS32(&amp;RTC_RAR_REG(base), RTC_RAR_TPRR_SHIFT) = (value))</span></div><div class="line"><a name="l47900"></a><span class="lineno">47900</span>&#160;</div><div class="line"><a name="l47914"></a><span class="lineno">47914</span>&#160;<span class="preprocessor">#define RTC_RD_RAR_TARR(base) ((RTC_RAR_REG(base) &amp; RTC_RAR_TARR_MASK) &gt;&gt; RTC_RAR_TARR_SHIFT)</span></div><div class="line"><a name="l47915"></a><span class="lineno">47915</span>&#160;<span class="preprocessor">#define RTC_BRD_RAR_TARR(base) (BITBAND_ACCESS32(&amp;RTC_RAR_REG(base), RTC_RAR_TARR_SHIFT))</span></div><div class="line"><a name="l47916"></a><span class="lineno">47916</span>&#160;</div><div class="line"><a name="l47918"></a><span class="lineno">47918</span>&#160;<span class="preprocessor">#define RTC_WR_RAR_TARR(base, value) (RTC_RMW_RAR(base, RTC_RAR_TARR_MASK, RTC_RAR_TARR(value)))</span></div><div class="line"><a name="l47919"></a><span class="lineno">47919</span>&#160;<span class="preprocessor">#define RTC_BWR_RAR_TARR(base, value) (BITBAND_ACCESS32(&amp;RTC_RAR_REG(base), RTC_RAR_TARR_SHIFT) = (value))</span></div><div class="line"><a name="l47920"></a><span class="lineno">47920</span>&#160;</div><div class="line"><a name="l47934"></a><span class="lineno">47934</span>&#160;<span class="preprocessor">#define RTC_RD_RAR_TCRR(base) ((RTC_RAR_REG(base) &amp; RTC_RAR_TCRR_MASK) &gt;&gt; RTC_RAR_TCRR_SHIFT)</span></div><div class="line"><a name="l47935"></a><span class="lineno">47935</span>&#160;<span class="preprocessor">#define RTC_BRD_RAR_TCRR(base) (BITBAND_ACCESS32(&amp;RTC_RAR_REG(base), RTC_RAR_TCRR_SHIFT))</span></div><div class="line"><a name="l47936"></a><span class="lineno">47936</span>&#160;</div><div class="line"><a name="l47938"></a><span class="lineno">47938</span>&#160;<span class="preprocessor">#define RTC_WR_RAR_TCRR(base, value) (RTC_RMW_RAR(base, RTC_RAR_TCRR_MASK, RTC_RAR_TCRR(value)))</span></div><div class="line"><a name="l47939"></a><span class="lineno">47939</span>&#160;<span class="preprocessor">#define RTC_BWR_RAR_TCRR(base, value) (BITBAND_ACCESS32(&amp;RTC_RAR_REG(base), RTC_RAR_TCRR_SHIFT) = (value))</span></div><div class="line"><a name="l47940"></a><span class="lineno">47940</span>&#160;</div><div class="line"><a name="l47954"></a><span class="lineno">47954</span>&#160;<span class="preprocessor">#define RTC_RD_RAR_CRR(base) ((RTC_RAR_REG(base) &amp; RTC_RAR_CRR_MASK) &gt;&gt; RTC_RAR_CRR_SHIFT)</span></div><div class="line"><a name="l47955"></a><span class="lineno">47955</span>&#160;<span class="preprocessor">#define RTC_BRD_RAR_CRR(base) (BITBAND_ACCESS32(&amp;RTC_RAR_REG(base), RTC_RAR_CRR_SHIFT))</span></div><div class="line"><a name="l47956"></a><span class="lineno">47956</span>&#160;</div><div class="line"><a name="l47958"></a><span class="lineno">47958</span>&#160;<span class="preprocessor">#define RTC_WR_RAR_CRR(base, value) (RTC_RMW_RAR(base, RTC_RAR_CRR_MASK, RTC_RAR_CRR(value)))</span></div><div class="line"><a name="l47959"></a><span class="lineno">47959</span>&#160;<span class="preprocessor">#define RTC_BWR_RAR_CRR(base, value) (BITBAND_ACCESS32(&amp;RTC_RAR_REG(base), RTC_RAR_CRR_SHIFT) = (value))</span></div><div class="line"><a name="l47960"></a><span class="lineno">47960</span>&#160;</div><div class="line"><a name="l47974"></a><span class="lineno">47974</span>&#160;<span class="preprocessor">#define RTC_RD_RAR_SRR(base) ((RTC_RAR_REG(base) &amp; RTC_RAR_SRR_MASK) &gt;&gt; RTC_RAR_SRR_SHIFT)</span></div><div class="line"><a name="l47975"></a><span class="lineno">47975</span>&#160;<span class="preprocessor">#define RTC_BRD_RAR_SRR(base) (BITBAND_ACCESS32(&amp;RTC_RAR_REG(base), RTC_RAR_SRR_SHIFT))</span></div><div class="line"><a name="l47976"></a><span class="lineno">47976</span>&#160;</div><div class="line"><a name="l47978"></a><span class="lineno">47978</span>&#160;<span class="preprocessor">#define RTC_WR_RAR_SRR(base, value) (RTC_RMW_RAR(base, RTC_RAR_SRR_MASK, RTC_RAR_SRR(value)))</span></div><div class="line"><a name="l47979"></a><span class="lineno">47979</span>&#160;<span class="preprocessor">#define RTC_BWR_RAR_SRR(base, value) (BITBAND_ACCESS32(&amp;RTC_RAR_REG(base), RTC_RAR_SRR_SHIFT) = (value))</span></div><div class="line"><a name="l47980"></a><span class="lineno">47980</span>&#160;</div><div class="line"><a name="l47994"></a><span class="lineno">47994</span>&#160;<span class="preprocessor">#define RTC_RD_RAR_LRR(base) ((RTC_RAR_REG(base) &amp; RTC_RAR_LRR_MASK) &gt;&gt; RTC_RAR_LRR_SHIFT)</span></div><div class="line"><a name="l47995"></a><span class="lineno">47995</span>&#160;<span class="preprocessor">#define RTC_BRD_RAR_LRR(base) (BITBAND_ACCESS32(&amp;RTC_RAR_REG(base), RTC_RAR_LRR_SHIFT))</span></div><div class="line"><a name="l47996"></a><span class="lineno">47996</span>&#160;</div><div class="line"><a name="l47998"></a><span class="lineno">47998</span>&#160;<span class="preprocessor">#define RTC_WR_RAR_LRR(base, value) (RTC_RMW_RAR(base, RTC_RAR_LRR_MASK, RTC_RAR_LRR(value)))</span></div><div class="line"><a name="l47999"></a><span class="lineno">47999</span>&#160;<span class="preprocessor">#define RTC_BWR_RAR_LRR(base, value) (BITBAND_ACCESS32(&amp;RTC_RAR_REG(base), RTC_RAR_LRR_SHIFT) = (value))</span></div><div class="line"><a name="l48000"></a><span class="lineno">48000</span>&#160;</div><div class="line"><a name="l48014"></a><span class="lineno">48014</span>&#160;<span class="preprocessor">#define RTC_RD_RAR_IERR(base) ((RTC_RAR_REG(base) &amp; RTC_RAR_IERR_MASK) &gt;&gt; RTC_RAR_IERR_SHIFT)</span></div><div class="line"><a name="l48015"></a><span class="lineno">48015</span>&#160;<span class="preprocessor">#define RTC_BRD_RAR_IERR(base) (BITBAND_ACCESS32(&amp;RTC_RAR_REG(base), RTC_RAR_IERR_SHIFT))</span></div><div class="line"><a name="l48016"></a><span class="lineno">48016</span>&#160;</div><div class="line"><a name="l48018"></a><span class="lineno">48018</span>&#160;<span class="preprocessor">#define RTC_WR_RAR_IERR(base, value) (RTC_RMW_RAR(base, RTC_RAR_IERR_MASK, RTC_RAR_IERR(value)))</span></div><div class="line"><a name="l48019"></a><span class="lineno">48019</span>&#160;<span class="preprocessor">#define RTC_BWR_RAR_IERR(base, value) (BITBAND_ACCESS32(&amp;RTC_RAR_REG(base), RTC_RAR_IERR_SHIFT) = (value))</span></div><div class="line"><a name="l48020"></a><span class="lineno">48020</span>&#160;</div><div class="line"><a name="l48022"></a><span class="lineno">48022</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l48023"></a><span class="lineno">48023</span>&#160;<span class="comment"> * MK64F12 SDHC</span></div><div class="line"><a name="l48024"></a><span class="lineno">48024</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l48025"></a><span class="lineno">48025</span>&#160;<span class="comment"> * Secured Digital Host Controller</span></div><div class="line"><a name="l48026"></a><span class="lineno">48026</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l48027"></a><span class="lineno">48027</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l48028"></a><span class="lineno">48028</span>&#160;<span class="comment"> * - SDHC_DSADDR - DMA System Address register</span></div><div class="line"><a name="l48029"></a><span class="lineno">48029</span>&#160;<span class="comment"> * - SDHC_BLKATTR - Block Attributes register</span></div><div class="line"><a name="l48030"></a><span class="lineno">48030</span>&#160;<span class="comment"> * - SDHC_CMDARG - Command Argument register</span></div><div class="line"><a name="l48031"></a><span class="lineno">48031</span>&#160;<span class="comment"> * - SDHC_XFERTYP - Transfer Type register</span></div><div class="line"><a name="l48032"></a><span class="lineno">48032</span>&#160;<span class="comment"> * - SDHC_CMDRSP - Command Response 0</span></div><div class="line"><a name="l48033"></a><span class="lineno">48033</span>&#160;<span class="comment"> * - SDHC_DATPORT - Buffer Data Port register</span></div><div class="line"><a name="l48034"></a><span class="lineno">48034</span>&#160;<span class="comment"> * - SDHC_PRSSTAT - Present State register</span></div><div class="line"><a name="l48035"></a><span class="lineno">48035</span>&#160;<span class="comment"> * - SDHC_PROCTL - Protocol Control register</span></div><div class="line"><a name="l48036"></a><span class="lineno">48036</span>&#160;<span class="comment"> * - SDHC_SYSCTL - System Control register</span></div><div class="line"><a name="l48037"></a><span class="lineno">48037</span>&#160;<span class="comment"> * - SDHC_IRQSTAT - Interrupt Status register</span></div><div class="line"><a name="l48038"></a><span class="lineno">48038</span>&#160;<span class="comment"> * - SDHC_IRQSTATEN - Interrupt Status Enable register</span></div><div class="line"><a name="l48039"></a><span class="lineno">48039</span>&#160;<span class="comment"> * - SDHC_IRQSIGEN - Interrupt Signal Enable register</span></div><div class="line"><a name="l48040"></a><span class="lineno">48040</span>&#160;<span class="comment"> * - SDHC_AC12ERR - Auto CMD12 Error Status Register</span></div><div class="line"><a name="l48041"></a><span class="lineno">48041</span>&#160;<span class="comment"> * - SDHC_HTCAPBLT - Host Controller Capabilities</span></div><div class="line"><a name="l48042"></a><span class="lineno">48042</span>&#160;<span class="comment"> * - SDHC_WML - Watermark Level Register</span></div><div class="line"><a name="l48043"></a><span class="lineno">48043</span>&#160;<span class="comment"> * - SDHC_FEVT - Force Event register</span></div><div class="line"><a name="l48044"></a><span class="lineno">48044</span>&#160;<span class="comment"> * - SDHC_ADMAES - ADMA Error Status register</span></div><div class="line"><a name="l48045"></a><span class="lineno">48045</span>&#160;<span class="comment"> * - SDHC_ADSADDR - ADMA System Addressregister</span></div><div class="line"><a name="l48046"></a><span class="lineno">48046</span>&#160;<span class="comment"> * - SDHC_VENDOR - Vendor Specific register</span></div><div class="line"><a name="l48047"></a><span class="lineno">48047</span>&#160;<span class="comment"> * - SDHC_MMCBOOT - MMC Boot register</span></div><div class="line"><a name="l48048"></a><span class="lineno">48048</span>&#160;<span class="comment"> * - SDHC_HOSTVER - Host Controller Version</span></div><div class="line"><a name="l48049"></a><span class="lineno">48049</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l48050"></a><span class="lineno">48050</span>&#160;</div><div class="line"><a name="l48051"></a><span class="lineno">48051</span>&#160;<span class="preprocessor">#define SDHC_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l48052"></a><span class="lineno">48052</span>&#160;<span class="preprocessor">#define SDHC_IDX (0U) </span></div><div class="line"><a name="l48070"></a><span class="lineno">48070</span>&#160;<span class="preprocessor">#define SDHC_RD_DSADDR(base)     (SDHC_DSADDR_REG(base))</span></div><div class="line"><a name="l48071"></a><span class="lineno">48071</span>&#160;<span class="preprocessor">#define SDHC_WR_DSADDR(base, value) (SDHC_DSADDR_REG(base) = (value))</span></div><div class="line"><a name="l48072"></a><span class="lineno">48072</span>&#160;<span class="preprocessor">#define SDHC_RMW_DSADDR(base, mask, value) (SDHC_WR_DSADDR(base, (SDHC_RD_DSADDR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l48073"></a><span class="lineno">48073</span>&#160;<span class="preprocessor">#define SDHC_SET_DSADDR(base, value) (SDHC_WR_DSADDR(base, SDHC_RD_DSADDR(base) |  (value)))</span></div><div class="line"><a name="l48074"></a><span class="lineno">48074</span>&#160;<span class="preprocessor">#define SDHC_CLR_DSADDR(base, value) (SDHC_WR_DSADDR(base, SDHC_RD_DSADDR(base) &amp; ~(value)))</span></div><div class="line"><a name="l48075"></a><span class="lineno">48075</span>&#160;<span class="preprocessor">#define SDHC_TOG_DSADDR(base, value) (SDHC_WR_DSADDR(base, SDHC_RD_DSADDR(base) ^  (value)))</span></div><div class="line"><a name="l48076"></a><span class="lineno">48076</span>&#160;</div><div class="line"><a name="l48078"></a><span class="lineno">48078</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l48079"></a><span class="lineno">48079</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_DSADDR bitfields</span></div><div class="line"><a name="l48080"></a><span class="lineno">48080</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l48081"></a><span class="lineno">48081</span>&#160;</div><div class="line"><a name="l48105"></a><span class="lineno">48105</span>&#160;<span class="preprocessor">#define SDHC_RD_DSADDR_DSADDR(base) ((SDHC_DSADDR_REG(base) &amp; SDHC_DSADDR_DSADDR_MASK) &gt;&gt; SDHC_DSADDR_DSADDR_SHIFT)</span></div><div class="line"><a name="l48106"></a><span class="lineno">48106</span>&#160;<span class="preprocessor">#define SDHC_BRD_DSADDR_DSADDR(base) (SDHC_RD_DSADDR_DSADDR(base))</span></div><div class="line"><a name="l48107"></a><span class="lineno">48107</span>&#160;</div><div class="line"><a name="l48109"></a><span class="lineno">48109</span>&#160;<span class="preprocessor">#define SDHC_WR_DSADDR_DSADDR(base, value) (SDHC_RMW_DSADDR(base, SDHC_DSADDR_DSADDR_MASK, SDHC_DSADDR_DSADDR(value)))</span></div><div class="line"><a name="l48110"></a><span class="lineno">48110</span>&#160;<span class="preprocessor">#define SDHC_BWR_DSADDR_DSADDR(base, value) (SDHC_WR_DSADDR_DSADDR(base, value))</span></div><div class="line"><a name="l48111"></a><span class="lineno">48111</span>&#160;</div><div class="line"><a name="l48129"></a><span class="lineno">48129</span>&#160;<span class="preprocessor">#define SDHC_RD_BLKATTR(base)    (SDHC_BLKATTR_REG(base))</span></div><div class="line"><a name="l48130"></a><span class="lineno">48130</span>&#160;<span class="preprocessor">#define SDHC_WR_BLKATTR(base, value) (SDHC_BLKATTR_REG(base) = (value))</span></div><div class="line"><a name="l48131"></a><span class="lineno">48131</span>&#160;<span class="preprocessor">#define SDHC_RMW_BLKATTR(base, mask, value) (SDHC_WR_BLKATTR(base, (SDHC_RD_BLKATTR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l48132"></a><span class="lineno">48132</span>&#160;<span class="preprocessor">#define SDHC_SET_BLKATTR(base, value) (SDHC_WR_BLKATTR(base, SDHC_RD_BLKATTR(base) |  (value)))</span></div><div class="line"><a name="l48133"></a><span class="lineno">48133</span>&#160;<span class="preprocessor">#define SDHC_CLR_BLKATTR(base, value) (SDHC_WR_BLKATTR(base, SDHC_RD_BLKATTR(base) &amp; ~(value)))</span></div><div class="line"><a name="l48134"></a><span class="lineno">48134</span>&#160;<span class="preprocessor">#define SDHC_TOG_BLKATTR(base, value) (SDHC_WR_BLKATTR(base, SDHC_RD_BLKATTR(base) ^  (value)))</span></div><div class="line"><a name="l48135"></a><span class="lineno">48135</span>&#160;</div><div class="line"><a name="l48137"></a><span class="lineno">48137</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l48138"></a><span class="lineno">48138</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_BLKATTR bitfields</span></div><div class="line"><a name="l48139"></a><span class="lineno">48139</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l48140"></a><span class="lineno">48140</span>&#160;</div><div class="line"><a name="l48163"></a><span class="lineno">48163</span>&#160;<span class="preprocessor">#define SDHC_RD_BLKATTR_BLKSIZE(base) ((SDHC_BLKATTR_REG(base) &amp; SDHC_BLKATTR_BLKSIZE_MASK) &gt;&gt; SDHC_BLKATTR_BLKSIZE_SHIFT)</span></div><div class="line"><a name="l48164"></a><span class="lineno">48164</span>&#160;<span class="preprocessor">#define SDHC_BRD_BLKATTR_BLKSIZE(base) (SDHC_RD_BLKATTR_BLKSIZE(base))</span></div><div class="line"><a name="l48165"></a><span class="lineno">48165</span>&#160;</div><div class="line"><a name="l48167"></a><span class="lineno">48167</span>&#160;<span class="preprocessor">#define SDHC_WR_BLKATTR_BLKSIZE(base, value) (SDHC_RMW_BLKATTR(base, SDHC_BLKATTR_BLKSIZE_MASK, SDHC_BLKATTR_BLKSIZE(value)))</span></div><div class="line"><a name="l48168"></a><span class="lineno">48168</span>&#160;<span class="preprocessor">#define SDHC_BWR_BLKATTR_BLKSIZE(base, value) (SDHC_WR_BLKATTR_BLKSIZE(base, value))</span></div><div class="line"><a name="l48169"></a><span class="lineno">48169</span>&#160;</div><div class="line"><a name="l48203"></a><span class="lineno">48203</span>&#160;<span class="preprocessor">#define SDHC_RD_BLKATTR_BLKCNT(base) ((SDHC_BLKATTR_REG(base) &amp; SDHC_BLKATTR_BLKCNT_MASK) &gt;&gt; SDHC_BLKATTR_BLKCNT_SHIFT)</span></div><div class="line"><a name="l48204"></a><span class="lineno">48204</span>&#160;<span class="preprocessor">#define SDHC_BRD_BLKATTR_BLKCNT(base) (SDHC_RD_BLKATTR_BLKCNT(base))</span></div><div class="line"><a name="l48205"></a><span class="lineno">48205</span>&#160;</div><div class="line"><a name="l48207"></a><span class="lineno">48207</span>&#160;<span class="preprocessor">#define SDHC_WR_BLKATTR_BLKCNT(base, value) (SDHC_RMW_BLKATTR(base, SDHC_BLKATTR_BLKCNT_MASK, SDHC_BLKATTR_BLKCNT(value)))</span></div><div class="line"><a name="l48208"></a><span class="lineno">48208</span>&#160;<span class="preprocessor">#define SDHC_BWR_BLKATTR_BLKCNT(base, value) (SDHC_WR_BLKATTR_BLKCNT(base, value))</span></div><div class="line"><a name="l48209"></a><span class="lineno">48209</span>&#160;</div><div class="line"><a name="l48226"></a><span class="lineno">48226</span>&#160;<span class="preprocessor">#define SDHC_RD_CMDARG(base)     (SDHC_CMDARG_REG(base))</span></div><div class="line"><a name="l48227"></a><span class="lineno">48227</span>&#160;<span class="preprocessor">#define SDHC_WR_CMDARG(base, value) (SDHC_CMDARG_REG(base) = (value))</span></div><div class="line"><a name="l48228"></a><span class="lineno">48228</span>&#160;<span class="preprocessor">#define SDHC_RMW_CMDARG(base, mask, value) (SDHC_WR_CMDARG(base, (SDHC_RD_CMDARG(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l48229"></a><span class="lineno">48229</span>&#160;<span class="preprocessor">#define SDHC_SET_CMDARG(base, value) (SDHC_WR_CMDARG(base, SDHC_RD_CMDARG(base) |  (value)))</span></div><div class="line"><a name="l48230"></a><span class="lineno">48230</span>&#160;<span class="preprocessor">#define SDHC_CLR_CMDARG(base, value) (SDHC_WR_CMDARG(base, SDHC_RD_CMDARG(base) &amp; ~(value)))</span></div><div class="line"><a name="l48231"></a><span class="lineno">48231</span>&#160;<span class="preprocessor">#define SDHC_TOG_CMDARG(base, value) (SDHC_WR_CMDARG(base, SDHC_RD_CMDARG(base) ^  (value)))</span></div><div class="line"><a name="l48232"></a><span class="lineno">48232</span>&#160;</div><div class="line"><a name="l48287"></a><span class="lineno">48287</span>&#160;<span class="preprocessor">#define SDHC_RD_XFERTYP(base)    (SDHC_XFERTYP_REG(base))</span></div><div class="line"><a name="l48288"></a><span class="lineno">48288</span>&#160;<span class="preprocessor">#define SDHC_WR_XFERTYP(base, value) (SDHC_XFERTYP_REG(base) = (value))</span></div><div class="line"><a name="l48289"></a><span class="lineno">48289</span>&#160;<span class="preprocessor">#define SDHC_RMW_XFERTYP(base, mask, value) (SDHC_WR_XFERTYP(base, (SDHC_RD_XFERTYP(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l48290"></a><span class="lineno">48290</span>&#160;<span class="preprocessor">#define SDHC_SET_XFERTYP(base, value) (SDHC_WR_XFERTYP(base, SDHC_RD_XFERTYP(base) |  (value)))</span></div><div class="line"><a name="l48291"></a><span class="lineno">48291</span>&#160;<span class="preprocessor">#define SDHC_CLR_XFERTYP(base, value) (SDHC_WR_XFERTYP(base, SDHC_RD_XFERTYP(base) &amp; ~(value)))</span></div><div class="line"><a name="l48292"></a><span class="lineno">48292</span>&#160;<span class="preprocessor">#define SDHC_TOG_XFERTYP(base, value) (SDHC_WR_XFERTYP(base, SDHC_RD_XFERTYP(base) ^  (value)))</span></div><div class="line"><a name="l48293"></a><span class="lineno">48293</span>&#160;</div><div class="line"><a name="l48295"></a><span class="lineno">48295</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l48296"></a><span class="lineno">48296</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_XFERTYP bitfields</span></div><div class="line"><a name="l48297"></a><span class="lineno">48297</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l48298"></a><span class="lineno">48298</span>&#160;</div><div class="line"><a name="l48312"></a><span class="lineno">48312</span>&#160;<span class="preprocessor">#define SDHC_RD_XFERTYP_DMAEN(base) ((SDHC_XFERTYP_REG(base) &amp; SDHC_XFERTYP_DMAEN_MASK) &gt;&gt; SDHC_XFERTYP_DMAEN_SHIFT)</span></div><div class="line"><a name="l48313"></a><span class="lineno">48313</span>&#160;<span class="preprocessor">#define SDHC_BRD_XFERTYP_DMAEN(base) (BITBAND_ACCESS32(&amp;SDHC_XFERTYP_REG(base), SDHC_XFERTYP_DMAEN_SHIFT))</span></div><div class="line"><a name="l48314"></a><span class="lineno">48314</span>&#160;</div><div class="line"><a name="l48316"></a><span class="lineno">48316</span>&#160;<span class="preprocessor">#define SDHC_WR_XFERTYP_DMAEN(base, value) (SDHC_RMW_XFERTYP(base, SDHC_XFERTYP_DMAEN_MASK, SDHC_XFERTYP_DMAEN(value)))</span></div><div class="line"><a name="l48317"></a><span class="lineno">48317</span>&#160;<span class="preprocessor">#define SDHC_BWR_XFERTYP_DMAEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_XFERTYP_REG(base), SDHC_XFERTYP_DMAEN_SHIFT) = (value))</span></div><div class="line"><a name="l48318"></a><span class="lineno">48318</span>&#160;</div><div class="line"><a name="l48333"></a><span class="lineno">48333</span>&#160;<span class="preprocessor">#define SDHC_RD_XFERTYP_BCEN(base) ((SDHC_XFERTYP_REG(base) &amp; SDHC_XFERTYP_BCEN_MASK) &gt;&gt; SDHC_XFERTYP_BCEN_SHIFT)</span></div><div class="line"><a name="l48334"></a><span class="lineno">48334</span>&#160;<span class="preprocessor">#define SDHC_BRD_XFERTYP_BCEN(base) (BITBAND_ACCESS32(&amp;SDHC_XFERTYP_REG(base), SDHC_XFERTYP_BCEN_SHIFT))</span></div><div class="line"><a name="l48335"></a><span class="lineno">48335</span>&#160;</div><div class="line"><a name="l48337"></a><span class="lineno">48337</span>&#160;<span class="preprocessor">#define SDHC_WR_XFERTYP_BCEN(base, value) (SDHC_RMW_XFERTYP(base, SDHC_XFERTYP_BCEN_MASK, SDHC_XFERTYP_BCEN(value)))</span></div><div class="line"><a name="l48338"></a><span class="lineno">48338</span>&#160;<span class="preprocessor">#define SDHC_BWR_XFERTYP_BCEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_XFERTYP_REG(base), SDHC_XFERTYP_BCEN_SHIFT) = (value))</span></div><div class="line"><a name="l48339"></a><span class="lineno">48339</span>&#160;</div><div class="line"><a name="l48358"></a><span class="lineno">48358</span>&#160;<span class="preprocessor">#define SDHC_RD_XFERTYP_AC12EN(base) ((SDHC_XFERTYP_REG(base) &amp; SDHC_XFERTYP_AC12EN_MASK) &gt;&gt; SDHC_XFERTYP_AC12EN_SHIFT)</span></div><div class="line"><a name="l48359"></a><span class="lineno">48359</span>&#160;<span class="preprocessor">#define SDHC_BRD_XFERTYP_AC12EN(base) (BITBAND_ACCESS32(&amp;SDHC_XFERTYP_REG(base), SDHC_XFERTYP_AC12EN_SHIFT))</span></div><div class="line"><a name="l48360"></a><span class="lineno">48360</span>&#160;</div><div class="line"><a name="l48362"></a><span class="lineno">48362</span>&#160;<span class="preprocessor">#define SDHC_WR_XFERTYP_AC12EN(base, value) (SDHC_RMW_XFERTYP(base, SDHC_XFERTYP_AC12EN_MASK, SDHC_XFERTYP_AC12EN(value)))</span></div><div class="line"><a name="l48363"></a><span class="lineno">48363</span>&#160;<span class="preprocessor">#define SDHC_BWR_XFERTYP_AC12EN(base, value) (BITBAND_ACCESS32(&amp;SDHC_XFERTYP_REG(base), SDHC_XFERTYP_AC12EN_SHIFT) = (value))</span></div><div class="line"><a name="l48364"></a><span class="lineno">48364</span>&#160;</div><div class="line"><a name="l48379"></a><span class="lineno">48379</span>&#160;<span class="preprocessor">#define SDHC_RD_XFERTYP_DTDSEL(base) ((SDHC_XFERTYP_REG(base) &amp; SDHC_XFERTYP_DTDSEL_MASK) &gt;&gt; SDHC_XFERTYP_DTDSEL_SHIFT)</span></div><div class="line"><a name="l48380"></a><span class="lineno">48380</span>&#160;<span class="preprocessor">#define SDHC_BRD_XFERTYP_DTDSEL(base) (BITBAND_ACCESS32(&amp;SDHC_XFERTYP_REG(base), SDHC_XFERTYP_DTDSEL_SHIFT))</span></div><div class="line"><a name="l48381"></a><span class="lineno">48381</span>&#160;</div><div class="line"><a name="l48383"></a><span class="lineno">48383</span>&#160;<span class="preprocessor">#define SDHC_WR_XFERTYP_DTDSEL(base, value) (SDHC_RMW_XFERTYP(base, SDHC_XFERTYP_DTDSEL_MASK, SDHC_XFERTYP_DTDSEL(value)))</span></div><div class="line"><a name="l48384"></a><span class="lineno">48384</span>&#160;<span class="preprocessor">#define SDHC_BWR_XFERTYP_DTDSEL(base, value) (BITBAND_ACCESS32(&amp;SDHC_XFERTYP_REG(base), SDHC_XFERTYP_DTDSEL_SHIFT) = (value))</span></div><div class="line"><a name="l48385"></a><span class="lineno">48385</span>&#160;</div><div class="line"><a name="l48400"></a><span class="lineno">48400</span>&#160;<span class="preprocessor">#define SDHC_RD_XFERTYP_MSBSEL(base) ((SDHC_XFERTYP_REG(base) &amp; SDHC_XFERTYP_MSBSEL_MASK) &gt;&gt; SDHC_XFERTYP_MSBSEL_SHIFT)</span></div><div class="line"><a name="l48401"></a><span class="lineno">48401</span>&#160;<span class="preprocessor">#define SDHC_BRD_XFERTYP_MSBSEL(base) (BITBAND_ACCESS32(&amp;SDHC_XFERTYP_REG(base), SDHC_XFERTYP_MSBSEL_SHIFT))</span></div><div class="line"><a name="l48402"></a><span class="lineno">48402</span>&#160;</div><div class="line"><a name="l48404"></a><span class="lineno">48404</span>&#160;<span class="preprocessor">#define SDHC_WR_XFERTYP_MSBSEL(base, value) (SDHC_RMW_XFERTYP(base, SDHC_XFERTYP_MSBSEL_MASK, SDHC_XFERTYP_MSBSEL(value)))</span></div><div class="line"><a name="l48405"></a><span class="lineno">48405</span>&#160;<span class="preprocessor">#define SDHC_BWR_XFERTYP_MSBSEL(base, value) (BITBAND_ACCESS32(&amp;SDHC_XFERTYP_REG(base), SDHC_XFERTYP_MSBSEL_SHIFT) = (value))</span></div><div class="line"><a name="l48406"></a><span class="lineno">48406</span>&#160;</div><div class="line"><a name="l48419"></a><span class="lineno">48419</span>&#160;<span class="preprocessor">#define SDHC_RD_XFERTYP_RSPTYP(base) ((SDHC_XFERTYP_REG(base) &amp; SDHC_XFERTYP_RSPTYP_MASK) &gt;&gt; SDHC_XFERTYP_RSPTYP_SHIFT)</span></div><div class="line"><a name="l48420"></a><span class="lineno">48420</span>&#160;<span class="preprocessor">#define SDHC_BRD_XFERTYP_RSPTYP(base) (SDHC_RD_XFERTYP_RSPTYP(base))</span></div><div class="line"><a name="l48421"></a><span class="lineno">48421</span>&#160;</div><div class="line"><a name="l48423"></a><span class="lineno">48423</span>&#160;<span class="preprocessor">#define SDHC_WR_XFERTYP_RSPTYP(base, value) (SDHC_RMW_XFERTYP(base, SDHC_XFERTYP_RSPTYP_MASK, SDHC_XFERTYP_RSPTYP(value)))</span></div><div class="line"><a name="l48424"></a><span class="lineno">48424</span>&#160;<span class="preprocessor">#define SDHC_BWR_XFERTYP_RSPTYP(base, value) (SDHC_WR_XFERTYP_RSPTYP(base, value))</span></div><div class="line"><a name="l48425"></a><span class="lineno">48425</span>&#160;</div><div class="line"><a name="l48441"></a><span class="lineno">48441</span>&#160;<span class="preprocessor">#define SDHC_RD_XFERTYP_CCCEN(base) ((SDHC_XFERTYP_REG(base) &amp; SDHC_XFERTYP_CCCEN_MASK) &gt;&gt; SDHC_XFERTYP_CCCEN_SHIFT)</span></div><div class="line"><a name="l48442"></a><span class="lineno">48442</span>&#160;<span class="preprocessor">#define SDHC_BRD_XFERTYP_CCCEN(base) (BITBAND_ACCESS32(&amp;SDHC_XFERTYP_REG(base), SDHC_XFERTYP_CCCEN_SHIFT))</span></div><div class="line"><a name="l48443"></a><span class="lineno">48443</span>&#160;</div><div class="line"><a name="l48445"></a><span class="lineno">48445</span>&#160;<span class="preprocessor">#define SDHC_WR_XFERTYP_CCCEN(base, value) (SDHC_RMW_XFERTYP(base, SDHC_XFERTYP_CCCEN_MASK, SDHC_XFERTYP_CCCEN(value)))</span></div><div class="line"><a name="l48446"></a><span class="lineno">48446</span>&#160;<span class="preprocessor">#define SDHC_BWR_XFERTYP_CCCEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_XFERTYP_REG(base), SDHC_XFERTYP_CCCEN_SHIFT) = (value))</span></div><div class="line"><a name="l48447"></a><span class="lineno">48447</span>&#160;</div><div class="line"><a name="l48463"></a><span class="lineno">48463</span>&#160;<span class="preprocessor">#define SDHC_RD_XFERTYP_CICEN(base) ((SDHC_XFERTYP_REG(base) &amp; SDHC_XFERTYP_CICEN_MASK) &gt;&gt; SDHC_XFERTYP_CICEN_SHIFT)</span></div><div class="line"><a name="l48464"></a><span class="lineno">48464</span>&#160;<span class="preprocessor">#define SDHC_BRD_XFERTYP_CICEN(base) (BITBAND_ACCESS32(&amp;SDHC_XFERTYP_REG(base), SDHC_XFERTYP_CICEN_SHIFT))</span></div><div class="line"><a name="l48465"></a><span class="lineno">48465</span>&#160;</div><div class="line"><a name="l48467"></a><span class="lineno">48467</span>&#160;<span class="preprocessor">#define SDHC_WR_XFERTYP_CICEN(base, value) (SDHC_RMW_XFERTYP(base, SDHC_XFERTYP_CICEN_MASK, SDHC_XFERTYP_CICEN(value)))</span></div><div class="line"><a name="l48468"></a><span class="lineno">48468</span>&#160;<span class="preprocessor">#define SDHC_BWR_XFERTYP_CICEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_XFERTYP_REG(base), SDHC_XFERTYP_CICEN_SHIFT) = (value))</span></div><div class="line"><a name="l48469"></a><span class="lineno">48469</span>&#160;</div><div class="line"><a name="l48490"></a><span class="lineno">48490</span>&#160;<span class="preprocessor">#define SDHC_RD_XFERTYP_DPSEL(base) ((SDHC_XFERTYP_REG(base) &amp; SDHC_XFERTYP_DPSEL_MASK) &gt;&gt; SDHC_XFERTYP_DPSEL_SHIFT)</span></div><div class="line"><a name="l48491"></a><span class="lineno">48491</span>&#160;<span class="preprocessor">#define SDHC_BRD_XFERTYP_DPSEL(base) (BITBAND_ACCESS32(&amp;SDHC_XFERTYP_REG(base), SDHC_XFERTYP_DPSEL_SHIFT))</span></div><div class="line"><a name="l48492"></a><span class="lineno">48492</span>&#160;</div><div class="line"><a name="l48494"></a><span class="lineno">48494</span>&#160;<span class="preprocessor">#define SDHC_WR_XFERTYP_DPSEL(base, value) (SDHC_RMW_XFERTYP(base, SDHC_XFERTYP_DPSEL_MASK, SDHC_XFERTYP_DPSEL(value)))</span></div><div class="line"><a name="l48495"></a><span class="lineno">48495</span>&#160;<span class="preprocessor">#define SDHC_BWR_XFERTYP_DPSEL(base, value) (BITBAND_ACCESS32(&amp;SDHC_XFERTYP_REG(base), SDHC_XFERTYP_DPSEL_SHIFT) = (value))</span></div><div class="line"><a name="l48496"></a><span class="lineno">48496</span>&#160;</div><div class="line"><a name="l48530"></a><span class="lineno">48530</span>&#160;<span class="preprocessor">#define SDHC_RD_XFERTYP_CMDTYP(base) ((SDHC_XFERTYP_REG(base) &amp; SDHC_XFERTYP_CMDTYP_MASK) &gt;&gt; SDHC_XFERTYP_CMDTYP_SHIFT)</span></div><div class="line"><a name="l48531"></a><span class="lineno">48531</span>&#160;<span class="preprocessor">#define SDHC_BRD_XFERTYP_CMDTYP(base) (SDHC_RD_XFERTYP_CMDTYP(base))</span></div><div class="line"><a name="l48532"></a><span class="lineno">48532</span>&#160;</div><div class="line"><a name="l48534"></a><span class="lineno">48534</span>&#160;<span class="preprocessor">#define SDHC_WR_XFERTYP_CMDTYP(base, value) (SDHC_RMW_XFERTYP(base, SDHC_XFERTYP_CMDTYP_MASK, SDHC_XFERTYP_CMDTYP(value)))</span></div><div class="line"><a name="l48535"></a><span class="lineno">48535</span>&#160;<span class="preprocessor">#define SDHC_BWR_XFERTYP_CMDTYP(base, value) (SDHC_WR_XFERTYP_CMDTYP(base, value))</span></div><div class="line"><a name="l48536"></a><span class="lineno">48536</span>&#160;</div><div class="line"><a name="l48547"></a><span class="lineno">48547</span>&#160;<span class="preprocessor">#define SDHC_RD_XFERTYP_CMDINX(base) ((SDHC_XFERTYP_REG(base) &amp; SDHC_XFERTYP_CMDINX_MASK) &gt;&gt; SDHC_XFERTYP_CMDINX_SHIFT)</span></div><div class="line"><a name="l48548"></a><span class="lineno">48548</span>&#160;<span class="preprocessor">#define SDHC_BRD_XFERTYP_CMDINX(base) (SDHC_RD_XFERTYP_CMDINX(base))</span></div><div class="line"><a name="l48549"></a><span class="lineno">48549</span>&#160;</div><div class="line"><a name="l48551"></a><span class="lineno">48551</span>&#160;<span class="preprocessor">#define SDHC_WR_XFERTYP_CMDINX(base, value) (SDHC_RMW_XFERTYP(base, SDHC_XFERTYP_CMDINX_MASK, SDHC_XFERTYP_CMDINX(value)))</span></div><div class="line"><a name="l48552"></a><span class="lineno">48552</span>&#160;<span class="preprocessor">#define SDHC_BWR_XFERTYP_CMDINX(base, value) (SDHC_WR_XFERTYP_CMDINX(base, value))</span></div><div class="line"><a name="l48553"></a><span class="lineno">48553</span>&#160;</div><div class="line"><a name="l48570"></a><span class="lineno">48570</span>&#160;<span class="preprocessor">#define SDHC_RD_CMDRSP(base, index) (SDHC_CMDRSP_REG(base, index))</span></div><div class="line"><a name="l48571"></a><span class="lineno">48571</span>&#160;</div><div class="line"><a name="l48589"></a><span class="lineno">48589</span>&#160;<span class="preprocessor">#define SDHC_RD_DATPORT(base)    (SDHC_DATPORT_REG(base))</span></div><div class="line"><a name="l48590"></a><span class="lineno">48590</span>&#160;<span class="preprocessor">#define SDHC_WR_DATPORT(base, value) (SDHC_DATPORT_REG(base) = (value))</span></div><div class="line"><a name="l48591"></a><span class="lineno">48591</span>&#160;<span class="preprocessor">#define SDHC_RMW_DATPORT(base, mask, value) (SDHC_WR_DATPORT(base, (SDHC_RD_DATPORT(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l48592"></a><span class="lineno">48592</span>&#160;<span class="preprocessor">#define SDHC_SET_DATPORT(base, value) (SDHC_WR_DATPORT(base, SDHC_RD_DATPORT(base) |  (value)))</span></div><div class="line"><a name="l48593"></a><span class="lineno">48593</span>&#160;<span class="preprocessor">#define SDHC_CLR_DATPORT(base, value) (SDHC_WR_DATPORT(base, SDHC_RD_DATPORT(base) &amp; ~(value)))</span></div><div class="line"><a name="l48594"></a><span class="lineno">48594</span>&#160;<span class="preprocessor">#define SDHC_TOG_DATPORT(base, value) (SDHC_WR_DATPORT(base, SDHC_RD_DATPORT(base) ^  (value)))</span></div><div class="line"><a name="l48595"></a><span class="lineno">48595</span>&#160;</div><div class="line"><a name="l48617"></a><span class="lineno">48617</span>&#160;<span class="preprocessor">#define SDHC_RD_PRSSTAT(base)    (SDHC_PRSSTAT_REG(base))</span></div><div class="line"><a name="l48618"></a><span class="lineno">48618</span>&#160;</div><div class="line"><a name="l48620"></a><span class="lineno">48620</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l48621"></a><span class="lineno">48621</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_PRSSTAT bitfields</span></div><div class="line"><a name="l48622"></a><span class="lineno">48622</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l48623"></a><span class="lineno">48623</span>&#160;</div><div class="line"><a name="l48644"></a><span class="lineno">48644</span>&#160;<span class="preprocessor">#define SDHC_RD_PRSSTAT_CIHB(base) ((SDHC_PRSSTAT_REG(base) &amp; SDHC_PRSSTAT_CIHB_MASK) &gt;&gt; SDHC_PRSSTAT_CIHB_SHIFT)</span></div><div class="line"><a name="l48645"></a><span class="lineno">48645</span>&#160;<span class="preprocessor">#define SDHC_BRD_PRSSTAT_CIHB(base) (BITBAND_ACCESS32(&amp;SDHC_PRSSTAT_REG(base), SDHC_PRSSTAT_CIHB_SHIFT))</span></div><div class="line"><a name="l48646"></a><span class="lineno">48646</span>&#160;</div><div class="line"><a name="l48665"></a><span class="lineno">48665</span>&#160;<span class="preprocessor">#define SDHC_RD_PRSSTAT_CDIHB(base) ((SDHC_PRSSTAT_REG(base) &amp; SDHC_PRSSTAT_CDIHB_MASK) &gt;&gt; SDHC_PRSSTAT_CDIHB_SHIFT)</span></div><div class="line"><a name="l48666"></a><span class="lineno">48666</span>&#160;<span class="preprocessor">#define SDHC_BRD_PRSSTAT_CDIHB(base) (BITBAND_ACCESS32(&amp;SDHC_PRSSTAT_REG(base), SDHC_PRSSTAT_CDIHB_SHIFT))</span></div><div class="line"><a name="l48667"></a><span class="lineno">48667</span>&#160;</div><div class="line"><a name="l48706"></a><span class="lineno">48706</span>&#160;<span class="preprocessor">#define SDHC_RD_PRSSTAT_DLA(base) ((SDHC_PRSSTAT_REG(base) &amp; SDHC_PRSSTAT_DLA_MASK) &gt;&gt; SDHC_PRSSTAT_DLA_SHIFT)</span></div><div class="line"><a name="l48707"></a><span class="lineno">48707</span>&#160;<span class="preprocessor">#define SDHC_BRD_PRSSTAT_DLA(base) (BITBAND_ACCESS32(&amp;SDHC_PRSSTAT_REG(base), SDHC_PRSSTAT_DLA_SHIFT))</span></div><div class="line"><a name="l48708"></a><span class="lineno">48708</span>&#160;</div><div class="line"><a name="l48724"></a><span class="lineno">48724</span>&#160;<span class="preprocessor">#define SDHC_RD_PRSSTAT_SDSTB(base) ((SDHC_PRSSTAT_REG(base) &amp; SDHC_PRSSTAT_SDSTB_MASK) &gt;&gt; SDHC_PRSSTAT_SDSTB_SHIFT)</span></div><div class="line"><a name="l48725"></a><span class="lineno">48725</span>&#160;<span class="preprocessor">#define SDHC_BRD_PRSSTAT_SDSTB(base) (BITBAND_ACCESS32(&amp;SDHC_PRSSTAT_REG(base), SDHC_PRSSTAT_SDSTB_SHIFT))</span></div><div class="line"><a name="l48726"></a><span class="lineno">48726</span>&#160;</div><div class="line"><a name="l48740"></a><span class="lineno">48740</span>&#160;<span class="preprocessor">#define SDHC_RD_PRSSTAT_IPGOFF(base) ((SDHC_PRSSTAT_REG(base) &amp; SDHC_PRSSTAT_IPGOFF_MASK) &gt;&gt; SDHC_PRSSTAT_IPGOFF_SHIFT)</span></div><div class="line"><a name="l48741"></a><span class="lineno">48741</span>&#160;<span class="preprocessor">#define SDHC_BRD_PRSSTAT_IPGOFF(base) (BITBAND_ACCESS32(&amp;SDHC_PRSSTAT_REG(base), SDHC_PRSSTAT_IPGOFF_SHIFT))</span></div><div class="line"><a name="l48742"></a><span class="lineno">48742</span>&#160;</div><div class="line"><a name="l48756"></a><span class="lineno">48756</span>&#160;<span class="preprocessor">#define SDHC_RD_PRSSTAT_HCKOFF(base) ((SDHC_PRSSTAT_REG(base) &amp; SDHC_PRSSTAT_HCKOFF_MASK) &gt;&gt; SDHC_PRSSTAT_HCKOFF_SHIFT)</span></div><div class="line"><a name="l48757"></a><span class="lineno">48757</span>&#160;<span class="preprocessor">#define SDHC_BRD_PRSSTAT_HCKOFF(base) (BITBAND_ACCESS32(&amp;SDHC_PRSSTAT_REG(base), SDHC_PRSSTAT_HCKOFF_SHIFT))</span></div><div class="line"><a name="l48758"></a><span class="lineno">48758</span>&#160;</div><div class="line"><a name="l48775"></a><span class="lineno">48775</span>&#160;<span class="preprocessor">#define SDHC_RD_PRSSTAT_PEROFF(base) ((SDHC_PRSSTAT_REG(base) &amp; SDHC_PRSSTAT_PEROFF_MASK) &gt;&gt; SDHC_PRSSTAT_PEROFF_SHIFT)</span></div><div class="line"><a name="l48776"></a><span class="lineno">48776</span>&#160;<span class="preprocessor">#define SDHC_BRD_PRSSTAT_PEROFF(base) (BITBAND_ACCESS32(&amp;SDHC_PRSSTAT_REG(base), SDHC_PRSSTAT_PEROFF_SHIFT))</span></div><div class="line"><a name="l48777"></a><span class="lineno">48777</span>&#160;</div><div class="line"><a name="l48793"></a><span class="lineno">48793</span>&#160;<span class="preprocessor">#define SDHC_RD_PRSSTAT_SDOFF(base) ((SDHC_PRSSTAT_REG(base) &amp; SDHC_PRSSTAT_SDOFF_MASK) &gt;&gt; SDHC_PRSSTAT_SDOFF_SHIFT)</span></div><div class="line"><a name="l48794"></a><span class="lineno">48794</span>&#160;<span class="preprocessor">#define SDHC_BRD_PRSSTAT_SDOFF(base) (BITBAND_ACCESS32(&amp;SDHC_PRSSTAT_REG(base), SDHC_PRSSTAT_SDOFF_SHIFT))</span></div><div class="line"><a name="l48795"></a><span class="lineno">48795</span>&#160;</div><div class="line"><a name="l48818"></a><span class="lineno">48818</span>&#160;<span class="preprocessor">#define SDHC_RD_PRSSTAT_WTA(base) ((SDHC_PRSSTAT_REG(base) &amp; SDHC_PRSSTAT_WTA_MASK) &gt;&gt; SDHC_PRSSTAT_WTA_SHIFT)</span></div><div class="line"><a name="l48819"></a><span class="lineno">48819</span>&#160;<span class="preprocessor">#define SDHC_BRD_PRSSTAT_WTA(base) (BITBAND_ACCESS32(&amp;SDHC_PRSSTAT_REG(base), SDHC_PRSSTAT_WTA_SHIFT))</span></div><div class="line"><a name="l48820"></a><span class="lineno">48820</span>&#160;</div><div class="line"><a name="l48841"></a><span class="lineno">48841</span>&#160;<span class="preprocessor">#define SDHC_RD_PRSSTAT_RTA(base) ((SDHC_PRSSTAT_REG(base) &amp; SDHC_PRSSTAT_RTA_MASK) &gt;&gt; SDHC_PRSSTAT_RTA_SHIFT)</span></div><div class="line"><a name="l48842"></a><span class="lineno">48842</span>&#160;<span class="preprocessor">#define SDHC_BRD_PRSSTAT_RTA(base) (BITBAND_ACCESS32(&amp;SDHC_PRSSTAT_REG(base), SDHC_PRSSTAT_RTA_SHIFT))</span></div><div class="line"><a name="l48843"></a><span class="lineno">48843</span>&#160;</div><div class="line"><a name="l48862"></a><span class="lineno">48862</span>&#160;<span class="preprocessor">#define SDHC_RD_PRSSTAT_BWEN(base) ((SDHC_PRSSTAT_REG(base) &amp; SDHC_PRSSTAT_BWEN_MASK) &gt;&gt; SDHC_PRSSTAT_BWEN_SHIFT)</span></div><div class="line"><a name="l48863"></a><span class="lineno">48863</span>&#160;<span class="preprocessor">#define SDHC_BRD_PRSSTAT_BWEN(base) (BITBAND_ACCESS32(&amp;SDHC_PRSSTAT_REG(base), SDHC_PRSSTAT_BWEN_SHIFT))</span></div><div class="line"><a name="l48864"></a><span class="lineno">48864</span>&#160;</div><div class="line"><a name="l48883"></a><span class="lineno">48883</span>&#160;<span class="preprocessor">#define SDHC_RD_PRSSTAT_BREN(base) ((SDHC_PRSSTAT_REG(base) &amp; SDHC_PRSSTAT_BREN_MASK) &gt;&gt; SDHC_PRSSTAT_BREN_SHIFT)</span></div><div class="line"><a name="l48884"></a><span class="lineno">48884</span>&#160;<span class="preprocessor">#define SDHC_BRD_PRSSTAT_BREN(base) (BITBAND_ACCESS32(&amp;SDHC_PRSSTAT_REG(base), SDHC_PRSSTAT_BREN_SHIFT))</span></div><div class="line"><a name="l48885"></a><span class="lineno">48885</span>&#160;</div><div class="line"><a name="l48904"></a><span class="lineno">48904</span>&#160;<span class="preprocessor">#define SDHC_RD_PRSSTAT_CINS(base) ((SDHC_PRSSTAT_REG(base) &amp; SDHC_PRSSTAT_CINS_MASK) &gt;&gt; SDHC_PRSSTAT_CINS_SHIFT)</span></div><div class="line"><a name="l48905"></a><span class="lineno">48905</span>&#160;<span class="preprocessor">#define SDHC_BRD_PRSSTAT_CINS(base) (BITBAND_ACCESS32(&amp;SDHC_PRSSTAT_REG(base), SDHC_PRSSTAT_CINS_SHIFT))</span></div><div class="line"><a name="l48906"></a><span class="lineno">48906</span>&#160;</div><div class="line"><a name="l48918"></a><span class="lineno">48918</span>&#160;<span class="preprocessor">#define SDHC_RD_PRSSTAT_CLSL(base) ((SDHC_PRSSTAT_REG(base) &amp; SDHC_PRSSTAT_CLSL_MASK) &gt;&gt; SDHC_PRSSTAT_CLSL_SHIFT)</span></div><div class="line"><a name="l48919"></a><span class="lineno">48919</span>&#160;<span class="preprocessor">#define SDHC_BRD_PRSSTAT_CLSL(base) (BITBAND_ACCESS32(&amp;SDHC_PRSSTAT_REG(base), SDHC_PRSSTAT_CLSL_SHIFT))</span></div><div class="line"><a name="l48920"></a><span class="lineno">48920</span>&#160;</div><div class="line"><a name="l48933"></a><span class="lineno">48933</span>&#160;<span class="preprocessor">#define SDHC_RD_PRSSTAT_DLSL(base) ((SDHC_PRSSTAT_REG(base) &amp; SDHC_PRSSTAT_DLSL_MASK) &gt;&gt; SDHC_PRSSTAT_DLSL_SHIFT)</span></div><div class="line"><a name="l48934"></a><span class="lineno">48934</span>&#160;<span class="preprocessor">#define SDHC_BRD_PRSSTAT_DLSL(base) (SDHC_RD_PRSSTAT_DLSL(base))</span></div><div class="line"><a name="l48935"></a><span class="lineno">48935</span>&#160;</div><div class="line"><a name="l48963"></a><span class="lineno">48963</span>&#160;<span class="preprocessor">#define SDHC_RD_PROCTL(base)     (SDHC_PROCTL_REG(base))</span></div><div class="line"><a name="l48964"></a><span class="lineno">48964</span>&#160;<span class="preprocessor">#define SDHC_WR_PROCTL(base, value) (SDHC_PROCTL_REG(base) = (value))</span></div><div class="line"><a name="l48965"></a><span class="lineno">48965</span>&#160;<span class="preprocessor">#define SDHC_RMW_PROCTL(base, mask, value) (SDHC_WR_PROCTL(base, (SDHC_RD_PROCTL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l48966"></a><span class="lineno">48966</span>&#160;<span class="preprocessor">#define SDHC_SET_PROCTL(base, value) (SDHC_WR_PROCTL(base, SDHC_RD_PROCTL(base) |  (value)))</span></div><div class="line"><a name="l48967"></a><span class="lineno">48967</span>&#160;<span class="preprocessor">#define SDHC_CLR_PROCTL(base, value) (SDHC_WR_PROCTL(base, SDHC_RD_PROCTL(base) &amp; ~(value)))</span></div><div class="line"><a name="l48968"></a><span class="lineno">48968</span>&#160;<span class="preprocessor">#define SDHC_TOG_PROCTL(base, value) (SDHC_WR_PROCTL(base, SDHC_RD_PROCTL(base) ^  (value)))</span></div><div class="line"><a name="l48969"></a><span class="lineno">48969</span>&#160;</div><div class="line"><a name="l48971"></a><span class="lineno">48971</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l48972"></a><span class="lineno">48972</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_PROCTL bitfields</span></div><div class="line"><a name="l48973"></a><span class="lineno">48973</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l48974"></a><span class="lineno">48974</span>&#160;</div><div class="line"><a name="l48991"></a><span class="lineno">48991</span>&#160;<span class="preprocessor">#define SDHC_RD_PROCTL_LCTL(base) ((SDHC_PROCTL_REG(base) &amp; SDHC_PROCTL_LCTL_MASK) &gt;&gt; SDHC_PROCTL_LCTL_SHIFT)</span></div><div class="line"><a name="l48992"></a><span class="lineno">48992</span>&#160;<span class="preprocessor">#define SDHC_BRD_PROCTL_LCTL(base) (BITBAND_ACCESS32(&amp;SDHC_PROCTL_REG(base), SDHC_PROCTL_LCTL_SHIFT))</span></div><div class="line"><a name="l48993"></a><span class="lineno">48993</span>&#160;</div><div class="line"><a name="l48995"></a><span class="lineno">48995</span>&#160;<span class="preprocessor">#define SDHC_WR_PROCTL_LCTL(base, value) (SDHC_RMW_PROCTL(base, SDHC_PROCTL_LCTL_MASK, SDHC_PROCTL_LCTL(value)))</span></div><div class="line"><a name="l48996"></a><span class="lineno">48996</span>&#160;<span class="preprocessor">#define SDHC_BWR_PROCTL_LCTL(base, value) (BITBAND_ACCESS32(&amp;SDHC_PROCTL_REG(base), SDHC_PROCTL_LCTL_SHIFT) = (value))</span></div><div class="line"><a name="l48997"></a><span class="lineno">48997</span>&#160;</div><div class="line"><a name="l49014"></a><span class="lineno">49014</span>&#160;<span class="preprocessor">#define SDHC_RD_PROCTL_DTW(base) ((SDHC_PROCTL_REG(base) &amp; SDHC_PROCTL_DTW_MASK) &gt;&gt; SDHC_PROCTL_DTW_SHIFT)</span></div><div class="line"><a name="l49015"></a><span class="lineno">49015</span>&#160;<span class="preprocessor">#define SDHC_BRD_PROCTL_DTW(base) (SDHC_RD_PROCTL_DTW(base))</span></div><div class="line"><a name="l49016"></a><span class="lineno">49016</span>&#160;</div><div class="line"><a name="l49018"></a><span class="lineno">49018</span>&#160;<span class="preprocessor">#define SDHC_WR_PROCTL_DTW(base, value) (SDHC_RMW_PROCTL(base, SDHC_PROCTL_DTW_MASK, SDHC_PROCTL_DTW(value)))</span></div><div class="line"><a name="l49019"></a><span class="lineno">49019</span>&#160;<span class="preprocessor">#define SDHC_BWR_PROCTL_DTW(base, value) (SDHC_WR_PROCTL_DTW(base, value))</span></div><div class="line"><a name="l49020"></a><span class="lineno">49020</span>&#160;</div><div class="line"><a name="l49037"></a><span class="lineno">49037</span>&#160;<span class="preprocessor">#define SDHC_RD_PROCTL_D3CD(base) ((SDHC_PROCTL_REG(base) &amp; SDHC_PROCTL_D3CD_MASK) &gt;&gt; SDHC_PROCTL_D3CD_SHIFT)</span></div><div class="line"><a name="l49038"></a><span class="lineno">49038</span>&#160;<span class="preprocessor">#define SDHC_BRD_PROCTL_D3CD(base) (BITBAND_ACCESS32(&amp;SDHC_PROCTL_REG(base), SDHC_PROCTL_D3CD_SHIFT))</span></div><div class="line"><a name="l49039"></a><span class="lineno">49039</span>&#160;</div><div class="line"><a name="l49041"></a><span class="lineno">49041</span>&#160;<span class="preprocessor">#define SDHC_WR_PROCTL_D3CD(base, value) (SDHC_RMW_PROCTL(base, SDHC_PROCTL_D3CD_MASK, SDHC_PROCTL_D3CD(value)))</span></div><div class="line"><a name="l49042"></a><span class="lineno">49042</span>&#160;<span class="preprocessor">#define SDHC_BWR_PROCTL_D3CD(base, value) (BITBAND_ACCESS32(&amp;SDHC_PROCTL_REG(base), SDHC_PROCTL_D3CD_SHIFT) = (value))</span></div><div class="line"><a name="l49043"></a><span class="lineno">49043</span>&#160;</div><div class="line"><a name="l49058"></a><span class="lineno">49058</span>&#160;<span class="preprocessor">#define SDHC_RD_PROCTL_EMODE(base) ((SDHC_PROCTL_REG(base) &amp; SDHC_PROCTL_EMODE_MASK) &gt;&gt; SDHC_PROCTL_EMODE_SHIFT)</span></div><div class="line"><a name="l49059"></a><span class="lineno">49059</span>&#160;<span class="preprocessor">#define SDHC_BRD_PROCTL_EMODE(base) (SDHC_RD_PROCTL_EMODE(base))</span></div><div class="line"><a name="l49060"></a><span class="lineno">49060</span>&#160;</div><div class="line"><a name="l49062"></a><span class="lineno">49062</span>&#160;<span class="preprocessor">#define SDHC_WR_PROCTL_EMODE(base, value) (SDHC_RMW_PROCTL(base, SDHC_PROCTL_EMODE_MASK, SDHC_PROCTL_EMODE(value)))</span></div><div class="line"><a name="l49063"></a><span class="lineno">49063</span>&#160;<span class="preprocessor">#define SDHC_BWR_PROCTL_EMODE(base, value) (SDHC_WR_PROCTL_EMODE(base, value))</span></div><div class="line"><a name="l49064"></a><span class="lineno">49064</span>&#160;</div><div class="line"><a name="l49077"></a><span class="lineno">49077</span>&#160;<span class="preprocessor">#define SDHC_RD_PROCTL_CDTL(base) ((SDHC_PROCTL_REG(base) &amp; SDHC_PROCTL_CDTL_MASK) &gt;&gt; SDHC_PROCTL_CDTL_SHIFT)</span></div><div class="line"><a name="l49078"></a><span class="lineno">49078</span>&#160;<span class="preprocessor">#define SDHC_BRD_PROCTL_CDTL(base) (BITBAND_ACCESS32(&amp;SDHC_PROCTL_REG(base), SDHC_PROCTL_CDTL_SHIFT))</span></div><div class="line"><a name="l49079"></a><span class="lineno">49079</span>&#160;</div><div class="line"><a name="l49081"></a><span class="lineno">49081</span>&#160;<span class="preprocessor">#define SDHC_WR_PROCTL_CDTL(base, value) (SDHC_RMW_PROCTL(base, SDHC_PROCTL_CDTL_MASK, SDHC_PROCTL_CDTL(value)))</span></div><div class="line"><a name="l49082"></a><span class="lineno">49082</span>&#160;<span class="preprocessor">#define SDHC_BWR_PROCTL_CDTL(base, value) (BITBAND_ACCESS32(&amp;SDHC_PROCTL_REG(base), SDHC_PROCTL_CDTL_SHIFT) = (value))</span></div><div class="line"><a name="l49083"></a><span class="lineno">49083</span>&#160;</div><div class="line"><a name="l49096"></a><span class="lineno">49096</span>&#160;<span class="preprocessor">#define SDHC_RD_PROCTL_CDSS(base) ((SDHC_PROCTL_REG(base) &amp; SDHC_PROCTL_CDSS_MASK) &gt;&gt; SDHC_PROCTL_CDSS_SHIFT)</span></div><div class="line"><a name="l49097"></a><span class="lineno">49097</span>&#160;<span class="preprocessor">#define SDHC_BRD_PROCTL_CDSS(base) (BITBAND_ACCESS32(&amp;SDHC_PROCTL_REG(base), SDHC_PROCTL_CDSS_SHIFT))</span></div><div class="line"><a name="l49098"></a><span class="lineno">49098</span>&#160;</div><div class="line"><a name="l49100"></a><span class="lineno">49100</span>&#160;<span class="preprocessor">#define SDHC_WR_PROCTL_CDSS(base, value) (SDHC_RMW_PROCTL(base, SDHC_PROCTL_CDSS_MASK, SDHC_PROCTL_CDSS(value)))</span></div><div class="line"><a name="l49101"></a><span class="lineno">49101</span>&#160;<span class="preprocessor">#define SDHC_BWR_PROCTL_CDSS(base, value) (BITBAND_ACCESS32(&amp;SDHC_PROCTL_REG(base), SDHC_PROCTL_CDSS_SHIFT) = (value))</span></div><div class="line"><a name="l49102"></a><span class="lineno">49102</span>&#160;</div><div class="line"><a name="l49118"></a><span class="lineno">49118</span>&#160;<span class="preprocessor">#define SDHC_RD_PROCTL_DMAS(base) ((SDHC_PROCTL_REG(base) &amp; SDHC_PROCTL_DMAS_MASK) &gt;&gt; SDHC_PROCTL_DMAS_SHIFT)</span></div><div class="line"><a name="l49119"></a><span class="lineno">49119</span>&#160;<span class="preprocessor">#define SDHC_BRD_PROCTL_DMAS(base) (SDHC_RD_PROCTL_DMAS(base))</span></div><div class="line"><a name="l49120"></a><span class="lineno">49120</span>&#160;</div><div class="line"><a name="l49122"></a><span class="lineno">49122</span>&#160;<span class="preprocessor">#define SDHC_WR_PROCTL_DMAS(base, value) (SDHC_RMW_PROCTL(base, SDHC_PROCTL_DMAS_MASK, SDHC_PROCTL_DMAS(value)))</span></div><div class="line"><a name="l49123"></a><span class="lineno">49123</span>&#160;<span class="preprocessor">#define SDHC_BWR_PROCTL_DMAS(base, value) (SDHC_WR_PROCTL_DMAS(base, value))</span></div><div class="line"><a name="l49124"></a><span class="lineno">49124</span>&#160;</div><div class="line"><a name="l49152"></a><span class="lineno">49152</span>&#160;<span class="preprocessor">#define SDHC_RD_PROCTL_SABGREQ(base) ((SDHC_PROCTL_REG(base) &amp; SDHC_PROCTL_SABGREQ_MASK) &gt;&gt; SDHC_PROCTL_SABGREQ_SHIFT)</span></div><div class="line"><a name="l49153"></a><span class="lineno">49153</span>&#160;<span class="preprocessor">#define SDHC_BRD_PROCTL_SABGREQ(base) (BITBAND_ACCESS32(&amp;SDHC_PROCTL_REG(base), SDHC_PROCTL_SABGREQ_SHIFT))</span></div><div class="line"><a name="l49154"></a><span class="lineno">49154</span>&#160;</div><div class="line"><a name="l49156"></a><span class="lineno">49156</span>&#160;<span class="preprocessor">#define SDHC_WR_PROCTL_SABGREQ(base, value) (SDHC_RMW_PROCTL(base, SDHC_PROCTL_SABGREQ_MASK, SDHC_PROCTL_SABGREQ(value)))</span></div><div class="line"><a name="l49157"></a><span class="lineno">49157</span>&#160;<span class="preprocessor">#define SDHC_BWR_PROCTL_SABGREQ(base, value) (BITBAND_ACCESS32(&amp;SDHC_PROCTL_REG(base), SDHC_PROCTL_SABGREQ_SHIFT) = (value))</span></div><div class="line"><a name="l49158"></a><span class="lineno">49158</span>&#160;</div><div class="line"><a name="l49177"></a><span class="lineno">49177</span>&#160;<span class="preprocessor">#define SDHC_RD_PROCTL_CREQ(base) ((SDHC_PROCTL_REG(base) &amp; SDHC_PROCTL_CREQ_MASK) &gt;&gt; SDHC_PROCTL_CREQ_SHIFT)</span></div><div class="line"><a name="l49178"></a><span class="lineno">49178</span>&#160;<span class="preprocessor">#define SDHC_BRD_PROCTL_CREQ(base) (BITBAND_ACCESS32(&amp;SDHC_PROCTL_REG(base), SDHC_PROCTL_CREQ_SHIFT))</span></div><div class="line"><a name="l49179"></a><span class="lineno">49179</span>&#160;</div><div class="line"><a name="l49181"></a><span class="lineno">49181</span>&#160;<span class="preprocessor">#define SDHC_WR_PROCTL_CREQ(base, value) (SDHC_RMW_PROCTL(base, SDHC_PROCTL_CREQ_MASK, SDHC_PROCTL_CREQ(value)))</span></div><div class="line"><a name="l49182"></a><span class="lineno">49182</span>&#160;<span class="preprocessor">#define SDHC_BWR_PROCTL_CREQ(base, value) (BITBAND_ACCESS32(&amp;SDHC_PROCTL_REG(base), SDHC_PROCTL_CREQ_SHIFT) = (value))</span></div><div class="line"><a name="l49183"></a><span class="lineno">49183</span>&#160;</div><div class="line"><a name="l49206"></a><span class="lineno">49206</span>&#160;<span class="preprocessor">#define SDHC_RD_PROCTL_RWCTL(base) ((SDHC_PROCTL_REG(base) &amp; SDHC_PROCTL_RWCTL_MASK) &gt;&gt; SDHC_PROCTL_RWCTL_SHIFT)</span></div><div class="line"><a name="l49207"></a><span class="lineno">49207</span>&#160;<span class="preprocessor">#define SDHC_BRD_PROCTL_RWCTL(base) (BITBAND_ACCESS32(&amp;SDHC_PROCTL_REG(base), SDHC_PROCTL_RWCTL_SHIFT))</span></div><div class="line"><a name="l49208"></a><span class="lineno">49208</span>&#160;</div><div class="line"><a name="l49210"></a><span class="lineno">49210</span>&#160;<span class="preprocessor">#define SDHC_WR_PROCTL_RWCTL(base, value) (SDHC_RMW_PROCTL(base, SDHC_PROCTL_RWCTL_MASK, SDHC_PROCTL_RWCTL(value)))</span></div><div class="line"><a name="l49211"></a><span class="lineno">49211</span>&#160;<span class="preprocessor">#define SDHC_BWR_PROCTL_RWCTL(base, value) (BITBAND_ACCESS32(&amp;SDHC_PROCTL_REG(base), SDHC_PROCTL_RWCTL_SHIFT) = (value))</span></div><div class="line"><a name="l49212"></a><span class="lineno">49212</span>&#160;</div><div class="line"><a name="l49231"></a><span class="lineno">49231</span>&#160;<span class="preprocessor">#define SDHC_RD_PROCTL_IABG(base) ((SDHC_PROCTL_REG(base) &amp; SDHC_PROCTL_IABG_MASK) &gt;&gt; SDHC_PROCTL_IABG_SHIFT)</span></div><div class="line"><a name="l49232"></a><span class="lineno">49232</span>&#160;<span class="preprocessor">#define SDHC_BRD_PROCTL_IABG(base) (BITBAND_ACCESS32(&amp;SDHC_PROCTL_REG(base), SDHC_PROCTL_IABG_SHIFT))</span></div><div class="line"><a name="l49233"></a><span class="lineno">49233</span>&#160;</div><div class="line"><a name="l49235"></a><span class="lineno">49235</span>&#160;<span class="preprocessor">#define SDHC_WR_PROCTL_IABG(base, value) (SDHC_RMW_PROCTL(base, SDHC_PROCTL_IABG_MASK, SDHC_PROCTL_IABG(value)))</span></div><div class="line"><a name="l49236"></a><span class="lineno">49236</span>&#160;<span class="preprocessor">#define SDHC_BWR_PROCTL_IABG(base, value) (BITBAND_ACCESS32(&amp;SDHC_PROCTL_REG(base), SDHC_PROCTL_IABG_SHIFT) = (value))</span></div><div class="line"><a name="l49237"></a><span class="lineno">49237</span>&#160;</div><div class="line"><a name="l49254"></a><span class="lineno">49254</span>&#160;<span class="preprocessor">#define SDHC_RD_PROCTL_WECINT(base) ((SDHC_PROCTL_REG(base) &amp; SDHC_PROCTL_WECINT_MASK) &gt;&gt; SDHC_PROCTL_WECINT_SHIFT)</span></div><div class="line"><a name="l49255"></a><span class="lineno">49255</span>&#160;<span class="preprocessor">#define SDHC_BRD_PROCTL_WECINT(base) (BITBAND_ACCESS32(&amp;SDHC_PROCTL_REG(base), SDHC_PROCTL_WECINT_SHIFT))</span></div><div class="line"><a name="l49256"></a><span class="lineno">49256</span>&#160;</div><div class="line"><a name="l49258"></a><span class="lineno">49258</span>&#160;<span class="preprocessor">#define SDHC_WR_PROCTL_WECINT(base, value) (SDHC_RMW_PROCTL(base, SDHC_PROCTL_WECINT_MASK, SDHC_PROCTL_WECINT(value)))</span></div><div class="line"><a name="l49259"></a><span class="lineno">49259</span>&#160;<span class="preprocessor">#define SDHC_BWR_PROCTL_WECINT(base, value) (BITBAND_ACCESS32(&amp;SDHC_PROCTL_REG(base), SDHC_PROCTL_WECINT_SHIFT) = (value))</span></div><div class="line"><a name="l49260"></a><span class="lineno">49260</span>&#160;</div><div class="line"><a name="l49277"></a><span class="lineno">49277</span>&#160;<span class="preprocessor">#define SDHC_RD_PROCTL_WECINS(base) ((SDHC_PROCTL_REG(base) &amp; SDHC_PROCTL_WECINS_MASK) &gt;&gt; SDHC_PROCTL_WECINS_SHIFT)</span></div><div class="line"><a name="l49278"></a><span class="lineno">49278</span>&#160;<span class="preprocessor">#define SDHC_BRD_PROCTL_WECINS(base) (BITBAND_ACCESS32(&amp;SDHC_PROCTL_REG(base), SDHC_PROCTL_WECINS_SHIFT))</span></div><div class="line"><a name="l49279"></a><span class="lineno">49279</span>&#160;</div><div class="line"><a name="l49281"></a><span class="lineno">49281</span>&#160;<span class="preprocessor">#define SDHC_WR_PROCTL_WECINS(base, value) (SDHC_RMW_PROCTL(base, SDHC_PROCTL_WECINS_MASK, SDHC_PROCTL_WECINS(value)))</span></div><div class="line"><a name="l49282"></a><span class="lineno">49282</span>&#160;<span class="preprocessor">#define SDHC_BWR_PROCTL_WECINS(base, value) (BITBAND_ACCESS32(&amp;SDHC_PROCTL_REG(base), SDHC_PROCTL_WECINS_SHIFT) = (value))</span></div><div class="line"><a name="l49283"></a><span class="lineno">49283</span>&#160;</div><div class="line"><a name="l49299"></a><span class="lineno">49299</span>&#160;<span class="preprocessor">#define SDHC_RD_PROCTL_WECRM(base) ((SDHC_PROCTL_REG(base) &amp; SDHC_PROCTL_WECRM_MASK) &gt;&gt; SDHC_PROCTL_WECRM_SHIFT)</span></div><div class="line"><a name="l49300"></a><span class="lineno">49300</span>&#160;<span class="preprocessor">#define SDHC_BRD_PROCTL_WECRM(base) (BITBAND_ACCESS32(&amp;SDHC_PROCTL_REG(base), SDHC_PROCTL_WECRM_SHIFT))</span></div><div class="line"><a name="l49301"></a><span class="lineno">49301</span>&#160;</div><div class="line"><a name="l49303"></a><span class="lineno">49303</span>&#160;<span class="preprocessor">#define SDHC_WR_PROCTL_WECRM(base, value) (SDHC_RMW_PROCTL(base, SDHC_PROCTL_WECRM_MASK, SDHC_PROCTL_WECRM(value)))</span></div><div class="line"><a name="l49304"></a><span class="lineno">49304</span>&#160;<span class="preprocessor">#define SDHC_BWR_PROCTL_WECRM(base, value) (BITBAND_ACCESS32(&amp;SDHC_PROCTL_REG(base), SDHC_PROCTL_WECRM_SHIFT) = (value))</span></div><div class="line"><a name="l49305"></a><span class="lineno">49305</span>&#160;</div><div class="line"><a name="l49320"></a><span class="lineno">49320</span>&#160;<span class="preprocessor">#define SDHC_RD_SYSCTL(base)     (SDHC_SYSCTL_REG(base))</span></div><div class="line"><a name="l49321"></a><span class="lineno">49321</span>&#160;<span class="preprocessor">#define SDHC_WR_SYSCTL(base, value) (SDHC_SYSCTL_REG(base) = (value))</span></div><div class="line"><a name="l49322"></a><span class="lineno">49322</span>&#160;<span class="preprocessor">#define SDHC_RMW_SYSCTL(base, mask, value) (SDHC_WR_SYSCTL(base, (SDHC_RD_SYSCTL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l49323"></a><span class="lineno">49323</span>&#160;<span class="preprocessor">#define SDHC_SET_SYSCTL(base, value) (SDHC_WR_SYSCTL(base, SDHC_RD_SYSCTL(base) |  (value)))</span></div><div class="line"><a name="l49324"></a><span class="lineno">49324</span>&#160;<span class="preprocessor">#define SDHC_CLR_SYSCTL(base, value) (SDHC_WR_SYSCTL(base, SDHC_RD_SYSCTL(base) &amp; ~(value)))</span></div><div class="line"><a name="l49325"></a><span class="lineno">49325</span>&#160;<span class="preprocessor">#define SDHC_TOG_SYSCTL(base, value) (SDHC_WR_SYSCTL(base, SDHC_RD_SYSCTL(base) ^  (value)))</span></div><div class="line"><a name="l49326"></a><span class="lineno">49326</span>&#160;</div><div class="line"><a name="l49328"></a><span class="lineno">49328</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l49329"></a><span class="lineno">49329</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_SYSCTL bitfields</span></div><div class="line"><a name="l49330"></a><span class="lineno">49330</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l49331"></a><span class="lineno">49331</span>&#160;</div><div class="line"><a name="l49351"></a><span class="lineno">49351</span>&#160;<span class="preprocessor">#define SDHC_RD_SYSCTL_IPGEN(base) ((SDHC_SYSCTL_REG(base) &amp; SDHC_SYSCTL_IPGEN_MASK) &gt;&gt; SDHC_SYSCTL_IPGEN_SHIFT)</span></div><div class="line"><a name="l49352"></a><span class="lineno">49352</span>&#160;<span class="preprocessor">#define SDHC_BRD_SYSCTL_IPGEN(base) (BITBAND_ACCESS32(&amp;SDHC_SYSCTL_REG(base), SDHC_SYSCTL_IPGEN_SHIFT))</span></div><div class="line"><a name="l49353"></a><span class="lineno">49353</span>&#160;</div><div class="line"><a name="l49355"></a><span class="lineno">49355</span>&#160;<span class="preprocessor">#define SDHC_WR_SYSCTL_IPGEN(base, value) (SDHC_RMW_SYSCTL(base, SDHC_SYSCTL_IPGEN_MASK, SDHC_SYSCTL_IPGEN(value)))</span></div><div class="line"><a name="l49356"></a><span class="lineno">49356</span>&#160;<span class="preprocessor">#define SDHC_BWR_SYSCTL_IPGEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_SYSCTL_REG(base), SDHC_SYSCTL_IPGEN_SHIFT) = (value))</span></div><div class="line"><a name="l49357"></a><span class="lineno">49357</span>&#160;</div><div class="line"><a name="l49372"></a><span class="lineno">49372</span>&#160;<span class="preprocessor">#define SDHC_RD_SYSCTL_HCKEN(base) ((SDHC_SYSCTL_REG(base) &amp; SDHC_SYSCTL_HCKEN_MASK) &gt;&gt; SDHC_SYSCTL_HCKEN_SHIFT)</span></div><div class="line"><a name="l49373"></a><span class="lineno">49373</span>&#160;<span class="preprocessor">#define SDHC_BRD_SYSCTL_HCKEN(base) (BITBAND_ACCESS32(&amp;SDHC_SYSCTL_REG(base), SDHC_SYSCTL_HCKEN_SHIFT))</span></div><div class="line"><a name="l49374"></a><span class="lineno">49374</span>&#160;</div><div class="line"><a name="l49376"></a><span class="lineno">49376</span>&#160;<span class="preprocessor">#define SDHC_WR_SYSCTL_HCKEN(base, value) (SDHC_RMW_SYSCTL(base, SDHC_SYSCTL_HCKEN_MASK, SDHC_SYSCTL_HCKEN(value)))</span></div><div class="line"><a name="l49377"></a><span class="lineno">49377</span>&#160;<span class="preprocessor">#define SDHC_BWR_SYSCTL_HCKEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_SYSCTL_REG(base), SDHC_SYSCTL_HCKEN_SHIFT) = (value))</span></div><div class="line"><a name="l49378"></a><span class="lineno">49378</span>&#160;</div><div class="line"><a name="l49401"></a><span class="lineno">49401</span>&#160;<span class="preprocessor">#define SDHC_RD_SYSCTL_PEREN(base) ((SDHC_SYSCTL_REG(base) &amp; SDHC_SYSCTL_PEREN_MASK) &gt;&gt; SDHC_SYSCTL_PEREN_SHIFT)</span></div><div class="line"><a name="l49402"></a><span class="lineno">49402</span>&#160;<span class="preprocessor">#define SDHC_BRD_SYSCTL_PEREN(base) (BITBAND_ACCESS32(&amp;SDHC_SYSCTL_REG(base), SDHC_SYSCTL_PEREN_SHIFT))</span></div><div class="line"><a name="l49403"></a><span class="lineno">49403</span>&#160;</div><div class="line"><a name="l49405"></a><span class="lineno">49405</span>&#160;<span class="preprocessor">#define SDHC_WR_SYSCTL_PEREN(base, value) (SDHC_RMW_SYSCTL(base, SDHC_SYSCTL_PEREN_MASK, SDHC_SYSCTL_PEREN(value)))</span></div><div class="line"><a name="l49406"></a><span class="lineno">49406</span>&#160;<span class="preprocessor">#define SDHC_BWR_SYSCTL_PEREN(base, value) (BITBAND_ACCESS32(&amp;SDHC_SYSCTL_REG(base), SDHC_SYSCTL_PEREN_SHIFT) = (value))</span></div><div class="line"><a name="l49407"></a><span class="lineno">49407</span>&#160;</div><div class="line"><a name="l49420"></a><span class="lineno">49420</span>&#160;<span class="preprocessor">#define SDHC_RD_SYSCTL_SDCLKEN(base) ((SDHC_SYSCTL_REG(base) &amp; SDHC_SYSCTL_SDCLKEN_MASK) &gt;&gt; SDHC_SYSCTL_SDCLKEN_SHIFT)</span></div><div class="line"><a name="l49421"></a><span class="lineno">49421</span>&#160;<span class="preprocessor">#define SDHC_BRD_SYSCTL_SDCLKEN(base) (BITBAND_ACCESS32(&amp;SDHC_SYSCTL_REG(base), SDHC_SYSCTL_SDCLKEN_SHIFT))</span></div><div class="line"><a name="l49422"></a><span class="lineno">49422</span>&#160;</div><div class="line"><a name="l49424"></a><span class="lineno">49424</span>&#160;<span class="preprocessor">#define SDHC_WR_SYSCTL_SDCLKEN(base, value) (SDHC_RMW_SYSCTL(base, SDHC_SYSCTL_SDCLKEN_MASK, SDHC_SYSCTL_SDCLKEN(value)))</span></div><div class="line"><a name="l49425"></a><span class="lineno">49425</span>&#160;<span class="preprocessor">#define SDHC_BWR_SYSCTL_SDCLKEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_SYSCTL_REG(base), SDHC_SYSCTL_SDCLKEN_SHIFT) = (value))</span></div><div class="line"><a name="l49426"></a><span class="lineno">49426</span>&#160;</div><div class="line"><a name="l49443"></a><span class="lineno">49443</span>&#160;<span class="preprocessor">#define SDHC_RD_SYSCTL_DVS(base) ((SDHC_SYSCTL_REG(base) &amp; SDHC_SYSCTL_DVS_MASK) &gt;&gt; SDHC_SYSCTL_DVS_SHIFT)</span></div><div class="line"><a name="l49444"></a><span class="lineno">49444</span>&#160;<span class="preprocessor">#define SDHC_BRD_SYSCTL_DVS(base) (SDHC_RD_SYSCTL_DVS(base))</span></div><div class="line"><a name="l49445"></a><span class="lineno">49445</span>&#160;</div><div class="line"><a name="l49447"></a><span class="lineno">49447</span>&#160;<span class="preprocessor">#define SDHC_WR_SYSCTL_DVS(base, value) (SDHC_RMW_SYSCTL(base, SDHC_SYSCTL_DVS_MASK, SDHC_SYSCTL_DVS(value)))</span></div><div class="line"><a name="l49448"></a><span class="lineno">49448</span>&#160;<span class="preprocessor">#define SDHC_BWR_SYSCTL_DVS(base, value) (SDHC_WR_SYSCTL_DVS(base, value))</span></div><div class="line"><a name="l49449"></a><span class="lineno">49449</span>&#160;</div><div class="line"><a name="l49484"></a><span class="lineno">49484</span>&#160;<span class="preprocessor">#define SDHC_RD_SYSCTL_SDCLKFS(base) ((SDHC_SYSCTL_REG(base) &amp; SDHC_SYSCTL_SDCLKFS_MASK) &gt;&gt; SDHC_SYSCTL_SDCLKFS_SHIFT)</span></div><div class="line"><a name="l49485"></a><span class="lineno">49485</span>&#160;<span class="preprocessor">#define SDHC_BRD_SYSCTL_SDCLKFS(base) (SDHC_RD_SYSCTL_SDCLKFS(base))</span></div><div class="line"><a name="l49486"></a><span class="lineno">49486</span>&#160;</div><div class="line"><a name="l49488"></a><span class="lineno">49488</span>&#160;<span class="preprocessor">#define SDHC_WR_SYSCTL_SDCLKFS(base, value) (SDHC_RMW_SYSCTL(base, SDHC_SYSCTL_SDCLKFS_MASK, SDHC_SYSCTL_SDCLKFS(value)))</span></div><div class="line"><a name="l49489"></a><span class="lineno">49489</span>&#160;<span class="preprocessor">#define SDHC_BWR_SYSCTL_SDCLKFS(base, value) (SDHC_WR_SYSCTL_SDCLKFS(base, value))</span></div><div class="line"><a name="l49490"></a><span class="lineno">49490</span>&#160;</div><div class="line"><a name="l49509"></a><span class="lineno">49509</span>&#160;<span class="preprocessor">#define SDHC_RD_SYSCTL_DTOCV(base) ((SDHC_SYSCTL_REG(base) &amp; SDHC_SYSCTL_DTOCV_MASK) &gt;&gt; SDHC_SYSCTL_DTOCV_SHIFT)</span></div><div class="line"><a name="l49510"></a><span class="lineno">49510</span>&#160;<span class="preprocessor">#define SDHC_BRD_SYSCTL_DTOCV(base) (SDHC_RD_SYSCTL_DTOCV(base))</span></div><div class="line"><a name="l49511"></a><span class="lineno">49511</span>&#160;</div><div class="line"><a name="l49513"></a><span class="lineno">49513</span>&#160;<span class="preprocessor">#define SDHC_WR_SYSCTL_DTOCV(base, value) (SDHC_RMW_SYSCTL(base, SDHC_SYSCTL_DTOCV_MASK, SDHC_SYSCTL_DTOCV(value)))</span></div><div class="line"><a name="l49514"></a><span class="lineno">49514</span>&#160;<span class="preprocessor">#define SDHC_BWR_SYSCTL_DTOCV(base, value) (SDHC_WR_SYSCTL_DTOCV(base, value))</span></div><div class="line"><a name="l49515"></a><span class="lineno">49515</span>&#160;</div><div class="line"><a name="l49534"></a><span class="lineno">49534</span>&#160;<span class="preprocessor">#define SDHC_WR_SYSCTL_RSTA(base, value) (SDHC_RMW_SYSCTL(base, SDHC_SYSCTL_RSTA_MASK, SDHC_SYSCTL_RSTA(value)))</span></div><div class="line"><a name="l49535"></a><span class="lineno">49535</span>&#160;<span class="preprocessor">#define SDHC_BWR_SYSCTL_RSTA(base, value) (BITBAND_ACCESS32(&amp;SDHC_SYSCTL_REG(base), SDHC_SYSCTL_RSTA_SHIFT) = (value))</span></div><div class="line"><a name="l49536"></a><span class="lineno">49536</span>&#160;</div><div class="line"><a name="l49550"></a><span class="lineno">49550</span>&#160;<span class="preprocessor">#define SDHC_WR_SYSCTL_RSTC(base, value) (SDHC_RMW_SYSCTL(base, SDHC_SYSCTL_RSTC_MASK, SDHC_SYSCTL_RSTC(value)))</span></div><div class="line"><a name="l49551"></a><span class="lineno">49551</span>&#160;<span class="preprocessor">#define SDHC_BWR_SYSCTL_RSTC(base, value) (BITBAND_ACCESS32(&amp;SDHC_SYSCTL_REG(base), SDHC_SYSCTL_RSTC_SHIFT) = (value))</span></div><div class="line"><a name="l49552"></a><span class="lineno">49552</span>&#160;</div><div class="line"><a name="l49571"></a><span class="lineno">49571</span>&#160;<span class="preprocessor">#define SDHC_WR_SYSCTL_RSTD(base, value) (SDHC_RMW_SYSCTL(base, SDHC_SYSCTL_RSTD_MASK, SDHC_SYSCTL_RSTD(value)))</span></div><div class="line"><a name="l49572"></a><span class="lineno">49572</span>&#160;<span class="preprocessor">#define SDHC_BWR_SYSCTL_RSTD(base, value) (BITBAND_ACCESS32(&amp;SDHC_SYSCTL_REG(base), SDHC_SYSCTL_RSTD_SHIFT) = (value))</span></div><div class="line"><a name="l49573"></a><span class="lineno">49573</span>&#160;</div><div class="line"><a name="l49594"></a><span class="lineno">49594</span>&#160;<span class="preprocessor">#define SDHC_RD_SYSCTL_INITA(base) ((SDHC_SYSCTL_REG(base) &amp; SDHC_SYSCTL_INITA_MASK) &gt;&gt; SDHC_SYSCTL_INITA_SHIFT)</span></div><div class="line"><a name="l49595"></a><span class="lineno">49595</span>&#160;<span class="preprocessor">#define SDHC_BRD_SYSCTL_INITA(base) (BITBAND_ACCESS32(&amp;SDHC_SYSCTL_REG(base), SDHC_SYSCTL_INITA_SHIFT))</span></div><div class="line"><a name="l49596"></a><span class="lineno">49596</span>&#160;</div><div class="line"><a name="l49598"></a><span class="lineno">49598</span>&#160;<span class="preprocessor">#define SDHC_WR_SYSCTL_INITA(base, value) (SDHC_RMW_SYSCTL(base, SDHC_SYSCTL_INITA_MASK, SDHC_SYSCTL_INITA(value)))</span></div><div class="line"><a name="l49599"></a><span class="lineno">49599</span>&#160;<span class="preprocessor">#define SDHC_BWR_SYSCTL_INITA(base, value) (BITBAND_ACCESS32(&amp;SDHC_SYSCTL_REG(base), SDHC_SYSCTL_INITA_SHIFT) = (value))</span></div><div class="line"><a name="l49600"></a><span class="lineno">49600</span>&#160;</div><div class="line"><a name="l49634"></a><span class="lineno">49634</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTAT(base)    (SDHC_IRQSTAT_REG(base))</span></div><div class="line"><a name="l49635"></a><span class="lineno">49635</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTAT(base, value) (SDHC_IRQSTAT_REG(base) = (value))</span></div><div class="line"><a name="l49636"></a><span class="lineno">49636</span>&#160;<span class="preprocessor">#define SDHC_RMW_IRQSTAT(base, mask, value) (SDHC_WR_IRQSTAT(base, (SDHC_RD_IRQSTAT(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l49637"></a><span class="lineno">49637</span>&#160;<span class="preprocessor">#define SDHC_SET_IRQSTAT(base, value) (SDHC_WR_IRQSTAT(base, SDHC_RD_IRQSTAT(base) |  (value)))</span></div><div class="line"><a name="l49638"></a><span class="lineno">49638</span>&#160;<span class="preprocessor">#define SDHC_CLR_IRQSTAT(base, value) (SDHC_WR_IRQSTAT(base, SDHC_RD_IRQSTAT(base) &amp; ~(value)))</span></div><div class="line"><a name="l49639"></a><span class="lineno">49639</span>&#160;<span class="preprocessor">#define SDHC_TOG_IRQSTAT(base, value) (SDHC_WR_IRQSTAT(base, SDHC_RD_IRQSTAT(base) ^  (value)))</span></div><div class="line"><a name="l49640"></a><span class="lineno">49640</span>&#160;</div><div class="line"><a name="l49642"></a><span class="lineno">49642</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l49643"></a><span class="lineno">49643</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_IRQSTAT bitfields</span></div><div class="line"><a name="l49644"></a><span class="lineno">49644</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l49645"></a><span class="lineno">49645</span>&#160;</div><div class="line"><a name="l49658"></a><span class="lineno">49658</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTAT_CC(base) ((SDHC_IRQSTAT_REG(base) &amp; SDHC_IRQSTAT_CC_MASK) &gt;&gt; SDHC_IRQSTAT_CC_SHIFT)</span></div><div class="line"><a name="l49659"></a><span class="lineno">49659</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTAT_CC(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_CC_SHIFT))</span></div><div class="line"><a name="l49660"></a><span class="lineno">49660</span>&#160;</div><div class="line"><a name="l49662"></a><span class="lineno">49662</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTAT_CC(base, value) (SDHC_RMW_IRQSTAT(base, (SDHC_IRQSTAT_CC_MASK | SDHC_IRQSTAT_TC_MASK | SDHC_IRQSTAT_BGE_MASK | SDHC_IRQSTAT_DINT_MASK | SDHC_IRQSTAT_BWR_MASK | SDHC_IRQSTAT_BRR_MASK | SDHC_IRQSTAT_CINS_MASK | SDHC_IRQSTAT_CRM_MASK | SDHC_IRQSTAT_CINT_MASK | SDHC_IRQSTAT_CTOE_MASK | SDHC_IRQSTAT_CCE_MASK | SDHC_IRQSTAT_CEBE_MASK | SDHC_IRQSTAT_CIE_MASK | SDHC_IRQSTAT_DTOE_MASK | SDHC_IRQSTAT_DCE_MASK | SDHC_IRQSTAT_DEBE_MASK | SDHC_IRQSTAT_AC12E_MASK | SDHC_IRQSTAT_DMAE_MASK), SDHC_IRQSTAT_CC(value)))</span></div><div class="line"><a name="l49663"></a><span class="lineno">49663</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTAT_CC(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_CC_SHIFT) = (value))</span></div><div class="line"><a name="l49664"></a><span class="lineno">49664</span>&#160;</div><div class="line"><a name="l49689"></a><span class="lineno">49689</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTAT_TC(base) ((SDHC_IRQSTAT_REG(base) &amp; SDHC_IRQSTAT_TC_MASK) &gt;&gt; SDHC_IRQSTAT_TC_SHIFT)</span></div><div class="line"><a name="l49690"></a><span class="lineno">49690</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTAT_TC(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_TC_SHIFT))</span></div><div class="line"><a name="l49691"></a><span class="lineno">49691</span>&#160;</div><div class="line"><a name="l49693"></a><span class="lineno">49693</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTAT_TC(base, value) (SDHC_RMW_IRQSTAT(base, (SDHC_IRQSTAT_TC_MASK | SDHC_IRQSTAT_CC_MASK | SDHC_IRQSTAT_BGE_MASK | SDHC_IRQSTAT_DINT_MASK | SDHC_IRQSTAT_BWR_MASK | SDHC_IRQSTAT_BRR_MASK | SDHC_IRQSTAT_CINS_MASK | SDHC_IRQSTAT_CRM_MASK | SDHC_IRQSTAT_CINT_MASK | SDHC_IRQSTAT_CTOE_MASK | SDHC_IRQSTAT_CCE_MASK | SDHC_IRQSTAT_CEBE_MASK | SDHC_IRQSTAT_CIE_MASK | SDHC_IRQSTAT_DTOE_MASK | SDHC_IRQSTAT_DCE_MASK | SDHC_IRQSTAT_DEBE_MASK | SDHC_IRQSTAT_AC12E_MASK | SDHC_IRQSTAT_DMAE_MASK), SDHC_IRQSTAT_TC(value)))</span></div><div class="line"><a name="l49694"></a><span class="lineno">49694</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTAT_TC(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_TC_SHIFT) = (value))</span></div><div class="line"><a name="l49695"></a><span class="lineno">49695</span>&#160;</div><div class="line"><a name="l49714"></a><span class="lineno">49714</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTAT_BGE(base) ((SDHC_IRQSTAT_REG(base) &amp; SDHC_IRQSTAT_BGE_MASK) &gt;&gt; SDHC_IRQSTAT_BGE_SHIFT)</span></div><div class="line"><a name="l49715"></a><span class="lineno">49715</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTAT_BGE(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_BGE_SHIFT))</span></div><div class="line"><a name="l49716"></a><span class="lineno">49716</span>&#160;</div><div class="line"><a name="l49718"></a><span class="lineno">49718</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTAT_BGE(base, value) (SDHC_RMW_IRQSTAT(base, (SDHC_IRQSTAT_BGE_MASK | SDHC_IRQSTAT_CC_MASK | SDHC_IRQSTAT_TC_MASK | SDHC_IRQSTAT_DINT_MASK | SDHC_IRQSTAT_BWR_MASK | SDHC_IRQSTAT_BRR_MASK | SDHC_IRQSTAT_CINS_MASK | SDHC_IRQSTAT_CRM_MASK | SDHC_IRQSTAT_CINT_MASK | SDHC_IRQSTAT_CTOE_MASK | SDHC_IRQSTAT_CCE_MASK | SDHC_IRQSTAT_CEBE_MASK | SDHC_IRQSTAT_CIE_MASK | SDHC_IRQSTAT_DTOE_MASK | SDHC_IRQSTAT_DCE_MASK | SDHC_IRQSTAT_DEBE_MASK | SDHC_IRQSTAT_AC12E_MASK | SDHC_IRQSTAT_DMAE_MASK), SDHC_IRQSTAT_BGE(value)))</span></div><div class="line"><a name="l49719"></a><span class="lineno">49719</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTAT_BGE(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_BGE_SHIFT) = (value))</span></div><div class="line"><a name="l49720"></a><span class="lineno">49720</span>&#160;</div><div class="line"><a name="l49736"></a><span class="lineno">49736</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTAT_DINT(base) ((SDHC_IRQSTAT_REG(base) &amp; SDHC_IRQSTAT_DINT_MASK) &gt;&gt; SDHC_IRQSTAT_DINT_SHIFT)</span></div><div class="line"><a name="l49737"></a><span class="lineno">49737</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTAT_DINT(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_DINT_SHIFT))</span></div><div class="line"><a name="l49738"></a><span class="lineno">49738</span>&#160;</div><div class="line"><a name="l49740"></a><span class="lineno">49740</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTAT_DINT(base, value) (SDHC_RMW_IRQSTAT(base, (SDHC_IRQSTAT_DINT_MASK | SDHC_IRQSTAT_CC_MASK | SDHC_IRQSTAT_TC_MASK | SDHC_IRQSTAT_BGE_MASK | SDHC_IRQSTAT_BWR_MASK | SDHC_IRQSTAT_BRR_MASK | SDHC_IRQSTAT_CINS_MASK | SDHC_IRQSTAT_CRM_MASK | SDHC_IRQSTAT_CINT_MASK | SDHC_IRQSTAT_CTOE_MASK | SDHC_IRQSTAT_CCE_MASK | SDHC_IRQSTAT_CEBE_MASK | SDHC_IRQSTAT_CIE_MASK | SDHC_IRQSTAT_DTOE_MASK | SDHC_IRQSTAT_DCE_MASK | SDHC_IRQSTAT_DEBE_MASK | SDHC_IRQSTAT_AC12E_MASK | SDHC_IRQSTAT_DMAE_MASK), SDHC_IRQSTAT_DINT(value)))</span></div><div class="line"><a name="l49741"></a><span class="lineno">49741</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTAT_DINT(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_DINT_SHIFT) = (value))</span></div><div class="line"><a name="l49742"></a><span class="lineno">49742</span>&#160;</div><div class="line"><a name="l49757"></a><span class="lineno">49757</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTAT_BWR(base) ((SDHC_IRQSTAT_REG(base) &amp; SDHC_IRQSTAT_BWR_MASK) &gt;&gt; SDHC_IRQSTAT_BWR_SHIFT)</span></div><div class="line"><a name="l49758"></a><span class="lineno">49758</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTAT_BWR(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_BWR_SHIFT))</span></div><div class="line"><a name="l49759"></a><span class="lineno">49759</span>&#160;</div><div class="line"><a name="l49761"></a><span class="lineno">49761</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTAT_BWR(base, value) (SDHC_RMW_IRQSTAT(base, (SDHC_IRQSTAT_BWR_MASK | SDHC_IRQSTAT_CC_MASK | SDHC_IRQSTAT_TC_MASK | SDHC_IRQSTAT_BGE_MASK | SDHC_IRQSTAT_DINT_MASK | SDHC_IRQSTAT_BRR_MASK | SDHC_IRQSTAT_CINS_MASK | SDHC_IRQSTAT_CRM_MASK | SDHC_IRQSTAT_CINT_MASK | SDHC_IRQSTAT_CTOE_MASK | SDHC_IRQSTAT_CCE_MASK | SDHC_IRQSTAT_CEBE_MASK | SDHC_IRQSTAT_CIE_MASK | SDHC_IRQSTAT_DTOE_MASK | SDHC_IRQSTAT_DCE_MASK | SDHC_IRQSTAT_DEBE_MASK | SDHC_IRQSTAT_AC12E_MASK | SDHC_IRQSTAT_DMAE_MASK), SDHC_IRQSTAT_BWR(value)))</span></div><div class="line"><a name="l49762"></a><span class="lineno">49762</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTAT_BWR(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_BWR_SHIFT) = (value))</span></div><div class="line"><a name="l49763"></a><span class="lineno">49763</span>&#160;</div><div class="line"><a name="l49778"></a><span class="lineno">49778</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTAT_BRR(base) ((SDHC_IRQSTAT_REG(base) &amp; SDHC_IRQSTAT_BRR_MASK) &gt;&gt; SDHC_IRQSTAT_BRR_SHIFT)</span></div><div class="line"><a name="l49779"></a><span class="lineno">49779</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTAT_BRR(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_BRR_SHIFT))</span></div><div class="line"><a name="l49780"></a><span class="lineno">49780</span>&#160;</div><div class="line"><a name="l49782"></a><span class="lineno">49782</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTAT_BRR(base, value) (SDHC_RMW_IRQSTAT(base, (SDHC_IRQSTAT_BRR_MASK | SDHC_IRQSTAT_CC_MASK | SDHC_IRQSTAT_TC_MASK | SDHC_IRQSTAT_BGE_MASK | SDHC_IRQSTAT_DINT_MASK | SDHC_IRQSTAT_BWR_MASK | SDHC_IRQSTAT_CINS_MASK | SDHC_IRQSTAT_CRM_MASK | SDHC_IRQSTAT_CINT_MASK | SDHC_IRQSTAT_CTOE_MASK | SDHC_IRQSTAT_CCE_MASK | SDHC_IRQSTAT_CEBE_MASK | SDHC_IRQSTAT_CIE_MASK | SDHC_IRQSTAT_DTOE_MASK | SDHC_IRQSTAT_DCE_MASK | SDHC_IRQSTAT_DEBE_MASK | SDHC_IRQSTAT_AC12E_MASK | SDHC_IRQSTAT_DMAE_MASK), SDHC_IRQSTAT_BRR(value)))</span></div><div class="line"><a name="l49783"></a><span class="lineno">49783</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTAT_BRR(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_BRR_SHIFT) = (value))</span></div><div class="line"><a name="l49784"></a><span class="lineno">49784</span>&#160;</div><div class="line"><a name="l49803"></a><span class="lineno">49803</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTAT_CINS(base) ((SDHC_IRQSTAT_REG(base) &amp; SDHC_IRQSTAT_CINS_MASK) &gt;&gt; SDHC_IRQSTAT_CINS_SHIFT)</span></div><div class="line"><a name="l49804"></a><span class="lineno">49804</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTAT_CINS(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_CINS_SHIFT))</span></div><div class="line"><a name="l49805"></a><span class="lineno">49805</span>&#160;</div><div class="line"><a name="l49807"></a><span class="lineno">49807</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTAT_CINS(base, value) (SDHC_RMW_IRQSTAT(base, (SDHC_IRQSTAT_CINS_MASK | SDHC_IRQSTAT_CC_MASK | SDHC_IRQSTAT_TC_MASK | SDHC_IRQSTAT_BGE_MASK | SDHC_IRQSTAT_DINT_MASK | SDHC_IRQSTAT_BWR_MASK | SDHC_IRQSTAT_BRR_MASK | SDHC_IRQSTAT_CRM_MASK | SDHC_IRQSTAT_CINT_MASK | SDHC_IRQSTAT_CTOE_MASK | SDHC_IRQSTAT_CCE_MASK | SDHC_IRQSTAT_CEBE_MASK | SDHC_IRQSTAT_CIE_MASK | SDHC_IRQSTAT_DTOE_MASK | SDHC_IRQSTAT_DCE_MASK | SDHC_IRQSTAT_DEBE_MASK | SDHC_IRQSTAT_AC12E_MASK | SDHC_IRQSTAT_DMAE_MASK), SDHC_IRQSTAT_CINS(value)))</span></div><div class="line"><a name="l49808"></a><span class="lineno">49808</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTAT_CINS(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_CINS_SHIFT) = (value))</span></div><div class="line"><a name="l49809"></a><span class="lineno">49809</span>&#160;</div><div class="line"><a name="l49828"></a><span class="lineno">49828</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTAT_CRM(base) ((SDHC_IRQSTAT_REG(base) &amp; SDHC_IRQSTAT_CRM_MASK) &gt;&gt; SDHC_IRQSTAT_CRM_SHIFT)</span></div><div class="line"><a name="l49829"></a><span class="lineno">49829</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTAT_CRM(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_CRM_SHIFT))</span></div><div class="line"><a name="l49830"></a><span class="lineno">49830</span>&#160;</div><div class="line"><a name="l49832"></a><span class="lineno">49832</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTAT_CRM(base, value) (SDHC_RMW_IRQSTAT(base, (SDHC_IRQSTAT_CRM_MASK | SDHC_IRQSTAT_CC_MASK | SDHC_IRQSTAT_TC_MASK | SDHC_IRQSTAT_BGE_MASK | SDHC_IRQSTAT_DINT_MASK | SDHC_IRQSTAT_BWR_MASK | SDHC_IRQSTAT_BRR_MASK | SDHC_IRQSTAT_CINS_MASK | SDHC_IRQSTAT_CINT_MASK | SDHC_IRQSTAT_CTOE_MASK | SDHC_IRQSTAT_CCE_MASK | SDHC_IRQSTAT_CEBE_MASK | SDHC_IRQSTAT_CIE_MASK | SDHC_IRQSTAT_DTOE_MASK | SDHC_IRQSTAT_DCE_MASK | SDHC_IRQSTAT_DEBE_MASK | SDHC_IRQSTAT_AC12E_MASK | SDHC_IRQSTAT_DMAE_MASK), SDHC_IRQSTAT_CRM(value)))</span></div><div class="line"><a name="l49833"></a><span class="lineno">49833</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTAT_CRM(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_CRM_SHIFT) = (value))</span></div><div class="line"><a name="l49834"></a><span class="lineno">49834</span>&#160;</div><div class="line"><a name="l49862"></a><span class="lineno">49862</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTAT_CINT(base) ((SDHC_IRQSTAT_REG(base) &amp; SDHC_IRQSTAT_CINT_MASK) &gt;&gt; SDHC_IRQSTAT_CINT_SHIFT)</span></div><div class="line"><a name="l49863"></a><span class="lineno">49863</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTAT_CINT(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_CINT_SHIFT))</span></div><div class="line"><a name="l49864"></a><span class="lineno">49864</span>&#160;</div><div class="line"><a name="l49866"></a><span class="lineno">49866</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTAT_CINT(base, value) (SDHC_RMW_IRQSTAT(base, (SDHC_IRQSTAT_CINT_MASK | SDHC_IRQSTAT_CC_MASK | SDHC_IRQSTAT_TC_MASK | SDHC_IRQSTAT_BGE_MASK | SDHC_IRQSTAT_DINT_MASK | SDHC_IRQSTAT_BWR_MASK | SDHC_IRQSTAT_BRR_MASK | SDHC_IRQSTAT_CINS_MASK | SDHC_IRQSTAT_CRM_MASK | SDHC_IRQSTAT_CTOE_MASK | SDHC_IRQSTAT_CCE_MASK | SDHC_IRQSTAT_CEBE_MASK | SDHC_IRQSTAT_CIE_MASK | SDHC_IRQSTAT_DTOE_MASK | SDHC_IRQSTAT_DCE_MASK | SDHC_IRQSTAT_DEBE_MASK | SDHC_IRQSTAT_AC12E_MASK | SDHC_IRQSTAT_DMAE_MASK), SDHC_IRQSTAT_CINT(value)))</span></div><div class="line"><a name="l49867"></a><span class="lineno">49867</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTAT_CINT(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_CINT_SHIFT) = (value))</span></div><div class="line"><a name="l49868"></a><span class="lineno">49868</span>&#160;</div><div class="line"><a name="l49884"></a><span class="lineno">49884</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTAT_CTOE(base) ((SDHC_IRQSTAT_REG(base) &amp; SDHC_IRQSTAT_CTOE_MASK) &gt;&gt; SDHC_IRQSTAT_CTOE_SHIFT)</span></div><div class="line"><a name="l49885"></a><span class="lineno">49885</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTAT_CTOE(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_CTOE_SHIFT))</span></div><div class="line"><a name="l49886"></a><span class="lineno">49886</span>&#160;</div><div class="line"><a name="l49888"></a><span class="lineno">49888</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTAT_CTOE(base, value) (SDHC_RMW_IRQSTAT(base, (SDHC_IRQSTAT_CTOE_MASK | SDHC_IRQSTAT_CC_MASK | SDHC_IRQSTAT_TC_MASK | SDHC_IRQSTAT_BGE_MASK | SDHC_IRQSTAT_DINT_MASK | SDHC_IRQSTAT_BWR_MASK | SDHC_IRQSTAT_BRR_MASK | SDHC_IRQSTAT_CINS_MASK | SDHC_IRQSTAT_CRM_MASK | SDHC_IRQSTAT_CINT_MASK | SDHC_IRQSTAT_CCE_MASK | SDHC_IRQSTAT_CEBE_MASK | SDHC_IRQSTAT_CIE_MASK | SDHC_IRQSTAT_DTOE_MASK | SDHC_IRQSTAT_DCE_MASK | SDHC_IRQSTAT_DEBE_MASK | SDHC_IRQSTAT_AC12E_MASK | SDHC_IRQSTAT_DMAE_MASK), SDHC_IRQSTAT_CTOE(value)))</span></div><div class="line"><a name="l49889"></a><span class="lineno">49889</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTAT_CTOE(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_CTOE_SHIFT) = (value))</span></div><div class="line"><a name="l49890"></a><span class="lineno">49890</span>&#160;</div><div class="line"><a name="l49910"></a><span class="lineno">49910</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTAT_CCE(base) ((SDHC_IRQSTAT_REG(base) &amp; SDHC_IRQSTAT_CCE_MASK) &gt;&gt; SDHC_IRQSTAT_CCE_SHIFT)</span></div><div class="line"><a name="l49911"></a><span class="lineno">49911</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTAT_CCE(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_CCE_SHIFT))</span></div><div class="line"><a name="l49912"></a><span class="lineno">49912</span>&#160;</div><div class="line"><a name="l49914"></a><span class="lineno">49914</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTAT_CCE(base, value) (SDHC_RMW_IRQSTAT(base, (SDHC_IRQSTAT_CCE_MASK | SDHC_IRQSTAT_CC_MASK | SDHC_IRQSTAT_TC_MASK | SDHC_IRQSTAT_BGE_MASK | SDHC_IRQSTAT_DINT_MASK | SDHC_IRQSTAT_BWR_MASK | SDHC_IRQSTAT_BRR_MASK | SDHC_IRQSTAT_CINS_MASK | SDHC_IRQSTAT_CRM_MASK | SDHC_IRQSTAT_CINT_MASK | SDHC_IRQSTAT_CTOE_MASK | SDHC_IRQSTAT_CEBE_MASK | SDHC_IRQSTAT_CIE_MASK | SDHC_IRQSTAT_DTOE_MASK | SDHC_IRQSTAT_DCE_MASK | SDHC_IRQSTAT_DEBE_MASK | SDHC_IRQSTAT_AC12E_MASK | SDHC_IRQSTAT_DMAE_MASK), SDHC_IRQSTAT_CCE(value)))</span></div><div class="line"><a name="l49915"></a><span class="lineno">49915</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTAT_CCE(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_CCE_SHIFT) = (value))</span></div><div class="line"><a name="l49916"></a><span class="lineno">49916</span>&#160;</div><div class="line"><a name="l49929"></a><span class="lineno">49929</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTAT_CEBE(base) ((SDHC_IRQSTAT_REG(base) &amp; SDHC_IRQSTAT_CEBE_MASK) &gt;&gt; SDHC_IRQSTAT_CEBE_SHIFT)</span></div><div class="line"><a name="l49930"></a><span class="lineno">49930</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTAT_CEBE(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_CEBE_SHIFT))</span></div><div class="line"><a name="l49931"></a><span class="lineno">49931</span>&#160;</div><div class="line"><a name="l49933"></a><span class="lineno">49933</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTAT_CEBE(base, value) (SDHC_RMW_IRQSTAT(base, (SDHC_IRQSTAT_CEBE_MASK | SDHC_IRQSTAT_CC_MASK | SDHC_IRQSTAT_TC_MASK | SDHC_IRQSTAT_BGE_MASK | SDHC_IRQSTAT_DINT_MASK | SDHC_IRQSTAT_BWR_MASK | SDHC_IRQSTAT_BRR_MASK | SDHC_IRQSTAT_CINS_MASK | SDHC_IRQSTAT_CRM_MASK | SDHC_IRQSTAT_CINT_MASK | SDHC_IRQSTAT_CTOE_MASK | SDHC_IRQSTAT_CCE_MASK | SDHC_IRQSTAT_CIE_MASK | SDHC_IRQSTAT_DTOE_MASK | SDHC_IRQSTAT_DCE_MASK | SDHC_IRQSTAT_DEBE_MASK | SDHC_IRQSTAT_AC12E_MASK | SDHC_IRQSTAT_DMAE_MASK), SDHC_IRQSTAT_CEBE(value)))</span></div><div class="line"><a name="l49934"></a><span class="lineno">49934</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTAT_CEBE(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_CEBE_SHIFT) = (value))</span></div><div class="line"><a name="l49935"></a><span class="lineno">49935</span>&#160;</div><div class="line"><a name="l49948"></a><span class="lineno">49948</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTAT_CIE(base) ((SDHC_IRQSTAT_REG(base) &amp; SDHC_IRQSTAT_CIE_MASK) &gt;&gt; SDHC_IRQSTAT_CIE_SHIFT)</span></div><div class="line"><a name="l49949"></a><span class="lineno">49949</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTAT_CIE(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_CIE_SHIFT))</span></div><div class="line"><a name="l49950"></a><span class="lineno">49950</span>&#160;</div><div class="line"><a name="l49952"></a><span class="lineno">49952</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTAT_CIE(base, value) (SDHC_RMW_IRQSTAT(base, (SDHC_IRQSTAT_CIE_MASK | SDHC_IRQSTAT_CC_MASK | SDHC_IRQSTAT_TC_MASK | SDHC_IRQSTAT_BGE_MASK | SDHC_IRQSTAT_DINT_MASK | SDHC_IRQSTAT_BWR_MASK | SDHC_IRQSTAT_BRR_MASK | SDHC_IRQSTAT_CINS_MASK | SDHC_IRQSTAT_CRM_MASK | SDHC_IRQSTAT_CINT_MASK | SDHC_IRQSTAT_CTOE_MASK | SDHC_IRQSTAT_CCE_MASK | SDHC_IRQSTAT_CEBE_MASK | SDHC_IRQSTAT_DTOE_MASK | SDHC_IRQSTAT_DCE_MASK | SDHC_IRQSTAT_DEBE_MASK | SDHC_IRQSTAT_AC12E_MASK | SDHC_IRQSTAT_DMAE_MASK), SDHC_IRQSTAT_CIE(value)))</span></div><div class="line"><a name="l49953"></a><span class="lineno">49953</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTAT_CIE(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_CIE_SHIFT) = (value))</span></div><div class="line"><a name="l49954"></a><span class="lineno">49954</span>&#160;</div><div class="line"><a name="l49968"></a><span class="lineno">49968</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTAT_DTOE(base) ((SDHC_IRQSTAT_REG(base) &amp; SDHC_IRQSTAT_DTOE_MASK) &gt;&gt; SDHC_IRQSTAT_DTOE_SHIFT)</span></div><div class="line"><a name="l49969"></a><span class="lineno">49969</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTAT_DTOE(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_DTOE_SHIFT))</span></div><div class="line"><a name="l49970"></a><span class="lineno">49970</span>&#160;</div><div class="line"><a name="l49972"></a><span class="lineno">49972</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTAT_DTOE(base, value) (SDHC_RMW_IRQSTAT(base, (SDHC_IRQSTAT_DTOE_MASK | SDHC_IRQSTAT_CC_MASK | SDHC_IRQSTAT_TC_MASK | SDHC_IRQSTAT_BGE_MASK | SDHC_IRQSTAT_DINT_MASK | SDHC_IRQSTAT_BWR_MASK | SDHC_IRQSTAT_BRR_MASK | SDHC_IRQSTAT_CINS_MASK | SDHC_IRQSTAT_CRM_MASK | SDHC_IRQSTAT_CINT_MASK | SDHC_IRQSTAT_CTOE_MASK | SDHC_IRQSTAT_CCE_MASK | SDHC_IRQSTAT_CEBE_MASK | SDHC_IRQSTAT_CIE_MASK | SDHC_IRQSTAT_DCE_MASK | SDHC_IRQSTAT_DEBE_MASK | SDHC_IRQSTAT_AC12E_MASK | SDHC_IRQSTAT_DMAE_MASK), SDHC_IRQSTAT_DTOE(value)))</span></div><div class="line"><a name="l49973"></a><span class="lineno">49973</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTAT_DTOE(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_DTOE_SHIFT) = (value))</span></div><div class="line"><a name="l49974"></a><span class="lineno">49974</span>&#160;</div><div class="line"><a name="l49989"></a><span class="lineno">49989</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTAT_DCE(base) ((SDHC_IRQSTAT_REG(base) &amp; SDHC_IRQSTAT_DCE_MASK) &gt;&gt; SDHC_IRQSTAT_DCE_SHIFT)</span></div><div class="line"><a name="l49990"></a><span class="lineno">49990</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTAT_DCE(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_DCE_SHIFT))</span></div><div class="line"><a name="l49991"></a><span class="lineno">49991</span>&#160;</div><div class="line"><a name="l49993"></a><span class="lineno">49993</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTAT_DCE(base, value) (SDHC_RMW_IRQSTAT(base, (SDHC_IRQSTAT_DCE_MASK | SDHC_IRQSTAT_CC_MASK | SDHC_IRQSTAT_TC_MASK | SDHC_IRQSTAT_BGE_MASK | SDHC_IRQSTAT_DINT_MASK | SDHC_IRQSTAT_BWR_MASK | SDHC_IRQSTAT_BRR_MASK | SDHC_IRQSTAT_CINS_MASK | SDHC_IRQSTAT_CRM_MASK | SDHC_IRQSTAT_CINT_MASK | SDHC_IRQSTAT_CTOE_MASK | SDHC_IRQSTAT_CCE_MASK | SDHC_IRQSTAT_CEBE_MASK | SDHC_IRQSTAT_CIE_MASK | SDHC_IRQSTAT_DTOE_MASK | SDHC_IRQSTAT_DEBE_MASK | SDHC_IRQSTAT_AC12E_MASK | SDHC_IRQSTAT_DMAE_MASK), SDHC_IRQSTAT_DCE(value)))</span></div><div class="line"><a name="l49994"></a><span class="lineno">49994</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTAT_DCE(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_DCE_SHIFT) = (value))</span></div><div class="line"><a name="l49995"></a><span class="lineno">49995</span>&#160;</div><div class="line"><a name="l50009"></a><span class="lineno">50009</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTAT_DEBE(base) ((SDHC_IRQSTAT_REG(base) &amp; SDHC_IRQSTAT_DEBE_MASK) &gt;&gt; SDHC_IRQSTAT_DEBE_SHIFT)</span></div><div class="line"><a name="l50010"></a><span class="lineno">50010</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTAT_DEBE(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_DEBE_SHIFT))</span></div><div class="line"><a name="l50011"></a><span class="lineno">50011</span>&#160;</div><div class="line"><a name="l50013"></a><span class="lineno">50013</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTAT_DEBE(base, value) (SDHC_RMW_IRQSTAT(base, (SDHC_IRQSTAT_DEBE_MASK | SDHC_IRQSTAT_CC_MASK | SDHC_IRQSTAT_TC_MASK | SDHC_IRQSTAT_BGE_MASK | SDHC_IRQSTAT_DINT_MASK | SDHC_IRQSTAT_BWR_MASK | SDHC_IRQSTAT_BRR_MASK | SDHC_IRQSTAT_CINS_MASK | SDHC_IRQSTAT_CRM_MASK | SDHC_IRQSTAT_CINT_MASK | SDHC_IRQSTAT_CTOE_MASK | SDHC_IRQSTAT_CCE_MASK | SDHC_IRQSTAT_CEBE_MASK | SDHC_IRQSTAT_CIE_MASK | SDHC_IRQSTAT_DTOE_MASK | SDHC_IRQSTAT_DCE_MASK | SDHC_IRQSTAT_AC12E_MASK | SDHC_IRQSTAT_DMAE_MASK), SDHC_IRQSTAT_DEBE(value)))</span></div><div class="line"><a name="l50014"></a><span class="lineno">50014</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTAT_DEBE(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_DEBE_SHIFT) = (value))</span></div><div class="line"><a name="l50015"></a><span class="lineno">50015</span>&#160;</div><div class="line"><a name="l50031"></a><span class="lineno">50031</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTAT_AC12E(base) ((SDHC_IRQSTAT_REG(base) &amp; SDHC_IRQSTAT_AC12E_MASK) &gt;&gt; SDHC_IRQSTAT_AC12E_SHIFT)</span></div><div class="line"><a name="l50032"></a><span class="lineno">50032</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTAT_AC12E(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_AC12E_SHIFT))</span></div><div class="line"><a name="l50033"></a><span class="lineno">50033</span>&#160;</div><div class="line"><a name="l50035"></a><span class="lineno">50035</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTAT_AC12E(base, value) (SDHC_RMW_IRQSTAT(base, (SDHC_IRQSTAT_AC12E_MASK | SDHC_IRQSTAT_CC_MASK | SDHC_IRQSTAT_TC_MASK | SDHC_IRQSTAT_BGE_MASK | SDHC_IRQSTAT_DINT_MASK | SDHC_IRQSTAT_BWR_MASK | SDHC_IRQSTAT_BRR_MASK | SDHC_IRQSTAT_CINS_MASK | SDHC_IRQSTAT_CRM_MASK | SDHC_IRQSTAT_CINT_MASK | SDHC_IRQSTAT_CTOE_MASK | SDHC_IRQSTAT_CCE_MASK | SDHC_IRQSTAT_CEBE_MASK | SDHC_IRQSTAT_CIE_MASK | SDHC_IRQSTAT_DTOE_MASK | SDHC_IRQSTAT_DCE_MASK | SDHC_IRQSTAT_DEBE_MASK | SDHC_IRQSTAT_DMAE_MASK), SDHC_IRQSTAT_AC12E(value)))</span></div><div class="line"><a name="l50036"></a><span class="lineno">50036</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTAT_AC12E(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_AC12E_SHIFT) = (value))</span></div><div class="line"><a name="l50037"></a><span class="lineno">50037</span>&#160;</div><div class="line"><a name="l50057"></a><span class="lineno">50057</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTAT_DMAE(base) ((SDHC_IRQSTAT_REG(base) &amp; SDHC_IRQSTAT_DMAE_MASK) &gt;&gt; SDHC_IRQSTAT_DMAE_SHIFT)</span></div><div class="line"><a name="l50058"></a><span class="lineno">50058</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTAT_DMAE(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_DMAE_SHIFT))</span></div><div class="line"><a name="l50059"></a><span class="lineno">50059</span>&#160;</div><div class="line"><a name="l50061"></a><span class="lineno">50061</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTAT_DMAE(base, value) (SDHC_RMW_IRQSTAT(base, (SDHC_IRQSTAT_DMAE_MASK | SDHC_IRQSTAT_CC_MASK | SDHC_IRQSTAT_TC_MASK | SDHC_IRQSTAT_BGE_MASK | SDHC_IRQSTAT_DINT_MASK | SDHC_IRQSTAT_BWR_MASK | SDHC_IRQSTAT_BRR_MASK | SDHC_IRQSTAT_CINS_MASK | SDHC_IRQSTAT_CRM_MASK | SDHC_IRQSTAT_CINT_MASK | SDHC_IRQSTAT_CTOE_MASK | SDHC_IRQSTAT_CCE_MASK | SDHC_IRQSTAT_CEBE_MASK | SDHC_IRQSTAT_CIE_MASK | SDHC_IRQSTAT_DTOE_MASK | SDHC_IRQSTAT_DCE_MASK | SDHC_IRQSTAT_DEBE_MASK | SDHC_IRQSTAT_AC12E_MASK), SDHC_IRQSTAT_DMAE(value)))</span></div><div class="line"><a name="l50062"></a><span class="lineno">50062</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTAT_DMAE(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTAT_REG(base), SDHC_IRQSTAT_DMAE_SHIFT) = (value))</span></div><div class="line"><a name="l50063"></a><span class="lineno">50063</span>&#160;</div><div class="line"><a name="l50088"></a><span class="lineno">50088</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTATEN(base)  (SDHC_IRQSTATEN_REG(base))</span></div><div class="line"><a name="l50089"></a><span class="lineno">50089</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTATEN(base, value) (SDHC_IRQSTATEN_REG(base) = (value))</span></div><div class="line"><a name="l50090"></a><span class="lineno">50090</span>&#160;<span class="preprocessor">#define SDHC_RMW_IRQSTATEN(base, mask, value) (SDHC_WR_IRQSTATEN(base, (SDHC_RD_IRQSTATEN(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l50091"></a><span class="lineno">50091</span>&#160;<span class="preprocessor">#define SDHC_SET_IRQSTATEN(base, value) (SDHC_WR_IRQSTATEN(base, SDHC_RD_IRQSTATEN(base) |  (value)))</span></div><div class="line"><a name="l50092"></a><span class="lineno">50092</span>&#160;<span class="preprocessor">#define SDHC_CLR_IRQSTATEN(base, value) (SDHC_WR_IRQSTATEN(base, SDHC_RD_IRQSTATEN(base) &amp; ~(value)))</span></div><div class="line"><a name="l50093"></a><span class="lineno">50093</span>&#160;<span class="preprocessor">#define SDHC_TOG_IRQSTATEN(base, value) (SDHC_WR_IRQSTATEN(base, SDHC_RD_IRQSTATEN(base) ^  (value)))</span></div><div class="line"><a name="l50094"></a><span class="lineno">50094</span>&#160;</div><div class="line"><a name="l50096"></a><span class="lineno">50096</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l50097"></a><span class="lineno">50097</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_IRQSTATEN bitfields</span></div><div class="line"><a name="l50098"></a><span class="lineno">50098</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l50099"></a><span class="lineno">50099</span>&#160;</div><div class="line"><a name="l50109"></a><span class="lineno">50109</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTATEN_CCSEN(base) ((SDHC_IRQSTATEN_REG(base) &amp; SDHC_IRQSTATEN_CCSEN_MASK) &gt;&gt; SDHC_IRQSTATEN_CCSEN_SHIFT)</span></div><div class="line"><a name="l50110"></a><span class="lineno">50110</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTATEN_CCSEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_CCSEN_SHIFT))</span></div><div class="line"><a name="l50111"></a><span class="lineno">50111</span>&#160;</div><div class="line"><a name="l50113"></a><span class="lineno">50113</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTATEN_CCSEN(base, value) (SDHC_RMW_IRQSTATEN(base, SDHC_IRQSTATEN_CCSEN_MASK, SDHC_IRQSTATEN_CCSEN(value)))</span></div><div class="line"><a name="l50114"></a><span class="lineno">50114</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTATEN_CCSEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_CCSEN_SHIFT) = (value))</span></div><div class="line"><a name="l50115"></a><span class="lineno">50115</span>&#160;</div><div class="line"><a name="l50126"></a><span class="lineno">50126</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTATEN_TCSEN(base) ((SDHC_IRQSTATEN_REG(base) &amp; SDHC_IRQSTATEN_TCSEN_MASK) &gt;&gt; SDHC_IRQSTATEN_TCSEN_SHIFT)</span></div><div class="line"><a name="l50127"></a><span class="lineno">50127</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTATEN_TCSEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_TCSEN_SHIFT))</span></div><div class="line"><a name="l50128"></a><span class="lineno">50128</span>&#160;</div><div class="line"><a name="l50130"></a><span class="lineno">50130</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTATEN_TCSEN(base, value) (SDHC_RMW_IRQSTATEN(base, SDHC_IRQSTATEN_TCSEN_MASK, SDHC_IRQSTATEN_TCSEN(value)))</span></div><div class="line"><a name="l50131"></a><span class="lineno">50131</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTATEN_TCSEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_TCSEN_SHIFT) = (value))</span></div><div class="line"><a name="l50132"></a><span class="lineno">50132</span>&#160;</div><div class="line"><a name="l50143"></a><span class="lineno">50143</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTATEN_BGESEN(base) ((SDHC_IRQSTATEN_REG(base) &amp; SDHC_IRQSTATEN_BGESEN_MASK) &gt;&gt; SDHC_IRQSTATEN_BGESEN_SHIFT)</span></div><div class="line"><a name="l50144"></a><span class="lineno">50144</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTATEN_BGESEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_BGESEN_SHIFT))</span></div><div class="line"><a name="l50145"></a><span class="lineno">50145</span>&#160;</div><div class="line"><a name="l50147"></a><span class="lineno">50147</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTATEN_BGESEN(base, value) (SDHC_RMW_IRQSTATEN(base, SDHC_IRQSTATEN_BGESEN_MASK, SDHC_IRQSTATEN_BGESEN(value)))</span></div><div class="line"><a name="l50148"></a><span class="lineno">50148</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTATEN_BGESEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_BGESEN_SHIFT) = (value))</span></div><div class="line"><a name="l50149"></a><span class="lineno">50149</span>&#160;</div><div class="line"><a name="l50160"></a><span class="lineno">50160</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTATEN_DINTSEN(base) ((SDHC_IRQSTATEN_REG(base) &amp; SDHC_IRQSTATEN_DINTSEN_MASK) &gt;&gt; SDHC_IRQSTATEN_DINTSEN_SHIFT)</span></div><div class="line"><a name="l50161"></a><span class="lineno">50161</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTATEN_DINTSEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_DINTSEN_SHIFT))</span></div><div class="line"><a name="l50162"></a><span class="lineno">50162</span>&#160;</div><div class="line"><a name="l50164"></a><span class="lineno">50164</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTATEN_DINTSEN(base, value) (SDHC_RMW_IRQSTATEN(base, SDHC_IRQSTATEN_DINTSEN_MASK, SDHC_IRQSTATEN_DINTSEN(value)))</span></div><div class="line"><a name="l50165"></a><span class="lineno">50165</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTATEN_DINTSEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_DINTSEN_SHIFT) = (value))</span></div><div class="line"><a name="l50166"></a><span class="lineno">50166</span>&#160;</div><div class="line"><a name="l50177"></a><span class="lineno">50177</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTATEN_BWRSEN(base) ((SDHC_IRQSTATEN_REG(base) &amp; SDHC_IRQSTATEN_BWRSEN_MASK) &gt;&gt; SDHC_IRQSTATEN_BWRSEN_SHIFT)</span></div><div class="line"><a name="l50178"></a><span class="lineno">50178</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTATEN_BWRSEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_BWRSEN_SHIFT))</span></div><div class="line"><a name="l50179"></a><span class="lineno">50179</span>&#160;</div><div class="line"><a name="l50181"></a><span class="lineno">50181</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTATEN_BWRSEN(base, value) (SDHC_RMW_IRQSTATEN(base, SDHC_IRQSTATEN_BWRSEN_MASK, SDHC_IRQSTATEN_BWRSEN(value)))</span></div><div class="line"><a name="l50182"></a><span class="lineno">50182</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTATEN_BWRSEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_BWRSEN_SHIFT) = (value))</span></div><div class="line"><a name="l50183"></a><span class="lineno">50183</span>&#160;</div><div class="line"><a name="l50194"></a><span class="lineno">50194</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTATEN_BRRSEN(base) ((SDHC_IRQSTATEN_REG(base) &amp; SDHC_IRQSTATEN_BRRSEN_MASK) &gt;&gt; SDHC_IRQSTATEN_BRRSEN_SHIFT)</span></div><div class="line"><a name="l50195"></a><span class="lineno">50195</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTATEN_BRRSEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_BRRSEN_SHIFT))</span></div><div class="line"><a name="l50196"></a><span class="lineno">50196</span>&#160;</div><div class="line"><a name="l50198"></a><span class="lineno">50198</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTATEN_BRRSEN(base, value) (SDHC_RMW_IRQSTATEN(base, SDHC_IRQSTATEN_BRRSEN_MASK, SDHC_IRQSTATEN_BRRSEN(value)))</span></div><div class="line"><a name="l50199"></a><span class="lineno">50199</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTATEN_BRRSEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_BRRSEN_SHIFT) = (value))</span></div><div class="line"><a name="l50200"></a><span class="lineno">50200</span>&#160;</div><div class="line"><a name="l50211"></a><span class="lineno">50211</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTATEN_CINSEN(base) ((SDHC_IRQSTATEN_REG(base) &amp; SDHC_IRQSTATEN_CINSEN_MASK) &gt;&gt; SDHC_IRQSTATEN_CINSEN_SHIFT)</span></div><div class="line"><a name="l50212"></a><span class="lineno">50212</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTATEN_CINSEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_CINSEN_SHIFT))</span></div><div class="line"><a name="l50213"></a><span class="lineno">50213</span>&#160;</div><div class="line"><a name="l50215"></a><span class="lineno">50215</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTATEN_CINSEN(base, value) (SDHC_RMW_IRQSTATEN(base, SDHC_IRQSTATEN_CINSEN_MASK, SDHC_IRQSTATEN_CINSEN(value)))</span></div><div class="line"><a name="l50216"></a><span class="lineno">50216</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTATEN_CINSEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_CINSEN_SHIFT) = (value))</span></div><div class="line"><a name="l50217"></a><span class="lineno">50217</span>&#160;</div><div class="line"><a name="l50228"></a><span class="lineno">50228</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTATEN_CRMSEN(base) ((SDHC_IRQSTATEN_REG(base) &amp; SDHC_IRQSTATEN_CRMSEN_MASK) &gt;&gt; SDHC_IRQSTATEN_CRMSEN_SHIFT)</span></div><div class="line"><a name="l50229"></a><span class="lineno">50229</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTATEN_CRMSEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_CRMSEN_SHIFT))</span></div><div class="line"><a name="l50230"></a><span class="lineno">50230</span>&#160;</div><div class="line"><a name="l50232"></a><span class="lineno">50232</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTATEN_CRMSEN(base, value) (SDHC_RMW_IRQSTATEN(base, SDHC_IRQSTATEN_CRMSEN_MASK, SDHC_IRQSTATEN_CRMSEN(value)))</span></div><div class="line"><a name="l50233"></a><span class="lineno">50233</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTATEN_CRMSEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_CRMSEN_SHIFT) = (value))</span></div><div class="line"><a name="l50234"></a><span class="lineno">50234</span>&#160;</div><div class="line"><a name="l50251"></a><span class="lineno">50251</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTATEN_CINTSEN(base) ((SDHC_IRQSTATEN_REG(base) &amp; SDHC_IRQSTATEN_CINTSEN_MASK) &gt;&gt; SDHC_IRQSTATEN_CINTSEN_SHIFT)</span></div><div class="line"><a name="l50252"></a><span class="lineno">50252</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTATEN_CINTSEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_CINTSEN_SHIFT))</span></div><div class="line"><a name="l50253"></a><span class="lineno">50253</span>&#160;</div><div class="line"><a name="l50255"></a><span class="lineno">50255</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTATEN_CINTSEN(base, value) (SDHC_RMW_IRQSTATEN(base, SDHC_IRQSTATEN_CINTSEN_MASK, SDHC_IRQSTATEN_CINTSEN(value)))</span></div><div class="line"><a name="l50256"></a><span class="lineno">50256</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTATEN_CINTSEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_CINTSEN_SHIFT) = (value))</span></div><div class="line"><a name="l50257"></a><span class="lineno">50257</span>&#160;</div><div class="line"><a name="l50268"></a><span class="lineno">50268</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTATEN_CTOESEN(base) ((SDHC_IRQSTATEN_REG(base) &amp; SDHC_IRQSTATEN_CTOESEN_MASK) &gt;&gt; SDHC_IRQSTATEN_CTOESEN_SHIFT)</span></div><div class="line"><a name="l50269"></a><span class="lineno">50269</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTATEN_CTOESEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_CTOESEN_SHIFT))</span></div><div class="line"><a name="l50270"></a><span class="lineno">50270</span>&#160;</div><div class="line"><a name="l50272"></a><span class="lineno">50272</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTATEN_CTOESEN(base, value) (SDHC_RMW_IRQSTATEN(base, SDHC_IRQSTATEN_CTOESEN_MASK, SDHC_IRQSTATEN_CTOESEN(value)))</span></div><div class="line"><a name="l50273"></a><span class="lineno">50273</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTATEN_CTOESEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_CTOESEN_SHIFT) = (value))</span></div><div class="line"><a name="l50274"></a><span class="lineno">50274</span>&#160;</div><div class="line"><a name="l50285"></a><span class="lineno">50285</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTATEN_CCESEN(base) ((SDHC_IRQSTATEN_REG(base) &amp; SDHC_IRQSTATEN_CCESEN_MASK) &gt;&gt; SDHC_IRQSTATEN_CCESEN_SHIFT)</span></div><div class="line"><a name="l50286"></a><span class="lineno">50286</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTATEN_CCESEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_CCESEN_SHIFT))</span></div><div class="line"><a name="l50287"></a><span class="lineno">50287</span>&#160;</div><div class="line"><a name="l50289"></a><span class="lineno">50289</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTATEN_CCESEN(base, value) (SDHC_RMW_IRQSTATEN(base, SDHC_IRQSTATEN_CCESEN_MASK, SDHC_IRQSTATEN_CCESEN(value)))</span></div><div class="line"><a name="l50290"></a><span class="lineno">50290</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTATEN_CCESEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_CCESEN_SHIFT) = (value))</span></div><div class="line"><a name="l50291"></a><span class="lineno">50291</span>&#160;</div><div class="line"><a name="l50302"></a><span class="lineno">50302</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTATEN_CEBESEN(base) ((SDHC_IRQSTATEN_REG(base) &amp; SDHC_IRQSTATEN_CEBESEN_MASK) &gt;&gt; SDHC_IRQSTATEN_CEBESEN_SHIFT)</span></div><div class="line"><a name="l50303"></a><span class="lineno">50303</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTATEN_CEBESEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_CEBESEN_SHIFT))</span></div><div class="line"><a name="l50304"></a><span class="lineno">50304</span>&#160;</div><div class="line"><a name="l50306"></a><span class="lineno">50306</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTATEN_CEBESEN(base, value) (SDHC_RMW_IRQSTATEN(base, SDHC_IRQSTATEN_CEBESEN_MASK, SDHC_IRQSTATEN_CEBESEN(value)))</span></div><div class="line"><a name="l50307"></a><span class="lineno">50307</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTATEN_CEBESEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_CEBESEN_SHIFT) = (value))</span></div><div class="line"><a name="l50308"></a><span class="lineno">50308</span>&#160;</div><div class="line"><a name="l50319"></a><span class="lineno">50319</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTATEN_CIESEN(base) ((SDHC_IRQSTATEN_REG(base) &amp; SDHC_IRQSTATEN_CIESEN_MASK) &gt;&gt; SDHC_IRQSTATEN_CIESEN_SHIFT)</span></div><div class="line"><a name="l50320"></a><span class="lineno">50320</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTATEN_CIESEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_CIESEN_SHIFT))</span></div><div class="line"><a name="l50321"></a><span class="lineno">50321</span>&#160;</div><div class="line"><a name="l50323"></a><span class="lineno">50323</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTATEN_CIESEN(base, value) (SDHC_RMW_IRQSTATEN(base, SDHC_IRQSTATEN_CIESEN_MASK, SDHC_IRQSTATEN_CIESEN(value)))</span></div><div class="line"><a name="l50324"></a><span class="lineno">50324</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTATEN_CIESEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_CIESEN_SHIFT) = (value))</span></div><div class="line"><a name="l50325"></a><span class="lineno">50325</span>&#160;</div><div class="line"><a name="l50336"></a><span class="lineno">50336</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTATEN_DTOESEN(base) ((SDHC_IRQSTATEN_REG(base) &amp; SDHC_IRQSTATEN_DTOESEN_MASK) &gt;&gt; SDHC_IRQSTATEN_DTOESEN_SHIFT)</span></div><div class="line"><a name="l50337"></a><span class="lineno">50337</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTATEN_DTOESEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_DTOESEN_SHIFT))</span></div><div class="line"><a name="l50338"></a><span class="lineno">50338</span>&#160;</div><div class="line"><a name="l50340"></a><span class="lineno">50340</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTATEN_DTOESEN(base, value) (SDHC_RMW_IRQSTATEN(base, SDHC_IRQSTATEN_DTOESEN_MASK, SDHC_IRQSTATEN_DTOESEN(value)))</span></div><div class="line"><a name="l50341"></a><span class="lineno">50341</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTATEN_DTOESEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_DTOESEN_SHIFT) = (value))</span></div><div class="line"><a name="l50342"></a><span class="lineno">50342</span>&#160;</div><div class="line"><a name="l50353"></a><span class="lineno">50353</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTATEN_DCESEN(base) ((SDHC_IRQSTATEN_REG(base) &amp; SDHC_IRQSTATEN_DCESEN_MASK) &gt;&gt; SDHC_IRQSTATEN_DCESEN_SHIFT)</span></div><div class="line"><a name="l50354"></a><span class="lineno">50354</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTATEN_DCESEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_DCESEN_SHIFT))</span></div><div class="line"><a name="l50355"></a><span class="lineno">50355</span>&#160;</div><div class="line"><a name="l50357"></a><span class="lineno">50357</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTATEN_DCESEN(base, value) (SDHC_RMW_IRQSTATEN(base, SDHC_IRQSTATEN_DCESEN_MASK, SDHC_IRQSTATEN_DCESEN(value)))</span></div><div class="line"><a name="l50358"></a><span class="lineno">50358</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTATEN_DCESEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_DCESEN_SHIFT) = (value))</span></div><div class="line"><a name="l50359"></a><span class="lineno">50359</span>&#160;</div><div class="line"><a name="l50370"></a><span class="lineno">50370</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTATEN_DEBESEN(base) ((SDHC_IRQSTATEN_REG(base) &amp; SDHC_IRQSTATEN_DEBESEN_MASK) &gt;&gt; SDHC_IRQSTATEN_DEBESEN_SHIFT)</span></div><div class="line"><a name="l50371"></a><span class="lineno">50371</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTATEN_DEBESEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_DEBESEN_SHIFT))</span></div><div class="line"><a name="l50372"></a><span class="lineno">50372</span>&#160;</div><div class="line"><a name="l50374"></a><span class="lineno">50374</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTATEN_DEBESEN(base, value) (SDHC_RMW_IRQSTATEN(base, SDHC_IRQSTATEN_DEBESEN_MASK, SDHC_IRQSTATEN_DEBESEN(value)))</span></div><div class="line"><a name="l50375"></a><span class="lineno">50375</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTATEN_DEBESEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_DEBESEN_SHIFT) = (value))</span></div><div class="line"><a name="l50376"></a><span class="lineno">50376</span>&#160;</div><div class="line"><a name="l50387"></a><span class="lineno">50387</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTATEN_AC12ESEN(base) ((SDHC_IRQSTATEN_REG(base) &amp; SDHC_IRQSTATEN_AC12ESEN_MASK) &gt;&gt; SDHC_IRQSTATEN_AC12ESEN_SHIFT)</span></div><div class="line"><a name="l50388"></a><span class="lineno">50388</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTATEN_AC12ESEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_AC12ESEN_SHIFT))</span></div><div class="line"><a name="l50389"></a><span class="lineno">50389</span>&#160;</div><div class="line"><a name="l50391"></a><span class="lineno">50391</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTATEN_AC12ESEN(base, value) (SDHC_RMW_IRQSTATEN(base, SDHC_IRQSTATEN_AC12ESEN_MASK, SDHC_IRQSTATEN_AC12ESEN(value)))</span></div><div class="line"><a name="l50392"></a><span class="lineno">50392</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTATEN_AC12ESEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_AC12ESEN_SHIFT) = (value))</span></div><div class="line"><a name="l50393"></a><span class="lineno">50393</span>&#160;</div><div class="line"><a name="l50404"></a><span class="lineno">50404</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSTATEN_DMAESEN(base) ((SDHC_IRQSTATEN_REG(base) &amp; SDHC_IRQSTATEN_DMAESEN_MASK) &gt;&gt; SDHC_IRQSTATEN_DMAESEN_SHIFT)</span></div><div class="line"><a name="l50405"></a><span class="lineno">50405</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSTATEN_DMAESEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_DMAESEN_SHIFT))</span></div><div class="line"><a name="l50406"></a><span class="lineno">50406</span>&#160;</div><div class="line"><a name="l50408"></a><span class="lineno">50408</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSTATEN_DMAESEN(base, value) (SDHC_RMW_IRQSTATEN(base, SDHC_IRQSTATEN_DMAESEN_MASK, SDHC_IRQSTATEN_DMAESEN(value)))</span></div><div class="line"><a name="l50409"></a><span class="lineno">50409</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSTATEN_DMAESEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSTATEN_REG(base), SDHC_IRQSTATEN_DMAESEN_SHIFT) = (value))</span></div><div class="line"><a name="l50410"></a><span class="lineno">50410</span>&#160;</div><div class="line"><a name="l50431"></a><span class="lineno">50431</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSIGEN(base)   (SDHC_IRQSIGEN_REG(base))</span></div><div class="line"><a name="l50432"></a><span class="lineno">50432</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSIGEN(base, value) (SDHC_IRQSIGEN_REG(base) = (value))</span></div><div class="line"><a name="l50433"></a><span class="lineno">50433</span>&#160;<span class="preprocessor">#define SDHC_RMW_IRQSIGEN(base, mask, value) (SDHC_WR_IRQSIGEN(base, (SDHC_RD_IRQSIGEN(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l50434"></a><span class="lineno">50434</span>&#160;<span class="preprocessor">#define SDHC_SET_IRQSIGEN(base, value) (SDHC_WR_IRQSIGEN(base, SDHC_RD_IRQSIGEN(base) |  (value)))</span></div><div class="line"><a name="l50435"></a><span class="lineno">50435</span>&#160;<span class="preprocessor">#define SDHC_CLR_IRQSIGEN(base, value) (SDHC_WR_IRQSIGEN(base, SDHC_RD_IRQSIGEN(base) &amp; ~(value)))</span></div><div class="line"><a name="l50436"></a><span class="lineno">50436</span>&#160;<span class="preprocessor">#define SDHC_TOG_IRQSIGEN(base, value) (SDHC_WR_IRQSIGEN(base, SDHC_RD_IRQSIGEN(base) ^  (value)))</span></div><div class="line"><a name="l50437"></a><span class="lineno">50437</span>&#160;</div><div class="line"><a name="l50439"></a><span class="lineno">50439</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l50440"></a><span class="lineno">50440</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_IRQSIGEN bitfields</span></div><div class="line"><a name="l50441"></a><span class="lineno">50441</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l50442"></a><span class="lineno">50442</span>&#160;</div><div class="line"><a name="l50452"></a><span class="lineno">50452</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSIGEN_CCIEN(base) ((SDHC_IRQSIGEN_REG(base) &amp; SDHC_IRQSIGEN_CCIEN_MASK) &gt;&gt; SDHC_IRQSIGEN_CCIEN_SHIFT)</span></div><div class="line"><a name="l50453"></a><span class="lineno">50453</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSIGEN_CCIEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_CCIEN_SHIFT))</span></div><div class="line"><a name="l50454"></a><span class="lineno">50454</span>&#160;</div><div class="line"><a name="l50456"></a><span class="lineno">50456</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSIGEN_CCIEN(base, value) (SDHC_RMW_IRQSIGEN(base, SDHC_IRQSIGEN_CCIEN_MASK, SDHC_IRQSIGEN_CCIEN(value)))</span></div><div class="line"><a name="l50457"></a><span class="lineno">50457</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSIGEN_CCIEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_CCIEN_SHIFT) = (value))</span></div><div class="line"><a name="l50458"></a><span class="lineno">50458</span>&#160;</div><div class="line"><a name="l50469"></a><span class="lineno">50469</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSIGEN_TCIEN(base) ((SDHC_IRQSIGEN_REG(base) &amp; SDHC_IRQSIGEN_TCIEN_MASK) &gt;&gt; SDHC_IRQSIGEN_TCIEN_SHIFT)</span></div><div class="line"><a name="l50470"></a><span class="lineno">50470</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSIGEN_TCIEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_TCIEN_SHIFT))</span></div><div class="line"><a name="l50471"></a><span class="lineno">50471</span>&#160;</div><div class="line"><a name="l50473"></a><span class="lineno">50473</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSIGEN_TCIEN(base, value) (SDHC_RMW_IRQSIGEN(base, SDHC_IRQSIGEN_TCIEN_MASK, SDHC_IRQSIGEN_TCIEN(value)))</span></div><div class="line"><a name="l50474"></a><span class="lineno">50474</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSIGEN_TCIEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_TCIEN_SHIFT) = (value))</span></div><div class="line"><a name="l50475"></a><span class="lineno">50475</span>&#160;</div><div class="line"><a name="l50486"></a><span class="lineno">50486</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSIGEN_BGEIEN(base) ((SDHC_IRQSIGEN_REG(base) &amp; SDHC_IRQSIGEN_BGEIEN_MASK) &gt;&gt; SDHC_IRQSIGEN_BGEIEN_SHIFT)</span></div><div class="line"><a name="l50487"></a><span class="lineno">50487</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSIGEN_BGEIEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_BGEIEN_SHIFT))</span></div><div class="line"><a name="l50488"></a><span class="lineno">50488</span>&#160;</div><div class="line"><a name="l50490"></a><span class="lineno">50490</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSIGEN_BGEIEN(base, value) (SDHC_RMW_IRQSIGEN(base, SDHC_IRQSIGEN_BGEIEN_MASK, SDHC_IRQSIGEN_BGEIEN(value)))</span></div><div class="line"><a name="l50491"></a><span class="lineno">50491</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSIGEN_BGEIEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_BGEIEN_SHIFT) = (value))</span></div><div class="line"><a name="l50492"></a><span class="lineno">50492</span>&#160;</div><div class="line"><a name="l50503"></a><span class="lineno">50503</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSIGEN_DINTIEN(base) ((SDHC_IRQSIGEN_REG(base) &amp; SDHC_IRQSIGEN_DINTIEN_MASK) &gt;&gt; SDHC_IRQSIGEN_DINTIEN_SHIFT)</span></div><div class="line"><a name="l50504"></a><span class="lineno">50504</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSIGEN_DINTIEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_DINTIEN_SHIFT))</span></div><div class="line"><a name="l50505"></a><span class="lineno">50505</span>&#160;</div><div class="line"><a name="l50507"></a><span class="lineno">50507</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSIGEN_DINTIEN(base, value) (SDHC_RMW_IRQSIGEN(base, SDHC_IRQSIGEN_DINTIEN_MASK, SDHC_IRQSIGEN_DINTIEN(value)))</span></div><div class="line"><a name="l50508"></a><span class="lineno">50508</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSIGEN_DINTIEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_DINTIEN_SHIFT) = (value))</span></div><div class="line"><a name="l50509"></a><span class="lineno">50509</span>&#160;</div><div class="line"><a name="l50520"></a><span class="lineno">50520</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSIGEN_BWRIEN(base) ((SDHC_IRQSIGEN_REG(base) &amp; SDHC_IRQSIGEN_BWRIEN_MASK) &gt;&gt; SDHC_IRQSIGEN_BWRIEN_SHIFT)</span></div><div class="line"><a name="l50521"></a><span class="lineno">50521</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSIGEN_BWRIEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_BWRIEN_SHIFT))</span></div><div class="line"><a name="l50522"></a><span class="lineno">50522</span>&#160;</div><div class="line"><a name="l50524"></a><span class="lineno">50524</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSIGEN_BWRIEN(base, value) (SDHC_RMW_IRQSIGEN(base, SDHC_IRQSIGEN_BWRIEN_MASK, SDHC_IRQSIGEN_BWRIEN(value)))</span></div><div class="line"><a name="l50525"></a><span class="lineno">50525</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSIGEN_BWRIEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_BWRIEN_SHIFT) = (value))</span></div><div class="line"><a name="l50526"></a><span class="lineno">50526</span>&#160;</div><div class="line"><a name="l50537"></a><span class="lineno">50537</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSIGEN_BRRIEN(base) ((SDHC_IRQSIGEN_REG(base) &amp; SDHC_IRQSIGEN_BRRIEN_MASK) &gt;&gt; SDHC_IRQSIGEN_BRRIEN_SHIFT)</span></div><div class="line"><a name="l50538"></a><span class="lineno">50538</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSIGEN_BRRIEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_BRRIEN_SHIFT))</span></div><div class="line"><a name="l50539"></a><span class="lineno">50539</span>&#160;</div><div class="line"><a name="l50541"></a><span class="lineno">50541</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSIGEN_BRRIEN(base, value) (SDHC_RMW_IRQSIGEN(base, SDHC_IRQSIGEN_BRRIEN_MASK, SDHC_IRQSIGEN_BRRIEN(value)))</span></div><div class="line"><a name="l50542"></a><span class="lineno">50542</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSIGEN_BRRIEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_BRRIEN_SHIFT) = (value))</span></div><div class="line"><a name="l50543"></a><span class="lineno">50543</span>&#160;</div><div class="line"><a name="l50554"></a><span class="lineno">50554</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSIGEN_CINSIEN(base) ((SDHC_IRQSIGEN_REG(base) &amp; SDHC_IRQSIGEN_CINSIEN_MASK) &gt;&gt; SDHC_IRQSIGEN_CINSIEN_SHIFT)</span></div><div class="line"><a name="l50555"></a><span class="lineno">50555</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSIGEN_CINSIEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_CINSIEN_SHIFT))</span></div><div class="line"><a name="l50556"></a><span class="lineno">50556</span>&#160;</div><div class="line"><a name="l50558"></a><span class="lineno">50558</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSIGEN_CINSIEN(base, value) (SDHC_RMW_IRQSIGEN(base, SDHC_IRQSIGEN_CINSIEN_MASK, SDHC_IRQSIGEN_CINSIEN(value)))</span></div><div class="line"><a name="l50559"></a><span class="lineno">50559</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSIGEN_CINSIEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_CINSIEN_SHIFT) = (value))</span></div><div class="line"><a name="l50560"></a><span class="lineno">50560</span>&#160;</div><div class="line"><a name="l50571"></a><span class="lineno">50571</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSIGEN_CRMIEN(base) ((SDHC_IRQSIGEN_REG(base) &amp; SDHC_IRQSIGEN_CRMIEN_MASK) &gt;&gt; SDHC_IRQSIGEN_CRMIEN_SHIFT)</span></div><div class="line"><a name="l50572"></a><span class="lineno">50572</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSIGEN_CRMIEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_CRMIEN_SHIFT))</span></div><div class="line"><a name="l50573"></a><span class="lineno">50573</span>&#160;</div><div class="line"><a name="l50575"></a><span class="lineno">50575</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSIGEN_CRMIEN(base, value) (SDHC_RMW_IRQSIGEN(base, SDHC_IRQSIGEN_CRMIEN_MASK, SDHC_IRQSIGEN_CRMIEN(value)))</span></div><div class="line"><a name="l50576"></a><span class="lineno">50576</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSIGEN_CRMIEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_CRMIEN_SHIFT) = (value))</span></div><div class="line"><a name="l50577"></a><span class="lineno">50577</span>&#160;</div><div class="line"><a name="l50588"></a><span class="lineno">50588</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSIGEN_CINTIEN(base) ((SDHC_IRQSIGEN_REG(base) &amp; SDHC_IRQSIGEN_CINTIEN_MASK) &gt;&gt; SDHC_IRQSIGEN_CINTIEN_SHIFT)</span></div><div class="line"><a name="l50589"></a><span class="lineno">50589</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSIGEN_CINTIEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_CINTIEN_SHIFT))</span></div><div class="line"><a name="l50590"></a><span class="lineno">50590</span>&#160;</div><div class="line"><a name="l50592"></a><span class="lineno">50592</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSIGEN_CINTIEN(base, value) (SDHC_RMW_IRQSIGEN(base, SDHC_IRQSIGEN_CINTIEN_MASK, SDHC_IRQSIGEN_CINTIEN(value)))</span></div><div class="line"><a name="l50593"></a><span class="lineno">50593</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSIGEN_CINTIEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_CINTIEN_SHIFT) = (value))</span></div><div class="line"><a name="l50594"></a><span class="lineno">50594</span>&#160;</div><div class="line"><a name="l50605"></a><span class="lineno">50605</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSIGEN_CTOEIEN(base) ((SDHC_IRQSIGEN_REG(base) &amp; SDHC_IRQSIGEN_CTOEIEN_MASK) &gt;&gt; SDHC_IRQSIGEN_CTOEIEN_SHIFT)</span></div><div class="line"><a name="l50606"></a><span class="lineno">50606</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSIGEN_CTOEIEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_CTOEIEN_SHIFT))</span></div><div class="line"><a name="l50607"></a><span class="lineno">50607</span>&#160;</div><div class="line"><a name="l50609"></a><span class="lineno">50609</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSIGEN_CTOEIEN(base, value) (SDHC_RMW_IRQSIGEN(base, SDHC_IRQSIGEN_CTOEIEN_MASK, SDHC_IRQSIGEN_CTOEIEN(value)))</span></div><div class="line"><a name="l50610"></a><span class="lineno">50610</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSIGEN_CTOEIEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_CTOEIEN_SHIFT) = (value))</span></div><div class="line"><a name="l50611"></a><span class="lineno">50611</span>&#160;</div><div class="line"><a name="l50622"></a><span class="lineno">50622</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSIGEN_CCEIEN(base) ((SDHC_IRQSIGEN_REG(base) &amp; SDHC_IRQSIGEN_CCEIEN_MASK) &gt;&gt; SDHC_IRQSIGEN_CCEIEN_SHIFT)</span></div><div class="line"><a name="l50623"></a><span class="lineno">50623</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSIGEN_CCEIEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_CCEIEN_SHIFT))</span></div><div class="line"><a name="l50624"></a><span class="lineno">50624</span>&#160;</div><div class="line"><a name="l50626"></a><span class="lineno">50626</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSIGEN_CCEIEN(base, value) (SDHC_RMW_IRQSIGEN(base, SDHC_IRQSIGEN_CCEIEN_MASK, SDHC_IRQSIGEN_CCEIEN(value)))</span></div><div class="line"><a name="l50627"></a><span class="lineno">50627</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSIGEN_CCEIEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_CCEIEN_SHIFT) = (value))</span></div><div class="line"><a name="l50628"></a><span class="lineno">50628</span>&#160;</div><div class="line"><a name="l50639"></a><span class="lineno">50639</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSIGEN_CEBEIEN(base) ((SDHC_IRQSIGEN_REG(base) &amp; SDHC_IRQSIGEN_CEBEIEN_MASK) &gt;&gt; SDHC_IRQSIGEN_CEBEIEN_SHIFT)</span></div><div class="line"><a name="l50640"></a><span class="lineno">50640</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSIGEN_CEBEIEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_CEBEIEN_SHIFT))</span></div><div class="line"><a name="l50641"></a><span class="lineno">50641</span>&#160;</div><div class="line"><a name="l50643"></a><span class="lineno">50643</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSIGEN_CEBEIEN(base, value) (SDHC_RMW_IRQSIGEN(base, SDHC_IRQSIGEN_CEBEIEN_MASK, SDHC_IRQSIGEN_CEBEIEN(value)))</span></div><div class="line"><a name="l50644"></a><span class="lineno">50644</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSIGEN_CEBEIEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_CEBEIEN_SHIFT) = (value))</span></div><div class="line"><a name="l50645"></a><span class="lineno">50645</span>&#160;</div><div class="line"><a name="l50656"></a><span class="lineno">50656</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSIGEN_CIEIEN(base) ((SDHC_IRQSIGEN_REG(base) &amp; SDHC_IRQSIGEN_CIEIEN_MASK) &gt;&gt; SDHC_IRQSIGEN_CIEIEN_SHIFT)</span></div><div class="line"><a name="l50657"></a><span class="lineno">50657</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSIGEN_CIEIEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_CIEIEN_SHIFT))</span></div><div class="line"><a name="l50658"></a><span class="lineno">50658</span>&#160;</div><div class="line"><a name="l50660"></a><span class="lineno">50660</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSIGEN_CIEIEN(base, value) (SDHC_RMW_IRQSIGEN(base, SDHC_IRQSIGEN_CIEIEN_MASK, SDHC_IRQSIGEN_CIEIEN(value)))</span></div><div class="line"><a name="l50661"></a><span class="lineno">50661</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSIGEN_CIEIEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_CIEIEN_SHIFT) = (value))</span></div><div class="line"><a name="l50662"></a><span class="lineno">50662</span>&#160;</div><div class="line"><a name="l50673"></a><span class="lineno">50673</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSIGEN_DTOEIEN(base) ((SDHC_IRQSIGEN_REG(base) &amp; SDHC_IRQSIGEN_DTOEIEN_MASK) &gt;&gt; SDHC_IRQSIGEN_DTOEIEN_SHIFT)</span></div><div class="line"><a name="l50674"></a><span class="lineno">50674</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSIGEN_DTOEIEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_DTOEIEN_SHIFT))</span></div><div class="line"><a name="l50675"></a><span class="lineno">50675</span>&#160;</div><div class="line"><a name="l50677"></a><span class="lineno">50677</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSIGEN_DTOEIEN(base, value) (SDHC_RMW_IRQSIGEN(base, SDHC_IRQSIGEN_DTOEIEN_MASK, SDHC_IRQSIGEN_DTOEIEN(value)))</span></div><div class="line"><a name="l50678"></a><span class="lineno">50678</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSIGEN_DTOEIEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_DTOEIEN_SHIFT) = (value))</span></div><div class="line"><a name="l50679"></a><span class="lineno">50679</span>&#160;</div><div class="line"><a name="l50690"></a><span class="lineno">50690</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSIGEN_DCEIEN(base) ((SDHC_IRQSIGEN_REG(base) &amp; SDHC_IRQSIGEN_DCEIEN_MASK) &gt;&gt; SDHC_IRQSIGEN_DCEIEN_SHIFT)</span></div><div class="line"><a name="l50691"></a><span class="lineno">50691</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSIGEN_DCEIEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_DCEIEN_SHIFT))</span></div><div class="line"><a name="l50692"></a><span class="lineno">50692</span>&#160;</div><div class="line"><a name="l50694"></a><span class="lineno">50694</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSIGEN_DCEIEN(base, value) (SDHC_RMW_IRQSIGEN(base, SDHC_IRQSIGEN_DCEIEN_MASK, SDHC_IRQSIGEN_DCEIEN(value)))</span></div><div class="line"><a name="l50695"></a><span class="lineno">50695</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSIGEN_DCEIEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_DCEIEN_SHIFT) = (value))</span></div><div class="line"><a name="l50696"></a><span class="lineno">50696</span>&#160;</div><div class="line"><a name="l50707"></a><span class="lineno">50707</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSIGEN_DEBEIEN(base) ((SDHC_IRQSIGEN_REG(base) &amp; SDHC_IRQSIGEN_DEBEIEN_MASK) &gt;&gt; SDHC_IRQSIGEN_DEBEIEN_SHIFT)</span></div><div class="line"><a name="l50708"></a><span class="lineno">50708</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSIGEN_DEBEIEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_DEBEIEN_SHIFT))</span></div><div class="line"><a name="l50709"></a><span class="lineno">50709</span>&#160;</div><div class="line"><a name="l50711"></a><span class="lineno">50711</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSIGEN_DEBEIEN(base, value) (SDHC_RMW_IRQSIGEN(base, SDHC_IRQSIGEN_DEBEIEN_MASK, SDHC_IRQSIGEN_DEBEIEN(value)))</span></div><div class="line"><a name="l50712"></a><span class="lineno">50712</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSIGEN_DEBEIEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_DEBEIEN_SHIFT) = (value))</span></div><div class="line"><a name="l50713"></a><span class="lineno">50713</span>&#160;</div><div class="line"><a name="l50724"></a><span class="lineno">50724</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSIGEN_AC12EIEN(base) ((SDHC_IRQSIGEN_REG(base) &amp; SDHC_IRQSIGEN_AC12EIEN_MASK) &gt;&gt; SDHC_IRQSIGEN_AC12EIEN_SHIFT)</span></div><div class="line"><a name="l50725"></a><span class="lineno">50725</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSIGEN_AC12EIEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_AC12EIEN_SHIFT))</span></div><div class="line"><a name="l50726"></a><span class="lineno">50726</span>&#160;</div><div class="line"><a name="l50728"></a><span class="lineno">50728</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSIGEN_AC12EIEN(base, value) (SDHC_RMW_IRQSIGEN(base, SDHC_IRQSIGEN_AC12EIEN_MASK, SDHC_IRQSIGEN_AC12EIEN(value)))</span></div><div class="line"><a name="l50729"></a><span class="lineno">50729</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSIGEN_AC12EIEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_AC12EIEN_SHIFT) = (value))</span></div><div class="line"><a name="l50730"></a><span class="lineno">50730</span>&#160;</div><div class="line"><a name="l50741"></a><span class="lineno">50741</span>&#160;<span class="preprocessor">#define SDHC_RD_IRQSIGEN_DMAEIEN(base) ((SDHC_IRQSIGEN_REG(base) &amp; SDHC_IRQSIGEN_DMAEIEN_MASK) &gt;&gt; SDHC_IRQSIGEN_DMAEIEN_SHIFT)</span></div><div class="line"><a name="l50742"></a><span class="lineno">50742</span>&#160;<span class="preprocessor">#define SDHC_BRD_IRQSIGEN_DMAEIEN(base) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_DMAEIEN_SHIFT))</span></div><div class="line"><a name="l50743"></a><span class="lineno">50743</span>&#160;</div><div class="line"><a name="l50745"></a><span class="lineno">50745</span>&#160;<span class="preprocessor">#define SDHC_WR_IRQSIGEN_DMAEIEN(base, value) (SDHC_RMW_IRQSIGEN(base, SDHC_IRQSIGEN_DMAEIEN_MASK, SDHC_IRQSIGEN_DMAEIEN(value)))</span></div><div class="line"><a name="l50746"></a><span class="lineno">50746</span>&#160;<span class="preprocessor">#define SDHC_BWR_IRQSIGEN_DMAEIEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_IRQSIGEN_REG(base), SDHC_IRQSIGEN_DMAEIEN_SHIFT) = (value))</span></div><div class="line"><a name="l50747"></a><span class="lineno">50747</span>&#160;</div><div class="line"><a name="l50784"></a><span class="lineno">50784</span>&#160;<span class="preprocessor">#define SDHC_RD_AC12ERR(base)    (SDHC_AC12ERR_REG(base))</span></div><div class="line"><a name="l50785"></a><span class="lineno">50785</span>&#160;</div><div class="line"><a name="l50787"></a><span class="lineno">50787</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l50788"></a><span class="lineno">50788</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_AC12ERR bitfields</span></div><div class="line"><a name="l50789"></a><span class="lineno">50789</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l50790"></a><span class="lineno">50790</span>&#160;</div><div class="line"><a name="l50806"></a><span class="lineno">50806</span>&#160;<span class="preprocessor">#define SDHC_RD_AC12ERR_AC12NE(base) ((SDHC_AC12ERR_REG(base) &amp; SDHC_AC12ERR_AC12NE_MASK) &gt;&gt; SDHC_AC12ERR_AC12NE_SHIFT)</span></div><div class="line"><a name="l50807"></a><span class="lineno">50807</span>&#160;<span class="preprocessor">#define SDHC_BRD_AC12ERR_AC12NE(base) (BITBAND_ACCESS32(&amp;SDHC_AC12ERR_REG(base), SDHC_AC12ERR_AC12NE_SHIFT))</span></div><div class="line"><a name="l50808"></a><span class="lineno">50808</span>&#160;</div><div class="line"><a name="l50823"></a><span class="lineno">50823</span>&#160;<span class="preprocessor">#define SDHC_RD_AC12ERR_AC12TOE(base) ((SDHC_AC12ERR_REG(base) &amp; SDHC_AC12ERR_AC12TOE_MASK) &gt;&gt; SDHC_AC12ERR_AC12TOE_SHIFT)</span></div><div class="line"><a name="l50824"></a><span class="lineno">50824</span>&#160;<span class="preprocessor">#define SDHC_BRD_AC12ERR_AC12TOE(base) (BITBAND_ACCESS32(&amp;SDHC_AC12ERR_REG(base), SDHC_AC12ERR_AC12TOE_SHIFT))</span></div><div class="line"><a name="l50825"></a><span class="lineno">50825</span>&#160;</div><div class="line"><a name="l50839"></a><span class="lineno">50839</span>&#160;<span class="preprocessor">#define SDHC_RD_AC12ERR_AC12EBE(base) ((SDHC_AC12ERR_REG(base) &amp; SDHC_AC12ERR_AC12EBE_MASK) &gt;&gt; SDHC_AC12ERR_AC12EBE_SHIFT)</span></div><div class="line"><a name="l50840"></a><span class="lineno">50840</span>&#160;<span class="preprocessor">#define SDHC_BRD_AC12ERR_AC12EBE(base) (BITBAND_ACCESS32(&amp;SDHC_AC12ERR_REG(base), SDHC_AC12ERR_AC12EBE_SHIFT))</span></div><div class="line"><a name="l50841"></a><span class="lineno">50841</span>&#160;</div><div class="line"><a name="l50854"></a><span class="lineno">50854</span>&#160;<span class="preprocessor">#define SDHC_RD_AC12ERR_AC12CE(base) ((SDHC_AC12ERR_REG(base) &amp; SDHC_AC12ERR_AC12CE_MASK) &gt;&gt; SDHC_AC12ERR_AC12CE_SHIFT)</span></div><div class="line"><a name="l50855"></a><span class="lineno">50855</span>&#160;<span class="preprocessor">#define SDHC_BRD_AC12ERR_AC12CE(base) (BITBAND_ACCESS32(&amp;SDHC_AC12ERR_REG(base), SDHC_AC12ERR_AC12CE_SHIFT))</span></div><div class="line"><a name="l50856"></a><span class="lineno">50856</span>&#160;</div><div class="line"><a name="l50869"></a><span class="lineno">50869</span>&#160;<span class="preprocessor">#define SDHC_RD_AC12ERR_AC12IE(base) ((SDHC_AC12ERR_REG(base) &amp; SDHC_AC12ERR_AC12IE_MASK) &gt;&gt; SDHC_AC12ERR_AC12IE_SHIFT)</span></div><div class="line"><a name="l50870"></a><span class="lineno">50870</span>&#160;<span class="preprocessor">#define SDHC_BRD_AC12ERR_AC12IE(base) (BITBAND_ACCESS32(&amp;SDHC_AC12ERR_REG(base), SDHC_AC12ERR_AC12IE_SHIFT))</span></div><div class="line"><a name="l50871"></a><span class="lineno">50871</span>&#160;</div><div class="line"><a name="l50885"></a><span class="lineno">50885</span>&#160;<span class="preprocessor">#define SDHC_RD_AC12ERR_CNIBAC12E(base) ((SDHC_AC12ERR_REG(base) &amp; SDHC_AC12ERR_CNIBAC12E_MASK) &gt;&gt; SDHC_AC12ERR_CNIBAC12E_SHIFT)</span></div><div class="line"><a name="l50886"></a><span class="lineno">50886</span>&#160;<span class="preprocessor">#define SDHC_BRD_AC12ERR_CNIBAC12E(base) (BITBAND_ACCESS32(&amp;SDHC_AC12ERR_REG(base), SDHC_AC12ERR_CNIBAC12E_SHIFT))</span></div><div class="line"><a name="l50887"></a><span class="lineno">50887</span>&#160;</div><div class="line"><a name="l50906"></a><span class="lineno">50906</span>&#160;<span class="preprocessor">#define SDHC_RD_HTCAPBLT(base)   (SDHC_HTCAPBLT_REG(base))</span></div><div class="line"><a name="l50907"></a><span class="lineno">50907</span>&#160;</div><div class="line"><a name="l50909"></a><span class="lineno">50909</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l50910"></a><span class="lineno">50910</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_HTCAPBLT bitfields</span></div><div class="line"><a name="l50911"></a><span class="lineno">50911</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l50912"></a><span class="lineno">50912</span>&#160;</div><div class="line"><a name="l50928"></a><span class="lineno">50928</span>&#160;<span class="preprocessor">#define SDHC_RD_HTCAPBLT_MBL(base) ((SDHC_HTCAPBLT_REG(base) &amp; SDHC_HTCAPBLT_MBL_MASK) &gt;&gt; SDHC_HTCAPBLT_MBL_SHIFT)</span></div><div class="line"><a name="l50929"></a><span class="lineno">50929</span>&#160;<span class="preprocessor">#define SDHC_BRD_HTCAPBLT_MBL(base) (SDHC_RD_HTCAPBLT_MBL(base))</span></div><div class="line"><a name="l50930"></a><span class="lineno">50930</span>&#160;</div><div class="line"><a name="l50943"></a><span class="lineno">50943</span>&#160;<span class="preprocessor">#define SDHC_RD_HTCAPBLT_ADMAS(base) ((SDHC_HTCAPBLT_REG(base) &amp; SDHC_HTCAPBLT_ADMAS_MASK) &gt;&gt; SDHC_HTCAPBLT_ADMAS_SHIFT)</span></div><div class="line"><a name="l50944"></a><span class="lineno">50944</span>&#160;<span class="preprocessor">#define SDHC_BRD_HTCAPBLT_ADMAS(base) (BITBAND_ACCESS32(&amp;SDHC_HTCAPBLT_REG(base), SDHC_HTCAPBLT_ADMAS_SHIFT))</span></div><div class="line"><a name="l50945"></a><span class="lineno">50945</span>&#160;</div><div class="line"><a name="l50959"></a><span class="lineno">50959</span>&#160;<span class="preprocessor">#define SDHC_RD_HTCAPBLT_HSS(base) ((SDHC_HTCAPBLT_REG(base) &amp; SDHC_HTCAPBLT_HSS_MASK) &gt;&gt; SDHC_HTCAPBLT_HSS_SHIFT)</span></div><div class="line"><a name="l50960"></a><span class="lineno">50960</span>&#160;<span class="preprocessor">#define SDHC_BRD_HTCAPBLT_HSS(base) (BITBAND_ACCESS32(&amp;SDHC_HTCAPBLT_REG(base), SDHC_HTCAPBLT_HSS_SHIFT))</span></div><div class="line"><a name="l50961"></a><span class="lineno">50961</span>&#160;</div><div class="line"><a name="l50975"></a><span class="lineno">50975</span>&#160;<span class="preprocessor">#define SDHC_RD_HTCAPBLT_DMAS(base) ((SDHC_HTCAPBLT_REG(base) &amp; SDHC_HTCAPBLT_DMAS_MASK) &gt;&gt; SDHC_HTCAPBLT_DMAS_SHIFT)</span></div><div class="line"><a name="l50976"></a><span class="lineno">50976</span>&#160;<span class="preprocessor">#define SDHC_BRD_HTCAPBLT_DMAS(base) (BITBAND_ACCESS32(&amp;SDHC_HTCAPBLT_REG(base), SDHC_HTCAPBLT_DMAS_SHIFT))</span></div><div class="line"><a name="l50977"></a><span class="lineno">50977</span>&#160;</div><div class="line"><a name="l50993"></a><span class="lineno">50993</span>&#160;<span class="preprocessor">#define SDHC_RD_HTCAPBLT_SRS(base) ((SDHC_HTCAPBLT_REG(base) &amp; SDHC_HTCAPBLT_SRS_MASK) &gt;&gt; SDHC_HTCAPBLT_SRS_SHIFT)</span></div><div class="line"><a name="l50994"></a><span class="lineno">50994</span>&#160;<span class="preprocessor">#define SDHC_BRD_HTCAPBLT_SRS(base) (BITBAND_ACCESS32(&amp;SDHC_HTCAPBLT_REG(base), SDHC_HTCAPBLT_SRS_SHIFT))</span></div><div class="line"><a name="l50995"></a><span class="lineno">50995</span>&#160;</div><div class="line"><a name="l51008"></a><span class="lineno">51008</span>&#160;<span class="preprocessor">#define SDHC_RD_HTCAPBLT_VS33(base) ((SDHC_HTCAPBLT_REG(base) &amp; SDHC_HTCAPBLT_VS33_MASK) &gt;&gt; SDHC_HTCAPBLT_VS33_SHIFT)</span></div><div class="line"><a name="l51009"></a><span class="lineno">51009</span>&#160;<span class="preprocessor">#define SDHC_BRD_HTCAPBLT_VS33(base) (BITBAND_ACCESS32(&amp;SDHC_HTCAPBLT_REG(base), SDHC_HTCAPBLT_VS33_SHIFT))</span></div><div class="line"><a name="l51010"></a><span class="lineno">51010</span>&#160;</div><div class="line"><a name="l51029"></a><span class="lineno">51029</span>&#160;<span class="preprocessor">#define SDHC_RD_WML(base)        (SDHC_WML_REG(base))</span></div><div class="line"><a name="l51030"></a><span class="lineno">51030</span>&#160;<span class="preprocessor">#define SDHC_WR_WML(base, value) (SDHC_WML_REG(base) = (value))</span></div><div class="line"><a name="l51031"></a><span class="lineno">51031</span>&#160;<span class="preprocessor">#define SDHC_RMW_WML(base, mask, value) (SDHC_WR_WML(base, (SDHC_RD_WML(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l51032"></a><span class="lineno">51032</span>&#160;<span class="preprocessor">#define SDHC_SET_WML(base, value) (SDHC_WR_WML(base, SDHC_RD_WML(base) |  (value)))</span></div><div class="line"><a name="l51033"></a><span class="lineno">51033</span>&#160;<span class="preprocessor">#define SDHC_CLR_WML(base, value) (SDHC_WR_WML(base, SDHC_RD_WML(base) &amp; ~(value)))</span></div><div class="line"><a name="l51034"></a><span class="lineno">51034</span>&#160;<span class="preprocessor">#define SDHC_TOG_WML(base, value) (SDHC_WR_WML(base, SDHC_RD_WML(base) ^  (value)))</span></div><div class="line"><a name="l51035"></a><span class="lineno">51035</span>&#160;</div><div class="line"><a name="l51037"></a><span class="lineno">51037</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l51038"></a><span class="lineno">51038</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_WML bitfields</span></div><div class="line"><a name="l51039"></a><span class="lineno">51039</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l51040"></a><span class="lineno">51040</span>&#160;</div><div class="line"><a name="l51050"></a><span class="lineno">51050</span>&#160;<span class="preprocessor">#define SDHC_RD_WML_RDWML(base) ((SDHC_WML_REG(base) &amp; SDHC_WML_RDWML_MASK) &gt;&gt; SDHC_WML_RDWML_SHIFT)</span></div><div class="line"><a name="l51051"></a><span class="lineno">51051</span>&#160;<span class="preprocessor">#define SDHC_BRD_WML_RDWML(base) (SDHC_RD_WML_RDWML(base))</span></div><div class="line"><a name="l51052"></a><span class="lineno">51052</span>&#160;</div><div class="line"><a name="l51054"></a><span class="lineno">51054</span>&#160;<span class="preprocessor">#define SDHC_WR_WML_RDWML(base, value) (SDHC_RMW_WML(base, SDHC_WML_RDWML_MASK, SDHC_WML_RDWML(value)))</span></div><div class="line"><a name="l51055"></a><span class="lineno">51055</span>&#160;<span class="preprocessor">#define SDHC_BWR_WML_RDWML(base, value) (SDHC_WR_WML_RDWML(base, value))</span></div><div class="line"><a name="l51056"></a><span class="lineno">51056</span>&#160;</div><div class="line"><a name="l51067"></a><span class="lineno">51067</span>&#160;<span class="preprocessor">#define SDHC_RD_WML_WRWML(base) ((SDHC_WML_REG(base) &amp; SDHC_WML_WRWML_MASK) &gt;&gt; SDHC_WML_WRWML_SHIFT)</span></div><div class="line"><a name="l51068"></a><span class="lineno">51068</span>&#160;<span class="preprocessor">#define SDHC_BRD_WML_WRWML(base) (SDHC_RD_WML_WRWML(base))</span></div><div class="line"><a name="l51069"></a><span class="lineno">51069</span>&#160;</div><div class="line"><a name="l51071"></a><span class="lineno">51071</span>&#160;<span class="preprocessor">#define SDHC_WR_WML_WRWML(base, value) (SDHC_RMW_WML(base, SDHC_WML_WRWML_MASK, SDHC_WML_WRWML(value)))</span></div><div class="line"><a name="l51072"></a><span class="lineno">51072</span>&#160;<span class="preprocessor">#define SDHC_BWR_WML_WRWML(base, value) (SDHC_WR_WML_WRWML(base, value))</span></div><div class="line"><a name="l51073"></a><span class="lineno">51073</span>&#160;</div><div class="line"><a name="l51100"></a><span class="lineno">51100</span>&#160;<span class="preprocessor">#define SDHC_RD_FEVT(base)       (SDHC_FEVT_REG(base))</span></div><div class="line"><a name="l51101"></a><span class="lineno">51101</span>&#160;<span class="preprocessor">#define SDHC_WR_FEVT(base, value) (SDHC_FEVT_REG(base) = (value))</span></div><div class="line"><a name="l51102"></a><span class="lineno">51102</span>&#160;<span class="preprocessor">#define SDHC_RMW_FEVT(base, mask, value) (SDHC_WR_FEVT(base, (SDHC_RD_FEVT(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l51103"></a><span class="lineno">51103</span>&#160;</div><div class="line"><a name="l51105"></a><span class="lineno">51105</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l51106"></a><span class="lineno">51106</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_FEVT bitfields</span></div><div class="line"><a name="l51107"></a><span class="lineno">51107</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l51108"></a><span class="lineno">51108</span>&#160;</div><div class="line"><a name="l51116"></a><span class="lineno">51116</span>&#160;<span class="preprocessor">#define SDHC_WR_FEVT_AC12NE(base, value) (SDHC_RMW_FEVT(base, SDHC_FEVT_AC12NE_MASK, SDHC_FEVT_AC12NE(value)))</span></div><div class="line"><a name="l51117"></a><span class="lineno">51117</span>&#160;<span class="preprocessor">#define SDHC_BWR_FEVT_AC12NE(base, value) (BITBAND_ACCESS32(&amp;SDHC_FEVT_REG(base), SDHC_FEVT_AC12NE_SHIFT) = (value))</span></div><div class="line"><a name="l51118"></a><span class="lineno">51118</span>&#160;</div><div class="line"><a name="l51127"></a><span class="lineno">51127</span>&#160;<span class="preprocessor">#define SDHC_WR_FEVT_AC12TOE(base, value) (SDHC_RMW_FEVT(base, SDHC_FEVT_AC12TOE_MASK, SDHC_FEVT_AC12TOE(value)))</span></div><div class="line"><a name="l51128"></a><span class="lineno">51128</span>&#160;<span class="preprocessor">#define SDHC_BWR_FEVT_AC12TOE(base, value) (BITBAND_ACCESS32(&amp;SDHC_FEVT_REG(base), SDHC_FEVT_AC12TOE_SHIFT) = (value))</span></div><div class="line"><a name="l51129"></a><span class="lineno">51129</span>&#160;</div><div class="line"><a name="l51138"></a><span class="lineno">51138</span>&#160;<span class="preprocessor">#define SDHC_WR_FEVT_AC12CE(base, value) (SDHC_RMW_FEVT(base, SDHC_FEVT_AC12CE_MASK, SDHC_FEVT_AC12CE(value)))</span></div><div class="line"><a name="l51139"></a><span class="lineno">51139</span>&#160;<span class="preprocessor">#define SDHC_BWR_FEVT_AC12CE(base, value) (BITBAND_ACCESS32(&amp;SDHC_FEVT_REG(base), SDHC_FEVT_AC12CE_SHIFT) = (value))</span></div><div class="line"><a name="l51140"></a><span class="lineno">51140</span>&#160;</div><div class="line"><a name="l51149"></a><span class="lineno">51149</span>&#160;<span class="preprocessor">#define SDHC_WR_FEVT_AC12EBE(base, value) (SDHC_RMW_FEVT(base, SDHC_FEVT_AC12EBE_MASK, SDHC_FEVT_AC12EBE(value)))</span></div><div class="line"><a name="l51150"></a><span class="lineno">51150</span>&#160;<span class="preprocessor">#define SDHC_BWR_FEVT_AC12EBE(base, value) (BITBAND_ACCESS32(&amp;SDHC_FEVT_REG(base), SDHC_FEVT_AC12EBE_SHIFT) = (value))</span></div><div class="line"><a name="l51151"></a><span class="lineno">51151</span>&#160;</div><div class="line"><a name="l51160"></a><span class="lineno">51160</span>&#160;<span class="preprocessor">#define SDHC_WR_FEVT_AC12IE(base, value) (SDHC_RMW_FEVT(base, SDHC_FEVT_AC12IE_MASK, SDHC_FEVT_AC12IE(value)))</span></div><div class="line"><a name="l51161"></a><span class="lineno">51161</span>&#160;<span class="preprocessor">#define SDHC_BWR_FEVT_AC12IE(base, value) (BITBAND_ACCESS32(&amp;SDHC_FEVT_REG(base), SDHC_FEVT_AC12IE_SHIFT) = (value))</span></div><div class="line"><a name="l51162"></a><span class="lineno">51162</span>&#160;</div><div class="line"><a name="l51171"></a><span class="lineno">51171</span>&#160;<span class="preprocessor">#define SDHC_WR_FEVT_CNIBAC12E(base, value) (SDHC_RMW_FEVT(base, SDHC_FEVT_CNIBAC12E_MASK, SDHC_FEVT_CNIBAC12E(value)))</span></div><div class="line"><a name="l51172"></a><span class="lineno">51172</span>&#160;<span class="preprocessor">#define SDHC_BWR_FEVT_CNIBAC12E(base, value) (BITBAND_ACCESS32(&amp;SDHC_FEVT_REG(base), SDHC_FEVT_CNIBAC12E_SHIFT) = (value))</span></div><div class="line"><a name="l51173"></a><span class="lineno">51173</span>&#160;</div><div class="line"><a name="l51182"></a><span class="lineno">51182</span>&#160;<span class="preprocessor">#define SDHC_WR_FEVT_CTOE(base, value) (SDHC_RMW_FEVT(base, SDHC_FEVT_CTOE_MASK, SDHC_FEVT_CTOE(value)))</span></div><div class="line"><a name="l51183"></a><span class="lineno">51183</span>&#160;<span class="preprocessor">#define SDHC_BWR_FEVT_CTOE(base, value) (BITBAND_ACCESS32(&amp;SDHC_FEVT_REG(base), SDHC_FEVT_CTOE_SHIFT) = (value))</span></div><div class="line"><a name="l51184"></a><span class="lineno">51184</span>&#160;</div><div class="line"><a name="l51193"></a><span class="lineno">51193</span>&#160;<span class="preprocessor">#define SDHC_WR_FEVT_CCE(base, value) (SDHC_RMW_FEVT(base, SDHC_FEVT_CCE_MASK, SDHC_FEVT_CCE(value)))</span></div><div class="line"><a name="l51194"></a><span class="lineno">51194</span>&#160;<span class="preprocessor">#define SDHC_BWR_FEVT_CCE(base, value) (BITBAND_ACCESS32(&amp;SDHC_FEVT_REG(base), SDHC_FEVT_CCE_SHIFT) = (value))</span></div><div class="line"><a name="l51195"></a><span class="lineno">51195</span>&#160;</div><div class="line"><a name="l51204"></a><span class="lineno">51204</span>&#160;<span class="preprocessor">#define SDHC_WR_FEVT_CEBE(base, value) (SDHC_RMW_FEVT(base, SDHC_FEVT_CEBE_MASK, SDHC_FEVT_CEBE(value)))</span></div><div class="line"><a name="l51205"></a><span class="lineno">51205</span>&#160;<span class="preprocessor">#define SDHC_BWR_FEVT_CEBE(base, value) (BITBAND_ACCESS32(&amp;SDHC_FEVT_REG(base), SDHC_FEVT_CEBE_SHIFT) = (value))</span></div><div class="line"><a name="l51206"></a><span class="lineno">51206</span>&#160;</div><div class="line"><a name="l51215"></a><span class="lineno">51215</span>&#160;<span class="preprocessor">#define SDHC_WR_FEVT_CIE(base, value) (SDHC_RMW_FEVT(base, SDHC_FEVT_CIE_MASK, SDHC_FEVT_CIE(value)))</span></div><div class="line"><a name="l51216"></a><span class="lineno">51216</span>&#160;<span class="preprocessor">#define SDHC_BWR_FEVT_CIE(base, value) (BITBAND_ACCESS32(&amp;SDHC_FEVT_REG(base), SDHC_FEVT_CIE_SHIFT) = (value))</span></div><div class="line"><a name="l51217"></a><span class="lineno">51217</span>&#160;</div><div class="line"><a name="l51226"></a><span class="lineno">51226</span>&#160;<span class="preprocessor">#define SDHC_WR_FEVT_DTOE(base, value) (SDHC_RMW_FEVT(base, SDHC_FEVT_DTOE_MASK, SDHC_FEVT_DTOE(value)))</span></div><div class="line"><a name="l51227"></a><span class="lineno">51227</span>&#160;<span class="preprocessor">#define SDHC_BWR_FEVT_DTOE(base, value) (BITBAND_ACCESS32(&amp;SDHC_FEVT_REG(base), SDHC_FEVT_DTOE_SHIFT) = (value))</span></div><div class="line"><a name="l51228"></a><span class="lineno">51228</span>&#160;</div><div class="line"><a name="l51237"></a><span class="lineno">51237</span>&#160;<span class="preprocessor">#define SDHC_WR_FEVT_DCE(base, value) (SDHC_RMW_FEVT(base, SDHC_FEVT_DCE_MASK, SDHC_FEVT_DCE(value)))</span></div><div class="line"><a name="l51238"></a><span class="lineno">51238</span>&#160;<span class="preprocessor">#define SDHC_BWR_FEVT_DCE(base, value) (BITBAND_ACCESS32(&amp;SDHC_FEVT_REG(base), SDHC_FEVT_DCE_SHIFT) = (value))</span></div><div class="line"><a name="l51239"></a><span class="lineno">51239</span>&#160;</div><div class="line"><a name="l51248"></a><span class="lineno">51248</span>&#160;<span class="preprocessor">#define SDHC_WR_FEVT_DEBE(base, value) (SDHC_RMW_FEVT(base, SDHC_FEVT_DEBE_MASK, SDHC_FEVT_DEBE(value)))</span></div><div class="line"><a name="l51249"></a><span class="lineno">51249</span>&#160;<span class="preprocessor">#define SDHC_BWR_FEVT_DEBE(base, value) (BITBAND_ACCESS32(&amp;SDHC_FEVT_REG(base), SDHC_FEVT_DEBE_SHIFT) = (value))</span></div><div class="line"><a name="l51250"></a><span class="lineno">51250</span>&#160;</div><div class="line"><a name="l51259"></a><span class="lineno">51259</span>&#160;<span class="preprocessor">#define SDHC_WR_FEVT_AC12E(base, value) (SDHC_RMW_FEVT(base, SDHC_FEVT_AC12E_MASK, SDHC_FEVT_AC12E(value)))</span></div><div class="line"><a name="l51260"></a><span class="lineno">51260</span>&#160;<span class="preprocessor">#define SDHC_BWR_FEVT_AC12E(base, value) (BITBAND_ACCESS32(&amp;SDHC_FEVT_REG(base), SDHC_FEVT_AC12E_SHIFT) = (value))</span></div><div class="line"><a name="l51261"></a><span class="lineno">51261</span>&#160;</div><div class="line"><a name="l51270"></a><span class="lineno">51270</span>&#160;<span class="preprocessor">#define SDHC_WR_FEVT_DMAE(base, value) (SDHC_RMW_FEVT(base, SDHC_FEVT_DMAE_MASK, SDHC_FEVT_DMAE(value)))</span></div><div class="line"><a name="l51271"></a><span class="lineno">51271</span>&#160;<span class="preprocessor">#define SDHC_BWR_FEVT_DMAE(base, value) (BITBAND_ACCESS32(&amp;SDHC_FEVT_REG(base), SDHC_FEVT_DMAE_SHIFT) = (value))</span></div><div class="line"><a name="l51272"></a><span class="lineno">51272</span>&#160;</div><div class="line"><a name="l51284"></a><span class="lineno">51284</span>&#160;<span class="preprocessor">#define SDHC_WR_FEVT_CINT(base, value) (SDHC_RMW_FEVT(base, SDHC_FEVT_CINT_MASK, SDHC_FEVT_CINT(value)))</span></div><div class="line"><a name="l51285"></a><span class="lineno">51285</span>&#160;<span class="preprocessor">#define SDHC_BWR_FEVT_CINT(base, value) (BITBAND_ACCESS32(&amp;SDHC_FEVT_REG(base), SDHC_FEVT_CINT_SHIFT) = (value))</span></div><div class="line"><a name="l51286"></a><span class="lineno">51286</span>&#160;</div><div class="line"><a name="l51322"></a><span class="lineno">51322</span>&#160;<span class="preprocessor">#define SDHC_RD_ADMAES(base)     (SDHC_ADMAES_REG(base))</span></div><div class="line"><a name="l51323"></a><span class="lineno">51323</span>&#160;</div><div class="line"><a name="l51325"></a><span class="lineno">51325</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l51326"></a><span class="lineno">51326</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_ADMAES bitfields</span></div><div class="line"><a name="l51327"></a><span class="lineno">51327</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l51328"></a><span class="lineno">51328</span>&#160;</div><div class="line"><a name="l51337"></a><span class="lineno">51337</span>&#160;<span class="preprocessor">#define SDHC_RD_ADMAES_ADMAES(base) ((SDHC_ADMAES_REG(base) &amp; SDHC_ADMAES_ADMAES_MASK) &gt;&gt; SDHC_ADMAES_ADMAES_SHIFT)</span></div><div class="line"><a name="l51338"></a><span class="lineno">51338</span>&#160;<span class="preprocessor">#define SDHC_BRD_ADMAES_ADMAES(base) (SDHC_RD_ADMAES_ADMAES(base))</span></div><div class="line"><a name="l51339"></a><span class="lineno">51339</span>&#160;</div><div class="line"><a name="l51355"></a><span class="lineno">51355</span>&#160;<span class="preprocessor">#define SDHC_RD_ADMAES_ADMALME(base) ((SDHC_ADMAES_REG(base) &amp; SDHC_ADMAES_ADMALME_MASK) &gt;&gt; SDHC_ADMAES_ADMALME_SHIFT)</span></div><div class="line"><a name="l51356"></a><span class="lineno">51356</span>&#160;<span class="preprocessor">#define SDHC_BRD_ADMAES_ADMALME(base) (BITBAND_ACCESS32(&amp;SDHC_ADMAES_REG(base), SDHC_ADMAES_ADMALME_SHIFT))</span></div><div class="line"><a name="l51357"></a><span class="lineno">51357</span>&#160;</div><div class="line"><a name="l51370"></a><span class="lineno">51370</span>&#160;<span class="preprocessor">#define SDHC_RD_ADMAES_ADMADCE(base) ((SDHC_ADMAES_REG(base) &amp; SDHC_ADMAES_ADMADCE_MASK) &gt;&gt; SDHC_ADMAES_ADMADCE_SHIFT)</span></div><div class="line"><a name="l51371"></a><span class="lineno">51371</span>&#160;<span class="preprocessor">#define SDHC_BRD_ADMAES_ADMADCE(base) (BITBAND_ACCESS32(&amp;SDHC_ADMAES_REG(base), SDHC_ADMAES_ADMADCE_SHIFT))</span></div><div class="line"><a name="l51372"></a><span class="lineno">51372</span>&#160;</div><div class="line"><a name="l51390"></a><span class="lineno">51390</span>&#160;<span class="preprocessor">#define SDHC_RD_ADSADDR(base)    (SDHC_ADSADDR_REG(base))</span></div><div class="line"><a name="l51391"></a><span class="lineno">51391</span>&#160;<span class="preprocessor">#define SDHC_WR_ADSADDR(base, value) (SDHC_ADSADDR_REG(base) = (value))</span></div><div class="line"><a name="l51392"></a><span class="lineno">51392</span>&#160;<span class="preprocessor">#define SDHC_RMW_ADSADDR(base, mask, value) (SDHC_WR_ADSADDR(base, (SDHC_RD_ADSADDR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l51393"></a><span class="lineno">51393</span>&#160;<span class="preprocessor">#define SDHC_SET_ADSADDR(base, value) (SDHC_WR_ADSADDR(base, SDHC_RD_ADSADDR(base) |  (value)))</span></div><div class="line"><a name="l51394"></a><span class="lineno">51394</span>&#160;<span class="preprocessor">#define SDHC_CLR_ADSADDR(base, value) (SDHC_WR_ADSADDR(base, SDHC_RD_ADSADDR(base) &amp; ~(value)))</span></div><div class="line"><a name="l51395"></a><span class="lineno">51395</span>&#160;<span class="preprocessor">#define SDHC_TOG_ADSADDR(base, value) (SDHC_WR_ADSADDR(base, SDHC_RD_ADSADDR(base) ^  (value)))</span></div><div class="line"><a name="l51396"></a><span class="lineno">51396</span>&#160;</div><div class="line"><a name="l51398"></a><span class="lineno">51398</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l51399"></a><span class="lineno">51399</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_ADSADDR bitfields</span></div><div class="line"><a name="l51400"></a><span class="lineno">51400</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l51401"></a><span class="lineno">51401</span>&#160;</div><div class="line"><a name="l51419"></a><span class="lineno">51419</span>&#160;<span class="preprocessor">#define SDHC_RD_ADSADDR_ADSADDR(base) ((SDHC_ADSADDR_REG(base) &amp; SDHC_ADSADDR_ADSADDR_MASK) &gt;&gt; SDHC_ADSADDR_ADSADDR_SHIFT)</span></div><div class="line"><a name="l51420"></a><span class="lineno">51420</span>&#160;<span class="preprocessor">#define SDHC_BRD_ADSADDR_ADSADDR(base) (SDHC_RD_ADSADDR_ADSADDR(base))</span></div><div class="line"><a name="l51421"></a><span class="lineno">51421</span>&#160;</div><div class="line"><a name="l51423"></a><span class="lineno">51423</span>&#160;<span class="preprocessor">#define SDHC_WR_ADSADDR_ADSADDR(base, value) (SDHC_RMW_ADSADDR(base, SDHC_ADSADDR_ADSADDR_MASK, SDHC_ADSADDR_ADSADDR(value)))</span></div><div class="line"><a name="l51424"></a><span class="lineno">51424</span>&#160;<span class="preprocessor">#define SDHC_BWR_ADSADDR_ADSADDR(base, value) (SDHC_WR_ADSADDR_ADSADDR(base, value))</span></div><div class="line"><a name="l51425"></a><span class="lineno">51425</span>&#160;</div><div class="line"><a name="l51442"></a><span class="lineno">51442</span>&#160;<span class="preprocessor">#define SDHC_RD_VENDOR(base)     (SDHC_VENDOR_REG(base))</span></div><div class="line"><a name="l51443"></a><span class="lineno">51443</span>&#160;<span class="preprocessor">#define SDHC_WR_VENDOR(base, value) (SDHC_VENDOR_REG(base) = (value))</span></div><div class="line"><a name="l51444"></a><span class="lineno">51444</span>&#160;<span class="preprocessor">#define SDHC_RMW_VENDOR(base, mask, value) (SDHC_WR_VENDOR(base, (SDHC_RD_VENDOR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l51445"></a><span class="lineno">51445</span>&#160;<span class="preprocessor">#define SDHC_SET_VENDOR(base, value) (SDHC_WR_VENDOR(base, SDHC_RD_VENDOR(base) |  (value)))</span></div><div class="line"><a name="l51446"></a><span class="lineno">51446</span>&#160;<span class="preprocessor">#define SDHC_CLR_VENDOR(base, value) (SDHC_WR_VENDOR(base, SDHC_RD_VENDOR(base) &amp; ~(value)))</span></div><div class="line"><a name="l51447"></a><span class="lineno">51447</span>&#160;<span class="preprocessor">#define SDHC_TOG_VENDOR(base, value) (SDHC_WR_VENDOR(base, SDHC_RD_VENDOR(base) ^  (value)))</span></div><div class="line"><a name="l51448"></a><span class="lineno">51448</span>&#160;</div><div class="line"><a name="l51450"></a><span class="lineno">51450</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l51451"></a><span class="lineno">51451</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_VENDOR bitfields</span></div><div class="line"><a name="l51452"></a><span class="lineno">51452</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l51453"></a><span class="lineno">51453</span>&#160;</div><div class="line"><a name="l51470"></a><span class="lineno">51470</span>&#160;<span class="preprocessor">#define SDHC_RD_VENDOR_EXTDMAEN(base) ((SDHC_VENDOR_REG(base) &amp; SDHC_VENDOR_EXTDMAEN_MASK) &gt;&gt; SDHC_VENDOR_EXTDMAEN_SHIFT)</span></div><div class="line"><a name="l51471"></a><span class="lineno">51471</span>&#160;<span class="preprocessor">#define SDHC_BRD_VENDOR_EXTDMAEN(base) (BITBAND_ACCESS32(&amp;SDHC_VENDOR_REG(base), SDHC_VENDOR_EXTDMAEN_SHIFT))</span></div><div class="line"><a name="l51472"></a><span class="lineno">51472</span>&#160;</div><div class="line"><a name="l51474"></a><span class="lineno">51474</span>&#160;<span class="preprocessor">#define SDHC_WR_VENDOR_EXTDMAEN(base, value) (SDHC_RMW_VENDOR(base, SDHC_VENDOR_EXTDMAEN_MASK, SDHC_VENDOR_EXTDMAEN(value)))</span></div><div class="line"><a name="l51475"></a><span class="lineno">51475</span>&#160;<span class="preprocessor">#define SDHC_BWR_VENDOR_EXTDMAEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_VENDOR_REG(base), SDHC_VENDOR_EXTDMAEN_SHIFT) = (value))</span></div><div class="line"><a name="l51476"></a><span class="lineno">51476</span>&#160;</div><div class="line"><a name="l51491"></a><span class="lineno">51491</span>&#160;<span class="preprocessor">#define SDHC_RD_VENDOR_EXBLKNU(base) ((SDHC_VENDOR_REG(base) &amp; SDHC_VENDOR_EXBLKNU_MASK) &gt;&gt; SDHC_VENDOR_EXBLKNU_SHIFT)</span></div><div class="line"><a name="l51492"></a><span class="lineno">51492</span>&#160;<span class="preprocessor">#define SDHC_BRD_VENDOR_EXBLKNU(base) (BITBAND_ACCESS32(&amp;SDHC_VENDOR_REG(base), SDHC_VENDOR_EXBLKNU_SHIFT))</span></div><div class="line"><a name="l51493"></a><span class="lineno">51493</span>&#160;</div><div class="line"><a name="l51495"></a><span class="lineno">51495</span>&#160;<span class="preprocessor">#define SDHC_WR_VENDOR_EXBLKNU(base, value) (SDHC_RMW_VENDOR(base, SDHC_VENDOR_EXBLKNU_MASK, SDHC_VENDOR_EXBLKNU(value)))</span></div><div class="line"><a name="l51496"></a><span class="lineno">51496</span>&#160;<span class="preprocessor">#define SDHC_BWR_VENDOR_EXBLKNU(base, value) (BITBAND_ACCESS32(&amp;SDHC_VENDOR_REG(base), SDHC_VENDOR_EXBLKNU_SHIFT) = (value))</span></div><div class="line"><a name="l51497"></a><span class="lineno">51497</span>&#160;</div><div class="line"><a name="l51508"></a><span class="lineno">51508</span>&#160;<span class="preprocessor">#define SDHC_RD_VENDOR_INTSTVAL(base) ((SDHC_VENDOR_REG(base) &amp; SDHC_VENDOR_INTSTVAL_MASK) &gt;&gt; SDHC_VENDOR_INTSTVAL_SHIFT)</span></div><div class="line"><a name="l51509"></a><span class="lineno">51509</span>&#160;<span class="preprocessor">#define SDHC_BRD_VENDOR_INTSTVAL(base) (SDHC_RD_VENDOR_INTSTVAL(base))</span></div><div class="line"><a name="l51510"></a><span class="lineno">51510</span>&#160;</div><div class="line"><a name="l51527"></a><span class="lineno">51527</span>&#160;<span class="preprocessor">#define SDHC_RD_MMCBOOT(base)    (SDHC_MMCBOOT_REG(base))</span></div><div class="line"><a name="l51528"></a><span class="lineno">51528</span>&#160;<span class="preprocessor">#define SDHC_WR_MMCBOOT(base, value) (SDHC_MMCBOOT_REG(base) = (value))</span></div><div class="line"><a name="l51529"></a><span class="lineno">51529</span>&#160;<span class="preprocessor">#define SDHC_RMW_MMCBOOT(base, mask, value) (SDHC_WR_MMCBOOT(base, (SDHC_RD_MMCBOOT(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l51530"></a><span class="lineno">51530</span>&#160;<span class="preprocessor">#define SDHC_SET_MMCBOOT(base, value) (SDHC_WR_MMCBOOT(base, SDHC_RD_MMCBOOT(base) |  (value)))</span></div><div class="line"><a name="l51531"></a><span class="lineno">51531</span>&#160;<span class="preprocessor">#define SDHC_CLR_MMCBOOT(base, value) (SDHC_WR_MMCBOOT(base, SDHC_RD_MMCBOOT(base) &amp; ~(value)))</span></div><div class="line"><a name="l51532"></a><span class="lineno">51532</span>&#160;<span class="preprocessor">#define SDHC_TOG_MMCBOOT(base, value) (SDHC_WR_MMCBOOT(base, SDHC_RD_MMCBOOT(base) ^  (value)))</span></div><div class="line"><a name="l51533"></a><span class="lineno">51533</span>&#160;</div><div class="line"><a name="l51535"></a><span class="lineno">51535</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l51536"></a><span class="lineno">51536</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_MMCBOOT bitfields</span></div><div class="line"><a name="l51537"></a><span class="lineno">51537</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l51538"></a><span class="lineno">51538</span>&#160;</div><div class="line"><a name="l51556"></a><span class="lineno">51556</span>&#160;<span class="preprocessor">#define SDHC_RD_MMCBOOT_DTOCVACK(base) ((SDHC_MMCBOOT_REG(base) &amp; SDHC_MMCBOOT_DTOCVACK_MASK) &gt;&gt; SDHC_MMCBOOT_DTOCVACK_SHIFT)</span></div><div class="line"><a name="l51557"></a><span class="lineno">51557</span>&#160;<span class="preprocessor">#define SDHC_BRD_MMCBOOT_DTOCVACK(base) (SDHC_RD_MMCBOOT_DTOCVACK(base))</span></div><div class="line"><a name="l51558"></a><span class="lineno">51558</span>&#160;</div><div class="line"><a name="l51560"></a><span class="lineno">51560</span>&#160;<span class="preprocessor">#define SDHC_WR_MMCBOOT_DTOCVACK(base, value) (SDHC_RMW_MMCBOOT(base, SDHC_MMCBOOT_DTOCVACK_MASK, SDHC_MMCBOOT_DTOCVACK(value)))</span></div><div class="line"><a name="l51561"></a><span class="lineno">51561</span>&#160;<span class="preprocessor">#define SDHC_BWR_MMCBOOT_DTOCVACK(base, value) (SDHC_WR_MMCBOOT_DTOCVACK(base, value))</span></div><div class="line"><a name="l51562"></a><span class="lineno">51562</span>&#160;</div><div class="line"><a name="l51573"></a><span class="lineno">51573</span>&#160;<span class="preprocessor">#define SDHC_RD_MMCBOOT_BOOTACK(base) ((SDHC_MMCBOOT_REG(base) &amp; SDHC_MMCBOOT_BOOTACK_MASK) &gt;&gt; SDHC_MMCBOOT_BOOTACK_SHIFT)</span></div><div class="line"><a name="l51574"></a><span class="lineno">51574</span>&#160;<span class="preprocessor">#define SDHC_BRD_MMCBOOT_BOOTACK(base) (BITBAND_ACCESS32(&amp;SDHC_MMCBOOT_REG(base), SDHC_MMCBOOT_BOOTACK_SHIFT))</span></div><div class="line"><a name="l51575"></a><span class="lineno">51575</span>&#160;</div><div class="line"><a name="l51577"></a><span class="lineno">51577</span>&#160;<span class="preprocessor">#define SDHC_WR_MMCBOOT_BOOTACK(base, value) (SDHC_RMW_MMCBOOT(base, SDHC_MMCBOOT_BOOTACK_MASK, SDHC_MMCBOOT_BOOTACK(value)))</span></div><div class="line"><a name="l51578"></a><span class="lineno">51578</span>&#160;<span class="preprocessor">#define SDHC_BWR_MMCBOOT_BOOTACK(base, value) (BITBAND_ACCESS32(&amp;SDHC_MMCBOOT_REG(base), SDHC_MMCBOOT_BOOTACK_SHIFT) = (value))</span></div><div class="line"><a name="l51579"></a><span class="lineno">51579</span>&#160;</div><div class="line"><a name="l51590"></a><span class="lineno">51590</span>&#160;<span class="preprocessor">#define SDHC_RD_MMCBOOT_BOOTMODE(base) ((SDHC_MMCBOOT_REG(base) &amp; SDHC_MMCBOOT_BOOTMODE_MASK) &gt;&gt; SDHC_MMCBOOT_BOOTMODE_SHIFT)</span></div><div class="line"><a name="l51591"></a><span class="lineno">51591</span>&#160;<span class="preprocessor">#define SDHC_BRD_MMCBOOT_BOOTMODE(base) (BITBAND_ACCESS32(&amp;SDHC_MMCBOOT_REG(base), SDHC_MMCBOOT_BOOTMODE_SHIFT))</span></div><div class="line"><a name="l51592"></a><span class="lineno">51592</span>&#160;</div><div class="line"><a name="l51594"></a><span class="lineno">51594</span>&#160;<span class="preprocessor">#define SDHC_WR_MMCBOOT_BOOTMODE(base, value) (SDHC_RMW_MMCBOOT(base, SDHC_MMCBOOT_BOOTMODE_MASK, SDHC_MMCBOOT_BOOTMODE(value)))</span></div><div class="line"><a name="l51595"></a><span class="lineno">51595</span>&#160;<span class="preprocessor">#define SDHC_BWR_MMCBOOT_BOOTMODE(base, value) (BITBAND_ACCESS32(&amp;SDHC_MMCBOOT_REG(base), SDHC_MMCBOOT_BOOTMODE_SHIFT) = (value))</span></div><div class="line"><a name="l51596"></a><span class="lineno">51596</span>&#160;</div><div class="line"><a name="l51607"></a><span class="lineno">51607</span>&#160;<span class="preprocessor">#define SDHC_RD_MMCBOOT_BOOTEN(base) ((SDHC_MMCBOOT_REG(base) &amp; SDHC_MMCBOOT_BOOTEN_MASK) &gt;&gt; SDHC_MMCBOOT_BOOTEN_SHIFT)</span></div><div class="line"><a name="l51608"></a><span class="lineno">51608</span>&#160;<span class="preprocessor">#define SDHC_BRD_MMCBOOT_BOOTEN(base) (BITBAND_ACCESS32(&amp;SDHC_MMCBOOT_REG(base), SDHC_MMCBOOT_BOOTEN_SHIFT))</span></div><div class="line"><a name="l51609"></a><span class="lineno">51609</span>&#160;</div><div class="line"><a name="l51611"></a><span class="lineno">51611</span>&#160;<span class="preprocessor">#define SDHC_WR_MMCBOOT_BOOTEN(base, value) (SDHC_RMW_MMCBOOT(base, SDHC_MMCBOOT_BOOTEN_MASK, SDHC_MMCBOOT_BOOTEN(value)))</span></div><div class="line"><a name="l51612"></a><span class="lineno">51612</span>&#160;<span class="preprocessor">#define SDHC_BWR_MMCBOOT_BOOTEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_MMCBOOT_REG(base), SDHC_MMCBOOT_BOOTEN_SHIFT) = (value))</span></div><div class="line"><a name="l51613"></a><span class="lineno">51613</span>&#160;</div><div class="line"><a name="l51624"></a><span class="lineno">51624</span>&#160;<span class="preprocessor">#define SDHC_RD_MMCBOOT_AUTOSABGEN(base) ((SDHC_MMCBOOT_REG(base) &amp; SDHC_MMCBOOT_AUTOSABGEN_MASK) &gt;&gt; SDHC_MMCBOOT_AUTOSABGEN_SHIFT)</span></div><div class="line"><a name="l51625"></a><span class="lineno">51625</span>&#160;<span class="preprocessor">#define SDHC_BRD_MMCBOOT_AUTOSABGEN(base) (BITBAND_ACCESS32(&amp;SDHC_MMCBOOT_REG(base), SDHC_MMCBOOT_AUTOSABGEN_SHIFT))</span></div><div class="line"><a name="l51626"></a><span class="lineno">51626</span>&#160;</div><div class="line"><a name="l51628"></a><span class="lineno">51628</span>&#160;<span class="preprocessor">#define SDHC_WR_MMCBOOT_AUTOSABGEN(base, value) (SDHC_RMW_MMCBOOT(base, SDHC_MMCBOOT_AUTOSABGEN_MASK, SDHC_MMCBOOT_AUTOSABGEN(value)))</span></div><div class="line"><a name="l51629"></a><span class="lineno">51629</span>&#160;<span class="preprocessor">#define SDHC_BWR_MMCBOOT_AUTOSABGEN(base, value) (BITBAND_ACCESS32(&amp;SDHC_MMCBOOT_REG(base), SDHC_MMCBOOT_AUTOSABGEN_SHIFT) = (value))</span></div><div class="line"><a name="l51630"></a><span class="lineno">51630</span>&#160;</div><div class="line"><a name="l51640"></a><span class="lineno">51640</span>&#160;<span class="preprocessor">#define SDHC_RD_MMCBOOT_BOOTBLKCNT(base) ((SDHC_MMCBOOT_REG(base) &amp; SDHC_MMCBOOT_BOOTBLKCNT_MASK) &gt;&gt; SDHC_MMCBOOT_BOOTBLKCNT_SHIFT)</span></div><div class="line"><a name="l51641"></a><span class="lineno">51641</span>&#160;<span class="preprocessor">#define SDHC_BRD_MMCBOOT_BOOTBLKCNT(base) (SDHC_RD_MMCBOOT_BOOTBLKCNT(base))</span></div><div class="line"><a name="l51642"></a><span class="lineno">51642</span>&#160;</div><div class="line"><a name="l51644"></a><span class="lineno">51644</span>&#160;<span class="preprocessor">#define SDHC_WR_MMCBOOT_BOOTBLKCNT(base, value) (SDHC_RMW_MMCBOOT(base, SDHC_MMCBOOT_BOOTBLKCNT_MASK, SDHC_MMCBOOT_BOOTBLKCNT(value)))</span></div><div class="line"><a name="l51645"></a><span class="lineno">51645</span>&#160;<span class="preprocessor">#define SDHC_BWR_MMCBOOT_BOOTBLKCNT(base, value) (SDHC_WR_MMCBOOT_BOOTBLKCNT(base, value))</span></div><div class="line"><a name="l51646"></a><span class="lineno">51646</span>&#160;</div><div class="line"><a name="l51664"></a><span class="lineno">51664</span>&#160;<span class="preprocessor">#define SDHC_RD_HOSTVER(base)    (SDHC_HOSTVER_REG(base))</span></div><div class="line"><a name="l51665"></a><span class="lineno">51665</span>&#160;</div><div class="line"><a name="l51667"></a><span class="lineno">51667</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l51668"></a><span class="lineno">51668</span>&#160;<span class="comment"> * Constants &amp; macros for individual SDHC_HOSTVER bitfields</span></div><div class="line"><a name="l51669"></a><span class="lineno">51669</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l51670"></a><span class="lineno">51670</span>&#160;</div><div class="line"><a name="l51682"></a><span class="lineno">51682</span>&#160;<span class="preprocessor">#define SDHC_RD_HOSTVER_SVN(base) ((SDHC_HOSTVER_REG(base) &amp; SDHC_HOSTVER_SVN_MASK) &gt;&gt; SDHC_HOSTVER_SVN_SHIFT)</span></div><div class="line"><a name="l51683"></a><span class="lineno">51683</span>&#160;<span class="preprocessor">#define SDHC_BRD_HOSTVER_SVN(base) (SDHC_RD_HOSTVER_SVN(base))</span></div><div class="line"><a name="l51684"></a><span class="lineno">51684</span>&#160;</div><div class="line"><a name="l51700"></a><span class="lineno">51700</span>&#160;<span class="preprocessor">#define SDHC_RD_HOSTVER_VVN(base) ((SDHC_HOSTVER_REG(base) &amp; SDHC_HOSTVER_VVN_MASK) &gt;&gt; SDHC_HOSTVER_VVN_SHIFT)</span></div><div class="line"><a name="l51701"></a><span class="lineno">51701</span>&#160;<span class="preprocessor">#define SDHC_BRD_HOSTVER_VVN(base) (SDHC_RD_HOSTVER_VVN(base))</span></div><div class="line"><a name="l51702"></a><span class="lineno">51702</span>&#160;</div><div class="line"><a name="l51704"></a><span class="lineno">51704</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l51705"></a><span class="lineno">51705</span>&#160;<span class="comment"> * MK64F12 SIM</span></div><div class="line"><a name="l51706"></a><span class="lineno">51706</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l51707"></a><span class="lineno">51707</span>&#160;<span class="comment"> * System Integration Module</span></div><div class="line"><a name="l51708"></a><span class="lineno">51708</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l51709"></a><span class="lineno">51709</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l51710"></a><span class="lineno">51710</span>&#160;<span class="comment"> * - SIM_SOPT1 - System Options Register 1</span></div><div class="line"><a name="l51711"></a><span class="lineno">51711</span>&#160;<span class="comment"> * - SIM_SOPT1CFG - SOPT1 Configuration Register</span></div><div class="line"><a name="l51712"></a><span class="lineno">51712</span>&#160;<span class="comment"> * - SIM_SOPT2 - System Options Register 2</span></div><div class="line"><a name="l51713"></a><span class="lineno">51713</span>&#160;<span class="comment"> * - SIM_SOPT4 - System Options Register 4</span></div><div class="line"><a name="l51714"></a><span class="lineno">51714</span>&#160;<span class="comment"> * - SIM_SOPT5 - System Options Register 5</span></div><div class="line"><a name="l51715"></a><span class="lineno">51715</span>&#160;<span class="comment"> * - SIM_SOPT7 - System Options Register 7</span></div><div class="line"><a name="l51716"></a><span class="lineno">51716</span>&#160;<span class="comment"> * - SIM_SDID - System Device Identification Register</span></div><div class="line"><a name="l51717"></a><span class="lineno">51717</span>&#160;<span class="comment"> * - SIM_SCGC1 - System Clock Gating Control Register 1</span></div><div class="line"><a name="l51718"></a><span class="lineno">51718</span>&#160;<span class="comment"> * - SIM_SCGC2 - System Clock Gating Control Register 2</span></div><div class="line"><a name="l51719"></a><span class="lineno">51719</span>&#160;<span class="comment"> * - SIM_SCGC3 - System Clock Gating Control Register 3</span></div><div class="line"><a name="l51720"></a><span class="lineno">51720</span>&#160;<span class="comment"> * - SIM_SCGC4 - System Clock Gating Control Register 4</span></div><div class="line"><a name="l51721"></a><span class="lineno">51721</span>&#160;<span class="comment"> * - SIM_SCGC5 - System Clock Gating Control Register 5</span></div><div class="line"><a name="l51722"></a><span class="lineno">51722</span>&#160;<span class="comment"> * - SIM_SCGC6 - System Clock Gating Control Register 6</span></div><div class="line"><a name="l51723"></a><span class="lineno">51723</span>&#160;<span class="comment"> * - SIM_SCGC7 - System Clock Gating Control Register 7</span></div><div class="line"><a name="l51724"></a><span class="lineno">51724</span>&#160;<span class="comment"> * - SIM_CLKDIV1 - System Clock Divider Register 1</span></div><div class="line"><a name="l51725"></a><span class="lineno">51725</span>&#160;<span class="comment"> * - SIM_CLKDIV2 - System Clock Divider Register 2</span></div><div class="line"><a name="l51726"></a><span class="lineno">51726</span>&#160;<span class="comment"> * - SIM_FCFG1 - Flash Configuration Register 1</span></div><div class="line"><a name="l51727"></a><span class="lineno">51727</span>&#160;<span class="comment"> * - SIM_FCFG2 - Flash Configuration Register 2</span></div><div class="line"><a name="l51728"></a><span class="lineno">51728</span>&#160;<span class="comment"> * - SIM_UIDH - Unique Identification Register High</span></div><div class="line"><a name="l51729"></a><span class="lineno">51729</span>&#160;<span class="comment"> * - SIM_UIDMH - Unique Identification Register Mid-High</span></div><div class="line"><a name="l51730"></a><span class="lineno">51730</span>&#160;<span class="comment"> * - SIM_UIDML - Unique Identification Register Mid Low</span></div><div class="line"><a name="l51731"></a><span class="lineno">51731</span>&#160;<span class="comment"> * - SIM_UIDL - Unique Identification Register Low</span></div><div class="line"><a name="l51732"></a><span class="lineno">51732</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l51733"></a><span class="lineno">51733</span>&#160;</div><div class="line"><a name="l51734"></a><span class="lineno">51734</span>&#160;<span class="preprocessor">#define SIM_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l51735"></a><span class="lineno">51735</span>&#160;<span class="preprocessor">#define SIM_IDX (0U) </span></div><div class="line"><a name="l51752"></a><span class="lineno">51752</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT1(base)       (SIM_SOPT1_REG(base))</span></div><div class="line"><a name="l51753"></a><span class="lineno">51753</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT1(base, value) (SIM_SOPT1_REG(base) = (value))</span></div><div class="line"><a name="l51754"></a><span class="lineno">51754</span>&#160;<span class="preprocessor">#define SIM_RMW_SOPT1(base, mask, value) (SIM_WR_SOPT1(base, (SIM_RD_SOPT1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l51755"></a><span class="lineno">51755</span>&#160;<span class="preprocessor">#define SIM_SET_SOPT1(base, value) (SIM_WR_SOPT1(base, SIM_RD_SOPT1(base) |  (value)))</span></div><div class="line"><a name="l51756"></a><span class="lineno">51756</span>&#160;<span class="preprocessor">#define SIM_CLR_SOPT1(base, value) (SIM_WR_SOPT1(base, SIM_RD_SOPT1(base) &amp; ~(value)))</span></div><div class="line"><a name="l51757"></a><span class="lineno">51757</span>&#160;<span class="preprocessor">#define SIM_TOG_SOPT1(base, value) (SIM_WR_SOPT1(base, SIM_RD_SOPT1(base) ^  (value)))</span></div><div class="line"><a name="l51758"></a><span class="lineno">51758</span>&#160;</div><div class="line"><a name="l51760"></a><span class="lineno">51760</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l51761"></a><span class="lineno">51761</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_SOPT1 bitfields</span></div><div class="line"><a name="l51762"></a><span class="lineno">51762</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l51763"></a><span class="lineno">51763</span>&#160;</div><div class="line"><a name="l51782"></a><span class="lineno">51782</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT1_RAMSIZE(base) ((SIM_SOPT1_REG(base) &amp; SIM_SOPT1_RAMSIZE_MASK) &gt;&gt; SIM_SOPT1_RAMSIZE_SHIFT)</span></div><div class="line"><a name="l51783"></a><span class="lineno">51783</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT1_RAMSIZE(base) (SIM_RD_SOPT1_RAMSIZE(base))</span></div><div class="line"><a name="l51784"></a><span class="lineno">51784</span>&#160;</div><div class="line"><a name="l51800"></a><span class="lineno">51800</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT1_OSC32KSEL(base) ((SIM_SOPT1_REG(base) &amp; SIM_SOPT1_OSC32KSEL_MASK) &gt;&gt; SIM_SOPT1_OSC32KSEL_SHIFT)</span></div><div class="line"><a name="l51801"></a><span class="lineno">51801</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT1_OSC32KSEL(base) (SIM_RD_SOPT1_OSC32KSEL(base))</span></div><div class="line"><a name="l51802"></a><span class="lineno">51802</span>&#160;</div><div class="line"><a name="l51804"></a><span class="lineno">51804</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT1_OSC32KSEL(base, value) (SIM_RMW_SOPT1(base, SIM_SOPT1_OSC32KSEL_MASK, SIM_SOPT1_OSC32KSEL(value)))</span></div><div class="line"><a name="l51805"></a><span class="lineno">51805</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT1_OSC32KSEL(base, value) (SIM_WR_SOPT1_OSC32KSEL(base, value))</span></div><div class="line"><a name="l51806"></a><span class="lineno">51806</span>&#160;</div><div class="line"><a name="l51820"></a><span class="lineno">51820</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT1_USBVSTBY(base) ((SIM_SOPT1_REG(base) &amp; SIM_SOPT1_USBVSTBY_MASK) &gt;&gt; SIM_SOPT1_USBVSTBY_SHIFT)</span></div><div class="line"><a name="l51821"></a><span class="lineno">51821</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT1_USBVSTBY(base) (BITBAND_ACCESS32(&amp;SIM_SOPT1_REG(base), SIM_SOPT1_USBVSTBY_SHIFT))</span></div><div class="line"><a name="l51822"></a><span class="lineno">51822</span>&#160;</div><div class="line"><a name="l51824"></a><span class="lineno">51824</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT1_USBVSTBY(base, value) (SIM_RMW_SOPT1(base, SIM_SOPT1_USBVSTBY_MASK, SIM_SOPT1_USBVSTBY(value)))</span></div><div class="line"><a name="l51825"></a><span class="lineno">51825</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT1_USBVSTBY(base, value) (BITBAND_ACCESS32(&amp;SIM_SOPT1_REG(base), SIM_SOPT1_USBVSTBY_SHIFT) = (value))</span></div><div class="line"><a name="l51826"></a><span class="lineno">51826</span>&#160;</div><div class="line"><a name="l51841"></a><span class="lineno">51841</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT1_USBSSTBY(base) ((SIM_SOPT1_REG(base) &amp; SIM_SOPT1_USBSSTBY_MASK) &gt;&gt; SIM_SOPT1_USBSSTBY_SHIFT)</span></div><div class="line"><a name="l51842"></a><span class="lineno">51842</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT1_USBSSTBY(base) (BITBAND_ACCESS32(&amp;SIM_SOPT1_REG(base), SIM_SOPT1_USBSSTBY_SHIFT))</span></div><div class="line"><a name="l51843"></a><span class="lineno">51843</span>&#160;</div><div class="line"><a name="l51845"></a><span class="lineno">51845</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT1_USBSSTBY(base, value) (SIM_RMW_SOPT1(base, SIM_SOPT1_USBSSTBY_MASK, SIM_SOPT1_USBSSTBY(value)))</span></div><div class="line"><a name="l51846"></a><span class="lineno">51846</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT1_USBSSTBY(base, value) (BITBAND_ACCESS32(&amp;SIM_SOPT1_REG(base), SIM_SOPT1_USBSSTBY_SHIFT) = (value))</span></div><div class="line"><a name="l51847"></a><span class="lineno">51847</span>&#160;</div><div class="line"><a name="l51860"></a><span class="lineno">51860</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT1_USBREGEN(base) ((SIM_SOPT1_REG(base) &amp; SIM_SOPT1_USBREGEN_MASK) &gt;&gt; SIM_SOPT1_USBREGEN_SHIFT)</span></div><div class="line"><a name="l51861"></a><span class="lineno">51861</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT1_USBREGEN(base) (BITBAND_ACCESS32(&amp;SIM_SOPT1_REG(base), SIM_SOPT1_USBREGEN_SHIFT))</span></div><div class="line"><a name="l51862"></a><span class="lineno">51862</span>&#160;</div><div class="line"><a name="l51864"></a><span class="lineno">51864</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT1_USBREGEN(base, value) (SIM_RMW_SOPT1(base, SIM_SOPT1_USBREGEN_MASK, SIM_SOPT1_USBREGEN(value)))</span></div><div class="line"><a name="l51865"></a><span class="lineno">51865</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT1_USBREGEN(base, value) (BITBAND_ACCESS32(&amp;SIM_SOPT1_REG(base), SIM_SOPT1_USBREGEN_SHIFT) = (value))</span></div><div class="line"><a name="l51866"></a><span class="lineno">51866</span>&#160;</div><div class="line"><a name="l51883"></a><span class="lineno">51883</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT1CFG(base)    (SIM_SOPT1CFG_REG(base))</span></div><div class="line"><a name="l51884"></a><span class="lineno">51884</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT1CFG(base, value) (SIM_SOPT1CFG_REG(base) = (value))</span></div><div class="line"><a name="l51885"></a><span class="lineno">51885</span>&#160;<span class="preprocessor">#define SIM_RMW_SOPT1CFG(base, mask, value) (SIM_WR_SOPT1CFG(base, (SIM_RD_SOPT1CFG(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l51886"></a><span class="lineno">51886</span>&#160;<span class="preprocessor">#define SIM_SET_SOPT1CFG(base, value) (SIM_WR_SOPT1CFG(base, SIM_RD_SOPT1CFG(base) |  (value)))</span></div><div class="line"><a name="l51887"></a><span class="lineno">51887</span>&#160;<span class="preprocessor">#define SIM_CLR_SOPT1CFG(base, value) (SIM_WR_SOPT1CFG(base, SIM_RD_SOPT1CFG(base) &amp; ~(value)))</span></div><div class="line"><a name="l51888"></a><span class="lineno">51888</span>&#160;<span class="preprocessor">#define SIM_TOG_SOPT1CFG(base, value) (SIM_WR_SOPT1CFG(base, SIM_RD_SOPT1CFG(base) ^  (value)))</span></div><div class="line"><a name="l51889"></a><span class="lineno">51889</span>&#160;</div><div class="line"><a name="l51891"></a><span class="lineno">51891</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l51892"></a><span class="lineno">51892</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_SOPT1CFG bitfields</span></div><div class="line"><a name="l51893"></a><span class="lineno">51893</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l51894"></a><span class="lineno">51894</span>&#160;</div><div class="line"><a name="l51907"></a><span class="lineno">51907</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT1CFG_URWE(base) ((SIM_SOPT1CFG_REG(base) &amp; SIM_SOPT1CFG_URWE_MASK) &gt;&gt; SIM_SOPT1CFG_URWE_SHIFT)</span></div><div class="line"><a name="l51908"></a><span class="lineno">51908</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT1CFG_URWE(base) (BITBAND_ACCESS32(&amp;SIM_SOPT1CFG_REG(base), SIM_SOPT1CFG_URWE_SHIFT))</span></div><div class="line"><a name="l51909"></a><span class="lineno">51909</span>&#160;</div><div class="line"><a name="l51911"></a><span class="lineno">51911</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT1CFG_URWE(base, value) (SIM_RMW_SOPT1CFG(base, SIM_SOPT1CFG_URWE_MASK, SIM_SOPT1CFG_URWE(value)))</span></div><div class="line"><a name="l51912"></a><span class="lineno">51912</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT1CFG_URWE(base, value) (BITBAND_ACCESS32(&amp;SIM_SOPT1CFG_REG(base), SIM_SOPT1CFG_URWE_SHIFT) = (value))</span></div><div class="line"><a name="l51913"></a><span class="lineno">51913</span>&#160;</div><div class="line"><a name="l51927"></a><span class="lineno">51927</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT1CFG_UVSWE(base) ((SIM_SOPT1CFG_REG(base) &amp; SIM_SOPT1CFG_UVSWE_MASK) &gt;&gt; SIM_SOPT1CFG_UVSWE_SHIFT)</span></div><div class="line"><a name="l51928"></a><span class="lineno">51928</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT1CFG_UVSWE(base) (BITBAND_ACCESS32(&amp;SIM_SOPT1CFG_REG(base), SIM_SOPT1CFG_UVSWE_SHIFT))</span></div><div class="line"><a name="l51929"></a><span class="lineno">51929</span>&#160;</div><div class="line"><a name="l51931"></a><span class="lineno">51931</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT1CFG_UVSWE(base, value) (SIM_RMW_SOPT1CFG(base, SIM_SOPT1CFG_UVSWE_MASK, SIM_SOPT1CFG_UVSWE(value)))</span></div><div class="line"><a name="l51932"></a><span class="lineno">51932</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT1CFG_UVSWE(base, value) (BITBAND_ACCESS32(&amp;SIM_SOPT1CFG_REG(base), SIM_SOPT1CFG_UVSWE_SHIFT) = (value))</span></div><div class="line"><a name="l51933"></a><span class="lineno">51933</span>&#160;</div><div class="line"><a name="l51947"></a><span class="lineno">51947</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT1CFG_USSWE(base) ((SIM_SOPT1CFG_REG(base) &amp; SIM_SOPT1CFG_USSWE_MASK) &gt;&gt; SIM_SOPT1CFG_USSWE_SHIFT)</span></div><div class="line"><a name="l51948"></a><span class="lineno">51948</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT1CFG_USSWE(base) (BITBAND_ACCESS32(&amp;SIM_SOPT1CFG_REG(base), SIM_SOPT1CFG_USSWE_SHIFT))</span></div><div class="line"><a name="l51949"></a><span class="lineno">51949</span>&#160;</div><div class="line"><a name="l51951"></a><span class="lineno">51951</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT1CFG_USSWE(base, value) (SIM_RMW_SOPT1CFG(base, SIM_SOPT1CFG_USSWE_MASK, SIM_SOPT1CFG_USSWE(value)))</span></div><div class="line"><a name="l51952"></a><span class="lineno">51952</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT1CFG_USSWE(base, value) (BITBAND_ACCESS32(&amp;SIM_SOPT1CFG_REG(base), SIM_SOPT1CFG_USSWE_SHIFT) = (value))</span></div><div class="line"><a name="l51953"></a><span class="lineno">51953</span>&#160;</div><div class="line"><a name="l51972"></a><span class="lineno">51972</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT2(base)       (SIM_SOPT2_REG(base))</span></div><div class="line"><a name="l51973"></a><span class="lineno">51973</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT2(base, value) (SIM_SOPT2_REG(base) = (value))</span></div><div class="line"><a name="l51974"></a><span class="lineno">51974</span>&#160;<span class="preprocessor">#define SIM_RMW_SOPT2(base, mask, value) (SIM_WR_SOPT2(base, (SIM_RD_SOPT2(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l51975"></a><span class="lineno">51975</span>&#160;<span class="preprocessor">#define SIM_SET_SOPT2(base, value) (SIM_WR_SOPT2(base, SIM_RD_SOPT2(base) |  (value)))</span></div><div class="line"><a name="l51976"></a><span class="lineno">51976</span>&#160;<span class="preprocessor">#define SIM_CLR_SOPT2(base, value) (SIM_WR_SOPT2(base, SIM_RD_SOPT2(base) &amp; ~(value)))</span></div><div class="line"><a name="l51977"></a><span class="lineno">51977</span>&#160;<span class="preprocessor">#define SIM_TOG_SOPT2(base, value) (SIM_WR_SOPT2(base, SIM_RD_SOPT2(base) ^  (value)))</span></div><div class="line"><a name="l51978"></a><span class="lineno">51978</span>&#160;</div><div class="line"><a name="l51980"></a><span class="lineno">51980</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l51981"></a><span class="lineno">51981</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_SOPT2 bitfields</span></div><div class="line"><a name="l51982"></a><span class="lineno">51982</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l51983"></a><span class="lineno">51983</span>&#160;</div><div class="line"><a name="l51996"></a><span class="lineno">51996</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT2_RTCCLKOUTSEL(base) ((SIM_SOPT2_REG(base) &amp; SIM_SOPT2_RTCCLKOUTSEL_MASK) &gt;&gt; SIM_SOPT2_RTCCLKOUTSEL_SHIFT)</span></div><div class="line"><a name="l51997"></a><span class="lineno">51997</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT2_RTCCLKOUTSEL(base) (BITBAND_ACCESS32(&amp;SIM_SOPT2_REG(base), SIM_SOPT2_RTCCLKOUTSEL_SHIFT))</span></div><div class="line"><a name="l51998"></a><span class="lineno">51998</span>&#160;</div><div class="line"><a name="l52000"></a><span class="lineno">52000</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT2_RTCCLKOUTSEL(base, value) (SIM_RMW_SOPT2(base, SIM_SOPT2_RTCCLKOUTSEL_MASK, SIM_SOPT2_RTCCLKOUTSEL(value)))</span></div><div class="line"><a name="l52001"></a><span class="lineno">52001</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT2_RTCCLKOUTSEL(base, value) (BITBAND_ACCESS32(&amp;SIM_SOPT2_REG(base), SIM_SOPT2_RTCCLKOUTSEL_SHIFT) = (value))</span></div><div class="line"><a name="l52002"></a><span class="lineno">52002</span>&#160;</div><div class="line"><a name="l52021"></a><span class="lineno">52021</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT2_CLKOUTSEL(base) ((SIM_SOPT2_REG(base) &amp; SIM_SOPT2_CLKOUTSEL_MASK) &gt;&gt; SIM_SOPT2_CLKOUTSEL_SHIFT)</span></div><div class="line"><a name="l52022"></a><span class="lineno">52022</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT2_CLKOUTSEL(base) (SIM_RD_SOPT2_CLKOUTSEL(base))</span></div><div class="line"><a name="l52023"></a><span class="lineno">52023</span>&#160;</div><div class="line"><a name="l52025"></a><span class="lineno">52025</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT2_CLKOUTSEL(base, value) (SIM_RMW_SOPT2(base, SIM_SOPT2_CLKOUTSEL_MASK, SIM_SOPT2_CLKOUTSEL(value)))</span></div><div class="line"><a name="l52026"></a><span class="lineno">52026</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT2_CLKOUTSEL(base, value) (SIM_WR_SOPT2_CLKOUTSEL(base, value))</span></div><div class="line"><a name="l52027"></a><span class="lineno">52027</span>&#160;</div><div class="line"><a name="l52047"></a><span class="lineno">52047</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT2_FBSL(base) ((SIM_SOPT2_REG(base) &amp; SIM_SOPT2_FBSL_MASK) &gt;&gt; SIM_SOPT2_FBSL_SHIFT)</span></div><div class="line"><a name="l52048"></a><span class="lineno">52048</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT2_FBSL(base) (SIM_RD_SOPT2_FBSL(base))</span></div><div class="line"><a name="l52049"></a><span class="lineno">52049</span>&#160;</div><div class="line"><a name="l52051"></a><span class="lineno">52051</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT2_FBSL(base, value) (SIM_RMW_SOPT2(base, SIM_SOPT2_FBSL_MASK, SIM_SOPT2_FBSL(value)))</span></div><div class="line"><a name="l52052"></a><span class="lineno">52052</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT2_FBSL(base, value) (SIM_WR_SOPT2_FBSL(base, value))</span></div><div class="line"><a name="l52053"></a><span class="lineno">52053</span>&#160;</div><div class="line"><a name="l52067"></a><span class="lineno">52067</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT2_PTD7PAD(base) ((SIM_SOPT2_REG(base) &amp; SIM_SOPT2_PTD7PAD_MASK) &gt;&gt; SIM_SOPT2_PTD7PAD_SHIFT)</span></div><div class="line"><a name="l52068"></a><span class="lineno">52068</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT2_PTD7PAD(base) (BITBAND_ACCESS32(&amp;SIM_SOPT2_REG(base), SIM_SOPT2_PTD7PAD_SHIFT))</span></div><div class="line"><a name="l52069"></a><span class="lineno">52069</span>&#160;</div><div class="line"><a name="l52071"></a><span class="lineno">52071</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT2_PTD7PAD(base, value) (SIM_RMW_SOPT2(base, SIM_SOPT2_PTD7PAD_MASK, SIM_SOPT2_PTD7PAD(value)))</span></div><div class="line"><a name="l52072"></a><span class="lineno">52072</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT2_PTD7PAD(base, value) (BITBAND_ACCESS32(&amp;SIM_SOPT2_REG(base), SIM_SOPT2_PTD7PAD_SHIFT) = (value))</span></div><div class="line"><a name="l52073"></a><span class="lineno">52073</span>&#160;</div><div class="line"><a name="l52087"></a><span class="lineno">52087</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT2_TRACECLKSEL(base) ((SIM_SOPT2_REG(base) &amp; SIM_SOPT2_TRACECLKSEL_MASK) &gt;&gt; SIM_SOPT2_TRACECLKSEL_SHIFT)</span></div><div class="line"><a name="l52088"></a><span class="lineno">52088</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT2_TRACECLKSEL(base) (BITBAND_ACCESS32(&amp;SIM_SOPT2_REG(base), SIM_SOPT2_TRACECLKSEL_SHIFT))</span></div><div class="line"><a name="l52089"></a><span class="lineno">52089</span>&#160;</div><div class="line"><a name="l52091"></a><span class="lineno">52091</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT2_TRACECLKSEL(base, value) (SIM_RMW_SOPT2(base, SIM_SOPT2_TRACECLKSEL_MASK, SIM_SOPT2_TRACECLKSEL(value)))</span></div><div class="line"><a name="l52092"></a><span class="lineno">52092</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT2_TRACECLKSEL(base, value) (BITBAND_ACCESS32(&amp;SIM_SOPT2_REG(base), SIM_SOPT2_TRACECLKSEL_SHIFT) = (value))</span></div><div class="line"><a name="l52093"></a><span class="lineno">52093</span>&#160;</div><div class="line"><a name="l52108"></a><span class="lineno">52108</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT2_PLLFLLSEL(base) ((SIM_SOPT2_REG(base) &amp; SIM_SOPT2_PLLFLLSEL_MASK) &gt;&gt; SIM_SOPT2_PLLFLLSEL_SHIFT)</span></div><div class="line"><a name="l52109"></a><span class="lineno">52109</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT2_PLLFLLSEL(base) (SIM_RD_SOPT2_PLLFLLSEL(base))</span></div><div class="line"><a name="l52110"></a><span class="lineno">52110</span>&#160;</div><div class="line"><a name="l52112"></a><span class="lineno">52112</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT2_PLLFLLSEL(base, value) (SIM_RMW_SOPT2(base, SIM_SOPT2_PLLFLLSEL_MASK, SIM_SOPT2_PLLFLLSEL(value)))</span></div><div class="line"><a name="l52113"></a><span class="lineno">52113</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT2_PLLFLLSEL(base, value) (SIM_WR_SOPT2_PLLFLLSEL(base, value))</span></div><div class="line"><a name="l52114"></a><span class="lineno">52114</span>&#160;</div><div class="line"><a name="l52129"></a><span class="lineno">52129</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT2_USBSRC(base) ((SIM_SOPT2_REG(base) &amp; SIM_SOPT2_USBSRC_MASK) &gt;&gt; SIM_SOPT2_USBSRC_SHIFT)</span></div><div class="line"><a name="l52130"></a><span class="lineno">52130</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT2_USBSRC(base) (BITBAND_ACCESS32(&amp;SIM_SOPT2_REG(base), SIM_SOPT2_USBSRC_SHIFT))</span></div><div class="line"><a name="l52131"></a><span class="lineno">52131</span>&#160;</div><div class="line"><a name="l52133"></a><span class="lineno">52133</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT2_USBSRC(base, value) (SIM_RMW_SOPT2(base, SIM_SOPT2_USBSRC_MASK, SIM_SOPT2_USBSRC(value)))</span></div><div class="line"><a name="l52134"></a><span class="lineno">52134</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT2_USBSRC(base, value) (BITBAND_ACCESS32(&amp;SIM_SOPT2_REG(base), SIM_SOPT2_USBSRC_SHIFT) = (value))</span></div><div class="line"><a name="l52135"></a><span class="lineno">52135</span>&#160;</div><div class="line"><a name="l52148"></a><span class="lineno">52148</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT2_RMIISRC(base) ((SIM_SOPT2_REG(base) &amp; SIM_SOPT2_RMIISRC_MASK) &gt;&gt; SIM_SOPT2_RMIISRC_SHIFT)</span></div><div class="line"><a name="l52149"></a><span class="lineno">52149</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT2_RMIISRC(base) (BITBAND_ACCESS32(&amp;SIM_SOPT2_REG(base), SIM_SOPT2_RMIISRC_SHIFT))</span></div><div class="line"><a name="l52150"></a><span class="lineno">52150</span>&#160;</div><div class="line"><a name="l52152"></a><span class="lineno">52152</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT2_RMIISRC(base, value) (SIM_RMW_SOPT2(base, SIM_SOPT2_RMIISRC_MASK, SIM_SOPT2_RMIISRC(value)))</span></div><div class="line"><a name="l52153"></a><span class="lineno">52153</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT2_RMIISRC(base, value) (BITBAND_ACCESS32(&amp;SIM_SOPT2_REG(base), SIM_SOPT2_RMIISRC_SHIFT) = (value))</span></div><div class="line"><a name="l52154"></a><span class="lineno">52154</span>&#160;</div><div class="line"><a name="l52170"></a><span class="lineno">52170</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT2_TIMESRC(base) ((SIM_SOPT2_REG(base) &amp; SIM_SOPT2_TIMESRC_MASK) &gt;&gt; SIM_SOPT2_TIMESRC_SHIFT)</span></div><div class="line"><a name="l52171"></a><span class="lineno">52171</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT2_TIMESRC(base) (SIM_RD_SOPT2_TIMESRC(base))</span></div><div class="line"><a name="l52172"></a><span class="lineno">52172</span>&#160;</div><div class="line"><a name="l52174"></a><span class="lineno">52174</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT2_TIMESRC(base, value) (SIM_RMW_SOPT2(base, SIM_SOPT2_TIMESRC_MASK, SIM_SOPT2_TIMESRC(value)))</span></div><div class="line"><a name="l52175"></a><span class="lineno">52175</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT2_TIMESRC(base, value) (SIM_WR_SOPT2_TIMESRC(base, value))</span></div><div class="line"><a name="l52176"></a><span class="lineno">52176</span>&#160;</div><div class="line"><a name="l52192"></a><span class="lineno">52192</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT2_SDHCSRC(base) ((SIM_SOPT2_REG(base) &amp; SIM_SOPT2_SDHCSRC_MASK) &gt;&gt; SIM_SOPT2_SDHCSRC_SHIFT)</span></div><div class="line"><a name="l52193"></a><span class="lineno">52193</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT2_SDHCSRC(base) (SIM_RD_SOPT2_SDHCSRC(base))</span></div><div class="line"><a name="l52194"></a><span class="lineno">52194</span>&#160;</div><div class="line"><a name="l52196"></a><span class="lineno">52196</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT2_SDHCSRC(base, value) (SIM_RMW_SOPT2(base, SIM_SOPT2_SDHCSRC_MASK, SIM_SOPT2_SDHCSRC(value)))</span></div><div class="line"><a name="l52197"></a><span class="lineno">52197</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT2_SDHCSRC(base, value) (SIM_WR_SOPT2_SDHCSRC(base, value))</span></div><div class="line"><a name="l52198"></a><span class="lineno">52198</span>&#160;</div><div class="line"><a name="l52213"></a><span class="lineno">52213</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT4(base)       (SIM_SOPT4_REG(base))</span></div><div class="line"><a name="l52214"></a><span class="lineno">52214</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT4(base, value) (SIM_SOPT4_REG(base) = (value))</span></div><div class="line"><a name="l52215"></a><span class="lineno">52215</span>&#160;<span class="preprocessor">#define SIM_RMW_SOPT4(base, mask, value) (SIM_WR_SOPT4(base, (SIM_RD_SOPT4(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l52216"></a><span class="lineno">52216</span>&#160;<span class="preprocessor">#define SIM_SET_SOPT4(base, value) (SIM_WR_SOPT4(base, SIM_RD_SOPT4(base) |  (value)))</span></div><div class="line"><a name="l52217"></a><span class="lineno">52217</span>&#160;<span class="preprocessor">#define SIM_CLR_SOPT4(base, value) (SIM_WR_SOPT4(base, SIM_RD_SOPT4(base) &amp; ~(value)))</span></div><div class="line"><a name="l52218"></a><span class="lineno">52218</span>&#160;<span class="preprocessor">#define SIM_TOG_SOPT4(base, value) (SIM_WR_SOPT4(base, SIM_RD_SOPT4(base) ^  (value)))</span></div><div class="line"><a name="l52219"></a><span class="lineno">52219</span>&#160;</div><div class="line"><a name="l52221"></a><span class="lineno">52221</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l52222"></a><span class="lineno">52222</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_SOPT4 bitfields</span></div><div class="line"><a name="l52223"></a><span class="lineno">52223</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l52224"></a><span class="lineno">52224</span>&#160;</div><div class="line"><a name="l52238"></a><span class="lineno">52238</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT4_FTM0FLT0(base) ((SIM_SOPT4_REG(base) &amp; SIM_SOPT4_FTM0FLT0_MASK) &gt;&gt; SIM_SOPT4_FTM0FLT0_SHIFT)</span></div><div class="line"><a name="l52239"></a><span class="lineno">52239</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT4_FTM0FLT0(base) (BITBAND_ACCESS32(&amp;SIM_SOPT4_REG(base), SIM_SOPT4_FTM0FLT0_SHIFT))</span></div><div class="line"><a name="l52240"></a><span class="lineno">52240</span>&#160;</div><div class="line"><a name="l52242"></a><span class="lineno">52242</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT4_FTM0FLT0(base, value) (SIM_RMW_SOPT4(base, SIM_SOPT4_FTM0FLT0_MASK, SIM_SOPT4_FTM0FLT0(value)))</span></div><div class="line"><a name="l52243"></a><span class="lineno">52243</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT4_FTM0FLT0(base, value) (BITBAND_ACCESS32(&amp;SIM_SOPT4_REG(base), SIM_SOPT4_FTM0FLT0_SHIFT) = (value))</span></div><div class="line"><a name="l52244"></a><span class="lineno">52244</span>&#160;</div><div class="line"><a name="l52259"></a><span class="lineno">52259</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT4_FTM0FLT1(base) ((SIM_SOPT4_REG(base) &amp; SIM_SOPT4_FTM0FLT1_MASK) &gt;&gt; SIM_SOPT4_FTM0FLT1_SHIFT)</span></div><div class="line"><a name="l52260"></a><span class="lineno">52260</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT4_FTM0FLT1(base) (BITBAND_ACCESS32(&amp;SIM_SOPT4_REG(base), SIM_SOPT4_FTM0FLT1_SHIFT))</span></div><div class="line"><a name="l52261"></a><span class="lineno">52261</span>&#160;</div><div class="line"><a name="l52263"></a><span class="lineno">52263</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT4_FTM0FLT1(base, value) (SIM_RMW_SOPT4(base, SIM_SOPT4_FTM0FLT1_MASK, SIM_SOPT4_FTM0FLT1(value)))</span></div><div class="line"><a name="l52264"></a><span class="lineno">52264</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT4_FTM0FLT1(base, value) (BITBAND_ACCESS32(&amp;SIM_SOPT4_REG(base), SIM_SOPT4_FTM0FLT1_SHIFT) = (value))</span></div><div class="line"><a name="l52265"></a><span class="lineno">52265</span>&#160;</div><div class="line"><a name="l52280"></a><span class="lineno">52280</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT4_FTM0FLT2(base) ((SIM_SOPT4_REG(base) &amp; SIM_SOPT4_FTM0FLT2_MASK) &gt;&gt; SIM_SOPT4_FTM0FLT2_SHIFT)</span></div><div class="line"><a name="l52281"></a><span class="lineno">52281</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT4_FTM0FLT2(base) (BITBAND_ACCESS32(&amp;SIM_SOPT4_REG(base), SIM_SOPT4_FTM0FLT2_SHIFT))</span></div><div class="line"><a name="l52282"></a><span class="lineno">52282</span>&#160;</div><div class="line"><a name="l52284"></a><span class="lineno">52284</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT4_FTM0FLT2(base, value) (SIM_RMW_SOPT4(base, SIM_SOPT4_FTM0FLT2_MASK, SIM_SOPT4_FTM0FLT2(value)))</span></div><div class="line"><a name="l52285"></a><span class="lineno">52285</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT4_FTM0FLT2(base, value) (BITBAND_ACCESS32(&amp;SIM_SOPT4_REG(base), SIM_SOPT4_FTM0FLT2_SHIFT) = (value))</span></div><div class="line"><a name="l52286"></a><span class="lineno">52286</span>&#160;</div><div class="line"><a name="l52301"></a><span class="lineno">52301</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT4_FTM1FLT0(base) ((SIM_SOPT4_REG(base) &amp; SIM_SOPT4_FTM1FLT0_MASK) &gt;&gt; SIM_SOPT4_FTM1FLT0_SHIFT)</span></div><div class="line"><a name="l52302"></a><span class="lineno">52302</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT4_FTM1FLT0(base) (BITBAND_ACCESS32(&amp;SIM_SOPT4_REG(base), SIM_SOPT4_FTM1FLT0_SHIFT))</span></div><div class="line"><a name="l52303"></a><span class="lineno">52303</span>&#160;</div><div class="line"><a name="l52305"></a><span class="lineno">52305</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT4_FTM1FLT0(base, value) (SIM_RMW_SOPT4(base, SIM_SOPT4_FTM1FLT0_MASK, SIM_SOPT4_FTM1FLT0(value)))</span></div><div class="line"><a name="l52306"></a><span class="lineno">52306</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT4_FTM1FLT0(base, value) (BITBAND_ACCESS32(&amp;SIM_SOPT4_REG(base), SIM_SOPT4_FTM1FLT0_SHIFT) = (value))</span></div><div class="line"><a name="l52307"></a><span class="lineno">52307</span>&#160;</div><div class="line"><a name="l52322"></a><span class="lineno">52322</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT4_FTM2FLT0(base) ((SIM_SOPT4_REG(base) &amp; SIM_SOPT4_FTM2FLT0_MASK) &gt;&gt; SIM_SOPT4_FTM2FLT0_SHIFT)</span></div><div class="line"><a name="l52323"></a><span class="lineno">52323</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT4_FTM2FLT0(base) (BITBAND_ACCESS32(&amp;SIM_SOPT4_REG(base), SIM_SOPT4_FTM2FLT0_SHIFT))</span></div><div class="line"><a name="l52324"></a><span class="lineno">52324</span>&#160;</div><div class="line"><a name="l52326"></a><span class="lineno">52326</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT4_FTM2FLT0(base, value) (SIM_RMW_SOPT4(base, SIM_SOPT4_FTM2FLT0_MASK, SIM_SOPT4_FTM2FLT0(value)))</span></div><div class="line"><a name="l52327"></a><span class="lineno">52327</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT4_FTM2FLT0(base, value) (BITBAND_ACCESS32(&amp;SIM_SOPT4_REG(base), SIM_SOPT4_FTM2FLT0_SHIFT) = (value))</span></div><div class="line"><a name="l52328"></a><span class="lineno">52328</span>&#160;</div><div class="line"><a name="l52343"></a><span class="lineno">52343</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT4_FTM3FLT0(base) ((SIM_SOPT4_REG(base) &amp; SIM_SOPT4_FTM3FLT0_MASK) &gt;&gt; SIM_SOPT4_FTM3FLT0_SHIFT)</span></div><div class="line"><a name="l52344"></a><span class="lineno">52344</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT4_FTM3FLT0(base) (BITBAND_ACCESS32(&amp;SIM_SOPT4_REG(base), SIM_SOPT4_FTM3FLT0_SHIFT))</span></div><div class="line"><a name="l52345"></a><span class="lineno">52345</span>&#160;</div><div class="line"><a name="l52347"></a><span class="lineno">52347</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT4_FTM3FLT0(base, value) (SIM_RMW_SOPT4(base, SIM_SOPT4_FTM3FLT0_MASK, SIM_SOPT4_FTM3FLT0(value)))</span></div><div class="line"><a name="l52348"></a><span class="lineno">52348</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT4_FTM3FLT0(base, value) (BITBAND_ACCESS32(&amp;SIM_SOPT4_REG(base), SIM_SOPT4_FTM3FLT0_SHIFT) = (value))</span></div><div class="line"><a name="l52349"></a><span class="lineno">52349</span>&#160;</div><div class="line"><a name="l52365"></a><span class="lineno">52365</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT4_FTM1CH0SRC(base) ((SIM_SOPT4_REG(base) &amp; SIM_SOPT4_FTM1CH0SRC_MASK) &gt;&gt; SIM_SOPT4_FTM1CH0SRC_SHIFT)</span></div><div class="line"><a name="l52366"></a><span class="lineno">52366</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT4_FTM1CH0SRC(base) (SIM_RD_SOPT4_FTM1CH0SRC(base))</span></div><div class="line"><a name="l52367"></a><span class="lineno">52367</span>&#160;</div><div class="line"><a name="l52369"></a><span class="lineno">52369</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT4_FTM1CH0SRC(base, value) (SIM_RMW_SOPT4(base, SIM_SOPT4_FTM1CH0SRC_MASK, SIM_SOPT4_FTM1CH0SRC(value)))</span></div><div class="line"><a name="l52370"></a><span class="lineno">52370</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT4_FTM1CH0SRC(base, value) (SIM_WR_SOPT4_FTM1CH0SRC(base, value))</span></div><div class="line"><a name="l52371"></a><span class="lineno">52371</span>&#160;</div><div class="line"><a name="l52387"></a><span class="lineno">52387</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT4_FTM2CH0SRC(base) ((SIM_SOPT4_REG(base) &amp; SIM_SOPT4_FTM2CH0SRC_MASK) &gt;&gt; SIM_SOPT4_FTM2CH0SRC_SHIFT)</span></div><div class="line"><a name="l52388"></a><span class="lineno">52388</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT4_FTM2CH0SRC(base) (SIM_RD_SOPT4_FTM2CH0SRC(base))</span></div><div class="line"><a name="l52389"></a><span class="lineno">52389</span>&#160;</div><div class="line"><a name="l52391"></a><span class="lineno">52391</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT4_FTM2CH0SRC(base, value) (SIM_RMW_SOPT4(base, SIM_SOPT4_FTM2CH0SRC_MASK, SIM_SOPT4_FTM2CH0SRC(value)))</span></div><div class="line"><a name="l52392"></a><span class="lineno">52392</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT4_FTM2CH0SRC(base, value) (SIM_WR_SOPT4_FTM2CH0SRC(base, value))</span></div><div class="line"><a name="l52393"></a><span class="lineno">52393</span>&#160;</div><div class="line"><a name="l52408"></a><span class="lineno">52408</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT4_FTM0CLKSEL(base) ((SIM_SOPT4_REG(base) &amp; SIM_SOPT4_FTM0CLKSEL_MASK) &gt;&gt; SIM_SOPT4_FTM0CLKSEL_SHIFT)</span></div><div class="line"><a name="l52409"></a><span class="lineno">52409</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT4_FTM0CLKSEL(base) (BITBAND_ACCESS32(&amp;SIM_SOPT4_REG(base), SIM_SOPT4_FTM0CLKSEL_SHIFT))</span></div><div class="line"><a name="l52410"></a><span class="lineno">52410</span>&#160;</div><div class="line"><a name="l52412"></a><span class="lineno">52412</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT4_FTM0CLKSEL(base, value) (SIM_RMW_SOPT4(base, SIM_SOPT4_FTM0CLKSEL_MASK, SIM_SOPT4_FTM0CLKSEL(value)))</span></div><div class="line"><a name="l52413"></a><span class="lineno">52413</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT4_FTM0CLKSEL(base, value) (BITBAND_ACCESS32(&amp;SIM_SOPT4_REG(base), SIM_SOPT4_FTM0CLKSEL_SHIFT) = (value))</span></div><div class="line"><a name="l52414"></a><span class="lineno">52414</span>&#160;</div><div class="line"><a name="l52429"></a><span class="lineno">52429</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT4_FTM1CLKSEL(base) ((SIM_SOPT4_REG(base) &amp; SIM_SOPT4_FTM1CLKSEL_MASK) &gt;&gt; SIM_SOPT4_FTM1CLKSEL_SHIFT)</span></div><div class="line"><a name="l52430"></a><span class="lineno">52430</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT4_FTM1CLKSEL(base) (BITBAND_ACCESS32(&amp;SIM_SOPT4_REG(base), SIM_SOPT4_FTM1CLKSEL_SHIFT))</span></div><div class="line"><a name="l52431"></a><span class="lineno">52431</span>&#160;</div><div class="line"><a name="l52433"></a><span class="lineno">52433</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT4_FTM1CLKSEL(base, value) (SIM_RMW_SOPT4(base, SIM_SOPT4_FTM1CLKSEL_MASK, SIM_SOPT4_FTM1CLKSEL(value)))</span></div><div class="line"><a name="l52434"></a><span class="lineno">52434</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT4_FTM1CLKSEL(base, value) (BITBAND_ACCESS32(&amp;SIM_SOPT4_REG(base), SIM_SOPT4_FTM1CLKSEL_SHIFT) = (value))</span></div><div class="line"><a name="l52435"></a><span class="lineno">52435</span>&#160;</div><div class="line"><a name="l52450"></a><span class="lineno">52450</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT4_FTM2CLKSEL(base) ((SIM_SOPT4_REG(base) &amp; SIM_SOPT4_FTM2CLKSEL_MASK) &gt;&gt; SIM_SOPT4_FTM2CLKSEL_SHIFT)</span></div><div class="line"><a name="l52451"></a><span class="lineno">52451</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT4_FTM2CLKSEL(base) (BITBAND_ACCESS32(&amp;SIM_SOPT4_REG(base), SIM_SOPT4_FTM2CLKSEL_SHIFT))</span></div><div class="line"><a name="l52452"></a><span class="lineno">52452</span>&#160;</div><div class="line"><a name="l52454"></a><span class="lineno">52454</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT4_FTM2CLKSEL(base, value) (SIM_RMW_SOPT4(base, SIM_SOPT4_FTM2CLKSEL_MASK, SIM_SOPT4_FTM2CLKSEL(value)))</span></div><div class="line"><a name="l52455"></a><span class="lineno">52455</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT4_FTM2CLKSEL(base, value) (BITBAND_ACCESS32(&amp;SIM_SOPT4_REG(base), SIM_SOPT4_FTM2CLKSEL_SHIFT) = (value))</span></div><div class="line"><a name="l52456"></a><span class="lineno">52456</span>&#160;</div><div class="line"><a name="l52471"></a><span class="lineno">52471</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT4_FTM3CLKSEL(base) ((SIM_SOPT4_REG(base) &amp; SIM_SOPT4_FTM3CLKSEL_MASK) &gt;&gt; SIM_SOPT4_FTM3CLKSEL_SHIFT)</span></div><div class="line"><a name="l52472"></a><span class="lineno">52472</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT4_FTM3CLKSEL(base) (BITBAND_ACCESS32(&amp;SIM_SOPT4_REG(base), SIM_SOPT4_FTM3CLKSEL_SHIFT))</span></div><div class="line"><a name="l52473"></a><span class="lineno">52473</span>&#160;</div><div class="line"><a name="l52475"></a><span class="lineno">52475</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT4_FTM3CLKSEL(base, value) (SIM_RMW_SOPT4(base, SIM_SOPT4_FTM3CLKSEL_MASK, SIM_SOPT4_FTM3CLKSEL(value)))</span></div><div class="line"><a name="l52476"></a><span class="lineno">52476</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT4_FTM3CLKSEL(base, value) (BITBAND_ACCESS32(&amp;SIM_SOPT4_REG(base), SIM_SOPT4_FTM3CLKSEL_SHIFT) = (value))</span></div><div class="line"><a name="l52477"></a><span class="lineno">52477</span>&#160;</div><div class="line"><a name="l52490"></a><span class="lineno">52490</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT4_FTM0TRG0SRC(base) ((SIM_SOPT4_REG(base) &amp; SIM_SOPT4_FTM0TRG0SRC_MASK) &gt;&gt; SIM_SOPT4_FTM0TRG0SRC_SHIFT)</span></div><div class="line"><a name="l52491"></a><span class="lineno">52491</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT4_FTM0TRG0SRC(base) (BITBAND_ACCESS32(&amp;SIM_SOPT4_REG(base), SIM_SOPT4_FTM0TRG0SRC_SHIFT))</span></div><div class="line"><a name="l52492"></a><span class="lineno">52492</span>&#160;</div><div class="line"><a name="l52494"></a><span class="lineno">52494</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT4_FTM0TRG0SRC(base, value) (SIM_RMW_SOPT4(base, SIM_SOPT4_FTM0TRG0SRC_MASK, SIM_SOPT4_FTM0TRG0SRC(value)))</span></div><div class="line"><a name="l52495"></a><span class="lineno">52495</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT4_FTM0TRG0SRC(base, value) (BITBAND_ACCESS32(&amp;SIM_SOPT4_REG(base), SIM_SOPT4_FTM0TRG0SRC_SHIFT) = (value))</span></div><div class="line"><a name="l52496"></a><span class="lineno">52496</span>&#160;</div><div class="line"><a name="l52509"></a><span class="lineno">52509</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT4_FTM0TRG1SRC(base) ((SIM_SOPT4_REG(base) &amp; SIM_SOPT4_FTM0TRG1SRC_MASK) &gt;&gt; SIM_SOPT4_FTM0TRG1SRC_SHIFT)</span></div><div class="line"><a name="l52510"></a><span class="lineno">52510</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT4_FTM0TRG1SRC(base) (BITBAND_ACCESS32(&amp;SIM_SOPT4_REG(base), SIM_SOPT4_FTM0TRG1SRC_SHIFT))</span></div><div class="line"><a name="l52511"></a><span class="lineno">52511</span>&#160;</div><div class="line"><a name="l52513"></a><span class="lineno">52513</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT4_FTM0TRG1SRC(base, value) (SIM_RMW_SOPT4(base, SIM_SOPT4_FTM0TRG1SRC_MASK, SIM_SOPT4_FTM0TRG1SRC(value)))</span></div><div class="line"><a name="l52514"></a><span class="lineno">52514</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT4_FTM0TRG1SRC(base, value) (BITBAND_ACCESS32(&amp;SIM_SOPT4_REG(base), SIM_SOPT4_FTM0TRG1SRC_SHIFT) = (value))</span></div><div class="line"><a name="l52515"></a><span class="lineno">52515</span>&#160;</div><div class="line"><a name="l52528"></a><span class="lineno">52528</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT4_FTM3TRG0SRC(base) ((SIM_SOPT4_REG(base) &amp; SIM_SOPT4_FTM3TRG0SRC_MASK) &gt;&gt; SIM_SOPT4_FTM3TRG0SRC_SHIFT)</span></div><div class="line"><a name="l52529"></a><span class="lineno">52529</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT4_FTM3TRG0SRC(base) (BITBAND_ACCESS32(&amp;SIM_SOPT4_REG(base), SIM_SOPT4_FTM3TRG0SRC_SHIFT))</span></div><div class="line"><a name="l52530"></a><span class="lineno">52530</span>&#160;</div><div class="line"><a name="l52532"></a><span class="lineno">52532</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT4_FTM3TRG0SRC(base, value) (SIM_RMW_SOPT4(base, SIM_SOPT4_FTM3TRG0SRC_MASK, SIM_SOPT4_FTM3TRG0SRC(value)))</span></div><div class="line"><a name="l52533"></a><span class="lineno">52533</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT4_FTM3TRG0SRC(base, value) (BITBAND_ACCESS32(&amp;SIM_SOPT4_REG(base), SIM_SOPT4_FTM3TRG0SRC_SHIFT) = (value))</span></div><div class="line"><a name="l52534"></a><span class="lineno">52534</span>&#160;</div><div class="line"><a name="l52547"></a><span class="lineno">52547</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT4_FTM3TRG1SRC(base) ((SIM_SOPT4_REG(base) &amp; SIM_SOPT4_FTM3TRG1SRC_MASK) &gt;&gt; SIM_SOPT4_FTM3TRG1SRC_SHIFT)</span></div><div class="line"><a name="l52548"></a><span class="lineno">52548</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT4_FTM3TRG1SRC(base) (BITBAND_ACCESS32(&amp;SIM_SOPT4_REG(base), SIM_SOPT4_FTM3TRG1SRC_SHIFT))</span></div><div class="line"><a name="l52549"></a><span class="lineno">52549</span>&#160;</div><div class="line"><a name="l52551"></a><span class="lineno">52551</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT4_FTM3TRG1SRC(base, value) (SIM_RMW_SOPT4(base, SIM_SOPT4_FTM3TRG1SRC_MASK, SIM_SOPT4_FTM3TRG1SRC(value)))</span></div><div class="line"><a name="l52552"></a><span class="lineno">52552</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT4_FTM3TRG1SRC(base, value) (BITBAND_ACCESS32(&amp;SIM_SOPT4_REG(base), SIM_SOPT4_FTM3TRG1SRC_SHIFT) = (value))</span></div><div class="line"><a name="l52553"></a><span class="lineno">52553</span>&#160;</div><div class="line"><a name="l52568"></a><span class="lineno">52568</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT5(base)       (SIM_SOPT5_REG(base))</span></div><div class="line"><a name="l52569"></a><span class="lineno">52569</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT5(base, value) (SIM_SOPT5_REG(base) = (value))</span></div><div class="line"><a name="l52570"></a><span class="lineno">52570</span>&#160;<span class="preprocessor">#define SIM_RMW_SOPT5(base, mask, value) (SIM_WR_SOPT5(base, (SIM_RD_SOPT5(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l52571"></a><span class="lineno">52571</span>&#160;<span class="preprocessor">#define SIM_SET_SOPT5(base, value) (SIM_WR_SOPT5(base, SIM_RD_SOPT5(base) |  (value)))</span></div><div class="line"><a name="l52572"></a><span class="lineno">52572</span>&#160;<span class="preprocessor">#define SIM_CLR_SOPT5(base, value) (SIM_WR_SOPT5(base, SIM_RD_SOPT5(base) &amp; ~(value)))</span></div><div class="line"><a name="l52573"></a><span class="lineno">52573</span>&#160;<span class="preprocessor">#define SIM_TOG_SOPT5(base, value) (SIM_WR_SOPT5(base, SIM_RD_SOPT5(base) ^  (value)))</span></div><div class="line"><a name="l52574"></a><span class="lineno">52574</span>&#160;</div><div class="line"><a name="l52576"></a><span class="lineno">52576</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l52577"></a><span class="lineno">52577</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_SOPT5 bitfields</span></div><div class="line"><a name="l52578"></a><span class="lineno">52578</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l52579"></a><span class="lineno">52579</span>&#160;</div><div class="line"><a name="l52593"></a><span class="lineno">52593</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT5_UART0TXSRC(base) ((SIM_SOPT5_REG(base) &amp; SIM_SOPT5_UART0TXSRC_MASK) &gt;&gt; SIM_SOPT5_UART0TXSRC_SHIFT)</span></div><div class="line"><a name="l52594"></a><span class="lineno">52594</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT5_UART0TXSRC(base) (SIM_RD_SOPT5_UART0TXSRC(base))</span></div><div class="line"><a name="l52595"></a><span class="lineno">52595</span>&#160;</div><div class="line"><a name="l52597"></a><span class="lineno">52597</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT5_UART0TXSRC(base, value) (SIM_RMW_SOPT5(base, SIM_SOPT5_UART0TXSRC_MASK, SIM_SOPT5_UART0TXSRC(value)))</span></div><div class="line"><a name="l52598"></a><span class="lineno">52598</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT5_UART0TXSRC(base, value) (SIM_WR_SOPT5_UART0TXSRC(base, value))</span></div><div class="line"><a name="l52599"></a><span class="lineno">52599</span>&#160;</div><div class="line"><a name="l52614"></a><span class="lineno">52614</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT5_UART0RXSRC(base) ((SIM_SOPT5_REG(base) &amp; SIM_SOPT5_UART0RXSRC_MASK) &gt;&gt; SIM_SOPT5_UART0RXSRC_SHIFT)</span></div><div class="line"><a name="l52615"></a><span class="lineno">52615</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT5_UART0RXSRC(base) (SIM_RD_SOPT5_UART0RXSRC(base))</span></div><div class="line"><a name="l52616"></a><span class="lineno">52616</span>&#160;</div><div class="line"><a name="l52618"></a><span class="lineno">52618</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT5_UART0RXSRC(base, value) (SIM_RMW_SOPT5(base, SIM_SOPT5_UART0RXSRC_MASK, SIM_SOPT5_UART0RXSRC(value)))</span></div><div class="line"><a name="l52619"></a><span class="lineno">52619</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT5_UART0RXSRC(base, value) (SIM_WR_SOPT5_UART0RXSRC(base, value))</span></div><div class="line"><a name="l52620"></a><span class="lineno">52620</span>&#160;</div><div class="line"><a name="l52635"></a><span class="lineno">52635</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT5_UART1TXSRC(base) ((SIM_SOPT5_REG(base) &amp; SIM_SOPT5_UART1TXSRC_MASK) &gt;&gt; SIM_SOPT5_UART1TXSRC_SHIFT)</span></div><div class="line"><a name="l52636"></a><span class="lineno">52636</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT5_UART1TXSRC(base) (SIM_RD_SOPT5_UART1TXSRC(base))</span></div><div class="line"><a name="l52637"></a><span class="lineno">52637</span>&#160;</div><div class="line"><a name="l52639"></a><span class="lineno">52639</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT5_UART1TXSRC(base, value) (SIM_RMW_SOPT5(base, SIM_SOPT5_UART1TXSRC_MASK, SIM_SOPT5_UART1TXSRC(value)))</span></div><div class="line"><a name="l52640"></a><span class="lineno">52640</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT5_UART1TXSRC(base, value) (SIM_WR_SOPT5_UART1TXSRC(base, value))</span></div><div class="line"><a name="l52641"></a><span class="lineno">52641</span>&#160;</div><div class="line"><a name="l52656"></a><span class="lineno">52656</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT5_UART1RXSRC(base) ((SIM_SOPT5_REG(base) &amp; SIM_SOPT5_UART1RXSRC_MASK) &gt;&gt; SIM_SOPT5_UART1RXSRC_SHIFT)</span></div><div class="line"><a name="l52657"></a><span class="lineno">52657</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT5_UART1RXSRC(base) (SIM_RD_SOPT5_UART1RXSRC(base))</span></div><div class="line"><a name="l52658"></a><span class="lineno">52658</span>&#160;</div><div class="line"><a name="l52660"></a><span class="lineno">52660</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT5_UART1RXSRC(base, value) (SIM_RMW_SOPT5(base, SIM_SOPT5_UART1RXSRC_MASK, SIM_SOPT5_UART1RXSRC(value)))</span></div><div class="line"><a name="l52661"></a><span class="lineno">52661</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT5_UART1RXSRC(base, value) (SIM_WR_SOPT5_UART1RXSRC(base, value))</span></div><div class="line"><a name="l52662"></a><span class="lineno">52662</span>&#160;</div><div class="line"><a name="l52677"></a><span class="lineno">52677</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT7(base)       (SIM_SOPT7_REG(base))</span></div><div class="line"><a name="l52678"></a><span class="lineno">52678</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT7(base, value) (SIM_SOPT7_REG(base) = (value))</span></div><div class="line"><a name="l52679"></a><span class="lineno">52679</span>&#160;<span class="preprocessor">#define SIM_RMW_SOPT7(base, mask, value) (SIM_WR_SOPT7(base, (SIM_RD_SOPT7(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l52680"></a><span class="lineno">52680</span>&#160;<span class="preprocessor">#define SIM_SET_SOPT7(base, value) (SIM_WR_SOPT7(base, SIM_RD_SOPT7(base) |  (value)))</span></div><div class="line"><a name="l52681"></a><span class="lineno">52681</span>&#160;<span class="preprocessor">#define SIM_CLR_SOPT7(base, value) (SIM_WR_SOPT7(base, SIM_RD_SOPT7(base) &amp; ~(value)))</span></div><div class="line"><a name="l52682"></a><span class="lineno">52682</span>&#160;<span class="preprocessor">#define SIM_TOG_SOPT7(base, value) (SIM_WR_SOPT7(base, SIM_RD_SOPT7(base) ^  (value)))</span></div><div class="line"><a name="l52683"></a><span class="lineno">52683</span>&#160;</div><div class="line"><a name="l52685"></a><span class="lineno">52685</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l52686"></a><span class="lineno">52686</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_SOPT7 bitfields</span></div><div class="line"><a name="l52687"></a><span class="lineno">52687</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l52688"></a><span class="lineno">52688</span>&#160;</div><div class="line"><a name="l52715"></a><span class="lineno">52715</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT7_ADC0TRGSEL(base) ((SIM_SOPT7_REG(base) &amp; SIM_SOPT7_ADC0TRGSEL_MASK) &gt;&gt; SIM_SOPT7_ADC0TRGSEL_SHIFT)</span></div><div class="line"><a name="l52716"></a><span class="lineno">52716</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT7_ADC0TRGSEL(base) (SIM_RD_SOPT7_ADC0TRGSEL(base))</span></div><div class="line"><a name="l52717"></a><span class="lineno">52717</span>&#160;</div><div class="line"><a name="l52719"></a><span class="lineno">52719</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT7_ADC0TRGSEL(base, value) (SIM_RMW_SOPT7(base, SIM_SOPT7_ADC0TRGSEL_MASK, SIM_SOPT7_ADC0TRGSEL(value)))</span></div><div class="line"><a name="l52720"></a><span class="lineno">52720</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT7_ADC0TRGSEL(base, value) (SIM_WR_SOPT7_ADC0TRGSEL(base, value))</span></div><div class="line"><a name="l52721"></a><span class="lineno">52721</span>&#160;</div><div class="line"><a name="l52735"></a><span class="lineno">52735</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT7_ADC0PRETRGSEL(base) ((SIM_SOPT7_REG(base) &amp; SIM_SOPT7_ADC0PRETRGSEL_MASK) &gt;&gt; SIM_SOPT7_ADC0PRETRGSEL_SHIFT)</span></div><div class="line"><a name="l52736"></a><span class="lineno">52736</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT7_ADC0PRETRGSEL(base) (BITBAND_ACCESS32(&amp;SIM_SOPT7_REG(base), SIM_SOPT7_ADC0PRETRGSEL_SHIFT))</span></div><div class="line"><a name="l52737"></a><span class="lineno">52737</span>&#160;</div><div class="line"><a name="l52739"></a><span class="lineno">52739</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT7_ADC0PRETRGSEL(base, value) (SIM_RMW_SOPT7(base, SIM_SOPT7_ADC0PRETRGSEL_MASK, SIM_SOPT7_ADC0PRETRGSEL(value)))</span></div><div class="line"><a name="l52740"></a><span class="lineno">52740</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT7_ADC0PRETRGSEL(base, value) (BITBAND_ACCESS32(&amp;SIM_SOPT7_REG(base), SIM_SOPT7_ADC0PRETRGSEL_SHIFT) = (value))</span></div><div class="line"><a name="l52741"></a><span class="lineno">52741</span>&#160;</div><div class="line"><a name="l52754"></a><span class="lineno">52754</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT7_ADC0ALTTRGEN(base) ((SIM_SOPT7_REG(base) &amp; SIM_SOPT7_ADC0ALTTRGEN_MASK) &gt;&gt; SIM_SOPT7_ADC0ALTTRGEN_SHIFT)</span></div><div class="line"><a name="l52755"></a><span class="lineno">52755</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT7_ADC0ALTTRGEN(base) (BITBAND_ACCESS32(&amp;SIM_SOPT7_REG(base), SIM_SOPT7_ADC0ALTTRGEN_SHIFT))</span></div><div class="line"><a name="l52756"></a><span class="lineno">52756</span>&#160;</div><div class="line"><a name="l52758"></a><span class="lineno">52758</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT7_ADC0ALTTRGEN(base, value) (SIM_RMW_SOPT7(base, SIM_SOPT7_ADC0ALTTRGEN_MASK, SIM_SOPT7_ADC0ALTTRGEN(value)))</span></div><div class="line"><a name="l52759"></a><span class="lineno">52759</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT7_ADC0ALTTRGEN(base, value) (BITBAND_ACCESS32(&amp;SIM_SOPT7_REG(base), SIM_SOPT7_ADC0ALTTRGEN_SHIFT) = (value))</span></div><div class="line"><a name="l52760"></a><span class="lineno">52760</span>&#160;</div><div class="line"><a name="l52788"></a><span class="lineno">52788</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT7_ADC1TRGSEL(base) ((SIM_SOPT7_REG(base) &amp; SIM_SOPT7_ADC1TRGSEL_MASK) &gt;&gt; SIM_SOPT7_ADC1TRGSEL_SHIFT)</span></div><div class="line"><a name="l52789"></a><span class="lineno">52789</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT7_ADC1TRGSEL(base) (SIM_RD_SOPT7_ADC1TRGSEL(base))</span></div><div class="line"><a name="l52790"></a><span class="lineno">52790</span>&#160;</div><div class="line"><a name="l52792"></a><span class="lineno">52792</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT7_ADC1TRGSEL(base, value) (SIM_RMW_SOPT7(base, SIM_SOPT7_ADC1TRGSEL_MASK, SIM_SOPT7_ADC1TRGSEL(value)))</span></div><div class="line"><a name="l52793"></a><span class="lineno">52793</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT7_ADC1TRGSEL(base, value) (SIM_WR_SOPT7_ADC1TRGSEL(base, value))</span></div><div class="line"><a name="l52794"></a><span class="lineno">52794</span>&#160;</div><div class="line"><a name="l52808"></a><span class="lineno">52808</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT7_ADC1PRETRGSEL(base) ((SIM_SOPT7_REG(base) &amp; SIM_SOPT7_ADC1PRETRGSEL_MASK) &gt;&gt; SIM_SOPT7_ADC1PRETRGSEL_SHIFT)</span></div><div class="line"><a name="l52809"></a><span class="lineno">52809</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT7_ADC1PRETRGSEL(base) (BITBAND_ACCESS32(&amp;SIM_SOPT7_REG(base), SIM_SOPT7_ADC1PRETRGSEL_SHIFT))</span></div><div class="line"><a name="l52810"></a><span class="lineno">52810</span>&#160;</div><div class="line"><a name="l52812"></a><span class="lineno">52812</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT7_ADC1PRETRGSEL(base, value) (SIM_RMW_SOPT7(base, SIM_SOPT7_ADC1PRETRGSEL_MASK, SIM_SOPT7_ADC1PRETRGSEL(value)))</span></div><div class="line"><a name="l52813"></a><span class="lineno">52813</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT7_ADC1PRETRGSEL(base, value) (BITBAND_ACCESS32(&amp;SIM_SOPT7_REG(base), SIM_SOPT7_ADC1PRETRGSEL_SHIFT) = (value))</span></div><div class="line"><a name="l52814"></a><span class="lineno">52814</span>&#160;</div><div class="line"><a name="l52827"></a><span class="lineno">52827</span>&#160;<span class="preprocessor">#define SIM_RD_SOPT7_ADC1ALTTRGEN(base) ((SIM_SOPT7_REG(base) &amp; SIM_SOPT7_ADC1ALTTRGEN_MASK) &gt;&gt; SIM_SOPT7_ADC1ALTTRGEN_SHIFT)</span></div><div class="line"><a name="l52828"></a><span class="lineno">52828</span>&#160;<span class="preprocessor">#define SIM_BRD_SOPT7_ADC1ALTTRGEN(base) (BITBAND_ACCESS32(&amp;SIM_SOPT7_REG(base), SIM_SOPT7_ADC1ALTTRGEN_SHIFT))</span></div><div class="line"><a name="l52829"></a><span class="lineno">52829</span>&#160;</div><div class="line"><a name="l52831"></a><span class="lineno">52831</span>&#160;<span class="preprocessor">#define SIM_WR_SOPT7_ADC1ALTTRGEN(base, value) (SIM_RMW_SOPT7(base, SIM_SOPT7_ADC1ALTTRGEN_MASK, SIM_SOPT7_ADC1ALTTRGEN(value)))</span></div><div class="line"><a name="l52832"></a><span class="lineno">52832</span>&#160;<span class="preprocessor">#define SIM_BWR_SOPT7_ADC1ALTTRGEN(base, value) (BITBAND_ACCESS32(&amp;SIM_SOPT7_REG(base), SIM_SOPT7_ADC1ALTTRGEN_SHIFT) = (value))</span></div><div class="line"><a name="l52833"></a><span class="lineno">52833</span>&#160;</div><div class="line"><a name="l52848"></a><span class="lineno">52848</span>&#160;<span class="preprocessor">#define SIM_RD_SDID(base)        (SIM_SDID_REG(base))</span></div><div class="line"><a name="l52849"></a><span class="lineno">52849</span>&#160;</div><div class="line"><a name="l52851"></a><span class="lineno">52851</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l52852"></a><span class="lineno">52852</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_SDID bitfields</span></div><div class="line"><a name="l52853"></a><span class="lineno">52853</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l52854"></a><span class="lineno">52854</span>&#160;</div><div class="line"><a name="l52880"></a><span class="lineno">52880</span>&#160;<span class="preprocessor">#define SIM_RD_SDID_PINID(base) ((SIM_SDID_REG(base) &amp; SIM_SDID_PINID_MASK) &gt;&gt; SIM_SDID_PINID_SHIFT)</span></div><div class="line"><a name="l52881"></a><span class="lineno">52881</span>&#160;<span class="preprocessor">#define SIM_BRD_SDID_PINID(base) (SIM_RD_SDID_PINID(base))</span></div><div class="line"><a name="l52882"></a><span class="lineno">52882</span>&#160;</div><div class="line"><a name="l52902"></a><span class="lineno">52902</span>&#160;<span class="preprocessor">#define SIM_RD_SDID_FAMID(base) ((SIM_SDID_REG(base) &amp; SIM_SDID_FAMID_MASK) &gt;&gt; SIM_SDID_FAMID_SHIFT)</span></div><div class="line"><a name="l52903"></a><span class="lineno">52903</span>&#160;<span class="preprocessor">#define SIM_BRD_SDID_FAMID(base) (SIM_RD_SDID_FAMID(base))</span></div><div class="line"><a name="l52904"></a><span class="lineno">52904</span>&#160;</div><div class="line"><a name="l52913"></a><span class="lineno">52913</span>&#160;<span class="preprocessor">#define SIM_RD_SDID_DIEID(base) ((SIM_SDID_REG(base) &amp; SIM_SDID_DIEID_MASK) &gt;&gt; SIM_SDID_DIEID_SHIFT)</span></div><div class="line"><a name="l52914"></a><span class="lineno">52914</span>&#160;<span class="preprocessor">#define SIM_BRD_SDID_DIEID(base) (SIM_RD_SDID_DIEID(base))</span></div><div class="line"><a name="l52915"></a><span class="lineno">52915</span>&#160;</div><div class="line"><a name="l52924"></a><span class="lineno">52924</span>&#160;<span class="preprocessor">#define SIM_RD_SDID_REVID(base) ((SIM_SDID_REG(base) &amp; SIM_SDID_REVID_MASK) &gt;&gt; SIM_SDID_REVID_SHIFT)</span></div><div class="line"><a name="l52925"></a><span class="lineno">52925</span>&#160;<span class="preprocessor">#define SIM_BRD_SDID_REVID(base) (SIM_RD_SDID_REVID(base))</span></div><div class="line"><a name="l52926"></a><span class="lineno">52926</span>&#160;</div><div class="line"><a name="l52941"></a><span class="lineno">52941</span>&#160;<span class="preprocessor">#define SIM_RD_SDID_SERIESID(base) ((SIM_SDID_REG(base) &amp; SIM_SDID_SERIESID_MASK) &gt;&gt; SIM_SDID_SERIESID_SHIFT)</span></div><div class="line"><a name="l52942"></a><span class="lineno">52942</span>&#160;<span class="preprocessor">#define SIM_BRD_SDID_SERIESID(base) (SIM_RD_SDID_SERIESID(base))</span></div><div class="line"><a name="l52943"></a><span class="lineno">52943</span>&#160;</div><div class="line"><a name="l52961"></a><span class="lineno">52961</span>&#160;<span class="preprocessor">#define SIM_RD_SDID_SUBFAMID(base) ((SIM_SDID_REG(base) &amp; SIM_SDID_SUBFAMID_MASK) &gt;&gt; SIM_SDID_SUBFAMID_SHIFT)</span></div><div class="line"><a name="l52962"></a><span class="lineno">52962</span>&#160;<span class="preprocessor">#define SIM_BRD_SDID_SUBFAMID(base) (SIM_RD_SDID_SUBFAMID(base))</span></div><div class="line"><a name="l52963"></a><span class="lineno">52963</span>&#160;</div><div class="line"><a name="l52980"></a><span class="lineno">52980</span>&#160;<span class="preprocessor">#define SIM_RD_SDID_FAMILYID(base) ((SIM_SDID_REG(base) &amp; SIM_SDID_FAMILYID_MASK) &gt;&gt; SIM_SDID_FAMILYID_SHIFT)</span></div><div class="line"><a name="l52981"></a><span class="lineno">52981</span>&#160;<span class="preprocessor">#define SIM_BRD_SDID_FAMILYID(base) (SIM_RD_SDID_FAMILYID(base))</span></div><div class="line"><a name="l52982"></a><span class="lineno">52982</span>&#160;</div><div class="line"><a name="l52997"></a><span class="lineno">52997</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC1(base)       (SIM_SCGC1_REG(base))</span></div><div class="line"><a name="l52998"></a><span class="lineno">52998</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC1(base, value) (SIM_SCGC1_REG(base) = (value))</span></div><div class="line"><a name="l52999"></a><span class="lineno">52999</span>&#160;<span class="preprocessor">#define SIM_RMW_SCGC1(base, mask, value) (SIM_WR_SCGC1(base, (SIM_RD_SCGC1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l53000"></a><span class="lineno">53000</span>&#160;<span class="preprocessor">#define SIM_SET_SCGC1(base, value) (SIM_WR_SCGC1(base, SIM_RD_SCGC1(base) |  (value)))</span></div><div class="line"><a name="l53001"></a><span class="lineno">53001</span>&#160;<span class="preprocessor">#define SIM_CLR_SCGC1(base, value) (SIM_WR_SCGC1(base, SIM_RD_SCGC1(base) &amp; ~(value)))</span></div><div class="line"><a name="l53002"></a><span class="lineno">53002</span>&#160;<span class="preprocessor">#define SIM_TOG_SCGC1(base, value) (SIM_WR_SCGC1(base, SIM_RD_SCGC1(base) ^  (value)))</span></div><div class="line"><a name="l53003"></a><span class="lineno">53003</span>&#160;</div><div class="line"><a name="l53006"></a><span class="lineno">53006</span>&#160;<span class="preprocessor">#define SIM_SCGC_BIT_REG(base, index)        (*((volatile uint32_t *)&amp;SIM_SCGC1_REG(base) + (((uint32_t)(index) &gt;&gt; 5) - 0U)))</span></div><div class="line"><a name="l53007"></a><span class="lineno">53007</span>&#160;<span class="preprocessor">#define SIM_SCGC_BIT_SHIFT(index)            ((uint32_t)(index) &amp; ((1U &lt;&lt; 5) - 1U))</span></div><div class="line"><a name="l53008"></a><span class="lineno">53008</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC_BIT(base, index)         (SIM_SCGC_BIT_REG((base), (index)) &amp; (1U &lt;&lt; SIM_SCGC_BIT_SHIFT(index)))</span></div><div class="line"><a name="l53009"></a><span class="lineno">53009</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC_BIT(base, index)        (BITBAND_ACCESS32(&amp;SIM_SCGC_BIT_REG((base), (index)), SIM_SCGC_BIT_SHIFT(index)))</span></div><div class="line"><a name="l53010"></a><span class="lineno">53010</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC_BIT(base, index, value)  (SIM_SCGC_BIT_REG((base), (index)) = (SIM_SCGC_BIT_REG((base), (index)) &amp; ~(1U &lt;&lt; SIM_SCGC_BIT_SHIFT(index))) | ((uint32_t)(value) &lt;&lt; SIM_SCGC_BIT_SHIFT(index)))</span></div><div class="line"><a name="l53011"></a><span class="lineno">53011</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC_BIT(base, index, value) (BITBAND_ACCESS32(&amp;SIM_SCGC_BIT_REG((base), (index)), SIM_SCGC_BIT_SHIFT(index)) = (uint32_t)(value))</span></div><div class="line"><a name="l53012"></a><span class="lineno">53012</span>&#160;</div><div class="line"><a name="l53013"></a><span class="lineno">53013</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l53014"></a><span class="lineno">53014</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_SCGC1 bitfields</span></div><div class="line"><a name="l53015"></a><span class="lineno">53015</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l53016"></a><span class="lineno">53016</span>&#160;</div><div class="line"><a name="l53028"></a><span class="lineno">53028</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC1_I2C2(base) ((SIM_SCGC1_REG(base) &amp; SIM_SCGC1_I2C2_MASK) &gt;&gt; SIM_SCGC1_I2C2_SHIFT)</span></div><div class="line"><a name="l53029"></a><span class="lineno">53029</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC1_I2C2(base) (BITBAND_ACCESS32(&amp;SIM_SCGC1_REG(base), SIM_SCGC1_I2C2_SHIFT))</span></div><div class="line"><a name="l53030"></a><span class="lineno">53030</span>&#160;</div><div class="line"><a name="l53032"></a><span class="lineno">53032</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC1_I2C2(base, value) (SIM_RMW_SCGC1(base, SIM_SCGC1_I2C2_MASK, SIM_SCGC1_I2C2(value)))</span></div><div class="line"><a name="l53033"></a><span class="lineno">53033</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC1_I2C2(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC1_REG(base), SIM_SCGC1_I2C2_SHIFT) = (value))</span></div><div class="line"><a name="l53034"></a><span class="lineno">53034</span>&#160;</div><div class="line"><a name="l53047"></a><span class="lineno">53047</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC1_UART4(base) ((SIM_SCGC1_REG(base) &amp; SIM_SCGC1_UART4_MASK) &gt;&gt; SIM_SCGC1_UART4_SHIFT)</span></div><div class="line"><a name="l53048"></a><span class="lineno">53048</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC1_UART4(base) (BITBAND_ACCESS32(&amp;SIM_SCGC1_REG(base), SIM_SCGC1_UART4_SHIFT))</span></div><div class="line"><a name="l53049"></a><span class="lineno">53049</span>&#160;</div><div class="line"><a name="l53051"></a><span class="lineno">53051</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC1_UART4(base, value) (SIM_RMW_SCGC1(base, SIM_SCGC1_UART4_MASK, SIM_SCGC1_UART4(value)))</span></div><div class="line"><a name="l53052"></a><span class="lineno">53052</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC1_UART4(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC1_REG(base), SIM_SCGC1_UART4_SHIFT) = (value))</span></div><div class="line"><a name="l53053"></a><span class="lineno">53053</span>&#160;</div><div class="line"><a name="l53066"></a><span class="lineno">53066</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC1_UART5(base) ((SIM_SCGC1_REG(base) &amp; SIM_SCGC1_UART5_MASK) &gt;&gt; SIM_SCGC1_UART5_SHIFT)</span></div><div class="line"><a name="l53067"></a><span class="lineno">53067</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC1_UART5(base) (BITBAND_ACCESS32(&amp;SIM_SCGC1_REG(base), SIM_SCGC1_UART5_SHIFT))</span></div><div class="line"><a name="l53068"></a><span class="lineno">53068</span>&#160;</div><div class="line"><a name="l53070"></a><span class="lineno">53070</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC1_UART5(base, value) (SIM_RMW_SCGC1(base, SIM_SCGC1_UART5_MASK, SIM_SCGC1_UART5(value)))</span></div><div class="line"><a name="l53071"></a><span class="lineno">53071</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC1_UART5(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC1_REG(base), SIM_SCGC1_UART5_SHIFT) = (value))</span></div><div class="line"><a name="l53072"></a><span class="lineno">53072</span>&#160;</div><div class="line"><a name="l53091"></a><span class="lineno">53091</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC2(base)       (SIM_SCGC2_REG(base))</span></div><div class="line"><a name="l53092"></a><span class="lineno">53092</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC2(base, value) (SIM_SCGC2_REG(base) = (value))</span></div><div class="line"><a name="l53093"></a><span class="lineno">53093</span>&#160;<span class="preprocessor">#define SIM_RMW_SCGC2(base, mask, value) (SIM_WR_SCGC2(base, (SIM_RD_SCGC2(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l53094"></a><span class="lineno">53094</span>&#160;<span class="preprocessor">#define SIM_SET_SCGC2(base, value) (SIM_WR_SCGC2(base, SIM_RD_SCGC2(base) |  (value)))</span></div><div class="line"><a name="l53095"></a><span class="lineno">53095</span>&#160;<span class="preprocessor">#define SIM_CLR_SCGC2(base, value) (SIM_WR_SCGC2(base, SIM_RD_SCGC2(base) &amp; ~(value)))</span></div><div class="line"><a name="l53096"></a><span class="lineno">53096</span>&#160;<span class="preprocessor">#define SIM_TOG_SCGC2(base, value) (SIM_WR_SCGC2(base, SIM_RD_SCGC2(base) ^  (value)))</span></div><div class="line"><a name="l53097"></a><span class="lineno">53097</span>&#160;</div><div class="line"><a name="l53099"></a><span class="lineno">53099</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l53100"></a><span class="lineno">53100</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_SCGC2 bitfields</span></div><div class="line"><a name="l53101"></a><span class="lineno">53101</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l53102"></a><span class="lineno">53102</span>&#160;</div><div class="line"><a name="l53114"></a><span class="lineno">53114</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC2_ENET(base) ((SIM_SCGC2_REG(base) &amp; SIM_SCGC2_ENET_MASK) &gt;&gt; SIM_SCGC2_ENET_SHIFT)</span></div><div class="line"><a name="l53115"></a><span class="lineno">53115</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC2_ENET(base) (BITBAND_ACCESS32(&amp;SIM_SCGC2_REG(base), SIM_SCGC2_ENET_SHIFT))</span></div><div class="line"><a name="l53116"></a><span class="lineno">53116</span>&#160;</div><div class="line"><a name="l53118"></a><span class="lineno">53118</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC2_ENET(base, value) (SIM_RMW_SCGC2(base, SIM_SCGC2_ENET_MASK, SIM_SCGC2_ENET(value)))</span></div><div class="line"><a name="l53119"></a><span class="lineno">53119</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC2_ENET(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC2_REG(base), SIM_SCGC2_ENET_SHIFT) = (value))</span></div><div class="line"><a name="l53120"></a><span class="lineno">53120</span>&#160;</div><div class="line"><a name="l53133"></a><span class="lineno">53133</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC2_DAC0(base) ((SIM_SCGC2_REG(base) &amp; SIM_SCGC2_DAC0_MASK) &gt;&gt; SIM_SCGC2_DAC0_SHIFT)</span></div><div class="line"><a name="l53134"></a><span class="lineno">53134</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC2_DAC0(base) (BITBAND_ACCESS32(&amp;SIM_SCGC2_REG(base), SIM_SCGC2_DAC0_SHIFT))</span></div><div class="line"><a name="l53135"></a><span class="lineno">53135</span>&#160;</div><div class="line"><a name="l53137"></a><span class="lineno">53137</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC2_DAC0(base, value) (SIM_RMW_SCGC2(base, SIM_SCGC2_DAC0_MASK, SIM_SCGC2_DAC0(value)))</span></div><div class="line"><a name="l53138"></a><span class="lineno">53138</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC2_DAC0(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC2_REG(base), SIM_SCGC2_DAC0_SHIFT) = (value))</span></div><div class="line"><a name="l53139"></a><span class="lineno">53139</span>&#160;</div><div class="line"><a name="l53152"></a><span class="lineno">53152</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC2_DAC1(base) ((SIM_SCGC2_REG(base) &amp; SIM_SCGC2_DAC1_MASK) &gt;&gt; SIM_SCGC2_DAC1_SHIFT)</span></div><div class="line"><a name="l53153"></a><span class="lineno">53153</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC2_DAC1(base) (BITBAND_ACCESS32(&amp;SIM_SCGC2_REG(base), SIM_SCGC2_DAC1_SHIFT))</span></div><div class="line"><a name="l53154"></a><span class="lineno">53154</span>&#160;</div><div class="line"><a name="l53156"></a><span class="lineno">53156</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC2_DAC1(base, value) (SIM_RMW_SCGC2(base, SIM_SCGC2_DAC1_MASK, SIM_SCGC2_DAC1(value)))</span></div><div class="line"><a name="l53157"></a><span class="lineno">53157</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC2_DAC1(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC2_REG(base), SIM_SCGC2_DAC1_SHIFT) = (value))</span></div><div class="line"><a name="l53158"></a><span class="lineno">53158</span>&#160;</div><div class="line"><a name="l53177"></a><span class="lineno">53177</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC3(base)       (SIM_SCGC3_REG(base))</span></div><div class="line"><a name="l53178"></a><span class="lineno">53178</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC3(base, value) (SIM_SCGC3_REG(base) = (value))</span></div><div class="line"><a name="l53179"></a><span class="lineno">53179</span>&#160;<span class="preprocessor">#define SIM_RMW_SCGC3(base, mask, value) (SIM_WR_SCGC3(base, (SIM_RD_SCGC3(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l53180"></a><span class="lineno">53180</span>&#160;<span class="preprocessor">#define SIM_SET_SCGC3(base, value) (SIM_WR_SCGC3(base, SIM_RD_SCGC3(base) |  (value)))</span></div><div class="line"><a name="l53181"></a><span class="lineno">53181</span>&#160;<span class="preprocessor">#define SIM_CLR_SCGC3(base, value) (SIM_WR_SCGC3(base, SIM_RD_SCGC3(base) &amp; ~(value)))</span></div><div class="line"><a name="l53182"></a><span class="lineno">53182</span>&#160;<span class="preprocessor">#define SIM_TOG_SCGC3(base, value) (SIM_WR_SCGC3(base, SIM_RD_SCGC3(base) ^  (value)))</span></div><div class="line"><a name="l53183"></a><span class="lineno">53183</span>&#160;</div><div class="line"><a name="l53185"></a><span class="lineno">53185</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l53186"></a><span class="lineno">53186</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_SCGC3 bitfields</span></div><div class="line"><a name="l53187"></a><span class="lineno">53187</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l53188"></a><span class="lineno">53188</span>&#160;</div><div class="line"><a name="l53200"></a><span class="lineno">53200</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC3_RNGA(base) ((SIM_SCGC3_REG(base) &amp; SIM_SCGC3_RNGA_MASK) &gt;&gt; SIM_SCGC3_RNGA_SHIFT)</span></div><div class="line"><a name="l53201"></a><span class="lineno">53201</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC3_RNGA(base) (BITBAND_ACCESS32(&amp;SIM_SCGC3_REG(base), SIM_SCGC3_RNGA_SHIFT))</span></div><div class="line"><a name="l53202"></a><span class="lineno">53202</span>&#160;</div><div class="line"><a name="l53204"></a><span class="lineno">53204</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC3_RNGA(base, value) (SIM_RMW_SCGC3(base, SIM_SCGC3_RNGA_MASK, SIM_SCGC3_RNGA(value)))</span></div><div class="line"><a name="l53205"></a><span class="lineno">53205</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC3_RNGA(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC3_REG(base), SIM_SCGC3_RNGA_SHIFT) = (value))</span></div><div class="line"><a name="l53206"></a><span class="lineno">53206</span>&#160;</div><div class="line"><a name="l53219"></a><span class="lineno">53219</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC3_SPI2(base) ((SIM_SCGC3_REG(base) &amp; SIM_SCGC3_SPI2_MASK) &gt;&gt; SIM_SCGC3_SPI2_SHIFT)</span></div><div class="line"><a name="l53220"></a><span class="lineno">53220</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC3_SPI2(base) (BITBAND_ACCESS32(&amp;SIM_SCGC3_REG(base), SIM_SCGC3_SPI2_SHIFT))</span></div><div class="line"><a name="l53221"></a><span class="lineno">53221</span>&#160;</div><div class="line"><a name="l53223"></a><span class="lineno">53223</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC3_SPI2(base, value) (SIM_RMW_SCGC3(base, SIM_SCGC3_SPI2_MASK, SIM_SCGC3_SPI2(value)))</span></div><div class="line"><a name="l53224"></a><span class="lineno">53224</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC3_SPI2(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC3_REG(base), SIM_SCGC3_SPI2_SHIFT) = (value))</span></div><div class="line"><a name="l53225"></a><span class="lineno">53225</span>&#160;</div><div class="line"><a name="l53238"></a><span class="lineno">53238</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC3_SDHC(base) ((SIM_SCGC3_REG(base) &amp; SIM_SCGC3_SDHC_MASK) &gt;&gt; SIM_SCGC3_SDHC_SHIFT)</span></div><div class="line"><a name="l53239"></a><span class="lineno">53239</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC3_SDHC(base) (BITBAND_ACCESS32(&amp;SIM_SCGC3_REG(base), SIM_SCGC3_SDHC_SHIFT))</span></div><div class="line"><a name="l53240"></a><span class="lineno">53240</span>&#160;</div><div class="line"><a name="l53242"></a><span class="lineno">53242</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC3_SDHC(base, value) (SIM_RMW_SCGC3(base, SIM_SCGC3_SDHC_MASK, SIM_SCGC3_SDHC(value)))</span></div><div class="line"><a name="l53243"></a><span class="lineno">53243</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC3_SDHC(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC3_REG(base), SIM_SCGC3_SDHC_SHIFT) = (value))</span></div><div class="line"><a name="l53244"></a><span class="lineno">53244</span>&#160;</div><div class="line"><a name="l53257"></a><span class="lineno">53257</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC3_FTM2(base) ((SIM_SCGC3_REG(base) &amp; SIM_SCGC3_FTM2_MASK) &gt;&gt; SIM_SCGC3_FTM2_SHIFT)</span></div><div class="line"><a name="l53258"></a><span class="lineno">53258</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC3_FTM2(base) (BITBAND_ACCESS32(&amp;SIM_SCGC3_REG(base), SIM_SCGC3_FTM2_SHIFT))</span></div><div class="line"><a name="l53259"></a><span class="lineno">53259</span>&#160;</div><div class="line"><a name="l53261"></a><span class="lineno">53261</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC3_FTM2(base, value) (SIM_RMW_SCGC3(base, SIM_SCGC3_FTM2_MASK, SIM_SCGC3_FTM2(value)))</span></div><div class="line"><a name="l53262"></a><span class="lineno">53262</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC3_FTM2(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC3_REG(base), SIM_SCGC3_FTM2_SHIFT) = (value))</span></div><div class="line"><a name="l53263"></a><span class="lineno">53263</span>&#160;</div><div class="line"><a name="l53276"></a><span class="lineno">53276</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC3_FTM3(base) ((SIM_SCGC3_REG(base) &amp; SIM_SCGC3_FTM3_MASK) &gt;&gt; SIM_SCGC3_FTM3_SHIFT)</span></div><div class="line"><a name="l53277"></a><span class="lineno">53277</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC3_FTM3(base) (BITBAND_ACCESS32(&amp;SIM_SCGC3_REG(base), SIM_SCGC3_FTM3_SHIFT))</span></div><div class="line"><a name="l53278"></a><span class="lineno">53278</span>&#160;</div><div class="line"><a name="l53280"></a><span class="lineno">53280</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC3_FTM3(base, value) (SIM_RMW_SCGC3(base, SIM_SCGC3_FTM3_MASK, SIM_SCGC3_FTM3(value)))</span></div><div class="line"><a name="l53281"></a><span class="lineno">53281</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC3_FTM3(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC3_REG(base), SIM_SCGC3_FTM3_SHIFT) = (value))</span></div><div class="line"><a name="l53282"></a><span class="lineno">53282</span>&#160;</div><div class="line"><a name="l53295"></a><span class="lineno">53295</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC3_ADC1(base) ((SIM_SCGC3_REG(base) &amp; SIM_SCGC3_ADC1_MASK) &gt;&gt; SIM_SCGC3_ADC1_SHIFT)</span></div><div class="line"><a name="l53296"></a><span class="lineno">53296</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC3_ADC1(base) (BITBAND_ACCESS32(&amp;SIM_SCGC3_REG(base), SIM_SCGC3_ADC1_SHIFT))</span></div><div class="line"><a name="l53297"></a><span class="lineno">53297</span>&#160;</div><div class="line"><a name="l53299"></a><span class="lineno">53299</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC3_ADC1(base, value) (SIM_RMW_SCGC3(base, SIM_SCGC3_ADC1_MASK, SIM_SCGC3_ADC1(value)))</span></div><div class="line"><a name="l53300"></a><span class="lineno">53300</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC3_ADC1(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC3_REG(base), SIM_SCGC3_ADC1_SHIFT) = (value))</span></div><div class="line"><a name="l53301"></a><span class="lineno">53301</span>&#160;</div><div class="line"><a name="l53316"></a><span class="lineno">53316</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC4(base)       (SIM_SCGC4_REG(base))</span></div><div class="line"><a name="l53317"></a><span class="lineno">53317</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC4(base, value) (SIM_SCGC4_REG(base) = (value))</span></div><div class="line"><a name="l53318"></a><span class="lineno">53318</span>&#160;<span class="preprocessor">#define SIM_RMW_SCGC4(base, mask, value) (SIM_WR_SCGC4(base, (SIM_RD_SCGC4(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l53319"></a><span class="lineno">53319</span>&#160;<span class="preprocessor">#define SIM_SET_SCGC4(base, value) (SIM_WR_SCGC4(base, SIM_RD_SCGC4(base) |  (value)))</span></div><div class="line"><a name="l53320"></a><span class="lineno">53320</span>&#160;<span class="preprocessor">#define SIM_CLR_SCGC4(base, value) (SIM_WR_SCGC4(base, SIM_RD_SCGC4(base) &amp; ~(value)))</span></div><div class="line"><a name="l53321"></a><span class="lineno">53321</span>&#160;<span class="preprocessor">#define SIM_TOG_SCGC4(base, value) (SIM_WR_SCGC4(base, SIM_RD_SCGC4(base) ^  (value)))</span></div><div class="line"><a name="l53322"></a><span class="lineno">53322</span>&#160;</div><div class="line"><a name="l53324"></a><span class="lineno">53324</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l53325"></a><span class="lineno">53325</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_SCGC4 bitfields</span></div><div class="line"><a name="l53326"></a><span class="lineno">53326</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l53327"></a><span class="lineno">53327</span>&#160;</div><div class="line"><a name="l53339"></a><span class="lineno">53339</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC4_EWM(base) ((SIM_SCGC4_REG(base) &amp; SIM_SCGC4_EWM_MASK) &gt;&gt; SIM_SCGC4_EWM_SHIFT)</span></div><div class="line"><a name="l53340"></a><span class="lineno">53340</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC4_EWM(base) (BITBAND_ACCESS32(&amp;SIM_SCGC4_REG(base), SIM_SCGC4_EWM_SHIFT))</span></div><div class="line"><a name="l53341"></a><span class="lineno">53341</span>&#160;</div><div class="line"><a name="l53343"></a><span class="lineno">53343</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC4_EWM(base, value) (SIM_RMW_SCGC4(base, SIM_SCGC4_EWM_MASK, SIM_SCGC4_EWM(value)))</span></div><div class="line"><a name="l53344"></a><span class="lineno">53344</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC4_EWM(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC4_REG(base), SIM_SCGC4_EWM_SHIFT) = (value))</span></div><div class="line"><a name="l53345"></a><span class="lineno">53345</span>&#160;</div><div class="line"><a name="l53358"></a><span class="lineno">53358</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC4_CMT(base) ((SIM_SCGC4_REG(base) &amp; SIM_SCGC4_CMT_MASK) &gt;&gt; SIM_SCGC4_CMT_SHIFT)</span></div><div class="line"><a name="l53359"></a><span class="lineno">53359</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC4_CMT(base) (BITBAND_ACCESS32(&amp;SIM_SCGC4_REG(base), SIM_SCGC4_CMT_SHIFT))</span></div><div class="line"><a name="l53360"></a><span class="lineno">53360</span>&#160;</div><div class="line"><a name="l53362"></a><span class="lineno">53362</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC4_CMT(base, value) (SIM_RMW_SCGC4(base, SIM_SCGC4_CMT_MASK, SIM_SCGC4_CMT(value)))</span></div><div class="line"><a name="l53363"></a><span class="lineno">53363</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC4_CMT(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC4_REG(base), SIM_SCGC4_CMT_SHIFT) = (value))</span></div><div class="line"><a name="l53364"></a><span class="lineno">53364</span>&#160;</div><div class="line"><a name="l53377"></a><span class="lineno">53377</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC4_I2C0(base) ((SIM_SCGC4_REG(base) &amp; SIM_SCGC4_I2C0_MASK) &gt;&gt; SIM_SCGC4_I2C0_SHIFT)</span></div><div class="line"><a name="l53378"></a><span class="lineno">53378</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC4_I2C0(base) (BITBAND_ACCESS32(&amp;SIM_SCGC4_REG(base), SIM_SCGC4_I2C0_SHIFT))</span></div><div class="line"><a name="l53379"></a><span class="lineno">53379</span>&#160;</div><div class="line"><a name="l53381"></a><span class="lineno">53381</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC4_I2C0(base, value) (SIM_RMW_SCGC4(base, SIM_SCGC4_I2C0_MASK, SIM_SCGC4_I2C0(value)))</span></div><div class="line"><a name="l53382"></a><span class="lineno">53382</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC4_I2C0(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC4_REG(base), SIM_SCGC4_I2C0_SHIFT) = (value))</span></div><div class="line"><a name="l53383"></a><span class="lineno">53383</span>&#160;</div><div class="line"><a name="l53396"></a><span class="lineno">53396</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC4_I2C1(base) ((SIM_SCGC4_REG(base) &amp; SIM_SCGC4_I2C1_MASK) &gt;&gt; SIM_SCGC4_I2C1_SHIFT)</span></div><div class="line"><a name="l53397"></a><span class="lineno">53397</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC4_I2C1(base) (BITBAND_ACCESS32(&amp;SIM_SCGC4_REG(base), SIM_SCGC4_I2C1_SHIFT))</span></div><div class="line"><a name="l53398"></a><span class="lineno">53398</span>&#160;</div><div class="line"><a name="l53400"></a><span class="lineno">53400</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC4_I2C1(base, value) (SIM_RMW_SCGC4(base, SIM_SCGC4_I2C1_MASK, SIM_SCGC4_I2C1(value)))</span></div><div class="line"><a name="l53401"></a><span class="lineno">53401</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC4_I2C1(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC4_REG(base), SIM_SCGC4_I2C1_SHIFT) = (value))</span></div><div class="line"><a name="l53402"></a><span class="lineno">53402</span>&#160;</div><div class="line"><a name="l53415"></a><span class="lineno">53415</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC4_UART0(base) ((SIM_SCGC4_REG(base) &amp; SIM_SCGC4_UART0_MASK) &gt;&gt; SIM_SCGC4_UART0_SHIFT)</span></div><div class="line"><a name="l53416"></a><span class="lineno">53416</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC4_UART0(base) (BITBAND_ACCESS32(&amp;SIM_SCGC4_REG(base), SIM_SCGC4_UART0_SHIFT))</span></div><div class="line"><a name="l53417"></a><span class="lineno">53417</span>&#160;</div><div class="line"><a name="l53419"></a><span class="lineno">53419</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC4_UART0(base, value) (SIM_RMW_SCGC4(base, SIM_SCGC4_UART0_MASK, SIM_SCGC4_UART0(value)))</span></div><div class="line"><a name="l53420"></a><span class="lineno">53420</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC4_UART0(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC4_REG(base), SIM_SCGC4_UART0_SHIFT) = (value))</span></div><div class="line"><a name="l53421"></a><span class="lineno">53421</span>&#160;</div><div class="line"><a name="l53434"></a><span class="lineno">53434</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC4_UART1(base) ((SIM_SCGC4_REG(base) &amp; SIM_SCGC4_UART1_MASK) &gt;&gt; SIM_SCGC4_UART1_SHIFT)</span></div><div class="line"><a name="l53435"></a><span class="lineno">53435</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC4_UART1(base) (BITBAND_ACCESS32(&amp;SIM_SCGC4_REG(base), SIM_SCGC4_UART1_SHIFT))</span></div><div class="line"><a name="l53436"></a><span class="lineno">53436</span>&#160;</div><div class="line"><a name="l53438"></a><span class="lineno">53438</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC4_UART1(base, value) (SIM_RMW_SCGC4(base, SIM_SCGC4_UART1_MASK, SIM_SCGC4_UART1(value)))</span></div><div class="line"><a name="l53439"></a><span class="lineno">53439</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC4_UART1(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC4_REG(base), SIM_SCGC4_UART1_SHIFT) = (value))</span></div><div class="line"><a name="l53440"></a><span class="lineno">53440</span>&#160;</div><div class="line"><a name="l53453"></a><span class="lineno">53453</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC4_UART2(base) ((SIM_SCGC4_REG(base) &amp; SIM_SCGC4_UART2_MASK) &gt;&gt; SIM_SCGC4_UART2_SHIFT)</span></div><div class="line"><a name="l53454"></a><span class="lineno">53454</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC4_UART2(base) (BITBAND_ACCESS32(&amp;SIM_SCGC4_REG(base), SIM_SCGC4_UART2_SHIFT))</span></div><div class="line"><a name="l53455"></a><span class="lineno">53455</span>&#160;</div><div class="line"><a name="l53457"></a><span class="lineno">53457</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC4_UART2(base, value) (SIM_RMW_SCGC4(base, SIM_SCGC4_UART2_MASK, SIM_SCGC4_UART2(value)))</span></div><div class="line"><a name="l53458"></a><span class="lineno">53458</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC4_UART2(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC4_REG(base), SIM_SCGC4_UART2_SHIFT) = (value))</span></div><div class="line"><a name="l53459"></a><span class="lineno">53459</span>&#160;</div><div class="line"><a name="l53472"></a><span class="lineno">53472</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC4_UART3(base) ((SIM_SCGC4_REG(base) &amp; SIM_SCGC4_UART3_MASK) &gt;&gt; SIM_SCGC4_UART3_SHIFT)</span></div><div class="line"><a name="l53473"></a><span class="lineno">53473</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC4_UART3(base) (BITBAND_ACCESS32(&amp;SIM_SCGC4_REG(base), SIM_SCGC4_UART3_SHIFT))</span></div><div class="line"><a name="l53474"></a><span class="lineno">53474</span>&#160;</div><div class="line"><a name="l53476"></a><span class="lineno">53476</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC4_UART3(base, value) (SIM_RMW_SCGC4(base, SIM_SCGC4_UART3_MASK, SIM_SCGC4_UART3(value)))</span></div><div class="line"><a name="l53477"></a><span class="lineno">53477</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC4_UART3(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC4_REG(base), SIM_SCGC4_UART3_SHIFT) = (value))</span></div><div class="line"><a name="l53478"></a><span class="lineno">53478</span>&#160;</div><div class="line"><a name="l53491"></a><span class="lineno">53491</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC4_USBOTG(base) ((SIM_SCGC4_REG(base) &amp; SIM_SCGC4_USBOTG_MASK) &gt;&gt; SIM_SCGC4_USBOTG_SHIFT)</span></div><div class="line"><a name="l53492"></a><span class="lineno">53492</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC4_USBOTG(base) (BITBAND_ACCESS32(&amp;SIM_SCGC4_REG(base), SIM_SCGC4_USBOTG_SHIFT))</span></div><div class="line"><a name="l53493"></a><span class="lineno">53493</span>&#160;</div><div class="line"><a name="l53495"></a><span class="lineno">53495</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC4_USBOTG(base, value) (SIM_RMW_SCGC4(base, SIM_SCGC4_USBOTG_MASK, SIM_SCGC4_USBOTG(value)))</span></div><div class="line"><a name="l53496"></a><span class="lineno">53496</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC4_USBOTG(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC4_REG(base), SIM_SCGC4_USBOTG_SHIFT) = (value))</span></div><div class="line"><a name="l53497"></a><span class="lineno">53497</span>&#160;</div><div class="line"><a name="l53510"></a><span class="lineno">53510</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC4_CMP(base) ((SIM_SCGC4_REG(base) &amp; SIM_SCGC4_CMP_MASK) &gt;&gt; SIM_SCGC4_CMP_SHIFT)</span></div><div class="line"><a name="l53511"></a><span class="lineno">53511</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC4_CMP(base) (BITBAND_ACCESS32(&amp;SIM_SCGC4_REG(base), SIM_SCGC4_CMP_SHIFT))</span></div><div class="line"><a name="l53512"></a><span class="lineno">53512</span>&#160;</div><div class="line"><a name="l53514"></a><span class="lineno">53514</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC4_CMP(base, value) (SIM_RMW_SCGC4(base, SIM_SCGC4_CMP_MASK, SIM_SCGC4_CMP(value)))</span></div><div class="line"><a name="l53515"></a><span class="lineno">53515</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC4_CMP(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC4_REG(base), SIM_SCGC4_CMP_SHIFT) = (value))</span></div><div class="line"><a name="l53516"></a><span class="lineno">53516</span>&#160;</div><div class="line"><a name="l53529"></a><span class="lineno">53529</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC4_VREF(base) ((SIM_SCGC4_REG(base) &amp; SIM_SCGC4_VREF_MASK) &gt;&gt; SIM_SCGC4_VREF_SHIFT)</span></div><div class="line"><a name="l53530"></a><span class="lineno">53530</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC4_VREF(base) (BITBAND_ACCESS32(&amp;SIM_SCGC4_REG(base), SIM_SCGC4_VREF_SHIFT))</span></div><div class="line"><a name="l53531"></a><span class="lineno">53531</span>&#160;</div><div class="line"><a name="l53533"></a><span class="lineno">53533</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC4_VREF(base, value) (SIM_RMW_SCGC4(base, SIM_SCGC4_VREF_MASK, SIM_SCGC4_VREF(value)))</span></div><div class="line"><a name="l53534"></a><span class="lineno">53534</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC4_VREF(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC4_REG(base), SIM_SCGC4_VREF_SHIFT) = (value))</span></div><div class="line"><a name="l53535"></a><span class="lineno">53535</span>&#160;</div><div class="line"><a name="l53550"></a><span class="lineno">53550</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC5(base)       (SIM_SCGC5_REG(base))</span></div><div class="line"><a name="l53551"></a><span class="lineno">53551</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC5(base, value) (SIM_SCGC5_REG(base) = (value))</span></div><div class="line"><a name="l53552"></a><span class="lineno">53552</span>&#160;<span class="preprocessor">#define SIM_RMW_SCGC5(base, mask, value) (SIM_WR_SCGC5(base, (SIM_RD_SCGC5(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l53553"></a><span class="lineno">53553</span>&#160;<span class="preprocessor">#define SIM_SET_SCGC5(base, value) (SIM_WR_SCGC5(base, SIM_RD_SCGC5(base) |  (value)))</span></div><div class="line"><a name="l53554"></a><span class="lineno">53554</span>&#160;<span class="preprocessor">#define SIM_CLR_SCGC5(base, value) (SIM_WR_SCGC5(base, SIM_RD_SCGC5(base) &amp; ~(value)))</span></div><div class="line"><a name="l53555"></a><span class="lineno">53555</span>&#160;<span class="preprocessor">#define SIM_TOG_SCGC5(base, value) (SIM_WR_SCGC5(base, SIM_RD_SCGC5(base) ^  (value)))</span></div><div class="line"><a name="l53556"></a><span class="lineno">53556</span>&#160;</div><div class="line"><a name="l53558"></a><span class="lineno">53558</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l53559"></a><span class="lineno">53559</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_SCGC5 bitfields</span></div><div class="line"><a name="l53560"></a><span class="lineno">53560</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l53561"></a><span class="lineno">53561</span>&#160;</div><div class="line"><a name="l53573"></a><span class="lineno">53573</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC5_LPTMR(base) ((SIM_SCGC5_REG(base) &amp; SIM_SCGC5_LPTMR_MASK) &gt;&gt; SIM_SCGC5_LPTMR_SHIFT)</span></div><div class="line"><a name="l53574"></a><span class="lineno">53574</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC5_LPTMR(base) (BITBAND_ACCESS32(&amp;SIM_SCGC5_REG(base), SIM_SCGC5_LPTMR_SHIFT))</span></div><div class="line"><a name="l53575"></a><span class="lineno">53575</span>&#160;</div><div class="line"><a name="l53577"></a><span class="lineno">53577</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC5_LPTMR(base, value) (SIM_RMW_SCGC5(base, SIM_SCGC5_LPTMR_MASK, SIM_SCGC5_LPTMR(value)))</span></div><div class="line"><a name="l53578"></a><span class="lineno">53578</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC5_LPTMR(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC5_REG(base), SIM_SCGC5_LPTMR_SHIFT) = (value))</span></div><div class="line"><a name="l53579"></a><span class="lineno">53579</span>&#160;</div><div class="line"><a name="l53592"></a><span class="lineno">53592</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC5_PORTA(base) ((SIM_SCGC5_REG(base) &amp; SIM_SCGC5_PORTA_MASK) &gt;&gt; SIM_SCGC5_PORTA_SHIFT)</span></div><div class="line"><a name="l53593"></a><span class="lineno">53593</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC5_PORTA(base) (BITBAND_ACCESS32(&amp;SIM_SCGC5_REG(base), SIM_SCGC5_PORTA_SHIFT))</span></div><div class="line"><a name="l53594"></a><span class="lineno">53594</span>&#160;</div><div class="line"><a name="l53596"></a><span class="lineno">53596</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC5_PORTA(base, value) (SIM_RMW_SCGC5(base, SIM_SCGC5_PORTA_MASK, SIM_SCGC5_PORTA(value)))</span></div><div class="line"><a name="l53597"></a><span class="lineno">53597</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC5_PORTA(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC5_REG(base), SIM_SCGC5_PORTA_SHIFT) = (value))</span></div><div class="line"><a name="l53598"></a><span class="lineno">53598</span>&#160;</div><div class="line"><a name="l53611"></a><span class="lineno">53611</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC5_PORTB(base) ((SIM_SCGC5_REG(base) &amp; SIM_SCGC5_PORTB_MASK) &gt;&gt; SIM_SCGC5_PORTB_SHIFT)</span></div><div class="line"><a name="l53612"></a><span class="lineno">53612</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC5_PORTB(base) (BITBAND_ACCESS32(&amp;SIM_SCGC5_REG(base), SIM_SCGC5_PORTB_SHIFT))</span></div><div class="line"><a name="l53613"></a><span class="lineno">53613</span>&#160;</div><div class="line"><a name="l53615"></a><span class="lineno">53615</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC5_PORTB(base, value) (SIM_RMW_SCGC5(base, SIM_SCGC5_PORTB_MASK, SIM_SCGC5_PORTB(value)))</span></div><div class="line"><a name="l53616"></a><span class="lineno">53616</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC5_PORTB(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC5_REG(base), SIM_SCGC5_PORTB_SHIFT) = (value))</span></div><div class="line"><a name="l53617"></a><span class="lineno">53617</span>&#160;</div><div class="line"><a name="l53630"></a><span class="lineno">53630</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC5_PORTC(base) ((SIM_SCGC5_REG(base) &amp; SIM_SCGC5_PORTC_MASK) &gt;&gt; SIM_SCGC5_PORTC_SHIFT)</span></div><div class="line"><a name="l53631"></a><span class="lineno">53631</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC5_PORTC(base) (BITBAND_ACCESS32(&amp;SIM_SCGC5_REG(base), SIM_SCGC5_PORTC_SHIFT))</span></div><div class="line"><a name="l53632"></a><span class="lineno">53632</span>&#160;</div><div class="line"><a name="l53634"></a><span class="lineno">53634</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC5_PORTC(base, value) (SIM_RMW_SCGC5(base, SIM_SCGC5_PORTC_MASK, SIM_SCGC5_PORTC(value)))</span></div><div class="line"><a name="l53635"></a><span class="lineno">53635</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC5_PORTC(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC5_REG(base), SIM_SCGC5_PORTC_SHIFT) = (value))</span></div><div class="line"><a name="l53636"></a><span class="lineno">53636</span>&#160;</div><div class="line"><a name="l53649"></a><span class="lineno">53649</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC5_PORTD(base) ((SIM_SCGC5_REG(base) &amp; SIM_SCGC5_PORTD_MASK) &gt;&gt; SIM_SCGC5_PORTD_SHIFT)</span></div><div class="line"><a name="l53650"></a><span class="lineno">53650</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC5_PORTD(base) (BITBAND_ACCESS32(&amp;SIM_SCGC5_REG(base), SIM_SCGC5_PORTD_SHIFT))</span></div><div class="line"><a name="l53651"></a><span class="lineno">53651</span>&#160;</div><div class="line"><a name="l53653"></a><span class="lineno">53653</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC5_PORTD(base, value) (SIM_RMW_SCGC5(base, SIM_SCGC5_PORTD_MASK, SIM_SCGC5_PORTD(value)))</span></div><div class="line"><a name="l53654"></a><span class="lineno">53654</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC5_PORTD(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC5_REG(base), SIM_SCGC5_PORTD_SHIFT) = (value))</span></div><div class="line"><a name="l53655"></a><span class="lineno">53655</span>&#160;</div><div class="line"><a name="l53668"></a><span class="lineno">53668</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC5_PORTE(base) ((SIM_SCGC5_REG(base) &amp; SIM_SCGC5_PORTE_MASK) &gt;&gt; SIM_SCGC5_PORTE_SHIFT)</span></div><div class="line"><a name="l53669"></a><span class="lineno">53669</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC5_PORTE(base) (BITBAND_ACCESS32(&amp;SIM_SCGC5_REG(base), SIM_SCGC5_PORTE_SHIFT))</span></div><div class="line"><a name="l53670"></a><span class="lineno">53670</span>&#160;</div><div class="line"><a name="l53672"></a><span class="lineno">53672</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC5_PORTE(base, value) (SIM_RMW_SCGC5(base, SIM_SCGC5_PORTE_MASK, SIM_SCGC5_PORTE(value)))</span></div><div class="line"><a name="l53673"></a><span class="lineno">53673</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC5_PORTE(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC5_REG(base), SIM_SCGC5_PORTE_SHIFT) = (value))</span></div><div class="line"><a name="l53674"></a><span class="lineno">53674</span>&#160;</div><div class="line"><a name="l53693"></a><span class="lineno">53693</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC6(base)       (SIM_SCGC6_REG(base))</span></div><div class="line"><a name="l53694"></a><span class="lineno">53694</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC6(base, value) (SIM_SCGC6_REG(base) = (value))</span></div><div class="line"><a name="l53695"></a><span class="lineno">53695</span>&#160;<span class="preprocessor">#define SIM_RMW_SCGC6(base, mask, value) (SIM_WR_SCGC6(base, (SIM_RD_SCGC6(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l53696"></a><span class="lineno">53696</span>&#160;<span class="preprocessor">#define SIM_SET_SCGC6(base, value) (SIM_WR_SCGC6(base, SIM_RD_SCGC6(base) |  (value)))</span></div><div class="line"><a name="l53697"></a><span class="lineno">53697</span>&#160;<span class="preprocessor">#define SIM_CLR_SCGC6(base, value) (SIM_WR_SCGC6(base, SIM_RD_SCGC6(base) &amp; ~(value)))</span></div><div class="line"><a name="l53698"></a><span class="lineno">53698</span>&#160;<span class="preprocessor">#define SIM_TOG_SCGC6(base, value) (SIM_WR_SCGC6(base, SIM_RD_SCGC6(base) ^  (value)))</span></div><div class="line"><a name="l53699"></a><span class="lineno">53699</span>&#160;</div><div class="line"><a name="l53701"></a><span class="lineno">53701</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l53702"></a><span class="lineno">53702</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_SCGC6 bitfields</span></div><div class="line"><a name="l53703"></a><span class="lineno">53703</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l53704"></a><span class="lineno">53704</span>&#160;</div><div class="line"><a name="l53718"></a><span class="lineno">53718</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC6_FTF(base) ((SIM_SCGC6_REG(base) &amp; SIM_SCGC6_FTF_MASK) &gt;&gt; SIM_SCGC6_FTF_SHIFT)</span></div><div class="line"><a name="l53719"></a><span class="lineno">53719</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC6_FTF(base) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_FTF_SHIFT))</span></div><div class="line"><a name="l53720"></a><span class="lineno">53720</span>&#160;</div><div class="line"><a name="l53722"></a><span class="lineno">53722</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC6_FTF(base, value) (SIM_RMW_SCGC6(base, SIM_SCGC6_FTF_MASK, SIM_SCGC6_FTF(value)))</span></div><div class="line"><a name="l53723"></a><span class="lineno">53723</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC6_FTF(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_FTF_SHIFT) = (value))</span></div><div class="line"><a name="l53724"></a><span class="lineno">53724</span>&#160;</div><div class="line"><a name="l53737"></a><span class="lineno">53737</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC6_DMAMUX(base) ((SIM_SCGC6_REG(base) &amp; SIM_SCGC6_DMAMUX_MASK) &gt;&gt; SIM_SCGC6_DMAMUX_SHIFT)</span></div><div class="line"><a name="l53738"></a><span class="lineno">53738</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC6_DMAMUX(base) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_DMAMUX_SHIFT))</span></div><div class="line"><a name="l53739"></a><span class="lineno">53739</span>&#160;</div><div class="line"><a name="l53741"></a><span class="lineno">53741</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC6_DMAMUX(base, value) (SIM_RMW_SCGC6(base, SIM_SCGC6_DMAMUX_MASK, SIM_SCGC6_DMAMUX(value)))</span></div><div class="line"><a name="l53742"></a><span class="lineno">53742</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC6_DMAMUX(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_DMAMUX_SHIFT) = (value))</span></div><div class="line"><a name="l53743"></a><span class="lineno">53743</span>&#160;</div><div class="line"><a name="l53756"></a><span class="lineno">53756</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC6_FLEXCAN0(base) ((SIM_SCGC6_REG(base) &amp; SIM_SCGC6_FLEXCAN0_MASK) &gt;&gt; SIM_SCGC6_FLEXCAN0_SHIFT)</span></div><div class="line"><a name="l53757"></a><span class="lineno">53757</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC6_FLEXCAN0(base) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_FLEXCAN0_SHIFT))</span></div><div class="line"><a name="l53758"></a><span class="lineno">53758</span>&#160;</div><div class="line"><a name="l53760"></a><span class="lineno">53760</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC6_FLEXCAN0(base, value) (SIM_RMW_SCGC6(base, SIM_SCGC6_FLEXCAN0_MASK, SIM_SCGC6_FLEXCAN0(value)))</span></div><div class="line"><a name="l53761"></a><span class="lineno">53761</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC6_FLEXCAN0(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_FLEXCAN0_SHIFT) = (value))</span></div><div class="line"><a name="l53762"></a><span class="lineno">53762</span>&#160;</div><div class="line"><a name="l53771"></a><span class="lineno">53771</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC6_RNGA(base) ((SIM_SCGC6_REG(base) &amp; SIM_SCGC6_RNGA_MASK) &gt;&gt; SIM_SCGC6_RNGA_SHIFT)</span></div><div class="line"><a name="l53772"></a><span class="lineno">53772</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC6_RNGA(base) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_RNGA_SHIFT))</span></div><div class="line"><a name="l53773"></a><span class="lineno">53773</span>&#160;</div><div class="line"><a name="l53775"></a><span class="lineno">53775</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC6_RNGA(base, value) (SIM_RMW_SCGC6(base, SIM_SCGC6_RNGA_MASK, SIM_SCGC6_RNGA(value)))</span></div><div class="line"><a name="l53776"></a><span class="lineno">53776</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC6_RNGA(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_RNGA_SHIFT) = (value))</span></div><div class="line"><a name="l53777"></a><span class="lineno">53777</span>&#160;</div><div class="line"><a name="l53790"></a><span class="lineno">53790</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC6_SPI0(base) ((SIM_SCGC6_REG(base) &amp; SIM_SCGC6_SPI0_MASK) &gt;&gt; SIM_SCGC6_SPI0_SHIFT)</span></div><div class="line"><a name="l53791"></a><span class="lineno">53791</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC6_SPI0(base) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_SPI0_SHIFT))</span></div><div class="line"><a name="l53792"></a><span class="lineno">53792</span>&#160;</div><div class="line"><a name="l53794"></a><span class="lineno">53794</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC6_SPI0(base, value) (SIM_RMW_SCGC6(base, SIM_SCGC6_SPI0_MASK, SIM_SCGC6_SPI0(value)))</span></div><div class="line"><a name="l53795"></a><span class="lineno">53795</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC6_SPI0(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_SPI0_SHIFT) = (value))</span></div><div class="line"><a name="l53796"></a><span class="lineno">53796</span>&#160;</div><div class="line"><a name="l53809"></a><span class="lineno">53809</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC6_SPI1(base) ((SIM_SCGC6_REG(base) &amp; SIM_SCGC6_SPI1_MASK) &gt;&gt; SIM_SCGC6_SPI1_SHIFT)</span></div><div class="line"><a name="l53810"></a><span class="lineno">53810</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC6_SPI1(base) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_SPI1_SHIFT))</span></div><div class="line"><a name="l53811"></a><span class="lineno">53811</span>&#160;</div><div class="line"><a name="l53813"></a><span class="lineno">53813</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC6_SPI1(base, value) (SIM_RMW_SCGC6(base, SIM_SCGC6_SPI1_MASK, SIM_SCGC6_SPI1(value)))</span></div><div class="line"><a name="l53814"></a><span class="lineno">53814</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC6_SPI1(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_SPI1_SHIFT) = (value))</span></div><div class="line"><a name="l53815"></a><span class="lineno">53815</span>&#160;</div><div class="line"><a name="l53828"></a><span class="lineno">53828</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC6_I2S(base) ((SIM_SCGC6_REG(base) &amp; SIM_SCGC6_I2S_MASK) &gt;&gt; SIM_SCGC6_I2S_SHIFT)</span></div><div class="line"><a name="l53829"></a><span class="lineno">53829</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC6_I2S(base) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_I2S_SHIFT))</span></div><div class="line"><a name="l53830"></a><span class="lineno">53830</span>&#160;</div><div class="line"><a name="l53832"></a><span class="lineno">53832</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC6_I2S(base, value) (SIM_RMW_SCGC6(base, SIM_SCGC6_I2S_MASK, SIM_SCGC6_I2S(value)))</span></div><div class="line"><a name="l53833"></a><span class="lineno">53833</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC6_I2S(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_I2S_SHIFT) = (value))</span></div><div class="line"><a name="l53834"></a><span class="lineno">53834</span>&#160;</div><div class="line"><a name="l53847"></a><span class="lineno">53847</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC6_CRC(base) ((SIM_SCGC6_REG(base) &amp; SIM_SCGC6_CRC_MASK) &gt;&gt; SIM_SCGC6_CRC_SHIFT)</span></div><div class="line"><a name="l53848"></a><span class="lineno">53848</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC6_CRC(base) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_CRC_SHIFT))</span></div><div class="line"><a name="l53849"></a><span class="lineno">53849</span>&#160;</div><div class="line"><a name="l53851"></a><span class="lineno">53851</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC6_CRC(base, value) (SIM_RMW_SCGC6(base, SIM_SCGC6_CRC_MASK, SIM_SCGC6_CRC(value)))</span></div><div class="line"><a name="l53852"></a><span class="lineno">53852</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC6_CRC(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_CRC_SHIFT) = (value))</span></div><div class="line"><a name="l53853"></a><span class="lineno">53853</span>&#160;</div><div class="line"><a name="l53866"></a><span class="lineno">53866</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC6_USBDCD(base) ((SIM_SCGC6_REG(base) &amp; SIM_SCGC6_USBDCD_MASK) &gt;&gt; SIM_SCGC6_USBDCD_SHIFT)</span></div><div class="line"><a name="l53867"></a><span class="lineno">53867</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC6_USBDCD(base) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_USBDCD_SHIFT))</span></div><div class="line"><a name="l53868"></a><span class="lineno">53868</span>&#160;</div><div class="line"><a name="l53870"></a><span class="lineno">53870</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC6_USBDCD(base, value) (SIM_RMW_SCGC6(base, SIM_SCGC6_USBDCD_MASK, SIM_SCGC6_USBDCD(value)))</span></div><div class="line"><a name="l53871"></a><span class="lineno">53871</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC6_USBDCD(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_USBDCD_SHIFT) = (value))</span></div><div class="line"><a name="l53872"></a><span class="lineno">53872</span>&#160;</div><div class="line"><a name="l53885"></a><span class="lineno">53885</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC6_PDB(base) ((SIM_SCGC6_REG(base) &amp; SIM_SCGC6_PDB_MASK) &gt;&gt; SIM_SCGC6_PDB_SHIFT)</span></div><div class="line"><a name="l53886"></a><span class="lineno">53886</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC6_PDB(base) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_PDB_SHIFT))</span></div><div class="line"><a name="l53887"></a><span class="lineno">53887</span>&#160;</div><div class="line"><a name="l53889"></a><span class="lineno">53889</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC6_PDB(base, value) (SIM_RMW_SCGC6(base, SIM_SCGC6_PDB_MASK, SIM_SCGC6_PDB(value)))</span></div><div class="line"><a name="l53890"></a><span class="lineno">53890</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC6_PDB(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_PDB_SHIFT) = (value))</span></div><div class="line"><a name="l53891"></a><span class="lineno">53891</span>&#160;</div><div class="line"><a name="l53904"></a><span class="lineno">53904</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC6_PIT(base) ((SIM_SCGC6_REG(base) &amp; SIM_SCGC6_PIT_MASK) &gt;&gt; SIM_SCGC6_PIT_SHIFT)</span></div><div class="line"><a name="l53905"></a><span class="lineno">53905</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC6_PIT(base) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_PIT_SHIFT))</span></div><div class="line"><a name="l53906"></a><span class="lineno">53906</span>&#160;</div><div class="line"><a name="l53908"></a><span class="lineno">53908</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC6_PIT(base, value) (SIM_RMW_SCGC6(base, SIM_SCGC6_PIT_MASK, SIM_SCGC6_PIT(value)))</span></div><div class="line"><a name="l53909"></a><span class="lineno">53909</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC6_PIT(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_PIT_SHIFT) = (value))</span></div><div class="line"><a name="l53910"></a><span class="lineno">53910</span>&#160;</div><div class="line"><a name="l53923"></a><span class="lineno">53923</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC6_FTM0(base) ((SIM_SCGC6_REG(base) &amp; SIM_SCGC6_FTM0_MASK) &gt;&gt; SIM_SCGC6_FTM0_SHIFT)</span></div><div class="line"><a name="l53924"></a><span class="lineno">53924</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC6_FTM0(base) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_FTM0_SHIFT))</span></div><div class="line"><a name="l53925"></a><span class="lineno">53925</span>&#160;</div><div class="line"><a name="l53927"></a><span class="lineno">53927</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC6_FTM0(base, value) (SIM_RMW_SCGC6(base, SIM_SCGC6_FTM0_MASK, SIM_SCGC6_FTM0(value)))</span></div><div class="line"><a name="l53928"></a><span class="lineno">53928</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC6_FTM0(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_FTM0_SHIFT) = (value))</span></div><div class="line"><a name="l53929"></a><span class="lineno">53929</span>&#160;</div><div class="line"><a name="l53942"></a><span class="lineno">53942</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC6_FTM1(base) ((SIM_SCGC6_REG(base) &amp; SIM_SCGC6_FTM1_MASK) &gt;&gt; SIM_SCGC6_FTM1_SHIFT)</span></div><div class="line"><a name="l53943"></a><span class="lineno">53943</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC6_FTM1(base) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_FTM1_SHIFT))</span></div><div class="line"><a name="l53944"></a><span class="lineno">53944</span>&#160;</div><div class="line"><a name="l53946"></a><span class="lineno">53946</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC6_FTM1(base, value) (SIM_RMW_SCGC6(base, SIM_SCGC6_FTM1_MASK, SIM_SCGC6_FTM1(value)))</span></div><div class="line"><a name="l53947"></a><span class="lineno">53947</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC6_FTM1(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_FTM1_SHIFT) = (value))</span></div><div class="line"><a name="l53948"></a><span class="lineno">53948</span>&#160;</div><div class="line"><a name="l53961"></a><span class="lineno">53961</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC6_FTM2(base) ((SIM_SCGC6_REG(base) &amp; SIM_SCGC6_FTM2_MASK) &gt;&gt; SIM_SCGC6_FTM2_SHIFT)</span></div><div class="line"><a name="l53962"></a><span class="lineno">53962</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC6_FTM2(base) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_FTM2_SHIFT))</span></div><div class="line"><a name="l53963"></a><span class="lineno">53963</span>&#160;</div><div class="line"><a name="l53965"></a><span class="lineno">53965</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC6_FTM2(base, value) (SIM_RMW_SCGC6(base, SIM_SCGC6_FTM2_MASK, SIM_SCGC6_FTM2(value)))</span></div><div class="line"><a name="l53966"></a><span class="lineno">53966</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC6_FTM2(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_FTM2_SHIFT) = (value))</span></div><div class="line"><a name="l53967"></a><span class="lineno">53967</span>&#160;</div><div class="line"><a name="l53980"></a><span class="lineno">53980</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC6_ADC0(base) ((SIM_SCGC6_REG(base) &amp; SIM_SCGC6_ADC0_MASK) &gt;&gt; SIM_SCGC6_ADC0_SHIFT)</span></div><div class="line"><a name="l53981"></a><span class="lineno">53981</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC6_ADC0(base) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_ADC0_SHIFT))</span></div><div class="line"><a name="l53982"></a><span class="lineno">53982</span>&#160;</div><div class="line"><a name="l53984"></a><span class="lineno">53984</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC6_ADC0(base, value) (SIM_RMW_SCGC6(base, SIM_SCGC6_ADC0_MASK, SIM_SCGC6_ADC0(value)))</span></div><div class="line"><a name="l53985"></a><span class="lineno">53985</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC6_ADC0(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_ADC0_SHIFT) = (value))</span></div><div class="line"><a name="l53986"></a><span class="lineno">53986</span>&#160;</div><div class="line"><a name="l53999"></a><span class="lineno">53999</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC6_RTC(base) ((SIM_SCGC6_REG(base) &amp; SIM_SCGC6_RTC_MASK) &gt;&gt; SIM_SCGC6_RTC_SHIFT)</span></div><div class="line"><a name="l54000"></a><span class="lineno">54000</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC6_RTC(base) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_RTC_SHIFT))</span></div><div class="line"><a name="l54001"></a><span class="lineno">54001</span>&#160;</div><div class="line"><a name="l54003"></a><span class="lineno">54003</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC6_RTC(base, value) (SIM_RMW_SCGC6(base, SIM_SCGC6_RTC_MASK, SIM_SCGC6_RTC(value)))</span></div><div class="line"><a name="l54004"></a><span class="lineno">54004</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC6_RTC(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_RTC_SHIFT) = (value))</span></div><div class="line"><a name="l54005"></a><span class="lineno">54005</span>&#160;</div><div class="line"><a name="l54018"></a><span class="lineno">54018</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC6_DAC0(base) ((SIM_SCGC6_REG(base) &amp; SIM_SCGC6_DAC0_MASK) &gt;&gt; SIM_SCGC6_DAC0_SHIFT)</span></div><div class="line"><a name="l54019"></a><span class="lineno">54019</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC6_DAC0(base) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_DAC0_SHIFT))</span></div><div class="line"><a name="l54020"></a><span class="lineno">54020</span>&#160;</div><div class="line"><a name="l54022"></a><span class="lineno">54022</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC6_DAC0(base, value) (SIM_RMW_SCGC6(base, SIM_SCGC6_DAC0_MASK, SIM_SCGC6_DAC0(value)))</span></div><div class="line"><a name="l54023"></a><span class="lineno">54023</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC6_DAC0(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC6_REG(base), SIM_SCGC6_DAC0_SHIFT) = (value))</span></div><div class="line"><a name="l54024"></a><span class="lineno">54024</span>&#160;</div><div class="line"><a name="l54039"></a><span class="lineno">54039</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC7(base)       (SIM_SCGC7_REG(base))</span></div><div class="line"><a name="l54040"></a><span class="lineno">54040</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC7(base, value) (SIM_SCGC7_REG(base) = (value))</span></div><div class="line"><a name="l54041"></a><span class="lineno">54041</span>&#160;<span class="preprocessor">#define SIM_RMW_SCGC7(base, mask, value) (SIM_WR_SCGC7(base, (SIM_RD_SCGC7(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l54042"></a><span class="lineno">54042</span>&#160;<span class="preprocessor">#define SIM_SET_SCGC7(base, value) (SIM_WR_SCGC7(base, SIM_RD_SCGC7(base) |  (value)))</span></div><div class="line"><a name="l54043"></a><span class="lineno">54043</span>&#160;<span class="preprocessor">#define SIM_CLR_SCGC7(base, value) (SIM_WR_SCGC7(base, SIM_RD_SCGC7(base) &amp; ~(value)))</span></div><div class="line"><a name="l54044"></a><span class="lineno">54044</span>&#160;<span class="preprocessor">#define SIM_TOG_SCGC7(base, value) (SIM_WR_SCGC7(base, SIM_RD_SCGC7(base) ^  (value)))</span></div><div class="line"><a name="l54045"></a><span class="lineno">54045</span>&#160;</div><div class="line"><a name="l54047"></a><span class="lineno">54047</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l54048"></a><span class="lineno">54048</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_SCGC7 bitfields</span></div><div class="line"><a name="l54049"></a><span class="lineno">54049</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l54050"></a><span class="lineno">54050</span>&#160;</div><div class="line"><a name="l54062"></a><span class="lineno">54062</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC7_FLEXBUS(base) ((SIM_SCGC7_REG(base) &amp; SIM_SCGC7_FLEXBUS_MASK) &gt;&gt; SIM_SCGC7_FLEXBUS_SHIFT)</span></div><div class="line"><a name="l54063"></a><span class="lineno">54063</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC7_FLEXBUS(base) (BITBAND_ACCESS32(&amp;SIM_SCGC7_REG(base), SIM_SCGC7_FLEXBUS_SHIFT))</span></div><div class="line"><a name="l54064"></a><span class="lineno">54064</span>&#160;</div><div class="line"><a name="l54066"></a><span class="lineno">54066</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC7_FLEXBUS(base, value) (SIM_RMW_SCGC7(base, SIM_SCGC7_FLEXBUS_MASK, SIM_SCGC7_FLEXBUS(value)))</span></div><div class="line"><a name="l54067"></a><span class="lineno">54067</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC7_FLEXBUS(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC7_REG(base), SIM_SCGC7_FLEXBUS_SHIFT) = (value))</span></div><div class="line"><a name="l54068"></a><span class="lineno">54068</span>&#160;</div><div class="line"><a name="l54081"></a><span class="lineno">54081</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC7_DMA(base) ((SIM_SCGC7_REG(base) &amp; SIM_SCGC7_DMA_MASK) &gt;&gt; SIM_SCGC7_DMA_SHIFT)</span></div><div class="line"><a name="l54082"></a><span class="lineno">54082</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC7_DMA(base) (BITBAND_ACCESS32(&amp;SIM_SCGC7_REG(base), SIM_SCGC7_DMA_SHIFT))</span></div><div class="line"><a name="l54083"></a><span class="lineno">54083</span>&#160;</div><div class="line"><a name="l54085"></a><span class="lineno">54085</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC7_DMA(base, value) (SIM_RMW_SCGC7(base, SIM_SCGC7_DMA_MASK, SIM_SCGC7_DMA(value)))</span></div><div class="line"><a name="l54086"></a><span class="lineno">54086</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC7_DMA(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC7_REG(base), SIM_SCGC7_DMA_SHIFT) = (value))</span></div><div class="line"><a name="l54087"></a><span class="lineno">54087</span>&#160;</div><div class="line"><a name="l54100"></a><span class="lineno">54100</span>&#160;<span class="preprocessor">#define SIM_RD_SCGC7_MPU(base) ((SIM_SCGC7_REG(base) &amp; SIM_SCGC7_MPU_MASK) &gt;&gt; SIM_SCGC7_MPU_SHIFT)</span></div><div class="line"><a name="l54101"></a><span class="lineno">54101</span>&#160;<span class="preprocessor">#define SIM_BRD_SCGC7_MPU(base) (BITBAND_ACCESS32(&amp;SIM_SCGC7_REG(base), SIM_SCGC7_MPU_SHIFT))</span></div><div class="line"><a name="l54102"></a><span class="lineno">54102</span>&#160;</div><div class="line"><a name="l54104"></a><span class="lineno">54104</span>&#160;<span class="preprocessor">#define SIM_WR_SCGC7_MPU(base, value) (SIM_RMW_SCGC7(base, SIM_SCGC7_MPU_MASK, SIM_SCGC7_MPU(value)))</span></div><div class="line"><a name="l54105"></a><span class="lineno">54105</span>&#160;<span class="preprocessor">#define SIM_BWR_SCGC7_MPU(base, value) (BITBAND_ACCESS32(&amp;SIM_SCGC7_REG(base), SIM_SCGC7_MPU_SHIFT) = (value))</span></div><div class="line"><a name="l54106"></a><span class="lineno">54106</span>&#160;</div><div class="line"><a name="l54129"></a><span class="lineno">54129</span>&#160;<span class="preprocessor">#define SIM_RD_CLKDIV1(base)     (SIM_CLKDIV1_REG(base))</span></div><div class="line"><a name="l54130"></a><span class="lineno">54130</span>&#160;<span class="preprocessor">#define SIM_WR_CLKDIV1(base, value) (SIM_CLKDIV1_REG(base) = (value))</span></div><div class="line"><a name="l54131"></a><span class="lineno">54131</span>&#160;<span class="preprocessor">#define SIM_RMW_CLKDIV1(base, mask, value) (SIM_WR_CLKDIV1(base, (SIM_RD_CLKDIV1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l54132"></a><span class="lineno">54132</span>&#160;<span class="preprocessor">#define SIM_SET_CLKDIV1(base, value) (SIM_WR_CLKDIV1(base, SIM_RD_CLKDIV1(base) |  (value)))</span></div><div class="line"><a name="l54133"></a><span class="lineno">54133</span>&#160;<span class="preprocessor">#define SIM_CLR_CLKDIV1(base, value) (SIM_WR_CLKDIV1(base, SIM_RD_CLKDIV1(base) &amp; ~(value)))</span></div><div class="line"><a name="l54134"></a><span class="lineno">54134</span>&#160;<span class="preprocessor">#define SIM_TOG_CLKDIV1(base, value) (SIM_WR_CLKDIV1(base, SIM_RD_CLKDIV1(base) ^  (value)))</span></div><div class="line"><a name="l54135"></a><span class="lineno">54135</span>&#160;</div><div class="line"><a name="l54137"></a><span class="lineno">54137</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l54138"></a><span class="lineno">54138</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_CLKDIV1 bitfields</span></div><div class="line"><a name="l54139"></a><span class="lineno">54139</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l54140"></a><span class="lineno">54140</span>&#160;</div><div class="line"><a name="l54169"></a><span class="lineno">54169</span>&#160;<span class="preprocessor">#define SIM_RD_CLKDIV1_OUTDIV4(base) ((SIM_CLKDIV1_REG(base) &amp; SIM_CLKDIV1_OUTDIV4_MASK) &gt;&gt; SIM_CLKDIV1_OUTDIV4_SHIFT)</span></div><div class="line"><a name="l54170"></a><span class="lineno">54170</span>&#160;<span class="preprocessor">#define SIM_BRD_CLKDIV1_OUTDIV4(base) (SIM_RD_CLKDIV1_OUTDIV4(base))</span></div><div class="line"><a name="l54171"></a><span class="lineno">54171</span>&#160;</div><div class="line"><a name="l54173"></a><span class="lineno">54173</span>&#160;<span class="preprocessor">#define SIM_WR_CLKDIV1_OUTDIV4(base, value) (SIM_RMW_CLKDIV1(base, SIM_CLKDIV1_OUTDIV4_MASK, SIM_CLKDIV1_OUTDIV4(value)))</span></div><div class="line"><a name="l54174"></a><span class="lineno">54174</span>&#160;<span class="preprocessor">#define SIM_BWR_CLKDIV1_OUTDIV4(base, value) (SIM_WR_CLKDIV1_OUTDIV4(base, value))</span></div><div class="line"><a name="l54175"></a><span class="lineno">54175</span>&#160;</div><div class="line"><a name="l54205"></a><span class="lineno">54205</span>&#160;<span class="preprocessor">#define SIM_RD_CLKDIV1_OUTDIV3(base) ((SIM_CLKDIV1_REG(base) &amp; SIM_CLKDIV1_OUTDIV3_MASK) &gt;&gt; SIM_CLKDIV1_OUTDIV3_SHIFT)</span></div><div class="line"><a name="l54206"></a><span class="lineno">54206</span>&#160;<span class="preprocessor">#define SIM_BRD_CLKDIV1_OUTDIV3(base) (SIM_RD_CLKDIV1_OUTDIV3(base))</span></div><div class="line"><a name="l54207"></a><span class="lineno">54207</span>&#160;</div><div class="line"><a name="l54209"></a><span class="lineno">54209</span>&#160;<span class="preprocessor">#define SIM_WR_CLKDIV1_OUTDIV3(base, value) (SIM_RMW_CLKDIV1(base, SIM_CLKDIV1_OUTDIV3_MASK, SIM_CLKDIV1_OUTDIV3(value)))</span></div><div class="line"><a name="l54210"></a><span class="lineno">54210</span>&#160;<span class="preprocessor">#define SIM_BWR_CLKDIV1_OUTDIV3(base, value) (SIM_WR_CLKDIV1_OUTDIV3(base, value))</span></div><div class="line"><a name="l54211"></a><span class="lineno">54211</span>&#160;</div><div class="line"><a name="l54241"></a><span class="lineno">54241</span>&#160;<span class="preprocessor">#define SIM_RD_CLKDIV1_OUTDIV2(base) ((SIM_CLKDIV1_REG(base) &amp; SIM_CLKDIV1_OUTDIV2_MASK) &gt;&gt; SIM_CLKDIV1_OUTDIV2_SHIFT)</span></div><div class="line"><a name="l54242"></a><span class="lineno">54242</span>&#160;<span class="preprocessor">#define SIM_BRD_CLKDIV1_OUTDIV2(base) (SIM_RD_CLKDIV1_OUTDIV2(base))</span></div><div class="line"><a name="l54243"></a><span class="lineno">54243</span>&#160;</div><div class="line"><a name="l54245"></a><span class="lineno">54245</span>&#160;<span class="preprocessor">#define SIM_WR_CLKDIV1_OUTDIV2(base, value) (SIM_RMW_CLKDIV1(base, SIM_CLKDIV1_OUTDIV2_MASK, SIM_CLKDIV1_OUTDIV2(value)))</span></div><div class="line"><a name="l54246"></a><span class="lineno">54246</span>&#160;<span class="preprocessor">#define SIM_BWR_CLKDIV1_OUTDIV2(base, value) (SIM_WR_CLKDIV1_OUTDIV2(base, value))</span></div><div class="line"><a name="l54247"></a><span class="lineno">54247</span>&#160;</div><div class="line"><a name="l54276"></a><span class="lineno">54276</span>&#160;<span class="preprocessor">#define SIM_RD_CLKDIV1_OUTDIV1(base) ((SIM_CLKDIV1_REG(base) &amp; SIM_CLKDIV1_OUTDIV1_MASK) &gt;&gt; SIM_CLKDIV1_OUTDIV1_SHIFT)</span></div><div class="line"><a name="l54277"></a><span class="lineno">54277</span>&#160;<span class="preprocessor">#define SIM_BRD_CLKDIV1_OUTDIV1(base) (SIM_RD_CLKDIV1_OUTDIV1(base))</span></div><div class="line"><a name="l54278"></a><span class="lineno">54278</span>&#160;</div><div class="line"><a name="l54280"></a><span class="lineno">54280</span>&#160;<span class="preprocessor">#define SIM_WR_CLKDIV1_OUTDIV1(base, value) (SIM_RMW_CLKDIV1(base, SIM_CLKDIV1_OUTDIV1_MASK, SIM_CLKDIV1_OUTDIV1(value)))</span></div><div class="line"><a name="l54281"></a><span class="lineno">54281</span>&#160;<span class="preprocessor">#define SIM_BWR_CLKDIV1_OUTDIV1(base, value) (SIM_WR_CLKDIV1_OUTDIV1(base, value))</span></div><div class="line"><a name="l54282"></a><span class="lineno">54282</span>&#160;</div><div class="line"><a name="l54297"></a><span class="lineno">54297</span>&#160;<span class="preprocessor">#define SIM_RD_CLKDIV2(base)     (SIM_CLKDIV2_REG(base))</span></div><div class="line"><a name="l54298"></a><span class="lineno">54298</span>&#160;<span class="preprocessor">#define SIM_WR_CLKDIV2(base, value) (SIM_CLKDIV2_REG(base) = (value))</span></div><div class="line"><a name="l54299"></a><span class="lineno">54299</span>&#160;<span class="preprocessor">#define SIM_RMW_CLKDIV2(base, mask, value) (SIM_WR_CLKDIV2(base, (SIM_RD_CLKDIV2(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l54300"></a><span class="lineno">54300</span>&#160;<span class="preprocessor">#define SIM_SET_CLKDIV2(base, value) (SIM_WR_CLKDIV2(base, SIM_RD_CLKDIV2(base) |  (value)))</span></div><div class="line"><a name="l54301"></a><span class="lineno">54301</span>&#160;<span class="preprocessor">#define SIM_CLR_CLKDIV2(base, value) (SIM_WR_CLKDIV2(base, SIM_RD_CLKDIV2(base) &amp; ~(value)))</span></div><div class="line"><a name="l54302"></a><span class="lineno">54302</span>&#160;<span class="preprocessor">#define SIM_TOG_CLKDIV2(base, value) (SIM_WR_CLKDIV2(base, SIM_RD_CLKDIV2(base) ^  (value)))</span></div><div class="line"><a name="l54303"></a><span class="lineno">54303</span>&#160;</div><div class="line"><a name="l54305"></a><span class="lineno">54305</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l54306"></a><span class="lineno">54306</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_CLKDIV2 bitfields</span></div><div class="line"><a name="l54307"></a><span class="lineno">54307</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l54308"></a><span class="lineno">54308</span>&#160;</div><div class="line"><a name="l54318"></a><span class="lineno">54318</span>&#160;<span class="preprocessor">#define SIM_RD_CLKDIV2_USBFRAC(base) ((SIM_CLKDIV2_REG(base) &amp; SIM_CLKDIV2_USBFRAC_MASK) &gt;&gt; SIM_CLKDIV2_USBFRAC_SHIFT)</span></div><div class="line"><a name="l54319"></a><span class="lineno">54319</span>&#160;<span class="preprocessor">#define SIM_BRD_CLKDIV2_USBFRAC(base) (BITBAND_ACCESS32(&amp;SIM_CLKDIV2_REG(base), SIM_CLKDIV2_USBFRAC_SHIFT))</span></div><div class="line"><a name="l54320"></a><span class="lineno">54320</span>&#160;</div><div class="line"><a name="l54322"></a><span class="lineno">54322</span>&#160;<span class="preprocessor">#define SIM_WR_CLKDIV2_USBFRAC(base, value) (SIM_RMW_CLKDIV2(base, SIM_CLKDIV2_USBFRAC_MASK, SIM_CLKDIV2_USBFRAC(value)))</span></div><div class="line"><a name="l54323"></a><span class="lineno">54323</span>&#160;<span class="preprocessor">#define SIM_BWR_CLKDIV2_USBFRAC(base, value) (BITBAND_ACCESS32(&amp;SIM_CLKDIV2_REG(base), SIM_CLKDIV2_USBFRAC_SHIFT) = (value))</span></div><div class="line"><a name="l54324"></a><span class="lineno">54324</span>&#160;</div><div class="line"><a name="l54335"></a><span class="lineno">54335</span>&#160;<span class="preprocessor">#define SIM_RD_CLKDIV2_USBDIV(base) ((SIM_CLKDIV2_REG(base) &amp; SIM_CLKDIV2_USBDIV_MASK) &gt;&gt; SIM_CLKDIV2_USBDIV_SHIFT)</span></div><div class="line"><a name="l54336"></a><span class="lineno">54336</span>&#160;<span class="preprocessor">#define SIM_BRD_CLKDIV2_USBDIV(base) (SIM_RD_CLKDIV2_USBDIV(base))</span></div><div class="line"><a name="l54337"></a><span class="lineno">54337</span>&#160;</div><div class="line"><a name="l54339"></a><span class="lineno">54339</span>&#160;<span class="preprocessor">#define SIM_WR_CLKDIV2_USBDIV(base, value) (SIM_RMW_CLKDIV2(base, SIM_CLKDIV2_USBDIV_MASK, SIM_CLKDIV2_USBDIV(value)))</span></div><div class="line"><a name="l54340"></a><span class="lineno">54340</span>&#160;<span class="preprocessor">#define SIM_BWR_CLKDIV2_USBDIV(base, value) (SIM_WR_CLKDIV2_USBDIV(base, value))</span></div><div class="line"><a name="l54341"></a><span class="lineno">54341</span>&#160;</div><div class="line"><a name="l54360"></a><span class="lineno">54360</span>&#160;<span class="preprocessor">#define SIM_RD_FCFG1(base)       (SIM_FCFG1_REG(base))</span></div><div class="line"><a name="l54361"></a><span class="lineno">54361</span>&#160;<span class="preprocessor">#define SIM_WR_FCFG1(base, value) (SIM_FCFG1_REG(base) = (value))</span></div><div class="line"><a name="l54362"></a><span class="lineno">54362</span>&#160;<span class="preprocessor">#define SIM_RMW_FCFG1(base, mask, value) (SIM_WR_FCFG1(base, (SIM_RD_FCFG1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l54363"></a><span class="lineno">54363</span>&#160;<span class="preprocessor">#define SIM_SET_FCFG1(base, value) (SIM_WR_FCFG1(base, SIM_RD_FCFG1(base) |  (value)))</span></div><div class="line"><a name="l54364"></a><span class="lineno">54364</span>&#160;<span class="preprocessor">#define SIM_CLR_FCFG1(base, value) (SIM_WR_FCFG1(base, SIM_RD_FCFG1(base) &amp; ~(value)))</span></div><div class="line"><a name="l54365"></a><span class="lineno">54365</span>&#160;<span class="preprocessor">#define SIM_TOG_FCFG1(base, value) (SIM_WR_FCFG1(base, SIM_RD_FCFG1(base) ^  (value)))</span></div><div class="line"><a name="l54366"></a><span class="lineno">54366</span>&#160;</div><div class="line"><a name="l54368"></a><span class="lineno">54368</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l54369"></a><span class="lineno">54369</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_FCFG1 bitfields</span></div><div class="line"><a name="l54370"></a><span class="lineno">54370</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l54371"></a><span class="lineno">54371</span>&#160;</div><div class="line"><a name="l54386"></a><span class="lineno">54386</span>&#160;<span class="preprocessor">#define SIM_RD_FCFG1_FLASHDIS(base) ((SIM_FCFG1_REG(base) &amp; SIM_FCFG1_FLASHDIS_MASK) &gt;&gt; SIM_FCFG1_FLASHDIS_SHIFT)</span></div><div class="line"><a name="l54387"></a><span class="lineno">54387</span>&#160;<span class="preprocessor">#define SIM_BRD_FCFG1_FLASHDIS(base) (BITBAND_ACCESS32(&amp;SIM_FCFG1_REG(base), SIM_FCFG1_FLASHDIS_SHIFT))</span></div><div class="line"><a name="l54388"></a><span class="lineno">54388</span>&#160;</div><div class="line"><a name="l54390"></a><span class="lineno">54390</span>&#160;<span class="preprocessor">#define SIM_WR_FCFG1_FLASHDIS(base, value) (SIM_RMW_FCFG1(base, SIM_FCFG1_FLASHDIS_MASK, SIM_FCFG1_FLASHDIS(value)))</span></div><div class="line"><a name="l54391"></a><span class="lineno">54391</span>&#160;<span class="preprocessor">#define SIM_BWR_FCFG1_FLASHDIS(base, value) (BITBAND_ACCESS32(&amp;SIM_FCFG1_REG(base), SIM_FCFG1_FLASHDIS_SHIFT) = (value))</span></div><div class="line"><a name="l54392"></a><span class="lineno">54392</span>&#160;</div><div class="line"><a name="l54410"></a><span class="lineno">54410</span>&#160;<span class="preprocessor">#define SIM_RD_FCFG1_FLASHDOZE(base) ((SIM_FCFG1_REG(base) &amp; SIM_FCFG1_FLASHDOZE_MASK) &gt;&gt; SIM_FCFG1_FLASHDOZE_SHIFT)</span></div><div class="line"><a name="l54411"></a><span class="lineno">54411</span>&#160;<span class="preprocessor">#define SIM_BRD_FCFG1_FLASHDOZE(base) (BITBAND_ACCESS32(&amp;SIM_FCFG1_REG(base), SIM_FCFG1_FLASHDOZE_SHIFT))</span></div><div class="line"><a name="l54412"></a><span class="lineno">54412</span>&#160;</div><div class="line"><a name="l54414"></a><span class="lineno">54414</span>&#160;<span class="preprocessor">#define SIM_WR_FCFG1_FLASHDOZE(base, value) (SIM_RMW_FCFG1(base, SIM_FCFG1_FLASHDOZE_MASK, SIM_FCFG1_FLASHDOZE(value)))</span></div><div class="line"><a name="l54415"></a><span class="lineno">54415</span>&#160;<span class="preprocessor">#define SIM_BWR_FCFG1_FLASHDOZE(base, value) (BITBAND_ACCESS32(&amp;SIM_FCFG1_REG(base), SIM_FCFG1_FLASHDOZE_SHIFT) = (value))</span></div><div class="line"><a name="l54416"></a><span class="lineno">54416</span>&#160;</div><div class="line"><a name="l54426"></a><span class="lineno">54426</span>&#160;<span class="preprocessor">#define SIM_RD_FCFG1_DEPART(base) ((SIM_FCFG1_REG(base) &amp; SIM_FCFG1_DEPART_MASK) &gt;&gt; SIM_FCFG1_DEPART_SHIFT)</span></div><div class="line"><a name="l54427"></a><span class="lineno">54427</span>&#160;<span class="preprocessor">#define SIM_BRD_FCFG1_DEPART(base) (SIM_RD_FCFG1_DEPART(base))</span></div><div class="line"><a name="l54428"></a><span class="lineno">54428</span>&#160;</div><div class="line"><a name="l54450"></a><span class="lineno">54450</span>&#160;<span class="preprocessor">#define SIM_RD_FCFG1_EESIZE(base) ((SIM_FCFG1_REG(base) &amp; SIM_FCFG1_EESIZE_MASK) &gt;&gt; SIM_FCFG1_EESIZE_SHIFT)</span></div><div class="line"><a name="l54451"></a><span class="lineno">54451</span>&#160;<span class="preprocessor">#define SIM_BRD_FCFG1_EESIZE(base) (SIM_RD_FCFG1_EESIZE(base))</span></div><div class="line"><a name="l54452"></a><span class="lineno">54452</span>&#160;</div><div class="line"><a name="l54471"></a><span class="lineno">54471</span>&#160;<span class="preprocessor">#define SIM_RD_FCFG1_PFSIZE(base) ((SIM_FCFG1_REG(base) &amp; SIM_FCFG1_PFSIZE_MASK) &gt;&gt; SIM_FCFG1_PFSIZE_SHIFT)</span></div><div class="line"><a name="l54472"></a><span class="lineno">54472</span>&#160;<span class="preprocessor">#define SIM_BRD_FCFG1_PFSIZE(base) (SIM_RD_FCFG1_PFSIZE(base))</span></div><div class="line"><a name="l54473"></a><span class="lineno">54473</span>&#160;</div><div class="line"><a name="l54492"></a><span class="lineno">54492</span>&#160;<span class="preprocessor">#define SIM_RD_FCFG1_NVMSIZE(base) ((SIM_FCFG1_REG(base) &amp; SIM_FCFG1_NVMSIZE_MASK) &gt;&gt; SIM_FCFG1_NVMSIZE_SHIFT)</span></div><div class="line"><a name="l54493"></a><span class="lineno">54493</span>&#160;<span class="preprocessor">#define SIM_BRD_FCFG1_NVMSIZE(base) (SIM_RD_FCFG1_NVMSIZE(base))</span></div><div class="line"><a name="l54494"></a><span class="lineno">54494</span>&#160;</div><div class="line"><a name="l54509"></a><span class="lineno">54509</span>&#160;<span class="preprocessor">#define SIM_RD_FCFG2(base)       (SIM_FCFG2_REG(base))</span></div><div class="line"><a name="l54510"></a><span class="lineno">54510</span>&#160;</div><div class="line"><a name="l54512"></a><span class="lineno">54512</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l54513"></a><span class="lineno">54513</span>&#160;<span class="comment"> * Constants &amp; macros for individual SIM_FCFG2 bitfields</span></div><div class="line"><a name="l54514"></a><span class="lineno">54514</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l54515"></a><span class="lineno">54515</span>&#160;</div><div class="line"><a name="l54532"></a><span class="lineno">54532</span>&#160;<span class="preprocessor">#define SIM_RD_FCFG2_MAXADDR1(base) ((SIM_FCFG2_REG(base) &amp; SIM_FCFG2_MAXADDR1_MASK) &gt;&gt; SIM_FCFG2_MAXADDR1_SHIFT)</span></div><div class="line"><a name="l54533"></a><span class="lineno">54533</span>&#160;<span class="preprocessor">#define SIM_BRD_FCFG2_MAXADDR1(base) (SIM_RD_FCFG2_MAXADDR1(base))</span></div><div class="line"><a name="l54534"></a><span class="lineno">54534</span>&#160;</div><div class="line"><a name="l54548"></a><span class="lineno">54548</span>&#160;<span class="preprocessor">#define SIM_RD_FCFG2_PFLSH(base) ((SIM_FCFG2_REG(base) &amp; SIM_FCFG2_PFLSH_MASK) &gt;&gt; SIM_FCFG2_PFLSH_SHIFT)</span></div><div class="line"><a name="l54549"></a><span class="lineno">54549</span>&#160;<span class="preprocessor">#define SIM_BRD_FCFG2_PFLSH(base) (BITBAND_ACCESS32(&amp;SIM_FCFG2_REG(base), SIM_FCFG2_PFLSH_SHIFT))</span></div><div class="line"><a name="l54550"></a><span class="lineno">54550</span>&#160;</div><div class="line"><a name="l54562"></a><span class="lineno">54562</span>&#160;<span class="preprocessor">#define SIM_RD_FCFG2_MAXADDR0(base) ((SIM_FCFG2_REG(base) &amp; SIM_FCFG2_MAXADDR0_MASK) &gt;&gt; SIM_FCFG2_MAXADDR0_SHIFT)</span></div><div class="line"><a name="l54563"></a><span class="lineno">54563</span>&#160;<span class="preprocessor">#define SIM_BRD_FCFG2_MAXADDR0(base) (SIM_RD_FCFG2_MAXADDR0(base))</span></div><div class="line"><a name="l54564"></a><span class="lineno">54564</span>&#160;</div><div class="line"><a name="l54579"></a><span class="lineno">54579</span>&#160;<span class="preprocessor">#define SIM_RD_UIDH(base)        (SIM_UIDH_REG(base))</span></div><div class="line"><a name="l54580"></a><span class="lineno">54580</span>&#160;</div><div class="line"><a name="l54595"></a><span class="lineno">54595</span>&#160;<span class="preprocessor">#define SIM_RD_UIDMH(base)       (SIM_UIDMH_REG(base))</span></div><div class="line"><a name="l54596"></a><span class="lineno">54596</span>&#160;</div><div class="line"><a name="l54611"></a><span class="lineno">54611</span>&#160;<span class="preprocessor">#define SIM_RD_UIDML(base)       (SIM_UIDML_REG(base))</span></div><div class="line"><a name="l54612"></a><span class="lineno">54612</span>&#160;</div><div class="line"><a name="l54627"></a><span class="lineno">54627</span>&#160;<span class="preprocessor">#define SIM_RD_UIDL(base)        (SIM_UIDL_REG(base))</span></div><div class="line"><a name="l54628"></a><span class="lineno">54628</span>&#160;</div><div class="line"><a name="l54630"></a><span class="lineno">54630</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l54631"></a><span class="lineno">54631</span>&#160;<span class="comment"> * MK64F12 SMC</span></div><div class="line"><a name="l54632"></a><span class="lineno">54632</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l54633"></a><span class="lineno">54633</span>&#160;<span class="comment"> * System Mode Controller</span></div><div class="line"><a name="l54634"></a><span class="lineno">54634</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l54635"></a><span class="lineno">54635</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l54636"></a><span class="lineno">54636</span>&#160;<span class="comment"> * - SMC_PMPROT - Power Mode Protection register</span></div><div class="line"><a name="l54637"></a><span class="lineno">54637</span>&#160;<span class="comment"> * - SMC_PMCTRL - Power Mode Control register</span></div><div class="line"><a name="l54638"></a><span class="lineno">54638</span>&#160;<span class="comment"> * - SMC_VLLSCTRL - VLLS Control register</span></div><div class="line"><a name="l54639"></a><span class="lineno">54639</span>&#160;<span class="comment"> * - SMC_PMSTAT - Power Mode Status register</span></div><div class="line"><a name="l54640"></a><span class="lineno">54640</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l54641"></a><span class="lineno">54641</span>&#160;</div><div class="line"><a name="l54642"></a><span class="lineno">54642</span>&#160;<span class="preprocessor">#define SMC_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l54643"></a><span class="lineno">54643</span>&#160;<span class="preprocessor">#define SMC_IDX (0U) </span></div><div class="line"><a name="l54670"></a><span class="lineno">54670</span>&#160;<span class="preprocessor">#define SMC_RD_PMPROT(base)      (SMC_PMPROT_REG(base))</span></div><div class="line"><a name="l54671"></a><span class="lineno">54671</span>&#160;<span class="preprocessor">#define SMC_WR_PMPROT(base, value) (SMC_PMPROT_REG(base) = (value))</span></div><div class="line"><a name="l54672"></a><span class="lineno">54672</span>&#160;<span class="preprocessor">#define SMC_RMW_PMPROT(base, mask, value) (SMC_WR_PMPROT(base, (SMC_RD_PMPROT(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l54673"></a><span class="lineno">54673</span>&#160;<span class="preprocessor">#define SMC_SET_PMPROT(base, value) (SMC_WR_PMPROT(base, SMC_RD_PMPROT(base) |  (value)))</span></div><div class="line"><a name="l54674"></a><span class="lineno">54674</span>&#160;<span class="preprocessor">#define SMC_CLR_PMPROT(base, value) (SMC_WR_PMPROT(base, SMC_RD_PMPROT(base) &amp; ~(value)))</span></div><div class="line"><a name="l54675"></a><span class="lineno">54675</span>&#160;<span class="preprocessor">#define SMC_TOG_PMPROT(base, value) (SMC_WR_PMPROT(base, SMC_RD_PMPROT(base) ^  (value)))</span></div><div class="line"><a name="l54676"></a><span class="lineno">54676</span>&#160;</div><div class="line"><a name="l54678"></a><span class="lineno">54678</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l54679"></a><span class="lineno">54679</span>&#160;<span class="comment"> * Constants &amp; macros for individual SMC_PMPROT bitfields</span></div><div class="line"><a name="l54680"></a><span class="lineno">54680</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l54681"></a><span class="lineno">54681</span>&#160;</div><div class="line"><a name="l54694"></a><span class="lineno">54694</span>&#160;<span class="preprocessor">#define SMC_RD_PMPROT_AVLLS(base) ((SMC_PMPROT_REG(base) &amp; SMC_PMPROT_AVLLS_MASK) &gt;&gt; SMC_PMPROT_AVLLS_SHIFT)</span></div><div class="line"><a name="l54695"></a><span class="lineno">54695</span>&#160;<span class="preprocessor">#define SMC_BRD_PMPROT_AVLLS(base) (BITBAND_ACCESS8(&amp;SMC_PMPROT_REG(base), SMC_PMPROT_AVLLS_SHIFT))</span></div><div class="line"><a name="l54696"></a><span class="lineno">54696</span>&#160;</div><div class="line"><a name="l54698"></a><span class="lineno">54698</span>&#160;<span class="preprocessor">#define SMC_WR_PMPROT_AVLLS(base, value) (SMC_RMW_PMPROT(base, SMC_PMPROT_AVLLS_MASK, SMC_PMPROT_AVLLS(value)))</span></div><div class="line"><a name="l54699"></a><span class="lineno">54699</span>&#160;<span class="preprocessor">#define SMC_BWR_PMPROT_AVLLS(base, value) (BITBAND_ACCESS8(&amp;SMC_PMPROT_REG(base), SMC_PMPROT_AVLLS_SHIFT) = (value))</span></div><div class="line"><a name="l54700"></a><span class="lineno">54700</span>&#160;</div><div class="line"><a name="l54714"></a><span class="lineno">54714</span>&#160;<span class="preprocessor">#define SMC_RD_PMPROT_ALLS(base) ((SMC_PMPROT_REG(base) &amp; SMC_PMPROT_ALLS_MASK) &gt;&gt; SMC_PMPROT_ALLS_SHIFT)</span></div><div class="line"><a name="l54715"></a><span class="lineno">54715</span>&#160;<span class="preprocessor">#define SMC_BRD_PMPROT_ALLS(base) (BITBAND_ACCESS8(&amp;SMC_PMPROT_REG(base), SMC_PMPROT_ALLS_SHIFT))</span></div><div class="line"><a name="l54716"></a><span class="lineno">54716</span>&#160;</div><div class="line"><a name="l54718"></a><span class="lineno">54718</span>&#160;<span class="preprocessor">#define SMC_WR_PMPROT_ALLS(base, value) (SMC_RMW_PMPROT(base, SMC_PMPROT_ALLS_MASK, SMC_PMPROT_ALLS(value)))</span></div><div class="line"><a name="l54719"></a><span class="lineno">54719</span>&#160;<span class="preprocessor">#define SMC_BWR_PMPROT_ALLS(base, value) (BITBAND_ACCESS8(&amp;SMC_PMPROT_REG(base), SMC_PMPROT_ALLS_SHIFT) = (value))</span></div><div class="line"><a name="l54720"></a><span class="lineno">54720</span>&#160;</div><div class="line"><a name="l54734"></a><span class="lineno">54734</span>&#160;<span class="preprocessor">#define SMC_RD_PMPROT_AVLP(base) ((SMC_PMPROT_REG(base) &amp; SMC_PMPROT_AVLP_MASK) &gt;&gt; SMC_PMPROT_AVLP_SHIFT)</span></div><div class="line"><a name="l54735"></a><span class="lineno">54735</span>&#160;<span class="preprocessor">#define SMC_BRD_PMPROT_AVLP(base) (BITBAND_ACCESS8(&amp;SMC_PMPROT_REG(base), SMC_PMPROT_AVLP_SHIFT))</span></div><div class="line"><a name="l54736"></a><span class="lineno">54736</span>&#160;</div><div class="line"><a name="l54738"></a><span class="lineno">54738</span>&#160;<span class="preprocessor">#define SMC_WR_PMPROT_AVLP(base, value) (SMC_RMW_PMPROT(base, SMC_PMPROT_AVLP_MASK, SMC_PMPROT_AVLP(value)))</span></div><div class="line"><a name="l54739"></a><span class="lineno">54739</span>&#160;<span class="preprocessor">#define SMC_BWR_PMPROT_AVLP(base, value) (BITBAND_ACCESS8(&amp;SMC_PMPROT_REG(base), SMC_PMPROT_AVLP_SHIFT) = (value))</span></div><div class="line"><a name="l54740"></a><span class="lineno">54740</span>&#160;</div><div class="line"><a name="l54762"></a><span class="lineno">54762</span>&#160;<span class="preprocessor">#define SMC_RD_PMCTRL(base)      (SMC_PMCTRL_REG(base))</span></div><div class="line"><a name="l54763"></a><span class="lineno">54763</span>&#160;<span class="preprocessor">#define SMC_WR_PMCTRL(base, value) (SMC_PMCTRL_REG(base) = (value))</span></div><div class="line"><a name="l54764"></a><span class="lineno">54764</span>&#160;<span class="preprocessor">#define SMC_RMW_PMCTRL(base, mask, value) (SMC_WR_PMCTRL(base, (SMC_RD_PMCTRL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l54765"></a><span class="lineno">54765</span>&#160;<span class="preprocessor">#define SMC_SET_PMCTRL(base, value) (SMC_WR_PMCTRL(base, SMC_RD_PMCTRL(base) |  (value)))</span></div><div class="line"><a name="l54766"></a><span class="lineno">54766</span>&#160;<span class="preprocessor">#define SMC_CLR_PMCTRL(base, value) (SMC_WR_PMCTRL(base, SMC_RD_PMCTRL(base) &amp; ~(value)))</span></div><div class="line"><a name="l54767"></a><span class="lineno">54767</span>&#160;<span class="preprocessor">#define SMC_TOG_PMCTRL(base, value) (SMC_WR_PMCTRL(base, SMC_RD_PMCTRL(base) ^  (value)))</span></div><div class="line"><a name="l54768"></a><span class="lineno">54768</span>&#160;</div><div class="line"><a name="l54770"></a><span class="lineno">54770</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l54771"></a><span class="lineno">54771</span>&#160;<span class="comment"> * Constants &amp; macros for individual SMC_PMCTRL bitfields</span></div><div class="line"><a name="l54772"></a><span class="lineno">54772</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l54773"></a><span class="lineno">54773</span>&#160;</div><div class="line"><a name="l54797"></a><span class="lineno">54797</span>&#160;<span class="preprocessor">#define SMC_RD_PMCTRL_STOPM(base) ((SMC_PMCTRL_REG(base) &amp; SMC_PMCTRL_STOPM_MASK) &gt;&gt; SMC_PMCTRL_STOPM_SHIFT)</span></div><div class="line"><a name="l54798"></a><span class="lineno">54798</span>&#160;<span class="preprocessor">#define SMC_BRD_PMCTRL_STOPM(base) (SMC_RD_PMCTRL_STOPM(base))</span></div><div class="line"><a name="l54799"></a><span class="lineno">54799</span>&#160;</div><div class="line"><a name="l54801"></a><span class="lineno">54801</span>&#160;<span class="preprocessor">#define SMC_WR_PMCTRL_STOPM(base, value) (SMC_RMW_PMCTRL(base, SMC_PMCTRL_STOPM_MASK, SMC_PMCTRL_STOPM(value)))</span></div><div class="line"><a name="l54802"></a><span class="lineno">54802</span>&#160;<span class="preprocessor">#define SMC_BWR_PMCTRL_STOPM(base, value) (SMC_WR_PMCTRL_STOPM(base, value))</span></div><div class="line"><a name="l54803"></a><span class="lineno">54803</span>&#160;</div><div class="line"><a name="l54819"></a><span class="lineno">54819</span>&#160;<span class="preprocessor">#define SMC_RD_PMCTRL_STOPA(base) ((SMC_PMCTRL_REG(base) &amp; SMC_PMCTRL_STOPA_MASK) &gt;&gt; SMC_PMCTRL_STOPA_SHIFT)</span></div><div class="line"><a name="l54820"></a><span class="lineno">54820</span>&#160;<span class="preprocessor">#define SMC_BRD_PMCTRL_STOPA(base) (BITBAND_ACCESS8(&amp;SMC_PMCTRL_REG(base), SMC_PMCTRL_STOPA_SHIFT))</span></div><div class="line"><a name="l54821"></a><span class="lineno">54821</span>&#160;</div><div class="line"><a name="l54839"></a><span class="lineno">54839</span>&#160;<span class="preprocessor">#define SMC_RD_PMCTRL_RUNM(base) ((SMC_PMCTRL_REG(base) &amp; SMC_PMCTRL_RUNM_MASK) &gt;&gt; SMC_PMCTRL_RUNM_SHIFT)</span></div><div class="line"><a name="l54840"></a><span class="lineno">54840</span>&#160;<span class="preprocessor">#define SMC_BRD_PMCTRL_RUNM(base) (SMC_RD_PMCTRL_RUNM(base))</span></div><div class="line"><a name="l54841"></a><span class="lineno">54841</span>&#160;</div><div class="line"><a name="l54843"></a><span class="lineno">54843</span>&#160;<span class="preprocessor">#define SMC_WR_PMCTRL_RUNM(base, value) (SMC_RMW_PMCTRL(base, SMC_PMCTRL_RUNM_MASK, SMC_PMCTRL_RUNM(value)))</span></div><div class="line"><a name="l54844"></a><span class="lineno">54844</span>&#160;<span class="preprocessor">#define SMC_BWR_PMCTRL_RUNM(base, value) (SMC_WR_PMCTRL_RUNM(base, value))</span></div><div class="line"><a name="l54845"></a><span class="lineno">54845</span>&#160;</div><div class="line"><a name="l54862"></a><span class="lineno">54862</span>&#160;<span class="preprocessor">#define SMC_RD_PMCTRL_LPWUI(base) ((SMC_PMCTRL_REG(base) &amp; SMC_PMCTRL_LPWUI_MASK) &gt;&gt; SMC_PMCTRL_LPWUI_SHIFT)</span></div><div class="line"><a name="l54863"></a><span class="lineno">54863</span>&#160;<span class="preprocessor">#define SMC_BRD_PMCTRL_LPWUI(base) (BITBAND_ACCESS8(&amp;SMC_PMCTRL_REG(base), SMC_PMCTRL_LPWUI_SHIFT))</span></div><div class="line"><a name="l54864"></a><span class="lineno">54864</span>&#160;</div><div class="line"><a name="l54866"></a><span class="lineno">54866</span>&#160;<span class="preprocessor">#define SMC_WR_PMCTRL_LPWUI(base, value) (SMC_RMW_PMCTRL(base, SMC_PMCTRL_LPWUI_MASK, SMC_PMCTRL_LPWUI(value)))</span></div><div class="line"><a name="l54867"></a><span class="lineno">54867</span>&#160;<span class="preprocessor">#define SMC_BWR_PMCTRL_LPWUI(base, value) (BITBAND_ACCESS8(&amp;SMC_PMCTRL_REG(base), SMC_PMCTRL_LPWUI_SHIFT) = (value))</span></div><div class="line"><a name="l54868"></a><span class="lineno">54868</span>&#160;</div><div class="line"><a name="l54888"></a><span class="lineno">54888</span>&#160;<span class="preprocessor">#define SMC_RD_VLLSCTRL(base)    (SMC_VLLSCTRL_REG(base))</span></div><div class="line"><a name="l54889"></a><span class="lineno">54889</span>&#160;<span class="preprocessor">#define SMC_WR_VLLSCTRL(base, value) (SMC_VLLSCTRL_REG(base) = (value))</span></div><div class="line"><a name="l54890"></a><span class="lineno">54890</span>&#160;<span class="preprocessor">#define SMC_RMW_VLLSCTRL(base, mask, value) (SMC_WR_VLLSCTRL(base, (SMC_RD_VLLSCTRL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l54891"></a><span class="lineno">54891</span>&#160;<span class="preprocessor">#define SMC_SET_VLLSCTRL(base, value) (SMC_WR_VLLSCTRL(base, SMC_RD_VLLSCTRL(base) |  (value)))</span></div><div class="line"><a name="l54892"></a><span class="lineno">54892</span>&#160;<span class="preprocessor">#define SMC_CLR_VLLSCTRL(base, value) (SMC_WR_VLLSCTRL(base, SMC_RD_VLLSCTRL(base) &amp; ~(value)))</span></div><div class="line"><a name="l54893"></a><span class="lineno">54893</span>&#160;<span class="preprocessor">#define SMC_TOG_VLLSCTRL(base, value) (SMC_WR_VLLSCTRL(base, SMC_RD_VLLSCTRL(base) ^  (value)))</span></div><div class="line"><a name="l54894"></a><span class="lineno">54894</span>&#160;</div><div class="line"><a name="l54896"></a><span class="lineno">54896</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l54897"></a><span class="lineno">54897</span>&#160;<span class="comment"> * Constants &amp; macros for individual SMC_VLLSCTRL bitfields</span></div><div class="line"><a name="l54898"></a><span class="lineno">54898</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l54899"></a><span class="lineno">54899</span>&#160;</div><div class="line"><a name="l54917"></a><span class="lineno">54917</span>&#160;<span class="preprocessor">#define SMC_RD_VLLSCTRL_VLLSM(base) ((SMC_VLLSCTRL_REG(base) &amp; SMC_VLLSCTRL_VLLSM_MASK) &gt;&gt; SMC_VLLSCTRL_VLLSM_SHIFT)</span></div><div class="line"><a name="l54918"></a><span class="lineno">54918</span>&#160;<span class="preprocessor">#define SMC_BRD_VLLSCTRL_VLLSM(base) (SMC_RD_VLLSCTRL_VLLSM(base))</span></div><div class="line"><a name="l54919"></a><span class="lineno">54919</span>&#160;</div><div class="line"><a name="l54921"></a><span class="lineno">54921</span>&#160;<span class="preprocessor">#define SMC_WR_VLLSCTRL_VLLSM(base, value) (SMC_RMW_VLLSCTRL(base, SMC_VLLSCTRL_VLLSM_MASK, SMC_VLLSCTRL_VLLSM(value)))</span></div><div class="line"><a name="l54922"></a><span class="lineno">54922</span>&#160;<span class="preprocessor">#define SMC_BWR_VLLSCTRL_VLLSM(base, value) (SMC_WR_VLLSCTRL_VLLSM(base, value))</span></div><div class="line"><a name="l54923"></a><span class="lineno">54923</span>&#160;</div><div class="line"><a name="l54937"></a><span class="lineno">54937</span>&#160;<span class="preprocessor">#define SMC_RD_VLLSCTRL_PORPO(base) ((SMC_VLLSCTRL_REG(base) &amp; SMC_VLLSCTRL_PORPO_MASK) &gt;&gt; SMC_VLLSCTRL_PORPO_SHIFT)</span></div><div class="line"><a name="l54938"></a><span class="lineno">54938</span>&#160;<span class="preprocessor">#define SMC_BRD_VLLSCTRL_PORPO(base) (BITBAND_ACCESS8(&amp;SMC_VLLSCTRL_REG(base), SMC_VLLSCTRL_PORPO_SHIFT))</span></div><div class="line"><a name="l54939"></a><span class="lineno">54939</span>&#160;</div><div class="line"><a name="l54941"></a><span class="lineno">54941</span>&#160;<span class="preprocessor">#define SMC_WR_VLLSCTRL_PORPO(base, value) (SMC_RMW_VLLSCTRL(base, SMC_VLLSCTRL_PORPO_MASK, SMC_VLLSCTRL_PORPO(value)))</span></div><div class="line"><a name="l54942"></a><span class="lineno">54942</span>&#160;<span class="preprocessor">#define SMC_BWR_VLLSCTRL_PORPO(base, value) (BITBAND_ACCESS8(&amp;SMC_VLLSCTRL_REG(base), SMC_VLLSCTRL_PORPO_SHIFT) = (value))</span></div><div class="line"><a name="l54943"></a><span class="lineno">54943</span>&#160;</div><div class="line"><a name="l54963"></a><span class="lineno">54963</span>&#160;<span class="preprocessor">#define SMC_RD_PMSTAT(base)      (SMC_PMSTAT_REG(base))</span></div><div class="line"><a name="l54964"></a><span class="lineno">54964</span>&#160;</div><div class="line"><a name="l54966"></a><span class="lineno">54966</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l54967"></a><span class="lineno">54967</span>&#160;<span class="comment"> * Constants &amp; macros for individual SMC_PMSTAT bitfields</span></div><div class="line"><a name="l54968"></a><span class="lineno">54968</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l54969"></a><span class="lineno">54969</span>&#160;</div><div class="line"><a name="l54977"></a><span class="lineno">54977</span>&#160;<span class="preprocessor">#define SMC_RD_PMSTAT_PMSTAT(base) ((SMC_PMSTAT_REG(base) &amp; SMC_PMSTAT_PMSTAT_MASK) &gt;&gt; SMC_PMSTAT_PMSTAT_SHIFT)</span></div><div class="line"><a name="l54978"></a><span class="lineno">54978</span>&#160;<span class="preprocessor">#define SMC_BRD_PMSTAT_PMSTAT(base) (SMC_RD_PMSTAT_PMSTAT(base))</span></div><div class="line"><a name="l54979"></a><span class="lineno">54979</span>&#160;</div><div class="line"><a name="l54981"></a><span class="lineno">54981</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l54982"></a><span class="lineno">54982</span>&#160;<span class="comment"> * MK64F12 SPI</span></div><div class="line"><a name="l54983"></a><span class="lineno">54983</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l54984"></a><span class="lineno">54984</span>&#160;<span class="comment"> * Serial Peripheral Interface</span></div><div class="line"><a name="l54985"></a><span class="lineno">54985</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l54986"></a><span class="lineno">54986</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l54987"></a><span class="lineno">54987</span>&#160;<span class="comment"> * - SPI_MCR - Module Configuration Register</span></div><div class="line"><a name="l54988"></a><span class="lineno">54988</span>&#160;<span class="comment"> * - SPI_TCR - Transfer Count Register</span></div><div class="line"><a name="l54989"></a><span class="lineno">54989</span>&#160;<span class="comment"> * - SPI_CTAR - Clock and Transfer Attributes Register (In Master Mode)</span></div><div class="line"><a name="l54990"></a><span class="lineno">54990</span>&#160;<span class="comment"> * - SPI_CTAR_SLAVE - Clock and Transfer Attributes Register (In Slave Mode)</span></div><div class="line"><a name="l54991"></a><span class="lineno">54991</span>&#160;<span class="comment"> * - SPI_SR - Status Register</span></div><div class="line"><a name="l54992"></a><span class="lineno">54992</span>&#160;<span class="comment"> * - SPI_RSER - DMA/Interrupt Request Select and Enable Register</span></div><div class="line"><a name="l54993"></a><span class="lineno">54993</span>&#160;<span class="comment"> * - SPI_PUSHR - PUSH TX FIFO Register In Master Mode</span></div><div class="line"><a name="l54994"></a><span class="lineno">54994</span>&#160;<span class="comment"> * - SPI_PUSHR_SLAVE - PUSH TX FIFO Register In Slave Mode</span></div><div class="line"><a name="l54995"></a><span class="lineno">54995</span>&#160;<span class="comment"> * - SPI_POPR - POP RX FIFO Register</span></div><div class="line"><a name="l54996"></a><span class="lineno">54996</span>&#160;<span class="comment"> * - SPI_TXFR0 - Transmit FIFO Registers</span></div><div class="line"><a name="l54997"></a><span class="lineno">54997</span>&#160;<span class="comment"> * - SPI_TXFR1 - Transmit FIFO Registers</span></div><div class="line"><a name="l54998"></a><span class="lineno">54998</span>&#160;<span class="comment"> * - SPI_TXFR2 - Transmit FIFO Registers</span></div><div class="line"><a name="l54999"></a><span class="lineno">54999</span>&#160;<span class="comment"> * - SPI_TXFR3 - Transmit FIFO Registers</span></div><div class="line"><a name="l55000"></a><span class="lineno">55000</span>&#160;<span class="comment"> * - SPI_RXFR0 - Receive FIFO Registers</span></div><div class="line"><a name="l55001"></a><span class="lineno">55001</span>&#160;<span class="comment"> * - SPI_RXFR1 - Receive FIFO Registers</span></div><div class="line"><a name="l55002"></a><span class="lineno">55002</span>&#160;<span class="comment"> * - SPI_RXFR2 - Receive FIFO Registers</span></div><div class="line"><a name="l55003"></a><span class="lineno">55003</span>&#160;<span class="comment"> * - SPI_RXFR3 - Receive FIFO Registers</span></div><div class="line"><a name="l55004"></a><span class="lineno">55004</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l55005"></a><span class="lineno">55005</span>&#160;</div><div class="line"><a name="l55006"></a><span class="lineno">55006</span>&#160;<span class="preprocessor">#define SPI_INSTANCE_COUNT (3U) </span></div><div class="line"><a name="l55007"></a><span class="lineno">55007</span>&#160;<span class="preprocessor">#define SPI0_IDX (0U) </span></div><div class="line"><a name="l55008"></a><span class="lineno">55008</span>&#160;<span class="preprocessor">#define SPI1_IDX (1U) </span></div><div class="line"><a name="l55009"></a><span class="lineno">55009</span>&#160;<span class="preprocessor">#define SPI2_IDX (2U) </span></div><div class="line"><a name="l55029"></a><span class="lineno">55029</span>&#160;<span class="preprocessor">#define SPI_RD_MCR(base)         (SPI_MCR_REG(base))</span></div><div class="line"><a name="l55030"></a><span class="lineno">55030</span>&#160;<span class="preprocessor">#define SPI_WR_MCR(base, value)  (SPI_MCR_REG(base) = (value))</span></div><div class="line"><a name="l55031"></a><span class="lineno">55031</span>&#160;<span class="preprocessor">#define SPI_RMW_MCR(base, mask, value) (SPI_WR_MCR(base, (SPI_RD_MCR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l55032"></a><span class="lineno">55032</span>&#160;<span class="preprocessor">#define SPI_SET_MCR(base, value) (SPI_WR_MCR(base, SPI_RD_MCR(base) |  (value)))</span></div><div class="line"><a name="l55033"></a><span class="lineno">55033</span>&#160;<span class="preprocessor">#define SPI_CLR_MCR(base, value) (SPI_WR_MCR(base, SPI_RD_MCR(base) &amp; ~(value)))</span></div><div class="line"><a name="l55034"></a><span class="lineno">55034</span>&#160;<span class="preprocessor">#define SPI_TOG_MCR(base, value) (SPI_WR_MCR(base, SPI_RD_MCR(base) ^  (value)))</span></div><div class="line"><a name="l55035"></a><span class="lineno">55035</span>&#160;</div><div class="line"><a name="l55037"></a><span class="lineno">55037</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l55038"></a><span class="lineno">55038</span>&#160;<span class="comment"> * Constants &amp; macros for individual SPI_MCR bitfields</span></div><div class="line"><a name="l55039"></a><span class="lineno">55039</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l55040"></a><span class="lineno">55040</span>&#160;</div><div class="line"><a name="l55053"></a><span class="lineno">55053</span>&#160;<span class="preprocessor">#define SPI_RD_MCR_HALT(base) ((SPI_MCR_REG(base) &amp; SPI_MCR_HALT_MASK) &gt;&gt; SPI_MCR_HALT_SHIFT)</span></div><div class="line"><a name="l55054"></a><span class="lineno">55054</span>&#160;<span class="preprocessor">#define SPI_BRD_MCR_HALT(base) (BITBAND_ACCESS32(&amp;SPI_MCR_REG(base), SPI_MCR_HALT_SHIFT))</span></div><div class="line"><a name="l55055"></a><span class="lineno">55055</span>&#160;</div><div class="line"><a name="l55057"></a><span class="lineno">55057</span>&#160;<span class="preprocessor">#define SPI_WR_MCR_HALT(base, value) (SPI_RMW_MCR(base, SPI_MCR_HALT_MASK, SPI_MCR_HALT(value)))</span></div><div class="line"><a name="l55058"></a><span class="lineno">55058</span>&#160;<span class="preprocessor">#define SPI_BWR_MCR_HALT(base, value) (BITBAND_ACCESS32(&amp;SPI_MCR_REG(base), SPI_MCR_HALT_SHIFT) = (value))</span></div><div class="line"><a name="l55059"></a><span class="lineno">55059</span>&#160;</div><div class="line"><a name="l55075"></a><span class="lineno">55075</span>&#160;<span class="preprocessor">#define SPI_RD_MCR_SMPL_PT(base) ((SPI_MCR_REG(base) &amp; SPI_MCR_SMPL_PT_MASK) &gt;&gt; SPI_MCR_SMPL_PT_SHIFT)</span></div><div class="line"><a name="l55076"></a><span class="lineno">55076</span>&#160;<span class="preprocessor">#define SPI_BRD_MCR_SMPL_PT(base) (SPI_RD_MCR_SMPL_PT(base))</span></div><div class="line"><a name="l55077"></a><span class="lineno">55077</span>&#160;</div><div class="line"><a name="l55079"></a><span class="lineno">55079</span>&#160;<span class="preprocessor">#define SPI_WR_MCR_SMPL_PT(base, value) (SPI_RMW_MCR(base, SPI_MCR_SMPL_PT_MASK, SPI_MCR_SMPL_PT(value)))</span></div><div class="line"><a name="l55080"></a><span class="lineno">55080</span>&#160;<span class="preprocessor">#define SPI_BWR_MCR_SMPL_PT(base, value) (SPI_WR_MCR_SMPL_PT(base, value))</span></div><div class="line"><a name="l55081"></a><span class="lineno">55081</span>&#160;</div><div class="line"><a name="l55095"></a><span class="lineno">55095</span>&#160;<span class="preprocessor">#define SPI_WR_MCR_CLR_RXF(base, value) (SPI_RMW_MCR(base, SPI_MCR_CLR_RXF_MASK, SPI_MCR_CLR_RXF(value)))</span></div><div class="line"><a name="l55096"></a><span class="lineno">55096</span>&#160;<span class="preprocessor">#define SPI_BWR_MCR_CLR_RXF(base, value) (BITBAND_ACCESS32(&amp;SPI_MCR_REG(base), SPI_MCR_CLR_RXF_SHIFT) = (value))</span></div><div class="line"><a name="l55097"></a><span class="lineno">55097</span>&#160;</div><div class="line"><a name="l55111"></a><span class="lineno">55111</span>&#160;<span class="preprocessor">#define SPI_WR_MCR_CLR_TXF(base, value) (SPI_RMW_MCR(base, SPI_MCR_CLR_TXF_MASK, SPI_MCR_CLR_TXF(value)))</span></div><div class="line"><a name="l55112"></a><span class="lineno">55112</span>&#160;<span class="preprocessor">#define SPI_BWR_MCR_CLR_TXF(base, value) (BITBAND_ACCESS32(&amp;SPI_MCR_REG(base), SPI_MCR_CLR_TXF_SHIFT) = (value))</span></div><div class="line"><a name="l55113"></a><span class="lineno">55113</span>&#160;</div><div class="line"><a name="l55128"></a><span class="lineno">55128</span>&#160;<span class="preprocessor">#define SPI_RD_MCR_DIS_RXF(base) ((SPI_MCR_REG(base) &amp; SPI_MCR_DIS_RXF_MASK) &gt;&gt; SPI_MCR_DIS_RXF_SHIFT)</span></div><div class="line"><a name="l55129"></a><span class="lineno">55129</span>&#160;<span class="preprocessor">#define SPI_BRD_MCR_DIS_RXF(base) (BITBAND_ACCESS32(&amp;SPI_MCR_REG(base), SPI_MCR_DIS_RXF_SHIFT))</span></div><div class="line"><a name="l55130"></a><span class="lineno">55130</span>&#160;</div><div class="line"><a name="l55132"></a><span class="lineno">55132</span>&#160;<span class="preprocessor">#define SPI_WR_MCR_DIS_RXF(base, value) (SPI_RMW_MCR(base, SPI_MCR_DIS_RXF_MASK, SPI_MCR_DIS_RXF(value)))</span></div><div class="line"><a name="l55133"></a><span class="lineno">55133</span>&#160;<span class="preprocessor">#define SPI_BWR_MCR_DIS_RXF(base, value) (BITBAND_ACCESS32(&amp;SPI_MCR_REG(base), SPI_MCR_DIS_RXF_SHIFT) = (value))</span></div><div class="line"><a name="l55134"></a><span class="lineno">55134</span>&#160;</div><div class="line"><a name="l55149"></a><span class="lineno">55149</span>&#160;<span class="preprocessor">#define SPI_RD_MCR_DIS_TXF(base) ((SPI_MCR_REG(base) &amp; SPI_MCR_DIS_TXF_MASK) &gt;&gt; SPI_MCR_DIS_TXF_SHIFT)</span></div><div class="line"><a name="l55150"></a><span class="lineno">55150</span>&#160;<span class="preprocessor">#define SPI_BRD_MCR_DIS_TXF(base) (BITBAND_ACCESS32(&amp;SPI_MCR_REG(base), SPI_MCR_DIS_TXF_SHIFT))</span></div><div class="line"><a name="l55151"></a><span class="lineno">55151</span>&#160;</div><div class="line"><a name="l55153"></a><span class="lineno">55153</span>&#160;<span class="preprocessor">#define SPI_WR_MCR_DIS_TXF(base, value) (SPI_RMW_MCR(base, SPI_MCR_DIS_TXF_MASK, SPI_MCR_DIS_TXF(value)))</span></div><div class="line"><a name="l55154"></a><span class="lineno">55154</span>&#160;<span class="preprocessor">#define SPI_BWR_MCR_DIS_TXF(base, value) (BITBAND_ACCESS32(&amp;SPI_MCR_REG(base), SPI_MCR_DIS_TXF_SHIFT) = (value))</span></div><div class="line"><a name="l55155"></a><span class="lineno">55155</span>&#160;</div><div class="line"><a name="l55172"></a><span class="lineno">55172</span>&#160;<span class="preprocessor">#define SPI_RD_MCR_MDIS(base) ((SPI_MCR_REG(base) &amp; SPI_MCR_MDIS_MASK) &gt;&gt; SPI_MCR_MDIS_SHIFT)</span></div><div class="line"><a name="l55173"></a><span class="lineno">55173</span>&#160;<span class="preprocessor">#define SPI_BRD_MCR_MDIS(base) (BITBAND_ACCESS32(&amp;SPI_MCR_REG(base), SPI_MCR_MDIS_SHIFT))</span></div><div class="line"><a name="l55174"></a><span class="lineno">55174</span>&#160;</div><div class="line"><a name="l55176"></a><span class="lineno">55176</span>&#160;<span class="preprocessor">#define SPI_WR_MCR_MDIS(base, value) (SPI_RMW_MCR(base, SPI_MCR_MDIS_MASK, SPI_MCR_MDIS(value)))</span></div><div class="line"><a name="l55177"></a><span class="lineno">55177</span>&#160;<span class="preprocessor">#define SPI_BWR_MCR_MDIS(base, value) (BITBAND_ACCESS32(&amp;SPI_MCR_REG(base), SPI_MCR_MDIS_SHIFT) = (value))</span></div><div class="line"><a name="l55178"></a><span class="lineno">55178</span>&#160;</div><div class="line"><a name="l55192"></a><span class="lineno">55192</span>&#160;<span class="preprocessor">#define SPI_RD_MCR_DOZE(base) ((SPI_MCR_REG(base) &amp; SPI_MCR_DOZE_MASK) &gt;&gt; SPI_MCR_DOZE_SHIFT)</span></div><div class="line"><a name="l55193"></a><span class="lineno">55193</span>&#160;<span class="preprocessor">#define SPI_BRD_MCR_DOZE(base) (BITBAND_ACCESS32(&amp;SPI_MCR_REG(base), SPI_MCR_DOZE_SHIFT))</span></div><div class="line"><a name="l55194"></a><span class="lineno">55194</span>&#160;</div><div class="line"><a name="l55196"></a><span class="lineno">55196</span>&#160;<span class="preprocessor">#define SPI_WR_MCR_DOZE(base, value) (SPI_RMW_MCR(base, SPI_MCR_DOZE_MASK, SPI_MCR_DOZE(value)))</span></div><div class="line"><a name="l55197"></a><span class="lineno">55197</span>&#160;<span class="preprocessor">#define SPI_BWR_MCR_DOZE(base, value) (BITBAND_ACCESS32(&amp;SPI_MCR_REG(base), SPI_MCR_DOZE_SHIFT) = (value))</span></div><div class="line"><a name="l55198"></a><span class="lineno">55198</span>&#160;</div><div class="line"><a name="l55211"></a><span class="lineno">55211</span>&#160;<span class="preprocessor">#define SPI_RD_MCR_PCSIS(base) ((SPI_MCR_REG(base) &amp; SPI_MCR_PCSIS_MASK) &gt;&gt; SPI_MCR_PCSIS_SHIFT)</span></div><div class="line"><a name="l55212"></a><span class="lineno">55212</span>&#160;<span class="preprocessor">#define SPI_BRD_MCR_PCSIS(base) (SPI_RD_MCR_PCSIS(base))</span></div><div class="line"><a name="l55213"></a><span class="lineno">55213</span>&#160;</div><div class="line"><a name="l55215"></a><span class="lineno">55215</span>&#160;<span class="preprocessor">#define SPI_WR_MCR_PCSIS(base, value) (SPI_RMW_MCR(base, SPI_MCR_PCSIS_MASK, SPI_MCR_PCSIS(value)))</span></div><div class="line"><a name="l55216"></a><span class="lineno">55216</span>&#160;<span class="preprocessor">#define SPI_BWR_MCR_PCSIS(base, value) (SPI_WR_MCR_PCSIS(base, value))</span></div><div class="line"><a name="l55217"></a><span class="lineno">55217</span>&#160;</div><div class="line"><a name="l55233"></a><span class="lineno">55233</span>&#160;<span class="preprocessor">#define SPI_RD_MCR_ROOE(base) ((SPI_MCR_REG(base) &amp; SPI_MCR_ROOE_MASK) &gt;&gt; SPI_MCR_ROOE_SHIFT)</span></div><div class="line"><a name="l55234"></a><span class="lineno">55234</span>&#160;<span class="preprocessor">#define SPI_BRD_MCR_ROOE(base) (BITBAND_ACCESS32(&amp;SPI_MCR_REG(base), SPI_MCR_ROOE_SHIFT))</span></div><div class="line"><a name="l55235"></a><span class="lineno">55235</span>&#160;</div><div class="line"><a name="l55237"></a><span class="lineno">55237</span>&#160;<span class="preprocessor">#define SPI_WR_MCR_ROOE(base, value) (SPI_RMW_MCR(base, SPI_MCR_ROOE_MASK, SPI_MCR_ROOE(value)))</span></div><div class="line"><a name="l55238"></a><span class="lineno">55238</span>&#160;<span class="preprocessor">#define SPI_BWR_MCR_ROOE(base, value) (BITBAND_ACCESS32(&amp;SPI_MCR_REG(base), SPI_MCR_ROOE_SHIFT) = (value))</span></div><div class="line"><a name="l55239"></a><span class="lineno">55239</span>&#160;</div><div class="line"><a name="l55252"></a><span class="lineno">55252</span>&#160;<span class="preprocessor">#define SPI_RD_MCR_PCSSE(base) ((SPI_MCR_REG(base) &amp; SPI_MCR_PCSSE_MASK) &gt;&gt; SPI_MCR_PCSSE_SHIFT)</span></div><div class="line"><a name="l55253"></a><span class="lineno">55253</span>&#160;<span class="preprocessor">#define SPI_BRD_MCR_PCSSE(base) (BITBAND_ACCESS32(&amp;SPI_MCR_REG(base), SPI_MCR_PCSSE_SHIFT))</span></div><div class="line"><a name="l55254"></a><span class="lineno">55254</span>&#160;</div><div class="line"><a name="l55256"></a><span class="lineno">55256</span>&#160;<span class="preprocessor">#define SPI_WR_MCR_PCSSE(base, value) (SPI_RMW_MCR(base, SPI_MCR_PCSSE_MASK, SPI_MCR_PCSSE(value)))</span></div><div class="line"><a name="l55257"></a><span class="lineno">55257</span>&#160;<span class="preprocessor">#define SPI_BWR_MCR_PCSSE(base, value) (BITBAND_ACCESS32(&amp;SPI_MCR_REG(base), SPI_MCR_PCSSE_SHIFT) = (value))</span></div><div class="line"><a name="l55258"></a><span class="lineno">55258</span>&#160;</div><div class="line"><a name="l55271"></a><span class="lineno">55271</span>&#160;<span class="preprocessor">#define SPI_RD_MCR_MTFE(base) ((SPI_MCR_REG(base) &amp; SPI_MCR_MTFE_MASK) &gt;&gt; SPI_MCR_MTFE_SHIFT)</span></div><div class="line"><a name="l55272"></a><span class="lineno">55272</span>&#160;<span class="preprocessor">#define SPI_BRD_MCR_MTFE(base) (BITBAND_ACCESS32(&amp;SPI_MCR_REG(base), SPI_MCR_MTFE_SHIFT))</span></div><div class="line"><a name="l55273"></a><span class="lineno">55273</span>&#160;</div><div class="line"><a name="l55275"></a><span class="lineno">55275</span>&#160;<span class="preprocessor">#define SPI_WR_MCR_MTFE(base, value) (SPI_RMW_MCR(base, SPI_MCR_MTFE_MASK, SPI_MCR_MTFE(value)))</span></div><div class="line"><a name="l55276"></a><span class="lineno">55276</span>&#160;<span class="preprocessor">#define SPI_BWR_MCR_MTFE(base, value) (BITBAND_ACCESS32(&amp;SPI_MCR_REG(base), SPI_MCR_MTFE_SHIFT) = (value))</span></div><div class="line"><a name="l55277"></a><span class="lineno">55277</span>&#160;</div><div class="line"><a name="l55291"></a><span class="lineno">55291</span>&#160;<span class="preprocessor">#define SPI_RD_MCR_FRZ(base) ((SPI_MCR_REG(base) &amp; SPI_MCR_FRZ_MASK) &gt;&gt; SPI_MCR_FRZ_SHIFT)</span></div><div class="line"><a name="l55292"></a><span class="lineno">55292</span>&#160;<span class="preprocessor">#define SPI_BRD_MCR_FRZ(base) (BITBAND_ACCESS32(&amp;SPI_MCR_REG(base), SPI_MCR_FRZ_SHIFT))</span></div><div class="line"><a name="l55293"></a><span class="lineno">55293</span>&#160;</div><div class="line"><a name="l55295"></a><span class="lineno">55295</span>&#160;<span class="preprocessor">#define SPI_WR_MCR_FRZ(base, value) (SPI_RMW_MCR(base, SPI_MCR_FRZ_MASK, SPI_MCR_FRZ(value)))</span></div><div class="line"><a name="l55296"></a><span class="lineno">55296</span>&#160;<span class="preprocessor">#define SPI_BWR_MCR_FRZ(base, value) (BITBAND_ACCESS32(&amp;SPI_MCR_REG(base), SPI_MCR_FRZ_SHIFT) = (value))</span></div><div class="line"><a name="l55297"></a><span class="lineno">55297</span>&#160;</div><div class="line"><a name="l55312"></a><span class="lineno">55312</span>&#160;<span class="preprocessor">#define SPI_RD_MCR_DCONF(base) ((SPI_MCR_REG(base) &amp; SPI_MCR_DCONF_MASK) &gt;&gt; SPI_MCR_DCONF_SHIFT)</span></div><div class="line"><a name="l55313"></a><span class="lineno">55313</span>&#160;<span class="preprocessor">#define SPI_BRD_MCR_DCONF(base) (SPI_RD_MCR_DCONF(base))</span></div><div class="line"><a name="l55314"></a><span class="lineno">55314</span>&#160;</div><div class="line"><a name="l55327"></a><span class="lineno">55327</span>&#160;<span class="preprocessor">#define SPI_RD_MCR_CONT_SCKE(base) ((SPI_MCR_REG(base) &amp; SPI_MCR_CONT_SCKE_MASK) &gt;&gt; SPI_MCR_CONT_SCKE_SHIFT)</span></div><div class="line"><a name="l55328"></a><span class="lineno">55328</span>&#160;<span class="preprocessor">#define SPI_BRD_MCR_CONT_SCKE(base) (BITBAND_ACCESS32(&amp;SPI_MCR_REG(base), SPI_MCR_CONT_SCKE_SHIFT))</span></div><div class="line"><a name="l55329"></a><span class="lineno">55329</span>&#160;</div><div class="line"><a name="l55331"></a><span class="lineno">55331</span>&#160;<span class="preprocessor">#define SPI_WR_MCR_CONT_SCKE(base, value) (SPI_RMW_MCR(base, SPI_MCR_CONT_SCKE_MASK, SPI_MCR_CONT_SCKE(value)))</span></div><div class="line"><a name="l55332"></a><span class="lineno">55332</span>&#160;<span class="preprocessor">#define SPI_BWR_MCR_CONT_SCKE(base, value) (BITBAND_ACCESS32(&amp;SPI_MCR_REG(base), SPI_MCR_CONT_SCKE_SHIFT) = (value))</span></div><div class="line"><a name="l55333"></a><span class="lineno">55333</span>&#160;</div><div class="line"><a name="l55347"></a><span class="lineno">55347</span>&#160;<span class="preprocessor">#define SPI_RD_MCR_MSTR(base) ((SPI_MCR_REG(base) &amp; SPI_MCR_MSTR_MASK) &gt;&gt; SPI_MCR_MSTR_SHIFT)</span></div><div class="line"><a name="l55348"></a><span class="lineno">55348</span>&#160;<span class="preprocessor">#define SPI_BRD_MCR_MSTR(base) (BITBAND_ACCESS32(&amp;SPI_MCR_REG(base), SPI_MCR_MSTR_SHIFT))</span></div><div class="line"><a name="l55349"></a><span class="lineno">55349</span>&#160;</div><div class="line"><a name="l55351"></a><span class="lineno">55351</span>&#160;<span class="preprocessor">#define SPI_WR_MCR_MSTR(base, value) (SPI_RMW_MCR(base, SPI_MCR_MSTR_MASK, SPI_MCR_MSTR(value)))</span></div><div class="line"><a name="l55352"></a><span class="lineno">55352</span>&#160;<span class="preprocessor">#define SPI_BWR_MCR_MSTR(base, value) (BITBAND_ACCESS32(&amp;SPI_MCR_REG(base), SPI_MCR_MSTR_SHIFT) = (value))</span></div><div class="line"><a name="l55353"></a><span class="lineno">55353</span>&#160;</div><div class="line"><a name="l55372"></a><span class="lineno">55372</span>&#160;<span class="preprocessor">#define SPI_RD_TCR(base)         (SPI_TCR_REG(base))</span></div><div class="line"><a name="l55373"></a><span class="lineno">55373</span>&#160;<span class="preprocessor">#define SPI_WR_TCR(base, value)  (SPI_TCR_REG(base) = (value))</span></div><div class="line"><a name="l55374"></a><span class="lineno">55374</span>&#160;<span class="preprocessor">#define SPI_RMW_TCR(base, mask, value) (SPI_WR_TCR(base, (SPI_RD_TCR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l55375"></a><span class="lineno">55375</span>&#160;<span class="preprocessor">#define SPI_SET_TCR(base, value) (SPI_WR_TCR(base, SPI_RD_TCR(base) |  (value)))</span></div><div class="line"><a name="l55376"></a><span class="lineno">55376</span>&#160;<span class="preprocessor">#define SPI_CLR_TCR(base, value) (SPI_WR_TCR(base, SPI_RD_TCR(base) &amp; ~(value)))</span></div><div class="line"><a name="l55377"></a><span class="lineno">55377</span>&#160;<span class="preprocessor">#define SPI_TOG_TCR(base, value) (SPI_WR_TCR(base, SPI_RD_TCR(base) ^  (value)))</span></div><div class="line"><a name="l55378"></a><span class="lineno">55378</span>&#160;</div><div class="line"><a name="l55380"></a><span class="lineno">55380</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l55381"></a><span class="lineno">55381</span>&#160;<span class="comment"> * Constants &amp; macros for individual SPI_TCR bitfields</span></div><div class="line"><a name="l55382"></a><span class="lineno">55382</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l55383"></a><span class="lineno">55383</span>&#160;</div><div class="line"><a name="l55396"></a><span class="lineno">55396</span>&#160;<span class="preprocessor">#define SPI_RD_TCR_SPI_TCNT(base) ((SPI_TCR_REG(base) &amp; SPI_TCR_SPI_TCNT_MASK) &gt;&gt; SPI_TCR_SPI_TCNT_SHIFT)</span></div><div class="line"><a name="l55397"></a><span class="lineno">55397</span>&#160;<span class="preprocessor">#define SPI_BRD_TCR_SPI_TCNT(base) (SPI_RD_TCR_SPI_TCNT(base))</span></div><div class="line"><a name="l55398"></a><span class="lineno">55398</span>&#160;</div><div class="line"><a name="l55400"></a><span class="lineno">55400</span>&#160;<span class="preprocessor">#define SPI_WR_TCR_SPI_TCNT(base, value) (SPI_RMW_TCR(base, SPI_TCR_SPI_TCNT_MASK, SPI_TCR_SPI_TCNT(value)))</span></div><div class="line"><a name="l55401"></a><span class="lineno">55401</span>&#160;<span class="preprocessor">#define SPI_BWR_TCR_SPI_TCNT(base, value) (SPI_WR_TCR_SPI_TCNT(base, value))</span></div><div class="line"><a name="l55402"></a><span class="lineno">55402</span>&#160;</div><div class="line"><a name="l55419"></a><span class="lineno">55419</span>&#160;<span class="preprocessor">#define SPI_RD_CTAR_SLAVE(base, index) (SPI_CTAR_SLAVE_REG(base, index))</span></div><div class="line"><a name="l55420"></a><span class="lineno">55420</span>&#160;<span class="preprocessor">#define SPI_WR_CTAR_SLAVE(base, index, value) (SPI_CTAR_SLAVE_REG(base, index) = (value))</span></div><div class="line"><a name="l55421"></a><span class="lineno">55421</span>&#160;<span class="preprocessor">#define SPI_RMW_CTAR_SLAVE(base, index, mask, value) (SPI_WR_CTAR_SLAVE(base, index, (SPI_RD_CTAR_SLAVE(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l55422"></a><span class="lineno">55422</span>&#160;<span class="preprocessor">#define SPI_SET_CTAR_SLAVE(base, index, value) (SPI_WR_CTAR_SLAVE(base, index, SPI_RD_CTAR_SLAVE(base, index) |  (value)))</span></div><div class="line"><a name="l55423"></a><span class="lineno">55423</span>&#160;<span class="preprocessor">#define SPI_CLR_CTAR_SLAVE(base, index, value) (SPI_WR_CTAR_SLAVE(base, index, SPI_RD_CTAR_SLAVE(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l55424"></a><span class="lineno">55424</span>&#160;<span class="preprocessor">#define SPI_TOG_CTAR_SLAVE(base, index, value) (SPI_WR_CTAR_SLAVE(base, index, SPI_RD_CTAR_SLAVE(base, index) ^  (value)))</span></div><div class="line"><a name="l55425"></a><span class="lineno">55425</span>&#160;</div><div class="line"><a name="l55427"></a><span class="lineno">55427</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l55428"></a><span class="lineno">55428</span>&#160;<span class="comment"> * Constants &amp; macros for individual SPI_CTAR_SLAVE bitfields</span></div><div class="line"><a name="l55429"></a><span class="lineno">55429</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l55430"></a><span class="lineno">55430</span>&#160;</div><div class="line"><a name="l55448"></a><span class="lineno">55448</span>&#160;<span class="preprocessor">#define SPI_RD_CTAR_SLAVE_CPHA(base, index) ((SPI_CTAR_SLAVE_REG(base, index) &amp; SPI_CTAR_SLAVE_CPHA_MASK) &gt;&gt; SPI_CTAR_SLAVE_CPHA_SHIFT)</span></div><div class="line"><a name="l55449"></a><span class="lineno">55449</span>&#160;<span class="preprocessor">#define SPI_BRD_CTAR_SLAVE_CPHA(base, index) (BITBAND_ACCESS32(&amp;SPI_CTAR_SLAVE_REG(base, index), SPI_CTAR_SLAVE_CPHA_SHIFT))</span></div><div class="line"><a name="l55450"></a><span class="lineno">55450</span>&#160;</div><div class="line"><a name="l55452"></a><span class="lineno">55452</span>&#160;<span class="preprocessor">#define SPI_WR_CTAR_SLAVE_CPHA(base, index, value) (SPI_RMW_CTAR_SLAVE(base, index, SPI_CTAR_SLAVE_CPHA_MASK, SPI_CTAR_SLAVE_CPHA(value)))</span></div><div class="line"><a name="l55453"></a><span class="lineno">55453</span>&#160;<span class="preprocessor">#define SPI_BWR_CTAR_SLAVE_CPHA(base, index, value) (BITBAND_ACCESS32(&amp;SPI_CTAR_SLAVE_REG(base, index), SPI_CTAR_SLAVE_CPHA_SHIFT) = (value))</span></div><div class="line"><a name="l55454"></a><span class="lineno">55454</span>&#160;</div><div class="line"><a name="l55469"></a><span class="lineno">55469</span>&#160;<span class="preprocessor">#define SPI_RD_CTAR_SLAVE_CPOL(base, index) ((SPI_CTAR_SLAVE_REG(base, index) &amp; SPI_CTAR_SLAVE_CPOL_MASK) &gt;&gt; SPI_CTAR_SLAVE_CPOL_SHIFT)</span></div><div class="line"><a name="l55470"></a><span class="lineno">55470</span>&#160;<span class="preprocessor">#define SPI_BRD_CTAR_SLAVE_CPOL(base, index) (BITBAND_ACCESS32(&amp;SPI_CTAR_SLAVE_REG(base, index), SPI_CTAR_SLAVE_CPOL_SHIFT))</span></div><div class="line"><a name="l55471"></a><span class="lineno">55471</span>&#160;</div><div class="line"><a name="l55473"></a><span class="lineno">55473</span>&#160;<span class="preprocessor">#define SPI_WR_CTAR_SLAVE_CPOL(base, index, value) (SPI_RMW_CTAR_SLAVE(base, index, SPI_CTAR_SLAVE_CPOL_MASK, SPI_CTAR_SLAVE_CPOL(value)))</span></div><div class="line"><a name="l55474"></a><span class="lineno">55474</span>&#160;<span class="preprocessor">#define SPI_BWR_CTAR_SLAVE_CPOL(base, index, value) (BITBAND_ACCESS32(&amp;SPI_CTAR_SLAVE_REG(base, index), SPI_CTAR_SLAVE_CPOL_SHIFT) = (value))</span></div><div class="line"><a name="l55475"></a><span class="lineno">55475</span>&#160;</div><div class="line"><a name="l55485"></a><span class="lineno">55485</span>&#160;<span class="preprocessor">#define SPI_RD_CTAR_SLAVE_FMSZ(base, index) ((SPI_CTAR_SLAVE_REG(base, index) &amp; SPI_CTAR_SLAVE_FMSZ_MASK) &gt;&gt; SPI_CTAR_SLAVE_FMSZ_SHIFT)</span></div><div class="line"><a name="l55486"></a><span class="lineno">55486</span>&#160;<span class="preprocessor">#define SPI_BRD_CTAR_SLAVE_FMSZ(base, index) (SPI_RD_CTAR_SLAVE_FMSZ(base, index))</span></div><div class="line"><a name="l55487"></a><span class="lineno">55487</span>&#160;</div><div class="line"><a name="l55489"></a><span class="lineno">55489</span>&#160;<span class="preprocessor">#define SPI_WR_CTAR_SLAVE_FMSZ(base, index, value) (SPI_RMW_CTAR_SLAVE(base, index, SPI_CTAR_SLAVE_FMSZ_MASK, SPI_CTAR_SLAVE_FMSZ(value)))</span></div><div class="line"><a name="l55490"></a><span class="lineno">55490</span>&#160;<span class="preprocessor">#define SPI_BWR_CTAR_SLAVE_FMSZ(base, index, value) (SPI_WR_CTAR_SLAVE_FMSZ(base, index, value))</span></div><div class="line"><a name="l55491"></a><span class="lineno">55491</span>&#160;</div><div class="line"><a name="l55516"></a><span class="lineno">55516</span>&#160;<span class="preprocessor">#define SPI_RD_CTAR(base, index) (SPI_CTAR_REG(base, index))</span></div><div class="line"><a name="l55517"></a><span class="lineno">55517</span>&#160;<span class="preprocessor">#define SPI_WR_CTAR(base, index, value) (SPI_CTAR_REG(base, index) = (value))</span></div><div class="line"><a name="l55518"></a><span class="lineno">55518</span>&#160;<span class="preprocessor">#define SPI_RMW_CTAR(base, index, mask, value) (SPI_WR_CTAR(base, index, (SPI_RD_CTAR(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l55519"></a><span class="lineno">55519</span>&#160;<span class="preprocessor">#define SPI_SET_CTAR(base, index, value) (SPI_WR_CTAR(base, index, SPI_RD_CTAR(base, index) |  (value)))</span></div><div class="line"><a name="l55520"></a><span class="lineno">55520</span>&#160;<span class="preprocessor">#define SPI_CLR_CTAR(base, index, value) (SPI_WR_CTAR(base, index, SPI_RD_CTAR(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l55521"></a><span class="lineno">55521</span>&#160;<span class="preprocessor">#define SPI_TOG_CTAR(base, index, value) (SPI_WR_CTAR(base, index, SPI_RD_CTAR(base, index) ^  (value)))</span></div><div class="line"><a name="l55522"></a><span class="lineno">55522</span>&#160;</div><div class="line"><a name="l55524"></a><span class="lineno">55524</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l55525"></a><span class="lineno">55525</span>&#160;<span class="comment"> * Constants &amp; macros for individual SPI_CTAR bitfields</span></div><div class="line"><a name="l55526"></a><span class="lineno">55526</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l55527"></a><span class="lineno">55527</span>&#160;</div><div class="line"><a name="l55541"></a><span class="lineno">55541</span>&#160;<span class="preprocessor">#define SPI_RD_CTAR_BR(base, index) ((SPI_CTAR_REG(base, index) &amp; SPI_CTAR_BR_MASK) &gt;&gt; SPI_CTAR_BR_SHIFT)</span></div><div class="line"><a name="l55542"></a><span class="lineno">55542</span>&#160;<span class="preprocessor">#define SPI_BRD_CTAR_BR(base, index) (SPI_RD_CTAR_BR(base, index))</span></div><div class="line"><a name="l55543"></a><span class="lineno">55543</span>&#160;</div><div class="line"><a name="l55545"></a><span class="lineno">55545</span>&#160;<span class="preprocessor">#define SPI_WR_CTAR_BR(base, index, value) (SPI_RMW_CTAR(base, index, SPI_CTAR_BR_MASK, SPI_CTAR_BR(value)))</span></div><div class="line"><a name="l55546"></a><span class="lineno">55546</span>&#160;<span class="preprocessor">#define SPI_BWR_CTAR_BR(base, index, value) (SPI_WR_CTAR_BR(base, index, value))</span></div><div class="line"><a name="l55547"></a><span class="lineno">55547</span>&#160;</div><div class="line"><a name="l55563"></a><span class="lineno">55563</span>&#160;<span class="preprocessor">#define SPI_RD_CTAR_DT(base, index) ((SPI_CTAR_REG(base, index) &amp; SPI_CTAR_DT_MASK) &gt;&gt; SPI_CTAR_DT_SHIFT)</span></div><div class="line"><a name="l55564"></a><span class="lineno">55564</span>&#160;<span class="preprocessor">#define SPI_BRD_CTAR_DT(base, index) (SPI_RD_CTAR_DT(base, index))</span></div><div class="line"><a name="l55565"></a><span class="lineno">55565</span>&#160;</div><div class="line"><a name="l55567"></a><span class="lineno">55567</span>&#160;<span class="preprocessor">#define SPI_WR_CTAR_DT(base, index, value) (SPI_RMW_CTAR(base, index, SPI_CTAR_DT_MASK, SPI_CTAR_DT(value)))</span></div><div class="line"><a name="l55568"></a><span class="lineno">55568</span>&#160;<span class="preprocessor">#define SPI_BWR_CTAR_DT(base, index, value) (SPI_WR_CTAR_DT(base, index, value))</span></div><div class="line"><a name="l55569"></a><span class="lineno">55569</span>&#160;</div><div class="line"><a name="l55583"></a><span class="lineno">55583</span>&#160;<span class="preprocessor">#define SPI_RD_CTAR_ASC(base, index) ((SPI_CTAR_REG(base, index) &amp; SPI_CTAR_ASC_MASK) &gt;&gt; SPI_CTAR_ASC_SHIFT)</span></div><div class="line"><a name="l55584"></a><span class="lineno">55584</span>&#160;<span class="preprocessor">#define SPI_BRD_CTAR_ASC(base, index) (SPI_RD_CTAR_ASC(base, index))</span></div><div class="line"><a name="l55585"></a><span class="lineno">55585</span>&#160;</div><div class="line"><a name="l55587"></a><span class="lineno">55587</span>&#160;<span class="preprocessor">#define SPI_WR_CTAR_ASC(base, index, value) (SPI_RMW_CTAR(base, index, SPI_CTAR_ASC_MASK, SPI_CTAR_ASC(value)))</span></div><div class="line"><a name="l55588"></a><span class="lineno">55588</span>&#160;<span class="preprocessor">#define SPI_BWR_CTAR_ASC(base, index, value) (SPI_WR_CTAR_ASC(base, index, value))</span></div><div class="line"><a name="l55589"></a><span class="lineno">55589</span>&#160;</div><div class="line"><a name="l55606"></a><span class="lineno">55606</span>&#160;<span class="preprocessor">#define SPI_RD_CTAR_CSSCK(base, index) ((SPI_CTAR_REG(base, index) &amp; SPI_CTAR_CSSCK_MASK) &gt;&gt; SPI_CTAR_CSSCK_SHIFT)</span></div><div class="line"><a name="l55607"></a><span class="lineno">55607</span>&#160;<span class="preprocessor">#define SPI_BRD_CTAR_CSSCK(base, index) (SPI_RD_CTAR_CSSCK(base, index))</span></div><div class="line"><a name="l55608"></a><span class="lineno">55608</span>&#160;</div><div class="line"><a name="l55610"></a><span class="lineno">55610</span>&#160;<span class="preprocessor">#define SPI_WR_CTAR_CSSCK(base, index, value) (SPI_RMW_CTAR(base, index, SPI_CTAR_CSSCK_MASK, SPI_CTAR_CSSCK(value)))</span></div><div class="line"><a name="l55611"></a><span class="lineno">55611</span>&#160;<span class="preprocessor">#define SPI_BWR_CTAR_CSSCK(base, index, value) (SPI_WR_CTAR_CSSCK(base, index, value))</span></div><div class="line"><a name="l55612"></a><span class="lineno">55612</span>&#160;</div><div class="line"><a name="l55630"></a><span class="lineno">55630</span>&#160;<span class="preprocessor">#define SPI_RD_CTAR_PBR(base, index) ((SPI_CTAR_REG(base, index) &amp; SPI_CTAR_PBR_MASK) &gt;&gt; SPI_CTAR_PBR_SHIFT)</span></div><div class="line"><a name="l55631"></a><span class="lineno">55631</span>&#160;<span class="preprocessor">#define SPI_BRD_CTAR_PBR(base, index) (SPI_RD_CTAR_PBR(base, index))</span></div><div class="line"><a name="l55632"></a><span class="lineno">55632</span>&#160;</div><div class="line"><a name="l55634"></a><span class="lineno">55634</span>&#160;<span class="preprocessor">#define SPI_WR_CTAR_PBR(base, index, value) (SPI_RMW_CTAR(base, index, SPI_CTAR_PBR_MASK, SPI_CTAR_PBR(value)))</span></div><div class="line"><a name="l55635"></a><span class="lineno">55635</span>&#160;<span class="preprocessor">#define SPI_BWR_CTAR_PBR(base, index, value) (SPI_WR_CTAR_PBR(base, index, value))</span></div><div class="line"><a name="l55636"></a><span class="lineno">55636</span>&#160;</div><div class="line"><a name="l55655"></a><span class="lineno">55655</span>&#160;<span class="preprocessor">#define SPI_RD_CTAR_PDT(base, index) ((SPI_CTAR_REG(base, index) &amp; SPI_CTAR_PDT_MASK) &gt;&gt; SPI_CTAR_PDT_SHIFT)</span></div><div class="line"><a name="l55656"></a><span class="lineno">55656</span>&#160;<span class="preprocessor">#define SPI_BRD_CTAR_PDT(base, index) (SPI_RD_CTAR_PDT(base, index))</span></div><div class="line"><a name="l55657"></a><span class="lineno">55657</span>&#160;</div><div class="line"><a name="l55659"></a><span class="lineno">55659</span>&#160;<span class="preprocessor">#define SPI_WR_CTAR_PDT(base, index, value) (SPI_RMW_CTAR(base, index, SPI_CTAR_PDT_MASK, SPI_CTAR_PDT(value)))</span></div><div class="line"><a name="l55660"></a><span class="lineno">55660</span>&#160;<span class="preprocessor">#define SPI_BWR_CTAR_PDT(base, index, value) (SPI_WR_CTAR_PDT(base, index, value))</span></div><div class="line"><a name="l55661"></a><span class="lineno">55661</span>&#160;</div><div class="line"><a name="l55678"></a><span class="lineno">55678</span>&#160;<span class="preprocessor">#define SPI_RD_CTAR_PASC(base, index) ((SPI_CTAR_REG(base, index) &amp; SPI_CTAR_PASC_MASK) &gt;&gt; SPI_CTAR_PASC_SHIFT)</span></div><div class="line"><a name="l55679"></a><span class="lineno">55679</span>&#160;<span class="preprocessor">#define SPI_BRD_CTAR_PASC(base, index) (SPI_RD_CTAR_PASC(base, index))</span></div><div class="line"><a name="l55680"></a><span class="lineno">55680</span>&#160;</div><div class="line"><a name="l55682"></a><span class="lineno">55682</span>&#160;<span class="preprocessor">#define SPI_WR_CTAR_PASC(base, index, value) (SPI_RMW_CTAR(base, index, SPI_CTAR_PASC_MASK, SPI_CTAR_PASC(value)))</span></div><div class="line"><a name="l55683"></a><span class="lineno">55683</span>&#160;<span class="preprocessor">#define SPI_BWR_CTAR_PASC(base, index, value) (SPI_WR_CTAR_PASC(base, index, value))</span></div><div class="line"><a name="l55684"></a><span class="lineno">55684</span>&#160;</div><div class="line"><a name="l55701"></a><span class="lineno">55701</span>&#160;<span class="preprocessor">#define SPI_RD_CTAR_PCSSCK(base, index) ((SPI_CTAR_REG(base, index) &amp; SPI_CTAR_PCSSCK_MASK) &gt;&gt; SPI_CTAR_PCSSCK_SHIFT)</span></div><div class="line"><a name="l55702"></a><span class="lineno">55702</span>&#160;<span class="preprocessor">#define SPI_BRD_CTAR_PCSSCK(base, index) (SPI_RD_CTAR_PCSSCK(base, index))</span></div><div class="line"><a name="l55703"></a><span class="lineno">55703</span>&#160;</div><div class="line"><a name="l55705"></a><span class="lineno">55705</span>&#160;<span class="preprocessor">#define SPI_WR_CTAR_PCSSCK(base, index, value) (SPI_RMW_CTAR(base, index, SPI_CTAR_PCSSCK_MASK, SPI_CTAR_PCSSCK(value)))</span></div><div class="line"><a name="l55706"></a><span class="lineno">55706</span>&#160;<span class="preprocessor">#define SPI_BWR_CTAR_PCSSCK(base, index, value) (SPI_WR_CTAR_PCSSCK(base, index, value))</span></div><div class="line"><a name="l55707"></a><span class="lineno">55707</span>&#160;</div><div class="line"><a name="l55720"></a><span class="lineno">55720</span>&#160;<span class="preprocessor">#define SPI_RD_CTAR_LSBFE(base, index) ((SPI_CTAR_REG(base, index) &amp; SPI_CTAR_LSBFE_MASK) &gt;&gt; SPI_CTAR_LSBFE_SHIFT)</span></div><div class="line"><a name="l55721"></a><span class="lineno">55721</span>&#160;<span class="preprocessor">#define SPI_BRD_CTAR_LSBFE(base, index) (BITBAND_ACCESS32(&amp;SPI_CTAR_REG(base, index), SPI_CTAR_LSBFE_SHIFT))</span></div><div class="line"><a name="l55722"></a><span class="lineno">55722</span>&#160;</div><div class="line"><a name="l55724"></a><span class="lineno">55724</span>&#160;<span class="preprocessor">#define SPI_WR_CTAR_LSBFE(base, index, value) (SPI_RMW_CTAR(base, index, SPI_CTAR_LSBFE_MASK, SPI_CTAR_LSBFE(value)))</span></div><div class="line"><a name="l55725"></a><span class="lineno">55725</span>&#160;<span class="preprocessor">#define SPI_BWR_CTAR_LSBFE(base, index, value) (BITBAND_ACCESS32(&amp;SPI_CTAR_REG(base, index), SPI_CTAR_LSBFE_SHIFT) = (value))</span></div><div class="line"><a name="l55726"></a><span class="lineno">55726</span>&#160;</div><div class="line"><a name="l55745"></a><span class="lineno">55745</span>&#160;<span class="preprocessor">#define SPI_RD_CTAR_CPHA(base, index) ((SPI_CTAR_REG(base, index) &amp; SPI_CTAR_CPHA_MASK) &gt;&gt; SPI_CTAR_CPHA_SHIFT)</span></div><div class="line"><a name="l55746"></a><span class="lineno">55746</span>&#160;<span class="preprocessor">#define SPI_BRD_CTAR_CPHA(base, index) (BITBAND_ACCESS32(&amp;SPI_CTAR_REG(base, index), SPI_CTAR_CPHA_SHIFT))</span></div><div class="line"><a name="l55747"></a><span class="lineno">55747</span>&#160;</div><div class="line"><a name="l55749"></a><span class="lineno">55749</span>&#160;<span class="preprocessor">#define SPI_WR_CTAR_CPHA(base, index, value) (SPI_RMW_CTAR(base, index, SPI_CTAR_CPHA_MASK, SPI_CTAR_CPHA(value)))</span></div><div class="line"><a name="l55750"></a><span class="lineno">55750</span>&#160;<span class="preprocessor">#define SPI_BWR_CTAR_CPHA(base, index, value) (BITBAND_ACCESS32(&amp;SPI_CTAR_REG(base, index), SPI_CTAR_CPHA_SHIFT) = (value))</span></div><div class="line"><a name="l55751"></a><span class="lineno">55751</span>&#160;</div><div class="line"><a name="l55771"></a><span class="lineno">55771</span>&#160;<span class="preprocessor">#define SPI_RD_CTAR_CPOL(base, index) ((SPI_CTAR_REG(base, index) &amp; SPI_CTAR_CPOL_MASK) &gt;&gt; SPI_CTAR_CPOL_SHIFT)</span></div><div class="line"><a name="l55772"></a><span class="lineno">55772</span>&#160;<span class="preprocessor">#define SPI_BRD_CTAR_CPOL(base, index) (BITBAND_ACCESS32(&amp;SPI_CTAR_REG(base, index), SPI_CTAR_CPOL_SHIFT))</span></div><div class="line"><a name="l55773"></a><span class="lineno">55773</span>&#160;</div><div class="line"><a name="l55775"></a><span class="lineno">55775</span>&#160;<span class="preprocessor">#define SPI_WR_CTAR_CPOL(base, index, value) (SPI_RMW_CTAR(base, index, SPI_CTAR_CPOL_MASK, SPI_CTAR_CPOL(value)))</span></div><div class="line"><a name="l55776"></a><span class="lineno">55776</span>&#160;<span class="preprocessor">#define SPI_BWR_CTAR_CPOL(base, index, value) (BITBAND_ACCESS32(&amp;SPI_CTAR_REG(base, index), SPI_CTAR_CPOL_SHIFT) = (value))</span></div><div class="line"><a name="l55777"></a><span class="lineno">55777</span>&#160;</div><div class="line"><a name="l55787"></a><span class="lineno">55787</span>&#160;<span class="preprocessor">#define SPI_RD_CTAR_FMSZ(base, index) ((SPI_CTAR_REG(base, index) &amp; SPI_CTAR_FMSZ_MASK) &gt;&gt; SPI_CTAR_FMSZ_SHIFT)</span></div><div class="line"><a name="l55788"></a><span class="lineno">55788</span>&#160;<span class="preprocessor">#define SPI_BRD_CTAR_FMSZ(base, index) (SPI_RD_CTAR_FMSZ(base, index))</span></div><div class="line"><a name="l55789"></a><span class="lineno">55789</span>&#160;</div><div class="line"><a name="l55791"></a><span class="lineno">55791</span>&#160;<span class="preprocessor">#define SPI_WR_CTAR_FMSZ(base, index, value) (SPI_RMW_CTAR(base, index, SPI_CTAR_FMSZ_MASK, SPI_CTAR_FMSZ(value)))</span></div><div class="line"><a name="l55792"></a><span class="lineno">55792</span>&#160;<span class="preprocessor">#define SPI_BWR_CTAR_FMSZ(base, index, value) (SPI_WR_CTAR_FMSZ(base, index, value))</span></div><div class="line"><a name="l55793"></a><span class="lineno">55793</span>&#160;</div><div class="line"><a name="l55815"></a><span class="lineno">55815</span>&#160;<span class="preprocessor">#define SPI_RD_CTAR_DBR(base, index) ((SPI_CTAR_REG(base, index) &amp; SPI_CTAR_DBR_MASK) &gt;&gt; SPI_CTAR_DBR_SHIFT)</span></div><div class="line"><a name="l55816"></a><span class="lineno">55816</span>&#160;<span class="preprocessor">#define SPI_BRD_CTAR_DBR(base, index) (BITBAND_ACCESS32(&amp;SPI_CTAR_REG(base, index), SPI_CTAR_DBR_SHIFT))</span></div><div class="line"><a name="l55817"></a><span class="lineno">55817</span>&#160;</div><div class="line"><a name="l55819"></a><span class="lineno">55819</span>&#160;<span class="preprocessor">#define SPI_WR_CTAR_DBR(base, index, value) (SPI_RMW_CTAR(base, index, SPI_CTAR_DBR_MASK, SPI_CTAR_DBR(value)))</span></div><div class="line"><a name="l55820"></a><span class="lineno">55820</span>&#160;<span class="preprocessor">#define SPI_BWR_CTAR_DBR(base, index, value) (BITBAND_ACCESS32(&amp;SPI_CTAR_REG(base, index), SPI_CTAR_DBR_SHIFT) = (value))</span></div><div class="line"><a name="l55821"></a><span class="lineno">55821</span>&#160;</div><div class="line"><a name="l55842"></a><span class="lineno">55842</span>&#160;<span class="preprocessor">#define SPI_RD_SR(base)          (SPI_SR_REG(base))</span></div><div class="line"><a name="l55843"></a><span class="lineno">55843</span>&#160;<span class="preprocessor">#define SPI_WR_SR(base, value)   (SPI_SR_REG(base) = (value))</span></div><div class="line"><a name="l55844"></a><span class="lineno">55844</span>&#160;<span class="preprocessor">#define SPI_RMW_SR(base, mask, value) (SPI_WR_SR(base, (SPI_RD_SR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l55845"></a><span class="lineno">55845</span>&#160;<span class="preprocessor">#define SPI_SET_SR(base, value)  (SPI_WR_SR(base, SPI_RD_SR(base) |  (value)))</span></div><div class="line"><a name="l55846"></a><span class="lineno">55846</span>&#160;<span class="preprocessor">#define SPI_CLR_SR(base, value)  (SPI_WR_SR(base, SPI_RD_SR(base) &amp; ~(value)))</span></div><div class="line"><a name="l55847"></a><span class="lineno">55847</span>&#160;<span class="preprocessor">#define SPI_TOG_SR(base, value)  (SPI_WR_SR(base, SPI_RD_SR(base) ^  (value)))</span></div><div class="line"><a name="l55848"></a><span class="lineno">55848</span>&#160;</div><div class="line"><a name="l55850"></a><span class="lineno">55850</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l55851"></a><span class="lineno">55851</span>&#160;<span class="comment"> * Constants &amp; macros for individual SPI_SR bitfields</span></div><div class="line"><a name="l55852"></a><span class="lineno">55852</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l55853"></a><span class="lineno">55853</span>&#160;</div><div class="line"><a name="l55862"></a><span class="lineno">55862</span>&#160;<span class="preprocessor">#define SPI_RD_SR_POPNXTPTR(base) ((SPI_SR_REG(base) &amp; SPI_SR_POPNXTPTR_MASK) &gt;&gt; SPI_SR_POPNXTPTR_SHIFT)</span></div><div class="line"><a name="l55863"></a><span class="lineno">55863</span>&#160;<span class="preprocessor">#define SPI_BRD_SR_POPNXTPTR(base) (SPI_RD_SR_POPNXTPTR(base))</span></div><div class="line"><a name="l55864"></a><span class="lineno">55864</span>&#160;</div><div class="line"><a name="l55875"></a><span class="lineno">55875</span>&#160;<span class="preprocessor">#define SPI_RD_SR_RXCTR(base) ((SPI_SR_REG(base) &amp; SPI_SR_RXCTR_MASK) &gt;&gt; SPI_SR_RXCTR_SHIFT)</span></div><div class="line"><a name="l55876"></a><span class="lineno">55876</span>&#160;<span class="preprocessor">#define SPI_BRD_SR_RXCTR(base) (SPI_RD_SR_RXCTR(base))</span></div><div class="line"><a name="l55877"></a><span class="lineno">55877</span>&#160;</div><div class="line"><a name="l55888"></a><span class="lineno">55888</span>&#160;<span class="preprocessor">#define SPI_RD_SR_TXNXTPTR(base) ((SPI_SR_REG(base) &amp; SPI_SR_TXNXTPTR_MASK) &gt;&gt; SPI_SR_TXNXTPTR_SHIFT)</span></div><div class="line"><a name="l55889"></a><span class="lineno">55889</span>&#160;<span class="preprocessor">#define SPI_BRD_SR_TXNXTPTR(base) (SPI_RD_SR_TXNXTPTR(base))</span></div><div class="line"><a name="l55890"></a><span class="lineno">55890</span>&#160;</div><div class="line"><a name="l55901"></a><span class="lineno">55901</span>&#160;<span class="preprocessor">#define SPI_RD_SR_TXCTR(base) ((SPI_SR_REG(base) &amp; SPI_SR_TXCTR_MASK) &gt;&gt; SPI_SR_TXCTR_SHIFT)</span></div><div class="line"><a name="l55902"></a><span class="lineno">55902</span>&#160;<span class="preprocessor">#define SPI_BRD_SR_TXCTR(base) (SPI_RD_SR_TXCTR(base))</span></div><div class="line"><a name="l55903"></a><span class="lineno">55903</span>&#160;</div><div class="line"><a name="l55919"></a><span class="lineno">55919</span>&#160;<span class="preprocessor">#define SPI_RD_SR_RFDF(base) ((SPI_SR_REG(base) &amp; SPI_SR_RFDF_MASK) &gt;&gt; SPI_SR_RFDF_SHIFT)</span></div><div class="line"><a name="l55920"></a><span class="lineno">55920</span>&#160;<span class="preprocessor">#define SPI_BRD_SR_RFDF(base) (BITBAND_ACCESS32(&amp;SPI_SR_REG(base), SPI_SR_RFDF_SHIFT))</span></div><div class="line"><a name="l55921"></a><span class="lineno">55921</span>&#160;</div><div class="line"><a name="l55923"></a><span class="lineno">55923</span>&#160;<span class="preprocessor">#define SPI_WR_SR_RFDF(base, value) (SPI_RMW_SR(base, (SPI_SR_RFDF_MASK | SPI_SR_RFOF_MASK | SPI_SR_TFFF_MASK | SPI_SR_TFUF_MASK | SPI_SR_EOQF_MASK | SPI_SR_TXRXS_MASK | SPI_SR_TCF_MASK), SPI_SR_RFDF(value)))</span></div><div class="line"><a name="l55924"></a><span class="lineno">55924</span>&#160;<span class="preprocessor">#define SPI_BWR_SR_RFDF(base, value) (BITBAND_ACCESS32(&amp;SPI_SR_REG(base), SPI_SR_RFDF_SHIFT) = (value))</span></div><div class="line"><a name="l55925"></a><span class="lineno">55925</span>&#160;</div><div class="line"><a name="l55940"></a><span class="lineno">55940</span>&#160;<span class="preprocessor">#define SPI_RD_SR_RFOF(base) ((SPI_SR_REG(base) &amp; SPI_SR_RFOF_MASK) &gt;&gt; SPI_SR_RFOF_SHIFT)</span></div><div class="line"><a name="l55941"></a><span class="lineno">55941</span>&#160;<span class="preprocessor">#define SPI_BRD_SR_RFOF(base) (BITBAND_ACCESS32(&amp;SPI_SR_REG(base), SPI_SR_RFOF_SHIFT))</span></div><div class="line"><a name="l55942"></a><span class="lineno">55942</span>&#160;</div><div class="line"><a name="l55944"></a><span class="lineno">55944</span>&#160;<span class="preprocessor">#define SPI_WR_SR_RFOF(base, value) (SPI_RMW_SR(base, (SPI_SR_RFOF_MASK | SPI_SR_RFDF_MASK | SPI_SR_TFFF_MASK | SPI_SR_TFUF_MASK | SPI_SR_EOQF_MASK | SPI_SR_TXRXS_MASK | SPI_SR_TCF_MASK), SPI_SR_RFOF(value)))</span></div><div class="line"><a name="l55945"></a><span class="lineno">55945</span>&#160;<span class="preprocessor">#define SPI_BWR_SR_RFOF(base, value) (BITBAND_ACCESS32(&amp;SPI_SR_REG(base), SPI_SR_RFOF_SHIFT) = (value))</span></div><div class="line"><a name="l55946"></a><span class="lineno">55946</span>&#160;</div><div class="line"><a name="l55962"></a><span class="lineno">55962</span>&#160;<span class="preprocessor">#define SPI_RD_SR_TFFF(base) ((SPI_SR_REG(base) &amp; SPI_SR_TFFF_MASK) &gt;&gt; SPI_SR_TFFF_SHIFT)</span></div><div class="line"><a name="l55963"></a><span class="lineno">55963</span>&#160;<span class="preprocessor">#define SPI_BRD_SR_TFFF(base) (BITBAND_ACCESS32(&amp;SPI_SR_REG(base), SPI_SR_TFFF_SHIFT))</span></div><div class="line"><a name="l55964"></a><span class="lineno">55964</span>&#160;</div><div class="line"><a name="l55966"></a><span class="lineno">55966</span>&#160;<span class="preprocessor">#define SPI_WR_SR_TFFF(base, value) (SPI_RMW_SR(base, (SPI_SR_TFFF_MASK | SPI_SR_RFDF_MASK | SPI_SR_RFOF_MASK | SPI_SR_TFUF_MASK | SPI_SR_EOQF_MASK | SPI_SR_TXRXS_MASK | SPI_SR_TCF_MASK), SPI_SR_TFFF(value)))</span></div><div class="line"><a name="l55967"></a><span class="lineno">55967</span>&#160;<span class="preprocessor">#define SPI_BWR_SR_TFFF(base, value) (BITBAND_ACCESS32(&amp;SPI_SR_REG(base), SPI_SR_TFFF_SHIFT) = (value))</span></div><div class="line"><a name="l55968"></a><span class="lineno">55968</span>&#160;</div><div class="line"><a name="l55985"></a><span class="lineno">55985</span>&#160;<span class="preprocessor">#define SPI_RD_SR_TFUF(base) ((SPI_SR_REG(base) &amp; SPI_SR_TFUF_MASK) &gt;&gt; SPI_SR_TFUF_SHIFT)</span></div><div class="line"><a name="l55986"></a><span class="lineno">55986</span>&#160;<span class="preprocessor">#define SPI_BRD_SR_TFUF(base) (BITBAND_ACCESS32(&amp;SPI_SR_REG(base), SPI_SR_TFUF_SHIFT))</span></div><div class="line"><a name="l55987"></a><span class="lineno">55987</span>&#160;</div><div class="line"><a name="l55989"></a><span class="lineno">55989</span>&#160;<span class="preprocessor">#define SPI_WR_SR_TFUF(base, value) (SPI_RMW_SR(base, (SPI_SR_TFUF_MASK | SPI_SR_RFDF_MASK | SPI_SR_RFOF_MASK | SPI_SR_TFFF_MASK | SPI_SR_EOQF_MASK | SPI_SR_TXRXS_MASK | SPI_SR_TCF_MASK), SPI_SR_TFUF(value)))</span></div><div class="line"><a name="l55990"></a><span class="lineno">55990</span>&#160;<span class="preprocessor">#define SPI_BWR_SR_TFUF(base, value) (BITBAND_ACCESS32(&amp;SPI_SR_REG(base), SPI_SR_TFUF_SHIFT) = (value))</span></div><div class="line"><a name="l55991"></a><span class="lineno">55991</span>&#160;</div><div class="line"><a name="l56008"></a><span class="lineno">56008</span>&#160;<span class="preprocessor">#define SPI_RD_SR_EOQF(base) ((SPI_SR_REG(base) &amp; SPI_SR_EOQF_MASK) &gt;&gt; SPI_SR_EOQF_SHIFT)</span></div><div class="line"><a name="l56009"></a><span class="lineno">56009</span>&#160;<span class="preprocessor">#define SPI_BRD_SR_EOQF(base) (BITBAND_ACCESS32(&amp;SPI_SR_REG(base), SPI_SR_EOQF_SHIFT))</span></div><div class="line"><a name="l56010"></a><span class="lineno">56010</span>&#160;</div><div class="line"><a name="l56012"></a><span class="lineno">56012</span>&#160;<span class="preprocessor">#define SPI_WR_SR_EOQF(base, value) (SPI_RMW_SR(base, (SPI_SR_EOQF_MASK | SPI_SR_RFDF_MASK | SPI_SR_RFOF_MASK | SPI_SR_TFFF_MASK | SPI_SR_TFUF_MASK | SPI_SR_TXRXS_MASK | SPI_SR_TCF_MASK), SPI_SR_EOQF(value)))</span></div><div class="line"><a name="l56013"></a><span class="lineno">56013</span>&#160;<span class="preprocessor">#define SPI_BWR_SR_EOQF(base, value) (BITBAND_ACCESS32(&amp;SPI_SR_REG(base), SPI_SR_EOQF_SHIFT) = (value))</span></div><div class="line"><a name="l56014"></a><span class="lineno">56014</span>&#160;</div><div class="line"><a name="l56029"></a><span class="lineno">56029</span>&#160;<span class="preprocessor">#define SPI_RD_SR_TXRXS(base) ((SPI_SR_REG(base) &amp; SPI_SR_TXRXS_MASK) &gt;&gt; SPI_SR_TXRXS_SHIFT)</span></div><div class="line"><a name="l56030"></a><span class="lineno">56030</span>&#160;<span class="preprocessor">#define SPI_BRD_SR_TXRXS(base) (BITBAND_ACCESS32(&amp;SPI_SR_REG(base), SPI_SR_TXRXS_SHIFT))</span></div><div class="line"><a name="l56031"></a><span class="lineno">56031</span>&#160;</div><div class="line"><a name="l56033"></a><span class="lineno">56033</span>&#160;<span class="preprocessor">#define SPI_WR_SR_TXRXS(base, value) (SPI_RMW_SR(base, (SPI_SR_TXRXS_MASK | SPI_SR_RFDF_MASK | SPI_SR_RFOF_MASK | SPI_SR_TFFF_MASK | SPI_SR_TFUF_MASK | SPI_SR_EOQF_MASK | SPI_SR_TCF_MASK), SPI_SR_TXRXS(value)))</span></div><div class="line"><a name="l56034"></a><span class="lineno">56034</span>&#160;<span class="preprocessor">#define SPI_BWR_SR_TXRXS(base, value) (BITBAND_ACCESS32(&amp;SPI_SR_REG(base), SPI_SR_TXRXS_SHIFT) = (value))</span></div><div class="line"><a name="l56035"></a><span class="lineno">56035</span>&#160;</div><div class="line"><a name="l56049"></a><span class="lineno">56049</span>&#160;<span class="preprocessor">#define SPI_RD_SR_TCF(base)  ((SPI_SR_REG(base) &amp; SPI_SR_TCF_MASK) &gt;&gt; SPI_SR_TCF_SHIFT)</span></div><div class="line"><a name="l56050"></a><span class="lineno">56050</span>&#160;<span class="preprocessor">#define SPI_BRD_SR_TCF(base) (BITBAND_ACCESS32(&amp;SPI_SR_REG(base), SPI_SR_TCF_SHIFT))</span></div><div class="line"><a name="l56051"></a><span class="lineno">56051</span>&#160;</div><div class="line"><a name="l56053"></a><span class="lineno">56053</span>&#160;<span class="preprocessor">#define SPI_WR_SR_TCF(base, value) (SPI_RMW_SR(base, (SPI_SR_TCF_MASK | SPI_SR_RFDF_MASK | SPI_SR_RFOF_MASK | SPI_SR_TFFF_MASK | SPI_SR_TFUF_MASK | SPI_SR_EOQF_MASK | SPI_SR_TXRXS_MASK), SPI_SR_TCF(value)))</span></div><div class="line"><a name="l56054"></a><span class="lineno">56054</span>&#160;<span class="preprocessor">#define SPI_BWR_SR_TCF(base, value) (BITBAND_ACCESS32(&amp;SPI_SR_REG(base), SPI_SR_TCF_SHIFT) = (value))</span></div><div class="line"><a name="l56055"></a><span class="lineno">56055</span>&#160;</div><div class="line"><a name="l56073"></a><span class="lineno">56073</span>&#160;<span class="preprocessor">#define SPI_RD_RSER(base)        (SPI_RSER_REG(base))</span></div><div class="line"><a name="l56074"></a><span class="lineno">56074</span>&#160;<span class="preprocessor">#define SPI_WR_RSER(base, value) (SPI_RSER_REG(base) = (value))</span></div><div class="line"><a name="l56075"></a><span class="lineno">56075</span>&#160;<span class="preprocessor">#define SPI_RMW_RSER(base, mask, value) (SPI_WR_RSER(base, (SPI_RD_RSER(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l56076"></a><span class="lineno">56076</span>&#160;<span class="preprocessor">#define SPI_SET_RSER(base, value) (SPI_WR_RSER(base, SPI_RD_RSER(base) |  (value)))</span></div><div class="line"><a name="l56077"></a><span class="lineno">56077</span>&#160;<span class="preprocessor">#define SPI_CLR_RSER(base, value) (SPI_WR_RSER(base, SPI_RD_RSER(base) &amp; ~(value)))</span></div><div class="line"><a name="l56078"></a><span class="lineno">56078</span>&#160;<span class="preprocessor">#define SPI_TOG_RSER(base, value) (SPI_WR_RSER(base, SPI_RD_RSER(base) ^  (value)))</span></div><div class="line"><a name="l56079"></a><span class="lineno">56079</span>&#160;</div><div class="line"><a name="l56081"></a><span class="lineno">56081</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l56082"></a><span class="lineno">56082</span>&#160;<span class="comment"> * Constants &amp; macros for individual SPI_RSER bitfields</span></div><div class="line"><a name="l56083"></a><span class="lineno">56083</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l56084"></a><span class="lineno">56084</span>&#160;</div><div class="line"><a name="l56098"></a><span class="lineno">56098</span>&#160;<span class="preprocessor">#define SPI_RD_RSER_RFDF_DIRS(base) ((SPI_RSER_REG(base) &amp; SPI_RSER_RFDF_DIRS_MASK) &gt;&gt; SPI_RSER_RFDF_DIRS_SHIFT)</span></div><div class="line"><a name="l56099"></a><span class="lineno">56099</span>&#160;<span class="preprocessor">#define SPI_BRD_RSER_RFDF_DIRS(base) (BITBAND_ACCESS32(&amp;SPI_RSER_REG(base), SPI_RSER_RFDF_DIRS_SHIFT))</span></div><div class="line"><a name="l56100"></a><span class="lineno">56100</span>&#160;</div><div class="line"><a name="l56102"></a><span class="lineno">56102</span>&#160;<span class="preprocessor">#define SPI_WR_RSER_RFDF_DIRS(base, value) (SPI_RMW_RSER(base, SPI_RSER_RFDF_DIRS_MASK, SPI_RSER_RFDF_DIRS(value)))</span></div><div class="line"><a name="l56103"></a><span class="lineno">56103</span>&#160;<span class="preprocessor">#define SPI_BWR_RSER_RFDF_DIRS(base, value) (BITBAND_ACCESS32(&amp;SPI_RSER_REG(base), SPI_RSER_RFDF_DIRS_SHIFT) = (value))</span></div><div class="line"><a name="l56104"></a><span class="lineno">56104</span>&#160;</div><div class="line"><a name="l56118"></a><span class="lineno">56118</span>&#160;<span class="preprocessor">#define SPI_RD_RSER_RFDF_RE(base) ((SPI_RSER_REG(base) &amp; SPI_RSER_RFDF_RE_MASK) &gt;&gt; SPI_RSER_RFDF_RE_SHIFT)</span></div><div class="line"><a name="l56119"></a><span class="lineno">56119</span>&#160;<span class="preprocessor">#define SPI_BRD_RSER_RFDF_RE(base) (BITBAND_ACCESS32(&amp;SPI_RSER_REG(base), SPI_RSER_RFDF_RE_SHIFT))</span></div><div class="line"><a name="l56120"></a><span class="lineno">56120</span>&#160;</div><div class="line"><a name="l56122"></a><span class="lineno">56122</span>&#160;<span class="preprocessor">#define SPI_WR_RSER_RFDF_RE(base, value) (SPI_RMW_RSER(base, SPI_RSER_RFDF_RE_MASK, SPI_RSER_RFDF_RE(value)))</span></div><div class="line"><a name="l56123"></a><span class="lineno">56123</span>&#160;<span class="preprocessor">#define SPI_BWR_RSER_RFDF_RE(base, value) (BITBAND_ACCESS32(&amp;SPI_RSER_REG(base), SPI_RSER_RFDF_RE_SHIFT) = (value))</span></div><div class="line"><a name="l56124"></a><span class="lineno">56124</span>&#160;</div><div class="line"><a name="l56137"></a><span class="lineno">56137</span>&#160;<span class="preprocessor">#define SPI_RD_RSER_RFOF_RE(base) ((SPI_RSER_REG(base) &amp; SPI_RSER_RFOF_RE_MASK) &gt;&gt; SPI_RSER_RFOF_RE_SHIFT)</span></div><div class="line"><a name="l56138"></a><span class="lineno">56138</span>&#160;<span class="preprocessor">#define SPI_BRD_RSER_RFOF_RE(base) (BITBAND_ACCESS32(&amp;SPI_RSER_REG(base), SPI_RSER_RFOF_RE_SHIFT))</span></div><div class="line"><a name="l56139"></a><span class="lineno">56139</span>&#160;</div><div class="line"><a name="l56141"></a><span class="lineno">56141</span>&#160;<span class="preprocessor">#define SPI_WR_RSER_RFOF_RE(base, value) (SPI_RMW_RSER(base, SPI_RSER_RFOF_RE_MASK, SPI_RSER_RFOF_RE(value)))</span></div><div class="line"><a name="l56142"></a><span class="lineno">56142</span>&#160;<span class="preprocessor">#define SPI_BWR_RSER_RFOF_RE(base, value) (BITBAND_ACCESS32(&amp;SPI_RSER_REG(base), SPI_RSER_RFOF_RE_SHIFT) = (value))</span></div><div class="line"><a name="l56143"></a><span class="lineno">56143</span>&#160;</div><div class="line"><a name="l56158"></a><span class="lineno">56158</span>&#160;<span class="preprocessor">#define SPI_RD_RSER_TFFF_DIRS(base) ((SPI_RSER_REG(base) &amp; SPI_RSER_TFFF_DIRS_MASK) &gt;&gt; SPI_RSER_TFFF_DIRS_SHIFT)</span></div><div class="line"><a name="l56159"></a><span class="lineno">56159</span>&#160;<span class="preprocessor">#define SPI_BRD_RSER_TFFF_DIRS(base) (BITBAND_ACCESS32(&amp;SPI_RSER_REG(base), SPI_RSER_TFFF_DIRS_SHIFT))</span></div><div class="line"><a name="l56160"></a><span class="lineno">56160</span>&#160;</div><div class="line"><a name="l56162"></a><span class="lineno">56162</span>&#160;<span class="preprocessor">#define SPI_WR_RSER_TFFF_DIRS(base, value) (SPI_RMW_RSER(base, SPI_RSER_TFFF_DIRS_MASK, SPI_RSER_TFFF_DIRS(value)))</span></div><div class="line"><a name="l56163"></a><span class="lineno">56163</span>&#160;<span class="preprocessor">#define SPI_BWR_RSER_TFFF_DIRS(base, value) (BITBAND_ACCESS32(&amp;SPI_RSER_REG(base), SPI_RSER_TFFF_DIRS_SHIFT) = (value))</span></div><div class="line"><a name="l56164"></a><span class="lineno">56164</span>&#160;</div><div class="line"><a name="l56178"></a><span class="lineno">56178</span>&#160;<span class="preprocessor">#define SPI_RD_RSER_TFFF_RE(base) ((SPI_RSER_REG(base) &amp; SPI_RSER_TFFF_RE_MASK) &gt;&gt; SPI_RSER_TFFF_RE_SHIFT)</span></div><div class="line"><a name="l56179"></a><span class="lineno">56179</span>&#160;<span class="preprocessor">#define SPI_BRD_RSER_TFFF_RE(base) (BITBAND_ACCESS32(&amp;SPI_RSER_REG(base), SPI_RSER_TFFF_RE_SHIFT))</span></div><div class="line"><a name="l56180"></a><span class="lineno">56180</span>&#160;</div><div class="line"><a name="l56182"></a><span class="lineno">56182</span>&#160;<span class="preprocessor">#define SPI_WR_RSER_TFFF_RE(base, value) (SPI_RMW_RSER(base, SPI_RSER_TFFF_RE_MASK, SPI_RSER_TFFF_RE(value)))</span></div><div class="line"><a name="l56183"></a><span class="lineno">56183</span>&#160;<span class="preprocessor">#define SPI_BWR_RSER_TFFF_RE(base, value) (BITBAND_ACCESS32(&amp;SPI_RSER_REG(base), SPI_RSER_TFFF_RE_SHIFT) = (value))</span></div><div class="line"><a name="l56184"></a><span class="lineno">56184</span>&#160;</div><div class="line"><a name="l56197"></a><span class="lineno">56197</span>&#160;<span class="preprocessor">#define SPI_RD_RSER_TFUF_RE(base) ((SPI_RSER_REG(base) &amp; SPI_RSER_TFUF_RE_MASK) &gt;&gt; SPI_RSER_TFUF_RE_SHIFT)</span></div><div class="line"><a name="l56198"></a><span class="lineno">56198</span>&#160;<span class="preprocessor">#define SPI_BRD_RSER_TFUF_RE(base) (BITBAND_ACCESS32(&amp;SPI_RSER_REG(base), SPI_RSER_TFUF_RE_SHIFT))</span></div><div class="line"><a name="l56199"></a><span class="lineno">56199</span>&#160;</div><div class="line"><a name="l56201"></a><span class="lineno">56201</span>&#160;<span class="preprocessor">#define SPI_WR_RSER_TFUF_RE(base, value) (SPI_RMW_RSER(base, SPI_RSER_TFUF_RE_MASK, SPI_RSER_TFUF_RE(value)))</span></div><div class="line"><a name="l56202"></a><span class="lineno">56202</span>&#160;<span class="preprocessor">#define SPI_BWR_RSER_TFUF_RE(base, value) (BITBAND_ACCESS32(&amp;SPI_RSER_REG(base), SPI_RSER_TFUF_RE_SHIFT) = (value))</span></div><div class="line"><a name="l56203"></a><span class="lineno">56203</span>&#160;</div><div class="line"><a name="l56216"></a><span class="lineno">56216</span>&#160;<span class="preprocessor">#define SPI_RD_RSER_EOQF_RE(base) ((SPI_RSER_REG(base) &amp; SPI_RSER_EOQF_RE_MASK) &gt;&gt; SPI_RSER_EOQF_RE_SHIFT)</span></div><div class="line"><a name="l56217"></a><span class="lineno">56217</span>&#160;<span class="preprocessor">#define SPI_BRD_RSER_EOQF_RE(base) (BITBAND_ACCESS32(&amp;SPI_RSER_REG(base), SPI_RSER_EOQF_RE_SHIFT))</span></div><div class="line"><a name="l56218"></a><span class="lineno">56218</span>&#160;</div><div class="line"><a name="l56220"></a><span class="lineno">56220</span>&#160;<span class="preprocessor">#define SPI_WR_RSER_EOQF_RE(base, value) (SPI_RMW_RSER(base, SPI_RSER_EOQF_RE_MASK, SPI_RSER_EOQF_RE(value)))</span></div><div class="line"><a name="l56221"></a><span class="lineno">56221</span>&#160;<span class="preprocessor">#define SPI_BWR_RSER_EOQF_RE(base, value) (BITBAND_ACCESS32(&amp;SPI_RSER_REG(base), SPI_RSER_EOQF_RE_SHIFT) = (value))</span></div><div class="line"><a name="l56222"></a><span class="lineno">56222</span>&#160;</div><div class="line"><a name="l56235"></a><span class="lineno">56235</span>&#160;<span class="preprocessor">#define SPI_RD_RSER_TCF_RE(base) ((SPI_RSER_REG(base) &amp; SPI_RSER_TCF_RE_MASK) &gt;&gt; SPI_RSER_TCF_RE_SHIFT)</span></div><div class="line"><a name="l56236"></a><span class="lineno">56236</span>&#160;<span class="preprocessor">#define SPI_BRD_RSER_TCF_RE(base) (BITBAND_ACCESS32(&amp;SPI_RSER_REG(base), SPI_RSER_TCF_RE_SHIFT))</span></div><div class="line"><a name="l56237"></a><span class="lineno">56237</span>&#160;</div><div class="line"><a name="l56239"></a><span class="lineno">56239</span>&#160;<span class="preprocessor">#define SPI_WR_RSER_TCF_RE(base, value) (SPI_RMW_RSER(base, SPI_RSER_TCF_RE_MASK, SPI_RSER_TCF_RE(value)))</span></div><div class="line"><a name="l56240"></a><span class="lineno">56240</span>&#160;<span class="preprocessor">#define SPI_BWR_RSER_TCF_RE(base, value) (BITBAND_ACCESS32(&amp;SPI_RSER_REG(base), SPI_RSER_TCF_RE_SHIFT) = (value))</span></div><div class="line"><a name="l56241"></a><span class="lineno">56241</span>&#160;</div><div class="line"><a name="l56265"></a><span class="lineno">56265</span>&#160;<span class="preprocessor">#define SPI_RD_PUSHR(base)       (SPI_PUSHR_REG(base))</span></div><div class="line"><a name="l56266"></a><span class="lineno">56266</span>&#160;<span class="preprocessor">#define SPI_WR_PUSHR(base, value) (SPI_PUSHR_REG(base) = (value))</span></div><div class="line"><a name="l56267"></a><span class="lineno">56267</span>&#160;<span class="preprocessor">#define SPI_RMW_PUSHR(base, mask, value) (SPI_WR_PUSHR(base, (SPI_RD_PUSHR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l56268"></a><span class="lineno">56268</span>&#160;<span class="preprocessor">#define SPI_SET_PUSHR(base, value) (SPI_WR_PUSHR(base, SPI_RD_PUSHR(base) |  (value)))</span></div><div class="line"><a name="l56269"></a><span class="lineno">56269</span>&#160;<span class="preprocessor">#define SPI_CLR_PUSHR(base, value) (SPI_WR_PUSHR(base, SPI_RD_PUSHR(base) &amp; ~(value)))</span></div><div class="line"><a name="l56270"></a><span class="lineno">56270</span>&#160;<span class="preprocessor">#define SPI_TOG_PUSHR(base, value) (SPI_WR_PUSHR(base, SPI_RD_PUSHR(base) ^  (value)))</span></div><div class="line"><a name="l56271"></a><span class="lineno">56271</span>&#160;</div><div class="line"><a name="l56273"></a><span class="lineno">56273</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l56274"></a><span class="lineno">56274</span>&#160;<span class="comment"> * Constants &amp; macros for individual SPI_PUSHR bitfields</span></div><div class="line"><a name="l56275"></a><span class="lineno">56275</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l56276"></a><span class="lineno">56276</span>&#160;</div><div class="line"><a name="l56284"></a><span class="lineno">56284</span>&#160;<span class="preprocessor">#define SPI_RD_PUSHR_TXDATA(base) ((SPI_PUSHR_REG(base) &amp; SPI_PUSHR_TXDATA_MASK) &gt;&gt; SPI_PUSHR_TXDATA_SHIFT)</span></div><div class="line"><a name="l56285"></a><span class="lineno">56285</span>&#160;<span class="preprocessor">#define SPI_BRD_PUSHR_TXDATA(base) (SPI_RD_PUSHR_TXDATA(base))</span></div><div class="line"><a name="l56286"></a><span class="lineno">56286</span>&#160;</div><div class="line"><a name="l56288"></a><span class="lineno">56288</span>&#160;<span class="preprocessor">#define SPI_WR_PUSHR_TXDATA(base, value) (SPI_RMW_PUSHR(base, SPI_PUSHR_TXDATA_MASK, SPI_PUSHR_TXDATA(value)))</span></div><div class="line"><a name="l56289"></a><span class="lineno">56289</span>&#160;<span class="preprocessor">#define SPI_BWR_PUSHR_TXDATA(base, value) (SPI_WR_PUSHR_TXDATA(base, value))</span></div><div class="line"><a name="l56290"></a><span class="lineno">56290</span>&#160;</div><div class="line"><a name="l56304"></a><span class="lineno">56304</span>&#160;<span class="preprocessor">#define SPI_RD_PUSHR_PCS(base) ((SPI_PUSHR_REG(base) &amp; SPI_PUSHR_PCS_MASK) &gt;&gt; SPI_PUSHR_PCS_SHIFT)</span></div><div class="line"><a name="l56305"></a><span class="lineno">56305</span>&#160;<span class="preprocessor">#define SPI_BRD_PUSHR_PCS(base) (SPI_RD_PUSHR_PCS(base))</span></div><div class="line"><a name="l56306"></a><span class="lineno">56306</span>&#160;</div><div class="line"><a name="l56308"></a><span class="lineno">56308</span>&#160;<span class="preprocessor">#define SPI_WR_PUSHR_PCS(base, value) (SPI_RMW_PUSHR(base, SPI_PUSHR_PCS_MASK, SPI_PUSHR_PCS(value)))</span></div><div class="line"><a name="l56309"></a><span class="lineno">56309</span>&#160;<span class="preprocessor">#define SPI_BWR_PUSHR_PCS(base, value) (SPI_WR_PUSHR_PCS(base, value))</span></div><div class="line"><a name="l56310"></a><span class="lineno">56310</span>&#160;</div><div class="line"><a name="l56324"></a><span class="lineno">56324</span>&#160;<span class="preprocessor">#define SPI_RD_PUSHR_CTCNT(base) ((SPI_PUSHR_REG(base) &amp; SPI_PUSHR_CTCNT_MASK) &gt;&gt; SPI_PUSHR_CTCNT_SHIFT)</span></div><div class="line"><a name="l56325"></a><span class="lineno">56325</span>&#160;<span class="preprocessor">#define SPI_BRD_PUSHR_CTCNT(base) (BITBAND_ACCESS32(&amp;SPI_PUSHR_REG(base), SPI_PUSHR_CTCNT_SHIFT))</span></div><div class="line"><a name="l56326"></a><span class="lineno">56326</span>&#160;</div><div class="line"><a name="l56328"></a><span class="lineno">56328</span>&#160;<span class="preprocessor">#define SPI_WR_PUSHR_CTCNT(base, value) (SPI_RMW_PUSHR(base, SPI_PUSHR_CTCNT_MASK, SPI_PUSHR_CTCNT(value)))</span></div><div class="line"><a name="l56329"></a><span class="lineno">56329</span>&#160;<span class="preprocessor">#define SPI_BWR_PUSHR_CTCNT(base, value) (BITBAND_ACCESS32(&amp;SPI_PUSHR_REG(base), SPI_PUSHR_CTCNT_SHIFT) = (value))</span></div><div class="line"><a name="l56330"></a><span class="lineno">56330</span>&#160;</div><div class="line"><a name="l56345"></a><span class="lineno">56345</span>&#160;<span class="preprocessor">#define SPI_RD_PUSHR_EOQ(base) ((SPI_PUSHR_REG(base) &amp; SPI_PUSHR_EOQ_MASK) &gt;&gt; SPI_PUSHR_EOQ_SHIFT)</span></div><div class="line"><a name="l56346"></a><span class="lineno">56346</span>&#160;<span class="preprocessor">#define SPI_BRD_PUSHR_EOQ(base) (BITBAND_ACCESS32(&amp;SPI_PUSHR_REG(base), SPI_PUSHR_EOQ_SHIFT))</span></div><div class="line"><a name="l56347"></a><span class="lineno">56347</span>&#160;</div><div class="line"><a name="l56349"></a><span class="lineno">56349</span>&#160;<span class="preprocessor">#define SPI_WR_PUSHR_EOQ(base, value) (SPI_RMW_PUSHR(base, SPI_PUSHR_EOQ_MASK, SPI_PUSHR_EOQ(value)))</span></div><div class="line"><a name="l56350"></a><span class="lineno">56350</span>&#160;<span class="preprocessor">#define SPI_BWR_PUSHR_EOQ(base, value) (BITBAND_ACCESS32(&amp;SPI_PUSHR_REG(base), SPI_PUSHR_EOQ_SHIFT) = (value))</span></div><div class="line"><a name="l56351"></a><span class="lineno">56351</span>&#160;</div><div class="line"><a name="l56373"></a><span class="lineno">56373</span>&#160;<span class="preprocessor">#define SPI_RD_PUSHR_CTAS(base) ((SPI_PUSHR_REG(base) &amp; SPI_PUSHR_CTAS_MASK) &gt;&gt; SPI_PUSHR_CTAS_SHIFT)</span></div><div class="line"><a name="l56374"></a><span class="lineno">56374</span>&#160;<span class="preprocessor">#define SPI_BRD_PUSHR_CTAS(base) (SPI_RD_PUSHR_CTAS(base))</span></div><div class="line"><a name="l56375"></a><span class="lineno">56375</span>&#160;</div><div class="line"><a name="l56377"></a><span class="lineno">56377</span>&#160;<span class="preprocessor">#define SPI_WR_PUSHR_CTAS(base, value) (SPI_RMW_PUSHR(base, SPI_PUSHR_CTAS_MASK, SPI_PUSHR_CTAS(value)))</span></div><div class="line"><a name="l56378"></a><span class="lineno">56378</span>&#160;<span class="preprocessor">#define SPI_BWR_PUSHR_CTAS(base, value) (SPI_WR_PUSHR_CTAS(base, value))</span></div><div class="line"><a name="l56379"></a><span class="lineno">56379</span>&#160;</div><div class="line"><a name="l56393"></a><span class="lineno">56393</span>&#160;<span class="preprocessor">#define SPI_RD_PUSHR_CONT(base) ((SPI_PUSHR_REG(base) &amp; SPI_PUSHR_CONT_MASK) &gt;&gt; SPI_PUSHR_CONT_SHIFT)</span></div><div class="line"><a name="l56394"></a><span class="lineno">56394</span>&#160;<span class="preprocessor">#define SPI_BRD_PUSHR_CONT(base) (BITBAND_ACCESS32(&amp;SPI_PUSHR_REG(base), SPI_PUSHR_CONT_SHIFT))</span></div><div class="line"><a name="l56395"></a><span class="lineno">56395</span>&#160;</div><div class="line"><a name="l56397"></a><span class="lineno">56397</span>&#160;<span class="preprocessor">#define SPI_WR_PUSHR_CONT(base, value) (SPI_RMW_PUSHR(base, SPI_PUSHR_CONT_MASK, SPI_PUSHR_CONT(value)))</span></div><div class="line"><a name="l56398"></a><span class="lineno">56398</span>&#160;<span class="preprocessor">#define SPI_BWR_PUSHR_CONT(base, value) (BITBAND_ACCESS32(&amp;SPI_PUSHR_REG(base), SPI_PUSHR_CONT_SHIFT) = (value))</span></div><div class="line"><a name="l56399"></a><span class="lineno">56399</span>&#160;</div><div class="line"><a name="l56420"></a><span class="lineno">56420</span>&#160;<span class="preprocessor">#define SPI_RD_PUSHR_SLAVE(base) (SPI_PUSHR_SLAVE_REG(base))</span></div><div class="line"><a name="l56421"></a><span class="lineno">56421</span>&#160;<span class="preprocessor">#define SPI_WR_PUSHR_SLAVE(base, value) (SPI_PUSHR_SLAVE_REG(base) = (value))</span></div><div class="line"><a name="l56422"></a><span class="lineno">56422</span>&#160;<span class="preprocessor">#define SPI_RMW_PUSHR_SLAVE(base, mask, value) (SPI_WR_PUSHR_SLAVE(base, (SPI_RD_PUSHR_SLAVE(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l56423"></a><span class="lineno">56423</span>&#160;<span class="preprocessor">#define SPI_SET_PUSHR_SLAVE(base, value) (SPI_WR_PUSHR_SLAVE(base, SPI_RD_PUSHR_SLAVE(base) |  (value)))</span></div><div class="line"><a name="l56424"></a><span class="lineno">56424</span>&#160;<span class="preprocessor">#define SPI_CLR_PUSHR_SLAVE(base, value) (SPI_WR_PUSHR_SLAVE(base, SPI_RD_PUSHR_SLAVE(base) &amp; ~(value)))</span></div><div class="line"><a name="l56425"></a><span class="lineno">56425</span>&#160;<span class="preprocessor">#define SPI_TOG_PUSHR_SLAVE(base, value) (SPI_WR_PUSHR_SLAVE(base, SPI_RD_PUSHR_SLAVE(base) ^  (value)))</span></div><div class="line"><a name="l56426"></a><span class="lineno">56426</span>&#160;</div><div class="line"><a name="l56445"></a><span class="lineno">56445</span>&#160;<span class="preprocessor">#define SPI_RD_POPR(base)        (SPI_POPR_REG(base))</span></div><div class="line"><a name="l56446"></a><span class="lineno">56446</span>&#160;</div><div class="line"><a name="l56466"></a><span class="lineno">56466</span>&#160;<span class="preprocessor">#define SPI_RD_TXFR0(base)       (SPI_TXFR0_REG(base))</span></div><div class="line"><a name="l56467"></a><span class="lineno">56467</span>&#160;</div><div class="line"><a name="l56469"></a><span class="lineno">56469</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l56470"></a><span class="lineno">56470</span>&#160;<span class="comment"> * Constants &amp; macros for individual SPI_TXFR0 bitfields</span></div><div class="line"><a name="l56471"></a><span class="lineno">56471</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l56472"></a><span class="lineno">56472</span>&#160;</div><div class="line"><a name="l56480"></a><span class="lineno">56480</span>&#160;<span class="preprocessor">#define SPI_RD_TXFR0_TXDATA(base) ((SPI_TXFR0_REG(base) &amp; SPI_TXFR0_TXDATA_MASK) &gt;&gt; SPI_TXFR0_TXDATA_SHIFT)</span></div><div class="line"><a name="l56481"></a><span class="lineno">56481</span>&#160;<span class="preprocessor">#define SPI_BRD_TXFR0_TXDATA(base) (SPI_RD_TXFR0_TXDATA(base))</span></div><div class="line"><a name="l56482"></a><span class="lineno">56482</span>&#160;</div><div class="line"><a name="l56493"></a><span class="lineno">56493</span>&#160;<span class="preprocessor">#define SPI_RD_TXFR0_TXCMD_TXDATA(base) ((SPI_TXFR0_REG(base) &amp; SPI_TXFR0_TXCMD_TXDATA_MASK) &gt;&gt; SPI_TXFR0_TXCMD_TXDATA_SHIFT)</span></div><div class="line"><a name="l56494"></a><span class="lineno">56494</span>&#160;<span class="preprocessor">#define SPI_BRD_TXFR0_TXCMD_TXDATA(base) (SPI_RD_TXFR0_TXCMD_TXDATA(base))</span></div><div class="line"><a name="l56495"></a><span class="lineno">56495</span>&#160;</div><div class="line"><a name="l56515"></a><span class="lineno">56515</span>&#160;<span class="preprocessor">#define SPI_RD_TXFR1(base)       (SPI_TXFR1_REG(base))</span></div><div class="line"><a name="l56516"></a><span class="lineno">56516</span>&#160;</div><div class="line"><a name="l56518"></a><span class="lineno">56518</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l56519"></a><span class="lineno">56519</span>&#160;<span class="comment"> * Constants &amp; macros for individual SPI_TXFR1 bitfields</span></div><div class="line"><a name="l56520"></a><span class="lineno">56520</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l56521"></a><span class="lineno">56521</span>&#160;</div><div class="line"><a name="l56529"></a><span class="lineno">56529</span>&#160;<span class="preprocessor">#define SPI_RD_TXFR1_TXDATA(base) ((SPI_TXFR1_REG(base) &amp; SPI_TXFR1_TXDATA_MASK) &gt;&gt; SPI_TXFR1_TXDATA_SHIFT)</span></div><div class="line"><a name="l56530"></a><span class="lineno">56530</span>&#160;<span class="preprocessor">#define SPI_BRD_TXFR1_TXDATA(base) (SPI_RD_TXFR1_TXDATA(base))</span></div><div class="line"><a name="l56531"></a><span class="lineno">56531</span>&#160;</div><div class="line"><a name="l56542"></a><span class="lineno">56542</span>&#160;<span class="preprocessor">#define SPI_RD_TXFR1_TXCMD_TXDATA(base) ((SPI_TXFR1_REG(base) &amp; SPI_TXFR1_TXCMD_TXDATA_MASK) &gt;&gt; SPI_TXFR1_TXCMD_TXDATA_SHIFT)</span></div><div class="line"><a name="l56543"></a><span class="lineno">56543</span>&#160;<span class="preprocessor">#define SPI_BRD_TXFR1_TXCMD_TXDATA(base) (SPI_RD_TXFR1_TXCMD_TXDATA(base))</span></div><div class="line"><a name="l56544"></a><span class="lineno">56544</span>&#160;</div><div class="line"><a name="l56564"></a><span class="lineno">56564</span>&#160;<span class="preprocessor">#define SPI_RD_TXFR2(base)       (SPI_TXFR2_REG(base))</span></div><div class="line"><a name="l56565"></a><span class="lineno">56565</span>&#160;</div><div class="line"><a name="l56567"></a><span class="lineno">56567</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l56568"></a><span class="lineno">56568</span>&#160;<span class="comment"> * Constants &amp; macros for individual SPI_TXFR2 bitfields</span></div><div class="line"><a name="l56569"></a><span class="lineno">56569</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l56570"></a><span class="lineno">56570</span>&#160;</div><div class="line"><a name="l56578"></a><span class="lineno">56578</span>&#160;<span class="preprocessor">#define SPI_RD_TXFR2_TXDATA(base) ((SPI_TXFR2_REG(base) &amp; SPI_TXFR2_TXDATA_MASK) &gt;&gt; SPI_TXFR2_TXDATA_SHIFT)</span></div><div class="line"><a name="l56579"></a><span class="lineno">56579</span>&#160;<span class="preprocessor">#define SPI_BRD_TXFR2_TXDATA(base) (SPI_RD_TXFR2_TXDATA(base))</span></div><div class="line"><a name="l56580"></a><span class="lineno">56580</span>&#160;</div><div class="line"><a name="l56591"></a><span class="lineno">56591</span>&#160;<span class="preprocessor">#define SPI_RD_TXFR2_TXCMD_TXDATA(base) ((SPI_TXFR2_REG(base) &amp; SPI_TXFR2_TXCMD_TXDATA_MASK) &gt;&gt; SPI_TXFR2_TXCMD_TXDATA_SHIFT)</span></div><div class="line"><a name="l56592"></a><span class="lineno">56592</span>&#160;<span class="preprocessor">#define SPI_BRD_TXFR2_TXCMD_TXDATA(base) (SPI_RD_TXFR2_TXCMD_TXDATA(base))</span></div><div class="line"><a name="l56593"></a><span class="lineno">56593</span>&#160;</div><div class="line"><a name="l56613"></a><span class="lineno">56613</span>&#160;<span class="preprocessor">#define SPI_RD_TXFR3(base)       (SPI_TXFR3_REG(base))</span></div><div class="line"><a name="l56614"></a><span class="lineno">56614</span>&#160;</div><div class="line"><a name="l56616"></a><span class="lineno">56616</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l56617"></a><span class="lineno">56617</span>&#160;<span class="comment"> * Constants &amp; macros for individual SPI_TXFR3 bitfields</span></div><div class="line"><a name="l56618"></a><span class="lineno">56618</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l56619"></a><span class="lineno">56619</span>&#160;</div><div class="line"><a name="l56627"></a><span class="lineno">56627</span>&#160;<span class="preprocessor">#define SPI_RD_TXFR3_TXDATA(base) ((SPI_TXFR3_REG(base) &amp; SPI_TXFR3_TXDATA_MASK) &gt;&gt; SPI_TXFR3_TXDATA_SHIFT)</span></div><div class="line"><a name="l56628"></a><span class="lineno">56628</span>&#160;<span class="preprocessor">#define SPI_BRD_TXFR3_TXDATA(base) (SPI_RD_TXFR3_TXDATA(base))</span></div><div class="line"><a name="l56629"></a><span class="lineno">56629</span>&#160;</div><div class="line"><a name="l56640"></a><span class="lineno">56640</span>&#160;<span class="preprocessor">#define SPI_RD_TXFR3_TXCMD_TXDATA(base) ((SPI_TXFR3_REG(base) &amp; SPI_TXFR3_TXCMD_TXDATA_MASK) &gt;&gt; SPI_TXFR3_TXCMD_TXDATA_SHIFT)</span></div><div class="line"><a name="l56641"></a><span class="lineno">56641</span>&#160;<span class="preprocessor">#define SPI_BRD_TXFR3_TXCMD_TXDATA(base) (SPI_RD_TXFR3_TXCMD_TXDATA(base))</span></div><div class="line"><a name="l56642"></a><span class="lineno">56642</span>&#160;</div><div class="line"><a name="l56661"></a><span class="lineno">56661</span>&#160;<span class="preprocessor">#define SPI_RD_RXFR0(base)       (SPI_RXFR0_REG(base))</span></div><div class="line"><a name="l56662"></a><span class="lineno">56662</span>&#160;</div><div class="line"><a name="l56681"></a><span class="lineno">56681</span>&#160;<span class="preprocessor">#define SPI_RD_RXFR1(base)       (SPI_RXFR1_REG(base))</span></div><div class="line"><a name="l56682"></a><span class="lineno">56682</span>&#160;</div><div class="line"><a name="l56701"></a><span class="lineno">56701</span>&#160;<span class="preprocessor">#define SPI_RD_RXFR2(base)       (SPI_RXFR2_REG(base))</span></div><div class="line"><a name="l56702"></a><span class="lineno">56702</span>&#160;</div><div class="line"><a name="l56721"></a><span class="lineno">56721</span>&#160;<span class="preprocessor">#define SPI_RD_RXFR3(base)       (SPI_RXFR3_REG(base))</span></div><div class="line"><a name="l56722"></a><span class="lineno">56722</span>&#160;</div><div class="line"><a name="l56724"></a><span class="lineno">56724</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l56725"></a><span class="lineno">56725</span>&#160;<span class="comment"> * MK64F12 UART</span></div><div class="line"><a name="l56726"></a><span class="lineno">56726</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l56727"></a><span class="lineno">56727</span>&#160;<span class="comment"> * Serial Communication Interface</span></div><div class="line"><a name="l56728"></a><span class="lineno">56728</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l56729"></a><span class="lineno">56729</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l56730"></a><span class="lineno">56730</span>&#160;<span class="comment"> * - UART_BDH - UART Baud Rate Registers: High</span></div><div class="line"><a name="l56731"></a><span class="lineno">56731</span>&#160;<span class="comment"> * - UART_BDL - UART Baud Rate Registers: Low</span></div><div class="line"><a name="l56732"></a><span class="lineno">56732</span>&#160;<span class="comment"> * - UART_C1 - UART Control Register 1</span></div><div class="line"><a name="l56733"></a><span class="lineno">56733</span>&#160;<span class="comment"> * - UART_C2 - UART Control Register 2</span></div><div class="line"><a name="l56734"></a><span class="lineno">56734</span>&#160;<span class="comment"> * - UART_S1 - UART Status Register 1</span></div><div class="line"><a name="l56735"></a><span class="lineno">56735</span>&#160;<span class="comment"> * - UART_S2 - UART Status Register 2</span></div><div class="line"><a name="l56736"></a><span class="lineno">56736</span>&#160;<span class="comment"> * - UART_C3 - UART Control Register 3</span></div><div class="line"><a name="l56737"></a><span class="lineno">56737</span>&#160;<span class="comment"> * - UART_D - UART Data Register</span></div><div class="line"><a name="l56738"></a><span class="lineno">56738</span>&#160;<span class="comment"> * - UART_MA1 - UART Match Address Registers 1</span></div><div class="line"><a name="l56739"></a><span class="lineno">56739</span>&#160;<span class="comment"> * - UART_MA2 - UART Match Address Registers 2</span></div><div class="line"><a name="l56740"></a><span class="lineno">56740</span>&#160;<span class="comment"> * - UART_C4 - UART Control Register 4</span></div><div class="line"><a name="l56741"></a><span class="lineno">56741</span>&#160;<span class="comment"> * - UART_C5 - UART Control Register 5</span></div><div class="line"><a name="l56742"></a><span class="lineno">56742</span>&#160;<span class="comment"> * - UART_ED - UART Extended Data Register</span></div><div class="line"><a name="l56743"></a><span class="lineno">56743</span>&#160;<span class="comment"> * - UART_MODEM - UART Modem Register</span></div><div class="line"><a name="l56744"></a><span class="lineno">56744</span>&#160;<span class="comment"> * - UART_IR - UART Infrared Register</span></div><div class="line"><a name="l56745"></a><span class="lineno">56745</span>&#160;<span class="comment"> * - UART_PFIFO - UART FIFO Parameters</span></div><div class="line"><a name="l56746"></a><span class="lineno">56746</span>&#160;<span class="comment"> * - UART_CFIFO - UART FIFO Control Register</span></div><div class="line"><a name="l56747"></a><span class="lineno">56747</span>&#160;<span class="comment"> * - UART_SFIFO - UART FIFO Status Register</span></div><div class="line"><a name="l56748"></a><span class="lineno">56748</span>&#160;<span class="comment"> * - UART_TWFIFO - UART FIFO Transmit Watermark</span></div><div class="line"><a name="l56749"></a><span class="lineno">56749</span>&#160;<span class="comment"> * - UART_TCFIFO - UART FIFO Transmit Count</span></div><div class="line"><a name="l56750"></a><span class="lineno">56750</span>&#160;<span class="comment"> * - UART_RWFIFO - UART FIFO Receive Watermark</span></div><div class="line"><a name="l56751"></a><span class="lineno">56751</span>&#160;<span class="comment"> * - UART_RCFIFO - UART FIFO Receive Count</span></div><div class="line"><a name="l56752"></a><span class="lineno">56752</span>&#160;<span class="comment"> * - UART_C7816 - UART 7816 Control Register</span></div><div class="line"><a name="l56753"></a><span class="lineno">56753</span>&#160;<span class="comment"> * - UART_IE7816 - UART 7816 Interrupt Enable Register</span></div><div class="line"><a name="l56754"></a><span class="lineno">56754</span>&#160;<span class="comment"> * - UART_IS7816 - UART 7816 Interrupt Status Register</span></div><div class="line"><a name="l56755"></a><span class="lineno">56755</span>&#160;<span class="comment"> * - UART_WP7816T0 - UART 7816 Wait Parameter Register</span></div><div class="line"><a name="l56756"></a><span class="lineno">56756</span>&#160;<span class="comment"> * - UART_WP7816T1 - UART 7816 Wait Parameter Register</span></div><div class="line"><a name="l56757"></a><span class="lineno">56757</span>&#160;<span class="comment"> * - UART_WN7816 - UART 7816 Wait N Register</span></div><div class="line"><a name="l56758"></a><span class="lineno">56758</span>&#160;<span class="comment"> * - UART_WF7816 - UART 7816 Wait FD Register</span></div><div class="line"><a name="l56759"></a><span class="lineno">56759</span>&#160;<span class="comment"> * - UART_ET7816 - UART 7816 Error Threshold Register</span></div><div class="line"><a name="l56760"></a><span class="lineno">56760</span>&#160;<span class="comment"> * - UART_TL7816 - UART 7816 Transmit Length Register</span></div><div class="line"><a name="l56761"></a><span class="lineno">56761</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l56762"></a><span class="lineno">56762</span>&#160;</div><div class="line"><a name="l56763"></a><span class="lineno">56763</span>&#160;<span class="preprocessor">#define UART_INSTANCE_COUNT (6U) </span></div><div class="line"><a name="l56764"></a><span class="lineno">56764</span>&#160;<span class="preprocessor">#define UART0_IDX (0U) </span></div><div class="line"><a name="l56765"></a><span class="lineno">56765</span>&#160;<span class="preprocessor">#define UART1_IDX (1U) </span></div><div class="line"><a name="l56766"></a><span class="lineno">56766</span>&#160;<span class="preprocessor">#define UART2_IDX (2U) </span></div><div class="line"><a name="l56767"></a><span class="lineno">56767</span>&#160;<span class="preprocessor">#define UART3_IDX (3U) </span></div><div class="line"><a name="l56768"></a><span class="lineno">56768</span>&#160;<span class="preprocessor">#define UART4_IDX (4U) </span></div><div class="line"><a name="l56769"></a><span class="lineno">56769</span>&#160;<span class="preprocessor">#define UART5_IDX (5U) </span></div><div class="line"><a name="l56792"></a><span class="lineno">56792</span>&#160;<span class="preprocessor">#define UART_RD_BDH(base)        (UART_BDH_REG(base))</span></div><div class="line"><a name="l56793"></a><span class="lineno">56793</span>&#160;<span class="preprocessor">#define UART_WR_BDH(base, value) (UART_BDH_REG(base) = (value))</span></div><div class="line"><a name="l56794"></a><span class="lineno">56794</span>&#160;<span class="preprocessor">#define UART_RMW_BDH(base, mask, value) (UART_WR_BDH(base, (UART_RD_BDH(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l56795"></a><span class="lineno">56795</span>&#160;<span class="preprocessor">#define UART_SET_BDH(base, value) (UART_WR_BDH(base, UART_RD_BDH(base) |  (value)))</span></div><div class="line"><a name="l56796"></a><span class="lineno">56796</span>&#160;<span class="preprocessor">#define UART_CLR_BDH(base, value) (UART_WR_BDH(base, UART_RD_BDH(base) &amp; ~(value)))</span></div><div class="line"><a name="l56797"></a><span class="lineno">56797</span>&#160;<span class="preprocessor">#define UART_TOG_BDH(base, value) (UART_WR_BDH(base, UART_RD_BDH(base) ^  (value)))</span></div><div class="line"><a name="l56798"></a><span class="lineno">56798</span>&#160;</div><div class="line"><a name="l56800"></a><span class="lineno">56800</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l56801"></a><span class="lineno">56801</span>&#160;<span class="comment"> * Constants &amp; macros for individual UART_BDH bitfields</span></div><div class="line"><a name="l56802"></a><span class="lineno">56802</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l56803"></a><span class="lineno">56803</span>&#160;</div><div class="line"><a name="l56815"></a><span class="lineno">56815</span>&#160;<span class="preprocessor">#define UART_RD_BDH_SBR(base) ((UART_BDH_REG(base) &amp; UART_BDH_SBR_MASK) &gt;&gt; UART_BDH_SBR_SHIFT)</span></div><div class="line"><a name="l56816"></a><span class="lineno">56816</span>&#160;<span class="preprocessor">#define UART_BRD_BDH_SBR(base) (UART_RD_BDH_SBR(base))</span></div><div class="line"><a name="l56817"></a><span class="lineno">56817</span>&#160;</div><div class="line"><a name="l56819"></a><span class="lineno">56819</span>&#160;<span class="preprocessor">#define UART_WR_BDH_SBR(base, value) (UART_RMW_BDH(base, UART_BDH_SBR_MASK, UART_BDH_SBR(value)))</span></div><div class="line"><a name="l56820"></a><span class="lineno">56820</span>&#160;<span class="preprocessor">#define UART_BWR_BDH_SBR(base, value) (UART_WR_BDH_SBR(base, value))</span></div><div class="line"><a name="l56821"></a><span class="lineno">56821</span>&#160;</div><div class="line"><a name="l56836"></a><span class="lineno">56836</span>&#160;<span class="preprocessor">#define UART_RD_BDH_SBNS(base) ((UART_BDH_REG(base) &amp; UART_BDH_SBNS_MASK) &gt;&gt; UART_BDH_SBNS_SHIFT)</span></div><div class="line"><a name="l56837"></a><span class="lineno">56837</span>&#160;<span class="preprocessor">#define UART_BRD_BDH_SBNS(base) (BITBAND_ACCESS8(&amp;UART_BDH_REG(base), UART_BDH_SBNS_SHIFT))</span></div><div class="line"><a name="l56838"></a><span class="lineno">56838</span>&#160;</div><div class="line"><a name="l56840"></a><span class="lineno">56840</span>&#160;<span class="preprocessor">#define UART_WR_BDH_SBNS(base, value) (UART_RMW_BDH(base, UART_BDH_SBNS_MASK, UART_BDH_SBNS(value)))</span></div><div class="line"><a name="l56841"></a><span class="lineno">56841</span>&#160;<span class="preprocessor">#define UART_BWR_BDH_SBNS(base, value) (BITBAND_ACCESS8(&amp;UART_BDH_REG(base), UART_BDH_SBNS_SHIFT) = (value))</span></div><div class="line"><a name="l56842"></a><span class="lineno">56842</span>&#160;</div><div class="line"><a name="l56856"></a><span class="lineno">56856</span>&#160;<span class="preprocessor">#define UART_RD_BDH_RXEDGIE(base) ((UART_BDH_REG(base) &amp; UART_BDH_RXEDGIE_MASK) &gt;&gt; UART_BDH_RXEDGIE_SHIFT)</span></div><div class="line"><a name="l56857"></a><span class="lineno">56857</span>&#160;<span class="preprocessor">#define UART_BRD_BDH_RXEDGIE(base) (BITBAND_ACCESS8(&amp;UART_BDH_REG(base), UART_BDH_RXEDGIE_SHIFT))</span></div><div class="line"><a name="l56858"></a><span class="lineno">56858</span>&#160;</div><div class="line"><a name="l56860"></a><span class="lineno">56860</span>&#160;<span class="preprocessor">#define UART_WR_BDH_RXEDGIE(base, value) (UART_RMW_BDH(base, UART_BDH_RXEDGIE_MASK, UART_BDH_RXEDGIE(value)))</span></div><div class="line"><a name="l56861"></a><span class="lineno">56861</span>&#160;<span class="preprocessor">#define UART_BWR_BDH_RXEDGIE(base, value) (BITBAND_ACCESS8(&amp;UART_BDH_REG(base), UART_BDH_RXEDGIE_SHIFT) = (value))</span></div><div class="line"><a name="l56862"></a><span class="lineno">56862</span>&#160;</div><div class="line"><a name="l56876"></a><span class="lineno">56876</span>&#160;<span class="preprocessor">#define UART_RD_BDH_LBKDIE(base) ((UART_BDH_REG(base) &amp; UART_BDH_LBKDIE_MASK) &gt;&gt; UART_BDH_LBKDIE_SHIFT)</span></div><div class="line"><a name="l56877"></a><span class="lineno">56877</span>&#160;<span class="preprocessor">#define UART_BRD_BDH_LBKDIE(base) (BITBAND_ACCESS8(&amp;UART_BDH_REG(base), UART_BDH_LBKDIE_SHIFT))</span></div><div class="line"><a name="l56878"></a><span class="lineno">56878</span>&#160;</div><div class="line"><a name="l56880"></a><span class="lineno">56880</span>&#160;<span class="preprocessor">#define UART_WR_BDH_LBKDIE(base, value) (UART_RMW_BDH(base, UART_BDH_LBKDIE_MASK, UART_BDH_LBKDIE(value)))</span></div><div class="line"><a name="l56881"></a><span class="lineno">56881</span>&#160;<span class="preprocessor">#define UART_BWR_BDH_LBKDIE(base, value) (BITBAND_ACCESS8(&amp;UART_BDH_REG(base), UART_BDH_LBKDIE_SHIFT) = (value))</span></div><div class="line"><a name="l56882"></a><span class="lineno">56882</span>&#160;</div><div class="line"><a name="l56905"></a><span class="lineno">56905</span>&#160;<span class="preprocessor">#define UART_RD_BDL(base)        (UART_BDL_REG(base))</span></div><div class="line"><a name="l56906"></a><span class="lineno">56906</span>&#160;<span class="preprocessor">#define UART_WR_BDL(base, value) (UART_BDL_REG(base) = (value))</span></div><div class="line"><a name="l56907"></a><span class="lineno">56907</span>&#160;<span class="preprocessor">#define UART_RMW_BDL(base, mask, value) (UART_WR_BDL(base, (UART_RD_BDL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l56908"></a><span class="lineno">56908</span>&#160;<span class="preprocessor">#define UART_SET_BDL(base, value) (UART_WR_BDL(base, UART_RD_BDL(base) |  (value)))</span></div><div class="line"><a name="l56909"></a><span class="lineno">56909</span>&#160;<span class="preprocessor">#define UART_CLR_BDL(base, value) (UART_WR_BDL(base, UART_RD_BDL(base) &amp; ~(value)))</span></div><div class="line"><a name="l56910"></a><span class="lineno">56910</span>&#160;<span class="preprocessor">#define UART_TOG_BDL(base, value) (UART_WR_BDL(base, UART_RD_BDL(base) ^  (value)))</span></div><div class="line"><a name="l56911"></a><span class="lineno">56911</span>&#160;</div><div class="line"><a name="l56929"></a><span class="lineno">56929</span>&#160;<span class="preprocessor">#define UART_RD_C1(base)         (UART_C1_REG(base))</span></div><div class="line"><a name="l56930"></a><span class="lineno">56930</span>&#160;<span class="preprocessor">#define UART_WR_C1(base, value)  (UART_C1_REG(base) = (value))</span></div><div class="line"><a name="l56931"></a><span class="lineno">56931</span>&#160;<span class="preprocessor">#define UART_RMW_C1(base, mask, value) (UART_WR_C1(base, (UART_RD_C1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l56932"></a><span class="lineno">56932</span>&#160;<span class="preprocessor">#define UART_SET_C1(base, value) (UART_WR_C1(base, UART_RD_C1(base) |  (value)))</span></div><div class="line"><a name="l56933"></a><span class="lineno">56933</span>&#160;<span class="preprocessor">#define UART_CLR_C1(base, value) (UART_WR_C1(base, UART_RD_C1(base) &amp; ~(value)))</span></div><div class="line"><a name="l56934"></a><span class="lineno">56934</span>&#160;<span class="preprocessor">#define UART_TOG_C1(base, value) (UART_WR_C1(base, UART_RD_C1(base) ^  (value)))</span></div><div class="line"><a name="l56935"></a><span class="lineno">56935</span>&#160;</div><div class="line"><a name="l56937"></a><span class="lineno">56937</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l56938"></a><span class="lineno">56938</span>&#160;<span class="comment"> * Constants &amp; macros for individual UART_C1 bitfields</span></div><div class="line"><a name="l56939"></a><span class="lineno">56939</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l56940"></a><span class="lineno">56940</span>&#160;</div><div class="line"><a name="l56956"></a><span class="lineno">56956</span>&#160;<span class="preprocessor">#define UART_RD_C1_PT(base)  ((UART_C1_REG(base) &amp; UART_C1_PT_MASK) &gt;&gt; UART_C1_PT_SHIFT)</span></div><div class="line"><a name="l56957"></a><span class="lineno">56957</span>&#160;<span class="preprocessor">#define UART_BRD_C1_PT(base) (BITBAND_ACCESS8(&amp;UART_C1_REG(base), UART_C1_PT_SHIFT))</span></div><div class="line"><a name="l56958"></a><span class="lineno">56958</span>&#160;</div><div class="line"><a name="l56960"></a><span class="lineno">56960</span>&#160;<span class="preprocessor">#define UART_WR_C1_PT(base, value) (UART_RMW_C1(base, UART_C1_PT_MASK, UART_C1_PT(value)))</span></div><div class="line"><a name="l56961"></a><span class="lineno">56961</span>&#160;<span class="preprocessor">#define UART_BWR_C1_PT(base, value) (BITBAND_ACCESS8(&amp;UART_C1_REG(base), UART_C1_PT_SHIFT) = (value))</span></div><div class="line"><a name="l56962"></a><span class="lineno">56962</span>&#160;</div><div class="line"><a name="l56977"></a><span class="lineno">56977</span>&#160;<span class="preprocessor">#define UART_RD_C1_PE(base)  ((UART_C1_REG(base) &amp; UART_C1_PE_MASK) &gt;&gt; UART_C1_PE_SHIFT)</span></div><div class="line"><a name="l56978"></a><span class="lineno">56978</span>&#160;<span class="preprocessor">#define UART_BRD_C1_PE(base) (BITBAND_ACCESS8(&amp;UART_C1_REG(base), UART_C1_PE_SHIFT))</span></div><div class="line"><a name="l56979"></a><span class="lineno">56979</span>&#160;</div><div class="line"><a name="l56981"></a><span class="lineno">56981</span>&#160;<span class="preprocessor">#define UART_WR_C1_PE(base, value) (UART_RMW_C1(base, UART_C1_PE_MASK, UART_C1_PE(value)))</span></div><div class="line"><a name="l56982"></a><span class="lineno">56982</span>&#160;<span class="preprocessor">#define UART_BWR_C1_PE(base, value) (BITBAND_ACCESS8(&amp;UART_C1_REG(base), UART_C1_PE_SHIFT) = (value))</span></div><div class="line"><a name="l56983"></a><span class="lineno">56983</span>&#160;</div><div class="line"><a name="l57007"></a><span class="lineno">57007</span>&#160;<span class="preprocessor">#define UART_RD_C1_ILT(base) ((UART_C1_REG(base) &amp; UART_C1_ILT_MASK) &gt;&gt; UART_C1_ILT_SHIFT)</span></div><div class="line"><a name="l57008"></a><span class="lineno">57008</span>&#160;<span class="preprocessor">#define UART_BRD_C1_ILT(base) (BITBAND_ACCESS8(&amp;UART_C1_REG(base), UART_C1_ILT_SHIFT))</span></div><div class="line"><a name="l57009"></a><span class="lineno">57009</span>&#160;</div><div class="line"><a name="l57011"></a><span class="lineno">57011</span>&#160;<span class="preprocessor">#define UART_WR_C1_ILT(base, value) (UART_RMW_C1(base, UART_C1_ILT_MASK, UART_C1_ILT(value)))</span></div><div class="line"><a name="l57012"></a><span class="lineno">57012</span>&#160;<span class="preprocessor">#define UART_BWR_C1_ILT(base, value) (BITBAND_ACCESS8(&amp;UART_C1_REG(base), UART_C1_ILT_SHIFT) = (value))</span></div><div class="line"><a name="l57013"></a><span class="lineno">57013</span>&#160;</div><div class="line"><a name="l57028"></a><span class="lineno">57028</span>&#160;<span class="preprocessor">#define UART_RD_C1_WAKE(base) ((UART_C1_REG(base) &amp; UART_C1_WAKE_MASK) &gt;&gt; UART_C1_WAKE_SHIFT)</span></div><div class="line"><a name="l57029"></a><span class="lineno">57029</span>&#160;<span class="preprocessor">#define UART_BRD_C1_WAKE(base) (BITBAND_ACCESS8(&amp;UART_C1_REG(base), UART_C1_WAKE_SHIFT))</span></div><div class="line"><a name="l57030"></a><span class="lineno">57030</span>&#160;</div><div class="line"><a name="l57032"></a><span class="lineno">57032</span>&#160;<span class="preprocessor">#define UART_WR_C1_WAKE(base, value) (UART_RMW_C1(base, UART_C1_WAKE_MASK, UART_C1_WAKE(value)))</span></div><div class="line"><a name="l57033"></a><span class="lineno">57033</span>&#160;<span class="preprocessor">#define UART_BWR_C1_WAKE(base, value) (BITBAND_ACCESS8(&amp;UART_C1_REG(base), UART_C1_WAKE_SHIFT) = (value))</span></div><div class="line"><a name="l57034"></a><span class="lineno">57034</span>&#160;</div><div class="line"><a name="l57047"></a><span class="lineno">57047</span>&#160;<span class="preprocessor">#define UART_RD_C1_M(base)   ((UART_C1_REG(base) &amp; UART_C1_M_MASK) &gt;&gt; UART_C1_M_SHIFT)</span></div><div class="line"><a name="l57048"></a><span class="lineno">57048</span>&#160;<span class="preprocessor">#define UART_BRD_C1_M(base)  (BITBAND_ACCESS8(&amp;UART_C1_REG(base), UART_C1_M_SHIFT))</span></div><div class="line"><a name="l57049"></a><span class="lineno">57049</span>&#160;</div><div class="line"><a name="l57051"></a><span class="lineno">57051</span>&#160;<span class="preprocessor">#define UART_WR_C1_M(base, value) (UART_RMW_C1(base, UART_C1_M_MASK, UART_C1_M(value)))</span></div><div class="line"><a name="l57052"></a><span class="lineno">57052</span>&#160;<span class="preprocessor">#define UART_BWR_C1_M(base, value) (BITBAND_ACCESS8(&amp;UART_C1_REG(base), UART_C1_M_SHIFT) = (value))</span></div><div class="line"><a name="l57053"></a><span class="lineno">57053</span>&#160;</div><div class="line"><a name="l57070"></a><span class="lineno">57070</span>&#160;<span class="preprocessor">#define UART_RD_C1_RSRC(base) ((UART_C1_REG(base) &amp; UART_C1_RSRC_MASK) &gt;&gt; UART_C1_RSRC_SHIFT)</span></div><div class="line"><a name="l57071"></a><span class="lineno">57071</span>&#160;<span class="preprocessor">#define UART_BRD_C1_RSRC(base) (BITBAND_ACCESS8(&amp;UART_C1_REG(base), UART_C1_RSRC_SHIFT))</span></div><div class="line"><a name="l57072"></a><span class="lineno">57072</span>&#160;</div><div class="line"><a name="l57074"></a><span class="lineno">57074</span>&#160;<span class="preprocessor">#define UART_WR_C1_RSRC(base, value) (UART_RMW_C1(base, UART_C1_RSRC_MASK, UART_C1_RSRC(value)))</span></div><div class="line"><a name="l57075"></a><span class="lineno">57075</span>&#160;<span class="preprocessor">#define UART_BWR_C1_RSRC(base, value) (BITBAND_ACCESS8(&amp;UART_C1_REG(base), UART_C1_RSRC_SHIFT) = (value))</span></div><div class="line"><a name="l57076"></a><span class="lineno">57076</span>&#160;</div><div class="line"><a name="l57087"></a><span class="lineno">57087</span>&#160;<span class="preprocessor">#define UART_RD_C1_UARTSWAI(base) ((UART_C1_REG(base) &amp; UART_C1_UARTSWAI_MASK) &gt;&gt; UART_C1_UARTSWAI_SHIFT)</span></div><div class="line"><a name="l57088"></a><span class="lineno">57088</span>&#160;<span class="preprocessor">#define UART_BRD_C1_UARTSWAI(base) (BITBAND_ACCESS8(&amp;UART_C1_REG(base), UART_C1_UARTSWAI_SHIFT))</span></div><div class="line"><a name="l57089"></a><span class="lineno">57089</span>&#160;</div><div class="line"><a name="l57091"></a><span class="lineno">57091</span>&#160;<span class="preprocessor">#define UART_WR_C1_UARTSWAI(base, value) (UART_RMW_C1(base, UART_C1_UARTSWAI_MASK, UART_C1_UARTSWAI(value)))</span></div><div class="line"><a name="l57092"></a><span class="lineno">57092</span>&#160;<span class="preprocessor">#define UART_BWR_C1_UARTSWAI(base, value) (BITBAND_ACCESS8(&amp;UART_C1_REG(base), UART_C1_UARTSWAI_SHIFT) = (value))</span></div><div class="line"><a name="l57093"></a><span class="lineno">57093</span>&#160;</div><div class="line"><a name="l57109"></a><span class="lineno">57109</span>&#160;<span class="preprocessor">#define UART_RD_C1_LOOPS(base) ((UART_C1_REG(base) &amp; UART_C1_LOOPS_MASK) &gt;&gt; UART_C1_LOOPS_SHIFT)</span></div><div class="line"><a name="l57110"></a><span class="lineno">57110</span>&#160;<span class="preprocessor">#define UART_BRD_C1_LOOPS(base) (BITBAND_ACCESS8(&amp;UART_C1_REG(base), UART_C1_LOOPS_SHIFT))</span></div><div class="line"><a name="l57111"></a><span class="lineno">57111</span>&#160;</div><div class="line"><a name="l57113"></a><span class="lineno">57113</span>&#160;<span class="preprocessor">#define UART_WR_C1_LOOPS(base, value) (UART_RMW_C1(base, UART_C1_LOOPS_MASK, UART_C1_LOOPS(value)))</span></div><div class="line"><a name="l57114"></a><span class="lineno">57114</span>&#160;<span class="preprocessor">#define UART_BWR_C1_LOOPS(base, value) (BITBAND_ACCESS8(&amp;UART_C1_REG(base), UART_C1_LOOPS_SHIFT) = (value))</span></div><div class="line"><a name="l57115"></a><span class="lineno">57115</span>&#160;</div><div class="line"><a name="l57132"></a><span class="lineno">57132</span>&#160;<span class="preprocessor">#define UART_RD_C2(base)         (UART_C2_REG(base))</span></div><div class="line"><a name="l57133"></a><span class="lineno">57133</span>&#160;<span class="preprocessor">#define UART_WR_C2(base, value)  (UART_C2_REG(base) = (value))</span></div><div class="line"><a name="l57134"></a><span class="lineno">57134</span>&#160;<span class="preprocessor">#define UART_RMW_C2(base, mask, value) (UART_WR_C2(base, (UART_RD_C2(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l57135"></a><span class="lineno">57135</span>&#160;<span class="preprocessor">#define UART_SET_C2(base, value) (UART_WR_C2(base, UART_RD_C2(base) |  (value)))</span></div><div class="line"><a name="l57136"></a><span class="lineno">57136</span>&#160;<span class="preprocessor">#define UART_CLR_C2(base, value) (UART_WR_C2(base, UART_RD_C2(base) &amp; ~(value)))</span></div><div class="line"><a name="l57137"></a><span class="lineno">57137</span>&#160;<span class="preprocessor">#define UART_TOG_C2(base, value) (UART_WR_C2(base, UART_RD_C2(base) ^  (value)))</span></div><div class="line"><a name="l57138"></a><span class="lineno">57138</span>&#160;</div><div class="line"><a name="l57140"></a><span class="lineno">57140</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l57141"></a><span class="lineno">57141</span>&#160;<span class="comment"> * Constants &amp; macros for individual UART_C2 bitfields</span></div><div class="line"><a name="l57142"></a><span class="lineno">57142</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l57143"></a><span class="lineno">57143</span>&#160;</div><div class="line"><a name="l57163"></a><span class="lineno">57163</span>&#160;<span class="preprocessor">#define UART_RD_C2_SBK(base) ((UART_C2_REG(base) &amp; UART_C2_SBK_MASK) &gt;&gt; UART_C2_SBK_SHIFT)</span></div><div class="line"><a name="l57164"></a><span class="lineno">57164</span>&#160;<span class="preprocessor">#define UART_BRD_C2_SBK(base) (BITBAND_ACCESS8(&amp;UART_C2_REG(base), UART_C2_SBK_SHIFT))</span></div><div class="line"><a name="l57165"></a><span class="lineno">57165</span>&#160;</div><div class="line"><a name="l57167"></a><span class="lineno">57167</span>&#160;<span class="preprocessor">#define UART_WR_C2_SBK(base, value) (UART_RMW_C2(base, UART_C2_SBK_MASK, UART_C2_SBK(value)))</span></div><div class="line"><a name="l57168"></a><span class="lineno">57168</span>&#160;<span class="preprocessor">#define UART_BWR_C2_SBK(base, value) (BITBAND_ACCESS8(&amp;UART_C2_REG(base), UART_C2_SBK_SHIFT) = (value))</span></div><div class="line"><a name="l57169"></a><span class="lineno">57169</span>&#160;</div><div class="line"><a name="l57192"></a><span class="lineno">57192</span>&#160;<span class="preprocessor">#define UART_RD_C2_RWU(base) ((UART_C2_REG(base) &amp; UART_C2_RWU_MASK) &gt;&gt; UART_C2_RWU_SHIFT)</span></div><div class="line"><a name="l57193"></a><span class="lineno">57193</span>&#160;<span class="preprocessor">#define UART_BRD_C2_RWU(base) (BITBAND_ACCESS8(&amp;UART_C2_REG(base), UART_C2_RWU_SHIFT))</span></div><div class="line"><a name="l57194"></a><span class="lineno">57194</span>&#160;</div><div class="line"><a name="l57196"></a><span class="lineno">57196</span>&#160;<span class="preprocessor">#define UART_WR_C2_RWU(base, value) (UART_RMW_C2(base, UART_C2_RWU_MASK, UART_C2_RWU(value)))</span></div><div class="line"><a name="l57197"></a><span class="lineno">57197</span>&#160;<span class="preprocessor">#define UART_BWR_C2_RWU(base, value) (BITBAND_ACCESS8(&amp;UART_C2_REG(base), UART_C2_RWU_SHIFT) = (value))</span></div><div class="line"><a name="l57198"></a><span class="lineno">57198</span>&#160;</div><div class="line"><a name="l57211"></a><span class="lineno">57211</span>&#160;<span class="preprocessor">#define UART_RD_C2_RE(base)  ((UART_C2_REG(base) &amp; UART_C2_RE_MASK) &gt;&gt; UART_C2_RE_SHIFT)</span></div><div class="line"><a name="l57212"></a><span class="lineno">57212</span>&#160;<span class="preprocessor">#define UART_BRD_C2_RE(base) (BITBAND_ACCESS8(&amp;UART_C2_REG(base), UART_C2_RE_SHIFT))</span></div><div class="line"><a name="l57213"></a><span class="lineno">57213</span>&#160;</div><div class="line"><a name="l57215"></a><span class="lineno">57215</span>&#160;<span class="preprocessor">#define UART_WR_C2_RE(base, value) (UART_RMW_C2(base, UART_C2_RE_MASK, UART_C2_RE(value)))</span></div><div class="line"><a name="l57216"></a><span class="lineno">57216</span>&#160;<span class="preprocessor">#define UART_BWR_C2_RE(base, value) (BITBAND_ACCESS8(&amp;UART_C2_REG(base), UART_C2_RE_SHIFT) = (value))</span></div><div class="line"><a name="l57217"></a><span class="lineno">57217</span>&#160;</div><div class="line"><a name="l57234"></a><span class="lineno">57234</span>&#160;<span class="preprocessor">#define UART_RD_C2_TE(base)  ((UART_C2_REG(base) &amp; UART_C2_TE_MASK) &gt;&gt; UART_C2_TE_SHIFT)</span></div><div class="line"><a name="l57235"></a><span class="lineno">57235</span>&#160;<span class="preprocessor">#define UART_BRD_C2_TE(base) (BITBAND_ACCESS8(&amp;UART_C2_REG(base), UART_C2_TE_SHIFT))</span></div><div class="line"><a name="l57236"></a><span class="lineno">57236</span>&#160;</div><div class="line"><a name="l57238"></a><span class="lineno">57238</span>&#160;<span class="preprocessor">#define UART_WR_C2_TE(base, value) (UART_RMW_C2(base, UART_C2_TE_MASK, UART_C2_TE(value)))</span></div><div class="line"><a name="l57239"></a><span class="lineno">57239</span>&#160;<span class="preprocessor">#define UART_BWR_C2_TE(base, value) (BITBAND_ACCESS8(&amp;UART_C2_REG(base), UART_C2_TE_SHIFT) = (value))</span></div><div class="line"><a name="l57240"></a><span class="lineno">57240</span>&#160;</div><div class="line"><a name="l57254"></a><span class="lineno">57254</span>&#160;<span class="preprocessor">#define UART_RD_C2_ILIE(base) ((UART_C2_REG(base) &amp; UART_C2_ILIE_MASK) &gt;&gt; UART_C2_ILIE_SHIFT)</span></div><div class="line"><a name="l57255"></a><span class="lineno">57255</span>&#160;<span class="preprocessor">#define UART_BRD_C2_ILIE(base) (BITBAND_ACCESS8(&amp;UART_C2_REG(base), UART_C2_ILIE_SHIFT))</span></div><div class="line"><a name="l57256"></a><span class="lineno">57256</span>&#160;</div><div class="line"><a name="l57258"></a><span class="lineno">57258</span>&#160;<span class="preprocessor">#define UART_WR_C2_ILIE(base, value) (UART_RMW_C2(base, UART_C2_ILIE_MASK, UART_C2_ILIE(value)))</span></div><div class="line"><a name="l57259"></a><span class="lineno">57259</span>&#160;<span class="preprocessor">#define UART_BWR_C2_ILIE(base, value) (BITBAND_ACCESS8(&amp;UART_C2_REG(base), UART_C2_ILIE_SHIFT) = (value))</span></div><div class="line"><a name="l57260"></a><span class="lineno">57260</span>&#160;</div><div class="line"><a name="l57274"></a><span class="lineno">57274</span>&#160;<span class="preprocessor">#define UART_RD_C2_RIE(base) ((UART_C2_REG(base) &amp; UART_C2_RIE_MASK) &gt;&gt; UART_C2_RIE_SHIFT)</span></div><div class="line"><a name="l57275"></a><span class="lineno">57275</span>&#160;<span class="preprocessor">#define UART_BRD_C2_RIE(base) (BITBAND_ACCESS8(&amp;UART_C2_REG(base), UART_C2_RIE_SHIFT))</span></div><div class="line"><a name="l57276"></a><span class="lineno">57276</span>&#160;</div><div class="line"><a name="l57278"></a><span class="lineno">57278</span>&#160;<span class="preprocessor">#define UART_WR_C2_RIE(base, value) (UART_RMW_C2(base, UART_C2_RIE_MASK, UART_C2_RIE(value)))</span></div><div class="line"><a name="l57279"></a><span class="lineno">57279</span>&#160;<span class="preprocessor">#define UART_BWR_C2_RIE(base, value) (BITBAND_ACCESS8(&amp;UART_C2_REG(base), UART_C2_RIE_SHIFT) = (value))</span></div><div class="line"><a name="l57280"></a><span class="lineno">57280</span>&#160;</div><div class="line"><a name="l57296"></a><span class="lineno">57296</span>&#160;<span class="preprocessor">#define UART_RD_C2_TCIE(base) ((UART_C2_REG(base) &amp; UART_C2_TCIE_MASK) &gt;&gt; UART_C2_TCIE_SHIFT)</span></div><div class="line"><a name="l57297"></a><span class="lineno">57297</span>&#160;<span class="preprocessor">#define UART_BRD_C2_TCIE(base) (BITBAND_ACCESS8(&amp;UART_C2_REG(base), UART_C2_TCIE_SHIFT))</span></div><div class="line"><a name="l57298"></a><span class="lineno">57298</span>&#160;</div><div class="line"><a name="l57300"></a><span class="lineno">57300</span>&#160;<span class="preprocessor">#define UART_WR_C2_TCIE(base, value) (UART_RMW_C2(base, UART_C2_TCIE_MASK, UART_C2_TCIE(value)))</span></div><div class="line"><a name="l57301"></a><span class="lineno">57301</span>&#160;<span class="preprocessor">#define UART_BWR_C2_TCIE(base, value) (BITBAND_ACCESS8(&amp;UART_C2_REG(base), UART_C2_TCIE_SHIFT) = (value))</span></div><div class="line"><a name="l57302"></a><span class="lineno">57302</span>&#160;</div><div class="line"><a name="l57317"></a><span class="lineno">57317</span>&#160;<span class="preprocessor">#define UART_RD_C2_TIE(base) ((UART_C2_REG(base) &amp; UART_C2_TIE_MASK) &gt;&gt; UART_C2_TIE_SHIFT)</span></div><div class="line"><a name="l57318"></a><span class="lineno">57318</span>&#160;<span class="preprocessor">#define UART_BRD_C2_TIE(base) (BITBAND_ACCESS8(&amp;UART_C2_REG(base), UART_C2_TIE_SHIFT))</span></div><div class="line"><a name="l57319"></a><span class="lineno">57319</span>&#160;</div><div class="line"><a name="l57321"></a><span class="lineno">57321</span>&#160;<span class="preprocessor">#define UART_WR_C2_TIE(base, value) (UART_RMW_C2(base, UART_C2_TIE_MASK, UART_C2_TIE(value)))</span></div><div class="line"><a name="l57322"></a><span class="lineno">57322</span>&#160;<span class="preprocessor">#define UART_BWR_C2_TIE(base, value) (BITBAND_ACCESS8(&amp;UART_C2_REG(base), UART_C2_TIE_SHIFT) = (value))</span></div><div class="line"><a name="l57323"></a><span class="lineno">57323</span>&#160;</div><div class="line"><a name="l57356"></a><span class="lineno">57356</span>&#160;<span class="preprocessor">#define UART_RD_S1(base)         (UART_S1_REG(base))</span></div><div class="line"><a name="l57357"></a><span class="lineno">57357</span>&#160;</div><div class="line"><a name="l57359"></a><span class="lineno">57359</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l57360"></a><span class="lineno">57360</span>&#160;<span class="comment"> * Constants &amp; macros for individual UART_S1 bitfields</span></div><div class="line"><a name="l57361"></a><span class="lineno">57361</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l57362"></a><span class="lineno">57362</span>&#160;</div><div class="line"><a name="l57386"></a><span class="lineno">57386</span>&#160;<span class="preprocessor">#define UART_RD_S1_PF(base)  ((UART_S1_REG(base) &amp; UART_S1_PF_MASK) &gt;&gt; UART_S1_PF_SHIFT)</span></div><div class="line"><a name="l57387"></a><span class="lineno">57387</span>&#160;<span class="preprocessor">#define UART_BRD_S1_PF(base) (BITBAND_ACCESS8(&amp;UART_S1_REG(base), UART_S1_PF_SHIFT))</span></div><div class="line"><a name="l57388"></a><span class="lineno">57388</span>&#160;</div><div class="line"><a name="l57408"></a><span class="lineno">57408</span>&#160;<span class="preprocessor">#define UART_RD_S1_FE(base)  ((UART_S1_REG(base) &amp; UART_S1_FE_MASK) &gt;&gt; UART_S1_FE_SHIFT)</span></div><div class="line"><a name="l57409"></a><span class="lineno">57409</span>&#160;<span class="preprocessor">#define UART_BRD_S1_FE(base) (BITBAND_ACCESS8(&amp;UART_S1_REG(base), UART_S1_FE_SHIFT))</span></div><div class="line"><a name="l57410"></a><span class="lineno">57410</span>&#160;</div><div class="line"><a name="l57432"></a><span class="lineno">57432</span>&#160;<span class="preprocessor">#define UART_RD_S1_NF(base)  ((UART_S1_REG(base) &amp; UART_S1_NF_MASK) &gt;&gt; UART_S1_NF_SHIFT)</span></div><div class="line"><a name="l57433"></a><span class="lineno">57433</span>&#160;<span class="preprocessor">#define UART_BRD_S1_NF(base) (BITBAND_ACCESS8(&amp;UART_S1_REG(base), UART_S1_NF_SHIFT))</span></div><div class="line"><a name="l57434"></a><span class="lineno">57434</span>&#160;</div><div class="line"><a name="l57460"></a><span class="lineno">57460</span>&#160;<span class="preprocessor">#define UART_RD_S1_OR(base)  ((UART_S1_REG(base) &amp; UART_S1_OR_MASK) &gt;&gt; UART_S1_OR_SHIFT)</span></div><div class="line"><a name="l57461"></a><span class="lineno">57461</span>&#160;<span class="preprocessor">#define UART_BRD_S1_OR(base) (BITBAND_ACCESS8(&amp;UART_S1_REG(base), UART_S1_OR_SHIFT))</span></div><div class="line"><a name="l57462"></a><span class="lineno">57462</span>&#160;</div><div class="line"><a name="l57486"></a><span class="lineno">57486</span>&#160;<span class="preprocessor">#define UART_RD_S1_IDLE(base) ((UART_S1_REG(base) &amp; UART_S1_IDLE_MASK) &gt;&gt; UART_S1_IDLE_SHIFT)</span></div><div class="line"><a name="l57487"></a><span class="lineno">57487</span>&#160;<span class="preprocessor">#define UART_BRD_S1_IDLE(base) (BITBAND_ACCESS8(&amp;UART_S1_REG(base), UART_S1_IDLE_SHIFT))</span></div><div class="line"><a name="l57488"></a><span class="lineno">57488</span>&#160;</div><div class="line"><a name="l57513"></a><span class="lineno">57513</span>&#160;<span class="preprocessor">#define UART_RD_S1_RDRF(base) ((UART_S1_REG(base) &amp; UART_S1_RDRF_MASK) &gt;&gt; UART_S1_RDRF_SHIFT)</span></div><div class="line"><a name="l57514"></a><span class="lineno">57514</span>&#160;<span class="preprocessor">#define UART_BRD_S1_RDRF(base) (BITBAND_ACCESS8(&amp;UART_S1_REG(base), UART_S1_RDRF_SHIFT))</span></div><div class="line"><a name="l57515"></a><span class="lineno">57515</span>&#160;</div><div class="line"><a name="l57535"></a><span class="lineno">57535</span>&#160;<span class="preprocessor">#define UART_RD_S1_TC(base)  ((UART_S1_REG(base) &amp; UART_S1_TC_MASK) &gt;&gt; UART_S1_TC_SHIFT)</span></div><div class="line"><a name="l57536"></a><span class="lineno">57536</span>&#160;<span class="preprocessor">#define UART_BRD_S1_TC(base) (BITBAND_ACCESS8(&amp;UART_S1_REG(base), UART_S1_TC_SHIFT))</span></div><div class="line"><a name="l57537"></a><span class="lineno">57537</span>&#160;</div><div class="line"><a name="l57562"></a><span class="lineno">57562</span>&#160;<span class="preprocessor">#define UART_RD_S1_TDRE(base) ((UART_S1_REG(base) &amp; UART_S1_TDRE_MASK) &gt;&gt; UART_S1_TDRE_SHIFT)</span></div><div class="line"><a name="l57563"></a><span class="lineno">57563</span>&#160;<span class="preprocessor">#define UART_BRD_S1_TDRE(base) (BITBAND_ACCESS8(&amp;UART_S1_REG(base), UART_S1_TDRE_SHIFT))</span></div><div class="line"><a name="l57564"></a><span class="lineno">57564</span>&#160;</div><div class="line"><a name="l57585"></a><span class="lineno">57585</span>&#160;<span class="preprocessor">#define UART_RD_S2(base)         (UART_S2_REG(base))</span></div><div class="line"><a name="l57586"></a><span class="lineno">57586</span>&#160;<span class="preprocessor">#define UART_WR_S2(base, value)  (UART_S2_REG(base) = (value))</span></div><div class="line"><a name="l57587"></a><span class="lineno">57587</span>&#160;<span class="preprocessor">#define UART_RMW_S2(base, mask, value) (UART_WR_S2(base, (UART_RD_S2(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l57588"></a><span class="lineno">57588</span>&#160;<span class="preprocessor">#define UART_SET_S2(base, value) (UART_WR_S2(base, UART_RD_S2(base) |  (value)))</span></div><div class="line"><a name="l57589"></a><span class="lineno">57589</span>&#160;<span class="preprocessor">#define UART_CLR_S2(base, value) (UART_WR_S2(base, UART_RD_S2(base) &amp; ~(value)))</span></div><div class="line"><a name="l57590"></a><span class="lineno">57590</span>&#160;<span class="preprocessor">#define UART_TOG_S2(base, value) (UART_WR_S2(base, UART_RD_S2(base) ^  (value)))</span></div><div class="line"><a name="l57591"></a><span class="lineno">57591</span>&#160;</div><div class="line"><a name="l57593"></a><span class="lineno">57593</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l57594"></a><span class="lineno">57594</span>&#160;<span class="comment"> * Constants &amp; macros for individual UART_S2 bitfields</span></div><div class="line"><a name="l57595"></a><span class="lineno">57595</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l57596"></a><span class="lineno">57596</span>&#160;</div><div class="line"><a name="l57616"></a><span class="lineno">57616</span>&#160;<span class="preprocessor">#define UART_RD_S2_RAF(base) ((UART_S2_REG(base) &amp; UART_S2_RAF_MASK) &gt;&gt; UART_S2_RAF_SHIFT)</span></div><div class="line"><a name="l57617"></a><span class="lineno">57617</span>&#160;<span class="preprocessor">#define UART_BRD_S2_RAF(base) (BITBAND_ACCESS8(&amp;UART_S2_REG(base), UART_S2_RAF_SHIFT))</span></div><div class="line"><a name="l57618"></a><span class="lineno">57618</span>&#160;</div><div class="line"><a name="l57634"></a><span class="lineno">57634</span>&#160;<span class="preprocessor">#define UART_RD_S2_LBKDE(base) ((UART_S2_REG(base) &amp; UART_S2_LBKDE_MASK) &gt;&gt; UART_S2_LBKDE_SHIFT)</span></div><div class="line"><a name="l57635"></a><span class="lineno">57635</span>&#160;<span class="preprocessor">#define UART_BRD_S2_LBKDE(base) (BITBAND_ACCESS8(&amp;UART_S2_REG(base), UART_S2_LBKDE_SHIFT))</span></div><div class="line"><a name="l57636"></a><span class="lineno">57636</span>&#160;</div><div class="line"><a name="l57638"></a><span class="lineno">57638</span>&#160;<span class="preprocessor">#define UART_WR_S2_LBKDE(base, value) (UART_RMW_S2(base, (UART_S2_LBKDE_MASK | UART_S2_RXEDGIF_MASK | UART_S2_LBKDIF_MASK), UART_S2_LBKDE(value)))</span></div><div class="line"><a name="l57639"></a><span class="lineno">57639</span>&#160;<span class="preprocessor">#define UART_BWR_S2_LBKDE(base, value) (BITBAND_ACCESS8(&amp;UART_S2_REG(base), UART_S2_LBKDE_SHIFT) = (value))</span></div><div class="line"><a name="l57640"></a><span class="lineno">57640</span>&#160;</div><div class="line"><a name="l57656"></a><span class="lineno">57656</span>&#160;<span class="preprocessor">#define UART_RD_S2_BRK13(base) ((UART_S2_REG(base) &amp; UART_S2_BRK13_MASK) &gt;&gt; UART_S2_BRK13_SHIFT)</span></div><div class="line"><a name="l57657"></a><span class="lineno">57657</span>&#160;<span class="preprocessor">#define UART_BRD_S2_BRK13(base) (BITBAND_ACCESS8(&amp;UART_S2_REG(base), UART_S2_BRK13_SHIFT))</span></div><div class="line"><a name="l57658"></a><span class="lineno">57658</span>&#160;</div><div class="line"><a name="l57660"></a><span class="lineno">57660</span>&#160;<span class="preprocessor">#define UART_WR_S2_BRK13(base, value) (UART_RMW_S2(base, (UART_S2_BRK13_MASK | UART_S2_RXEDGIF_MASK | UART_S2_LBKDIF_MASK), UART_S2_BRK13(value)))</span></div><div class="line"><a name="l57661"></a><span class="lineno">57661</span>&#160;<span class="preprocessor">#define UART_BWR_S2_BRK13(base, value) (BITBAND_ACCESS8(&amp;UART_S2_REG(base), UART_S2_BRK13_SHIFT) = (value))</span></div><div class="line"><a name="l57662"></a><span class="lineno">57662</span>&#160;</div><div class="line"><a name="l57677"></a><span class="lineno">57677</span>&#160;<span class="preprocessor">#define UART_RD_S2_RWUID(base) ((UART_S2_REG(base) &amp; UART_S2_RWUID_MASK) &gt;&gt; UART_S2_RWUID_SHIFT)</span></div><div class="line"><a name="l57678"></a><span class="lineno">57678</span>&#160;<span class="preprocessor">#define UART_BRD_S2_RWUID(base) (BITBAND_ACCESS8(&amp;UART_S2_REG(base), UART_S2_RWUID_SHIFT))</span></div><div class="line"><a name="l57679"></a><span class="lineno">57679</span>&#160;</div><div class="line"><a name="l57681"></a><span class="lineno">57681</span>&#160;<span class="preprocessor">#define UART_WR_S2_RWUID(base, value) (UART_RMW_S2(base, (UART_S2_RWUID_MASK | UART_S2_RXEDGIF_MASK | UART_S2_LBKDIF_MASK), UART_S2_RWUID(value)))</span></div><div class="line"><a name="l57682"></a><span class="lineno">57682</span>&#160;<span class="preprocessor">#define UART_BWR_S2_RWUID(base, value) (BITBAND_ACCESS8(&amp;UART_S2_REG(base), UART_S2_RWUID_SHIFT) = (value))</span></div><div class="line"><a name="l57683"></a><span class="lineno">57683</span>&#160;</div><div class="line"><a name="l57706"></a><span class="lineno">57706</span>&#160;<span class="preprocessor">#define UART_RD_S2_RXINV(base) ((UART_S2_REG(base) &amp; UART_S2_RXINV_MASK) &gt;&gt; UART_S2_RXINV_SHIFT)</span></div><div class="line"><a name="l57707"></a><span class="lineno">57707</span>&#160;<span class="preprocessor">#define UART_BRD_S2_RXINV(base) (BITBAND_ACCESS8(&amp;UART_S2_REG(base), UART_S2_RXINV_SHIFT))</span></div><div class="line"><a name="l57708"></a><span class="lineno">57708</span>&#160;</div><div class="line"><a name="l57710"></a><span class="lineno">57710</span>&#160;<span class="preprocessor">#define UART_WR_S2_RXINV(base, value) (UART_RMW_S2(base, (UART_S2_RXINV_MASK | UART_S2_RXEDGIF_MASK | UART_S2_LBKDIF_MASK), UART_S2_RXINV(value)))</span></div><div class="line"><a name="l57711"></a><span class="lineno">57711</span>&#160;<span class="preprocessor">#define UART_BWR_S2_RXINV(base, value) (BITBAND_ACCESS8(&amp;UART_S2_REG(base), UART_S2_RXINV_SHIFT) = (value))</span></div><div class="line"><a name="l57712"></a><span class="lineno">57712</span>&#160;</div><div class="line"><a name="l57734"></a><span class="lineno">57734</span>&#160;<span class="preprocessor">#define UART_RD_S2_MSBF(base) ((UART_S2_REG(base) &amp; UART_S2_MSBF_MASK) &gt;&gt; UART_S2_MSBF_SHIFT)</span></div><div class="line"><a name="l57735"></a><span class="lineno">57735</span>&#160;<span class="preprocessor">#define UART_BRD_S2_MSBF(base) (BITBAND_ACCESS8(&amp;UART_S2_REG(base), UART_S2_MSBF_SHIFT))</span></div><div class="line"><a name="l57736"></a><span class="lineno">57736</span>&#160;</div><div class="line"><a name="l57738"></a><span class="lineno">57738</span>&#160;<span class="preprocessor">#define UART_WR_S2_MSBF(base, value) (UART_RMW_S2(base, (UART_S2_MSBF_MASK | UART_S2_RXEDGIF_MASK | UART_S2_LBKDIF_MASK), UART_S2_MSBF(value)))</span></div><div class="line"><a name="l57739"></a><span class="lineno">57739</span>&#160;<span class="preprocessor">#define UART_BWR_S2_MSBF(base, value) (BITBAND_ACCESS8(&amp;UART_S2_REG(base), UART_S2_MSBF_SHIFT) = (value))</span></div><div class="line"><a name="l57740"></a><span class="lineno">57740</span>&#160;</div><div class="line"><a name="l57756"></a><span class="lineno">57756</span>&#160;<span class="preprocessor">#define UART_RD_S2_RXEDGIF(base) ((UART_S2_REG(base) &amp; UART_S2_RXEDGIF_MASK) &gt;&gt; UART_S2_RXEDGIF_SHIFT)</span></div><div class="line"><a name="l57757"></a><span class="lineno">57757</span>&#160;<span class="preprocessor">#define UART_BRD_S2_RXEDGIF(base) (BITBAND_ACCESS8(&amp;UART_S2_REG(base), UART_S2_RXEDGIF_SHIFT))</span></div><div class="line"><a name="l57758"></a><span class="lineno">57758</span>&#160;</div><div class="line"><a name="l57760"></a><span class="lineno">57760</span>&#160;<span class="preprocessor">#define UART_WR_S2_RXEDGIF(base, value) (UART_RMW_S2(base, (UART_S2_RXEDGIF_MASK | UART_S2_LBKDIF_MASK), UART_S2_RXEDGIF(value)))</span></div><div class="line"><a name="l57761"></a><span class="lineno">57761</span>&#160;<span class="preprocessor">#define UART_BWR_S2_RXEDGIF(base, value) (BITBAND_ACCESS8(&amp;UART_S2_REG(base), UART_S2_RXEDGIF_SHIFT) = (value))</span></div><div class="line"><a name="l57762"></a><span class="lineno">57762</span>&#160;</div><div class="line"><a name="l57778"></a><span class="lineno">57778</span>&#160;<span class="preprocessor">#define UART_RD_S2_LBKDIF(base) ((UART_S2_REG(base) &amp; UART_S2_LBKDIF_MASK) &gt;&gt; UART_S2_LBKDIF_SHIFT)</span></div><div class="line"><a name="l57779"></a><span class="lineno">57779</span>&#160;<span class="preprocessor">#define UART_BRD_S2_LBKDIF(base) (BITBAND_ACCESS8(&amp;UART_S2_REG(base), UART_S2_LBKDIF_SHIFT))</span></div><div class="line"><a name="l57780"></a><span class="lineno">57780</span>&#160;</div><div class="line"><a name="l57782"></a><span class="lineno">57782</span>&#160;<span class="preprocessor">#define UART_WR_S2_LBKDIF(base, value) (UART_RMW_S2(base, (UART_S2_LBKDIF_MASK | UART_S2_RXEDGIF_MASK), UART_S2_LBKDIF(value)))</span></div><div class="line"><a name="l57783"></a><span class="lineno">57783</span>&#160;<span class="preprocessor">#define UART_BWR_S2_LBKDIF(base, value) (BITBAND_ACCESS8(&amp;UART_S2_REG(base), UART_S2_LBKDIF_SHIFT) = (value))</span></div><div class="line"><a name="l57784"></a><span class="lineno">57784</span>&#160;</div><div class="line"><a name="l57802"></a><span class="lineno">57802</span>&#160;<span class="preprocessor">#define UART_RD_C3(base)         (UART_C3_REG(base))</span></div><div class="line"><a name="l57803"></a><span class="lineno">57803</span>&#160;<span class="preprocessor">#define UART_WR_C3(base, value)  (UART_C3_REG(base) = (value))</span></div><div class="line"><a name="l57804"></a><span class="lineno">57804</span>&#160;<span class="preprocessor">#define UART_RMW_C3(base, mask, value) (UART_WR_C3(base, (UART_RD_C3(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l57805"></a><span class="lineno">57805</span>&#160;<span class="preprocessor">#define UART_SET_C3(base, value) (UART_WR_C3(base, UART_RD_C3(base) |  (value)))</span></div><div class="line"><a name="l57806"></a><span class="lineno">57806</span>&#160;<span class="preprocessor">#define UART_CLR_C3(base, value) (UART_WR_C3(base, UART_RD_C3(base) &amp; ~(value)))</span></div><div class="line"><a name="l57807"></a><span class="lineno">57807</span>&#160;<span class="preprocessor">#define UART_TOG_C3(base, value) (UART_WR_C3(base, UART_RD_C3(base) ^  (value)))</span></div><div class="line"><a name="l57808"></a><span class="lineno">57808</span>&#160;</div><div class="line"><a name="l57810"></a><span class="lineno">57810</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l57811"></a><span class="lineno">57811</span>&#160;<span class="comment"> * Constants &amp; macros for individual UART_C3 bitfields</span></div><div class="line"><a name="l57812"></a><span class="lineno">57812</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l57813"></a><span class="lineno">57813</span>&#160;</div><div class="line"><a name="l57825"></a><span class="lineno">57825</span>&#160;<span class="preprocessor">#define UART_RD_C3_PEIE(base) ((UART_C3_REG(base) &amp; UART_C3_PEIE_MASK) &gt;&gt; UART_C3_PEIE_SHIFT)</span></div><div class="line"><a name="l57826"></a><span class="lineno">57826</span>&#160;<span class="preprocessor">#define UART_BRD_C3_PEIE(base) (BITBAND_ACCESS8(&amp;UART_C3_REG(base), UART_C3_PEIE_SHIFT))</span></div><div class="line"><a name="l57827"></a><span class="lineno">57827</span>&#160;</div><div class="line"><a name="l57829"></a><span class="lineno">57829</span>&#160;<span class="preprocessor">#define UART_WR_C3_PEIE(base, value) (UART_RMW_C3(base, UART_C3_PEIE_MASK, UART_C3_PEIE(value)))</span></div><div class="line"><a name="l57830"></a><span class="lineno">57830</span>&#160;<span class="preprocessor">#define UART_BWR_C3_PEIE(base, value) (BITBAND_ACCESS8(&amp;UART_C3_REG(base), UART_C3_PEIE_SHIFT) = (value))</span></div><div class="line"><a name="l57831"></a><span class="lineno">57831</span>&#160;</div><div class="line"><a name="l57844"></a><span class="lineno">57844</span>&#160;<span class="preprocessor">#define UART_RD_C3_FEIE(base) ((UART_C3_REG(base) &amp; UART_C3_FEIE_MASK) &gt;&gt; UART_C3_FEIE_SHIFT)</span></div><div class="line"><a name="l57845"></a><span class="lineno">57845</span>&#160;<span class="preprocessor">#define UART_BRD_C3_FEIE(base) (BITBAND_ACCESS8(&amp;UART_C3_REG(base), UART_C3_FEIE_SHIFT))</span></div><div class="line"><a name="l57846"></a><span class="lineno">57846</span>&#160;</div><div class="line"><a name="l57848"></a><span class="lineno">57848</span>&#160;<span class="preprocessor">#define UART_WR_C3_FEIE(base, value) (UART_RMW_C3(base, UART_C3_FEIE_MASK, UART_C3_FEIE(value)))</span></div><div class="line"><a name="l57849"></a><span class="lineno">57849</span>&#160;<span class="preprocessor">#define UART_BWR_C3_FEIE(base, value) (BITBAND_ACCESS8(&amp;UART_C3_REG(base), UART_C3_FEIE_SHIFT) = (value))</span></div><div class="line"><a name="l57850"></a><span class="lineno">57850</span>&#160;</div><div class="line"><a name="l57863"></a><span class="lineno">57863</span>&#160;<span class="preprocessor">#define UART_RD_C3_NEIE(base) ((UART_C3_REG(base) &amp; UART_C3_NEIE_MASK) &gt;&gt; UART_C3_NEIE_SHIFT)</span></div><div class="line"><a name="l57864"></a><span class="lineno">57864</span>&#160;<span class="preprocessor">#define UART_BRD_C3_NEIE(base) (BITBAND_ACCESS8(&amp;UART_C3_REG(base), UART_C3_NEIE_SHIFT))</span></div><div class="line"><a name="l57865"></a><span class="lineno">57865</span>&#160;</div><div class="line"><a name="l57867"></a><span class="lineno">57867</span>&#160;<span class="preprocessor">#define UART_WR_C3_NEIE(base, value) (UART_RMW_C3(base, UART_C3_NEIE_MASK, UART_C3_NEIE(value)))</span></div><div class="line"><a name="l57868"></a><span class="lineno">57868</span>&#160;<span class="preprocessor">#define UART_BWR_C3_NEIE(base, value) (BITBAND_ACCESS8(&amp;UART_C3_REG(base), UART_C3_NEIE_SHIFT) = (value))</span></div><div class="line"><a name="l57869"></a><span class="lineno">57869</span>&#160;</div><div class="line"><a name="l57882"></a><span class="lineno">57882</span>&#160;<span class="preprocessor">#define UART_RD_C3_ORIE(base) ((UART_C3_REG(base) &amp; UART_C3_ORIE_MASK) &gt;&gt; UART_C3_ORIE_SHIFT)</span></div><div class="line"><a name="l57883"></a><span class="lineno">57883</span>&#160;<span class="preprocessor">#define UART_BRD_C3_ORIE(base) (BITBAND_ACCESS8(&amp;UART_C3_REG(base), UART_C3_ORIE_SHIFT))</span></div><div class="line"><a name="l57884"></a><span class="lineno">57884</span>&#160;</div><div class="line"><a name="l57886"></a><span class="lineno">57886</span>&#160;<span class="preprocessor">#define UART_WR_C3_ORIE(base, value) (UART_RMW_C3(base, UART_C3_ORIE_MASK, UART_C3_ORIE(value)))</span></div><div class="line"><a name="l57887"></a><span class="lineno">57887</span>&#160;<span class="preprocessor">#define UART_BWR_C3_ORIE(base, value) (BITBAND_ACCESS8(&amp;UART_C3_REG(base), UART_C3_ORIE_SHIFT) = (value))</span></div><div class="line"><a name="l57888"></a><span class="lineno">57888</span>&#160;</div><div class="line"><a name="l57912"></a><span class="lineno">57912</span>&#160;<span class="preprocessor">#define UART_RD_C3_TXINV(base) ((UART_C3_REG(base) &amp; UART_C3_TXINV_MASK) &gt;&gt; UART_C3_TXINV_SHIFT)</span></div><div class="line"><a name="l57913"></a><span class="lineno">57913</span>&#160;<span class="preprocessor">#define UART_BRD_C3_TXINV(base) (BITBAND_ACCESS8(&amp;UART_C3_REG(base), UART_C3_TXINV_SHIFT))</span></div><div class="line"><a name="l57914"></a><span class="lineno">57914</span>&#160;</div><div class="line"><a name="l57916"></a><span class="lineno">57916</span>&#160;<span class="preprocessor">#define UART_WR_C3_TXINV(base, value) (UART_RMW_C3(base, UART_C3_TXINV_MASK, UART_C3_TXINV(value)))</span></div><div class="line"><a name="l57917"></a><span class="lineno">57917</span>&#160;<span class="preprocessor">#define UART_BWR_C3_TXINV(base, value) (BITBAND_ACCESS8(&amp;UART_C3_REG(base), UART_C3_TXINV_SHIFT) = (value))</span></div><div class="line"><a name="l57918"></a><span class="lineno">57918</span>&#160;</div><div class="line"><a name="l57939"></a><span class="lineno">57939</span>&#160;<span class="preprocessor">#define UART_RD_C3_TXDIR(base) ((UART_C3_REG(base) &amp; UART_C3_TXDIR_MASK) &gt;&gt; UART_C3_TXDIR_SHIFT)</span></div><div class="line"><a name="l57940"></a><span class="lineno">57940</span>&#160;<span class="preprocessor">#define UART_BRD_C3_TXDIR(base) (BITBAND_ACCESS8(&amp;UART_C3_REG(base), UART_C3_TXDIR_SHIFT))</span></div><div class="line"><a name="l57941"></a><span class="lineno">57941</span>&#160;</div><div class="line"><a name="l57943"></a><span class="lineno">57943</span>&#160;<span class="preprocessor">#define UART_WR_C3_TXDIR(base, value) (UART_RMW_C3(base, UART_C3_TXDIR_MASK, UART_C3_TXDIR(value)))</span></div><div class="line"><a name="l57944"></a><span class="lineno">57944</span>&#160;<span class="preprocessor">#define UART_BWR_C3_TXDIR(base, value) (BITBAND_ACCESS8(&amp;UART_C3_REG(base), UART_C3_TXDIR_SHIFT) = (value))</span></div><div class="line"><a name="l57945"></a><span class="lineno">57945</span>&#160;</div><div class="line"><a name="l57959"></a><span class="lineno">57959</span>&#160;<span class="preprocessor">#define UART_RD_C3_T8(base)  ((UART_C3_REG(base) &amp; UART_C3_T8_MASK) &gt;&gt; UART_C3_T8_SHIFT)</span></div><div class="line"><a name="l57960"></a><span class="lineno">57960</span>&#160;<span class="preprocessor">#define UART_BRD_C3_T8(base) (BITBAND_ACCESS8(&amp;UART_C3_REG(base), UART_C3_T8_SHIFT))</span></div><div class="line"><a name="l57961"></a><span class="lineno">57961</span>&#160;</div><div class="line"><a name="l57963"></a><span class="lineno">57963</span>&#160;<span class="preprocessor">#define UART_WR_C3_T8(base, value) (UART_RMW_C3(base, UART_C3_T8_MASK, UART_C3_T8(value)))</span></div><div class="line"><a name="l57964"></a><span class="lineno">57964</span>&#160;<span class="preprocessor">#define UART_BWR_C3_T8(base, value) (BITBAND_ACCESS8(&amp;UART_C3_REG(base), UART_C3_T8_SHIFT) = (value))</span></div><div class="line"><a name="l57965"></a><span class="lineno">57965</span>&#160;</div><div class="line"><a name="l57977"></a><span class="lineno">57977</span>&#160;<span class="preprocessor">#define UART_RD_C3_R8(base)  ((UART_C3_REG(base) &amp; UART_C3_R8_MASK) &gt;&gt; UART_C3_R8_SHIFT)</span></div><div class="line"><a name="l57978"></a><span class="lineno">57978</span>&#160;<span class="preprocessor">#define UART_BRD_C3_R8(base) (BITBAND_ACCESS8(&amp;UART_C3_REG(base), UART_C3_R8_SHIFT))</span></div><div class="line"><a name="l57979"></a><span class="lineno">57979</span>&#160;</div><div class="line"><a name="l58011"></a><span class="lineno">58011</span>&#160;<span class="preprocessor">#define UART_RD_D(base)          (UART_D_REG(base))</span></div><div class="line"><a name="l58012"></a><span class="lineno">58012</span>&#160;<span class="preprocessor">#define UART_WR_D(base, value)   (UART_D_REG(base) = (value))</span></div><div class="line"><a name="l58013"></a><span class="lineno">58013</span>&#160;<span class="preprocessor">#define UART_RMW_D(base, mask, value) (UART_WR_D(base, (UART_RD_D(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l58014"></a><span class="lineno">58014</span>&#160;<span class="preprocessor">#define UART_SET_D(base, value)  (UART_WR_D(base, UART_RD_D(base) |  (value)))</span></div><div class="line"><a name="l58015"></a><span class="lineno">58015</span>&#160;<span class="preprocessor">#define UART_CLR_D(base, value)  (UART_WR_D(base, UART_RD_D(base) &amp; ~(value)))</span></div><div class="line"><a name="l58016"></a><span class="lineno">58016</span>&#160;<span class="preprocessor">#define UART_TOG_D(base, value)  (UART_WR_D(base, UART_RD_D(base) ^  (value)))</span></div><div class="line"><a name="l58017"></a><span class="lineno">58017</span>&#160;</div><div class="line"><a name="l58038"></a><span class="lineno">58038</span>&#160;<span class="preprocessor">#define UART_RD_MA1(base)        (UART_MA1_REG(base))</span></div><div class="line"><a name="l58039"></a><span class="lineno">58039</span>&#160;<span class="preprocessor">#define UART_WR_MA1(base, value) (UART_MA1_REG(base) = (value))</span></div><div class="line"><a name="l58040"></a><span class="lineno">58040</span>&#160;<span class="preprocessor">#define UART_RMW_MA1(base, mask, value) (UART_WR_MA1(base, (UART_RD_MA1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l58041"></a><span class="lineno">58041</span>&#160;<span class="preprocessor">#define UART_SET_MA1(base, value) (UART_WR_MA1(base, UART_RD_MA1(base) |  (value)))</span></div><div class="line"><a name="l58042"></a><span class="lineno">58042</span>&#160;<span class="preprocessor">#define UART_CLR_MA1(base, value) (UART_WR_MA1(base, UART_RD_MA1(base) &amp; ~(value)))</span></div><div class="line"><a name="l58043"></a><span class="lineno">58043</span>&#160;<span class="preprocessor">#define UART_TOG_MA1(base, value) (UART_WR_MA1(base, UART_RD_MA1(base) ^  (value)))</span></div><div class="line"><a name="l58044"></a><span class="lineno">58044</span>&#160;</div><div class="line"><a name="l58065"></a><span class="lineno">58065</span>&#160;<span class="preprocessor">#define UART_RD_MA2(base)        (UART_MA2_REG(base))</span></div><div class="line"><a name="l58066"></a><span class="lineno">58066</span>&#160;<span class="preprocessor">#define UART_WR_MA2(base, value) (UART_MA2_REG(base) = (value))</span></div><div class="line"><a name="l58067"></a><span class="lineno">58067</span>&#160;<span class="preprocessor">#define UART_RMW_MA2(base, mask, value) (UART_WR_MA2(base, (UART_RD_MA2(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l58068"></a><span class="lineno">58068</span>&#160;<span class="preprocessor">#define UART_SET_MA2(base, value) (UART_WR_MA2(base, UART_RD_MA2(base) |  (value)))</span></div><div class="line"><a name="l58069"></a><span class="lineno">58069</span>&#160;<span class="preprocessor">#define UART_CLR_MA2(base, value) (UART_WR_MA2(base, UART_RD_MA2(base) &amp; ~(value)))</span></div><div class="line"><a name="l58070"></a><span class="lineno">58070</span>&#160;<span class="preprocessor">#define UART_TOG_MA2(base, value) (UART_WR_MA2(base, UART_RD_MA2(base) ^  (value)))</span></div><div class="line"><a name="l58071"></a><span class="lineno">58071</span>&#160;</div><div class="line"><a name="l58086"></a><span class="lineno">58086</span>&#160;<span class="preprocessor">#define UART_RD_C4(base)         (UART_C4_REG(base))</span></div><div class="line"><a name="l58087"></a><span class="lineno">58087</span>&#160;<span class="preprocessor">#define UART_WR_C4(base, value)  (UART_C4_REG(base) = (value))</span></div><div class="line"><a name="l58088"></a><span class="lineno">58088</span>&#160;<span class="preprocessor">#define UART_RMW_C4(base, mask, value) (UART_WR_C4(base, (UART_RD_C4(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l58089"></a><span class="lineno">58089</span>&#160;<span class="preprocessor">#define UART_SET_C4(base, value) (UART_WR_C4(base, UART_RD_C4(base) |  (value)))</span></div><div class="line"><a name="l58090"></a><span class="lineno">58090</span>&#160;<span class="preprocessor">#define UART_CLR_C4(base, value) (UART_WR_C4(base, UART_RD_C4(base) &amp; ~(value)))</span></div><div class="line"><a name="l58091"></a><span class="lineno">58091</span>&#160;<span class="preprocessor">#define UART_TOG_C4(base, value) (UART_WR_C4(base, UART_RD_C4(base) ^  (value)))</span></div><div class="line"><a name="l58092"></a><span class="lineno">58092</span>&#160;</div><div class="line"><a name="l58094"></a><span class="lineno">58094</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l58095"></a><span class="lineno">58095</span>&#160;<span class="comment"> * Constants &amp; macros for individual UART_C4 bitfields</span></div><div class="line"><a name="l58096"></a><span class="lineno">58096</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l58097"></a><span class="lineno">58097</span>&#160;</div><div class="line"><a name="l58106"></a><span class="lineno">58106</span>&#160;<span class="preprocessor">#define UART_RD_C4_BRFA(base) ((UART_C4_REG(base) &amp; UART_C4_BRFA_MASK) &gt;&gt; UART_C4_BRFA_SHIFT)</span></div><div class="line"><a name="l58107"></a><span class="lineno">58107</span>&#160;<span class="preprocessor">#define UART_BRD_C4_BRFA(base) (UART_RD_C4_BRFA(base))</span></div><div class="line"><a name="l58108"></a><span class="lineno">58108</span>&#160;</div><div class="line"><a name="l58110"></a><span class="lineno">58110</span>&#160;<span class="preprocessor">#define UART_WR_C4_BRFA(base, value) (UART_RMW_C4(base, UART_C4_BRFA_MASK, UART_C4_BRFA(value)))</span></div><div class="line"><a name="l58111"></a><span class="lineno">58111</span>&#160;<span class="preprocessor">#define UART_BWR_C4_BRFA(base, value) (UART_WR_C4_BRFA(base, value))</span></div><div class="line"><a name="l58112"></a><span class="lineno">58112</span>&#160;</div><div class="line"><a name="l58129"></a><span class="lineno">58129</span>&#160;<span class="preprocessor">#define UART_RD_C4_M10(base) ((UART_C4_REG(base) &amp; UART_C4_M10_MASK) &gt;&gt; UART_C4_M10_SHIFT)</span></div><div class="line"><a name="l58130"></a><span class="lineno">58130</span>&#160;<span class="preprocessor">#define UART_BRD_C4_M10(base) (BITBAND_ACCESS8(&amp;UART_C4_REG(base), UART_C4_M10_SHIFT))</span></div><div class="line"><a name="l58131"></a><span class="lineno">58131</span>&#160;</div><div class="line"><a name="l58133"></a><span class="lineno">58133</span>&#160;<span class="preprocessor">#define UART_WR_C4_M10(base, value) (UART_RMW_C4(base, UART_C4_M10_MASK, UART_C4_M10(value)))</span></div><div class="line"><a name="l58134"></a><span class="lineno">58134</span>&#160;<span class="preprocessor">#define UART_BWR_C4_M10(base, value) (BITBAND_ACCESS8(&amp;UART_C4_REG(base), UART_C4_M10_SHIFT) = (value))</span></div><div class="line"><a name="l58135"></a><span class="lineno">58135</span>&#160;</div><div class="line"><a name="l58152"></a><span class="lineno">58152</span>&#160;<span class="preprocessor">#define UART_RD_C4_MAEN2(base) ((UART_C4_REG(base) &amp; UART_C4_MAEN2_MASK) &gt;&gt; UART_C4_MAEN2_SHIFT)</span></div><div class="line"><a name="l58153"></a><span class="lineno">58153</span>&#160;<span class="preprocessor">#define UART_BRD_C4_MAEN2(base) (BITBAND_ACCESS8(&amp;UART_C4_REG(base), UART_C4_MAEN2_SHIFT))</span></div><div class="line"><a name="l58154"></a><span class="lineno">58154</span>&#160;</div><div class="line"><a name="l58156"></a><span class="lineno">58156</span>&#160;<span class="preprocessor">#define UART_WR_C4_MAEN2(base, value) (UART_RMW_C4(base, UART_C4_MAEN2_MASK, UART_C4_MAEN2(value)))</span></div><div class="line"><a name="l58157"></a><span class="lineno">58157</span>&#160;<span class="preprocessor">#define UART_BWR_C4_MAEN2(base, value) (BITBAND_ACCESS8(&amp;UART_C4_REG(base), UART_C4_MAEN2_SHIFT) = (value))</span></div><div class="line"><a name="l58158"></a><span class="lineno">58158</span>&#160;</div><div class="line"><a name="l58175"></a><span class="lineno">58175</span>&#160;<span class="preprocessor">#define UART_RD_C4_MAEN1(base) ((UART_C4_REG(base) &amp; UART_C4_MAEN1_MASK) &gt;&gt; UART_C4_MAEN1_SHIFT)</span></div><div class="line"><a name="l58176"></a><span class="lineno">58176</span>&#160;<span class="preprocessor">#define UART_BRD_C4_MAEN1(base) (BITBAND_ACCESS8(&amp;UART_C4_REG(base), UART_C4_MAEN1_SHIFT))</span></div><div class="line"><a name="l58177"></a><span class="lineno">58177</span>&#160;</div><div class="line"><a name="l58179"></a><span class="lineno">58179</span>&#160;<span class="preprocessor">#define UART_WR_C4_MAEN1(base, value) (UART_RMW_C4(base, UART_C4_MAEN1_MASK, UART_C4_MAEN1(value)))</span></div><div class="line"><a name="l58180"></a><span class="lineno">58180</span>&#160;<span class="preprocessor">#define UART_BWR_C4_MAEN1(base, value) (BITBAND_ACCESS8(&amp;UART_C4_REG(base), UART_C4_MAEN1_SHIFT) = (value))</span></div><div class="line"><a name="l58181"></a><span class="lineno">58181</span>&#160;</div><div class="line"><a name="l58196"></a><span class="lineno">58196</span>&#160;<span class="preprocessor">#define UART_RD_C5(base)         (UART_C5_REG(base))</span></div><div class="line"><a name="l58197"></a><span class="lineno">58197</span>&#160;<span class="preprocessor">#define UART_WR_C5(base, value)  (UART_C5_REG(base) = (value))</span></div><div class="line"><a name="l58198"></a><span class="lineno">58198</span>&#160;<span class="preprocessor">#define UART_RMW_C5(base, mask, value) (UART_WR_C5(base, (UART_RD_C5(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l58199"></a><span class="lineno">58199</span>&#160;<span class="preprocessor">#define UART_SET_C5(base, value) (UART_WR_C5(base, UART_RD_C5(base) |  (value)))</span></div><div class="line"><a name="l58200"></a><span class="lineno">58200</span>&#160;<span class="preprocessor">#define UART_CLR_C5(base, value) (UART_WR_C5(base, UART_RD_C5(base) &amp; ~(value)))</span></div><div class="line"><a name="l58201"></a><span class="lineno">58201</span>&#160;<span class="preprocessor">#define UART_TOG_C5(base, value) (UART_WR_C5(base, UART_RD_C5(base) ^  (value)))</span></div><div class="line"><a name="l58202"></a><span class="lineno">58202</span>&#160;</div><div class="line"><a name="l58204"></a><span class="lineno">58204</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l58205"></a><span class="lineno">58205</span>&#160;<span class="comment"> * Constants &amp; macros for individual UART_C5 bitfields</span></div><div class="line"><a name="l58206"></a><span class="lineno">58206</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l58207"></a><span class="lineno">58207</span>&#160;</div><div class="line"><a name="l58224"></a><span class="lineno">58224</span>&#160;<span class="preprocessor">#define UART_RD_C5_LBKDDMAS(base) ((UART_C5_REG(base) &amp; UART_C5_LBKDDMAS_MASK) &gt;&gt; UART_C5_LBKDDMAS_SHIFT)</span></div><div class="line"><a name="l58225"></a><span class="lineno">58225</span>&#160;<span class="preprocessor">#define UART_BRD_C5_LBKDDMAS(base) (BITBAND_ACCESS8(&amp;UART_C5_REG(base), UART_C5_LBKDDMAS_SHIFT))</span></div><div class="line"><a name="l58226"></a><span class="lineno">58226</span>&#160;</div><div class="line"><a name="l58228"></a><span class="lineno">58228</span>&#160;<span class="preprocessor">#define UART_WR_C5_LBKDDMAS(base, value) (UART_RMW_C5(base, UART_C5_LBKDDMAS_MASK, UART_C5_LBKDDMAS(value)))</span></div><div class="line"><a name="l58229"></a><span class="lineno">58229</span>&#160;<span class="preprocessor">#define UART_BWR_C5_LBKDDMAS(base, value) (BITBAND_ACCESS8(&amp;UART_C5_REG(base), UART_C5_LBKDDMAS_SHIFT) = (value))</span></div><div class="line"><a name="l58230"></a><span class="lineno">58230</span>&#160;</div><div class="line"><a name="l58248"></a><span class="lineno">58248</span>&#160;<span class="preprocessor">#define UART_RD_C5_ILDMAS(base) ((UART_C5_REG(base) &amp; UART_C5_ILDMAS_MASK) &gt;&gt; UART_C5_ILDMAS_SHIFT)</span></div><div class="line"><a name="l58249"></a><span class="lineno">58249</span>&#160;<span class="preprocessor">#define UART_BRD_C5_ILDMAS(base) (BITBAND_ACCESS8(&amp;UART_C5_REG(base), UART_C5_ILDMAS_SHIFT))</span></div><div class="line"><a name="l58250"></a><span class="lineno">58250</span>&#160;</div><div class="line"><a name="l58252"></a><span class="lineno">58252</span>&#160;<span class="preprocessor">#define UART_WR_C5_ILDMAS(base, value) (UART_RMW_C5(base, UART_C5_ILDMAS_MASK, UART_C5_ILDMAS(value)))</span></div><div class="line"><a name="l58253"></a><span class="lineno">58253</span>&#160;<span class="preprocessor">#define UART_BWR_C5_ILDMAS(base, value) (BITBAND_ACCESS8(&amp;UART_C5_REG(base), UART_C5_ILDMAS_SHIFT) = (value))</span></div><div class="line"><a name="l58254"></a><span class="lineno">58254</span>&#160;</div><div class="line"><a name="l58272"></a><span class="lineno">58272</span>&#160;<span class="preprocessor">#define UART_RD_C5_RDMAS(base) ((UART_C5_REG(base) &amp; UART_C5_RDMAS_MASK) &gt;&gt; UART_C5_RDMAS_SHIFT)</span></div><div class="line"><a name="l58273"></a><span class="lineno">58273</span>&#160;<span class="preprocessor">#define UART_BRD_C5_RDMAS(base) (BITBAND_ACCESS8(&amp;UART_C5_REG(base), UART_C5_RDMAS_SHIFT))</span></div><div class="line"><a name="l58274"></a><span class="lineno">58274</span>&#160;</div><div class="line"><a name="l58276"></a><span class="lineno">58276</span>&#160;<span class="preprocessor">#define UART_WR_C5_RDMAS(base, value) (UART_RMW_C5(base, UART_C5_RDMAS_MASK, UART_C5_RDMAS(value)))</span></div><div class="line"><a name="l58277"></a><span class="lineno">58277</span>&#160;<span class="preprocessor">#define UART_BWR_C5_RDMAS(base, value) (BITBAND_ACCESS8(&amp;UART_C5_REG(base), UART_C5_RDMAS_SHIFT) = (value))</span></div><div class="line"><a name="l58278"></a><span class="lineno">58278</span>&#160;</div><div class="line"><a name="l58297"></a><span class="lineno">58297</span>&#160;<span class="preprocessor">#define UART_RD_C5_TCDMAS(base) ((UART_C5_REG(base) &amp; UART_C5_TCDMAS_MASK) &gt;&gt; UART_C5_TCDMAS_SHIFT)</span></div><div class="line"><a name="l58298"></a><span class="lineno">58298</span>&#160;<span class="preprocessor">#define UART_BRD_C5_TCDMAS(base) (BITBAND_ACCESS8(&amp;UART_C5_REG(base), UART_C5_TCDMAS_SHIFT))</span></div><div class="line"><a name="l58299"></a><span class="lineno">58299</span>&#160;</div><div class="line"><a name="l58301"></a><span class="lineno">58301</span>&#160;<span class="preprocessor">#define UART_WR_C5_TCDMAS(base, value) (UART_RMW_C5(base, UART_C5_TCDMAS_MASK, UART_C5_TCDMAS(value)))</span></div><div class="line"><a name="l58302"></a><span class="lineno">58302</span>&#160;<span class="preprocessor">#define UART_BWR_C5_TCDMAS(base, value) (BITBAND_ACCESS8(&amp;UART_C5_REG(base), UART_C5_TCDMAS_SHIFT) = (value))</span></div><div class="line"><a name="l58303"></a><span class="lineno">58303</span>&#160;</div><div class="line"><a name="l58323"></a><span class="lineno">58323</span>&#160;<span class="preprocessor">#define UART_RD_C5_TDMAS(base) ((UART_C5_REG(base) &amp; UART_C5_TDMAS_MASK) &gt;&gt; UART_C5_TDMAS_SHIFT)</span></div><div class="line"><a name="l58324"></a><span class="lineno">58324</span>&#160;<span class="preprocessor">#define UART_BRD_C5_TDMAS(base) (BITBAND_ACCESS8(&amp;UART_C5_REG(base), UART_C5_TDMAS_SHIFT))</span></div><div class="line"><a name="l58325"></a><span class="lineno">58325</span>&#160;</div><div class="line"><a name="l58327"></a><span class="lineno">58327</span>&#160;<span class="preprocessor">#define UART_WR_C5_TDMAS(base, value) (UART_RMW_C5(base, UART_C5_TDMAS_MASK, UART_C5_TDMAS(value)))</span></div><div class="line"><a name="l58328"></a><span class="lineno">58328</span>&#160;<span class="preprocessor">#define UART_BWR_C5_TDMAS(base, value) (BITBAND_ACCESS8(&amp;UART_C5_REG(base), UART_C5_TDMAS_SHIFT) = (value))</span></div><div class="line"><a name="l58329"></a><span class="lineno">58329</span>&#160;</div><div class="line"><a name="l58354"></a><span class="lineno">58354</span>&#160;<span class="preprocessor">#define UART_RD_ED(base)         (UART_ED_REG(base))</span></div><div class="line"><a name="l58355"></a><span class="lineno">58355</span>&#160;</div><div class="line"><a name="l58357"></a><span class="lineno">58357</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l58358"></a><span class="lineno">58358</span>&#160;<span class="comment"> * Constants &amp; macros for individual UART_ED bitfields</span></div><div class="line"><a name="l58359"></a><span class="lineno">58359</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l58360"></a><span class="lineno">58360</span>&#160;</div><div class="line"><a name="l58373"></a><span class="lineno">58373</span>&#160;<span class="preprocessor">#define UART_RD_ED_PARITYE(base) ((UART_ED_REG(base) &amp; UART_ED_PARITYE_MASK) &gt;&gt; UART_ED_PARITYE_SHIFT)</span></div><div class="line"><a name="l58374"></a><span class="lineno">58374</span>&#160;<span class="preprocessor">#define UART_BRD_ED_PARITYE(base) (BITBAND_ACCESS8(&amp;UART_ED_REG(base), UART_ED_PARITYE_SHIFT))</span></div><div class="line"><a name="l58375"></a><span class="lineno">58375</span>&#160;</div><div class="line"><a name="l58389"></a><span class="lineno">58389</span>&#160;<span class="preprocessor">#define UART_RD_ED_NOISY(base) ((UART_ED_REG(base) &amp; UART_ED_NOISY_MASK) &gt;&gt; UART_ED_NOISY_SHIFT)</span></div><div class="line"><a name="l58390"></a><span class="lineno">58390</span>&#160;<span class="preprocessor">#define UART_BRD_ED_NOISY(base) (BITBAND_ACCESS8(&amp;UART_ED_REG(base), UART_ED_NOISY_SHIFT))</span></div><div class="line"><a name="l58391"></a><span class="lineno">58391</span>&#160;</div><div class="line"><a name="l58411"></a><span class="lineno">58411</span>&#160;<span class="preprocessor">#define UART_RD_MODEM(base)      (UART_MODEM_REG(base))</span></div><div class="line"><a name="l58412"></a><span class="lineno">58412</span>&#160;<span class="preprocessor">#define UART_WR_MODEM(base, value) (UART_MODEM_REG(base) = (value))</span></div><div class="line"><a name="l58413"></a><span class="lineno">58413</span>&#160;<span class="preprocessor">#define UART_RMW_MODEM(base, mask, value) (UART_WR_MODEM(base, (UART_RD_MODEM(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l58414"></a><span class="lineno">58414</span>&#160;<span class="preprocessor">#define UART_SET_MODEM(base, value) (UART_WR_MODEM(base, UART_RD_MODEM(base) |  (value)))</span></div><div class="line"><a name="l58415"></a><span class="lineno">58415</span>&#160;<span class="preprocessor">#define UART_CLR_MODEM(base, value) (UART_WR_MODEM(base, UART_RD_MODEM(base) &amp; ~(value)))</span></div><div class="line"><a name="l58416"></a><span class="lineno">58416</span>&#160;<span class="preprocessor">#define UART_TOG_MODEM(base, value) (UART_WR_MODEM(base, UART_RD_MODEM(base) ^  (value)))</span></div><div class="line"><a name="l58417"></a><span class="lineno">58417</span>&#160;</div><div class="line"><a name="l58419"></a><span class="lineno">58419</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l58420"></a><span class="lineno">58420</span>&#160;<span class="comment"> * Constants &amp; macros for individual UART_MODEM bitfields</span></div><div class="line"><a name="l58421"></a><span class="lineno">58421</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l58422"></a><span class="lineno">58422</span>&#160;</div><div class="line"><a name="l58439"></a><span class="lineno">58439</span>&#160;<span class="preprocessor">#define UART_RD_MODEM_TXCTSE(base) ((UART_MODEM_REG(base) &amp; UART_MODEM_TXCTSE_MASK) &gt;&gt; UART_MODEM_TXCTSE_SHIFT)</span></div><div class="line"><a name="l58440"></a><span class="lineno">58440</span>&#160;<span class="preprocessor">#define UART_BRD_MODEM_TXCTSE(base) (BITBAND_ACCESS8(&amp;UART_MODEM_REG(base), UART_MODEM_TXCTSE_SHIFT))</span></div><div class="line"><a name="l58441"></a><span class="lineno">58441</span>&#160;</div><div class="line"><a name="l58443"></a><span class="lineno">58443</span>&#160;<span class="preprocessor">#define UART_WR_MODEM_TXCTSE(base, value) (UART_RMW_MODEM(base, UART_MODEM_TXCTSE_MASK, UART_MODEM_TXCTSE(value)))</span></div><div class="line"><a name="l58444"></a><span class="lineno">58444</span>&#160;<span class="preprocessor">#define UART_BWR_MODEM_TXCTSE(base, value) (BITBAND_ACCESS8(&amp;UART_MODEM_REG(base), UART_MODEM_TXCTSE_SHIFT) = (value))</span></div><div class="line"><a name="l58445"></a><span class="lineno">58445</span>&#160;</div><div class="line"><a name="l58461"></a><span class="lineno">58461</span>&#160;<span class="preprocessor">#define UART_RD_MODEM_TXRTSE(base) ((UART_MODEM_REG(base) &amp; UART_MODEM_TXRTSE_MASK) &gt;&gt; UART_MODEM_TXRTSE_SHIFT)</span></div><div class="line"><a name="l58462"></a><span class="lineno">58462</span>&#160;<span class="preprocessor">#define UART_BRD_MODEM_TXRTSE(base) (BITBAND_ACCESS8(&amp;UART_MODEM_REG(base), UART_MODEM_TXRTSE_SHIFT))</span></div><div class="line"><a name="l58463"></a><span class="lineno">58463</span>&#160;</div><div class="line"><a name="l58465"></a><span class="lineno">58465</span>&#160;<span class="preprocessor">#define UART_WR_MODEM_TXRTSE(base, value) (UART_RMW_MODEM(base, UART_MODEM_TXRTSE_MASK, UART_MODEM_TXRTSE(value)))</span></div><div class="line"><a name="l58466"></a><span class="lineno">58466</span>&#160;<span class="preprocessor">#define UART_BWR_MODEM_TXRTSE(base, value) (BITBAND_ACCESS8(&amp;UART_MODEM_REG(base), UART_MODEM_TXRTSE_SHIFT) = (value))</span></div><div class="line"><a name="l58467"></a><span class="lineno">58467</span>&#160;</div><div class="line"><a name="l58482"></a><span class="lineno">58482</span>&#160;<span class="preprocessor">#define UART_RD_MODEM_TXRTSPOL(base) ((UART_MODEM_REG(base) &amp; UART_MODEM_TXRTSPOL_MASK) &gt;&gt; UART_MODEM_TXRTSPOL_SHIFT)</span></div><div class="line"><a name="l58483"></a><span class="lineno">58483</span>&#160;<span class="preprocessor">#define UART_BRD_MODEM_TXRTSPOL(base) (BITBAND_ACCESS8(&amp;UART_MODEM_REG(base), UART_MODEM_TXRTSPOL_SHIFT))</span></div><div class="line"><a name="l58484"></a><span class="lineno">58484</span>&#160;</div><div class="line"><a name="l58486"></a><span class="lineno">58486</span>&#160;<span class="preprocessor">#define UART_WR_MODEM_TXRTSPOL(base, value) (UART_RMW_MODEM(base, UART_MODEM_TXRTSPOL_MASK, UART_MODEM_TXRTSPOL(value)))</span></div><div class="line"><a name="l58487"></a><span class="lineno">58487</span>&#160;<span class="preprocessor">#define UART_BWR_MODEM_TXRTSPOL(base, value) (BITBAND_ACCESS8(&amp;UART_MODEM_REG(base), UART_MODEM_TXRTSPOL_SHIFT) = (value))</span></div><div class="line"><a name="l58488"></a><span class="lineno">58488</span>&#160;</div><div class="line"><a name="l58505"></a><span class="lineno">58505</span>&#160;<span class="preprocessor">#define UART_RD_MODEM_RXRTSE(base) ((UART_MODEM_REG(base) &amp; UART_MODEM_RXRTSE_MASK) &gt;&gt; UART_MODEM_RXRTSE_SHIFT)</span></div><div class="line"><a name="l58506"></a><span class="lineno">58506</span>&#160;<span class="preprocessor">#define UART_BRD_MODEM_RXRTSE(base) (BITBAND_ACCESS8(&amp;UART_MODEM_REG(base), UART_MODEM_RXRTSE_SHIFT))</span></div><div class="line"><a name="l58507"></a><span class="lineno">58507</span>&#160;</div><div class="line"><a name="l58509"></a><span class="lineno">58509</span>&#160;<span class="preprocessor">#define UART_WR_MODEM_RXRTSE(base, value) (UART_RMW_MODEM(base, UART_MODEM_RXRTSE_MASK, UART_MODEM_RXRTSE(value)))</span></div><div class="line"><a name="l58510"></a><span class="lineno">58510</span>&#160;<span class="preprocessor">#define UART_BWR_MODEM_RXRTSE(base, value) (BITBAND_ACCESS8(&amp;UART_MODEM_REG(base), UART_MODEM_RXRTSE_SHIFT) = (value))</span></div><div class="line"><a name="l58511"></a><span class="lineno">58511</span>&#160;</div><div class="line"><a name="l58528"></a><span class="lineno">58528</span>&#160;<span class="preprocessor">#define UART_RD_IR(base)         (UART_IR_REG(base))</span></div><div class="line"><a name="l58529"></a><span class="lineno">58529</span>&#160;<span class="preprocessor">#define UART_WR_IR(base, value)  (UART_IR_REG(base) = (value))</span></div><div class="line"><a name="l58530"></a><span class="lineno">58530</span>&#160;<span class="preprocessor">#define UART_RMW_IR(base, mask, value) (UART_WR_IR(base, (UART_RD_IR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l58531"></a><span class="lineno">58531</span>&#160;<span class="preprocessor">#define UART_SET_IR(base, value) (UART_WR_IR(base, UART_RD_IR(base) |  (value)))</span></div><div class="line"><a name="l58532"></a><span class="lineno">58532</span>&#160;<span class="preprocessor">#define UART_CLR_IR(base, value) (UART_WR_IR(base, UART_RD_IR(base) &amp; ~(value)))</span></div><div class="line"><a name="l58533"></a><span class="lineno">58533</span>&#160;<span class="preprocessor">#define UART_TOG_IR(base, value) (UART_WR_IR(base, UART_RD_IR(base) ^  (value)))</span></div><div class="line"><a name="l58534"></a><span class="lineno">58534</span>&#160;</div><div class="line"><a name="l58536"></a><span class="lineno">58536</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l58537"></a><span class="lineno">58537</span>&#160;<span class="comment"> * Constants &amp; macros for individual UART_IR bitfields</span></div><div class="line"><a name="l58538"></a><span class="lineno">58538</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l58539"></a><span class="lineno">58539</span>&#160;</div><div class="line"><a name="l58553"></a><span class="lineno">58553</span>&#160;<span class="preprocessor">#define UART_RD_IR_TNP(base) ((UART_IR_REG(base) &amp; UART_IR_TNP_MASK) &gt;&gt; UART_IR_TNP_SHIFT)</span></div><div class="line"><a name="l58554"></a><span class="lineno">58554</span>&#160;<span class="preprocessor">#define UART_BRD_IR_TNP(base) (UART_RD_IR_TNP(base))</span></div><div class="line"><a name="l58555"></a><span class="lineno">58555</span>&#160;</div><div class="line"><a name="l58557"></a><span class="lineno">58557</span>&#160;<span class="preprocessor">#define UART_WR_IR_TNP(base, value) (UART_RMW_IR(base, UART_IR_TNP_MASK, UART_IR_TNP(value)))</span></div><div class="line"><a name="l58558"></a><span class="lineno">58558</span>&#160;<span class="preprocessor">#define UART_BWR_IR_TNP(base, value) (UART_WR_IR_TNP(base, value))</span></div><div class="line"><a name="l58559"></a><span class="lineno">58559</span>&#160;</div><div class="line"><a name="l58572"></a><span class="lineno">58572</span>&#160;<span class="preprocessor">#define UART_RD_IR_IREN(base) ((UART_IR_REG(base) &amp; UART_IR_IREN_MASK) &gt;&gt; UART_IR_IREN_SHIFT)</span></div><div class="line"><a name="l58573"></a><span class="lineno">58573</span>&#160;<span class="preprocessor">#define UART_BRD_IR_IREN(base) (BITBAND_ACCESS8(&amp;UART_IR_REG(base), UART_IR_IREN_SHIFT))</span></div><div class="line"><a name="l58574"></a><span class="lineno">58574</span>&#160;</div><div class="line"><a name="l58576"></a><span class="lineno">58576</span>&#160;<span class="preprocessor">#define UART_WR_IR_IREN(base, value) (UART_RMW_IR(base, UART_IR_IREN_MASK, UART_IR_IREN(value)))</span></div><div class="line"><a name="l58577"></a><span class="lineno">58577</span>&#160;<span class="preprocessor">#define UART_BWR_IR_IREN(base, value) (BITBAND_ACCESS8(&amp;UART_IR_REG(base), UART_IR_IREN_SHIFT) = (value))</span></div><div class="line"><a name="l58578"></a><span class="lineno">58578</span>&#160;</div><div class="line"><a name="l58599"></a><span class="lineno">58599</span>&#160;<span class="preprocessor">#define UART_RD_PFIFO(base)      (UART_PFIFO_REG(base))</span></div><div class="line"><a name="l58600"></a><span class="lineno">58600</span>&#160;<span class="preprocessor">#define UART_WR_PFIFO(base, value) (UART_PFIFO_REG(base) = (value))</span></div><div class="line"><a name="l58601"></a><span class="lineno">58601</span>&#160;<span class="preprocessor">#define UART_RMW_PFIFO(base, mask, value) (UART_WR_PFIFO(base, (UART_RD_PFIFO(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l58602"></a><span class="lineno">58602</span>&#160;<span class="preprocessor">#define UART_SET_PFIFO(base, value) (UART_WR_PFIFO(base, UART_RD_PFIFO(base) |  (value)))</span></div><div class="line"><a name="l58603"></a><span class="lineno">58603</span>&#160;<span class="preprocessor">#define UART_CLR_PFIFO(base, value) (UART_WR_PFIFO(base, UART_RD_PFIFO(base) &amp; ~(value)))</span></div><div class="line"><a name="l58604"></a><span class="lineno">58604</span>&#160;<span class="preprocessor">#define UART_TOG_PFIFO(base, value) (UART_WR_PFIFO(base, UART_RD_PFIFO(base) ^  (value)))</span></div><div class="line"><a name="l58605"></a><span class="lineno">58605</span>&#160;</div><div class="line"><a name="l58607"></a><span class="lineno">58607</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l58608"></a><span class="lineno">58608</span>&#160;<span class="comment"> * Constants &amp; macros for individual UART_PFIFO bitfields</span></div><div class="line"><a name="l58609"></a><span class="lineno">58609</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l58610"></a><span class="lineno">58610</span>&#160;</div><div class="line"><a name="l58629"></a><span class="lineno">58629</span>&#160;<span class="preprocessor">#define UART_RD_PFIFO_RXFIFOSIZE(base) ((UART_PFIFO_REG(base) &amp; UART_PFIFO_RXFIFOSIZE_MASK) &gt;&gt; UART_PFIFO_RXFIFOSIZE_SHIFT)</span></div><div class="line"><a name="l58630"></a><span class="lineno">58630</span>&#160;<span class="preprocessor">#define UART_BRD_PFIFO_RXFIFOSIZE(base) (UART_RD_PFIFO_RXFIFOSIZE(base))</span></div><div class="line"><a name="l58631"></a><span class="lineno">58631</span>&#160;</div><div class="line"><a name="l58649"></a><span class="lineno">58649</span>&#160;<span class="preprocessor">#define UART_RD_PFIFO_RXFE(base) ((UART_PFIFO_REG(base) &amp; UART_PFIFO_RXFE_MASK) &gt;&gt; UART_PFIFO_RXFE_SHIFT)</span></div><div class="line"><a name="l58650"></a><span class="lineno">58650</span>&#160;<span class="preprocessor">#define UART_BRD_PFIFO_RXFE(base) (BITBAND_ACCESS8(&amp;UART_PFIFO_REG(base), UART_PFIFO_RXFE_SHIFT))</span></div><div class="line"><a name="l58651"></a><span class="lineno">58651</span>&#160;</div><div class="line"><a name="l58653"></a><span class="lineno">58653</span>&#160;<span class="preprocessor">#define UART_WR_PFIFO_RXFE(base, value) (UART_RMW_PFIFO(base, UART_PFIFO_RXFE_MASK, UART_PFIFO_RXFE(value)))</span></div><div class="line"><a name="l58654"></a><span class="lineno">58654</span>&#160;<span class="preprocessor">#define UART_BWR_PFIFO_RXFE(base, value) (BITBAND_ACCESS8(&amp;UART_PFIFO_REG(base), UART_PFIFO_RXFE_SHIFT) = (value))</span></div><div class="line"><a name="l58655"></a><span class="lineno">58655</span>&#160;</div><div class="line"><a name="l58675"></a><span class="lineno">58675</span>&#160;<span class="preprocessor">#define UART_RD_PFIFO_TXFIFOSIZE(base) ((UART_PFIFO_REG(base) &amp; UART_PFIFO_TXFIFOSIZE_MASK) &gt;&gt; UART_PFIFO_TXFIFOSIZE_SHIFT)</span></div><div class="line"><a name="l58676"></a><span class="lineno">58676</span>&#160;<span class="preprocessor">#define UART_BRD_PFIFO_TXFIFOSIZE(base) (UART_RD_PFIFO_TXFIFOSIZE(base))</span></div><div class="line"><a name="l58677"></a><span class="lineno">58677</span>&#160;</div><div class="line"><a name="l58695"></a><span class="lineno">58695</span>&#160;<span class="preprocessor">#define UART_RD_PFIFO_TXFE(base) ((UART_PFIFO_REG(base) &amp; UART_PFIFO_TXFE_MASK) &gt;&gt; UART_PFIFO_TXFE_SHIFT)</span></div><div class="line"><a name="l58696"></a><span class="lineno">58696</span>&#160;<span class="preprocessor">#define UART_BRD_PFIFO_TXFE(base) (BITBAND_ACCESS8(&amp;UART_PFIFO_REG(base), UART_PFIFO_TXFE_SHIFT))</span></div><div class="line"><a name="l58697"></a><span class="lineno">58697</span>&#160;</div><div class="line"><a name="l58699"></a><span class="lineno">58699</span>&#160;<span class="preprocessor">#define UART_WR_PFIFO_TXFE(base, value) (UART_RMW_PFIFO(base, UART_PFIFO_TXFE_MASK, UART_PFIFO_TXFE(value)))</span></div><div class="line"><a name="l58700"></a><span class="lineno">58700</span>&#160;<span class="preprocessor">#define UART_BWR_PFIFO_TXFE(base, value) (BITBAND_ACCESS8(&amp;UART_PFIFO_REG(base), UART_PFIFO_TXFE_SHIFT) = (value))</span></div><div class="line"><a name="l58701"></a><span class="lineno">58701</span>&#160;</div><div class="line"><a name="l58722"></a><span class="lineno">58722</span>&#160;<span class="preprocessor">#define UART_RD_CFIFO(base)      (UART_CFIFO_REG(base))</span></div><div class="line"><a name="l58723"></a><span class="lineno">58723</span>&#160;<span class="preprocessor">#define UART_WR_CFIFO(base, value) (UART_CFIFO_REG(base) = (value))</span></div><div class="line"><a name="l58724"></a><span class="lineno">58724</span>&#160;<span class="preprocessor">#define UART_RMW_CFIFO(base, mask, value) (UART_WR_CFIFO(base, (UART_RD_CFIFO(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l58725"></a><span class="lineno">58725</span>&#160;<span class="preprocessor">#define UART_SET_CFIFO(base, value) (UART_WR_CFIFO(base, UART_RD_CFIFO(base) |  (value)))</span></div><div class="line"><a name="l58726"></a><span class="lineno">58726</span>&#160;<span class="preprocessor">#define UART_CLR_CFIFO(base, value) (UART_WR_CFIFO(base, UART_RD_CFIFO(base) &amp; ~(value)))</span></div><div class="line"><a name="l58727"></a><span class="lineno">58727</span>&#160;<span class="preprocessor">#define UART_TOG_CFIFO(base, value) (UART_WR_CFIFO(base, UART_RD_CFIFO(base) ^  (value)))</span></div><div class="line"><a name="l58728"></a><span class="lineno">58728</span>&#160;</div><div class="line"><a name="l58730"></a><span class="lineno">58730</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l58731"></a><span class="lineno">58731</span>&#160;<span class="comment"> * Constants &amp; macros for individual UART_CFIFO bitfields</span></div><div class="line"><a name="l58732"></a><span class="lineno">58732</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l58733"></a><span class="lineno">58733</span>&#160;</div><div class="line"><a name="l58745"></a><span class="lineno">58745</span>&#160;<span class="preprocessor">#define UART_RD_CFIFO_RXUFE(base) ((UART_CFIFO_REG(base) &amp; UART_CFIFO_RXUFE_MASK) &gt;&gt; UART_CFIFO_RXUFE_SHIFT)</span></div><div class="line"><a name="l58746"></a><span class="lineno">58746</span>&#160;<span class="preprocessor">#define UART_BRD_CFIFO_RXUFE(base) (BITBAND_ACCESS8(&amp;UART_CFIFO_REG(base), UART_CFIFO_RXUFE_SHIFT))</span></div><div class="line"><a name="l58747"></a><span class="lineno">58747</span>&#160;</div><div class="line"><a name="l58749"></a><span class="lineno">58749</span>&#160;<span class="preprocessor">#define UART_WR_CFIFO_RXUFE(base, value) (UART_RMW_CFIFO(base, UART_CFIFO_RXUFE_MASK, UART_CFIFO_RXUFE(value)))</span></div><div class="line"><a name="l58750"></a><span class="lineno">58750</span>&#160;<span class="preprocessor">#define UART_BWR_CFIFO_RXUFE(base, value) (BITBAND_ACCESS8(&amp;UART_CFIFO_REG(base), UART_CFIFO_RXUFE_SHIFT) = (value))</span></div><div class="line"><a name="l58751"></a><span class="lineno">58751</span>&#160;</div><div class="line"><a name="l58764"></a><span class="lineno">58764</span>&#160;<span class="preprocessor">#define UART_RD_CFIFO_TXOFE(base) ((UART_CFIFO_REG(base) &amp; UART_CFIFO_TXOFE_MASK) &gt;&gt; UART_CFIFO_TXOFE_SHIFT)</span></div><div class="line"><a name="l58765"></a><span class="lineno">58765</span>&#160;<span class="preprocessor">#define UART_BRD_CFIFO_TXOFE(base) (BITBAND_ACCESS8(&amp;UART_CFIFO_REG(base), UART_CFIFO_TXOFE_SHIFT))</span></div><div class="line"><a name="l58766"></a><span class="lineno">58766</span>&#160;</div><div class="line"><a name="l58768"></a><span class="lineno">58768</span>&#160;<span class="preprocessor">#define UART_WR_CFIFO_TXOFE(base, value) (UART_RMW_CFIFO(base, UART_CFIFO_TXOFE_MASK, UART_CFIFO_TXOFE(value)))</span></div><div class="line"><a name="l58769"></a><span class="lineno">58769</span>&#160;<span class="preprocessor">#define UART_BWR_CFIFO_TXOFE(base, value) (BITBAND_ACCESS8(&amp;UART_CFIFO_REG(base), UART_CFIFO_TXOFE_SHIFT) = (value))</span></div><div class="line"><a name="l58770"></a><span class="lineno">58770</span>&#160;</div><div class="line"><a name="l58783"></a><span class="lineno">58783</span>&#160;<span class="preprocessor">#define UART_RD_CFIFO_RXOFE(base) ((UART_CFIFO_REG(base) &amp; UART_CFIFO_RXOFE_MASK) &gt;&gt; UART_CFIFO_RXOFE_SHIFT)</span></div><div class="line"><a name="l58784"></a><span class="lineno">58784</span>&#160;<span class="preprocessor">#define UART_BRD_CFIFO_RXOFE(base) (BITBAND_ACCESS8(&amp;UART_CFIFO_REG(base), UART_CFIFO_RXOFE_SHIFT))</span></div><div class="line"><a name="l58785"></a><span class="lineno">58785</span>&#160;</div><div class="line"><a name="l58787"></a><span class="lineno">58787</span>&#160;<span class="preprocessor">#define UART_WR_CFIFO_RXOFE(base, value) (UART_RMW_CFIFO(base, UART_CFIFO_RXOFE_MASK, UART_CFIFO_RXOFE(value)))</span></div><div class="line"><a name="l58788"></a><span class="lineno">58788</span>&#160;<span class="preprocessor">#define UART_BWR_CFIFO_RXOFE(base, value) (BITBAND_ACCESS8(&amp;UART_CFIFO_REG(base), UART_CFIFO_RXOFE_SHIFT) = (value))</span></div><div class="line"><a name="l58789"></a><span class="lineno">58789</span>&#160;</div><div class="line"><a name="l58804"></a><span class="lineno">58804</span>&#160;<span class="preprocessor">#define UART_WR_CFIFO_RXFLUSH(base, value) (UART_RMW_CFIFO(base, UART_CFIFO_RXFLUSH_MASK, UART_CFIFO_RXFLUSH(value)))</span></div><div class="line"><a name="l58805"></a><span class="lineno">58805</span>&#160;<span class="preprocessor">#define UART_BWR_CFIFO_RXFLUSH(base, value) (BITBAND_ACCESS8(&amp;UART_CFIFO_REG(base), UART_CFIFO_RXFLUSH_SHIFT) = (value))</span></div><div class="line"><a name="l58806"></a><span class="lineno">58806</span>&#160;</div><div class="line"><a name="l58821"></a><span class="lineno">58821</span>&#160;<span class="preprocessor">#define UART_WR_CFIFO_TXFLUSH(base, value) (UART_RMW_CFIFO(base, UART_CFIFO_TXFLUSH_MASK, UART_CFIFO_TXFLUSH(value)))</span></div><div class="line"><a name="l58822"></a><span class="lineno">58822</span>&#160;<span class="preprocessor">#define UART_BWR_CFIFO_TXFLUSH(base, value) (BITBAND_ACCESS8(&amp;UART_CFIFO_REG(base), UART_CFIFO_TXFLUSH_SHIFT) = (value))</span></div><div class="line"><a name="l58823"></a><span class="lineno">58823</span>&#160;</div><div class="line"><a name="l58842"></a><span class="lineno">58842</span>&#160;<span class="preprocessor">#define UART_RD_SFIFO(base)      (UART_SFIFO_REG(base))</span></div><div class="line"><a name="l58843"></a><span class="lineno">58843</span>&#160;<span class="preprocessor">#define UART_WR_SFIFO(base, value) (UART_SFIFO_REG(base) = (value))</span></div><div class="line"><a name="l58844"></a><span class="lineno">58844</span>&#160;<span class="preprocessor">#define UART_RMW_SFIFO(base, mask, value) (UART_WR_SFIFO(base, (UART_RD_SFIFO(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l58845"></a><span class="lineno">58845</span>&#160;<span class="preprocessor">#define UART_SET_SFIFO(base, value) (UART_WR_SFIFO(base, UART_RD_SFIFO(base) |  (value)))</span></div><div class="line"><a name="l58846"></a><span class="lineno">58846</span>&#160;<span class="preprocessor">#define UART_CLR_SFIFO(base, value) (UART_WR_SFIFO(base, UART_RD_SFIFO(base) &amp; ~(value)))</span></div><div class="line"><a name="l58847"></a><span class="lineno">58847</span>&#160;<span class="preprocessor">#define UART_TOG_SFIFO(base, value) (UART_WR_SFIFO(base, UART_RD_SFIFO(base) ^  (value)))</span></div><div class="line"><a name="l58848"></a><span class="lineno">58848</span>&#160;</div><div class="line"><a name="l58850"></a><span class="lineno">58850</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l58851"></a><span class="lineno">58851</span>&#160;<span class="comment"> * Constants &amp; macros for individual UART_SFIFO bitfields</span></div><div class="line"><a name="l58852"></a><span class="lineno">58852</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l58853"></a><span class="lineno">58853</span>&#160;</div><div class="line"><a name="l58870"></a><span class="lineno">58870</span>&#160;<span class="preprocessor">#define UART_RD_SFIFO_RXUF(base) ((UART_SFIFO_REG(base) &amp; UART_SFIFO_RXUF_MASK) &gt;&gt; UART_SFIFO_RXUF_SHIFT)</span></div><div class="line"><a name="l58871"></a><span class="lineno">58871</span>&#160;<span class="preprocessor">#define UART_BRD_SFIFO_RXUF(base) (BITBAND_ACCESS8(&amp;UART_SFIFO_REG(base), UART_SFIFO_RXUF_SHIFT))</span></div><div class="line"><a name="l58872"></a><span class="lineno">58872</span>&#160;</div><div class="line"><a name="l58874"></a><span class="lineno">58874</span>&#160;<span class="preprocessor">#define UART_WR_SFIFO_RXUF(base, value) (UART_RMW_SFIFO(base, (UART_SFIFO_RXUF_MASK | UART_SFIFO_TXOF_MASK | UART_SFIFO_RXOF_MASK), UART_SFIFO_RXUF(value)))</span></div><div class="line"><a name="l58875"></a><span class="lineno">58875</span>&#160;<span class="preprocessor">#define UART_BWR_SFIFO_RXUF(base, value) (BITBAND_ACCESS8(&amp;UART_SFIFO_REG(base), UART_SFIFO_RXUF_SHIFT) = (value))</span></div><div class="line"><a name="l58876"></a><span class="lineno">58876</span>&#160;</div><div class="line"><a name="l58894"></a><span class="lineno">58894</span>&#160;<span class="preprocessor">#define UART_RD_SFIFO_TXOF(base) ((UART_SFIFO_REG(base) &amp; UART_SFIFO_TXOF_MASK) &gt;&gt; UART_SFIFO_TXOF_SHIFT)</span></div><div class="line"><a name="l58895"></a><span class="lineno">58895</span>&#160;<span class="preprocessor">#define UART_BRD_SFIFO_TXOF(base) (BITBAND_ACCESS8(&amp;UART_SFIFO_REG(base), UART_SFIFO_TXOF_SHIFT))</span></div><div class="line"><a name="l58896"></a><span class="lineno">58896</span>&#160;</div><div class="line"><a name="l58898"></a><span class="lineno">58898</span>&#160;<span class="preprocessor">#define UART_WR_SFIFO_TXOF(base, value) (UART_RMW_SFIFO(base, (UART_SFIFO_TXOF_MASK | UART_SFIFO_RXUF_MASK | UART_SFIFO_RXOF_MASK), UART_SFIFO_TXOF(value)))</span></div><div class="line"><a name="l58899"></a><span class="lineno">58899</span>&#160;<span class="preprocessor">#define UART_BWR_SFIFO_TXOF(base, value) (BITBAND_ACCESS8(&amp;UART_SFIFO_REG(base), UART_SFIFO_TXOF_SHIFT) = (value))</span></div><div class="line"><a name="l58900"></a><span class="lineno">58900</span>&#160;</div><div class="line"><a name="l58918"></a><span class="lineno">58918</span>&#160;<span class="preprocessor">#define UART_RD_SFIFO_RXOF(base) ((UART_SFIFO_REG(base) &amp; UART_SFIFO_RXOF_MASK) &gt;&gt; UART_SFIFO_RXOF_SHIFT)</span></div><div class="line"><a name="l58919"></a><span class="lineno">58919</span>&#160;<span class="preprocessor">#define UART_BRD_SFIFO_RXOF(base) (BITBAND_ACCESS8(&amp;UART_SFIFO_REG(base), UART_SFIFO_RXOF_SHIFT))</span></div><div class="line"><a name="l58920"></a><span class="lineno">58920</span>&#160;</div><div class="line"><a name="l58922"></a><span class="lineno">58922</span>&#160;<span class="preprocessor">#define UART_WR_SFIFO_RXOF(base, value) (UART_RMW_SFIFO(base, (UART_SFIFO_RXOF_MASK | UART_SFIFO_RXUF_MASK | UART_SFIFO_TXOF_MASK), UART_SFIFO_RXOF(value)))</span></div><div class="line"><a name="l58923"></a><span class="lineno">58923</span>&#160;<span class="preprocessor">#define UART_BWR_SFIFO_RXOF(base, value) (BITBAND_ACCESS8(&amp;UART_SFIFO_REG(base), UART_SFIFO_RXOF_SHIFT) = (value))</span></div><div class="line"><a name="l58924"></a><span class="lineno">58924</span>&#160;</div><div class="line"><a name="l58938"></a><span class="lineno">58938</span>&#160;<span class="preprocessor">#define UART_RD_SFIFO_RXEMPT(base) ((UART_SFIFO_REG(base) &amp; UART_SFIFO_RXEMPT_MASK) &gt;&gt; UART_SFIFO_RXEMPT_SHIFT)</span></div><div class="line"><a name="l58939"></a><span class="lineno">58939</span>&#160;<span class="preprocessor">#define UART_BRD_SFIFO_RXEMPT(base) (BITBAND_ACCESS8(&amp;UART_SFIFO_REG(base), UART_SFIFO_RXEMPT_SHIFT))</span></div><div class="line"><a name="l58940"></a><span class="lineno">58940</span>&#160;</div><div class="line"><a name="l58954"></a><span class="lineno">58954</span>&#160;<span class="preprocessor">#define UART_RD_SFIFO_TXEMPT(base) ((UART_SFIFO_REG(base) &amp; UART_SFIFO_TXEMPT_MASK) &gt;&gt; UART_SFIFO_TXEMPT_SHIFT)</span></div><div class="line"><a name="l58955"></a><span class="lineno">58955</span>&#160;<span class="preprocessor">#define UART_BRD_SFIFO_TXEMPT(base) (BITBAND_ACCESS8(&amp;UART_SFIFO_REG(base), UART_SFIFO_TXEMPT_SHIFT))</span></div><div class="line"><a name="l58956"></a><span class="lineno">58956</span>&#160;</div><div class="line"><a name="l58976"></a><span class="lineno">58976</span>&#160;<span class="preprocessor">#define UART_RD_TWFIFO(base)     (UART_TWFIFO_REG(base))</span></div><div class="line"><a name="l58977"></a><span class="lineno">58977</span>&#160;<span class="preprocessor">#define UART_WR_TWFIFO(base, value) (UART_TWFIFO_REG(base) = (value))</span></div><div class="line"><a name="l58978"></a><span class="lineno">58978</span>&#160;<span class="preprocessor">#define UART_RMW_TWFIFO(base, mask, value) (UART_WR_TWFIFO(base, (UART_RD_TWFIFO(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l58979"></a><span class="lineno">58979</span>&#160;<span class="preprocessor">#define UART_SET_TWFIFO(base, value) (UART_WR_TWFIFO(base, UART_RD_TWFIFO(base) |  (value)))</span></div><div class="line"><a name="l58980"></a><span class="lineno">58980</span>&#160;<span class="preprocessor">#define UART_CLR_TWFIFO(base, value) (UART_WR_TWFIFO(base, UART_RD_TWFIFO(base) &amp; ~(value)))</span></div><div class="line"><a name="l58981"></a><span class="lineno">58981</span>&#160;<span class="preprocessor">#define UART_TOG_TWFIFO(base, value) (UART_WR_TWFIFO(base, UART_RD_TWFIFO(base) ^  (value)))</span></div><div class="line"><a name="l58982"></a><span class="lineno">58982</span>&#160;</div><div class="line"><a name="l59000"></a><span class="lineno">59000</span>&#160;<span class="preprocessor">#define UART_RD_TCFIFO(base)     (UART_TCFIFO_REG(base))</span></div><div class="line"><a name="l59001"></a><span class="lineno">59001</span>&#160;</div><div class="line"><a name="l59021"></a><span class="lineno">59021</span>&#160;<span class="preprocessor">#define UART_RD_RWFIFO(base)     (UART_RWFIFO_REG(base))</span></div><div class="line"><a name="l59022"></a><span class="lineno">59022</span>&#160;<span class="preprocessor">#define UART_WR_RWFIFO(base, value) (UART_RWFIFO_REG(base) = (value))</span></div><div class="line"><a name="l59023"></a><span class="lineno">59023</span>&#160;<span class="preprocessor">#define UART_RMW_RWFIFO(base, mask, value) (UART_WR_RWFIFO(base, (UART_RD_RWFIFO(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l59024"></a><span class="lineno">59024</span>&#160;<span class="preprocessor">#define UART_SET_RWFIFO(base, value) (UART_WR_RWFIFO(base, UART_RD_RWFIFO(base) |  (value)))</span></div><div class="line"><a name="l59025"></a><span class="lineno">59025</span>&#160;<span class="preprocessor">#define UART_CLR_RWFIFO(base, value) (UART_WR_RWFIFO(base, UART_RD_RWFIFO(base) &amp; ~(value)))</span></div><div class="line"><a name="l59026"></a><span class="lineno">59026</span>&#160;<span class="preprocessor">#define UART_TOG_RWFIFO(base, value) (UART_WR_RWFIFO(base, UART_RD_RWFIFO(base) ^  (value)))</span></div><div class="line"><a name="l59027"></a><span class="lineno">59027</span>&#160;</div><div class="line"><a name="l59045"></a><span class="lineno">59045</span>&#160;<span class="preprocessor">#define UART_RD_RCFIFO(base)     (UART_RCFIFO_REG(base))</span></div><div class="line"><a name="l59046"></a><span class="lineno">59046</span>&#160;</div><div class="line"><a name="l59067"></a><span class="lineno">59067</span>&#160;<span class="preprocessor">#define UART_RD_C7816(base)      (UART_C7816_REG(base))</span></div><div class="line"><a name="l59068"></a><span class="lineno">59068</span>&#160;<span class="preprocessor">#define UART_WR_C7816(base, value) (UART_C7816_REG(base) = (value))</span></div><div class="line"><a name="l59069"></a><span class="lineno">59069</span>&#160;<span class="preprocessor">#define UART_RMW_C7816(base, mask, value) (UART_WR_C7816(base, (UART_RD_C7816(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l59070"></a><span class="lineno">59070</span>&#160;<span class="preprocessor">#define UART_SET_C7816(base, value) (UART_WR_C7816(base, UART_RD_C7816(base) |  (value)))</span></div><div class="line"><a name="l59071"></a><span class="lineno">59071</span>&#160;<span class="preprocessor">#define UART_CLR_C7816(base, value) (UART_WR_C7816(base, UART_RD_C7816(base) &amp; ~(value)))</span></div><div class="line"><a name="l59072"></a><span class="lineno">59072</span>&#160;<span class="preprocessor">#define UART_TOG_C7816(base, value) (UART_WR_C7816(base, UART_RD_C7816(base) ^  (value)))</span></div><div class="line"><a name="l59073"></a><span class="lineno">59073</span>&#160;</div><div class="line"><a name="l59075"></a><span class="lineno">59075</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l59076"></a><span class="lineno">59076</span>&#160;<span class="comment"> * Constants &amp; macros for individual UART_C7816 bitfields</span></div><div class="line"><a name="l59077"></a><span class="lineno">59077</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l59078"></a><span class="lineno">59078</span>&#160;</div><div class="line"><a name="l59093"></a><span class="lineno">59093</span>&#160;<span class="preprocessor">#define UART_RD_C7816_ISO_7816E(base) ((UART_C7816_REG(base) &amp; UART_C7816_ISO_7816E_MASK) &gt;&gt; UART_C7816_ISO_7816E_SHIFT)</span></div><div class="line"><a name="l59094"></a><span class="lineno">59094</span>&#160;<span class="preprocessor">#define UART_BRD_C7816_ISO_7816E(base) (BITBAND_ACCESS8(&amp;UART_C7816_REG(base), UART_C7816_ISO_7816E_SHIFT))</span></div><div class="line"><a name="l59095"></a><span class="lineno">59095</span>&#160;</div><div class="line"><a name="l59097"></a><span class="lineno">59097</span>&#160;<span class="preprocessor">#define UART_WR_C7816_ISO_7816E(base, value) (UART_RMW_C7816(base, UART_C7816_ISO_7816E_MASK, UART_C7816_ISO_7816E(value)))</span></div><div class="line"><a name="l59098"></a><span class="lineno">59098</span>&#160;<span class="preprocessor">#define UART_BWR_C7816_ISO_7816E(base, value) (BITBAND_ACCESS8(&amp;UART_C7816_REG(base), UART_C7816_ISO_7816E_SHIFT) = (value))</span></div><div class="line"><a name="l59099"></a><span class="lineno">59099</span>&#160;</div><div class="line"><a name="l59113"></a><span class="lineno">59113</span>&#160;<span class="preprocessor">#define UART_RD_C7816_TTYPE(base) ((UART_C7816_REG(base) &amp; UART_C7816_TTYPE_MASK) &gt;&gt; UART_C7816_TTYPE_SHIFT)</span></div><div class="line"><a name="l59114"></a><span class="lineno">59114</span>&#160;<span class="preprocessor">#define UART_BRD_C7816_TTYPE(base) (BITBAND_ACCESS8(&amp;UART_C7816_REG(base), UART_C7816_TTYPE_SHIFT))</span></div><div class="line"><a name="l59115"></a><span class="lineno">59115</span>&#160;</div><div class="line"><a name="l59117"></a><span class="lineno">59117</span>&#160;<span class="preprocessor">#define UART_WR_C7816_TTYPE(base, value) (UART_RMW_C7816(base, UART_C7816_TTYPE_MASK, UART_C7816_TTYPE(value)))</span></div><div class="line"><a name="l59118"></a><span class="lineno">59118</span>&#160;<span class="preprocessor">#define UART_BWR_C7816_TTYPE(base, value) (BITBAND_ACCESS8(&amp;UART_C7816_REG(base), UART_C7816_TTYPE_SHIFT) = (value))</span></div><div class="line"><a name="l59119"></a><span class="lineno">59119</span>&#160;</div><div class="line"><a name="l59144"></a><span class="lineno">59144</span>&#160;<span class="preprocessor">#define UART_RD_C7816_INIT(base) ((UART_C7816_REG(base) &amp; UART_C7816_INIT_MASK) &gt;&gt; UART_C7816_INIT_SHIFT)</span></div><div class="line"><a name="l59145"></a><span class="lineno">59145</span>&#160;<span class="preprocessor">#define UART_BRD_C7816_INIT(base) (BITBAND_ACCESS8(&amp;UART_C7816_REG(base), UART_C7816_INIT_SHIFT))</span></div><div class="line"><a name="l59146"></a><span class="lineno">59146</span>&#160;</div><div class="line"><a name="l59148"></a><span class="lineno">59148</span>&#160;<span class="preprocessor">#define UART_WR_C7816_INIT(base, value) (UART_RMW_C7816(base, UART_C7816_INIT_MASK, UART_C7816_INIT(value)))</span></div><div class="line"><a name="l59149"></a><span class="lineno">59149</span>&#160;<span class="preprocessor">#define UART_BWR_C7816_INIT(base, value) (BITBAND_ACCESS8(&amp;UART_C7816_REG(base), UART_C7816_INIT_SHIFT) = (value))</span></div><div class="line"><a name="l59150"></a><span class="lineno">59150</span>&#160;</div><div class="line"><a name="l59168"></a><span class="lineno">59168</span>&#160;<span class="preprocessor">#define UART_RD_C7816_ANACK(base) ((UART_C7816_REG(base) &amp; UART_C7816_ANACK_MASK) &gt;&gt; UART_C7816_ANACK_SHIFT)</span></div><div class="line"><a name="l59169"></a><span class="lineno">59169</span>&#160;<span class="preprocessor">#define UART_BRD_C7816_ANACK(base) (BITBAND_ACCESS8(&amp;UART_C7816_REG(base), UART_C7816_ANACK_SHIFT))</span></div><div class="line"><a name="l59170"></a><span class="lineno">59170</span>&#160;</div><div class="line"><a name="l59172"></a><span class="lineno">59172</span>&#160;<span class="preprocessor">#define UART_WR_C7816_ANACK(base, value) (UART_RMW_C7816(base, UART_C7816_ANACK_MASK, UART_C7816_ANACK(value)))</span></div><div class="line"><a name="l59173"></a><span class="lineno">59173</span>&#160;<span class="preprocessor">#define UART_BWR_C7816_ANACK(base, value) (BITBAND_ACCESS8(&amp;UART_C7816_REG(base), UART_C7816_ANACK_SHIFT) = (value))</span></div><div class="line"><a name="l59174"></a><span class="lineno">59174</span>&#160;</div><div class="line"><a name="l59194"></a><span class="lineno">59194</span>&#160;<span class="preprocessor">#define UART_RD_C7816_ONACK(base) ((UART_C7816_REG(base) &amp; UART_C7816_ONACK_MASK) &gt;&gt; UART_C7816_ONACK_SHIFT)</span></div><div class="line"><a name="l59195"></a><span class="lineno">59195</span>&#160;<span class="preprocessor">#define UART_BRD_C7816_ONACK(base) (BITBAND_ACCESS8(&amp;UART_C7816_REG(base), UART_C7816_ONACK_SHIFT))</span></div><div class="line"><a name="l59196"></a><span class="lineno">59196</span>&#160;</div><div class="line"><a name="l59198"></a><span class="lineno">59198</span>&#160;<span class="preprocessor">#define UART_WR_C7816_ONACK(base, value) (UART_RMW_C7816(base, UART_C7816_ONACK_MASK, UART_C7816_ONACK(value)))</span></div><div class="line"><a name="l59199"></a><span class="lineno">59199</span>&#160;<span class="preprocessor">#define UART_BWR_C7816_ONACK(base, value) (BITBAND_ACCESS8(&amp;UART_C7816_REG(base), UART_C7816_ONACK_SHIFT) = (value))</span></div><div class="line"><a name="l59200"></a><span class="lineno">59200</span>&#160;</div><div class="line"><a name="l59221"></a><span class="lineno">59221</span>&#160;<span class="preprocessor">#define UART_RD_IE7816(base)     (UART_IE7816_REG(base))</span></div><div class="line"><a name="l59222"></a><span class="lineno">59222</span>&#160;<span class="preprocessor">#define UART_WR_IE7816(base, value) (UART_IE7816_REG(base) = (value))</span></div><div class="line"><a name="l59223"></a><span class="lineno">59223</span>&#160;<span class="preprocessor">#define UART_RMW_IE7816(base, mask, value) (UART_WR_IE7816(base, (UART_RD_IE7816(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l59224"></a><span class="lineno">59224</span>&#160;<span class="preprocessor">#define UART_SET_IE7816(base, value) (UART_WR_IE7816(base, UART_RD_IE7816(base) |  (value)))</span></div><div class="line"><a name="l59225"></a><span class="lineno">59225</span>&#160;<span class="preprocessor">#define UART_CLR_IE7816(base, value) (UART_WR_IE7816(base, UART_RD_IE7816(base) &amp; ~(value)))</span></div><div class="line"><a name="l59226"></a><span class="lineno">59226</span>&#160;<span class="preprocessor">#define UART_TOG_IE7816(base, value) (UART_WR_IE7816(base, UART_RD_IE7816(base) ^  (value)))</span></div><div class="line"><a name="l59227"></a><span class="lineno">59227</span>&#160;</div><div class="line"><a name="l59229"></a><span class="lineno">59229</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l59230"></a><span class="lineno">59230</span>&#160;<span class="comment"> * Constants &amp; macros for individual UART_IE7816 bitfields</span></div><div class="line"><a name="l59231"></a><span class="lineno">59231</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l59232"></a><span class="lineno">59232</span>&#160;</div><div class="line"><a name="l59243"></a><span class="lineno">59243</span>&#160;<span class="preprocessor">#define UART_RD_IE7816_RXTE(base) ((UART_IE7816_REG(base) &amp; UART_IE7816_RXTE_MASK) &gt;&gt; UART_IE7816_RXTE_SHIFT)</span></div><div class="line"><a name="l59244"></a><span class="lineno">59244</span>&#160;<span class="preprocessor">#define UART_BRD_IE7816_RXTE(base) (BITBAND_ACCESS8(&amp;UART_IE7816_REG(base), UART_IE7816_RXTE_SHIFT))</span></div><div class="line"><a name="l59245"></a><span class="lineno">59245</span>&#160;</div><div class="line"><a name="l59247"></a><span class="lineno">59247</span>&#160;<span class="preprocessor">#define UART_WR_IE7816_RXTE(base, value) (UART_RMW_IE7816(base, UART_IE7816_RXTE_MASK, UART_IE7816_RXTE(value)))</span></div><div class="line"><a name="l59248"></a><span class="lineno">59248</span>&#160;<span class="preprocessor">#define UART_BWR_IE7816_RXTE(base, value) (BITBAND_ACCESS8(&amp;UART_IE7816_REG(base), UART_IE7816_RXTE_SHIFT) = (value))</span></div><div class="line"><a name="l59249"></a><span class="lineno">59249</span>&#160;</div><div class="line"><a name="l59261"></a><span class="lineno">59261</span>&#160;<span class="preprocessor">#define UART_RD_IE7816_TXTE(base) ((UART_IE7816_REG(base) &amp; UART_IE7816_TXTE_MASK) &gt;&gt; UART_IE7816_TXTE_SHIFT)</span></div><div class="line"><a name="l59262"></a><span class="lineno">59262</span>&#160;<span class="preprocessor">#define UART_BRD_IE7816_TXTE(base) (BITBAND_ACCESS8(&amp;UART_IE7816_REG(base), UART_IE7816_TXTE_SHIFT))</span></div><div class="line"><a name="l59263"></a><span class="lineno">59263</span>&#160;</div><div class="line"><a name="l59265"></a><span class="lineno">59265</span>&#160;<span class="preprocessor">#define UART_WR_IE7816_TXTE(base, value) (UART_RMW_IE7816(base, UART_IE7816_TXTE_MASK, UART_IE7816_TXTE(value)))</span></div><div class="line"><a name="l59266"></a><span class="lineno">59266</span>&#160;<span class="preprocessor">#define UART_BWR_IE7816_TXTE(base, value) (BITBAND_ACCESS8(&amp;UART_IE7816_REG(base), UART_IE7816_TXTE_SHIFT) = (value))</span></div><div class="line"><a name="l59267"></a><span class="lineno">59267</span>&#160;</div><div class="line"><a name="l59279"></a><span class="lineno">59279</span>&#160;<span class="preprocessor">#define UART_RD_IE7816_GTVE(base) ((UART_IE7816_REG(base) &amp; UART_IE7816_GTVE_MASK) &gt;&gt; UART_IE7816_GTVE_SHIFT)</span></div><div class="line"><a name="l59280"></a><span class="lineno">59280</span>&#160;<span class="preprocessor">#define UART_BRD_IE7816_GTVE(base) (BITBAND_ACCESS8(&amp;UART_IE7816_REG(base), UART_IE7816_GTVE_SHIFT))</span></div><div class="line"><a name="l59281"></a><span class="lineno">59281</span>&#160;</div><div class="line"><a name="l59283"></a><span class="lineno">59283</span>&#160;<span class="preprocessor">#define UART_WR_IE7816_GTVE(base, value) (UART_RMW_IE7816(base, UART_IE7816_GTVE_MASK, UART_IE7816_GTVE(value)))</span></div><div class="line"><a name="l59284"></a><span class="lineno">59284</span>&#160;<span class="preprocessor">#define UART_BWR_IE7816_GTVE(base, value) (BITBAND_ACCESS8(&amp;UART_IE7816_REG(base), UART_IE7816_GTVE_SHIFT) = (value))</span></div><div class="line"><a name="l59285"></a><span class="lineno">59285</span>&#160;</div><div class="line"><a name="l59298"></a><span class="lineno">59298</span>&#160;<span class="preprocessor">#define UART_RD_IE7816_INITDE(base) ((UART_IE7816_REG(base) &amp; UART_IE7816_INITDE_MASK) &gt;&gt; UART_IE7816_INITDE_SHIFT)</span></div><div class="line"><a name="l59299"></a><span class="lineno">59299</span>&#160;<span class="preprocessor">#define UART_BRD_IE7816_INITDE(base) (BITBAND_ACCESS8(&amp;UART_IE7816_REG(base), UART_IE7816_INITDE_SHIFT))</span></div><div class="line"><a name="l59300"></a><span class="lineno">59300</span>&#160;</div><div class="line"><a name="l59302"></a><span class="lineno">59302</span>&#160;<span class="preprocessor">#define UART_WR_IE7816_INITDE(base, value) (UART_RMW_IE7816(base, UART_IE7816_INITDE_MASK, UART_IE7816_INITDE(value)))</span></div><div class="line"><a name="l59303"></a><span class="lineno">59303</span>&#160;<span class="preprocessor">#define UART_BWR_IE7816_INITDE(base, value) (BITBAND_ACCESS8(&amp;UART_IE7816_REG(base), UART_IE7816_INITDE_SHIFT) = (value))</span></div><div class="line"><a name="l59304"></a><span class="lineno">59304</span>&#160;</div><div class="line"><a name="l59316"></a><span class="lineno">59316</span>&#160;<span class="preprocessor">#define UART_RD_IE7816_BWTE(base) ((UART_IE7816_REG(base) &amp; UART_IE7816_BWTE_MASK) &gt;&gt; UART_IE7816_BWTE_SHIFT)</span></div><div class="line"><a name="l59317"></a><span class="lineno">59317</span>&#160;<span class="preprocessor">#define UART_BRD_IE7816_BWTE(base) (BITBAND_ACCESS8(&amp;UART_IE7816_REG(base), UART_IE7816_BWTE_SHIFT))</span></div><div class="line"><a name="l59318"></a><span class="lineno">59318</span>&#160;</div><div class="line"><a name="l59320"></a><span class="lineno">59320</span>&#160;<span class="preprocessor">#define UART_WR_IE7816_BWTE(base, value) (UART_RMW_IE7816(base, UART_IE7816_BWTE_MASK, UART_IE7816_BWTE(value)))</span></div><div class="line"><a name="l59321"></a><span class="lineno">59321</span>&#160;<span class="preprocessor">#define UART_BWR_IE7816_BWTE(base, value) (BITBAND_ACCESS8(&amp;UART_IE7816_REG(base), UART_IE7816_BWTE_SHIFT) = (value))</span></div><div class="line"><a name="l59322"></a><span class="lineno">59322</span>&#160;</div><div class="line"><a name="l59334"></a><span class="lineno">59334</span>&#160;<span class="preprocessor">#define UART_RD_IE7816_CWTE(base) ((UART_IE7816_REG(base) &amp; UART_IE7816_CWTE_MASK) &gt;&gt; UART_IE7816_CWTE_SHIFT)</span></div><div class="line"><a name="l59335"></a><span class="lineno">59335</span>&#160;<span class="preprocessor">#define UART_BRD_IE7816_CWTE(base) (BITBAND_ACCESS8(&amp;UART_IE7816_REG(base), UART_IE7816_CWTE_SHIFT))</span></div><div class="line"><a name="l59336"></a><span class="lineno">59336</span>&#160;</div><div class="line"><a name="l59338"></a><span class="lineno">59338</span>&#160;<span class="preprocessor">#define UART_WR_IE7816_CWTE(base, value) (UART_RMW_IE7816(base, UART_IE7816_CWTE_MASK, UART_IE7816_CWTE(value)))</span></div><div class="line"><a name="l59339"></a><span class="lineno">59339</span>&#160;<span class="preprocessor">#define UART_BWR_IE7816_CWTE(base, value) (BITBAND_ACCESS8(&amp;UART_IE7816_REG(base), UART_IE7816_CWTE_SHIFT) = (value))</span></div><div class="line"><a name="l59340"></a><span class="lineno">59340</span>&#160;</div><div class="line"><a name="l59352"></a><span class="lineno">59352</span>&#160;<span class="preprocessor">#define UART_RD_IE7816_WTE(base) ((UART_IE7816_REG(base) &amp; UART_IE7816_WTE_MASK) &gt;&gt; UART_IE7816_WTE_SHIFT)</span></div><div class="line"><a name="l59353"></a><span class="lineno">59353</span>&#160;<span class="preprocessor">#define UART_BRD_IE7816_WTE(base) (BITBAND_ACCESS8(&amp;UART_IE7816_REG(base), UART_IE7816_WTE_SHIFT))</span></div><div class="line"><a name="l59354"></a><span class="lineno">59354</span>&#160;</div><div class="line"><a name="l59356"></a><span class="lineno">59356</span>&#160;<span class="preprocessor">#define UART_WR_IE7816_WTE(base, value) (UART_RMW_IE7816(base, UART_IE7816_WTE_MASK, UART_IE7816_WTE(value)))</span></div><div class="line"><a name="l59357"></a><span class="lineno">59357</span>&#160;<span class="preprocessor">#define UART_BWR_IE7816_WTE(base, value) (BITBAND_ACCESS8(&amp;UART_IE7816_REG(base), UART_IE7816_WTE_SHIFT) = (value))</span></div><div class="line"><a name="l59358"></a><span class="lineno">59358</span>&#160;</div><div class="line"><a name="l59384"></a><span class="lineno">59384</span>&#160;<span class="preprocessor">#define UART_RD_IS7816(base)     (UART_IS7816_REG(base))</span></div><div class="line"><a name="l59385"></a><span class="lineno">59385</span>&#160;<span class="preprocessor">#define UART_WR_IS7816(base, value) (UART_IS7816_REG(base) = (value))</span></div><div class="line"><a name="l59386"></a><span class="lineno">59386</span>&#160;<span class="preprocessor">#define UART_RMW_IS7816(base, mask, value) (UART_WR_IS7816(base, (UART_RD_IS7816(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l59387"></a><span class="lineno">59387</span>&#160;<span class="preprocessor">#define UART_SET_IS7816(base, value) (UART_WR_IS7816(base, UART_RD_IS7816(base) |  (value)))</span></div><div class="line"><a name="l59388"></a><span class="lineno">59388</span>&#160;<span class="preprocessor">#define UART_CLR_IS7816(base, value) (UART_WR_IS7816(base, UART_RD_IS7816(base) &amp; ~(value)))</span></div><div class="line"><a name="l59389"></a><span class="lineno">59389</span>&#160;<span class="preprocessor">#define UART_TOG_IS7816(base, value) (UART_WR_IS7816(base, UART_RD_IS7816(base) ^  (value)))</span></div><div class="line"><a name="l59390"></a><span class="lineno">59390</span>&#160;</div><div class="line"><a name="l59392"></a><span class="lineno">59392</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l59393"></a><span class="lineno">59393</span>&#160;<span class="comment"> * Constants &amp; macros for individual UART_IS7816 bitfields</span></div><div class="line"><a name="l59394"></a><span class="lineno">59394</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l59395"></a><span class="lineno">59395</span>&#160;</div><div class="line"><a name="l59418"></a><span class="lineno">59418</span>&#160;<span class="preprocessor">#define UART_RD_IS7816_RXT(base) ((UART_IS7816_REG(base) &amp; UART_IS7816_RXT_MASK) &gt;&gt; UART_IS7816_RXT_SHIFT)</span></div><div class="line"><a name="l59419"></a><span class="lineno">59419</span>&#160;<span class="preprocessor">#define UART_BRD_IS7816_RXT(base) (BITBAND_ACCESS8(&amp;UART_IS7816_REG(base), UART_IS7816_RXT_SHIFT))</span></div><div class="line"><a name="l59420"></a><span class="lineno">59420</span>&#160;</div><div class="line"><a name="l59422"></a><span class="lineno">59422</span>&#160;<span class="preprocessor">#define UART_WR_IS7816_RXT(base, value) (UART_RMW_IS7816(base, (UART_IS7816_RXT_MASK | UART_IS7816_TXT_MASK | UART_IS7816_GTV_MASK | UART_IS7816_INITD_MASK | UART_IS7816_BWT_MASK | UART_IS7816_CWT_MASK | UART_IS7816_WT_MASK), UART_IS7816_RXT(value)))</span></div><div class="line"><a name="l59423"></a><span class="lineno">59423</span>&#160;<span class="preprocessor">#define UART_BWR_IS7816_RXT(base, value) (BITBAND_ACCESS8(&amp;UART_IS7816_REG(base), UART_IS7816_RXT_SHIFT) = (value))</span></div><div class="line"><a name="l59424"></a><span class="lineno">59424</span>&#160;</div><div class="line"><a name="l59445"></a><span class="lineno">59445</span>&#160;<span class="preprocessor">#define UART_RD_IS7816_TXT(base) ((UART_IS7816_REG(base) &amp; UART_IS7816_TXT_MASK) &gt;&gt; UART_IS7816_TXT_SHIFT)</span></div><div class="line"><a name="l59446"></a><span class="lineno">59446</span>&#160;<span class="preprocessor">#define UART_BRD_IS7816_TXT(base) (BITBAND_ACCESS8(&amp;UART_IS7816_REG(base), UART_IS7816_TXT_SHIFT))</span></div><div class="line"><a name="l59447"></a><span class="lineno">59447</span>&#160;</div><div class="line"><a name="l59449"></a><span class="lineno">59449</span>&#160;<span class="preprocessor">#define UART_WR_IS7816_TXT(base, value) (UART_RMW_IS7816(base, (UART_IS7816_TXT_MASK | UART_IS7816_RXT_MASK | UART_IS7816_GTV_MASK | UART_IS7816_INITD_MASK | UART_IS7816_BWT_MASK | UART_IS7816_CWT_MASK | UART_IS7816_WT_MASK), UART_IS7816_TXT(value)))</span></div><div class="line"><a name="l59450"></a><span class="lineno">59450</span>&#160;<span class="preprocessor">#define UART_BWR_IS7816_TXT(base, value) (BITBAND_ACCESS8(&amp;UART_IS7816_REG(base), UART_IS7816_TXT_SHIFT) = (value))</span></div><div class="line"><a name="l59451"></a><span class="lineno">59451</span>&#160;</div><div class="line"><a name="l59465"></a><span class="lineno">59465</span>&#160;<span class="preprocessor">#define UART_RD_IS7816_GTV(base) ((UART_IS7816_REG(base) &amp; UART_IS7816_GTV_MASK) &gt;&gt; UART_IS7816_GTV_SHIFT)</span></div><div class="line"><a name="l59466"></a><span class="lineno">59466</span>&#160;<span class="preprocessor">#define UART_BRD_IS7816_GTV(base) (BITBAND_ACCESS8(&amp;UART_IS7816_REG(base), UART_IS7816_GTV_SHIFT))</span></div><div class="line"><a name="l59467"></a><span class="lineno">59467</span>&#160;</div><div class="line"><a name="l59469"></a><span class="lineno">59469</span>&#160;<span class="preprocessor">#define UART_WR_IS7816_GTV(base, value) (UART_RMW_IS7816(base, (UART_IS7816_GTV_MASK | UART_IS7816_RXT_MASK | UART_IS7816_TXT_MASK | UART_IS7816_INITD_MASK | UART_IS7816_BWT_MASK | UART_IS7816_CWT_MASK | UART_IS7816_WT_MASK), UART_IS7816_GTV(value)))</span></div><div class="line"><a name="l59470"></a><span class="lineno">59470</span>&#160;<span class="preprocessor">#define UART_BWR_IS7816_GTV(base, value) (BITBAND_ACCESS8(&amp;UART_IS7816_REG(base), UART_IS7816_GTV_SHIFT) = (value))</span></div><div class="line"><a name="l59471"></a><span class="lineno">59471</span>&#160;</div><div class="line"><a name="l59485"></a><span class="lineno">59485</span>&#160;<span class="preprocessor">#define UART_RD_IS7816_INITD(base) ((UART_IS7816_REG(base) &amp; UART_IS7816_INITD_MASK) &gt;&gt; UART_IS7816_INITD_SHIFT)</span></div><div class="line"><a name="l59486"></a><span class="lineno">59486</span>&#160;<span class="preprocessor">#define UART_BRD_IS7816_INITD(base) (BITBAND_ACCESS8(&amp;UART_IS7816_REG(base), UART_IS7816_INITD_SHIFT))</span></div><div class="line"><a name="l59487"></a><span class="lineno">59487</span>&#160;</div><div class="line"><a name="l59489"></a><span class="lineno">59489</span>&#160;<span class="preprocessor">#define UART_WR_IS7816_INITD(base, value) (UART_RMW_IS7816(base, (UART_IS7816_INITD_MASK | UART_IS7816_RXT_MASK | UART_IS7816_TXT_MASK | UART_IS7816_GTV_MASK | UART_IS7816_BWT_MASK | UART_IS7816_CWT_MASK | UART_IS7816_WT_MASK), UART_IS7816_INITD(value)))</span></div><div class="line"><a name="l59490"></a><span class="lineno">59490</span>&#160;<span class="preprocessor">#define UART_BWR_IS7816_INITD(base, value) (BITBAND_ACCESS8(&amp;UART_IS7816_REG(base), UART_IS7816_INITD_SHIFT) = (value))</span></div><div class="line"><a name="l59491"></a><span class="lineno">59491</span>&#160;</div><div class="line"><a name="l59507"></a><span class="lineno">59507</span>&#160;<span class="preprocessor">#define UART_RD_IS7816_BWT(base) ((UART_IS7816_REG(base) &amp; UART_IS7816_BWT_MASK) &gt;&gt; UART_IS7816_BWT_SHIFT)</span></div><div class="line"><a name="l59508"></a><span class="lineno">59508</span>&#160;<span class="preprocessor">#define UART_BRD_IS7816_BWT(base) (BITBAND_ACCESS8(&amp;UART_IS7816_REG(base), UART_IS7816_BWT_SHIFT))</span></div><div class="line"><a name="l59509"></a><span class="lineno">59509</span>&#160;</div><div class="line"><a name="l59511"></a><span class="lineno">59511</span>&#160;<span class="preprocessor">#define UART_WR_IS7816_BWT(base, value) (UART_RMW_IS7816(base, (UART_IS7816_BWT_MASK | UART_IS7816_RXT_MASK | UART_IS7816_TXT_MASK | UART_IS7816_GTV_MASK | UART_IS7816_INITD_MASK | UART_IS7816_CWT_MASK | UART_IS7816_WT_MASK), UART_IS7816_BWT(value)))</span></div><div class="line"><a name="l59512"></a><span class="lineno">59512</span>&#160;<span class="preprocessor">#define UART_BWR_IS7816_BWT(base, value) (BITBAND_ACCESS8(&amp;UART_IS7816_REG(base), UART_IS7816_BWT_SHIFT) = (value))</span></div><div class="line"><a name="l59513"></a><span class="lineno">59513</span>&#160;</div><div class="line"><a name="l59529"></a><span class="lineno">59529</span>&#160;<span class="preprocessor">#define UART_RD_IS7816_CWT(base) ((UART_IS7816_REG(base) &amp; UART_IS7816_CWT_MASK) &gt;&gt; UART_IS7816_CWT_SHIFT)</span></div><div class="line"><a name="l59530"></a><span class="lineno">59530</span>&#160;<span class="preprocessor">#define UART_BRD_IS7816_CWT(base) (BITBAND_ACCESS8(&amp;UART_IS7816_REG(base), UART_IS7816_CWT_SHIFT))</span></div><div class="line"><a name="l59531"></a><span class="lineno">59531</span>&#160;</div><div class="line"><a name="l59533"></a><span class="lineno">59533</span>&#160;<span class="preprocessor">#define UART_WR_IS7816_CWT(base, value) (UART_RMW_IS7816(base, (UART_IS7816_CWT_MASK | UART_IS7816_RXT_MASK | UART_IS7816_TXT_MASK | UART_IS7816_GTV_MASK | UART_IS7816_INITD_MASK | UART_IS7816_BWT_MASK | UART_IS7816_WT_MASK), UART_IS7816_CWT(value)))</span></div><div class="line"><a name="l59534"></a><span class="lineno">59534</span>&#160;<span class="preprocessor">#define UART_BWR_IS7816_CWT(base, value) (BITBAND_ACCESS8(&amp;UART_IS7816_REG(base), UART_IS7816_CWT_SHIFT) = (value))</span></div><div class="line"><a name="l59535"></a><span class="lineno">59535</span>&#160;</div><div class="line"><a name="l59551"></a><span class="lineno">59551</span>&#160;<span class="preprocessor">#define UART_RD_IS7816_WT(base) ((UART_IS7816_REG(base) &amp; UART_IS7816_WT_MASK) &gt;&gt; UART_IS7816_WT_SHIFT)</span></div><div class="line"><a name="l59552"></a><span class="lineno">59552</span>&#160;<span class="preprocessor">#define UART_BRD_IS7816_WT(base) (BITBAND_ACCESS8(&amp;UART_IS7816_REG(base), UART_IS7816_WT_SHIFT))</span></div><div class="line"><a name="l59553"></a><span class="lineno">59553</span>&#160;</div><div class="line"><a name="l59555"></a><span class="lineno">59555</span>&#160;<span class="preprocessor">#define UART_WR_IS7816_WT(base, value) (UART_RMW_IS7816(base, (UART_IS7816_WT_MASK | UART_IS7816_RXT_MASK | UART_IS7816_TXT_MASK | UART_IS7816_GTV_MASK | UART_IS7816_INITD_MASK | UART_IS7816_BWT_MASK | UART_IS7816_CWT_MASK), UART_IS7816_WT(value)))</span></div><div class="line"><a name="l59556"></a><span class="lineno">59556</span>&#160;<span class="preprocessor">#define UART_BWR_IS7816_WT(base, value) (BITBAND_ACCESS8(&amp;UART_IS7816_REG(base), UART_IS7816_WT_SHIFT) = (value))</span></div><div class="line"><a name="l59557"></a><span class="lineno">59557</span>&#160;</div><div class="line"><a name="l59577"></a><span class="lineno">59577</span>&#160;<span class="preprocessor">#define UART_RD_WP7816T0(base)   (UART_WP7816T0_REG(base))</span></div><div class="line"><a name="l59578"></a><span class="lineno">59578</span>&#160;<span class="preprocessor">#define UART_WR_WP7816T0(base, value) (UART_WP7816T0_REG(base) = (value))</span></div><div class="line"><a name="l59579"></a><span class="lineno">59579</span>&#160;<span class="preprocessor">#define UART_RMW_WP7816T0(base, mask, value) (UART_WR_WP7816T0(base, (UART_RD_WP7816T0(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l59580"></a><span class="lineno">59580</span>&#160;<span class="preprocessor">#define UART_SET_WP7816T0(base, value) (UART_WR_WP7816T0(base, UART_RD_WP7816T0(base) |  (value)))</span></div><div class="line"><a name="l59581"></a><span class="lineno">59581</span>&#160;<span class="preprocessor">#define UART_CLR_WP7816T0(base, value) (UART_WR_WP7816T0(base, UART_RD_WP7816T0(base) &amp; ~(value)))</span></div><div class="line"><a name="l59582"></a><span class="lineno">59582</span>&#160;<span class="preprocessor">#define UART_TOG_WP7816T0(base, value) (UART_WR_WP7816T0(base, UART_RD_WP7816T0(base) ^  (value)))</span></div><div class="line"><a name="l59583"></a><span class="lineno">59583</span>&#160;</div><div class="line"><a name="l59603"></a><span class="lineno">59603</span>&#160;<span class="preprocessor">#define UART_RD_WP7816T1(base)   (UART_WP7816T1_REG(base))</span></div><div class="line"><a name="l59604"></a><span class="lineno">59604</span>&#160;<span class="preprocessor">#define UART_WR_WP7816T1(base, value) (UART_WP7816T1_REG(base) = (value))</span></div><div class="line"><a name="l59605"></a><span class="lineno">59605</span>&#160;<span class="preprocessor">#define UART_RMW_WP7816T1(base, mask, value) (UART_WR_WP7816T1(base, (UART_RD_WP7816T1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l59606"></a><span class="lineno">59606</span>&#160;<span class="preprocessor">#define UART_SET_WP7816T1(base, value) (UART_WR_WP7816T1(base, UART_RD_WP7816T1(base) |  (value)))</span></div><div class="line"><a name="l59607"></a><span class="lineno">59607</span>&#160;<span class="preprocessor">#define UART_CLR_WP7816T1(base, value) (UART_WR_WP7816T1(base, UART_RD_WP7816T1(base) &amp; ~(value)))</span></div><div class="line"><a name="l59608"></a><span class="lineno">59608</span>&#160;<span class="preprocessor">#define UART_TOG_WP7816T1(base, value) (UART_WR_WP7816T1(base, UART_RD_WP7816T1(base) ^  (value)))</span></div><div class="line"><a name="l59609"></a><span class="lineno">59609</span>&#160;</div><div class="line"><a name="l59611"></a><span class="lineno">59611</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l59612"></a><span class="lineno">59612</span>&#160;<span class="comment"> * Constants &amp; macros for individual UART_WP7816T1 bitfields</span></div><div class="line"><a name="l59613"></a><span class="lineno">59613</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l59614"></a><span class="lineno">59614</span>&#160;</div><div class="line"><a name="l59624"></a><span class="lineno">59624</span>&#160;<span class="preprocessor">#define UART_RD_WP7816T1_BWI(base) ((UART_WP7816T1_REG(base) &amp; UART_WP7816T1_BWI_MASK) &gt;&gt; UART_WP7816T1_BWI_SHIFT)</span></div><div class="line"><a name="l59625"></a><span class="lineno">59625</span>&#160;<span class="preprocessor">#define UART_BRD_WP7816T1_BWI(base) (UART_RD_WP7816T1_BWI(base))</span></div><div class="line"><a name="l59626"></a><span class="lineno">59626</span>&#160;</div><div class="line"><a name="l59628"></a><span class="lineno">59628</span>&#160;<span class="preprocessor">#define UART_WR_WP7816T1_BWI(base, value) (UART_RMW_WP7816T1(base, UART_WP7816T1_BWI_MASK, UART_WP7816T1_BWI(value)))</span></div><div class="line"><a name="l59629"></a><span class="lineno">59629</span>&#160;<span class="preprocessor">#define UART_BWR_WP7816T1_BWI(base, value) (UART_WR_WP7816T1_BWI(base, value))</span></div><div class="line"><a name="l59630"></a><span class="lineno">59630</span>&#160;</div><div class="line"><a name="l59641"></a><span class="lineno">59641</span>&#160;<span class="preprocessor">#define UART_RD_WP7816T1_CWI(base) ((UART_WP7816T1_REG(base) &amp; UART_WP7816T1_CWI_MASK) &gt;&gt; UART_WP7816T1_CWI_SHIFT)</span></div><div class="line"><a name="l59642"></a><span class="lineno">59642</span>&#160;<span class="preprocessor">#define UART_BRD_WP7816T1_CWI(base) (UART_RD_WP7816T1_CWI(base))</span></div><div class="line"><a name="l59643"></a><span class="lineno">59643</span>&#160;</div><div class="line"><a name="l59645"></a><span class="lineno">59645</span>&#160;<span class="preprocessor">#define UART_WR_WP7816T1_CWI(base, value) (UART_RMW_WP7816T1(base, UART_WP7816T1_CWI_MASK, UART_WP7816T1_CWI(value)))</span></div><div class="line"><a name="l59646"></a><span class="lineno">59646</span>&#160;<span class="preprocessor">#define UART_BWR_WP7816T1_CWI(base, value) (UART_WR_WP7816T1_CWI(base, value))</span></div><div class="line"><a name="l59647"></a><span class="lineno">59647</span>&#160;</div><div class="line"><a name="l59666"></a><span class="lineno">59666</span>&#160;<span class="preprocessor">#define UART_RD_WN7816(base)     (UART_WN7816_REG(base))</span></div><div class="line"><a name="l59667"></a><span class="lineno">59667</span>&#160;<span class="preprocessor">#define UART_WR_WN7816(base, value) (UART_WN7816_REG(base) = (value))</span></div><div class="line"><a name="l59668"></a><span class="lineno">59668</span>&#160;<span class="preprocessor">#define UART_RMW_WN7816(base, mask, value) (UART_WR_WN7816(base, (UART_RD_WN7816(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l59669"></a><span class="lineno">59669</span>&#160;<span class="preprocessor">#define UART_SET_WN7816(base, value) (UART_WR_WN7816(base, UART_RD_WN7816(base) |  (value)))</span></div><div class="line"><a name="l59670"></a><span class="lineno">59670</span>&#160;<span class="preprocessor">#define UART_CLR_WN7816(base, value) (UART_WR_WN7816(base, UART_RD_WN7816(base) &amp; ~(value)))</span></div><div class="line"><a name="l59671"></a><span class="lineno">59671</span>&#160;<span class="preprocessor">#define UART_TOG_WN7816(base, value) (UART_WR_WN7816(base, UART_RD_WN7816(base) ^  (value)))</span></div><div class="line"><a name="l59672"></a><span class="lineno">59672</span>&#160;</div><div class="line"><a name="l59691"></a><span class="lineno">59691</span>&#160;<span class="preprocessor">#define UART_RD_WF7816(base)     (UART_WF7816_REG(base))</span></div><div class="line"><a name="l59692"></a><span class="lineno">59692</span>&#160;<span class="preprocessor">#define UART_WR_WF7816(base, value) (UART_WF7816_REG(base) = (value))</span></div><div class="line"><a name="l59693"></a><span class="lineno">59693</span>&#160;<span class="preprocessor">#define UART_RMW_WF7816(base, mask, value) (UART_WR_WF7816(base, (UART_RD_WF7816(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l59694"></a><span class="lineno">59694</span>&#160;<span class="preprocessor">#define UART_SET_WF7816(base, value) (UART_WR_WF7816(base, UART_RD_WF7816(base) |  (value)))</span></div><div class="line"><a name="l59695"></a><span class="lineno">59695</span>&#160;<span class="preprocessor">#define UART_CLR_WF7816(base, value) (UART_WR_WF7816(base, UART_RD_WF7816(base) &amp; ~(value)))</span></div><div class="line"><a name="l59696"></a><span class="lineno">59696</span>&#160;<span class="preprocessor">#define UART_TOG_WF7816(base, value) (UART_WR_WF7816(base, UART_RD_WF7816(base) ^  (value)))</span></div><div class="line"><a name="l59697"></a><span class="lineno">59697</span>&#160;</div><div class="line"><a name="l59717"></a><span class="lineno">59717</span>&#160;<span class="preprocessor">#define UART_RD_ET7816(base)     (UART_ET7816_REG(base))</span></div><div class="line"><a name="l59718"></a><span class="lineno">59718</span>&#160;<span class="preprocessor">#define UART_WR_ET7816(base, value) (UART_ET7816_REG(base) = (value))</span></div><div class="line"><a name="l59719"></a><span class="lineno">59719</span>&#160;<span class="preprocessor">#define UART_RMW_ET7816(base, mask, value) (UART_WR_ET7816(base, (UART_RD_ET7816(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l59720"></a><span class="lineno">59720</span>&#160;<span class="preprocessor">#define UART_SET_ET7816(base, value) (UART_WR_ET7816(base, UART_RD_ET7816(base) |  (value)))</span></div><div class="line"><a name="l59721"></a><span class="lineno">59721</span>&#160;<span class="preprocessor">#define UART_CLR_ET7816(base, value) (UART_WR_ET7816(base, UART_RD_ET7816(base) &amp; ~(value)))</span></div><div class="line"><a name="l59722"></a><span class="lineno">59722</span>&#160;<span class="preprocessor">#define UART_TOG_ET7816(base, value) (UART_WR_ET7816(base, UART_RD_ET7816(base) ^  (value)))</span></div><div class="line"><a name="l59723"></a><span class="lineno">59723</span>&#160;</div><div class="line"><a name="l59725"></a><span class="lineno">59725</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l59726"></a><span class="lineno">59726</span>&#160;<span class="comment"> * Constants &amp; macros for individual UART_ET7816 bitfields</span></div><div class="line"><a name="l59727"></a><span class="lineno">59727</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l59728"></a><span class="lineno">59728</span>&#160;</div><div class="line"><a name="l59744"></a><span class="lineno">59744</span>&#160;<span class="preprocessor">#define UART_RD_ET7816_RXTHRESHOLD(base) ((UART_ET7816_REG(base) &amp; UART_ET7816_RXTHRESHOLD_MASK) &gt;&gt; UART_ET7816_RXTHRESHOLD_SHIFT)</span></div><div class="line"><a name="l59745"></a><span class="lineno">59745</span>&#160;<span class="preprocessor">#define UART_BRD_ET7816_RXTHRESHOLD(base) (UART_RD_ET7816_RXTHRESHOLD(base))</span></div><div class="line"><a name="l59746"></a><span class="lineno">59746</span>&#160;</div><div class="line"><a name="l59748"></a><span class="lineno">59748</span>&#160;<span class="preprocessor">#define UART_WR_ET7816_RXTHRESHOLD(base, value) (UART_RMW_ET7816(base, UART_ET7816_RXTHRESHOLD_MASK, UART_ET7816_RXTHRESHOLD(value)))</span></div><div class="line"><a name="l59749"></a><span class="lineno">59749</span>&#160;<span class="preprocessor">#define UART_BWR_ET7816_RXTHRESHOLD(base, value) (UART_WR_ET7816_RXTHRESHOLD(base, value))</span></div><div class="line"><a name="l59750"></a><span class="lineno">59750</span>&#160;</div><div class="line"><a name="l59771"></a><span class="lineno">59771</span>&#160;<span class="preprocessor">#define UART_RD_ET7816_TXTHRESHOLD(base) ((UART_ET7816_REG(base) &amp; UART_ET7816_TXTHRESHOLD_MASK) &gt;&gt; UART_ET7816_TXTHRESHOLD_SHIFT)</span></div><div class="line"><a name="l59772"></a><span class="lineno">59772</span>&#160;<span class="preprocessor">#define UART_BRD_ET7816_TXTHRESHOLD(base) (UART_RD_ET7816_TXTHRESHOLD(base))</span></div><div class="line"><a name="l59773"></a><span class="lineno">59773</span>&#160;</div><div class="line"><a name="l59775"></a><span class="lineno">59775</span>&#160;<span class="preprocessor">#define UART_WR_ET7816_TXTHRESHOLD(base, value) (UART_RMW_ET7816(base, UART_ET7816_TXTHRESHOLD_MASK, UART_ET7816_TXTHRESHOLD(value)))</span></div><div class="line"><a name="l59776"></a><span class="lineno">59776</span>&#160;<span class="preprocessor">#define UART_BWR_ET7816_TXTHRESHOLD(base, value) (UART_WR_ET7816_TXTHRESHOLD(base, value))</span></div><div class="line"><a name="l59777"></a><span class="lineno">59777</span>&#160;</div><div class="line"><a name="l59797"></a><span class="lineno">59797</span>&#160;<span class="preprocessor">#define UART_RD_TL7816(base)     (UART_TL7816_REG(base))</span></div><div class="line"><a name="l59798"></a><span class="lineno">59798</span>&#160;<span class="preprocessor">#define UART_WR_TL7816(base, value) (UART_TL7816_REG(base) = (value))</span></div><div class="line"><a name="l59799"></a><span class="lineno">59799</span>&#160;<span class="preprocessor">#define UART_RMW_TL7816(base, mask, value) (UART_WR_TL7816(base, (UART_RD_TL7816(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l59800"></a><span class="lineno">59800</span>&#160;<span class="preprocessor">#define UART_SET_TL7816(base, value) (UART_WR_TL7816(base, UART_RD_TL7816(base) |  (value)))</span></div><div class="line"><a name="l59801"></a><span class="lineno">59801</span>&#160;<span class="preprocessor">#define UART_CLR_TL7816(base, value) (UART_WR_TL7816(base, UART_RD_TL7816(base) &amp; ~(value)))</span></div><div class="line"><a name="l59802"></a><span class="lineno">59802</span>&#160;<span class="preprocessor">#define UART_TOG_TL7816(base, value) (UART_WR_TL7816(base, UART_RD_TL7816(base) ^  (value)))</span></div><div class="line"><a name="l59803"></a><span class="lineno">59803</span>&#160;</div><div class="line"><a name="l59805"></a><span class="lineno">59805</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l59806"></a><span class="lineno">59806</span>&#160;<span class="comment"> * MK64F12 USB</span></div><div class="line"><a name="l59807"></a><span class="lineno">59807</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l59808"></a><span class="lineno">59808</span>&#160;<span class="comment"> * Universal Serial Bus, OTG Capable Controller</span></div><div class="line"><a name="l59809"></a><span class="lineno">59809</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l59810"></a><span class="lineno">59810</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l59811"></a><span class="lineno">59811</span>&#160;<span class="comment"> * - USB_PERID - Peripheral ID register</span></div><div class="line"><a name="l59812"></a><span class="lineno">59812</span>&#160;<span class="comment"> * - USB_IDCOMP - Peripheral ID Complement register</span></div><div class="line"><a name="l59813"></a><span class="lineno">59813</span>&#160;<span class="comment"> * - USB_REV - Peripheral Revision register</span></div><div class="line"><a name="l59814"></a><span class="lineno">59814</span>&#160;<span class="comment"> * - USB_ADDINFO - Peripheral Additional Info register</span></div><div class="line"><a name="l59815"></a><span class="lineno">59815</span>&#160;<span class="comment"> * - USB_OTGISTAT - OTG Interrupt Status register</span></div><div class="line"><a name="l59816"></a><span class="lineno">59816</span>&#160;<span class="comment"> * - USB_OTGICR - OTG Interrupt Control register</span></div><div class="line"><a name="l59817"></a><span class="lineno">59817</span>&#160;<span class="comment"> * - USB_OTGSTAT - OTG Status register</span></div><div class="line"><a name="l59818"></a><span class="lineno">59818</span>&#160;<span class="comment"> * - USB_OTGCTL - OTG Control register</span></div><div class="line"><a name="l59819"></a><span class="lineno">59819</span>&#160;<span class="comment"> * - USB_ISTAT - Interrupt Status register</span></div><div class="line"><a name="l59820"></a><span class="lineno">59820</span>&#160;<span class="comment"> * - USB_INTEN - Interrupt Enable register</span></div><div class="line"><a name="l59821"></a><span class="lineno">59821</span>&#160;<span class="comment"> * - USB_ERRSTAT - Error Interrupt Status register</span></div><div class="line"><a name="l59822"></a><span class="lineno">59822</span>&#160;<span class="comment"> * - USB_ERREN - Error Interrupt Enable register</span></div><div class="line"><a name="l59823"></a><span class="lineno">59823</span>&#160;<span class="comment"> * - USB_STAT - Status register</span></div><div class="line"><a name="l59824"></a><span class="lineno">59824</span>&#160;<span class="comment"> * - USB_CTL - Control register</span></div><div class="line"><a name="l59825"></a><span class="lineno">59825</span>&#160;<span class="comment"> * - USB_ADDR - Address register</span></div><div class="line"><a name="l59826"></a><span class="lineno">59826</span>&#160;<span class="comment"> * - USB_BDTPAGE1 - BDT Page register 1</span></div><div class="line"><a name="l59827"></a><span class="lineno">59827</span>&#160;<span class="comment"> * - USB_FRMNUML - Frame Number register Low</span></div><div class="line"><a name="l59828"></a><span class="lineno">59828</span>&#160;<span class="comment"> * - USB_FRMNUMH - Frame Number register High</span></div><div class="line"><a name="l59829"></a><span class="lineno">59829</span>&#160;<span class="comment"> * - USB_TOKEN - Token register</span></div><div class="line"><a name="l59830"></a><span class="lineno">59830</span>&#160;<span class="comment"> * - USB_SOFTHLD - SOF Threshold register</span></div><div class="line"><a name="l59831"></a><span class="lineno">59831</span>&#160;<span class="comment"> * - USB_BDTPAGE2 - BDT Page Register 2</span></div><div class="line"><a name="l59832"></a><span class="lineno">59832</span>&#160;<span class="comment"> * - USB_BDTPAGE3 - BDT Page Register 3</span></div><div class="line"><a name="l59833"></a><span class="lineno">59833</span>&#160;<span class="comment"> * - USB_ENDPT - Endpoint Control register</span></div><div class="line"><a name="l59834"></a><span class="lineno">59834</span>&#160;<span class="comment"> * - USB_USBCTRL - USB Control register</span></div><div class="line"><a name="l59835"></a><span class="lineno">59835</span>&#160;<span class="comment"> * - USB_OBSERVE - USB OTG Observe register</span></div><div class="line"><a name="l59836"></a><span class="lineno">59836</span>&#160;<span class="comment"> * - USB_CONTROL - USB OTG Control register</span></div><div class="line"><a name="l59837"></a><span class="lineno">59837</span>&#160;<span class="comment"> * - USB_USBTRC0 - USB Transceiver Control register 0</span></div><div class="line"><a name="l59838"></a><span class="lineno">59838</span>&#160;<span class="comment"> * - USB_USBFRMADJUST - Frame Adjust Register</span></div><div class="line"><a name="l59839"></a><span class="lineno">59839</span>&#160;<span class="comment"> * - USB_CLK_RECOVER_CTRL - USB Clock recovery control</span></div><div class="line"><a name="l59840"></a><span class="lineno">59840</span>&#160;<span class="comment"> * - USB_CLK_RECOVER_IRC_EN - IRC48M oscillator enable register</span></div><div class="line"><a name="l59841"></a><span class="lineno">59841</span>&#160;<span class="comment"> * - USB_CLK_RECOVER_INT_STATUS - Clock recovery separated interrupt status</span></div><div class="line"><a name="l59842"></a><span class="lineno">59842</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l59843"></a><span class="lineno">59843</span>&#160;</div><div class="line"><a name="l59844"></a><span class="lineno">59844</span>&#160;<span class="preprocessor">#define USB_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l59845"></a><span class="lineno">59845</span>&#160;<span class="preprocessor">#define USB0_IDX (0U) </span></div><div class="line"><a name="l59862"></a><span class="lineno">59862</span>&#160;<span class="preprocessor">#define USB_RD_PERID(base)       (USB_PERID_REG(base))</span></div><div class="line"><a name="l59863"></a><span class="lineno">59863</span>&#160;</div><div class="line"><a name="l59865"></a><span class="lineno">59865</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l59866"></a><span class="lineno">59866</span>&#160;<span class="comment"> * Constants &amp; macros for individual USB_PERID bitfields</span></div><div class="line"><a name="l59867"></a><span class="lineno">59867</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l59868"></a><span class="lineno">59868</span>&#160;</div><div class="line"><a name="l59876"></a><span class="lineno">59876</span>&#160;<span class="preprocessor">#define USB_RD_PERID_ID(base) ((USB_PERID_REG(base) &amp; USB_PERID_ID_MASK) &gt;&gt; USB_PERID_ID_SHIFT)</span></div><div class="line"><a name="l59877"></a><span class="lineno">59877</span>&#160;<span class="preprocessor">#define USB_BRD_PERID_ID(base) (USB_RD_PERID_ID(base))</span></div><div class="line"><a name="l59878"></a><span class="lineno">59878</span>&#160;</div><div class="line"><a name="l59896"></a><span class="lineno">59896</span>&#160;<span class="preprocessor">#define USB_RD_IDCOMP(base)      (USB_IDCOMP_REG(base))</span></div><div class="line"><a name="l59897"></a><span class="lineno">59897</span>&#160;</div><div class="line"><a name="l59899"></a><span class="lineno">59899</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l59900"></a><span class="lineno">59900</span>&#160;<span class="comment"> * Constants &amp; macros for individual USB_IDCOMP bitfields</span></div><div class="line"><a name="l59901"></a><span class="lineno">59901</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l59902"></a><span class="lineno">59902</span>&#160;</div><div class="line"><a name="l59910"></a><span class="lineno">59910</span>&#160;<span class="preprocessor">#define USB_RD_IDCOMP_NID(base) ((USB_IDCOMP_REG(base) &amp; USB_IDCOMP_NID_MASK) &gt;&gt; USB_IDCOMP_NID_SHIFT)</span></div><div class="line"><a name="l59911"></a><span class="lineno">59911</span>&#160;<span class="preprocessor">#define USB_BRD_IDCOMP_NID(base) (USB_RD_IDCOMP_NID(base))</span></div><div class="line"><a name="l59912"></a><span class="lineno">59912</span>&#160;</div><div class="line"><a name="l59929"></a><span class="lineno">59929</span>&#160;<span class="preprocessor">#define USB_RD_REV(base)         (USB_REV_REG(base))</span></div><div class="line"><a name="l59930"></a><span class="lineno">59930</span>&#160;</div><div class="line"><a name="l59948"></a><span class="lineno">59948</span>&#160;<span class="preprocessor">#define USB_RD_ADDINFO(base)     (USB_ADDINFO_REG(base))</span></div><div class="line"><a name="l59949"></a><span class="lineno">59949</span>&#160;</div><div class="line"><a name="l59951"></a><span class="lineno">59951</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l59952"></a><span class="lineno">59952</span>&#160;<span class="comment"> * Constants &amp; macros for individual USB_ADDINFO bitfields</span></div><div class="line"><a name="l59953"></a><span class="lineno">59953</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l59954"></a><span class="lineno">59954</span>&#160;</div><div class="line"><a name="l59962"></a><span class="lineno">59962</span>&#160;<span class="preprocessor">#define USB_RD_ADDINFO_IEHOST(base) ((USB_ADDINFO_REG(base) &amp; USB_ADDINFO_IEHOST_MASK) &gt;&gt; USB_ADDINFO_IEHOST_SHIFT)</span></div><div class="line"><a name="l59963"></a><span class="lineno">59963</span>&#160;<span class="preprocessor">#define USB_BRD_ADDINFO_IEHOST(base) (BITBAND_ACCESS8(&amp;USB_ADDINFO_REG(base), USB_ADDINFO_IEHOST_SHIFT))</span></div><div class="line"><a name="l59964"></a><span class="lineno">59964</span>&#160;</div><div class="line"><a name="l59971"></a><span class="lineno">59971</span>&#160;<span class="preprocessor">#define USB_RD_ADDINFO_IRQNUM(base) ((USB_ADDINFO_REG(base) &amp; USB_ADDINFO_IRQNUM_MASK) &gt;&gt; USB_ADDINFO_IRQNUM_SHIFT)</span></div><div class="line"><a name="l59972"></a><span class="lineno">59972</span>&#160;<span class="preprocessor">#define USB_BRD_ADDINFO_IRQNUM(base) (USB_RD_ADDINFO_IRQNUM(base))</span></div><div class="line"><a name="l59973"></a><span class="lineno">59973</span>&#160;</div><div class="line"><a name="l59993"></a><span class="lineno">59993</span>&#160;<span class="preprocessor">#define USB_RD_OTGISTAT(base)    (USB_OTGISTAT_REG(base))</span></div><div class="line"><a name="l59994"></a><span class="lineno">59994</span>&#160;<span class="preprocessor">#define USB_WR_OTGISTAT(base, value) (USB_OTGISTAT_REG(base) = (value))</span></div><div class="line"><a name="l59995"></a><span class="lineno">59995</span>&#160;<span class="preprocessor">#define USB_RMW_OTGISTAT(base, mask, value) (USB_WR_OTGISTAT(base, (USB_RD_OTGISTAT(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l59996"></a><span class="lineno">59996</span>&#160;<span class="preprocessor">#define USB_SET_OTGISTAT(base, value) (USB_WR_OTGISTAT(base, USB_RD_OTGISTAT(base) |  (value)))</span></div><div class="line"><a name="l59997"></a><span class="lineno">59997</span>&#160;<span class="preprocessor">#define USB_CLR_OTGISTAT(base, value) (USB_WR_OTGISTAT(base, USB_RD_OTGISTAT(base) &amp; ~(value)))</span></div><div class="line"><a name="l59998"></a><span class="lineno">59998</span>&#160;<span class="preprocessor">#define USB_TOG_OTGISTAT(base, value) (USB_WR_OTGISTAT(base, USB_RD_OTGISTAT(base) ^  (value)))</span></div><div class="line"><a name="l59999"></a><span class="lineno">59999</span>&#160;</div><div class="line"><a name="l60001"></a><span class="lineno">60001</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l60002"></a><span class="lineno">60002</span>&#160;<span class="comment"> * Constants &amp; macros for individual USB_OTGISTAT bitfields</span></div><div class="line"><a name="l60003"></a><span class="lineno">60003</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l60004"></a><span class="lineno">60004</span>&#160;</div><div class="line"><a name="l60012"></a><span class="lineno">60012</span>&#160;<span class="preprocessor">#define USB_RD_OTGISTAT_AVBUSCHG(base) ((USB_OTGISTAT_REG(base) &amp; USB_OTGISTAT_AVBUSCHG_MASK) &gt;&gt; USB_OTGISTAT_AVBUSCHG_SHIFT)</span></div><div class="line"><a name="l60013"></a><span class="lineno">60013</span>&#160;<span class="preprocessor">#define USB_BRD_OTGISTAT_AVBUSCHG(base) (BITBAND_ACCESS8(&amp;USB_OTGISTAT_REG(base), USB_OTGISTAT_AVBUSCHG_SHIFT))</span></div><div class="line"><a name="l60014"></a><span class="lineno">60014</span>&#160;</div><div class="line"><a name="l60016"></a><span class="lineno">60016</span>&#160;<span class="preprocessor">#define USB_WR_OTGISTAT_AVBUSCHG(base, value) (USB_RMW_OTGISTAT(base, USB_OTGISTAT_AVBUSCHG_MASK, USB_OTGISTAT_AVBUSCHG(value)))</span></div><div class="line"><a name="l60017"></a><span class="lineno">60017</span>&#160;<span class="preprocessor">#define USB_BWR_OTGISTAT_AVBUSCHG(base, value) (BITBAND_ACCESS8(&amp;USB_OTGISTAT_REG(base), USB_OTGISTAT_AVBUSCHG_SHIFT) = (value))</span></div><div class="line"><a name="l60018"></a><span class="lineno">60018</span>&#160;</div><div class="line"><a name="l60027"></a><span class="lineno">60027</span>&#160;<span class="preprocessor">#define USB_RD_OTGISTAT_B_SESS_CHG(base) ((USB_OTGISTAT_REG(base) &amp; USB_OTGISTAT_B_SESS_CHG_MASK) &gt;&gt; USB_OTGISTAT_B_SESS_CHG_SHIFT)</span></div><div class="line"><a name="l60028"></a><span class="lineno">60028</span>&#160;<span class="preprocessor">#define USB_BRD_OTGISTAT_B_SESS_CHG(base) (BITBAND_ACCESS8(&amp;USB_OTGISTAT_REG(base), USB_OTGISTAT_B_SESS_CHG_SHIFT))</span></div><div class="line"><a name="l60029"></a><span class="lineno">60029</span>&#160;</div><div class="line"><a name="l60031"></a><span class="lineno">60031</span>&#160;<span class="preprocessor">#define USB_WR_OTGISTAT_B_SESS_CHG(base, value) (USB_RMW_OTGISTAT(base, USB_OTGISTAT_B_SESS_CHG_MASK, USB_OTGISTAT_B_SESS_CHG(value)))</span></div><div class="line"><a name="l60032"></a><span class="lineno">60032</span>&#160;<span class="preprocessor">#define USB_BWR_OTGISTAT_B_SESS_CHG(base, value) (BITBAND_ACCESS8(&amp;USB_OTGISTAT_REG(base), USB_OTGISTAT_B_SESS_CHG_SHIFT) = (value))</span></div><div class="line"><a name="l60033"></a><span class="lineno">60033</span>&#160;</div><div class="line"><a name="l60043"></a><span class="lineno">60043</span>&#160;<span class="preprocessor">#define USB_RD_OTGISTAT_SESSVLDCHG(base) ((USB_OTGISTAT_REG(base) &amp; USB_OTGISTAT_SESSVLDCHG_MASK) &gt;&gt; USB_OTGISTAT_SESSVLDCHG_SHIFT)</span></div><div class="line"><a name="l60044"></a><span class="lineno">60044</span>&#160;<span class="preprocessor">#define USB_BRD_OTGISTAT_SESSVLDCHG(base) (BITBAND_ACCESS8(&amp;USB_OTGISTAT_REG(base), USB_OTGISTAT_SESSVLDCHG_SHIFT))</span></div><div class="line"><a name="l60045"></a><span class="lineno">60045</span>&#160;</div><div class="line"><a name="l60047"></a><span class="lineno">60047</span>&#160;<span class="preprocessor">#define USB_WR_OTGISTAT_SESSVLDCHG(base, value) (USB_RMW_OTGISTAT(base, USB_OTGISTAT_SESSVLDCHG_MASK, USB_OTGISTAT_SESSVLDCHG(value)))</span></div><div class="line"><a name="l60048"></a><span class="lineno">60048</span>&#160;<span class="preprocessor">#define USB_BWR_OTGISTAT_SESSVLDCHG(base, value) (BITBAND_ACCESS8(&amp;USB_OTGISTAT_REG(base), USB_OTGISTAT_SESSVLDCHG_SHIFT) = (value))</span></div><div class="line"><a name="l60049"></a><span class="lineno">60049</span>&#160;</div><div class="line"><a name="l60064"></a><span class="lineno">60064</span>&#160;<span class="preprocessor">#define USB_RD_OTGISTAT_LINE_STATE_CHG(base) ((USB_OTGISTAT_REG(base) &amp; USB_OTGISTAT_LINE_STATE_CHG_MASK) &gt;&gt; USB_OTGISTAT_LINE_STATE_CHG_SHIFT)</span></div><div class="line"><a name="l60065"></a><span class="lineno">60065</span>&#160;<span class="preprocessor">#define USB_BRD_OTGISTAT_LINE_STATE_CHG(base) (BITBAND_ACCESS8(&amp;USB_OTGISTAT_REG(base), USB_OTGISTAT_LINE_STATE_CHG_SHIFT))</span></div><div class="line"><a name="l60066"></a><span class="lineno">60066</span>&#160;</div><div class="line"><a name="l60068"></a><span class="lineno">60068</span>&#160;<span class="preprocessor">#define USB_WR_OTGISTAT_LINE_STATE_CHG(base, value) (USB_RMW_OTGISTAT(base, USB_OTGISTAT_LINE_STATE_CHG_MASK, USB_OTGISTAT_LINE_STATE_CHG(value)))</span></div><div class="line"><a name="l60069"></a><span class="lineno">60069</span>&#160;<span class="preprocessor">#define USB_BWR_OTGISTAT_LINE_STATE_CHG(base, value) (BITBAND_ACCESS8(&amp;USB_OTGISTAT_REG(base), USB_OTGISTAT_LINE_STATE_CHG_SHIFT) = (value))</span></div><div class="line"><a name="l60070"></a><span class="lineno">60070</span>&#160;</div><div class="line"><a name="l60081"></a><span class="lineno">60081</span>&#160;<span class="preprocessor">#define USB_RD_OTGISTAT_ONEMSEC(base) ((USB_OTGISTAT_REG(base) &amp; USB_OTGISTAT_ONEMSEC_MASK) &gt;&gt; USB_OTGISTAT_ONEMSEC_SHIFT)</span></div><div class="line"><a name="l60082"></a><span class="lineno">60082</span>&#160;<span class="preprocessor">#define USB_BRD_OTGISTAT_ONEMSEC(base) (BITBAND_ACCESS8(&amp;USB_OTGISTAT_REG(base), USB_OTGISTAT_ONEMSEC_SHIFT))</span></div><div class="line"><a name="l60083"></a><span class="lineno">60083</span>&#160;</div><div class="line"><a name="l60085"></a><span class="lineno">60085</span>&#160;<span class="preprocessor">#define USB_WR_OTGISTAT_ONEMSEC(base, value) (USB_RMW_OTGISTAT(base, USB_OTGISTAT_ONEMSEC_MASK, USB_OTGISTAT_ONEMSEC(value)))</span></div><div class="line"><a name="l60086"></a><span class="lineno">60086</span>&#160;<span class="preprocessor">#define USB_BWR_OTGISTAT_ONEMSEC(base, value) (BITBAND_ACCESS8(&amp;USB_OTGISTAT_REG(base), USB_OTGISTAT_ONEMSEC_SHIFT) = (value))</span></div><div class="line"><a name="l60087"></a><span class="lineno">60087</span>&#160;</div><div class="line"><a name="l60097"></a><span class="lineno">60097</span>&#160;<span class="preprocessor">#define USB_RD_OTGISTAT_IDCHG(base) ((USB_OTGISTAT_REG(base) &amp; USB_OTGISTAT_IDCHG_MASK) &gt;&gt; USB_OTGISTAT_IDCHG_SHIFT)</span></div><div class="line"><a name="l60098"></a><span class="lineno">60098</span>&#160;<span class="preprocessor">#define USB_BRD_OTGISTAT_IDCHG(base) (BITBAND_ACCESS8(&amp;USB_OTGISTAT_REG(base), USB_OTGISTAT_IDCHG_SHIFT))</span></div><div class="line"><a name="l60099"></a><span class="lineno">60099</span>&#160;</div><div class="line"><a name="l60101"></a><span class="lineno">60101</span>&#160;<span class="preprocessor">#define USB_WR_OTGISTAT_IDCHG(base, value) (USB_RMW_OTGISTAT(base, USB_OTGISTAT_IDCHG_MASK, USB_OTGISTAT_IDCHG(value)))</span></div><div class="line"><a name="l60102"></a><span class="lineno">60102</span>&#160;<span class="preprocessor">#define USB_BWR_OTGISTAT_IDCHG(base, value) (BITBAND_ACCESS8(&amp;USB_OTGISTAT_REG(base), USB_OTGISTAT_IDCHG_SHIFT) = (value))</span></div><div class="line"><a name="l60103"></a><span class="lineno">60103</span>&#160;</div><div class="line"><a name="l60121"></a><span class="lineno">60121</span>&#160;<span class="preprocessor">#define USB_RD_OTGICR(base)      (USB_OTGICR_REG(base))</span></div><div class="line"><a name="l60122"></a><span class="lineno">60122</span>&#160;<span class="preprocessor">#define USB_WR_OTGICR(base, value) (USB_OTGICR_REG(base) = (value))</span></div><div class="line"><a name="l60123"></a><span class="lineno">60123</span>&#160;<span class="preprocessor">#define USB_RMW_OTGICR(base, mask, value) (USB_WR_OTGICR(base, (USB_RD_OTGICR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l60124"></a><span class="lineno">60124</span>&#160;<span class="preprocessor">#define USB_SET_OTGICR(base, value) (USB_WR_OTGICR(base, USB_RD_OTGICR(base) |  (value)))</span></div><div class="line"><a name="l60125"></a><span class="lineno">60125</span>&#160;<span class="preprocessor">#define USB_CLR_OTGICR(base, value) (USB_WR_OTGICR(base, USB_RD_OTGICR(base) &amp; ~(value)))</span></div><div class="line"><a name="l60126"></a><span class="lineno">60126</span>&#160;<span class="preprocessor">#define USB_TOG_OTGICR(base, value) (USB_WR_OTGICR(base, USB_RD_OTGICR(base) ^  (value)))</span></div><div class="line"><a name="l60127"></a><span class="lineno">60127</span>&#160;</div><div class="line"><a name="l60129"></a><span class="lineno">60129</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l60130"></a><span class="lineno">60130</span>&#160;<span class="comment"> * Constants &amp; macros for individual USB_OTGICR bitfields</span></div><div class="line"><a name="l60131"></a><span class="lineno">60131</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l60132"></a><span class="lineno">60132</span>&#160;</div><div class="line"><a name="l60142"></a><span class="lineno">60142</span>&#160;<span class="preprocessor">#define USB_RD_OTGICR_AVBUSEN(base) ((USB_OTGICR_REG(base) &amp; USB_OTGICR_AVBUSEN_MASK) &gt;&gt; USB_OTGICR_AVBUSEN_SHIFT)</span></div><div class="line"><a name="l60143"></a><span class="lineno">60143</span>&#160;<span class="preprocessor">#define USB_BRD_OTGICR_AVBUSEN(base) (BITBAND_ACCESS8(&amp;USB_OTGICR_REG(base), USB_OTGICR_AVBUSEN_SHIFT))</span></div><div class="line"><a name="l60144"></a><span class="lineno">60144</span>&#160;</div><div class="line"><a name="l60146"></a><span class="lineno">60146</span>&#160;<span class="preprocessor">#define USB_WR_OTGICR_AVBUSEN(base, value) (USB_RMW_OTGICR(base, USB_OTGICR_AVBUSEN_MASK, USB_OTGICR_AVBUSEN(value)))</span></div><div class="line"><a name="l60147"></a><span class="lineno">60147</span>&#160;<span class="preprocessor">#define USB_BWR_OTGICR_AVBUSEN(base, value) (BITBAND_ACCESS8(&amp;USB_OTGICR_REG(base), USB_OTGICR_AVBUSEN_SHIFT) = (value))</span></div><div class="line"><a name="l60148"></a><span class="lineno">60148</span>&#160;</div><div class="line"><a name="l60159"></a><span class="lineno">60159</span>&#160;<span class="preprocessor">#define USB_RD_OTGICR_BSESSEN(base) ((USB_OTGICR_REG(base) &amp; USB_OTGICR_BSESSEN_MASK) &gt;&gt; USB_OTGICR_BSESSEN_SHIFT)</span></div><div class="line"><a name="l60160"></a><span class="lineno">60160</span>&#160;<span class="preprocessor">#define USB_BRD_OTGICR_BSESSEN(base) (BITBAND_ACCESS8(&amp;USB_OTGICR_REG(base), USB_OTGICR_BSESSEN_SHIFT))</span></div><div class="line"><a name="l60161"></a><span class="lineno">60161</span>&#160;</div><div class="line"><a name="l60163"></a><span class="lineno">60163</span>&#160;<span class="preprocessor">#define USB_WR_OTGICR_BSESSEN(base, value) (USB_RMW_OTGICR(base, USB_OTGICR_BSESSEN_MASK, USB_OTGICR_BSESSEN(value)))</span></div><div class="line"><a name="l60164"></a><span class="lineno">60164</span>&#160;<span class="preprocessor">#define USB_BWR_OTGICR_BSESSEN(base, value) (BITBAND_ACCESS8(&amp;USB_OTGICR_REG(base), USB_OTGICR_BSESSEN_SHIFT) = (value))</span></div><div class="line"><a name="l60165"></a><span class="lineno">60165</span>&#160;</div><div class="line"><a name="l60176"></a><span class="lineno">60176</span>&#160;<span class="preprocessor">#define USB_RD_OTGICR_SESSVLDEN(base) ((USB_OTGICR_REG(base) &amp; USB_OTGICR_SESSVLDEN_MASK) &gt;&gt; USB_OTGICR_SESSVLDEN_SHIFT)</span></div><div class="line"><a name="l60177"></a><span class="lineno">60177</span>&#160;<span class="preprocessor">#define USB_BRD_OTGICR_SESSVLDEN(base) (BITBAND_ACCESS8(&amp;USB_OTGICR_REG(base), USB_OTGICR_SESSVLDEN_SHIFT))</span></div><div class="line"><a name="l60178"></a><span class="lineno">60178</span>&#160;</div><div class="line"><a name="l60180"></a><span class="lineno">60180</span>&#160;<span class="preprocessor">#define USB_WR_OTGICR_SESSVLDEN(base, value) (USB_RMW_OTGICR(base, USB_OTGICR_SESSVLDEN_MASK, USB_OTGICR_SESSVLDEN(value)))</span></div><div class="line"><a name="l60181"></a><span class="lineno">60181</span>&#160;<span class="preprocessor">#define USB_BWR_OTGICR_SESSVLDEN(base, value) (BITBAND_ACCESS8(&amp;USB_OTGICR_REG(base), USB_OTGICR_SESSVLDEN_SHIFT) = (value))</span></div><div class="line"><a name="l60182"></a><span class="lineno">60182</span>&#160;</div><div class="line"><a name="l60193"></a><span class="lineno">60193</span>&#160;<span class="preprocessor">#define USB_RD_OTGICR_LINESTATEEN(base) ((USB_OTGICR_REG(base) &amp; USB_OTGICR_LINESTATEEN_MASK) &gt;&gt; USB_OTGICR_LINESTATEEN_SHIFT)</span></div><div class="line"><a name="l60194"></a><span class="lineno">60194</span>&#160;<span class="preprocessor">#define USB_BRD_OTGICR_LINESTATEEN(base) (BITBAND_ACCESS8(&amp;USB_OTGICR_REG(base), USB_OTGICR_LINESTATEEN_SHIFT))</span></div><div class="line"><a name="l60195"></a><span class="lineno">60195</span>&#160;</div><div class="line"><a name="l60197"></a><span class="lineno">60197</span>&#160;<span class="preprocessor">#define USB_WR_OTGICR_LINESTATEEN(base, value) (USB_RMW_OTGICR(base, USB_OTGICR_LINESTATEEN_MASK, USB_OTGICR_LINESTATEEN(value)))</span></div><div class="line"><a name="l60198"></a><span class="lineno">60198</span>&#160;<span class="preprocessor">#define USB_BWR_OTGICR_LINESTATEEN(base, value) (BITBAND_ACCESS8(&amp;USB_OTGICR_REG(base), USB_OTGICR_LINESTATEEN_SHIFT) = (value))</span></div><div class="line"><a name="l60199"></a><span class="lineno">60199</span>&#160;</div><div class="line"><a name="l60210"></a><span class="lineno">60210</span>&#160;<span class="preprocessor">#define USB_RD_OTGICR_ONEMSECEN(base) ((USB_OTGICR_REG(base) &amp; USB_OTGICR_ONEMSECEN_MASK) &gt;&gt; USB_OTGICR_ONEMSECEN_SHIFT)</span></div><div class="line"><a name="l60211"></a><span class="lineno">60211</span>&#160;<span class="preprocessor">#define USB_BRD_OTGICR_ONEMSECEN(base) (BITBAND_ACCESS8(&amp;USB_OTGICR_REG(base), USB_OTGICR_ONEMSECEN_SHIFT))</span></div><div class="line"><a name="l60212"></a><span class="lineno">60212</span>&#160;</div><div class="line"><a name="l60214"></a><span class="lineno">60214</span>&#160;<span class="preprocessor">#define USB_WR_OTGICR_ONEMSECEN(base, value) (USB_RMW_OTGICR(base, USB_OTGICR_ONEMSECEN_MASK, USB_OTGICR_ONEMSECEN(value)))</span></div><div class="line"><a name="l60215"></a><span class="lineno">60215</span>&#160;<span class="preprocessor">#define USB_BWR_OTGICR_ONEMSECEN(base, value) (BITBAND_ACCESS8(&amp;USB_OTGICR_REG(base), USB_OTGICR_ONEMSECEN_SHIFT) = (value))</span></div><div class="line"><a name="l60216"></a><span class="lineno">60216</span>&#160;</div><div class="line"><a name="l60227"></a><span class="lineno">60227</span>&#160;<span class="preprocessor">#define USB_RD_OTGICR_IDEN(base) ((USB_OTGICR_REG(base) &amp; USB_OTGICR_IDEN_MASK) &gt;&gt; USB_OTGICR_IDEN_SHIFT)</span></div><div class="line"><a name="l60228"></a><span class="lineno">60228</span>&#160;<span class="preprocessor">#define USB_BRD_OTGICR_IDEN(base) (BITBAND_ACCESS8(&amp;USB_OTGICR_REG(base), USB_OTGICR_IDEN_SHIFT))</span></div><div class="line"><a name="l60229"></a><span class="lineno">60229</span>&#160;</div><div class="line"><a name="l60231"></a><span class="lineno">60231</span>&#160;<span class="preprocessor">#define USB_WR_OTGICR_IDEN(base, value) (USB_RMW_OTGICR(base, USB_OTGICR_IDEN_MASK, USB_OTGICR_IDEN(value)))</span></div><div class="line"><a name="l60232"></a><span class="lineno">60232</span>&#160;<span class="preprocessor">#define USB_BWR_OTGICR_IDEN(base, value) (BITBAND_ACCESS8(&amp;USB_OTGICR_REG(base), USB_OTGICR_IDEN_SHIFT) = (value))</span></div><div class="line"><a name="l60233"></a><span class="lineno">60233</span>&#160;</div><div class="line"><a name="l60251"></a><span class="lineno">60251</span>&#160;<span class="preprocessor">#define USB_RD_OTGSTAT(base)     (USB_OTGSTAT_REG(base))</span></div><div class="line"><a name="l60252"></a><span class="lineno">60252</span>&#160;<span class="preprocessor">#define USB_WR_OTGSTAT(base, value) (USB_OTGSTAT_REG(base) = (value))</span></div><div class="line"><a name="l60253"></a><span class="lineno">60253</span>&#160;<span class="preprocessor">#define USB_RMW_OTGSTAT(base, mask, value) (USB_WR_OTGSTAT(base, (USB_RD_OTGSTAT(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l60254"></a><span class="lineno">60254</span>&#160;<span class="preprocessor">#define USB_SET_OTGSTAT(base, value) (USB_WR_OTGSTAT(base, USB_RD_OTGSTAT(base) |  (value)))</span></div><div class="line"><a name="l60255"></a><span class="lineno">60255</span>&#160;<span class="preprocessor">#define USB_CLR_OTGSTAT(base, value) (USB_WR_OTGSTAT(base, USB_RD_OTGSTAT(base) &amp; ~(value)))</span></div><div class="line"><a name="l60256"></a><span class="lineno">60256</span>&#160;<span class="preprocessor">#define USB_TOG_OTGSTAT(base, value) (USB_WR_OTGSTAT(base, USB_RD_OTGSTAT(base) ^  (value)))</span></div><div class="line"><a name="l60257"></a><span class="lineno">60257</span>&#160;</div><div class="line"><a name="l60259"></a><span class="lineno">60259</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l60260"></a><span class="lineno">60260</span>&#160;<span class="comment"> * Constants &amp; macros for individual USB_OTGSTAT bitfields</span></div><div class="line"><a name="l60261"></a><span class="lineno">60261</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l60262"></a><span class="lineno">60262</span>&#160;</div><div class="line"><a name="l60272"></a><span class="lineno">60272</span>&#160;<span class="preprocessor">#define USB_RD_OTGSTAT_AVBUSVLD(base) ((USB_OTGSTAT_REG(base) &amp; USB_OTGSTAT_AVBUSVLD_MASK) &gt;&gt; USB_OTGSTAT_AVBUSVLD_SHIFT)</span></div><div class="line"><a name="l60273"></a><span class="lineno">60273</span>&#160;<span class="preprocessor">#define USB_BRD_OTGSTAT_AVBUSVLD(base) (BITBAND_ACCESS8(&amp;USB_OTGSTAT_REG(base), USB_OTGSTAT_AVBUSVLD_SHIFT))</span></div><div class="line"><a name="l60274"></a><span class="lineno">60274</span>&#160;</div><div class="line"><a name="l60276"></a><span class="lineno">60276</span>&#160;<span class="preprocessor">#define USB_WR_OTGSTAT_AVBUSVLD(base, value) (USB_RMW_OTGSTAT(base, USB_OTGSTAT_AVBUSVLD_MASK, USB_OTGSTAT_AVBUSVLD(value)))</span></div><div class="line"><a name="l60277"></a><span class="lineno">60277</span>&#160;<span class="preprocessor">#define USB_BWR_OTGSTAT_AVBUSVLD(base, value) (BITBAND_ACCESS8(&amp;USB_OTGSTAT_REG(base), USB_OTGSTAT_AVBUSVLD_SHIFT) = (value))</span></div><div class="line"><a name="l60278"></a><span class="lineno">60278</span>&#160;</div><div class="line"><a name="l60289"></a><span class="lineno">60289</span>&#160;<span class="preprocessor">#define USB_RD_OTGSTAT_BSESSEND(base) ((USB_OTGSTAT_REG(base) &amp; USB_OTGSTAT_BSESSEND_MASK) &gt;&gt; USB_OTGSTAT_BSESSEND_SHIFT)</span></div><div class="line"><a name="l60290"></a><span class="lineno">60290</span>&#160;<span class="preprocessor">#define USB_BRD_OTGSTAT_BSESSEND(base) (BITBAND_ACCESS8(&amp;USB_OTGSTAT_REG(base), USB_OTGSTAT_BSESSEND_SHIFT))</span></div><div class="line"><a name="l60291"></a><span class="lineno">60291</span>&#160;</div><div class="line"><a name="l60293"></a><span class="lineno">60293</span>&#160;<span class="preprocessor">#define USB_WR_OTGSTAT_BSESSEND(base, value) (USB_RMW_OTGSTAT(base, USB_OTGSTAT_BSESSEND_MASK, USB_OTGSTAT_BSESSEND(value)))</span></div><div class="line"><a name="l60294"></a><span class="lineno">60294</span>&#160;<span class="preprocessor">#define USB_BWR_OTGSTAT_BSESSEND(base, value) (BITBAND_ACCESS8(&amp;USB_OTGSTAT_REG(base), USB_OTGSTAT_BSESSEND_SHIFT) = (value))</span></div><div class="line"><a name="l60295"></a><span class="lineno">60295</span>&#160;</div><div class="line"><a name="l60306"></a><span class="lineno">60306</span>&#160;<span class="preprocessor">#define USB_RD_OTGSTAT_SESS_VLD(base) ((USB_OTGSTAT_REG(base) &amp; USB_OTGSTAT_SESS_VLD_MASK) &gt;&gt; USB_OTGSTAT_SESS_VLD_SHIFT)</span></div><div class="line"><a name="l60307"></a><span class="lineno">60307</span>&#160;<span class="preprocessor">#define USB_BRD_OTGSTAT_SESS_VLD(base) (BITBAND_ACCESS8(&amp;USB_OTGSTAT_REG(base), USB_OTGSTAT_SESS_VLD_SHIFT))</span></div><div class="line"><a name="l60308"></a><span class="lineno">60308</span>&#160;</div><div class="line"><a name="l60310"></a><span class="lineno">60310</span>&#160;<span class="preprocessor">#define USB_WR_OTGSTAT_SESS_VLD(base, value) (USB_RMW_OTGSTAT(base, USB_OTGSTAT_SESS_VLD_MASK, USB_OTGSTAT_SESS_VLD(value)))</span></div><div class="line"><a name="l60311"></a><span class="lineno">60311</span>&#160;<span class="preprocessor">#define USB_BWR_OTGSTAT_SESS_VLD(base, value) (BITBAND_ACCESS8(&amp;USB_OTGSTAT_REG(base), USB_OTGSTAT_SESS_VLD_SHIFT) = (value))</span></div><div class="line"><a name="l60312"></a><span class="lineno">60312</span>&#160;</div><div class="line"><a name="l60328"></a><span class="lineno">60328</span>&#160;<span class="preprocessor">#define USB_RD_OTGSTAT_LINESTATESTABLE(base) ((USB_OTGSTAT_REG(base) &amp; USB_OTGSTAT_LINESTATESTABLE_MASK) &gt;&gt; USB_OTGSTAT_LINESTATESTABLE_SHIFT)</span></div><div class="line"><a name="l60329"></a><span class="lineno">60329</span>&#160;<span class="preprocessor">#define USB_BRD_OTGSTAT_LINESTATESTABLE(base) (BITBAND_ACCESS8(&amp;USB_OTGSTAT_REG(base), USB_OTGSTAT_LINESTATESTABLE_SHIFT))</span></div><div class="line"><a name="l60330"></a><span class="lineno">60330</span>&#160;</div><div class="line"><a name="l60332"></a><span class="lineno">60332</span>&#160;<span class="preprocessor">#define USB_WR_OTGSTAT_LINESTATESTABLE(base, value) (USB_RMW_OTGSTAT(base, USB_OTGSTAT_LINESTATESTABLE_MASK, USB_OTGSTAT_LINESTATESTABLE(value)))</span></div><div class="line"><a name="l60333"></a><span class="lineno">60333</span>&#160;<span class="preprocessor">#define USB_BWR_OTGSTAT_LINESTATESTABLE(base, value) (BITBAND_ACCESS8(&amp;USB_OTGSTAT_REG(base), USB_OTGSTAT_LINESTATESTABLE_SHIFT) = (value))</span></div><div class="line"><a name="l60334"></a><span class="lineno">60334</span>&#160;</div><div class="line"><a name="l60343"></a><span class="lineno">60343</span>&#160;<span class="preprocessor">#define USB_RD_OTGSTAT_ONEMSECEN(base) ((USB_OTGSTAT_REG(base) &amp; USB_OTGSTAT_ONEMSECEN_MASK) &gt;&gt; USB_OTGSTAT_ONEMSECEN_SHIFT)</span></div><div class="line"><a name="l60344"></a><span class="lineno">60344</span>&#160;<span class="preprocessor">#define USB_BRD_OTGSTAT_ONEMSECEN(base) (BITBAND_ACCESS8(&amp;USB_OTGSTAT_REG(base), USB_OTGSTAT_ONEMSECEN_SHIFT))</span></div><div class="line"><a name="l60345"></a><span class="lineno">60345</span>&#160;</div><div class="line"><a name="l60347"></a><span class="lineno">60347</span>&#160;<span class="preprocessor">#define USB_WR_OTGSTAT_ONEMSECEN(base, value) (USB_RMW_OTGSTAT(base, USB_OTGSTAT_ONEMSECEN_MASK, USB_OTGSTAT_ONEMSECEN(value)))</span></div><div class="line"><a name="l60348"></a><span class="lineno">60348</span>&#160;<span class="preprocessor">#define USB_BWR_OTGSTAT_ONEMSECEN(base, value) (BITBAND_ACCESS8(&amp;USB_OTGSTAT_REG(base), USB_OTGSTAT_ONEMSECEN_SHIFT) = (value))</span></div><div class="line"><a name="l60349"></a><span class="lineno">60349</span>&#160;</div><div class="line"><a name="l60363"></a><span class="lineno">60363</span>&#160;<span class="preprocessor">#define USB_RD_OTGSTAT_ID(base) ((USB_OTGSTAT_REG(base) &amp; USB_OTGSTAT_ID_MASK) &gt;&gt; USB_OTGSTAT_ID_SHIFT)</span></div><div class="line"><a name="l60364"></a><span class="lineno">60364</span>&#160;<span class="preprocessor">#define USB_BRD_OTGSTAT_ID(base) (BITBAND_ACCESS8(&amp;USB_OTGSTAT_REG(base), USB_OTGSTAT_ID_SHIFT))</span></div><div class="line"><a name="l60365"></a><span class="lineno">60365</span>&#160;</div><div class="line"><a name="l60367"></a><span class="lineno">60367</span>&#160;<span class="preprocessor">#define USB_WR_OTGSTAT_ID(base, value) (USB_RMW_OTGSTAT(base, USB_OTGSTAT_ID_MASK, USB_OTGSTAT_ID(value)))</span></div><div class="line"><a name="l60368"></a><span class="lineno">60368</span>&#160;<span class="preprocessor">#define USB_BWR_OTGSTAT_ID(base, value) (BITBAND_ACCESS8(&amp;USB_OTGSTAT_REG(base), USB_OTGSTAT_ID_SHIFT) = (value))</span></div><div class="line"><a name="l60369"></a><span class="lineno">60369</span>&#160;</div><div class="line"><a name="l60386"></a><span class="lineno">60386</span>&#160;<span class="preprocessor">#define USB_RD_OTGCTL(base)      (USB_OTGCTL_REG(base))</span></div><div class="line"><a name="l60387"></a><span class="lineno">60387</span>&#160;<span class="preprocessor">#define USB_WR_OTGCTL(base, value) (USB_OTGCTL_REG(base) = (value))</span></div><div class="line"><a name="l60388"></a><span class="lineno">60388</span>&#160;<span class="preprocessor">#define USB_RMW_OTGCTL(base, mask, value) (USB_WR_OTGCTL(base, (USB_RD_OTGCTL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l60389"></a><span class="lineno">60389</span>&#160;<span class="preprocessor">#define USB_SET_OTGCTL(base, value) (USB_WR_OTGCTL(base, USB_RD_OTGCTL(base) |  (value)))</span></div><div class="line"><a name="l60390"></a><span class="lineno">60390</span>&#160;<span class="preprocessor">#define USB_CLR_OTGCTL(base, value) (USB_WR_OTGCTL(base, USB_RD_OTGCTL(base) &amp; ~(value)))</span></div><div class="line"><a name="l60391"></a><span class="lineno">60391</span>&#160;<span class="preprocessor">#define USB_TOG_OTGCTL(base, value) (USB_WR_OTGCTL(base, USB_RD_OTGCTL(base) ^  (value)))</span></div><div class="line"><a name="l60392"></a><span class="lineno">60392</span>&#160;</div><div class="line"><a name="l60394"></a><span class="lineno">60394</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l60395"></a><span class="lineno">60395</span>&#160;<span class="comment"> * Constants &amp; macros for individual USB_OTGCTL bitfields</span></div><div class="line"><a name="l60396"></a><span class="lineno">60396</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l60397"></a><span class="lineno">60397</span>&#160;</div><div class="line"><a name="l60409"></a><span class="lineno">60409</span>&#160;<span class="preprocessor">#define USB_RD_OTGCTL_OTGEN(base) ((USB_OTGCTL_REG(base) &amp; USB_OTGCTL_OTGEN_MASK) &gt;&gt; USB_OTGCTL_OTGEN_SHIFT)</span></div><div class="line"><a name="l60410"></a><span class="lineno">60410</span>&#160;<span class="preprocessor">#define USB_BRD_OTGCTL_OTGEN(base) (BITBAND_ACCESS8(&amp;USB_OTGCTL_REG(base), USB_OTGCTL_OTGEN_SHIFT))</span></div><div class="line"><a name="l60411"></a><span class="lineno">60411</span>&#160;</div><div class="line"><a name="l60413"></a><span class="lineno">60413</span>&#160;<span class="preprocessor">#define USB_WR_OTGCTL_OTGEN(base, value) (USB_RMW_OTGCTL(base, USB_OTGCTL_OTGEN_MASK, USB_OTGCTL_OTGEN(value)))</span></div><div class="line"><a name="l60414"></a><span class="lineno">60414</span>&#160;<span class="preprocessor">#define USB_BWR_OTGCTL_OTGEN(base, value) (BITBAND_ACCESS8(&amp;USB_OTGCTL_REG(base), USB_OTGCTL_OTGEN_SHIFT) = (value))</span></div><div class="line"><a name="l60415"></a><span class="lineno">60415</span>&#160;</div><div class="line"><a name="l60426"></a><span class="lineno">60426</span>&#160;<span class="preprocessor">#define USB_RD_OTGCTL_DMLOW(base) ((USB_OTGCTL_REG(base) &amp; USB_OTGCTL_DMLOW_MASK) &gt;&gt; USB_OTGCTL_DMLOW_SHIFT)</span></div><div class="line"><a name="l60427"></a><span class="lineno">60427</span>&#160;<span class="preprocessor">#define USB_BRD_OTGCTL_DMLOW(base) (BITBAND_ACCESS8(&amp;USB_OTGCTL_REG(base), USB_OTGCTL_DMLOW_SHIFT))</span></div><div class="line"><a name="l60428"></a><span class="lineno">60428</span>&#160;</div><div class="line"><a name="l60430"></a><span class="lineno">60430</span>&#160;<span class="preprocessor">#define USB_WR_OTGCTL_DMLOW(base, value) (USB_RMW_OTGCTL(base, USB_OTGCTL_DMLOW_MASK, USB_OTGCTL_DMLOW(value)))</span></div><div class="line"><a name="l60431"></a><span class="lineno">60431</span>&#160;<span class="preprocessor">#define USB_BWR_OTGCTL_DMLOW(base, value) (BITBAND_ACCESS8(&amp;USB_OTGCTL_REG(base), USB_OTGCTL_DMLOW_SHIFT) = (value))</span></div><div class="line"><a name="l60432"></a><span class="lineno">60432</span>&#160;</div><div class="line"><a name="l60445"></a><span class="lineno">60445</span>&#160;<span class="preprocessor">#define USB_RD_OTGCTL_DPLOW(base) ((USB_OTGCTL_REG(base) &amp; USB_OTGCTL_DPLOW_MASK) &gt;&gt; USB_OTGCTL_DPLOW_SHIFT)</span></div><div class="line"><a name="l60446"></a><span class="lineno">60446</span>&#160;<span class="preprocessor">#define USB_BRD_OTGCTL_DPLOW(base) (BITBAND_ACCESS8(&amp;USB_OTGCTL_REG(base), USB_OTGCTL_DPLOW_SHIFT))</span></div><div class="line"><a name="l60447"></a><span class="lineno">60447</span>&#160;</div><div class="line"><a name="l60449"></a><span class="lineno">60449</span>&#160;<span class="preprocessor">#define USB_WR_OTGCTL_DPLOW(base, value) (USB_RMW_OTGCTL(base, USB_OTGCTL_DPLOW_MASK, USB_OTGCTL_DPLOW(value)))</span></div><div class="line"><a name="l60450"></a><span class="lineno">60450</span>&#160;<span class="preprocessor">#define USB_BWR_OTGCTL_DPLOW(base, value) (BITBAND_ACCESS8(&amp;USB_OTGCTL_REG(base), USB_OTGCTL_DPLOW_SHIFT) = (value))</span></div><div class="line"><a name="l60451"></a><span class="lineno">60451</span>&#160;</div><div class="line"><a name="l60462"></a><span class="lineno">60462</span>&#160;<span class="preprocessor">#define USB_RD_OTGCTL_DPHIGH(base) ((USB_OTGCTL_REG(base) &amp; USB_OTGCTL_DPHIGH_MASK) &gt;&gt; USB_OTGCTL_DPHIGH_SHIFT)</span></div><div class="line"><a name="l60463"></a><span class="lineno">60463</span>&#160;<span class="preprocessor">#define USB_BRD_OTGCTL_DPHIGH(base) (BITBAND_ACCESS8(&amp;USB_OTGCTL_REG(base), USB_OTGCTL_DPHIGH_SHIFT))</span></div><div class="line"><a name="l60464"></a><span class="lineno">60464</span>&#160;</div><div class="line"><a name="l60466"></a><span class="lineno">60466</span>&#160;<span class="preprocessor">#define USB_WR_OTGCTL_DPHIGH(base, value) (USB_RMW_OTGCTL(base, USB_OTGCTL_DPHIGH_MASK, USB_OTGCTL_DPHIGH(value)))</span></div><div class="line"><a name="l60467"></a><span class="lineno">60467</span>&#160;<span class="preprocessor">#define USB_BWR_OTGCTL_DPHIGH(base, value) (BITBAND_ACCESS8(&amp;USB_OTGCTL_REG(base), USB_OTGCTL_DPHIGH_SHIFT) = (value))</span></div><div class="line"><a name="l60468"></a><span class="lineno">60468</span>&#160;</div><div class="line"><a name="l60491"></a><span class="lineno">60491</span>&#160;<span class="preprocessor">#define USB_RD_ISTAT(base)       (USB_ISTAT_REG(base))</span></div><div class="line"><a name="l60492"></a><span class="lineno">60492</span>&#160;<span class="preprocessor">#define USB_WR_ISTAT(base, value) (USB_ISTAT_REG(base) = (value))</span></div><div class="line"><a name="l60493"></a><span class="lineno">60493</span>&#160;<span class="preprocessor">#define USB_RMW_ISTAT(base, mask, value) (USB_WR_ISTAT(base, (USB_RD_ISTAT(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l60494"></a><span class="lineno">60494</span>&#160;<span class="preprocessor">#define USB_SET_ISTAT(base, value) (USB_WR_ISTAT(base, USB_RD_ISTAT(base) |  (value)))</span></div><div class="line"><a name="l60495"></a><span class="lineno">60495</span>&#160;<span class="preprocessor">#define USB_CLR_ISTAT(base, value) (USB_WR_ISTAT(base, USB_RD_ISTAT(base) &amp; ~(value)))</span></div><div class="line"><a name="l60496"></a><span class="lineno">60496</span>&#160;<span class="preprocessor">#define USB_TOG_ISTAT(base, value) (USB_WR_ISTAT(base, USB_RD_ISTAT(base) ^  (value)))</span></div><div class="line"><a name="l60497"></a><span class="lineno">60497</span>&#160;</div><div class="line"><a name="l60499"></a><span class="lineno">60499</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l60500"></a><span class="lineno">60500</span>&#160;<span class="comment"> * Constants &amp; macros for individual USB_ISTAT bitfields</span></div><div class="line"><a name="l60501"></a><span class="lineno">60501</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l60502"></a><span class="lineno">60502</span>&#160;</div><div class="line"><a name="l60514"></a><span class="lineno">60514</span>&#160;<span class="preprocessor">#define USB_RD_ISTAT_USBRST(base) ((USB_ISTAT_REG(base) &amp; USB_ISTAT_USBRST_MASK) &gt;&gt; USB_ISTAT_USBRST_SHIFT)</span></div><div class="line"><a name="l60515"></a><span class="lineno">60515</span>&#160;<span class="preprocessor">#define USB_BRD_ISTAT_USBRST(base) (BITBAND_ACCESS8(&amp;USB_ISTAT_REG(base), USB_ISTAT_USBRST_SHIFT))</span></div><div class="line"><a name="l60516"></a><span class="lineno">60516</span>&#160;</div><div class="line"><a name="l60518"></a><span class="lineno">60518</span>&#160;<span class="preprocessor">#define USB_WR_ISTAT_USBRST(base, value) (USB_RMW_ISTAT(base, (USB_ISTAT_USBRST_MASK | USB_ISTAT_ERROR_MASK | USB_ISTAT_SOFTOK_MASK | USB_ISTAT_TOKDNE_MASK | USB_ISTAT_SLEEP_MASK | USB_ISTAT_RESUME_MASK | USB_ISTAT_ATTACH_MASK | USB_ISTAT_STALL_MASK), USB_ISTAT_USBRST(value)))</span></div><div class="line"><a name="l60519"></a><span class="lineno">60519</span>&#160;<span class="preprocessor">#define USB_BWR_ISTAT_USBRST(base, value) (BITBAND_ACCESS8(&amp;USB_ISTAT_REG(base), USB_ISTAT_USBRST_SHIFT) = (value))</span></div><div class="line"><a name="l60520"></a><span class="lineno">60520</span>&#160;</div><div class="line"><a name="l60531"></a><span class="lineno">60531</span>&#160;<span class="preprocessor">#define USB_RD_ISTAT_ERROR(base) ((USB_ISTAT_REG(base) &amp; USB_ISTAT_ERROR_MASK) &gt;&gt; USB_ISTAT_ERROR_SHIFT)</span></div><div class="line"><a name="l60532"></a><span class="lineno">60532</span>&#160;<span class="preprocessor">#define USB_BRD_ISTAT_ERROR(base) (BITBAND_ACCESS8(&amp;USB_ISTAT_REG(base), USB_ISTAT_ERROR_SHIFT))</span></div><div class="line"><a name="l60533"></a><span class="lineno">60533</span>&#160;</div><div class="line"><a name="l60535"></a><span class="lineno">60535</span>&#160;<span class="preprocessor">#define USB_WR_ISTAT_ERROR(base, value) (USB_RMW_ISTAT(base, (USB_ISTAT_ERROR_MASK | USB_ISTAT_USBRST_MASK | USB_ISTAT_SOFTOK_MASK | USB_ISTAT_TOKDNE_MASK | USB_ISTAT_SLEEP_MASK | USB_ISTAT_RESUME_MASK | USB_ISTAT_ATTACH_MASK | USB_ISTAT_STALL_MASK), USB_ISTAT_ERROR(value)))</span></div><div class="line"><a name="l60536"></a><span class="lineno">60536</span>&#160;<span class="preprocessor">#define USB_BWR_ISTAT_ERROR(base, value) (BITBAND_ACCESS8(&amp;USB_ISTAT_REG(base), USB_ISTAT_ERROR_SHIFT) = (value))</span></div><div class="line"><a name="l60537"></a><span class="lineno">60537</span>&#160;</div><div class="line"><a name="l60548"></a><span class="lineno">60548</span>&#160;<span class="preprocessor">#define USB_RD_ISTAT_SOFTOK(base) ((USB_ISTAT_REG(base) &amp; USB_ISTAT_SOFTOK_MASK) &gt;&gt; USB_ISTAT_SOFTOK_SHIFT)</span></div><div class="line"><a name="l60549"></a><span class="lineno">60549</span>&#160;<span class="preprocessor">#define USB_BRD_ISTAT_SOFTOK(base) (BITBAND_ACCESS8(&amp;USB_ISTAT_REG(base), USB_ISTAT_SOFTOK_SHIFT))</span></div><div class="line"><a name="l60550"></a><span class="lineno">60550</span>&#160;</div><div class="line"><a name="l60552"></a><span class="lineno">60552</span>&#160;<span class="preprocessor">#define USB_WR_ISTAT_SOFTOK(base, value) (USB_RMW_ISTAT(base, (USB_ISTAT_SOFTOK_MASK | USB_ISTAT_USBRST_MASK | USB_ISTAT_ERROR_MASK | USB_ISTAT_TOKDNE_MASK | USB_ISTAT_SLEEP_MASK | USB_ISTAT_RESUME_MASK | USB_ISTAT_ATTACH_MASK | USB_ISTAT_STALL_MASK), USB_ISTAT_SOFTOK(value)))</span></div><div class="line"><a name="l60553"></a><span class="lineno">60553</span>&#160;<span class="preprocessor">#define USB_BWR_ISTAT_SOFTOK(base, value) (BITBAND_ACCESS8(&amp;USB_ISTAT_REG(base), USB_ISTAT_SOFTOK_SHIFT) = (value))</span></div><div class="line"><a name="l60554"></a><span class="lineno">60554</span>&#160;</div><div class="line"><a name="l60567"></a><span class="lineno">60567</span>&#160;<span class="preprocessor">#define USB_RD_ISTAT_TOKDNE(base) ((USB_ISTAT_REG(base) &amp; USB_ISTAT_TOKDNE_MASK) &gt;&gt; USB_ISTAT_TOKDNE_SHIFT)</span></div><div class="line"><a name="l60568"></a><span class="lineno">60568</span>&#160;<span class="preprocessor">#define USB_BRD_ISTAT_TOKDNE(base) (BITBAND_ACCESS8(&amp;USB_ISTAT_REG(base), USB_ISTAT_TOKDNE_SHIFT))</span></div><div class="line"><a name="l60569"></a><span class="lineno">60569</span>&#160;</div><div class="line"><a name="l60571"></a><span class="lineno">60571</span>&#160;<span class="preprocessor">#define USB_WR_ISTAT_TOKDNE(base, value) (USB_RMW_ISTAT(base, (USB_ISTAT_TOKDNE_MASK | USB_ISTAT_USBRST_MASK | USB_ISTAT_ERROR_MASK | USB_ISTAT_SOFTOK_MASK | USB_ISTAT_SLEEP_MASK | USB_ISTAT_RESUME_MASK | USB_ISTAT_ATTACH_MASK | USB_ISTAT_STALL_MASK), USB_ISTAT_TOKDNE(value)))</span></div><div class="line"><a name="l60572"></a><span class="lineno">60572</span>&#160;<span class="preprocessor">#define USB_BWR_ISTAT_TOKDNE(base, value) (BITBAND_ACCESS8(&amp;USB_ISTAT_REG(base), USB_ISTAT_TOKDNE_SHIFT) = (value))</span></div><div class="line"><a name="l60573"></a><span class="lineno">60573</span>&#160;</div><div class="line"><a name="l60583"></a><span class="lineno">60583</span>&#160;<span class="preprocessor">#define USB_RD_ISTAT_SLEEP(base) ((USB_ISTAT_REG(base) &amp; USB_ISTAT_SLEEP_MASK) &gt;&gt; USB_ISTAT_SLEEP_SHIFT)</span></div><div class="line"><a name="l60584"></a><span class="lineno">60584</span>&#160;<span class="preprocessor">#define USB_BRD_ISTAT_SLEEP(base) (BITBAND_ACCESS8(&amp;USB_ISTAT_REG(base), USB_ISTAT_SLEEP_SHIFT))</span></div><div class="line"><a name="l60585"></a><span class="lineno">60585</span>&#160;</div><div class="line"><a name="l60587"></a><span class="lineno">60587</span>&#160;<span class="preprocessor">#define USB_WR_ISTAT_SLEEP(base, value) (USB_RMW_ISTAT(base, (USB_ISTAT_SLEEP_MASK | USB_ISTAT_USBRST_MASK | USB_ISTAT_ERROR_MASK | USB_ISTAT_SOFTOK_MASK | USB_ISTAT_TOKDNE_MASK | USB_ISTAT_RESUME_MASK | USB_ISTAT_ATTACH_MASK | USB_ISTAT_STALL_MASK), USB_ISTAT_SLEEP(value)))</span></div><div class="line"><a name="l60588"></a><span class="lineno">60588</span>&#160;<span class="preprocessor">#define USB_BWR_ISTAT_SLEEP(base, value) (BITBAND_ACCESS8(&amp;USB_ISTAT_REG(base), USB_ISTAT_SLEEP_SHIFT) = (value))</span></div><div class="line"><a name="l60589"></a><span class="lineno">60589</span>&#160;</div><div class="line"><a name="l60599"></a><span class="lineno">60599</span>&#160;<span class="preprocessor">#define USB_RD_ISTAT_RESUME(base) ((USB_ISTAT_REG(base) &amp; USB_ISTAT_RESUME_MASK) &gt;&gt; USB_ISTAT_RESUME_SHIFT)</span></div><div class="line"><a name="l60600"></a><span class="lineno">60600</span>&#160;<span class="preprocessor">#define USB_BRD_ISTAT_RESUME(base) (BITBAND_ACCESS8(&amp;USB_ISTAT_REG(base), USB_ISTAT_RESUME_SHIFT))</span></div><div class="line"><a name="l60601"></a><span class="lineno">60601</span>&#160;</div><div class="line"><a name="l60603"></a><span class="lineno">60603</span>&#160;<span class="preprocessor">#define USB_WR_ISTAT_RESUME(base, value) (USB_RMW_ISTAT(base, (USB_ISTAT_RESUME_MASK | USB_ISTAT_USBRST_MASK | USB_ISTAT_ERROR_MASK | USB_ISTAT_SOFTOK_MASK | USB_ISTAT_TOKDNE_MASK | USB_ISTAT_SLEEP_MASK | USB_ISTAT_ATTACH_MASK | USB_ISTAT_STALL_MASK), USB_ISTAT_RESUME(value)))</span></div><div class="line"><a name="l60604"></a><span class="lineno">60604</span>&#160;<span class="preprocessor">#define USB_BWR_ISTAT_RESUME(base, value) (BITBAND_ACCESS8(&amp;USB_ISTAT_REG(base), USB_ISTAT_RESUME_SHIFT) = (value))</span></div><div class="line"><a name="l60605"></a><span class="lineno">60605</span>&#160;</div><div class="line"><a name="l60617"></a><span class="lineno">60617</span>&#160;<span class="preprocessor">#define USB_RD_ISTAT_ATTACH(base) ((USB_ISTAT_REG(base) &amp; USB_ISTAT_ATTACH_MASK) &gt;&gt; USB_ISTAT_ATTACH_SHIFT)</span></div><div class="line"><a name="l60618"></a><span class="lineno">60618</span>&#160;<span class="preprocessor">#define USB_BRD_ISTAT_ATTACH(base) (BITBAND_ACCESS8(&amp;USB_ISTAT_REG(base), USB_ISTAT_ATTACH_SHIFT))</span></div><div class="line"><a name="l60619"></a><span class="lineno">60619</span>&#160;</div><div class="line"><a name="l60621"></a><span class="lineno">60621</span>&#160;<span class="preprocessor">#define USB_WR_ISTAT_ATTACH(base, value) (USB_RMW_ISTAT(base, (USB_ISTAT_ATTACH_MASK | USB_ISTAT_USBRST_MASK | USB_ISTAT_ERROR_MASK | USB_ISTAT_SOFTOK_MASK | USB_ISTAT_TOKDNE_MASK | USB_ISTAT_SLEEP_MASK | USB_ISTAT_RESUME_MASK | USB_ISTAT_STALL_MASK), USB_ISTAT_ATTACH(value)))</span></div><div class="line"><a name="l60622"></a><span class="lineno">60622</span>&#160;<span class="preprocessor">#define USB_BWR_ISTAT_ATTACH(base, value) (BITBAND_ACCESS8(&amp;USB_ISTAT_REG(base), USB_ISTAT_ATTACH_SHIFT) = (value))</span></div><div class="line"><a name="l60623"></a><span class="lineno">60623</span>&#160;</div><div class="line"><a name="l60636"></a><span class="lineno">60636</span>&#160;<span class="preprocessor">#define USB_RD_ISTAT_STALL(base) ((USB_ISTAT_REG(base) &amp; USB_ISTAT_STALL_MASK) &gt;&gt; USB_ISTAT_STALL_SHIFT)</span></div><div class="line"><a name="l60637"></a><span class="lineno">60637</span>&#160;<span class="preprocessor">#define USB_BRD_ISTAT_STALL(base) (BITBAND_ACCESS8(&amp;USB_ISTAT_REG(base), USB_ISTAT_STALL_SHIFT))</span></div><div class="line"><a name="l60638"></a><span class="lineno">60638</span>&#160;</div><div class="line"><a name="l60640"></a><span class="lineno">60640</span>&#160;<span class="preprocessor">#define USB_WR_ISTAT_STALL(base, value) (USB_RMW_ISTAT(base, (USB_ISTAT_STALL_MASK | USB_ISTAT_USBRST_MASK | USB_ISTAT_ERROR_MASK | USB_ISTAT_SOFTOK_MASK | USB_ISTAT_TOKDNE_MASK | USB_ISTAT_SLEEP_MASK | USB_ISTAT_RESUME_MASK | USB_ISTAT_ATTACH_MASK), USB_ISTAT_STALL(value)))</span></div><div class="line"><a name="l60641"></a><span class="lineno">60641</span>&#160;<span class="preprocessor">#define USB_BWR_ISTAT_STALL(base, value) (BITBAND_ACCESS8(&amp;USB_ISTAT_REG(base), USB_ISTAT_STALL_SHIFT) = (value))</span></div><div class="line"><a name="l60642"></a><span class="lineno">60642</span>&#160;</div><div class="line"><a name="l60661"></a><span class="lineno">60661</span>&#160;<span class="preprocessor">#define USB_RD_INTEN(base)       (USB_INTEN_REG(base))</span></div><div class="line"><a name="l60662"></a><span class="lineno">60662</span>&#160;<span class="preprocessor">#define USB_WR_INTEN(base, value) (USB_INTEN_REG(base) = (value))</span></div><div class="line"><a name="l60663"></a><span class="lineno">60663</span>&#160;<span class="preprocessor">#define USB_RMW_INTEN(base, mask, value) (USB_WR_INTEN(base, (USB_RD_INTEN(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l60664"></a><span class="lineno">60664</span>&#160;<span class="preprocessor">#define USB_SET_INTEN(base, value) (USB_WR_INTEN(base, USB_RD_INTEN(base) |  (value)))</span></div><div class="line"><a name="l60665"></a><span class="lineno">60665</span>&#160;<span class="preprocessor">#define USB_CLR_INTEN(base, value) (USB_WR_INTEN(base, USB_RD_INTEN(base) &amp; ~(value)))</span></div><div class="line"><a name="l60666"></a><span class="lineno">60666</span>&#160;<span class="preprocessor">#define USB_TOG_INTEN(base, value) (USB_WR_INTEN(base, USB_RD_INTEN(base) ^  (value)))</span></div><div class="line"><a name="l60667"></a><span class="lineno">60667</span>&#160;</div><div class="line"><a name="l60669"></a><span class="lineno">60669</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l60670"></a><span class="lineno">60670</span>&#160;<span class="comment"> * Constants &amp; macros for individual USB_INTEN bitfields</span></div><div class="line"><a name="l60671"></a><span class="lineno">60671</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l60672"></a><span class="lineno">60672</span>&#160;</div><div class="line"><a name="l60682"></a><span class="lineno">60682</span>&#160;<span class="preprocessor">#define USB_RD_INTEN_USBRSTEN(base) ((USB_INTEN_REG(base) &amp; USB_INTEN_USBRSTEN_MASK) &gt;&gt; USB_INTEN_USBRSTEN_SHIFT)</span></div><div class="line"><a name="l60683"></a><span class="lineno">60683</span>&#160;<span class="preprocessor">#define USB_BRD_INTEN_USBRSTEN(base) (BITBAND_ACCESS8(&amp;USB_INTEN_REG(base), USB_INTEN_USBRSTEN_SHIFT))</span></div><div class="line"><a name="l60684"></a><span class="lineno">60684</span>&#160;</div><div class="line"><a name="l60686"></a><span class="lineno">60686</span>&#160;<span class="preprocessor">#define USB_WR_INTEN_USBRSTEN(base, value) (USB_RMW_INTEN(base, USB_INTEN_USBRSTEN_MASK, USB_INTEN_USBRSTEN(value)))</span></div><div class="line"><a name="l60687"></a><span class="lineno">60687</span>&#160;<span class="preprocessor">#define USB_BWR_INTEN_USBRSTEN(base, value) (BITBAND_ACCESS8(&amp;USB_INTEN_REG(base), USB_INTEN_USBRSTEN_SHIFT) = (value))</span></div><div class="line"><a name="l60688"></a><span class="lineno">60688</span>&#160;</div><div class="line"><a name="l60699"></a><span class="lineno">60699</span>&#160;<span class="preprocessor">#define USB_RD_INTEN_ERROREN(base) ((USB_INTEN_REG(base) &amp; USB_INTEN_ERROREN_MASK) &gt;&gt; USB_INTEN_ERROREN_SHIFT)</span></div><div class="line"><a name="l60700"></a><span class="lineno">60700</span>&#160;<span class="preprocessor">#define USB_BRD_INTEN_ERROREN(base) (BITBAND_ACCESS8(&amp;USB_INTEN_REG(base), USB_INTEN_ERROREN_SHIFT))</span></div><div class="line"><a name="l60701"></a><span class="lineno">60701</span>&#160;</div><div class="line"><a name="l60703"></a><span class="lineno">60703</span>&#160;<span class="preprocessor">#define USB_WR_INTEN_ERROREN(base, value) (USB_RMW_INTEN(base, USB_INTEN_ERROREN_MASK, USB_INTEN_ERROREN(value)))</span></div><div class="line"><a name="l60704"></a><span class="lineno">60704</span>&#160;<span class="preprocessor">#define USB_BWR_INTEN_ERROREN(base, value) (BITBAND_ACCESS8(&amp;USB_INTEN_REG(base), USB_INTEN_ERROREN_SHIFT) = (value))</span></div><div class="line"><a name="l60705"></a><span class="lineno">60705</span>&#160;</div><div class="line"><a name="l60716"></a><span class="lineno">60716</span>&#160;<span class="preprocessor">#define USB_RD_INTEN_SOFTOKEN(base) ((USB_INTEN_REG(base) &amp; USB_INTEN_SOFTOKEN_MASK) &gt;&gt; USB_INTEN_SOFTOKEN_SHIFT)</span></div><div class="line"><a name="l60717"></a><span class="lineno">60717</span>&#160;<span class="preprocessor">#define USB_BRD_INTEN_SOFTOKEN(base) (BITBAND_ACCESS8(&amp;USB_INTEN_REG(base), USB_INTEN_SOFTOKEN_SHIFT))</span></div><div class="line"><a name="l60718"></a><span class="lineno">60718</span>&#160;</div><div class="line"><a name="l60720"></a><span class="lineno">60720</span>&#160;<span class="preprocessor">#define USB_WR_INTEN_SOFTOKEN(base, value) (USB_RMW_INTEN(base, USB_INTEN_SOFTOKEN_MASK, USB_INTEN_SOFTOKEN(value)))</span></div><div class="line"><a name="l60721"></a><span class="lineno">60721</span>&#160;<span class="preprocessor">#define USB_BWR_INTEN_SOFTOKEN(base, value) (BITBAND_ACCESS8(&amp;USB_INTEN_REG(base), USB_INTEN_SOFTOKEN_SHIFT) = (value))</span></div><div class="line"><a name="l60722"></a><span class="lineno">60722</span>&#160;</div><div class="line"><a name="l60733"></a><span class="lineno">60733</span>&#160;<span class="preprocessor">#define USB_RD_INTEN_TOKDNEEN(base) ((USB_INTEN_REG(base) &amp; USB_INTEN_TOKDNEEN_MASK) &gt;&gt; USB_INTEN_TOKDNEEN_SHIFT)</span></div><div class="line"><a name="l60734"></a><span class="lineno">60734</span>&#160;<span class="preprocessor">#define USB_BRD_INTEN_TOKDNEEN(base) (BITBAND_ACCESS8(&amp;USB_INTEN_REG(base), USB_INTEN_TOKDNEEN_SHIFT))</span></div><div class="line"><a name="l60735"></a><span class="lineno">60735</span>&#160;</div><div class="line"><a name="l60737"></a><span class="lineno">60737</span>&#160;<span class="preprocessor">#define USB_WR_INTEN_TOKDNEEN(base, value) (USB_RMW_INTEN(base, USB_INTEN_TOKDNEEN_MASK, USB_INTEN_TOKDNEEN(value)))</span></div><div class="line"><a name="l60738"></a><span class="lineno">60738</span>&#160;<span class="preprocessor">#define USB_BWR_INTEN_TOKDNEEN(base, value) (BITBAND_ACCESS8(&amp;USB_INTEN_REG(base), USB_INTEN_TOKDNEEN_SHIFT) = (value))</span></div><div class="line"><a name="l60739"></a><span class="lineno">60739</span>&#160;</div><div class="line"><a name="l60750"></a><span class="lineno">60750</span>&#160;<span class="preprocessor">#define USB_RD_INTEN_SLEEPEN(base) ((USB_INTEN_REG(base) &amp; USB_INTEN_SLEEPEN_MASK) &gt;&gt; USB_INTEN_SLEEPEN_SHIFT)</span></div><div class="line"><a name="l60751"></a><span class="lineno">60751</span>&#160;<span class="preprocessor">#define USB_BRD_INTEN_SLEEPEN(base) (BITBAND_ACCESS8(&amp;USB_INTEN_REG(base), USB_INTEN_SLEEPEN_SHIFT))</span></div><div class="line"><a name="l60752"></a><span class="lineno">60752</span>&#160;</div><div class="line"><a name="l60754"></a><span class="lineno">60754</span>&#160;<span class="preprocessor">#define USB_WR_INTEN_SLEEPEN(base, value) (USB_RMW_INTEN(base, USB_INTEN_SLEEPEN_MASK, USB_INTEN_SLEEPEN(value)))</span></div><div class="line"><a name="l60755"></a><span class="lineno">60755</span>&#160;<span class="preprocessor">#define USB_BWR_INTEN_SLEEPEN(base, value) (BITBAND_ACCESS8(&amp;USB_INTEN_REG(base), USB_INTEN_SLEEPEN_SHIFT) = (value))</span></div><div class="line"><a name="l60756"></a><span class="lineno">60756</span>&#160;</div><div class="line"><a name="l60767"></a><span class="lineno">60767</span>&#160;<span class="preprocessor">#define USB_RD_INTEN_RESUMEEN(base) ((USB_INTEN_REG(base) &amp; USB_INTEN_RESUMEEN_MASK) &gt;&gt; USB_INTEN_RESUMEEN_SHIFT)</span></div><div class="line"><a name="l60768"></a><span class="lineno">60768</span>&#160;<span class="preprocessor">#define USB_BRD_INTEN_RESUMEEN(base) (BITBAND_ACCESS8(&amp;USB_INTEN_REG(base), USB_INTEN_RESUMEEN_SHIFT))</span></div><div class="line"><a name="l60769"></a><span class="lineno">60769</span>&#160;</div><div class="line"><a name="l60771"></a><span class="lineno">60771</span>&#160;<span class="preprocessor">#define USB_WR_INTEN_RESUMEEN(base, value) (USB_RMW_INTEN(base, USB_INTEN_RESUMEEN_MASK, USB_INTEN_RESUMEEN(value)))</span></div><div class="line"><a name="l60772"></a><span class="lineno">60772</span>&#160;<span class="preprocessor">#define USB_BWR_INTEN_RESUMEEN(base, value) (BITBAND_ACCESS8(&amp;USB_INTEN_REG(base), USB_INTEN_RESUMEEN_SHIFT) = (value))</span></div><div class="line"><a name="l60773"></a><span class="lineno">60773</span>&#160;</div><div class="line"><a name="l60784"></a><span class="lineno">60784</span>&#160;<span class="preprocessor">#define USB_RD_INTEN_ATTACHEN(base) ((USB_INTEN_REG(base) &amp; USB_INTEN_ATTACHEN_MASK) &gt;&gt; USB_INTEN_ATTACHEN_SHIFT)</span></div><div class="line"><a name="l60785"></a><span class="lineno">60785</span>&#160;<span class="preprocessor">#define USB_BRD_INTEN_ATTACHEN(base) (BITBAND_ACCESS8(&amp;USB_INTEN_REG(base), USB_INTEN_ATTACHEN_SHIFT))</span></div><div class="line"><a name="l60786"></a><span class="lineno">60786</span>&#160;</div><div class="line"><a name="l60788"></a><span class="lineno">60788</span>&#160;<span class="preprocessor">#define USB_WR_INTEN_ATTACHEN(base, value) (USB_RMW_INTEN(base, USB_INTEN_ATTACHEN_MASK, USB_INTEN_ATTACHEN(value)))</span></div><div class="line"><a name="l60789"></a><span class="lineno">60789</span>&#160;<span class="preprocessor">#define USB_BWR_INTEN_ATTACHEN(base, value) (BITBAND_ACCESS8(&amp;USB_INTEN_REG(base), USB_INTEN_ATTACHEN_SHIFT) = (value))</span></div><div class="line"><a name="l60790"></a><span class="lineno">60790</span>&#160;</div><div class="line"><a name="l60801"></a><span class="lineno">60801</span>&#160;<span class="preprocessor">#define USB_RD_INTEN_STALLEN(base) ((USB_INTEN_REG(base) &amp; USB_INTEN_STALLEN_MASK) &gt;&gt; USB_INTEN_STALLEN_SHIFT)</span></div><div class="line"><a name="l60802"></a><span class="lineno">60802</span>&#160;<span class="preprocessor">#define USB_BRD_INTEN_STALLEN(base) (BITBAND_ACCESS8(&amp;USB_INTEN_REG(base), USB_INTEN_STALLEN_SHIFT))</span></div><div class="line"><a name="l60803"></a><span class="lineno">60803</span>&#160;</div><div class="line"><a name="l60805"></a><span class="lineno">60805</span>&#160;<span class="preprocessor">#define USB_WR_INTEN_STALLEN(base, value) (USB_RMW_INTEN(base, USB_INTEN_STALLEN_MASK, USB_INTEN_STALLEN(value)))</span></div><div class="line"><a name="l60806"></a><span class="lineno">60806</span>&#160;<span class="preprocessor">#define USB_BWR_INTEN_STALLEN(base, value) (BITBAND_ACCESS8(&amp;USB_INTEN_REG(base), USB_INTEN_STALLEN_SHIFT) = (value))</span></div><div class="line"><a name="l60807"></a><span class="lineno">60807</span>&#160;</div><div class="line"><a name="l60831"></a><span class="lineno">60831</span>&#160;<span class="preprocessor">#define USB_RD_ERRSTAT(base)     (USB_ERRSTAT_REG(base))</span></div><div class="line"><a name="l60832"></a><span class="lineno">60832</span>&#160;<span class="preprocessor">#define USB_WR_ERRSTAT(base, value) (USB_ERRSTAT_REG(base) = (value))</span></div><div class="line"><a name="l60833"></a><span class="lineno">60833</span>&#160;<span class="preprocessor">#define USB_RMW_ERRSTAT(base, mask, value) (USB_WR_ERRSTAT(base, (USB_RD_ERRSTAT(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l60834"></a><span class="lineno">60834</span>&#160;<span class="preprocessor">#define USB_SET_ERRSTAT(base, value) (USB_WR_ERRSTAT(base, USB_RD_ERRSTAT(base) |  (value)))</span></div><div class="line"><a name="l60835"></a><span class="lineno">60835</span>&#160;<span class="preprocessor">#define USB_CLR_ERRSTAT(base, value) (USB_WR_ERRSTAT(base, USB_RD_ERRSTAT(base) &amp; ~(value)))</span></div><div class="line"><a name="l60836"></a><span class="lineno">60836</span>&#160;<span class="preprocessor">#define USB_TOG_ERRSTAT(base, value) (USB_WR_ERRSTAT(base, USB_RD_ERRSTAT(base) ^  (value)))</span></div><div class="line"><a name="l60837"></a><span class="lineno">60837</span>&#160;</div><div class="line"><a name="l60839"></a><span class="lineno">60839</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l60840"></a><span class="lineno">60840</span>&#160;<span class="comment"> * Constants &amp; macros for individual USB_ERRSTAT bitfields</span></div><div class="line"><a name="l60841"></a><span class="lineno">60841</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l60842"></a><span class="lineno">60842</span>&#160;</div><div class="line"><a name="l60850"></a><span class="lineno">60850</span>&#160;<span class="preprocessor">#define USB_RD_ERRSTAT_PIDERR(base) ((USB_ERRSTAT_REG(base) &amp; USB_ERRSTAT_PIDERR_MASK) &gt;&gt; USB_ERRSTAT_PIDERR_SHIFT)</span></div><div class="line"><a name="l60851"></a><span class="lineno">60851</span>&#160;<span class="preprocessor">#define USB_BRD_ERRSTAT_PIDERR(base) (BITBAND_ACCESS8(&amp;USB_ERRSTAT_REG(base), USB_ERRSTAT_PIDERR_SHIFT))</span></div><div class="line"><a name="l60852"></a><span class="lineno">60852</span>&#160;</div><div class="line"><a name="l60854"></a><span class="lineno">60854</span>&#160;<span class="preprocessor">#define USB_WR_ERRSTAT_PIDERR(base, value) (USB_RMW_ERRSTAT(base, (USB_ERRSTAT_PIDERR_MASK | USB_ERRSTAT_CRC5EOF_MASK | USB_ERRSTAT_CRC16_MASK | USB_ERRSTAT_DFN8_MASK | USB_ERRSTAT_BTOERR_MASK | USB_ERRSTAT_DMAERR_MASK | USB_ERRSTAT_BTSERR_MASK), USB_ERRSTAT_PIDERR(value)))</span></div><div class="line"><a name="l60855"></a><span class="lineno">60855</span>&#160;<span class="preprocessor">#define USB_BWR_ERRSTAT_PIDERR(base, value) (BITBAND_ACCESS8(&amp;USB_ERRSTAT_REG(base), USB_ERRSTAT_PIDERR_SHIFT) = (value))</span></div><div class="line"><a name="l60856"></a><span class="lineno">60856</span>&#160;</div><div class="line"><a name="l60872"></a><span class="lineno">60872</span>&#160;<span class="preprocessor">#define USB_RD_ERRSTAT_CRC5EOF(base) ((USB_ERRSTAT_REG(base) &amp; USB_ERRSTAT_CRC5EOF_MASK) &gt;&gt; USB_ERRSTAT_CRC5EOF_SHIFT)</span></div><div class="line"><a name="l60873"></a><span class="lineno">60873</span>&#160;<span class="preprocessor">#define USB_BRD_ERRSTAT_CRC5EOF(base) (BITBAND_ACCESS8(&amp;USB_ERRSTAT_REG(base), USB_ERRSTAT_CRC5EOF_SHIFT))</span></div><div class="line"><a name="l60874"></a><span class="lineno">60874</span>&#160;</div><div class="line"><a name="l60876"></a><span class="lineno">60876</span>&#160;<span class="preprocessor">#define USB_WR_ERRSTAT_CRC5EOF(base, value) (USB_RMW_ERRSTAT(base, (USB_ERRSTAT_CRC5EOF_MASK | USB_ERRSTAT_PIDERR_MASK | USB_ERRSTAT_CRC16_MASK | USB_ERRSTAT_DFN8_MASK | USB_ERRSTAT_BTOERR_MASK | USB_ERRSTAT_DMAERR_MASK | USB_ERRSTAT_BTSERR_MASK), USB_ERRSTAT_CRC5EOF(value)))</span></div><div class="line"><a name="l60877"></a><span class="lineno">60877</span>&#160;<span class="preprocessor">#define USB_BWR_ERRSTAT_CRC5EOF(base, value) (BITBAND_ACCESS8(&amp;USB_ERRSTAT_REG(base), USB_ERRSTAT_CRC5EOF_SHIFT) = (value))</span></div><div class="line"><a name="l60878"></a><span class="lineno">60878</span>&#160;</div><div class="line"><a name="l60887"></a><span class="lineno">60887</span>&#160;<span class="preprocessor">#define USB_RD_ERRSTAT_CRC16(base) ((USB_ERRSTAT_REG(base) &amp; USB_ERRSTAT_CRC16_MASK) &gt;&gt; USB_ERRSTAT_CRC16_SHIFT)</span></div><div class="line"><a name="l60888"></a><span class="lineno">60888</span>&#160;<span class="preprocessor">#define USB_BRD_ERRSTAT_CRC16(base) (BITBAND_ACCESS8(&amp;USB_ERRSTAT_REG(base), USB_ERRSTAT_CRC16_SHIFT))</span></div><div class="line"><a name="l60889"></a><span class="lineno">60889</span>&#160;</div><div class="line"><a name="l60891"></a><span class="lineno">60891</span>&#160;<span class="preprocessor">#define USB_WR_ERRSTAT_CRC16(base, value) (USB_RMW_ERRSTAT(base, (USB_ERRSTAT_CRC16_MASK | USB_ERRSTAT_PIDERR_MASK | USB_ERRSTAT_CRC5EOF_MASK | USB_ERRSTAT_DFN8_MASK | USB_ERRSTAT_BTOERR_MASK | USB_ERRSTAT_DMAERR_MASK | USB_ERRSTAT_BTSERR_MASK), USB_ERRSTAT_CRC16(value)))</span></div><div class="line"><a name="l60892"></a><span class="lineno">60892</span>&#160;<span class="preprocessor">#define USB_BWR_ERRSTAT_CRC16(base, value) (BITBAND_ACCESS8(&amp;USB_ERRSTAT_REG(base), USB_ERRSTAT_CRC16_SHIFT) = (value))</span></div><div class="line"><a name="l60893"></a><span class="lineno">60893</span>&#160;</div><div class="line"><a name="l60904"></a><span class="lineno">60904</span>&#160;<span class="preprocessor">#define USB_RD_ERRSTAT_DFN8(base) ((USB_ERRSTAT_REG(base) &amp; USB_ERRSTAT_DFN8_MASK) &gt;&gt; USB_ERRSTAT_DFN8_SHIFT)</span></div><div class="line"><a name="l60905"></a><span class="lineno">60905</span>&#160;<span class="preprocessor">#define USB_BRD_ERRSTAT_DFN8(base) (BITBAND_ACCESS8(&amp;USB_ERRSTAT_REG(base), USB_ERRSTAT_DFN8_SHIFT))</span></div><div class="line"><a name="l60906"></a><span class="lineno">60906</span>&#160;</div><div class="line"><a name="l60908"></a><span class="lineno">60908</span>&#160;<span class="preprocessor">#define USB_WR_ERRSTAT_DFN8(base, value) (USB_RMW_ERRSTAT(base, (USB_ERRSTAT_DFN8_MASK | USB_ERRSTAT_PIDERR_MASK | USB_ERRSTAT_CRC5EOF_MASK | USB_ERRSTAT_CRC16_MASK | USB_ERRSTAT_BTOERR_MASK | USB_ERRSTAT_DMAERR_MASK | USB_ERRSTAT_BTSERR_MASK), USB_ERRSTAT_DFN8(value)))</span></div><div class="line"><a name="l60909"></a><span class="lineno">60909</span>&#160;<span class="preprocessor">#define USB_BWR_ERRSTAT_DFN8(base, value) (BITBAND_ACCESS8(&amp;USB_ERRSTAT_REG(base), USB_ERRSTAT_DFN8_SHIFT) = (value))</span></div><div class="line"><a name="l60910"></a><span class="lineno">60910</span>&#160;</div><div class="line"><a name="l60923"></a><span class="lineno">60923</span>&#160;<span class="preprocessor">#define USB_RD_ERRSTAT_BTOERR(base) ((USB_ERRSTAT_REG(base) &amp; USB_ERRSTAT_BTOERR_MASK) &gt;&gt; USB_ERRSTAT_BTOERR_SHIFT)</span></div><div class="line"><a name="l60924"></a><span class="lineno">60924</span>&#160;<span class="preprocessor">#define USB_BRD_ERRSTAT_BTOERR(base) (BITBAND_ACCESS8(&amp;USB_ERRSTAT_REG(base), USB_ERRSTAT_BTOERR_SHIFT))</span></div><div class="line"><a name="l60925"></a><span class="lineno">60925</span>&#160;</div><div class="line"><a name="l60927"></a><span class="lineno">60927</span>&#160;<span class="preprocessor">#define USB_WR_ERRSTAT_BTOERR(base, value) (USB_RMW_ERRSTAT(base, (USB_ERRSTAT_BTOERR_MASK | USB_ERRSTAT_PIDERR_MASK | USB_ERRSTAT_CRC5EOF_MASK | USB_ERRSTAT_CRC16_MASK | USB_ERRSTAT_DFN8_MASK | USB_ERRSTAT_DMAERR_MASK | USB_ERRSTAT_BTSERR_MASK), USB_ERRSTAT_BTOERR(value)))</span></div><div class="line"><a name="l60928"></a><span class="lineno">60928</span>&#160;<span class="preprocessor">#define USB_BWR_ERRSTAT_BTOERR(base, value) (BITBAND_ACCESS8(&amp;USB_ERRSTAT_REG(base), USB_ERRSTAT_BTOERR_SHIFT) = (value))</span></div><div class="line"><a name="l60929"></a><span class="lineno">60929</span>&#160;</div><div class="line"><a name="l60946"></a><span class="lineno">60946</span>&#160;<span class="preprocessor">#define USB_RD_ERRSTAT_DMAERR(base) ((USB_ERRSTAT_REG(base) &amp; USB_ERRSTAT_DMAERR_MASK) &gt;&gt; USB_ERRSTAT_DMAERR_SHIFT)</span></div><div class="line"><a name="l60947"></a><span class="lineno">60947</span>&#160;<span class="preprocessor">#define USB_BRD_ERRSTAT_DMAERR(base) (BITBAND_ACCESS8(&amp;USB_ERRSTAT_REG(base), USB_ERRSTAT_DMAERR_SHIFT))</span></div><div class="line"><a name="l60948"></a><span class="lineno">60948</span>&#160;</div><div class="line"><a name="l60950"></a><span class="lineno">60950</span>&#160;<span class="preprocessor">#define USB_WR_ERRSTAT_DMAERR(base, value) (USB_RMW_ERRSTAT(base, (USB_ERRSTAT_DMAERR_MASK | USB_ERRSTAT_PIDERR_MASK | USB_ERRSTAT_CRC5EOF_MASK | USB_ERRSTAT_CRC16_MASK | USB_ERRSTAT_DFN8_MASK | USB_ERRSTAT_BTOERR_MASK | USB_ERRSTAT_BTSERR_MASK), USB_ERRSTAT_DMAERR(value)))</span></div><div class="line"><a name="l60951"></a><span class="lineno">60951</span>&#160;<span class="preprocessor">#define USB_BWR_ERRSTAT_DMAERR(base, value) (BITBAND_ACCESS8(&amp;USB_ERRSTAT_REG(base), USB_ERRSTAT_DMAERR_SHIFT) = (value))</span></div><div class="line"><a name="l60952"></a><span class="lineno">60952</span>&#160;</div><div class="line"><a name="l60962"></a><span class="lineno">60962</span>&#160;<span class="preprocessor">#define USB_RD_ERRSTAT_BTSERR(base) ((USB_ERRSTAT_REG(base) &amp; USB_ERRSTAT_BTSERR_MASK) &gt;&gt; USB_ERRSTAT_BTSERR_SHIFT)</span></div><div class="line"><a name="l60963"></a><span class="lineno">60963</span>&#160;<span class="preprocessor">#define USB_BRD_ERRSTAT_BTSERR(base) (BITBAND_ACCESS8(&amp;USB_ERRSTAT_REG(base), USB_ERRSTAT_BTSERR_SHIFT))</span></div><div class="line"><a name="l60964"></a><span class="lineno">60964</span>&#160;</div><div class="line"><a name="l60966"></a><span class="lineno">60966</span>&#160;<span class="preprocessor">#define USB_WR_ERRSTAT_BTSERR(base, value) (USB_RMW_ERRSTAT(base, (USB_ERRSTAT_BTSERR_MASK | USB_ERRSTAT_PIDERR_MASK | USB_ERRSTAT_CRC5EOF_MASK | USB_ERRSTAT_CRC16_MASK | USB_ERRSTAT_DFN8_MASK | USB_ERRSTAT_BTOERR_MASK | USB_ERRSTAT_DMAERR_MASK), USB_ERRSTAT_BTSERR(value)))</span></div><div class="line"><a name="l60967"></a><span class="lineno">60967</span>&#160;<span class="preprocessor">#define USB_BWR_ERRSTAT_BTSERR(base, value) (BITBAND_ACCESS8(&amp;USB_ERRSTAT_REG(base), USB_ERRSTAT_BTSERR_SHIFT) = (value))</span></div><div class="line"><a name="l60968"></a><span class="lineno">60968</span>&#160;</div><div class="line"><a name="l60989"></a><span class="lineno">60989</span>&#160;<span class="preprocessor">#define USB_RD_ERREN(base)       (USB_ERREN_REG(base))</span></div><div class="line"><a name="l60990"></a><span class="lineno">60990</span>&#160;<span class="preprocessor">#define USB_WR_ERREN(base, value) (USB_ERREN_REG(base) = (value))</span></div><div class="line"><a name="l60991"></a><span class="lineno">60991</span>&#160;<span class="preprocessor">#define USB_RMW_ERREN(base, mask, value) (USB_WR_ERREN(base, (USB_RD_ERREN(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l60992"></a><span class="lineno">60992</span>&#160;<span class="preprocessor">#define USB_SET_ERREN(base, value) (USB_WR_ERREN(base, USB_RD_ERREN(base) |  (value)))</span></div><div class="line"><a name="l60993"></a><span class="lineno">60993</span>&#160;<span class="preprocessor">#define USB_CLR_ERREN(base, value) (USB_WR_ERREN(base, USB_RD_ERREN(base) &amp; ~(value)))</span></div><div class="line"><a name="l60994"></a><span class="lineno">60994</span>&#160;<span class="preprocessor">#define USB_TOG_ERREN(base, value) (USB_WR_ERREN(base, USB_RD_ERREN(base) ^  (value)))</span></div><div class="line"><a name="l60995"></a><span class="lineno">60995</span>&#160;</div><div class="line"><a name="l60997"></a><span class="lineno">60997</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l60998"></a><span class="lineno">60998</span>&#160;<span class="comment"> * Constants &amp; macros for individual USB_ERREN bitfields</span></div><div class="line"><a name="l60999"></a><span class="lineno">60999</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l61000"></a><span class="lineno">61000</span>&#160;</div><div class="line"><a name="l61010"></a><span class="lineno">61010</span>&#160;<span class="preprocessor">#define USB_RD_ERREN_PIDERREN(base) ((USB_ERREN_REG(base) &amp; USB_ERREN_PIDERREN_MASK) &gt;&gt; USB_ERREN_PIDERREN_SHIFT)</span></div><div class="line"><a name="l61011"></a><span class="lineno">61011</span>&#160;<span class="preprocessor">#define USB_BRD_ERREN_PIDERREN(base) (BITBAND_ACCESS8(&amp;USB_ERREN_REG(base), USB_ERREN_PIDERREN_SHIFT))</span></div><div class="line"><a name="l61012"></a><span class="lineno">61012</span>&#160;</div><div class="line"><a name="l61014"></a><span class="lineno">61014</span>&#160;<span class="preprocessor">#define USB_WR_ERREN_PIDERREN(base, value) (USB_RMW_ERREN(base, USB_ERREN_PIDERREN_MASK, USB_ERREN_PIDERREN(value)))</span></div><div class="line"><a name="l61015"></a><span class="lineno">61015</span>&#160;<span class="preprocessor">#define USB_BWR_ERREN_PIDERREN(base, value) (BITBAND_ACCESS8(&amp;USB_ERREN_REG(base), USB_ERREN_PIDERREN_SHIFT) = (value))</span></div><div class="line"><a name="l61016"></a><span class="lineno">61016</span>&#160;</div><div class="line"><a name="l61027"></a><span class="lineno">61027</span>&#160;<span class="preprocessor">#define USB_RD_ERREN_CRC5EOFEN(base) ((USB_ERREN_REG(base) &amp; USB_ERREN_CRC5EOFEN_MASK) &gt;&gt; USB_ERREN_CRC5EOFEN_SHIFT)</span></div><div class="line"><a name="l61028"></a><span class="lineno">61028</span>&#160;<span class="preprocessor">#define USB_BRD_ERREN_CRC5EOFEN(base) (BITBAND_ACCESS8(&amp;USB_ERREN_REG(base), USB_ERREN_CRC5EOFEN_SHIFT))</span></div><div class="line"><a name="l61029"></a><span class="lineno">61029</span>&#160;</div><div class="line"><a name="l61031"></a><span class="lineno">61031</span>&#160;<span class="preprocessor">#define USB_WR_ERREN_CRC5EOFEN(base, value) (USB_RMW_ERREN(base, USB_ERREN_CRC5EOFEN_MASK, USB_ERREN_CRC5EOFEN(value)))</span></div><div class="line"><a name="l61032"></a><span class="lineno">61032</span>&#160;<span class="preprocessor">#define USB_BWR_ERREN_CRC5EOFEN(base, value) (BITBAND_ACCESS8(&amp;USB_ERREN_REG(base), USB_ERREN_CRC5EOFEN_SHIFT) = (value))</span></div><div class="line"><a name="l61033"></a><span class="lineno">61033</span>&#160;</div><div class="line"><a name="l61044"></a><span class="lineno">61044</span>&#160;<span class="preprocessor">#define USB_RD_ERREN_CRC16EN(base) ((USB_ERREN_REG(base) &amp; USB_ERREN_CRC16EN_MASK) &gt;&gt; USB_ERREN_CRC16EN_SHIFT)</span></div><div class="line"><a name="l61045"></a><span class="lineno">61045</span>&#160;<span class="preprocessor">#define USB_BRD_ERREN_CRC16EN(base) (BITBAND_ACCESS8(&amp;USB_ERREN_REG(base), USB_ERREN_CRC16EN_SHIFT))</span></div><div class="line"><a name="l61046"></a><span class="lineno">61046</span>&#160;</div><div class="line"><a name="l61048"></a><span class="lineno">61048</span>&#160;<span class="preprocessor">#define USB_WR_ERREN_CRC16EN(base, value) (USB_RMW_ERREN(base, USB_ERREN_CRC16EN_MASK, USB_ERREN_CRC16EN(value)))</span></div><div class="line"><a name="l61049"></a><span class="lineno">61049</span>&#160;<span class="preprocessor">#define USB_BWR_ERREN_CRC16EN(base, value) (BITBAND_ACCESS8(&amp;USB_ERREN_REG(base), USB_ERREN_CRC16EN_SHIFT) = (value))</span></div><div class="line"><a name="l61050"></a><span class="lineno">61050</span>&#160;</div><div class="line"><a name="l61061"></a><span class="lineno">61061</span>&#160;<span class="preprocessor">#define USB_RD_ERREN_DFN8EN(base) ((USB_ERREN_REG(base) &amp; USB_ERREN_DFN8EN_MASK) &gt;&gt; USB_ERREN_DFN8EN_SHIFT)</span></div><div class="line"><a name="l61062"></a><span class="lineno">61062</span>&#160;<span class="preprocessor">#define USB_BRD_ERREN_DFN8EN(base) (BITBAND_ACCESS8(&amp;USB_ERREN_REG(base), USB_ERREN_DFN8EN_SHIFT))</span></div><div class="line"><a name="l61063"></a><span class="lineno">61063</span>&#160;</div><div class="line"><a name="l61065"></a><span class="lineno">61065</span>&#160;<span class="preprocessor">#define USB_WR_ERREN_DFN8EN(base, value) (USB_RMW_ERREN(base, USB_ERREN_DFN8EN_MASK, USB_ERREN_DFN8EN(value)))</span></div><div class="line"><a name="l61066"></a><span class="lineno">61066</span>&#160;<span class="preprocessor">#define USB_BWR_ERREN_DFN8EN(base, value) (BITBAND_ACCESS8(&amp;USB_ERREN_REG(base), USB_ERREN_DFN8EN_SHIFT) = (value))</span></div><div class="line"><a name="l61067"></a><span class="lineno">61067</span>&#160;</div><div class="line"><a name="l61078"></a><span class="lineno">61078</span>&#160;<span class="preprocessor">#define USB_RD_ERREN_BTOERREN(base) ((USB_ERREN_REG(base) &amp; USB_ERREN_BTOERREN_MASK) &gt;&gt; USB_ERREN_BTOERREN_SHIFT)</span></div><div class="line"><a name="l61079"></a><span class="lineno">61079</span>&#160;<span class="preprocessor">#define USB_BRD_ERREN_BTOERREN(base) (BITBAND_ACCESS8(&amp;USB_ERREN_REG(base), USB_ERREN_BTOERREN_SHIFT))</span></div><div class="line"><a name="l61080"></a><span class="lineno">61080</span>&#160;</div><div class="line"><a name="l61082"></a><span class="lineno">61082</span>&#160;<span class="preprocessor">#define USB_WR_ERREN_BTOERREN(base, value) (USB_RMW_ERREN(base, USB_ERREN_BTOERREN_MASK, USB_ERREN_BTOERREN(value)))</span></div><div class="line"><a name="l61083"></a><span class="lineno">61083</span>&#160;<span class="preprocessor">#define USB_BWR_ERREN_BTOERREN(base, value) (BITBAND_ACCESS8(&amp;USB_ERREN_REG(base), USB_ERREN_BTOERREN_SHIFT) = (value))</span></div><div class="line"><a name="l61084"></a><span class="lineno">61084</span>&#160;</div><div class="line"><a name="l61095"></a><span class="lineno">61095</span>&#160;<span class="preprocessor">#define USB_RD_ERREN_DMAERREN(base) ((USB_ERREN_REG(base) &amp; USB_ERREN_DMAERREN_MASK) &gt;&gt; USB_ERREN_DMAERREN_SHIFT)</span></div><div class="line"><a name="l61096"></a><span class="lineno">61096</span>&#160;<span class="preprocessor">#define USB_BRD_ERREN_DMAERREN(base) (BITBAND_ACCESS8(&amp;USB_ERREN_REG(base), USB_ERREN_DMAERREN_SHIFT))</span></div><div class="line"><a name="l61097"></a><span class="lineno">61097</span>&#160;</div><div class="line"><a name="l61099"></a><span class="lineno">61099</span>&#160;<span class="preprocessor">#define USB_WR_ERREN_DMAERREN(base, value) (USB_RMW_ERREN(base, USB_ERREN_DMAERREN_MASK, USB_ERREN_DMAERREN(value)))</span></div><div class="line"><a name="l61100"></a><span class="lineno">61100</span>&#160;<span class="preprocessor">#define USB_BWR_ERREN_DMAERREN(base, value) (BITBAND_ACCESS8(&amp;USB_ERREN_REG(base), USB_ERREN_DMAERREN_SHIFT) = (value))</span></div><div class="line"><a name="l61101"></a><span class="lineno">61101</span>&#160;</div><div class="line"><a name="l61112"></a><span class="lineno">61112</span>&#160;<span class="preprocessor">#define USB_RD_ERREN_BTSERREN(base) ((USB_ERREN_REG(base) &amp; USB_ERREN_BTSERREN_MASK) &gt;&gt; USB_ERREN_BTSERREN_SHIFT)</span></div><div class="line"><a name="l61113"></a><span class="lineno">61113</span>&#160;<span class="preprocessor">#define USB_BRD_ERREN_BTSERREN(base) (BITBAND_ACCESS8(&amp;USB_ERREN_REG(base), USB_ERREN_BTSERREN_SHIFT))</span></div><div class="line"><a name="l61114"></a><span class="lineno">61114</span>&#160;</div><div class="line"><a name="l61116"></a><span class="lineno">61116</span>&#160;<span class="preprocessor">#define USB_WR_ERREN_BTSERREN(base, value) (USB_RMW_ERREN(base, USB_ERREN_BTSERREN_MASK, USB_ERREN_BTSERREN(value)))</span></div><div class="line"><a name="l61117"></a><span class="lineno">61117</span>&#160;<span class="preprocessor">#define USB_BWR_ERREN_BTSERREN(base, value) (BITBAND_ACCESS8(&amp;USB_ERREN_REG(base), USB_ERREN_BTSERREN_SHIFT) = (value))</span></div><div class="line"><a name="l61118"></a><span class="lineno">61118</span>&#160;</div><div class="line"><a name="l61147"></a><span class="lineno">61147</span>&#160;<span class="preprocessor">#define USB_RD_STAT(base)        (USB_STAT_REG(base))</span></div><div class="line"><a name="l61148"></a><span class="lineno">61148</span>&#160;</div><div class="line"><a name="l61150"></a><span class="lineno">61150</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l61151"></a><span class="lineno">61151</span>&#160;<span class="comment"> * Constants &amp; macros for individual USB_STAT bitfields</span></div><div class="line"><a name="l61152"></a><span class="lineno">61152</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l61153"></a><span class="lineno">61153</span>&#160;</div><div class="line"><a name="l61162"></a><span class="lineno">61162</span>&#160;<span class="preprocessor">#define USB_RD_STAT_ODD(base) ((USB_STAT_REG(base) &amp; USB_STAT_ODD_MASK) &gt;&gt; USB_STAT_ODD_SHIFT)</span></div><div class="line"><a name="l61163"></a><span class="lineno">61163</span>&#160;<span class="preprocessor">#define USB_BRD_STAT_ODD(base) (BITBAND_ACCESS8(&amp;USB_STAT_REG(base), USB_STAT_ODD_SHIFT))</span></div><div class="line"><a name="l61164"></a><span class="lineno">61164</span>&#160;</div><div class="line"><a name="l61175"></a><span class="lineno">61175</span>&#160;<span class="preprocessor">#define USB_RD_STAT_TX(base) ((USB_STAT_REG(base) &amp; USB_STAT_TX_MASK) &gt;&gt; USB_STAT_TX_SHIFT)</span></div><div class="line"><a name="l61176"></a><span class="lineno">61176</span>&#160;<span class="preprocessor">#define USB_BRD_STAT_TX(base) (BITBAND_ACCESS8(&amp;USB_STAT_REG(base), USB_STAT_TX_SHIFT))</span></div><div class="line"><a name="l61177"></a><span class="lineno">61177</span>&#160;</div><div class="line"><a name="l61188"></a><span class="lineno">61188</span>&#160;<span class="preprocessor">#define USB_RD_STAT_ENDP(base) ((USB_STAT_REG(base) &amp; USB_STAT_ENDP_MASK) &gt;&gt; USB_STAT_ENDP_SHIFT)</span></div><div class="line"><a name="l61189"></a><span class="lineno">61189</span>&#160;<span class="preprocessor">#define USB_BRD_STAT_ENDP(base) (USB_RD_STAT_ENDP(base))</span></div><div class="line"><a name="l61190"></a><span class="lineno">61190</span>&#160;</div><div class="line"><a name="l61207"></a><span class="lineno">61207</span>&#160;<span class="preprocessor">#define USB_RD_CTL(base)         (USB_CTL_REG(base))</span></div><div class="line"><a name="l61208"></a><span class="lineno">61208</span>&#160;<span class="preprocessor">#define USB_WR_CTL(base, value)  (USB_CTL_REG(base) = (value))</span></div><div class="line"><a name="l61209"></a><span class="lineno">61209</span>&#160;<span class="preprocessor">#define USB_RMW_CTL(base, mask, value) (USB_WR_CTL(base, (USB_RD_CTL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l61210"></a><span class="lineno">61210</span>&#160;<span class="preprocessor">#define USB_SET_CTL(base, value) (USB_WR_CTL(base, USB_RD_CTL(base) |  (value)))</span></div><div class="line"><a name="l61211"></a><span class="lineno">61211</span>&#160;<span class="preprocessor">#define USB_CLR_CTL(base, value) (USB_WR_CTL(base, USB_RD_CTL(base) &amp; ~(value)))</span></div><div class="line"><a name="l61212"></a><span class="lineno">61212</span>&#160;<span class="preprocessor">#define USB_TOG_CTL(base, value) (USB_WR_CTL(base, USB_RD_CTL(base) ^  (value)))</span></div><div class="line"><a name="l61213"></a><span class="lineno">61213</span>&#160;</div><div class="line"><a name="l61215"></a><span class="lineno">61215</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l61216"></a><span class="lineno">61216</span>&#160;<span class="comment"> * Constants &amp; macros for individual USB_CTL bitfields</span></div><div class="line"><a name="l61217"></a><span class="lineno">61217</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l61218"></a><span class="lineno">61218</span>&#160;</div><div class="line"><a name="l61233"></a><span class="lineno">61233</span>&#160;<span class="preprocessor">#define USB_RD_CTL_USBENSOFEN(base) ((USB_CTL_REG(base) &amp; USB_CTL_USBENSOFEN_MASK) &gt;&gt; USB_CTL_USBENSOFEN_SHIFT)</span></div><div class="line"><a name="l61234"></a><span class="lineno">61234</span>&#160;<span class="preprocessor">#define USB_BRD_CTL_USBENSOFEN(base) (BITBAND_ACCESS8(&amp;USB_CTL_REG(base), USB_CTL_USBENSOFEN_SHIFT))</span></div><div class="line"><a name="l61235"></a><span class="lineno">61235</span>&#160;</div><div class="line"><a name="l61237"></a><span class="lineno">61237</span>&#160;<span class="preprocessor">#define USB_WR_CTL_USBENSOFEN(base, value) (USB_RMW_CTL(base, USB_CTL_USBENSOFEN_MASK, USB_CTL_USBENSOFEN(value)))</span></div><div class="line"><a name="l61238"></a><span class="lineno">61238</span>&#160;<span class="preprocessor">#define USB_BWR_CTL_USBENSOFEN(base, value) (BITBAND_ACCESS8(&amp;USB_CTL_REG(base), USB_CTL_USBENSOFEN_SHIFT) = (value))</span></div><div class="line"><a name="l61239"></a><span class="lineno">61239</span>&#160;</div><div class="line"><a name="l61249"></a><span class="lineno">61249</span>&#160;<span class="preprocessor">#define USB_RD_CTL_ODDRST(base) ((USB_CTL_REG(base) &amp; USB_CTL_ODDRST_MASK) &gt;&gt; USB_CTL_ODDRST_SHIFT)</span></div><div class="line"><a name="l61250"></a><span class="lineno">61250</span>&#160;<span class="preprocessor">#define USB_BRD_CTL_ODDRST(base) (BITBAND_ACCESS8(&amp;USB_CTL_REG(base), USB_CTL_ODDRST_SHIFT))</span></div><div class="line"><a name="l61251"></a><span class="lineno">61251</span>&#160;</div><div class="line"><a name="l61253"></a><span class="lineno">61253</span>&#160;<span class="preprocessor">#define USB_WR_CTL_ODDRST(base, value) (USB_RMW_CTL(base, USB_CTL_ODDRST_MASK, USB_CTL_ODDRST(value)))</span></div><div class="line"><a name="l61254"></a><span class="lineno">61254</span>&#160;<span class="preprocessor">#define USB_BWR_CTL_ODDRST(base, value) (BITBAND_ACCESS8(&amp;USB_CTL_REG(base), USB_CTL_ODDRST_SHIFT) = (value))</span></div><div class="line"><a name="l61255"></a><span class="lineno">61255</span>&#160;</div><div class="line"><a name="l61269"></a><span class="lineno">61269</span>&#160;<span class="preprocessor">#define USB_RD_CTL_RESUME(base) ((USB_CTL_REG(base) &amp; USB_CTL_RESUME_MASK) &gt;&gt; USB_CTL_RESUME_SHIFT)</span></div><div class="line"><a name="l61270"></a><span class="lineno">61270</span>&#160;<span class="preprocessor">#define USB_BRD_CTL_RESUME(base) (BITBAND_ACCESS8(&amp;USB_CTL_REG(base), USB_CTL_RESUME_SHIFT))</span></div><div class="line"><a name="l61271"></a><span class="lineno">61271</span>&#160;</div><div class="line"><a name="l61273"></a><span class="lineno">61273</span>&#160;<span class="preprocessor">#define USB_WR_CTL_RESUME(base, value) (USB_RMW_CTL(base, USB_CTL_RESUME_MASK, USB_CTL_RESUME(value)))</span></div><div class="line"><a name="l61274"></a><span class="lineno">61274</span>&#160;<span class="preprocessor">#define USB_BWR_CTL_RESUME(base, value) (BITBAND_ACCESS8(&amp;USB_CTL_REG(base), USB_CTL_RESUME_SHIFT) = (value))</span></div><div class="line"><a name="l61275"></a><span class="lineno">61275</span>&#160;</div><div class="line"><a name="l61286"></a><span class="lineno">61286</span>&#160;<span class="preprocessor">#define USB_RD_CTL_HOSTMODEEN(base) ((USB_CTL_REG(base) &amp; USB_CTL_HOSTMODEEN_MASK) &gt;&gt; USB_CTL_HOSTMODEEN_SHIFT)</span></div><div class="line"><a name="l61287"></a><span class="lineno">61287</span>&#160;<span class="preprocessor">#define USB_BRD_CTL_HOSTMODEEN(base) (BITBAND_ACCESS8(&amp;USB_CTL_REG(base), USB_CTL_HOSTMODEEN_SHIFT))</span></div><div class="line"><a name="l61288"></a><span class="lineno">61288</span>&#160;</div><div class="line"><a name="l61290"></a><span class="lineno">61290</span>&#160;<span class="preprocessor">#define USB_WR_CTL_HOSTMODEEN(base, value) (USB_RMW_CTL(base, USB_CTL_HOSTMODEEN_MASK, USB_CTL_HOSTMODEEN(value)))</span></div><div class="line"><a name="l61291"></a><span class="lineno">61291</span>&#160;<span class="preprocessor">#define USB_BWR_CTL_HOSTMODEEN(base, value) (BITBAND_ACCESS8(&amp;USB_CTL_REG(base), USB_CTL_HOSTMODEEN_SHIFT) = (value))</span></div><div class="line"><a name="l61292"></a><span class="lineno">61292</span>&#160;</div><div class="line"><a name="l61306"></a><span class="lineno">61306</span>&#160;<span class="preprocessor">#define USB_RD_CTL_RESET(base) ((USB_CTL_REG(base) &amp; USB_CTL_RESET_MASK) &gt;&gt; USB_CTL_RESET_SHIFT)</span></div><div class="line"><a name="l61307"></a><span class="lineno">61307</span>&#160;<span class="preprocessor">#define USB_BRD_CTL_RESET(base) (BITBAND_ACCESS8(&amp;USB_CTL_REG(base), USB_CTL_RESET_SHIFT))</span></div><div class="line"><a name="l61308"></a><span class="lineno">61308</span>&#160;</div><div class="line"><a name="l61310"></a><span class="lineno">61310</span>&#160;<span class="preprocessor">#define USB_WR_CTL_RESET(base, value) (USB_RMW_CTL(base, USB_CTL_RESET_MASK, USB_CTL_RESET(value)))</span></div><div class="line"><a name="l61311"></a><span class="lineno">61311</span>&#160;<span class="preprocessor">#define USB_BWR_CTL_RESET(base, value) (BITBAND_ACCESS8(&amp;USB_CTL_REG(base), USB_CTL_RESET_SHIFT) = (value))</span></div><div class="line"><a name="l61312"></a><span class="lineno">61312</span>&#160;</div><div class="line"><a name="l61328"></a><span class="lineno">61328</span>&#160;<span class="preprocessor">#define USB_RD_CTL_TXSUSPENDTOKENBUSY(base) ((USB_CTL_REG(base) &amp; USB_CTL_TXSUSPENDTOKENBUSY_MASK) &gt;&gt; USB_CTL_TXSUSPENDTOKENBUSY_SHIFT)</span></div><div class="line"><a name="l61329"></a><span class="lineno">61329</span>&#160;<span class="preprocessor">#define USB_BRD_CTL_TXSUSPENDTOKENBUSY(base) (BITBAND_ACCESS8(&amp;USB_CTL_REG(base), USB_CTL_TXSUSPENDTOKENBUSY_SHIFT))</span></div><div class="line"><a name="l61330"></a><span class="lineno">61330</span>&#160;</div><div class="line"><a name="l61332"></a><span class="lineno">61332</span>&#160;<span class="preprocessor">#define USB_WR_CTL_TXSUSPENDTOKENBUSY(base, value) (USB_RMW_CTL(base, USB_CTL_TXSUSPENDTOKENBUSY_MASK, USB_CTL_TXSUSPENDTOKENBUSY(value)))</span></div><div class="line"><a name="l61333"></a><span class="lineno">61333</span>&#160;<span class="preprocessor">#define USB_BWR_CTL_TXSUSPENDTOKENBUSY(base, value) (BITBAND_ACCESS8(&amp;USB_CTL_REG(base), USB_CTL_TXSUSPENDTOKENBUSY_SHIFT) = (value))</span></div><div class="line"><a name="l61334"></a><span class="lineno">61334</span>&#160;</div><div class="line"><a name="l61341"></a><span class="lineno">61341</span>&#160;<span class="preprocessor">#define USB_RD_CTL_SE0(base) ((USB_CTL_REG(base) &amp; USB_CTL_SE0_MASK) &gt;&gt; USB_CTL_SE0_SHIFT)</span></div><div class="line"><a name="l61342"></a><span class="lineno">61342</span>&#160;<span class="preprocessor">#define USB_BRD_CTL_SE0(base) (BITBAND_ACCESS8(&amp;USB_CTL_REG(base), USB_CTL_SE0_SHIFT))</span></div><div class="line"><a name="l61343"></a><span class="lineno">61343</span>&#160;</div><div class="line"><a name="l61345"></a><span class="lineno">61345</span>&#160;<span class="preprocessor">#define USB_WR_CTL_SE0(base, value) (USB_RMW_CTL(base, USB_CTL_SE0_MASK, USB_CTL_SE0(value)))</span></div><div class="line"><a name="l61346"></a><span class="lineno">61346</span>&#160;<span class="preprocessor">#define USB_BWR_CTL_SE0(base, value) (BITBAND_ACCESS8(&amp;USB_CTL_REG(base), USB_CTL_SE0_SHIFT) = (value))</span></div><div class="line"><a name="l61347"></a><span class="lineno">61347</span>&#160;</div><div class="line"><a name="l61356"></a><span class="lineno">61356</span>&#160;<span class="preprocessor">#define USB_RD_CTL_JSTATE(base) ((USB_CTL_REG(base) &amp; USB_CTL_JSTATE_MASK) &gt;&gt; USB_CTL_JSTATE_SHIFT)</span></div><div class="line"><a name="l61357"></a><span class="lineno">61357</span>&#160;<span class="preprocessor">#define USB_BRD_CTL_JSTATE(base) (BITBAND_ACCESS8(&amp;USB_CTL_REG(base), USB_CTL_JSTATE_SHIFT))</span></div><div class="line"><a name="l61358"></a><span class="lineno">61358</span>&#160;</div><div class="line"><a name="l61360"></a><span class="lineno">61360</span>&#160;<span class="preprocessor">#define USB_WR_CTL_JSTATE(base, value) (USB_RMW_CTL(base, USB_CTL_JSTATE_MASK, USB_CTL_JSTATE(value)))</span></div><div class="line"><a name="l61361"></a><span class="lineno">61361</span>&#160;<span class="preprocessor">#define USB_BWR_CTL_JSTATE(base, value) (BITBAND_ACCESS8(&amp;USB_CTL_REG(base), USB_CTL_JSTATE_SHIFT) = (value))</span></div><div class="line"><a name="l61362"></a><span class="lineno">61362</span>&#160;</div><div class="line"><a name="l61385"></a><span class="lineno">61385</span>&#160;<span class="preprocessor">#define USB_RD_ADDR(base)        (USB_ADDR_REG(base))</span></div><div class="line"><a name="l61386"></a><span class="lineno">61386</span>&#160;<span class="preprocessor">#define USB_WR_ADDR(base, value) (USB_ADDR_REG(base) = (value))</span></div><div class="line"><a name="l61387"></a><span class="lineno">61387</span>&#160;<span class="preprocessor">#define USB_RMW_ADDR(base, mask, value) (USB_WR_ADDR(base, (USB_RD_ADDR(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l61388"></a><span class="lineno">61388</span>&#160;<span class="preprocessor">#define USB_SET_ADDR(base, value) (USB_WR_ADDR(base, USB_RD_ADDR(base) |  (value)))</span></div><div class="line"><a name="l61389"></a><span class="lineno">61389</span>&#160;<span class="preprocessor">#define USB_CLR_ADDR(base, value) (USB_WR_ADDR(base, USB_RD_ADDR(base) &amp; ~(value)))</span></div><div class="line"><a name="l61390"></a><span class="lineno">61390</span>&#160;<span class="preprocessor">#define USB_TOG_ADDR(base, value) (USB_WR_ADDR(base, USB_RD_ADDR(base) ^  (value)))</span></div><div class="line"><a name="l61391"></a><span class="lineno">61391</span>&#160;</div><div class="line"><a name="l61393"></a><span class="lineno">61393</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l61394"></a><span class="lineno">61394</span>&#160;<span class="comment"> * Constants &amp; macros for individual USB_ADDR bitfields</span></div><div class="line"><a name="l61395"></a><span class="lineno">61395</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l61396"></a><span class="lineno">61396</span>&#160;</div><div class="line"><a name="l61405"></a><span class="lineno">61405</span>&#160;<span class="preprocessor">#define USB_RD_ADDR_ADDR(base) ((USB_ADDR_REG(base) &amp; USB_ADDR_ADDR_MASK) &gt;&gt; USB_ADDR_ADDR_SHIFT)</span></div><div class="line"><a name="l61406"></a><span class="lineno">61406</span>&#160;<span class="preprocessor">#define USB_BRD_ADDR_ADDR(base) (USB_RD_ADDR_ADDR(base))</span></div><div class="line"><a name="l61407"></a><span class="lineno">61407</span>&#160;</div><div class="line"><a name="l61409"></a><span class="lineno">61409</span>&#160;<span class="preprocessor">#define USB_WR_ADDR_ADDR(base, value) (USB_RMW_ADDR(base, USB_ADDR_ADDR_MASK, USB_ADDR_ADDR(value)))</span></div><div class="line"><a name="l61410"></a><span class="lineno">61410</span>&#160;<span class="preprocessor">#define USB_BWR_ADDR_ADDR(base, value) (USB_WR_ADDR_ADDR(base, value))</span></div><div class="line"><a name="l61411"></a><span class="lineno">61411</span>&#160;</div><div class="line"><a name="l61422"></a><span class="lineno">61422</span>&#160;<span class="preprocessor">#define USB_RD_ADDR_LSEN(base) ((USB_ADDR_REG(base) &amp; USB_ADDR_LSEN_MASK) &gt;&gt; USB_ADDR_LSEN_SHIFT)</span></div><div class="line"><a name="l61423"></a><span class="lineno">61423</span>&#160;<span class="preprocessor">#define USB_BRD_ADDR_LSEN(base) (BITBAND_ACCESS8(&amp;USB_ADDR_REG(base), USB_ADDR_LSEN_SHIFT))</span></div><div class="line"><a name="l61424"></a><span class="lineno">61424</span>&#160;</div><div class="line"><a name="l61426"></a><span class="lineno">61426</span>&#160;<span class="preprocessor">#define USB_WR_ADDR_LSEN(base, value) (USB_RMW_ADDR(base, USB_ADDR_LSEN_MASK, USB_ADDR_LSEN(value)))</span></div><div class="line"><a name="l61427"></a><span class="lineno">61427</span>&#160;<span class="preprocessor">#define USB_BWR_ADDR_LSEN(base, value) (BITBAND_ACCESS8(&amp;USB_ADDR_REG(base), USB_ADDR_LSEN_SHIFT) = (value))</span></div><div class="line"><a name="l61428"></a><span class="lineno">61428</span>&#160;</div><div class="line"><a name="l61448"></a><span class="lineno">61448</span>&#160;<span class="preprocessor">#define USB_RD_BDTPAGE1(base)    (USB_BDTPAGE1_REG(base))</span></div><div class="line"><a name="l61449"></a><span class="lineno">61449</span>&#160;<span class="preprocessor">#define USB_WR_BDTPAGE1(base, value) (USB_BDTPAGE1_REG(base) = (value))</span></div><div class="line"><a name="l61450"></a><span class="lineno">61450</span>&#160;<span class="preprocessor">#define USB_RMW_BDTPAGE1(base, mask, value) (USB_WR_BDTPAGE1(base, (USB_RD_BDTPAGE1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l61451"></a><span class="lineno">61451</span>&#160;<span class="preprocessor">#define USB_SET_BDTPAGE1(base, value) (USB_WR_BDTPAGE1(base, USB_RD_BDTPAGE1(base) |  (value)))</span></div><div class="line"><a name="l61452"></a><span class="lineno">61452</span>&#160;<span class="preprocessor">#define USB_CLR_BDTPAGE1(base, value) (USB_WR_BDTPAGE1(base, USB_RD_BDTPAGE1(base) &amp; ~(value)))</span></div><div class="line"><a name="l61453"></a><span class="lineno">61453</span>&#160;<span class="preprocessor">#define USB_TOG_BDTPAGE1(base, value) (USB_WR_BDTPAGE1(base, USB_RD_BDTPAGE1(base) ^  (value)))</span></div><div class="line"><a name="l61454"></a><span class="lineno">61454</span>&#160;</div><div class="line"><a name="l61456"></a><span class="lineno">61456</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l61457"></a><span class="lineno">61457</span>&#160;<span class="comment"> * Constants &amp; macros for individual USB_BDTPAGE1 bitfields</span></div><div class="line"><a name="l61458"></a><span class="lineno">61458</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l61459"></a><span class="lineno">61459</span>&#160;</div><div class="line"><a name="l61467"></a><span class="lineno">61467</span>&#160;<span class="preprocessor">#define USB_RD_BDTPAGE1_BDTBA(base) ((USB_BDTPAGE1_REG(base) &amp; USB_BDTPAGE1_BDTBA_MASK) &gt;&gt; USB_BDTPAGE1_BDTBA_SHIFT)</span></div><div class="line"><a name="l61468"></a><span class="lineno">61468</span>&#160;<span class="preprocessor">#define USB_BRD_BDTPAGE1_BDTBA(base) (USB_RD_BDTPAGE1_BDTBA(base))</span></div><div class="line"><a name="l61469"></a><span class="lineno">61469</span>&#160;</div><div class="line"><a name="l61471"></a><span class="lineno">61471</span>&#160;<span class="preprocessor">#define USB_WR_BDTPAGE1_BDTBA(base, value) (USB_RMW_BDTPAGE1(base, USB_BDTPAGE1_BDTBA_MASK, USB_BDTPAGE1_BDTBA(value)))</span></div><div class="line"><a name="l61472"></a><span class="lineno">61472</span>&#160;<span class="preprocessor">#define USB_BWR_BDTPAGE1_BDTBA(base, value) (USB_WR_BDTPAGE1_BDTBA(base, value))</span></div><div class="line"><a name="l61473"></a><span class="lineno">61473</span>&#160;</div><div class="line"><a name="l61492"></a><span class="lineno">61492</span>&#160;<span class="preprocessor">#define USB_RD_FRMNUML(base)     (USB_FRMNUML_REG(base))</span></div><div class="line"><a name="l61493"></a><span class="lineno">61493</span>&#160;<span class="preprocessor">#define USB_WR_FRMNUML(base, value) (USB_FRMNUML_REG(base) = (value))</span></div><div class="line"><a name="l61494"></a><span class="lineno">61494</span>&#160;<span class="preprocessor">#define USB_RMW_FRMNUML(base, mask, value) (USB_WR_FRMNUML(base, (USB_RD_FRMNUML(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l61495"></a><span class="lineno">61495</span>&#160;<span class="preprocessor">#define USB_SET_FRMNUML(base, value) (USB_WR_FRMNUML(base, USB_RD_FRMNUML(base) |  (value)))</span></div><div class="line"><a name="l61496"></a><span class="lineno">61496</span>&#160;<span class="preprocessor">#define USB_CLR_FRMNUML(base, value) (USB_WR_FRMNUML(base, USB_RD_FRMNUML(base) &amp; ~(value)))</span></div><div class="line"><a name="l61497"></a><span class="lineno">61497</span>&#160;<span class="preprocessor">#define USB_TOG_FRMNUML(base, value) (USB_WR_FRMNUML(base, USB_RD_FRMNUML(base) ^  (value)))</span></div><div class="line"><a name="l61498"></a><span class="lineno">61498</span>&#160;</div><div class="line"><a name="l61517"></a><span class="lineno">61517</span>&#160;<span class="preprocessor">#define USB_RD_FRMNUMH(base)     (USB_FRMNUMH_REG(base))</span></div><div class="line"><a name="l61518"></a><span class="lineno">61518</span>&#160;<span class="preprocessor">#define USB_WR_FRMNUMH(base, value) (USB_FRMNUMH_REG(base) = (value))</span></div><div class="line"><a name="l61519"></a><span class="lineno">61519</span>&#160;<span class="preprocessor">#define USB_RMW_FRMNUMH(base, mask, value) (USB_WR_FRMNUMH(base, (USB_RD_FRMNUMH(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l61520"></a><span class="lineno">61520</span>&#160;<span class="preprocessor">#define USB_SET_FRMNUMH(base, value) (USB_WR_FRMNUMH(base, USB_RD_FRMNUMH(base) |  (value)))</span></div><div class="line"><a name="l61521"></a><span class="lineno">61521</span>&#160;<span class="preprocessor">#define USB_CLR_FRMNUMH(base, value) (USB_WR_FRMNUMH(base, USB_RD_FRMNUMH(base) &amp; ~(value)))</span></div><div class="line"><a name="l61522"></a><span class="lineno">61522</span>&#160;<span class="preprocessor">#define USB_TOG_FRMNUMH(base, value) (USB_WR_FRMNUMH(base, USB_RD_FRMNUMH(base) ^  (value)))</span></div><div class="line"><a name="l61523"></a><span class="lineno">61523</span>&#160;</div><div class="line"><a name="l61525"></a><span class="lineno">61525</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l61526"></a><span class="lineno">61526</span>&#160;<span class="comment"> * Constants &amp; macros for individual USB_FRMNUMH bitfields</span></div><div class="line"><a name="l61527"></a><span class="lineno">61527</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l61528"></a><span class="lineno">61528</span>&#160;</div><div class="line"><a name="l61538"></a><span class="lineno">61538</span>&#160;<span class="preprocessor">#define USB_RD_FRMNUMH_FRM(base) ((USB_FRMNUMH_REG(base) &amp; USB_FRMNUMH_FRM_MASK) &gt;&gt; USB_FRMNUMH_FRM_SHIFT)</span></div><div class="line"><a name="l61539"></a><span class="lineno">61539</span>&#160;<span class="preprocessor">#define USB_BRD_FRMNUMH_FRM(base) (USB_RD_FRMNUMH_FRM(base))</span></div><div class="line"><a name="l61540"></a><span class="lineno">61540</span>&#160;</div><div class="line"><a name="l61542"></a><span class="lineno">61542</span>&#160;<span class="preprocessor">#define USB_WR_FRMNUMH_FRM(base, value) (USB_RMW_FRMNUMH(base, USB_FRMNUMH_FRM_MASK, USB_FRMNUMH_FRM(value)))</span></div><div class="line"><a name="l61543"></a><span class="lineno">61543</span>&#160;<span class="preprocessor">#define USB_BWR_FRMNUMH_FRM(base, value) (USB_WR_FRMNUMH_FRM(base, value))</span></div><div class="line"><a name="l61544"></a><span class="lineno">61544</span>&#160;</div><div class="line"><a name="l61572"></a><span class="lineno">61572</span>&#160;<span class="preprocessor">#define USB_RD_TOKEN(base)       (USB_TOKEN_REG(base))</span></div><div class="line"><a name="l61573"></a><span class="lineno">61573</span>&#160;<span class="preprocessor">#define USB_WR_TOKEN(base, value) (USB_TOKEN_REG(base) = (value))</span></div><div class="line"><a name="l61574"></a><span class="lineno">61574</span>&#160;<span class="preprocessor">#define USB_RMW_TOKEN(base, mask, value) (USB_WR_TOKEN(base, (USB_RD_TOKEN(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l61575"></a><span class="lineno">61575</span>&#160;<span class="preprocessor">#define USB_SET_TOKEN(base, value) (USB_WR_TOKEN(base, USB_RD_TOKEN(base) |  (value)))</span></div><div class="line"><a name="l61576"></a><span class="lineno">61576</span>&#160;<span class="preprocessor">#define USB_CLR_TOKEN(base, value) (USB_WR_TOKEN(base, USB_RD_TOKEN(base) &amp; ~(value)))</span></div><div class="line"><a name="l61577"></a><span class="lineno">61577</span>&#160;<span class="preprocessor">#define USB_TOG_TOKEN(base, value) (USB_WR_TOKEN(base, USB_RD_TOKEN(base) ^  (value)))</span></div><div class="line"><a name="l61578"></a><span class="lineno">61578</span>&#160;</div><div class="line"><a name="l61580"></a><span class="lineno">61580</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l61581"></a><span class="lineno">61581</span>&#160;<span class="comment"> * Constants &amp; macros for individual USB_TOKEN bitfields</span></div><div class="line"><a name="l61582"></a><span class="lineno">61582</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l61583"></a><span class="lineno">61583</span>&#160;</div><div class="line"><a name="l61592"></a><span class="lineno">61592</span>&#160;<span class="preprocessor">#define USB_RD_TOKEN_TOKENENDPT(base) ((USB_TOKEN_REG(base) &amp; USB_TOKEN_TOKENENDPT_MASK) &gt;&gt; USB_TOKEN_TOKENENDPT_SHIFT)</span></div><div class="line"><a name="l61593"></a><span class="lineno">61593</span>&#160;<span class="preprocessor">#define USB_BRD_TOKEN_TOKENENDPT(base) (USB_RD_TOKEN_TOKENENDPT(base))</span></div><div class="line"><a name="l61594"></a><span class="lineno">61594</span>&#160;</div><div class="line"><a name="l61596"></a><span class="lineno">61596</span>&#160;<span class="preprocessor">#define USB_WR_TOKEN_TOKENENDPT(base, value) (USB_RMW_TOKEN(base, USB_TOKEN_TOKENENDPT_MASK, USB_TOKEN_TOKENENDPT(value)))</span></div><div class="line"><a name="l61597"></a><span class="lineno">61597</span>&#160;<span class="preprocessor">#define USB_BWR_TOKEN_TOKENENDPT(base, value) (USB_WR_TOKEN_TOKENENDPT(base, value))</span></div><div class="line"><a name="l61598"></a><span class="lineno">61598</span>&#160;</div><div class="line"><a name="l61612"></a><span class="lineno">61612</span>&#160;<span class="preprocessor">#define USB_RD_TOKEN_TOKENPID(base) ((USB_TOKEN_REG(base) &amp; USB_TOKEN_TOKENPID_MASK) &gt;&gt; USB_TOKEN_TOKENPID_SHIFT)</span></div><div class="line"><a name="l61613"></a><span class="lineno">61613</span>&#160;<span class="preprocessor">#define USB_BRD_TOKEN_TOKENPID(base) (USB_RD_TOKEN_TOKENPID(base))</span></div><div class="line"><a name="l61614"></a><span class="lineno">61614</span>&#160;</div><div class="line"><a name="l61616"></a><span class="lineno">61616</span>&#160;<span class="preprocessor">#define USB_WR_TOKEN_TOKENPID(base, value) (USB_RMW_TOKEN(base, USB_TOKEN_TOKENPID_MASK, USB_TOKEN_TOKENPID(value)))</span></div><div class="line"><a name="l61617"></a><span class="lineno">61617</span>&#160;<span class="preprocessor">#define USB_BWR_TOKEN_TOKENPID(base, value) (USB_WR_TOKEN_TOKENPID(base, value))</span></div><div class="line"><a name="l61618"></a><span class="lineno">61618</span>&#160;</div><div class="line"><a name="l61650"></a><span class="lineno">61650</span>&#160;<span class="preprocessor">#define USB_RD_SOFTHLD(base)     (USB_SOFTHLD_REG(base))</span></div><div class="line"><a name="l61651"></a><span class="lineno">61651</span>&#160;<span class="preprocessor">#define USB_WR_SOFTHLD(base, value) (USB_SOFTHLD_REG(base) = (value))</span></div><div class="line"><a name="l61652"></a><span class="lineno">61652</span>&#160;<span class="preprocessor">#define USB_RMW_SOFTHLD(base, mask, value) (USB_WR_SOFTHLD(base, (USB_RD_SOFTHLD(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l61653"></a><span class="lineno">61653</span>&#160;<span class="preprocessor">#define USB_SET_SOFTHLD(base, value) (USB_WR_SOFTHLD(base, USB_RD_SOFTHLD(base) |  (value)))</span></div><div class="line"><a name="l61654"></a><span class="lineno">61654</span>&#160;<span class="preprocessor">#define USB_CLR_SOFTHLD(base, value) (USB_WR_SOFTHLD(base, USB_RD_SOFTHLD(base) &amp; ~(value)))</span></div><div class="line"><a name="l61655"></a><span class="lineno">61655</span>&#160;<span class="preprocessor">#define USB_TOG_SOFTHLD(base, value) (USB_WR_SOFTHLD(base, USB_RD_SOFTHLD(base) ^  (value)))</span></div><div class="line"><a name="l61656"></a><span class="lineno">61656</span>&#160;</div><div class="line"><a name="l61674"></a><span class="lineno">61674</span>&#160;<span class="preprocessor">#define USB_RD_BDTPAGE2(base)    (USB_BDTPAGE2_REG(base))</span></div><div class="line"><a name="l61675"></a><span class="lineno">61675</span>&#160;<span class="preprocessor">#define USB_WR_BDTPAGE2(base, value) (USB_BDTPAGE2_REG(base) = (value))</span></div><div class="line"><a name="l61676"></a><span class="lineno">61676</span>&#160;<span class="preprocessor">#define USB_RMW_BDTPAGE2(base, mask, value) (USB_WR_BDTPAGE2(base, (USB_RD_BDTPAGE2(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l61677"></a><span class="lineno">61677</span>&#160;<span class="preprocessor">#define USB_SET_BDTPAGE2(base, value) (USB_WR_BDTPAGE2(base, USB_RD_BDTPAGE2(base) |  (value)))</span></div><div class="line"><a name="l61678"></a><span class="lineno">61678</span>&#160;<span class="preprocessor">#define USB_CLR_BDTPAGE2(base, value) (USB_WR_BDTPAGE2(base, USB_RD_BDTPAGE2(base) &amp; ~(value)))</span></div><div class="line"><a name="l61679"></a><span class="lineno">61679</span>&#160;<span class="preprocessor">#define USB_TOG_BDTPAGE2(base, value) (USB_WR_BDTPAGE2(base, USB_RD_BDTPAGE2(base) ^  (value)))</span></div><div class="line"><a name="l61680"></a><span class="lineno">61680</span>&#160;</div><div class="line"><a name="l61698"></a><span class="lineno">61698</span>&#160;<span class="preprocessor">#define USB_RD_BDTPAGE3(base)    (USB_BDTPAGE3_REG(base))</span></div><div class="line"><a name="l61699"></a><span class="lineno">61699</span>&#160;<span class="preprocessor">#define USB_WR_BDTPAGE3(base, value) (USB_BDTPAGE3_REG(base) = (value))</span></div><div class="line"><a name="l61700"></a><span class="lineno">61700</span>&#160;<span class="preprocessor">#define USB_RMW_BDTPAGE3(base, mask, value) (USB_WR_BDTPAGE3(base, (USB_RD_BDTPAGE3(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l61701"></a><span class="lineno">61701</span>&#160;<span class="preprocessor">#define USB_SET_BDTPAGE3(base, value) (USB_WR_BDTPAGE3(base, USB_RD_BDTPAGE3(base) |  (value)))</span></div><div class="line"><a name="l61702"></a><span class="lineno">61702</span>&#160;<span class="preprocessor">#define USB_CLR_BDTPAGE3(base, value) (USB_WR_BDTPAGE3(base, USB_RD_BDTPAGE3(base) &amp; ~(value)))</span></div><div class="line"><a name="l61703"></a><span class="lineno">61703</span>&#160;<span class="preprocessor">#define USB_TOG_BDTPAGE3(base, value) (USB_WR_BDTPAGE3(base, USB_RD_BDTPAGE3(base) ^  (value)))</span></div><div class="line"><a name="l61704"></a><span class="lineno">61704</span>&#160;</div><div class="line"><a name="l61737"></a><span class="lineno">61737</span>&#160;<span class="preprocessor">#define USB_RD_ENDPT(base, index) (USB_ENDPT_REG(base, index))</span></div><div class="line"><a name="l61738"></a><span class="lineno">61738</span>&#160;<span class="preprocessor">#define USB_WR_ENDPT(base, index, value) (USB_ENDPT_REG(base, index) = (value))</span></div><div class="line"><a name="l61739"></a><span class="lineno">61739</span>&#160;<span class="preprocessor">#define USB_RMW_ENDPT(base, index, mask, value) (USB_WR_ENDPT(base, index, (USB_RD_ENDPT(base, index) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l61740"></a><span class="lineno">61740</span>&#160;<span class="preprocessor">#define USB_SET_ENDPT(base, index, value) (USB_WR_ENDPT(base, index, USB_RD_ENDPT(base, index) |  (value)))</span></div><div class="line"><a name="l61741"></a><span class="lineno">61741</span>&#160;<span class="preprocessor">#define USB_CLR_ENDPT(base, index, value) (USB_WR_ENDPT(base, index, USB_RD_ENDPT(base, index) &amp; ~(value)))</span></div><div class="line"><a name="l61742"></a><span class="lineno">61742</span>&#160;<span class="preprocessor">#define USB_TOG_ENDPT(base, index, value) (USB_WR_ENDPT(base, index, USB_RD_ENDPT(base, index) ^  (value)))</span></div><div class="line"><a name="l61743"></a><span class="lineno">61743</span>&#160;</div><div class="line"><a name="l61745"></a><span class="lineno">61745</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l61746"></a><span class="lineno">61746</span>&#160;<span class="comment"> * Constants &amp; macros for individual USB_ENDPT bitfields</span></div><div class="line"><a name="l61747"></a><span class="lineno">61747</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l61748"></a><span class="lineno">61748</span>&#160;</div><div class="line"><a name="l61758"></a><span class="lineno">61758</span>&#160;<span class="preprocessor">#define USB_RD_ENDPT_EPHSHK(base, index) ((USB_ENDPT_REG(base, index) &amp; USB_ENDPT_EPHSHK_MASK) &gt;&gt; USB_ENDPT_EPHSHK_SHIFT)</span></div><div class="line"><a name="l61759"></a><span class="lineno">61759</span>&#160;<span class="preprocessor">#define USB_BRD_ENDPT_EPHSHK(base, index) (BITBAND_ACCESS8(&amp;USB_ENDPT_REG(base, index), USB_ENDPT_EPHSHK_SHIFT))</span></div><div class="line"><a name="l61760"></a><span class="lineno">61760</span>&#160;</div><div class="line"><a name="l61762"></a><span class="lineno">61762</span>&#160;<span class="preprocessor">#define USB_WR_ENDPT_EPHSHK(base, index, value) (USB_RMW_ENDPT(base, index, USB_ENDPT_EPHSHK_MASK, USB_ENDPT_EPHSHK(value)))</span></div><div class="line"><a name="l61763"></a><span class="lineno">61763</span>&#160;<span class="preprocessor">#define USB_BWR_ENDPT_EPHSHK(base, index, value) (BITBAND_ACCESS8(&amp;USB_ENDPT_REG(base, index), USB_ENDPT_EPHSHK_SHIFT) = (value))</span></div><div class="line"><a name="l61764"></a><span class="lineno">61764</span>&#160;</div><div class="line"><a name="l61777"></a><span class="lineno">61777</span>&#160;<span class="preprocessor">#define USB_RD_ENDPT_EPSTALL(base, index) ((USB_ENDPT_REG(base, index) &amp; USB_ENDPT_EPSTALL_MASK) &gt;&gt; USB_ENDPT_EPSTALL_SHIFT)</span></div><div class="line"><a name="l61778"></a><span class="lineno">61778</span>&#160;<span class="preprocessor">#define USB_BRD_ENDPT_EPSTALL(base, index) (BITBAND_ACCESS8(&amp;USB_ENDPT_REG(base, index), USB_ENDPT_EPSTALL_SHIFT))</span></div><div class="line"><a name="l61779"></a><span class="lineno">61779</span>&#160;</div><div class="line"><a name="l61781"></a><span class="lineno">61781</span>&#160;<span class="preprocessor">#define USB_WR_ENDPT_EPSTALL(base, index, value) (USB_RMW_ENDPT(base, index, USB_ENDPT_EPSTALL_MASK, USB_ENDPT_EPSTALL(value)))</span></div><div class="line"><a name="l61782"></a><span class="lineno">61782</span>&#160;<span class="preprocessor">#define USB_BWR_ENDPT_EPSTALL(base, index, value) (BITBAND_ACCESS8(&amp;USB_ENDPT_REG(base, index), USB_ENDPT_EPSTALL_SHIFT) = (value))</span></div><div class="line"><a name="l61783"></a><span class="lineno">61783</span>&#160;</div><div class="line"><a name="l61792"></a><span class="lineno">61792</span>&#160;<span class="preprocessor">#define USB_RD_ENDPT_EPTXEN(base, index) ((USB_ENDPT_REG(base, index) &amp; USB_ENDPT_EPTXEN_MASK) &gt;&gt; USB_ENDPT_EPTXEN_SHIFT)</span></div><div class="line"><a name="l61793"></a><span class="lineno">61793</span>&#160;<span class="preprocessor">#define USB_BRD_ENDPT_EPTXEN(base, index) (BITBAND_ACCESS8(&amp;USB_ENDPT_REG(base, index), USB_ENDPT_EPTXEN_SHIFT))</span></div><div class="line"><a name="l61794"></a><span class="lineno">61794</span>&#160;</div><div class="line"><a name="l61796"></a><span class="lineno">61796</span>&#160;<span class="preprocessor">#define USB_WR_ENDPT_EPTXEN(base, index, value) (USB_RMW_ENDPT(base, index, USB_ENDPT_EPTXEN_MASK, USB_ENDPT_EPTXEN(value)))</span></div><div class="line"><a name="l61797"></a><span class="lineno">61797</span>&#160;<span class="preprocessor">#define USB_BWR_ENDPT_EPTXEN(base, index, value) (BITBAND_ACCESS8(&amp;USB_ENDPT_REG(base, index), USB_ENDPT_EPTXEN_SHIFT) = (value))</span></div><div class="line"><a name="l61798"></a><span class="lineno">61798</span>&#160;</div><div class="line"><a name="l61807"></a><span class="lineno">61807</span>&#160;<span class="preprocessor">#define USB_RD_ENDPT_EPRXEN(base, index) ((USB_ENDPT_REG(base, index) &amp; USB_ENDPT_EPRXEN_MASK) &gt;&gt; USB_ENDPT_EPRXEN_SHIFT)</span></div><div class="line"><a name="l61808"></a><span class="lineno">61808</span>&#160;<span class="preprocessor">#define USB_BRD_ENDPT_EPRXEN(base, index) (BITBAND_ACCESS8(&amp;USB_ENDPT_REG(base, index), USB_ENDPT_EPRXEN_SHIFT))</span></div><div class="line"><a name="l61809"></a><span class="lineno">61809</span>&#160;</div><div class="line"><a name="l61811"></a><span class="lineno">61811</span>&#160;<span class="preprocessor">#define USB_WR_ENDPT_EPRXEN(base, index, value) (USB_RMW_ENDPT(base, index, USB_ENDPT_EPRXEN_MASK, USB_ENDPT_EPRXEN(value)))</span></div><div class="line"><a name="l61812"></a><span class="lineno">61812</span>&#160;<span class="preprocessor">#define USB_BWR_ENDPT_EPRXEN(base, index, value) (BITBAND_ACCESS8(&amp;USB_ENDPT_REG(base, index), USB_ENDPT_EPRXEN_SHIFT) = (value))</span></div><div class="line"><a name="l61813"></a><span class="lineno">61813</span>&#160;</div><div class="line"><a name="l61824"></a><span class="lineno">61824</span>&#160;<span class="preprocessor">#define USB_RD_ENDPT_EPCTLDIS(base, index) ((USB_ENDPT_REG(base, index) &amp; USB_ENDPT_EPCTLDIS_MASK) &gt;&gt; USB_ENDPT_EPCTLDIS_SHIFT)</span></div><div class="line"><a name="l61825"></a><span class="lineno">61825</span>&#160;<span class="preprocessor">#define USB_BRD_ENDPT_EPCTLDIS(base, index) (BITBAND_ACCESS8(&amp;USB_ENDPT_REG(base, index), USB_ENDPT_EPCTLDIS_SHIFT))</span></div><div class="line"><a name="l61826"></a><span class="lineno">61826</span>&#160;</div><div class="line"><a name="l61828"></a><span class="lineno">61828</span>&#160;<span class="preprocessor">#define USB_WR_ENDPT_EPCTLDIS(base, index, value) (USB_RMW_ENDPT(base, index, USB_ENDPT_EPCTLDIS_MASK, USB_ENDPT_EPCTLDIS(value)))</span></div><div class="line"><a name="l61829"></a><span class="lineno">61829</span>&#160;<span class="preprocessor">#define USB_BWR_ENDPT_EPCTLDIS(base, index, value) (BITBAND_ACCESS8(&amp;USB_ENDPT_REG(base, index), USB_ENDPT_EPCTLDIS_SHIFT) = (value))</span></div><div class="line"><a name="l61830"></a><span class="lineno">61830</span>&#160;</div><div class="line"><a name="l61844"></a><span class="lineno">61844</span>&#160;<span class="preprocessor">#define USB_RD_ENDPT_RETRYDIS(base, index) ((USB_ENDPT_REG(base, index) &amp; USB_ENDPT_RETRYDIS_MASK) &gt;&gt; USB_ENDPT_RETRYDIS_SHIFT)</span></div><div class="line"><a name="l61845"></a><span class="lineno">61845</span>&#160;<span class="preprocessor">#define USB_BRD_ENDPT_RETRYDIS(base, index) (BITBAND_ACCESS8(&amp;USB_ENDPT_REG(base, index), USB_ENDPT_RETRYDIS_SHIFT))</span></div><div class="line"><a name="l61846"></a><span class="lineno">61846</span>&#160;</div><div class="line"><a name="l61848"></a><span class="lineno">61848</span>&#160;<span class="preprocessor">#define USB_WR_ENDPT_RETRYDIS(base, index, value) (USB_RMW_ENDPT(base, index, USB_ENDPT_RETRYDIS_MASK, USB_ENDPT_RETRYDIS(value)))</span></div><div class="line"><a name="l61849"></a><span class="lineno">61849</span>&#160;<span class="preprocessor">#define USB_BWR_ENDPT_RETRYDIS(base, index, value) (BITBAND_ACCESS8(&amp;USB_ENDPT_REG(base, index), USB_ENDPT_RETRYDIS_SHIFT) = (value))</span></div><div class="line"><a name="l61850"></a><span class="lineno">61850</span>&#160;</div><div class="line"><a name="l61863"></a><span class="lineno">61863</span>&#160;<span class="preprocessor">#define USB_RD_ENDPT_HOSTWOHUB(base, index) ((USB_ENDPT_REG(base, index) &amp; USB_ENDPT_HOSTWOHUB_MASK) &gt;&gt; USB_ENDPT_HOSTWOHUB_SHIFT)</span></div><div class="line"><a name="l61864"></a><span class="lineno">61864</span>&#160;<span class="preprocessor">#define USB_BRD_ENDPT_HOSTWOHUB(base, index) (BITBAND_ACCESS8(&amp;USB_ENDPT_REG(base, index), USB_ENDPT_HOSTWOHUB_SHIFT))</span></div><div class="line"><a name="l61865"></a><span class="lineno">61865</span>&#160;</div><div class="line"><a name="l61867"></a><span class="lineno">61867</span>&#160;<span class="preprocessor">#define USB_WR_ENDPT_HOSTWOHUB(base, index, value) (USB_RMW_ENDPT(base, index, USB_ENDPT_HOSTWOHUB_MASK, USB_ENDPT_HOSTWOHUB(value)))</span></div><div class="line"><a name="l61868"></a><span class="lineno">61868</span>&#160;<span class="preprocessor">#define USB_BWR_ENDPT_HOSTWOHUB(base, index, value) (BITBAND_ACCESS8(&amp;USB_ENDPT_REG(base, index), USB_ENDPT_HOSTWOHUB_SHIFT) = (value))</span></div><div class="line"><a name="l61869"></a><span class="lineno">61869</span>&#160;</div><div class="line"><a name="l61884"></a><span class="lineno">61884</span>&#160;<span class="preprocessor">#define USB_RD_USBCTRL(base)     (USB_USBCTRL_REG(base))</span></div><div class="line"><a name="l61885"></a><span class="lineno">61885</span>&#160;<span class="preprocessor">#define USB_WR_USBCTRL(base, value) (USB_USBCTRL_REG(base) = (value))</span></div><div class="line"><a name="l61886"></a><span class="lineno">61886</span>&#160;<span class="preprocessor">#define USB_RMW_USBCTRL(base, mask, value) (USB_WR_USBCTRL(base, (USB_RD_USBCTRL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l61887"></a><span class="lineno">61887</span>&#160;<span class="preprocessor">#define USB_SET_USBCTRL(base, value) (USB_WR_USBCTRL(base, USB_RD_USBCTRL(base) |  (value)))</span></div><div class="line"><a name="l61888"></a><span class="lineno">61888</span>&#160;<span class="preprocessor">#define USB_CLR_USBCTRL(base, value) (USB_WR_USBCTRL(base, USB_RD_USBCTRL(base) &amp; ~(value)))</span></div><div class="line"><a name="l61889"></a><span class="lineno">61889</span>&#160;<span class="preprocessor">#define USB_TOG_USBCTRL(base, value) (USB_WR_USBCTRL(base, USB_RD_USBCTRL(base) ^  (value)))</span></div><div class="line"><a name="l61890"></a><span class="lineno">61890</span>&#160;</div><div class="line"><a name="l61892"></a><span class="lineno">61892</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l61893"></a><span class="lineno">61893</span>&#160;<span class="comment"> * Constants &amp; macros for individual USB_USBCTRL bitfields</span></div><div class="line"><a name="l61894"></a><span class="lineno">61894</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l61895"></a><span class="lineno">61895</span>&#160;</div><div class="line"><a name="l61907"></a><span class="lineno">61907</span>&#160;<span class="preprocessor">#define USB_RD_USBCTRL_PDE(base) ((USB_USBCTRL_REG(base) &amp; USB_USBCTRL_PDE_MASK) &gt;&gt; USB_USBCTRL_PDE_SHIFT)</span></div><div class="line"><a name="l61908"></a><span class="lineno">61908</span>&#160;<span class="preprocessor">#define USB_BRD_USBCTRL_PDE(base) (BITBAND_ACCESS8(&amp;USB_USBCTRL_REG(base), USB_USBCTRL_PDE_SHIFT))</span></div><div class="line"><a name="l61909"></a><span class="lineno">61909</span>&#160;</div><div class="line"><a name="l61911"></a><span class="lineno">61911</span>&#160;<span class="preprocessor">#define USB_WR_USBCTRL_PDE(base, value) (USB_RMW_USBCTRL(base, USB_USBCTRL_PDE_MASK, USB_USBCTRL_PDE(value)))</span></div><div class="line"><a name="l61912"></a><span class="lineno">61912</span>&#160;<span class="preprocessor">#define USB_BWR_USBCTRL_PDE(base, value) (BITBAND_ACCESS8(&amp;USB_USBCTRL_REG(base), USB_USBCTRL_PDE_SHIFT) = (value))</span></div><div class="line"><a name="l61913"></a><span class="lineno">61913</span>&#160;</div><div class="line"><a name="l61926"></a><span class="lineno">61926</span>&#160;<span class="preprocessor">#define USB_RD_USBCTRL_SUSP(base) ((USB_USBCTRL_REG(base) &amp; USB_USBCTRL_SUSP_MASK) &gt;&gt; USB_USBCTRL_SUSP_SHIFT)</span></div><div class="line"><a name="l61927"></a><span class="lineno">61927</span>&#160;<span class="preprocessor">#define USB_BRD_USBCTRL_SUSP(base) (BITBAND_ACCESS8(&amp;USB_USBCTRL_REG(base), USB_USBCTRL_SUSP_SHIFT))</span></div><div class="line"><a name="l61928"></a><span class="lineno">61928</span>&#160;</div><div class="line"><a name="l61930"></a><span class="lineno">61930</span>&#160;<span class="preprocessor">#define USB_WR_USBCTRL_SUSP(base, value) (USB_RMW_USBCTRL(base, USB_USBCTRL_SUSP_MASK, USB_USBCTRL_SUSP(value)))</span></div><div class="line"><a name="l61931"></a><span class="lineno">61931</span>&#160;<span class="preprocessor">#define USB_BWR_USBCTRL_SUSP(base, value) (BITBAND_ACCESS8(&amp;USB_USBCTRL_REG(base), USB_USBCTRL_SUSP_SHIFT) = (value))</span></div><div class="line"><a name="l61932"></a><span class="lineno">61932</span>&#160;</div><div class="line"><a name="l61951"></a><span class="lineno">61951</span>&#160;<span class="preprocessor">#define USB_RD_OBSERVE(base)     (USB_OBSERVE_REG(base))</span></div><div class="line"><a name="l61952"></a><span class="lineno">61952</span>&#160;</div><div class="line"><a name="l61954"></a><span class="lineno">61954</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l61955"></a><span class="lineno">61955</span>&#160;<span class="comment"> * Constants &amp; macros for individual USB_OBSERVE bitfields</span></div><div class="line"><a name="l61956"></a><span class="lineno">61956</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l61957"></a><span class="lineno">61957</span>&#160;</div><div class="line"><a name="l61969"></a><span class="lineno">61969</span>&#160;<span class="preprocessor">#define USB_RD_OBSERVE_DMPD(base) ((USB_OBSERVE_REG(base) &amp; USB_OBSERVE_DMPD_MASK) &gt;&gt; USB_OBSERVE_DMPD_SHIFT)</span></div><div class="line"><a name="l61970"></a><span class="lineno">61970</span>&#160;<span class="preprocessor">#define USB_BRD_OBSERVE_DMPD(base) (BITBAND_ACCESS8(&amp;USB_OBSERVE_REG(base), USB_OBSERVE_DMPD_SHIFT))</span></div><div class="line"><a name="l61971"></a><span class="lineno">61971</span>&#160;</div><div class="line"><a name="l61984"></a><span class="lineno">61984</span>&#160;<span class="preprocessor">#define USB_RD_OBSERVE_DPPD(base) ((USB_OBSERVE_REG(base) &amp; USB_OBSERVE_DPPD_MASK) &gt;&gt; USB_OBSERVE_DPPD_SHIFT)</span></div><div class="line"><a name="l61985"></a><span class="lineno">61985</span>&#160;<span class="preprocessor">#define USB_BRD_OBSERVE_DPPD(base) (BITBAND_ACCESS8(&amp;USB_OBSERVE_REG(base), USB_OBSERVE_DPPD_SHIFT))</span></div><div class="line"><a name="l61986"></a><span class="lineno">61986</span>&#160;</div><div class="line"><a name="l61999"></a><span class="lineno">61999</span>&#160;<span class="preprocessor">#define USB_RD_OBSERVE_DPPU(base) ((USB_OBSERVE_REG(base) &amp; USB_OBSERVE_DPPU_MASK) &gt;&gt; USB_OBSERVE_DPPU_SHIFT)</span></div><div class="line"><a name="l62000"></a><span class="lineno">62000</span>&#160;<span class="preprocessor">#define USB_BRD_OBSERVE_DPPU(base) (BITBAND_ACCESS8(&amp;USB_OBSERVE_REG(base), USB_OBSERVE_DPPU_SHIFT))</span></div><div class="line"><a name="l62001"></a><span class="lineno">62001</span>&#160;</div><div class="line"><a name="l62016"></a><span class="lineno">62016</span>&#160;<span class="preprocessor">#define USB_RD_CONTROL(base)     (USB_CONTROL_REG(base))</span></div><div class="line"><a name="l62017"></a><span class="lineno">62017</span>&#160;<span class="preprocessor">#define USB_WR_CONTROL(base, value) (USB_CONTROL_REG(base) = (value))</span></div><div class="line"><a name="l62018"></a><span class="lineno">62018</span>&#160;<span class="preprocessor">#define USB_RMW_CONTROL(base, mask, value) (USB_WR_CONTROL(base, (USB_RD_CONTROL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l62019"></a><span class="lineno">62019</span>&#160;<span class="preprocessor">#define USB_SET_CONTROL(base, value) (USB_WR_CONTROL(base, USB_RD_CONTROL(base) |  (value)))</span></div><div class="line"><a name="l62020"></a><span class="lineno">62020</span>&#160;<span class="preprocessor">#define USB_CLR_CONTROL(base, value) (USB_WR_CONTROL(base, USB_RD_CONTROL(base) &amp; ~(value)))</span></div><div class="line"><a name="l62021"></a><span class="lineno">62021</span>&#160;<span class="preprocessor">#define USB_TOG_CONTROL(base, value) (USB_WR_CONTROL(base, USB_RD_CONTROL(base) ^  (value)))</span></div><div class="line"><a name="l62022"></a><span class="lineno">62022</span>&#160;</div><div class="line"><a name="l62024"></a><span class="lineno">62024</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l62025"></a><span class="lineno">62025</span>&#160;<span class="comment"> * Constants &amp; macros for individual USB_CONTROL bitfields</span></div><div class="line"><a name="l62026"></a><span class="lineno">62026</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l62027"></a><span class="lineno">62027</span>&#160;</div><div class="line"><a name="l62040"></a><span class="lineno">62040</span>&#160;<span class="preprocessor">#define USB_RD_CONTROL_DPPULLUPNONOTG(base) ((USB_CONTROL_REG(base) &amp; USB_CONTROL_DPPULLUPNONOTG_MASK) &gt;&gt; USB_CONTROL_DPPULLUPNONOTG_SHIFT)</span></div><div class="line"><a name="l62041"></a><span class="lineno">62041</span>&#160;<span class="preprocessor">#define USB_BRD_CONTROL_DPPULLUPNONOTG(base) (BITBAND_ACCESS8(&amp;USB_CONTROL_REG(base), USB_CONTROL_DPPULLUPNONOTG_SHIFT))</span></div><div class="line"><a name="l62042"></a><span class="lineno">62042</span>&#160;</div><div class="line"><a name="l62044"></a><span class="lineno">62044</span>&#160;<span class="preprocessor">#define USB_WR_CONTROL_DPPULLUPNONOTG(base, value) (USB_RMW_CONTROL(base, USB_CONTROL_DPPULLUPNONOTG_MASK, USB_CONTROL_DPPULLUPNONOTG(value)))</span></div><div class="line"><a name="l62045"></a><span class="lineno">62045</span>&#160;<span class="preprocessor">#define USB_BWR_CONTROL_DPPULLUPNONOTG(base, value) (BITBAND_ACCESS8(&amp;USB_CONTROL_REG(base), USB_CONTROL_DPPULLUPNONOTG_SHIFT) = (value))</span></div><div class="line"><a name="l62046"></a><span class="lineno">62046</span>&#160;</div><div class="line"><a name="l62065"></a><span class="lineno">62065</span>&#160;<span class="preprocessor">#define USB_RD_USBTRC0(base)     (USB_USBTRC0_REG(base))</span></div><div class="line"><a name="l62066"></a><span class="lineno">62066</span>&#160;<span class="preprocessor">#define USB_WR_USBTRC0(base, value) (USB_USBTRC0_REG(base) = (value))</span></div><div class="line"><a name="l62067"></a><span class="lineno">62067</span>&#160;<span class="preprocessor">#define USB_RMW_USBTRC0(base, mask, value) (USB_WR_USBTRC0(base, (USB_RD_USBTRC0(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l62068"></a><span class="lineno">62068</span>&#160;<span class="preprocessor">#define USB_SET_USBTRC0(base, value) (USB_WR_USBTRC0(base, USB_RD_USBTRC0(base) |  (value)))</span></div><div class="line"><a name="l62069"></a><span class="lineno">62069</span>&#160;<span class="preprocessor">#define USB_CLR_USBTRC0(base, value) (USB_WR_USBTRC0(base, USB_RD_USBTRC0(base) &amp; ~(value)))</span></div><div class="line"><a name="l62070"></a><span class="lineno">62070</span>&#160;<span class="preprocessor">#define USB_TOG_USBTRC0(base, value) (USB_WR_USBTRC0(base, USB_RD_USBTRC0(base) ^  (value)))</span></div><div class="line"><a name="l62071"></a><span class="lineno">62071</span>&#160;</div><div class="line"><a name="l62073"></a><span class="lineno">62073</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l62074"></a><span class="lineno">62074</span>&#160;<span class="comment"> * Constants &amp; macros for individual USB_USBTRC0 bitfields</span></div><div class="line"><a name="l62075"></a><span class="lineno">62075</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l62076"></a><span class="lineno">62076</span>&#160;</div><div class="line"><a name="l62086"></a><span class="lineno">62086</span>&#160;<span class="preprocessor">#define USB_RD_USBTRC0_USB_RESUME_INT(base) ((USB_USBTRC0_REG(base) &amp; USB_USBTRC0_USB_RESUME_INT_MASK) &gt;&gt; USB_USBTRC0_USB_RESUME_INT_SHIFT)</span></div><div class="line"><a name="l62087"></a><span class="lineno">62087</span>&#160;<span class="preprocessor">#define USB_BRD_USBTRC0_USB_RESUME_INT(base) (BITBAND_ACCESS8(&amp;USB_USBTRC0_REG(base), USB_USBTRC0_USB_RESUME_INT_SHIFT))</span></div><div class="line"><a name="l62088"></a><span class="lineno">62088</span>&#160;</div><div class="line"><a name="l62099"></a><span class="lineno">62099</span>&#160;<span class="preprocessor">#define USB_RD_USBTRC0_SYNC_DET(base) ((USB_USBTRC0_REG(base) &amp; USB_USBTRC0_SYNC_DET_MASK) &gt;&gt; USB_USBTRC0_SYNC_DET_SHIFT)</span></div><div class="line"><a name="l62100"></a><span class="lineno">62100</span>&#160;<span class="preprocessor">#define USB_BRD_USBTRC0_SYNC_DET(base) (BITBAND_ACCESS8(&amp;USB_USBTRC0_REG(base), USB_USBTRC0_SYNC_DET_SHIFT))</span></div><div class="line"><a name="l62101"></a><span class="lineno">62101</span>&#160;</div><div class="line"><a name="l62116"></a><span class="lineno">62116</span>&#160;<span class="preprocessor">#define USB_RD_USBTRC0_USB_CLK_RECOVERY_INT(base) ((USB_USBTRC0_REG(base) &amp; USB_USBTRC0_USB_CLK_RECOVERY_INT_MASK) &gt;&gt; USB_USBTRC0_USB_CLK_RECOVERY_INT_SHIFT)</span></div><div class="line"><a name="l62117"></a><span class="lineno">62117</span>&#160;<span class="preprocessor">#define USB_BRD_USBTRC0_USB_CLK_RECOVERY_INT(base) (BITBAND_ACCESS8(&amp;USB_USBTRC0_REG(base), USB_USBTRC0_USB_CLK_RECOVERY_INT_SHIFT))</span></div><div class="line"><a name="l62118"></a><span class="lineno">62118</span>&#160;</div><div class="line"><a name="l62139"></a><span class="lineno">62139</span>&#160;<span class="preprocessor">#define USB_RD_USBTRC0_USBRESMEN(base) ((USB_USBTRC0_REG(base) &amp; USB_USBTRC0_USBRESMEN_MASK) &gt;&gt; USB_USBTRC0_USBRESMEN_SHIFT)</span></div><div class="line"><a name="l62140"></a><span class="lineno">62140</span>&#160;<span class="preprocessor">#define USB_BRD_USBTRC0_USBRESMEN(base) (BITBAND_ACCESS8(&amp;USB_USBTRC0_REG(base), USB_USBTRC0_USBRESMEN_SHIFT))</span></div><div class="line"><a name="l62141"></a><span class="lineno">62141</span>&#160;</div><div class="line"><a name="l62143"></a><span class="lineno">62143</span>&#160;<span class="preprocessor">#define USB_WR_USBTRC0_USBRESMEN(base, value) (USB_RMW_USBTRC0(base, USB_USBTRC0_USBRESMEN_MASK, USB_USBTRC0_USBRESMEN(value)))</span></div><div class="line"><a name="l62144"></a><span class="lineno">62144</span>&#160;<span class="preprocessor">#define USB_BWR_USBTRC0_USBRESMEN(base, value) (BITBAND_ACCESS8(&amp;USB_USBTRC0_REG(base), USB_USBTRC0_USBRESMEN_SHIFT) = (value))</span></div><div class="line"><a name="l62145"></a><span class="lineno">62145</span>&#160;</div><div class="line"><a name="l62160"></a><span class="lineno">62160</span>&#160;<span class="preprocessor">#define USB_WR_USBTRC0_USBRESET(base, value) (USB_RMW_USBTRC0(base, USB_USBTRC0_USBRESET_MASK, USB_USBTRC0_USBRESET(value)))</span></div><div class="line"><a name="l62161"></a><span class="lineno">62161</span>&#160;<span class="preprocessor">#define USB_BWR_USBTRC0_USBRESET(base, value) (USB_WR_USBTRC0_USBRESET(base, value))</span></div><div class="line"><a name="l62162"></a><span class="lineno">62162</span>&#160;</div><div class="line"><a name="l62177"></a><span class="lineno">62177</span>&#160;<span class="preprocessor">#define USB_RD_USBFRMADJUST(base) (USB_USBFRMADJUST_REG(base))</span></div><div class="line"><a name="l62178"></a><span class="lineno">62178</span>&#160;<span class="preprocessor">#define USB_WR_USBFRMADJUST(base, value) (USB_USBFRMADJUST_REG(base) = (value))</span></div><div class="line"><a name="l62179"></a><span class="lineno">62179</span>&#160;<span class="preprocessor">#define USB_RMW_USBFRMADJUST(base, mask, value) (USB_WR_USBFRMADJUST(base, (USB_RD_USBFRMADJUST(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l62180"></a><span class="lineno">62180</span>&#160;<span class="preprocessor">#define USB_SET_USBFRMADJUST(base, value) (USB_WR_USBFRMADJUST(base, USB_RD_USBFRMADJUST(base) |  (value)))</span></div><div class="line"><a name="l62181"></a><span class="lineno">62181</span>&#160;<span class="preprocessor">#define USB_CLR_USBFRMADJUST(base, value) (USB_WR_USBFRMADJUST(base, USB_RD_USBFRMADJUST(base) &amp; ~(value)))</span></div><div class="line"><a name="l62182"></a><span class="lineno">62182</span>&#160;<span class="preprocessor">#define USB_TOG_USBFRMADJUST(base, value) (USB_WR_USBFRMADJUST(base, USB_RD_USBFRMADJUST(base) ^  (value)))</span></div><div class="line"><a name="l62183"></a><span class="lineno">62183</span>&#160;</div><div class="line"><a name="l62203"></a><span class="lineno">62203</span>&#160;<span class="preprocessor">#define USB_RD_CLK_RECOVER_CTRL(base) (USB_CLK_RECOVER_CTRL_REG(base))</span></div><div class="line"><a name="l62204"></a><span class="lineno">62204</span>&#160;<span class="preprocessor">#define USB_WR_CLK_RECOVER_CTRL(base, value) (USB_CLK_RECOVER_CTRL_REG(base) = (value))</span></div><div class="line"><a name="l62205"></a><span class="lineno">62205</span>&#160;<span class="preprocessor">#define USB_RMW_CLK_RECOVER_CTRL(base, mask, value) (USB_WR_CLK_RECOVER_CTRL(base, (USB_RD_CLK_RECOVER_CTRL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l62206"></a><span class="lineno">62206</span>&#160;<span class="preprocessor">#define USB_SET_CLK_RECOVER_CTRL(base, value) (USB_WR_CLK_RECOVER_CTRL(base, USB_RD_CLK_RECOVER_CTRL(base) |  (value)))</span></div><div class="line"><a name="l62207"></a><span class="lineno">62207</span>&#160;<span class="preprocessor">#define USB_CLR_CLK_RECOVER_CTRL(base, value) (USB_WR_CLK_RECOVER_CTRL(base, USB_RD_CLK_RECOVER_CTRL(base) &amp; ~(value)))</span></div><div class="line"><a name="l62208"></a><span class="lineno">62208</span>&#160;<span class="preprocessor">#define USB_TOG_CLK_RECOVER_CTRL(base, value) (USB_WR_CLK_RECOVER_CTRL(base, USB_RD_CLK_RECOVER_CTRL(base) ^  (value)))</span></div><div class="line"><a name="l62209"></a><span class="lineno">62209</span>&#160;</div><div class="line"><a name="l62211"></a><span class="lineno">62211</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l62212"></a><span class="lineno">62212</span>&#160;<span class="comment"> * Constants &amp; macros for individual USB_CLK_RECOVER_CTRL bitfields</span></div><div class="line"><a name="l62213"></a><span class="lineno">62213</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l62214"></a><span class="lineno">62214</span>&#160;</div><div class="line"><a name="l62230"></a><span class="lineno">62230</span>&#160;<span class="preprocessor">#define USB_RD_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN(base) ((USB_CLK_RECOVER_CTRL_REG(base) &amp; USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_MASK) &gt;&gt; USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_SHIFT)</span></div><div class="line"><a name="l62231"></a><span class="lineno">62231</span>&#160;<span class="preprocessor">#define USB_BRD_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN(base) (BITBAND_ACCESS8(&amp;USB_CLK_RECOVER_CTRL_REG(base), USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_SHIFT))</span></div><div class="line"><a name="l62232"></a><span class="lineno">62232</span>&#160;</div><div class="line"><a name="l62234"></a><span class="lineno">62234</span>&#160;<span class="preprocessor">#define USB_WR_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN(base, value) (USB_RMW_CLK_RECOVER_CTRL(base, USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_MASK, USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN(value)))</span></div><div class="line"><a name="l62235"></a><span class="lineno">62235</span>&#160;<span class="preprocessor">#define USB_BWR_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN(base, value) (BITBAND_ACCESS8(&amp;USB_CLK_RECOVER_CTRL_REG(base), USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_SHIFT) = (value))</span></div><div class="line"><a name="l62236"></a><span class="lineno">62236</span>&#160;</div><div class="line"><a name="l62255"></a><span class="lineno">62255</span>&#160;<span class="preprocessor">#define USB_RD_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN(base) ((USB_CLK_RECOVER_CTRL_REG(base) &amp; USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_MASK) &gt;&gt; USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_SHIFT)</span></div><div class="line"><a name="l62256"></a><span class="lineno">62256</span>&#160;<span class="preprocessor">#define USB_BRD_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN(base) (BITBAND_ACCESS8(&amp;USB_CLK_RECOVER_CTRL_REG(base), USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_SHIFT))</span></div><div class="line"><a name="l62257"></a><span class="lineno">62257</span>&#160;</div><div class="line"><a name="l62259"></a><span class="lineno">62259</span>&#160;<span class="preprocessor">#define USB_WR_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN(base, value) (USB_RMW_CLK_RECOVER_CTRL(base, USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_MASK, USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN(value)))</span></div><div class="line"><a name="l62260"></a><span class="lineno">62260</span>&#160;<span class="preprocessor">#define USB_BWR_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN(base, value) (BITBAND_ACCESS8(&amp;USB_CLK_RECOVER_CTRL_REG(base), USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_SHIFT) = (value))</span></div><div class="line"><a name="l62261"></a><span class="lineno">62261</span>&#160;</div><div class="line"><a name="l62276"></a><span class="lineno">62276</span>&#160;<span class="preprocessor">#define USB_RD_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN(base) ((USB_CLK_RECOVER_CTRL_REG(base) &amp; USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_MASK) &gt;&gt; USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_SHIFT)</span></div><div class="line"><a name="l62277"></a><span class="lineno">62277</span>&#160;<span class="preprocessor">#define USB_BRD_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN(base) (BITBAND_ACCESS8(&amp;USB_CLK_RECOVER_CTRL_REG(base), USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_SHIFT))</span></div><div class="line"><a name="l62278"></a><span class="lineno">62278</span>&#160;</div><div class="line"><a name="l62280"></a><span class="lineno">62280</span>&#160;<span class="preprocessor">#define USB_WR_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN(base, value) (USB_RMW_CLK_RECOVER_CTRL(base, USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_MASK, USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN(value)))</span></div><div class="line"><a name="l62281"></a><span class="lineno">62281</span>&#160;<span class="preprocessor">#define USB_BWR_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN(base, value) (BITBAND_ACCESS8(&amp;USB_CLK_RECOVER_CTRL_REG(base), USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_SHIFT) = (value))</span></div><div class="line"><a name="l62282"></a><span class="lineno">62282</span>&#160;</div><div class="line"><a name="l62301"></a><span class="lineno">62301</span>&#160;<span class="preprocessor">#define USB_RD_CLK_RECOVER_IRC_EN(base) (USB_CLK_RECOVER_IRC_EN_REG(base))</span></div><div class="line"><a name="l62302"></a><span class="lineno">62302</span>&#160;<span class="preprocessor">#define USB_WR_CLK_RECOVER_IRC_EN(base, value) (USB_CLK_RECOVER_IRC_EN_REG(base) = (value))</span></div><div class="line"><a name="l62303"></a><span class="lineno">62303</span>&#160;<span class="preprocessor">#define USB_RMW_CLK_RECOVER_IRC_EN(base, mask, value) (USB_WR_CLK_RECOVER_IRC_EN(base, (USB_RD_CLK_RECOVER_IRC_EN(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l62304"></a><span class="lineno">62304</span>&#160;<span class="preprocessor">#define USB_SET_CLK_RECOVER_IRC_EN(base, value) (USB_WR_CLK_RECOVER_IRC_EN(base, USB_RD_CLK_RECOVER_IRC_EN(base) |  (value)))</span></div><div class="line"><a name="l62305"></a><span class="lineno">62305</span>&#160;<span class="preprocessor">#define USB_CLR_CLK_RECOVER_IRC_EN(base, value) (USB_WR_CLK_RECOVER_IRC_EN(base, USB_RD_CLK_RECOVER_IRC_EN(base) &amp; ~(value)))</span></div><div class="line"><a name="l62306"></a><span class="lineno">62306</span>&#160;<span class="preprocessor">#define USB_TOG_CLK_RECOVER_IRC_EN(base, value) (USB_WR_CLK_RECOVER_IRC_EN(base, USB_RD_CLK_RECOVER_IRC_EN(base) ^  (value)))</span></div><div class="line"><a name="l62307"></a><span class="lineno">62307</span>&#160;</div><div class="line"><a name="l62309"></a><span class="lineno">62309</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l62310"></a><span class="lineno">62310</span>&#160;<span class="comment"> * Constants &amp; macros for individual USB_CLK_RECOVER_IRC_EN bitfields</span></div><div class="line"><a name="l62311"></a><span class="lineno">62311</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l62312"></a><span class="lineno">62312</span>&#160;</div><div class="line"><a name="l62326"></a><span class="lineno">62326</span>&#160;<span class="preprocessor">#define USB_RD_CLK_RECOVER_IRC_EN_REG_EN(base) ((USB_CLK_RECOVER_IRC_EN_REG(base) &amp; USB_CLK_RECOVER_IRC_EN_REG_EN_MASK) &gt;&gt; USB_CLK_RECOVER_IRC_EN_REG_EN_SHIFT)</span></div><div class="line"><a name="l62327"></a><span class="lineno">62327</span>&#160;<span class="preprocessor">#define USB_BRD_CLK_RECOVER_IRC_EN_REG_EN(base) (BITBAND_ACCESS8(&amp;USB_CLK_RECOVER_IRC_EN_REG(base), USB_CLK_RECOVER_IRC_EN_REG_EN_SHIFT))</span></div><div class="line"><a name="l62328"></a><span class="lineno">62328</span>&#160;</div><div class="line"><a name="l62330"></a><span class="lineno">62330</span>&#160;<span class="preprocessor">#define USB_WR_CLK_RECOVER_IRC_EN_REG_EN(base, value) (USB_RMW_CLK_RECOVER_IRC_EN(base, USB_CLK_RECOVER_IRC_EN_REG_EN_MASK, USB_CLK_RECOVER_IRC_EN_REG_EN(value)))</span></div><div class="line"><a name="l62331"></a><span class="lineno">62331</span>&#160;<span class="preprocessor">#define USB_BWR_CLK_RECOVER_IRC_EN_REG_EN(base, value) (BITBAND_ACCESS8(&amp;USB_CLK_RECOVER_IRC_EN_REG(base), USB_CLK_RECOVER_IRC_EN_REG_EN_SHIFT) = (value))</span></div><div class="line"><a name="l62332"></a><span class="lineno">62332</span>&#160;</div><div class="line"><a name="l62347"></a><span class="lineno">62347</span>&#160;<span class="preprocessor">#define USB_RD_CLK_RECOVER_IRC_EN_IRC_EN(base) ((USB_CLK_RECOVER_IRC_EN_REG(base) &amp; USB_CLK_RECOVER_IRC_EN_IRC_EN_MASK) &gt;&gt; USB_CLK_RECOVER_IRC_EN_IRC_EN_SHIFT)</span></div><div class="line"><a name="l62348"></a><span class="lineno">62348</span>&#160;<span class="preprocessor">#define USB_BRD_CLK_RECOVER_IRC_EN_IRC_EN(base) (BITBAND_ACCESS8(&amp;USB_CLK_RECOVER_IRC_EN_REG(base), USB_CLK_RECOVER_IRC_EN_IRC_EN_SHIFT))</span></div><div class="line"><a name="l62349"></a><span class="lineno">62349</span>&#160;</div><div class="line"><a name="l62351"></a><span class="lineno">62351</span>&#160;<span class="preprocessor">#define USB_WR_CLK_RECOVER_IRC_EN_IRC_EN(base, value) (USB_RMW_CLK_RECOVER_IRC_EN(base, USB_CLK_RECOVER_IRC_EN_IRC_EN_MASK, USB_CLK_RECOVER_IRC_EN_IRC_EN(value)))</span></div><div class="line"><a name="l62352"></a><span class="lineno">62352</span>&#160;<span class="preprocessor">#define USB_BWR_CLK_RECOVER_IRC_EN_IRC_EN(base, value) (BITBAND_ACCESS8(&amp;USB_CLK_RECOVER_IRC_EN_REG(base), USB_CLK_RECOVER_IRC_EN_IRC_EN_SHIFT) = (value))</span></div><div class="line"><a name="l62353"></a><span class="lineno">62353</span>&#160;</div><div class="line"><a name="l62371"></a><span class="lineno">62371</span>&#160;<span class="preprocessor">#define USB_RD_CLK_RECOVER_INT_STATUS(base) (USB_CLK_RECOVER_INT_STATUS_REG(base))</span></div><div class="line"><a name="l62372"></a><span class="lineno">62372</span>&#160;<span class="preprocessor">#define USB_WR_CLK_RECOVER_INT_STATUS(base, value) (USB_CLK_RECOVER_INT_STATUS_REG(base) = (value))</span></div><div class="line"><a name="l62373"></a><span class="lineno">62373</span>&#160;<span class="preprocessor">#define USB_RMW_CLK_RECOVER_INT_STATUS(base, mask, value) (USB_WR_CLK_RECOVER_INT_STATUS(base, (USB_RD_CLK_RECOVER_INT_STATUS(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l62374"></a><span class="lineno">62374</span>&#160;<span class="preprocessor">#define USB_SET_CLK_RECOVER_INT_STATUS(base, value) (USB_WR_CLK_RECOVER_INT_STATUS(base, USB_RD_CLK_RECOVER_INT_STATUS(base) |  (value)))</span></div><div class="line"><a name="l62375"></a><span class="lineno">62375</span>&#160;<span class="preprocessor">#define USB_CLR_CLK_RECOVER_INT_STATUS(base, value) (USB_WR_CLK_RECOVER_INT_STATUS(base, USB_RD_CLK_RECOVER_INT_STATUS(base) &amp; ~(value)))</span></div><div class="line"><a name="l62376"></a><span class="lineno">62376</span>&#160;<span class="preprocessor">#define USB_TOG_CLK_RECOVER_INT_STATUS(base, value) (USB_WR_CLK_RECOVER_INT_STATUS(base, USB_RD_CLK_RECOVER_INT_STATUS(base) ^  (value)))</span></div><div class="line"><a name="l62377"></a><span class="lineno">62377</span>&#160;</div><div class="line"><a name="l62379"></a><span class="lineno">62379</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l62380"></a><span class="lineno">62380</span>&#160;<span class="comment"> * Constants &amp; macros for individual USB_CLK_RECOVER_INT_STATUS bitfields</span></div><div class="line"><a name="l62381"></a><span class="lineno">62381</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l62382"></a><span class="lineno">62382</span>&#160;</div><div class="line"><a name="l62396"></a><span class="lineno">62396</span>&#160;<span class="preprocessor">#define USB_RD_CLK_RECOVER_INT_STATUS_OVF_ERROR(base) ((USB_CLK_RECOVER_INT_STATUS_REG(base) &amp; USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_MASK) &gt;&gt; USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_SHIFT)</span></div><div class="line"><a name="l62397"></a><span class="lineno">62397</span>&#160;<span class="preprocessor">#define USB_BRD_CLK_RECOVER_INT_STATUS_OVF_ERROR(base) (BITBAND_ACCESS8(&amp;USB_CLK_RECOVER_INT_STATUS_REG(base), USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_SHIFT))</span></div><div class="line"><a name="l62398"></a><span class="lineno">62398</span>&#160;</div><div class="line"><a name="l62400"></a><span class="lineno">62400</span>&#160;<span class="preprocessor">#define USB_WR_CLK_RECOVER_INT_STATUS_OVF_ERROR(base, value) (USB_RMW_CLK_RECOVER_INT_STATUS(base, USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_MASK, USB_CLK_RECOVER_INT_STATUS_OVF_ERROR(value)))</span></div><div class="line"><a name="l62401"></a><span class="lineno">62401</span>&#160;<span class="preprocessor">#define USB_BWR_CLK_RECOVER_INT_STATUS_OVF_ERROR(base, value) (BITBAND_ACCESS8(&amp;USB_CLK_RECOVER_INT_STATUS_REG(base), USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_SHIFT) = (value))</span></div><div class="line"><a name="l62402"></a><span class="lineno">62402</span>&#160;</div><div class="line"><a name="l62404"></a><span class="lineno">62404</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l62405"></a><span class="lineno">62405</span>&#160;<span class="comment"> * MK64F12 USBDCD</span></div><div class="line"><a name="l62406"></a><span class="lineno">62406</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l62407"></a><span class="lineno">62407</span>&#160;<span class="comment"> * USB Device Charger Detection module</span></div><div class="line"><a name="l62408"></a><span class="lineno">62408</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l62409"></a><span class="lineno">62409</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l62410"></a><span class="lineno">62410</span>&#160;<span class="comment"> * - USBDCD_CONTROL - Control register</span></div><div class="line"><a name="l62411"></a><span class="lineno">62411</span>&#160;<span class="comment"> * - USBDCD_CLOCK - Clock register</span></div><div class="line"><a name="l62412"></a><span class="lineno">62412</span>&#160;<span class="comment"> * - USBDCD_STATUS - Status register</span></div><div class="line"><a name="l62413"></a><span class="lineno">62413</span>&#160;<span class="comment"> * - USBDCD_TIMER0 - TIMER0 register</span></div><div class="line"><a name="l62414"></a><span class="lineno">62414</span>&#160;<span class="comment"> * - USBDCD_TIMER1 - TIMER1 register</span></div><div class="line"><a name="l62415"></a><span class="lineno">62415</span>&#160;<span class="comment"> * - USBDCD_TIMER2_BC11 - TIMER2_BC11 register</span></div><div class="line"><a name="l62416"></a><span class="lineno">62416</span>&#160;<span class="comment"> * - USBDCD_TIMER2_BC12 - TIMER2_BC12 register</span></div><div class="line"><a name="l62417"></a><span class="lineno">62417</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l62418"></a><span class="lineno">62418</span>&#160;</div><div class="line"><a name="l62419"></a><span class="lineno">62419</span>&#160;<span class="preprocessor">#define USBDCD_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l62420"></a><span class="lineno">62420</span>&#160;<span class="preprocessor">#define USBDCD_IDX (0U) </span></div><div class="line"><a name="l62437"></a><span class="lineno">62437</span>&#160;<span class="preprocessor">#define USBDCD_RD_CONTROL(base)  (USBDCD_CONTROL_REG(base))</span></div><div class="line"><a name="l62438"></a><span class="lineno">62438</span>&#160;<span class="preprocessor">#define USBDCD_WR_CONTROL(base, value) (USBDCD_CONTROL_REG(base) = (value))</span></div><div class="line"><a name="l62439"></a><span class="lineno">62439</span>&#160;<span class="preprocessor">#define USBDCD_RMW_CONTROL(base, mask, value) (USBDCD_WR_CONTROL(base, (USBDCD_RD_CONTROL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l62440"></a><span class="lineno">62440</span>&#160;<span class="preprocessor">#define USBDCD_SET_CONTROL(base, value) (USBDCD_WR_CONTROL(base, USBDCD_RD_CONTROL(base) |  (value)))</span></div><div class="line"><a name="l62441"></a><span class="lineno">62441</span>&#160;<span class="preprocessor">#define USBDCD_CLR_CONTROL(base, value) (USBDCD_WR_CONTROL(base, USBDCD_RD_CONTROL(base) &amp; ~(value)))</span></div><div class="line"><a name="l62442"></a><span class="lineno">62442</span>&#160;<span class="preprocessor">#define USBDCD_TOG_CONTROL(base, value) (USBDCD_WR_CONTROL(base, USBDCD_RD_CONTROL(base) ^  (value)))</span></div><div class="line"><a name="l62443"></a><span class="lineno">62443</span>&#160;</div><div class="line"><a name="l62445"></a><span class="lineno">62445</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l62446"></a><span class="lineno">62446</span>&#160;<span class="comment"> * Constants &amp; macros for individual USBDCD_CONTROL bitfields</span></div><div class="line"><a name="l62447"></a><span class="lineno">62447</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l62448"></a><span class="lineno">62448</span>&#160;</div><div class="line"><a name="l62460"></a><span class="lineno">62460</span>&#160;<span class="preprocessor">#define USBDCD_WR_CONTROL_IACK(base, value) (USBDCD_RMW_CONTROL(base, USBDCD_CONTROL_IACK_MASK, USBDCD_CONTROL_IACK(value)))</span></div><div class="line"><a name="l62461"></a><span class="lineno">62461</span>&#160;<span class="preprocessor">#define USBDCD_BWR_CONTROL_IACK(base, value) (BITBAND_ACCESS32(&amp;USBDCD_CONTROL_REG(base), USBDCD_CONTROL_IACK_SHIFT) = (value))</span></div><div class="line"><a name="l62462"></a><span class="lineno">62462</span>&#160;</div><div class="line"><a name="l62475"></a><span class="lineno">62475</span>&#160;<span class="preprocessor">#define USBDCD_RD_CONTROL_IF(base) ((USBDCD_CONTROL_REG(base) &amp; USBDCD_CONTROL_IF_MASK) &gt;&gt; USBDCD_CONTROL_IF_SHIFT)</span></div><div class="line"><a name="l62476"></a><span class="lineno">62476</span>&#160;<span class="preprocessor">#define USBDCD_BRD_CONTROL_IF(base) (BITBAND_ACCESS32(&amp;USBDCD_CONTROL_REG(base), USBDCD_CONTROL_IF_SHIFT))</span></div><div class="line"><a name="l62477"></a><span class="lineno">62477</span>&#160;</div><div class="line"><a name="l62490"></a><span class="lineno">62490</span>&#160;<span class="preprocessor">#define USBDCD_RD_CONTROL_IE(base) ((USBDCD_CONTROL_REG(base) &amp; USBDCD_CONTROL_IE_MASK) &gt;&gt; USBDCD_CONTROL_IE_SHIFT)</span></div><div class="line"><a name="l62491"></a><span class="lineno">62491</span>&#160;<span class="preprocessor">#define USBDCD_BRD_CONTROL_IE(base) (BITBAND_ACCESS32(&amp;USBDCD_CONTROL_REG(base), USBDCD_CONTROL_IE_SHIFT))</span></div><div class="line"><a name="l62492"></a><span class="lineno">62492</span>&#160;</div><div class="line"><a name="l62494"></a><span class="lineno">62494</span>&#160;<span class="preprocessor">#define USBDCD_WR_CONTROL_IE(base, value) (USBDCD_RMW_CONTROL(base, USBDCD_CONTROL_IE_MASK, USBDCD_CONTROL_IE(value)))</span></div><div class="line"><a name="l62495"></a><span class="lineno">62495</span>&#160;<span class="preprocessor">#define USBDCD_BWR_CONTROL_IE(base, value) (BITBAND_ACCESS32(&amp;USBDCD_CONTROL_REG(base), USBDCD_CONTROL_IE_SHIFT) = (value))</span></div><div class="line"><a name="l62496"></a><span class="lineno">62496</span>&#160;</div><div class="line"><a name="l62509"></a><span class="lineno">62509</span>&#160;<span class="preprocessor">#define USBDCD_RD_CONTROL_BC12(base) ((USBDCD_CONTROL_REG(base) &amp; USBDCD_CONTROL_BC12_MASK) &gt;&gt; USBDCD_CONTROL_BC12_SHIFT)</span></div><div class="line"><a name="l62510"></a><span class="lineno">62510</span>&#160;<span class="preprocessor">#define USBDCD_BRD_CONTROL_BC12(base) (BITBAND_ACCESS32(&amp;USBDCD_CONTROL_REG(base), USBDCD_CONTROL_BC12_SHIFT))</span></div><div class="line"><a name="l62511"></a><span class="lineno">62511</span>&#160;</div><div class="line"><a name="l62513"></a><span class="lineno">62513</span>&#160;<span class="preprocessor">#define USBDCD_WR_CONTROL_BC12(base, value) (USBDCD_RMW_CONTROL(base, USBDCD_CONTROL_BC12_MASK, USBDCD_CONTROL_BC12(value)))</span></div><div class="line"><a name="l62514"></a><span class="lineno">62514</span>&#160;<span class="preprocessor">#define USBDCD_BWR_CONTROL_BC12(base, value) (BITBAND_ACCESS32(&amp;USBDCD_CONTROL_REG(base), USBDCD_CONTROL_BC12_SHIFT) = (value))</span></div><div class="line"><a name="l62515"></a><span class="lineno">62515</span>&#160;</div><div class="line"><a name="l62529"></a><span class="lineno">62529</span>&#160;<span class="preprocessor">#define USBDCD_WR_CONTROL_START(base, value) (USBDCD_RMW_CONTROL(base, USBDCD_CONTROL_START_MASK, USBDCD_CONTROL_START(value)))</span></div><div class="line"><a name="l62530"></a><span class="lineno">62530</span>&#160;<span class="preprocessor">#define USBDCD_BWR_CONTROL_START(base, value) (BITBAND_ACCESS32(&amp;USBDCD_CONTROL_REG(base), USBDCD_CONTROL_START_SHIFT) = (value))</span></div><div class="line"><a name="l62531"></a><span class="lineno">62531</span>&#160;</div><div class="line"><a name="l62544"></a><span class="lineno">62544</span>&#160;<span class="preprocessor">#define USBDCD_WR_CONTROL_SR(base, value) (USBDCD_RMW_CONTROL(base, USBDCD_CONTROL_SR_MASK, USBDCD_CONTROL_SR(value)))</span></div><div class="line"><a name="l62545"></a><span class="lineno">62545</span>&#160;<span class="preprocessor">#define USBDCD_BWR_CONTROL_SR(base, value) (BITBAND_ACCESS32(&amp;USBDCD_CONTROL_REG(base), USBDCD_CONTROL_SR_SHIFT) = (value))</span></div><div class="line"><a name="l62546"></a><span class="lineno">62546</span>&#160;</div><div class="line"><a name="l62561"></a><span class="lineno">62561</span>&#160;<span class="preprocessor">#define USBDCD_RD_CLOCK(base)    (USBDCD_CLOCK_REG(base))</span></div><div class="line"><a name="l62562"></a><span class="lineno">62562</span>&#160;<span class="preprocessor">#define USBDCD_WR_CLOCK(base, value) (USBDCD_CLOCK_REG(base) = (value))</span></div><div class="line"><a name="l62563"></a><span class="lineno">62563</span>&#160;<span class="preprocessor">#define USBDCD_RMW_CLOCK(base, mask, value) (USBDCD_WR_CLOCK(base, (USBDCD_RD_CLOCK(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l62564"></a><span class="lineno">62564</span>&#160;<span class="preprocessor">#define USBDCD_SET_CLOCK(base, value) (USBDCD_WR_CLOCK(base, USBDCD_RD_CLOCK(base) |  (value)))</span></div><div class="line"><a name="l62565"></a><span class="lineno">62565</span>&#160;<span class="preprocessor">#define USBDCD_CLR_CLOCK(base, value) (USBDCD_WR_CLOCK(base, USBDCD_RD_CLOCK(base) &amp; ~(value)))</span></div><div class="line"><a name="l62566"></a><span class="lineno">62566</span>&#160;<span class="preprocessor">#define USBDCD_TOG_CLOCK(base, value) (USBDCD_WR_CLOCK(base, USBDCD_RD_CLOCK(base) ^  (value)))</span></div><div class="line"><a name="l62567"></a><span class="lineno">62567</span>&#160;</div><div class="line"><a name="l62569"></a><span class="lineno">62569</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l62570"></a><span class="lineno">62570</span>&#160;<span class="comment"> * Constants &amp; macros for individual USBDCD_CLOCK bitfields</span></div><div class="line"><a name="l62571"></a><span class="lineno">62571</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l62572"></a><span class="lineno">62572</span>&#160;</div><div class="line"><a name="l62584"></a><span class="lineno">62584</span>&#160;<span class="preprocessor">#define USBDCD_RD_CLOCK_CLOCK_UNIT(base) ((USBDCD_CLOCK_REG(base) &amp; USBDCD_CLOCK_CLOCK_UNIT_MASK) &gt;&gt; USBDCD_CLOCK_CLOCK_UNIT_SHIFT)</span></div><div class="line"><a name="l62585"></a><span class="lineno">62585</span>&#160;<span class="preprocessor">#define USBDCD_BRD_CLOCK_CLOCK_UNIT(base) (BITBAND_ACCESS32(&amp;USBDCD_CLOCK_REG(base), USBDCD_CLOCK_CLOCK_UNIT_SHIFT))</span></div><div class="line"><a name="l62586"></a><span class="lineno">62586</span>&#160;</div><div class="line"><a name="l62588"></a><span class="lineno">62588</span>&#160;<span class="preprocessor">#define USBDCD_WR_CLOCK_CLOCK_UNIT(base, value) (USBDCD_RMW_CLOCK(base, USBDCD_CLOCK_CLOCK_UNIT_MASK, USBDCD_CLOCK_CLOCK_UNIT(value)))</span></div><div class="line"><a name="l62589"></a><span class="lineno">62589</span>&#160;<span class="preprocessor">#define USBDCD_BWR_CLOCK_CLOCK_UNIT(base, value) (BITBAND_ACCESS32(&amp;USBDCD_CLOCK_REG(base), USBDCD_CLOCK_CLOCK_UNIT_SHIFT) = (value))</span></div><div class="line"><a name="l62590"></a><span class="lineno">62590</span>&#160;</div><div class="line"><a name="l62603"></a><span class="lineno">62603</span>&#160;<span class="preprocessor">#define USBDCD_RD_CLOCK_CLOCK_SPEED(base) ((USBDCD_CLOCK_REG(base) &amp; USBDCD_CLOCK_CLOCK_SPEED_MASK) &gt;&gt; USBDCD_CLOCK_CLOCK_SPEED_SHIFT)</span></div><div class="line"><a name="l62604"></a><span class="lineno">62604</span>&#160;<span class="preprocessor">#define USBDCD_BRD_CLOCK_CLOCK_SPEED(base) (USBDCD_RD_CLOCK_CLOCK_SPEED(base))</span></div><div class="line"><a name="l62605"></a><span class="lineno">62605</span>&#160;</div><div class="line"><a name="l62607"></a><span class="lineno">62607</span>&#160;<span class="preprocessor">#define USBDCD_WR_CLOCK_CLOCK_SPEED(base, value) (USBDCD_RMW_CLOCK(base, USBDCD_CLOCK_CLOCK_SPEED_MASK, USBDCD_CLOCK_CLOCK_SPEED(value)))</span></div><div class="line"><a name="l62608"></a><span class="lineno">62608</span>&#160;<span class="preprocessor">#define USBDCD_BWR_CLOCK_CLOCK_SPEED(base, value) (USBDCD_WR_CLOCK_CLOCK_SPEED(base, value))</span></div><div class="line"><a name="l62609"></a><span class="lineno">62609</span>&#160;</div><div class="line"><a name="l62626"></a><span class="lineno">62626</span>&#160;<span class="preprocessor">#define USBDCD_RD_STATUS(base)   (USBDCD_STATUS_REG(base))</span></div><div class="line"><a name="l62627"></a><span class="lineno">62627</span>&#160;</div><div class="line"><a name="l62629"></a><span class="lineno">62629</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l62630"></a><span class="lineno">62630</span>&#160;<span class="comment"> * Constants &amp; macros for individual USBDCD_STATUS bitfields</span></div><div class="line"><a name="l62631"></a><span class="lineno">62631</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l62632"></a><span class="lineno">62632</span>&#160;</div><div class="line"><a name="l62650"></a><span class="lineno">62650</span>&#160;<span class="preprocessor">#define USBDCD_RD_STATUS_SEQ_RES(base) ((USBDCD_STATUS_REG(base) &amp; USBDCD_STATUS_SEQ_RES_MASK) &gt;&gt; USBDCD_STATUS_SEQ_RES_SHIFT)</span></div><div class="line"><a name="l62651"></a><span class="lineno">62651</span>&#160;<span class="preprocessor">#define USBDCD_BRD_STATUS_SEQ_RES(base) (USBDCD_RD_STATUS_SEQ_RES(base))</span></div><div class="line"><a name="l62652"></a><span class="lineno">62652</span>&#160;</div><div class="line"><a name="l62668"></a><span class="lineno">62668</span>&#160;<span class="preprocessor">#define USBDCD_RD_STATUS_SEQ_STAT(base) ((USBDCD_STATUS_REG(base) &amp; USBDCD_STATUS_SEQ_STAT_MASK) &gt;&gt; USBDCD_STATUS_SEQ_STAT_SHIFT)</span></div><div class="line"><a name="l62669"></a><span class="lineno">62669</span>&#160;<span class="preprocessor">#define USBDCD_BRD_STATUS_SEQ_STAT(base) (USBDCD_RD_STATUS_SEQ_STAT(base))</span></div><div class="line"><a name="l62670"></a><span class="lineno">62670</span>&#160;</div><div class="line"><a name="l62684"></a><span class="lineno">62684</span>&#160;<span class="preprocessor">#define USBDCD_RD_STATUS_ERR(base) ((USBDCD_STATUS_REG(base) &amp; USBDCD_STATUS_ERR_MASK) &gt;&gt; USBDCD_STATUS_ERR_SHIFT)</span></div><div class="line"><a name="l62685"></a><span class="lineno">62685</span>&#160;<span class="preprocessor">#define USBDCD_BRD_STATUS_ERR(base) (BITBAND_ACCESS32(&amp;USBDCD_STATUS_REG(base), USBDCD_STATUS_ERR_SHIFT))</span></div><div class="line"><a name="l62686"></a><span class="lineno">62686</span>&#160;</div><div class="line"><a name="l62700"></a><span class="lineno">62700</span>&#160;<span class="preprocessor">#define USBDCD_RD_STATUS_TO(base) ((USBDCD_STATUS_REG(base) &amp; USBDCD_STATUS_TO_MASK) &gt;&gt; USBDCD_STATUS_TO_SHIFT)</span></div><div class="line"><a name="l62701"></a><span class="lineno">62701</span>&#160;<span class="preprocessor">#define USBDCD_BRD_STATUS_TO(base) (BITBAND_ACCESS32(&amp;USBDCD_STATUS_REG(base), USBDCD_STATUS_TO_SHIFT))</span></div><div class="line"><a name="l62702"></a><span class="lineno">62702</span>&#160;</div><div class="line"><a name="l62715"></a><span class="lineno">62715</span>&#160;<span class="preprocessor">#define USBDCD_RD_STATUS_ACTIVE(base) ((USBDCD_STATUS_REG(base) &amp; USBDCD_STATUS_ACTIVE_MASK) &gt;&gt; USBDCD_STATUS_ACTIVE_SHIFT)</span></div><div class="line"><a name="l62716"></a><span class="lineno">62716</span>&#160;<span class="preprocessor">#define USBDCD_BRD_STATUS_ACTIVE(base) (BITBAND_ACCESS32(&amp;USBDCD_STATUS_REG(base), USBDCD_STATUS_ACTIVE_SHIFT))</span></div><div class="line"><a name="l62717"></a><span class="lineno">62717</span>&#160;</div><div class="line"><a name="l62740"></a><span class="lineno">62740</span>&#160;<span class="preprocessor">#define USBDCD_RD_TIMER0(base)   (USBDCD_TIMER0_REG(base))</span></div><div class="line"><a name="l62741"></a><span class="lineno">62741</span>&#160;<span class="preprocessor">#define USBDCD_WR_TIMER0(base, value) (USBDCD_TIMER0_REG(base) = (value))</span></div><div class="line"><a name="l62742"></a><span class="lineno">62742</span>&#160;<span class="preprocessor">#define USBDCD_RMW_TIMER0(base, mask, value) (USBDCD_WR_TIMER0(base, (USBDCD_RD_TIMER0(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l62743"></a><span class="lineno">62743</span>&#160;<span class="preprocessor">#define USBDCD_SET_TIMER0(base, value) (USBDCD_WR_TIMER0(base, USBDCD_RD_TIMER0(base) |  (value)))</span></div><div class="line"><a name="l62744"></a><span class="lineno">62744</span>&#160;<span class="preprocessor">#define USBDCD_CLR_TIMER0(base, value) (USBDCD_WR_TIMER0(base, USBDCD_RD_TIMER0(base) &amp; ~(value)))</span></div><div class="line"><a name="l62745"></a><span class="lineno">62745</span>&#160;<span class="preprocessor">#define USBDCD_TOG_TIMER0(base, value) (USBDCD_WR_TIMER0(base, USBDCD_RD_TIMER0(base) ^  (value)))</span></div><div class="line"><a name="l62746"></a><span class="lineno">62746</span>&#160;</div><div class="line"><a name="l62748"></a><span class="lineno">62748</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l62749"></a><span class="lineno">62749</span>&#160;<span class="comment"> * Constants &amp; macros for individual USBDCD_TIMER0 bitfields</span></div><div class="line"><a name="l62750"></a><span class="lineno">62750</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l62751"></a><span class="lineno">62751</span>&#160;</div><div class="line"><a name="l62768"></a><span class="lineno">62768</span>&#160;<span class="preprocessor">#define USBDCD_RD_TIMER0_TUNITCON(base) ((USBDCD_TIMER0_REG(base) &amp; USBDCD_TIMER0_TUNITCON_MASK) &gt;&gt; USBDCD_TIMER0_TUNITCON_SHIFT)</span></div><div class="line"><a name="l62769"></a><span class="lineno">62769</span>&#160;<span class="preprocessor">#define USBDCD_BRD_TIMER0_TUNITCON(base) (USBDCD_RD_TIMER0_TUNITCON(base))</span></div><div class="line"><a name="l62770"></a><span class="lineno">62770</span>&#160;</div><div class="line"><a name="l62784"></a><span class="lineno">62784</span>&#160;<span class="preprocessor">#define USBDCD_RD_TIMER0_TSEQ_INIT(base) ((USBDCD_TIMER0_REG(base) &amp; USBDCD_TIMER0_TSEQ_INIT_MASK) &gt;&gt; USBDCD_TIMER0_TSEQ_INIT_SHIFT)</span></div><div class="line"><a name="l62785"></a><span class="lineno">62785</span>&#160;<span class="preprocessor">#define USBDCD_BRD_TIMER0_TSEQ_INIT(base) (USBDCD_RD_TIMER0_TSEQ_INIT(base))</span></div><div class="line"><a name="l62786"></a><span class="lineno">62786</span>&#160;</div><div class="line"><a name="l62788"></a><span class="lineno">62788</span>&#160;<span class="preprocessor">#define USBDCD_WR_TIMER0_TSEQ_INIT(base, value) (USBDCD_RMW_TIMER0(base, USBDCD_TIMER0_TSEQ_INIT_MASK, USBDCD_TIMER0_TSEQ_INIT(value)))</span></div><div class="line"><a name="l62789"></a><span class="lineno">62789</span>&#160;<span class="preprocessor">#define USBDCD_BWR_TIMER0_TSEQ_INIT(base, value) (USBDCD_WR_TIMER0_TSEQ_INIT(base, value))</span></div><div class="line"><a name="l62790"></a><span class="lineno">62790</span>&#160;</div><div class="line"><a name="l62809"></a><span class="lineno">62809</span>&#160;<span class="preprocessor">#define USBDCD_RD_TIMER1(base)   (USBDCD_TIMER1_REG(base))</span></div><div class="line"><a name="l62810"></a><span class="lineno">62810</span>&#160;<span class="preprocessor">#define USBDCD_WR_TIMER1(base, value) (USBDCD_TIMER1_REG(base) = (value))</span></div><div class="line"><a name="l62811"></a><span class="lineno">62811</span>&#160;<span class="preprocessor">#define USBDCD_RMW_TIMER1(base, mask, value) (USBDCD_WR_TIMER1(base, (USBDCD_RD_TIMER1(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l62812"></a><span class="lineno">62812</span>&#160;<span class="preprocessor">#define USBDCD_SET_TIMER1(base, value) (USBDCD_WR_TIMER1(base, USBDCD_RD_TIMER1(base) |  (value)))</span></div><div class="line"><a name="l62813"></a><span class="lineno">62813</span>&#160;<span class="preprocessor">#define USBDCD_CLR_TIMER1(base, value) (USBDCD_WR_TIMER1(base, USBDCD_RD_TIMER1(base) &amp; ~(value)))</span></div><div class="line"><a name="l62814"></a><span class="lineno">62814</span>&#160;<span class="preprocessor">#define USBDCD_TOG_TIMER1(base, value) (USBDCD_WR_TIMER1(base, USBDCD_RD_TIMER1(base) ^  (value)))</span></div><div class="line"><a name="l62815"></a><span class="lineno">62815</span>&#160;</div><div class="line"><a name="l62817"></a><span class="lineno">62817</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l62818"></a><span class="lineno">62818</span>&#160;<span class="comment"> * Constants &amp; macros for individual USBDCD_TIMER1 bitfields</span></div><div class="line"><a name="l62819"></a><span class="lineno">62819</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l62820"></a><span class="lineno">62820</span>&#160;</div><div class="line"><a name="l62830"></a><span class="lineno">62830</span>&#160;<span class="preprocessor">#define USBDCD_RD_TIMER1_TVDPSRC_ON(base) ((USBDCD_TIMER1_REG(base) &amp; USBDCD_TIMER1_TVDPSRC_ON_MASK) &gt;&gt; USBDCD_TIMER1_TVDPSRC_ON_SHIFT)</span></div><div class="line"><a name="l62831"></a><span class="lineno">62831</span>&#160;<span class="preprocessor">#define USBDCD_BRD_TIMER1_TVDPSRC_ON(base) (USBDCD_RD_TIMER1_TVDPSRC_ON(base))</span></div><div class="line"><a name="l62832"></a><span class="lineno">62832</span>&#160;</div><div class="line"><a name="l62834"></a><span class="lineno">62834</span>&#160;<span class="preprocessor">#define USBDCD_WR_TIMER1_TVDPSRC_ON(base, value) (USBDCD_RMW_TIMER1(base, USBDCD_TIMER1_TVDPSRC_ON_MASK, USBDCD_TIMER1_TVDPSRC_ON(value)))</span></div><div class="line"><a name="l62835"></a><span class="lineno">62835</span>&#160;<span class="preprocessor">#define USBDCD_BWR_TIMER1_TVDPSRC_ON(base, value) (USBDCD_WR_TIMER1_TVDPSRC_ON(base, value))</span></div><div class="line"><a name="l62836"></a><span class="lineno">62836</span>&#160;</div><div class="line"><a name="l62848"></a><span class="lineno">62848</span>&#160;<span class="preprocessor">#define USBDCD_RD_TIMER1_TDCD_DBNC(base) ((USBDCD_TIMER1_REG(base) &amp; USBDCD_TIMER1_TDCD_DBNC_MASK) &gt;&gt; USBDCD_TIMER1_TDCD_DBNC_SHIFT)</span></div><div class="line"><a name="l62849"></a><span class="lineno">62849</span>&#160;<span class="preprocessor">#define USBDCD_BRD_TIMER1_TDCD_DBNC(base) (USBDCD_RD_TIMER1_TDCD_DBNC(base))</span></div><div class="line"><a name="l62850"></a><span class="lineno">62850</span>&#160;</div><div class="line"><a name="l62852"></a><span class="lineno">62852</span>&#160;<span class="preprocessor">#define USBDCD_WR_TIMER1_TDCD_DBNC(base, value) (USBDCD_RMW_TIMER1(base, USBDCD_TIMER1_TDCD_DBNC_MASK, USBDCD_TIMER1_TDCD_DBNC(value)))</span></div><div class="line"><a name="l62853"></a><span class="lineno">62853</span>&#160;<span class="preprocessor">#define USBDCD_BWR_TIMER1_TDCD_DBNC(base, value) (USBDCD_WR_TIMER1_TDCD_DBNC(base, value))</span></div><div class="line"><a name="l62854"></a><span class="lineno">62854</span>&#160;</div><div class="line"><a name="l62874"></a><span class="lineno">62874</span>&#160;<span class="preprocessor">#define USBDCD_RD_TIMER2_BC11(base) (USBDCD_TIMER2_BC11_REG(base))</span></div><div class="line"><a name="l62875"></a><span class="lineno">62875</span>&#160;<span class="preprocessor">#define USBDCD_WR_TIMER2_BC11(base, value) (USBDCD_TIMER2_BC11_REG(base) = (value))</span></div><div class="line"><a name="l62876"></a><span class="lineno">62876</span>&#160;<span class="preprocessor">#define USBDCD_RMW_TIMER2_BC11(base, mask, value) (USBDCD_WR_TIMER2_BC11(base, (USBDCD_RD_TIMER2_BC11(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l62877"></a><span class="lineno">62877</span>&#160;<span class="preprocessor">#define USBDCD_SET_TIMER2_BC11(base, value) (USBDCD_WR_TIMER2_BC11(base, USBDCD_RD_TIMER2_BC11(base) |  (value)))</span></div><div class="line"><a name="l62878"></a><span class="lineno">62878</span>&#160;<span class="preprocessor">#define USBDCD_CLR_TIMER2_BC11(base, value) (USBDCD_WR_TIMER2_BC11(base, USBDCD_RD_TIMER2_BC11(base) &amp; ~(value)))</span></div><div class="line"><a name="l62879"></a><span class="lineno">62879</span>&#160;<span class="preprocessor">#define USBDCD_TOG_TIMER2_BC11(base, value) (USBDCD_WR_TIMER2_BC11(base, USBDCD_RD_TIMER2_BC11(base) ^  (value)))</span></div><div class="line"><a name="l62880"></a><span class="lineno">62880</span>&#160;</div><div class="line"><a name="l62882"></a><span class="lineno">62882</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l62883"></a><span class="lineno">62883</span>&#160;<span class="comment"> * Constants &amp; macros for individual USBDCD_TIMER2_BC11 bitfields</span></div><div class="line"><a name="l62884"></a><span class="lineno">62884</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l62885"></a><span class="lineno">62885</span>&#160;</div><div class="line"><a name="l62895"></a><span class="lineno">62895</span>&#160;<span class="preprocessor">#define USBDCD_RD_TIMER2_BC11_CHECK_DM(base) ((USBDCD_TIMER2_BC11_REG(base) &amp; USBDCD_TIMER2_BC11_CHECK_DM_MASK) &gt;&gt; USBDCD_TIMER2_BC11_CHECK_DM_SHIFT)</span></div><div class="line"><a name="l62896"></a><span class="lineno">62896</span>&#160;<span class="preprocessor">#define USBDCD_BRD_TIMER2_BC11_CHECK_DM(base) (USBDCD_RD_TIMER2_BC11_CHECK_DM(base))</span></div><div class="line"><a name="l62897"></a><span class="lineno">62897</span>&#160;</div><div class="line"><a name="l62899"></a><span class="lineno">62899</span>&#160;<span class="preprocessor">#define USBDCD_WR_TIMER2_BC11_CHECK_DM(base, value) (USBDCD_RMW_TIMER2_BC11(base, USBDCD_TIMER2_BC11_CHECK_DM_MASK, USBDCD_TIMER2_BC11_CHECK_DM(value)))</span></div><div class="line"><a name="l62900"></a><span class="lineno">62900</span>&#160;<span class="preprocessor">#define USBDCD_BWR_TIMER2_BC11_CHECK_DM(base, value) (USBDCD_WR_TIMER2_BC11_CHECK_DM(base, value))</span></div><div class="line"><a name="l62901"></a><span class="lineno">62901</span>&#160;</div><div class="line"><a name="l62913"></a><span class="lineno">62913</span>&#160;<span class="preprocessor">#define USBDCD_RD_TIMER2_BC11_TVDPSRC_CON(base) ((USBDCD_TIMER2_BC11_REG(base) &amp; USBDCD_TIMER2_BC11_TVDPSRC_CON_MASK) &gt;&gt; USBDCD_TIMER2_BC11_TVDPSRC_CON_SHIFT)</span></div><div class="line"><a name="l62914"></a><span class="lineno">62914</span>&#160;<span class="preprocessor">#define USBDCD_BRD_TIMER2_BC11_TVDPSRC_CON(base) (USBDCD_RD_TIMER2_BC11_TVDPSRC_CON(base))</span></div><div class="line"><a name="l62915"></a><span class="lineno">62915</span>&#160;</div><div class="line"><a name="l62917"></a><span class="lineno">62917</span>&#160;<span class="preprocessor">#define USBDCD_WR_TIMER2_BC11_TVDPSRC_CON(base, value) (USBDCD_RMW_TIMER2_BC11(base, USBDCD_TIMER2_BC11_TVDPSRC_CON_MASK, USBDCD_TIMER2_BC11_TVDPSRC_CON(value)))</span></div><div class="line"><a name="l62918"></a><span class="lineno">62918</span>&#160;<span class="preprocessor">#define USBDCD_BWR_TIMER2_BC11_TVDPSRC_CON(base, value) (USBDCD_WR_TIMER2_BC11_TVDPSRC_CON(base, value))</span></div><div class="line"><a name="l62919"></a><span class="lineno">62919</span>&#160;</div><div class="line"><a name="l62939"></a><span class="lineno">62939</span>&#160;<span class="preprocessor">#define USBDCD_RD_TIMER2_BC12(base) (USBDCD_TIMER2_BC12_REG(base))</span></div><div class="line"><a name="l62940"></a><span class="lineno">62940</span>&#160;<span class="preprocessor">#define USBDCD_WR_TIMER2_BC12(base, value) (USBDCD_TIMER2_BC12_REG(base) = (value))</span></div><div class="line"><a name="l62941"></a><span class="lineno">62941</span>&#160;<span class="preprocessor">#define USBDCD_RMW_TIMER2_BC12(base, mask, value) (USBDCD_WR_TIMER2_BC12(base, (USBDCD_RD_TIMER2_BC12(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l62942"></a><span class="lineno">62942</span>&#160;<span class="preprocessor">#define USBDCD_SET_TIMER2_BC12(base, value) (USBDCD_WR_TIMER2_BC12(base, USBDCD_RD_TIMER2_BC12(base) |  (value)))</span></div><div class="line"><a name="l62943"></a><span class="lineno">62943</span>&#160;<span class="preprocessor">#define USBDCD_CLR_TIMER2_BC12(base, value) (USBDCD_WR_TIMER2_BC12(base, USBDCD_RD_TIMER2_BC12(base) &amp; ~(value)))</span></div><div class="line"><a name="l62944"></a><span class="lineno">62944</span>&#160;<span class="preprocessor">#define USBDCD_TOG_TIMER2_BC12(base, value) (USBDCD_WR_TIMER2_BC12(base, USBDCD_RD_TIMER2_BC12(base) ^  (value)))</span></div><div class="line"><a name="l62945"></a><span class="lineno">62945</span>&#160;</div><div class="line"><a name="l62947"></a><span class="lineno">62947</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l62948"></a><span class="lineno">62948</span>&#160;<span class="comment"> * Constants &amp; macros for individual USBDCD_TIMER2_BC12 bitfields</span></div><div class="line"><a name="l62949"></a><span class="lineno">62949</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l62950"></a><span class="lineno">62950</span>&#160;</div><div class="line"><a name="l62959"></a><span class="lineno">62959</span>&#160;<span class="preprocessor">#define USBDCD_RD_TIMER2_BC12_TVDMSRC_ON(base) ((USBDCD_TIMER2_BC12_REG(base) &amp; USBDCD_TIMER2_BC12_TVDMSRC_ON_MASK) &gt;&gt; USBDCD_TIMER2_BC12_TVDMSRC_ON_SHIFT)</span></div><div class="line"><a name="l62960"></a><span class="lineno">62960</span>&#160;<span class="preprocessor">#define USBDCD_BRD_TIMER2_BC12_TVDMSRC_ON(base) (USBDCD_RD_TIMER2_BC12_TVDMSRC_ON(base))</span></div><div class="line"><a name="l62961"></a><span class="lineno">62961</span>&#160;</div><div class="line"><a name="l62963"></a><span class="lineno">62963</span>&#160;<span class="preprocessor">#define USBDCD_WR_TIMER2_BC12_TVDMSRC_ON(base, value) (USBDCD_RMW_TIMER2_BC12(base, USBDCD_TIMER2_BC12_TVDMSRC_ON_MASK, USBDCD_TIMER2_BC12_TVDMSRC_ON(value)))</span></div><div class="line"><a name="l62964"></a><span class="lineno">62964</span>&#160;<span class="preprocessor">#define USBDCD_BWR_TIMER2_BC12_TVDMSRC_ON(base, value) (USBDCD_WR_TIMER2_BC12_TVDMSRC_ON(base, value))</span></div><div class="line"><a name="l62965"></a><span class="lineno">62965</span>&#160;</div><div class="line"><a name="l62976"></a><span class="lineno">62976</span>&#160;<span class="preprocessor">#define USBDCD_RD_TIMER2_BC12_TWAIT_AFTER_PRD(base) ((USBDCD_TIMER2_BC12_REG(base) &amp; USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_MASK) &gt;&gt; USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_SHIFT)</span></div><div class="line"><a name="l62977"></a><span class="lineno">62977</span>&#160;<span class="preprocessor">#define USBDCD_BRD_TIMER2_BC12_TWAIT_AFTER_PRD(base) (USBDCD_RD_TIMER2_BC12_TWAIT_AFTER_PRD(base))</span></div><div class="line"><a name="l62978"></a><span class="lineno">62978</span>&#160;</div><div class="line"><a name="l62980"></a><span class="lineno">62980</span>&#160;<span class="preprocessor">#define USBDCD_WR_TIMER2_BC12_TWAIT_AFTER_PRD(base, value) (USBDCD_RMW_TIMER2_BC12(base, USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_MASK, USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD(value)))</span></div><div class="line"><a name="l62981"></a><span class="lineno">62981</span>&#160;<span class="preprocessor">#define USBDCD_BWR_TIMER2_BC12_TWAIT_AFTER_PRD(base, value) (USBDCD_WR_TIMER2_BC12_TWAIT_AFTER_PRD(base, value))</span></div><div class="line"><a name="l62982"></a><span class="lineno">62982</span>&#160;</div><div class="line"><a name="l62984"></a><span class="lineno">62984</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l62985"></a><span class="lineno">62985</span>&#160;<span class="comment"> * MK64F12 VREF</span></div><div class="line"><a name="l62986"></a><span class="lineno">62986</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l62987"></a><span class="lineno">62987</span>&#160;<span class="comment"> * Voltage Reference</span></div><div class="line"><a name="l62988"></a><span class="lineno">62988</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l62989"></a><span class="lineno">62989</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l62990"></a><span class="lineno">62990</span>&#160;<span class="comment"> * - VREF_TRM - VREF Trim Register</span></div><div class="line"><a name="l62991"></a><span class="lineno">62991</span>&#160;<span class="comment"> * - VREF_SC - VREF Status and Control Register</span></div><div class="line"><a name="l62992"></a><span class="lineno">62992</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l62993"></a><span class="lineno">62993</span>&#160;</div><div class="line"><a name="l62994"></a><span class="lineno">62994</span>&#160;<span class="preprocessor">#define VREF_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l62995"></a><span class="lineno">62995</span>&#160;<span class="preprocessor">#define VREF_IDX (0U) </span></div><div class="line"><a name="l63013"></a><span class="lineno">63013</span>&#160;<span class="preprocessor">#define VREF_RD_TRM(base)        (VREF_TRM_REG(base))</span></div><div class="line"><a name="l63014"></a><span class="lineno">63014</span>&#160;<span class="preprocessor">#define VREF_WR_TRM(base, value) (VREF_TRM_REG(base) = (value))</span></div><div class="line"><a name="l63015"></a><span class="lineno">63015</span>&#160;<span class="preprocessor">#define VREF_RMW_TRM(base, mask, value) (VREF_WR_TRM(base, (VREF_RD_TRM(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l63016"></a><span class="lineno">63016</span>&#160;<span class="preprocessor">#define VREF_SET_TRM(base, value) (VREF_WR_TRM(base, VREF_RD_TRM(base) |  (value)))</span></div><div class="line"><a name="l63017"></a><span class="lineno">63017</span>&#160;<span class="preprocessor">#define VREF_CLR_TRM(base, value) (VREF_WR_TRM(base, VREF_RD_TRM(base) &amp; ~(value)))</span></div><div class="line"><a name="l63018"></a><span class="lineno">63018</span>&#160;<span class="preprocessor">#define VREF_TOG_TRM(base, value) (VREF_WR_TRM(base, VREF_RD_TRM(base) ^  (value)))</span></div><div class="line"><a name="l63019"></a><span class="lineno">63019</span>&#160;</div><div class="line"><a name="l63021"></a><span class="lineno">63021</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l63022"></a><span class="lineno">63022</span>&#160;<span class="comment"> * Constants &amp; macros for individual VREF_TRM bitfields</span></div><div class="line"><a name="l63023"></a><span class="lineno">63023</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l63024"></a><span class="lineno">63024</span>&#160;</div><div class="line"><a name="l63038"></a><span class="lineno">63038</span>&#160;<span class="preprocessor">#define VREF_RD_TRM_TRIM(base) ((VREF_TRM_REG(base) &amp; VREF_TRM_TRIM_MASK) &gt;&gt; VREF_TRM_TRIM_SHIFT)</span></div><div class="line"><a name="l63039"></a><span class="lineno">63039</span>&#160;<span class="preprocessor">#define VREF_BRD_TRM_TRIM(base) (VREF_RD_TRM_TRIM(base))</span></div><div class="line"><a name="l63040"></a><span class="lineno">63040</span>&#160;</div><div class="line"><a name="l63042"></a><span class="lineno">63042</span>&#160;<span class="preprocessor">#define VREF_WR_TRM_TRIM(base, value) (VREF_RMW_TRM(base, VREF_TRM_TRIM_MASK, VREF_TRM_TRIM(value)))</span></div><div class="line"><a name="l63043"></a><span class="lineno">63043</span>&#160;<span class="preprocessor">#define VREF_BWR_TRM_TRIM(base, value) (VREF_WR_TRM_TRIM(base, value))</span></div><div class="line"><a name="l63044"></a><span class="lineno">63044</span>&#160;</div><div class="line"><a name="l63058"></a><span class="lineno">63058</span>&#160;<span class="preprocessor">#define VREF_RD_TRM_CHOPEN(base) ((VREF_TRM_REG(base) &amp; VREF_TRM_CHOPEN_MASK) &gt;&gt; VREF_TRM_CHOPEN_SHIFT)</span></div><div class="line"><a name="l63059"></a><span class="lineno">63059</span>&#160;<span class="preprocessor">#define VREF_BRD_TRM_CHOPEN(base) (BITBAND_ACCESS8(&amp;VREF_TRM_REG(base), VREF_TRM_CHOPEN_SHIFT))</span></div><div class="line"><a name="l63060"></a><span class="lineno">63060</span>&#160;</div><div class="line"><a name="l63062"></a><span class="lineno">63062</span>&#160;<span class="preprocessor">#define VREF_WR_TRM_CHOPEN(base, value) (VREF_RMW_TRM(base, VREF_TRM_CHOPEN_MASK, VREF_TRM_CHOPEN(value)))</span></div><div class="line"><a name="l63063"></a><span class="lineno">63063</span>&#160;<span class="preprocessor">#define VREF_BWR_TRM_CHOPEN(base, value) (BITBAND_ACCESS8(&amp;VREF_TRM_REG(base), VREF_TRM_CHOPEN_SHIFT) = (value))</span></div><div class="line"><a name="l63064"></a><span class="lineno">63064</span>&#160;</div><div class="line"><a name="l63082"></a><span class="lineno">63082</span>&#160;<span class="preprocessor">#define VREF_RD_SC(base)         (VREF_SC_REG(base))</span></div><div class="line"><a name="l63083"></a><span class="lineno">63083</span>&#160;<span class="preprocessor">#define VREF_WR_SC(base, value)  (VREF_SC_REG(base) = (value))</span></div><div class="line"><a name="l63084"></a><span class="lineno">63084</span>&#160;<span class="preprocessor">#define VREF_RMW_SC(base, mask, value) (VREF_WR_SC(base, (VREF_RD_SC(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l63085"></a><span class="lineno">63085</span>&#160;<span class="preprocessor">#define VREF_SET_SC(base, value) (VREF_WR_SC(base, VREF_RD_SC(base) |  (value)))</span></div><div class="line"><a name="l63086"></a><span class="lineno">63086</span>&#160;<span class="preprocessor">#define VREF_CLR_SC(base, value) (VREF_WR_SC(base, VREF_RD_SC(base) &amp; ~(value)))</span></div><div class="line"><a name="l63087"></a><span class="lineno">63087</span>&#160;<span class="preprocessor">#define VREF_TOG_SC(base, value) (VREF_WR_SC(base, VREF_RD_SC(base) ^  (value)))</span></div><div class="line"><a name="l63088"></a><span class="lineno">63088</span>&#160;</div><div class="line"><a name="l63090"></a><span class="lineno">63090</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l63091"></a><span class="lineno">63091</span>&#160;<span class="comment"> * Constants &amp; macros for individual VREF_SC bitfields</span></div><div class="line"><a name="l63092"></a><span class="lineno">63092</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l63093"></a><span class="lineno">63093</span>&#160;</div><div class="line"><a name="l63107"></a><span class="lineno">63107</span>&#160;<span class="preprocessor">#define VREF_RD_SC_MODE_LV(base) ((VREF_SC_REG(base) &amp; VREF_SC_MODE_LV_MASK) &gt;&gt; VREF_SC_MODE_LV_SHIFT)</span></div><div class="line"><a name="l63108"></a><span class="lineno">63108</span>&#160;<span class="preprocessor">#define VREF_BRD_SC_MODE_LV(base) (VREF_RD_SC_MODE_LV(base))</span></div><div class="line"><a name="l63109"></a><span class="lineno">63109</span>&#160;</div><div class="line"><a name="l63111"></a><span class="lineno">63111</span>&#160;<span class="preprocessor">#define VREF_WR_SC_MODE_LV(base, value) (VREF_RMW_SC(base, VREF_SC_MODE_LV_MASK, VREF_SC_MODE_LV(value)))</span></div><div class="line"><a name="l63112"></a><span class="lineno">63112</span>&#160;<span class="preprocessor">#define VREF_BWR_SC_MODE_LV(base, value) (VREF_WR_SC_MODE_LV(base, value))</span></div><div class="line"><a name="l63113"></a><span class="lineno">63113</span>&#160;</div><div class="line"><a name="l63127"></a><span class="lineno">63127</span>&#160;<span class="preprocessor">#define VREF_RD_SC_VREFST(base) ((VREF_SC_REG(base) &amp; VREF_SC_VREFST_MASK) &gt;&gt; VREF_SC_VREFST_SHIFT)</span></div><div class="line"><a name="l63128"></a><span class="lineno">63128</span>&#160;<span class="preprocessor">#define VREF_BRD_SC_VREFST(base) (BITBAND_ACCESS8(&amp;VREF_SC_REG(base), VREF_SC_VREFST_SHIFT))</span></div><div class="line"><a name="l63129"></a><span class="lineno">63129</span>&#160;</div><div class="line"><a name="l63143"></a><span class="lineno">63143</span>&#160;<span class="preprocessor">#define VREF_RD_SC_ICOMPEN(base) ((VREF_SC_REG(base) &amp; VREF_SC_ICOMPEN_MASK) &gt;&gt; VREF_SC_ICOMPEN_SHIFT)</span></div><div class="line"><a name="l63144"></a><span class="lineno">63144</span>&#160;<span class="preprocessor">#define VREF_BRD_SC_ICOMPEN(base) (BITBAND_ACCESS8(&amp;VREF_SC_REG(base), VREF_SC_ICOMPEN_SHIFT))</span></div><div class="line"><a name="l63145"></a><span class="lineno">63145</span>&#160;</div><div class="line"><a name="l63147"></a><span class="lineno">63147</span>&#160;<span class="preprocessor">#define VREF_WR_SC_ICOMPEN(base, value) (VREF_RMW_SC(base, VREF_SC_ICOMPEN_MASK, VREF_SC_ICOMPEN(value)))</span></div><div class="line"><a name="l63148"></a><span class="lineno">63148</span>&#160;<span class="preprocessor">#define VREF_BWR_SC_ICOMPEN(base, value) (BITBAND_ACCESS8(&amp;VREF_SC_REG(base), VREF_SC_ICOMPEN_SHIFT) = (value))</span></div><div class="line"><a name="l63149"></a><span class="lineno">63149</span>&#160;</div><div class="line"><a name="l63168"></a><span class="lineno">63168</span>&#160;<span class="preprocessor">#define VREF_RD_SC_REGEN(base) ((VREF_SC_REG(base) &amp; VREF_SC_REGEN_MASK) &gt;&gt; VREF_SC_REGEN_SHIFT)</span></div><div class="line"><a name="l63169"></a><span class="lineno">63169</span>&#160;<span class="preprocessor">#define VREF_BRD_SC_REGEN(base) (BITBAND_ACCESS8(&amp;VREF_SC_REG(base), VREF_SC_REGEN_SHIFT))</span></div><div class="line"><a name="l63170"></a><span class="lineno">63170</span>&#160;</div><div class="line"><a name="l63172"></a><span class="lineno">63172</span>&#160;<span class="preprocessor">#define VREF_WR_SC_REGEN(base, value) (VREF_RMW_SC(base, VREF_SC_REGEN_MASK, VREF_SC_REGEN(value)))</span></div><div class="line"><a name="l63173"></a><span class="lineno">63173</span>&#160;<span class="preprocessor">#define VREF_BWR_SC_REGEN(base, value) (BITBAND_ACCESS8(&amp;VREF_SC_REG(base), VREF_SC_REGEN_SHIFT) = (value))</span></div><div class="line"><a name="l63174"></a><span class="lineno">63174</span>&#160;</div><div class="line"><a name="l63190"></a><span class="lineno">63190</span>&#160;<span class="preprocessor">#define VREF_RD_SC_VREFEN(base) ((VREF_SC_REG(base) &amp; VREF_SC_VREFEN_MASK) &gt;&gt; VREF_SC_VREFEN_SHIFT)</span></div><div class="line"><a name="l63191"></a><span class="lineno">63191</span>&#160;<span class="preprocessor">#define VREF_BRD_SC_VREFEN(base) (BITBAND_ACCESS8(&amp;VREF_SC_REG(base), VREF_SC_VREFEN_SHIFT))</span></div><div class="line"><a name="l63192"></a><span class="lineno">63192</span>&#160;</div><div class="line"><a name="l63194"></a><span class="lineno">63194</span>&#160;<span class="preprocessor">#define VREF_WR_SC_VREFEN(base, value) (VREF_RMW_SC(base, VREF_SC_VREFEN_MASK, VREF_SC_VREFEN(value)))</span></div><div class="line"><a name="l63195"></a><span class="lineno">63195</span>&#160;<span class="preprocessor">#define VREF_BWR_SC_VREFEN(base, value) (BITBAND_ACCESS8(&amp;VREF_SC_REG(base), VREF_SC_VREFEN_SHIFT) = (value))</span></div><div class="line"><a name="l63196"></a><span class="lineno">63196</span>&#160;</div><div class="line"><a name="l63198"></a><span class="lineno">63198</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l63199"></a><span class="lineno">63199</span>&#160;<span class="comment"> * MK64F12 WDOG</span></div><div class="line"><a name="l63200"></a><span class="lineno">63200</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l63201"></a><span class="lineno">63201</span>&#160;<span class="comment"> * Generation 2008 Watchdog Timer</span></div><div class="line"><a name="l63202"></a><span class="lineno">63202</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l63203"></a><span class="lineno">63203</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l63204"></a><span class="lineno">63204</span>&#160;<span class="comment"> * - WDOG_STCTRLH - Watchdog Status and Control Register High</span></div><div class="line"><a name="l63205"></a><span class="lineno">63205</span>&#160;<span class="comment"> * - WDOG_STCTRLL - Watchdog Status and Control Register Low</span></div><div class="line"><a name="l63206"></a><span class="lineno">63206</span>&#160;<span class="comment"> * - WDOG_TOVALH - Watchdog Time-out Value Register High</span></div><div class="line"><a name="l63207"></a><span class="lineno">63207</span>&#160;<span class="comment"> * - WDOG_TOVALL - Watchdog Time-out Value Register Low</span></div><div class="line"><a name="l63208"></a><span class="lineno">63208</span>&#160;<span class="comment"> * - WDOG_WINH - Watchdog Window Register High</span></div><div class="line"><a name="l63209"></a><span class="lineno">63209</span>&#160;<span class="comment"> * - WDOG_WINL - Watchdog Window Register Low</span></div><div class="line"><a name="l63210"></a><span class="lineno">63210</span>&#160;<span class="comment"> * - WDOG_REFRESH - Watchdog Refresh register</span></div><div class="line"><a name="l63211"></a><span class="lineno">63211</span>&#160;<span class="comment"> * - WDOG_UNLOCK - Watchdog Unlock register</span></div><div class="line"><a name="l63212"></a><span class="lineno">63212</span>&#160;<span class="comment"> * - WDOG_TMROUTH - Watchdog Timer Output Register High</span></div><div class="line"><a name="l63213"></a><span class="lineno">63213</span>&#160;<span class="comment"> * - WDOG_TMROUTL - Watchdog Timer Output Register Low</span></div><div class="line"><a name="l63214"></a><span class="lineno">63214</span>&#160;<span class="comment"> * - WDOG_RSTCNT - Watchdog Reset Count register</span></div><div class="line"><a name="l63215"></a><span class="lineno">63215</span>&#160;<span class="comment"> * - WDOG_PRESC - Watchdog Prescaler register</span></div><div class="line"><a name="l63216"></a><span class="lineno">63216</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l63217"></a><span class="lineno">63217</span>&#160;</div><div class="line"><a name="l63218"></a><span class="lineno">63218</span>&#160;<span class="preprocessor">#define WDOG_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l63219"></a><span class="lineno">63219</span>&#160;<span class="preprocessor">#define WDOG_IDX (0U) </span></div><div class="line"><a name="l63234"></a><span class="lineno">63234</span>&#160;<span class="preprocessor">#define WDOG_RD_STCTRLH(base)    (WDOG_STCTRLH_REG(base))</span></div><div class="line"><a name="l63235"></a><span class="lineno">63235</span>&#160;<span class="preprocessor">#define WDOG_WR_STCTRLH(base, value) (WDOG_STCTRLH_REG(base) = (value))</span></div><div class="line"><a name="l63236"></a><span class="lineno">63236</span>&#160;<span class="preprocessor">#define WDOG_RMW_STCTRLH(base, mask, value) (WDOG_WR_STCTRLH(base, (WDOG_RD_STCTRLH(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l63237"></a><span class="lineno">63237</span>&#160;<span class="preprocessor">#define WDOG_SET_STCTRLH(base, value) (WDOG_WR_STCTRLH(base, WDOG_RD_STCTRLH(base) |  (value)))</span></div><div class="line"><a name="l63238"></a><span class="lineno">63238</span>&#160;<span class="preprocessor">#define WDOG_CLR_STCTRLH(base, value) (WDOG_WR_STCTRLH(base, WDOG_RD_STCTRLH(base) &amp; ~(value)))</span></div><div class="line"><a name="l63239"></a><span class="lineno">63239</span>&#160;<span class="preprocessor">#define WDOG_TOG_STCTRLH(base, value) (WDOG_WR_STCTRLH(base, WDOG_RD_STCTRLH(base) ^  (value)))</span></div><div class="line"><a name="l63240"></a><span class="lineno">63240</span>&#160;</div><div class="line"><a name="l63242"></a><span class="lineno">63242</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l63243"></a><span class="lineno">63243</span>&#160;<span class="comment"> * Constants &amp; macros for individual WDOG_STCTRLH bitfields</span></div><div class="line"><a name="l63244"></a><span class="lineno">63244</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l63245"></a><span class="lineno">63245</span>&#160;</div><div class="line"><a name="l63260"></a><span class="lineno">63260</span>&#160;<span class="preprocessor">#define WDOG_RD_STCTRLH_WDOGEN(base) ((WDOG_STCTRLH_REG(base) &amp; WDOG_STCTRLH_WDOGEN_MASK) &gt;&gt; WDOG_STCTRLH_WDOGEN_SHIFT)</span></div><div class="line"><a name="l63261"></a><span class="lineno">63261</span>&#160;<span class="preprocessor">#define WDOG_BRD_STCTRLH_WDOGEN(base) (BITBAND_ACCESS16(&amp;WDOG_STCTRLH_REG(base), WDOG_STCTRLH_WDOGEN_SHIFT))</span></div><div class="line"><a name="l63262"></a><span class="lineno">63262</span>&#160;</div><div class="line"><a name="l63264"></a><span class="lineno">63264</span>&#160;<span class="preprocessor">#define WDOG_WR_STCTRLH_WDOGEN(base, value) (WDOG_RMW_STCTRLH(base, WDOG_STCTRLH_WDOGEN_MASK, WDOG_STCTRLH_WDOGEN(value)))</span></div><div class="line"><a name="l63265"></a><span class="lineno">63265</span>&#160;<span class="preprocessor">#define WDOG_BWR_STCTRLH_WDOGEN(base, value) (BITBAND_ACCESS16(&amp;WDOG_STCTRLH_REG(base), WDOG_STCTRLH_WDOGEN_SHIFT) = (value))</span></div><div class="line"><a name="l63266"></a><span class="lineno">63266</span>&#160;</div><div class="line"><a name="l63279"></a><span class="lineno">63279</span>&#160;<span class="preprocessor">#define WDOG_RD_STCTRLH_CLKSRC(base) ((WDOG_STCTRLH_REG(base) &amp; WDOG_STCTRLH_CLKSRC_MASK) &gt;&gt; WDOG_STCTRLH_CLKSRC_SHIFT)</span></div><div class="line"><a name="l63280"></a><span class="lineno">63280</span>&#160;<span class="preprocessor">#define WDOG_BRD_STCTRLH_CLKSRC(base) (BITBAND_ACCESS16(&amp;WDOG_STCTRLH_REG(base), WDOG_STCTRLH_CLKSRC_SHIFT))</span></div><div class="line"><a name="l63281"></a><span class="lineno">63281</span>&#160;</div><div class="line"><a name="l63283"></a><span class="lineno">63283</span>&#160;<span class="preprocessor">#define WDOG_WR_STCTRLH_CLKSRC(base, value) (WDOG_RMW_STCTRLH(base, WDOG_STCTRLH_CLKSRC_MASK, WDOG_STCTRLH_CLKSRC(value)))</span></div><div class="line"><a name="l63284"></a><span class="lineno">63284</span>&#160;<span class="preprocessor">#define WDOG_BWR_STCTRLH_CLKSRC(base, value) (BITBAND_ACCESS16(&amp;WDOG_STCTRLH_REG(base), WDOG_STCTRLH_CLKSRC_SHIFT) = (value))</span></div><div class="line"><a name="l63285"></a><span class="lineno">63285</span>&#160;</div><div class="line"><a name="l63300"></a><span class="lineno">63300</span>&#160;<span class="preprocessor">#define WDOG_RD_STCTRLH_IRQRSTEN(base) ((WDOG_STCTRLH_REG(base) &amp; WDOG_STCTRLH_IRQRSTEN_MASK) &gt;&gt; WDOG_STCTRLH_IRQRSTEN_SHIFT)</span></div><div class="line"><a name="l63301"></a><span class="lineno">63301</span>&#160;<span class="preprocessor">#define WDOG_BRD_STCTRLH_IRQRSTEN(base) (BITBAND_ACCESS16(&amp;WDOG_STCTRLH_REG(base), WDOG_STCTRLH_IRQRSTEN_SHIFT))</span></div><div class="line"><a name="l63302"></a><span class="lineno">63302</span>&#160;</div><div class="line"><a name="l63304"></a><span class="lineno">63304</span>&#160;<span class="preprocessor">#define WDOG_WR_STCTRLH_IRQRSTEN(base, value) (WDOG_RMW_STCTRLH(base, WDOG_STCTRLH_IRQRSTEN_MASK, WDOG_STCTRLH_IRQRSTEN(value)))</span></div><div class="line"><a name="l63305"></a><span class="lineno">63305</span>&#160;<span class="preprocessor">#define WDOG_BWR_STCTRLH_IRQRSTEN(base, value) (BITBAND_ACCESS16(&amp;WDOG_STCTRLH_REG(base), WDOG_STCTRLH_IRQRSTEN_SHIFT) = (value))</span></div><div class="line"><a name="l63306"></a><span class="lineno">63306</span>&#160;</div><div class="line"><a name="l63319"></a><span class="lineno">63319</span>&#160;<span class="preprocessor">#define WDOG_RD_STCTRLH_WINEN(base) ((WDOG_STCTRLH_REG(base) &amp; WDOG_STCTRLH_WINEN_MASK) &gt;&gt; WDOG_STCTRLH_WINEN_SHIFT)</span></div><div class="line"><a name="l63320"></a><span class="lineno">63320</span>&#160;<span class="preprocessor">#define WDOG_BRD_STCTRLH_WINEN(base) (BITBAND_ACCESS16(&amp;WDOG_STCTRLH_REG(base), WDOG_STCTRLH_WINEN_SHIFT))</span></div><div class="line"><a name="l63321"></a><span class="lineno">63321</span>&#160;</div><div class="line"><a name="l63323"></a><span class="lineno">63323</span>&#160;<span class="preprocessor">#define WDOG_WR_STCTRLH_WINEN(base, value) (WDOG_RMW_STCTRLH(base, WDOG_STCTRLH_WINEN_MASK, WDOG_STCTRLH_WINEN(value)))</span></div><div class="line"><a name="l63324"></a><span class="lineno">63324</span>&#160;<span class="preprocessor">#define WDOG_BWR_STCTRLH_WINEN(base, value) (BITBAND_ACCESS16(&amp;WDOG_STCTRLH_REG(base), WDOG_STCTRLH_WINEN_SHIFT) = (value))</span></div><div class="line"><a name="l63325"></a><span class="lineno">63325</span>&#160;</div><div class="line"><a name="l63339"></a><span class="lineno">63339</span>&#160;<span class="preprocessor">#define WDOG_RD_STCTRLH_ALLOWUPDATE(base) ((WDOG_STCTRLH_REG(base) &amp; WDOG_STCTRLH_ALLOWUPDATE_MASK) &gt;&gt; WDOG_STCTRLH_ALLOWUPDATE_SHIFT)</span></div><div class="line"><a name="l63340"></a><span class="lineno">63340</span>&#160;<span class="preprocessor">#define WDOG_BRD_STCTRLH_ALLOWUPDATE(base) (BITBAND_ACCESS16(&amp;WDOG_STCTRLH_REG(base), WDOG_STCTRLH_ALLOWUPDATE_SHIFT))</span></div><div class="line"><a name="l63341"></a><span class="lineno">63341</span>&#160;</div><div class="line"><a name="l63343"></a><span class="lineno">63343</span>&#160;<span class="preprocessor">#define WDOG_WR_STCTRLH_ALLOWUPDATE(base, value) (WDOG_RMW_STCTRLH(base, WDOG_STCTRLH_ALLOWUPDATE_MASK, WDOG_STCTRLH_ALLOWUPDATE(value)))</span></div><div class="line"><a name="l63344"></a><span class="lineno">63344</span>&#160;<span class="preprocessor">#define WDOG_BWR_STCTRLH_ALLOWUPDATE(base, value) (BITBAND_ACCESS16(&amp;WDOG_STCTRLH_REG(base), WDOG_STCTRLH_ALLOWUPDATE_SHIFT) = (value))</span></div><div class="line"><a name="l63345"></a><span class="lineno">63345</span>&#160;</div><div class="line"><a name="l63358"></a><span class="lineno">63358</span>&#160;<span class="preprocessor">#define WDOG_RD_STCTRLH_DBGEN(base) ((WDOG_STCTRLH_REG(base) &amp; WDOG_STCTRLH_DBGEN_MASK) &gt;&gt; WDOG_STCTRLH_DBGEN_SHIFT)</span></div><div class="line"><a name="l63359"></a><span class="lineno">63359</span>&#160;<span class="preprocessor">#define WDOG_BRD_STCTRLH_DBGEN(base) (BITBAND_ACCESS16(&amp;WDOG_STCTRLH_REG(base), WDOG_STCTRLH_DBGEN_SHIFT))</span></div><div class="line"><a name="l63360"></a><span class="lineno">63360</span>&#160;</div><div class="line"><a name="l63362"></a><span class="lineno">63362</span>&#160;<span class="preprocessor">#define WDOG_WR_STCTRLH_DBGEN(base, value) (WDOG_RMW_STCTRLH(base, WDOG_STCTRLH_DBGEN_MASK, WDOG_STCTRLH_DBGEN(value)))</span></div><div class="line"><a name="l63363"></a><span class="lineno">63363</span>&#160;<span class="preprocessor">#define WDOG_BWR_STCTRLH_DBGEN(base, value) (BITBAND_ACCESS16(&amp;WDOG_STCTRLH_REG(base), WDOG_STCTRLH_DBGEN_SHIFT) = (value))</span></div><div class="line"><a name="l63364"></a><span class="lineno">63364</span>&#160;</div><div class="line"><a name="l63377"></a><span class="lineno">63377</span>&#160;<span class="preprocessor">#define WDOG_RD_STCTRLH_STOPEN(base) ((WDOG_STCTRLH_REG(base) &amp; WDOG_STCTRLH_STOPEN_MASK) &gt;&gt; WDOG_STCTRLH_STOPEN_SHIFT)</span></div><div class="line"><a name="l63378"></a><span class="lineno">63378</span>&#160;<span class="preprocessor">#define WDOG_BRD_STCTRLH_STOPEN(base) (BITBAND_ACCESS16(&amp;WDOG_STCTRLH_REG(base), WDOG_STCTRLH_STOPEN_SHIFT))</span></div><div class="line"><a name="l63379"></a><span class="lineno">63379</span>&#160;</div><div class="line"><a name="l63381"></a><span class="lineno">63381</span>&#160;<span class="preprocessor">#define WDOG_WR_STCTRLH_STOPEN(base, value) (WDOG_RMW_STCTRLH(base, WDOG_STCTRLH_STOPEN_MASK, WDOG_STCTRLH_STOPEN(value)))</span></div><div class="line"><a name="l63382"></a><span class="lineno">63382</span>&#160;<span class="preprocessor">#define WDOG_BWR_STCTRLH_STOPEN(base, value) (BITBAND_ACCESS16(&amp;WDOG_STCTRLH_REG(base), WDOG_STCTRLH_STOPEN_SHIFT) = (value))</span></div><div class="line"><a name="l63383"></a><span class="lineno">63383</span>&#160;</div><div class="line"><a name="l63396"></a><span class="lineno">63396</span>&#160;<span class="preprocessor">#define WDOG_RD_STCTRLH_WAITEN(base) ((WDOG_STCTRLH_REG(base) &amp; WDOG_STCTRLH_WAITEN_MASK) &gt;&gt; WDOG_STCTRLH_WAITEN_SHIFT)</span></div><div class="line"><a name="l63397"></a><span class="lineno">63397</span>&#160;<span class="preprocessor">#define WDOG_BRD_STCTRLH_WAITEN(base) (BITBAND_ACCESS16(&amp;WDOG_STCTRLH_REG(base), WDOG_STCTRLH_WAITEN_SHIFT))</span></div><div class="line"><a name="l63398"></a><span class="lineno">63398</span>&#160;</div><div class="line"><a name="l63400"></a><span class="lineno">63400</span>&#160;<span class="preprocessor">#define WDOG_WR_STCTRLH_WAITEN(base, value) (WDOG_RMW_STCTRLH(base, WDOG_STCTRLH_WAITEN_MASK, WDOG_STCTRLH_WAITEN(value)))</span></div><div class="line"><a name="l63401"></a><span class="lineno">63401</span>&#160;<span class="preprocessor">#define WDOG_BWR_STCTRLH_WAITEN(base, value) (BITBAND_ACCESS16(&amp;WDOG_STCTRLH_REG(base), WDOG_STCTRLH_WAITEN_SHIFT) = (value))</span></div><div class="line"><a name="l63402"></a><span class="lineno">63402</span>&#160;</div><div class="line"><a name="l63415"></a><span class="lineno">63415</span>&#160;<span class="preprocessor">#define WDOG_RD_STCTRLH_TESTWDOG(base) ((WDOG_STCTRLH_REG(base) &amp; WDOG_STCTRLH_TESTWDOG_MASK) &gt;&gt; WDOG_STCTRLH_TESTWDOG_SHIFT)</span></div><div class="line"><a name="l63416"></a><span class="lineno">63416</span>&#160;<span class="preprocessor">#define WDOG_BRD_STCTRLH_TESTWDOG(base) (BITBAND_ACCESS16(&amp;WDOG_STCTRLH_REG(base), WDOG_STCTRLH_TESTWDOG_SHIFT))</span></div><div class="line"><a name="l63417"></a><span class="lineno">63417</span>&#160;</div><div class="line"><a name="l63419"></a><span class="lineno">63419</span>&#160;<span class="preprocessor">#define WDOG_WR_STCTRLH_TESTWDOG(base, value) (WDOG_RMW_STCTRLH(base, WDOG_STCTRLH_TESTWDOG_MASK, WDOG_STCTRLH_TESTWDOG(value)))</span></div><div class="line"><a name="l63420"></a><span class="lineno">63420</span>&#160;<span class="preprocessor">#define WDOG_BWR_STCTRLH_TESTWDOG(base, value) (BITBAND_ACCESS16(&amp;WDOG_STCTRLH_REG(base), WDOG_STCTRLH_TESTWDOG_SHIFT) = (value))</span></div><div class="line"><a name="l63421"></a><span class="lineno">63421</span>&#160;</div><div class="line"><a name="l63439"></a><span class="lineno">63439</span>&#160;<span class="preprocessor">#define WDOG_RD_STCTRLH_TESTSEL(base) ((WDOG_STCTRLH_REG(base) &amp; WDOG_STCTRLH_TESTSEL_MASK) &gt;&gt; WDOG_STCTRLH_TESTSEL_SHIFT)</span></div><div class="line"><a name="l63440"></a><span class="lineno">63440</span>&#160;<span class="preprocessor">#define WDOG_BRD_STCTRLH_TESTSEL(base) (BITBAND_ACCESS16(&amp;WDOG_STCTRLH_REG(base), WDOG_STCTRLH_TESTSEL_SHIFT))</span></div><div class="line"><a name="l63441"></a><span class="lineno">63441</span>&#160;</div><div class="line"><a name="l63443"></a><span class="lineno">63443</span>&#160;<span class="preprocessor">#define WDOG_WR_STCTRLH_TESTSEL(base, value) (WDOG_RMW_STCTRLH(base, WDOG_STCTRLH_TESTSEL_MASK, WDOG_STCTRLH_TESTSEL(value)))</span></div><div class="line"><a name="l63444"></a><span class="lineno">63444</span>&#160;<span class="preprocessor">#define WDOG_BWR_STCTRLH_TESTSEL(base, value) (BITBAND_ACCESS16(&amp;WDOG_STCTRLH_REG(base), WDOG_STCTRLH_TESTSEL_SHIFT) = (value))</span></div><div class="line"><a name="l63445"></a><span class="lineno">63445</span>&#160;</div><div class="line"><a name="l63461"></a><span class="lineno">63461</span>&#160;<span class="preprocessor">#define WDOG_RD_STCTRLH_BYTESEL(base) ((WDOG_STCTRLH_REG(base) &amp; WDOG_STCTRLH_BYTESEL_MASK) &gt;&gt; WDOG_STCTRLH_BYTESEL_SHIFT)</span></div><div class="line"><a name="l63462"></a><span class="lineno">63462</span>&#160;<span class="preprocessor">#define WDOG_BRD_STCTRLH_BYTESEL(base) (WDOG_RD_STCTRLH_BYTESEL(base))</span></div><div class="line"><a name="l63463"></a><span class="lineno">63463</span>&#160;</div><div class="line"><a name="l63465"></a><span class="lineno">63465</span>&#160;<span class="preprocessor">#define WDOG_WR_STCTRLH_BYTESEL(base, value) (WDOG_RMW_STCTRLH(base, WDOG_STCTRLH_BYTESEL_MASK, WDOG_STCTRLH_BYTESEL(value)))</span></div><div class="line"><a name="l63466"></a><span class="lineno">63466</span>&#160;<span class="preprocessor">#define WDOG_BWR_STCTRLH_BYTESEL(base, value) (WDOG_WR_STCTRLH_BYTESEL(base, value))</span></div><div class="line"><a name="l63467"></a><span class="lineno">63467</span>&#160;</div><div class="line"><a name="l63482"></a><span class="lineno">63482</span>&#160;<span class="preprocessor">#define WDOG_RD_STCTRLH_DISTESTWDOG(base) ((WDOG_STCTRLH_REG(base) &amp; WDOG_STCTRLH_DISTESTWDOG_MASK) &gt;&gt; WDOG_STCTRLH_DISTESTWDOG_SHIFT)</span></div><div class="line"><a name="l63483"></a><span class="lineno">63483</span>&#160;<span class="preprocessor">#define WDOG_BRD_STCTRLH_DISTESTWDOG(base) (BITBAND_ACCESS16(&amp;WDOG_STCTRLH_REG(base), WDOG_STCTRLH_DISTESTWDOG_SHIFT))</span></div><div class="line"><a name="l63484"></a><span class="lineno">63484</span>&#160;</div><div class="line"><a name="l63486"></a><span class="lineno">63486</span>&#160;<span class="preprocessor">#define WDOG_WR_STCTRLH_DISTESTWDOG(base, value) (WDOG_RMW_STCTRLH(base, WDOG_STCTRLH_DISTESTWDOG_MASK, WDOG_STCTRLH_DISTESTWDOG(value)))</span></div><div class="line"><a name="l63487"></a><span class="lineno">63487</span>&#160;<span class="preprocessor">#define WDOG_BWR_STCTRLH_DISTESTWDOG(base, value) (BITBAND_ACCESS16(&amp;WDOG_STCTRLH_REG(base), WDOG_STCTRLH_DISTESTWDOG_SHIFT) = (value))</span></div><div class="line"><a name="l63488"></a><span class="lineno">63488</span>&#160;</div><div class="line"><a name="l63503"></a><span class="lineno">63503</span>&#160;<span class="preprocessor">#define WDOG_RD_STCTRLL(base)    (WDOG_STCTRLL_REG(base))</span></div><div class="line"><a name="l63504"></a><span class="lineno">63504</span>&#160;<span class="preprocessor">#define WDOG_WR_STCTRLL(base, value) (WDOG_STCTRLL_REG(base) = (value))</span></div><div class="line"><a name="l63505"></a><span class="lineno">63505</span>&#160;<span class="preprocessor">#define WDOG_RMW_STCTRLL(base, mask, value) (WDOG_WR_STCTRLL(base, (WDOG_RD_STCTRLL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l63506"></a><span class="lineno">63506</span>&#160;<span class="preprocessor">#define WDOG_SET_STCTRLL(base, value) (WDOG_WR_STCTRLL(base, WDOG_RD_STCTRLL(base) |  (value)))</span></div><div class="line"><a name="l63507"></a><span class="lineno">63507</span>&#160;<span class="preprocessor">#define WDOG_CLR_STCTRLL(base, value) (WDOG_WR_STCTRLL(base, WDOG_RD_STCTRLL(base) &amp; ~(value)))</span></div><div class="line"><a name="l63508"></a><span class="lineno">63508</span>&#160;<span class="preprocessor">#define WDOG_TOG_STCTRLL(base, value) (WDOG_WR_STCTRLL(base, WDOG_RD_STCTRLL(base) ^  (value)))</span></div><div class="line"><a name="l63509"></a><span class="lineno">63509</span>&#160;</div><div class="line"><a name="l63511"></a><span class="lineno">63511</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l63512"></a><span class="lineno">63512</span>&#160;<span class="comment"> * Constants &amp; macros for individual WDOG_STCTRLL bitfields</span></div><div class="line"><a name="l63513"></a><span class="lineno">63513</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l63514"></a><span class="lineno">63514</span>&#160;</div><div class="line"><a name="l63525"></a><span class="lineno">63525</span>&#160;<span class="preprocessor">#define WDOG_RD_STCTRLL_INTFLG(base) ((WDOG_STCTRLL_REG(base) &amp; WDOG_STCTRLL_INTFLG_MASK) &gt;&gt; WDOG_STCTRLL_INTFLG_SHIFT)</span></div><div class="line"><a name="l63526"></a><span class="lineno">63526</span>&#160;<span class="preprocessor">#define WDOG_BRD_STCTRLL_INTFLG(base) (BITBAND_ACCESS16(&amp;WDOG_STCTRLL_REG(base), WDOG_STCTRLL_INTFLG_SHIFT))</span></div><div class="line"><a name="l63527"></a><span class="lineno">63527</span>&#160;</div><div class="line"><a name="l63529"></a><span class="lineno">63529</span>&#160;<span class="preprocessor">#define WDOG_WR_STCTRLL_INTFLG(base, value) (WDOG_RMW_STCTRLL(base, WDOG_STCTRLL_INTFLG_MASK, WDOG_STCTRLL_INTFLG(value)))</span></div><div class="line"><a name="l63530"></a><span class="lineno">63530</span>&#160;<span class="preprocessor">#define WDOG_BWR_STCTRLL_INTFLG(base, value) (BITBAND_ACCESS16(&amp;WDOG_STCTRLL_REG(base), WDOG_STCTRLL_INTFLG_SHIFT) = (value))</span></div><div class="line"><a name="l63531"></a><span class="lineno">63531</span>&#160;</div><div class="line"><a name="l63546"></a><span class="lineno">63546</span>&#160;<span class="preprocessor">#define WDOG_RD_TOVALH(base)     (WDOG_TOVALH_REG(base))</span></div><div class="line"><a name="l63547"></a><span class="lineno">63547</span>&#160;<span class="preprocessor">#define WDOG_WR_TOVALH(base, value) (WDOG_TOVALH_REG(base) = (value))</span></div><div class="line"><a name="l63548"></a><span class="lineno">63548</span>&#160;<span class="preprocessor">#define WDOG_RMW_TOVALH(base, mask, value) (WDOG_WR_TOVALH(base, (WDOG_RD_TOVALH(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l63549"></a><span class="lineno">63549</span>&#160;<span class="preprocessor">#define WDOG_SET_TOVALH(base, value) (WDOG_WR_TOVALH(base, WDOG_RD_TOVALH(base) |  (value)))</span></div><div class="line"><a name="l63550"></a><span class="lineno">63550</span>&#160;<span class="preprocessor">#define WDOG_CLR_TOVALH(base, value) (WDOG_WR_TOVALH(base, WDOG_RD_TOVALH(base) &amp; ~(value)))</span></div><div class="line"><a name="l63551"></a><span class="lineno">63551</span>&#160;<span class="preprocessor">#define WDOG_TOG_TOVALH(base, value) (WDOG_WR_TOVALH(base, WDOG_RD_TOVALH(base) ^  (value)))</span></div><div class="line"><a name="l63552"></a><span class="lineno">63552</span>&#160;</div><div class="line"><a name="l63571"></a><span class="lineno">63571</span>&#160;<span class="preprocessor">#define WDOG_RD_TOVALL(base)     (WDOG_TOVALL_REG(base))</span></div><div class="line"><a name="l63572"></a><span class="lineno">63572</span>&#160;<span class="preprocessor">#define WDOG_WR_TOVALL(base, value) (WDOG_TOVALL_REG(base) = (value))</span></div><div class="line"><a name="l63573"></a><span class="lineno">63573</span>&#160;<span class="preprocessor">#define WDOG_RMW_TOVALL(base, mask, value) (WDOG_WR_TOVALL(base, (WDOG_RD_TOVALL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l63574"></a><span class="lineno">63574</span>&#160;<span class="preprocessor">#define WDOG_SET_TOVALL(base, value) (WDOG_WR_TOVALL(base, WDOG_RD_TOVALL(base) |  (value)))</span></div><div class="line"><a name="l63575"></a><span class="lineno">63575</span>&#160;<span class="preprocessor">#define WDOG_CLR_TOVALL(base, value) (WDOG_WR_TOVALL(base, WDOG_RD_TOVALL(base) &amp; ~(value)))</span></div><div class="line"><a name="l63576"></a><span class="lineno">63576</span>&#160;<span class="preprocessor">#define WDOG_TOG_TOVALL(base, value) (WDOG_WR_TOVALL(base, WDOG_RD_TOVALL(base) ^  (value)))</span></div><div class="line"><a name="l63577"></a><span class="lineno">63577</span>&#160;</div><div class="line"><a name="l63594"></a><span class="lineno">63594</span>&#160;<span class="preprocessor">#define WDOG_RD_WINH(base)       (WDOG_WINH_REG(base))</span></div><div class="line"><a name="l63595"></a><span class="lineno">63595</span>&#160;<span class="preprocessor">#define WDOG_WR_WINH(base, value) (WDOG_WINH_REG(base) = (value))</span></div><div class="line"><a name="l63596"></a><span class="lineno">63596</span>&#160;<span class="preprocessor">#define WDOG_RMW_WINH(base, mask, value) (WDOG_WR_WINH(base, (WDOG_RD_WINH(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l63597"></a><span class="lineno">63597</span>&#160;<span class="preprocessor">#define WDOG_SET_WINH(base, value) (WDOG_WR_WINH(base, WDOG_RD_WINH(base) |  (value)))</span></div><div class="line"><a name="l63598"></a><span class="lineno">63598</span>&#160;<span class="preprocessor">#define WDOG_CLR_WINH(base, value) (WDOG_WR_WINH(base, WDOG_RD_WINH(base) &amp; ~(value)))</span></div><div class="line"><a name="l63599"></a><span class="lineno">63599</span>&#160;<span class="preprocessor">#define WDOG_TOG_WINH(base, value) (WDOG_WR_WINH(base, WDOG_RD_WINH(base) ^  (value)))</span></div><div class="line"><a name="l63600"></a><span class="lineno">63600</span>&#160;</div><div class="line"><a name="l63617"></a><span class="lineno">63617</span>&#160;<span class="preprocessor">#define WDOG_RD_WINL(base)       (WDOG_WINL_REG(base))</span></div><div class="line"><a name="l63618"></a><span class="lineno">63618</span>&#160;<span class="preprocessor">#define WDOG_WR_WINL(base, value) (WDOG_WINL_REG(base) = (value))</span></div><div class="line"><a name="l63619"></a><span class="lineno">63619</span>&#160;<span class="preprocessor">#define WDOG_RMW_WINL(base, mask, value) (WDOG_WR_WINL(base, (WDOG_RD_WINL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l63620"></a><span class="lineno">63620</span>&#160;<span class="preprocessor">#define WDOG_SET_WINL(base, value) (WDOG_WR_WINL(base, WDOG_RD_WINL(base) |  (value)))</span></div><div class="line"><a name="l63621"></a><span class="lineno">63621</span>&#160;<span class="preprocessor">#define WDOG_CLR_WINL(base, value) (WDOG_WR_WINL(base, WDOG_RD_WINL(base) &amp; ~(value)))</span></div><div class="line"><a name="l63622"></a><span class="lineno">63622</span>&#160;<span class="preprocessor">#define WDOG_TOG_WINL(base, value) (WDOG_WR_WINL(base, WDOG_RD_WINL(base) ^  (value)))</span></div><div class="line"><a name="l63623"></a><span class="lineno">63623</span>&#160;</div><div class="line"><a name="l63638"></a><span class="lineno">63638</span>&#160;<span class="preprocessor">#define WDOG_RD_REFRESH(base)    (WDOG_REFRESH_REG(base))</span></div><div class="line"><a name="l63639"></a><span class="lineno">63639</span>&#160;<span class="preprocessor">#define WDOG_WR_REFRESH(base, value) (WDOG_REFRESH_REG(base) = (value))</span></div><div class="line"><a name="l63640"></a><span class="lineno">63640</span>&#160;<span class="preprocessor">#define WDOG_RMW_REFRESH(base, mask, value) (WDOG_WR_REFRESH(base, (WDOG_RD_REFRESH(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l63641"></a><span class="lineno">63641</span>&#160;<span class="preprocessor">#define WDOG_SET_REFRESH(base, value) (WDOG_WR_REFRESH(base, WDOG_RD_REFRESH(base) |  (value)))</span></div><div class="line"><a name="l63642"></a><span class="lineno">63642</span>&#160;<span class="preprocessor">#define WDOG_CLR_REFRESH(base, value) (WDOG_WR_REFRESH(base, WDOG_RD_REFRESH(base) &amp; ~(value)))</span></div><div class="line"><a name="l63643"></a><span class="lineno">63643</span>&#160;<span class="preprocessor">#define WDOG_TOG_REFRESH(base, value) (WDOG_WR_REFRESH(base, WDOG_RD_REFRESH(base) ^  (value)))</span></div><div class="line"><a name="l63644"></a><span class="lineno">63644</span>&#160;</div><div class="line"><a name="l63659"></a><span class="lineno">63659</span>&#160;<span class="preprocessor">#define WDOG_RD_UNLOCK(base)     (WDOG_UNLOCK_REG(base))</span></div><div class="line"><a name="l63660"></a><span class="lineno">63660</span>&#160;<span class="preprocessor">#define WDOG_WR_UNLOCK(base, value) (WDOG_UNLOCK_REG(base) = (value))</span></div><div class="line"><a name="l63661"></a><span class="lineno">63661</span>&#160;<span class="preprocessor">#define WDOG_RMW_UNLOCK(base, mask, value) (WDOG_WR_UNLOCK(base, (WDOG_RD_UNLOCK(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l63662"></a><span class="lineno">63662</span>&#160;<span class="preprocessor">#define WDOG_SET_UNLOCK(base, value) (WDOG_WR_UNLOCK(base, WDOG_RD_UNLOCK(base) |  (value)))</span></div><div class="line"><a name="l63663"></a><span class="lineno">63663</span>&#160;<span class="preprocessor">#define WDOG_CLR_UNLOCK(base, value) (WDOG_WR_UNLOCK(base, WDOG_RD_UNLOCK(base) &amp; ~(value)))</span></div><div class="line"><a name="l63664"></a><span class="lineno">63664</span>&#160;<span class="preprocessor">#define WDOG_TOG_UNLOCK(base, value) (WDOG_WR_UNLOCK(base, WDOG_RD_UNLOCK(base) ^  (value)))</span></div><div class="line"><a name="l63665"></a><span class="lineno">63665</span>&#160;</div><div class="line"><a name="l63680"></a><span class="lineno">63680</span>&#160;<span class="preprocessor">#define WDOG_RD_TMROUTH(base)    (WDOG_TMROUTH_REG(base))</span></div><div class="line"><a name="l63681"></a><span class="lineno">63681</span>&#160;<span class="preprocessor">#define WDOG_WR_TMROUTH(base, value) (WDOG_TMROUTH_REG(base) = (value))</span></div><div class="line"><a name="l63682"></a><span class="lineno">63682</span>&#160;<span class="preprocessor">#define WDOG_RMW_TMROUTH(base, mask, value) (WDOG_WR_TMROUTH(base, (WDOG_RD_TMROUTH(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l63683"></a><span class="lineno">63683</span>&#160;<span class="preprocessor">#define WDOG_SET_TMROUTH(base, value) (WDOG_WR_TMROUTH(base, WDOG_RD_TMROUTH(base) |  (value)))</span></div><div class="line"><a name="l63684"></a><span class="lineno">63684</span>&#160;<span class="preprocessor">#define WDOG_CLR_TMROUTH(base, value) (WDOG_WR_TMROUTH(base, WDOG_RD_TMROUTH(base) &amp; ~(value)))</span></div><div class="line"><a name="l63685"></a><span class="lineno">63685</span>&#160;<span class="preprocessor">#define WDOG_TOG_TMROUTH(base, value) (WDOG_WR_TMROUTH(base, WDOG_RD_TMROUTH(base) ^  (value)))</span></div><div class="line"><a name="l63686"></a><span class="lineno">63686</span>&#160;</div><div class="line"><a name="l63706"></a><span class="lineno">63706</span>&#160;<span class="preprocessor">#define WDOG_RD_TMROUTL(base)    (WDOG_TMROUTL_REG(base))</span></div><div class="line"><a name="l63707"></a><span class="lineno">63707</span>&#160;<span class="preprocessor">#define WDOG_WR_TMROUTL(base, value) (WDOG_TMROUTL_REG(base) = (value))</span></div><div class="line"><a name="l63708"></a><span class="lineno">63708</span>&#160;<span class="preprocessor">#define WDOG_RMW_TMROUTL(base, mask, value) (WDOG_WR_TMROUTL(base, (WDOG_RD_TMROUTL(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l63709"></a><span class="lineno">63709</span>&#160;<span class="preprocessor">#define WDOG_SET_TMROUTL(base, value) (WDOG_WR_TMROUTL(base, WDOG_RD_TMROUTL(base) |  (value)))</span></div><div class="line"><a name="l63710"></a><span class="lineno">63710</span>&#160;<span class="preprocessor">#define WDOG_CLR_TMROUTL(base, value) (WDOG_WR_TMROUTL(base, WDOG_RD_TMROUTL(base) &amp; ~(value)))</span></div><div class="line"><a name="l63711"></a><span class="lineno">63711</span>&#160;<span class="preprocessor">#define WDOG_TOG_TMROUTL(base, value) (WDOG_WR_TMROUTL(base, WDOG_RD_TMROUTL(base) ^  (value)))</span></div><div class="line"><a name="l63712"></a><span class="lineno">63712</span>&#160;</div><div class="line"><a name="l63727"></a><span class="lineno">63727</span>&#160;<span class="preprocessor">#define WDOG_RD_RSTCNT(base)     (WDOG_RSTCNT_REG(base))</span></div><div class="line"><a name="l63728"></a><span class="lineno">63728</span>&#160;<span class="preprocessor">#define WDOG_WR_RSTCNT(base, value) (WDOG_RSTCNT_REG(base) = (value))</span></div><div class="line"><a name="l63729"></a><span class="lineno">63729</span>&#160;<span class="preprocessor">#define WDOG_RMW_RSTCNT(base, mask, value) (WDOG_WR_RSTCNT(base, (WDOG_RD_RSTCNT(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l63730"></a><span class="lineno">63730</span>&#160;<span class="preprocessor">#define WDOG_SET_RSTCNT(base, value) (WDOG_WR_RSTCNT(base, WDOG_RD_RSTCNT(base) |  (value)))</span></div><div class="line"><a name="l63731"></a><span class="lineno">63731</span>&#160;<span class="preprocessor">#define WDOG_CLR_RSTCNT(base, value) (WDOG_WR_RSTCNT(base, WDOG_RD_RSTCNT(base) &amp; ~(value)))</span></div><div class="line"><a name="l63732"></a><span class="lineno">63732</span>&#160;<span class="preprocessor">#define WDOG_TOG_RSTCNT(base, value) (WDOG_WR_RSTCNT(base, WDOG_RD_RSTCNT(base) ^  (value)))</span></div><div class="line"><a name="l63733"></a><span class="lineno">63733</span>&#160;</div><div class="line"><a name="l63748"></a><span class="lineno">63748</span>&#160;<span class="preprocessor">#define WDOG_RD_PRESC(base)      (WDOG_PRESC_REG(base))</span></div><div class="line"><a name="l63749"></a><span class="lineno">63749</span>&#160;<span class="preprocessor">#define WDOG_WR_PRESC(base, value) (WDOG_PRESC_REG(base) = (value))</span></div><div class="line"><a name="l63750"></a><span class="lineno">63750</span>&#160;<span class="preprocessor">#define WDOG_RMW_PRESC(base, mask, value) (WDOG_WR_PRESC(base, (WDOG_RD_PRESC(base) &amp; ~(mask)) | (value)))</span></div><div class="line"><a name="l63751"></a><span class="lineno">63751</span>&#160;<span class="preprocessor">#define WDOG_SET_PRESC(base, value) (WDOG_WR_PRESC(base, WDOG_RD_PRESC(base) |  (value)))</span></div><div class="line"><a name="l63752"></a><span class="lineno">63752</span>&#160;<span class="preprocessor">#define WDOG_CLR_PRESC(base, value) (WDOG_WR_PRESC(base, WDOG_RD_PRESC(base) &amp; ~(value)))</span></div><div class="line"><a name="l63753"></a><span class="lineno">63753</span>&#160;<span class="preprocessor">#define WDOG_TOG_PRESC(base, value) (WDOG_WR_PRESC(base, WDOG_RD_PRESC(base) ^  (value)))</span></div><div class="line"><a name="l63754"></a><span class="lineno">63754</span>&#160;</div><div class="line"><a name="l63756"></a><span class="lineno">63756</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l63757"></a><span class="lineno">63757</span>&#160;<span class="comment"> * Constants &amp; macros for individual WDOG_PRESC bitfields</span></div><div class="line"><a name="l63758"></a><span class="lineno">63758</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l63759"></a><span class="lineno">63759</span>&#160;</div><div class="line"><a name="l63769"></a><span class="lineno">63769</span>&#160;<span class="preprocessor">#define WDOG_RD_PRESC_PRESCVAL(base) ((WDOG_PRESC_REG(base) &amp; WDOG_PRESC_PRESCVAL_MASK) &gt;&gt; WDOG_PRESC_PRESCVAL_SHIFT)</span></div><div class="line"><a name="l63770"></a><span class="lineno">63770</span>&#160;<span class="preprocessor">#define WDOG_BRD_PRESC_PRESCVAL(base) (WDOG_RD_PRESC_PRESCVAL(base))</span></div><div class="line"><a name="l63771"></a><span class="lineno">63771</span>&#160;</div><div class="line"><a name="l63773"></a><span class="lineno">63773</span>&#160;<span class="preprocessor">#define WDOG_WR_PRESC_PRESCVAL(base, value) (WDOG_RMW_PRESC(base, WDOG_PRESC_PRESCVAL_MASK, WDOG_PRESC_PRESCVAL(value)))</span></div><div class="line"><a name="l63774"></a><span class="lineno">63774</span>&#160;<span class="preprocessor">#define WDOG_BWR_PRESC_PRESCVAL(base, value) (WDOG_WR_PRESC_PRESCVAL(base, value))</span></div><div class="line"><a name="l63775"></a><span class="lineno">63775</span>&#160;</div><div class="line"><a name="l63778"></a><span class="lineno">63778</span>&#160;<span class="preprocessor">#define JTAG_IDX (0) </span></div><div class="line"><a name="l63779"></a><span class="lineno">63779</span>&#160;<span class="preprocessor">#define TPIU_IDX (0) </span></div><div class="line"><a name="l63780"></a><span class="lineno">63780</span>&#160;<span class="preprocessor">#define SCB_IDX (0) </span></div><div class="line"><a name="l63781"></a><span class="lineno">63781</span>&#160;<span class="preprocessor">#define CoreDebug_IDX (0) </span></div><div class="line"><a name="l63783"></a><span class="lineno">63783</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __MK64F12_EXTENSION_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l63784"></a><span class="lineno">63784</span>&#160;</div><div class="ttc" id="_m_k64_f12_8h_html"><div class="ttname"><a href="_m_k64_f12_8h.html">MK64F12.h</a></div><div class="ttdoc">CMSIS Peripheral Access Layer for MK64F12. </div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_ca6309d378ceffb9970caf11a0592736.html">SDK</a></li><li class="navelem"><a class="el" href="dir_d6bab48f71b8bf5b7c9355064122c19d.html">platform</a></li><li class="navelem"><a class="el" href="dir_7b6aedc53e71fe13a86e8715fa5fbf78.html">devices</a></li><li class="navelem"><a class="el" href="dir_a91e7a3ee5e24e44328d939437d5db0e.html">MK64F12</a></li><li class="navelem"><a class="el" href="dir_72865bb5acf20f2846760b338488d99a.html">include</a></li><li class="navelem"><b>MK64F12_extension.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
