# This script segment is generated automatically by AutoPilot

# Memory (RAM/ROM)  definition:
set ID 700
set hasByteEnable 0
set MemName GAT_compute_one_graph_compute_connectivity_mask_connectivity_mask
set CoreName ap_simcore_mem
set PortList { 1 0 }
set DataWd 32
set AddrRange 10000
set AddrWd 14
set impl_style block
set TrueReset 0
set IsROM 0
set ROMData { }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set DelayBudget 1.352
set ClkPeriod 4
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem  \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $MemName BINDTYPE {storage} TYPE {ram_2p} IMPL {bram} LATENCY 2 ALLOW_PRAGMA 1
}


set CoreName RAM_2P_BRAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem  \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 701 \
    name edge_list \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_list \
    op interface \
    ports { edge_list_address0 { O 10 vector } edge_list_ce0 { O 1 bit } edge_list_q0 { I 32 vector } edge_list_address1 { O 10 vector } edge_list_ce1 { O 1 bit } edge_list_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_list'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 702 \
    name connectivity_mask_final_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_final_0 \
    op interface \
    ports { connectivity_mask_final_0_address1 { O 7 vector } connectivity_mask_final_0_ce1 { O 1 bit } connectivity_mask_final_0_we1 { O 1 bit } connectivity_mask_final_0_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_final_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 703 \
    name connectivity_mask_final_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_final_1 \
    op interface \
    ports { connectivity_mask_final_1_address1 { O 7 vector } connectivity_mask_final_1_ce1 { O 1 bit } connectivity_mask_final_1_we1 { O 1 bit } connectivity_mask_final_1_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_final_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 704 \
    name connectivity_mask_final_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_final_2 \
    op interface \
    ports { connectivity_mask_final_2_address1 { O 7 vector } connectivity_mask_final_2_ce1 { O 1 bit } connectivity_mask_final_2_we1 { O 1 bit } connectivity_mask_final_2_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_final_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 705 \
    name connectivity_mask_final_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_final_3 \
    op interface \
    ports { connectivity_mask_final_3_address1 { O 7 vector } connectivity_mask_final_3_ce1 { O 1 bit } connectivity_mask_final_3_we1 { O 1 bit } connectivity_mask_final_3_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_final_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 706 \
    name connectivity_mask_final_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_final_4 \
    op interface \
    ports { connectivity_mask_final_4_address1 { O 7 vector } connectivity_mask_final_4_ce1 { O 1 bit } connectivity_mask_final_4_we1 { O 1 bit } connectivity_mask_final_4_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_final_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 707 \
    name connectivity_mask_final_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_final_5 \
    op interface \
    ports { connectivity_mask_final_5_address1 { O 7 vector } connectivity_mask_final_5_ce1 { O 1 bit } connectivity_mask_final_5_we1 { O 1 bit } connectivity_mask_final_5_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_final_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 708 \
    name connectivity_mask_final_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_final_6 \
    op interface \
    ports { connectivity_mask_final_6_address1 { O 7 vector } connectivity_mask_final_6_ce1 { O 1 bit } connectivity_mask_final_6_we1 { O 1 bit } connectivity_mask_final_6_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_final_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 709 \
    name connectivity_mask_final_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_final_7 \
    op interface \
    ports { connectivity_mask_final_7_address1 { O 7 vector } connectivity_mask_final_7_ce1 { O 1 bit } connectivity_mask_final_7_we1 { O 1 bit } connectivity_mask_final_7_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_final_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 710 \
    name connectivity_mask_final_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_final_8 \
    op interface \
    ports { connectivity_mask_final_8_address1 { O 7 vector } connectivity_mask_final_8_ce1 { O 1 bit } connectivity_mask_final_8_we1 { O 1 bit } connectivity_mask_final_8_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_final_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 711 \
    name connectivity_mask_final_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_final_9 \
    op interface \
    ports { connectivity_mask_final_9_address1 { O 7 vector } connectivity_mask_final_9_ce1 { O 1 bit } connectivity_mask_final_9_we1 { O 1 bit } connectivity_mask_final_9_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_final_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 712 \
    name connectivity_mask_final_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_final_10 \
    op interface \
    ports { connectivity_mask_final_10_address1 { O 7 vector } connectivity_mask_final_10_ce1 { O 1 bit } connectivity_mask_final_10_we1 { O 1 bit } connectivity_mask_final_10_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_final_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 713 \
    name connectivity_mask_final_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_final_11 \
    op interface \
    ports { connectivity_mask_final_11_address1 { O 7 vector } connectivity_mask_final_11_ce1 { O 1 bit } connectivity_mask_final_11_we1 { O 1 bit } connectivity_mask_final_11_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_final_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 714 \
    name connectivity_mask_final_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_final_12 \
    op interface \
    ports { connectivity_mask_final_12_address1 { O 7 vector } connectivity_mask_final_12_ce1 { O 1 bit } connectivity_mask_final_12_we1 { O 1 bit } connectivity_mask_final_12_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_final_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 715 \
    name connectivity_mask_final_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_final_13 \
    op interface \
    ports { connectivity_mask_final_13_address1 { O 7 vector } connectivity_mask_final_13_ce1 { O 1 bit } connectivity_mask_final_13_we1 { O 1 bit } connectivity_mask_final_13_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_final_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 716 \
    name connectivity_mask_final_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_final_14 \
    op interface \
    ports { connectivity_mask_final_14_address1 { O 7 vector } connectivity_mask_final_14_ce1 { O 1 bit } connectivity_mask_final_14_we1 { O 1 bit } connectivity_mask_final_14_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_final_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 717 \
    name connectivity_mask_final_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_final_15 \
    op interface \
    ports { connectivity_mask_final_15_address1 { O 7 vector } connectivity_mask_final_15_ce1 { O 1 bit } connectivity_mask_final_15_we1 { O 1 bit } connectivity_mask_final_15_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_final_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 718 \
    name connectivity_mask_final_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_final_16 \
    op interface \
    ports { connectivity_mask_final_16_address1 { O 7 vector } connectivity_mask_final_16_ce1 { O 1 bit } connectivity_mask_final_16_we1 { O 1 bit } connectivity_mask_final_16_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_final_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 719 \
    name connectivity_mask_final_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_final_17 \
    op interface \
    ports { connectivity_mask_final_17_address1 { O 7 vector } connectivity_mask_final_17_ce1 { O 1 bit } connectivity_mask_final_17_we1 { O 1 bit } connectivity_mask_final_17_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_final_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 720 \
    name connectivity_mask_final_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_final_18 \
    op interface \
    ports { connectivity_mask_final_18_address1 { O 7 vector } connectivity_mask_final_18_ce1 { O 1 bit } connectivity_mask_final_18_we1 { O 1 bit } connectivity_mask_final_18_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_final_18'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


