------------------------------------------------------------------------------
--                                                                          --
--                    Copyright (C) 2015, AdaCore                           --
--                                                                          --
--  Redistribution and use in source and binary forms, with or without      --
--  modification, are permitted provided that the following conditions are  --
--  met:                                                                    --
--     1. Redistributions of source code must retain the above copyright    --
--        notice, this list of conditions and the following disclaimer.     --
--     2. Redistributions in binary form must reproduce the above copyright --
--        notice, this list of conditions and the following disclaimer in   --
--        the documentation and/or other materials provided with the        --
--        distribution.                                                     --
--     3. Neither the name of STMicroelectronics nor the names of its       --
--        contributors may be used to endorse or promote products derived   --
--        from this software without specific prior written permission.     --
--                                                                          --
--   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS    --
--   "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT      --
--   LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR  --
--   A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT   --
--   HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, --
--   SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT       --
--   LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,  --
--   DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY  --
--   THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT    --
--   (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE  --
--   OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.   --
--                                                                          --
--                                                                          --
--  This file is based on:                                                  --
--                                                                          --
--   @file    stm32f4xx_hal_adc.h                                           --
--   @author  MCD Application Team                                          --
--   @version V1.3.1                                                        --
--   @date    25-March-2015                                                 --
--   @brief   Header file of ADC HAL module.                                --
--                                                                          --
--   COPYRIGHT(c) 2014 STMicroelectronics                                   --
------------------------------------------------------------------------------

--  This file provides interfaces for the analog-to-digital converters on the
--  STM32F4 (ARM Cortex M4F) microcontrollers from ST Microelectronics.

--  Channels are mapped to GPIO_Point values as follows.  See
--  the STM32F40x datasheet, Table 7. "STM32F40x pin and ball definitions"
--
--  Channel    ADC    ADC    ADC
--    #         1      2      3
--
--    0        PA0    PA0    PA0
--    1        PA1    PA1    PA1
--    2        PA2    PA2    PA2
--    3        PA3    PA3    PA3
--    4        PA4    PA4    PF6
--    5        PA5    PA5    PF7
--    6        PA6    PA6    PF8
--    7        PA7    PA7    PF9
--    8        PB0    PB0    PF10
--    9        PB1    PB1    PF3
--   10        PC0    PC0    PC0
--   11        PC1    PC1    PC1
--   12        PC2    PC2    PC2
--   13        PC3    PC3    PC3
--   14        PC4    PC4    PF4
--   15        PC5    PC5    PF5

with Ada.Real_Time; use Ada.Real_Time;

package STM32F4.ADC is
   pragma Elaborate_Body;

   type Analog_To_Digital_Converter is limited private;

   type Analog_Input_Channel is mod 19; -- thus 0 .. 18, for 19 total channels

   type ADC_Point is record
      ADC     : access Analog_To_Digital_Converter;
      Channel : Analog_Input_Channel;
   end record;

   VRef_Channel : constant Analog_Input_Channel := 17;
   --  See RM pg 389 section 13.3.3
   --  Note only available with ADC_1

   VBat_Channel : constant Analog_Input_Channel := 18;
   --  See RM pg 410, section 13.10; also pg 389 section 13.3.3
   --  Note only available with ADC_1

   subtype TemperatureSensor_Channel is Analog_Input_Channel with
     Static_Predicate => TemperatureSensor_Channel in 16 | VBat_Channel;
   --  See RM pg 389 section 13.3.3. On some MCUs the temperature channel is
   --  the same as the VBat channel, on others it is channel 16. Note only
   --  available with ADC_1

   ADC_Supply_Voltage : constant := 3300;  -- millivolts

   procedure Enable (This : in out Analog_To_Digital_Converter) with
     Post => Enabled (This);

   procedure Disable (This : in out Analog_To_Digital_Converter) with
     Post => not Enabled (This);

   function Enabled (This : Analog_To_Digital_Converter) return Boolean;

   type ADC_Resolution is
     (ADC_Resolution_12_Bits,  -- 15 ADC Clock cycles
      ADC_Resolution_10_Bits,  -- 13 ADC Clock cycles
      ADC_Resolution_8_Bits,   -- 11 ADC Clock cycles
      ADC_Resolution_6_Bits);  --  9 ADC Clock cycles

   type Data_Alignment is (Left_Aligned, Right_Aligned);

   procedure Configure_Unit
     (This       : in out Analog_To_Digital_Converter;
      Resolution : ADC_Resolution;
      Alignment  : Data_Alignment) with
     Post => Current_Resolution (This) = Resolution and
             Current_Alignment (This) = Alignment;

   function Current_Resolution (This : Analog_To_Digital_Converter)
      return ADC_Resolution;

   function Current_Alignment (This : Analog_To_Digital_Converter)
      return Data_Alignment;

   type Channel_Sampling_Times is
     (Sample_3_Cycles,
      Sample_15_Cycles,
      Sample_28_Cycles,
      Sample_56_Cycles,
      Sample_84_Cycles,
      Sample_112_Cycles,
      Sample_144_Cycles,
      Sample_480_Cycles)
     with Size => 3;

   type External_Trigger is
     (Trigger_Disabled,
      Trigger_Rising_Edge,
      Trigger_Falling_Edge,
      Trigger_Both_Edges);

   type Regular_Channel_Rank is range 1 .. 16;

   type Injected_Channel_Rank is range 1 .. 4;

   type External_Events_Regular_Group is
     (Timer1_CC1_Event,
      Timer1_CC2_Event,
      Timer1_CC3_Event,
      Timer2_CC2_Event,
      Timer2_CC3_Event,
      Timer2_CC4_Event,
      Timer2_TRGO_Event,
      Timer3_CC1_Event,
      Timer3_TRGO_Event,
      Timer4_CC4_Event,
      Timer5_CC1_Event,
      Timer5_CC2_Event,
      Timer5_CC3_Event,
      Timer8_CC1_Event,
      Timer8_TRGO_Event,
      EXTI_Line11);

   type Regular_Channel_Conversion_Trigger (Enabler : External_Trigger) is
      record
         case Enabler is
            when Trigger_Disabled =>
               null;
            when others =>
               Event : External_Events_Regular_Group;
         end case;
      end record;

   Software_Triggered : constant Regular_Channel_Conversion_Trigger
     := (Enabler => Trigger_Disabled);

   type Regular_Channel_Conversion is record
      Channel     : Analog_Input_Channel;
      Sample_Time : Channel_Sampling_Times;
   end record;

   type Regular_Channel_Conversions is
     array (Regular_Channel_Rank range <>) of Regular_Channel_Conversion;

   procedure Configure_Regular_Conversions
     (This        : in out Analog_To_Digital_Converter;
      Continuous  : Boolean;
      Trigger     : Regular_Channel_Conversion_Trigger;
      Enable_EOC  : Boolean;
      Conversions : Regular_Channel_Conversions)
     with
       Pre => Conversions'Length > 0,
       Post =>
         Length_Matches_Expected (This, Conversions) and
         --  if there are multiple channels to be converted, we must want to
         --  scan them so we set Scan_Mode accordingly
         (if Conversions'Length > 1 then Scan_Mode_Enabled (This)) and
         (if Enable_EOC then EOC_Selection_Enabled (This)) and
         --  The VBat and VRef internal connections are enabled if This is
         --  ADC_1 and the corresponding channels are included in the lists.
         (VBat_May_Be_Enabled (This, Conversions) or else
          VRef_TemperatureSensor_May_Be_Enabled (This, Conversions));
   --  Configures all the regular channel conversions described in the array
   --  Conversions. Note that the order of conversions in the array is the
   --  order in which they are scanned, ie, their index is their "rank" in
   --  the data structure. Note that if the VBat and Temperature channels are
   --  the same channel, then only the VBat conversion takes place and only
   --  that one will be enabled, so we must check the two in that order.

   function Regular_Conversions_Expected (This : Analog_To_Digital_Converter)
     return Natural;
   --  Returns the total number of regular channel conversions specified in the
   --  hardware

   function Scan_Mode_Enabled (This : Analog_To_Digital_Converter)
     return Boolean;
   --  Returns whether only one channel is converted, or if multiple channels
   --  are converted (i.e., scanned). Note that this is independent of whether
   --  the conversions are continuous.

   function EOC_Selection_Enabled (This : Analog_To_Digital_Converter)
     return Boolean;
   --  Returns whether the End of Conversion Selection (EOCS) bit is enabled.
   --  See the EOCS bit definition, RM pg 417.
   --
   --  When EOCS is not enabled, the EOC bit in the Status Register is set at
   --  the end of each *sequence* of regular conversions. Overrun detection is
   --  enabled only if DMA is enabled.
   --
   --  When EOCS is enabled, the EOC bit in the SR is set at the end of each
   --  *individual* regular conversion, and overrun detection is enabled.

   type External_Events_Injected_Group is
     (Timer1_CC4_Event,
      Timer1_TRGO_Event,
      Timer2_CC1_Event,
      Timer2_TRGO_Event,
      Timer3_CC2_Event,
      Timer3_CC4_Event,
      Timer4_CC1_Event,
      Timer4_CC2_Event,
      Timer4_CC3_Event,
      Timer4_TRGO_Event,
      Timer5_CC4_Event,
      Timer5_TRGO_Event,
      Timer8_CC2_Event,
      Timer8_CC3_Event,
      Timer8_CC4_Event,
      EXTI_Line15);

   type Injected_Channel_Conversion_Trigger (Enabler : External_Trigger) is
      record
         case Enabler is
            when Trigger_Disabled =>
               null;
            when others =>
               Event : External_Events_Injected_Group;
         end case;
      end record;

   Software_Triggered_Injected : constant Injected_Channel_Conversion_Trigger
     := (Enabler => Trigger_Disabled);

   type Injected_Data_Offset is new Bits_12;

   type Injected_Channel_Conversion is record
      Channel     : Analog_Input_Channel;
      Sample_Time : Channel_Sampling_Times;
      Offset      : Injected_Data_Offset := 0;
   end record;

   type Injected_Channel_Conversions is
     array (Injected_Channel_Rank range <>) of Injected_Channel_Conversion;

   procedure Configure_Injected_Conversions
     (This          : in out Analog_To_Digital_Converter;
      AutoInjection : Boolean;
      Trigger       : Injected_Channel_Conversion_Trigger;
      Enable_EOC    : Boolean;
      Conversions   : Injected_Channel_Conversions)
     with
       Pre =>
         Conversions'Length > 0 and
         (if AutoInjection then Trigger = Software_Triggered_Injected) and
         (if AutoInjection then not Discontinuous_Mode_Injected_Enabled (This)),
       Post =>
         Length_Is_Expected (This, Conversions) and
         (if Enable_EOC then EOC_Selection_Enabled (This)) and
         --  The VBat and VRef internal connections are enabled if This is
         --  ADC_1 and the corresponding channels are included in the lists.
         (VBat_May_Be_Enabled (This, Conversions)  or else
          VRef_TemperatureSensor_May_Be_Enabled (This, Conversions));
   --  Configures all the injected channel conversions described in the array
   --  Conversions. Note that the order of conversions in the array is the
   --  order in which they are scanned, ie, their index is their "rank" in
   --  the data structure. Note that if the VBat and Temperature channels are
   --  the same channel, then only the VBat conversion takes place and only
   --  that one will be enabled, so we must check the two in that order.

   function Injected_Conversions_Expected (This : Analog_To_Digital_Converter)
     return Natural;
   --  Returns the total number of injected channel conversions to be done

   function VBat_Enabled return Boolean;
   --  Returns whether the hardware has the VBat internal connection enabled

   function VRef_TemperatureSensor_Enabled return Boolean;
   --  Returns whether the hardware has the VRef or temperature sensor internal
   --  connection enabled

   procedure Start_Conversion (This : in out Analog_To_Digital_Converter) with
     Pre => Regular_Conversions_Expected (This) > 0;
   --  Starts the conversion(s) for the regular channels

   function Conversion_Started (This : Analog_To_Digital_Converter)
     return Boolean;
   --  Returns whether the regular channels' conversions have started. Note
   --  that the ADC hardware clears the corresponding bit immediately, as
   --  part of starting.

   function Conversion_Value (This : Analog_To_Digital_Converter)
      return Half_Word with Inline;
   --  Returns the latest regular conversion result for the specified ADC unit

   function Data_Register_Address (This : Analog_To_Digital_Converter)
     return System.Address
     with Inline;
   --  Returns the address of the ADC Data Register. This is exported
   --  STRICTLY for the sake of clients using DMA. All other
   --  clients of this package should use the Conversion_Value functions!
   --  Seriously, don't use this function otherwise.

   procedure Start_Injected_Conversion (This : in out Analog_To_Digital_Converter)
     with Pre => Injected_Conversions_Expected (This) > 0;
   --  Note that the ADC hardware clears the corresponding bit immediately, as
   --  part of starting.

   function Injected_Conversion_Started (This : Analog_To_Digital_Converter)
      return Boolean;
   --  Returns whether the injected channels' conversions have started

   function Injected_Conversion_Value
     (This : Analog_To_Digital_Converter;
      Rank : Injected_Channel_Rank)
      return Half_Word
     with Inline;
   --  Returns the latest conversion result for the analog input channel at
   --  the injected sequence position given by Rank on the specified ADC unit.
   --
   --  Note that the offset corresponding to the specified Rank is subtracted
   --  automatically, so check the sign bit for a negative result.

   function Multimode_Conversion_Value return Word with Inline;
   --  Returns the latest ADC_1, ADC_2 and ADC_3 regular channel conversions'
   --  results based the selected multi ADC mode

   type Discontinuous_Mode_Channel_Count is range 1 .. 8;
   --  Note this uses a biased representation implicitly because the underlying
   --  representational bit values are 0 ... 7

   procedure Enable_Discontinuous_Mode
     (This    : in out Analog_To_Digital_Converter;
      Regular : Boolean;  -- if False, applies to Injected channels
      Count   : Discontinuous_Mode_Channel_Count)
     with
       Pre => not AutoInjection_Enabled (This),
       Post =>
         (if Regular then
            (Discontinuous_Mode_Regular_Enabled (This)) and
            (not Discontinuous_Mode_Injected_Enabled (This))
          else
            (not Discontinuous_Mode_Regular_Enabled (This)) and
            (Discontinuous_Mode_Injected_Enabled (This)));
   --  Enables discontinuous mode and sets the count. If Regular is True,
   --  enables the mode only for regular channels. If Regular is False, enables
   --  the mode only for Injected channels. The note in RM 13.3.10, pg 393,
   --  says we cannot enable the mode for both regular and injected channels
   --  at the same time, so this flag ensures we follow that rule.

   procedure Disable_Discontinuous_Mode_Regular
     (This : in out Analog_To_Digital_Converter)
      with Post => not Discontinuous_Mode_Regular_Enabled (This);

   procedure Disable_Discontinuous_Mode_Injected
     (This : in out Analog_To_Digital_Converter)
      with Post => not Discontinuous_Mode_Injected_Enabled (This);

   function Discontinuous_Mode_Regular_Enabled
     (This : Analog_To_Digital_Converter)
     return Boolean;

   function Discontinuous_Mode_Injected_Enabled
     (This : Analog_To_Digital_Converter)
      return Boolean;

   function AutoInjection_Enabled
     (This : Analog_To_Digital_Converter)
      return Boolean;

   --  DMA Management  --------------------------------------------------------

   procedure Enable_DMA (This : in out Analog_To_Digital_Converter) with
     Post => DMA_Enabled (This);

   procedure Disable_DMA (This : in out Analog_To_Digital_Converter) with
     Post => not DMA_Enabled (This);

   function DMA_Enabled (This : Analog_To_Digital_Converter) return Boolean;

   procedure Enable_DMA_After_Last_Transfer
     (This : in out Analog_To_Digital_Converter) with
     Post => DMA_Enabled_After_Last_Transfer (This);

   procedure Disable_DMA_After_Last_Transfer
     (This : in out Analog_To_Digital_Converter) with
     Post => not DMA_Enabled_After_Last_Transfer (This);

   function DMA_Enabled_After_Last_Transfer
     (This : Analog_To_Digital_Converter)
      return Boolean;

   --  Analog Watchdog  -------------------------------------------------------

   type Watchdog_Threshold is new Bits_12;

   type Analog_Watchdog_Modes is
     (Watchdog_All_Regular_Channels,
      Watchdog_All_Injected_Channels,
      Watchdog_All_Both_Kinds,
      Watchdog_Single_Regular_Channel,
      Watchdog_Single_Injected_Channel,
      Watchdog_Single_Both_Kinds);

   subtype Multiple_Channels_Watchdog is Analog_Watchdog_Modes
     range Watchdog_All_Regular_Channels .. Watchdog_All_Both_Kinds;

   procedure Watchdog_Enable_Channels
     (This : in out Analog_To_Digital_Converter;
      Mode : Multiple_Channels_Watchdog;
      Low  : Watchdog_Threshold;
      High : Watchdog_Threshold)
     with
       Pre  => not Watchdog_Enabled (This),
       Post => Watchdog_Enabled (This);
   --  Enables the watchdog on all channels; channel kind depends on Mode.
   --  A call to this routine is considered a complete configuration of the
   --  watchdog so do not call the other enabler routine (for a single channel)
   --  while this configuration is active. You must first disable the watchdog
   --  if you want to enable the watchdog for a single channel.

   subtype Single_Channel_Watchdog is Analog_Watchdog_Modes
     range Watchdog_Single_Regular_Channel .. Watchdog_Single_Both_Kinds;

   procedure Watchdog_Enable_Channel
     (This    : in out Analog_To_Digital_Converter;
      Mode    : Single_Channel_Watchdog;
      Channel : Analog_Input_Channel;
      Low     : Watchdog_Threshold;
      High    : Watchdog_Threshold)
     with
       Pre  => not Watchdog_Enabled (This),
       Post => Watchdog_Enabled (This);
   --  Enables the watchdog on this single channel, and no others. The kind of
   --  channel depends on Mode. A call to this routine is considered a complete
   --  configuration of the watchdog so do not call the other enabler routine
   --  (for all channels) while this configuration is active. You must
   --  first disable the watchdog if you want to enable the watchdog for
   --  all channels.

   procedure Watchdog_Disable (This : in out Analog_To_Digital_Converter)
     with Post => not Watchdog_Enabled (This);
   --  Whether watching a single channel or all of them, the watchdog is now
   --  disabled

   function Watchdog_Enabled (This : Analog_To_Digital_Converter)
      return Boolean;

   --  Status Management  -----------------------------------------------------

   type ADC_Status_Flag is
     (Overrun,
      Regular_Channel_Conversion_Started,
      Injected_Channel_Conversion_Started,
      Injected_Channel_Conversion_Complete,
      Regular_Channel_Conversion_Complete,
      Analog_Watchdog_Event_Occurred);

   function Status
     (This : Analog_To_Digital_Converter;
      Flag : ADC_Status_Flag)
      return Boolean
     with Inline;
   --  Returns whether Flag is indicated, ie set in the Status Register

   procedure Clear_Status
     (This : in out Analog_To_Digital_Converter;
      Flag : ADC_Status_Flag)
     with
       Inline,
       Post => not Status (This, Flag);

   procedure Poll_For_Status
     (This    : in out Analog_To_Digital_Converter;
      Flag    : ADC_Status_Flag;
      Success : out Boolean;
      Timeout : Time_Span := Time_Span_Last);
   --  Continuously polls for the specified status flag to be set, up to the
   --  deadline computed by the value of Clock + Timeout. Sets the Success
   --  argument accordingly. The default Time_Span_Last value is the largest
   --  possible value, thereby setting a very long, but not infinite, timeout.

   --  Interrupt Management  --------------------------------------------------

   type ADC_Interrupts is
     (Overrun,
      Injected_Channel_Conversion_Complete,
      Regular_Channel_Conversion_Complete,
      Analog_Watchdog_Event);

   procedure Enable_Interrupts
     (This   : in out Analog_To_Digital_Converter;
      Source : ADC_Interrupts)
     with
       Inline,
       Post => Interrupt_Enabled (This, Source);

   procedure Disable_Interrupts
     (This   : in out Analog_To_Digital_Converter;
      Source : ADC_Interrupts)
     with
       Inline,
       Post => not Interrupt_Enabled (This, Source);

   function Interrupt_Enabled
     (This   : Analog_To_Digital_Converter;
      Source : ADC_Interrupts)
      return Boolean
     with Inline;

   procedure Clear_Interrupt_Pending
     (This   : in out Analog_To_Digital_Converter;
      Source : ADC_Interrupts)
     with Inline;

   --  Common Properties ------------------------------------------------------

   type ADC_Prescalars is
     (PCLK2_Div_2,
      PCLK2_Div_4,
      PCLK2_Div_6,
      PCLK2_Div_8);

   type Multi_ADC_DMA_Modes is
     (Disabled,
      DMA_Mode_1,
      DMA_Mode_2,
      DMA_Mode_3);

   type Sampling_Delay_Selections is
     (Sampling_Delay_5_Cycles,
      Sampling_Delay_6_Cycles,
      Sampling_Delay_7_Cycles,
      Sampling_Delay_8_Cycles,
      Sampling_Delay_9_Cycles,
      Sampling_Delay_10_Cycles,
      Sampling_Delay_11_Cycles,
      Sampling_Delay_12_Cycles,
      Sampling_Delay_13_Cycles,
      Sampling_Delay_14_Cycles,
      Sampling_Delay_15_Cycles,
      Sampling_Delay_16_Cycles,
      Sampling_Delay_17_Cycles,
      Sampling_Delay_18_Cycles,
      Sampling_Delay_19_Cycles,
      Sampling_Delay_20_Cycles);

   type Multi_ADC_Mode_Selections is
     (Independent,
      Dual_Combined_Regular_Injected_Simultaneous,
      Dual_Combined_Regular_Simultaneous_Alternate_Trigger,
      Dual_Injected_Simultaneous,
      Dual_Regular_Simultaneous,
      Dual_Interleaved,
      Dual_Alternate_Trigger,
      Triple_Combined_Regular_Injected_Simultaneous,
      Triple_Combined_Regular_Simultaneous_Alternate_Trigger,
      Triple_Injected_Simultaneous,
      Triple_Regular_Simultaneous,
      Triple_Interleaved,
      Triple_Alternate_Trigger);

   for Multi_ADC_Mode_Selections use
     (Independent                                            => 2#00000#,
      Dual_Combined_Regular_Injected_Simultaneous            => 2#00001#,
      Dual_Combined_Regular_Simultaneous_Alternate_Trigger   => 2#00010#,
      Dual_Injected_Simultaneous                             => 2#00101#,
      Dual_Regular_Simultaneous                              => 2#00110#,
      Dual_Interleaved                                       => 2#00111#,
      Dual_Alternate_Trigger                                 => 2#01001#,
      Triple_Combined_Regular_Injected_Simultaneous          => 2#10001#,
      Triple_Combined_Regular_Simultaneous_Alternate_Trigger => 2#10010#,
      Triple_Injected_Simultaneous                           => 2#10101#,
      Triple_Regular_Simultaneous                            => 2#10110#,
      Triple_Interleaved                                     => 2#10111#,
      Triple_Alternate_Trigger                               => 2#11001#);

   procedure Configure_Common_Properties
     (Mode           : Multi_ADC_Mode_Selections;
      Prescalar      : ADC_Prescalars;
      DMA_Mode       : Multi_ADC_DMA_Modes;
      Sampling_Delay : Sampling_Delay_Selections);
   --  These properties are common to all the ADC units on the board.

   --  These Multi_DMA_Mode commands needs to be separate from the
   --  Configure_Common_Properties procedure for the sake of dealing
   --  with overruns etc.

   procedure Multi_Enable_DMA_After_Last_Transfer with
     Post => Multi_DMA_Enabled_After_Last_Transfer;

   procedure Multi_Disable_DMA_After_Last_Transfer with
     Post => not Multi_DMA_Enabled_After_Last_Transfer;

   function Multi_DMA_Enabled_After_Last_Transfer return Boolean;

   --  Queries ----------------------------------------------------------------

   function VBat_Conversion
     (This    : Analog_To_Digital_Converter;
      Channel : Analog_Input_Channel)
      return Boolean
   is
     (This'Address = ADC1_Base and Channel = VBat_Channel);

   function VRef_TemperatureSensor_Conversion
     (This    : Analog_To_Digital_Converter;
      Channel : Analog_Input_Channel)
      return Boolean
   is
     (This'Address = ADC1_Base and
      (Channel in VRef_Channel | TemperatureSensor_Channel));
   --  Returns whether the ADC unit and channel specified are that of a VRef
   --  OR a temperature sensor conversion. Note that one control bit is used
   --  to enable either one, ie it is shared.

   function VBat_May_Be_Enabled
     (This  : Analog_To_Digital_Converter;
      These : Regular_Channel_Conversions)
      return Boolean
   is
     ((for all Conversion of These =>
        (if VBat_Conversion (This, Conversion.Channel) then VBat_Enabled)));

   function VBat_May_Be_Enabled
     (This  : Analog_To_Digital_Converter;
      These : Injected_Channel_Conversions)
      return Boolean
   is
     ((for all Conversion of These =>
        (if VBat_Conversion (This, Conversion.Channel) then VBat_Enabled)));

   function VRef_TemperatureSensor_May_Be_Enabled
     (This  : Analog_To_Digital_Converter;
      These : Regular_Channel_Conversions)
      return Boolean
   is
     (for all Conversion of These =>
        (if VRef_TemperatureSensor_Conversion (This, Conversion.Channel) then
              VRef_TemperatureSensor_Enabled));

   function VRef_TemperatureSensor_May_Be_Enabled
     (This  : Analog_To_Digital_Converter;
      These : Injected_Channel_Conversions)
      return Boolean
   is
     (for all Conversion of These =>
        (if VRef_TemperatureSensor_Conversion (This, Conversion.Channel) then
              VRef_TemperatureSensor_Enabled));

   --  The *_Conversions_Expected functions will always return at least the
   --  value 1 because the hardware uses a biased representation (in which
   --  zero indicates the value one, one indicates the value two, and so on).
   --  Therefore, we don't invoke the functions unless we know they will be
   --  greater than zero.

   function Length_Matches_Expected
     (This  : Analog_To_Digital_Converter;
      These : Regular_Channel_Conversions)
      return Boolean
   is
     (if These'Length > 0 then
         Regular_Conversions_Expected (This) = These'Length);

   function Length_Is_Expected
     (This  : Analog_To_Digital_Converter;
      These : Injected_Channel_Conversions)
      return Boolean
   is
     (if These'Length > 0 then
         Injected_Conversions_Expected (This) = These'Length);

private

   ADC_Stabilization                : constant Time_Span := Microseconds (3);
   Temperature_Sensor_Stabilization : constant Time_Span := Microseconds (10);
   --  The RM, section 13.3.6, says stabilization times are required. These
   --  values are specified in the datasheets, eg section 5.3.20, pg 129,
   --  and section 5.3.21, pg 134, of the STM32F405/7xx, DocID022152 Rev 4.

   procedure Configure_Regular_Channel
     (This        : in out Analog_To_Digital_Converter;
      Channel     : Analog_Input_Channel;
      Rank        : Regular_Channel_Rank;
      Sample_Time : Channel_Sampling_Times);

   procedure Configure_Injected_Channel
     (This        : in out Analog_To_Digital_Converter;
      Channel     : Analog_Input_Channel;
      Rank        : Injected_Channel_Rank;
      Sample_Time : Channel_Sampling_Times;
      Offset      : Injected_Data_Offset);

   procedure Enable_VBat_Connection with
     Post => VBat_Enabled;

   procedure Enable_VRef_TemperatureSensor_Connection with
     Post => VRef_TemperatureSensor_Enabled;
   --  One bit controls both the VRef and the temperature internal connections

   --  register definitions for ADC type  -------------------------------------

   type Status_Register is record
      Reserved_31_6                        : Bits_26;
      Overrun                              : Boolean;
      Regular_Channel_Conversion_Started   : Boolean;
      Injected_Channel_Conversion_Started  : Boolean;
      Injected_Channel_Conversion_Complete : Boolean;
      Regular_Channel_Conversion_Complete  : Boolean;
      Analog_Watchdog_Event_Occurred       : Boolean;
   end record with
     Volatile_Full_Access,
     Size => 32;

   for Status_Register use record
      Reserved_31_6                        at 0 range 6 .. 31;
      Overrun                              at 0 range 5 .. 5;
      Regular_Channel_Conversion_Started   at 0 range 4 .. 4;
      Injected_Channel_Conversion_Started  at 0 range 3 .. 3;
      Injected_Channel_Conversion_Complete at 0 range 2 .. 2;
      Regular_Channel_Conversion_Complete  at 0 range 1 .. 1;
      Analog_Watchdog_Event_Occurred       at 0 range 0 .. 0;
   end record;

   type Control_Register_1 is record
      Reserved_31_27                         : Bits_5;
      Overrun_Interrupt_Enable               : Boolean;
      Resolution                             : ADC_Resolution;
      Watchdog_Regular_Channels_Enabled      : Boolean;
      Watchdog_Injected_Channels_Enabled     : Boolean;
      Reserved_21_16                         : Bits_6;
      Discontinuous_Mode_Channel_Count       : Bits_3;
      Discontinuous_Mode_Injected_Enabled    : Boolean;
      Discontinuous_Mode_Regular_Enabled     : Boolean;
      Auto_Injected_Group_Conversion_Enabled : Boolean;
      Watchdog_Single_Channel_Enabled        : Boolean;
      Scan_Mode_Enabled                      : Boolean;
      Injected_EOC_Interrupt_Enabled         : Boolean;
      Watchdog_Interrupt_Enabled             : Boolean;
      EOC_Interrupt_Enabled                  : Boolean;
      Watchdog_Selected_Channel              : Analog_Input_Channel;
   end record with
     Volatile_Full_Access,
     Size => 32;

   for Control_Register_1 use record
      Reserved_31_27                         at 0 range 27 .. 31;
      Overrun_Interrupt_Enable               at 0 range 26 .. 26;
      Resolution                             at 0 range 24 .. 25;
      Watchdog_Regular_Channels_Enabled      at 0 range 23 .. 23;
      Watchdog_Injected_Channels_Enabled     at 0 range 22 .. 22;
      Reserved_21_16                         at 0 range 16 .. 21;
      Discontinuous_Mode_Channel_Count       at 0 range 13 .. 15;
      Discontinuous_Mode_Injected_Enabled    at 0 range 12 .. 12;
      Discontinuous_Mode_Regular_Enabled     at 0 range 11 .. 11;
      Auto_Injected_Group_Conversion_Enabled at 0 range 10 .. 10;
      Watchdog_Single_Channel_Enabled        at 0 range  9 .. 9;
      Scan_Mode_Enabled                      at 0 range  8 .. 8;
      Injected_EOC_Interrupt_Enabled         at 0 range  7 .. 7;
      Watchdog_Interrupt_Enabled             at 0 range  6 .. 6;
      EOC_Interrupt_Enabled                  at 0 range  5 .. 5;
      Watchdog_Selected_Channel              at 0 range  0 .. 4;
   end record;

   type Control_Register_2 is record
      Reserved_31                        : Bits_1;
      Start_Conversion_Regular_Channels  : Boolean;
      External_Trigger_Enable            : External_Trigger;
      External_Event_Select_Regular      : External_Events_Regular_Group;
      Reserved_23                        : Bits_1;
      Start_Conversion_Injected_Channels : Boolean;
      External_Trigger_Injected_Enable   : External_Trigger;
      External_Event_Select_Injected     : External_Events_Injected_Group;
      Reserved_15_12                     : Bits_4;
      Alignment                          : Data_Alignment;
      End_Of_Conversion_Enabled          : Boolean;
      DMA_Requests_After_Last_Xfer       : Boolean;
      DMA_Enabled                        : Boolean;
      Reserved_7_2                       : Bits_6;
      Continuous_Conversion_Enabled      : Boolean;
      ADC_Enabled                        : Boolean;
   end record with
     Volatile_Full_Access,
     Size => 32;

   for Control_Register_2 use record
      Reserved_31                        at 0 range 31 .. 31;
      Start_Conversion_Regular_Channels  at 0 range 30 .. 30;
      External_Trigger_Enable            at 0 range 28 .. 29;
      External_Event_Select_Regular      at 0 range 24 .. 27;
      Reserved_23                        at 0 range 23 .. 23;
      Start_Conversion_Injected_Channels at 0 range 22 .. 22;
      External_Trigger_Injected_Enable   at 0 range 20 .. 21;
      External_Event_Select_Injected     at 0 range 16 .. 19;
      Reserved_15_12                     at 0 range 12 .. 15;
      Alignment                          at 0 range 11 .. 11;
      End_Of_Conversion_Enabled          at 0 range 10 .. 10;
      DMA_Requests_After_Last_Xfer       at 0 range  9 .. 9;
      DMA_Enabled                        at 0 range  8 .. 8;
      Reserved_7_2                       at 0 range  2 .. 7;
      Continuous_Conversion_Enabled      at 0 range  1 .. 1;
      ADC_Enabled                        at 0 range  0 .. 0;
   end record;

   type Sample_Time_List is
     array (Analog_Input_Channel range <>) of Channel_Sampling_Times
     with Component_Size => 3;

   type Sample_Time_Register_1 is record
      Reserved_31_27 : Bits_5;
      SMP            : Sample_Time_List (10 .. 18);
   end record with
     Volatile_Full_Access,
     Size => 32;

   for Sample_Time_Register_1 use record
      Reserved_31_27 at 0 range 27 .. 31;
      SMP            at 0 range  0 .. 26;
   end record;

   type Sample_Time_Register_2 is record
      Reserved_31_30 : Bits_2;
      SMP            : Sample_Time_List (0 .. 9);
   end record with
     Volatile_Full_Access,
     Size => 32;

   for Sample_Time_Register_2 use record
      Reserved_31_30 at 0 range 30 .. 31;
      SMP            at 0 range  0 .. 29;
   end record;

   type Injected_Channel_Data_Offset_Register is record
      Reserved_31_12 : Bits_20;
      JOffset        : Injected_Data_Offset;
   end record with
     Volatile_Full_Access,
     Size => 32;

   for Injected_Channel_Data_Offset_Register use record
      Reserved_31_12 at 0 range 12 .. 31;
      JOffset        at 0 range  0 .. 11;
   end record;

   type Watchdog_Threshold_Register is record
      Reserved_31_12 : Bits_20;
      Threshold      : Watchdog_Threshold;
   end record with
     Volatile_Full_Access,
     Size => 32;

   for Watchdog_Threshold_Register use record
      Reserved_31_12 at 0 range 12 .. 31;
      Threshold      at 0 range 0 .. 11;
   end record;

   type Regular_Channel_Group is
     array (Regular_Channel_Rank range <>) of Analog_Input_Channel
     with Component_Size => 5;

   type Regular_Sequence_Register_1 is record
      Reserved_31_24 : Bits_8;
      Length         : Bits_4;  -- Regular_Channel_Rank but biased
      SQ             : Regular_Channel_Group (13 .. 16);
   end record with
     Volatile_Full_Access,
     Size => 32;

   for Regular_Sequence_Register_1 use record
      Reserved_31_24 at 0 range 24 .. 31;
      Length         at 0 range 20 .. 23;
      SQ             at 0 range  0 .. 19;
   end record;

   type Regular_Sequence_Register_2 is record
      Reserved_31_30 : Bits_2;
      SQ             : Regular_Channel_Group (7 .. 12);
   end record with
     Volatile_Full_Access,
     Size => 32;

   for Regular_Sequence_Register_2 use record
      Reserved_31_30 at 0 range 30 .. 31;
      SQ             at 0 range  0 .. 29;
   end record;

   type Regular_Sequence_Register_3 is record
      Reserved_31_30 : Bits_2;
      SQ             : Regular_Channel_Group (1 .. 6);
   end record with
     Volatile_Full_Access,
     Size => 32;

   for Regular_Sequence_Register_3 use record
      Reserved_31_30 at 0 range 30 .. 31;
      SQ             at 0 range  0 .. 29;
   end record;

   type Injected_Channel_Group is
     array (Injected_Channel_Rank) of Analog_Input_Channel
     with Component_Size => 5;

   type Injected_Sequence_Register is record
      Reserved_31_22 : Bits_10;
      Length         : Bits_2;  -- Injected_Channel_Rank but biased
      SQ             : Injected_Channel_Group;
   end record with
     Volatile_Full_Access,
     Size => 32;

   for Injected_Sequence_Register use record
      Reserved_31_22 at 0 range 22 .. 31;
      Length         at 0 range 20 .. 21;
      SQ             at 0 range  0 .. 19;
   end record;

   type Data_Register is record
      Reserved_31_16 : Bits_16;
      Data           : Half_Word;
   end record with
     Volatile_Full_Access,
     Size => 32;

   for Data_Register use record
      Reserved_31_16 at 0 range 16 .. 31;
      Data           at 0 range 0 .. 15;
   end record;

   type Analog_To_Digital_Converter is limited record
      SR    : Status_Register;
      CR1   : Control_Register_1;
      CR2   : Control_Register_2;
      SMPR1 : Sample_Time_Register_1;
      SMPR2 : Sample_Time_Register_2;
      JOFR1 : Injected_Channel_Data_Offset_Register;
      JOFR2 : Injected_Channel_Data_Offset_Register;
      JOFR3 : Injected_Channel_Data_Offset_Register;
      JOFR4 : Injected_Channel_Data_Offset_Register;
      HTR   : Watchdog_Threshold_Register;
      LTR   : Watchdog_Threshold_Register;
      SQR1  : Regular_Sequence_Register_1;
      SQR2  : Regular_Sequence_Register_2;
      SQR3  : Regular_Sequence_Register_3;
      JSQR  : Injected_Sequence_Register;
      JDR1  : Data_Register;
      JDR2  : Data_Register;
      JDR3  : Data_Register;
      JDR4  : Data_Register;
      DR    : Data_Register;
   end record with
     Volatile,
     Size => 20 * 32;

   for Analog_To_Digital_Converter use record
      SR    at 16#00# range 0 .. 31;
      CR1   at 16#04# range 0 .. 31;
      CR2   at 16#08# range 0 .. 31;
      SMPR1 at 16#0C# range 0 .. 31;
      SMPR2 at 16#10# range 0 .. 31;
      JOFR1 at 16#14# range 0 .. 31;
      JOFR2 at 16#18# range 0 .. 31;
      JOFR3 at 16#1C# range 0 .. 31;
      JOFR4 at 16#20# range 0 .. 31;
      HTR   at 16#24# range 0 .. 31;
      LTR   at 16#28# range 0 .. 31;
      SQR1  at 16#2C# range 0 .. 31;
      SQR2  at 16#30# range 0 .. 31;
      SQR3  at 16#34# range 0 .. 31;
      JSQR  at 16#38# range 0 .. 31;
      JDR1  at 16#3C# range 0 .. 31;
      JDR2  at 16#40# range 0 .. 31;
      JDR3  at 16#44# range 0 .. 31;
      JDR4  at 16#48# range 0 .. 31;
      DR    at 16#4C# range 0 .. 31;
   end record;

   ---------------------------- Common Registers ------------------------------

   type Individual_Status_Register is record
      Overrun                  : Boolean;
      Regular_Channel_Started  : Boolean;
      Injected_Channel_Started : Boolean;
      Injected_Channel_EOC     : Boolean;
      Regular_Channel_EOC      : Boolean;
      Analog_Watchdog          : Boolean;
   end record with
     Size => 8;

   for Individual_Status_Register use record
      Overrun                  at 0 range 5 .. 5;
      Regular_Channel_Started  at 0 range 4 .. 4;
      Injected_Channel_Started at 0 range 3 .. 3;
      Injected_Channel_EOC     at 0 range 2 .. 2;
      Regular_Channel_EOC      at 0 range 1 .. 1;
      Analog_Watchdog          at 0 range 0 .. 0;
   end record;

   type Common_Status_Register is
     array (1 .. 3) of Individual_Status_Register with
     Volatile_Components,
     Component_Size => 8;

   type Common_Control_Register is record
      Reserved_31_24        : Bits_8;
      TSVREF_Enabled        : Boolean;
      Vbat_Channel_Enabled  : Boolean;
      Reserved_21_18        : Bits_4;
      ADC_Prescalar         : ADC_Prescalars;
      Multi_ADC_DMA_Mode    : Multi_ADC_DMA_Modes;
      Multi_ADC_DMA_Enabled : Boolean;
      Reserved_12           : Bits_1;
      Sampling_Delay        : Sampling_Delay_Selections;
      Reserved_7_5          : Bits_3;
      Multi_ADC_Mode        : Multi_ADC_Mode_Selections;
   end record with
     Volatile_Full_Access,
     Size => 32;

   for Common_Control_Register use record
      Reserved_31_24        at 0 range 24 .. 31;
      TSVREF_Enabled        at 0 range 23 .. 23;
      Vbat_Channel_Enabled  at 0 range 22 .. 22;
      Reserved_21_18        at 0 range 18 .. 21;
      ADC_Prescalar         at 0 range 16 .. 17;
      Multi_ADC_DMA_Mode    at 0 range 14 .. 15;
      Multi_ADC_DMA_Enabled at 0 range 13 .. 13;
      Reserved_12           at 0 range 12 .. 12;
      Sampling_Delay        at 0 range  8 .. 11;
      Reserved_7_5          at 0 range  5 .. 7;
      Multi_ADC_Mode        at 0 range  0 .. 4;
   end record;

   type Common_Registers is record
      SR : Common_Status_Register;
      CR : Common_Control_Register;
      DR : Word;
   end record with
     Size => 3 * 32;

   for Common_Registers use record
      SR at 0 range 0 .. 23;
      CR at 4 range 0 .. 31;
      DR at 8 range 0 .. 31;
   end record;

   Common : Common_Registers with
     Volatile,
     Address => ADC_Base;

end STM32F4.ADC;
