{"Source Block": ["hdl/library/axi_generic_adc/axi_generic_adc.v@81:91@HdlIdDef", "\n// internal signals\n\nwire        up_sel_s;\nwire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_OF_CHANNELS];\nwire        up_rack_s[0:NUM_OF_CHANNELS];\nwire        up_wack_s[0:NUM_OF_CHANNELS];\n\n"], "Clone Blocks": [["hdl/library/axi_generic_adc/axi_generic_adc.v@79:89", "wire [13:0] up_waddr_s;\nwire [13:0] up_raddr_s;\n\n// internal signals\n\nwire        up_sel_s;\nwire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_OF_CHANNELS];\nwire        up_rack_s[0:NUM_OF_CHANNELS];\n"], ["hdl/library/axi_ad9783/axi_ad9783.v@115:125", "  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@84:94", "wire        up_sel_s;\nwire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_OF_CHANNELS];\nwire        up_rack_s[0:NUM_OF_CHANNELS];\nwire        up_wack_s[0:NUM_OF_CHANNELS];\n\nreg [31:0]  up_rdata_r;\nreg         up_rack_r;\nreg         up_wack_r;\n"], ["hdl/library/axi_hdmi_rx/axi_hdmi_rx.v@79:89", "  input       [ 2:0]      s_axi_arprot);\n\n  // internal signals\n\n  wire                    up_wreq_s;\n  wire        [13:0]      up_waddr_s;\n  wire        [31:0]      up_wdata_s;\n  wire                    up_wack_s;\n  wire                    up_rreq_s;\n  wire        [13:0]      up_raddr_s;\n  wire        [31:0]      up_rdata_s;\n"], ["hdl/library/axi_ad9265/axi_ad9265.v@123:133", "  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@82:92", "// internal signals\n\nwire        up_sel_s;\nwire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_OF_CHANNELS];\nwire        up_rack_s[0:NUM_OF_CHANNELS];\nwire        up_wack_s[0:NUM_OF_CHANNELS];\n\nreg [31:0]  up_rdata_r;\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@94:104", "\n  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n\n"], ["hdl/library/axi_adrv9001/axi_adrv9001.v@210:220", "\n  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n\n"], ["hdl/library/axi_ad9783/axi_ad9783.v@116:126", "  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n  assign up_clk  = s_axi_aclk;\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@80:90", "wire [13:0] up_raddr_s;\n\n// internal signals\n\nwire        up_sel_s;\nwire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_OF_CHANNELS];\nwire        up_rack_s[0:NUM_OF_CHANNELS];\nwire        up_wack_s[0:NUM_OF_CHANNELS];\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@144:154", "  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@107:117", "  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@122:132", "  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_hdmi_rx/axi_hdmi_rx.v@80:90", "\n  // internal signals\n\n  wire                    up_wreq_s;\n  wire        [13:0]      up_waddr_s;\n  wire        [31:0]      up_wdata_s;\n  wire                    up_wack_s;\n  wire                    up_rreq_s;\n  wire        [13:0]      up_raddr_s;\n  wire        [31:0]      up_rdata_s;\n  wire                    up_rack_s;\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@128:138", "\n  // internal signals\n\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@123:133", "  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@106:116", "  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@85:95", "wire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_OF_CHANNELS];\nwire        up_rack_s[0:NUM_OF_CHANNELS];\nwire        up_wack_s[0:NUM_OF_CHANNELS];\n\nreg [31:0]  up_rdata_r;\nreg         up_rack_r;\nreg         up_wack_r;\n\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@143:153", "  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@83:93", "\nwire        up_sel_s;\nwire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_OF_CHANNELS];\nwire        up_rack_s[0:NUM_OF_CHANNELS];\nwire        up_wack_s[0:NUM_OF_CHANNELS];\n\nreg [31:0]  up_rdata_r;\nreg         up_rack_r;\n"]], "Diff Content": {"Delete": [[86, "wire [13:0] up_addr_s;\n"]], "Add": []}}