Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'MB_top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx25t-fgg484-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -detail
-ir off -pr off -u -lc off -power off -o MB_top_map.ncd MB_top.ngd MB_top.pcf 
Target Device  : xc6slx25t
Target Package : fgg484
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Fri Jun 30 11:52:23 2017

Mapping design into LUTs...
Running directed packing...
WARNING:Pack:2780 - The register
   "uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MOD
   ULE_I/SPI_TRISTATE_CONTROL_III" has the property IOB=TRUE, but it did not
   join an IO component because it is not connected to any IO element.
WARNING:Pack:2780 - The register
   "uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MOD
   ULE_I/SPI_TRISTATE_CONTROL_II" has the property IOB=TRUE, but it did not join
   an IO component because it is not connected to any IO element.
WARNING:Pack:2780 - The register
   "uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MOD
   ULE_I/SPI_TRISTATE_CONTROL_IV" has the property IOB=TRUE, but it did not join
   an IO component because it is not connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 25 secs 
Total CPU  time at the beginning of Placer: 11 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b02711ff) REAL time: 28 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 96 IOs, 87 are locked
   and 9 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:b02711ff) REAL time: 28 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a10aeaff) REAL time: 28 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:cd3f7a67) REAL time: 30 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:cd3f7a67) REAL time: 30 secs 


.................
..............................
Phase 6.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 10
# Number of Global Clock Networks: 19
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "CLKFIFO_BUFG" LOC = "BUFGMUX_X3Y8" ;
INST "mod_signal_gen_inst/BUFG_freqmux" LOC = "BUFGMUX_X3Y15" ;
INST "CLK0_2_BUFG" LOC = "BUFGMUX_X2Y3" ;
INST "uBlaze_SPI/MB_SPI_i/debug_module/debug_module/BUFG_DRCK" LOC = "BUFGMUX_X2Y9" ;
INST "uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST" LOC = "BUFGMUX_X3Y14" ;
INST "CLK0_BUFG" LOC = "BUFGMUX_X2Y10" ;
INST "ADC_CLK90_BUFG" LOC = "BUFGMUX_X2Y1" ;
INST "mod_signal_gen_inst/freqchng/clkin1_buf" LOC = "BUFGMUX_X3Y13" ;
INST "MBI_regs/BUFGCE_inst" LOC = "BUFGMUX_X2Y12" ;
INST "ADC_CLK_BUFG" LOC = "BUFGMUX_X2Y4" ;
INST "ADC_PIXCLK_BUFG" LOC = "BUFGMUX_X2Y2" ;
INST "DCM_SP_inst" LOC = "DCM_X0Y3" ;
INST "DCM_SP_inst_1" LOC = "DCM_X0Y1" ;
INST "DCM_CLKGEN_1" LOC = "DCM_X0Y2" ;
INST "USER_CLOCK" LOC = "AB13" ;
INST "SP6_BUFIO_INSERT_ML_BUFIO2_1" LOC = "BUFIO2_X3Y7" ;
INST "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2" LOC = "BUFIO2_X1Y7" ;
INST "SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_3" LOC = "BUFIO2FB_X3Y7" ;
INST "mod_signal_gen_inst/freqchng/pll_base_inst/PLL_ADV" LOC = "PLL_ADV_X0Y1" ;
INST "uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;

# CLKFIFO_BUFG driven by BUFGMUX_X3Y8
NET "CLKFIFO_BUFG" TNM_NET = "TN_CLKFIFO_BUFG" ;
TIMEGRP "TN_CLKFIFO_BUFG" AREA_GROUP = "CLKAG_CLKFIFO_BUFG" ;
AREA_GROUP "CLKAG_CLKFIFO_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# mod_signal_gen_inst/W_SELECTED_FREQ driven by BUFGMUX_X3Y15
NET "mod_signal_gen_inst/W_SELECTED_FREQ" TNM_NET = "TN_mod_signal_gen_inst/W_SELECTED_FREQ" ;
TIMEGRP "TN_mod_signal_gen_inst/W_SELECTED_FREQ" AREA_GROUP = "CLKAG_mod_signal_gen_inst/W_SELECTED_FREQ" ;
AREA_GROUP "CLKAG_mod_signal_gen_inst/W_SELECTED_FREQ" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# CLK0_2_BUFG driven by BUFGMUX_X2Y3
NET "CLK0_2_BUFG" TNM_NET = "TN_CLK0_2_BUFG" ;
TIMEGRP "TN_CLK0_2_BUFG" AREA_GROUP = "CLKAG_CLK0_2_BUFG" ;
AREA_GROUP "CLKAG_CLK0_2_BUFG" RANGE =  ;

# uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Clk driven by BUFGMUX_X2Y9
NET "uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Clk" TNM_NET = "TN_uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Clk" ;
TIMEGRP "TN_uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Clk" AREA_GROUP = "CLKAG_uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Clk" ;
AREA_GROUP "CLKAG_uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# uBlaze_SPI/MB_SPI_i/clk_100_0000MHz driven by BUFGMUX_X3Y14
NET "uBlaze_SPI/MB_SPI_i/clk_100_0000MHz" TNM_NET = "TN_uBlaze_SPI/MB_SPI_i/clk_100_0000MHz" ;
TIMEGRP "TN_uBlaze_SPI/MB_SPI_i/clk_100_0000MHz" AREA_GROUP = "CLKAG_uBlaze_SPI/MB_SPI_i/clk_100_0000MHz" ;
AREA_GROUP "CLKAG_uBlaze_SPI/MB_SPI_i/clk_100_0000MHz" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# CLK0_BUFG driven by BUFGMUX_X2Y10
NET "CLK0_BUFG" TNM_NET = "TN_CLK0_BUFG" ;
TIMEGRP "TN_CLK0_BUFG" AREA_GROUP = "CLKAG_CLK0_BUFG" ;
AREA_GROUP "CLKAG_CLK0_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# ADC_CLK90_BUFG driven by BUFGMUX_X2Y1
NET "ADC_CLK90_BUFG" TNM_NET = "TN_ADC_CLK90_BUFG" ;
TIMEGRP "TN_ADC_CLK90_BUFG" AREA_GROUP = "CLKAG_ADC_CLK90_BUFG" ;
AREA_GROUP "CLKAG_ADC_CLK90_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# mod_signal_gen_inst/freqchng/clkin1 driven by BUFGMUX_X3Y13
NET "mod_signal_gen_inst/freqchng/clkin1" TNM_NET = "TN_mod_signal_gen_inst/freqchng/clkin1" ;
TIMEGRP "TN_mod_signal_gen_inst/freqchng/clkin1" AREA_GROUP = "CLKAG_mod_signal_gen_inst/freqchng/clkin1" ;
AREA_GROUP "CLKAG_mod_signal_gen_inst/freqchng/clkin1" RANGE =   CLOCKREGION_X0Y4 ;

# ISPI_REGCLK_int driven by BUFGMUX_X2Y12
NET "ISPI_REGCLK_int" TNM_NET = "TN_ISPI_REGCLK_int" ;
TIMEGRP "TN_ISPI_REGCLK_int" AREA_GROUP = "CLKAG_ISPI_REGCLK_int" ;
AREA_GROUP "CLKAG_ISPI_REGCLK_int" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# ADC_CLK_BUFG driven by BUFGMUX_X2Y4
NET "ADC_CLK_BUFG" TNM_NET = "TN_ADC_CLK_BUFG" ;
TIMEGRP "TN_ADC_CLK_BUFG" AREA_GROUP = "CLKAG_ADC_CLK_BUFG" ;
AREA_GROUP "CLKAG_ADC_CLK_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# ADC_PIXCLK_BUFG driven by BUFGMUX_X2Y2
NET "ADC_PIXCLK_BUFG" TNM_NET = "TN_ADC_PIXCLK_BUFG" ;
TIMEGRP "TN_ADC_PIXCLK_BUFG" AREA_GROUP = "CLKAG_ADC_PIXCLK_BUFG" ;
AREA_GROUP "CLKAG_ADC_PIXCLK_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# mod_signal_gen_inst/W_FREQ<0> driven by PLL_ADV_X0Y1
NET "mod_signal_gen_inst/W_FREQ<0>" TNM_NET = "TN_mod_signal_gen_inst/W_FREQ<0>" ;
TIMEGRP "TN_mod_signal_gen_inst/W_FREQ<0>" AREA_GROUP = "CLKAG_mod_signal_gen_inst/W_FREQ<0>" ;
AREA_GROUP "CLKAG_mod_signal_gen_inst/W_FREQ<0>" RANGE =   CLOCKREGION_X1Y4 ;

# mod_signal_gen_inst/W_FREQ<1> driven by PLL_ADV_X0Y1
NET "mod_signal_gen_inst/W_FREQ<1>" TNM_NET = "TN_mod_signal_gen_inst/W_FREQ<1>" ;
TIMEGRP "TN_mod_signal_gen_inst/W_FREQ<1>" AREA_GROUP = "CLKAG_mod_signal_gen_inst/W_FREQ<1>" ;
AREA_GROUP "CLKAG_mod_signal_gen_inst/W_FREQ<1>" RANGE =   CLOCKREGION_X1Y4 ;

# mod_signal_gen_inst/W_FREQ<2> driven by PLL_ADV_X0Y1
NET "mod_signal_gen_inst/W_FREQ<2>" TNM_NET = "TN_mod_signal_gen_inst/W_FREQ<2>" ;
TIMEGRP "TN_mod_signal_gen_inst/W_FREQ<2>" AREA_GROUP = "CLKAG_mod_signal_gen_inst/W_FREQ<2>" ;
AREA_GROUP "CLKAG_mod_signal_gen_inst/W_FREQ<2>" RANGE =   CLOCKREGION_X1Y4 ;

# mod_signal_gen_inst/W_FREQ<3> driven by PLL_ADV_X0Y1
NET "mod_signal_gen_inst/W_FREQ<3>" TNM_NET = "TN_mod_signal_gen_inst/W_FREQ<3>" ;
TIMEGRP "TN_mod_signal_gen_inst/W_FREQ<3>" AREA_GROUP = "CLKAG_mod_signal_gen_inst/W_FREQ<3>" ;
AREA_GROUP "CLKAG_mod_signal_gen_inst/W_FREQ<3>" RANGE =   CLOCKREGION_X1Y4 ;

# mod_signal_gen_inst/W_FREQ<4> driven by PLL_ADV_X0Y1
NET "mod_signal_gen_inst/W_FREQ<4>" TNM_NET = "TN_mod_signal_gen_inst/W_FREQ<4>" ;
TIMEGRP "TN_mod_signal_gen_inst/W_FREQ<4>" AREA_GROUP = "CLKAG_mod_signal_gen_inst/W_FREQ<4>" ;
AREA_GROUP "CLKAG_mod_signal_gen_inst/W_FREQ<4>" RANGE =   CLOCKREGION_X1Y4 ;

# mod_signal_gen_inst/W_FREQ<5> driven by PLL_ADV_X0Y1
NET "mod_signal_gen_inst/W_FREQ<5>" TNM_NET = "TN_mod_signal_gen_inst/W_FREQ<5>" ;
TIMEGRP "TN_mod_signal_gen_inst/W_FREQ<5>" AREA_GROUP = "CLKAG_mod_signal_gen_inst/W_FREQ<5>" ;
AREA_GROUP "CLKAG_mod_signal_gen_inst/W_FREQ<5>" RANGE =   CLOCKREGION_X1Y4 ;

# mod_signal_gen_inst/freqchng/clkfbout driven by PLL_ADV_X0Y1
NET "mod_signal_gen_inst/freqchng/clkfbout" TNM_NET = "TN_mod_signal_gen_inst/freqchng/clkfbout" ;
TIMEGRP "TN_mod_signal_gen_inst/freqchng/clkfbout" AREA_GROUP = "CLKAG_mod_signal_gen_inst/freqchng/clkfbout" ;
AREA_GROUP "CLKAG_mod_signal_gen_inst/freqchng/clkfbout" RANGE =   CLOCKREGION_X0Y4 ;

# uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKFBOUT driven by PLL_ADV_X0Y0
NET "uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKFBOUT" TNM_NET = "TN_uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKFBOUT" ;
TIMEGRP "TN_uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKFBOUT" AREA_GROUP = "CLKAG_uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKFBOUT" ;
AREA_GROUP "CLKAG_uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKFBOUT" RANGE =   CLOCKREGION_X0Y1 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 10
Number of Global Clock Networks: 24

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 2/16 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |   PCIE |   BUFG | LUTRAM |     FF | <- (Types of Resources in this  Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      2 |      0 |      0 |     62 |     62 |      4 |      0 |      0 |    816 |   1712 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |      0 |      0 |ADC_CLK90_BUFG
      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    353 |     67 |uBlaze_SPI/MB_SPI_i/clk_100_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |    353 |     67 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 3/16 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |   PCIE |   BUFG | LUTRAM |     FF | <- (Types of Resources in this  Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     50 |     50 |      4 |      0 |      0 |    720 |   1392 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |ADC_CLK_BUFG
      1 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |CLKFIFO_BUFG
      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |     12 |      3 |uBlaze_SPI/MB_SPI_i/clk_100_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |     12 |      3 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 3/16 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |   PCIE |   BUFG | LUTRAM |     FF | <- (Types of Resources in this  Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      1 |      0 |     10 |     10 |      4 |      0 |      0 |    896 |   1904 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |      0 |      0 |ADC_CLK90_BUFG
      8 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |    500 |     96 |uBlaze_SPI/MB_SPI_i/clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |      0 |uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     10 |      0 |      3 |      0 |      0 |    520 |     96 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 3/16 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |   PCIE |   BUFG | LUTRAM |     FF | <- (Types of Resources in this  Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     10 |     10 |      4 |      0 |      0 |    768 |   1536 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |ADC_CLK_BUFG
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |CLKFIFO_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     49 |      9 |uBlaze_SPI/MB_SPI_i/clk_100_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     49 |      9 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 13/16 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |   PCIE |   BUFG | LUTRAM |     FF | <- (Types of Resources in this  Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      0 |      0 |     14 |     14 |      4 |      0 |     16 |    896 |   1912 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |ADC_CLK
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |ADC_CLK90
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |ADC_CLK_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |ADC_PIXCLK
      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |ADC_PIXCLK_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |CLK0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |CLK0_2
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |CLKFIFO
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |CLKFIFO_BUFG
      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |ISPI_REGCLK_int
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     91 |     18 |uBlaze_SPI/MB_SPI_i/clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     49 |      8 |uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      7 |    140 |     26 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 3/16 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |   PCIE |   BUFG | LUTRAM |     FF | <- (Types of Resources in this  Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     14 |     14 |      4 |      0 |      0 |    768 |   1536 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     38 |     12 |ADC_CLK_BUFG
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     44 |     15 |CLKFIFO_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |      3 |uBlaze_SPI/MB_SPI_i/clk_100_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    102 |     30 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 2/16 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |   PCIE |   BUFG | LUTRAM |     FF | <- (Types of Resources in this  Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      0 |      0 |     12 |     12 |      4 |      1 |      0 |    640 |   1392 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |ADC_CLK_BUFG
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |CLK0_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 3/16 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |   PCIE |   BUFG | LUTRAM |     FF | <- (Types of Resources in this  Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     12 |     12 |      4 |      0 |      0 |    768 |   1536 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |ADC_CLK_BUFG
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |CLKFIFO_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |      0 |uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 1/16 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |   PCIE |   BUFG | LUTRAM |     FF | <- (Types of Resources in this  Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      1 |      1 |     38 |     38 |      2 |      0 |      0 |    336 |    720 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |mod_signal_gen_inst/freqchng/clkin1
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 0/16 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |   PCIE |   BUFG | LUTRAM |     FF | <- (Types of Resources in this  Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     50 |     50 |      4 |      0 |      0 |    720 |   1392 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 6.30  Global Clock Region Assignment (Checksum:cd3f7a67) REAL time: 39 secs 

Phase 7.3  Local Placement Optimization

Phase 7.3  Local Placement Optimization (Checksum:a9170c03) REAL time: 39 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:dfe9cac4) REAL time: 39 secs 

Phase 9.8  Global Placement
........................
..............................................
....................
Phase 9.8  Global Placement (Checksum:f8b28a4d) REAL time: 44 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:f8b28a4d) REAL time: 44 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:40a4fccf) REAL time: 51 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:40a4fccf) REAL time: 51 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:b2d7cc0b) REAL time: 51 secs 

Total REAL time to Placer completion: 53 secs 
Total CPU  time to Placer completion: 35 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net ADC_READ_ACLK_int_INV_38_o is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_
   Target.Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_I/LO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3816>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[11].OF_Piperun_Stage/
   Using_FPGA.MUXCY_I/LO> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/LOCKSTEP_MASTER_OUT<1>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
   0].MUXCY_I/LO> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/
   Addr_Counters[3].MUXCY_L_I/LO> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/A
   ddr_Counters[3].MUXCY_L_I/LO> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/debug_module/Ext_JTAG_RESET> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_re
   sync<2>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_re
   sync<2>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Peripheral_aresetn_0> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL<0>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset_0> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/Generic_SPI/SCK_T> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL<1>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/Generic_SPI/MOSI_T> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/axi4lite_0_S_BRESP<0>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/axi4lite_0/DEBUG_SF_CB_RDATACONTROL<2>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/axi4lite_0_S_BRESP<1>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/Generic_SPI/SS_T> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<
   0>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<
   1>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/Generic_SPI/IP2INTC_Irpt> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/axi4lite_0_S_RRESP<1>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL<0>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3792>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3793>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3794>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3795>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3796>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3797>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3798>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3799>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<919>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<979>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3603>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3604>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<906>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<907>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<908>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<909>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3788>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3789>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3790>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3791>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3605>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3606>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3607>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3608>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<910>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<911>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<912>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<913>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<902>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<903>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<904>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<905>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<914>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3800>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<915>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3801>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<916>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3802>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<917>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3803>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3804>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3805>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3806>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3807>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/debug_module/Interrupt> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/axi4lite_0/DEBUG_AR_TARGET<0>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/axi4lite_0/DEBUG_AW_TARGET<0>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/axi4lite_0/DEBUG_AR_TARGET<1>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/axi4lite_0/DEBUG_AW_TARGET<1>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/axi4lite_0_S_RRESP<0>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3784>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3785>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3786>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3787>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<898>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<899>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<900>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<901>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3609>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3610>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3611>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3612>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<57>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<854>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<58>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<855>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<59>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<865>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<60>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<881>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<0>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<39>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<1>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<40>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<41>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<10>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<15>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<826>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<827>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<828>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<829>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<882>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3768>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<883>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3769>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<884>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3770>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<885>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3771>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<85>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<86>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<87>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<88>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<846>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3756>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<847>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3757>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<848>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3758>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<849>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3759>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<105>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<106>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<824>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<825>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<25>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<26>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<27>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<28>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3736>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3737>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3738>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3739>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3815>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3817>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<61>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<886>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<62>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<887>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<63>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<888>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<64>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<889>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3772>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3773>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3774>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3775>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3740>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3741>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3742>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3743>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3764>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3765>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3766>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3767>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<89>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<90>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<91>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<92>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<65>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<66>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<67>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<68>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<29>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<30>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<31>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<32>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<11>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<12>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<13>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<14>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3748>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3749>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3750>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3751>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<21>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3744>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<22>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3745>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<23>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3746>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<24>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3747>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3613>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3614>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3615>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3616>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<13>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<14>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<15>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<16>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<9>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<10>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<11>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<12>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<5>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<6>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<7>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<8>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3780>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3781>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3782>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3783>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<894>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<895>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<896>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<897>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3760>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3761>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3762>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3763>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<842>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<843>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<844>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<845>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3752>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3753>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3754>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3755>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<49>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<53>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<50>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<54>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<51>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<55>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<52>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<56>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<37>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<41>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<38>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<42>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<39>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<43>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<40>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<44>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3617>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3618>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3619>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3620>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<97>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<98>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<99>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<100>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<17>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<18>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<19>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<20>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3776>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3777>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3778>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3779>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<69>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<70>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<71>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<72>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<850>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<851>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<852>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<853>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<838>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<839>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<840>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<841>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<101>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<102>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<103>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<104>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<45>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<834>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<46>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<835>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<47>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<836>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<48>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<837>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<830>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<831>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<832>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<833>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<890>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<891>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<892>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<893>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<73>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<74>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<75>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<76>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<81>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<82>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<83>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<84>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3621>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3622>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3623>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3624>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3669>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3670>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3671>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3672>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<33>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<34>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<35>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<36>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3718>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3719>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3728>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3731>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3729>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3715>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<93>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<94>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<95>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<96>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3720>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3721>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<4>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3701>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3702>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3625>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3626>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3627>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3628>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<77>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<78>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<79>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<80>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3724>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3725>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3726>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3727>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3709>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3710>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3703>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3704>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/debug_module/Ext_JTAG_SEL> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
   P_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/d
   bg_wakeup_i> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3722>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3723>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3716>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3717>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3711>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3712>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3699>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3700>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3732>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3733>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3734>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3735>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3697>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3698>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
   P_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
   P_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3641>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3642>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3643>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/LOCKSTEP_MASTER_OUT<7>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3644>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3629>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3630>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3631>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3632>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3713>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3714>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3705>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3706>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3665>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3666>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3667>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3668>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3657>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3658>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3659>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3660>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3653>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3654>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3655>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3656>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3649>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3650>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3651>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3652>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3637>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3638>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3639>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3640>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
   P_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3633>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3634>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3635>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3636>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3707>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3708>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3661>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3662>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3663>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3664>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3673>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3685>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3686>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3687>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3645>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3646>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3647>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3648>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration on
   block:<adc_sample/pins[0].iddr2_inst1>:<ILOGIC2_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration on
   block:<adc_sample/pins[1].iddr2_inst1>:<ILOGIC2_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration on
   block:<adc_sample/pins[2].iddr2_inst1>:<ILOGIC2_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration on
   block:<adc_sample/pins[3].iddr2_inst1>:<ILOGIC2_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration on
   block:<adc_sample/pins[4].iddr2_inst1>:<ILOGIC2_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration on
   block:<adc_sample/pins[0].iddr2_inst2>:<ILOGIC2_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration on
   block:<adc_sample/pins[5].iddr2_inst1>:<ILOGIC2_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration on
   block:<adc_sample/pins[1].iddr2_inst2>:<ILOGIC2_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration on
   block:<adc_sample/pins[6].iddr2_inst1>:<ILOGIC2_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration on
   block:<adc_sample/pins[2].iddr2_inst2>:<ILOGIC2_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration on
   block:<adc_sample/pins[7].iddr2_inst1>:<ILOGIC2_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration on
   block:<adc_sample/pins[3].iddr2_inst2>:<ILOGIC2_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration on
   block:<adc_sample/pins[4].iddr2_inst2>:<ILOGIC2_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration on
   block:<adc_sample/pins[0].iddr2_inst3>:<ILOGIC2_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration on
   block:<adc_sample/pins[5].iddr2_inst2>:<ILOGIC2_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration on
   block:<adc_sample/pins[1].iddr2_inst3>:<ILOGIC2_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration on
   block:<adc_sample/pins[6].iddr2_inst2>:<ILOGIC2_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration on
   block:<adc_sample/pins[2].iddr2_inst3>:<ILOGIC2_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration on
   block:<adc_sample/pins[7].iddr2_inst2>:<ILOGIC2_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration on
   block:<adc_sample/pins[3].iddr2_inst3>:<ILOGIC2_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration on
   block:<adc_sample/pins[4].iddr2_inst3>:<ILOGIC2_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration on
   block:<adc_sample/pins[5].iddr2_inst3>:<ILOGIC2_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration on
   block:<adc_sample/pins[6].iddr2_inst3>:<ILOGIC2_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration on
   block:<adc_sample/pins[7].iddr2_inst3>:<ILOGIC2_IFF>.  The Q1 output pin of IFF is not used.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:  465
Slice Logic Utilization:
  Number of Slice Registers:                 2,382 out of  30,064    7%
    Number used as Flip Flops:               2,375
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      2,371 out of  15,032   15%
    Number used as logic:                    2,105 out of  15,032   14%
      Number using O6 output only:           1,550
      Number using O5 output only:             126
      Number using O5 and O6:                  429
      Number used as ROM:                        0
    Number used as Memory:                     143 out of   3,664    3%
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            79
        Number using O6 output only:            24
        Number using O5 output only:             1
        Number using O5 and O6:                 54
    Number used exclusively as route-thrus:    123
      Number with same-slice register load:    113
      Number with same-slice carry load:        10
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,036 out of   3,758   27%
  Number of MUXCYs used:                       424 out of   7,516    5%
  Number of LUT Flip Flop pairs used:        3,158
    Number with an unused Flip Flop:           996 out of   3,158   31%
    Number with an unused LUT:                 787 out of   3,158   24%
    Number of fully used LUT-FF pairs:       1,375 out of   3,158   43%
    Number of unique control sets:             132
    Number of slice register sites lost
      to control set restrictions:             540 out of  30,064    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        96 out of     250   38%
    Number of LOCed IOBs:                       87 out of      96   90%
    IOB Flip Flops:                             32

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      52   61%
  Number of RAMB8BWERs:                          0 out of     104    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6%
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                      11 out of      16   68%
    Number used as BUFGs:                       10
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     3 out of       4   75%
    Number used as DCMs:                         2
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                  25 out of     272    9%
    Number used as ILOGIC2s:                    25
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     272    0%
  Number of OLOGIC2/OSERDES2s:                   7 out of     272    2%
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     160    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            3 out of      38    7%
  Number of GTPA1_DUALs:                         0 out of       1    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            2 out of       2  100%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.75

Peak Memory Usage:  540 MB
Total REAL time to MAP completion:  57 secs 
Total CPU time to MAP completion:   38 secs 

Mapping completed.
See MAP report file "MB_top_map.mrp" for details.
