{"kind":"symbol","topicSections":[{"title":"Initializers","identifiers":["doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(concurrentGeneratorFor:)","doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(concurrentStateGeneratorFor:in:maxExecutionSize:)","doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(generatorFor:)","doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(ringletExpanderFor:in:)","doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(ringletRunnerFor:)","doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(runnerFor:)","doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(sequentialGeneratorFor:)","doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(sequentialStateGeneratorFor:in:maxExecutionSize:)","doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(stateGeneratorFor:in:maxExecutionSize:)","doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(stateKripkeGeneratorFor:in:)","doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(stateRunnerFor:in:maxExecutionSize:)","doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(verifiable:)"]},{"title":"Type Properties","identifiers":["doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/primitiveTypes"]}],"identifier":{"url":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile","interfaceLanguage":"swift"},"sections":[],"schemaVersion":{"minor":3,"major":0,"patch":0},"abstract":[{"text":"Add verifiable initialisers.","type":"text"}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlgenerator\/vhdlparsing\/vhdlfile"]}],"metadata":{"title":"VHDLFile","externalID":"s:e:s:11VHDLParsing8VHDLFileV13VHDLGeneratorE10verifiableACSgx_tc12VHDLMachines24MachineVHDLRepresentableRzlufc","navigatorTitle":[{"kind":"identifier","text":"VHDLFile"}],"role":"symbol","symbolKind":"extension","fragments":[{"kind":"keyword","text":"extension"},{"kind":"text","text":" "},{"preciseIdentifier":"s:11VHDLParsing8VHDLFileV","kind":"identifier","text":"VHDLFile"}],"extendedModule":"VHDLParsing","roleHeading":"Extended Structure","modules":[{"name":"VHDLGenerator","relatedModules":["VHDLParsing"]}]},"hierarchy":{"paths":[["doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator","doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing"]]},"primaryContentSections":[{"declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"kind":"keyword","text":"extension"},{"kind":"text","text":" "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing8VHDLFileV","text":"VHDLFile"}]}],"kind":"declarations"}],"references":{"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing/VHDLFile/init(generatorFor:)":{"role":"symbol","fragments":[{"text":"init","kind":"identifier"},{"text":"?<","kind":"text"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"kind":"externalParam","text":"generatorFor"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"T"},{"text":")","kind":"text"}],"title":"init(generatorFor:)","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(generatorFor:)","type":"topic","url":"\/documentation\/vhdlgenerator\/vhdlparsing\/vhdlfile\/init(generatorfor:)","kind":"symbol","abstract":[]},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing/VHDLFile/init(sequentialGeneratorFor:)":{"role":"symbol","fragments":[{"text":"init","kind":"identifier"},{"text":"?<","kind":"text"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"kind":"externalParam","text":"sequentialGeneratorFor"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"T"},{"text":")","kind":"text"}],"title":"init(sequentialGeneratorFor:)","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(sequentialGeneratorFor:)","type":"topic","url":"\/documentation\/vhdlgenerator\/vhdlparsing\/vhdlfile\/init(sequentialgeneratorfor:)","kind":"symbol","abstract":[]},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing/VHDLFile/init(verifiable:)":{"role":"symbol","fragments":[{"text":"init","kind":"identifier"},{"kind":"text","text":"?<"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"kind":"externalParam","text":"verifiable"},{"kind":"text","text":": "},{"text":"T","kind":"typeIdentifier"},{"text":")","kind":"text"}],"title":"init(verifiable:)","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(verifiable:)","type":"topic","url":"\/documentation\/vhdlgenerator\/vhdlparsing\/vhdlfile\/init(verifiable:)","kind":"symbol","abstract":[{"type":"text","text":"Creates a verifiable representation for an LLFSM."}]},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing/VHDLFile/init(concurrentGeneratorFor:)":{"role":"symbol","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(concurrentGeneratorFor:)","title":"init(concurrentGeneratorFor:)","url":"\/documentation\/vhdlgenerator\/vhdlparsing\/vhdlfile\/init(concurrentgeneratorfor:)","kind":"symbol","abstract":[],"fragments":[{"text":"init","kind":"identifier"},{"text":"?<","kind":"text"},{"text":"T","kind":"genericParameter"},{"text":">(","kind":"text"},{"text":"concurrentGeneratorFor","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":")","kind":"text"}],"type":"topic"},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing":{"title":"VHDLParsing","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing","type":"topic","kind":"symbol","role":"collection","abstract":[],"url":"\/documentation\/vhdlgenerator\/vhdlparsing"},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing/VHDLFile/init(concurrentStateGeneratorFor:in:maxExecutionSize:)":{"role":"symbol","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(concurrentStateGeneratorFor:in:maxExecutionSize:)","title":"init(concurrentStateGeneratorFor:in:maxExecutionSize:)","url":"\/documentation\/vhdlgenerator\/vhdlparsing\/vhdlfile\/init(concurrentstategeneratorfor:in:maxexecutionsize:)","kind":"symbol","abstract":[],"fragments":[{"text":"init","kind":"identifier"},{"text":"?<","kind":"text"},{"text":"T","kind":"genericParameter"},{"text":">(","kind":"text"},{"text":"concurrentStateGeneratorFor","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"State","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines5StateV"},{"text":", ","kind":"text"},{"text":"in","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"maxExecutionSize","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Int","kind":"typeIdentifier","preciseIdentifier":"s:Si"},{"text":"?)","kind":"text"}],"type":"topic"},"doc://VHDLGenerator/documentation/VHDLGenerator":{"title":"VHDLGenerator","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator","type":"topic","kind":"symbol","role":"collection","abstract":[],"url":"\/documentation\/vhdlgenerator"},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing/VHDLFile/init(ringletRunnerFor:)":{"fragments":[{"text":"init","kind":"identifier"},{"text":"?<","kind":"text"},{"text":"T","kind":"genericParameter"},{"text":">(","kind":"text"},{"text":"ringletRunnerFor","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":")","kind":"text"}],"type":"topic","role":"symbol","url":"\/documentation\/vhdlgenerator\/vhdlparsing\/vhdlfile\/init(ringletrunnerfor:)","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(ringletRunnerFor:)","title":"init(ringletRunnerFor:)","kind":"symbol","abstract":[{"type":"text","text":"Create a ringlet runner for the given machine representation."}]},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing/VHDLFile/init(runnerFor:)":{"kind":"symbol","title":"init(runnerFor:)","type":"topic","role":"symbol","abstract":[{"type":"text","text":"Create a machine runner for the given machine representation. A machine runner is a VHDL entity that"},{"type":"text","text":" "},{"type":"text","text":"controls when a machine starts and stops executing. Typically, the machine runner is programmed to"},{"type":"text","text":" "},{"type":"text","text":"observe the internal states of the machine and start or stop the machine based on that internal state."},{"type":"text","text":" "},{"type":"text","text":"The runner is also able to change the internal state and set variable values for running specific"},{"type":"text","text":" "},{"type":"text","text":"scenarios and states."}],"fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?<"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"kind":"externalParam","text":"runnerFor"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"T"},{"kind":"text","text":")"}],"identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(runnerFor:)","url":"\/documentation\/vhdlgenerator\/vhdlparsing\/vhdlfile\/init(runnerfor:)"},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing/VHDLFile/primitiveTypes":{"title":"primitiveTypes","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/primitiveTypes","type":"topic","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"primitiveTypes","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VHDLFile","preciseIdentifier":"s:11VHDLParsing8VHDLFileV","kind":"typeIdentifier"}],"role":"symbol","abstract":[{"text":"The ","type":"text"},{"type":"codeVoice","code":"PrimitiveTypes"},{"text":" package.","type":"text"}],"url":"\/documentation\/vhdlgenerator\/vhdlparsing\/vhdlfile\/primitivetypes"},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing/VHDLFile/init(sequentialStateGeneratorFor:in:maxExecutionSize:)":{"fragments":[{"text":"init","kind":"identifier"},{"text":"?<","kind":"text"},{"text":"T","kind":"genericParameter"},{"text":">(","kind":"text"},{"text":"sequentialStateGeneratorFor","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"State","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines5StateV"},{"text":", ","kind":"text"},{"text":"in","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"maxExecutionSize","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Int","kind":"typeIdentifier","preciseIdentifier":"s:Si"},{"text":"?)","kind":"text"}],"type":"topic","role":"symbol","url":"\/documentation\/vhdlgenerator\/vhdlparsing\/vhdlfile\/init(sequentialstategeneratorfor:in:maxexecutionsize:)","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(sequentialStateGeneratorFor:in:maxExecutionSize:)","title":"init(sequentialStateGeneratorFor:in:maxExecutionSize:)","kind":"symbol","abstract":[]},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing/VHDLFile/init(stateRunnerFor:in:maxExecutionSize:)":{"role":"symbol","title":"init(stateRunnerFor:in:maxExecutionSize:)","abstract":[],"kind":"symbol","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(stateRunnerFor:in:maxExecutionSize:)","url":"\/documentation\/vhdlgenerator\/vhdlparsing\/vhdlfile\/init(staterunnerfor:in:maxexecutionsize:)","fragments":[{"text":"init","kind":"identifier"},{"text":"?<","kind":"text"},{"text":"T","kind":"genericParameter"},{"text":">(","kind":"text"},{"text":"stateRunnerFor","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"State","preciseIdentifier":"s:12VHDLMachines5StateV","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"in","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"maxExecutionSize","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Int","preciseIdentifier":"s:Si","kind":"typeIdentifier"},{"text":"?)","kind":"text"}],"type":"topic"},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing/VHDLFile/init(stateGeneratorFor:in:maxExecutionSize:)":{"title":"init(stateGeneratorFor:in:maxExecutionSize:)","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?<"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"kind":"externalParam","text":"stateGeneratorFor"},{"kind":"text","text":": "},{"preciseIdentifier":"s:12VHDLMachines5StateV","kind":"typeIdentifier","text":"State"},{"kind":"text","text":", "},{"kind":"externalParam","text":"in"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"T"},{"kind":"text","text":", "},{"kind":"externalParam","text":"maxExecutionSize"},{"kind":"text","text":": "},{"preciseIdentifier":"s:Si","kind":"typeIdentifier","text":"Int"},{"kind":"text","text":"?)"}],"identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(stateGeneratorFor:in:maxExecutionSize:)","abstract":[],"type":"topic","role":"symbol","kind":"symbol","url":"\/documentation\/vhdlgenerator\/vhdlparsing\/vhdlfile\/init(stategeneratorfor:in:maxexecutionsize:)"},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing/VHDLFile/init(stateKripkeGeneratorFor:in:)":{"type":"topic","title":"init(stateKripkeGeneratorFor:in:)","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(stateKripkeGeneratorFor:in:)","fragments":[{"text":"init","kind":"identifier"},{"text":"?<","kind":"text"},{"text":"T","kind":"genericParameter"},{"text":">(","kind":"text"},{"text":"stateKripkeGeneratorFor","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"State","preciseIdentifier":"s:12VHDLMachines5StateV","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"in","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":")","kind":"text"}],"url":"\/documentation\/vhdlgenerator\/vhdlparsing\/vhdlfile\/init(statekripkegeneratorfor:in:)","kind":"symbol","role":"symbol","abstract":[{"type":"text","text":"Create a state kripke generator. This file computes the next state to search from observing a states"},{"type":"text","text":" "},{"text":"read snapshot and write snapshot.","type":"text"}]},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing/VHDLFile/init(ringletExpanderFor:in:)":{"type":"topic","kind":"symbol","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(ringletExpanderFor:in:)","title":"init(ringletExpanderFor:in:)","abstract":[{"text":"Create a ringlet expander for a state.","type":"text"}],"role":"symbol","url":"\/documentation\/vhdlgenerator\/vhdlparsing\/vhdlfile\/init(ringletexpanderfor:in:)","fragments":[{"text":"init","kind":"identifier"},{"text":"?<","kind":"text"},{"text":"T","kind":"genericParameter"},{"text":">(","kind":"text"},{"text":"ringletExpanderFor","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:12VHDLMachines5StateV","text":"State","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"in","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":")","kind":"text"}]},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing/VHDLFile":{"title":"VHDLFile","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile","type":"topic","kind":"symbol","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VHDLFile","preciseIdentifier":"s:11VHDLParsing8VHDLFileV","kind":"identifier"}],"navigatorTitle":[{"text":"VHDLFile","kind":"identifier"}],"role":"symbol","abstract":[{"text":"Add verifiable initialisers.","type":"text"}],"url":"\/documentation\/vhdlgenerator\/vhdlparsing\/vhdlfile"}}}