// Seed: 38428515
module module_0 #(
    parameter id_1 = 32'd97
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  input id_3;
  input id_2;
  input _id_1;
  logic id_6;
  logic id_7 = id_6[id_1];
  always id_1 <= 1;
  type_0 id_8 (
      .id_0("" - 1'b0),
      .id_1(1'b0),
      .id_2(id_7),
      .id_3(id_5 == id_6),
      .id_4(id_6 | id_3 ^ id_6 & 1)
  );
  always if (id_2) @(posedge 1) SystemTFIdentifier(id_8, !"");
endmodule
`timescale 1ps / 1 ps
`define pp_1 0
module module_1 #(
    parameter id_1 = 32'd8,
    parameter id_6 = 32'd16
) (
    _id_1,
    id_2
);
  input id_2;
  input _id_1;
  logic id_3, id_4, id_5;
  logic _id_6, id_7, id_8;
  logic id_9, id_10;
  always id_8 = 1'b0;
  assign id_2 = 1;
  logic id_11;
  logic id_12, id_13;
  assign id_7  = id_13;
  defparam id_14[id_6 : 1] = 1'h0 + id_2, id_15 = id_8 & id_4, id_16 = id_14;
  assign id_11 = id_7;
  assign id_3  = id_14;
  logic id_17;
  always id_16 = {1, id_15[id_1]};
  assign id_3  = 1;
  assign id_17 = id_3 & 1;
endmodule
