

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Mon Oct 30 16:35:29 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1272181306|  1272181306|  12.722 sec|  12.722 sec|  1272181306|  1272181306|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |                             |     Latency (cycles)    | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |     min    |     max    |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |- TJ                         |  1272181305|  1272181305|  84812087|          -|          -|    15|        no|
        | + TI                        |    84812085|    84812085|   5654139|          -|          -|    15|        no|
        |  ++ TN                      |     5648032|     5648032|   1412008|          -|          -|     4|        no|
        |   +++ TN.1                  |        3528|        3528|         1|          -|          -|  3528|        no|
        |   +++ VITIS_LOOP_98_1       |       39160|       39160|      4895|          -|          -|     8|        no|
        |    ++++ VITIS_LOOP_99_2     |        4893|        4893|       233|          -|          -|    21|        no|
        |     +++++ VITIS_LOOP_100_3  |         231|         231|        11|          -|          -|    21|        no|
        |   +++ TY                    |     1369316|     1369316|     80548|          -|          -|    17|        no|
        |    ++++ TX                  |       80546|       80546|      4738|          -|          -|    17|        no|
        |     +++++ KY                |        4735|        4735|       947|          -|          -|     5|        no|
        |      ++++++ KX              |         945|         945|       189|          -|          -|     5|        no|
        |       +++++++ NIN           |         187|         187|        23|          -|          -|     8|        no|
        |  ++ VITIS_LOOP_121_2        |        5814|        5814|       342|          -|          -|    17|        no|
        |   +++ VITIS_LOOP_122_3      |         340|         340|        20|          -|          -|    17|        no|
        |  ++ TI.3                    |         289|         289|         1|          -|          -|   289|        no|
        +-----------------------------+------------+------------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 68
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 47 
5 --> 5 6 
6 --> 7 19 
7 --> 8 6 
8 --> 9 7 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 8 
19 --> 20 4 
20 --> 21 19 
21 --> 22 
22 --> 23 20 
23 --> 24 22 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 23 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 24 
47 --> 48 68 
48 --> 49 47 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 48 
68 --> 68 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 69 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_21, i32 0, i32 0, void @empty_32, i32 0, i32 1, void @empty_39, void @empty_35, void @empty_32, i32 16, i32 16, i32 16, i32 16, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv3.cpp:31]   --->   Operation 71 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val" [src/conv3.cpp:31]   --->   Operation 72 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights" [src/conv3.cpp:31]   --->   Operation 73 'read' 'conv3_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv3.cpp:31]   --->   Operation 74 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 0, i4 %tj" [src/conv3.cpp:31]   --->   Operation 75 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TI" [src/conv3.cpp:31]   --->   Operation 76 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tj_1 = load i4 %tj" [src/conv3.cpp:31]   --->   Operation 77 'load' 'tj_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.79ns)   --->   "%icmp_ln31 = icmp_eq  i4 %tj_1, i4 15" [src/conv3.cpp:31]   --->   Operation 78 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %tj_1, i4 1" [src/conv3.cpp:31]   --->   Operation 79 'add' 'add_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %TI.split, void %for.end81" [src/conv3.cpp:31]   --->   Operation 80 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv3.cpp:31]   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/conv3.cpp:31]   --->   Operation 82 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_1, i4 %tj_1" [src/conv3.cpp:31]   --->   Operation 83 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %tmp" [src/conv3.cpp:32]   --->   Operation 84 'zext' 'zext_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.42ns)   --->   "%br_ln32 = br void %TN" [src/conv3.cpp:32]   --->   Operation 85 'br' 'br_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln79 = ret" [src/conv3.cpp:79]   --->   Operation 86 'ret' 'ret_ln79' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.22>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%ti = phi i4 %add_ln32, void %_Z21export_buffer_tile_c3PA17_A17_fPA255_A255_fiiPf.exit, i4 0, void %TI.split" [src/conv3.cpp:32]   --->   Operation 87 'phi' 'ti' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.79ns)   --->   "%icmp_ln32 = icmp_eq  i4 %ti, i4 15" [src/conv3.cpp:32]   --->   Operation 88 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.79ns)   --->   "%add_ln32 = add i4 %ti, i4 1" [src/conv3.cpp:32]   --->   Operation 89 'add' 'add_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %TN.split, void %for.inc79" [src/conv3.cpp:32]   --->   Operation 90 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv3.cpp:32]   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/conv3.cpp:32]   --->   Operation 92 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 0" [src/conv3.cpp:32]   --->   Operation 93 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%ti_cast17 = zext i4 %ti" [src/conv3.cpp:32]   --->   Operation 94 'zext' 'ti_cast17' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.42ns)   --->   "%br_ln39 = br void %NOUT" [src/conv3.cpp:39]   --->   Operation 95 'br' 'br_ln39' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %add_ln31, i4 %tj" [src/conv3.cpp:31]   --->   Operation 96 'store' 'store_ln31' <Predicate = (icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TI" [src/conv3.cpp:31]   --->   Operation 97 'br' 'br_ln31' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.67>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tn = phi i3 %add_ln39, void %for.inc73, i3 0, void %TN.split" [src/conv3.cpp:39]   --->   Operation 98 'phi' 'tn' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.67ns)   --->   "%icmp_ln39 = icmp_eq  i3 %tn, i3 4" [src/conv3.cpp:39]   --->   Operation 99 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.67ns)   --->   "%add_ln39 = add i3 %tn, i3 1" [src/conv3.cpp:39]   --->   Operation 100 'add' 'add_ln39' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %NOUT.split, void %VITIS_LOOP_122_3.i.preheader" [src/conv3.cpp:39]   --->   Operation 101 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%speclooptripcount_ln39 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv3.cpp:39]   --->   Operation 102 'speclooptripcount' 'speclooptripcount_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [src/conv3.cpp:39]   --->   Operation 103 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.42ns)   --->   "%br_ln96 = br void %memset.loop.i" [src/conv3.cpp:96->src/conv3.cpp:48]   --->   Operation 104 'br' 'br_ln96' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_4 : Operation 105 [1/1] (0.42ns)   --->   "%br_ln124 = br void %VITIS_LOOP_122_3.i" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 105 'br' 'br_ln124' <Predicate = (icmp_ln39)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 2.04>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%empty = phi i12 0, void %NOUT.split, i12 %empty_59, void %memset.loop.i.split"   --->   Operation 106 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.80ns)   --->   "%exitcond1 = icmp_eq  i12 %empty, i12 3528"   --->   Operation 107 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.80ns)   --->   "%empty_59 = add i12 %empty, i12 1"   --->   Operation 108 'add' 'empty_59' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond1, void %memset.loop.i.split, void %VITIS_LOOP_98_1.i"   --->   Operation 109 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3528, i64 3528, i64 3528"   --->   Operation 110 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%p_cast49 = zext i12 %empty"   --->   Operation 111 'zext' 'p_cast49' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast49"   --->   Operation 112 'getelementptr' 'input_fm_buffer_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i12 %input_fm_buffer_addr"   --->   Operation 113 'store' 'store_ln0' <Predicate = (!exitcond1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 114 'br' 'br_ln0' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i3 %tn" [src/conv3.cpp:41]   --->   Operation 115 'trunc' 'trunc_ln41' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln41, i3 0" [src/conv3.cpp:41]   --->   Operation 116 'bitconcatenate' 'shl_ln1' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.42ns)   --->   "%br_ln98 = br void %VITIS_LOOP_99_2.i" [src/conv3.cpp:98->src/conv3.cpp:48]   --->   Operation 117 'br' 'br_ln98' <Predicate = (exitcond1)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 4.36>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%nin = phi i4 %add_ln98, void %for.inc26.i, i4 0, void %VITIS_LOOP_98_1.i" [src/conv3.cpp:98->src/conv3.cpp:48]   --->   Operation 118 'phi' 'nin' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 %add_ln98_1, void %for.inc26.i, i8 0, void %VITIS_LOOP_98_1.i" [src/conv3.cpp:98->src/conv3.cpp:48]   --->   Operation 119 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.76ns)   --->   "%add_ln98_1 = add i8 %phi_mul, i8 21" [src/conv3.cpp:98->src/conv3.cpp:48]   --->   Operation 120 'add' 'add_ln98_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i4 %nin" [src/conv3.cpp:98->src/conv3.cpp:48]   --->   Operation 121 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.79ns)   --->   "%icmp_ln98 = icmp_eq  i4 %nin, i4 8" [src/conv3.cpp:98->src/conv3.cpp:48]   --->   Operation 122 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.79ns)   --->   "%add_ln98 = add i4 %nin, i4 1" [src/conv3.cpp:98->src/conv3.cpp:48]   --->   Operation 123 'add' 'add_ln98' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %VITIS_LOOP_99_2.i.split, void %TX.preheader" [src/conv3.cpp:98->src/conv3.cpp:48]   --->   Operation 124 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%speclooptripcount_ln98 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv3.cpp:98->src/conv3.cpp:48]   --->   Operation 125 'speclooptripcount' 'speclooptripcount_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [src/conv3.cpp:98->src/conv3.cpp:48]   --->   Operation 126 'specloopname' 'specloopname_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.78ns)   --->   "%empty_60 = add i5 %zext_ln98, i5 %shl_ln1" [src/conv3.cpp:98->src/conv3.cpp:48]   --->   Operation 127 'add' 'empty_60' <Predicate = (!icmp_ln98)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i5 %empty_60" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 128 'zext' 'zext_ln107' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (2.49ns)   --->   "%mul_ln107 = mul i23 %zext_ln107, i23 260100" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 129 'mul' 'mul_ln107' <Predicate = (!icmp_ln98)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i23 %mul_ln107" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 130 'zext' 'zext_ln99' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (1.08ns)   --->   "%add_ln107 = add i64 %zext_ln99, i64 %input_ftmap_read" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 131 'add' 'add_ln107' <Predicate = (!icmp_ln98)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.42ns)   --->   "%br_ln99 = br void %VITIS_LOOP_100_3.i" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 132 'br' 'br_ln99' <Predicate = (!icmp_ln98)> <Delay = 0.42>
ST_6 : Operation 133 [1/1] (0.42ns)   --->   "%br_ln0 = br void %TX"   --->   Operation 133 'br' 'br_ln0' <Predicate = (icmp_ln98)> <Delay = 0.42>

State 7 <SV = 6> <Delay = 3.63>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%by = phi i5 %add_ln99, void %for.inc23.i, i5 0, void %VITIS_LOOP_99_2.i.split" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 134 'phi' 'by' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln107_1 = zext i5 %by" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 135 'zext' 'zext_ln107_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.76ns)   --->   "%add_ln107_3 = add i8 %phi_mul, i8 %zext_ln107_1" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 136 'add' 'add_ln107_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln99_1 = zext i8 %add_ln107_3" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 137 'zext' 'zext_ln99_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (1.65ns)   --->   "%mul_ln99 = mul i12 %zext_ln99_1, i12 21" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 138 'mul' 'mul_ln99' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln99_2 = zext i5 %by" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 139 'zext' 'zext_ln99_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.78ns)   --->   "%icmp_ln99 = icmp_eq  i5 %by, i5 21" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 140 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.78ns)   --->   "%add_ln99 = add i5 %by, i5 1" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 141 'add' 'add_ln99' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %VITIS_LOOP_100_3.i.split, void %for.inc26.i" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 142 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%speclooptripcount_ln99 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 143 'speclooptripcount' 'speclooptripcount_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 144 'specloopname' 'specloopname_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.78ns)   --->   "%tmp1 = add i6 %zext_ln99_2, i6 62" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 145 'add' 'tmp1' <Predicate = (!icmp_ln99)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i6 %tmp1" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 146 'sext' 'tmp1_cast' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.76ns)   --->   "%empty_61 = add i10 %tmp1_cast, i10 %zext_ln32" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 147 'add' 'empty_61' <Predicate = (!icmp_ln99)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_61, i32 9" [src/srcnn.cpp:51->src/conv3.cpp:104->src/conv3.cpp:48]   --->   Operation 148 'bitselect' 'tmp_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.78ns)   --->   "%icmp_ln52 = icmp_sgt  i10 %empty_61, i10 254" [src/srcnn.cpp:52->src/conv3.cpp:104->src/conv3.cpp:48]   --->   Operation 149 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln99)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_61, i32 9" [src/srcnn.cpp:51->src/conv3.cpp:104->src/conv3.cpp:48]   --->   Operation 150 'bitselect' 'tmp_4' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%select_ln51 = select i1 %tmp_4, i10 0, i10 254" [src/srcnn.cpp:51->src/conv3.cpp:104->src/conv3.cpp:48]   --->   Operation 151 'select' 'select_ln51' <Predicate = (!icmp_ln99)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%or_ln51 = or i1 %tmp_2, i1 %icmp_ln52" [src/srcnn.cpp:51->src/conv3.cpp:104->src/conv3.cpp:48]   --->   Operation 152 'or' 'or_ln51' <Predicate = (!icmp_ln99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.40ns) (out node of the LUT)   --->   "%yClamped = select i1 %or_ln51, i10 %select_ln51, i10 %empty_61" [src/srcnn.cpp:51->src/conv3.cpp:104->src/conv3.cpp:48]   --->   Operation 153 'select' 'yClamped' <Predicate = (!icmp_ln99)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %yClamped, i10 0" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 154 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln107_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %yClamped, i2 0" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 155 'bitconcatenate' 'shl_ln107_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i12 %shl_ln107_1" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 156 'sext' 'sext_ln107' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.89ns)   --->   "%sub_ln107 = sub i20 %shl_ln2, i20 %sext_ln107" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 157 'sub' 'sub_ln107' <Predicate = (!icmp_ln99)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.42ns)   --->   "%br_ln100 = br void %for.inc.i" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 158 'br' 'br_ln100' <Predicate = (!icmp_ln99)> <Delay = 0.42>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln98 = br void %VITIS_LOOP_99_2.i" [src/conv3.cpp:98->src/conv3.cpp:48]   --->   Operation 159 'br' 'br_ln98' <Predicate = (icmp_ln99)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.31>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%bx = phi i5 %add_ln100, void %for.inc.i.split, i5 0, void %VITIS_LOOP_100_3.i.split" [src/conv3.cpp:103->src/conv3.cpp:48]   --->   Operation 160 'phi' 'bx' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln107_2 = zext i5 %bx" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 161 'zext' 'zext_ln107_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.80ns)   --->   "%add_ln107_4 = add i12 %mul_ln99, i12 %zext_ln107_2" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 162 'add' 'add_ln107_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln107_3 = zext i12 %add_ln107_4" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 163 'zext' 'zext_ln107_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_1 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln107_3" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 164 'getelementptr' 'input_fm_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i5 %bx" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 165 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.78ns)   --->   "%icmp_ln100 = icmp_eq  i5 %bx, i5 21" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 166 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.78ns)   --->   "%add_ln100 = add i5 %bx, i5 1" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 167 'add' 'add_ln100' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %for.inc.i.split, void %for.inc23.i" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 168 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%tmp4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 %ti" [src/conv3.cpp:103->src/conv3.cpp:48]   --->   Operation 169 'bitconcatenate' 'tmp4' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i8 %tmp4" [src/conv3.cpp:103->src/conv3.cpp:48]   --->   Operation 170 'zext' 'zext_ln103' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.78ns)   --->   "%add_ln103_1 = add i6 %zext_ln100, i6 62" [src/conv3.cpp:103->src/conv3.cpp:48]   --->   Operation 171 'add' 'add_ln103_1' <Predicate = (!icmp_ln100)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln103 = sext i6 %add_ln103_1" [src/conv3.cpp:103->src/conv3.cpp:48]   --->   Operation 172 'sext' 'sext_ln103' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.76ns)   --->   "%add_ln103 = add i10 %sext_ln103, i10 %zext_ln103" [src/conv3.cpp:103->src/conv3.cpp:48]   --->   Operation 173 'add' 'add_ln103' <Predicate = (!icmp_ln100)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln107_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln103, i32 9" [src/srcnn.cpp:51->src/conv3.cpp:103->src/conv3.cpp:48]   --->   Operation 174 'bitselect' 'tmp_5' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.78ns)   --->   "%icmp_ln52_1 = icmp_sgt  i10 %add_ln103, i10 254" [src/srcnn.cpp:52->src/conv3.cpp:103->src/conv3.cpp:48]   --->   Operation 175 'icmp' 'icmp_ln52_1' <Predicate = (!icmp_ln100)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln107_1)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln103, i32 9" [src/srcnn.cpp:51->src/conv3.cpp:103->src/conv3.cpp:48]   --->   Operation 176 'bitselect' 'tmp_6' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node add_ln107_1)   --->   "%or_ln51_1 = or i1 %tmp_5, i1 %icmp_ln52_1" [src/srcnn.cpp:51->src/conv3.cpp:103->src/conv3.cpp:48]   --->   Operation 177 'or' 'or_ln51_1' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln107_1)   --->   "%select_ln51_2 = select i1 %tmp_6, i10 0, i10 254" [src/srcnn.cpp:51->src/conv3.cpp:103->src/conv3.cpp:48]   --->   Operation 178 'select' 'select_ln51_2' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node add_ln107_1)   --->   "%select_ln51_3 = select i1 %or_ln51_1, i10 %select_ln51_2, i10 %add_ln103" [src/srcnn.cpp:51->src/conv3.cpp:103->src/conv3.cpp:48]   --->   Operation 179 'select' 'select_ln51_3' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node add_ln107_1)   --->   "%shl_ln107_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %select_ln51_3, i2 0" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 180 'bitconcatenate' 'shl_ln107_2' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node add_ln107_1)   --->   "%sext_ln107_2 = sext i12 %shl_ln107_2" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 181 'sext' 'sext_ln107_2' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.89ns) (out node of the LUT)   --->   "%add_ln107_1 = add i20 %sub_ln107, i20 %sext_ln107_2" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 182 'add' 'add_ln107_1' <Predicate = (!icmp_ln100)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln107_3 = sext i20 %add_ln107_1" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 183 'sext' 'sext_ln107_3' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (1.08ns)   --->   "%add_ln107_2 = add i64 %sext_ln107_3, i64 %add_ln107" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 184 'add' 'add_ln107_2' <Predicate = (!icmp_ln100)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln107_2, i32 2, i32 63" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 185 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln107_1 = sext i62 %trunc_ln4" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 186 'sext' 'sext_ln107_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln107_1" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 187 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln99 = br void %VITIS_LOOP_100_3.i" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 188 'br' 'br_ln99' <Predicate = (icmp_ln100)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 189 [8/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 189 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 190 [7/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 190 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 191 [6/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 191 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 192 [5/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 192 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 193 [4/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 193 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 194 [3/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 194 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 195 [2/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 195 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 196 [1/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 196 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 197 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 197 'read' 'gmem_addr_4_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 1.23>
ST_18 : Operation 198 [1/1] (0.00ns)   --->   "%speclooptripcount_ln100 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 198 'speclooptripcount' 'speclooptripcount_ln100' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 199 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 199 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 200 [1/1] (0.00ns)   --->   "%bitcast_ln107 = bitcast i32 %gmem_addr_4_read" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 200 'bitcast' 'bitcast_ln107' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 201 [1/1] (1.23ns)   --->   "%store_ln107 = store i32 %bitcast_ln107, i12 %input_fm_buffer_addr_1" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 201 'store' 'store_ln107' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_18 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln100 = br void %for.inc.i" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 202 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>

State 19 <SV = 6> <Delay = 0.78>
ST_19 : Operation 203 [1/1] (0.00ns)   --->   "%ty_1 = phi i5 %add_ln54, void %for.inc67, i5 0, void %TX.preheader" [src/conv3.cpp:54]   --->   Operation 203 'phi' 'ty_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 204 [1/1] (0.00ns)   --->   "%ty_1_cast = zext i5 %ty_1" [src/conv3.cpp:54]   --->   Operation 204 'zext' 'ty_1_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %ty_1, i4 0" [src/conv3.cpp:54]   --->   Operation 205 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 206 [1/1] (0.77ns)   --->   "%empty_62 = add i9 %tmp_3, i9 %ty_1_cast" [src/conv3.cpp:54]   --->   Operation 206 'add' 'empty_62' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 207 [1/1] (0.78ns)   --->   "%icmp_ln54 = icmp_eq  i5 %ty_1, i5 17" [src/conv3.cpp:54]   --->   Operation 207 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 208 [1/1] (0.78ns)   --->   "%add_ln54 = add i5 %ty_1, i5 1" [src/conv3.cpp:54]   --->   Operation 208 'add' 'add_ln54' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %TX.split, void %for.inc73" [src/conv3.cpp:54]   --->   Operation 209 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 210 [1/1] (0.00ns)   --->   "%speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv3.cpp:54]   --->   Operation 210 'speclooptripcount' 'speclooptripcount_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_19 : Operation 211 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/conv3.cpp:54]   --->   Operation 211 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_19 : Operation 212 [1/1] (0.42ns)   --->   "%br_ln55 = br void %KY" [src/conv3.cpp:55]   --->   Operation 212 'br' 'br_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.42>
ST_19 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln39 = br void %NOUT" [src/conv3.cpp:39]   --->   Operation 213 'br' 'br_ln39' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 20 <SV = 7> <Delay = 2.01>
ST_20 : Operation 214 [1/1] (0.00ns)   --->   "%tx_1 = phi i5 %add_ln55, void %for.inc64, i5 0, void %TX.split" [src/conv3.cpp:55]   --->   Operation 214 'phi' 'tx_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 215 [1/1] (0.00ns)   --->   "%tx_1_cast = zext i5 %tx_1" [src/conv3.cpp:55]   --->   Operation 215 'zext' 'tx_1_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 216 [1/1] (0.77ns)   --->   "%empty_63 = add i9 %empty_62, i9 %tx_1_cast" [src/conv3.cpp:54]   --->   Operation 216 'add' 'empty_63' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 217 [1/1] (0.00ns)   --->   "%p_cast54 = zext i9 %empty_63" [src/conv3.cpp:54]   --->   Operation 217 'zext' 'p_cast54' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 218 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr_2 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast54" [src/conv3.cpp:54]   --->   Operation 218 'getelementptr' 'output_fm_buffer_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 219 [1/1] (0.78ns)   --->   "%icmp_ln55 = icmp_eq  i5 %tx_1, i5 17" [src/conv3.cpp:55]   --->   Operation 219 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 220 [1/1] (0.78ns)   --->   "%add_ln55 = add i5 %tx_1, i5 1" [src/conv3.cpp:55]   --->   Operation 220 'add' 'add_ln55' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %KY.split, void %for.inc67" [src/conv3.cpp:55]   --->   Operation 221 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 222 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load_1 = load i9 %output_fm_buffer_0_addr_2" [src/conv3.cpp:67]   --->   Operation 222 'load' 'output_fm_buffer_0_load_1' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_20 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln54 = br void %TX" [src/conv3.cpp:54]   --->   Operation 223 'br' 'br_ln54' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 21 <SV = 8> <Delay = 1.23>
ST_21 : Operation 224 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv3.cpp:55]   --->   Operation 224 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 225 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv3.cpp:55]   --->   Operation 225 'specloopname' 'specloopname_ln55' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 226 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load_1 = load i9 %output_fm_buffer_0_addr_2" [src/conv3.cpp:67]   --->   Operation 226 'load' 'output_fm_buffer_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_21 : Operation 227 [1/1] (0.42ns)   --->   "%br_ln58 = br void %KX" [src/conv3.cpp:58]   --->   Operation 227 'br' 'br_ln58' <Predicate = true> <Delay = 0.42>

State 22 <SV = 9> <Delay = 1.90>
ST_22 : Operation 228 [1/1] (0.00ns)   --->   "%ky = phi i3 %add_ln58, void %for.inc61, i3 0, void %KY.split" [src/conv3.cpp:58]   --->   Operation 228 'phi' 'ky' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 229 [1/1] (0.00ns)   --->   "%add57_lcssa_lcssa19 = phi i32 %add57_lcssa18, void %for.inc61, i32 %output_fm_buffer_0_load_1, void %KY.split" [src/conv3.cpp:67]   --->   Operation 229 'phi' 'add57_lcssa_lcssa19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i3 %ky" [src/conv3.cpp:58]   --->   Operation 230 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 231 [1/1] (0.67ns)   --->   "%icmp_ln58 = icmp_eq  i3 %ky, i3 5" [src/conv3.cpp:58]   --->   Operation 231 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 232 [1/1] (0.67ns)   --->   "%add_ln58 = add i3 %ky, i3 1" [src/conv3.cpp:58]   --->   Operation 232 'add' 'add_ln58' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %KX.split, void %for.inc64" [src/conv3.cpp:58]   --->   Operation 233 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 234 [1/1] (0.00ns)   --->   "%speclooptripcount_ln58 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv3.cpp:58]   --->   Operation 234 'speclooptripcount' 'speclooptripcount_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_22 : Operation 235 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv3.cpp:58]   --->   Operation 235 'specloopname' 'specloopname_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_22 : Operation 236 [1/1] (0.78ns)   --->   "%empty_64 = add i5 %zext_ln58, i5 %ty_1" [src/conv3.cpp:58]   --->   Operation 236 'add' 'empty_64' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i5 %empty_64" [src/conv3.cpp:67]   --->   Operation 237 'zext' 'zext_ln67' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_22 : Operation 238 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %ky, i4 0" [src/conv3.cpp:67]   --->   Operation 238 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_22 : Operation 239 [1/1] (0.00ns)   --->   "%shl_ln67_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %ky, i2 0" [src/conv3.cpp:67]   --->   Operation 239 'bitconcatenate' 'shl_ln67_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_22 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i5 %shl_ln67_1" [src/conv3.cpp:59]   --->   Operation 240 'zext' 'zext_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_22 : Operation 241 [1/1] (0.77ns)   --->   "%add_ln67_1 = add i7 %shl_ln3, i7 %zext_ln59" [src/conv3.cpp:67]   --->   Operation 241 'add' 'add_ln67_1' <Predicate = (!icmp_ln58)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i7 %add_ln67_1" [src/conv3.cpp:67]   --->   Operation 242 'zext' 'zext_ln67_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_22 : Operation 243 [1/1] (0.42ns)   --->   "%br_ln59 = br void %NIN" [src/conv3.cpp:59]   --->   Operation 243 'br' 'br_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.42>
ST_22 : Operation 244 [1/1] (1.23ns)   --->   "%store_ln67 = store i32 %add57_lcssa_lcssa19, i9 %output_fm_buffer_0_addr_2" [src/conv3.cpp:67]   --->   Operation 244 'store' 'store_ln67' <Predicate = (icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_22 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln55 = br void %KY" [src/conv3.cpp:55]   --->   Operation 245 'br' 'br_ln55' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 23 <SV = 10> <Delay = 0.78>
ST_23 : Operation 246 [1/1] (0.00ns)   --->   "%kx = phi i3 %add_ln59, void %for.inc58, i3 0, void %KX.split" [src/conv3.cpp:59]   --->   Operation 246 'phi' 'kx' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 247 [1/1] (0.00ns)   --->   "%add57_lcssa18 = phi i32 %empty_65, void %for.inc58, i32 %add57_lcssa_lcssa19, void %KX.split" [src/conv3.cpp:67]   --->   Operation 247 'phi' 'add57_lcssa18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i3 %kx" [src/conv3.cpp:59]   --->   Operation 248 'zext' 'zext_ln59_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 249 [1/1] (0.67ns)   --->   "%icmp_ln59 = icmp_eq  i3 %kx, i3 5" [src/conv3.cpp:59]   --->   Operation 249 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 250 [1/1] (0.67ns)   --->   "%add_ln59 = add i3 %kx, i3 1" [src/conv3.cpp:59]   --->   Operation 250 'add' 'add_ln59' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %NIN.split, void %for.inc61" [src/conv3.cpp:59]   --->   Operation 251 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 252 [1/1] (0.00ns)   --->   "%speclooptripcount_ln59 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv3.cpp:59]   --->   Operation 252 'speclooptripcount' 'speclooptripcount_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 253 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv3.cpp:59]   --->   Operation 253 'specloopname' 'specloopname_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 254 [1/1] (0.78ns)   --->   "%add_ln63 = add i5 %zext_ln59_1, i5 %tx_1" [src/conv3.cpp:63]   --->   Operation 254 'add' 'add_ln63' <Predicate = (!icmp_ln59)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln67_3 = zext i5 %add_ln63" [src/conv3.cpp:67]   --->   Operation 255 'zext' 'zext_ln67_3' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 256 [1/1] (0.00ns)   --->   "%shl_ln67_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %kx, i2 0" [src/conv3.cpp:67]   --->   Operation 256 'bitconcatenate' 'shl_ln67_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i5 %shl_ln67_2" [src/conv3.cpp:66]   --->   Operation 257 'zext' 'zext_ln66' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 258 [1/1] (0.42ns)   --->   "%br_ln66 = br void %for.inc" [src/conv3.cpp:66]   --->   Operation 258 'br' 'br_ln66' <Predicate = (!icmp_ln59)> <Delay = 0.42>
ST_23 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln58 = br void %KX" [src/conv3.cpp:58]   --->   Operation 259 'br' 'br_ln58' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 24 <SV = 11> <Delay = 2.69>
ST_24 : Operation 260 [1/1] (0.00ns)   --->   "%phi_mul46 = phi i8 %add_ln67_7, void %for.inc.split, i8 0, void %NIN.split" [src/conv3.cpp:67]   --->   Operation 260 'phi' 'phi_mul46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 261 [1/1] (0.76ns)   --->   "%add_ln67_7 = add i8 %phi_mul46, i8 21" [src/conv3.cpp:67]   --->   Operation 261 'add' 'add_ln67_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 262 [1/1] (1.69ns) (grouped into DSP with root node add_ln67_6)   --->   "%add_ln67_5 = add i8 %phi_mul46, i8 %zext_ln67" [src/conv3.cpp:67]   --->   Operation 262 'add' 'add_ln67_5' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 263 [1/1] (0.00ns) (grouped into DSP with root node add_ln67_6)   --->   "%zext_ln67_5 = zext i8 %add_ln67_5" [src/conv3.cpp:67]   --->   Operation 263 'zext' 'zext_ln67_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 264 [3/3] (0.99ns) (grouped into DSP with root node add_ln67_6)   --->   "%mul_ln67_1 = mul i12 %zext_ln67_5, i12 21" [src/conv3.cpp:67]   --->   Operation 264 'mul' 'mul_ln67_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 12> <Delay = 0.99>
ST_25 : Operation 265 [2/3] (0.99ns) (grouped into DSP with root node add_ln67_6)   --->   "%mul_ln67_1 = mul i12 %zext_ln67_5, i12 21" [src/conv3.cpp:67]   --->   Operation 265 'mul' 'mul_ln67_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 13> <Delay = 0.64>
ST_26 : Operation 266 [1/3] (0.00ns) (grouped into DSP with root node add_ln67_6)   --->   "%mul_ln67_1 = mul i12 %zext_ln67_5, i12 21" [src/conv3.cpp:67]   --->   Operation 266 'mul' 'mul_ln67_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 267 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln67_6 = add i12 %mul_ln67_1, i12 %zext_ln67_3" [src/conv3.cpp:67]   --->   Operation 267 'add' 'add_ln67_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 14> <Delay = 2.69>
ST_27 : Operation 268 [1/1] (0.00ns)   --->   "%nin_1 = phi i4 %add_ln66, void %for.inc.split, i4 0, void %NIN.split" [src/conv3.cpp:66]   --->   Operation 268 'phi' 'nin_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 269 [1/1] (0.00ns)   --->   "%empty_65 = phi i32 %add, void %for.inc.split, i32 %add57_lcssa18, void %NIN.split" [src/conv3.cpp:67]   --->   Operation 269 'phi' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 270 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln67_6 = add i12 %mul_ln67_1, i12 %zext_ln67_3" [src/conv3.cpp:67]   --->   Operation 270 'add' 'add_ln67_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln67_6 = zext i12 %add_ln67_6" [src/conv3.cpp:67]   --->   Operation 271 'zext' 'zext_ln67_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 272 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_2 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln67_6" [src/conv3.cpp:67]   --->   Operation 272 'getelementptr' 'input_fm_buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i4 %nin_1" [src/conv3.cpp:66]   --->   Operation 273 'zext' 'zext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 274 [1/1] (0.79ns)   --->   "%icmp_ln66 = icmp_eq  i4 %nin_1, i4 8" [src/conv3.cpp:66]   --->   Operation 274 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 275 [1/1] (0.79ns)   --->   "%add_ln66 = add i4 %nin_1, i4 1" [src/conv3.cpp:66]   --->   Operation 275 'add' 'add_ln66' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %for.inc.split, void %for.inc58" [src/conv3.cpp:66]   --->   Operation 276 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 277 [1/1] (1.69ns) (grouped into DSP with root node add_ln67_2)   --->   "%add_ln67 = add i5 %zext_ln66_1, i5 %shl_ln1" [src/conv3.cpp:67]   --->   Operation 277 'add' 'add_ln67' <Predicate = (!icmp_ln66)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 278 [1/1] (0.00ns) (grouped into DSP with root node add_ln67_2)   --->   "%zext_ln67_2 = zext i5 %add_ln67" [src/conv3.cpp:67]   --->   Operation 278 'zext' 'zext_ln67_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_27 : Operation 279 [3/3] (0.99ns) (grouped into DSP with root node add_ln67_2)   --->   "%mul_ln67 = mul i12 %zext_ln67_2, i12 100" [src/conv3.cpp:67]   --->   Operation 279 'mul' 'mul_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln59 = br void %NIN" [src/conv3.cpp:59]   --->   Operation 280 'br' 'br_ln59' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 28 <SV = 15> <Delay = 0.99>
ST_28 : Operation 281 [2/3] (0.99ns) (grouped into DSP with root node add_ln67_2)   --->   "%mul_ln67 = mul i12 %zext_ln67_2, i12 100" [src/conv3.cpp:67]   --->   Operation 281 'mul' 'mul_ln67' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 16> <Delay = 0.64>
ST_29 : Operation 282 [1/3] (0.00ns) (grouped into DSP with root node add_ln67_2)   --->   "%mul_ln67 = mul i12 %zext_ln67_2, i12 100" [src/conv3.cpp:67]   --->   Operation 282 'mul' 'mul_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 283 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln67_2 = add i12 %zext_ln66, i12 %mul_ln67" [src/conv3.cpp:67]   --->   Operation 283 'add' 'add_ln67_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 17> <Delay = 1.46>
ST_30 : Operation 284 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln67_2 = add i12 %zext_ln66, i12 %mul_ln67" [src/conv3.cpp:67]   --->   Operation 284 'add' 'add_ln67_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln67_4 = zext i12 %add_ln67_2" [src/conv3.cpp:67]   --->   Operation 285 'zext' 'zext_ln67_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 286 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_4 = add i64 %zext_ln67_4, i64 %conv3_weights_read" [src/conv3.cpp:67]   --->   Operation 286 'add' 'add_ln67_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 287 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln67_3 = add i64 %add_ln67_4, i64 %zext_ln67_1" [src/conv3.cpp:67]   --->   Operation 287 'add' 'add_ln67_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_3, i32 2, i32 63" [src/conv3.cpp:67]   --->   Operation 288 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i62 %trunc_ln5" [src/conv3.cpp:67]   --->   Operation 289 'sext' 'sext_ln67' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 290 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln67" [src/conv3.cpp:67]   --->   Operation 290 'getelementptr' 'gmem_addr_5' <Predicate = true> <Delay = 0.00>

State 31 <SV = 18> <Delay = 7.30>
ST_31 : Operation 291 [8/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:67]   --->   Operation 291 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 19> <Delay = 7.30>
ST_32 : Operation 292 [7/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:67]   --->   Operation 292 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 20> <Delay = 7.30>
ST_33 : Operation 293 [6/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:67]   --->   Operation 293 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 21> <Delay = 7.30>
ST_34 : Operation 294 [5/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:67]   --->   Operation 294 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 22> <Delay = 7.30>
ST_35 : Operation 295 [4/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:67]   --->   Operation 295 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 23> <Delay = 7.30>
ST_36 : Operation 296 [3/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:67]   --->   Operation 296 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 24> <Delay = 7.30>
ST_37 : Operation 297 [2/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:67]   --->   Operation 297 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 25> <Delay = 7.30>
ST_38 : Operation 298 [1/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:67]   --->   Operation 298 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 299 [2/2] (1.23ns)   --->   "%input_fm_buffer_load = load i12 %input_fm_buffer_addr_2" [src/conv3.cpp:67]   --->   Operation 299 'load' 'input_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 39 <SV = 26> <Delay = 7.30>
ST_39 : Operation 300 [1/1] (7.30ns)   --->   "%gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_5" [src/conv3.cpp:67]   --->   Operation 300 'read' 'gmem_addr_5_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 301 [1/2] (1.23ns)   --->   "%input_fm_buffer_load = load i12 %input_fm_buffer_addr_2" [src/conv3.cpp:67]   --->   Operation 301 'load' 'input_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 40 <SV = 27> <Delay = 7.01>
ST_40 : Operation 302 [1/1] (0.00ns)   --->   "%bitcast_ln67 = bitcast i32 %gmem_addr_5_read" [src/conv3.cpp:67]   --->   Operation 302 'bitcast' 'bitcast_ln67' <Predicate = true> <Delay = 0.00>
ST_40 : [1/1] (0.75ns)   --->   Input mux for Operation 303 '%mul = fmul i32 %bitcast_ln67, i32 %input_fm_buffer_load'
ST_40 : Operation 303 [3/3] (6.26ns)   --->   "%mul = fmul i32 %bitcast_ln67, i32 %input_fm_buffer_load" [src/conv3.cpp:67]   --->   Operation 303 'fmul' 'mul' <Predicate = true> <Delay = 6.26> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 28> <Delay = 7.01>
ST_41 : Operation 304 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln67, i32 %input_fm_buffer_load" [src/conv3.cpp:67]   --->   Operation 304 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 29> <Delay = 7.01>
ST_42 : Operation 305 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln67, i32 %input_fm_buffer_load" [src/conv3.cpp:67]   --->   Operation 305 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 30> <Delay = 6.43>
ST_43 : [1/1] (0.54ns)   --->   Input mux for Operation 306 '%add = fadd i32 %empty_65, i32 %mul'
ST_43 : Operation 306 [4/4] (5.88ns)   --->   "%add = fadd i32 %empty_65, i32 %mul" [src/conv3.cpp:67]   --->   Operation 306 'fadd' 'add' <Predicate = true> <Delay = 5.88> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 31> <Delay = 6.43>
ST_44 : Operation 307 [3/4] (6.43ns)   --->   "%add = fadd i32 %empty_65, i32 %mul" [src/conv3.cpp:67]   --->   Operation 307 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 32> <Delay = 6.43>
ST_45 : Operation 308 [2/4] (6.43ns)   --->   "%add = fadd i32 %empty_65, i32 %mul" [src/conv3.cpp:67]   --->   Operation 308 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 33> <Delay = 6.43>
ST_46 : Operation 309 [1/1] (0.00ns)   --->   "%speclooptripcount_ln66 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv3.cpp:66]   --->   Operation 309 'speclooptripcount' 'speclooptripcount_ln66' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 310 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [src/conv3.cpp:66]   --->   Operation 310 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 311 [1/4] (6.43ns)   --->   "%add = fadd i32 %empty_65, i32 %mul" [src/conv3.cpp:67]   --->   Operation 311 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln66 = br void %for.inc" [src/conv3.cpp:66]   --->   Operation 312 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>

State 47 <SV = 4> <Delay = 1.63>
ST_47 : Operation 313 [1/1] (0.00ns)   --->   "%ty = phi i5 %add_ln121, void %for.inc24.i, i5 0, void %VITIS_LOOP_122_3.i.preheader" [src/conv3.cpp:121->src/conv3.cpp:77]   --->   Operation 313 'phi' 'ty' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i5 %ty" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 314 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %ty, i4 0" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 315 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 316 [1/1] (0.77ns)   --->   "%add_ln124_4 = add i9 %tmp_1, i9 %zext_ln124" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 316 'add' 'add_ln124_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i5 %ty" [src/conv3.cpp:121->src/conv3.cpp:77]   --->   Operation 317 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 318 [1/1] (0.78ns)   --->   "%icmp_ln121 = icmp_eq  i5 %ty, i5 17" [src/conv3.cpp:121->src/conv3.cpp:77]   --->   Operation 318 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 319 [1/1] (0.78ns)   --->   "%add_ln121 = add i5 %ty, i5 1" [src/conv3.cpp:121->src/conv3.cpp:77]   --->   Operation 319 'add' 'add_ln121' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %VITIS_LOOP_122_3.i.split, void %memset.loop.i26.preheader" [src/conv3.cpp:121->src/conv3.cpp:77]   --->   Operation 320 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 321 [1/1] (0.00ns)   --->   "%speclooptripcount_ln121 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv3.cpp:121->src/conv3.cpp:77]   --->   Operation 321 'speclooptripcount' 'speclooptripcount_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_47 : Operation 322 [1/1] (0.00ns)   --->   "%specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/conv3.cpp:121->src/conv3.cpp:77]   --->   Operation 322 'specloopname' 'specloopname_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_47 : Operation 323 [1/1] (0.76ns)   --->   "%empty_66 = add i8 %zext_ln121, i8 %tmp" [src/conv3.cpp:121->src/conv3.cpp:77]   --->   Operation 323 'add' 'empty_66' <Predicate = (!icmp_ln121)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 324 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty_66, i10 0" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 324 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_47 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln124_1 = zext i18 %shl_ln" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 325 'zext' 'zext_ln124_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_47 : Operation 326 [1/1] (0.00ns)   --->   "%shl_ln124_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_66, i2 0" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 326 'bitconcatenate' 'shl_ln124_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_47 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln124_2 = zext i10 %shl_ln124_1" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 327 'zext' 'zext_ln124_2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_47 : Operation 328 [1/1] (0.87ns)   --->   "%sub_ln124 = sub i19 %zext_ln124_1, i19 %zext_ln124_2" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 328 'sub' 'sub_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i19 %sub_ln124" [src/conv3.cpp:122->src/conv3.cpp:77]   --->   Operation 329 'sext' 'sext_ln122' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_47 : Operation 330 [1/1] (0.42ns)   --->   "%br_ln122 = br void %for.inc.i24" [src/conv3.cpp:122->src/conv3.cpp:77]   --->   Operation 330 'br' 'br_ln122' <Predicate = (!icmp_ln121)> <Delay = 0.42>
ST_47 : Operation 331 [1/1] (0.42ns)   --->   "%br_ln0 = br void %memset.loop.i26"   --->   Operation 331 'br' 'br_ln0' <Predicate = (icmp_ln121)> <Delay = 0.42>

State 48 <SV = 5> <Delay = 2.37>
ST_48 : Operation 332 [1/1] (0.00ns)   --->   "%tx = phi i5 %add_ln122, void %for.inc.i24.split, i5 0, void %VITIS_LOOP_122_3.i.split" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 332 'phi' 'tx' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln124_5 = zext i5 %tx" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 333 'zext' 'zext_ln124_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 334 [1/1] (0.77ns)   --->   "%add_ln124_5 = add i9 %add_ln124_4, i9 %zext_ln124_5" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 334 'add' 'add_ln124_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln124_6 = zext i9 %add_ln124_5" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 335 'zext' 'zext_ln124_6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 336 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr_1 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %zext_ln124_6" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 336 'getelementptr' 'output_fm_buffer_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 337 [1/1] (0.78ns)   --->   "%icmp_ln122 = icmp_eq  i5 %tx, i5 17" [src/conv3.cpp:122->src/conv3.cpp:77]   --->   Operation 337 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 338 [1/1] (0.78ns)   --->   "%add_ln122 = add i5 %tx, i5 1" [src/conv3.cpp:122->src/conv3.cpp:77]   --->   Operation 338 'add' 'add_ln122' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %for.inc.i24.split, void %for.inc24.i" [src/conv3.cpp:122->src/conv3.cpp:77]   --->   Operation 339 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 340 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i9 %output_fm_buffer_0_addr_1" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 340 'load' 'output_fm_buffer_0_load' <Predicate = (!icmp_ln122)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_48 : Operation 341 [1/1] (0.78ns)   --->   "%add_ln124 = add i5 %ti_cast17, i5 %tx" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 341 'add' 'add_ln124' <Predicate = (!icmp_ln122)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln124_3 = zext i5 %add_ln124" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 342 'zext' 'zext_ln124_3' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_48 : Operation 343 [1/1] (0.76ns)   --->   "%add_ln124_1 = add i8 %zext_ln124_3, i8 %p_shl1" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 343 'add' 'add_ln124_1' <Predicate = (!icmp_ln122)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 344 [1/1] (0.00ns)   --->   "%shl_ln124_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln124_1, i2 0" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 344 'bitconcatenate' 'shl_ln124_2' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_48 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln124_4 = zext i10 %shl_ln124_2" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 345 'zext' 'zext_ln124_4' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_48 : Operation 346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln124_3 = add i64 %zext_ln124_4, i64 %output_ftmap_read" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 346 'add' 'add_ln124_3' <Predicate = (!icmp_ln122)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 347 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln124_2 = add i64 %add_ln124_3, i64 %sext_ln122" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 347 'add' 'add_ln124_2' <Predicate = (!icmp_ln122)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln124_2, i32 2, i32 63" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 348 'partselect' 'trunc_ln' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_48 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i62 %trunc_ln" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 349 'sext' 'sext_ln124' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_48 : Operation 350 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln124" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 350 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_48 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln121 = br void %VITIS_LOOP_122_3.i" [src/conv3.cpp:121->src/conv3.cpp:77]   --->   Operation 351 'br' 'br_ln121' <Predicate = (icmp_ln122)> <Delay = 0.00>

State 49 <SV = 6> <Delay = 7.30>
ST_49 : Operation 352 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i9 %output_fm_buffer_0_addr_1" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 352 'load' 'output_fm_buffer_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_49 : Operation 353 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 353 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 7> <Delay = 7.30>
ST_50 : [1/1] (0.54ns)   --->   Input mux for Operation 354 '%add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read'
ST_50 : Operation 354 [4/4] (5.88ns)   --->   "%add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 354 'fadd' 'add_i' <Predicate = true> <Delay = 5.88> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 355 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 355 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 8> <Delay = 7.30>
ST_51 : Operation 356 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 356 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 357 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 357 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 9> <Delay = 7.30>
ST_52 : Operation 358 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 358 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 359 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 359 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 10> <Delay = 7.30>
ST_53 : Operation 360 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 360 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 361 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 361 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 11> <Delay = 7.30>
ST_54 : Operation 362 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 362 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 12> <Delay = 7.30>
ST_55 : Operation 363 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 363 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 13> <Delay = 7.30>
ST_56 : Operation 364 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 364 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 14> <Delay = 7.30>
ST_57 : Operation 365 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 365 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 15> <Delay = 7.30>
ST_58 : Operation 366 [1/1] (0.00ns)   --->   "%bitcast_ln124 = bitcast i32 %gmem_addr_read" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 366 'bitcast' 'bitcast_ln124' <Predicate = true> <Delay = 0.00>
ST_58 : [1/1] (0.54ns)   --->   Input mux for Operation 367 '%add23_i = fadd i32 %bitcast_ln124, i32 %add_i'
ST_58 : Operation 367 [4/4] (5.88ns)   --->   "%add23_i = fadd i32 %bitcast_ln124, i32 %add_i" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 367 'fadd' 'add23_i' <Predicate = true> <Delay = 5.88> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 368 [1/1] (7.30ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 368 'writereq' 'gmem_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 16> <Delay = 6.43>
ST_59 : Operation 369 [3/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln124, i32 %add_i" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 369 'fadd' 'add23_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 17> <Delay = 6.43>
ST_60 : Operation 370 [2/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln124, i32 %add_i" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 370 'fadd' 'add23_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 18> <Delay = 6.43>
ST_61 : Operation 371 [1/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln124, i32 %add_i" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 371 'fadd' 'add23_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 19> <Delay = 7.30>
ST_62 : Operation 372 [1/1] (0.00ns)   --->   "%bitcast_ln124_1 = bitcast i32 %add23_i" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 372 'bitcast' 'bitcast_ln124_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 373 [1/1] (7.30ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %bitcast_ln124_1, i4 15" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 373 'write' 'write_ln124' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 20> <Delay = 7.30>
ST_63 : Operation 374 [5/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 374 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 21> <Delay = 7.30>
ST_64 : Operation 375 [4/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 375 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 22> <Delay = 7.30>
ST_65 : Operation 376 [3/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 376 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 23> <Delay = 7.30>
ST_66 : Operation 377 [2/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 377 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 24> <Delay = 7.30>
ST_67 : Operation 378 [1/1] (0.00ns)   --->   "%speclooptripcount_ln122 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv3.cpp:122->src/conv3.cpp:77]   --->   Operation 378 'speclooptripcount' 'speclooptripcount_ln122' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 379 [1/1] (0.00ns)   --->   "%specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [src/conv3.cpp:122->src/conv3.cpp:77]   --->   Operation 379 'specloopname' 'specloopname_ln122' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 380 [1/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 380 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln122 = br void %for.inc.i24" [src/conv3.cpp:122->src/conv3.cpp:77]   --->   Operation 381 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>

State 68 <SV = 5> <Delay = 2.01>
ST_68 : Operation 382 [1/1] (0.00ns)   --->   "%empty_67 = phi i9 %empty_68, void %memset.loop.i26.split, i9 0, void %memset.loop.i26.preheader"   --->   Operation 382 'phi' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 383 [1/1] (0.77ns)   --->   "%exitcond6713 = icmp_eq  i9 %empty_67, i9 289"   --->   Operation 383 'icmp' 'exitcond6713' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 384 [1/1] (0.77ns)   --->   "%empty_68 = add i9 %empty_67, i9 1"   --->   Operation 384 'add' 'empty_68' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond6713, void %memset.loop.i26.split, void %_Z21export_buffer_tile_c3PA17_A17_fPA255_A255_fiiPf.exit"   --->   Operation 385 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 386 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 289, i64 289, i64 289"   --->   Operation 386 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond6713)> <Delay = 0.00>
ST_68 : Operation 387 [1/1] (0.00ns)   --->   "%p_cast50 = zext i9 %empty_67"   --->   Operation 387 'zext' 'p_cast50' <Predicate = (!exitcond6713)> <Delay = 0.00>
ST_68 : Operation 388 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast50"   --->   Operation 388 'getelementptr' 'output_fm_buffer_0_addr' <Predicate = (!exitcond6713)> <Delay = 0.00>
ST_68 : Operation 389 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i9 %output_fm_buffer_0_addr"   --->   Operation 389 'store' 'store_ln0' <Predicate = (!exitcond6713)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_68 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i26"   --->   Operation 390 'br' 'br_ln0' <Predicate = (!exitcond6713)> <Delay = 0.00>
ST_68 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TN" [src/conv3.cpp:32]   --->   Operation 391 'br' 'br_ln32' <Predicate = (exitcond6713)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_biases_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_fm_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tj                        (alloca           ) [ 011111111111111111111111111111111111111111111111111111111111111111111]
specinterface_ln0         (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
output_ftmap_read         (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv3_biases_0_0_val_read (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv3_weights_read        (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
input_ftmap_read          (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
store_ln31                (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
br_ln31                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tj_1                      (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln31                 (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
add_ln31                  (add              ) [ 000111111111111111111111111111111111111111111111111111111111111111111]
br_ln31                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln31    (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln31         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp                       (bitconcatenate   ) [ 000111111111111111111111111111111111111111111111111111111111111111111]
zext_ln32                 (zext             ) [ 000111111111111111111111111111111111111111111111111111111111111111111]
br_ln32                   (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
ret_ln79                  (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
ti                        (phi              ) [ 000111111111111111111111111111111111111111111110000000000000000000000]
icmp_ln32                 (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
add_ln32                  (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
br_ln32                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln32    (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln32         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
p_shl1                    (bitconcatenate   ) [ 000011111111111111111111111111111111111111111111111111111111111111110]
ti_cast17                 (zext             ) [ 000011111111111111111111111111111111111111111111111111111111111111110]
br_ln39                   (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
store_ln31                (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
br_ln31                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tn                        (phi              ) [ 000011000000000000000000000000000000000000000000000000000000000000000]
icmp_ln39                 (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
add_ln39                  (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
br_ln39                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln39    (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln39         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
br_ln96                   (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
br_ln124                  (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
empty                     (phi              ) [ 000001000000000000000000000000000000000000000000000000000000000000000]
exitcond1                 (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
empty_59                  (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
br_ln0                    (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0     (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000]
p_cast49                  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                 (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                    (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
trunc_ln41                (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln1                   (bitconcatenate   ) [ 000000111111111111111111111111111111111111111110000000000000000000000]
br_ln98                   (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
nin                       (phi              ) [ 000000100000000000000000000000000000000000000000000000000000000000000]
phi_mul                   (phi              ) [ 000000111111111111100000000000000000000000000000000000000000000000000]
add_ln98_1                (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
zext_ln98                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln98                 (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
add_ln98                  (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
br_ln98                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln98    (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln98         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
empty_60                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln107                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln107                 (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln99                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
add_ln107                 (add              ) [ 000000011111111111100000000000000000000000000000000000000000000000000]
br_ln99                   (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
br_ln0                    (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
by                        (phi              ) [ 000000010000000000000000000000000000000000000000000000000000000000000]
zext_ln107_1              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
add_ln107_3               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln99_1               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln99                  (mul              ) [ 000000001111111111100000000000000000000000000000000000000000000000000]
zext_ln99_2               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln99                 (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
add_ln99                  (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
br_ln99                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln99    (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln99         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp1                      (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp1_cast                 (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
empty_61                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                     (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln52                 (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                     (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
select_ln51               (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
or_ln51                   (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
yClamped                  (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln2                   (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln107_1               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln107                (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln107                 (sub              ) [ 000000001111111111100000000000000000000000000000000000000000000000000]
br_ln100                  (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
br_ln98                   (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
bx                        (phi              ) [ 000000001000000000000000000000000000000000000000000000000000000000000]
zext_ln107_2              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
add_ln107_4               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln107_3              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_addr_1    (getelementptr    ) [ 000000000111111111100000000000000000000000000000000000000000000000000]
zext_ln100                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln100                (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
add_ln100                 (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
br_ln100                  (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp4                      (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln103                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
add_ln103_1               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln103                (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
add_ln103                 (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                     (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln52_1               (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                     (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
or_ln51_1                 (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
select_ln51_2             (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
select_ln51_3             (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln107_2               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln107_2              (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
add_ln107_1               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln107_3              (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
add_ln107_2               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln4                 (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln107_1              (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_4               (getelementptr    ) [ 000000000111111111000000000000000000000000000000000000000000000000000]
br_ln99                   (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
gmem_load_1_req           (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_4_read          (read             ) [ 000000000000000000100000000000000000000000000000000000000000000000000]
speclooptripcount_ln100   (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln100        (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln107             (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln107               (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
br_ln100                  (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
ty_1                      (phi              ) [ 000000000000000000010111111111111111111111111110000000000000000000000]
ty_1_cast                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                     (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
empty_62                  (add              ) [ 000000000000000000001111111111111111111111111110000000000000000000000]
icmp_ln54                 (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
add_ln54                  (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
br_ln54                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln54    (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln54         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
br_ln55                   (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
br_ln39                   (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
tx_1                      (phi              ) [ 000000000000000000001001111111111111111111111110000000000000000000000]
tx_1_cast                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
empty_63                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
p_cast54                  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_0_addr_2 (getelementptr    ) [ 000000000000000000000111111111111111111111111110000000000000000000000]
icmp_ln55                 (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
add_ln55                  (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
br_ln55                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
br_ln54                   (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln55    (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln55         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_0_load_1 (load             ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
br_ln58                   (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
ky                        (phi              ) [ 000000000000000000000010000000000000000000000000000000000000000000000]
add57_lcssa_lcssa19       (phi              ) [ 000000000000000000000011111111111111111111111110000000000000000000000]
zext_ln58                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln58                 (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
add_ln58                  (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
br_ln58                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln58    (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln58         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
empty_64                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln67                 (zext             ) [ 000000000000000000000001111111111111111111111110000000000000000000000]
shl_ln3                   (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln67_1                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln59                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
add_ln67_1                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln67_1               (zext             ) [ 000000000000000000000001111111111111111111111110000000000000000000000]
br_ln59                   (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
store_ln67                (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
br_ln55                   (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
kx                        (phi              ) [ 000000000000000000000001000000000000000000000000000000000000000000000]
add57_lcssa18             (phi              ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
zext_ln59_1               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln59                 (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
add_ln59                  (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
br_ln59                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln59    (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln59         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
add_ln63                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln67_3               (zext             ) [ 000000000000000000000000111111111111111111111110000000000000000000000]
shl_ln67_2                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln66                 (zext             ) [ 000000000000000000000000111111111111111111111110000000000000000000000]
br_ln66                   (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
br_ln58                   (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
phi_mul46                 (phi              ) [ 000000000000000000000000100000000000000000000000000000000000000000000]
add_ln67_7                (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
add_ln67_5                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln67_5               (zext             ) [ 000000000000000000000000011000000000000000000000000000000000000000000]
mul_ln67_1                (mul              ) [ 000000000000000000000000000100000000000000000000000000000000000000000]
nin_1                     (phi              ) [ 000000000000000000000000000100000000000000000000000000000000000000000]
empty_65                  (phi              ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
add_ln67_6                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln67_6               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_addr_2    (getelementptr    ) [ 000000000000000000000000000011111111111100000000000000000000000000000]
zext_ln66_1               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln66                 (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
add_ln66                  (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
br_ln66                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
add_ln67                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln67_2               (zext             ) [ 000000000000000000000000000011000000000000000000000000000000000000000]
br_ln59                   (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
mul_ln67                  (mul              ) [ 000000000000000000000000000000100000000000000000000000000000000000000]
add_ln67_2                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln67_4               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
add_ln67_4                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
add_ln67_3                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln5                 (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln67                 (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_5               (getelementptr    ) [ 000000000000000000000000000000011111111100000000000000000000000000000]
gmem_load_2_req           (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_5_read          (read             ) [ 000000000000000000000000000000000000000010000000000000000000000000000]
input_fm_buffer_load      (load             ) [ 000000000000000000000000000000000000000011100000000000000000000000000]
bitcast_ln67              (bitcast          ) [ 000000000000000000000000000000000000000001100000000000000000000000000]
mul                       (fmul             ) [ 000000000000000000000000000000000000000000011110000000000000000000000]
speclooptripcount_ln66    (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln66         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
add                       (fadd             ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
br_ln66                   (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
ty                        (phi              ) [ 000000000000000000000000000000000000000000000001000000000000000000000]
zext_ln124                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                     (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
add_ln124_4               (add              ) [ 000000000000000000000000000000000000000000000000111111111111111111110]
zext_ln121                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln121                (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
add_ln121                 (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
br_ln121                  (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln121   (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln121        (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
empty_66                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln                    (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln124_1              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln124_1               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln124_2              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln124                 (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln122                (sext             ) [ 000000000000000000000000000000000000000000000000111111111111111111110]
br_ln122                  (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
br_ln0                    (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
tx                        (phi              ) [ 000000000000000000000000000000000000000000000000100000000000000000000]
zext_ln124_5              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
add_ln124_5               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln124_6              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_0_addr_1 (getelementptr    ) [ 000000000000000000000000000000000000000000000000010000000000000000000]
icmp_ln122                (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
add_ln122                 (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
br_ln122                  (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
add_ln124                 (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln124_3              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
add_ln124_1               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln124_2               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln124_4              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
add_ln124_3               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
add_ln124_2               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln                  (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln124                (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr                 (getelementptr    ) [ 000000000000000000000000000000000000000000000000011111111111111111110]
br_ln121                  (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
output_fm_buffer_0_load   (load             ) [ 000000000000000000000000000000000000000000000000001111000000000000000]
add_i                     (fadd             ) [ 000000000000000000000000000000000000000000000000000000111111110000000]
gmem_load_req             (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_read            (read             ) [ 000000000000000000000000000000000000000000000000000000000010000000000]
bitcast_ln124             (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000001110000000]
gmem_addr_req             (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
add23_i                   (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000001000000]
bitcast_ln124_1           (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
write_ln124               (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln122   (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln122        (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_resp            (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
br_ln122                  (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
empty_67                  (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000001]
exitcond6713              (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
empty_68                  (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
br_ln0                    (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0     (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000]
p_cast50                  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_0_addr   (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                 (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                    (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
br_ln32                   (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv3_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv3_biases_0_0_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_ftmap">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_fm_buffer">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_fm_buffer_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1004" name="tj_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tj/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="output_ftmap_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="conv3_biases_0_0_val_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="conv3_weights_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="1" index="2" bw="64" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_weights_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="input_ftmap_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_readreq_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="1"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/9 "/>
</bind>
</comp>

<comp id="213" class="1004" name="gmem_addr_4_read_read_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="9"/>
<pin id="216" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_4_read/17 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_readreq_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="1"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_2_req/31 "/>
</bind>
</comp>

<comp id="225" class="1004" name="gmem_addr_5_read_read_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="9"/>
<pin id="228" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_5_read/39 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_writeresp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="1"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_req/49 gmem_addr_req/58 gmem_addr_resp/63 "/>
</bind>
</comp>

<comp id="237" class="1004" name="gmem_addr_read_read_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="9"/>
<pin id="240" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/57 "/>
</bind>
</comp>

<comp id="243" class="1004" name="write_ln124_write_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="0" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="14"/>
<pin id="246" dir="0" index="2" bw="32" slack="0"/>
<pin id="247" dir="0" index="3" bw="1" slack="0"/>
<pin id="248" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/62 "/>
</bind>
</comp>

<comp id="252" class="1004" name="input_fm_buffer_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="12" slack="0"/>
<pin id="256" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="12" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln0/5 store_ln107/18 input_fm_buffer_load/38 "/>
</bind>
</comp>

<comp id="266" class="1004" name="input_fm_buffer_addr_1_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="12" slack="0"/>
<pin id="270" dir="1" index="3" bw="12" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr_1/8 "/>
</bind>
</comp>

<comp id="273" class="1004" name="output_fm_buffer_0_addr_2_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="9" slack="0"/>
<pin id="277" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_0_addr_2/20 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="9" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_fm_buffer_0_load_1/20 store_ln67/22 output_fm_buffer_0_load/48 store_ln0/68 "/>
</bind>
</comp>

<comp id="286" class="1004" name="input_fm_buffer_addr_2_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="12" slack="0"/>
<pin id="290" dir="1" index="3" bw="12" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr_2/27 "/>
</bind>
</comp>

<comp id="293" class="1004" name="output_fm_buffer_0_addr_1_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="9" slack="0"/>
<pin id="297" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_0_addr_1/48 "/>
</bind>
</comp>

<comp id="301" class="1004" name="output_fm_buffer_0_addr_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="9" slack="0"/>
<pin id="305" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_0_addr/68 "/>
</bind>
</comp>

<comp id="310" class="1005" name="ti_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="1"/>
<pin id="312" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ti (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="ti_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="1" slack="1"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ti/3 "/>
</bind>
</comp>

<comp id="322" class="1005" name="tn_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="1"/>
<pin id="324" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tn (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="tn_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="0"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="1" slack="1"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tn/4 "/>
</bind>
</comp>

<comp id="334" class="1005" name="empty_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="12" slack="1"/>
<pin id="336" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="338" class="1004" name="empty_phi_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="1"/>
<pin id="340" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="12" slack="0"/>
<pin id="342" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="345" class="1005" name="nin_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="1"/>
<pin id="347" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="nin (phireg) "/>
</bind>
</comp>

<comp id="349" class="1004" name="nin_phi_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="1" slack="1"/>
<pin id="353" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nin/6 "/>
</bind>
</comp>

<comp id="356" class="1005" name="phi_mul_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="1"/>
<pin id="358" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="360" class="1004" name="phi_mul_phi_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="1" slack="1"/>
<pin id="364" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/6 "/>
</bind>
</comp>

<comp id="368" class="1005" name="by_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="5" slack="1"/>
<pin id="370" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="by (phireg) "/>
</bind>
</comp>

<comp id="372" class="1004" name="by_phi_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="0"/>
<pin id="374" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="1" slack="1"/>
<pin id="376" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="by/7 "/>
</bind>
</comp>

<comp id="379" class="1005" name="bx_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="1"/>
<pin id="381" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bx (phireg) "/>
</bind>
</comp>

<comp id="383" class="1004" name="bx_phi_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="0"/>
<pin id="385" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="386" dir="0" index="2" bw="1" slack="1"/>
<pin id="387" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bx/8 "/>
</bind>
</comp>

<comp id="390" class="1005" name="ty_1_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="5" slack="1"/>
<pin id="392" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ty_1 (phireg) "/>
</bind>
</comp>

<comp id="394" class="1004" name="ty_1_phi_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="5" slack="0"/>
<pin id="396" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="1" slack="1"/>
<pin id="398" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ty_1/19 "/>
</bind>
</comp>

<comp id="402" class="1005" name="tx_1_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="1"/>
<pin id="404" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tx_1 (phireg) "/>
</bind>
</comp>

<comp id="406" class="1004" name="tx_1_phi_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="1" slack="1"/>
<pin id="410" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tx_1/20 "/>
</bind>
</comp>

<comp id="414" class="1005" name="ky_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="3" slack="1"/>
<pin id="416" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ky (phireg) "/>
</bind>
</comp>

<comp id="418" class="1004" name="ky_phi_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="3" slack="0"/>
<pin id="420" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="2" bw="1" slack="1"/>
<pin id="422" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ky/22 "/>
</bind>
</comp>

<comp id="425" class="1005" name="add57_lcssa_lcssa19_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add57_lcssa_lcssa19 (phireg) "/>
</bind>
</comp>

<comp id="428" class="1004" name="add57_lcssa_lcssa19_phi_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="431" dir="0" index="2" bw="32" slack="1"/>
<pin id="432" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add57_lcssa_lcssa19/22 "/>
</bind>
</comp>

<comp id="436" class="1005" name="kx_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="3" slack="1"/>
<pin id="438" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kx (phireg) "/>
</bind>
</comp>

<comp id="440" class="1004" name="kx_phi_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="3" slack="0"/>
<pin id="442" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="443" dir="0" index="2" bw="1" slack="1"/>
<pin id="444" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="445" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kx/23 "/>
</bind>
</comp>

<comp id="447" class="1005" name="add57_lcssa18_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add57_lcssa18 (phireg) "/>
</bind>
</comp>

<comp id="451" class="1004" name="add57_lcssa18_phi_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="454" dir="0" index="2" bw="32" slack="1"/>
<pin id="455" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="456" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add57_lcssa18/23 "/>
</bind>
</comp>

<comp id="459" class="1005" name="phi_mul46_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="1"/>
<pin id="461" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul46 (phireg) "/>
</bind>
</comp>

<comp id="463" class="1004" name="phi_mul46_phi_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="0"/>
<pin id="465" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="466" dir="0" index="2" bw="1" slack="1"/>
<pin id="467" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="468" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul46/24 "/>
</bind>
</comp>

<comp id="470" class="1005" name="nin_1_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="4"/>
<pin id="472" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="nin_1 (phireg) "/>
</bind>
</comp>

<comp id="474" class="1004" name="nin_1_phi_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="0"/>
<pin id="476" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="477" dir="0" index="2" bw="1" slack="4"/>
<pin id="478" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="479" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nin_1/27 "/>
</bind>
</comp>

<comp id="481" class="1005" name="empty_65_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_65 (phireg) "/>
</bind>
</comp>

<comp id="485" class="1004" name="empty_65_phi_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="488" dir="0" index="2" bw="32" slack="4"/>
<pin id="489" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="490" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_65/27 "/>
</bind>
</comp>

<comp id="493" class="1005" name="ty_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="5" slack="1"/>
<pin id="495" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ty (phireg) "/>
</bind>
</comp>

<comp id="497" class="1004" name="ty_phi_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="5" slack="0"/>
<pin id="499" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="500" dir="0" index="2" bw="1" slack="1"/>
<pin id="501" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="502" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ty/47 "/>
</bind>
</comp>

<comp id="504" class="1005" name="tx_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="5" slack="1"/>
<pin id="506" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tx (phireg) "/>
</bind>
</comp>

<comp id="508" class="1004" name="tx_phi_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="5" slack="0"/>
<pin id="510" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="511" dir="0" index="2" bw="1" slack="1"/>
<pin id="512" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="513" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tx/48 "/>
</bind>
</comp>

<comp id="515" class="1005" name="empty_67_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="9" slack="1"/>
<pin id="517" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="empty_67 (phireg) "/>
</bind>
</comp>

<comp id="519" class="1004" name="empty_67_phi_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="9" slack="0"/>
<pin id="521" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="522" dir="0" index="2" bw="1" slack="1"/>
<pin id="523" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="524" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_67/68 "/>
</bind>
</comp>

<comp id="526" class="1004" name="grp_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="1"/>
<pin id="529" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/43 add_i/50 add23_i/58 "/>
</bind>
</comp>

<comp id="531" class="1004" name="grp_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="1"/>
<pin id="534" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/40 "/>
</bind>
</comp>

<comp id="535" class="1005" name="reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="1"/>
<pin id="537" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i add23_i "/>
</bind>
</comp>

<comp id="540" class="1004" name="store_ln31_store_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="4" slack="0"/>
<pin id="543" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tj_1_load_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="4" slack="1"/>
<pin id="547" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tj_1/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="icmp_ln31_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="4" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="add_ln31_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="4" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="0"/>
<pin id="562" dir="0" index="1" bw="4" slack="0"/>
<pin id="563" dir="0" index="2" bw="4" slack="0"/>
<pin id="564" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="zext_ln32_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="0"/>
<pin id="570" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="icmp_ln32_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="add_ln32_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="4" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="p_shl1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="0"/>
<pin id="586" dir="0" index="1" bw="4" slack="0"/>
<pin id="587" dir="0" index="2" bw="1" slack="0"/>
<pin id="588" dir="1" index="3" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="ti_cast17_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="4" slack="0"/>
<pin id="594" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ti_cast17/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="store_ln31_store_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="4" slack="1"/>
<pin id="598" dir="0" index="1" bw="4" slack="2"/>
<pin id="599" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln39_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="3" slack="0"/>
<pin id="602" dir="0" index="1" bw="3" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="add_ln39_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="3" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/4 "/>
</bind>
</comp>

<comp id="612" class="1004" name="exitcond1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="12" slack="0"/>
<pin id="614" dir="0" index="1" bw="11" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="618" class="1004" name="empty_59_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="12" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_59/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="p_cast49_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="12" slack="0"/>
<pin id="626" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast49/5 "/>
</bind>
</comp>

<comp id="629" class="1004" name="trunc_ln41_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="3" slack="1"/>
<pin id="631" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41/5 "/>
</bind>
</comp>

<comp id="633" class="1004" name="shl_ln1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="5" slack="0"/>
<pin id="635" dir="0" index="1" bw="2" slack="0"/>
<pin id="636" dir="0" index="2" bw="1" slack="0"/>
<pin id="637" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="add_ln98_1_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="0"/>
<pin id="643" dir="0" index="1" bw="6" slack="0"/>
<pin id="644" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98_1/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="zext_ln98_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="4" slack="0"/>
<pin id="649" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/6 "/>
</bind>
</comp>

<comp id="651" class="1004" name="icmp_ln98_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="4" slack="0"/>
<pin id="653" dir="0" index="1" bw="4" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/6 "/>
</bind>
</comp>

<comp id="657" class="1004" name="add_ln98_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="4" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/6 "/>
</bind>
</comp>

<comp id="663" class="1004" name="empty_60_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="4" slack="0"/>
<pin id="665" dir="0" index="1" bw="5" slack="1"/>
<pin id="666" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_60/6 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln107_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="5" slack="0"/>
<pin id="670" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107/6 "/>
</bind>
</comp>

<comp id="672" class="1004" name="mul_ln107_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="5" slack="0"/>
<pin id="674" dir="0" index="1" bw="19" slack="0"/>
<pin id="675" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln107/6 "/>
</bind>
</comp>

<comp id="678" class="1004" name="zext_ln99_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="23" slack="0"/>
<pin id="680" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99/6 "/>
</bind>
</comp>

<comp id="682" class="1004" name="add_ln107_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="23" slack="0"/>
<pin id="684" dir="0" index="1" bw="64" slack="5"/>
<pin id="685" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/6 "/>
</bind>
</comp>

<comp id="687" class="1004" name="zext_ln107_1_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="5" slack="0"/>
<pin id="689" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107_1/7 "/>
</bind>
</comp>

<comp id="691" class="1004" name="add_ln107_3_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="1"/>
<pin id="693" dir="0" index="1" bw="5" slack="0"/>
<pin id="694" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107_3/7 "/>
</bind>
</comp>

<comp id="697" class="1004" name="zext_ln99_1_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="8" slack="0"/>
<pin id="699" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99_1/7 "/>
</bind>
</comp>

<comp id="701" class="1004" name="mul_ln99_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="0"/>
<pin id="703" dir="0" index="1" bw="6" slack="0"/>
<pin id="704" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99/7 "/>
</bind>
</comp>

<comp id="707" class="1004" name="zext_ln99_2_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="5" slack="0"/>
<pin id="709" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99_2/7 "/>
</bind>
</comp>

<comp id="711" class="1004" name="icmp_ln99_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="5" slack="0"/>
<pin id="713" dir="0" index="1" bw="5" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/7 "/>
</bind>
</comp>

<comp id="717" class="1004" name="add_ln99_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="5" slack="0"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/7 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp1_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="5" slack="0"/>
<pin id="725" dir="0" index="1" bw="2" slack="0"/>
<pin id="726" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/7 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp1_cast_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="6" slack="0"/>
<pin id="731" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/7 "/>
</bind>
</comp>

<comp id="733" class="1004" name="empty_61_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="6" slack="0"/>
<pin id="735" dir="0" index="1" bw="8" slack="5"/>
<pin id="736" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_61/7 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_2_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="10" slack="0"/>
<pin id="741" dir="0" index="2" bw="5" slack="0"/>
<pin id="742" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="746" class="1004" name="icmp_ln52_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="10" slack="0"/>
<pin id="748" dir="0" index="1" bw="9" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/7 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_4_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="10" slack="0"/>
<pin id="755" dir="0" index="2" bw="5" slack="0"/>
<pin id="756" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="760" class="1004" name="select_ln51_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="1" slack="0"/>
<pin id="763" dir="0" index="2" bw="9" slack="0"/>
<pin id="764" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51/7 "/>
</bind>
</comp>

<comp id="768" class="1004" name="or_ln51_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln51/7 "/>
</bind>
</comp>

<comp id="774" class="1004" name="yClamped_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="9" slack="0"/>
<pin id="777" dir="0" index="2" bw="10" slack="0"/>
<pin id="778" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="yClamped/7 "/>
</bind>
</comp>

<comp id="782" class="1004" name="shl_ln2_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="20" slack="0"/>
<pin id="784" dir="0" index="1" bw="10" slack="0"/>
<pin id="785" dir="0" index="2" bw="1" slack="0"/>
<pin id="786" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/7 "/>
</bind>
</comp>

<comp id="790" class="1004" name="shl_ln107_1_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="12" slack="0"/>
<pin id="792" dir="0" index="1" bw="10" slack="0"/>
<pin id="793" dir="0" index="2" bw="1" slack="0"/>
<pin id="794" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln107_1/7 "/>
</bind>
</comp>

<comp id="798" class="1004" name="sext_ln107_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="12" slack="0"/>
<pin id="800" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln107/7 "/>
</bind>
</comp>

<comp id="802" class="1004" name="sub_ln107_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="20" slack="0"/>
<pin id="804" dir="0" index="1" bw="12" slack="0"/>
<pin id="805" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln107/7 "/>
</bind>
</comp>

<comp id="808" class="1004" name="zext_ln107_2_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="5" slack="0"/>
<pin id="810" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107_2/8 "/>
</bind>
</comp>

<comp id="812" class="1004" name="add_ln107_4_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="12" slack="1"/>
<pin id="814" dir="0" index="1" bw="5" slack="0"/>
<pin id="815" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107_4/8 "/>
</bind>
</comp>

<comp id="817" class="1004" name="zext_ln107_3_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="12" slack="0"/>
<pin id="819" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107_3/8 "/>
</bind>
</comp>

<comp id="822" class="1004" name="zext_ln100_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="5" slack="0"/>
<pin id="824" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/8 "/>
</bind>
</comp>

<comp id="826" class="1004" name="icmp_ln100_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="5" slack="0"/>
<pin id="828" dir="0" index="1" bw="5" slack="0"/>
<pin id="829" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/8 "/>
</bind>
</comp>

<comp id="832" class="1004" name="add_ln100_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="5" slack="0"/>
<pin id="834" dir="0" index="1" bw="1" slack="0"/>
<pin id="835" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/8 "/>
</bind>
</comp>

<comp id="838" class="1004" name="tmp4_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="8" slack="0"/>
<pin id="840" dir="0" index="1" bw="4" slack="5"/>
<pin id="841" dir="0" index="2" bw="4" slack="5"/>
<pin id="842" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp4/8 "/>
</bind>
</comp>

<comp id="846" class="1004" name="zext_ln103_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="0"/>
<pin id="848" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/8 "/>
</bind>
</comp>

<comp id="850" class="1004" name="add_ln103_1_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="5" slack="0"/>
<pin id="852" dir="0" index="1" bw="2" slack="0"/>
<pin id="853" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103_1/8 "/>
</bind>
</comp>

<comp id="856" class="1004" name="sext_ln103_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="6" slack="0"/>
<pin id="858" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln103/8 "/>
</bind>
</comp>

<comp id="860" class="1004" name="add_ln103_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="6" slack="0"/>
<pin id="862" dir="0" index="1" bw="8" slack="0"/>
<pin id="863" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/8 "/>
</bind>
</comp>

<comp id="866" class="1004" name="tmp_5_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="0"/>
<pin id="868" dir="0" index="1" bw="10" slack="0"/>
<pin id="869" dir="0" index="2" bw="5" slack="0"/>
<pin id="870" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="874" class="1004" name="icmp_ln52_1_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="10" slack="0"/>
<pin id="876" dir="0" index="1" bw="9" slack="0"/>
<pin id="877" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_1/8 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tmp_6_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="0"/>
<pin id="882" dir="0" index="1" bw="10" slack="0"/>
<pin id="883" dir="0" index="2" bw="5" slack="0"/>
<pin id="884" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="888" class="1004" name="or_ln51_1_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="0" index="1" bw="1" slack="0"/>
<pin id="891" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln51_1/8 "/>
</bind>
</comp>

<comp id="894" class="1004" name="select_ln51_2_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="0"/>
<pin id="896" dir="0" index="1" bw="1" slack="0"/>
<pin id="897" dir="0" index="2" bw="9" slack="0"/>
<pin id="898" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_2/8 "/>
</bind>
</comp>

<comp id="902" class="1004" name="select_ln51_3_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="0"/>
<pin id="904" dir="0" index="1" bw="9" slack="0"/>
<pin id="905" dir="0" index="2" bw="10" slack="0"/>
<pin id="906" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_3/8 "/>
</bind>
</comp>

<comp id="910" class="1004" name="shl_ln107_2_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="12" slack="0"/>
<pin id="912" dir="0" index="1" bw="10" slack="0"/>
<pin id="913" dir="0" index="2" bw="1" slack="0"/>
<pin id="914" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln107_2/8 "/>
</bind>
</comp>

<comp id="918" class="1004" name="sext_ln107_2_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="12" slack="0"/>
<pin id="920" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln107_2/8 "/>
</bind>
</comp>

<comp id="922" class="1004" name="add_ln107_1_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="20" slack="1"/>
<pin id="924" dir="0" index="1" bw="12" slack="0"/>
<pin id="925" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107_1/8 "/>
</bind>
</comp>

<comp id="927" class="1004" name="sext_ln107_3_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="20" slack="0"/>
<pin id="929" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln107_3/8 "/>
</bind>
</comp>

<comp id="931" class="1004" name="add_ln107_2_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="20" slack="0"/>
<pin id="933" dir="0" index="1" bw="64" slack="2"/>
<pin id="934" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107_2/8 "/>
</bind>
</comp>

<comp id="936" class="1004" name="trunc_ln4_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="62" slack="0"/>
<pin id="938" dir="0" index="1" bw="64" slack="0"/>
<pin id="939" dir="0" index="2" bw="3" slack="0"/>
<pin id="940" dir="0" index="3" bw="7" slack="0"/>
<pin id="941" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/8 "/>
</bind>
</comp>

<comp id="946" class="1004" name="sext_ln107_1_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="62" slack="0"/>
<pin id="948" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln107_1/8 "/>
</bind>
</comp>

<comp id="950" class="1004" name="gmem_addr_4_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="0"/>
<pin id="952" dir="0" index="1" bw="62" slack="0"/>
<pin id="953" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/8 "/>
</bind>
</comp>

<comp id="956" class="1004" name="bitcast_ln107_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="1"/>
<pin id="958" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln107/18 "/>
</bind>
</comp>

<comp id="960" class="1004" name="ty_1_cast_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="5" slack="0"/>
<pin id="962" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ty_1_cast/19 "/>
</bind>
</comp>

<comp id="964" class="1004" name="tmp_3_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="9" slack="0"/>
<pin id="966" dir="0" index="1" bw="5" slack="0"/>
<pin id="967" dir="0" index="2" bw="1" slack="0"/>
<pin id="968" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/19 "/>
</bind>
</comp>

<comp id="972" class="1004" name="empty_62_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="9" slack="0"/>
<pin id="974" dir="0" index="1" bw="5" slack="0"/>
<pin id="975" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_62/19 "/>
</bind>
</comp>

<comp id="978" class="1004" name="icmp_ln54_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="5" slack="0"/>
<pin id="980" dir="0" index="1" bw="5" slack="0"/>
<pin id="981" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/19 "/>
</bind>
</comp>

<comp id="984" class="1004" name="add_ln54_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="5" slack="0"/>
<pin id="986" dir="0" index="1" bw="1" slack="0"/>
<pin id="987" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/19 "/>
</bind>
</comp>

<comp id="990" class="1004" name="tx_1_cast_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="5" slack="0"/>
<pin id="992" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tx_1_cast/20 "/>
</bind>
</comp>

<comp id="994" class="1004" name="empty_63_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="9" slack="1"/>
<pin id="996" dir="0" index="1" bw="5" slack="0"/>
<pin id="997" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_63/20 "/>
</bind>
</comp>

<comp id="999" class="1004" name="p_cast54_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="9" slack="0"/>
<pin id="1001" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast54/20 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="icmp_ln55_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="5" slack="0"/>
<pin id="1006" dir="0" index="1" bw="5" slack="0"/>
<pin id="1007" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/20 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="add_ln55_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="5" slack="0"/>
<pin id="1012" dir="0" index="1" bw="1" slack="0"/>
<pin id="1013" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/20 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="zext_ln58_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="3" slack="0"/>
<pin id="1018" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/22 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="icmp_ln58_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="3" slack="0"/>
<pin id="1022" dir="0" index="1" bw="3" slack="0"/>
<pin id="1023" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/22 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="add_ln58_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="3" slack="0"/>
<pin id="1028" dir="0" index="1" bw="1" slack="0"/>
<pin id="1029" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/22 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="empty_64_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="3" slack="0"/>
<pin id="1034" dir="0" index="1" bw="5" slack="3"/>
<pin id="1035" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_64/22 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="zext_ln67_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="5" slack="0"/>
<pin id="1040" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/22 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="shl_ln3_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="7" slack="0"/>
<pin id="1044" dir="0" index="1" bw="3" slack="0"/>
<pin id="1045" dir="0" index="2" bw="1" slack="0"/>
<pin id="1046" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/22 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="shl_ln67_1_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="5" slack="0"/>
<pin id="1052" dir="0" index="1" bw="3" slack="0"/>
<pin id="1053" dir="0" index="2" bw="1" slack="0"/>
<pin id="1054" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln67_1/22 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="zext_ln59_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="5" slack="0"/>
<pin id="1060" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/22 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="add_ln67_1_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="7" slack="0"/>
<pin id="1064" dir="0" index="1" bw="5" slack="0"/>
<pin id="1065" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_1/22 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="zext_ln67_1_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="7" slack="0"/>
<pin id="1070" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_1/22 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="zext_ln59_1_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="3" slack="0"/>
<pin id="1074" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_1/23 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="icmp_ln59_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="3" slack="0"/>
<pin id="1078" dir="0" index="1" bw="3" slack="0"/>
<pin id="1079" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/23 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="add_ln59_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="3" slack="0"/>
<pin id="1084" dir="0" index="1" bw="1" slack="0"/>
<pin id="1085" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/23 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="add_ln63_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="3" slack="0"/>
<pin id="1090" dir="0" index="1" bw="5" slack="3"/>
<pin id="1091" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/23 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="zext_ln67_3_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="5" slack="0"/>
<pin id="1096" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_3/23 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="shl_ln67_2_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="5" slack="0"/>
<pin id="1100" dir="0" index="1" bw="3" slack="0"/>
<pin id="1101" dir="0" index="2" bw="1" slack="0"/>
<pin id="1102" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln67_2/23 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="zext_ln66_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="5" slack="0"/>
<pin id="1108" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/23 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="add_ln67_7_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="8" slack="0"/>
<pin id="1112" dir="0" index="1" bw="6" slack="0"/>
<pin id="1113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_7/24 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="zext_ln67_6_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="12" slack="0"/>
<pin id="1118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_6/27 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="zext_ln66_1_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="4" slack="0"/>
<pin id="1122" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_1/27 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="icmp_ln66_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="4" slack="0"/>
<pin id="1126" dir="0" index="1" bw="4" slack="0"/>
<pin id="1127" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/27 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="add_ln66_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="4" slack="0"/>
<pin id="1132" dir="0" index="1" bw="1" slack="0"/>
<pin id="1133" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/27 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="zext_ln67_4_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="12" slack="0"/>
<pin id="1138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_4/30 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="add_ln67_4_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="12" slack="0"/>
<pin id="1141" dir="0" index="1" bw="64" slack="17"/>
<pin id="1142" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_4/30 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="add_ln67_3_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="64" slack="0"/>
<pin id="1146" dir="0" index="1" bw="7" slack="8"/>
<pin id="1147" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_3/30 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="trunc_ln5_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="62" slack="0"/>
<pin id="1151" dir="0" index="1" bw="64" slack="0"/>
<pin id="1152" dir="0" index="2" bw="3" slack="0"/>
<pin id="1153" dir="0" index="3" bw="7" slack="0"/>
<pin id="1154" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/30 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="sext_ln67_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="62" slack="0"/>
<pin id="1161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67/30 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="gmem_addr_5_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="32" slack="0"/>
<pin id="1165" dir="0" index="1" bw="62" slack="0"/>
<pin id="1166" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_5/30 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="bitcast_ln67_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="1"/>
<pin id="1171" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln67/40 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="zext_ln124_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="5" slack="0"/>
<pin id="1175" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/47 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="tmp_1_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="9" slack="0"/>
<pin id="1179" dir="0" index="1" bw="5" slack="0"/>
<pin id="1180" dir="0" index="2" bw="1" slack="0"/>
<pin id="1181" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/47 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="add_ln124_4_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="9" slack="0"/>
<pin id="1187" dir="0" index="1" bw="5" slack="0"/>
<pin id="1188" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_4/47 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="zext_ln121_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="5" slack="0"/>
<pin id="1193" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/47 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="icmp_ln121_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="5" slack="0"/>
<pin id="1197" dir="0" index="1" bw="5" slack="0"/>
<pin id="1198" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/47 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="add_ln121_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="5" slack="0"/>
<pin id="1203" dir="0" index="1" bw="1" slack="0"/>
<pin id="1204" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/47 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="empty_66_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="5" slack="0"/>
<pin id="1209" dir="0" index="1" bw="8" slack="3"/>
<pin id="1210" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_66/47 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="shl_ln_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="18" slack="0"/>
<pin id="1214" dir="0" index="1" bw="8" slack="0"/>
<pin id="1215" dir="0" index="2" bw="1" slack="0"/>
<pin id="1216" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/47 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="zext_ln124_1_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="18" slack="0"/>
<pin id="1222" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_1/47 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="shl_ln124_1_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="10" slack="0"/>
<pin id="1226" dir="0" index="1" bw="8" slack="0"/>
<pin id="1227" dir="0" index="2" bw="1" slack="0"/>
<pin id="1228" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln124_1/47 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="zext_ln124_2_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="10" slack="0"/>
<pin id="1234" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_2/47 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="sub_ln124_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="18" slack="0"/>
<pin id="1238" dir="0" index="1" bw="10" slack="0"/>
<pin id="1239" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln124/47 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="sext_ln122_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="19" slack="0"/>
<pin id="1244" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122/47 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="zext_ln124_5_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="5" slack="0"/>
<pin id="1248" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_5/48 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="add_ln124_5_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="9" slack="1"/>
<pin id="1252" dir="0" index="1" bw="5" slack="0"/>
<pin id="1253" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_5/48 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="zext_ln124_6_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="9" slack="0"/>
<pin id="1257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_6/48 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="icmp_ln122_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="5" slack="0"/>
<pin id="1262" dir="0" index="1" bw="5" slack="0"/>
<pin id="1263" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/48 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="add_ln122_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="5" slack="0"/>
<pin id="1268" dir="0" index="1" bw="1" slack="0"/>
<pin id="1269" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122/48 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="add_ln124_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="4" slack="3"/>
<pin id="1274" dir="0" index="1" bw="5" slack="0"/>
<pin id="1275" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/48 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="zext_ln124_3_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="5" slack="0"/>
<pin id="1279" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_3/48 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="add_ln124_1_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="5" slack="0"/>
<pin id="1283" dir="0" index="1" bw="8" slack="3"/>
<pin id="1284" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_1/48 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="shl_ln124_2_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="10" slack="0"/>
<pin id="1288" dir="0" index="1" bw="8" slack="0"/>
<pin id="1289" dir="0" index="2" bw="1" slack="0"/>
<pin id="1290" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln124_2/48 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="zext_ln124_4_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="10" slack="0"/>
<pin id="1296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_4/48 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="add_ln124_3_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="10" slack="0"/>
<pin id="1300" dir="0" index="1" bw="64" slack="5"/>
<pin id="1301" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_3/48 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="add_ln124_2_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="64" slack="0"/>
<pin id="1305" dir="0" index="1" bw="19" slack="1"/>
<pin id="1306" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_2/48 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="trunc_ln_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="62" slack="0"/>
<pin id="1310" dir="0" index="1" bw="64" slack="0"/>
<pin id="1311" dir="0" index="2" bw="3" slack="0"/>
<pin id="1312" dir="0" index="3" bw="7" slack="0"/>
<pin id="1313" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/48 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="sext_ln124_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="62" slack="0"/>
<pin id="1320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln124/48 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="gmem_addr_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="32" slack="0"/>
<pin id="1324" dir="0" index="1" bw="62" slack="0"/>
<pin id="1325" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/48 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="bitcast_ln124_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="32" slack="1"/>
<pin id="1330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln124/58 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="bitcast_ln124_1_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="32" slack="1"/>
<pin id="1334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln124_1/62 "/>
</bind>
</comp>

<comp id="1337" class="1004" name="exitcond6713_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="9" slack="0"/>
<pin id="1339" dir="0" index="1" bw="9" slack="0"/>
<pin id="1340" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6713/68 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="empty_68_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="9" slack="0"/>
<pin id="1345" dir="0" index="1" bw="1" slack="0"/>
<pin id="1346" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_68/68 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="p_cast50_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="9" slack="0"/>
<pin id="1351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast50/68 "/>
</bind>
</comp>

<comp id="1354" class="1007" name="grp_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="8" slack="0"/>
<pin id="1356" dir="0" index="1" bw="5" slack="2"/>
<pin id="1357" dir="0" index="2" bw="5" slack="0"/>
<pin id="1358" dir="0" index="3" bw="5" slack="2147483647"/>
<pin id="1359" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln67_5/24 zext_ln67_5/24 mul_ln67_1/24 add_ln67_6/26 "/>
</bind>
</comp>

<comp id="1363" class="1007" name="grp_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="4" slack="0"/>
<pin id="1365" dir="0" index="1" bw="5" slack="10"/>
<pin id="1366" dir="0" index="2" bw="7" slack="0"/>
<pin id="1367" dir="0" index="3" bw="5" slack="2147483647"/>
<pin id="1368" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln67/27 zext_ln67_2/27 mul_ln67/27 add_ln67_2/29 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="tj_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="4" slack="0"/>
<pin id="1374" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tj "/>
</bind>
</comp>

<comp id="1379" class="1005" name="output_ftmap_read_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="64" slack="5"/>
<pin id="1381" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="1384" class="1005" name="conv3_biases_0_0_val_read_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="32" slack="7"/>
<pin id="1386" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="conv3_biases_0_0_val_read "/>
</bind>
</comp>

<comp id="1389" class="1005" name="conv3_weights_read_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="64" slack="17"/>
<pin id="1391" dir="1" index="1" bw="64" slack="17"/>
</pin_list>
<bind>
<opset="conv3_weights_read "/>
</bind>
</comp>

<comp id="1394" class="1005" name="input_ftmap_read_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="64" slack="5"/>
<pin id="1396" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="1402" class="1005" name="add_ln31_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="4" slack="1"/>
<pin id="1404" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="tmp_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="8" slack="3"/>
<pin id="1409" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1412" class="1005" name="zext_ln32_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="10" slack="5"/>
<pin id="1414" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln32 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="add_ln32_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="4" slack="0"/>
<pin id="1422" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln32 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="p_shl1_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="8" slack="3"/>
<pin id="1427" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_shl1 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="ti_cast17_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="5" slack="3"/>
<pin id="1432" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="ti_cast17 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="add_ln39_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="3" slack="0"/>
<pin id="1440" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="empty_59_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="12" slack="0"/>
<pin id="1448" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="empty_59 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="shl_ln1_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="5" slack="1"/>
<pin id="1453" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="add_ln98_1_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="8" slack="0"/>
<pin id="1459" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln98_1 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="add_ln98_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="4" slack="0"/>
<pin id="1467" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln98 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="add_ln107_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="64" slack="2"/>
<pin id="1472" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln107 "/>
</bind>
</comp>

<comp id="1475" class="1005" name="mul_ln99_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="12" slack="1"/>
<pin id="1477" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln99 "/>
</bind>
</comp>

<comp id="1483" class="1005" name="add_ln99_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="5" slack="0"/>
<pin id="1485" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln99 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="sub_ln107_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="20" slack="1"/>
<pin id="1490" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln107 "/>
</bind>
</comp>

<comp id="1493" class="1005" name="input_fm_buffer_addr_1_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="12" slack="10"/>
<pin id="1495" dir="1" index="1" bw="12" slack="10"/>
</pin_list>
<bind>
<opset="input_fm_buffer_addr_1 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="add_ln100_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="5" slack="0"/>
<pin id="1503" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln100 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="gmem_addr_4_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="32" slack="1"/>
<pin id="1508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="gmem_addr_4_read_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="32" slack="1"/>
<pin id="1514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4_read "/>
</bind>
</comp>

<comp id="1517" class="1005" name="empty_62_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="9" slack="1"/>
<pin id="1519" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="empty_62 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="add_ln54_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="5" slack="0"/>
<pin id="1527" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="output_fm_buffer_0_addr_2_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="9" slack="1"/>
<pin id="1532" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_0_addr_2 "/>
</bind>
</comp>

<comp id="1538" class="1005" name="add_ln55_reg_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="5" slack="0"/>
<pin id="1540" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln55 "/>
</bind>
</comp>

<comp id="1543" class="1005" name="output_fm_buffer_0_load_1_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="32" slack="1"/>
<pin id="1545" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_0_load_1 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="add_ln58_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="3" slack="0"/>
<pin id="1553" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln58 "/>
</bind>
</comp>

<comp id="1556" class="1005" name="zext_ln67_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="8" slack="2"/>
<pin id="1558" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln67 "/>
</bind>
</comp>

<comp id="1561" class="1005" name="zext_ln67_1_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="64" slack="8"/>
<pin id="1563" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln67_1 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="add_ln59_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="3" slack="0"/>
<pin id="1571" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln59 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="zext_ln67_3_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="12" slack="3"/>
<pin id="1576" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln67_3 "/>
</bind>
</comp>

<comp id="1579" class="1005" name="zext_ln66_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="12" slack="6"/>
<pin id="1581" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln66 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="add_ln67_7_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="8" slack="0"/>
<pin id="1586" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln67_7 "/>
</bind>
</comp>

<comp id="1589" class="1005" name="input_fm_buffer_addr_2_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="12" slack="11"/>
<pin id="1591" dir="1" index="1" bw="12" slack="11"/>
</pin_list>
<bind>
<opset="input_fm_buffer_addr_2 "/>
</bind>
</comp>

<comp id="1597" class="1005" name="add_ln66_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="4" slack="0"/>
<pin id="1599" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66 "/>
</bind>
</comp>

<comp id="1602" class="1005" name="gmem_addr_5_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="32" slack="1"/>
<pin id="1604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_5 "/>
</bind>
</comp>

<comp id="1608" class="1005" name="gmem_addr_5_read_reg_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="32" slack="1"/>
<pin id="1610" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_5_read "/>
</bind>
</comp>

<comp id="1613" class="1005" name="input_fm_buffer_load_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="32" slack="1"/>
<pin id="1615" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_load "/>
</bind>
</comp>

<comp id="1618" class="1005" name="bitcast_ln67_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="32" slack="1"/>
<pin id="1620" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln67 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="mul_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="32" slack="1"/>
<pin id="1625" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="1628" class="1005" name="add_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="32" slack="1"/>
<pin id="1630" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="1633" class="1005" name="add_ln124_4_reg_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="9" slack="1"/>
<pin id="1635" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln124_4 "/>
</bind>
</comp>

<comp id="1641" class="1005" name="add_ln121_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="5" slack="0"/>
<pin id="1643" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln121 "/>
</bind>
</comp>

<comp id="1646" class="1005" name="sext_ln122_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="64" slack="1"/>
<pin id="1648" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln122 "/>
</bind>
</comp>

<comp id="1651" class="1005" name="output_fm_buffer_0_addr_1_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="9" slack="1"/>
<pin id="1653" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_0_addr_1 "/>
</bind>
</comp>

<comp id="1659" class="1005" name="add_ln122_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="5" slack="0"/>
<pin id="1661" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln122 "/>
</bind>
</comp>

<comp id="1664" class="1005" name="gmem_addr_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="32" slack="1"/>
<pin id="1666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1671" class="1005" name="output_fm_buffer_0_load_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="32" slack="1"/>
<pin id="1673" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_0_load "/>
</bind>
</comp>

<comp id="1676" class="1005" name="gmem_addr_read_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="32" slack="1"/>
<pin id="1678" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="1681" class="1005" name="bitcast_ln124_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="32" slack="1"/>
<pin id="1683" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln124 "/>
</bind>
</comp>

<comp id="1689" class="1005" name="empty_68_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="9" slack="0"/>
<pin id="1691" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="empty_68 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="181"><net_src comp="14" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="32" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="8" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="32" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="32" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="2" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="124" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="14" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="126" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="124" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="14" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="126" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="124" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="14" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="241"><net_src comp="126" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="162" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="249"><net_src comp="164" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="38" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="251"><net_src comp="166" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="257"><net_src comp="10" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="72" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="74" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="252" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="271"><net_src comp="10" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="72" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="12" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="72" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="285"><net_src comp="273" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="291"><net_src comp="10" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="72" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="12" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="72" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="293" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="306"><net_src comp="12" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="72" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="74" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="309"><net_src comp="301" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="313"><net_src comp="36" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="321"><net_src comp="314" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="325"><net_src comp="54" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="333"><net_src comp="326" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="337"><net_src comp="64" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="36" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="355"><net_src comp="345" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="359"><net_src comp="78" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="356" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="367"><net_src comp="360" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="371"><net_src comp="90" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="368" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="382"><net_src comp="90" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="389"><net_src comp="379" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="393"><net_src comp="90" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="400"><net_src comp="390" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="401"><net_src comp="394" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="405"><net_src comp="90" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="412"><net_src comp="402" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="413"><net_src comp="406" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="417"><net_src comp="54" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="424"><net_src comp="414" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="434"><net_src comp="428" pin="4"/><net_sink comp="280" pin=1"/></net>

<net id="435"><net_src comp="428" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="439"><net_src comp="54" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="446"><net_src comp="436" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="450"><net_src comp="447" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="457"><net_src comp="425" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="458"><net_src comp="451" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="462"><net_src comp="78" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="469"><net_src comp="459" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="473"><net_src comp="36" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="480"><net_src comp="470" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="484"><net_src comp="481" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="491"><net_src comp="447" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="492"><net_src comp="485" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="496"><net_src comp="90" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="503"><net_src comp="493" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="507"><net_src comp="90" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="514"><net_src comp="504" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="518"><net_src comp="170" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="525"><net_src comp="515" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="530"><net_src comp="481" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="538"><net_src comp="526" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="544"><net_src comp="36" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="552"><net_src comp="545" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="38" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="545" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="40" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="565"><net_src comp="50" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="545" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="545" pin="1"/><net_sink comp="560" pin=2"/></net>

<net id="571"><net_src comp="560" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="314" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="38" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="314" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="40" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="589"><net_src comp="50" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="314" pin="4"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="36" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="595"><net_src comp="314" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="604"><net_src comp="326" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="56" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="326" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="58" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="338" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="66" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="338" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="68" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="627"><net_src comp="338" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="632"><net_src comp="322" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="638"><net_src comp="76" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="629" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="54" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="645"><net_src comp="360" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="80" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="650"><net_src comp="349" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="349" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="82" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="349" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="40" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="647" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="671"><net_src comp="663" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="668" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="88" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="681"><net_src comp="672" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="678" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="372" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="356" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="687" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="700"><net_src comp="691" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="705"><net_src comp="697" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="92" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="710"><net_src comp="372" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="715"><net_src comp="372" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="94" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="372" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="96" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="707" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="102" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="732"><net_src comp="723" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="737"><net_src comp="729" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="743"><net_src comp="104" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="733" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="745"><net_src comp="106" pin="0"/><net_sink comp="738" pin=2"/></net>

<net id="750"><net_src comp="733" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="108" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="757"><net_src comp="104" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="733" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="759"><net_src comp="106" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="765"><net_src comp="752" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="766"><net_src comp="110" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="767"><net_src comp="108" pin="0"/><net_sink comp="760" pin=2"/></net>

<net id="772"><net_src comp="738" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="746" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="779"><net_src comp="768" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="780"><net_src comp="760" pin="3"/><net_sink comp="774" pin=1"/></net>

<net id="781"><net_src comp="733" pin="2"/><net_sink comp="774" pin=2"/></net>

<net id="787"><net_src comp="112" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="788"><net_src comp="774" pin="3"/><net_sink comp="782" pin=1"/></net>

<net id="789"><net_src comp="110" pin="0"/><net_sink comp="782" pin=2"/></net>

<net id="795"><net_src comp="114" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="774" pin="3"/><net_sink comp="790" pin=1"/></net>

<net id="797"><net_src comp="116" pin="0"/><net_sink comp="790" pin=2"/></net>

<net id="801"><net_src comp="790" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="806"><net_src comp="782" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="798" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="811"><net_src comp="383" pin="4"/><net_sink comp="808" pin=0"/></net>

<net id="816"><net_src comp="808" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="820"><net_src comp="812" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="825"><net_src comp="383" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="830"><net_src comp="383" pin="4"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="94" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="836"><net_src comp="383" pin="4"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="96" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="843"><net_src comp="50" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="844"><net_src comp="310" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="845"><net_src comp="310" pin="1"/><net_sink comp="838" pin=2"/></net>

<net id="849"><net_src comp="838" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="854"><net_src comp="822" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="102" pin="0"/><net_sink comp="850" pin=1"/></net>

<net id="859"><net_src comp="850" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="864"><net_src comp="856" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="846" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="871"><net_src comp="104" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="872"><net_src comp="860" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="873"><net_src comp="106" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="878"><net_src comp="860" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="108" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="885"><net_src comp="104" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="886"><net_src comp="860" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="887"><net_src comp="106" pin="0"/><net_sink comp="880" pin=2"/></net>

<net id="892"><net_src comp="866" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="874" pin="2"/><net_sink comp="888" pin=1"/></net>

<net id="899"><net_src comp="880" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="900"><net_src comp="110" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="901"><net_src comp="108" pin="0"/><net_sink comp="894" pin=2"/></net>

<net id="907"><net_src comp="888" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="908"><net_src comp="894" pin="3"/><net_sink comp="902" pin=1"/></net>

<net id="909"><net_src comp="860" pin="2"/><net_sink comp="902" pin=2"/></net>

<net id="915"><net_src comp="114" pin="0"/><net_sink comp="910" pin=0"/></net>

<net id="916"><net_src comp="902" pin="3"/><net_sink comp="910" pin=1"/></net>

<net id="917"><net_src comp="116" pin="0"/><net_sink comp="910" pin=2"/></net>

<net id="921"><net_src comp="910" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="926"><net_src comp="918" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="930"><net_src comp="922" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="935"><net_src comp="927" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="942"><net_src comp="118" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="943"><net_src comp="931" pin="2"/><net_sink comp="936" pin=1"/></net>

<net id="944"><net_src comp="120" pin="0"/><net_sink comp="936" pin=2"/></net>

<net id="945"><net_src comp="122" pin="0"/><net_sink comp="936" pin=3"/></net>

<net id="949"><net_src comp="936" pin="4"/><net_sink comp="946" pin=0"/></net>

<net id="954"><net_src comp="0" pin="0"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="946" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="959"><net_src comp="956" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="963"><net_src comp="394" pin="4"/><net_sink comp="960" pin=0"/></net>

<net id="969"><net_src comp="130" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="970"><net_src comp="394" pin="4"/><net_sink comp="964" pin=1"/></net>

<net id="971"><net_src comp="36" pin="0"/><net_sink comp="964" pin=2"/></net>

<net id="976"><net_src comp="964" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="960" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="982"><net_src comp="394" pin="4"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="132" pin="0"/><net_sink comp="978" pin=1"/></net>

<net id="988"><net_src comp="394" pin="4"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="96" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="993"><net_src comp="406" pin="4"/><net_sink comp="990" pin=0"/></net>

<net id="998"><net_src comp="990" pin="1"/><net_sink comp="994" pin=1"/></net>

<net id="1002"><net_src comp="994" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="1008"><net_src comp="406" pin="4"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="132" pin="0"/><net_sink comp="1004" pin=1"/></net>

<net id="1014"><net_src comp="406" pin="4"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="96" pin="0"/><net_sink comp="1010" pin=1"/></net>

<net id="1019"><net_src comp="418" pin="4"/><net_sink comp="1016" pin=0"/></net>

<net id="1024"><net_src comp="418" pin="4"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="140" pin="0"/><net_sink comp="1020" pin=1"/></net>

<net id="1030"><net_src comp="418" pin="4"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="58" pin="0"/><net_sink comp="1026" pin=1"/></net>

<net id="1036"><net_src comp="1016" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1037"><net_src comp="390" pin="1"/><net_sink comp="1032" pin=1"/></net>

<net id="1041"><net_src comp="1032" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1047"><net_src comp="146" pin="0"/><net_sink comp="1042" pin=0"/></net>

<net id="1048"><net_src comp="418" pin="4"/><net_sink comp="1042" pin=1"/></net>

<net id="1049"><net_src comp="36" pin="0"/><net_sink comp="1042" pin=2"/></net>

<net id="1055"><net_src comp="148" pin="0"/><net_sink comp="1050" pin=0"/></net>

<net id="1056"><net_src comp="418" pin="4"/><net_sink comp="1050" pin=1"/></net>

<net id="1057"><net_src comp="116" pin="0"/><net_sink comp="1050" pin=2"/></net>

<net id="1061"><net_src comp="1050" pin="3"/><net_sink comp="1058" pin=0"/></net>

<net id="1066"><net_src comp="1042" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="1058" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1071"><net_src comp="1062" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1075"><net_src comp="440" pin="4"/><net_sink comp="1072" pin=0"/></net>

<net id="1080"><net_src comp="440" pin="4"/><net_sink comp="1076" pin=0"/></net>

<net id="1081"><net_src comp="140" pin="0"/><net_sink comp="1076" pin=1"/></net>

<net id="1086"><net_src comp="440" pin="4"/><net_sink comp="1082" pin=0"/></net>

<net id="1087"><net_src comp="58" pin="0"/><net_sink comp="1082" pin=1"/></net>

<net id="1092"><net_src comp="1072" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1093"><net_src comp="402" pin="1"/><net_sink comp="1088" pin=1"/></net>

<net id="1097"><net_src comp="1088" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1103"><net_src comp="148" pin="0"/><net_sink comp="1098" pin=0"/></net>

<net id="1104"><net_src comp="440" pin="4"/><net_sink comp="1098" pin=1"/></net>

<net id="1105"><net_src comp="116" pin="0"/><net_sink comp="1098" pin=2"/></net>

<net id="1109"><net_src comp="1098" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1114"><net_src comp="463" pin="4"/><net_sink comp="1110" pin=0"/></net>

<net id="1115"><net_src comp="80" pin="0"/><net_sink comp="1110" pin=1"/></net>

<net id="1119"><net_src comp="1116" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="1123"><net_src comp="474" pin="4"/><net_sink comp="1120" pin=0"/></net>

<net id="1128"><net_src comp="474" pin="4"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="82" pin="0"/><net_sink comp="1124" pin=1"/></net>

<net id="1134"><net_src comp="474" pin="4"/><net_sink comp="1130" pin=0"/></net>

<net id="1135"><net_src comp="40" pin="0"/><net_sink comp="1130" pin=1"/></net>

<net id="1143"><net_src comp="1136" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1148"><net_src comp="1139" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1155"><net_src comp="118" pin="0"/><net_sink comp="1149" pin=0"/></net>

<net id="1156"><net_src comp="1144" pin="2"/><net_sink comp="1149" pin=1"/></net>

<net id="1157"><net_src comp="120" pin="0"/><net_sink comp="1149" pin=2"/></net>

<net id="1158"><net_src comp="122" pin="0"/><net_sink comp="1149" pin=3"/></net>

<net id="1162"><net_src comp="1149" pin="4"/><net_sink comp="1159" pin=0"/></net>

<net id="1167"><net_src comp="0" pin="0"/><net_sink comp="1163" pin=0"/></net>

<net id="1168"><net_src comp="1159" pin="1"/><net_sink comp="1163" pin=1"/></net>

<net id="1172"><net_src comp="1169" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="1176"><net_src comp="497" pin="4"/><net_sink comp="1173" pin=0"/></net>

<net id="1182"><net_src comp="130" pin="0"/><net_sink comp="1177" pin=0"/></net>

<net id="1183"><net_src comp="497" pin="4"/><net_sink comp="1177" pin=1"/></net>

<net id="1184"><net_src comp="36" pin="0"/><net_sink comp="1177" pin=2"/></net>

<net id="1189"><net_src comp="1177" pin="3"/><net_sink comp="1185" pin=0"/></net>

<net id="1190"><net_src comp="1173" pin="1"/><net_sink comp="1185" pin=1"/></net>

<net id="1194"><net_src comp="497" pin="4"/><net_sink comp="1191" pin=0"/></net>

<net id="1199"><net_src comp="497" pin="4"/><net_sink comp="1195" pin=0"/></net>

<net id="1200"><net_src comp="132" pin="0"/><net_sink comp="1195" pin=1"/></net>

<net id="1205"><net_src comp="497" pin="4"/><net_sink comp="1201" pin=0"/></net>

<net id="1206"><net_src comp="96" pin="0"/><net_sink comp="1201" pin=1"/></net>

<net id="1211"><net_src comp="1191" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1217"><net_src comp="158" pin="0"/><net_sink comp="1212" pin=0"/></net>

<net id="1218"><net_src comp="1207" pin="2"/><net_sink comp="1212" pin=1"/></net>

<net id="1219"><net_src comp="110" pin="0"/><net_sink comp="1212" pin=2"/></net>

<net id="1223"><net_src comp="1212" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1229"><net_src comp="160" pin="0"/><net_sink comp="1224" pin=0"/></net>

<net id="1230"><net_src comp="1207" pin="2"/><net_sink comp="1224" pin=1"/></net>

<net id="1231"><net_src comp="116" pin="0"/><net_sink comp="1224" pin=2"/></net>

<net id="1235"><net_src comp="1224" pin="3"/><net_sink comp="1232" pin=0"/></net>

<net id="1240"><net_src comp="1220" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1241"><net_src comp="1232" pin="1"/><net_sink comp="1236" pin=1"/></net>

<net id="1245"><net_src comp="1236" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1249"><net_src comp="508" pin="4"/><net_sink comp="1246" pin=0"/></net>

<net id="1254"><net_src comp="1246" pin="1"/><net_sink comp="1250" pin=1"/></net>

<net id="1258"><net_src comp="1250" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="1264"><net_src comp="508" pin="4"/><net_sink comp="1260" pin=0"/></net>

<net id="1265"><net_src comp="132" pin="0"/><net_sink comp="1260" pin=1"/></net>

<net id="1270"><net_src comp="508" pin="4"/><net_sink comp="1266" pin=0"/></net>

<net id="1271"><net_src comp="96" pin="0"/><net_sink comp="1266" pin=1"/></net>

<net id="1276"><net_src comp="508" pin="4"/><net_sink comp="1272" pin=1"/></net>

<net id="1280"><net_src comp="1272" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1285"><net_src comp="1277" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1291"><net_src comp="160" pin="0"/><net_sink comp="1286" pin=0"/></net>

<net id="1292"><net_src comp="1281" pin="2"/><net_sink comp="1286" pin=1"/></net>

<net id="1293"><net_src comp="116" pin="0"/><net_sink comp="1286" pin=2"/></net>

<net id="1297"><net_src comp="1286" pin="3"/><net_sink comp="1294" pin=0"/></net>

<net id="1302"><net_src comp="1294" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1307"><net_src comp="1298" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1314"><net_src comp="118" pin="0"/><net_sink comp="1308" pin=0"/></net>

<net id="1315"><net_src comp="1303" pin="2"/><net_sink comp="1308" pin=1"/></net>

<net id="1316"><net_src comp="120" pin="0"/><net_sink comp="1308" pin=2"/></net>

<net id="1317"><net_src comp="122" pin="0"/><net_sink comp="1308" pin=3"/></net>

<net id="1321"><net_src comp="1308" pin="4"/><net_sink comp="1318" pin=0"/></net>

<net id="1326"><net_src comp="0" pin="0"/><net_sink comp="1322" pin=0"/></net>

<net id="1327"><net_src comp="1318" pin="1"/><net_sink comp="1322" pin=1"/></net>

<net id="1331"><net_src comp="1328" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1335"><net_src comp="535" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="1341"><net_src comp="519" pin="4"/><net_sink comp="1337" pin=0"/></net>

<net id="1342"><net_src comp="172" pin="0"/><net_sink comp="1337" pin=1"/></net>

<net id="1347"><net_src comp="519" pin="4"/><net_sink comp="1343" pin=0"/></net>

<net id="1348"><net_src comp="174" pin="0"/><net_sink comp="1343" pin=1"/></net>

<net id="1352"><net_src comp="519" pin="4"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="1360"><net_src comp="463" pin="4"/><net_sink comp="1354" pin=0"/></net>

<net id="1361"><net_src comp="92" pin="0"/><net_sink comp="1354" pin=2"/></net>

<net id="1362"><net_src comp="1354" pin="4"/><net_sink comp="1116" pin=0"/></net>

<net id="1369"><net_src comp="1120" pin="1"/><net_sink comp="1363" pin=0"/></net>

<net id="1370"><net_src comp="152" pin="0"/><net_sink comp="1363" pin=2"/></net>

<net id="1371"><net_src comp="1363" pin="4"/><net_sink comp="1136" pin=0"/></net>

<net id="1375"><net_src comp="178" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="1377"><net_src comp="1372" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1378"><net_src comp="1372" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="1382"><net_src comp="182" pin="2"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="1298" pin=1"/></net>

<net id="1387"><net_src comp="188" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="1392"><net_src comp="194" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="1139" pin=1"/></net>

<net id="1397"><net_src comp="200" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="1405"><net_src comp="554" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="1410"><net_src comp="560" pin="3"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="1207" pin=1"/></net>

<net id="1415"><net_src comp="568" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="1423"><net_src comp="578" pin="2"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1428"><net_src comp="584" pin="3"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1433"><net_src comp="592" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="1272" pin=0"/></net>

<net id="1441"><net_src comp="606" pin="2"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="1449"><net_src comp="618" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="1454"><net_src comp="633" pin="3"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="1456"><net_src comp="1451" pin="1"/><net_sink comp="1363" pin=1"/></net>

<net id="1460"><net_src comp="641" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1468"><net_src comp="657" pin="2"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="1473"><net_src comp="682" pin="2"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="1478"><net_src comp="701" pin="2"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1486"><net_src comp="717" pin="2"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1491"><net_src comp="802" pin="2"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1496"><net_src comp="266" pin="3"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1504"><net_src comp="832" pin="2"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="1509"><net_src comp="950" pin="2"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="1511"><net_src comp="1506" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="1515"><net_src comp="213" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="1520"><net_src comp="972" pin="2"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1528"><net_src comp="984" pin="2"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="1533"><net_src comp="273" pin="3"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="1541"><net_src comp="1010" pin="2"/><net_sink comp="1538" pin=0"/></net>

<net id="1542"><net_src comp="1538" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="1546"><net_src comp="280" pin="3"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="1554"><net_src comp="1026" pin="2"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1559"><net_src comp="1038" pin="1"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="1354" pin=1"/></net>

<net id="1564"><net_src comp="1068" pin="1"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="1144" pin=1"/></net>

<net id="1572"><net_src comp="1082" pin="2"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="1577"><net_src comp="1094" pin="1"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="1354" pin=1"/></net>

<net id="1582"><net_src comp="1106" pin="1"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="1363" pin=0"/></net>

<net id="1587"><net_src comp="1110" pin="2"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="1592"><net_src comp="286" pin="3"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1600"><net_src comp="1130" pin="2"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="1605"><net_src comp="1163" pin="2"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="1607"><net_src comp="1602" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="1611"><net_src comp="225" pin="2"/><net_sink comp="1608" pin=0"/></net>

<net id="1612"><net_src comp="1608" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1616"><net_src comp="259" pin="3"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="1621"><net_src comp="1169" pin="1"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="1626"><net_src comp="531" pin="2"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="1631"><net_src comp="526" pin="2"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="1636"><net_src comp="1185" pin="2"/><net_sink comp="1633" pin=0"/></net>

<net id="1637"><net_src comp="1633" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1644"><net_src comp="1201" pin="2"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="1649"><net_src comp="1242" pin="1"/><net_sink comp="1646" pin=0"/></net>

<net id="1650"><net_src comp="1646" pin="1"/><net_sink comp="1303" pin=1"/></net>

<net id="1654"><net_src comp="293" pin="3"/><net_sink comp="1651" pin=0"/></net>

<net id="1655"><net_src comp="1651" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="1662"><net_src comp="1266" pin="2"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="1667"><net_src comp="1322" pin="2"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="1669"><net_src comp="1664" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="1670"><net_src comp="1664" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="1674"><net_src comp="280" pin="3"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1679"><net_src comp="237" pin="2"/><net_sink comp="1676" pin=0"/></net>

<net id="1680"><net_src comp="1676" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1684"><net_src comp="1328" pin="1"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1692"><net_src comp="1343" pin="2"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="519" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {58 62 63 64 65 66 67 }
	Port: input_fm_buffer | {5 18 }
	Port: output_fm_buffer_0 | {22 68 }
 - Input state : 
	Port: conv3 : gmem | {9 10 11 12 13 14 15 16 17 31 32 33 34 35 36 37 38 39 49 50 51 52 53 54 55 56 57 }
	Port: conv3 : input_ftmap | {1 }
	Port: conv3 : conv3_weights | {1 }
	Port: conv3 : conv3_biases_0_0_val | {1 }
	Port: conv3 : output_ftmap | {1 }
	Port: conv3 : input_fm_buffer | {38 39 }
	Port: conv3 : output_fm_buffer_0 | {20 21 48 49 }
  - Chain level:
	State 1
		store_ln31 : 1
	State 2
		icmp_ln31 : 1
		add_ln31 : 1
		br_ln31 : 2
		tmp : 1
		zext_ln32 : 2
	State 3
		icmp_ln32 : 1
		add_ln32 : 1
		br_ln32 : 2
		p_shl1 : 1
		ti_cast17 : 1
	State 4
		icmp_ln39 : 1
		add_ln39 : 1
		br_ln39 : 2
	State 5
		exitcond1 : 1
		empty_59 : 1
		br_ln0 : 2
		p_cast49 : 1
		input_fm_buffer_addr : 2
		store_ln0 : 3
		shl_ln1 : 1
	State 6
		add_ln98_1 : 1
		zext_ln98 : 1
		icmp_ln98 : 1
		add_ln98 : 1
		br_ln98 : 2
		empty_60 : 2
		zext_ln107 : 3
		mul_ln107 : 4
		zext_ln99 : 5
		add_ln107 : 6
	State 7
		zext_ln107_1 : 1
		add_ln107_3 : 2
		zext_ln99_1 : 3
		mul_ln99 : 4
		zext_ln99_2 : 1
		icmp_ln99 : 1
		add_ln99 : 1
		br_ln99 : 2
		tmp1 : 2
		tmp1_cast : 3
		empty_61 : 4
		tmp_2 : 5
		icmp_ln52 : 5
		tmp_4 : 5
		select_ln51 : 6
		or_ln51 : 6
		yClamped : 7
		shl_ln2 : 8
		shl_ln107_1 : 8
		sext_ln107 : 9
		sub_ln107 : 10
	State 8
		zext_ln107_2 : 1
		add_ln107_4 : 2
		zext_ln107_3 : 3
		input_fm_buffer_addr_1 : 4
		zext_ln100 : 1
		icmp_ln100 : 1
		add_ln100 : 1
		br_ln100 : 2
		zext_ln103 : 1
		add_ln103_1 : 2
		sext_ln103 : 3
		add_ln103 : 4
		tmp_5 : 5
		icmp_ln52_1 : 5
		tmp_6 : 5
		or_ln51_1 : 6
		select_ln51_2 : 6
		select_ln51_3 : 7
		shl_ln107_2 : 8
		sext_ln107_2 : 9
		add_ln107_1 : 10
		sext_ln107_3 : 11
		add_ln107_2 : 12
		trunc_ln4 : 13
		sext_ln107_1 : 14
		gmem_addr_4 : 15
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		store_ln107 : 1
	State 19
		ty_1_cast : 1
		tmp_3 : 1
		empty_62 : 2
		icmp_ln54 : 1
		add_ln54 : 1
		br_ln54 : 2
	State 20
		tx_1_cast : 1
		empty_63 : 2
		p_cast54 : 3
		output_fm_buffer_0_addr_2 : 4
		icmp_ln55 : 1
		add_ln55 : 1
		br_ln55 : 2
		output_fm_buffer_0_load_1 : 5
	State 21
	State 22
		zext_ln58 : 1
		icmp_ln58 : 1
		add_ln58 : 1
		br_ln58 : 2
		empty_64 : 2
		zext_ln67 : 3
		shl_ln3 : 1
		shl_ln67_1 : 1
		zext_ln59 : 2
		add_ln67_1 : 3
		zext_ln67_1 : 4
		store_ln67 : 1
	State 23
		zext_ln59_1 : 1
		icmp_ln59 : 1
		add_ln59 : 1
		br_ln59 : 2
		add_ln63 : 2
		zext_ln67_3 : 3
		shl_ln67_2 : 1
		zext_ln66 : 2
	State 24
		add_ln67_7 : 1
		add_ln67_5 : 1
		zext_ln67_5 : 2
		mul_ln67_1 : 3
	State 25
	State 26
		add_ln67_6 : 1
	State 27
		zext_ln67_6 : 1
		input_fm_buffer_addr_2 : 2
		zext_ln66_1 : 1
		icmp_ln66 : 1
		add_ln66 : 1
		br_ln66 : 2
		add_ln67 : 2
		zext_ln67_2 : 3
		mul_ln67 : 4
	State 28
	State 29
		add_ln67_2 : 1
	State 30
		zext_ln67_4 : 1
		add_ln67_4 : 2
		add_ln67_3 : 3
		trunc_ln5 : 4
		sext_ln67 : 5
		gmem_addr_5 : 6
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
		mul : 1
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
		zext_ln124 : 1
		tmp_1 : 1
		add_ln124_4 : 2
		zext_ln121 : 1
		icmp_ln121 : 1
		add_ln121 : 1
		br_ln121 : 2
		empty_66 : 2
		shl_ln : 3
		zext_ln124_1 : 4
		shl_ln124_1 : 3
		zext_ln124_2 : 4
		sub_ln124 : 5
		sext_ln122 : 6
	State 48
		zext_ln124_5 : 1
		add_ln124_5 : 2
		zext_ln124_6 : 3
		output_fm_buffer_0_addr_1 : 4
		icmp_ln122 : 1
		add_ln122 : 1
		br_ln122 : 2
		output_fm_buffer_0_load : 5
		add_ln124 : 1
		zext_ln124_3 : 2
		add_ln124_1 : 3
		shl_ln124_2 : 4
		zext_ln124_4 : 5
		add_ln124_3 : 6
		add_ln124_2 : 7
		trunc_ln : 8
		sext_ln124 : 9
		gmem_addr : 10
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
		add23_i : 1
	State 59
	State 60
	State 61
	State 62
		write_ln124 : 1
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
		exitcond6713 : 1
		empty_68 : 1
		br_ln0 : 2
		p_cast50 : 1
		output_fm_buffer_0_addr : 2
		store_ln0 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|          |            add_ln31_fu_554            |    0    |    0    |    12   |
|          |            add_ln32_fu_578            |    0    |    0    |    12   |
|          |            add_ln39_fu_606            |    0    |    0    |    10   |
|          |            empty_59_fu_618            |    0    |    0    |    19   |
|          |           add_ln98_1_fu_641           |    0    |    0    |    15   |
|          |            add_ln98_fu_657            |    0    |    0    |    12   |
|          |            empty_60_fu_663            |    0    |    0    |    12   |
|          |            add_ln107_fu_682           |    0    |    0    |    71   |
|          |           add_ln107_3_fu_691          |    0    |    0    |    15   |
|          |            add_ln99_fu_717            |    0    |    0    |    12   |
|          |              tmp1_fu_723              |    0    |    0    |    12   |
|          |            empty_61_fu_733            |    0    |    0    |    15   |
|          |           add_ln107_4_fu_812          |    0    |    0    |    19   |
|          |            add_ln100_fu_832           |    0    |    0    |    12   |
|          |           add_ln103_1_fu_850          |    0    |    0    |    12   |
|          |            add_ln103_fu_860           |    0    |    0    |    15   |
|          |           add_ln107_1_fu_922          |    0    |    0    |    27   |
|          |           add_ln107_2_fu_931          |    0    |    0    |    71   |
|          |            empty_62_fu_972            |    0    |    0    |    16   |
|          |            add_ln54_fu_984            |    0    |    0    |    12   |
|    add   |            empty_63_fu_994            |    0    |    0    |    16   |
|          |            add_ln55_fu_1010           |    0    |    0    |    12   |
|          |            add_ln58_fu_1026           |    0    |    0    |    10   |
|          |            empty_64_fu_1032           |    0    |    0    |    12   |
|          |           add_ln67_1_fu_1062          |    0    |    0    |    14   |
|          |            add_ln59_fu_1082           |    0    |    0    |    10   |
|          |            add_ln63_fu_1088           |    0    |    0    |    12   |
|          |           add_ln67_7_fu_1110          |    0    |    0    |    15   |
|          |            add_ln66_fu_1130           |    0    |    0    |    12   |
|          |           add_ln67_4_fu_1139          |    0    |    0    |    64   |
|          |           add_ln67_3_fu_1144          |    0    |    0    |    64   |
|          |          add_ln124_4_fu_1185          |    0    |    0    |    16   |
|          |           add_ln121_fu_1201           |    0    |    0    |    12   |
|          |            empty_66_fu_1207           |    0    |    0    |    15   |
|          |          add_ln124_5_fu_1250          |    0    |    0    |    16   |
|          |           add_ln122_fu_1266           |    0    |    0    |    12   |
|          |           add_ln124_fu_1272           |    0    |    0    |    12   |
|          |          add_ln124_1_fu_1281          |    0    |    0    |    15   |
|          |          add_ln124_3_fu_1298          |    0    |    0    |    64   |
|          |          add_ln124_2_fu_1303          |    0    |    0    |    64   |
|          |            empty_68_fu_1343           |    0    |    0    |    16   |
|----------|---------------------------------------|---------|---------|---------|
|   fadd   |               grp_fu_526              |    2    |   227   |   214   |
|----------|---------------------------------------|---------|---------|---------|
|   fmul   |               grp_fu_531              |    3    |   128   |   135   |
|----------|---------------------------------------|---------|---------|---------|
|          |            icmp_ln31_fu_548           |    0    |    0    |    12   |
|          |            icmp_ln32_fu_572           |    0    |    0    |    12   |
|          |            icmp_ln39_fu_600           |    0    |    0    |    10   |
|          |            exitcond1_fu_612           |    0    |    0    |    19   |
|          |            icmp_ln98_fu_651           |    0    |    0    |    12   |
|          |            icmp_ln99_fu_711           |    0    |    0    |    12   |
|          |            icmp_ln52_fu_746           |    0    |    0    |    17   |
|          |           icmp_ln100_fu_826           |    0    |    0    |    12   |
|   icmp   |           icmp_ln52_1_fu_874          |    0    |    0    |    17   |
|          |            icmp_ln54_fu_978           |    0    |    0    |    12   |
|          |           icmp_ln55_fu_1004           |    0    |    0    |    12   |
|          |           icmp_ln58_fu_1020           |    0    |    0    |    10   |
|          |           icmp_ln59_fu_1076           |    0    |    0    |    10   |
|          |           icmp_ln66_fu_1124           |    0    |    0    |    12   |
|          |           icmp_ln121_fu_1195          |    0    |    0    |    12   |
|          |           icmp_ln122_fu_1260          |    0    |    0    |    12   |
|          |          exitcond6713_fu_1337         |    0    |    0    |    16   |
|----------|---------------------------------------|---------|---------|---------|
|    sub   |            sub_ln107_fu_802           |    0    |    0    |    27   |
|          |           sub_ln124_fu_1236           |    0    |    0    |    25   |
|----------|---------------------------------------|---------|---------|---------|
|    mul   |            mul_ln107_fu_672           |    1    |    0    |    6    |
|          |            mul_ln99_fu_701            |    0    |    0    |    40   |
|----------|---------------------------------------|---------|---------|---------|
|          |           select_ln51_fu_760          |    0    |    0    |    9    |
|  select  |            yClamped_fu_774            |    0    |    0    |    10   |
|          |          select_ln51_2_fu_894         |    0    |    0    |    9    |
|          |          select_ln51_3_fu_902         |    0    |    0    |    10   |
|----------|---------------------------------------|---------|---------|---------|
|    or    |             or_ln51_fu_768            |    0    |    0    |    2    |
|          |            or_ln51_1_fu_888           |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|
| addmuladd|              grp_fu_1354              |    1    |    0    |    0    |
|          |              grp_fu_1363              |    1    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |     output_ftmap_read_read_fu_182     |    0    |    0    |    0    |
|          | conv3_biases_0_0_val_read_read_fu_188 |    0    |    0    |    0    |
|          |     conv3_weights_read_read_fu_194    |    0    |    0    |    0    |
|   read   |      input_ftmap_read_read_fu_200     |    0    |    0    |    0    |
|          |      gmem_addr_4_read_read_fu_213     |    0    |    0    |    0    |
|          |      gmem_addr_5_read_read_fu_225     |    0    |    0    |    0    |
|          |       gmem_addr_read_read_fu_237      |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|  readreq |           grp_readreq_fu_206          |    0    |    0    |    0    |
|          |           grp_readreq_fu_218          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
| writeresp|          grp_writeresp_fu_230         |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   write  |        write_ln124_write_fu_243       |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |               tmp_fu_560              |    0    |    0    |    0    |
|          |             p_shl1_fu_584             |    0    |    0    |    0    |
|          |             shl_ln1_fu_633            |    0    |    0    |    0    |
|          |             shl_ln2_fu_782            |    0    |    0    |    0    |
|          |           shl_ln107_1_fu_790          |    0    |    0    |    0    |
|          |              tmp4_fu_838              |    0    |    0    |    0    |
|          |           shl_ln107_2_fu_910          |    0    |    0    |    0    |
|bitconcatenate|              tmp_3_fu_964             |    0    |    0    |    0    |
|          |            shl_ln3_fu_1042            |    0    |    0    |    0    |
|          |           shl_ln67_1_fu_1050          |    0    |    0    |    0    |
|          |           shl_ln67_2_fu_1098          |    0    |    0    |    0    |
|          |             tmp_1_fu_1177             |    0    |    0    |    0    |
|          |             shl_ln_fu_1212            |    0    |    0    |    0    |
|          |          shl_ln124_1_fu_1224          |    0    |    0    |    0    |
|          |          shl_ln124_2_fu_1286          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |            zext_ln32_fu_568           |    0    |    0    |    0    |
|          |            ti_cast17_fu_592           |    0    |    0    |    0    |
|          |            p_cast49_fu_624            |    0    |    0    |    0    |
|          |            zext_ln98_fu_647           |    0    |    0    |    0    |
|          |           zext_ln107_fu_668           |    0    |    0    |    0    |
|          |            zext_ln99_fu_678           |    0    |    0    |    0    |
|          |          zext_ln107_1_fu_687          |    0    |    0    |    0    |
|          |           zext_ln99_1_fu_697          |    0    |    0    |    0    |
|          |           zext_ln99_2_fu_707          |    0    |    0    |    0    |
|          |          zext_ln107_2_fu_808          |    0    |    0    |    0    |
|          |          zext_ln107_3_fu_817          |    0    |    0    |    0    |
|          |           zext_ln100_fu_822           |    0    |    0    |    0    |
|          |           zext_ln103_fu_846           |    0    |    0    |    0    |
|          |            ty_1_cast_fu_960           |    0    |    0    |    0    |
|          |            tx_1_cast_fu_990           |    0    |    0    |    0    |
|          |            p_cast54_fu_999            |    0    |    0    |    0    |
|          |           zext_ln58_fu_1016           |    0    |    0    |    0    |
|   zext   |           zext_ln67_fu_1038           |    0    |    0    |    0    |
|          |           zext_ln59_fu_1058           |    0    |    0    |    0    |
|          |          zext_ln67_1_fu_1068          |    0    |    0    |    0    |
|          |          zext_ln59_1_fu_1072          |    0    |    0    |    0    |
|          |          zext_ln67_3_fu_1094          |    0    |    0    |    0    |
|          |           zext_ln66_fu_1106           |    0    |    0    |    0    |
|          |          zext_ln67_6_fu_1116          |    0    |    0    |    0    |
|          |          zext_ln66_1_fu_1120          |    0    |    0    |    0    |
|          |          zext_ln67_4_fu_1136          |    0    |    0    |    0    |
|          |           zext_ln124_fu_1173          |    0    |    0    |    0    |
|          |           zext_ln121_fu_1191          |    0    |    0    |    0    |
|          |          zext_ln124_1_fu_1220         |    0    |    0    |    0    |
|          |          zext_ln124_2_fu_1232         |    0    |    0    |    0    |
|          |          zext_ln124_5_fu_1246         |    0    |    0    |    0    |
|          |          zext_ln124_6_fu_1255         |    0    |    0    |    0    |
|          |          zext_ln124_3_fu_1277         |    0    |    0    |    0    |
|          |          zext_ln124_4_fu_1294         |    0    |    0    |    0    |
|          |            p_cast50_fu_1349           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   trunc  |           trunc_ln41_fu_629           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |            tmp1_cast_fu_729           |    0    |    0    |    0    |
|          |           sext_ln107_fu_798           |    0    |    0    |    0    |
|          |           sext_ln103_fu_856           |    0    |    0    |    0    |
|          |          sext_ln107_2_fu_918          |    0    |    0    |    0    |
|   sext   |          sext_ln107_3_fu_927          |    0    |    0    |    0    |
|          |          sext_ln107_1_fu_946          |    0    |    0    |    0    |
|          |           sext_ln67_fu_1159           |    0    |    0    |    0    |
|          |           sext_ln122_fu_1242          |    0    |    0    |    0    |
|          |           sext_ln124_fu_1318          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |              tmp_2_fu_738             |    0    |    0    |    0    |
| bitselect|              tmp_4_fu_752             |    0    |    0    |    0    |
|          |              tmp_5_fu_866             |    0    |    0    |    0    |
|          |              tmp_6_fu_880             |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |            trunc_ln4_fu_936           |    0    |    0    |    0    |
|partselect|           trunc_ln5_fu_1149           |    0    |    0    |    0    |
|          |            trunc_ln_fu_1308           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |    8    |   355   |   1592  |
|----------|---------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|       add57_lcssa18_reg_447      |   32   |
|    add57_lcssa_lcssa19_reg_425   |   32   |
|        add_ln100_reg_1501        |    5   |
|        add_ln107_reg_1470        |   64   |
|        add_ln121_reg_1641        |    5   |
|        add_ln122_reg_1659        |    5   |
|       add_ln124_4_reg_1633       |    9   |
|         add_ln31_reg_1402        |    4   |
|         add_ln32_reg_1420        |    4   |
|         add_ln39_reg_1438        |    3   |
|         add_ln54_reg_1525        |    5   |
|         add_ln55_reg_1538        |    5   |
|         add_ln58_reg_1551        |    3   |
|         add_ln59_reg_1569        |    3   |
|         add_ln66_reg_1597        |    4   |
|        add_ln67_7_reg_1584       |    8   |
|        add_ln98_1_reg_1457       |    8   |
|         add_ln98_reg_1465        |    4   |
|         add_ln99_reg_1483        |    5   |
|           add_reg_1628           |   32   |
|      bitcast_ln124_reg_1681      |   32   |
|       bitcast_ln67_reg_1618      |   32   |
|            bx_reg_379            |    5   |
|            by_reg_368            |    5   |
|conv3_biases_0_0_val_read_reg_1384|   32   |
|    conv3_weights_read_reg_1389   |   64   |
|         empty_59_reg_1446        |   12   |
|         empty_62_reg_1517        |    9   |
|         empty_65_reg_481         |   32   |
|         empty_67_reg_515         |    9   |
|         empty_68_reg_1689        |    9   |
|           empty_reg_334          |   12   |
|     gmem_addr_4_read_reg_1512    |   32   |
|       gmem_addr_4_reg_1506       |   32   |
|     gmem_addr_5_read_reg_1608    |   32   |
|       gmem_addr_5_reg_1602       |   32   |
|      gmem_addr_read_reg_1676     |   32   |
|        gmem_addr_reg_1664        |   32   |
|  input_fm_buffer_addr_1_reg_1493 |   12   |
|  input_fm_buffer_addr_2_reg_1589 |   12   |
|   input_fm_buffer_load_reg_1613  |   32   |
|     input_ftmap_read_reg_1394    |   64   |
|            kx_reg_436            |    3   |
|            ky_reg_414            |    3   |
|         mul_ln99_reg_1475        |   12   |
|           mul_reg_1623           |   32   |
|           nin_1_reg_470          |    4   |
|            nin_reg_345           |    4   |
|output_fm_buffer_0_addr_1_reg_1651|    9   |
|output_fm_buffer_0_addr_2_reg_1530|    9   |
|output_fm_buffer_0_load_1_reg_1543|   32   |
| output_fm_buffer_0_load_reg_1671 |   32   |
|    output_ftmap_read_reg_1379    |   64   |
|          p_shl1_reg_1425         |    8   |
|         phi_mul46_reg_459        |    8   |
|          phi_mul_reg_356         |    8   |
|              reg_535             |   32   |
|        sext_ln122_reg_1646       |   64   |
|         shl_ln1_reg_1451         |    5   |
|        sub_ln107_reg_1488        |   20   |
|        ti_cast17_reg_1430        |    5   |
|            ti_reg_310            |    4   |
|            tj_reg_1372           |    4   |
|           tmp_reg_1407           |    8   |
|            tn_reg_322            |    3   |
|           tx_1_reg_402           |    5   |
|            tx_reg_504            |    5   |
|           ty_1_reg_390           |    5   |
|            ty_reg_493            |    5   |
|        zext_ln32_reg_1412        |   10   |
|        zext_ln66_reg_1579        |   12   |
|       zext_ln67_1_reg_1561       |   64   |
|       zext_ln67_3_reg_1574       |   12   |
|        zext_ln67_reg_1556        |    8   |
+----------------------------------+--------+
|               Total              |  1304  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_230 |  p0  |   3  |   1  |    3   |
|   grp_access_fu_259  |  p0  |   3  |  12  |   36   ||    14   |
|   grp_access_fu_259  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_280  |  p0  |   5  |   9  |   45   ||    26   |
|   grp_access_fu_280  |  p1  |   2  |  32  |   64   ||    9    |
|      ti_reg_310      |  p0  |   2  |   4  |    8   ||    9    |
|      tn_reg_322      |  p0  |   2  |   3  |    6   ||    9    |
|    phi_mul_reg_356   |  p0  |   2  |   8  |   16   ||    9    |
|     ty_1_reg_390     |  p0  |   2  |   5  |   10   ||    9    |
|     tx_1_reg_402     |  p0  |   2  |   5  |   10   ||    9    |
|      grp_fu_526      |  p0  |   4  |  32  |   128  ||    20   |
|      grp_fu_526      |  p1  |   3  |  32  |   96   ||    14   |
|      grp_fu_531      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_1354     |  p1  |   2  |   5  |   10   ||    9    |
|      grp_fu_1363     |  p0  |   2  |   4  |    8   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   568  ||  6.797  ||   164   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   355  |  1592  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   164  |
|  Register |    -   |    -   |  1304  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    6   |  1659  |  1756  |
+-----------+--------+--------+--------+--------+
