# This file contains the default configuration for the Xilinx U280 board
# for the use with half precision floating point values.
# To use this configuration file, call cmake with the parameter
#
#     cmake [...] -DHPCC_FPGA_CONFIG="path to this file"
#

set(USE_SVM No CACHE BOOL "" FORCE)
set(USE_HBM Yes CACHE BOOL "" FORCE)
set(FPGA_BOARD_NAME "xilinx_u280_xdma_201920_3" CACHE STRING "" FORCE)
set(XILINX_LINK_SETTINGS_FILE ${CMAKE_SOURCE_DIR}/settings/settings.link.xilinx.stream_kernels_single.hbm.generator.ini CACHE FILEPATH "" FORCE)
set(XILINX_COMPILE_SETTINGS_FILE ${CMAKE_SOURCE_DIR}/settings/settings.compile.xilinx.stream_kernels_single.hbm.ini CACHE FILEPATH "" FORCE)

# STREAM specific options
# Defaults to a total of ~12GB data
set(DEFAULT_ARRAY_LENGTH 1073741824 CACHE STRING "" FORCE)
set(VECTOR_COUNT 1 CACHE STRING "" FORCE)
set(GLOBAL_MEM_UNROLL 32 CACHE STRING "" FORCE)
set(NUM_REPLICATIONS 32 CACHE STRING "" FORCE)
set(DEVICE_BUFFER_SIZE 65536 CACHE STRING "" FORCE)

# Set the data type since optional vector types are used
set(DATA_TYPE half CACHE STRING "" FORCE)
set(HOST_DATA_TYPE cl_${DATA_TYPE} CACHE STRING "" FORCE)
if (VECTOR_COUNT GREATER 1)
    set(DEVICE_DATA_TYPE ${DATA_TYPE}${VECTOR_COUNT} CACHE STRING "" FORCE)
else()
    set(DEVICE_DATA_TYPE ${DATA_TYPE} CACHE STRING "" FORCE)
endif()
