#include "HybridSystem.h"

//test

using namespace std;

namespace HybridSim {

	HybridSystem::HybridSystem(uint id)
	{

		iniReader.read("../HybridSim/ini/hybridsim.ini");
		if (ENABLE_LOGGER)
			log.init();

		systemID = id;
		cout << "Creating DRAM" << endl;
		dram = DRAMSim::getMemorySystemInstance(0, dram_ini, sys_ini, "../HybridSim", "resultsfilename", (CACHE_PAGES * PAGE_SIZE) >> 20);
		cout << "Creating Flash" << endl;
#if FDSIM
		// Note: this old code is likely broken and should be removed on the next cleanup pass.
		flash = new FDSim::FlashDIMM(1,"ini/samsung_K9XXG08UXM.ini","ini/def_system.ini","../HybridSim","");
#elif NVDSIM
		//flash = new NVDSim::NVDIMM(1,flash_ini,"ini/def_system.ini","../HybridSim","");
		flash = NVDSim::getNVDIMMInstance(1,flash_ini,"ini/def_system.ini","../HybridSim","");
		cout << "Did NVDSIM" << endl;
#else
		// Note: this old code is likely broken and should be removed on the next cleanup pass.
		flash = DRAMSim::getMemorySystemInstance(1, dram_ini, sys_ini, "../HybridSim", "resultsfilename2", (TOTAL_PAGES * PAGE_SIZE) >> 20); 
#endif
		cout << "Done with creating memories" << endl;

		// Set up the callbacks for DRAM.
		typedef DRAMSim::Callback <HybridSystem, void, uint, uint64_t, uint64_t> dramsim_callback_t;
		DRAMSim::TransactionCompleteCB *read_cb = new dramsim_callback_t(this, &HybridSystem::DRAMReadCallback);
		DRAMSim::TransactionCompleteCB *write_cb = new dramsim_callback_t(this, &HybridSystem::DRAMWriteCallback);
		dram->RegisterCallbacks(read_cb, write_cb, NULL);

		// Set up the callbacks for DRAM.
#if FDSIM
		typedef FDSim::Callback <HybridSystem, void, uint, uint64_t, uint64_t> fdsim_callback_t;
		FDSim::Callback_t *f_read_cb = new fdsim_callback_t(this, &HybridSystem::FlashReadCallback);
		FDSim::Callback_t *f_write_cb = new fdsim_callback_t(this, &HybridSystem::FlashWriteCallback);
		flash->RegisterCallbacks(f_read_cb, f_write_cb);
#elif NVDSIM
		typedef NVDSim::Callback <HybridSystem, void, uint, uint64_t, uint64_t, bool> nvdsim_callback_t;
		NVDSim::Callback_t *nv_read_cb = new nvdsim_callback_t(this, &HybridSystem::FlashReadCallback);
		NVDSim::Callback_t *nv_write_cb = new nvdsim_callback_t(this, &HybridSystem::FlashWriteCallback);
		flash->RegisterCallbacks(nv_read_cb, NULL, nv_write_cb, NULL);
#else
		read_cb = new dramsim_callback_t(this, &HybridSystem::FlashReadCallback);
		write_cb = new dramsim_callback_t(this, &HybridSystem::FlashWriteCallback);
		flash->RegisterCallbacks(read_cb, write_cb, NULL);
#endif

		// Need to check the queue when we start.
		check_queue = true;

		// No delay to start with.
		delay_counter = 0;

		// No active transaction to start with.
		active_transaction_flag = false;

		// Call the restore cache state function.
		// If ENABLE_RESTORE is set, then this will fill the cache table.
		restoreCacheTable();


		// debug stuff to remove later
		pending_count = 0;
		max_dram_pending = 0;

		if (DEBUG_VICTIM) 
		{
			debug_victim.open("debug_victim.log", ios_base::out | ios_base::trunc);
			if (!debug_victim.is_open())
			{
				cout << "ERROR: HybridSim debug_victim file failed to open.\n";
				abort();
			}
		}

		if (DEBUG_NVDIMM_TRACE) 
		{
			debug_nvdimm_trace.open("nvdimm_trace.log", ios_base::out | ios_base::trunc);
			if (!debug_nvdimm_trace.is_open())
			{
				cout << "ERROR: HybridSim debug_nvdimm_trace file failed to open.\n";
				abort();
			}
		}
	}

	HybridSystem::~HybridSystem()
	{
		if (DEBUG_VICTIM)
			debug_victim.close();

		if (DEBUG_NVDIMM_TRACE)
			debug_nvdimm_trace.close();
	}

	// static allocator for the library interface
	HybridSystem *getMemorySystemInstance(uint id)
	{
		return new HybridSystem(id);
	}


	void HybridSystem::update()
	{
		// Process the transaction queue.
		// This will fill the dram_queue and flash_queue.

		if (dram_pending.size() > max_dram_pending)
			max_dram_pending = dram_pending.size();
		if (pending_sets.size() > pending_sets_max)
			pending_sets_max = pending_sets.size();
		if (pending_pages.size() > pending_pages_max)
			pending_pages_max = pending_pages.size();
		if (trans_queue.size() > trans_queue_max)
			trans_queue_max = trans_queue.size();

		// Log the queue length.
		bool idle = (trans_queue.size() == 0) && (pending_sets.size() == 0);
		bool flash_idle = (flash_queue.size() == 0) && (flash_pending.size() == 0);
		bool dram_idle = (dram_queue.size() == 0) && (dram_pending.size() == 0);
		if (ENABLE_LOGGER)
			log.access_update(trans_queue.size(), idle, flash_idle, dram_idle);


		// See if there are any transactions ready to be processed.
		if ((active_transaction_flag) && (delay_counter == 0))
		{
				ProcessTransaction(active_transaction);
				active_transaction_flag = false;
		}
		


		// Used to see if any work is done on this cycle.
		bool sent_transaction = false;


		list<DRAMSim::Transaction>::iterator it = trans_queue.begin();
		while((it != trans_queue.end()) && (pending_sets.size() < NUM_SETS) && (check_queue) && (delay_counter == 0))
		{
			// Compute the page address.
			uint64_t page_addr = PAGE_ADDRESS(ALIGN((*it).address));


			// Check to see if this pending set is open.
			if (pending_sets.count(SET_INDEX(page_addr)) == 0)
			{
				// Add to the pending 
				pending_pages.insert(page_addr);
				pending_sets[SET_INDEX(page_addr)] = 0;

				// Log the page access.
				if (ENABLE_LOGGER)
					log.access_page(page_addr);

				// Set this transaction as active and start the delay counter, which
				// simulates the SRAM cache tag lookup time.
				active_transaction = *it;
				active_transaction_flag = true;
				delay_counter = CONTROLLER_DELAY;
				sent_transaction = true;

				// Delete this item and skip to the next.
				it = trans_queue.erase(it);

				break;
			}
			else
			{
				// Log the set conflict.
				if (ENABLE_LOGGER)
					log.access_set_conflict(SET_INDEX(page_addr));

				// Skip to the next and do nothing else.
				// cout << "PAGE IN PENDING" << page_addr << "\n";
				++it;
				//it = trans_queue.end();
			}
		}

		// If there is nothing to do, wait until a new transaction arrives or a pending set is released.
		// Only set check_queue to false if the delay counter is 0. Otherwise, a transaction that arrives
		// while delay_counter is running might get missed and stuck in the queue.
		if ((sent_transaction == false) && (delay_counter == 0))
		{
			this->check_queue = false;
		}


		// Process DRAM transaction queue until it is empty or addTransaction returns false.
		// Note: This used to be a while, but was changed ot an if to only allow one
		// transaction to be sent to the DRAM per cycle.
		bool not_full = true;
		if (not_full && !dram_queue.empty())
		{
			DRAMSim::Transaction tmp = dram_queue.front();
			bool isWrite;
			if (tmp.transactionType == DATA_WRITE)
				isWrite = true;
			else
				isWrite = false;
			not_full = dram->addTransaction(isWrite, tmp.address);
			if (not_full)
			{
				dram_queue.pop_front();
				dram_pending_set.insert(tmp.address);
			}
		}

		// Process Flash transaction queue until it is empty or addTransaction returns false.
		// Note: This used to be a while, but was changed ot an if to only allow one
		// transaction to be sent to the flash per cycle.
		not_full = true;
		if (not_full && !flash_queue.empty())
		{
			bool isWrite;
#if FDSIM
			// put some code to deal with FDSim interactions here
			DRAMSim::Transaction t = flash_queue.front();
			FDSim::FlashTransaction ft = FDSim::FlashTransaction(static_cast<FDSim::TransactionType>(t.transactionType), t.address, t.data);
			not_full = flash->add(ft);
#elif NVDSIM
			// put some code to deal with NVDSim interactions here
			//cout << "adding a flash transaction" << endl;
			//DRAMSim::Transaction t = flash_queue.front();
			//NVDSim::FlashTransaction ft = NVDSim::FlashTransaction(static_cast<NVDSim::TransactionType>(t.transactionType), t.address, t.data);
			//cout << "the address sent to flash was " << t.address << endl;
			//not_full = flash->add(ft);
			DRAMSim::Transaction tmp = flash_queue.front();
			if (tmp.transactionType == DATA_WRITE)
				isWrite = true;
			else
				isWrite = false;
			not_full = flash->addTransaction(isWrite, tmp.address);
#else
			//not_full = flash->addTransaction(flash_queue.front());
			DRAMSim::Transaction tmp = flash_queue.front();
			if (tmp.transactionType == DATA_WRITE)
				isWrite = true;
			else
				isWrite = false;
			not_full = flash->addTransaction(isWrite, tmp.address);
#endif
			if (not_full)
			{
				flash_queue.pop_front();
				//cout << "popping front of flash queue" << endl;
				if (DEBUG_NVDIMM_TRACE)
				{
					debug_nvdimm_trace << currentClockCycle << " " << (isWrite ? 1 : 0) << " " << tmp.address << "\n";
					debug_nvdimm_trace.flush();
				}
			}
		}

		// Decrement the delay counter.
		if (delay_counter > 0)
		{
			delay_counter--;
		}


		// Update the logger.
		if (ENABLE_LOGGER)
			log.update();

		// Update the memories.
		dram->update();
		flash->update();

		// Increment the cycle count.
		step();
	}

	bool HybridSystem::addTransaction(bool isWrite, uint64_t addr)
	{
		DRAMSim::TransactionType type;
		if (isWrite)
		{
			type = DATA_WRITE;
		}
		else
		{
			type = DATA_READ;
		}
		DRAMSim::Transaction t = DRAMSim::Transaction(type, addr, NULL);
		return addTransaction(t);
	}

	bool HybridSystem::addTransaction(DRAMSim::Transaction &trans)
	{

		pending_count += 1;

		//cout << "enter HybridSystem::addTransaction\n";
		trans_queue.push_back(trans);
		//cout << "pushed\n";

		// Start the logging for this access.
		if (ENABLE_LOGGER)
			log.access_start(trans.address);

		// Restart queue checking.
		this->check_queue = true;

		return true; // TODO: Figure out when this could be false.
	}

	bool HybridSystem::WillAcceptTransaction()
	{
		// Always true for now since MARSS expects this.
		// Might change later.
		return true;
	}

	void HybridSystem::ProcessTransaction(DRAMSim::Transaction &trans)
	{
		uint64_t addr = ALIGN(trans.address);


		//	if (addr != trans.address)
		//	{
		//		cout << "Assertion fail: aligned address and oriignal address are different.\n";
		//		cout << "aligned=0x" << hex << addr << " orig=0x" << trans.address << "\n";
		//		abort();
		//	}

		if (DEBUG_CACHE)
			cout << "\n" << currentClockCycle << ": " << "Starting transaction for address " << addr << endl;


		if (addr >= (TOTAL_PAGES * PAGE_SIZE))
		{
			cout << "ERROR: Address out of bounds - orig:" << trans.address << " aligned:" << addr << "\n";
			abort();
		}

		// Compute the set number and tag
		uint64_t set_index = SET_INDEX(addr);
		uint64_t tag = TAG(addr);

		list<uint64_t> set_address_list;
		for (uint64_t i=0; i<SET_SIZE; i++)
		{
			uint64_t next_address = (i * NUM_SETS + set_index) * PAGE_SIZE;
			set_address_list.push_back(next_address);
		}

		bool hit = false;
		uint64_t cache_address = *(set_address_list.begin());
		uint64_t cur_address;
		cache_line cur_line;
		for (list<uint64_t>::iterator it = set_address_list.begin(); it != set_address_list.end(); ++it)
		{
			cur_address = *it;
			if (cache.count(cur_address) == 0)
			{
				// If i is not allocated yet, allocate it.
				cache[cur_address] = *(new cache_line());
			}

			cur_line = cache[cur_address];

			if (cur_line.valid && (cur_line.tag == tag))
			{
				hit = true;
				cache_address = cur_address;

				if (DEBUG_CACHE)
				{
					cout << currentClockCycle << ": " << "HIT: " << cur_address << " " << " " << cur_line.str() << 
						" (set: " << set_index << ")" << endl;
				}

				break;
			}

		}

		// Place access_process here and combine it with access_cache.
		// Tell the logger when the access is processed (used for timing the time in queue).
		if (ENABLE_LOGGER)
			log.access_process(trans.address, trans.transactionType == DATA_READ, hit);

		if (hit)
		{
			// Log the hit. 
			//log.access_cache(trans.address, true);

			// Issue operation to the DRAM.
			if (trans.transactionType == DATA_READ)
				CacheRead(trans.address, addr, cache_address);
			else if(trans.transactionType == DATA_WRITE)
				CacheWrite(trans.address, addr, cache_address);
		}

		if (!hit)
		{

			// Select a victim offset within the set (LRU)
			uint64_t victim = *(set_address_list.begin());
			uint64_t min_ts = (uint64_t) 18446744073709551615U; // Max uint64_t
			bool min_init = false;

			if (DEBUG_VICTIM)
			{
				debug_victim << "--------------------------------------------------------------------\n";
				debug_victim << currentClockCycle << ": new miss. time to pick the unlucky line.\n";
				debug_victim << "set: " << set_index << "\n";
				debug_victim << "new flash addr: 0x" << hex << addr << dec << "\n";
				debug_victim << "new tag: " << TAG(addr)<< "\n";
				debug_victim << "scanning set address list...\n\n";
			}

			uint64_t victim_counter = 0;
			uint64_t victim_set_offset = 0;
			for (list<uint64_t>::iterator it=set_address_list.begin(); it != set_address_list.end(); it++)
			{
				cur_address = *it;
				cur_line = cache[cur_address];

				if (DEBUG_VICTIM)
				{
					debug_victim << "cur_address= 0x" << hex << cur_address << dec << "\n";
					debug_victim << "cur_tag= " << cur_line.tag << "\n";
					debug_victim << "dirty= " << cur_line.dirty << "\n";
					debug_victim << "valid= " << cur_line.valid << "\n";
					debug_victim << "ts= " << cur_line.ts << "\n";
					debug_victim << "min_ts= " << min_ts << "\n\n";
				}

				if ((cur_line.ts < min_ts) || (!min_init))
				{
					victim = cur_address;	
					min_ts = cur_line.ts;
					min_init = true;

					victim_set_offset = victim_counter;
					if (DEBUG_VICTIM)
					{
						debug_victim << "FOUND NEW MINIMUM!\n\n";
					}
				}

				victim_counter++;
				
			}

			if (DEBUG_VICTIM)
			{
				debug_victim << "Victim in set_offset: " << victim_set_offset << "\n\n";
			}

			// Log the miss 
			//log.access_cache(trans.address, false);


			cache_address = victim;
			cur_line = cache[cache_address];

			// Log the victim, set, etc.
			// THIS MUST HAPPEN AFTER THE CUR_LINE IS SET TO THE VICTIM LINE.
			//uint64_t victim_flash_addr = (cur_line.tag * NUM_SETS + set_index) * PAGE_SIZE; 
			uint64_t victim_flash_addr = FLASH_ADDRESS(cur_line.tag, set_index);
			if (ENABLE_LOGGER)
				log.access_miss(PAGE_ADDRESS(addr), victim_flash_addr, set_index, victim, cur_line.dirty, cur_line.valid);

			if (DEBUG_CACHE)
			{
				cout << currentClockCycle << ": " << "MISS: victim is cache_address " << cache_address <<
						" (set: " << set_index << ")" << endl;
				cout << cur_line.str() << endl;
				cout << currentClockCycle << ": " << "The victim is dirty? " << cur_line.dirty << endl;
			}

			Pending p;
			p.orig_addr = trans.address;
			p.flash_addr = addr;
			p.cache_addr = cache_address;
			p.victim_tag = cur_line.tag;
			p.callback_sent = false;
			p.type = trans.transactionType;

			// Read the line that missed from the NVRAM.
			// This is started immediately to minimize the latency of the waiting user of HybridSim.
			LineRead(p);

			// If the cur_line is dirty, then do a victim writeback process (starting with VictimRead).
			if (cur_line.dirty)
			{
				VictimRead(p);
			}
		}
	}

	void HybridSystem::VictimRead(Pending p)
	{
		if (DEBUG_CACHE)
			cout << currentClockCycle << ": " << "Performing VICTIM_READ for (" << p.flash_addr << ", " << p.cache_addr << ")\n";

		// flash_addr is the original Flash address requested from the top level Transaction.
		// victim is the base address of the DRAM page to read.
		// victim_tag is the cache tag for the victim page (used to compute the victim's flash address).

		// Increment the pending set counter (this is used to ensure that the pending set entry isn't removed until both LineRead
		// and VictimRead (if needed) are completely done.
		pending_sets[SET_INDEX(p.flash_addr)] += 1;

#if SINGLE_WORD
		// Schedule a read from DRAM to get the line being evicted.
		DRAMSim::Transaction t = DRAMSim::Transaction(DATA_READ, p.cache_addr, NULL);
		dram_queue.push_back(t);
#else
		// Schedule reads for the entire page.
		p.init_wait();
		for(uint64_t i=0; i<PAGE_SIZE/BURST_SIZE; i++)
		{
			uint64_t addr = p.cache_addr + i*BURST_SIZE;
			p.insert_wait(addr);
			DRAMSim::Transaction t = DRAMSim::Transaction(DATA_READ, addr, NULL);
			dram_queue.push_back(t);
		}
#endif

		// Add a record in the DRAM's pending table.
		p.op = VICTIM_READ;
		assert(dram_pending.count(p.cache_addr) == 0);
		dram_pending[p.cache_addr] = p;
	}

	void HybridSystem::VictimReadFinish(uint64_t addr, Pending p)
	{
		if (DEBUG_CACHE)
		{
			cout << currentClockCycle << ": " << "VICTIM_READ callback for (" << p.flash_addr << ", " << p.cache_addr << ") offset="
				<< PAGE_OFFSET(addr) << " num_left=" << p.wait->size() << "\n";
		}

#if SINGLE_WORD
#else
		// Remove the read that just finished from the wait set.
		p.wait->erase(addr);

		if (!p.wait->empty())
		{
			// If not done with this line, then re-enter pending map.
			dram_pending[PAGE_ADDRESS(addr)] = p;
			dram_pending_set.erase(addr);
			return;
		}

		// The line has completed. Delete the wait set object and move on.
		p.delete_wait();
#endif

		// Decrement the pending set counter (this is used to ensure that the pending set entry isn't removed until both LineRead
		// and VictimRead (if needed) are completely done.
		uint64_t set_index = SET_INDEX(PAGE_ADDRESS(p.flash_addr));
		pending_sets[set_index] -= 1;

		if (DEBUG_CACHE)
		{
			cout << "The victim read to DRAM line " << PAGE_ADDRESS(addr) << " has completed.\n";
			cout << "pending_sets[" << set_index << "] = " << pending_sets[set_index] << "\n";
		}

		// If the pending_set counter is now 0, then we can go ahead and remove it.
		// This means that LINE_READ finished first and that the pending set was not removed
		// in the CacheReadFinish or CacheWriteFinish functions.
		if (pending_sets[set_index] == 0)
		{
			if (DEBUG_CACHE)
				cout << "ERASING PENDING SET IN VICTIM READ FINISH\n";

			int num = pending_pages.erase(PAGE_ADDRESS(p.flash_addr));
			int num2 = pending_sets.erase(set_index);
			if ((num != 1) || (num2 != 1))
			{
				cout << "pending_sets.erase() was called after VICTIM_READ and num was 0.\n";
				cout << "orig:" << p.orig_addr << " aligned:" << p.flash_addr << "\n\n";
				abort();
			}

			// Restart queue checking.
			this->check_queue = true;
			pending_count -= 1;
		}
			

		// Schedule a write to the flash to simulate the transfer
		VictimWrite(p);
	}

	void HybridSystem::VictimWrite(Pending p)
	{
		if (DEBUG_CACHE)
			cout << currentClockCycle << ": " << "Performing VICTIM_WRITE for (" << p.flash_addr << ", " << p.cache_addr << ")\n";

		// Compute victim flash address.
		// This is where the victim line is stored in the Flash address space.
		uint64_t victim_flash_addr = (p.victim_tag * NUM_SETS + SET_INDEX(p.flash_addr)) * PAGE_SIZE; 

#if SINGLE_WORD
		// Schedule a write to Flash to save the evicted line.
		DRAMSim::Transaction t = DRAMSim::Transaction(DATA_WRITE, victim_flash_addr, NULL);
		flash_queue.push_back(t);
#else
		// Schedule writes for the entire page.
		for(uint64_t i=0; i<PAGE_SIZE/FLASH_BURST_SIZE; i++)
		{
			DRAMSim::Transaction t = DRAMSim::Transaction(DATA_WRITE, victim_flash_addr + i*FLASH_BURST_SIZE, NULL);
			flash_queue.push_back(t);
		}
#endif

		// No pending event schedule necessary (might add later for debugging though).
	}

	void HybridSystem::LineRead(Pending p)
	{
		if (DEBUG_CACHE)
		{
			cout << currentClockCycle << ": " << "Performing LINE_READ for (" << p.flash_addr << ", " << p.cache_addr << ")\n";
			cout << "the page address was " << PAGE_ADDRESS(p.flash_addr) << endl;
		}

		uint64_t page_addr = PAGE_ADDRESS(p.flash_addr);


		// Increment the pending set counter (this is used to ensure that the pending set entry isn't removed until both LineRead
		// and VictimRead (if needed) are completely done.
		pending_sets[SET_INDEX(PAGE_ADDRESS(p.flash_addr))] += 1;
		

#if SINGLE_WORD
		// Schedule a read from Flash to get the new line 
		DRAMSim::Transaction t = DRAMSim::Transaction(DATA_READ, page_addr, NULL);
		flash_queue.push_back(t);
#else
		// Schedule reads for the entire page.
		p.init_wait();
		for(uint64_t i=0; i<PAGE_SIZE/FLASH_BURST_SIZE; i++)
		{
			uint64_t addr = page_addr + i*FLASH_BURST_SIZE;
			p.insert_wait(addr);
			DRAMSim::Transaction t = DRAMSim::Transaction(DATA_READ, addr, NULL);
			flash_queue.push_back(t);
		}
#endif

		// Add a record in the Flash's pending table.
		p.op = LINE_READ;
		flash_pending[page_addr] = p;
	}


	void HybridSystem::LineReadFinish(uint64_t addr, Pending p)
	{

		if (DEBUG_CACHE)
		{
			cout << currentClockCycle << ": " << "LINE_READ callback for (" << p.flash_addr << ", " << p.cache_addr << ") offset="
				<< PAGE_OFFSET(addr) << " num_left=" << p.wait->size() << "\n";
		}

#if SINGLE_WORD
#else
		// Remove the read that just finished from the wait set.
		p.wait->erase(addr);

		if (!p.wait->empty())
		{
			// If not done with this line, then re-enter pending map.
			flash_pending[PAGE_ADDRESS(addr)] = p;
			return;
		}

		// The line has completed. Delete the wait set object and move on.
		p.delete_wait();
#endif

		// Decrement the pending set counter (this is used to ensure that the pending set entry isn't removed until both LineRead
		// and VictimRead (if needed) are completely done.
		uint64_t set_index = SET_INDEX(PAGE_ADDRESS(p.flash_addr));
		pending_sets[set_index] -= 1;

		if (DEBUG_CACHE)
		{
			cout << "The line read to Flash line " << PAGE_ADDRESS(addr) << " has completed.\n";
			cout << "pending_sets[" << set_index << "] = " << pending_sets[set_index] << "\n";
		}


		// Update the cache state
		cache_line cur_line = cache[p.cache_addr];
		cur_line.tag = TAG(p.flash_addr);
		cur_line.dirty = false;
		cur_line.valid = true;
		cur_line.ts = currentClockCycle;
		cache[p.cache_addr] = cur_line;

		// Schedule LineWrite operation to store the line in DRAM.
		LineWrite(p);

		// Use the CacheReadFinish/CacheWriteFinish functions to mark the page dirty (DATA_WRITE only), perform
		// the callback to the requesting module, and remove this set from the pending sets to allow future
		// operations to this set to start.
		// Note: Only write operations are pending at this point, which will not interfere with future operations.
		if (p.type == DATA_READ)
			CacheReadFinish(p.cache_addr, p);
		else if(p.type == DATA_WRITE)
			CacheWriteFinish(p.orig_addr, p.flash_addr, p.cache_addr, p.callback_sent);
	}


	void HybridSystem::LineWrite(Pending p)
	{
		// After a LineRead from flash completes, the LineWrite stores the read line into the DRAM.

		if (DEBUG_CACHE)
			cout << currentClockCycle << ": " << "Performing LINE_WRITE for (" << p.flash_addr << ", " << p.cache_addr << ")\n";

#if SINGLE_WORD
		// Schedule a write to DRAM to simulate the write of the line that was read from Flash.
		DRAMSim::Transaction t = DRAMSim::Transaction(DATA_WRITE, p.cache_addr, NULL);
		dram_queue.push_back(t);
#else
		// Schedule writes for the entire page.
		for(uint64_t i=0; i<PAGE_SIZE/BURST_SIZE; i++)
		{
			DRAMSim::Transaction t = DRAMSim::Transaction(DATA_WRITE, p.cache_addr + i*BURST_SIZE, NULL);
			dram_queue.push_back(t);
		}
#endif

		// No pending event schedule necessary (might add later for debugging though).
	}


	void HybridSystem::CacheRead(uint64_t orig_addr, uint64_t flash_addr, uint64_t cache_addr)
	{
		if (DEBUG_CACHE)
			cout << currentClockCycle << ": " << "Performing CACHE_READ for (" << flash_addr << ", " << cache_addr << ")\n";

		// Compute the actual DRAM address of the data word we care about.
		uint64_t data_addr = cache_addr + PAGE_OFFSET(flash_addr);

		assert(cache_addr == PAGE_ADDRESS(data_addr));

		DRAMSim::Transaction t = DRAMSim::Transaction(DATA_READ, data_addr, NULL);
		dram_queue.push_back(t);

		// Update the cache state
		// This could be done here or in CacheReadFinish
		// It really doesn't matter (AFAICT) as long as it is consistent.
		cache_line cur_line = cache[cache_addr];
		cur_line.ts = currentClockCycle;
		cache[cache_addr] = cur_line;

		// Add a record in the DRAM's pending table.
		Pending p;
		p.op = CACHE_READ;
		p.orig_addr = orig_addr;
		p.flash_addr = flash_addr;
		p.cache_addr = cache_addr;
		p.callback_sent = false;
		p.type = DATA_READ;
		assert(dram_pending.count(cache_addr) == 0);
		dram_pending[cache_addr] = p;

		// Assertions for "this can't happen" situations.
		assert(dram_pending.count(PAGE_ADDRESS(data_addr)) != 0);
		assert(dram_pending.count(cache_addr) != 0);
	}

	void HybridSystem::CacheReadFinish(uint64_t addr, Pending p)
	{
		if (DEBUG_CACHE)
			cout << currentClockCycle << ": " << "CACHE_READ callback for (" << p.flash_addr << ", " << p.cache_addr << ")\n";

		// Read operation has completed, call the top level callback.
		// Only do this if it hasn't been sent already by the critical cache line first callback.
		if (!p.callback_sent)
			ReadDoneCallback(systemID, p.orig_addr, currentClockCycle);

		// Erase the page from the pending set.
		// Note: the if statement is needed to ensure that the VictimRead operation (if it was invoked as part of a cache miss)
		// is already complete. If not, the pending_set removal will be done in VictimReadFinish().
		uint64_t set_index = SET_INDEX(PAGE_ADDRESS(p.flash_addr));
		if (pending_sets[set_index] == 0)
		{
			int num = pending_pages.erase(PAGE_ADDRESS(p.flash_addr));
			int num2 = pending_sets.erase(set_index);
			if ((num != 1) || (num2 != 1))
			{
				cout << "pending_sets.erase() was called after CACHE_READ and num was 0.\n";
				cout << "orig:" << p.orig_addr << " aligned:" << p.flash_addr << "\n\n";
				abort();
			}

			// Restart queue checking.
			this->check_queue = true;
			pending_count -= 1;
		}
	}

	void HybridSystem::CacheWrite(uint64_t orig_addr, uint64_t flash_addr, uint64_t cache_addr)
	{
		if (DEBUG_CACHE)
			cout << currentClockCycle << ": " << "Performing CACHE_WRITE for (" << flash_addr << ", " << cache_addr << ")\n";

		// Compute the actual DRAM address of the data word we care about.
		uint64_t data_addr = cache_addr + PAGE_OFFSET(flash_addr);

		DRAMSim::Transaction t = DRAMSim::Transaction(DATA_WRITE, data_addr, NULL);
		dram_queue.push_back(t);

		// Finish the operation by updating cache state, doing the callback, and removing the pending set.
		// Note: This is only split up so the LineWrite operation can reuse the second half
		// of CacheWrite without actually issuing a new write.
		CacheWriteFinish(orig_addr, flash_addr, cache_addr, false);

	}

	void HybridSystem::CacheWriteFinish(uint64_t orig_addr, uint64_t flash_addr, uint64_t cache_addr, bool callback_sent)
	{
		// Update the cache state
		cache_line cur_line = cache[cache_addr];
		cur_line.dirty = true;
		cur_line.valid = true;
		cur_line.ts = currentClockCycle;
		cache[cache_addr] = cur_line;

		if (DEBUG_CACHE)
			cout << cur_line.str() << endl;

		// Call the top level callback.
		// This is done immediately rather than waiting for callback.
		// Only do this if it hasn't been sent already by the critical cache line first callback.
		if (!callback_sent)
			WriteDoneCallback(systemID, orig_addr, currentClockCycle);

		// Erase the page from the pending set.
		// Note: the if statement is needed to ensure that the VictimRead operation (if it was invoked as part of a cache miss)
		// is already complete. If not, the pending_set removal will be done in VictimReadFinish().
		uint64_t set_index = SET_INDEX(PAGE_ADDRESS(flash_addr));
		if (pending_sets[set_index] == 0)
		{
			int num = pending_pages.erase(PAGE_ADDRESS(flash_addr));
			int num2 = pending_sets.erase(set_index);
			if ((num != 1) || (num2 != 1))
			{
				cout << "pending_pages.erase() was called after CACHE_WRITE and num was 0.\n";
				cout << "orig:" << orig_addr << " aligned:" << flash_addr << "\n\n";
				abort();
			}

			// Restart queue checking.
			this->check_queue = true;
			pending_count -= 1;
		}
	}


	void HybridSystem::RegisterCallbacks( TransactionCompleteCB *readDone, TransactionCompleteCB *writeDone
			/*void (*reportPower)(double bgpower, double burstpower, double refreshpower, double actprepower)*/)
	{
		// Save the external callbacks.
		ReadDone = readDone;
		WriteDone = writeDone;

	}


	void HybridSystem::DRAMReadCallback(uint id, uint64_t addr, uint64_t cycle)
	{
		if (dram_pending.count(PAGE_ADDRESS(addr)) != 0)
		{
			// Get the pending object for this transaction.
			Pending p = dram_pending[PAGE_ADDRESS(addr)];

			// Remove this pending object from dram_pending
			dram_pending.erase(PAGE_ADDRESS(addr));
			assert(dram_pending.count(PAGE_ADDRESS(addr)) == 0);

			if (p.op == VICTIM_READ)
			{
				VictimReadFinish(addr, p);
			}
			else if (p.op == CACHE_READ)
			{
				CacheReadFinish(addr, p);
			}
			else
			{
				ERROR("DRAMReadCallback received an invalid op.");
				abort();
			}
		}
		else
		{
			ERROR("DRAMReadCallback received an address not in the pending set.");

			// DEBUG CODE (remove this later)
			cout << "dram_pending.size() = " << dram_pending.size() << "\n";
			for (unordered_map<uint64_t, Pending>::iterator it = dram_pending.begin(); it != dram_pending.end(); it++)
			{
				cout << (*it).first << " ";
			}


			cout << "\n\ndram_queue.size() = " << dram_queue.size() << "\n";

			cout << "\n\ndram_pending_set.size() = " << dram_pending_set.size() << "\n";
			for (set<uint64_t>::iterator it = dram_pending_set.begin(); it != dram_pending_set.end(); it++)
			{
				cout << (*it) << " ";
			}
			cout << "\n\n" << "addr= " << addr << endl;
			cout << "PAGE_ADDRESS(addr)= " << PAGE_ADDRESS(addr) << "\n";
			cout << "max_dram_pending= " << max_dram_pending << "\n";

			dram_bad_address.push_back(addr);

			// end debug code



			abort();
		}

		// Erase from the pending set AFTER everything else (so I can see if failed values are in the pending set).
		dram_pending_set.erase(addr);
	}

	void HybridSystem::DRAMWriteCallback(uint id, uint64_t addr, uint64_t cycle)
	{
		// Nothing to do (it doesn't matter when the DRAM write finishes for the cache controller, as long as it happens).
		dram_pending_set.erase(addr);
	}

	void HybridSystem::DRAMPowerCallback(double a, double b, double c, double d)
	{
		printf("power callback: %0.3f, %0.3f, %0.3f, %0.3f\n",a,b,c,d);
	}

	void HybridSystem::FlashReadCallback(uint id, uint64_t addr, uint64_t cycle, bool unmapped)
	{
		//cout << flash_pending.count(PAGE_ADDRESS(addr)) << endl;
		if (flash_pending.count(PAGE_ADDRESS(addr)) != 0)
		{
			// Get the pending object.
			Pending p = flash_pending[PAGE_ADDRESS(addr)];

			// Remove this pending object from flash_pending
			flash_pending.erase(PAGE_ADDRESS(addr));

			if (p.op == LINE_READ)
			{
				LineReadFinish(addr, p);
			}
			else
			{
				ERROR("FlashReadCallback received an invalid op.");
				abort();
			}
		}
		else
		{
			ERROR("FlashReadCallback received an address not in the pending set.");
			abort();
		}
	}

	void HybridSystem::FlashCriticalLineCallback(uint id, uint64_t addr, uint64_t cycle, bool unmapped)
	{
		// This function is called to implement critical line first for reads.
		// This allows HybridSim to tell the external user it can make progress as soon as the data
		// it is waiting for is back in the memory controller.

		if (flash_pending.count(PAGE_ADDRESS(addr)) != 0)
		{
			// Get the pending object.
			Pending p = flash_pending[PAGE_ADDRESS(addr)];

			// Note: DO NOT REMOVE THIS FROM THE PENDING SET.


			if (p.op == LINE_READ)
			{
				if (p.callback_sent)
				{
					ERROR("FlashCriticalLineCallback called twice on the same pending item.");
					abort();
				}
					
				// Make the callback and mark it as being called.
				if (p.type == DATA_READ)
					ReadDoneCallback(systemID, p.orig_addr, currentClockCycle);
				else if(p.type == DATA_WRITE)
					WriteDoneCallback(systemID, p.orig_addr, currentClockCycle);

				// Mark the pending item's callback as being sent so it isn't sent again later.
				p.callback_sent = true;

				flash_pending[PAGE_ADDRESS(addr)] = p;
			}
			else
			{
				ERROR("FlashCriticalLineCallback received an invalid op.");
				abort();
			}
		}
		else
		{
			ERROR("FlashCriticalLineCallback received an address not in the pending set.");
			abort();
		}

	}

	void HybridSystem::FlashWriteCallback(uint id, uint64_t addr, uint64_t cycle, bool unmapped)
	{
		// Nothing to do (it doesn't matter when the flash write finishes for the cache controller, as long as it happens).

		if (DEBUG_CACHE)
			cout << "The write to Flash line " << PAGE_ADDRESS(addr) << " has completed.\n";
	}



	void HybridSystem::ReadDoneCallback(uint sysID, uint64_t orig_addr, uint64_t cycle)
	{
		if (ReadDone != NULL)
		{
			// Call the callback.
			(*ReadDone)(sysID, orig_addr, cycle);
		}

		// Finish the logging for this access.
		if (ENABLE_LOGGER)
			log.access_stop(orig_addr);
	}


	void HybridSystem::WriteDoneCallback(uint sysID, uint64_t orig_addr, uint64_t cycle)
	{
		if (WriteDone != NULL)
		{
			// Call the callback.
			(*WriteDone)(sysID, orig_addr, cycle);
		}

		// Finish the logging for this access.
		if (ENABLE_LOGGER)
			log.access_stop(orig_addr);
	}

	void HybridSystem::reportPower()
	{
#if NVDSIM
		flash->saveStats();
#endif
	}



	string HybridSystem::SetOutputFileName(string tracefilename) { return ""; }

	void HybridSystem::printLogfile()
	{
		// Save the cache table if necessary.
		saveCacheTable();

		// Print out the log file.
		if (ENABLE_LOGGER)
			log.print();
			flash->saveStats();
	}

	list<uint64_t> HybridSystem::get_valid_pages()
	{
		//cout << "IN get_valid_pages()\n";
		list<uint64_t> valid_pages;

		unordered_map<uint64_t, cache_line>::iterator it;
		for (it = cache.begin(); it != cache.end(); ++it)
		{
			uint64_t addr = (*it).first;
			cache_line line = (*it).second;

			//cout << addr << " : " << line.str() << "\n";

			if (line.valid)
			{
				valid_pages.push_back(addr);
			}
		}

		return valid_pages;
	}


	void HybridSystem::restoreCacheTable()
	{
		if (ENABLE_RESTORE)
		{
			cout << "PERFORMING RESTORE OF CACHE TABLE!!!\n";

			ifstream inFile;
			inFile.open("../HybridSim/"+HYBRIDSIM_RESTORE_FILE);
			if (!inFile.is_open())
			{
				cout << "ERROR: Failed to load HybridSim's state restore file: " << HYBRIDSIM_RESTORE_FILE << "\n";
				abort();
			}

			uint64_t tmp;

			// Read the parameters and confirm that they are the same as the current HybridSystem instance.
			inFile >> tmp;
			if (tmp != PAGE_SIZE)
			{
				cout << "ERROR: Attempted to restore state and PAGE_SIZE does not match in restore file and ini file."  << "\n";
				abort();
			}
			inFile >> tmp;
			if (tmp != SET_SIZE)
			{
				cout << "ERROR: Attempted to restore state and SET_SIZE does not match in restore file and ini file."  << "\n";
				abort();
			}
			inFile >> tmp;
			if (tmp != CACHE_PAGES)
			{
				cout << "ERROR: Attempted to restore state and CACHE_PAGES does not match in restore file and ini file."  << "\n";
				abort();
			}
			inFile >> tmp;
			if (tmp != TOTAL_PAGES)
			{
				cout << "ERROR: Attempted to restore state and TOTAL_PAGES does not match in restore file and ini file."  << "\n";
				abort();
			}
				
			// Read the cache table.
			while(inFile.good())
			{
				uint64_t cache_addr;
				cache_line line;

				// Get the cache line data from the file.
				inFile >> cache_addr;
				inFile >> line.valid;
				inFile >> line.dirty;
				inFile >> line.tag;
				inFile >> line.data;
				inFile >> line.ts;

				// Put this in the cache.
				cache[cache_addr] = line;
			}
		

			inFile.close();

			flash->loadNVState(NVDIMM_RESTORE_FILE);
		}
	}

	void HybridSystem::saveCacheTable()
	{
		if (ENABLE_SAVE)
		{
			ofstream savefile;
			savefile.open("../HybridSim/"+HYBRIDSIM_SAVE_FILE, ios_base::out | ios_base::trunc);
			if (!savefile.is_open())
			{
				cout << "ERROR: Failed to load HybridSim's state save file: " << HYBRIDSIM_SAVE_FILE << "\n";
				abort();
			}
			cout << "PERFORMING SAVE OF CACHE TABLE!!!\n";

			savefile << PAGE_SIZE << " " << SET_SIZE << " " << CACHE_PAGES << " " << TOTAL_PAGES << "\n";

			for (uint64_t i=0; i < CACHE_PAGES; i++)
			{
				uint64_t cache_addr= i * PAGE_SIZE;

				if (cache.count(cache_addr) == 0)
					// Skip to next page if this cache_line entry is not in the cache table.
					continue;

				// Get the line entry.
				cache_line line = cache[cache_addr];

				if (!line.valid)
					// If the line isn't valid, then don't need to save it.
					continue;
				
				savefile << cache_addr << " " << line.valid << " " << line.dirty << " " << line.tag << " " << line.data << " " << line.ts << "\n";
			}

			savefile.close();

			flash->saveNVState(NVDIMM_SAVE_FILE);
		}
	}

	// TODO: probably need to change these computations to work on a finer granularity than pages
	uint64_t HybridSystem::get_hit()
	{
		list<uint64_t> valid_pages = get_valid_pages();

		if (valid_pages.size() == 0)
		{
			cout << "valid pages list is empty.\n";
			abort();
		}

		// Pick an element number to grab.
		int size = valid_pages.size();
		int x = rand() % size;

		int i = 0;
		list<uint64_t>::iterator it2 = valid_pages.begin();
		while((i != x) && (it2 != valid_pages.end()))
		{
			i++;
			it2++;
		}

		uint64_t cache_addr = (*it2);

		// Compute flash address
		cache_line c = cache[cache_addr];
		uint64_t ret_addr = (c.tag * NUM_SETS + SET_INDEX(cache_addr)) * PAGE_SIZE;

		// Check assertion.
		if (!is_hit(ret_addr))
		{
			cout << "get_hit generated a non-hit!!\n";
			abort();
		}

		return ret_addr;
	}

	// TODO: probably need to change these computations to work on a finer granularity than pages
	bool HybridSystem::is_hit(uint64_t address)
	{
		uint64_t addr = ALIGN(address);

		if (addr >= (TOTAL_PAGES * PAGE_SIZE))
		{
			cout << "ERROR: Address out of bounds" << endl;
			abort();
		}

		// Compute the set number and tag
		uint64_t set_index = SET_INDEX(addr);
		uint64_t tag = TAG(addr);

		//cout << "set address list: ";
		list<uint64_t> set_address_list;
		for (uint64_t i=0; i<SET_SIZE; i++)
		{
			uint64_t next_address = (i * NUM_SETS + set_index) * PAGE_SIZE;
			set_address_list.push_back(next_address);
			//cout << next_address << " ";
		}
		//cout << "\n";

		bool hit = false;
		uint64_t cache_address;
		uint64_t cur_address;
		cache_line cur_line;
		for (list<uint64_t>::iterator it = set_address_list.begin(); it != set_address_list.end(); ++it)
		{
			cur_address = *it;
			if (cache.count(cur_address) == 0)
			{
				// If i is not allocated yet, allocate it.
				cache[cur_address] = *(new cache_line());
			}

			cur_line = cache[cur_address];

			if (cur_line.valid && (cur_line.tag == tag))
			{
				//		cout << "HIT!!!\n";
				hit = true;
				cache_address = cur_address;
				break;
			}
		}

		return hit;

	}

} // Namespace HybridSim
