|vga_interface_demo
CLK => CLK.IN1
RSTn => RSTn.IN1
VSYNC_Sig <= vga_interface:U3.VSYNC_Sig
HSYNC_Sig <= vga_interface:U3.HSYNC_Sig
Red_Sig <= vga_interface:U3.Red_Sig
Blue_Sig <= vga_interface:U3.Blue_Sig
Green_Sig <= vga_interface:U3.Green_Sig


|vga_interface_demo|pll_module:u1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|vga_interface_demo|pll_module:u1|altpll:altpll_component
inclk[0] => pll_module_altpll:auto_generated.inclk[0]
inclk[1] => pll_module_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|vga_interface_demo|pll_module:u1|altpll:altpll_component|pll_module_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|vga_interface_demo|greenman_rom_module:U2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|vga_interface_demo|greenman_rom_module:U2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fu91:auto_generated.address_a[0]
address_a[1] => altsyncram_fu91:auto_generated.address_a[1]
address_a[2] => altsyncram_fu91:auto_generated.address_a[2]
address_a[3] => altsyncram_fu91:auto_generated.address_a[3]
address_a[4] => altsyncram_fu91:auto_generated.address_a[4]
address_a[5] => altsyncram_fu91:auto_generated.address_a[5]
address_a[6] => altsyncram_fu91:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fu91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fu91:auto_generated.q_a[0]
q_a[1] <= altsyncram_fu91:auto_generated.q_a[1]
q_a[2] <= altsyncram_fu91:auto_generated.q_a[2]
q_a[3] <= altsyncram_fu91:auto_generated.q_a[3]
q_a[4] <= altsyncram_fu91:auto_generated.q_a[4]
q_a[5] <= altsyncram_fu91:auto_generated.q_a[5]
q_a[6] <= altsyncram_fu91:auto_generated.q_a[6]
q_a[7] <= altsyncram_fu91:auto_generated.q_a[7]
q_a[8] <= altsyncram_fu91:auto_generated.q_a[8]
q_a[9] <= altsyncram_fu91:auto_generated.q_a[9]
q_a[10] <= altsyncram_fu91:auto_generated.q_a[10]
q_a[11] <= altsyncram_fu91:auto_generated.q_a[11]
q_a[12] <= altsyncram_fu91:auto_generated.q_a[12]
q_a[13] <= altsyncram_fu91:auto_generated.q_a[13]
q_a[14] <= altsyncram_fu91:auto_generated.q_a[14]
q_a[15] <= altsyncram_fu91:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_interface_demo|greenman_rom_module:U2|altsyncram:altsyncram_component|altsyncram_fu91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|vga_interface_demo|vga_interface:U3
RSTn => RSTn.IN3
Write_En_Sig => Write_En_Sig.IN1
Write_Addr_Sig[0] => Write_Addr_Sig[0].IN1
Write_Addr_Sig[1] => Write_Addr_Sig[1].IN1
Write_Addr_Sig[2] => Write_Addr_Sig[2].IN1
Write_Addr_Sig[3] => Write_Addr_Sig[3].IN1
Write_Data[0] => Write_Data[0].IN1
Write_Data[1] => Write_Data[1].IN1
Write_Data[2] => Write_Data[2].IN1
Write_Data[3] => Write_Data[3].IN1
Write_Data[4] => Write_Data[4].IN1
Write_Data[5] => Write_Data[5].IN1
Write_Data[6] => Write_Data[6].IN1
Write_Data[7] => Write_Data[7].IN1
Write_Data[8] => Write_Data[8].IN1
Write_Data[9] => Write_Data[9].IN1
Write_Data[10] => Write_Data[10].IN1
Write_Data[11] => Write_Data[11].IN1
Write_Data[12] => Write_Data[12].IN1
Write_Data[13] => Write_Data[13].IN1
Write_Data[14] => Write_Data[14].IN1
Write_Data[15] => Write_Data[15].IN1
VGA_CLK => VGA_CLK.IN3
VSYNC_Sig <= sync_module:U1.VSYNC_Sig
HSYNC_Sig <= sync_module:U1.HSYNC_Sig
Red_Sig <= vga_control_module:U2.Red_Sig
Green_Sig <= vga_control_module:U2.Green_Sig
Blue_Sig <= vga_control_module:U2.Blue_Sig


|vga_interface_demo|vga_interface:U3|sync_module:U1
CLK => isReady.CLK
CLK => Count_V[0].CLK
CLK => Count_V[1].CLK
CLK => Count_V[2].CLK
CLK => Count_V[3].CLK
CLK => Count_V[4].CLK
CLK => Count_V[5].CLK
CLK => Count_V[6].CLK
CLK => Count_V[7].CLK
CLK => Count_V[8].CLK
CLK => Count_V[9].CLK
CLK => Count_V[10].CLK
CLK => Count_H[0].CLK
CLK => Count_H[1].CLK
CLK => Count_H[2].CLK
CLK => Count_H[3].CLK
CLK => Count_H[4].CLK
CLK => Count_H[5].CLK
CLK => Count_H[6].CLK
CLK => Count_H[7].CLK
CLK => Count_H[8].CLK
CLK => Count_H[9].CLK
CLK => Count_H[10].CLK
RSTn => Count_H[0].ACLR
RSTn => Count_H[1].ACLR
RSTn => Count_H[2].ACLR
RSTn => Count_H[3].ACLR
RSTn => Count_H[4].ACLR
RSTn => Count_H[5].ACLR
RSTn => Count_H[6].ACLR
RSTn => Count_H[7].ACLR
RSTn => Count_H[8].ACLR
RSTn => Count_H[9].ACLR
RSTn => Count_H[10].ACLR
RSTn => isReady.ACLR
RSTn => Count_V[0].ACLR
RSTn => Count_V[1].ACLR
RSTn => Count_V[2].ACLR
RSTn => Count_V[3].ACLR
RSTn => Count_V[4].ACLR
RSTn => Count_V[5].ACLR
RSTn => Count_V[6].ACLR
RSTn => Count_V[7].ACLR
RSTn => Count_V[8].ACLR
RSTn => Count_V[9].ACLR
RSTn => Count_V[10].ACLR
VSYNC_Sig <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
HSYNC_Sig <= LessThan5.DB_MAX_OUTPUT_PORT_TYPE
Ready_Sig <= isReady.DB_MAX_OUTPUT_PORT_TYPE
Column_Addr_Sig[0] <= Column_Addr_Sig.DB_MAX_OUTPUT_PORT_TYPE
Column_Addr_Sig[1] <= Column_Addr_Sig.DB_MAX_OUTPUT_PORT_TYPE
Column_Addr_Sig[2] <= Column_Addr_Sig.DB_MAX_OUTPUT_PORT_TYPE
Column_Addr_Sig[3] <= Column_Addr_Sig.DB_MAX_OUTPUT_PORT_TYPE
Column_Addr_Sig[4] <= Column_Addr_Sig.DB_MAX_OUTPUT_PORT_TYPE
Column_Addr_Sig[5] <= Column_Addr_Sig.DB_MAX_OUTPUT_PORT_TYPE
Column_Addr_Sig[6] <= Column_Addr_Sig.DB_MAX_OUTPUT_PORT_TYPE
Column_Addr_Sig[7] <= Column_Addr_Sig.DB_MAX_OUTPUT_PORT_TYPE
Column_Addr_Sig[8] <= Column_Addr_Sig.DB_MAX_OUTPUT_PORT_TYPE
Column_Addr_Sig[9] <= Column_Addr_Sig.DB_MAX_OUTPUT_PORT_TYPE
Column_Addr_Sig[10] <= Column_Addr_Sig.DB_MAX_OUTPUT_PORT_TYPE
Row_Addr_Sig[0] <= Row_Addr_Sig.DB_MAX_OUTPUT_PORT_TYPE
Row_Addr_Sig[1] <= Row_Addr_Sig.DB_MAX_OUTPUT_PORT_TYPE
Row_Addr_Sig[2] <= Row_Addr_Sig.DB_MAX_OUTPUT_PORT_TYPE
Row_Addr_Sig[3] <= Row_Addr_Sig.DB_MAX_OUTPUT_PORT_TYPE
Row_Addr_Sig[4] <= Row_Addr_Sig.DB_MAX_OUTPUT_PORT_TYPE
Row_Addr_Sig[5] <= Row_Addr_Sig.DB_MAX_OUTPUT_PORT_TYPE
Row_Addr_Sig[6] <= Row_Addr_Sig.DB_MAX_OUTPUT_PORT_TYPE
Row_Addr_Sig[7] <= Row_Addr_Sig.DB_MAX_OUTPUT_PORT_TYPE
Row_Addr_Sig[8] <= Row_Addr_Sig.DB_MAX_OUTPUT_PORT_TYPE
Row_Addr_Sig[9] <= Row_Addr_Sig.DB_MAX_OUTPUT_PORT_TYPE
Row_Addr_Sig[10] <= Row_Addr_Sig.DB_MAX_OUTPUT_PORT_TYPE


|vga_interface_demo|vga_interface:U3|vga_control_module:U2
CLK => isSize.CLK
CLK => n[0].CLK
CLK => n[1].CLK
CLK => n[2].CLK
CLK => n[3].CLK
CLK => m[0].CLK
CLK => m[1].CLK
CLK => m[2].CLK
CLK => m[3].CLK
RSTn => m[0].ACLR
RSTn => m[1].ACLR
RSTn => m[2].ACLR
RSTn => m[3].ACLR
RSTn => n[0].ACLR
RSTn => n[1].ACLR
RSTn => n[2].ACLR
RSTn => n[3].ACLR
RSTn => isSize.ACLR
Ready_Sig => always0.IN1
Ready_Sig => always1.IN1
Ready_Sig => Red_Sig.IN1
Column_Addr_Sig[0] => LessThan2.IN22
Column_Addr_Sig[0] => LessThan3.IN22
Column_Addr_Sig[0] => Add1.IN10
Column_Addr_Sig[1] => LessThan2.IN21
Column_Addr_Sig[1] => LessThan3.IN21
Column_Addr_Sig[1] => Add1.IN9
Column_Addr_Sig[2] => LessThan2.IN20
Column_Addr_Sig[2] => LessThan3.IN20
Column_Addr_Sig[2] => Add1.IN8
Column_Addr_Sig[3] => LessThan2.IN19
Column_Addr_Sig[3] => LessThan3.IN19
Column_Addr_Sig[3] => Add1.IN7
Column_Addr_Sig[4] => LessThan2.IN18
Column_Addr_Sig[4] => LessThan3.IN18
Column_Addr_Sig[4] => Add1.IN6
Column_Addr_Sig[5] => LessThan2.IN17
Column_Addr_Sig[5] => LessThan3.IN17
Column_Addr_Sig[6] => LessThan2.IN16
Column_Addr_Sig[6] => LessThan3.IN16
Column_Addr_Sig[7] => LessThan2.IN15
Column_Addr_Sig[7] => LessThan3.IN15
Column_Addr_Sig[8] => LessThan2.IN14
Column_Addr_Sig[8] => LessThan3.IN14
Column_Addr_Sig[9] => LessThan2.IN13
Column_Addr_Sig[9] => LessThan3.IN13
Column_Addr_Sig[10] => LessThan2.IN12
Column_Addr_Sig[10] => LessThan3.IN12
Row_Addr_Sig[0] => LessThan0.IN22
Row_Addr_Sig[0] => LessThan1.IN22
Row_Addr_Sig[0] => m.DATAB
Row_Addr_Sig[1] => LessThan0.IN21
Row_Addr_Sig[1] => LessThan1.IN21
Row_Addr_Sig[1] => Add0.IN8
Row_Addr_Sig[2] => LessThan0.IN20
Row_Addr_Sig[2] => LessThan1.IN20
Row_Addr_Sig[2] => Add0.IN7
Row_Addr_Sig[3] => LessThan0.IN19
Row_Addr_Sig[3] => LessThan1.IN19
Row_Addr_Sig[3] => Add0.IN6
Row_Addr_Sig[4] => LessThan0.IN18
Row_Addr_Sig[4] => LessThan1.IN18
Row_Addr_Sig[4] => Add0.IN5
Row_Addr_Sig[5] => LessThan0.IN17
Row_Addr_Sig[5] => LessThan1.IN17
Row_Addr_Sig[6] => LessThan0.IN16
Row_Addr_Sig[6] => LessThan1.IN16
Row_Addr_Sig[7] => LessThan0.IN15
Row_Addr_Sig[7] => LessThan1.IN15
Row_Addr_Sig[8] => LessThan0.IN14
Row_Addr_Sig[8] => LessThan1.IN14
Row_Addr_Sig[9] => LessThan0.IN13
Row_Addr_Sig[9] => LessThan1.IN13
Row_Addr_Sig[10] => LessThan0.IN12
Row_Addr_Sig[10] => LessThan1.IN12
Ram_Data[0] => Mux0.IN4
Ram_Data[1] => Mux0.IN5
Ram_Data[2] => Mux0.IN6
Ram_Data[3] => Mux0.IN7
Ram_Data[4] => Mux0.IN8
Ram_Data[5] => Mux0.IN9
Ram_Data[6] => Mux0.IN10
Ram_Data[7] => Mux0.IN11
Ram_Data[8] => Mux0.IN12
Ram_Data[9] => Mux0.IN13
Ram_Data[10] => Mux0.IN14
Ram_Data[11] => Mux0.IN15
Ram_Data[12] => Mux0.IN16
Ram_Data[13] => Mux0.IN17
Ram_Data[14] => Mux0.IN18
Ram_Data[15] => Mux0.IN19
Ram_Addr[0] <= m[0].DB_MAX_OUTPUT_PORT_TYPE
Ram_Addr[1] <= m[1].DB_MAX_OUTPUT_PORT_TYPE
Ram_Addr[2] <= m[2].DB_MAX_OUTPUT_PORT_TYPE
Ram_Addr[3] <= m[3].DB_MAX_OUTPUT_PORT_TYPE
Red_Sig <= Red_Sig.DB_MAX_OUTPUT_PORT_TYPE
Green_Sig <= Green_Sig.DB_MAX_OUTPUT_PORT_TYPE
Blue_Sig <= Blue_Sig.DB_MAX_OUTPUT_PORT_TYPE


|vga_interface_demo|vga_interface:U3|ram_module:U3
CLK => RAM.we_a.CLK
CLK => RAM.waddr_a[3].CLK
CLK => RAM.waddr_a[2].CLK
CLK => RAM.waddr_a[1].CLK
CLK => RAM.waddr_a[0].CLK
CLK => RAM.data_a[15].CLK
CLK => RAM.data_a[14].CLK
CLK => RAM.data_a[13].CLK
CLK => RAM.data_a[12].CLK
CLK => RAM.data_a[11].CLK
CLK => RAM.data_a[10].CLK
CLK => RAM.data_a[9].CLK
CLK => RAM.data_a[8].CLK
CLK => RAM.data_a[7].CLK
CLK => RAM.data_a[6].CLK
CLK => RAM.data_a[5].CLK
CLK => RAM.data_a[4].CLK
CLK => RAM.data_a[3].CLK
CLK => RAM.data_a[2].CLK
CLK => RAM.data_a[1].CLK
CLK => RAM.data_a[0].CLK
CLK => rData[0].CLK
CLK => rData[1].CLK
CLK => rData[2].CLK
CLK => rData[3].CLK
CLK => rData[4].CLK
CLK => rData[5].CLK
CLK => rData[6].CLK
CLK => rData[7].CLK
CLK => rData[8].CLK
CLK => rData[9].CLK
CLK => rData[10].CLK
CLK => rData[11].CLK
CLK => rData[12].CLK
CLK => rData[13].CLK
CLK => rData[14].CLK
CLK => rData[15].CLK
CLK => RAM.CLK0
RSTn => comb.IN0
RSTn => rData[0].ACLR
RSTn => rData[1].ACLR
RSTn => rData[2].ACLR
RSTn => rData[3].ACLR
RSTn => rData[4].ACLR
RSTn => rData[5].ACLR
RSTn => rData[6].ACLR
RSTn => rData[7].ACLR
RSTn => rData[8].ACLR
RSTn => rData[9].ACLR
RSTn => rData[10].ACLR
RSTn => rData[11].ACLR
RSTn => rData[12].ACLR
RSTn => rData[13].ACLR
RSTn => rData[14].ACLR
RSTn => rData[15].ACLR
Write_En_Sig => comb.IN1
Write_En_Sig => rData[0].ENA
Write_En_Sig => rData[15].ENA
Write_En_Sig => rData[14].ENA
Write_En_Sig => rData[13].ENA
Write_En_Sig => rData[12].ENA
Write_En_Sig => rData[11].ENA
Write_En_Sig => rData[10].ENA
Write_En_Sig => rData[9].ENA
Write_En_Sig => rData[8].ENA
Write_En_Sig => rData[7].ENA
Write_En_Sig => rData[6].ENA
Write_En_Sig => rData[5].ENA
Write_En_Sig => rData[4].ENA
Write_En_Sig => rData[3].ENA
Write_En_Sig => rData[2].ENA
Write_En_Sig => rData[1].ENA
Write_Addr_Sig[0] => RAM.waddr_a[0].DATAIN
Write_Addr_Sig[0] => RAM.WADDR
Write_Addr_Sig[1] => RAM.waddr_a[1].DATAIN
Write_Addr_Sig[1] => RAM.WADDR1
Write_Addr_Sig[2] => RAM.waddr_a[2].DATAIN
Write_Addr_Sig[2] => RAM.WADDR2
Write_Addr_Sig[3] => RAM.waddr_a[3].DATAIN
Write_Addr_Sig[3] => RAM.WADDR3
Write_Data[0] => RAM.data_a[0].DATAIN
Write_Data[0] => RAM.DATAIN
Write_Data[1] => RAM.data_a[1].DATAIN
Write_Data[1] => RAM.DATAIN1
Write_Data[2] => RAM.data_a[2].DATAIN
Write_Data[2] => RAM.DATAIN2
Write_Data[3] => RAM.data_a[3].DATAIN
Write_Data[3] => RAM.DATAIN3
Write_Data[4] => RAM.data_a[4].DATAIN
Write_Data[4] => RAM.DATAIN4
Write_Data[5] => RAM.data_a[5].DATAIN
Write_Data[5] => RAM.DATAIN5
Write_Data[6] => RAM.data_a[6].DATAIN
Write_Data[6] => RAM.DATAIN6
Write_Data[7] => RAM.data_a[7].DATAIN
Write_Data[7] => RAM.DATAIN7
Write_Data[8] => RAM.data_a[8].DATAIN
Write_Data[8] => RAM.DATAIN8
Write_Data[9] => RAM.data_a[9].DATAIN
Write_Data[9] => RAM.DATAIN9
Write_Data[10] => RAM.data_a[10].DATAIN
Write_Data[10] => RAM.DATAIN10
Write_Data[11] => RAM.data_a[11].DATAIN
Write_Data[11] => RAM.DATAIN11
Write_Data[12] => RAM.data_a[12].DATAIN
Write_Data[12] => RAM.DATAIN12
Write_Data[13] => RAM.data_a[13].DATAIN
Write_Data[13] => RAM.DATAIN13
Write_Data[14] => RAM.data_a[14].DATAIN
Write_Data[14] => RAM.DATAIN14
Write_Data[15] => RAM.data_a[15].DATAIN
Write_Data[15] => RAM.DATAIN15
Read_Addr_Sig[0] => RAM.RADDR
Read_Addr_Sig[1] => RAM.RADDR1
Read_Addr_Sig[2] => RAM.RADDR2
Read_Addr_Sig[3] => RAM.RADDR3
Read_Data[0] <= rData[0].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[1] <= rData[1].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[2] <= rData[2].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[3] <= rData[3].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[4] <= rData[4].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[5] <= rData[5].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[6] <= rData[6].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[7] <= rData[7].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[8] <= rData[8].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[9] <= rData[9].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[10] <= rData[10].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[11] <= rData[11].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[12] <= rData[12].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[13] <= rData[13].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[14] <= rData[14].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[15] <= rData[15].DB_MAX_OUTPUT_PORT_TYPE


