#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000025594f8e8f0 .scope module, "testbench" "testbench" 2 4;
 .timescale -9 -11;
v0000025594f050c0_0 .var "clk", 0 0;
v0000025594f05d40_0 .net "out", 0 0, L_0000025594f07b40;  1 drivers
v0000025594f06240_0 .var "signal", 0 0;
v0000025594f06420_0 .net "xout", 0 0, L_0000025594f074b0;  1 drivers
S_0000025594f8ea80 .scope module, "DFF" "DFlipFlop_m" 2 20, 3 3 0, S_0000025594f8e8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "E";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "OUT";
    .port_info 3 /OUTPUT 1 "XOUT";
L_0000025594eab310 .functor NOT 1, v0000025594f050c0_0, C4<0>, C4<0>, C4<0>;
v0000025594f04ee0_0 .net "D", 0 0, v0000025594f06240_0;  1 drivers
v0000025594f061a0_0 .net "E", 0 0, v0000025594f050c0_0;  1 drivers
v0000025594f052a0_0 .net "OUT", 0 0, L_0000025594f07b40;  alias, 1 drivers
v0000025594f04b20_0 .net "XOUT", 0 0, L_0000025594f074b0;  alias, 1 drivers
v0000025594f048a0_0 .net "masterE", 0 0, L_0000025594eab310;  1 drivers
v0000025594f05200_0 .net "masterOut", 0 0, L_0000025594eaaeb0;  1 drivers
S_0000025594f8ec10 .scope module, "Master" "DLatch_m" 3 19, 4 3 0, S_0000025594f8ea80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "E";
    .port_info 2 /OUTPUT 1 "OUT";
    .port_info 3 /OUTPUT 1 "XOUT";
L_0000025594eaaf90 .functor AND 1, v0000025594f06240_0, L_0000025594eab310, C4<1>, C4<1>;
L_0000025594eab3f0 .functor NOT 1, v0000025594f06240_0, C4<0>, C4<0>, C4<0>;
L_0000025594eab0e0 .functor AND 1, L_0000025594eab3f0, L_0000025594eab310, C4<1>, C4<1>;
v0000025594eac3a0_0 .net "D", 0 0, v0000025594f06240_0;  alias, 1 drivers
v0000025594eac080_0 .net "E", 0 0, L_0000025594eab310;  alias, 1 drivers
v0000025594eab860_0 .net "OUT", 0 0, L_0000025594eaaeb0;  alias, 1 drivers
v0000025594eabea0_0 .net "XOUT", 0 0, L_0000025594eaadd0;  1 drivers
v0000025594eabf40_0 .net *"_ivl_2", 0 0, L_0000025594eab3f0;  1 drivers
v0000025594eabfe0_0 .net "srLatchR", 0 0, L_0000025594eab0e0;  1 drivers
v0000025594eac120_0 .net "srLatchS", 0 0, L_0000025594eaaf90;  1 drivers
S_0000025594eb6310 .scope module, "SRLatch" "SRLatch_m" 4 20, 5 1 0, S_0000025594f8ec10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "R";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 1 "OUT";
    .port_info 3 /OUTPUT 1 "XOUT";
L_0000025594eab150 .functor NOT 1, L_0000025594eab0e0, C4<0>, C4<0>, C4<0>;
L_0000025594eab460 .functor OR 1, L_0000025594eaaf90, L_0000025594eaaeb0, C4<0>, C4<0>;
L_0000025594eaaeb0 .functor AND 1, L_0000025594eab150, L_0000025594eab460, C4<1>, C4<1>;
L_0000025594eab230 .functor NOT 1, L_0000025594eaaf90, C4<0>, C4<0>, C4<0>;
L_0000025594eab4d0 .functor OR 1, L_0000025594eab0e0, L_0000025594eaadd0, C4<0>, C4<0>;
L_0000025594eaadd0 .functor AND 1, L_0000025594eab230, L_0000025594eab4d0, C4<1>, C4<1>;
v0000025594eac580_0 .net "OUT", 0 0, L_0000025594eaaeb0;  alias, 1 drivers
v0000025594eab680_0 .net "R", 0 0, L_0000025594eab0e0;  alias, 1 drivers
v0000025594eac4e0_0 .net "S", 0 0, L_0000025594eaaf90;  alias, 1 drivers
v0000025594eab7c0_0 .net "XOUT", 0 0, L_0000025594eaadd0;  alias, 1 drivers
v0000025594eab900_0 .net *"_ivl_0", 0 0, L_0000025594eab150;  1 drivers
v0000025594eab9a0_0 .net *"_ivl_3", 0 0, L_0000025594eab460;  1 drivers
v0000025594eaba40_0 .net *"_ivl_6", 0 0, L_0000025594eab230;  1 drivers
v0000025594eabe00_0 .net *"_ivl_9", 0 0, L_0000025594eab4d0;  1 drivers
S_0000025594eb4d80 .scope module, "Slave" "DLatch_m" 3 20, 4 3 0, S_0000025594f8ea80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "E";
    .port_info 2 /OUTPUT 1 "OUT";
    .port_info 3 /OUTPUT 1 "XOUT";
L_0000025594eaae40 .functor AND 1, L_0000025594eaaeb0, v0000025594f050c0_0, C4<1>, C4<1>;
L_0000025594f07d00 .functor NOT 1, L_0000025594eaaeb0, C4<0>, C4<0>, C4<0>;
L_0000025594f07210 .functor AND 1, L_0000025594f07d00, v0000025594f050c0_0, C4<1>, C4<1>;
v0000025594f06100_0 .net "D", 0 0, L_0000025594eaaeb0;  alias, 1 drivers
v0000025594f04da0_0 .net "E", 0 0, v0000025594f050c0_0;  alias, 1 drivers
v0000025594f06560_0 .net "OUT", 0 0, L_0000025594f07b40;  alias, 1 drivers
v0000025594f04e40_0 .net "XOUT", 0 0, L_0000025594f074b0;  alias, 1 drivers
v0000025594f05520_0 .net *"_ivl_2", 0 0, L_0000025594f07d00;  1 drivers
v0000025594f05700_0 .net "srLatchR", 0 0, L_0000025594f07210;  1 drivers
v0000025594f06740_0 .net "srLatchS", 0 0, L_0000025594eaae40;  1 drivers
S_0000025594eb64a0 .scope module, "SRLatch" "SRLatch_m" 4 20, 5 1 0, S_0000025594eb4d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "R";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 1 "OUT";
    .port_info 3 /OUTPUT 1 "XOUT";
L_0000025594f07f30 .functor NOT 1, L_0000025594f07210, C4<0>, C4<0>, C4<0>;
L_0000025594f07e50 .functor OR 1, L_0000025594eaae40, L_0000025594f07b40, C4<0>, C4<0>;
L_0000025594f07b40 .functor AND 1, L_0000025594f07f30, L_0000025594f07e50, C4<1>, C4<1>;
L_0000025594f07280 .functor NOT 1, L_0000025594eaae40, C4<0>, C4<0>, C4<0>;
L_0000025594f07520 .functor OR 1, L_0000025594f07210, L_0000025594f074b0, C4<0>, C4<0>;
L_0000025594f074b0 .functor AND 1, L_0000025594f07280, L_0000025594f07520, C4<1>, C4<1>;
v0000025594eac440_0 .net "OUT", 0 0, L_0000025594f07b40;  alias, 1 drivers
v0000025594eac1c0_0 .net "R", 0 0, L_0000025594f07210;  alias, 1 drivers
v0000025594eac300_0 .net "S", 0 0, L_0000025594eaae40;  alias, 1 drivers
v0000025594f05160_0 .net "XOUT", 0 0, L_0000025594f074b0;  alias, 1 drivers
v0000025594f05de0_0 .net *"_ivl_0", 0 0, L_0000025594f07f30;  1 drivers
v0000025594f06060_0 .net *"_ivl_3", 0 0, L_0000025594f07e50;  1 drivers
v0000025594f055c0_0 .net *"_ivl_6", 0 0, L_0000025594f07280;  1 drivers
v0000025594f06380_0 .net *"_ivl_9", 0 0, L_0000025594f07520;  1 drivers
    .scope S_0000025594f8e8f0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025594f050c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025594f06240_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000025594f8e8f0;
T_1 ;
    %delay 100, 0;
    %load/vec4 v0000025594f050c0_0;
    %inv;
    %store/vec4 v0000025594f050c0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000025594f8e8f0;
T_2 ;
    %delay 314, 0;
    %load/vec4 v0000025594f06240_0;
    %inv;
    %store/vec4 v0000025594f06240_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000025594f8e8f0;
T_3 ;
    %vpi_call 2 24 "$dumpvars" {0 0 0};
    %vpi_call 2 25 "$display", "Testing..." {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "lab00_testbench.vl";
    "./lab00_DFF.vl";
    "./lab00_DLatch.vl";
    "./lab00_SRLatch.vl";
