Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/16.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off elab_4 -c elab_4 --vector_source="C:/Users/123/YandexDisk/9 Egorov/vesna/elab_4/Waveform.vwf" --testbench_file="C:/Users/123/YandexDisk/9 Egorov/vesna/elab_4/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Copyright (C) 2016  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue May 07 20:15:53 2019
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off elab_4 -c elab_4 --vector_source="C:/Users/123/YandexDisk/9 Egorov/vesna/elab_4/Waveform.vwf" --testbench_file="C:/Users/123/YandexDisk/9 Egorov/vesna/elab_4/simulation/qsim/Waveform.vwf.vt"
Info (119006): Selected device 5CSEMA5F31C6 for design "elab_4"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/123/YandexDisk/9 Egorov/vesna/elab_4/simulation/qsim/" elab_4 -c elab_4

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Copyright (C) 2016  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue May 07 20:15:55 2019
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/123/YandexDisk/9 Egorov/vesna/elab_4/simulation/qsim/" elab_4 -c elab_4
Info (119006): Selected device 5CSEMA5F31C6 for design "elab_4"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file elab_4.vo in folder "C:/Users/123/YandexDisk/9 Egorov/vesna/elab_4/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4731 megabytes
    Info: Processing ended: Tue May 07 20:15:56 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/123/YandexDisk/9 Egorov/vesna/elab_4/simulation/qsim/elab_4.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/16.1/modelsim_ase/win32aloem//vsim -c -do elab_4.do

Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do elab_4.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:57 on May 07,2019
# vlog -work work elab_4.vo 
# -- Compiling module elab_4
# 
# Top level modules:
# 	elab_4
# End time: 20:15:57 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:57 on May 07,2019
# vlog -work work Waveform.vwf.vt 
# -- Compiling module elab_4_vlg_vec_tst
# 
# Top level modules:
# 	elab_4_vlg_vec_tst
# End time: 20:15:57 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.elab_4_vlg_vec_tst 
# Start time: 20:15:57 on May 07,2019
# Loading work.elab_4_vlg_vec_tst
# Loading work.elab_4
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3016) elab_4.vo(1618): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /elab_4_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3015) elab_4.vo(1618): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /elab_4_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3015) elab_4.vo(1618): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /elab_4_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3015) elab_4.vo(1618): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /elab_4_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3015) elab_4.vo(1618): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /elab_4_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3015) elab_4.vo(1618): [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /elab_4_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3015) elab_4.vo(1618): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /elab_4_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /elab_4_vlg_vec_tst/i1/\Mult0~8 // File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /elab_4_vlg_vec_tst/i1/\Mult0~8 // File: nofile
# after#25
# ** Note: $finish    : Waveform.vwf.vt(51)
#    Time: 1 us  Iteration: 0  Instance: /elab_4_vlg_vec_tst
# End time: 20:15:58 on May 07,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 9

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/123/YandexDisk/9 Egorov/vesna/elab_4/Waveform.vwf...

Reading C:/Users/123/YandexDisk/9 Egorov/vesna/elab_4/simulation/qsim/elab_4.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/123/YandexDisk/9 Egorov/vesna/elab_4/simulation/qsim/elab_4_20190507201558.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.