#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "E:\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\iverilog\lib\ivl\va_math.vpi";
S_0000018e89622870 .scope module, "MIPS_Testbench" "MIPS_Testbench" 2 14;
 .timescale 0 0;
v0000018e896e3840_0 .var "clk", 0 0;
v0000018e896e3660_0 .var/i "cycle_count", 31 0;
v0000018e896e35c0_0 .var "reset", 0 0;
S_0000018e89622a00 .scope task, "print_cycle_info" "print_cycle_info" 2 55, 2 55 0, S_0000018e89622870;
 .timescale 0 0;
TD_MIPS_Testbench.print_cycle_info ;
    %vpi_call 2 57 "$display", "\012=== Cycle %0d ===", v0000018e896e3660_0 {0 0 0};
    %vpi_call 2 58 "$display", "PC: %h (%0d)", v0000018e896e11f0_0, v0000018e896e11f0_0 {0 0 0};
    %load/vec4 v0000018e896e1d30_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %vpi_call 2 79 "$display", "Instruction: Unknown" {0 0 0};
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v0000018e896e1d30_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %vpi_call 2 71 "$display", "Instruction: Unknown R-type" {0 0 0};
    %jmp T_0.16;
T_0.8 ;
    %vpi_call 2 64 "$display", "Instruction: ADD" {0 0 0};
    %jmp T_0.16;
T_0.9 ;
    %vpi_call 2 65 "$display", "Instruction: SUB" {0 0 0};
    %jmp T_0.16;
T_0.10 ;
    %vpi_call 2 66 "$display", "Instruction: AND" {0 0 0};
    %jmp T_0.16;
T_0.11 ;
    %vpi_call 2 67 "$display", "Instruction: OR" {0 0 0};
    %jmp T_0.16;
T_0.12 ;
    %vpi_call 2 68 "$display", "Instruction: SLT" {0 0 0};
    %jmp T_0.16;
T_0.13 ;
    %vpi_call 2 69 "$display", "Instruction: MULT" {0 0 0};
    %jmp T_0.16;
T_0.14 ;
    %vpi_call 2 70 "$display", "Instruction: DIV" {0 0 0};
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0.7;
T_0.1 ;
    %vpi_call 2 74 "$display", "Instruction: ADDI" {0 0 0};
    %jmp T_0.7;
T_0.2 ;
    %vpi_call 2 75 "$display", "Instruction: LW" {0 0 0};
    %jmp T_0.7;
T_0.3 ;
    %vpi_call 2 76 "$display", "Instruction: SW" {0 0 0};
    %jmp T_0.7;
T_0.4 ;
    %vpi_call 2 77 "$display", "Instruction: BEQ" {0 0 0};
    %jmp T_0.7;
T_0.5 ;
    %vpi_call 2 78 "$display", "Instruction: J" {0 0 0};
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %vpi_call 2 82 "$display", "Hex: %h", v0000018e896e1d30_0 {0 0 0};
    %vpi_call 2 85 "$display", "ALU Result: %h (%0d)", v0000018e896e15b0_0, v0000018e896e15b0_0 {0 0 0};
    %vpi_call 2 86 "$display", "Zero Flag: %b", v0000018e896e3520_0 {0 0 0};
    %load/vec4 v0000018e896e1830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.17, 8;
    %vpi_call 2 90 "$display", "REG WRITE: R%0d <= %h (%0d)", v0000018e896e2300_0, v0000018e896e28a0_0, v0000018e896e28a0_0 {0 0 0};
T_0.17 ;
    %load/vec4 v0000018e896e02f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.19, 8;
    %vpi_call 2 98 "$display", "MEM WRITE: [%h] <= %h (%0d)", v0000018e896e15b0_0, v0000018e896e1790_0, v0000018e896e1790_0 {0 0 0};
    %jmp T_0.20;
T_0.19 ;
    %load/vec4 v0000018e896e16f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.21, 8;
    %vpi_call 2 104 "$display", "MEM READ: [%h] => %h (%0d)", v0000018e896e15b0_0, v0000018e896e0cf0_0, v0000018e896e0cf0_0 {0 0 0};
T_0.21 ;
T_0.20 ;
    %load/vec4 v0000018e896e1d30_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.25, 4;
    %load/vec4 v0000018e896e1d30_0;
    %parti/s 6, 0, 2;
    %cmpi/e 24, 0, 6;
    %flag_get/vec4 4;
    %jmp/1 T_0.26, 4;
    %load/vec4 v0000018e896e1d30_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 26, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_0.26;
    %and;
T_0.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.23, 8;
    %vpi_call 2 114 "$display", "HI: %h (%0d)", v0000018e896e0c50_0, v0000018e896e0c50_0 {0 0 0};
    %vpi_call 2 115 "$display", "LO: %h (%0d)", v0000018e896e1010_0, v0000018e896e1010_0 {0 0 0};
T_0.23 ;
    %end;
S_0000018e89620170 .scope task, "print_register_status" "print_register_status" 2 127, 2 127 0, S_0000018e89622870;
 .timescale 0 0;
TD_MIPS_Testbench.print_register_status ;
    %vpi_call 2 129 "$display", "\012--- Register Dump (Cycle %0d) ---", v0000018e896e3660_0 {0 0 0};
    %vpi_call 2 130 "$display", "$zero (R0): %h (%0d)", &A<v0000018e896e0570, 0>, &A<v0000018e896e0570, 0> {0 0 0};
    %vpi_call 2 131 "$display", "$t0 (R8): %h (%0d)", &A<v0000018e896e0570, 8>, &A<v0000018e896e0570, 8> {0 0 0};
    %vpi_call 2 132 "$display", "$t1 (R9): %h (%0d)", &A<v0000018e896e0570, 9>, &A<v0000018e896e0570, 9> {0 0 0};
    %vpi_call 2 133 "$display", "$t2 (R10): %h (%0d)", &A<v0000018e896e0570, 10>, &A<v0000018e896e0570, 10> {0 0 0};
    %vpi_call 2 134 "$display", "$t3 (R11): %h (%0d)", &A<v0000018e896e0570, 11>, &A<v0000018e896e0570, 11> {0 0 0};
    %vpi_call 2 135 "$display", "$t4 (R12): %h (%0d)", &A<v0000018e896e0570, 12>, &A<v0000018e896e0570, 12> {0 0 0};
    %vpi_call 2 136 "$display", "$sp (R29): %h (%0d)", &A<v0000018e896e0570, 29>, &A<v0000018e896e0570, 29> {0 0 0};
    %vpi_call 2 137 "$display", "$ra (R31): %h (%0d)", &A<v0000018e896e0570, 31>, &A<v0000018e896e0570, 31> {0 0 0};
    %end;
S_0000018e89620300 .scope module, "processor" "MIPS_Processor" 2 21, 3 1 0, S_0000018e89622870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0000018e89643f40 .functor AND 1, v0000018e89658930_0, v0000018e89659150_0, C4<1>, C4<1>;
v0000018e896e1470_0 .net "ALUControl", 2 0, v0000018e89657cb0_0;  1 drivers
v0000018e896e15b0_0 .net "ALUResult", 31 0, v0000018e89658bb0_0;  1 drivers
v0000018e896e06b0_0 .net "ALUSrc", 0 0, v0000018e89657e90_0;  1 drivers
v0000018e896e0bb0_0 .net "Branch", 0 0, v0000018e89658930_0;  1 drivers
v0000018e896e0c50_0 .var "HI", 31 0;
v0000018e896e1330_0 .net "HI_LO_Result", 31 0, L_0000018e8973f910;  1 drivers
v0000018e896e1d30_0 .net "Instruction", 31 0, L_0000018e89643e60;  1 drivers
v0000018e896e04d0_0 .net "Jump", 0 0, v0000018e896584d0_0;  1 drivers
v0000018e896e0250_0 .net "JumpAddr", 31 0, L_0000018e897404f0;  1 drivers
v0000018e896e1010_0 .var "LO", 31 0;
v0000018e896e16f0_0 .net "MemRead", 0 0, v0000018e89657530_0;  1 drivers
v0000018e896e0cf0_0 .net "MemReadData", 31 0, L_0000018e896e2440;  1 drivers
v0000018e896e02f0_0 .net "MemWrite", 0 0, v0000018e89658f70_0;  1 drivers
v0000018e896e1bf0_0 .net "MemtoReg", 1 0, v0000018e896591f0_0;  1 drivers
v0000018e896e0390_0 .net "MultResult", 63 0, v0000018e89657b70_0;  1 drivers
v0000018e896e1150_0 .net "NextPC", 31 0, L_0000018e8973ef10;  1 drivers
v0000018e896e11f0_0 .net "PC", 31 0, v0000018e8969ca50_0;  1 drivers
v0000018e896e1970_0 .net "PCBranch", 31 0, L_0000018e8973ed30;  1 drivers
v0000018e896e1510_0 .net "PCPlus4", 31 0, L_0000018e89740770;  1 drivers
v0000018e896e0890_0 .net "PCSrc", 0 0, L_0000018e89643f40;  1 drivers
v0000018e896e1650_0 .net "ReadData1", 31 0, L_0000018e896e3d40;  1 drivers
v0000018e896e1790_0 .net "ReadData2", 31 0, L_0000018e896e33e0;  1 drivers
v0000018e896e0930_0 .net "RegDst", 0 0, v0000018e89659290_0;  1 drivers
v0000018e896e1830_0 .net "RegWrite", 0 0, v0000018e89657d50_0;  1 drivers
v0000018e896e2120_0 .net "SignImm", 31 0, L_0000018e896e32a0;  1 drivers
v0000018e896e2c60_0 .net "SrcB", 31 0, L_0000018e896e3340;  1 drivers
v0000018e896e28a0_0 .net "WriteData", 31 0, L_0000018e8973f870;  1 drivers
v0000018e896e2300_0 .net "WriteReg", 4 0, L_0000018e896e2a80;  1 drivers
v0000018e896e3520_0 .net "Zero", 0 0, v0000018e89659150_0;  1 drivers
v0000018e896e3160_0 .net *"_ivl_22", 29 0, L_0000018e89740090;  1 drivers
L_0000018e896e4558 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018e896e3b60_0 .net *"_ivl_24", 1 0, L_0000018e896e4558;  1 drivers
v0000018e896e26c0_0 .net *"_ivl_29", 3 0, L_0000018e89740270;  1 drivers
v0000018e896e37a0_0 .net *"_ivl_31", 25 0, L_0000018e8973edd0;  1 drivers
L_0000018e896e45a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018e896e23a0_0 .net/2u *"_ivl_32", 1 0, L_0000018e896e45a0;  1 drivers
v0000018e896e2f80_0 .net *"_ivl_39", 5 0, L_0000018e8973fff0;  1 drivers
L_0000018e896e45e8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0000018e896e3700_0 .net/2u *"_ivl_40", 5 0, L_0000018e896e45e8;  1 drivers
v0000018e896e24e0_0 .net *"_ivl_42", 0 0, L_0000018e8973f190;  1 drivers
v0000018e896e3f20_0 .net "clk", 0 0, v0000018e896e3840_0;  1 drivers
v0000018e896e3020_0 .net "reset", 0 0, v0000018e896e35c0_0;  1 drivers
L_0000018e896e3ca0 .part L_0000018e89643e60, 26, 6;
L_0000018e896e30c0 .part L_0000018e89643e60, 0, 6;
L_0000018e896e3480 .part L_0000018e89643e60, 21, 5;
L_0000018e896e21c0 .part L_0000018e89643e60, 16, 5;
L_0000018e896e3e80 .part L_0000018e89643e60, 0, 16;
L_0000018e896e2b20 .part L_0000018e89643e60, 16, 5;
L_0000018e896e2bc0 .part L_0000018e89643e60, 11, 5;
L_0000018e8973ebf0 .concat [ 1 1 0 0], v0000018e89659290_0, v0000018e896584d0_0;
L_0000018e89740090 .part L_0000018e896e32a0, 0, 30;
L_0000018e8973ec90 .concat [ 2 30 0 0], L_0000018e896e4558, L_0000018e89740090;
L_0000018e89740270 .part L_0000018e89740770, 28, 4;
L_0000018e8973edd0 .part L_0000018e89643e60, 0, 26;
L_0000018e897404f0 .concat [ 2 26 4 0], L_0000018e896e45a0, L_0000018e8973edd0, L_0000018e89740270;
L_0000018e8973f730 .functor MUXZ 32, L_0000018e89740770, L_0000018e897404f0, v0000018e896584d0_0, C4<>;
L_0000018e8973fff0 .part L_0000018e89643e60, 0, 6;
L_0000018e8973f190 .cmp/eq 6, L_0000018e8973fff0, L_0000018e896e45e8;
L_0000018e8973f910 .functor MUXZ 32, v0000018e896e1010_0, v0000018e896e0c50_0, L_0000018e8973f190, C4<>;
S_0000018e8961cc50 .scope module, "ALU" "ALU" 3 75, 4 1 0, S_0000018e89620300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
    .port_info 5 /OUTPUT 64 "MultResult";
v0000018e896586b0_0 .net "ALUControl", 2 0, v0000018e89657cb0_0;  alias, 1 drivers
v0000018e89658bb0_0 .var "ALUResult", 31 0;
v0000018e89657b70_0 .var "MultResult", 63 0;
v0000018e89658d90_0 .net "SrcA", 31 0, L_0000018e896e3d40;  alias, 1 drivers
v0000018e89657490_0 .net "SrcB", 31 0, L_0000018e896e3340;  alias, 1 drivers
v0000018e89659150_0 .var "Zero", 0 0;
E_0000018e8964bc50 .event anyedge, v0000018e896586b0_0, v0000018e89658d90_0, v0000018e89657490_0, v0000018e89658bb0_0;
S_0000018e8961cde0 .scope module, "ALU_Src_MUX" "MUX_2x1" 3 67, 5 1 0, S_0000018e89620300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input0";
    .port_info 1 /INPUT 32 "input1";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "out";
v0000018e89657990_0 .net "input0", 31 0, L_0000018e896e33e0;  alias, 1 drivers
v0000018e89659330_0 .net "input1", 31 0, L_0000018e896e32a0;  alias, 1 drivers
v0000018e89657c10_0 .net "out", 31 0, L_0000018e896e3340;  alias, 1 drivers
v0000018e89658110_0 .net "select", 0 0, v0000018e89657e90_0;  alias, 1 drivers
L_0000018e896e3340 .functor MUXZ 32, L_0000018e896e33e0, L_0000018e896e32a0, v0000018e89657e90_0, C4<>;
S_0000018e8961a2f0 .scope module, "Branch_Adder" "Adder" 3 120, 6 1 0, S_0000018e89620300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0000018e89658750_0 .net "a", 31 0, L_0000018e89740770;  alias, 1 drivers
v0000018e89658e30_0 .net "b", 31 0, L_0000018e8973ec90;  1 drivers
v0000018e89658890_0 .net "out", 31 0, L_0000018e8973ed30;  alias, 1 drivers
L_0000018e8973ed30 .arith/sum 32, L_0000018e89740770, L_0000018e8973ec90;
S_0000018e8961a480 .scope module, "CU" "ControlUnit" 3 34, 7 1 0, S_0000018e89620300;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Opcode";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /OUTPUT 1 "RegDst";
    .port_info 3 /OUTPUT 1 "Jump";
    .port_info 4 /OUTPUT 1 "Branch";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 2 "MemtoReg";
    .port_info 7 /OUTPUT 3 "ALUControl";
    .port_info 8 /OUTPUT 1 "MemWrite";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "RegWrite";
v0000018e89657cb0_0 .var "ALUControl", 2 0;
v0000018e89657e90_0 .var "ALUSrc", 0 0;
v0000018e89658930_0 .var "Branch", 0 0;
v0000018e89657fd0_0 .net "Funct", 5 0, L_0000018e896e30c0;  1 drivers
v0000018e896584d0_0 .var "Jump", 0 0;
v0000018e89657530_0 .var "MemRead", 0 0;
v0000018e89658f70_0 .var "MemWrite", 0 0;
v0000018e896591f0_0 .var "MemtoReg", 1 0;
v0000018e89658a70_0 .net "Opcode", 5 0, L_0000018e896e3ca0;  1 drivers
v0000018e89659290_0 .var "RegDst", 0 0;
v0000018e89657d50_0 .var "RegWrite", 0 0;
E_0000018e8964c050 .event anyedge, v0000018e89658a70_0, v0000018e89657fd0_0;
S_0000018e89616da0 .scope module, "DM" "DataMemory" 3 84, 8 1 0, S_0000018e89620300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 32 "Address";
    .port_info 4 /INPUT 32 "WriteData";
    .port_info 5 /OUTPUT 32 "ReadData";
v0000018e89658570_0 .net "Address", 31 0, v0000018e89658bb0_0;  alias, 1 drivers
v0000018e89658070_0 .net "MemRead", 0 0, v0000018e89657530_0;  alias, 1 drivers
v0000018e89657710_0 .net "MemWrite", 0 0, v0000018e89658f70_0;  alias, 1 drivers
v0000018e89658b10_0 .net "ReadData", 31 0, L_0000018e896e2440;  alias, 1 drivers
v0000018e89658390_0 .net "WriteData", 31 0, L_0000018e896e33e0;  alias, 1 drivers
v0000018e896581b0_0 .net *"_ivl_0", 31 0, L_0000018e896e3a20;  1 drivers
v0000018e89658250_0 .net *"_ivl_3", 7 0, L_0000018e896e2080;  1 drivers
v0000018e896582f0_0 .net *"_ivl_4", 9 0, L_0000018e896e2260;  1 drivers
L_0000018e896e42d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018e89658430_0 .net *"_ivl_7", 1 0, L_0000018e896e42d0;  1 drivers
L_0000018e896e4318 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018e89645020_0 .net/2u *"_ivl_8", 31 0, L_0000018e896e4318;  1 drivers
v0000018e8969c230_0 .net "clk", 0 0, v0000018e896e3840_0;  alias, 1 drivers
v0000018e8969c7d0_0 .var/i "i", 31 0;
v0000018e8969cc30 .array "memory", 255 0, 31 0;
E_0000018e8964c110 .event posedge, v0000018e8969c230_0;
L_0000018e896e3a20 .array/port v0000018e8969cc30, L_0000018e896e2260;
L_0000018e896e2080 .part v0000018e89658bb0_0, 2, 8;
L_0000018e896e2260 .concat [ 8 2 0 0], L_0000018e896e2080, L_0000018e896e42d0;
L_0000018e896e2440 .functor MUXZ 32, L_0000018e896e4318, L_0000018e896e3a20, v0000018e89657530_0, C4<>;
S_0000018e89616f30 .scope module, "IM" "InstructionMemory" 3 28, 9 1 0, S_0000018e89620300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Address";
    .port_info 1 /OUTPUT 32 "Instruction";
L_0000018e89643e60 .functor BUFZ 32, L_0000018e896e3c00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018e8969d310_0 .net "Address", 31 0, v0000018e8969ca50_0;  alias, 1 drivers
v0000018e8969d130_0 .net "Instruction", 31 0, L_0000018e89643e60;  alias, 1 drivers
v0000018e8969d270_0 .net *"_ivl_0", 31 0, L_0000018e896e3c00;  1 drivers
v0000018e8969c4b0_0 .net *"_ivl_3", 7 0, L_0000018e896e2d00;  1 drivers
v0000018e8969d630_0 .net *"_ivl_4", 9 0, L_0000018e896e3980;  1 drivers
L_0000018e896e4048 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018e8969d090_0 .net *"_ivl_7", 1 0, L_0000018e896e4048;  1 drivers
v0000018e8969bdd0_0 .var/i "i", 31 0;
v0000018e8969be70 .array "memory", 255 0, 31 0;
L_0000018e896e3c00 .array/port v0000018e8969be70, L_0000018e896e3980;
L_0000018e896e2d00 .part v0000018e8969ca50_0, 2, 8;
L_0000018e896e3980 .concat [ 8 2 0 0], L_0000018e896e2d00, L_0000018e896e4048;
S_0000018e89616870 .scope module, "MemtoReg_MUX" "MUX_4x1" 3 103, 10 2 0, S_0000018e89620300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input0";
    .port_info 1 /INPUT 32 "input1";
    .port_info 2 /INPUT 32 "input2";
    .port_info 3 /INPUT 32 "input3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 32 "out";
L_0000018e896e4438 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018e8969d590_0 .net/2u *"_ivl_0", 1 0, L_0000018e896e4438;  1 drivers
v0000018e8969c910_0 .net *"_ivl_10", 0 0, L_0000018e8973ee70;  1 drivers
v0000018e8969bfb0_0 .net *"_ivl_12", 31 0, L_0000018e8973fa50;  1 drivers
v0000018e8969d1d0_0 .net *"_ivl_14", 31 0, L_0000018e8973f0f0;  1 drivers
v0000018e8969c370_0 .net *"_ivl_2", 0 0, L_0000018e8973e970;  1 drivers
L_0000018e896e4480 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000018e8969d6d0_0 .net/2u *"_ivl_4", 1 0, L_0000018e896e4480;  1 drivers
v0000018e8969c050_0 .net *"_ivl_6", 0 0, L_0000018e897406d0;  1 drivers
L_0000018e896e44c8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000018e8969bab0_0 .net/2u *"_ivl_8", 1 0, L_0000018e896e44c8;  1 drivers
v0000018e8969bc90_0 .net "input0", 31 0, v0000018e89658bb0_0;  alias, 1 drivers
v0000018e8969d3b0_0 .net "input1", 31 0, L_0000018e896e2440;  alias, 1 drivers
v0000018e8969d450_0 .net "input2", 31 0, L_0000018e89740770;  alias, 1 drivers
v0000018e8969bd30_0 .net "input3", 31 0, L_0000018e8973f910;  alias, 1 drivers
v0000018e8969c5f0_0 .net "out", 31 0, L_0000018e8973f870;  alias, 1 drivers
v0000018e8969bf10_0 .net "select", 1 0, v0000018e896591f0_0;  alias, 1 drivers
L_0000018e8973e970 .cmp/eq 2, v0000018e896591f0_0, L_0000018e896e4438;
L_0000018e897406d0 .cmp/eq 2, v0000018e896591f0_0, L_0000018e896e4480;
L_0000018e8973ee70 .cmp/eq 2, v0000018e896591f0_0, L_0000018e896e44c8;
L_0000018e8973fa50 .functor MUXZ 32, L_0000018e8973f910, L_0000018e89740770, L_0000018e8973ee70, C4<>;
L_0000018e8973f0f0 .functor MUXZ 32, L_0000018e8973fa50, L_0000018e896e2440, L_0000018e897406d0, C4<>;
L_0000018e8973f870 .functor MUXZ 32, L_0000018e8973f0f0, v0000018e89658bb0_0, L_0000018e8973e970, C4<>;
S_0000018e89616a00 .scope module, "PC_Adder" "Adder" 3 113, 6 1 0, S_0000018e89620300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0000018e8969c410_0 .net "a", 31 0, v0000018e8969ca50_0;  alias, 1 drivers
L_0000018e896e4510 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000018e8969c190_0 .net "b", 31 0, L_0000018e896e4510;  1 drivers
v0000018e8969ccd0_0 .net "out", 31 0, L_0000018e89740770;  alias, 1 drivers
L_0000018e89740770 .arith/sum 32, v0000018e8969ca50_0, L_0000018e896e4510;
S_0000018e89622da0 .scope module, "PC_Reg" "ProgramCounter" 3 20, 11 1 0, S_0000018e89620300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "next_PC";
    .port_info 3 /OUTPUT 32 "PC";
v0000018e8969ca50_0 .var "PC", 31 0;
v0000018e8969d4f0_0 .net "clk", 0 0, v0000018e896e3840_0;  alias, 1 drivers
v0000018e8969c870_0 .net "next_PC", 31 0, L_0000018e8973ef10;  alias, 1 drivers
v0000018e8969d770_0 .net "reset", 0 0, v0000018e896e35c0_0;  alias, 1 drivers
E_0000018e8964b690 .event posedge, v0000018e8969d770_0, v0000018e8969c230_0;
S_0000018e89622f30 .scope module, "PC_Src_MUX" "MUX_2x1" 3 132, 5 1 0, S_0000018e89620300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input0";
    .port_info 1 /INPUT 32 "input1";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "out";
v0000018e8969d810_0 .net "input0", 31 0, L_0000018e8973f730;  1 drivers
v0000018e8969caf0_0 .net "input1", 31 0, L_0000018e8973ed30;  alias, 1 drivers
v0000018e8969c0f0_0 .net "out", 31 0, L_0000018e8973ef10;  alias, 1 drivers
v0000018e8969cb90_0 .net "select", 0 0, L_0000018e89643f40;  alias, 1 drivers
L_0000018e8973ef10 .functor MUXZ 32, L_0000018e8973f730, L_0000018e8973ed30, L_0000018e89643f40, C4<>;
S_0000018e8969e740 .scope module, "RF" "RegisterFile" 3 49, 12 1 0, S_0000018e89620300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "ReadReg1";
    .port_info 3 /INPUT 5 "ReadReg2";
    .port_info 4 /INPUT 5 "WriteReg";
    .port_info 5 /INPUT 32 "WriteData";
    .port_info 6 /OUTPUT 32 "ReadData1";
    .port_info 7 /OUTPUT 32 "ReadData2";
v0000018e8969d8b0_0 .net "ReadData1", 31 0, L_0000018e896e3d40;  alias, 1 drivers
v0000018e8969cd70_0 .net "ReadData2", 31 0, L_0000018e896e33e0;  alias, 1 drivers
v0000018e8969c730_0 .net "ReadReg1", 4 0, L_0000018e896e3480;  1 drivers
v0000018e8969c9b0_0 .net "ReadReg2", 4 0, L_0000018e896e21c0;  1 drivers
v0000018e8969ce10_0 .net "RegWrite", 0 0, v0000018e89657d50_0;  alias, 1 drivers
v0000018e8969ceb0_0 .net "WriteData", 31 0, L_0000018e8973f870;  alias, 1 drivers
v0000018e8969cf50_0 .net "WriteReg", 4 0, L_0000018e896e2a80;  alias, 1 drivers
v0000018e8969d950_0 .net *"_ivl_0", 31 0, L_0000018e896e2da0;  1 drivers
v0000018e8969c2d0_0 .net *"_ivl_10", 6 0, L_0000018e896e2620;  1 drivers
L_0000018e896e4120 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018e8969bb50_0 .net *"_ivl_13", 1 0, L_0000018e896e4120;  1 drivers
L_0000018e896e4168 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018e8969cff0_0 .net/2u *"_ivl_14", 31 0, L_0000018e896e4168;  1 drivers
v0000018e8969bbf0_0 .net *"_ivl_18", 31 0, L_0000018e896e38e0;  1 drivers
L_0000018e896e41b0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018e8969c550_0 .net *"_ivl_21", 26 0, L_0000018e896e41b0;  1 drivers
L_0000018e896e41f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018e8969c690_0 .net/2u *"_ivl_22", 31 0, L_0000018e896e41f8;  1 drivers
v0000018e896e1f10_0 .net *"_ivl_24", 0 0, L_0000018e896e2e40;  1 drivers
v0000018e896e1c90_0 .net *"_ivl_26", 31 0, L_0000018e896e2ee0;  1 drivers
v0000018e896e0a70_0 .net *"_ivl_28", 6 0, L_0000018e896e3de0;  1 drivers
L_0000018e896e4090 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018e896e0070_0 .net *"_ivl_3", 26 0, L_0000018e896e4090;  1 drivers
L_0000018e896e4240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018e896e1290_0 .net *"_ivl_31", 1 0, L_0000018e896e4240;  1 drivers
L_0000018e896e4288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018e896e10b0_0 .net/2u *"_ivl_32", 31 0, L_0000018e896e4288;  1 drivers
L_0000018e896e40d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018e896e1ab0_0 .net/2u *"_ivl_4", 31 0, L_0000018e896e40d8;  1 drivers
v0000018e896e1e70_0 .net *"_ivl_6", 0 0, L_0000018e896e3ac0;  1 drivers
v0000018e896e09d0_0 .net *"_ivl_8", 31 0, L_0000018e896e2760;  1 drivers
v0000018e896e0b10_0 .net "clk", 0 0, v0000018e896e3840_0;  alias, 1 drivers
v0000018e896e0ed0_0 .var/i "i", 31 0;
v0000018e896e0570 .array "registers", 31 0, 31 0;
L_0000018e896e2da0 .concat [ 5 27 0 0], L_0000018e896e3480, L_0000018e896e4090;
L_0000018e896e3ac0 .cmp/ne 32, L_0000018e896e2da0, L_0000018e896e40d8;
L_0000018e896e2760 .array/port v0000018e896e0570, L_0000018e896e2620;
L_0000018e896e2620 .concat [ 5 2 0 0], L_0000018e896e3480, L_0000018e896e4120;
L_0000018e896e3d40 .functor MUXZ 32, L_0000018e896e4168, L_0000018e896e2760, L_0000018e896e3ac0, C4<>;
L_0000018e896e38e0 .concat [ 5 27 0 0], L_0000018e896e21c0, L_0000018e896e41b0;
L_0000018e896e2e40 .cmp/ne 32, L_0000018e896e38e0, L_0000018e896e41f8;
L_0000018e896e2ee0 .array/port v0000018e896e0570, L_0000018e896e3de0;
L_0000018e896e3de0 .concat [ 5 2 0 0], L_0000018e896e21c0, L_0000018e896e4240;
L_0000018e896e33e0 .functor MUXZ 32, L_0000018e896e4288, L_0000018e896e2ee0, L_0000018e896e2e40, C4<>;
S_0000018e8969e100 .scope module, "RegDst_MUX" "MUX_3x1" 3 95, 13 3 0, S_0000018e89620300;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "input0";
    .port_info 1 /INPUT 5 "input1";
    .port_info 2 /INPUT 5 "input2";
    .port_info 3 /INPUT 2 "select";
    .port_info 4 /OUTPUT 5 "out";
L_0000018e896e4360 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018e896e0750_0 .net/2u *"_ivl_0", 1 0, L_0000018e896e4360;  1 drivers
v0000018e896e1dd0_0 .net *"_ivl_2", 0 0, L_0000018e896e2580;  1 drivers
L_0000018e896e43a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000018e896e07f0_0 .net/2u *"_ivl_4", 1 0, L_0000018e896e43a8;  1 drivers
v0000018e896e0110_0 .net *"_ivl_6", 0 0, L_0000018e896e2800;  1 drivers
v0000018e896e0d90_0 .net *"_ivl_8", 4 0, L_0000018e896e29e0;  1 drivers
v0000018e896e0610_0 .net "input0", 4 0, L_0000018e896e2b20;  1 drivers
v0000018e896e13d0_0 .net "input1", 4 0, L_0000018e896e2bc0;  1 drivers
L_0000018e896e43f0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000018e896e0e30_0 .net "input2", 4 0, L_0000018e896e43f0;  1 drivers
v0000018e896e0430_0 .net "out", 4 0, L_0000018e896e2a80;  alias, 1 drivers
v0000018e896e0f70_0 .net "select", 1 0, L_0000018e8973ebf0;  1 drivers
L_0000018e896e2580 .cmp/eq 2, L_0000018e8973ebf0, L_0000018e896e4360;
L_0000018e896e2800 .cmp/eq 2, L_0000018e8973ebf0, L_0000018e896e43a8;
L_0000018e896e29e0 .functor MUXZ 5, L_0000018e896e43f0, L_0000018e896e2bc0, L_0000018e896e2800, C4<>;
L_0000018e896e2a80 .functor MUXZ 5, L_0000018e896e29e0, L_0000018e896e2b20, L_0000018e896e2580, C4<>;
S_0000018e8969e290 .scope module, "SE" "SignExtend" 3 61, 14 1 0, S_0000018e89620300;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_in";
    .port_info 1 /OUTPUT 32 "data_out";
v0000018e896e01b0_0 .net *"_ivl_1", 0 0, L_0000018e896e3200;  1 drivers
v0000018e896e1b50_0 .net *"_ivl_2", 15 0, L_0000018e896e2940;  1 drivers
v0000018e896e18d0_0 .net "data_in", 15 0, L_0000018e896e3e80;  1 drivers
v0000018e896e1a10_0 .net "data_out", 31 0, L_0000018e896e32a0;  alias, 1 drivers
L_0000018e896e3200 .part L_0000018e896e3e80, 15, 1;
LS_0000018e896e2940_0_0 .concat [ 1 1 1 1], L_0000018e896e3200, L_0000018e896e3200, L_0000018e896e3200, L_0000018e896e3200;
LS_0000018e896e2940_0_4 .concat [ 1 1 1 1], L_0000018e896e3200, L_0000018e896e3200, L_0000018e896e3200, L_0000018e896e3200;
LS_0000018e896e2940_0_8 .concat [ 1 1 1 1], L_0000018e896e3200, L_0000018e896e3200, L_0000018e896e3200, L_0000018e896e3200;
LS_0000018e896e2940_0_12 .concat [ 1 1 1 1], L_0000018e896e3200, L_0000018e896e3200, L_0000018e896e3200, L_0000018e896e3200;
L_0000018e896e2940 .concat [ 4 4 4 4], LS_0000018e896e2940_0_0, LS_0000018e896e2940_0_4, LS_0000018e896e2940_0_8, LS_0000018e896e2940_0_12;
L_0000018e896e32a0 .concat [ 16 16 0 0], L_0000018e896e3e80, L_0000018e896e2940;
    .scope S_0000018e89622da0;
T_2 ;
    %wait E_0000018e8964b690;
    %load/vec4 v0000018e8969d770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018e8969ca50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000018e8969c870_0;
    %assign/vec4 v0000018e8969ca50_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000018e89616f30;
T_3 ;
    %pushi/vec4 537395205, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018e8969be70, 4, 0;
    %pushi/vec4 537460746, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018e8969be70, 4, 0;
    %pushi/vec4 19419172, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018e8969be70, 4, 0;
    %pushi/vec4 19421221, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018e8969be70, 4, 0;
    %pushi/vec4 19423274, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018e8969be70, 4, 0;
    %pushi/vec4 17387552, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018e8969be70, 4, 0;
    %pushi/vec4 2886336512, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018e8969be70, 4, 0;
    %pushi/vec4 2349531136, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018e8969be70, 4, 0;
    %pushi/vec4 134217737, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018e8969be70, 4, 0;
    %pushi/vec4 537395201, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018e8969be70, 4, 0;
    %pushi/vec4 554172417, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018e8969be70, 4, 0;
    %pushi/vec4 17367064, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018e8969be70, 4, 0;
    %pushi/vec4 18450, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018e8969be70, 4, 0;
    %pushi/vec4 2886270976, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018e8969be70, 4, 0;
    %pushi/vec4 2349465600, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018e8969be70, 4, 0;
    %pushi/vec4 19398682, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018e8969be70, 4, 0;
    %pushi/vec4 18448, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018e8969be70, 4, 0;
    %pushi/vec4 16402, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018e8969be70, 4, 0;
    %pushi/vec4 134217739, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018e8969be70, 4, 0;
    %pushi/vec4 19, 0, 32;
    %store/vec4 v0000018e8969bdd0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000018e8969bdd0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000018e8969bdd0_0;
    %store/vec4a v0000018e8969be70, 4, 0;
    %load/vec4 v0000018e8969bdd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018e8969bdd0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0000018e8961a480;
T_4 ;
    %wait E_0000018e8964c050;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018e89659290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018e89657e90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018e896591f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018e89657d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018e89657530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018e89658f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018e89658930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018e896584d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000018e89657cb0_0, 0, 3;
    %load/vec4 v0000018e89658a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.8;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018e89659290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018e89657d50_0, 0, 1;
    %load/vec4 v0000018e89657fd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000018e89657cb0_0, 0, 3;
    %jmp T_4.20;
T_4.9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000018e89657cb0_0, 0, 3;
    %jmp T_4.20;
T_4.10 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000018e89657cb0_0, 0, 3;
    %jmp T_4.20;
T_4.11 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000018e89657cb0_0, 0, 3;
    %jmp T_4.20;
T_4.12 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000018e89657cb0_0, 0, 3;
    %jmp T_4.20;
T_4.13 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000018e89657cb0_0, 0, 3;
    %jmp T_4.20;
T_4.14 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000018e89657cb0_0, 0, 3;
    %jmp T_4.20;
T_4.15 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000018e89657cb0_0, 0, 3;
    %jmp T_4.20;
T_4.16 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000018e89657cb0_0, 0, 3;
    %jmp T_4.20;
T_4.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018e89657d50_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000018e896591f0_0, 0, 2;
    %jmp T_4.20;
T_4.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018e89657d50_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000018e896591f0_0, 0, 2;
    %jmp T_4.20;
T_4.20 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018e89657e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018e89657d50_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000018e89657cb0_0, 0, 3;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018e89657e90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018e896591f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018e89657d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018e89657530_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000018e89657cb0_0, 0, 3;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018e89657e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018e89658f70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000018e89657cb0_0, 0, 3;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018e89658930_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000018e89657cb0_0, 0, 3;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018e896584d0_0, 0, 1;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018e896584d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018e89657d50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000018e896591f0_0, 0, 2;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000018e8969e740;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018e896e0ed0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000018e896e0ed0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000018e896e0ed0_0;
    %store/vec4a v0000018e896e0570, 4, 0;
    %load/vec4 v0000018e896e0ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018e896e0ed0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000018e8969e740;
T_6 ;
    %wait E_0000018e8964c110;
    %load/vec4 v0000018e8969ce10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0000018e8969cf50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000018e8969ceb0_0;
    %load/vec4 v0000018e8969cf50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018e896e0570, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000018e8961cc50;
T_7 ;
    %wait E_0000018e8964bc50;
    %load/vec4 v0000018e896586b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018e89658bb0_0, 0, 32;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000018e89657b70_0, 0, 64;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v0000018e89658d90_0;
    %load/vec4 v0000018e89657490_0;
    %add;
    %store/vec4 v0000018e89658bb0_0, 0, 32;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000018e89657b70_0, 0, 64;
    %jmp T_7.9;
T_7.1 ;
    %load/vec4 v0000018e89658d90_0;
    %load/vec4 v0000018e89657490_0;
    %sub;
    %store/vec4 v0000018e89658bb0_0, 0, 32;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000018e89657b70_0, 0, 64;
    %jmp T_7.9;
T_7.2 ;
    %load/vec4 v0000018e89658d90_0;
    %load/vec4 v0000018e89657490_0;
    %and;
    %store/vec4 v0000018e89658bb0_0, 0, 32;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000018e89657b70_0, 0, 64;
    %jmp T_7.9;
T_7.3 ;
    %load/vec4 v0000018e89658d90_0;
    %load/vec4 v0000018e89657490_0;
    %or;
    %store/vec4 v0000018e89658bb0_0, 0, 32;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000018e89657b70_0, 0, 64;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v0000018e89658d90_0;
    %load/vec4 v0000018e89657490_0;
    %or;
    %inv;
    %store/vec4 v0000018e89658bb0_0, 0, 32;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000018e89657b70_0, 0, 64;
    %jmp T_7.9;
T_7.5 ;
    %load/vec4 v0000018e89658d90_0;
    %load/vec4 v0000018e89657490_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %store/vec4 v0000018e89658bb0_0, 0, 32;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000018e89657b70_0, 0, 64;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v0000018e89658d90_0;
    %pad/u 64;
    %load/vec4 v0000018e89657490_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0000018e89657b70_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018e89658bb0_0, 0, 32;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v0000018e89657490_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0000018e89658d90_0;
    %load/vec4 v0000018e89657490_0;
    %div;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018e89657b70_0, 4, 32;
    %load/vec4 v0000018e89658d90_0;
    %load/vec4 v0000018e89657490_0;
    %mod;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018e89657b70_0, 4, 32;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000018e89657b70_0, 0, 64;
T_7.13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018e89658bb0_0, 0, 32;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %load/vec4 v0000018e89658bb0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000018e89659150_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000018e89616da0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018e8969c7d0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000018e8969c7d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000018e8969c7d0_0;
    %store/vec4a v0000018e8969cc30, 4, 0;
    %load/vec4 v0000018e8969c7d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018e8969c7d0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000018e89616da0;
T_9 ;
    %wait E_0000018e8964c110;
    %load/vec4 v0000018e89657710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000018e89658390_0;
    %load/vec4 v0000018e89658570_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018e8969cc30, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000018e89620300;
T_10 ;
    %wait E_0000018e8964b690;
    %load/vec4 v0000018e896e3020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018e896e0c50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018e896e1010_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000018e896e1470_0;
    %cmpi/e 6, 0, 3;
    %jmp/1 T_10.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018e896e1470_0;
    %cmpi/e 7, 0, 3;
    %flag_or 4, 8;
T_10.4;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0000018e896e0390_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000018e896e0c50_0, 0;
    %load/vec4 v0000018e896e0390_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000018e896e1010_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000018e89622870;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018e896e3840_0, 0, 1;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0000018e896e3840_0;
    %inv;
    %store/vec4 v0000018e896e3840_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0000018e89622870;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018e896e35c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018e896e3660_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018e896e35c0_0, 0, 1;
    %vpi_call 2 35 "$display", "\012====================================" {0 0 0};
    %vpi_call 2 36 "$display", " MIPS Simulation Started" {0 0 0};
    %vpi_call 2 37 "$display", " Now with AND, OR, SLT support" {0 0 0};
    %vpi_call 2 38 "$display", "====================================\012" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0000018e89622870;
T_13 ;
    %wait E_0000018e8964c110;
    %load/vec4 v0000018e896e35c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000018e896e3660_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000018e896e3660_0, 0;
    %fork TD_MIPS_Testbench.print_cycle_info, S_0000018e89622a00;
    %join;
    %load/vec4 v0000018e896e3660_0;
    %cmpi/s 20, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_13.2, 5;
    %vpi_call 2 48 "$display", "\012Simulation stopped after 100 cycles" {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
T_13.2 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000018e89622870;
T_14 ;
    %wait E_0000018e8964c110;
    %load/vec4 v0000018e896e35c0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.3, 10;
    %load/vec4 v0000018e896e3660_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v0000018e896e3660_0;
    %pushi/vec4 5, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %fork TD_MIPS_Testbench.print_register_status, S_0000018e89620170;
    %join;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "Testbench.v";
    "./MIPS_Processor.v";
    "./ALU.v";
    "./MUX_2x1.v";
    "./Adder.v";
    "./ControlUnit.v";
    "./DataMemory.v";
    "./InstructionMemory.v";
    "./MUX_4x1.v";
    "./ProgramCounter.v";
    "./RegisterFile.v";
    "./MUX_3x1.v";
    "./SignExtend.v";
