//
// Generated by Bluespec Compiler, version 2014.03.beta2 (build 33633, 2014-03-26)
//
// On Tue Sep  9 02:14:14 EDT 2014
//
//
// Ports:
// Name                         I/O  size props
// portalIfc_ifcId                O    32
// RDY_portalIfc_ifcId            O     1 const
// portalIfc_ifcType              O    32 const
// RDY_portalIfc_ifcType          O     1 const
// RDY_portalIfc_slave_read_server_readReq_put  O     1
// portalIfc_slave_read_server_readData_get  O    39
// RDY_portalIfc_slave_read_server_readData_get  O     1
// RDY_portalIfc_slave_write_server_writeReq_put  O     1
// RDY_portalIfc_slave_write_server_writeData_put  O     1
// portalIfc_slave_write_server_writeDone_get  O     6 reg
// RDY_portalIfc_slave_write_server_writeDone_get  O     1 reg
// portalIfc_interrupt__read      O     1
// RDY_portalIfc_interrupt__read  O     1 const
// RDY_ifc_configResp             O     1 reg
// RDY_ifc_addrResponse           O     1 reg
// RDY_ifc_reportStateDbg         O     1 reg
// RDY_ifc_reportMemoryTraffic    O     1 reg
// RDY_ifc_dmaError               O     1 reg
// id                             I    32
// CLK                            I     1 clock
// RST_N                          I     1 reset
// portalIfc_slave_read_server_readReq_put  I    30 reg
// portalIfc_slave_write_server_writeReq_put  I    30 reg
// portalIfc_slave_write_server_writeData_put  I    39 reg
// ifc_configResp_pointer         I    32 reg
// ifc_addrResponse_physAddr      I    64 reg
// ifc_reportStateDbg_rec         I   128 reg
// ifc_reportMemoryTraffic_words  I    64 reg
// ifc_dmaError_code              I    32 reg
// ifc_dmaError_pointer           I    32 reg
// ifc_dmaError_offset            I    64 reg
// ifc_dmaError_extra             I    64 reg
// EN_portalIfc_slave_read_server_readReq_put  I     1
// EN_portalIfc_slave_write_server_writeReq_put  I     1
// EN_portalIfc_slave_write_server_writeData_put  I     1
// EN_ifc_configResp              I     1
// EN_ifc_addrResponse            I     1
// EN_ifc_reportStateDbg          I     1
// EN_ifc_reportMemoryTraffic     I     1
// EN_ifc_dmaError                I     1
// EN_portalIfc_slave_read_server_readData_get  I     1
// EN_portalIfc_slave_write_server_writeDone_get  I     1
//
// Combinational paths from inputs to outputs:
//   id -> portalIfc_ifcId
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkDmaIndicationProxySynth(id,
				 CLK,
				 RST_N,

				 portalIfc_ifcId,
				 RDY_portalIfc_ifcId,

				 portalIfc_ifcType,
				 RDY_portalIfc_ifcType,

				 portalIfc_slave_read_server_readReq_put,
				 EN_portalIfc_slave_read_server_readReq_put,
				 RDY_portalIfc_slave_read_server_readReq_put,

				 EN_portalIfc_slave_read_server_readData_get,
				 portalIfc_slave_read_server_readData_get,
				 RDY_portalIfc_slave_read_server_readData_get,

				 portalIfc_slave_write_server_writeReq_put,
				 EN_portalIfc_slave_write_server_writeReq_put,
				 RDY_portalIfc_slave_write_server_writeReq_put,

				 portalIfc_slave_write_server_writeData_put,
				 EN_portalIfc_slave_write_server_writeData_put,
				 RDY_portalIfc_slave_write_server_writeData_put,

				 EN_portalIfc_slave_write_server_writeDone_get,
				 portalIfc_slave_write_server_writeDone_get,
				 RDY_portalIfc_slave_write_server_writeDone_get,

				 portalIfc_interrupt__read,
				 RDY_portalIfc_interrupt__read,

				 ifc_configResp_pointer,
				 EN_ifc_configResp,
				 RDY_ifc_configResp,

				 ifc_addrResponse_physAddr,
				 EN_ifc_addrResponse,
				 RDY_ifc_addrResponse,

				 ifc_reportStateDbg_rec,
				 EN_ifc_reportStateDbg,
				 RDY_ifc_reportStateDbg,

				 ifc_reportMemoryTraffic_words,
				 EN_ifc_reportMemoryTraffic,
				 RDY_ifc_reportMemoryTraffic,

				 ifc_dmaError_code,
				 ifc_dmaError_pointer,
				 ifc_dmaError_offset,
				 ifc_dmaError_extra,
				 EN_ifc_dmaError,
				 RDY_ifc_dmaError);
  input  [31 : 0] id;
  input  CLK;
  input  RST_N;

  // value method portalIfc_ifcId
  output [31 : 0] portalIfc_ifcId;
  output RDY_portalIfc_ifcId;

  // value method portalIfc_ifcType
  output [31 : 0] portalIfc_ifcType;
  output RDY_portalIfc_ifcType;

  // action method portalIfc_slave_read_server_readReq_put
  input  [29 : 0] portalIfc_slave_read_server_readReq_put;
  input  EN_portalIfc_slave_read_server_readReq_put;
  output RDY_portalIfc_slave_read_server_readReq_put;

  // actionvalue method portalIfc_slave_read_server_readData_get
  input  EN_portalIfc_slave_read_server_readData_get;
  output [38 : 0] portalIfc_slave_read_server_readData_get;
  output RDY_portalIfc_slave_read_server_readData_get;

  // action method portalIfc_slave_write_server_writeReq_put
  input  [29 : 0] portalIfc_slave_write_server_writeReq_put;
  input  EN_portalIfc_slave_write_server_writeReq_put;
  output RDY_portalIfc_slave_write_server_writeReq_put;

  // action method portalIfc_slave_write_server_writeData_put
  input  [38 : 0] portalIfc_slave_write_server_writeData_put;
  input  EN_portalIfc_slave_write_server_writeData_put;
  output RDY_portalIfc_slave_write_server_writeData_put;

  // actionvalue method portalIfc_slave_write_server_writeDone_get
  input  EN_portalIfc_slave_write_server_writeDone_get;
  output [5 : 0] portalIfc_slave_write_server_writeDone_get;
  output RDY_portalIfc_slave_write_server_writeDone_get;

  // value method portalIfc_interrupt__read
  output portalIfc_interrupt__read;
  output RDY_portalIfc_interrupt__read;

  // action method ifc_configResp
  input  [31 : 0] ifc_configResp_pointer;
  input  EN_ifc_configResp;
  output RDY_ifc_configResp;

  // action method ifc_addrResponse
  input  [63 : 0] ifc_addrResponse_physAddr;
  input  EN_ifc_addrResponse;
  output RDY_ifc_addrResponse;

  // action method ifc_reportStateDbg
  input  [127 : 0] ifc_reportStateDbg_rec;
  input  EN_ifc_reportStateDbg;
  output RDY_ifc_reportStateDbg;

  // action method ifc_reportMemoryTraffic
  input  [63 : 0] ifc_reportMemoryTraffic_words;
  input  EN_ifc_reportMemoryTraffic;
  output RDY_ifc_reportMemoryTraffic;

  // action method ifc_dmaError
  input  [31 : 0] ifc_dmaError_code;
  input  [31 : 0] ifc_dmaError_pointer;
  input  [63 : 0] ifc_dmaError_offset;
  input  [63 : 0] ifc_dmaError_extra;
  input  EN_ifc_dmaError;
  output RDY_ifc_dmaError;

  // signals for module outputs
  wire [38 : 0] portalIfc_slave_read_server_readData_get;
  wire [31 : 0] portalIfc_ifcId, portalIfc_ifcType;
  wire [5 : 0] portalIfc_slave_write_server_writeDone_get;
  wire RDY_ifc_addrResponse,
       RDY_ifc_configResp,
       RDY_ifc_dmaError,
       RDY_ifc_reportMemoryTraffic,
       RDY_ifc_reportStateDbg,
       RDY_portalIfc_ifcId,
       RDY_portalIfc_ifcType,
       RDY_portalIfc_interrupt__read,
       RDY_portalIfc_slave_read_server_readData_get,
       RDY_portalIfc_slave_read_server_readReq_put,
       RDY_portalIfc_slave_write_server_writeData_put,
       RDY_portalIfc_slave_write_server_writeDone_get,
       RDY_portalIfc_slave_write_server_writeReq_put,
       portalIfc_interrupt__read;

  // register memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg
  reg [7 : 0] memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg;
  wire [7 : 0] memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg_D_IN;
  wire memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg_EN;

  // register memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg_D_IN;
  wire memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg_EN;

  // register memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg
  reg memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg;
  wire memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg_D_IN,
       memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg_EN;

  // register memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg
  reg memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg;
  wire memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg_D_IN,
       memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg_EN;

  // register memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg
  reg [7 : 0] memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg;
  wire [7 : 0] memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg_D_IN;
  wire memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg_EN;

  // register memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg_D_IN;
  wire memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg_EN;

  // register memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg
  reg memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg;
  wire memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg_D_IN,
       memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg_EN;

  // register memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg
  reg memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg;
  wire memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg_D_IN,
       memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg_EN;

  // register memPortal_ctrlPort_interruptEnableReg
  reg memPortal_ctrlPort_interruptEnableReg;
  wire memPortal_ctrlPort_interruptEnableReg_D_IN,
       memPortal_ctrlPort_interruptEnableReg_EN;

  // register memPortal_ctrlPort_outOfRangeReadCountReg
  reg [31 : 0] memPortal_ctrlPort_outOfRangeReadCountReg;
  wire [31 : 0] memPortal_ctrlPort_outOfRangeReadCountReg_D_IN;
  wire memPortal_ctrlPort_outOfRangeReadCountReg_EN;

  // register memPortal_ctrlPort_outOfRangeWriteCount
  reg [31 : 0] memPortal_ctrlPort_outOfRangeWriteCount;
  wire [31 : 0] memPortal_ctrlPort_outOfRangeWriteCount_D_IN;
  wire memPortal_ctrlPort_outOfRangeWriteCount_EN;

  // register memPortal_ctrlPort_underflowReadCountReg
  reg [31 : 0] memPortal_ctrlPort_underflowReadCountReg;
  wire [31 : 0] memPortal_ctrlPort_underflowReadCountReg_D_IN;
  wire memPortal_ctrlPort_underflowReadCountReg_EN;

  // register memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg
  reg [7 : 0] memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg;
  wire [7 : 0] memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg_D_IN;
  wire memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg_EN;

  // register memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg_D_IN;
  wire memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg_EN;

  // register memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg
  reg memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg;
  wire memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg_D_IN,
       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg_EN;

  // register memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg
  reg memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg;
  wire memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg_D_IN,
       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg_EN;

  // register memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg
  reg [7 : 0] memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg;
  wire [7 : 0] memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg_D_IN;
  wire memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg_EN;

  // register memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg_D_IN;
  wire memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg_EN;

  // register memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg
  reg memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg;
  wire memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg_D_IN,
       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg_EN;

  // register memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg
  reg memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg;
  wire memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg_D_IN,
       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg_EN;

  // register memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg
  reg [7 : 0] memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg;
  wire [7 : 0] memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg_D_IN;
  wire memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg_EN;

  // register memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg_D_IN;
  wire memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg_EN;

  // register memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg
  reg memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg;
  wire memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg_D_IN,
       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg_EN;

  // register memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg
  reg memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg;
  wire memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg_D_IN,
       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg_EN;

  // register memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg
  reg [7 : 0] memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg;
  wire [7 : 0] memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg_D_IN;
  wire memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg_EN;

  // register memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg_D_IN;
  wire memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg_EN;

  // register memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg
  reg memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg;
  wire memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg_D_IN,
       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg_EN;

  // register memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg
  reg memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg;
  wire memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg_D_IN,
       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg_EN;

  // register memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg
  reg [7 : 0] memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg;
  wire [7 : 0] memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg_D_IN;
  wire memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg_EN;

  // register memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg_D_IN;
  wire memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg_EN;

  // register memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg
  reg memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg;
  wire memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg_D_IN,
       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg_EN;

  // register memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg
  reg memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg;
  wire memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg_D_IN,
       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg_EN;

  // register memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg
  reg [7 : 0] memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg;
  wire [7 : 0] memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg_D_IN;
  wire memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg_EN;

  // register memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg_D_IN;
  wire memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg_EN;

  // register memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg
  reg memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg;
  wire memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg_D_IN,
       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg_EN;

  // register memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg
  reg memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg;
  wire memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg_D_IN,
       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg_EN;

  // register memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg
  reg [7 : 0] memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg;
  wire [7 : 0] memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg_D_IN;
  wire memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg_EN;

  // register memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg_D_IN;
  wire memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg_EN;

  // register memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg
  reg memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg;
  wire memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg_D_IN,
       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg_EN;

  // register memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg
  reg memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg;
  wire memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg_D_IN,
       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg_EN;

  // register memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg
  reg [7 : 0] memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg;
  wire [7 : 0] memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg_D_IN;
  wire memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg_EN;

  // register memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg_D_IN;
  wire memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg_EN;

  // register memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg
  reg memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg;
  wire memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg_D_IN,
       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg_EN;

  // register memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg
  reg memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg;
  wire memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg_D_IN,
       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg_EN;

  // register memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrReg
  reg [7 : 0] memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrReg;
  wire [7 : 0] memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrReg_D_IN;
  wire memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrReg_EN;

  // register memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_burstCountReg_D_IN;
  wire memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_burstCountReg_EN;

  // register memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg
  reg memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg;
  wire memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg_D_IN,
       memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg_EN;

  // register memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isLastReg
  reg memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isLastReg;
  wire memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isLastReg_D_IN,
       memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isLastReg_EN;

  // register memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrReg
  reg [7 : 0] memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrReg;
  wire [7 : 0] memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrReg_D_IN;
  wire memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrReg_EN;

  // register memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_burstCountReg_D_IN;
  wire memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_burstCountReg_EN;

  // register memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg
  reg memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg;
  wire memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg_D_IN,
       memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg_EN;

  // register memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isLastReg
  reg memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isLastReg;
  wire memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isLastReg_D_IN,
       memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isLastReg_EN;

  // ports of submodule dut_rv
  wire [127 : 0] dut_rv_ifc_reportStateDbg_rec;
  wire [63 : 0] dut_rv_ifc_addrResponse_physAddr,
		dut_rv_ifc_dmaError_extra,
		dut_rv_ifc_dmaError_offset,
		dut_rv_ifc_reportMemoryTraffic_words;
  wire [31 : 0] dut_rv_ifc_configResp_pointer,
		dut_rv_ifc_dmaError_code,
		dut_rv_ifc_dmaError_pointer,
		dut_rv_portalIfc_ifcId,
		dut_rv_portalIfc_ifcType,
		dut_rv_portalIfc_indications_0_first,
		dut_rv_portalIfc_indications_1_first,
		dut_rv_portalIfc_indications_2_first,
		dut_rv_portalIfc_indications_3_first,
		dut_rv_portalIfc_indications_4_first;
  wire dut_rv_EN_ifc_addrResponse,
       dut_rv_EN_ifc_configResp,
       dut_rv_EN_ifc_dmaError,
       dut_rv_EN_ifc_reportMemoryTraffic,
       dut_rv_EN_ifc_reportStateDbg,
       dut_rv_EN_portalIfc_indications_0_deq,
       dut_rv_EN_portalIfc_indications_1_deq,
       dut_rv_EN_portalIfc_indications_2_deq,
       dut_rv_EN_portalIfc_indications_3_deq,
       dut_rv_EN_portalIfc_indications_4_deq,
       dut_rv_RDY_ifc_addrResponse,
       dut_rv_RDY_ifc_configResp,
       dut_rv_RDY_ifc_dmaError,
       dut_rv_RDY_ifc_reportMemoryTraffic,
       dut_rv_RDY_ifc_reportStateDbg,
       dut_rv_RDY_portalIfc_indications_0_deq,
       dut_rv_RDY_portalIfc_indications_0_first,
       dut_rv_RDY_portalIfc_indications_1_deq,
       dut_rv_RDY_portalIfc_indications_1_first,
       dut_rv_RDY_portalIfc_indications_2_deq,
       dut_rv_RDY_portalIfc_indications_2_first,
       dut_rv_RDY_portalIfc_indications_3_deq,
       dut_rv_RDY_portalIfc_indications_3_first,
       dut_rv_RDY_portalIfc_indications_4_deq,
       dut_rv_RDY_portalIfc_indications_4_first,
       dut_rv_portalIfc_indications_0_notEmpty,
       dut_rv_portalIfc_indications_1_notEmpty,
       dut_rv_portalIfc_indications_2_notEmpty,
       dut_rv_portalIfc_indications_3_notEmpty,
       dut_rv_portalIfc_indications_4_notEmpty;

  // ports of submodule memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_IN,
		memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_CLR,
       memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_DEQ,
       memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_ENQ,
       memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo
  wire [21 : 0] memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_D_IN,
		memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_D_OUT;
  wire memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_CLR,
       memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_DEQ,
       memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_EMPTY_N,
       memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_ENQ,
       memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_D_IN,
		memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_CLR,
       memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_DEQ,
       memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_ENQ,
       memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo
  wire [21 : 0] memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_D_IN,
		memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_D_OUT;
  wire memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_CLR,
       memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_DEQ,
       memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_EMPTY_N,
       memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_ENQ,
       memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_ctrlPort_ctrlWriteDataFifo
  wire [38 : 0] memPortal_ctrlPort_ctrlWriteDataFifo_D_IN,
		memPortal_ctrlPort_ctrlWriteDataFifo_D_OUT;
  wire memPortal_ctrlPort_ctrlWriteDataFifo_CLR,
       memPortal_ctrlPort_ctrlWriteDataFifo_DEQ,
       memPortal_ctrlPort_ctrlWriteDataFifo_EMPTY_N,
       memPortal_ctrlPort_ctrlWriteDataFifo_ENQ,
       memPortal_ctrlPort_ctrlWriteDataFifo_FULL_N;

  // ports of submodule memPortal_ctrlPort_ctrlWriteDoneFifo
  wire [5 : 0] memPortal_ctrlPort_ctrlWriteDoneFifo_D_IN,
	       memPortal_ctrlPort_ctrlWriteDoneFifo_D_OUT;
  wire memPortal_ctrlPort_ctrlWriteDoneFifo_CLR,
       memPortal_ctrlPort_ctrlWriteDoneFifo_DEQ,
       memPortal_ctrlPort_ctrlWriteDoneFifo_EMPTY_N,
       memPortal_ctrlPort_ctrlWriteDoneFifo_ENQ,
       memPortal_ctrlPort_ctrlWriteDoneFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_IN,
		memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_CLR,
       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_DEQ,
       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_ENQ,
       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo
  wire [21 : 0] memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_IN,
		memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_OUT;
  wire memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_CLR,
       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_DEQ,
       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N,
       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_ENQ,
       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_0_fifoReadDataFifo
  wire [38 : 0] memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_IN,
		memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_OUT;
  wire memPortal_indicationMemSlaves_0_fifoReadDataFifo_CLR,
       memPortal_indicationMemSlaves_0_fifoReadDataFifo_DEQ,
       memPortal_indicationMemSlaves_0_fifoReadDataFifo_EMPTY_N,
       memPortal_indicationMemSlaves_0_fifoReadDataFifo_ENQ,
       memPortal_indicationMemSlaves_0_fifoReadDataFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_IN,
		memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_CLR,
       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_DEQ,
       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_ENQ,
       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo
  wire [21 : 0] memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_IN,
		memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_OUT;
  wire memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_CLR,
       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_DEQ,
       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N,
       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_ENQ,
       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_0_fifoWriteDoneFifo
  wire [5 : 0] memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_D_IN,
	       memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_D_OUT;
  wire memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_CLR,
       memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_DEQ,
       memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_EMPTY_N,
       memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_ENQ,
       memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_D_IN,
		memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_CLR,
       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_DEQ,
       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_ENQ,
       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo
  wire [21 : 0] memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_D_IN,
		memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_D_OUT;
  wire memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_CLR,
       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_DEQ,
       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_EMPTY_N,
       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_ENQ,
       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_1_fifoReadDataFifo
  wire [38 : 0] memPortal_indicationMemSlaves_1_fifoReadDataFifo_D_IN,
		memPortal_indicationMemSlaves_1_fifoReadDataFifo_D_OUT;
  wire memPortal_indicationMemSlaves_1_fifoReadDataFifo_CLR,
       memPortal_indicationMemSlaves_1_fifoReadDataFifo_DEQ,
       memPortal_indicationMemSlaves_1_fifoReadDataFifo_EMPTY_N,
       memPortal_indicationMemSlaves_1_fifoReadDataFifo_ENQ,
       memPortal_indicationMemSlaves_1_fifoReadDataFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_D_IN,
		memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_CLR,
       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_DEQ,
       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_ENQ,
       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo
  wire [21 : 0] memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_D_IN,
		memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_D_OUT;
  wire memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_CLR,
       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_DEQ,
       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_EMPTY_N,
       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_ENQ,
       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_1_fifoWriteDoneFifo
  wire [5 : 0] memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_D_IN,
	       memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_D_OUT;
  wire memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_CLR,
       memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_DEQ,
       memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_EMPTY_N,
       memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_ENQ,
       memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_D_IN,
		memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_CLR,
       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_DEQ,
       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_ENQ,
       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo
  wire [21 : 0] memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_D_IN,
		memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_D_OUT;
  wire memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_CLR,
       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_DEQ,
       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_EMPTY_N,
       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_ENQ,
       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_2_fifoReadDataFifo
  wire [38 : 0] memPortal_indicationMemSlaves_2_fifoReadDataFifo_D_IN,
		memPortal_indicationMemSlaves_2_fifoReadDataFifo_D_OUT;
  wire memPortal_indicationMemSlaves_2_fifoReadDataFifo_CLR,
       memPortal_indicationMemSlaves_2_fifoReadDataFifo_DEQ,
       memPortal_indicationMemSlaves_2_fifoReadDataFifo_EMPTY_N,
       memPortal_indicationMemSlaves_2_fifoReadDataFifo_ENQ,
       memPortal_indicationMemSlaves_2_fifoReadDataFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_D_IN,
		memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_CLR,
       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_DEQ,
       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_ENQ,
       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo
  wire [21 : 0] memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_D_IN,
		memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_D_OUT;
  wire memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_CLR,
       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_DEQ,
       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_EMPTY_N,
       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_ENQ,
       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_2_fifoWriteDoneFifo
  wire [5 : 0] memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_D_IN,
	       memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_D_OUT;
  wire memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_CLR,
       memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_DEQ,
       memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_EMPTY_N,
       memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_ENQ,
       memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_D_IN,
		memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_CLR,
       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_DEQ,
       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_ENQ,
       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo
  wire [21 : 0] memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_D_IN,
		memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_D_OUT;
  wire memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_CLR,
       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_DEQ,
       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_EMPTY_N,
       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_ENQ,
       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_3_fifoReadDataFifo
  wire [38 : 0] memPortal_indicationMemSlaves_3_fifoReadDataFifo_D_IN,
		memPortal_indicationMemSlaves_3_fifoReadDataFifo_D_OUT;
  wire memPortal_indicationMemSlaves_3_fifoReadDataFifo_CLR,
       memPortal_indicationMemSlaves_3_fifoReadDataFifo_DEQ,
       memPortal_indicationMemSlaves_3_fifoReadDataFifo_EMPTY_N,
       memPortal_indicationMemSlaves_3_fifoReadDataFifo_ENQ,
       memPortal_indicationMemSlaves_3_fifoReadDataFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_D_IN,
		memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_CLR,
       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_DEQ,
       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_ENQ,
       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo
  wire [21 : 0] memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_D_IN,
		memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_D_OUT;
  wire memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_CLR,
       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_DEQ,
       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_EMPTY_N,
       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_ENQ,
       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_3_fifoWriteDoneFifo
  wire [5 : 0] memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_D_IN,
	       memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_D_OUT;
  wire memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_CLR,
       memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_DEQ,
       memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_EMPTY_N,
       memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_ENQ,
       memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_D_IN,
		memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_CLR,
       memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_DEQ,
       memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_ENQ,
       memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo
  wire [21 : 0] memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo_D_IN,
		memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo_D_OUT;
  wire memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo_CLR,
       memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo_DEQ,
       memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo_EMPTY_N,
       memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo_ENQ,
       memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_4_fifoReadDataFifo
  wire [38 : 0] memPortal_indicationMemSlaves_4_fifoReadDataFifo_D_IN,
		memPortal_indicationMemSlaves_4_fifoReadDataFifo_D_OUT;
  wire memPortal_indicationMemSlaves_4_fifoReadDataFifo_CLR,
       memPortal_indicationMemSlaves_4_fifoReadDataFifo_DEQ,
       memPortal_indicationMemSlaves_4_fifoReadDataFifo_EMPTY_N,
       memPortal_indicationMemSlaves_4_fifoReadDataFifo_ENQ,
       memPortal_indicationMemSlaves_4_fifoReadDataFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_D_IN,
		memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_CLR,
       memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_DEQ,
       memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_ENQ,
       memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo
  wire [21 : 0] memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo_D_IN,
		memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo_D_OUT;
  wire memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo_CLR,
       memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo_DEQ,
       memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo_EMPTY_N,
       memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo_ENQ,
       memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_4_fifoWriteDoneFifo
  wire [5 : 0] memPortal_indicationMemSlaves_4_fifoWriteDoneFifo_D_IN,
	       memPortal_indicationMemSlaves_4_fifoWriteDoneFifo_D_OUT;
  wire memPortal_indicationMemSlaves_4_fifoWriteDoneFifo_CLR,
       memPortal_indicationMemSlaves_4_fifoWriteDoneFifo_DEQ,
       memPortal_indicationMemSlaves_4_fifoWriteDoneFifo_EMPTY_N,
       memPortal_indicationMemSlaves_4_fifoWriteDoneFifo_ENQ,
       memPortal_indicationMemSlaves_4_fifoWriteDoneFifo_FULL_N;

  // ports of submodule memPortal_memslave_doneFifo
  reg [5 : 0] memPortal_memslave_doneFifo_D_IN;
  wire [5 : 0] memPortal_memslave_doneFifo_D_OUT;
  wire memPortal_memslave_doneFifo_CLR,
       memPortal_memslave_doneFifo_DEQ,
       memPortal_memslave_doneFifo_EMPTY_N,
       memPortal_memslave_doneFifo_ENQ,
       memPortal_memslave_doneFifo_FULL_N;

  // ports of submodule memPortal_memslave_req_ars
  wire [21 : 0] memPortal_memslave_req_ars_D_IN,
		memPortal_memslave_req_ars_D_OUT;
  wire memPortal_memslave_req_ars_CLR,
       memPortal_memslave_req_ars_DEQ,
       memPortal_memslave_req_ars_EMPTY_N,
       memPortal_memslave_req_ars_ENQ,
       memPortal_memslave_req_ars_FULL_N;

  // ports of submodule memPortal_memslave_req_aws
  wire [21 : 0] memPortal_memslave_req_aws_D_IN,
		memPortal_memslave_req_aws_D_OUT;
  wire memPortal_memslave_req_aws_CLR,
       memPortal_memslave_req_aws_DEQ,
       memPortal_memslave_req_aws_EMPTY_N,
       memPortal_memslave_req_aws_ENQ,
       memPortal_memslave_req_aws_FULL_N;

  // ports of submodule memPortal_memslave_rs
  wire [2 : 0] memPortal_memslave_rs_D_IN, memPortal_memslave_rs_D_OUT;
  wire memPortal_memslave_rs_CLR,
       memPortal_memslave_rs_DEQ,
       memPortal_memslave_rs_EMPTY_N,
       memPortal_memslave_rs_ENQ,
       memPortal_memslave_rs_FULL_N;

  // ports of submodule memPortal_memslave_ws
  wire [2 : 0] memPortal_memslave_ws_D_IN, memPortal_memslave_ws_D_OUT;
  wire memPortal_memslave_ws_CLR,
       memPortal_memslave_ws_DEQ,
       memPortal_memslave_ws_EMPTY_N,
       memPortal_memslave_ws_ENQ,
       memPortal_memslave_ws_FULL_N;

  // ports of submodule memPortal_putFailedIndicationFifo
  wire [31 : 0] memPortal_putFailedIndicationFifo_D_IN;
  wire memPortal_putFailedIndicationFifo_CLR,
       memPortal_putFailedIndicationFifo_DEQ,
       memPortal_putFailedIndicationFifo_ENQ;

  // rule scheduling signals
  wire WILL_FIRE_RL_memPortal_ctrlPort_writeDataRule,
       WILL_FIRE_RL_memPortal_memslave_req_ar,
       WILL_FIRE_RL_memPortal_memslave_req_aw,
       WILL_FIRE_RL_memPortal_memslave_write_done;

  // remaining internal signals
  reg [31 : 0] SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d496,
	       v___1__h2455,
	       v___1__h4201,
	       v___1__h5948,
	       v___1__h7695,
	       v___1__h9442,
	       y_avValue_data__h14282;
  reg [5 : 0] SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d504;
  reg CASE_memPortal_memslave_rs_first__18_0_memPort_ETC___d425,
      CASE_memPortal_memslave_rs_first__18_0_memPort_ETC___d519,
      CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d388,
      CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d412,
      CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d573,
      SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d512;
  wire [31 : 0] IF_dut_rv_portalIfc_indications_2_notEmpty__87_ETC___d461,
		_theResult___snd__h14336,
		v___1__h14657;
  wire [7 : 0] addr__h10078,
	       addr__h10721,
	       addr__h1319,
	       addr__h1962,
	       addr__h3065,
	       addr__h3708,
	       addr__h4812,
	       addr__h5455,
	       addr__h6559,
	       addr__h7202,
	       addr__h8306,
	       addr__h8949,
	       burstCount___1__h10116,
	       burstCount___1__h10759,
	       burstCount___1__h1357,
	       burstCount___1__h2000,
	       burstCount___1__h3103,
	       burstCount___1__h3746,
	       burstCount___1__h4850,
	       burstCount___1__h5493,
	       burstCount___1__h6597,
	       burstCount___1__h7240,
	       burstCount___1__h8344,
	       burstCount___1__h8987,
	       burstCount__h10081,
	       burstCount__h10724,
	       burstCount__h1322,
	       burstCount__h1965,
	       burstCount__h3068,
	       burstCount__h3711,
	       burstCount__h4815,
	       burstCount__h5458,
	       burstCount__h6562,
	       burstCount__h7205,
	       burstCount__h8309,
	       burstCount__h8952;
  wire IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d339,
       IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d361,
       IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d19,
       IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d41,
       IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d83,
       IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d105,
       IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d147,
       IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d169,
       IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d211,
       IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d233,
       IF_memPortal_indicationMemSlaves_4_fifoReadAdd_ETC___d275,
       IF_memPortal_indicationMemSlaves_4_fifoWriteAd_ETC___d297,
       dut_rv_portalIfc_indications_3_notEmpty__51_OR_ETC___d457,
       memPortal_indicationMemSlaves_0_fifoReadDataFi_ETC___d55,
       memPortal_indicationMemSlaves_1_fifoReadDataFi_ETC___d119,
       memPortal_indicationMemSlaves_2_fifoReadDataFi_ETC___d183,
       memPortal_indicationMemSlaves_3_fifoReadDataFi_ETC___d247,
       memPortal_indicationMemSlaves_4_fifoReadDataFi_ETC___d311;

  // value method portalIfc_ifcId
  assign portalIfc_ifcId = dut_rv_portalIfc_ifcId ;
  assign RDY_portalIfc_ifcId = 1'd1 ;

  // value method portalIfc_ifcType
  assign portalIfc_ifcType = dut_rv_portalIfc_ifcType ;
  assign RDY_portalIfc_ifcType = 1'd1 ;

  // action method portalIfc_slave_read_server_readReq_put
  assign RDY_portalIfc_slave_read_server_readReq_put =
	     memPortal_memslave_req_ars_FULL_N &&
	     memPortal_memslave_rs_FULL_N ;

  // actionvalue method portalIfc_slave_read_server_readData_get
  assign portalIfc_slave_read_server_readData_get =
	     { SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d496,
	       SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d504,
	       SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d512 } ;
  assign RDY_portalIfc_slave_read_server_readData_get =
	     memPortal_memslave_rs_EMPTY_N &&
	     CASE_memPortal_memslave_rs_first__18_0_memPort_ETC___d519 ;

  // action method portalIfc_slave_write_server_writeReq_put
  assign RDY_portalIfc_slave_write_server_writeReq_put =
	     memPortal_memslave_req_aws_FULL_N &&
	     memPortal_memslave_ws_FULL_N ;

  // action method portalIfc_slave_write_server_writeData_put
  assign RDY_portalIfc_slave_write_server_writeData_put =
	     memPortal_memslave_ws_EMPTY_N &&
	     CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d573 ;

  // actionvalue method portalIfc_slave_write_server_writeDone_get
  assign portalIfc_slave_write_server_writeDone_get =
	     memPortal_memslave_doneFifo_D_OUT ;
  assign RDY_portalIfc_slave_write_server_writeDone_get =
	     memPortal_memslave_doneFifo_EMPTY_N ;

  // value method portalIfc_interrupt__read
  assign portalIfc_interrupt__read =
	     (dut_rv_portalIfc_indications_4_notEmpty ||
	      dut_rv_portalIfc_indications_3_notEmpty__51_OR_ETC___d457) &&
	     memPortal_ctrlPort_interruptEnableReg ;
  assign RDY_portalIfc_interrupt__read = 1'd1 ;

  // action method ifc_configResp
  assign RDY_ifc_configResp = dut_rv_RDY_ifc_configResp ;

  // action method ifc_addrResponse
  assign RDY_ifc_addrResponse = dut_rv_RDY_ifc_addrResponse ;

  // action method ifc_reportStateDbg
  assign RDY_ifc_reportStateDbg = dut_rv_RDY_ifc_reportStateDbg ;

  // action method ifc_reportMemoryTraffic
  assign RDY_ifc_reportMemoryTraffic = dut_rv_RDY_ifc_reportMemoryTraffic ;

  // action method ifc_dmaError
  assign RDY_ifc_dmaError = dut_rv_RDY_ifc_dmaError ;

  // submodule dut_rv
  mkDmaIndicationProxyPortalSynth dut_rv(.id(id),
					 .CLK(CLK),
					 .RST_N(RST_N),
					 .ifc_addrResponse_physAddr(dut_rv_ifc_addrResponse_physAddr),
					 .ifc_configResp_pointer(dut_rv_ifc_configResp_pointer),
					 .ifc_dmaError_code(dut_rv_ifc_dmaError_code),
					 .ifc_dmaError_extra(dut_rv_ifc_dmaError_extra),
					 .ifc_dmaError_offset(dut_rv_ifc_dmaError_offset),
					 .ifc_dmaError_pointer(dut_rv_ifc_dmaError_pointer),
					 .ifc_reportMemoryTraffic_words(dut_rv_ifc_reportMemoryTraffic_words),
					 .ifc_reportStateDbg_rec(dut_rv_ifc_reportStateDbg_rec),
					 .EN_portalIfc_indications_0_deq(dut_rv_EN_portalIfc_indications_0_deq),
					 .EN_portalIfc_indications_1_deq(dut_rv_EN_portalIfc_indications_1_deq),
					 .EN_portalIfc_indications_2_deq(dut_rv_EN_portalIfc_indications_2_deq),
					 .EN_portalIfc_indications_3_deq(dut_rv_EN_portalIfc_indications_3_deq),
					 .EN_portalIfc_indications_4_deq(dut_rv_EN_portalIfc_indications_4_deq),
					 .EN_ifc_configResp(dut_rv_EN_ifc_configResp),
					 .EN_ifc_addrResponse(dut_rv_EN_ifc_addrResponse),
					 .EN_ifc_reportStateDbg(dut_rv_EN_ifc_reportStateDbg),
					 .EN_ifc_reportMemoryTraffic(dut_rv_EN_ifc_reportMemoryTraffic),
					 .EN_ifc_dmaError(dut_rv_EN_ifc_dmaError),
					 .portalIfc_ifcId(dut_rv_portalIfc_ifcId),
					 .RDY_portalIfc_ifcId(),
					 .portalIfc_ifcType(dut_rv_portalIfc_ifcType),
					 .RDY_portalIfc_ifcType(),
					 .RDY_portalIfc_requestSizeBits(),
					 .portalIfc_indications_0_first(dut_rv_portalIfc_indications_0_first),
					 .RDY_portalIfc_indications_0_first(dut_rv_RDY_portalIfc_indications_0_first),
					 .RDY_portalIfc_indications_0_deq(dut_rv_RDY_portalIfc_indications_0_deq),
					 .portalIfc_indications_0_notEmpty(dut_rv_portalIfc_indications_0_notEmpty),
					 .RDY_portalIfc_indications_0_notEmpty(),
					 .portalIfc_indications_1_first(dut_rv_portalIfc_indications_1_first),
					 .RDY_portalIfc_indications_1_first(dut_rv_RDY_portalIfc_indications_1_first),
					 .RDY_portalIfc_indications_1_deq(dut_rv_RDY_portalIfc_indications_1_deq),
					 .portalIfc_indications_1_notEmpty(dut_rv_portalIfc_indications_1_notEmpty),
					 .RDY_portalIfc_indications_1_notEmpty(),
					 .portalIfc_indications_2_first(dut_rv_portalIfc_indications_2_first),
					 .RDY_portalIfc_indications_2_first(dut_rv_RDY_portalIfc_indications_2_first),
					 .RDY_portalIfc_indications_2_deq(dut_rv_RDY_portalIfc_indications_2_deq),
					 .portalIfc_indications_2_notEmpty(dut_rv_portalIfc_indications_2_notEmpty),
					 .RDY_portalIfc_indications_2_notEmpty(),
					 .portalIfc_indications_3_first(dut_rv_portalIfc_indications_3_first),
					 .RDY_portalIfc_indications_3_first(dut_rv_RDY_portalIfc_indications_3_first),
					 .RDY_portalIfc_indications_3_deq(dut_rv_RDY_portalIfc_indications_3_deq),
					 .portalIfc_indications_3_notEmpty(dut_rv_portalIfc_indications_3_notEmpty),
					 .RDY_portalIfc_indications_3_notEmpty(),
					 .portalIfc_indications_4_first(dut_rv_portalIfc_indications_4_first),
					 .RDY_portalIfc_indications_4_first(dut_rv_RDY_portalIfc_indications_4_first),
					 .RDY_portalIfc_indications_4_deq(dut_rv_RDY_portalIfc_indications_4_deq),
					 .portalIfc_indications_4_notEmpty(dut_rv_portalIfc_indications_4_notEmpty),
					 .RDY_portalIfc_indications_4_notEmpty(),
					 .portalIfc_indicationSizeBits(),
					 .RDY_portalIfc_indicationSizeBits(),
					 .RDY_ifc_configResp(dut_rv_RDY_ifc_configResp),
					 .RDY_ifc_addrResponse(dut_rv_RDY_ifc_addrResponse),
					 .RDY_ifc_reportStateDbg(dut_rv_RDY_ifc_reportStateDbg),
					 .RDY_ifc_reportMemoryTraffic(dut_rv_RDY_ifc_reportMemoryTraffic),
					 .RDY_ifc_dmaError(dut_rv_RDY_ifc_dmaError));

  // submodule memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo(.RST(RST_N),
										 .CLK(CLK),
										 .D_IN(memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_IN),
										 .ENQ(memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_ENQ),
										 .DEQ(memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_DEQ),
										 .CLR(memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_CLR),
										 .D_OUT(memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_OUT),
										 .FULL_N(memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_FULL_N),
										 .EMPTY_N(memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo(.RST(RST_N),
										.CLK(CLK),
										.D_IN(memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_D_IN),
										.ENQ(memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_ENQ),
										.DEQ(memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_DEQ),
										.CLR(memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_CLR),
										.D_OUT(memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_D_OUT),
										.FULL_N(memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_FULL_N),
										.EMPTY_N(memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo(.RST(RST_N),
										  .CLK(CLK),
										  .D_IN(memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_D_IN),
										  .ENQ(memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_ENQ),
										  .DEQ(memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_DEQ),
										  .CLR(memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_CLR),
										  .D_OUT(memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_D_OUT),
										  .FULL_N(memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_FULL_N),
										  .EMPTY_N(memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo(.RST(RST_N),
										 .CLK(CLK),
										 .D_IN(memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_D_IN),
										 .ENQ(memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_ENQ),
										 .DEQ(memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_DEQ),
										 .CLR(memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_CLR),
										 .D_OUT(memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_D_OUT),
										 .FULL_N(memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_FULL_N),
										 .EMPTY_N(memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_ctrlPort_ctrlWriteDataFifo
  FIFO2 #(.width(32'd39),
	  .guarded(32'd1)) memPortal_ctrlPort_ctrlWriteDataFifo(.RST(RST_N),
								.CLK(CLK),
								.D_IN(memPortal_ctrlPort_ctrlWriteDataFifo_D_IN),
								.ENQ(memPortal_ctrlPort_ctrlWriteDataFifo_ENQ),
								.DEQ(memPortal_ctrlPort_ctrlWriteDataFifo_DEQ),
								.CLR(memPortal_ctrlPort_ctrlWriteDataFifo_CLR),
								.D_OUT(memPortal_ctrlPort_ctrlWriteDataFifo_D_OUT),
								.FULL_N(memPortal_ctrlPort_ctrlWriteDataFifo_FULL_N),
								.EMPTY_N(memPortal_ctrlPort_ctrlWriteDataFifo_EMPTY_N));

  // submodule memPortal_ctrlPort_ctrlWriteDoneFifo
  FIFO2 #(.width(32'd6),
	  .guarded(32'd1)) memPortal_ctrlPort_ctrlWriteDoneFifo(.RST(RST_N),
								.CLK(CLK),
								.D_IN(memPortal_ctrlPort_ctrlWriteDoneFifo_D_IN),
								.ENQ(memPortal_ctrlPort_ctrlWriteDoneFifo_ENQ),
								.DEQ(memPortal_ctrlPort_ctrlWriteDoneFifo_DEQ),
								.CLR(memPortal_ctrlPort_ctrlWriteDoneFifo_CLR),
								.D_OUT(memPortal_ctrlPort_ctrlWriteDoneFifo_D_OUT),
								.FULL_N(memPortal_ctrlPort_ctrlWriteDoneFifo_FULL_N),
								.EMPTY_N(memPortal_ctrlPort_ctrlWriteDoneFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo(.RST(RST_N),
											      .CLK(CLK),
											      .D_IN(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_IN),
											      .ENQ(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_ENQ),
											      .DEQ(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_DEQ),
											      .CLR(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_CLR),
											      .D_OUT(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_OUT),
											      .FULL_N(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N),
											      .EMPTY_N(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo(.RST(RST_N),
											     .CLK(CLK),
											     .D_IN(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_IN),
											     .ENQ(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_ENQ),
											     .DEQ(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_DEQ),
											     .CLR(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_CLR),
											     .D_OUT(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_OUT),
											     .FULL_N(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_FULL_N),
											     .EMPTY_N(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_0_fifoReadDataFifo
  FIFO2 #(.width(32'd39),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_0_fifoReadDataFifo(.RST(RST_N),
									    .CLK(CLK),
									    .D_IN(memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_IN),
									    .ENQ(memPortal_indicationMemSlaves_0_fifoReadDataFifo_ENQ),
									    .DEQ(memPortal_indicationMemSlaves_0_fifoReadDataFifo_DEQ),
									    .CLR(memPortal_indicationMemSlaves_0_fifoReadDataFifo_CLR),
									    .D_OUT(memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_OUT),
									    .FULL_N(memPortal_indicationMemSlaves_0_fifoReadDataFifo_FULL_N),
									    .EMPTY_N(memPortal_indicationMemSlaves_0_fifoReadDataFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo(.RST(RST_N),
											       .CLK(CLK),
											       .D_IN(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_IN),
											       .ENQ(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_ENQ),
											       .DEQ(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_DEQ),
											       .CLR(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_CLR),
											       .D_OUT(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_OUT),
											       .FULL_N(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N),
											       .EMPTY_N(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo(.RST(RST_N),
											      .CLK(CLK),
											      .D_IN(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_IN),
											      .ENQ(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_ENQ),
											      .DEQ(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_DEQ),
											      .CLR(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_CLR),
											      .D_OUT(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_OUT),
											      .FULL_N(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_FULL_N),
											      .EMPTY_N(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_0_fifoWriteDoneFifo
  FIFO2 #(.width(32'd6),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_0_fifoWriteDoneFifo(.RST(RST_N),
									     .CLK(CLK),
									     .D_IN(memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_D_IN),
									     .ENQ(memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_ENQ),
									     .DEQ(memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_DEQ),
									     .CLR(memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_CLR),
									     .D_OUT(memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_D_OUT),
									     .FULL_N(memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_FULL_N),
									     .EMPTY_N(memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo(.RST(RST_N),
											      .CLK(CLK),
											      .D_IN(memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_D_IN),
											      .ENQ(memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_ENQ),
											      .DEQ(memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_DEQ),
											      .CLR(memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_CLR),
											      .D_OUT(memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_D_OUT),
											      .FULL_N(memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_FULL_N),
											      .EMPTY_N(memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo(.RST(RST_N),
											     .CLK(CLK),
											     .D_IN(memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_D_IN),
											     .ENQ(memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_ENQ),
											     .DEQ(memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_DEQ),
											     .CLR(memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_CLR),
											     .D_OUT(memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_D_OUT),
											     .FULL_N(memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_FULL_N),
											     .EMPTY_N(memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_1_fifoReadDataFifo
  FIFO2 #(.width(32'd39),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_1_fifoReadDataFifo(.RST(RST_N),
									    .CLK(CLK),
									    .D_IN(memPortal_indicationMemSlaves_1_fifoReadDataFifo_D_IN),
									    .ENQ(memPortal_indicationMemSlaves_1_fifoReadDataFifo_ENQ),
									    .DEQ(memPortal_indicationMemSlaves_1_fifoReadDataFifo_DEQ),
									    .CLR(memPortal_indicationMemSlaves_1_fifoReadDataFifo_CLR),
									    .D_OUT(memPortal_indicationMemSlaves_1_fifoReadDataFifo_D_OUT),
									    .FULL_N(memPortal_indicationMemSlaves_1_fifoReadDataFifo_FULL_N),
									    .EMPTY_N(memPortal_indicationMemSlaves_1_fifoReadDataFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo(.RST(RST_N),
											       .CLK(CLK),
											       .D_IN(memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_D_IN),
											       .ENQ(memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_ENQ),
											       .DEQ(memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_DEQ),
											       .CLR(memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_CLR),
											       .D_OUT(memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_D_OUT),
											       .FULL_N(memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_FULL_N),
											       .EMPTY_N(memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo(.RST(RST_N),
											      .CLK(CLK),
											      .D_IN(memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_D_IN),
											      .ENQ(memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_ENQ),
											      .DEQ(memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_DEQ),
											      .CLR(memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_CLR),
											      .D_OUT(memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_D_OUT),
											      .FULL_N(memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_FULL_N),
											      .EMPTY_N(memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_1_fifoWriteDoneFifo
  FIFO2 #(.width(32'd6),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_1_fifoWriteDoneFifo(.RST(RST_N),
									     .CLK(CLK),
									     .D_IN(memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_D_IN),
									     .ENQ(memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_ENQ),
									     .DEQ(memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_DEQ),
									     .CLR(memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_CLR),
									     .D_OUT(memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_D_OUT),
									     .FULL_N(memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_FULL_N),
									     .EMPTY_N(memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo(.RST(RST_N),
											      .CLK(CLK),
											      .D_IN(memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_D_IN),
											      .ENQ(memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_ENQ),
											      .DEQ(memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_DEQ),
											      .CLR(memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_CLR),
											      .D_OUT(memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_D_OUT),
											      .FULL_N(memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_FULL_N),
											      .EMPTY_N(memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo(.RST(RST_N),
											     .CLK(CLK),
											     .D_IN(memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_D_IN),
											     .ENQ(memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_ENQ),
											     .DEQ(memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_DEQ),
											     .CLR(memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_CLR),
											     .D_OUT(memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_D_OUT),
											     .FULL_N(memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_FULL_N),
											     .EMPTY_N(memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_2_fifoReadDataFifo
  FIFO2 #(.width(32'd39),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_2_fifoReadDataFifo(.RST(RST_N),
									    .CLK(CLK),
									    .D_IN(memPortal_indicationMemSlaves_2_fifoReadDataFifo_D_IN),
									    .ENQ(memPortal_indicationMemSlaves_2_fifoReadDataFifo_ENQ),
									    .DEQ(memPortal_indicationMemSlaves_2_fifoReadDataFifo_DEQ),
									    .CLR(memPortal_indicationMemSlaves_2_fifoReadDataFifo_CLR),
									    .D_OUT(memPortal_indicationMemSlaves_2_fifoReadDataFifo_D_OUT),
									    .FULL_N(memPortal_indicationMemSlaves_2_fifoReadDataFifo_FULL_N),
									    .EMPTY_N(memPortal_indicationMemSlaves_2_fifoReadDataFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo(.RST(RST_N),
											       .CLK(CLK),
											       .D_IN(memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_D_IN),
											       .ENQ(memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_ENQ),
											       .DEQ(memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_DEQ),
											       .CLR(memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_CLR),
											       .D_OUT(memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_D_OUT),
											       .FULL_N(memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_FULL_N),
											       .EMPTY_N(memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo(.RST(RST_N),
											      .CLK(CLK),
											      .D_IN(memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_D_IN),
											      .ENQ(memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_ENQ),
											      .DEQ(memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_DEQ),
											      .CLR(memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_CLR),
											      .D_OUT(memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_D_OUT),
											      .FULL_N(memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_FULL_N),
											      .EMPTY_N(memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_2_fifoWriteDoneFifo
  FIFO2 #(.width(32'd6),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_2_fifoWriteDoneFifo(.RST(RST_N),
									     .CLK(CLK),
									     .D_IN(memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_D_IN),
									     .ENQ(memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_ENQ),
									     .DEQ(memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_DEQ),
									     .CLR(memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_CLR),
									     .D_OUT(memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_D_OUT),
									     .FULL_N(memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_FULL_N),
									     .EMPTY_N(memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo(.RST(RST_N),
											      .CLK(CLK),
											      .D_IN(memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_D_IN),
											      .ENQ(memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_ENQ),
											      .DEQ(memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_DEQ),
											      .CLR(memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_CLR),
											      .D_OUT(memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_D_OUT),
											      .FULL_N(memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_FULL_N),
											      .EMPTY_N(memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo(.RST(RST_N),
											     .CLK(CLK),
											     .D_IN(memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_D_IN),
											     .ENQ(memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_ENQ),
											     .DEQ(memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_DEQ),
											     .CLR(memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_CLR),
											     .D_OUT(memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_D_OUT),
											     .FULL_N(memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_FULL_N),
											     .EMPTY_N(memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_3_fifoReadDataFifo
  FIFO2 #(.width(32'd39),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_3_fifoReadDataFifo(.RST(RST_N),
									    .CLK(CLK),
									    .D_IN(memPortal_indicationMemSlaves_3_fifoReadDataFifo_D_IN),
									    .ENQ(memPortal_indicationMemSlaves_3_fifoReadDataFifo_ENQ),
									    .DEQ(memPortal_indicationMemSlaves_3_fifoReadDataFifo_DEQ),
									    .CLR(memPortal_indicationMemSlaves_3_fifoReadDataFifo_CLR),
									    .D_OUT(memPortal_indicationMemSlaves_3_fifoReadDataFifo_D_OUT),
									    .FULL_N(memPortal_indicationMemSlaves_3_fifoReadDataFifo_FULL_N),
									    .EMPTY_N(memPortal_indicationMemSlaves_3_fifoReadDataFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo(.RST(RST_N),
											       .CLK(CLK),
											       .D_IN(memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_D_IN),
											       .ENQ(memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_ENQ),
											       .DEQ(memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_DEQ),
											       .CLR(memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_CLR),
											       .D_OUT(memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_D_OUT),
											       .FULL_N(memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_FULL_N),
											       .EMPTY_N(memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo(.RST(RST_N),
											      .CLK(CLK),
											      .D_IN(memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_D_IN),
											      .ENQ(memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_ENQ),
											      .DEQ(memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_DEQ),
											      .CLR(memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_CLR),
											      .D_OUT(memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_D_OUT),
											      .FULL_N(memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_FULL_N),
											      .EMPTY_N(memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_3_fifoWriteDoneFifo
  FIFO2 #(.width(32'd6),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_3_fifoWriteDoneFifo(.RST(RST_N),
									     .CLK(CLK),
									     .D_IN(memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_D_IN),
									     .ENQ(memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_ENQ),
									     .DEQ(memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_DEQ),
									     .CLR(memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_CLR),
									     .D_OUT(memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_D_OUT),
									     .FULL_N(memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_FULL_N),
									     .EMPTY_N(memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo(.RST(RST_N),
											      .CLK(CLK),
											      .D_IN(memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_D_IN),
											      .ENQ(memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_ENQ),
											      .DEQ(memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_DEQ),
											      .CLR(memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_CLR),
											      .D_OUT(memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_D_OUT),
											      .FULL_N(memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_FULL_N),
											      .EMPTY_N(memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo(.RST(RST_N),
											     .CLK(CLK),
											     .D_IN(memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo_D_IN),
											     .ENQ(memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo_ENQ),
											     .DEQ(memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo_DEQ),
											     .CLR(memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo_CLR),
											     .D_OUT(memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo_D_OUT),
											     .FULL_N(memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo_FULL_N),
											     .EMPTY_N(memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_4_fifoReadDataFifo
  FIFO2 #(.width(32'd39),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_4_fifoReadDataFifo(.RST(RST_N),
									    .CLK(CLK),
									    .D_IN(memPortal_indicationMemSlaves_4_fifoReadDataFifo_D_IN),
									    .ENQ(memPortal_indicationMemSlaves_4_fifoReadDataFifo_ENQ),
									    .DEQ(memPortal_indicationMemSlaves_4_fifoReadDataFifo_DEQ),
									    .CLR(memPortal_indicationMemSlaves_4_fifoReadDataFifo_CLR),
									    .D_OUT(memPortal_indicationMemSlaves_4_fifoReadDataFifo_D_OUT),
									    .FULL_N(memPortal_indicationMemSlaves_4_fifoReadDataFifo_FULL_N),
									    .EMPTY_N(memPortal_indicationMemSlaves_4_fifoReadDataFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo(.RST(RST_N),
											       .CLK(CLK),
											       .D_IN(memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_D_IN),
											       .ENQ(memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_ENQ),
											       .DEQ(memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_DEQ),
											       .CLR(memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_CLR),
											       .D_OUT(memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_D_OUT),
											       .FULL_N(memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_FULL_N),
											       .EMPTY_N(memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo(.RST(RST_N),
											      .CLK(CLK),
											      .D_IN(memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo_D_IN),
											      .ENQ(memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo_ENQ),
											      .DEQ(memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo_DEQ),
											      .CLR(memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo_CLR),
											      .D_OUT(memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo_D_OUT),
											      .FULL_N(memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo_FULL_N),
											      .EMPTY_N(memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_4_fifoWriteDoneFifo
  FIFO2 #(.width(32'd6),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_4_fifoWriteDoneFifo(.RST(RST_N),
									     .CLK(CLK),
									     .D_IN(memPortal_indicationMemSlaves_4_fifoWriteDoneFifo_D_IN),
									     .ENQ(memPortal_indicationMemSlaves_4_fifoWriteDoneFifo_ENQ),
									     .DEQ(memPortal_indicationMemSlaves_4_fifoWriteDoneFifo_DEQ),
									     .CLR(memPortal_indicationMemSlaves_4_fifoWriteDoneFifo_CLR),
									     .D_OUT(memPortal_indicationMemSlaves_4_fifoWriteDoneFifo_D_OUT),
									     .FULL_N(memPortal_indicationMemSlaves_4_fifoWriteDoneFifo_FULL_N),
									     .EMPTY_N(memPortal_indicationMemSlaves_4_fifoWriteDoneFifo_EMPTY_N));

  // submodule memPortal_memslave_doneFifo
  FIFO1 #(.width(32'd6),
	  .guarded(32'd1)) memPortal_memslave_doneFifo(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(memPortal_memslave_doneFifo_D_IN),
						       .ENQ(memPortal_memslave_doneFifo_ENQ),
						       .DEQ(memPortal_memslave_doneFifo_DEQ),
						       .CLR(memPortal_memslave_doneFifo_CLR),
						       .D_OUT(memPortal_memslave_doneFifo_D_OUT),
						       .FULL_N(memPortal_memslave_doneFifo_FULL_N),
						       .EMPTY_N(memPortal_memslave_doneFifo_EMPTY_N));

  // submodule memPortal_memslave_req_ars
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_memslave_req_ars(.RST(RST_N),
						      .CLK(CLK),
						      .D_IN(memPortal_memslave_req_ars_D_IN),
						      .ENQ(memPortal_memslave_req_ars_ENQ),
						      .DEQ(memPortal_memslave_req_ars_DEQ),
						      .CLR(memPortal_memslave_req_ars_CLR),
						      .D_OUT(memPortal_memslave_req_ars_D_OUT),
						      .FULL_N(memPortal_memslave_req_ars_FULL_N),
						      .EMPTY_N(memPortal_memslave_req_ars_EMPTY_N));

  // submodule memPortal_memslave_req_aws
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_memslave_req_aws(.RST(RST_N),
						      .CLK(CLK),
						      .D_IN(memPortal_memslave_req_aws_D_IN),
						      .ENQ(memPortal_memslave_req_aws_ENQ),
						      .DEQ(memPortal_memslave_req_aws_DEQ),
						      .CLR(memPortal_memslave_req_aws_CLR),
						      .D_OUT(memPortal_memslave_req_aws_D_OUT),
						      .FULL_N(memPortal_memslave_req_aws_FULL_N),
						      .EMPTY_N(memPortal_memslave_req_aws_EMPTY_N));

  // submodule memPortal_memslave_rs
  FIFO1 #(.width(32'd3), .guarded(32'd1)) memPortal_memslave_rs(.RST(RST_N),
								.CLK(CLK),
								.D_IN(memPortal_memslave_rs_D_IN),
								.ENQ(memPortal_memslave_rs_ENQ),
								.DEQ(memPortal_memslave_rs_DEQ),
								.CLR(memPortal_memslave_rs_CLR),
								.D_OUT(memPortal_memslave_rs_D_OUT),
								.FULL_N(memPortal_memslave_rs_FULL_N),
								.EMPTY_N(memPortal_memslave_rs_EMPTY_N));

  // submodule memPortal_memslave_ws
  FIFO1 #(.width(32'd3), .guarded(32'd1)) memPortal_memslave_ws(.RST(RST_N),
								.CLK(CLK),
								.D_IN(memPortal_memslave_ws_D_IN),
								.ENQ(memPortal_memslave_ws_ENQ),
								.DEQ(memPortal_memslave_ws_DEQ),
								.CLR(memPortal_memslave_ws_CLR),
								.D_OUT(memPortal_memslave_ws_D_OUT),
								.FULL_N(memPortal_memslave_ws_FULL_N),
								.EMPTY_N(memPortal_memslave_ws_EMPTY_N));

  // submodule memPortal_putFailedIndicationFifo
  FIFO2 #(.width(32'd32),
	  .guarded(32'd1)) memPortal_putFailedIndicationFifo(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(memPortal_putFailedIndicationFifo_D_IN),
							     .ENQ(memPortal_putFailedIndicationFifo_ENQ),
							     .DEQ(memPortal_putFailedIndicationFifo_DEQ),
							     .CLR(memPortal_putFailedIndicationFifo_CLR),
							     .D_OUT(),
							     .FULL_N(),
							     .EMPTY_N());

  // rule RL_memPortal_memslave_req_aw
  assign WILL_FIRE_RL_memPortal_memslave_req_aw =
	     memPortal_memslave_ws_EMPTY_N &&
	     memPortal_memslave_req_aws_EMPTY_N &&
	     CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d412 ;

  // rule RL_memPortal_memslave_write_done
  assign WILL_FIRE_RL_memPortal_memslave_write_done =
	     memPortal_memslave_ws_EMPTY_N &&
	     memPortal_memslave_doneFifo_FULL_N &&
	     CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d388 ;

  // rule RL_memPortal_memslave_req_ar
  assign WILL_FIRE_RL_memPortal_memslave_req_ar =
	     memPortal_memslave_req_ars_EMPTY_N &&
	     memPortal_memslave_rs_EMPTY_N &&
	     CASE_memPortal_memslave_rs_first__18_0_memPort_ETC___d425 ;

  // rule RL_memPortal_ctrlPort_writeDataRule
  assign WILL_FIRE_RL_memPortal_ctrlPort_writeDataRule =
	     memPortal_ctrlPort_ctrlWriteDataFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_EMPTY_N &&
	     (!memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_D_OUT[0] ||
	      memPortal_ctrlPort_ctrlWriteDoneFifo_FULL_N) ;

  // register memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg_D_IN =
	     addr__h10078 + 8'd1 ;
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg_EN =
	     memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg_D_IN =
	     burstCount__h10081 - 8'd1 ;
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg_EN =
	     memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg_D_IN =
	     memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg ?
	       memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg ;
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg_EN =
	     memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg_D_IN =
	     burstCount__h10081 == 8'd2 ;
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg_EN =
	     memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg_D_IN =
	     addr__h10721 + 8'd1 ;
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg_EN =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg_D_IN =
	     burstCount__h10724 - 8'd1 ;
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg_EN =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg_D_IN =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg ?
	       memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg ;
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg_EN =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg_D_IN =
	     burstCount__h10724 == 8'd2 ;
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg_EN =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_ctrlPort_interruptEnableReg
  assign memPortal_ctrlPort_interruptEnableReg_D_IN =
	     memPortal_ctrlPort_ctrlWriteDataFifo_D_OUT[7] ;
  assign memPortal_ctrlPort_interruptEnableReg_EN =
	     WILL_FIRE_RL_memPortal_ctrlPort_writeDataRule &&
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_D_OUT[22:15] ==
	     8'h04 ;

  // register memPortal_ctrlPort_outOfRangeReadCountReg
  assign memPortal_ctrlPort_outOfRangeReadCountReg_D_IN = 32'h0 ;
  assign memPortal_ctrlPort_outOfRangeReadCountReg_EN = 1'b0 ;

  // register memPortal_ctrlPort_outOfRangeWriteCount
  assign memPortal_ctrlPort_outOfRangeWriteCount_D_IN = 32'h0 ;
  assign memPortal_ctrlPort_outOfRangeWriteCount_EN = 1'b0 ;

  // register memPortal_ctrlPort_underflowReadCountReg
  assign memPortal_ctrlPort_underflowReadCountReg_D_IN = 32'h0 ;
  assign memPortal_ctrlPort_underflowReadCountReg_EN = 1'b0 ;

  // register memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg_D_IN =
	     addr__h1319 + 8'd1 ;
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg_EN =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg_D_IN =
	     burstCount__h1322 - 8'd1 ;
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg_EN =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg_D_IN =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg ;
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg_EN =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg_D_IN =
	     burstCount__h1322 == 8'd2 ;
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg_EN =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg_D_IN =
	     addr__h1962 + 8'd1 ;
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg_EN =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg_D_IN =
	     burstCount__h1965 - 8'd1 ;
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg_EN =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg_D_IN =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg ;
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg_EN =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg_D_IN =
	     burstCount__h1965 == 8'd2 ;
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg_EN =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg_D_IN =
	     addr__h3065 + 8'd1 ;
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg_EN =
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg_D_IN =
	     burstCount__h3068 - 8'd1 ;
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg_EN =
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg_D_IN =
	     IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d83 ;
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg_EN =
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg_D_IN =
	     burstCount__h3068 == 8'd2 ;
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg_EN =
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg_D_IN =
	     addr__h3708 + 8'd1 ;
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg_EN =
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg_D_IN =
	     burstCount__h3711 - 8'd1 ;
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg_EN =
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg_D_IN =
	     IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d105 ;
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg_EN =
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg_D_IN =
	     burstCount__h3711 == 8'd2 ;
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg_EN =
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg_D_IN =
	     addr__h4812 + 8'd1 ;
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg_EN =
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg_D_IN =
	     burstCount__h4815 - 8'd1 ;
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg_EN =
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg_D_IN =
	     IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d147 ;
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg_EN =
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg_D_IN =
	     burstCount__h4815 == 8'd2 ;
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg_EN =
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg_D_IN =
	     addr__h5455 + 8'd1 ;
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg_EN =
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg_D_IN =
	     burstCount__h5458 - 8'd1 ;
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg_EN =
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg_D_IN =
	     IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d169 ;
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg_EN =
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg_D_IN =
	     burstCount__h5458 == 8'd2 ;
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg_EN =
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg_D_IN =
	     addr__h6559 + 8'd1 ;
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg_EN =
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg_D_IN =
	     burstCount__h6562 - 8'd1 ;
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg_EN =
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg_D_IN =
	     IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d211 ;
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg_EN =
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg_D_IN =
	     burstCount__h6562 == 8'd2 ;
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg_EN =
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg_D_IN =
	     addr__h7202 + 8'd1 ;
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg_EN =
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg_D_IN =
	     burstCount__h7205 - 8'd1 ;
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg_EN =
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg_D_IN =
	     IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d233 ;
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg_EN =
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg_D_IN =
	     burstCount__h7205 == 8'd2 ;
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg_EN =
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrReg
  assign memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrReg_D_IN =
	     addr__h8306 + 8'd1 ;
  assign memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrReg_EN =
	     memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_burstCountReg
  assign memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_burstCountReg_D_IN =
	     burstCount__h8309 - 8'd1 ;
  assign memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_burstCountReg_EN =
	     memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg
  assign memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg_D_IN =
	     IF_memPortal_indicationMemSlaves_4_fifoReadAdd_ETC___d275 ;
  assign memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg_EN =
	     memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isLastReg
  assign memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isLastReg_D_IN =
	     burstCount__h8309 == 8'd2 ;
  assign memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isLastReg_EN =
	     memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrReg
  assign memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrReg_D_IN =
	     addr__h8949 + 8'd1 ;
  assign memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrReg_EN =
	     memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_burstCountReg
  assign memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_burstCountReg_D_IN =
	     burstCount__h8952 - 8'd1 ;
  assign memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_burstCountReg_EN =
	     memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg
  assign memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg_D_IN =
	     IF_memPortal_indicationMemSlaves_4_fifoWriteAd_ETC___d297 ;
  assign memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg_EN =
	     memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isLastReg
  assign memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isLastReg_D_IN =
	     burstCount__h8952 == 8'd2 ;
  assign memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isLastReg_EN =
	     memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // submodule dut_rv
  assign dut_rv_ifc_addrResponse_physAddr = ifc_addrResponse_physAddr ;
  assign dut_rv_ifc_configResp_pointer = ifc_configResp_pointer ;
  assign dut_rv_ifc_dmaError_code = ifc_dmaError_code ;
  assign dut_rv_ifc_dmaError_extra = ifc_dmaError_extra ;
  assign dut_rv_ifc_dmaError_offset = ifc_dmaError_offset ;
  assign dut_rv_ifc_dmaError_pointer = ifc_dmaError_pointer ;
  assign dut_rv_ifc_reportMemoryTraffic_words =
	     ifc_reportMemoryTraffic_words ;
  assign dut_rv_ifc_reportStateDbg_rec = ifc_reportStateDbg_rec ;
  assign dut_rv_EN_portalIfc_indications_0_deq =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoReadDataFi_ETC___d55 &&
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15] ==
	     8'd0 ;
  assign dut_rv_EN_portalIfc_indications_1_deq =
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_1_fifoReadDataFi_ETC___d119 &&
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15] ==
	     8'd0 ;
  assign dut_rv_EN_portalIfc_indications_2_deq =
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_2_fifoReadDataFi_ETC___d183 &&
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15] ==
	     8'd0 ;
  assign dut_rv_EN_portalIfc_indications_3_deq =
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_3_fifoReadDataFi_ETC___d247 &&
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15] ==
	     8'd0 ;
  assign dut_rv_EN_portalIfc_indications_4_deq =
	     memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_4_fifoReadDataFi_ETC___d311 &&
	     memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15] ==
	     8'd0 ;
  assign dut_rv_EN_ifc_configResp = EN_ifc_configResp ;
  assign dut_rv_EN_ifc_addrResponse = EN_ifc_addrResponse ;
  assign dut_rv_EN_ifc_reportStateDbg = EN_ifc_reportStateDbg ;
  assign dut_rv_EN_ifc_reportMemoryTraffic = EN_ifc_reportMemoryTraffic ;
  assign dut_rv_EN_ifc_dmaError = EN_ifc_dmaError ;

  // submodule memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h10078,
	       burstCount__h10081,
	       memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d339 } ;
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_DEQ =
	     EN_portalIfc_slave_read_server_readData_get &&
	     memPortal_memslave_rs_D_OUT == 3'd0 ;
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_CLR = 1'b0 ;

  // submodule memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_ars_D_OUT ;
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_ar &&
	     memPortal_memslave_rs_D_OUT == 3'd0 ;
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_DEQ =
	     memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d339 ;
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_CLR = 1'b0 ;

  // submodule memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h10721,
	       burstCount__h10724,
	       memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d361 } ;
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_DEQ =
	     WILL_FIRE_RL_memPortal_ctrlPort_writeDataRule ;
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_CLR = 1'b0 ;

  // submodule memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_aws_D_OUT ;
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_aw &&
	     memPortal_memslave_ws_D_OUT == 3'd0 ;
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_DEQ =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d361 ;
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_CLR = 1'b0 ;

  // submodule memPortal_ctrlPort_ctrlWriteDataFifo
  assign memPortal_ctrlPort_ctrlWriteDataFifo_D_IN =
	     portalIfc_slave_write_server_writeData_put ;
  assign memPortal_ctrlPort_ctrlWriteDataFifo_ENQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_memslave_ws_D_OUT == 3'd0 ;
  assign memPortal_ctrlPort_ctrlWriteDataFifo_DEQ =
	     WILL_FIRE_RL_memPortal_ctrlPort_writeDataRule ;
  assign memPortal_ctrlPort_ctrlWriteDataFifo_CLR = 1'b0 ;

  // submodule memPortal_ctrlPort_ctrlWriteDoneFifo
  assign memPortal_ctrlPort_ctrlWriteDoneFifo_D_IN =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_D_OUT[6:1] ;
  assign memPortal_ctrlPort_ctrlWriteDoneFifo_ENQ =
	     WILL_FIRE_RL_memPortal_ctrlPort_writeDataRule &&
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_D_OUT[0] ;
  assign memPortal_ctrlPort_ctrlWriteDoneFifo_DEQ =
	     WILL_FIRE_RL_memPortal_memslave_write_done &&
	     memPortal_memslave_ws_D_OUT == 3'd0 ;
  assign memPortal_ctrlPort_ctrlWriteDoneFifo_CLR = 1'b0 ;

  // submodule memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h1319,
	       burstCount__h1322,
	       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d19 } ;
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_DEQ =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoReadDataFi_ETC___d55 ;
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_ars_D_OUT ;
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_ar &&
	     memPortal_memslave_rs_D_OUT == 3'd1 ;
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_DEQ =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d19 ;
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_0_fifoReadDataFifo
  assign memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_IN =
	     { v___1__h2455,
	       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_OUT[6:0] } ;
  assign memPortal_indicationMemSlaves_0_fifoReadDataFifo_ENQ =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoReadDataFi_ETC___d55 ;
  assign memPortal_indicationMemSlaves_0_fifoReadDataFifo_DEQ =
	     EN_portalIfc_slave_read_server_readData_get &&
	     memPortal_memslave_rs_D_OUT == 3'd1 ;
  assign memPortal_indicationMemSlaves_0_fifoReadDataFifo_CLR = 1'b0 ;

  // submodule memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h1962,
	       burstCount__h1965,
	       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d41 } ;
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_DEQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_memslave_ws_D_OUT == 3'd1 ;
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_aws_D_OUT ;
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_aw &&
	     memPortal_memslave_ws_D_OUT == 3'd1 ;
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_DEQ =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d41 ;
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_0_fifoWriteDoneFifo
  assign memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_D_IN =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[6:1] ;
  assign memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_ENQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] &&
	     memPortal_memslave_ws_D_OUT == 3'd1 ;
  assign memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_DEQ =
	     WILL_FIRE_RL_memPortal_memslave_write_done &&
	     memPortal_memslave_ws_D_OUT == 3'd1 ;
  assign memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_CLR = 1'b0 ;

  // submodule memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h3065,
	       burstCount__h3068,
	       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d83 } ;
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_DEQ =
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_1_fifoReadDataFi_ETC___d119 ;
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_ars_D_OUT ;
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_ar &&
	     memPortal_memslave_rs_D_OUT == 3'd2 ;
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_DEQ =
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d83 ;
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_1_fifoReadDataFifo
  assign memPortal_indicationMemSlaves_1_fifoReadDataFifo_D_IN =
	     { v___1__h4201,
	       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_D_OUT[6:0] } ;
  assign memPortal_indicationMemSlaves_1_fifoReadDataFifo_ENQ =
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_1_fifoReadDataFi_ETC___d119 ;
  assign memPortal_indicationMemSlaves_1_fifoReadDataFifo_DEQ =
	     EN_portalIfc_slave_read_server_readData_get &&
	     memPortal_memslave_rs_D_OUT == 3'd2 ;
  assign memPortal_indicationMemSlaves_1_fifoReadDataFifo_CLR = 1'b0 ;

  // submodule memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h3708,
	       burstCount__h3711,
	       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d105 } ;
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_DEQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_memslave_ws_D_OUT == 3'd2 ;
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_aws_D_OUT ;
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_aw &&
	     memPortal_memslave_ws_D_OUT == 3'd2 ;
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_DEQ =
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d105 ;
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_1_fifoWriteDoneFifo
  assign memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_D_IN =
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[6:1] ;
  assign memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_ENQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] &&
	     memPortal_memslave_ws_D_OUT == 3'd2 ;
  assign memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_DEQ =
	     WILL_FIRE_RL_memPortal_memslave_write_done &&
	     memPortal_memslave_ws_D_OUT == 3'd2 ;
  assign memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_CLR = 1'b0 ;

  // submodule memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h4812,
	       burstCount__h4815,
	       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d147 } ;
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_DEQ =
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_2_fifoReadDataFi_ETC___d183 ;
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_ars_D_OUT ;
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_ar &&
	     memPortal_memslave_rs_D_OUT == 3'd3 ;
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_DEQ =
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d147 ;
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_2_fifoReadDataFifo
  assign memPortal_indicationMemSlaves_2_fifoReadDataFifo_D_IN =
	     { v___1__h5948,
	       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_D_OUT[6:0] } ;
  assign memPortal_indicationMemSlaves_2_fifoReadDataFifo_ENQ =
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_2_fifoReadDataFi_ETC___d183 ;
  assign memPortal_indicationMemSlaves_2_fifoReadDataFifo_DEQ =
	     EN_portalIfc_slave_read_server_readData_get &&
	     memPortal_memslave_rs_D_OUT == 3'd3 ;
  assign memPortal_indicationMemSlaves_2_fifoReadDataFifo_CLR = 1'b0 ;

  // submodule memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h5455,
	       burstCount__h5458,
	       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d169 } ;
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_DEQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_memslave_ws_D_OUT == 3'd3 ;
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_aws_D_OUT ;
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_aw &&
	     memPortal_memslave_ws_D_OUT == 3'd3 ;
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_DEQ =
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d169 ;
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_2_fifoWriteDoneFifo
  assign memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_D_IN =
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[6:1] ;
  assign memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_ENQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] &&
	     memPortal_memslave_ws_D_OUT == 3'd3 ;
  assign memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_DEQ =
	     WILL_FIRE_RL_memPortal_memslave_write_done &&
	     memPortal_memslave_ws_D_OUT == 3'd3 ;
  assign memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_CLR = 1'b0 ;

  // submodule memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h6559,
	       burstCount__h6562,
	       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d211 } ;
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_DEQ =
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_3_fifoReadDataFi_ETC___d247 ;
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_ars_D_OUT ;
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_ar &&
	     memPortal_memslave_rs_D_OUT == 3'd4 ;
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_DEQ =
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d211 ;
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_3_fifoReadDataFifo
  assign memPortal_indicationMemSlaves_3_fifoReadDataFifo_D_IN =
	     { v___1__h7695,
	       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_D_OUT[6:0] } ;
  assign memPortal_indicationMemSlaves_3_fifoReadDataFifo_ENQ =
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_3_fifoReadDataFi_ETC___d247 ;
  assign memPortal_indicationMemSlaves_3_fifoReadDataFifo_DEQ =
	     EN_portalIfc_slave_read_server_readData_get &&
	     memPortal_memslave_rs_D_OUT == 3'd4 ;
  assign memPortal_indicationMemSlaves_3_fifoReadDataFifo_CLR = 1'b0 ;

  // submodule memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h7202,
	       burstCount__h7205,
	       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d233 } ;
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_DEQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_memslave_ws_D_OUT == 3'd4 ;
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_aws_D_OUT ;
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_aw &&
	     memPortal_memslave_ws_D_OUT == 3'd4 ;
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_DEQ =
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d233 ;
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_3_fifoWriteDoneFifo
  assign memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_D_IN =
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[6:1] ;
  assign memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_ENQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] &&
	     memPortal_memslave_ws_D_OUT == 3'd4 ;
  assign memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_DEQ =
	     WILL_FIRE_RL_memPortal_memslave_write_done &&
	     memPortal_memslave_ws_D_OUT == 3'd4 ;
  assign memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_CLR = 1'b0 ;

  // submodule memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo
  assign memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h8306,
	       burstCount__h8309,
	       memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_indicationMemSlaves_4_fifoReadAdd_ETC___d275 } ;
  assign memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_DEQ =
	     memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_4_fifoReadDataFi_ETC___d311 ;
  assign memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo
  assign memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_ars_D_OUT ;
  assign memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_ar &&
	     memPortal_memslave_rs_D_OUT == 3'd5 ;
  assign memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo_DEQ =
	     memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_indicationMemSlaves_4_fifoReadAdd_ETC___d275 ;
  assign memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_4_fifoReadDataFifo
  assign memPortal_indicationMemSlaves_4_fifoReadDataFifo_D_IN =
	     { v___1__h9442,
	       memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_D_OUT[6:0] } ;
  assign memPortal_indicationMemSlaves_4_fifoReadDataFifo_ENQ =
	     memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_4_fifoReadDataFi_ETC___d311 ;
  assign memPortal_indicationMemSlaves_4_fifoReadDataFifo_DEQ =
	     EN_portalIfc_slave_read_server_readData_get &&
	     memPortal_memslave_rs_D_OUT == 3'd5 ;
  assign memPortal_indicationMemSlaves_4_fifoReadDataFifo_CLR = 1'b0 ;

  // submodule memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo
  assign memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h8949,
	       burstCount__h8952,
	       memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_indicationMemSlaves_4_fifoWriteAd_ETC___d297 } ;
  assign memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_DEQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_memslave_ws_D_OUT == 3'd5 ;
  assign memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo
  assign memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_aws_D_OUT ;
  assign memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_aw &&
	     memPortal_memslave_ws_D_OUT == 3'd5 ;
  assign memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo_DEQ =
	     memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_indicationMemSlaves_4_fifoWriteAd_ETC___d297 ;
  assign memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_4_fifoWriteDoneFifo
  assign memPortal_indicationMemSlaves_4_fifoWriteDoneFifo_D_IN =
	     memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[6:1] ;
  assign memPortal_indicationMemSlaves_4_fifoWriteDoneFifo_ENQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] &&
	     memPortal_memslave_ws_D_OUT == 3'd5 ;
  assign memPortal_indicationMemSlaves_4_fifoWriteDoneFifo_DEQ =
	     WILL_FIRE_RL_memPortal_memslave_write_done &&
	     memPortal_memslave_ws_D_OUT == 3'd5 ;
  assign memPortal_indicationMemSlaves_4_fifoWriteDoneFifo_CLR = 1'b0 ;

  // submodule memPortal_memslave_doneFifo
  always@(memPortal_memslave_ws_D_OUT or
	  memPortal_ctrlPort_ctrlWriteDoneFifo_D_OUT or
	  memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_D_OUT or
	  memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_D_OUT or
	  memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_D_OUT or
	  memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_D_OUT or
	  memPortal_indicationMemSlaves_4_fifoWriteDoneFifo_D_OUT)
  begin
    case (memPortal_memslave_ws_D_OUT)
      3'd0:
	  memPortal_memslave_doneFifo_D_IN =
	      memPortal_ctrlPort_ctrlWriteDoneFifo_D_OUT;
      3'd1:
	  memPortal_memslave_doneFifo_D_IN =
	      memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_D_OUT;
      3'd2:
	  memPortal_memslave_doneFifo_D_IN =
	      memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_D_OUT;
      3'd3:
	  memPortal_memslave_doneFifo_D_IN =
	      memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_D_OUT;
      3'd4:
	  memPortal_memslave_doneFifo_D_IN =
	      memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_D_OUT;
      3'd5:
	  memPortal_memslave_doneFifo_D_IN =
	      memPortal_indicationMemSlaves_4_fifoWriteDoneFifo_D_OUT;
      default: memPortal_memslave_doneFifo_D_IN =
		   6'b101010 /* unspecified value */ ;
    endcase
  end
  assign memPortal_memslave_doneFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_write_done ;
  assign memPortal_memslave_doneFifo_DEQ =
	     EN_portalIfc_slave_write_server_writeDone_get ;
  assign memPortal_memslave_doneFifo_CLR = 1'b0 ;

  // submodule memPortal_memslave_req_ars
  assign memPortal_memslave_req_ars_D_IN =
	     portalIfc_slave_read_server_readReq_put[21:0] ;
  assign memPortal_memslave_req_ars_ENQ =
	     EN_portalIfc_slave_read_server_readReq_put ;
  assign memPortal_memslave_req_ars_DEQ =
	     WILL_FIRE_RL_memPortal_memslave_req_ar ;
  assign memPortal_memslave_req_ars_CLR = 1'b0 ;

  // submodule memPortal_memslave_req_aws
  assign memPortal_memslave_req_aws_D_IN =
	     portalIfc_slave_write_server_writeReq_put[21:0] ;
  assign memPortal_memslave_req_aws_ENQ =
	     EN_portalIfc_slave_write_server_writeReq_put ;
  assign memPortal_memslave_req_aws_DEQ =
	     WILL_FIRE_RL_memPortal_memslave_req_aw ;
  assign memPortal_memslave_req_aws_CLR = 1'b0 ;

  // submodule memPortal_memslave_rs
  assign memPortal_memslave_rs_D_IN =
	     portalIfc_slave_read_server_readReq_put[24:22] ;
  assign memPortal_memslave_rs_ENQ =
	     EN_portalIfc_slave_read_server_readReq_put ;
  assign memPortal_memslave_rs_DEQ =
	     EN_portalIfc_slave_read_server_readData_get ;
  assign memPortal_memslave_rs_CLR = 1'b0 ;

  // submodule memPortal_memslave_ws
  assign memPortal_memslave_ws_D_IN =
	     portalIfc_slave_write_server_writeReq_put[24:22] ;
  assign memPortal_memslave_ws_ENQ =
	     EN_portalIfc_slave_write_server_writeReq_put ;
  assign memPortal_memslave_ws_DEQ =
	     WILL_FIRE_RL_memPortal_memslave_write_done ;
  assign memPortal_memslave_ws_CLR = 1'b0 ;

  // submodule memPortal_putFailedIndicationFifo
  assign memPortal_putFailedIndicationFifo_D_IN = 32'h0 ;
  assign memPortal_putFailedIndicationFifo_ENQ = 1'b0 ;
  assign memPortal_putFailedIndicationFifo_DEQ = 1'b0 ;
  assign memPortal_putFailedIndicationFifo_CLR = 1'b0 ;

  // remaining internal signals
  assign IF_dut_rv_portalIfc_indications_2_notEmpty__87_ETC___d461 =
	     dut_rv_portalIfc_indications_2_notEmpty ?
	       32'd2 :
	       (dut_rv_portalIfc_indications_1_notEmpty ?
		  32'd1 :
		  (dut_rv_portalIfc_indications_0_notEmpty ?
		     32'd0 :
		     32'hFFFFFFFF)) ;
  assign IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d339 =
	     memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg ?
	       memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg ;
  assign IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d361 =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg ?
	       memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg ;
  assign IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d19 =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg ;
  assign IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d41 =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg ;
  assign IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d83 =
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg ;
  assign IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d105 =
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg ;
  assign IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d147 =
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg ;
  assign IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d169 =
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg ;
  assign IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d211 =
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg ;
  assign IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d233 =
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg ;
  assign IF_memPortal_indicationMemSlaves_4_fifoReadAdd_ETC___d275 =
	     memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isLastReg ;
  assign IF_memPortal_indicationMemSlaves_4_fifoWriteAd_ETC___d297 =
	     memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isLastReg ;
  assign _theResult___snd__h14336 =
	     dut_rv_portalIfc_indications_4_notEmpty ?
	       32'd4 :
	       (dut_rv_portalIfc_indications_3_notEmpty ?
		  32'd3 :
		  IF_dut_rv_portalIfc_indications_2_notEmpty__87_ETC___d461) ;
  assign addr__h10078 =
	     memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg ?
	       memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg ;
  assign addr__h10721 =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg ?
	       memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg ;
  assign addr__h1319 =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg ;
  assign addr__h1962 =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg ;
  assign addr__h3065 =
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg ;
  assign addr__h3708 =
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg ;
  assign addr__h4812 =
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg ;
  assign addr__h5455 =
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg ;
  assign addr__h6559 =
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg ;
  assign addr__h7202 =
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg ;
  assign addr__h8306 =
	     memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrReg ;
  assign addr__h8949 =
	     memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrReg ;
  assign burstCount___1__h10116 =
	     { 2'd0,
	       memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h10759 =
	     { 2'd0,
	       memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h1357 =
	     { 2'd0,
	       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h2000 =
	     { 2'd0,
	       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h3103 =
	     { 2'd0,
	       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h3746 =
	     { 2'd0,
	       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h4850 =
	     { 2'd0,
	       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h5493 =
	     { 2'd0,
	       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h6597 =
	     { 2'd0,
	       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h7240 =
	     { 2'd0,
	       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h8344 =
	     { 2'd0,
	       memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h8987 =
	     { 2'd0,
	       memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount__h10081 =
	     memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg ?
	       burstCount___1__h10116 :
	       memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg ;
  assign burstCount__h10724 =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg ?
	       burstCount___1__h10759 :
	       memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg ;
  assign burstCount__h1322 =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg ?
	       burstCount___1__h1357 :
	       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg ;
  assign burstCount__h1965 =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg ?
	       burstCount___1__h2000 :
	       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg ;
  assign burstCount__h3068 =
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg ?
	       burstCount___1__h3103 :
	       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg ;
  assign burstCount__h3711 =
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg ?
	       burstCount___1__h3746 :
	       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg ;
  assign burstCount__h4815 =
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg ?
	       burstCount___1__h4850 :
	       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg ;
  assign burstCount__h5458 =
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg ?
	       burstCount___1__h5493 :
	       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg ;
  assign burstCount__h6562 =
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg ?
	       burstCount___1__h6597 :
	       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg ;
  assign burstCount__h7205 =
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg ?
	       burstCount___1__h7240 :
	       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg ;
  assign burstCount__h8309 =
	     memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg ?
	       burstCount___1__h8344 :
	       memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_burstCountReg ;
  assign burstCount__h8952 =
	     memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg ?
	       burstCount___1__h8987 :
	       memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_burstCountReg ;
  assign dut_rv_portalIfc_indications_3_notEmpty__51_OR_ETC___d457 =
	     dut_rv_portalIfc_indications_3_notEmpty ||
	     dut_rv_portalIfc_indications_2_notEmpty ||
	     dut_rv_portalIfc_indications_1_notEmpty ||
	     dut_rv_portalIfc_indications_0_notEmpty ;
  assign memPortal_indicationMemSlaves_0_fifoReadDataFi_ETC___d55 =
	     memPortal_indicationMemSlaves_0_fifoReadDataFifo_FULL_N &&
	     (memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15] !=
	      8'd0 ||
	      dut_rv_RDY_portalIfc_indications_0_deq &&
	      dut_rv_RDY_portalIfc_indications_0_first) ;
  assign memPortal_indicationMemSlaves_1_fifoReadDataFi_ETC___d119 =
	     memPortal_indicationMemSlaves_1_fifoReadDataFifo_FULL_N &&
	     (memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15] !=
	      8'd0 ||
	      dut_rv_RDY_portalIfc_indications_1_deq &&
	      dut_rv_RDY_portalIfc_indications_1_first) ;
  assign memPortal_indicationMemSlaves_2_fifoReadDataFi_ETC___d183 =
	     memPortal_indicationMemSlaves_2_fifoReadDataFifo_FULL_N &&
	     (memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15] !=
	      8'd0 ||
	      dut_rv_RDY_portalIfc_indications_2_deq &&
	      dut_rv_RDY_portalIfc_indications_2_first) ;
  assign memPortal_indicationMemSlaves_3_fifoReadDataFi_ETC___d247 =
	     memPortal_indicationMemSlaves_3_fifoReadDataFifo_FULL_N &&
	     (memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15] !=
	      8'd0 ||
	      dut_rv_RDY_portalIfc_indications_3_deq &&
	      dut_rv_RDY_portalIfc_indications_3_first) ;
  assign memPortal_indicationMemSlaves_4_fifoReadDataFi_ETC___d311 =
	     memPortal_indicationMemSlaves_4_fifoReadDataFifo_FULL_N &&
	     (memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15] !=
	      8'd0 ||
	      dut_rv_RDY_portalIfc_indications_4_deq &&
	      dut_rv_RDY_portalIfc_indications_4_first) ;
  assign v___1__h14657 = _theResult___snd__h14336 + 32'd1 ;
  always@(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_OUT or
	  dut_rv_portalIfc_indications_0_first or
	  dut_rv_portalIfc_indications_0_notEmpty)
  begin
    case (memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15])
      8'd0: v___1__h2455 = dut_rv_portalIfc_indications_0_first;
      8'd4: v___1__h2455 = { 31'd0, dut_rv_portalIfc_indications_0_notEmpty };
      default: v___1__h2455 = 32'd0;
    endcase
  end
  always@(memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_D_OUT or
	  dut_rv_portalIfc_indications_1_first or
	  dut_rv_portalIfc_indications_1_notEmpty)
  begin
    case (memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15])
      8'd0: v___1__h4201 = dut_rv_portalIfc_indications_1_first;
      8'd4: v___1__h4201 = { 31'd0, dut_rv_portalIfc_indications_1_notEmpty };
      default: v___1__h4201 = 32'd0;
    endcase
  end
  always@(memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_D_OUT or
	  dut_rv_portalIfc_indications_3_first or
	  dut_rv_portalIfc_indications_3_notEmpty)
  begin
    case (memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15])
      8'd0: v___1__h7695 = dut_rv_portalIfc_indications_3_first;
      8'd4: v___1__h7695 = { 31'd0, dut_rv_portalIfc_indications_3_notEmpty };
      default: v___1__h7695 = 32'd0;
    endcase
  end
  always@(memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_D_OUT or
	  dut_rv_portalIfc_indications_2_first or
	  dut_rv_portalIfc_indications_2_notEmpty)
  begin
    case (memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15])
      8'd0: v___1__h5948 = dut_rv_portalIfc_indications_2_first;
      8'd4: v___1__h5948 = { 31'd0, dut_rv_portalIfc_indications_2_notEmpty };
      default: v___1__h5948 = 32'd0;
    endcase
  end
  always@(memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_D_OUT or
	  dut_rv_portalIfc_indications_4_first or
	  dut_rv_portalIfc_indications_4_notEmpty)
  begin
    case (memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15])
      8'd0: v___1__h9442 = dut_rv_portalIfc_indications_4_first;
      8'd4: v___1__h9442 = { 31'd0, dut_rv_portalIfc_indications_4_notEmpty };
      default: v___1__h9442 = 32'd0;
    endcase
  end
  always@(memPortal_memslave_ws_D_OUT or
	  memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_FULL_N or
	  memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_FULL_N or
	  memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_FULL_N or
	  memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_FULL_N or
	  memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_FULL_N or
	  memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo_FULL_N)
  begin
    case (memPortal_memslave_ws_D_OUT)
      3'd0:
	  CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d412 =
	      memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_FULL_N;
      3'd1:
	  CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d412 =
	      memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_FULL_N;
      3'd2:
	  CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d412 =
	      memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_FULL_N;
      3'd3:
	  CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d412 =
	      memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_FULL_N;
      3'd4:
	  CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d412 =
	      memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_FULL_N;
      3'd5:
	  CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d412 =
	      memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo_FULL_N;
      default: CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d412 =
		   1'd1;
    endcase
  end
  always@(memPortal_memslave_ws_D_OUT or
	  memPortal_ctrlPort_ctrlWriteDoneFifo_EMPTY_N or
	  memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_EMPTY_N or
	  memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_EMPTY_N or
	  memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_EMPTY_N or
	  memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_EMPTY_N or
	  memPortal_indicationMemSlaves_4_fifoWriteDoneFifo_EMPTY_N)
  begin
    case (memPortal_memslave_ws_D_OUT)
      3'd0:
	  CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d388 =
	      memPortal_ctrlPort_ctrlWriteDoneFifo_EMPTY_N;
      3'd1:
	  CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d388 =
	      memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_EMPTY_N;
      3'd2:
	  CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d388 =
	      memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_EMPTY_N;
      3'd3:
	  CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d388 =
	      memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_EMPTY_N;
      3'd4:
	  CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d388 =
	      memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_EMPTY_N;
      3'd5:
	  CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d388 =
	      memPortal_indicationMemSlaves_4_fifoWriteDoneFifo_EMPTY_N;
      default: CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d388 =
		   1'd1;
    endcase
  end
  always@(memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_OUT or
	  dut_rv_portalIfc_indications_4_notEmpty or
	  dut_rv_portalIfc_indications_3_notEmpty__51_OR_ETC___d457 or
	  memPortal_ctrlPort_interruptEnableReg or
	  memPortal_ctrlPort_underflowReadCountReg or
	  memPortal_ctrlPort_outOfRangeReadCountReg or
	  memPortal_ctrlPort_outOfRangeWriteCount or v___1__h14657)
  begin
    case (memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_OUT[22:15])
      8'h0:
	  y_avValue_data__h14282 =
	      (dut_rv_portalIfc_indications_4_notEmpty ||
	       dut_rv_portalIfc_indications_3_notEmpty__51_OR_ETC___d457) ?
		32'd1 :
		32'd0;
      8'h04:
	  y_avValue_data__h14282 =
	      memPortal_ctrlPort_interruptEnableReg ? 32'd1 : 32'd0;
      8'h08: y_avValue_data__h14282 = 32'd7;
      8'h0C:
	  y_avValue_data__h14282 = memPortal_ctrlPort_underflowReadCountReg;
      8'h10:
	  y_avValue_data__h14282 = memPortal_ctrlPort_outOfRangeReadCountReg;
      8'h14: y_avValue_data__h14282 = memPortal_ctrlPort_outOfRangeWriteCount;
      8'h18:
	  y_avValue_data__h14282 =
	      (dut_rv_portalIfc_indications_4_notEmpty ||
	       dut_rv_portalIfc_indications_3_notEmpty__51_OR_ETC___d457) ?
		v___1__h14657 :
		32'd0;
      default: y_avValue_data__h14282 = 32'h005A05A0;
    endcase
  end
  always@(memPortal_memslave_rs_D_OUT or
	  memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_FULL_N or
	  memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_FULL_N or
	  memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_FULL_N or
	  memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_FULL_N or
	  memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_FULL_N or
	  memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo_FULL_N)
  begin
    case (memPortal_memslave_rs_D_OUT)
      3'd0:
	  CASE_memPortal_memslave_rs_first__18_0_memPort_ETC___d425 =
	      memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_FULL_N;
      3'd1:
	  CASE_memPortal_memslave_rs_first__18_0_memPort_ETC___d425 =
	      memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_FULL_N;
      3'd2:
	  CASE_memPortal_memslave_rs_first__18_0_memPort_ETC___d425 =
	      memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_FULL_N;
      3'd3:
	  CASE_memPortal_memslave_rs_first__18_0_memPort_ETC___d425 =
	      memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_FULL_N;
      3'd4:
	  CASE_memPortal_memslave_rs_first__18_0_memPort_ETC___d425 =
	      memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_FULL_N;
      3'd5:
	  CASE_memPortal_memslave_rs_first__18_0_memPort_ETC___d425 =
	      memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo_FULL_N;
      default: CASE_memPortal_memslave_rs_first__18_0_memPort_ETC___d425 =
		   1'd1;
    endcase
  end
  always@(memPortal_memslave_rs_D_OUT or
	  memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_OUT or
	  memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_OUT or
	  memPortal_indicationMemSlaves_1_fifoReadDataFifo_D_OUT or
	  memPortal_indicationMemSlaves_2_fifoReadDataFifo_D_OUT or
	  memPortal_indicationMemSlaves_3_fifoReadDataFifo_D_OUT or
	  memPortal_indicationMemSlaves_4_fifoReadDataFifo_D_OUT)
  begin
    case (memPortal_memslave_rs_D_OUT)
      3'd0:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d504 =
	      memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_OUT[6:1];
      3'd1:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d504 =
	      memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_OUT[6:1];
      3'd2:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d504 =
	      memPortal_indicationMemSlaves_1_fifoReadDataFifo_D_OUT[6:1];
      3'd3:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d504 =
	      memPortal_indicationMemSlaves_2_fifoReadDataFifo_D_OUT[6:1];
      3'd4:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d504 =
	      memPortal_indicationMemSlaves_3_fifoReadDataFifo_D_OUT[6:1];
      3'd5:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d504 =
	      memPortal_indicationMemSlaves_4_fifoReadDataFifo_D_OUT[6:1];
      default: SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d504 =
		   6'b101010 /* unspecified value */ ;
    endcase
  end
  always@(memPortal_memslave_rs_D_OUT or
	  y_avValue_data__h14282 or
	  memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_OUT or
	  memPortal_indicationMemSlaves_1_fifoReadDataFifo_D_OUT or
	  memPortal_indicationMemSlaves_2_fifoReadDataFifo_D_OUT or
	  memPortal_indicationMemSlaves_3_fifoReadDataFifo_D_OUT or
	  memPortal_indicationMemSlaves_4_fifoReadDataFifo_D_OUT)
  begin
    case (memPortal_memslave_rs_D_OUT)
      3'd0:
	  SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d496 =
	      y_avValue_data__h14282;
      3'd1:
	  SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d496 =
	      memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_OUT[38:7];
      3'd2:
	  SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d496 =
	      memPortal_indicationMemSlaves_1_fifoReadDataFifo_D_OUT[38:7];
      3'd3:
	  SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d496 =
	      memPortal_indicationMemSlaves_2_fifoReadDataFifo_D_OUT[38:7];
      3'd4:
	  SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d496 =
	      memPortal_indicationMemSlaves_3_fifoReadDataFifo_D_OUT[38:7];
      3'd5:
	  SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d496 =
	      memPortal_indicationMemSlaves_4_fifoReadDataFifo_D_OUT[38:7];
      default: SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d496 =
		   32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  always@(memPortal_memslave_rs_D_OUT or
	  memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_OUT or
	  memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_OUT or
	  memPortal_indicationMemSlaves_1_fifoReadDataFifo_D_OUT or
	  memPortal_indicationMemSlaves_2_fifoReadDataFifo_D_OUT or
	  memPortal_indicationMemSlaves_3_fifoReadDataFifo_D_OUT or
	  memPortal_indicationMemSlaves_4_fifoReadDataFifo_D_OUT)
  begin
    case (memPortal_memslave_rs_D_OUT)
      3'd0:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d512 =
	      memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_OUT[0];
      3'd1:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d512 =
	      memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_OUT[0];
      3'd2:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d512 =
	      memPortal_indicationMemSlaves_1_fifoReadDataFifo_D_OUT[0];
      3'd3:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d512 =
	      memPortal_indicationMemSlaves_2_fifoReadDataFifo_D_OUT[0];
      3'd4:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d512 =
	      memPortal_indicationMemSlaves_3_fifoReadDataFifo_D_OUT[0];
      3'd5:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d512 =
	      memPortal_indicationMemSlaves_4_fifoReadDataFifo_D_OUT[0];
      default: SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d512 =
		   1'b0 /* unspecified value */ ;
    endcase
  end
  always@(memPortal_memslave_rs_D_OUT or
	  memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_EMPTY_N or
	  memPortal_indicationMemSlaves_0_fifoReadDataFifo_EMPTY_N or
	  memPortal_indicationMemSlaves_1_fifoReadDataFifo_EMPTY_N or
	  memPortal_indicationMemSlaves_2_fifoReadDataFifo_EMPTY_N or
	  memPortal_indicationMemSlaves_3_fifoReadDataFifo_EMPTY_N or
	  memPortal_indicationMemSlaves_4_fifoReadDataFifo_EMPTY_N)
  begin
    case (memPortal_memslave_rs_D_OUT)
      3'd0:
	  CASE_memPortal_memslave_rs_first__18_0_memPort_ETC___d519 =
	      memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_EMPTY_N;
      3'd1:
	  CASE_memPortal_memslave_rs_first__18_0_memPort_ETC___d519 =
	      memPortal_indicationMemSlaves_0_fifoReadDataFifo_EMPTY_N;
      3'd2:
	  CASE_memPortal_memslave_rs_first__18_0_memPort_ETC___d519 =
	      memPortal_indicationMemSlaves_1_fifoReadDataFifo_EMPTY_N;
      3'd3:
	  CASE_memPortal_memslave_rs_first__18_0_memPort_ETC___d519 =
	      memPortal_indicationMemSlaves_2_fifoReadDataFifo_EMPTY_N;
      3'd4:
	  CASE_memPortal_memslave_rs_first__18_0_memPort_ETC___d519 =
	      memPortal_indicationMemSlaves_3_fifoReadDataFifo_EMPTY_N;
      3'd5:
	  CASE_memPortal_memslave_rs_first__18_0_memPort_ETC___d519 =
	      memPortal_indicationMemSlaves_4_fifoReadDataFifo_EMPTY_N;
      default: CASE_memPortal_memslave_rs_first__18_0_memPort_ETC___d519 =
		   1'd1;
    endcase
  end
  always@(memPortal_memslave_ws_D_OUT or
	  memPortal_ctrlPort_ctrlWriteDataFifo_FULL_N or
	  memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N or
	  memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_OUT or
	  memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_FULL_N or
	  memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N or
	  memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_D_OUT or
	  memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_FULL_N or
	  memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N or
	  memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_D_OUT or
	  memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_FULL_N or
	  memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N or
	  memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_D_OUT or
	  memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_FULL_N or
	  memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N or
	  memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_D_OUT or
	  memPortal_indicationMemSlaves_4_fifoWriteDoneFifo_FULL_N)
  begin
    case (memPortal_memslave_ws_D_OUT)
      3'd0:
	  CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d573 =
	      memPortal_ctrlPort_ctrlWriteDataFifo_FULL_N;
      3'd1:
	  CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d573 =
	      memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N &&
	      (!memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] ||
	       memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_FULL_N);
      3'd2:
	  CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d573 =
	      memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N &&
	      (!memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] ||
	       memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_FULL_N);
      3'd3:
	  CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d573 =
	      memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N &&
	      (!memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] ||
	       memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_FULL_N);
      3'd4:
	  CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d573 =
	      memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N &&
	      (!memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] ||
	       memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_FULL_N);
      3'd5:
	  CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d573 =
	      memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N &&
	      (!memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] ||
	       memPortal_indicationMemSlaves_4_fifoWriteDoneFifo_FULL_N);
      default: CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d573 =
		   1'd1;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_ctrlPort_interruptEnableReg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	memPortal_ctrlPort_outOfRangeReadCountReg <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	memPortal_ctrlPort_outOfRangeWriteCount <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	memPortal_ctrlPort_underflowReadCountReg <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
      end
    else
      begin
        if (memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg_EN)
	  memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg_D_IN;
	if (memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg_EN)
	  memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg_D_IN;
	if (memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg_EN)
	  memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg_D_IN;
	if (memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg_EN)
	  memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg_D_IN;
	if (memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg_EN)
	  memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg_D_IN;
	if (memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg_EN)
	  memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg_D_IN;
	if (memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg_EN)
	  memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg_D_IN;
	if (memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg_EN)
	  memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg_D_IN;
	if (memPortal_ctrlPort_interruptEnableReg_EN)
	  memPortal_ctrlPort_interruptEnableReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_interruptEnableReg_D_IN;
	if (memPortal_ctrlPort_outOfRangeReadCountReg_EN)
	  memPortal_ctrlPort_outOfRangeReadCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_outOfRangeReadCountReg_D_IN;
	if (memPortal_ctrlPort_outOfRangeWriteCount_EN)
	  memPortal_ctrlPort_outOfRangeWriteCount <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_outOfRangeWriteCount_D_IN;
	if (memPortal_ctrlPort_underflowReadCountReg_EN)
	  memPortal_ctrlPort_underflowReadCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_underflowReadCountReg_D_IN;
	if (memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg_EN)
	  memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg_D_IN;
	if (memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg_EN)
	  memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg_D_IN;
	if (memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg_EN)
	  memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg_D_IN;
	if (memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg_EN)
	  memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg_D_IN;
	if (memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg_EN)
	  memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg_D_IN;
	if (memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg_EN)
	  memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg_D_IN;
	if (memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg_EN)
	  memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg_D_IN;
	if (memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg_EN)
	  memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg_D_IN;
	if (memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg_EN)
	  memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg_D_IN;
	if (memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg_EN)
	  memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg_D_IN;
	if (memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg_EN)
	  memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg_D_IN;
	if (memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg_EN)
	  memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg_D_IN;
	if (memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg_EN)
	  memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg_D_IN;
	if (memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg_EN)
	  memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg_D_IN;
	if (memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg_EN)
	  memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg_D_IN;
	if (memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg_EN)
	  memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg_D_IN;
	if (memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg_EN)
	  memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg_D_IN;
	if (memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg_EN)
	  memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg_D_IN;
	if (memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg_EN)
	  memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg_D_IN;
	if (memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg_EN)
	  memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg_D_IN;
	if (memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg_EN)
	  memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg_D_IN;
	if (memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg_EN)
	  memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg_D_IN;
	if (memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg_EN)
	  memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg_D_IN;
	if (memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg_EN)
	  memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg_D_IN;
	if (memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg_EN)
	  memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg_D_IN;
	if (memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg_EN)
	  memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg_D_IN;
	if (memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg_EN)
	  memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg_D_IN;
	if (memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg_EN)
	  memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg_D_IN;
	if (memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg_EN)
	  memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg_D_IN;
	if (memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg_EN)
	  memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg_D_IN;
	if (memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg_EN)
	  memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg_D_IN;
	if (memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg_EN)
	  memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg_D_IN;
	if (memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrReg_EN)
	  memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrReg_D_IN;
	if (memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_burstCountReg_EN)
	  memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_burstCountReg_D_IN;
	if (memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg_EN)
	  memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg_D_IN;
	if (memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isLastReg_EN)
	  memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isLastReg_D_IN;
	if (memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrReg_EN)
	  memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrReg_D_IN;
	if (memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_burstCountReg_EN)
	  memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_burstCountReg_D_IN;
	if (memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg_EN)
	  memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg_D_IN;
	if (memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isLastReg_EN)
	  memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isLastReg_D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg = 8'hAA;
    memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg = 8'hAA;
    memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg = 1'h0;
    memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg = 1'h0;
    memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg = 8'hAA;
    memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg = 8'hAA;
    memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg = 1'h0;
    memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg = 1'h0;
    memPortal_ctrlPort_interruptEnableReg = 1'h0;
    memPortal_ctrlPort_outOfRangeReadCountReg = 32'hAAAAAAAA;
    memPortal_ctrlPort_outOfRangeWriteCount = 32'hAAAAAAAA;
    memPortal_ctrlPort_underflowReadCountReg = 32'hAAAAAAAA;
    memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg = 8'hAA;
    memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg =
	8'hAA;
    memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg = 1'h0;
    memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg = 1'h0;
    memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg = 8'hAA;
    memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg =
	8'hAA;
    memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg = 1'h0;
    memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg = 1'h0;
    memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg = 8'hAA;
    memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg =
	8'hAA;
    memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg = 1'h0;
    memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg = 1'h0;
    memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg = 8'hAA;
    memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg =
	8'hAA;
    memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg = 1'h0;
    memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg = 1'h0;
    memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg = 8'hAA;
    memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg =
	8'hAA;
    memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg = 1'h0;
    memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg = 1'h0;
    memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg = 8'hAA;
    memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg =
	8'hAA;
    memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg = 1'h0;
    memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg = 1'h0;
    memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg = 8'hAA;
    memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg =
	8'hAA;
    memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg = 1'h0;
    memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg = 1'h0;
    memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg = 8'hAA;
    memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg =
	8'hAA;
    memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg = 1'h0;
    memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg = 1'h0;
    memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrReg = 8'hAA;
    memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_burstCountReg =
	8'hAA;
    memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg = 1'h0;
    memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isLastReg = 1'h0;
    memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrReg = 8'hAA;
    memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_burstCountReg =
	8'hAA;
    memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg = 1'h0;
    memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isLastReg = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_portalIfc_slave_read_server_readReq_put &&
	  portalIfc_slave_read_server_readReq_put[13:6] > 8'd4)
	$display("**** \n\n mkMemSlaveMux.readReq len=%d \n\n ****",
		 portalIfc_slave_read_server_readReq_put[13:6]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_portalIfc_slave_write_server_writeReq_put &&
	  portalIfc_slave_write_server_writeReq_put[13:6] > 8'd4)
	$display("**** \n\n mkMemSlaveMux.writeReq len=%d \n\n ****",
		 portalIfc_slave_write_server_writeReq_put[13:6]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_memPortal_memslave_req_ar &&
	  !dut_rv_portalIfc_indications_0_notEmpty &&
	  memPortal_memslave_rs_D_OUT == 3'd1)
	$display("***\n\n underflow! \n\n****");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_memPortal_memslave_req_ar &&
	  !dut_rv_portalIfc_indications_1_notEmpty &&
	  memPortal_memslave_rs_D_OUT == 3'd2)
	$display("***\n\n underflow! \n\n****");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_memPortal_memslave_req_ar &&
	  !dut_rv_portalIfc_indications_2_notEmpty &&
	  memPortal_memslave_rs_D_OUT == 3'd3)
	$display("***\n\n underflow! \n\n****");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_memPortal_memslave_req_ar &&
	  !dut_rv_portalIfc_indications_3_notEmpty &&
	  memPortal_memslave_rs_D_OUT == 3'd4)
	$display("***\n\n underflow! \n\n****");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_memPortal_memslave_req_ar &&
	  !dut_rv_portalIfc_indications_4_notEmpty &&
	  memPortal_memslave_rs_D_OUT == 3'd5)
	$display("***\n\n underflow! \n\n****");
  end
  // synopsys translate_on
endmodule  // mkDmaIndicationProxySynth

