// Seed: 1206715333
module module_0 (
    output tri0 id_0,
    output tri1 id_1
);
  wire id_3;
  assign module_1.id_1 = 0;
  wire id_4;
  assign module_2.id_7 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    output supply1 id_2
);
  not primCall (id_1, id_0);
  module_0 modCall_1 (
      id_2,
      id_1
  );
endmodule
module module_2 (
    output logic id_0,
    input wor id_1,
    output tri1 id_2,
    input tri0 id_3,
    output tri1 id_4,
    input supply0 id_5,
    input tri1 id_6,
    input wire id_7,
    output tri id_8,
    input tri1 id_9
);
  always id_0 <= id_3;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
