// Generated automatically via PyRTL
// As one initial test of synthesis, map to FPGA with:
//   yosys -p "synth_xilinx -top toplevel" thisfile.v

module toplevel(clk, rst, leading_zeros, mantissa_product, unbiased_exp, out3870, out3874);
    input clk;
    input rst;
    input[3:0] leading_zeros;
    input[7:0] mantissa_product;
    input[3:0] unbiased_exp;
    output[2:0] out3870;
    output[3:0] out3874;

    wire const_744_0;
    wire const_745_1;
    wire const_746_0;
    wire const_747_1;
    wire const_748_0;
    wire const_749_0;
    wire const_750_0;
    wire const_751_0;
    wire const_752_1;
    wire const_753_1;
    wire const_754_1;
    wire const_755_0;
    wire const_756_0;
    wire const_757_0;
    wire[7:0] tmp3809;
    wire[6:0] tmp3810;
    wire[7:0] tmp3811;
    wire[6:0] tmp3812;
    wire[7:0] tmp3813;
    wire[7:0] tmp3814;
    wire tmp3815;
    wire[7:0] tmp3816;
    wire[1:0] tmp3817;
    wire[1:0] tmp3818;
    wire[5:0] tmp3819;
    wire[7:0] tmp3820;
    wire[5:0] tmp3821;
    wire[7:0] tmp3822;
    wire[7:0] tmp3823;
    wire tmp3824;
    wire[7:0] tmp3825;
    wire[3:0] tmp3826;
    wire[3:0] tmp3827;
    wire[3:0] tmp3828;
    wire[7:0] tmp3829;
    wire[3:0] tmp3830;
    wire[7:0] tmp3831;
    wire[7:0] tmp3832;
    wire tmp3833;
    wire[7:0] tmp3834;
    wire[7:0] tmp3835;
    wire[7:0] tmp3836;
    wire tmp3837;
    wire[7:0] tmp3838;
    wire[3:0] tmp3839;
    wire[3:0] tmp3840;
    wire[3:0] tmp3841;
    wire[3:0] tmp3842;
    wire tmp3843;
    wire tmp3844;
    wire tmp3845;
    wire tmp3846;
    wire tmp3847;
    wire[1:0] tmp3848;
    wire tmp3849;
    wire tmp3850;
    wire tmp3851;
    wire tmp3852;
    wire tmp3853;
    wire tmp3854;
    wire tmp3855;
    wire tmp3856;
    wire tmp3857;
    wire tmp3858;
    wire tmp3859;
    wire tmp3860;
    wire tmp3861;
    wire tmp3862;
    wire tmp3863;
    wire[4:0] tmp3864;
    wire[2:0] tmp3865;
    wire[3:0] tmp3866;
    wire[4:0] tmp3867;
    wire tmp3868;
    wire tmp3869;
    wire[2:0] tmp3870;
    wire[2:0] tmp3871;
    wire[2:0] tmp3872;
    wire[2:0] tmp3873;
    wire[3:0] tmp3874;
    wire[3:0] tmp3875;
    wire[3:0] tmp3876;
    wire[2:0] tmp3877;
    wire[3:0] tmp3878;
    wire[3:0] tmp3879;
    wire tmp3880;
    wire tmp3881;
    wire tmp3882;
    wire tmp3883;
    wire[3:0] tmp3884;
    wire tmp3885;
    wire tmp3886;
    wire tmp3887;
    wire tmp3888;
    wire tmp3889;
    wire tmp3890;
    wire tmp3891;
    wire tmp3892;
    wire tmp3893;
    wire tmp3894;
    wire tmp3895;
    wire tmp3896;
    wire tmp3897;
    wire tmp3898;
    wire tmp3899;
    wire tmp3900;
    wire[4:0] tmp3901;
    wire tmp3902;
    wire[4:0] tmp3903;
    wire[4:0] tmp3904;
    wire tmp3905;
    wire[4:0] tmp3906;
    wire[1:0] tmp3907;
    wire[1:0] tmp3908;
    wire[1:0] tmp3909;
    wire[1:0] tmp3910;
    wire tmp3911;
    wire tmp3912;
    wire tmp3913;
    wire tmp3914;
    wire tmp3915;
    wire tmp3916;
    wire tmp3917;
    wire tmp3918;
    wire tmp3919;
    wire tmp3920;
    wire tmp3921;
    wire tmp3922;
    wire tmp3923;
    wire tmp3924;
    wire tmp3925;
    wire tmp3926;
    wire[1:0] tmp3927;
    wire tmp3928;
    wire tmp3929;
    wire tmp3930;
    wire tmp3931;
    wire tmp3932;
    wire tmp3933;
    wire[2:0] tmp3934;
    wire[2:0] tmp3935;
    wire[1:0] tmp3936;
    wire[1:0] tmp3937;
    wire[1:0] tmp3938;
    wire[1:0] tmp3939;
    wire tmp3940;
    wire tmp3941;
    wire tmp3942;
    wire tmp3943;
    wire tmp3944;
    wire tmp3945;
    wire tmp3946;
    wire tmp3947;
    wire tmp3948;
    wire tmp3949;
    wire tmp3950;
    wire tmp3951;
    wire tmp3952;
    wire tmp3953;
    wire tmp3954;
    wire tmp3955;
    wire[1:0] tmp3956;
    wire tmp3957;
    wire tmp3958;
    wire tmp3959;
    wire tmp3960;
    wire tmp3961;
    wire tmp3962;
    wire tmp3963;
    wire tmp3964;
    wire tmp3965;
    wire tmp3966;
    wire tmp3967;
    wire tmp3968;
    wire tmp3969;
    wire tmp3970;
    wire tmp3971;
    wire tmp3972;
    wire tmp3973;
    wire tmp3974;
    wire tmp3975;
    wire tmp3976;
    wire[1:0] tmp3977;
    wire[3:0] tmp3978;
    wire[5:0] tmp3979;
    wire[3:0] tmp3980;
    wire[2:0] tmp3981;
    wire[3:0] tmp3982;
    wire[3:0] tmp3983;
    wire tmp3984;
    wire tmp3985;
    wire tmp3986;
    wire tmp3987;
    wire[3:0] tmp3988;
    wire tmp3989;
    wire tmp3990;
    wire tmp3991;
    wire tmp3992;
    wire tmp3993;
    wire tmp3994;
    wire tmp3995;
    wire tmp3996;
    wire tmp3997;
    wire tmp3998;
    wire tmp3999;
    wire tmp4000;
    wire tmp4001;
    wire tmp4002;
    wire tmp4003;
    wire tmp4004;
    wire[4:0] tmp4005;
    wire tmp4006;
    wire[4:0] tmp4007;
    wire[4:0] tmp4008;
    wire[3:0] tmp4009;

    // Combinational
    assign const_744_0 = 0;
    assign const_745_1 = 1;
    assign const_746_0 = 0;
    assign const_747_1 = 1;
    assign const_748_0 = 0;
    assign const_749_0 = 0;
    assign const_750_0 = 0;
    assign const_751_0 = 0;
    assign const_752_1 = 1;
    assign const_753_1 = 1;
    assign const_754_1 = 1;
    assign const_755_0 = 0;
    assign const_756_0 = 0;
    assign const_757_0 = 0;
    assign out3870 = tmp3870;
    assign out3874 = tmp3874;
    assign tmp3809 = tmp3838;
    assign tmp3810 = {mantissa_product[6], mantissa_product[5], mantissa_product[4], mantissa_product[3], mantissa_product[2], mantissa_product[1], mantissa_product[0]};
    assign tmp3811 = {tmp3810, const_744_0};
    assign tmp3812 = {mantissa_product[7], mantissa_product[6], mantissa_product[5], mantissa_product[4], mantissa_product[3], mantissa_product[2], mantissa_product[1]};
    assign tmp3813 = {const_744_0, tmp3812};
    assign tmp3814 = const_745_1 ? tmp3811 : tmp3813;
    assign tmp3815 = {leading_zeros[0]};
    assign tmp3816 = tmp3815 ? tmp3814 : mantissa_product;
    assign tmp3817 = {const_744_0, const_744_0};
    assign tmp3818 = {tmp3817[1], tmp3817[0]};
    assign tmp3819 = {tmp3816[5], tmp3816[4], tmp3816[3], tmp3816[2], tmp3816[1], tmp3816[0]};
    assign tmp3820 = {tmp3819, tmp3818};
    assign tmp3821 = {tmp3816[7], tmp3816[6], tmp3816[5], tmp3816[4], tmp3816[3], tmp3816[2]};
    assign tmp3822 = {tmp3818, tmp3821};
    assign tmp3823 = const_745_1 ? tmp3820 : tmp3822;
    assign tmp3824 = {leading_zeros[1]};
    assign tmp3825 = tmp3824 ? tmp3823 : tmp3816;
    assign tmp3826 = {tmp3818, tmp3818};
    assign tmp3827 = {tmp3826[3], tmp3826[2], tmp3826[1], tmp3826[0]};
    assign tmp3828 = {tmp3825[3], tmp3825[2], tmp3825[1], tmp3825[0]};
    assign tmp3829 = {tmp3828, tmp3827};
    assign tmp3830 = {tmp3825[7], tmp3825[6], tmp3825[5], tmp3825[4]};
    assign tmp3831 = {tmp3827, tmp3830};
    assign tmp3832 = const_745_1 ? tmp3829 : tmp3831;
    assign tmp3833 = {leading_zeros[2]};
    assign tmp3834 = tmp3833 ? tmp3832 : tmp3825;
    assign tmp3835 = {tmp3827, tmp3827};
    assign tmp3836 = {tmp3835[7], tmp3835[6], tmp3835[5], tmp3835[4], tmp3835[3], tmp3835[2], tmp3835[1], tmp3835[0]};
    assign tmp3837 = {leading_zeros[3]};
    assign tmp3838 = tmp3837 ? tmp3836 : tmp3834;
    assign tmp3839 = tmp3841;
    assign tmp3840 = tmp3842;
    assign tmp3841 = {tmp3809[7], tmp3809[6], tmp3809[5], tmp3809[4]};
    assign tmp3842 = {tmp3809[3], tmp3809[2], tmp3809[1], tmp3809[0]};
    assign tmp3843 = tmp3846;
    assign tmp3844 = tmp3847;
    assign tmp3845 = tmp3853;
    assign tmp3846 = {tmp3840[3]};
    assign tmp3847 = {tmp3840[2]};
    assign tmp3848 = {tmp3840[1], tmp3840[0]};
    assign tmp3849 = {tmp3848[0]};
    assign tmp3850 = {tmp3849};
    assign tmp3851 = {tmp3848[1]};
    assign tmp3852 = {tmp3851};
    assign tmp3853 = tmp3850 | tmp3852;
    assign tmp3854 = tmp3863;
    assign tmp3855 = {tmp3839[1]};
    assign tmp3856 = tmp3844 | tmp3845;
    assign tmp3857 = tmp3843 & tmp3856;
    assign tmp3858 = ~tmp3844;
    assign tmp3859 = tmp3843 & tmp3858;
    assign tmp3860 = ~tmp3845;
    assign tmp3861 = tmp3859 & tmp3860;
    assign tmp3862 = tmp3861 & tmp3855;
    assign tmp3863 = tmp3857 | tmp3862;
    assign tmp3864 = tmp3867;
    assign tmp3865 = {const_746_0, const_746_0, const_746_0};
    assign tmp3866 = {tmp3865, tmp3854};
    assign tmp3867 = tmp3839 + tmp3866;
    assign tmp3868 = tmp3869;
    assign tmp3869 = {tmp3864[4]};
    assign tmp3870 = tmp3873;
    assign tmp3871 = {tmp3864[3], tmp3864[2], tmp3864[1]};
    assign tmp3872 = {tmp3864[2], tmp3864[1], tmp3864[0]};
    assign tmp3873 = tmp3868 ? tmp3871 : tmp3872;
    assign tmp3874 = tmp4009;
    assign tmp3875 = tmp3980;
    assign tmp3876 = ~leading_zeros;
    assign tmp3877 = {const_748_0, const_748_0, const_748_0};
    assign tmp3878 = {tmp3877, const_747_1};
    assign tmp3879 = tmp3876 ^ tmp3878;
    assign tmp3880 = {tmp3879[0]};
    assign tmp3881 = {tmp3879[1]};
    assign tmp3882 = {tmp3879[2]};
    assign tmp3883 = {tmp3879[3]};
    assign tmp3884 = tmp3876 & tmp3878;
    assign tmp3885 = {tmp3884[0]};
    assign tmp3886 = {tmp3884[1]};
    assign tmp3887 = {tmp3884[2]};
    assign tmp3888 = {tmp3884[3]};
    assign tmp3889 = tmp3883 & tmp3887;
    assign tmp3890 = tmp3888 | tmp3889;
    assign tmp3891 = tmp3883 & tmp3882;
    assign tmp3892 = tmp3882 & tmp3886;
    assign tmp3893 = tmp3887 | tmp3892;
    assign tmp3894 = tmp3882 & tmp3881;
    assign tmp3895 = tmp3881 & tmp3885;
    assign tmp3896 = tmp3886 | tmp3895;
    assign tmp3897 = tmp3891 & tmp3896;
    assign tmp3898 = tmp3890 | tmp3897;
    assign tmp3899 = tmp3894 & tmp3885;
    assign tmp3900 = tmp3893 | tmp3899;
    assign tmp3901 = {tmp3898, tmp3900, tmp3896, tmp3885, const_749_0};
    assign tmp3902 = {const_750_0};
    assign tmp3903 = {tmp3902, tmp3879};
    assign tmp3904 = tmp3901 ^ tmp3903;
    assign tmp3905 = {const_751_0};
    assign tmp3906 = {tmp3905, unbiased_exp};
    assign tmp3907 = {tmp3906[1], tmp3906[0]};
    assign tmp3908 = {tmp3904[1], tmp3904[0]};
    assign tmp3909 = tmp3907 & tmp3908;
    assign tmp3910 = tmp3907 ^ tmp3908;
    assign tmp3911 = {tmp3909[0]};
    assign tmp3912 = {tmp3910[0]};
    assign tmp3913 = tmp3912 & const_752_1;
    assign tmp3914 = tmp3911 | tmp3913;
    assign tmp3915 = {tmp3910[0]};
    assign tmp3916 = tmp3915 ^ const_753_1;
    assign tmp3917 = {tmp3909[0]};
    assign tmp3918 = {tmp3910[0]};
    assign tmp3919 = {tmp3909[1]};
    assign tmp3920 = {tmp3910[1]};
    assign tmp3921 = tmp3920 & tmp3917;
    assign tmp3922 = tmp3919 | tmp3921;
    assign tmp3923 = {tmp3910[1]};
    assign tmp3924 = tmp3918 & tmp3923;
    assign tmp3925 = {tmp3910[1]};
    assign tmp3926 = tmp3925 ^ tmp3914;
    assign tmp3927 = {tmp3926, tmp3916};
    assign tmp3928 = {tmp3909[1]};
    assign tmp3929 = {tmp3910[1]};
    assign tmp3930 = tmp3929 & tmp3914;
    assign tmp3931 = tmp3928 | tmp3930;
    assign tmp3932 = tmp3924 & const_754_1;
    assign tmp3933 = tmp3922 | tmp3932;
    assign tmp3934 = {tmp3906[4], tmp3906[3], tmp3906[2]};
    assign tmp3935 = {tmp3904[4], tmp3904[3], tmp3904[2]};
    assign tmp3936 = {tmp3934[1], tmp3934[0]};
    assign tmp3937 = {tmp3935[1], tmp3935[0]};
    assign tmp3938 = tmp3936 & tmp3937;
    assign tmp3939 = tmp3936 ^ tmp3937;
    assign tmp3940 = {tmp3938[0]};
    assign tmp3941 = {tmp3939[0]};
    assign tmp3942 = tmp3941 & tmp3933;
    assign tmp3943 = tmp3940 | tmp3942;
    assign tmp3944 = {tmp3939[0]};
    assign tmp3945 = tmp3944 ^ tmp3933;
    assign tmp3946 = {tmp3938[0]};
    assign tmp3947 = {tmp3939[0]};
    assign tmp3948 = {tmp3938[1]};
    assign tmp3949 = {tmp3939[1]};
    assign tmp3950 = tmp3949 & tmp3946;
    assign tmp3951 = tmp3948 | tmp3950;
    assign tmp3952 = {tmp3939[1]};
    assign tmp3953 = tmp3947 & tmp3952;
    assign tmp3954 = {tmp3939[1]};
    assign tmp3955 = tmp3954 ^ tmp3943;
    assign tmp3956 = {tmp3955, tmp3945};
    assign tmp3957 = {tmp3938[1]};
    assign tmp3958 = {tmp3939[1]};
    assign tmp3959 = tmp3958 & tmp3943;
    assign tmp3960 = tmp3957 | tmp3959;
    assign tmp3961 = tmp3953 & tmp3933;
    assign tmp3962 = tmp3951 | tmp3961;
    assign tmp3963 = {tmp3934[2]};
    assign tmp3964 = {tmp3935[2]};
    assign tmp3965 = tmp3963 & tmp3964;
    assign tmp3966 = tmp3963 ^ tmp3964;
    assign tmp3967 = {tmp3965};
    assign tmp3968 = {tmp3966};
    assign tmp3969 = tmp3968 & tmp3962;
    assign tmp3970 = tmp3967 | tmp3969;
    assign tmp3971 = {tmp3966};
    assign tmp3972 = tmp3971 ^ tmp3962;
    assign tmp3973 = {tmp3965};
    assign tmp3974 = {tmp3966};
    assign tmp3975 = tmp3974 & tmp3962;
    assign tmp3976 = tmp3973 | tmp3975;
    assign tmp3977 = {tmp3976, tmp3972};
    assign tmp3978 = {tmp3977, tmp3956};
    assign tmp3979 = {tmp3978, tmp3927};
    assign tmp3980 = {tmp3979[3], tmp3979[2], tmp3979[1], tmp3979[0]};
    assign tmp3981 = {const_755_0, const_755_0, const_755_0};
    assign tmp3982 = {tmp3981, tmp3868};
    assign tmp3983 = tmp3875 ^ tmp3982;
    assign tmp3984 = {tmp3983[0]};
    assign tmp3985 = {tmp3983[1]};
    assign tmp3986 = {tmp3983[2]};
    assign tmp3987 = {tmp3983[3]};
    assign tmp3988 = tmp3875 & tmp3982;
    assign tmp3989 = {tmp3988[0]};
    assign tmp3990 = {tmp3988[1]};
    assign tmp3991 = {tmp3988[2]};
    assign tmp3992 = {tmp3988[3]};
    assign tmp3993 = tmp3987 & tmp3991;
    assign tmp3994 = tmp3992 | tmp3993;
    assign tmp3995 = tmp3987 & tmp3986;
    assign tmp3996 = tmp3986 & tmp3990;
    assign tmp3997 = tmp3991 | tmp3996;
    assign tmp3998 = tmp3986 & tmp3985;
    assign tmp3999 = tmp3985 & tmp3989;
    assign tmp4000 = tmp3990 | tmp3999;
    assign tmp4001 = tmp3995 & tmp4000;
    assign tmp4002 = tmp3994 | tmp4001;
    assign tmp4003 = tmp3998 & tmp3989;
    assign tmp4004 = tmp3997 | tmp4003;
    assign tmp4005 = {tmp4002, tmp4004, tmp4000, tmp3989, const_756_0};
    assign tmp4006 = {const_757_0};
    assign tmp4007 = {tmp4006, tmp3983};
    assign tmp4008 = tmp4005 ^ tmp4007;
    assign tmp4009 = {tmp4008[3], tmp4008[2], tmp4008[1], tmp4008[0]};

endmodule

