// Seed: 1733067524
module module_0 (
    input tri1 module_0,
    input supply0 id_1,
    output wand id_2,
    input wire id_3,
    input supply0 id_4,
    output supply0 id_5
);
endmodule
module module_1 #(
    parameter id_0 = 32'd34,
    parameter id_2 = 32'd26
) (
    input tri0 _id_0,
    input tri0 id_1,
    output uwire _id_2,
    input tri id_3,
    input wand id_4,
    output supply0 id_5
);
  wire id_7, id_8[1  -  id_2 : id_0];
  bit id_9;
  assign id_5 = id_7;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_5,
      id_4,
      id_4,
      id_5
  );
  wire id_10;
  wire [-1 : 1] id_11;
  assign id_9 = 1;
  wire id_12;
  wire id_13;
  initial id_9 = 1;
endmodule
