// Seed: 356637151
`timescale 1 ps / 1ps
`define pp_0 0
module module_0 ();
  logic id_1;
  assign id_0 = id_0;
  type_4 id_2 (1'b0);
  assign id_2 = id_2;
endmodule
