<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: EP4CGX150 (0x028040DD)" sof_file="../cinnabon_fpga.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
    <display_branch instance="auto_signaltap_1" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance enabled="false" entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <signal_set global_temp="1" is_expanded="true" name="signal_set: 2020/03/15 13:02:26  #0">
      <clock name="pll:pll_100|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]" polarity="posedge" tap_mode="probeonly"/>
      <config pipeline_level="0" ram_type="AUTO" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="16384" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="is42proc:uu8|is42driver:is42_inst|r_rdy" tap_mode="probeonly"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="CLOCK_50" tap_mode="probeonly"/>
          <wire name="DRAM_ADDR[0]~output" tap_mode="probeonly"/>
          <wire name="DRAM_ADDR[10]~output" tap_mode="probeonly"/>
          <wire name="DRAM_ADDR[11]~output" tap_mode="probeonly"/>
          <wire name="DRAM_ADDR[12]~output" tap_mode="probeonly"/>
          <wire name="DRAM_ADDR[1]~output" tap_mode="probeonly"/>
          <wire name="DRAM_ADDR[2]~output" tap_mode="probeonly"/>
          <wire name="DRAM_ADDR[3]~output" tap_mode="probeonly"/>
          <wire name="DRAM_ADDR[4]~output" tap_mode="probeonly"/>
          <wire name="DRAM_ADDR[5]~output" tap_mode="probeonly"/>
          <wire name="DRAM_ADDR[6]~output" tap_mode="probeonly"/>
          <wire name="DRAM_ADDR[7]~output" tap_mode="probeonly"/>
          <wire name="DRAM_ADDR[8]~output" tap_mode="probeonly"/>
          <wire name="DRAM_ADDR[9]~output" tap_mode="probeonly"/>
          <wire name="DRAM_BA[0]~output" tap_mode="probeonly"/>
          <wire name="DRAM_BA[1]~output" tap_mode="probeonly"/>
          <wire name="DRAM_CAS_N" tap_mode="probeonly"/>
          <wire name="DRAM_CKE" tap_mode="probeonly"/>
          <wire name="DRAM_CLK" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[0]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[10]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[11]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[12]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[13]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[14]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[15]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[16]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[17]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[18]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[19]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[1]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[20]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[21]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[22]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[23]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[24]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[25]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[26]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[27]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[28]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[29]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[2]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[30]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[31]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[3]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[4]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[5]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[6]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[7]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[8]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[9]" tap_mode="probeonly"/>
          <wire name="DRAM_RAS_N" tap_mode="probeonly"/>
          <wire name="DRAM_WE_N" tap_mode="probeonly"/>
          <wire name="is42proc:uu8|is42driver:is42_inst|r_out_miso[0]~feeder" tap_mode="probeonly"/>
          <wire name="is42proc:uu8|is42driver:is42_inst|r_out_miso[1]~feeder" tap_mode="probeonly"/>
          <wire name="is42proc:uu8|is42driver:is42_inst|r_out_miso[3]~feeder" tap_mode="probeonly"/>
          <wire name="is42proc:uu8|is42driver:is42_inst|r_rdy" tap_mode="probeonly"/>
          <wire name="is42proc:uu8|r_wbit" tap_mode="probeonly"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="CLOCK_50" tap_mode="probeonly"/>
          <wire name="DRAM_ADDR[0]~output" tap_mode="probeonly"/>
          <wire name="DRAM_ADDR[10]~output" tap_mode="probeonly"/>
          <wire name="DRAM_ADDR[11]~output" tap_mode="probeonly"/>
          <wire name="DRAM_ADDR[12]~output" tap_mode="probeonly"/>
          <wire name="DRAM_ADDR[1]~output" tap_mode="probeonly"/>
          <wire name="DRAM_ADDR[2]~output" tap_mode="probeonly"/>
          <wire name="DRAM_ADDR[3]~output" tap_mode="probeonly"/>
          <wire name="DRAM_ADDR[4]~output" tap_mode="probeonly"/>
          <wire name="DRAM_ADDR[5]~output" tap_mode="probeonly"/>
          <wire name="DRAM_ADDR[6]~output" tap_mode="probeonly"/>
          <wire name="DRAM_ADDR[7]~output" tap_mode="probeonly"/>
          <wire name="DRAM_ADDR[8]~output" tap_mode="probeonly"/>
          <wire name="DRAM_ADDR[9]~output" tap_mode="probeonly"/>
          <wire name="DRAM_BA[0]~output" tap_mode="probeonly"/>
          <wire name="DRAM_BA[1]~output" tap_mode="probeonly"/>
          <wire name="DRAM_CAS_N" tap_mode="probeonly"/>
          <wire name="DRAM_CKE" tap_mode="probeonly"/>
          <wire name="DRAM_CLK" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[0]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[10]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[11]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[12]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[13]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[14]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[15]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[16]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[17]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[18]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[19]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[1]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[20]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[21]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[22]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[23]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[24]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[25]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[26]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[27]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[28]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[29]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[2]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[30]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[31]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[3]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[4]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[5]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[6]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[7]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[8]" tap_mode="probeonly"/>
          <wire name="DRAM_DQ[9]" tap_mode="probeonly"/>
          <wire name="DRAM_RAS_N" tap_mode="probeonly"/>
          <wire name="DRAM_WE_N" tap_mode="probeonly"/>
          <wire name="is42proc:uu8|is42driver:is42_inst|r_out_miso[0]~feeder" tap_mode="probeonly"/>
          <wire name="is42proc:uu8|is42driver:is42_inst|r_out_miso[1]~feeder" tap_mode="probeonly"/>
          <wire name="is42proc:uu8|is42driver:is42_inst|r_out_miso[3]~feeder" tap_mode="probeonly"/>
          <wire name="is42proc:uu8|is42driver:is42_inst|r_rdy" tap_mode="probeonly"/>
          <wire name="is42proc:uu8|r_wbit" tap_mode="probeonly"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="CLOCK_50" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="probeonly" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="DRAM_ADDR[0..12]" order="lsb_to_msb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[0]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="probeonly" type="unknown"/>
            <node data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[1]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="probeonly" type="unknown"/>
            <node data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[2]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="probeonly" type="unknown"/>
            <node data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[3]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="probeonly" type="unknown"/>
            <node data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[4]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="probeonly" type="unknown"/>
            <node data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[5]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="probeonly" type="unknown"/>
            <node data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[6]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="probeonly" type="unknown"/>
            <node data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[7]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="probeonly" type="unknown"/>
            <node data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[8]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="probeonly" type="unknown"/>
            <node data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[9]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="probeonly" type="unknown"/>
            <node data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[10]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="probeonly" type="unknown"/>
            <node data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[11]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="probeonly" type="unknown"/>
            <node data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[12]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="probeonly" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="DRAM_BA[0..1]" order="lsb_to_msb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_BA[0]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="probeonly" type="unknown"/>
            <node data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_BA[1]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="probeonly" type="unknown"/>
          </node>
          <node data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_CAS_N" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="probeonly" type="unknown"/>
          <node data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_CKE" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="probeonly" type="unknown"/>
          <node data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_CLK" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="probeonly" type="unknown"/>
          <node data_index="52" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="DRAM_WE_N" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="probeonly" trigger_index="0" type="unknown"/>
          <node data_index="51" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_RAS_N" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="probeonly" type="unknown"/>
          <node data_index="57" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="is42proc:uu8|r_wbit" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="probeonly" type="unknown"/>
          <node data_index="56" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="rising edge" name="is42proc:uu8|is42driver:is42_inst|r_rdy" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="probeonly" trigger_index="0" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="DRAM_DQ[0..31]" order="lsb_to_msb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="bidir pin">
            <node data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="probeonly" type="unknown"/>
            <node data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="probeonly" type="unknown"/>
            <node data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="probeonly" type="unknown"/>
            <node data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="probeonly" type="unknown"/>
            <node data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="probeonly" type="unknown"/>
            <node data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="probeonly" type="unknown"/>
            <node data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="probeonly" type="unknown"/>
            <node data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="probeonly" type="unknown"/>
            <node data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="probeonly" type="unknown"/>
            <node data_index="50" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="probeonly" type="unknown"/>
            <node data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="probeonly" type="unknown"/>
            <node data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="probeonly" type="unknown"/>
            <node data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="probeonly" type="unknown"/>
            <node data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="probeonly" type="unknown"/>
            <node data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="probeonly" type="unknown"/>
            <node data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="probeonly" type="unknown"/>
            <node data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="probeonly" type="unknown"/>
            <node data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="probeonly" type="unknown"/>
            <node data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="probeonly" type="unknown"/>
            <node data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="probeonly" type="unknown"/>
            <node data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="probeonly" type="unknown"/>
            <node data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="probeonly" type="unknown"/>
            <node data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="probeonly" type="unknown"/>
            <node data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="probeonly" type="unknown"/>
            <node data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="probeonly" type="unknown"/>
            <node data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="probeonly" type="unknown"/>
            <node data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="probeonly" type="unknown"/>
            <node data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="probeonly" type="unknown"/>
            <node data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="probeonly" type="unknown"/>
            <node data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="probeonly" type="unknown"/>
            <node data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="probeonly" type="unknown"/>
            <node data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="probeonly" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="is42proc:uu8|is42driver:is42_inst|r_out_miso[0..3]" order="lsb_to_msb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="53" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="is42proc:uu8|is42driver:is42_inst|r_out_miso[0]~feeder" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="probeonly" type="unknown"/>
            <node data_index="54" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="is42proc:uu8|is42driver:is42_inst|r_out_miso[1]~feeder" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="probeonly" type="unknown"/>
            <node data_index="55" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="is42proc:uu8|is42driver:is42_inst|r_out_miso[3]~feeder" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="probeonly" type="unknown"/>
          </node>
        </unified_setup_data_view>
        <data_view>
          <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="CLOCK_50" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="probeonly" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="DRAM_ADDR[0..12]" order="lsb_to_msb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[0]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="probeonly" type="unknown"/>
            <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[1]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="probeonly" type="unknown"/>
            <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[2]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="probeonly" type="unknown"/>
            <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[3]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="probeonly" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[4]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="probeonly" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[5]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="probeonly" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[6]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="probeonly" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[7]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="probeonly" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[8]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="probeonly" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[9]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="probeonly" type="unknown"/>
            <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[10]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="probeonly" type="unknown"/>
            <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[11]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="probeonly" type="unknown"/>
            <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[12]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="probeonly" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="DRAM_BA[0..1]" order="lsb_to_msb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_BA[0]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="probeonly" type="unknown"/>
            <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_BA[1]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="probeonly" type="unknown"/>
          </bus>
          <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_CAS_N" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="probeonly" type="unknown"/>
          <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_CKE" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="probeonly" type="unknown"/>
          <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_CLK" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="probeonly" type="unknown"/>
          <net data_index="52" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="DRAM_WE_N" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="probeonly" trigger_index="0" type="unknown"/>
          <net data_index="51" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_RAS_N" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="probeonly" type="unknown"/>
          <net data_index="57" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="is42proc:uu8|r_wbit" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="probeonly" type="unknown"/>
          <net data_index="56" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="rising edge" name="is42proc:uu8|is42driver:is42_inst|r_rdy" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="probeonly" trigger_index="0" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="DRAM_DQ[0..31]" order="lsb_to_msb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="bidir pin">
            <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="probeonly" type="unknown"/>
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="probeonly" type="unknown"/>
            <net data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="probeonly" type="unknown"/>
            <net data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="probeonly" type="unknown"/>
            <net data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="probeonly" type="unknown"/>
            <net data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="probeonly" type="unknown"/>
            <net data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="probeonly" type="unknown"/>
            <net data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="probeonly" type="unknown"/>
            <net data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="probeonly" type="unknown"/>
            <net data_index="50" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="probeonly" type="unknown"/>
            <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="probeonly" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="probeonly" type="unknown"/>
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="probeonly" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="probeonly" type="unknown"/>
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="probeonly" type="unknown"/>
            <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="probeonly" type="unknown"/>
            <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="probeonly" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="probeonly" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="probeonly" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="probeonly" type="unknown"/>
            <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="probeonly" type="unknown"/>
            <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="probeonly" type="unknown"/>
            <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="probeonly" type="unknown"/>
            <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="probeonly" type="unknown"/>
            <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="probeonly" type="unknown"/>
            <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="probeonly" type="unknown"/>
            <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="probeonly" type="unknown"/>
            <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="probeonly" type="unknown"/>
            <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="probeonly" type="unknown"/>
            <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="probeonly" type="unknown"/>
            <net data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="probeonly" type="unknown"/>
            <net data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="probeonly" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="is42proc:uu8|is42driver:is42_inst|r_out_miso[0..3]" order="lsb_to_msb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="53" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="is42proc:uu8|is42driver:is42_inst|r_out_miso[0]~feeder" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="probeonly" type="unknown"/>
            <net data_index="54" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="is42proc:uu8|is42driver:is42_inst|r_out_miso[1]~feeder" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="probeonly" type="unknown"/>
            <net data_index="55" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="is42proc:uu8|is42driver:is42_inst|r_out_miso[3]~feeder" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="probeonly" type="unknown"/>
          </bus>
        </data_view>
        <setup_view>
          <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="CLOCK_50" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="probeonly" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="DRAM_ADDR[0..12]" order="lsb_to_msb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[0]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="probeonly" type="unknown"/>
            <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[1]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="probeonly" type="unknown"/>
            <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[2]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="probeonly" type="unknown"/>
            <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[3]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="probeonly" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[4]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="probeonly" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[5]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="probeonly" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[6]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="probeonly" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[7]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="probeonly" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[8]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="probeonly" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[9]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="probeonly" type="unknown"/>
            <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[10]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="probeonly" type="unknown"/>
            <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[11]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="probeonly" type="unknown"/>
            <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_ADDR[12]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="probeonly" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="DRAM_BA[0..1]" order="lsb_to_msb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_BA[0]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="probeonly" type="unknown"/>
            <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_BA[1]~output" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="probeonly" type="unknown"/>
          </bus>
          <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_CAS_N" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="probeonly" type="unknown"/>
          <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_CKE" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="probeonly" type="unknown"/>
          <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_CLK" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="probeonly" type="unknown"/>
          <net data_index="52" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="DRAM_WE_N" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="probeonly" trigger_index="0" type="unknown"/>
          <net data_index="51" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_RAS_N" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="probeonly" type="unknown"/>
          <net data_index="57" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="is42proc:uu8|r_wbit" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="probeonly" type="unknown"/>
          <net data_index="56" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="rising edge" name="is42proc:uu8|is42driver:is42_inst|r_rdy" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="probeonly" trigger_index="0" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="DRAM_DQ[0..31]" order="lsb_to_msb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="bidir pin">
            <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="probeonly" type="unknown"/>
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="probeonly" type="unknown"/>
            <net data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="probeonly" type="unknown"/>
            <net data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="probeonly" type="unknown"/>
            <net data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="probeonly" type="unknown"/>
            <net data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="probeonly" type="unknown"/>
            <net data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="probeonly" type="unknown"/>
            <net data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="probeonly" type="unknown"/>
            <net data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="probeonly" type="unknown"/>
            <net data_index="50" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="probeonly" type="unknown"/>
            <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="probeonly" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="probeonly" type="unknown"/>
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="probeonly" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="probeonly" type="unknown"/>
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="probeonly" type="unknown"/>
            <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="probeonly" type="unknown"/>
            <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="probeonly" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="probeonly" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="probeonly" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="probeonly" type="unknown"/>
            <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="probeonly" type="unknown"/>
            <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="probeonly" type="unknown"/>
            <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="probeonly" type="unknown"/>
            <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="probeonly" type="unknown"/>
            <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="probeonly" type="unknown"/>
            <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="probeonly" type="unknown"/>
            <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="probeonly" type="unknown"/>
            <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="probeonly" type="unknown"/>
            <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="probeonly" type="unknown"/>
            <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="probeonly" type="unknown"/>
            <net data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="probeonly" type="unknown"/>
            <net data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="DRAM_DQ[31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="probeonly" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="is42proc:uu8|is42driver:is42_inst|r_out_miso[0..3]" order="lsb_to_msb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="53" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="is42proc:uu8|is42driver:is42_inst|r_out_miso[0]~feeder" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="probeonly" type="unknown"/>
            <net data_index="54" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="is42proc:uu8|is42driver:is42_inst|r_out_miso[1]~feeder" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="probeonly" type="unknown"/>
            <net data_index="55" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="false" name="is42proc:uu8|is42driver:is42_inst|r_out_miso[3]~feeder" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="probeonly" type="unknown"/>
          </bus>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger CRC="CF34970F" attribute_mem_mode="false" gap_record="true" global_temp="1" is_expanded="true" name="trigger: 2020/03/15 13:07:10  #0" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="64" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'is42proc:uu8|is42driver:is42_inst|r_rdy' == rising edge
            <power_up enabled="yes">
            </power_up><op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>1111111111111111111111111111111111111111111111111111111111
            <pwr_up_transitional>1111111111111111111111111111111111111111111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data horizontal scroll position" value="6360"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="1024"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="0"/>
      <multi attribute="timebars" size="1" value="2820"/>
    </position_info>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <embedded_sof_files>
  </embedded_sof_files>
  <instance enabled="true" entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_1" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="1" mfg_id="110" node_id="0" version="6"/>
    <signal_set global_temp="1" is_expanded="true" name="signal_set: 2020/03/16 17:51:00  #0">
      <clock name="CLOCK_50" polarity="posedge" tap_mode="probeonly"/>
      <config pipeline_level="0" ram_type="AUTO" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="1024" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="HSMC_DAC_DA[0]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[10]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[11]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[12]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[13]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[1]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[2]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[3]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[4]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[5]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[6]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[7]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[8]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[9]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[0]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[10]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[11]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[12]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[13]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[1]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[2]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[3]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[4]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[5]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[6]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[7]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[8]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[9]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_MODE" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_WRT_A" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_WRT_B" tap_mode="probeonly"/>
          <wire name="HSMC_SMA_DAC4" tap_mode="probeonly"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="HSMC_DAC_DA[0]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[10]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[11]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[12]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[13]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[1]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[2]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[3]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[4]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[5]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[6]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[7]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[8]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[9]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[0]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[10]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[11]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[12]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[13]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[1]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[2]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[3]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[4]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[5]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[6]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[7]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[8]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[9]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_MODE" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_WRT_A" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_WRT_B" tap_mode="probeonly"/>
          <wire name="HSMC_SMA_DAC4" tap_mode="probeonly"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="HSMC_DAC_DA[0]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[10]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[11]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[12]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[13]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[1]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[2]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[3]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[4]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[5]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[6]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[7]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[8]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DA[9]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[0]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[10]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[11]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[12]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[13]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[1]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[2]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[3]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[4]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[5]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[6]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[7]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[8]~output" tap_mode="probeonly"/>
          <wire name="HSMC_DAC_DB[9]~output" tap_mode="probeonly"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node is_selected="false" level-0="alt_or" name="HSMC_DAC_DA[0..13]" order="lsb_to_msb" storage-0="alt_or" type="combinatorial">
            <node data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[0]~output" storage_index="0" tap_mode="probeonly" trigger_index="0" type="unknown"/>
            <node data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[1]~output" storage_index="5" tap_mode="probeonly" trigger_index="5" type="unknown"/>
            <node data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[2]~output" storage_index="6" tap_mode="probeonly" trigger_index="6" type="unknown"/>
            <node data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[3]~output" storage_index="7" tap_mode="probeonly" trigger_index="7" type="unknown"/>
            <node data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[4]~output" storage_index="8" tap_mode="probeonly" trigger_index="8" type="unknown"/>
            <node data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[5]~output" storage_index="9" tap_mode="probeonly" trigger_index="9" type="unknown"/>
            <node data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[6]~output" storage_index="10" tap_mode="probeonly" trigger_index="10" type="unknown"/>
            <node data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[7]~output" storage_index="11" tap_mode="probeonly" trigger_index="11" type="unknown"/>
            <node data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[8]~output" storage_index="12" tap_mode="probeonly" trigger_index="12" type="unknown"/>
            <node data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[9]~output" storage_index="13" tap_mode="probeonly" trigger_index="13" type="unknown"/>
            <node data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[10]~output" storage_index="1" tap_mode="probeonly" trigger_index="1" type="unknown"/>
            <node data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[11]~output" storage_index="2" tap_mode="probeonly" trigger_index="2" type="unknown"/>
            <node data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[12]~output" storage_index="3" tap_mode="probeonly" trigger_index="3" type="unknown"/>
            <node data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[13]~output" storage_index="4" tap_mode="probeonly" trigger_index="4" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="HSMC_DAC_DB[0..13]" order="lsb_to_msb" storage-0="alt_or" type="combinatorial">
            <node data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[0]~output" storage_index="14" tap_mode="probeonly" trigger_index="14" type="unknown"/>
            <node data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[1]~output" storage_index="19" tap_mode="probeonly" trigger_index="19" type="unknown"/>
            <node data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[2]~output" storage_index="20" tap_mode="probeonly" trigger_index="20" type="unknown"/>
            <node data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[3]~output" storage_index="21" tap_mode="probeonly" trigger_index="21" type="unknown"/>
            <node data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[4]~output" storage_index="22" tap_mode="probeonly" trigger_index="22" type="unknown"/>
            <node data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[5]~output" storage_index="23" tap_mode="probeonly" trigger_index="23" type="unknown"/>
            <node data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[6]~output" storage_index="24" tap_mode="probeonly" trigger_index="24" type="unknown"/>
            <node data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[7]~output" storage_index="25" tap_mode="probeonly" trigger_index="25" type="unknown"/>
            <node data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[8]~output" storage_index="26" tap_mode="probeonly" trigger_index="26" type="unknown"/>
            <node data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[9]~output" storage_index="27" tap_mode="probeonly" trigger_index="27" type="unknown"/>
            <node data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[10]~output" storage_index="15" tap_mode="probeonly" trigger_index="15" type="unknown"/>
            <node data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[11]~output" storage_index="16" tap_mode="probeonly" trigger_index="16" type="unknown"/>
            <node data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[12]~output" storage_index="17" tap_mode="probeonly" trigger_index="17" type="unknown"/>
            <node data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[13]~output" storage_index="18" tap_mode="probeonly" trigger_index="18" type="unknown"/>
          </node>
          <node data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="false" is_trigger_input="true" name="HSMC_DAC_MODE" tap_mode="probeonly" trigger_index="28" type="unknown"/>
          <node data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="false" is_trigger_input="true" name="HSMC_DAC_WRT_A" tap_mode="probeonly" trigger_index="29" type="unknown"/>
          <node data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="false" is_trigger_input="true" name="HSMC_DAC_WRT_B" tap_mode="probeonly" trigger_index="30" type="unknown"/>
          <node data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="false" is_trigger_input="true" name="HSMC_SMA_DAC4" tap_mode="probeonly" trigger_index="31" type="unknown"/>
        </unified_setup_data_view>
        <data_view>
          <bus is_selected="false" level-0="alt_or" name="HSMC_DAC_DA[0..13]" order="lsb_to_msb" storage-0="alt_or" type="combinatorial">
            <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[0]~output" storage_index="0" tap_mode="probeonly" trigger_index="0" type="unknown"/>
            <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[1]~output" storage_index="5" tap_mode="probeonly" trigger_index="5" type="unknown"/>
            <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[2]~output" storage_index="6" tap_mode="probeonly" trigger_index="6" type="unknown"/>
            <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[3]~output" storage_index="7" tap_mode="probeonly" trigger_index="7" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[4]~output" storage_index="8" tap_mode="probeonly" trigger_index="8" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[5]~output" storage_index="9" tap_mode="probeonly" trigger_index="9" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[6]~output" storage_index="10" tap_mode="probeonly" trigger_index="10" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[7]~output" storage_index="11" tap_mode="probeonly" trigger_index="11" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[8]~output" storage_index="12" tap_mode="probeonly" trigger_index="12" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[9]~output" storage_index="13" tap_mode="probeonly" trigger_index="13" type="unknown"/>
            <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[10]~output" storage_index="1" tap_mode="probeonly" trigger_index="1" type="unknown"/>
            <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[11]~output" storage_index="2" tap_mode="probeonly" trigger_index="2" type="unknown"/>
            <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[12]~output" storage_index="3" tap_mode="probeonly" trigger_index="3" type="unknown"/>
            <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[13]~output" storage_index="4" tap_mode="probeonly" trigger_index="4" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="HSMC_DAC_DB[0..13]" order="lsb_to_msb" storage-0="alt_or" type="combinatorial">
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[0]~output" storage_index="14" tap_mode="probeonly" trigger_index="14" type="unknown"/>
            <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[1]~output" storage_index="19" tap_mode="probeonly" trigger_index="19" type="unknown"/>
            <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[2]~output" storage_index="20" tap_mode="probeonly" trigger_index="20" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[3]~output" storage_index="21" tap_mode="probeonly" trigger_index="21" type="unknown"/>
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[4]~output" storage_index="22" tap_mode="probeonly" trigger_index="22" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[5]~output" storage_index="23" tap_mode="probeonly" trigger_index="23" type="unknown"/>
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[6]~output" storage_index="24" tap_mode="probeonly" trigger_index="24" type="unknown"/>
            <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[7]~output" storage_index="25" tap_mode="probeonly" trigger_index="25" type="unknown"/>
            <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[8]~output" storage_index="26" tap_mode="probeonly" trigger_index="26" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[9]~output" storage_index="27" tap_mode="probeonly" trigger_index="27" type="unknown"/>
            <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[10]~output" storage_index="15" tap_mode="probeonly" trigger_index="15" type="unknown"/>
            <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[11]~output" storage_index="16" tap_mode="probeonly" trigger_index="16" type="unknown"/>
            <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[12]~output" storage_index="17" tap_mode="probeonly" trigger_index="17" type="unknown"/>
            <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[13]~output" storage_index="18" tap_mode="probeonly" trigger_index="18" type="unknown"/>
          </bus>
          <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="false" is_trigger_input="true" name="HSMC_DAC_MODE" tap_mode="probeonly" trigger_index="28" type="unknown"/>
          <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="false" is_trigger_input="true" name="HSMC_DAC_WRT_A" tap_mode="probeonly" trigger_index="29" type="unknown"/>
          <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="false" is_trigger_input="true" name="HSMC_DAC_WRT_B" tap_mode="probeonly" trigger_index="30" type="unknown"/>
          <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="false" is_trigger_input="true" name="HSMC_SMA_DAC4" tap_mode="probeonly" trigger_index="31" type="unknown"/>
        </data_view>
        <setup_view>
          <bus is_selected="false" level-0="alt_or" name="HSMC_DAC_DA[0..13]" order="lsb_to_msb" storage-0="alt_or" type="combinatorial">
            <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[0]~output" storage_index="0" tap_mode="probeonly" trigger_index="0" type="unknown"/>
            <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[1]~output" storage_index="5" tap_mode="probeonly" trigger_index="5" type="unknown"/>
            <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[2]~output" storage_index="6" tap_mode="probeonly" trigger_index="6" type="unknown"/>
            <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[3]~output" storage_index="7" tap_mode="probeonly" trigger_index="7" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[4]~output" storage_index="8" tap_mode="probeonly" trigger_index="8" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[5]~output" storage_index="9" tap_mode="probeonly" trigger_index="9" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[6]~output" storage_index="10" tap_mode="probeonly" trigger_index="10" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[7]~output" storage_index="11" tap_mode="probeonly" trigger_index="11" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[8]~output" storage_index="12" tap_mode="probeonly" trigger_index="12" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[9]~output" storage_index="13" tap_mode="probeonly" trigger_index="13" type="unknown"/>
            <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[10]~output" storage_index="1" tap_mode="probeonly" trigger_index="1" type="unknown"/>
            <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[11]~output" storage_index="2" tap_mode="probeonly" trigger_index="2" type="unknown"/>
            <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[12]~output" storage_index="3" tap_mode="probeonly" trigger_index="3" type="unknown"/>
            <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DA[13]~output" storage_index="4" tap_mode="probeonly" trigger_index="4" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="HSMC_DAC_DB[0..13]" order="lsb_to_msb" storage-0="alt_or" type="combinatorial">
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[0]~output" storage_index="14" tap_mode="probeonly" trigger_index="14" type="unknown"/>
            <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[1]~output" storage_index="19" tap_mode="probeonly" trigger_index="19" type="unknown"/>
            <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[2]~output" storage_index="20" tap_mode="probeonly" trigger_index="20" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[3]~output" storage_index="21" tap_mode="probeonly" trigger_index="21" type="unknown"/>
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[4]~output" storage_index="22" tap_mode="probeonly" trigger_index="22" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[5]~output" storage_index="23" tap_mode="probeonly" trigger_index="23" type="unknown"/>
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[6]~output" storage_index="24" tap_mode="probeonly" trigger_index="24" type="unknown"/>
            <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[7]~output" storage_index="25" tap_mode="probeonly" trigger_index="25" type="unknown"/>
            <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[8]~output" storage_index="26" tap_mode="probeonly" trigger_index="26" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[9]~output" storage_index="27" tap_mode="probeonly" trigger_index="27" type="unknown"/>
            <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[10]~output" storage_index="15" tap_mode="probeonly" trigger_index="15" type="unknown"/>
            <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[11]~output" storage_index="16" tap_mode="probeonly" trigger_index="16" type="unknown"/>
            <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[12]~output" storage_index="17" tap_mode="probeonly" trigger_index="17" type="unknown"/>
            <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="HSMC_DAC_DB[13]~output" storage_index="18" tap_mode="probeonly" trigger_index="18" type="unknown"/>
          </bus>
          <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="false" is_trigger_input="true" name="HSMC_DAC_MODE" tap_mode="probeonly" trigger_index="28" type="unknown"/>
          <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="false" is_trigger_input="true" name="HSMC_DAC_WRT_A" tap_mode="probeonly" trigger_index="29" type="unknown"/>
          <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="false" is_trigger_input="true" name="HSMC_DAC_WRT_B" tap_mode="probeonly" trigger_index="30" type="unknown"/>
          <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="false" is_trigger_input="true" name="HSMC_SMA_DAC4" tap_mode="probeonly" trigger_index="31" type="unknown"/>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger CRC="1881C755" attribute_mem_mode="false" gap_record="true" global_temp="1" is_expanded="true" name="trigger: 2020/03/16 17:51:00  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="64" storage_mode="conditional" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>1111111111111111111111111111
            <pwr_up_transitional>1111111111111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data horizontal scroll position" value="426"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="64"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="2032"/>
    </position_info>
  </instance>
  <global_info>
    <single attribute="active instance" value="1"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="0"/>
    <single attribute="hierarchy widget height" value="196"/>
    <single attribute="hierarchy widget visible" value="0"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <single attribute="lock mode" value="0"/>
    <multi attribute="column width" size="23" value="34,34,220,74,68,78,95,96,98,98,88,88,110,101,101,101,101,101,101,101,101,107,67"/>
    <multi attribute="frame size" size="2" value="1547,829"/>
    <multi attribute="jtag widget size" size="2" value="354,135"/>
  </global_info>
</session>
