<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/mips/types.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_dde9a2d05fdc2dafdbc9060a892ecde4.html">mips</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">types.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arch_2mips_2types_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2007 MIPS Technologies, Inc.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Authors: Korey Sewell</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef __ARCH_MIPS_TYPES_HH__</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define __ARCH_MIPS_TYPES_HH__</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2generic_2types_8hh.html">arch/generic/types.hh</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2types_8hh.html">base/types.hh</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceMipsISA.html">MipsISA</a></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;{</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#ae447ca8dbe95711e74896649e018d11d">   40</a></span>&#160;<span class="keyword">typedef</span> uint32_t <a class="code" href="namespaceMipsISA.html#ae447ca8dbe95711e74896649e018d11d">MachInst</a>;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#af1b1b88c525ab4fb68f2512d5361c077">   41</a></span>&#160;<span class="keyword">typedef</span> uint64_t <a class="code" href="namespaceMipsISA.html#af1b1b88c525ab4fb68f2512d5361c077">ExtMachInst</a>;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a1635df2ff598e536b6acda9452262568">   43</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="classGenericISA_1_1DelaySlotPCState.html">GenericISA::DelaySlotPCState&lt;MachInst&gt;</a> <a class="code" href="namespaceMipsISA.html#a1635df2ff598e536b6acda9452262568">PCState</a>;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//used in FP convert &amp; round function</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4">   46</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4">ConvertType</a>{</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4a13619a0beb3f0037455d8929da40c010">   47</a></span>&#160;    <a class="code" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4a13619a0beb3f0037455d8929da40c010">SINGLE_TO_DOUBLE</a>,</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4a693e5d77a4028c5d04809efb11f03984">   48</a></span>&#160;    <a class="code" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4a693e5d77a4028c5d04809efb11f03984">SINGLE_TO_WORD</a>,</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4a67d112bb597e15fa3c0617eb2b8319c5">   49</a></span>&#160;    <a class="code" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4a67d112bb597e15fa3c0617eb2b8319c5">SINGLE_TO_LONG</a>,</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4a43ad5417cbb1420cc727f1d692841d84">   51</a></span>&#160;    <a class="code" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4a43ad5417cbb1420cc727f1d692841d84">DOUBLE_TO_SINGLE</a>,</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4ac3eed8868d4f6f0829a5d3638d38db01">   52</a></span>&#160;    <a class="code" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4ac3eed8868d4f6f0829a5d3638d38db01">DOUBLE_TO_WORD</a>,</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4aebea59dfd05ff1e21f7f1253007ceb0d">   53</a></span>&#160;    <a class="code" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4aebea59dfd05ff1e21f7f1253007ceb0d">DOUBLE_TO_LONG</a>,</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4a4f5efb7b9cf709b83cc1b153c698d5d4">   55</a></span>&#160;    <a class="code" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4a4f5efb7b9cf709b83cc1b153c698d5d4">LONG_TO_SINGLE</a>,</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4a1a5f801f22b102d5a0c12bc81b7a4a94">   56</a></span>&#160;    <a class="code" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4a1a5f801f22b102d5a0c12bc81b7a4a94">LONG_TO_DOUBLE</a>,</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4adb42dc06877c08aa64d220b632d483a5">   57</a></span>&#160;    <a class="code" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4adb42dc06877c08aa64d220b632d483a5">LONG_TO_WORD</a>,</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4a32e57841556af62838b12a529e985e91">   58</a></span>&#160;    <a class="code" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4a32e57841556af62838b12a529e985e91">LONG_TO_PS</a>,</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4ade25a6a85ca29669c5f6aeb148215b33">   60</a></span>&#160;    <a class="code" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4ade25a6a85ca29669c5f6aeb148215b33">WORD_TO_SINGLE</a>,</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4a54066e1154b59fa948be112077a92c96">   61</a></span>&#160;    <a class="code" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4a54066e1154b59fa948be112077a92c96">WORD_TO_DOUBLE</a>,</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4a34867539efeb93b089da323a9ee7a2ff">   62</a></span>&#160;    <a class="code" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4a34867539efeb93b089da323a9ee7a2ff">WORD_TO_LONG</a>,</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4ab5edee4529df5ba4ba2801298de18ac1">   63</a></span>&#160;    <a class="code" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4ab5edee4529df5ba4ba2801298de18ac1">WORD_TO_PS</a>,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4ab01aedb0c09d47feaca885ac30f00286">   65</a></span>&#160;    <a class="code" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4ab01aedb0c09d47feaca885ac30f00286">PL_TO_SINGLE</a>,</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4aedfd3ca198ebf34635ee80786ddcfbe4">   66</a></span>&#160;    <a class="code" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4aedfd3ca198ebf34635ee80786ddcfbe4">PU_TO_SINGLE</a></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;};</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">//used in FP convert &amp; round function</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a644a7596dc36e10a6d579414f79a51b9">   70</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespaceMipsISA.html#a644a7596dc36e10a6d579414f79a51b9">RoundMode</a>{</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a644a7596dc36e10a6d579414f79a51b9a988b7b3a439c492ce5e8298bd7977f7c">   71</a></span>&#160;    <a class="code" href="namespaceMipsISA.html#a644a7596dc36e10a6d579414f79a51b9a988b7b3a439c492ce5e8298bd7977f7c">RND_ZERO</a>,</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a644a7596dc36e10a6d579414f79a51b9aaa582a1ddbe6170e9207f6b9346c7141">   72</a></span>&#160;    <a class="code" href="namespaceMipsISA.html#a644a7596dc36e10a6d579414f79a51b9aaa582a1ddbe6170e9207f6b9346c7141">RND_DOWN</a>,</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a644a7596dc36e10a6d579414f79a51b9a7bde2436a29414bbd1906e5b3deddeea">   73</a></span>&#160;    <a class="code" href="namespaceMipsISA.html#a644a7596dc36e10a6d579414f79a51b9a7bde2436a29414bbd1906e5b3deddeea">RND_UP</a>,</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a644a7596dc36e10a6d579414f79a51b9a1cefd8176a75daedd017172b08c57af1">   74</a></span>&#160;    <a class="code" href="namespaceMipsISA.html#a644a7596dc36e10a6d579414f79a51b9a1cefd8176a75daedd017172b08c57af1">RND_NEAREST</a></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;};</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html">   77</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structMipsISA_1_1CoreSpecific.html">CoreSpecific</a> {</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a564138bb23a7ef0c645117466bb5e69e">   78</a></span>&#160;    <a class="code" href="structMipsISA_1_1CoreSpecific.html#a564138bb23a7ef0c645117466bb5e69e">CoreSpecific</a>()</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        : <a class="code" href="structMipsISA_1_1CoreSpecific.html#a58d703a60a959b50dbdc0ac55bee0f44">CP0_IntCtl_IPTI</a>(0), <a class="code" href="structMipsISA_1_1CoreSpecific.html#a12e8e79e2b0dc54593dcf78933ec0b14">CP0_IntCtl_IPPCI</a>(0), <a class="code" href="structMipsISA_1_1CoreSpecific.html#a9be6d370d6fa04e81a853cec3ca2ccfc">CP0_SrsCtl_HSS</a>(0),</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;          <a class="code" href="structMipsISA_1_1CoreSpecific.html#a9b344a4b48f21e30af729e41e95a6df4">CP0_PRId_CompanyOptions</a>(0), <a class="code" href="structMipsISA_1_1CoreSpecific.html#a9c739f02debd60db71b8c4c93faccf93">CP0_PRId_CompanyID</a>(0),</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;          <a class="code" href="structMipsISA_1_1CoreSpecific.html#a05c6533595e783bc9af38a75be4b9ea4">CP0_PRId_ProcessorID</a>(0), <a class="code" href="structMipsISA_1_1CoreSpecific.html#a333ca9ba919ce41958db3f14d13535f3">CP0_PRId_Revision</a>(0),</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;          <a class="code" href="structMipsISA_1_1CoreSpecific.html#ae37e192d86706829f0f0101a54946c80">CP0_EBase_CPUNum</a>(0), <a class="code" href="structMipsISA_1_1CoreSpecific.html#ab0f0391f2338f0d3542dcf117e57e91a">CP0_Config_BE</a>(0), <a class="code" href="structMipsISA_1_1CoreSpecific.html#a42671a711ec87cc168904d5f774fa9b3">CP0_Config_AT</a>(0),</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;          <a class="code" href="structMipsISA_1_1CoreSpecific.html#af355d226101f8da2c48d2dc18119296b">CP0_Config_AR</a>(0), <a class="code" href="structMipsISA_1_1CoreSpecific.html#acbbaaec1c1a55ac57715ac9e04893330">CP0_Config_MT</a>(0), <a class="code" href="structMipsISA_1_1CoreSpecific.html#a4f133f47c10e5ed0ab085f50fdad95df">CP0_Config_VI</a>(0),</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;          <a class="code" href="structMipsISA_1_1CoreSpecific.html#a9cca835946ee403d135f5cedba06f4e3">CP0_Config1_M</a>(0), <a class="code" href="structMipsISA_1_1CoreSpecific.html#ab7f08491da8a6c263843c0ef6395f9f9">CP0_Config1_MMU</a>(0), <a class="code" href="structMipsISA_1_1CoreSpecific.html#a889a60f81820876223ae7cfb8c9faeb3">CP0_Config1_IS</a>(0),</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;          <a class="code" href="structMipsISA_1_1CoreSpecific.html#ac8e54ad9c19f4c8f5ef77ae51944fff5">CP0_Config1_IL</a>(0), <a class="code" href="structMipsISA_1_1CoreSpecific.html#a08832452fad7403e255cc61d37a8f006">CP0_Config1_IA</a>(0), <a class="code" href="structMipsISA_1_1CoreSpecific.html#a3456693c1e1bfc6078e21788bd031e3b">CP0_Config1_DS</a>(0),</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;          <a class="code" href="structMipsISA_1_1CoreSpecific.html#a9bedad80a8025cd9f5591fe96428acbd">CP0_Config1_DL</a>(0), <a class="code" href="structMipsISA_1_1CoreSpecific.html#a35d4585617db1fc75f11a5e807206c94">CP0_Config1_DA</a>(0), <a class="code" href="structMipsISA_1_1CoreSpecific.html#aac973bc9630c4b01928a756dad129c94">CP0_Config1_C2</a>(false),</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;          <a class="code" href="structMipsISA_1_1CoreSpecific.html#a7153e14f3399577c9517e3e934360763">CP0_Config1_MD</a>(false), <a class="code" href="structMipsISA_1_1CoreSpecific.html#acd2f593bee7527245407355050b06003">CP0_Config1_PC</a>(false), <a class="code" href="structMipsISA_1_1CoreSpecific.html#a8e72faefb0912a11cd5d33bcb5ed5294">CP0_Config1_WR</a>(false),</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;          <a class="code" href="structMipsISA_1_1CoreSpecific.html#adbda3394a20b9f3f1ced5bdaa678bcab">CP0_Config1_CA</a>(false), <a class="code" href="structMipsISA_1_1CoreSpecific.html#a9df4af8cfa1373514852525ba64c67c7">CP0_Config1_EP</a>(false), <a class="code" href="structMipsISA_1_1CoreSpecific.html#a2746e5977169c75bf7b45167cc6cda3a">CP0_Config1_FP</a>(false),</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;          <a class="code" href="structMipsISA_1_1CoreSpecific.html#a67e64fc49ae93656ed2242501da144e6">CP0_Config2_M</a>(false), <a class="code" href="structMipsISA_1_1CoreSpecific.html#a954c6d1014cab0347732eecb33a4cb0b">CP0_Config2_TU</a>(0), <a class="code" href="structMipsISA_1_1CoreSpecific.html#a4d19311c50504ba5e4f8222ffec27dae">CP0_Config2_TS</a>(0),</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;          <a class="code" href="structMipsISA_1_1CoreSpecific.html#a84749f64007f7a141bce30e5e3fe345a">CP0_Config2_TL</a>(0), <a class="code" href="structMipsISA_1_1CoreSpecific.html#ae2d42a94309ddaf7433fe79c17ba6c1a">CP0_Config2_TA</a>(0), <a class="code" href="structMipsISA_1_1CoreSpecific.html#a99870659c9547dd0d1f5a5b6d10ea527">CP0_Config2_SU</a>(0),</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;          <a class="code" href="structMipsISA_1_1CoreSpecific.html#ae7f514fea4a86383d5549150f16b6bb6">CP0_Config2_SS</a>(0), <a class="code" href="structMipsISA_1_1CoreSpecific.html#aab64b5a5b97c0fa9beba7869d8719054">CP0_Config2_SL</a>(0), <a class="code" href="structMipsISA_1_1CoreSpecific.html#a0884736e0d4daf65d7e001e7fab89a6e">CP0_Config2_SA</a>(0),</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;          <a class="code" href="structMipsISA_1_1CoreSpecific.html#af7d18a3d9bd9edd0dc4b4bcfc3152081">CP0_Config3_M</a>(false), <a class="code" href="structMipsISA_1_1CoreSpecific.html#a862f288184d83379ab5dae9b40355fbb">CP0_Config3_DSPP</a>(false), <a class="code" href="structMipsISA_1_1CoreSpecific.html#a13227a63845bf0a7812d06401eba3f33">CP0_Config3_LPA</a>(false),</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;          <a class="code" href="structMipsISA_1_1CoreSpecific.html#a76762f7aa69176fd1814703d0a5c6b2f">CP0_Config3_VEIC</a>(false), <a class="code" href="structMipsISA_1_1CoreSpecific.html#a082e204d66746cc3564d71809dbb3aac">CP0_Config3_VInt</a>(false),</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;          <a class="code" href="structMipsISA_1_1CoreSpecific.html#aa045833db86f1d0e2a3873f283abd7d7">CP0_Config3_SP</a>(false), <a class="code" href="structMipsISA_1_1CoreSpecific.html#aea3768dbcece83df5093762700129110">CP0_Config3_MT</a>(false), <a class="code" href="structMipsISA_1_1CoreSpecific.html#a74c8509c5d4d108c893def3e2f4ceb75">CP0_Config3_SM</a>(false),</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;          <a class="code" href="structMipsISA_1_1CoreSpecific.html#abfcc133297818e52758ccc46efab4e63">CP0_Config3_TL</a>(false), <a class="code" href="structMipsISA_1_1CoreSpecific.html#a8b3bcde238610b1276ec71dc135b2202">CP0_WatchHi_M</a>(false), <a class="code" href="structMipsISA_1_1CoreSpecific.html#ac252d5afed9bf11b7f9992a63cec0769">CP0_PerfCtr_M</a>(false),</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;          <a class="code" href="structMipsISA_1_1CoreSpecific.html#aba0b047dfbc352db467ec4894efc28df">CP0_PerfCtr_W</a>(false), <a class="code" href="structMipsISA_1_1CoreSpecific.html#a4b09be9ea6a2d833ac512930b7552fbd">CP0_PRId</a>(0), <a class="code" href="structMipsISA_1_1CoreSpecific.html#a43f55fdff5589063fba22d4ce26d938e">CP0_Config</a>(0), <a class="code" href="structMipsISA_1_1CoreSpecific.html#a10e55dacea0ac79aba5f9c39faab7994">CP0_Config1</a>(0),</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;          <a class="code" href="structMipsISA_1_1CoreSpecific.html#adac8989a1fed1a6c02c619b40bab8c67">CP0_Config2</a>(0), <a class="code" href="structMipsISA_1_1CoreSpecific.html#ac16c988278080fb21265c320cc8e0aec">CP0_Config3</a>(0)</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    { }</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;      <span class="comment">// MIPS CP0 State - First individual variables</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;      <span class="comment">// Page numbers refer to revision 2.50 (July 2005) of the MIPS32 ARM,</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;      <span class="comment">// Volume III (PRA)</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a58d703a60a959b50dbdc0ac55bee0f44">  103</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a58d703a60a959b50dbdc0ac55bee0f44">CP0_IntCtl_IPTI</a>; <span class="comment">// Page 93, IP Timer Interrupt</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a12e8e79e2b0dc54593dcf78933ec0b14">  104</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a12e8e79e2b0dc54593dcf78933ec0b14">CP0_IntCtl_IPPCI</a>; <span class="comment">// Page 94, IP Performance Counter Interrupt</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a9be6d370d6fa04e81a853cec3ca2ccfc">  105</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a9be6d370d6fa04e81a853cec3ca2ccfc">CP0_SrsCtl_HSS</a>; <span class="comment">// Page 95, Highest Implemented Shadow Set</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a9b344a4b48f21e30af729e41e95a6df4">  106</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a9b344a4b48f21e30af729e41e95a6df4">CP0_PRId_CompanyOptions</a>; <span class="comment">// Page 105, Manufacture options</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a9c739f02debd60db71b8c4c93faccf93">  107</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a9c739f02debd60db71b8c4c93faccf93">CP0_PRId_CompanyID</a>; <span class="comment">// Page 105, Company ID - (0-255, 1=&gt;MIPS)</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a05c6533595e783bc9af38a75be4b9ea4">  108</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a05c6533595e783bc9af38a75be4b9ea4">CP0_PRId_ProcessorID</a>; <span class="comment">// Page 105</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a333ca9ba919ce41958db3f14d13535f3">  109</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a333ca9ba919ce41958db3f14d13535f3">CP0_PRId_Revision</a>; <span class="comment">// Page 105</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#ae37e192d86706829f0f0101a54946c80">  110</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#ae37e192d86706829f0f0101a54946c80">CP0_EBase_CPUNum</a>; <span class="comment">// Page 106, CPU Number in a multiprocessor</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                                 <span class="comment">//system</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#ab0f0391f2338f0d3542dcf117e57e91a">  112</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#ab0f0391f2338f0d3542dcf117e57e91a">CP0_Config_BE</a>; <span class="comment">// Page 108, Big/Little Endian mode</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a42671a711ec87cc168904d5f774fa9b3">  113</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a42671a711ec87cc168904d5f774fa9b3">CP0_Config_AT</a>; <span class="comment">//Page 109</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#af355d226101f8da2c48d2dc18119296b">  114</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#af355d226101f8da2c48d2dc18119296b">CP0_Config_AR</a>; <span class="comment">//Page 109</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#acbbaaec1c1a55ac57715ac9e04893330">  115</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#acbbaaec1c1a55ac57715ac9e04893330">CP0_Config_MT</a>; <span class="comment">//Page 109</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a4f133f47c10e5ed0ab085f50fdad95df">  116</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a4f133f47c10e5ed0ab085f50fdad95df">CP0_Config_VI</a>; <span class="comment">//Page 109</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a9cca835946ee403d135f5cedba06f4e3">  117</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a9cca835946ee403d135f5cedba06f4e3">CP0_Config1_M</a>; <span class="comment">// Page 110</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#ab7f08491da8a6c263843c0ef6395f9f9">  118</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#ab7f08491da8a6c263843c0ef6395f9f9">CP0_Config1_MMU</a>; <span class="comment">// Page 110</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a889a60f81820876223ae7cfb8c9faeb3">  119</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a889a60f81820876223ae7cfb8c9faeb3">CP0_Config1_IS</a>; <span class="comment">// Page 110</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#ac8e54ad9c19f4c8f5ef77ae51944fff5">  120</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#ac8e54ad9c19f4c8f5ef77ae51944fff5">CP0_Config1_IL</a>; <span class="comment">// Page 111</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a08832452fad7403e255cc61d37a8f006">  121</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a08832452fad7403e255cc61d37a8f006">CP0_Config1_IA</a>; <span class="comment">// Page 111</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a3456693c1e1bfc6078e21788bd031e3b">  122</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a3456693c1e1bfc6078e21788bd031e3b">CP0_Config1_DS</a>; <span class="comment">// Page 111</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a9bedad80a8025cd9f5591fe96428acbd">  123</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a9bedad80a8025cd9f5591fe96428acbd">CP0_Config1_DL</a>; <span class="comment">// Page 112</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a35d4585617db1fc75f11a5e807206c94">  124</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a35d4585617db1fc75f11a5e807206c94">CP0_Config1_DA</a>; <span class="comment">// Page 112</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#aac973bc9630c4b01928a756dad129c94">  125</a></span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#aac973bc9630c4b01928a756dad129c94">CP0_Config1_C2</a>; <span class="comment">// Page 112</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a7153e14f3399577c9517e3e934360763">  126</a></span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a7153e14f3399577c9517e3e934360763">CP0_Config1_MD</a>;<span class="comment">// Page 112 - Technically not used in MIPS32</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#acd2f593bee7527245407355050b06003">  127</a></span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#acd2f593bee7527245407355050b06003">CP0_Config1_PC</a>;<span class="comment">// Page 112</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a8e72faefb0912a11cd5d33bcb5ed5294">  128</a></span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a8e72faefb0912a11cd5d33bcb5ed5294">CP0_Config1_WR</a>;<span class="comment">// Page 113</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#adbda3394a20b9f3f1ced5bdaa678bcab">  129</a></span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#adbda3394a20b9f3f1ced5bdaa678bcab">CP0_Config1_CA</a>;<span class="comment">// Page 113</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a9df4af8cfa1373514852525ba64c67c7">  130</a></span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a9df4af8cfa1373514852525ba64c67c7">CP0_Config1_EP</a>;<span class="comment">// Page 113</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a2746e5977169c75bf7b45167cc6cda3a">  131</a></span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a2746e5977169c75bf7b45167cc6cda3a">CP0_Config1_FP</a>;<span class="comment">// Page 113</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a67e64fc49ae93656ed2242501da144e6">  132</a></span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a67e64fc49ae93656ed2242501da144e6">CP0_Config2_M</a>; <span class="comment">// Page 114</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a954c6d1014cab0347732eecb33a4cb0b">  133</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a954c6d1014cab0347732eecb33a4cb0b">CP0_Config2_TU</a>;<span class="comment">// Page 114</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a4d19311c50504ba5e4f8222ffec27dae">  134</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a4d19311c50504ba5e4f8222ffec27dae">CP0_Config2_TS</a>;<span class="comment">// Page 114</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a84749f64007f7a141bce30e5e3fe345a">  135</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a84749f64007f7a141bce30e5e3fe345a">CP0_Config2_TL</a>;<span class="comment">// Page 115</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#ae2d42a94309ddaf7433fe79c17ba6c1a">  136</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#ae2d42a94309ddaf7433fe79c17ba6c1a">CP0_Config2_TA</a>;<span class="comment">// Page 115</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a99870659c9547dd0d1f5a5b6d10ea527">  137</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a99870659c9547dd0d1f5a5b6d10ea527">CP0_Config2_SU</a>;<span class="comment">// Page 115</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#ae7f514fea4a86383d5549150f16b6bb6">  138</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#ae7f514fea4a86383d5549150f16b6bb6">CP0_Config2_SS</a>;<span class="comment">// Page 115</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#aab64b5a5b97c0fa9beba7869d8719054">  139</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#aab64b5a5b97c0fa9beba7869d8719054">CP0_Config2_SL</a>;<span class="comment">// Page 116</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a0884736e0d4daf65d7e001e7fab89a6e">  140</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a0884736e0d4daf65d7e001e7fab89a6e">CP0_Config2_SA</a>;<span class="comment">// Page 116</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#af7d18a3d9bd9edd0dc4b4bcfc3152081">  141</a></span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#af7d18a3d9bd9edd0dc4b4bcfc3152081">CP0_Config3_M</a>; </div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a862f288184d83379ab5dae9b40355fbb">  142</a></span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a862f288184d83379ab5dae9b40355fbb">CP0_Config3_DSPP</a>;<span class="comment">// Page 117</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a13227a63845bf0a7812d06401eba3f33">  143</a></span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a13227a63845bf0a7812d06401eba3f33">CP0_Config3_LPA</a>;<span class="comment">// Page 117</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a76762f7aa69176fd1814703d0a5c6b2f">  144</a></span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a76762f7aa69176fd1814703d0a5c6b2f">CP0_Config3_VEIC</a>;<span class="comment">// Page 118</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a082e204d66746cc3564d71809dbb3aac">  145</a></span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a082e204d66746cc3564d71809dbb3aac">CP0_Config3_VInt</a>; <span class="comment">// Page 118</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#aa045833db86f1d0e2a3873f283abd7d7">  146</a></span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#aa045833db86f1d0e2a3873f283abd7d7">CP0_Config3_SP</a>;<span class="comment">// Page 118</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#aea3768dbcece83df5093762700129110">  147</a></span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#aea3768dbcece83df5093762700129110">CP0_Config3_MT</a>;<span class="comment">// Page 119</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a74c8509c5d4d108c893def3e2f4ceb75">  148</a></span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a74c8509c5d4d108c893def3e2f4ceb75">CP0_Config3_SM</a>;<span class="comment">// Page 119</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#abfcc133297818e52758ccc46efab4e63">  149</a></span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#abfcc133297818e52758ccc46efab4e63">CP0_Config3_TL</a>;<span class="comment">// Page 119</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a8b3bcde238610b1276ec71dc135b2202">  151</a></span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a8b3bcde238610b1276ec71dc135b2202">CP0_WatchHi_M</a>; <span class="comment">// Page 124</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#ac252d5afed9bf11b7f9992a63cec0769">  152</a></span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#ac252d5afed9bf11b7f9992a63cec0769">CP0_PerfCtr_M</a>; <span class="comment">// Page 130</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#aba0b047dfbc352db467ec4894efc28df">  153</a></span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#aba0b047dfbc352db467ec4894efc28df">CP0_PerfCtr_W</a>; <span class="comment">// Page 130</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;      <span class="comment">// Then, whole registers</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a4b09be9ea6a2d833ac512930b7552fbd">  157</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a4b09be9ea6a2d833ac512930b7552fbd">CP0_PRId</a>;</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a43f55fdff5589063fba22d4ce26d938e">  158</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a43f55fdff5589063fba22d4ce26d938e">CP0_Config</a>;</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#a10e55dacea0ac79aba5f9c39faab7994">  159</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#a10e55dacea0ac79aba5f9c39faab7994">CP0_Config1</a>;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#adac8989a1fed1a6c02c619b40bab8c67">  160</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#adac8989a1fed1a6c02c619b40bab8c67">CP0_Config2</a>;</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="structMipsISA_1_1CoreSpecific.html#ac16c988278080fb21265c320cc8e0aec">  161</a></span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structMipsISA_1_1CoreSpecific.html#ac16c988278080fb21265c320cc8e0aec">CP0_Config3</a>;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;};</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;} <span class="comment">// namespace MipsISA</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="arch_2generic_2types_8hh_html"><div class="ttname"><a href="arch_2generic_2types_8hh.html">types.hh</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_ac252d5afed9bf11b7f9992a63cec0769"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#ac252d5afed9bf11b7f9992a63cec0769">MipsISA::CoreSpecific::CP0_PerfCtr_M</a></div><div class="ttdeci">bool CP0_PerfCtr_M</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00152">types.hh:152</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a73cf4ca470b403423d098470696507b4a34867539efeb93b089da323a9ee7a2ff"><div class="ttname"><a href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4a34867539efeb93b089da323a9ee7a2ff">MipsISA::WORD_TO_LONG</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00062">types.hh:62</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_aba0b047dfbc352db467ec4894efc28df"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#aba0b047dfbc352db467ec4894efc28df">MipsISA::CoreSpecific::CP0_PerfCtr_W</a></div><div class="ttdeci">bool CP0_PerfCtr_W</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00153">types.hh:153</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a9cca835946ee403d135f5cedba06f4e3"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a9cca835946ee403d135f5cedba06f4e3">MipsISA::CoreSpecific::CP0_Config1_M</a></div><div class="ttdeci">unsigned CP0_Config1_M</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00117">types.hh:117</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a58d703a60a959b50dbdc0ac55bee0f44"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a58d703a60a959b50dbdc0ac55bee0f44">MipsISA::CoreSpecific::CP0_IntCtl_IPTI</a></div><div class="ttdeci">unsigned CP0_IntCtl_IPTI</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00103">types.hh:103</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a8e72faefb0912a11cd5d33bcb5ed5294"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a8e72faefb0912a11cd5d33bcb5ed5294">MipsISA::CoreSpecific::CP0_Config1_WR</a></div><div class="ttdeci">bool CP0_Config1_WR</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00128">types.hh:128</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a73cf4ca470b403423d098470696507b4adb42dc06877c08aa64d220b632d483a5"><div class="ttname"><a href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4adb42dc06877c08aa64d220b632d483a5">MipsISA::LONG_TO_WORD</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00057">types.hh:57</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a644a7596dc36e10a6d579414f79a51b9a7bde2436a29414bbd1906e5b3deddeea"><div class="ttname"><a href="namespaceMipsISA.html#a644a7596dc36e10a6d579414f79a51b9a7bde2436a29414bbd1906e5b3deddeea">MipsISA::RND_UP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00073">types.hh:73</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_ae37e192d86706829f0f0101a54946c80"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#ae37e192d86706829f0f0101a54946c80">MipsISA::CoreSpecific::CP0_EBase_CPUNum</a></div><div class="ttdeci">unsigned CP0_EBase_CPUNum</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00110">types.hh:110</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_abfcc133297818e52758ccc46efab4e63"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#abfcc133297818e52758ccc46efab4e63">MipsISA::CoreSpecific::CP0_Config3_TL</a></div><div class="ttdeci">bool CP0_Config3_TL</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00149">types.hh:149</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_af355d226101f8da2c48d2dc18119296b"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#af355d226101f8da2c48d2dc18119296b">MipsISA::CoreSpecific::CP0_Config_AR</a></div><div class="ttdeci">unsigned CP0_Config_AR</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00114">types.hh:114</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a43f55fdff5589063fba22d4ce26d938e"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a43f55fdff5589063fba22d4ce26d938e">MipsISA::CoreSpecific::CP0_Config</a></div><div class="ttdeci">unsigned CP0_Config</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00158">types.hh:158</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a73cf4ca470b403423d098470696507b4a693e5d77a4028c5d04809efb11f03984"><div class="ttname"><a href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4a693e5d77a4028c5d04809efb11f03984">MipsISA::SINGLE_TO_WORD</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00048">types.hh:48</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_af1b1b88c525ab4fb68f2512d5361c077"><div class="ttname"><a href="namespaceMipsISA.html#af1b1b88c525ab4fb68f2512d5361c077">MipsISA::ExtMachInst</a></div><div class="ttdeci">uint64_t ExtMachInst</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00041">types.hh:41</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_adac8989a1fed1a6c02c619b40bab8c67"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#adac8989a1fed1a6c02c619b40bab8c67">MipsISA::CoreSpecific::CP0_Config2</a></div><div class="ttdeci">unsigned CP0_Config2</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00160">types.hh:160</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a564138bb23a7ef0c645117466bb5e69e"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a564138bb23a7ef0c645117466bb5e69e">MipsISA::CoreSpecific::CoreSpecific</a></div><div class="ttdeci">CoreSpecific()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00078">types.hh:78</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_ae7f514fea4a86383d5549150f16b6bb6"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#ae7f514fea4a86383d5549150f16b6bb6">MipsISA::CoreSpecific::CP0_Config2_SS</a></div><div class="ttdeci">unsigned CP0_Config2_SS</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00138">types.hh:138</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a13227a63845bf0a7812d06401eba3f33"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a13227a63845bf0a7812d06401eba3f33">MipsISA::CoreSpecific::CP0_Config3_LPA</a></div><div class="ttdeci">bool CP0_Config3_LPA</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00143">types.hh:143</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_ab7f08491da8a6c263843c0ef6395f9f9"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#ab7f08491da8a6c263843c0ef6395f9f9">MipsISA::CoreSpecific::CP0_Config1_MMU</a></div><div class="ttdeci">unsigned CP0_Config1_MMU</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00118">types.hh:118</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a3456693c1e1bfc6078e21788bd031e3b"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a3456693c1e1bfc6078e21788bd031e3b">MipsISA::CoreSpecific::CP0_Config1_DS</a></div><div class="ttdeci">unsigned CP0_Config1_DS</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00122">types.hh:122</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a05c6533595e783bc9af38a75be4b9ea4"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a05c6533595e783bc9af38a75be4b9ea4">MipsISA::CoreSpecific::CP0_PRId_ProcessorID</a></div><div class="ttdeci">unsigned CP0_PRId_ProcessorID</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00108">types.hh:108</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a7153e14f3399577c9517e3e934360763"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a7153e14f3399577c9517e3e934360763">MipsISA::CoreSpecific::CP0_Config1_MD</a></div><div class="ttdeci">bool CP0_Config1_MD</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00126">types.hh:126</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a35d4585617db1fc75f11a5e807206c94"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a35d4585617db1fc75f11a5e807206c94">MipsISA::CoreSpecific::CP0_Config1_DA</a></div><div class="ttdeci">unsigned CP0_Config1_DA</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00124">types.hh:124</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_aa045833db86f1d0e2a3873f283abd7d7"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#aa045833db86f1d0e2a3873f283abd7d7">MipsISA::CoreSpecific::CP0_Config3_SP</a></div><div class="ttdeci">bool CP0_Config3_SP</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00146">types.hh:146</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a9df4af8cfa1373514852525ba64c67c7"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a9df4af8cfa1373514852525ba64c67c7">MipsISA::CoreSpecific::CP0_Config1_EP</a></div><div class="ttdeci">bool CP0_Config1_EP</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00130">types.hh:130</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ae447ca8dbe95711e74896649e018d11d"><div class="ttname"><a href="namespaceMipsISA.html#ae447ca8dbe95711e74896649e018d11d">MipsISA::MachInst</a></div><div class="ttdeci">uint32_t MachInst</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00040">types.hh:40</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a76762f7aa69176fd1814703d0a5c6b2f"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a76762f7aa69176fd1814703d0a5c6b2f">MipsISA::CoreSpecific::CP0_Config3_VEIC</a></div><div class="ttdeci">bool CP0_Config3_VEIC</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00144">types.hh:144</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a2746e5977169c75bf7b45167cc6cda3a"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a2746e5977169c75bf7b45167cc6cda3a">MipsISA::CoreSpecific::CP0_Config1_FP</a></div><div class="ttdeci">bool CP0_Config1_FP</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00131">types.hh:131</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a67e64fc49ae93656ed2242501da144e6"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a67e64fc49ae93656ed2242501da144e6">MipsISA::CoreSpecific::CP0_Config2_M</a></div><div class="ttdeci">bool CP0_Config2_M</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00132">types.hh:132</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a73cf4ca470b403423d098470696507b4a32e57841556af62838b12a529e985e91"><div class="ttname"><a href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4a32e57841556af62838b12a529e985e91">MipsISA::LONG_TO_PS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00058">types.hh:58</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a862f288184d83379ab5dae9b40355fbb"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a862f288184d83379ab5dae9b40355fbb">MipsISA::CoreSpecific::CP0_Config3_DSPP</a></div><div class="ttdeci">bool CP0_Config3_DSPP</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a42671a711ec87cc168904d5f774fa9b3"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a42671a711ec87cc168904d5f774fa9b3">MipsISA::CoreSpecific::CP0_Config_AT</a></div><div class="ttdeci">unsigned CP0_Config_AT</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00113">types.hh:113</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_af7d18a3d9bd9edd0dc4b4bcfc3152081"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#af7d18a3d9bd9edd0dc4b4bcfc3152081">MipsISA::CoreSpecific::CP0_Config3_M</a></div><div class="ttdeci">bool CP0_Config3_M</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00141">types.hh:141</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a889a60f81820876223ae7cfb8c9faeb3"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a889a60f81820876223ae7cfb8c9faeb3">MipsISA::CoreSpecific::CP0_Config1_IS</a></div><div class="ttdeci">unsigned CP0_Config1_IS</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00119">types.hh:119</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a954c6d1014cab0347732eecb33a4cb0b"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a954c6d1014cab0347732eecb33a4cb0b">MipsISA::CoreSpecific::CP0_Config2_TU</a></div><div class="ttdeci">unsigned CP0_Config2_TU</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00133">types.hh:133</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a08832452fad7403e255cc61d37a8f006"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a08832452fad7403e255cc61d37a8f006">MipsISA::CoreSpecific::CP0_Config1_IA</a></div><div class="ttdeci">unsigned CP0_Config1_IA</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00121">types.hh:121</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a73cf4ca470b403423d098470696507b4ab5edee4529df5ba4ba2801298de18ac1"><div class="ttname"><a href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4ab5edee4529df5ba4ba2801298de18ac1">MipsISA::WORD_TO_PS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a73cf4ca470b403423d098470696507b4ade25a6a85ca29669c5f6aeb148215b33"><div class="ttname"><a href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4ade25a6a85ca29669c5f6aeb148215b33">MipsISA::WORD_TO_SINGLE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00060">types.hh:60</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a9c739f02debd60db71b8c4c93faccf93"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a9c739f02debd60db71b8c4c93faccf93">MipsISA::CoreSpecific::CP0_PRId_CompanyID</a></div><div class="ttdeci">unsigned CP0_PRId_CompanyID</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00107">types.hh:107</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotPCState_html"><div class="ttname"><a href="classGenericISA_1_1DelaySlotPCState.html">GenericISA::DelaySlotPCState</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00294">types.hh:294</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_ac16c988278080fb21265c320cc8e0aec"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#ac16c988278080fb21265c320cc8e0aec">MipsISA::CoreSpecific::CP0_Config3</a></div><div class="ttdeci">unsigned CP0_Config3</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00161">types.hh:161</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a4f133f47c10e5ed0ab085f50fdad95df"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a4f133f47c10e5ed0ab085f50fdad95df">MipsISA::CoreSpecific::CP0_Config_VI</a></div><div class="ttdeci">unsigned CP0_Config_VI</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00116">types.hh:116</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a73cf4ca470b403423d098470696507b4aedfd3ca198ebf34635ee80786ddcfbe4"><div class="ttname"><a href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4aedfd3ca198ebf34635ee80786ddcfbe4">MipsISA::PU_TO_SINGLE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00066">types.hh:66</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_ac8e54ad9c19f4c8f5ef77ae51944fff5"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#ac8e54ad9c19f4c8f5ef77ae51944fff5">MipsISA::CoreSpecific::CP0_Config1_IL</a></div><div class="ttdeci">unsigned CP0_Config1_IL</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00120">types.hh:120</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_aea3768dbcece83df5093762700129110"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#aea3768dbcece83df5093762700129110">MipsISA::CoreSpecific::CP0_Config3_MT</a></div><div class="ttdeci">bool CP0_Config3_MT</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00147">types.hh:147</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a73cf4ca470b403423d098470696507b4a4f5efb7b9cf709b83cc1b153c698d5d4"><div class="ttname"><a href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4a4f5efb7b9cf709b83cc1b153c698d5d4">MipsISA::LONG_TO_SINGLE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00055">types.hh:55</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a4d19311c50504ba5e4f8222ffec27dae"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a4d19311c50504ba5e4f8222ffec27dae">MipsISA::CoreSpecific::CP0_Config2_TS</a></div><div class="ttdeci">unsigned CP0_Config2_TS</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00134">types.hh:134</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a73cf4ca470b403423d098470696507b4a13619a0beb3f0037455d8929da40c010"><div class="ttname"><a href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4a13619a0beb3f0037455d8929da40c010">MipsISA::SINGLE_TO_DOUBLE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00047">types.hh:47</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_adbda3394a20b9f3f1ced5bdaa678bcab"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#adbda3394a20b9f3f1ced5bdaa678bcab">MipsISA::CoreSpecific::CP0_Config1_CA</a></div><div class="ttdeci">bool CP0_Config1_CA</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00129">types.hh:129</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a84749f64007f7a141bce30e5e3fe345a"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a84749f64007f7a141bce30e5e3fe345a">MipsISA::CoreSpecific::CP0_Config2_TL</a></div><div class="ttdeci">unsigned CP0_Config2_TL</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00135">types.hh:135</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a4b09be9ea6a2d833ac512930b7552fbd"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a4b09be9ea6a2d833ac512930b7552fbd">MipsISA::CoreSpecific::CP0_PRId</a></div><div class="ttdeci">unsigned CP0_PRId</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00157">types.hh:157</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a73cf4ca470b403423d098470696507b4a67d112bb597e15fa3c0617eb2b8319c5"><div class="ttname"><a href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4a67d112bb597e15fa3c0617eb2b8319c5">MipsISA::SINGLE_TO_LONG</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00049">types.hh:49</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_ae2d42a94309ddaf7433fe79c17ba6c1a"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#ae2d42a94309ddaf7433fe79c17ba6c1a">MipsISA::CoreSpecific::CP0_Config2_TA</a></div><div class="ttdeci">unsigned CP0_Config2_TA</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00136">types.hh:136</a></div></div>
<div class="ttc" id="base_2types_8hh_html"><div class="ttname"><a href="base_2types_8hh.html">types.hh</a></div><div class="ttdoc">Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t. </div></div>
<div class="ttc" id="namespaceMipsISA_html_a73cf4ca470b403423d098470696507b4a1a5f801f22b102d5a0c12bc81b7a4a94"><div class="ttname"><a href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4a1a5f801f22b102d5a0c12bc81b7a4a94">MipsISA::LONG_TO_DOUBLE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00056">types.hh:56</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a73cf4ca470b403423d098470696507b4a54066e1154b59fa948be112077a92c96"><div class="ttname"><a href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4a54066e1154b59fa948be112077a92c96">MipsISA::WORD_TO_DOUBLE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00061">types.hh:61</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a9b344a4b48f21e30af729e41e95a6df4"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a9b344a4b48f21e30af729e41e95a6df4">MipsISA::CoreSpecific::CP0_PRId_CompanyOptions</a></div><div class="ttdeci">unsigned CP0_PRId_CompanyOptions</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00106">types.hh:106</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a644a7596dc36e10a6d579414f79a51b9a1cefd8176a75daedd017172b08c57af1"><div class="ttname"><a href="namespaceMipsISA.html#a644a7596dc36e10a6d579414f79a51b9a1cefd8176a75daedd017172b08c57af1">MipsISA::RND_NEAREST</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00074">types.hh:74</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_aac973bc9630c4b01928a756dad129c94"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#aac973bc9630c4b01928a756dad129c94">MipsISA::CoreSpecific::CP0_Config1_C2</a></div><div class="ttdeci">bool CP0_Config1_C2</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00125">types.hh:125</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a74c8509c5d4d108c893def3e2f4ceb75"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a74c8509c5d4d108c893def3e2f4ceb75">MipsISA::CoreSpecific::CP0_Config3_SM</a></div><div class="ttdeci">bool CP0_Config3_SM</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00148">types.hh:148</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_acbbaaec1c1a55ac57715ac9e04893330"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#acbbaaec1c1a55ac57715ac9e04893330">MipsISA::CoreSpecific::CP0_Config_MT</a></div><div class="ttdeci">unsigned CP0_Config_MT</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00115">types.hh:115</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_acd2f593bee7527245407355050b06003"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#acd2f593bee7527245407355050b06003">MipsISA::CoreSpecific::CP0_Config1_PC</a></div><div class="ttdeci">bool CP0_Config1_PC</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00127">types.hh:127</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a99870659c9547dd0d1f5a5b6d10ea527"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a99870659c9547dd0d1f5a5b6d10ea527">MipsISA::CoreSpecific::CP0_Config2_SU</a></div><div class="ttdeci">unsigned CP0_Config2_SU</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00137">types.hh:137</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a73cf4ca470b403423d098470696507b4ab01aedb0c09d47feaca885ac30f00286"><div class="ttname"><a href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4ab01aedb0c09d47feaca885ac30f00286">MipsISA::PL_TO_SINGLE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00065">types.hh:65</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a73cf4ca470b403423d098470696507b4a43ad5417cbb1420cc727f1d692841d84"><div class="ttname"><a href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4a43ad5417cbb1420cc727f1d692841d84">MipsISA::DOUBLE_TO_SINGLE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00051">types.hh:51</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a73cf4ca470b403423d098470696507b4ac3eed8868d4f6f0829a5d3638d38db01"><div class="ttname"><a href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4ac3eed8868d4f6f0829a5d3638d38db01">MipsISA::DOUBLE_TO_WORD</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00052">types.hh:52</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_ab0f0391f2338f0d3542dcf117e57e91a"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#ab0f0391f2338f0d3542dcf117e57e91a">MipsISA::CoreSpecific::CP0_Config_BE</a></div><div class="ttdeci">unsigned CP0_Config_BE</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00112">types.hh:112</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a333ca9ba919ce41958db3f14d13535f3"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a333ca9ba919ce41958db3f14d13535f3">MipsISA::CoreSpecific::CP0_PRId_Revision</a></div><div class="ttdeci">unsigned CP0_PRId_Revision</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00109">types.hh:109</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a12e8e79e2b0dc54593dcf78933ec0b14"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a12e8e79e2b0dc54593dcf78933ec0b14">MipsISA::CoreSpecific::CP0_IntCtl_IPPCI</a></div><div class="ttdeci">unsigned CP0_IntCtl_IPPCI</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00104">types.hh:104</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a73cf4ca470b403423d098470696507b4"><div class="ttname"><a href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4">MipsISA::ConvertType</a></div><div class="ttdeci">ConvertType</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00046">types.hh:46</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html">MipsISA::CoreSpecific</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00077">types.hh:77</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a9bedad80a8025cd9f5591fe96428acbd"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a9bedad80a8025cd9f5591fe96428acbd">MipsISA::CoreSpecific::CP0_Config1_DL</a></div><div class="ttdeci">unsigned CP0_Config1_DL</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00123">types.hh:123</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a644a7596dc36e10a6d579414f79a51b9"><div class="ttname"><a href="namespaceMipsISA.html#a644a7596dc36e10a6d579414f79a51b9">MipsISA::RoundMode</a></div><div class="ttdeci">RoundMode</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00070">types.hh:70</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a0884736e0d4daf65d7e001e7fab89a6e"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a0884736e0d4daf65d7e001e7fab89a6e">MipsISA::CoreSpecific::CP0_Config2_SA</a></div><div class="ttdeci">unsigned CP0_Config2_SA</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00140">types.hh:140</a></div></div>
<div class="ttc" id="namespaceMipsISA_html"><div class="ttname"><a href="namespaceMipsISA.html">MipsISA</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2decoder_8cc_source.html#l00033">decoder.cc:33</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_aab64b5a5b97c0fa9beba7869d8719054"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#aab64b5a5b97c0fa9beba7869d8719054">MipsISA::CoreSpecific::CP0_Config2_SL</a></div><div class="ttdeci">unsigned CP0_Config2_SL</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00139">types.hh:139</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a1635df2ff598e536b6acda9452262568"><div class="ttname"><a href="namespaceMipsISA.html#a1635df2ff598e536b6acda9452262568">MipsISA::PCState</a></div><div class="ttdeci">GenericISA::DelaySlotPCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a73cf4ca470b403423d098470696507b4aebea59dfd05ff1e21f7f1253007ceb0d"><div class="ttname"><a href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4aebea59dfd05ff1e21f7f1253007ceb0d">MipsISA::DOUBLE_TO_LONG</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00053">types.hh:53</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a644a7596dc36e10a6d579414f79a51b9a988b7b3a439c492ce5e8298bd7977f7c"><div class="ttname"><a href="namespaceMipsISA.html#a644a7596dc36e10a6d579414f79a51b9a988b7b3a439c492ce5e8298bd7977f7c">MipsISA::RND_ZERO</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00071">types.hh:71</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a8b3bcde238610b1276ec71dc135b2202"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a8b3bcde238610b1276ec71dc135b2202">MipsISA::CoreSpecific::CP0_WatchHi_M</a></div><div class="ttdeci">bool CP0_WatchHi_M</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00151">types.hh:151</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a9be6d370d6fa04e81a853cec3ca2ccfc"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a9be6d370d6fa04e81a853cec3ca2ccfc">MipsISA::CoreSpecific::CP0_SrsCtl_HSS</a></div><div class="ttdeci">unsigned CP0_SrsCtl_HSS</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00105">types.hh:105</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a10e55dacea0ac79aba5f9c39faab7994"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a10e55dacea0ac79aba5f9c39faab7994">MipsISA::CoreSpecific::CP0_Config1</a></div><div class="ttdeci">unsigned CP0_Config1</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00159">types.hh:159</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a644a7596dc36e10a6d579414f79a51b9aaa582a1ddbe6170e9207f6b9346c7141"><div class="ttname"><a href="namespaceMipsISA.html#a644a7596dc36e10a6d579414f79a51b9aaa582a1ddbe6170e9207f6b9346c7141">MipsISA::RND_DOWN</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00072">types.hh:72</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a082e204d66746cc3564d71809dbb3aac"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a082e204d66746cc3564d71809dbb3aac">MipsISA::CoreSpecific::CP0_Config3_VInt</a></div><div class="ttdeci">bool CP0_Config3_VInt</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00145">types.hh:145</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
