 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10000
        -sort_by slack
Design : W4823_FIR
Version: O-2018.06-SP5-1
Date   : Tue Dec 14 18:18:38 2021
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_27_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1797/Y (AOI22X1TS)                                     0.34       3.12 r
  U1798/Y (INVX2TS)                                       0.14       3.26 f
  U2304/Y (AOI211XLTS)                                    0.39       3.65 r
  U1210/Y (NAND4XLTS)                                     0.30       3.96 f
  U2305/Y (NOR4XLTS)                                      0.45       4.41 r
  U1217/Y (CLKAND2X2TS)                                   0.35       4.76 r
  U1510/Y (OR2X1TS)                                       0.26       5.01 r
  U1517/Y (OAI21XLTS)                                     0.19       5.21 f
  DP_OP_227J1_125_6742_U14/S (CMPR32X2TS)                 0.78       5.99 f
  DP_OP_227J1_125_6742_U6/CO (CMPR32X2TS)                 0.68       6.67 f
  DP_OP_227J1_125_6742_U5/CO (CMPR32X2TS)                 0.47       7.14 f
  DP_OP_227J1_125_6742_U4/CO (CMPR32X2TS)                 0.47       7.61 f
  DP_OP_227J1_125_6742_U3/CO (CMPR32X2TS)                 0.45       8.07 f
  U1234/Y (XOR2XLTS)                                      0.32       8.39 f
  U2401/Y (AOI21X1TS)                                     0.28       8.67 r
  U2616/Y (INVX2TS)                                       0.17       8.84 f
  alumux_self_fp29i_r_reg_27_/D (DFFNSRX1TS)              0.00       8.84 f
  data arrival time                                                  8.84

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                      -0.10     194.90
  alumux_self_fp29i_r_reg_27_/CKN (DFFNSRX1TS)            0.00     194.90 f
  library setup time                                     -0.49     194.41
  data required time                                               194.41
  --------------------------------------------------------------------------
  data required time                                               194.41
  data arrival time                                                 -8.84
  --------------------------------------------------------------------------
  slack (MET)                                                      185.57


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1797/Y (AOI22X1TS)                                     0.34       3.12 r
  U1798/Y (INVX2TS)                                       0.14       3.26 f
  U2304/Y (AOI211XLTS)                                    0.39       3.65 r
  U1210/Y (NAND4XLTS)                                     0.30       3.96 f
  U2305/Y (NOR4XLTS)                                      0.45       4.41 r
  U1217/Y (CLKAND2X2TS)                                   0.35       4.76 r
  U1510/Y (OR2X1TS)                                       0.26       5.01 r
  U1517/Y (OAI21XLTS)                                     0.19       5.21 f
  DP_OP_227J1_125_6742_U14/CO (CMPR32X2TS)                0.68       5.89 f
  DP_OP_227J1_125_6742_U13/CO (CMPR32X2TS)                0.47       6.36 f
  DP_OP_227J1_125_6742_U12/CO (CMPR32X2TS)                0.47       6.83 f
  DP_OP_227J1_125_6742_U11/S (CMPR32X2TS)                 0.51       7.34 f
  DP_OP_227J1_125_6742_U3/S (CMPR32X2TS)                  0.77       8.11 f
  U2357/Y (AOI21X1TS)                                     0.27       8.38 r
  U2615/Y (INVX2TS)                                       0.17       8.55 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       8.55 f
  data arrival time                                                  8.55

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                      -0.10     194.90
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00     194.90 f
  library setup time                                     -0.49     194.41
  data required time                                               194.41
  --------------------------------------------------------------------------
  data required time                                               194.41
  data arrival time                                                 -8.55
  --------------------------------------------------------------------------
  slack (MET)                                                      185.85


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_25_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1797/Y (AOI22X1TS)                                     0.34       3.12 r
  U1798/Y (INVX2TS)                                       0.14       3.26 f
  U2304/Y (AOI211XLTS)                                    0.39       3.65 r
  U1210/Y (NAND4XLTS)                                     0.30       3.96 f
  U2305/Y (NOR4XLTS)                                      0.45       4.41 r
  U1217/Y (CLKAND2X2TS)                                   0.35       4.76 r
  U1510/Y (OR2X1TS)                                       0.26       5.01 r
  U1517/Y (OAI21XLTS)                                     0.19       5.21 f
  DP_OP_227J1_125_6742_U14/CO (CMPR32X2TS)                0.68       5.89 f
  DP_OP_227J1_125_6742_U13/CO (CMPR32X2TS)                0.47       6.36 f
  DP_OP_227J1_125_6742_U12/S (CMPR32X2TS)                 0.51       6.87 f
  DP_OP_227J1_125_6742_U4/S (CMPR32X2TS)                  0.77       7.64 f
  U2350/Y (AOI21X1TS)                                     0.27       7.91 r
  U2614/Y (INVX2TS)                                       0.17       8.08 f
  alumux_self_fp29i_r_reg_25_/D (DFFNSRX1TS)              0.00       8.08 f
  data arrival time                                                  8.08

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                      -0.10     194.90
  alumux_self_fp29i_r_reg_25_/CKN (DFFNSRX1TS)            0.00     194.90 f
  library setup time                                     -0.49     194.41
  data required time                                               194.41
  --------------------------------------------------------------------------
  data required time                                               194.41
  data arrival time                                                 -8.08
  --------------------------------------------------------------------------
  slack (MET)                                                      186.33


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_24_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1797/Y (AOI22X1TS)                                     0.34       3.12 r
  U1798/Y (INVX2TS)                                       0.14       3.26 f
  U2304/Y (AOI211XLTS)                                    0.39       3.65 r
  U1210/Y (NAND4XLTS)                                     0.30       3.96 f
  U2305/Y (NOR4XLTS)                                      0.45       4.41 r
  U1217/Y (CLKAND2X2TS)                                   0.35       4.76 r
  U1510/Y (OR2X1TS)                                       0.26       5.01 r
  U1517/Y (OAI21XLTS)                                     0.19       5.21 f
  DP_OP_227J1_125_6742_U14/CO (CMPR32X2TS)                0.68       5.89 f
  DP_OP_227J1_125_6742_U13/S (CMPR32X2TS)                 0.51       6.40 f
  DP_OP_227J1_125_6742_U5/S (CMPR32X2TS)                  0.77       7.16 f
  U2336/Y (AOI21X1TS)                                     0.27       7.43 r
  U2613/Y (INVX2TS)                                       0.17       7.61 f
  alumux_self_fp29i_r_reg_24_/D (DFFNSRX1TS)              0.00       7.61 f
  data arrival time                                                  7.61

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                      -0.10     194.90
  alumux_self_fp29i_r_reg_24_/CKN (DFFNSRX1TS)            0.00     194.90 f
  library setup time                                     -0.49     194.41
  data required time                                               194.41
  --------------------------------------------------------------------------
  data required time                                               194.41
  data arrival time                                                 -7.61
  --------------------------------------------------------------------------
  slack (MET)                                                      186.80


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_23_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1797/Y (AOI22X1TS)                                     0.34       3.12 r
  U1798/Y (INVX2TS)                                       0.14       3.26 f
  U2304/Y (AOI211XLTS)                                    0.39       3.65 r
  U1210/Y (NAND4XLTS)                                     0.30       3.96 f
  U2305/Y (NOR4XLTS)                                      0.45       4.41 r
  U1217/Y (CLKAND2X2TS)                                   0.35       4.76 r
  U1510/Y (OR2X1TS)                                       0.26       5.01 r
  U1517/Y (OAI21XLTS)                                     0.19       5.21 f
  DP_OP_227J1_125_6742_U14/S (CMPR32X2TS)                 0.78       5.99 f
  DP_OP_227J1_125_6742_U6/S (CMPR32X2TS)                  0.77       6.75 f
  U2329/Y (AOI21X1TS)                                     0.27       7.02 r
  U2612/Y (INVX2TS)                                       0.17       7.20 f
  alumux_self_fp29i_r_reg_23_/D (DFFNSRX1TS)              0.00       7.20 f
  data arrival time                                                  7.20

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                      -0.10     194.90
  alumux_self_fp29i_r_reg_23_/CKN (DFFNSRX1TS)            0.00     194.90 f
  library setup time                                     -0.49     194.41
  data required time                                               194.41
  --------------------------------------------------------------------------
  data required time                                               194.41
  data arrival time                                                 -7.20
  --------------------------------------------------------------------------
  slack (MET)                                                      187.21


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_22_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1797/Y (AOI22X1TS)                                     0.34       3.12 r
  U1798/Y (INVX2TS)                                       0.14       3.26 f
  U2304/Y (AOI211XLTS)                                    0.39       3.65 r
  U1210/Y (NAND4XLTS)                                     0.30       3.96 f
  U2305/Y (NOR4XLTS)                                      0.45       4.41 r
  U1217/Y (CLKAND2X2TS)                                   0.35       4.76 r
  U1510/Y (OR2X1TS)                                       0.26       5.01 r
  U2396/Y (INVX2TS)                                       0.13       5.14 f
  U1227/Y (AO21XLTS)                                      0.48       5.62 f
  DP_OP_227J1_125_6742_U7/S (CMPR32X2TS)                  0.51       6.13 f
  U2315/Y (AOI21X1TS)                                     0.27       6.40 r
  U2611/Y (INVX2TS)                                       0.17       6.58 f
  alumux_self_fp29i_r_reg_22_/D (DFFNSRX1TS)              0.00       6.58 f
  data arrival time                                                  6.58

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                      -0.10     194.90
  alumux_self_fp29i_r_reg_22_/CKN (DFFNSRX1TS)            0.00     194.90 f
  library setup time                                     -0.49     194.41
  data required time                                               194.41
  --------------------------------------------------------------------------
  data required time                                               194.41
  data arrival time                                                 -6.58
  --------------------------------------------------------------------------
  slack (MET)                                                      187.83


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_28_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1797/Y (AOI22X1TS)                                     0.34       3.12 r
  U1798/Y (INVX2TS)                                       0.14       3.26 f
  U2304/Y (AOI211XLTS)                                    0.39       3.65 r
  U1210/Y (NAND4XLTS)                                     0.30       3.96 f
  U2305/Y (NOR4XLTS)                                      0.45       4.41 r
  U1217/Y (CLKAND2X2TS)                                   0.35       4.76 r
  U1510/Y (OR2X1TS)                                       0.26       5.01 r
  U2365/Y (OAI211X1TS)                                    0.37       5.38 f
  alumux_self_fp29i_r_reg_28_/D (DFFNSRX1TS)              0.00       5.38 f
  data arrival time                                                  5.38

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                      -0.10     194.90
  alumux_self_fp29i_r_reg_28_/CKN (DFFNSRX1TS)            0.00     194.90 f
  library setup time                                     -0.59     194.31
  data required time                                               194.31
  --------------------------------------------------------------------------
  data required time                                               194.31
  data arrival time                                                 -5.38
  --------------------------------------------------------------------------
  slack (MET)                                                      188.93


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_21_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1797/Y (AOI22X1TS)                                     0.34       3.12 r
  U1798/Y (INVX2TS)                                       0.14       3.26 f
  U2304/Y (AOI211XLTS)                                    0.39       3.65 r
  U1243/Y (AOI2BB2XLTS)                                   0.56       4.21 r
  U2610/Y (INVX2TS)                                       0.26       4.47 f
  alumux_self_fp29i_r_reg_21_/D (DFFNSRX1TS)              0.00       4.47 f
  data arrival time                                                  4.47

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                      -0.10     194.90
  alumux_self_fp29i_r_reg_21_/CKN (DFFNSRX1TS)            0.00     194.90 f
  library setup time                                     -0.51     194.39
  data required time                                               194.39
  --------------------------------------------------------------------------
  data required time                                               194.39
  data arrival time                                                 -4.47
  --------------------------------------------------------------------------
  slack (MET)                                                      189.92


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_11_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1706/Y (AOI22X1TS)                                     0.20       1.90 r
  U1707/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1708/Y (AOI21X1TS)                                     0.25       2.29 r
  U1709/Y (AOI22X1TS)                                     0.23       2.52 f
  U1715/Y (AOI222XLTS)                                    0.67       3.19 r
  U1237/Y (AOI2BB2XLTS)                                   0.65       3.83 r
  U1843/Y (INVX2TS)                                       0.27       4.10 f
  alumux_self_fp29i_r_reg_11_/D (DFFNSRX1TS)              0.00       4.10 f
  data arrival time                                                  4.10

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                      -0.10     194.90
  alumux_self_fp29i_r_reg_11_/CKN (DFFNSRX1TS)            0.00     194.90 f
  library setup time                                     -0.51     194.39
  data required time                                               194.39
  --------------------------------------------------------------------------
  data required time                                               194.39
  data arrival time                                                 -4.10
  --------------------------------------------------------------------------
  slack (MET)                                                      190.29


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_17_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1805/Y (OAI22X1TS)                                     0.37       2.72 f
  U1596/Y (AOI211XLTS)                                    0.47       3.19 r
  U1241/Y (AOI2BB2XLTS)                                   0.60       3.79 r
  U2609/Y (INVX2TS)                                       0.26       4.05 f
  alumux_self_fp29i_r_reg_17_/D (DFFNSRX1TS)              0.00       4.05 f
  data arrival time                                                  4.05

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                      -0.10     194.90
  alumux_self_fp29i_r_reg_17_/CKN (DFFNSRX1TS)            0.00     194.90 f
  library setup time                                     -0.51     194.39
  data required time                                               194.39
  --------------------------------------------------------------------------
  data required time                                               194.39
  data arrival time                                                 -4.05
  --------------------------------------------------------------------------
  slack (MET)                                                      190.34


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_16_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1730/Y (AOI22X1TS)                                     0.22       1.92 r
  U1732/Y (NAND2X1TS)                                     0.19       2.11 f
  U1230/Y (AO22XLTS)                                      0.44       2.55 f
  U1229/Y (AOI211XLTS)                                    0.49       3.03 r
  U1244/Y (AOI2BB2XLTS)                                   0.61       3.64 r
  U2607/Y (INVX2TS)                                       0.26       3.90 f
  alumux_self_fp29i_r_reg_16_/D (DFFNSRX1TS)              0.00       3.90 f
  data arrival time                                                  3.90

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                      -0.10     194.90
  alumux_self_fp29i_r_reg_16_/CKN (DFFNSRX1TS)            0.00     194.90 f
  library setup time                                     -0.51     194.39
  data required time                                               194.39
  --------------------------------------------------------------------------
  data required time                                               194.39
  data arrival time                                                 -3.90
  --------------------------------------------------------------------------
  slack (MET)                                                      190.49


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_10_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1765/Y (AOI22X1TS)                                     0.20       1.90 r
  U1766/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1767/Y (AOI21X1TS)                                     0.21       2.25 r
  U1768/Y (INVX2TS)                                       0.14       2.39 f
  U1840/Y (AOI222XLTS)                                    0.58       2.97 r
  U1236/Y (AOI2BB2XLTS)                                   0.60       3.57 r
  U1841/Y (INVX2TS)                                       0.27       3.84 f
  alumux_self_fp29i_r_reg_10_/D (DFFNSRX1TS)              0.00       3.84 f
  data arrival time                                                  3.84

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                      -0.10     194.90
  alumux_self_fp29i_r_reg_10_/CKN (DFFNSRX1TS)            0.00     194.90 f
  library setup time                                     -0.51     194.39
  data required time                                               194.39
  --------------------------------------------------------------------------
  data required time                                               194.39
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                      190.55


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_9_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1831/Y (AOI222XLTS)                                    0.52       3.30 r
  U1838/Y (OAI21X1TS)                                     0.47       3.77 f
  alumux_self_fp29i_r_reg_9_/D (DFFNSRX1TS)               0.00       3.77 f
  data arrival time                                                  3.77

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                      -0.10     194.90
  alumux_self_fp29i_r_reg_9_/CKN (DFFNSRX1TS)             0.00     194.90 f
  library setup time                                     -0.57     194.33
  data required time                                               194.33
  --------------------------------------------------------------------------
  data required time                                               194.33
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                      190.56


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1797/Y (AOI22X1TS)                                     0.34       3.12 r
  U1798/Y (INVX2TS)                                       0.14       3.26 f
  U1799/Y (AOI22X1TS)                                     0.22       3.48 r
  U1800/Y (OAI21X1TS)                                     0.28       3.76 f
  alumux_self_fp29i_r_reg_5_/D (DFFNSRX1TS)               0.00       3.76 f
  data arrival time                                                  3.76

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                      -0.10     194.90
  alumux_self_fp29i_r_reg_5_/CKN (DFFNSRX1TS)             0.00     194.90 f
  library setup time                                     -0.57     194.33
  data required time                                               194.33
  --------------------------------------------------------------------------
  data required time                                               194.33
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                      190.56


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_8_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1706/Y (AOI22X1TS)                                     0.20       1.90 r
  U1707/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1708/Y (AOI21X1TS)                                     0.25       2.29 r
  U1709/Y (AOI22X1TS)                                     0.23       2.52 f
  U1774/Y (NAND2X1TS)                                     0.18       2.69 r
  U1775/Y (INVX2TS)                                       0.10       2.80 f
  U1827/Y (AOI22X1TS)                                     0.16       2.95 r
  U1519/Y (OAI211XLTS)                                    0.27       3.23 f
  U1828/Y (AOI22X1TS)                                     0.25       3.47 r
  U1829/Y (OAI21X1TS)                                     0.29       3.76 f
  alumux_self_fp29i_r_reg_8_/D (DFFNSRX1TS)               0.00       3.76 f
  data arrival time                                                  3.76

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                      -0.10     194.90
  alumux_self_fp29i_r_reg_8_/CKN (DFFNSRX1TS)             0.00     194.90 f
  library setup time                                     -0.57     194.33
  data required time                                               194.33
  --------------------------------------------------------------------------
  data required time                                               194.33
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                      190.57


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_15_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1706/Y (AOI22X1TS)                                     0.20       1.90 r
  U1707/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1708/Y (AOI21X1TS)                                     0.25       2.29 r
  U1783/Y (OAI22X1TS)                                     0.18       2.47 f
  U1681/Y (AOI211XLTS)                                    0.44       2.91 r
  U1240/Y (AOI2BB2XLTS)                                   0.60       3.51 r
  U1852/Y (INVX2TS)                                       0.27       3.78 f
  alumux_self_fp29i_r_reg_15_/D (DFFNSRX1TS)              0.00       3.78 f
  data arrival time                                                  3.78

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                      -0.10     194.90
  alumux_self_fp29i_r_reg_15_/CKN (DFFNSRX1TS)            0.00     194.90 f
  library setup time                                     -0.51     194.39
  data required time                                               194.39
  --------------------------------------------------------------------------
  data required time                                               194.39
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                      190.61


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_13_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1624/Y (OAI21XLTS)                                     0.41       2.76 f
  U1754/Y (AOI21X1TS)                                     0.23       2.99 r
  U1235/Y (AOI2BB2XLTS)                                   0.50       3.50 r
  U1847/Y (INVX2TS)                                       0.27       3.77 f
  alumux_self_fp29i_r_reg_13_/D (DFFNSRX1TS)              0.00       3.77 f
  data arrival time                                                  3.77

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                      -0.10     194.90
  alumux_self_fp29i_r_reg_13_/CKN (DFFNSRX1TS)            0.00     194.90 f
  library setup time                                     -0.51     194.39
  data required time                                               194.39
  --------------------------------------------------------------------------
  data required time                                               194.39
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                      190.62


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1706/Y (AOI22X1TS)                                     0.20       1.90 r
  U1707/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1708/Y (AOI21X1TS)                                     0.25       2.29 r
  U1709/Y (AOI22X1TS)                                     0.23       2.52 f
  U1715/Y (AOI222XLTS)                                    0.67       3.19 r
  U1723/Y (OAI21X1TS)                                     0.50       3.69 f
  alumux_self_fp29i_r_reg_0_/D (DFFNSRX1TS)               0.00       3.69 f
  data arrival time                                                  3.69

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                      -0.10     194.90
  alumux_self_fp29i_r_reg_0_/CKN (DFFNSRX1TS)             0.00     194.90 f
  library setup time                                     -0.57     194.33
  data required time                                               194.33
  --------------------------------------------------------------------------
  data required time                                               194.33
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                      190.63


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_18_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1765/Y (AOI22X1TS)                                     0.20       1.90 r
  U1766/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1767/Y (AOI21X1TS)                                     0.21       2.25 r
  U1521/Y (OAI21XLTS)                                     0.17       2.42 f
  U1231/Y (AOI211XLTS)                                    0.47       2.89 r
  U1242/Y (AOI2BB2XLTS)                                   0.60       3.49 r
  U2605/Y (INVX2TS)                                       0.26       3.75 f
  alumux_self_fp29i_r_reg_18_/D (DFFNSRX1TS)              0.00       3.75 f
  data arrival time                                                  3.75

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                      -0.10     194.90
  alumux_self_fp29i_r_reg_18_/CKN (DFFNSRX1TS)            0.00     194.90 f
  library setup time                                     -0.51     194.39
  data required time                                               194.39
  --------------------------------------------------------------------------
  data required time                                               194.39
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                      190.64


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_19_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1706/Y (AOI22X1TS)                                     0.20       1.90 r
  U1707/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1708/Y (AOI21X1TS)                                     0.25       2.29 r
  U1709/Y (AOI22X1TS)                                     0.23       2.52 f
  U1774/Y (NAND2X1TS)                                     0.18       2.69 r
  U1775/Y (INVX2TS)                                       0.10       2.80 f
  U1827/Y (AOI22X1TS)                                     0.16       2.95 r
  U1519/Y (OAI211XLTS)                                    0.27       3.23 f
  U2340/Y (AOI22X1TS)                                     0.32       3.55 r
  U2608/Y (INVX2TS)                                       0.18       3.73 f
  alumux_self_fp29i_r_reg_19_/D (DFFNSRX1TS)              0.00       3.73 f
  data arrival time                                                  3.73

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                      -0.10     194.90
  alumux_self_fp29i_r_reg_19_/CKN (DFFNSRX1TS)            0.00     194.90 f
  library setup time                                     -0.50     194.40
  data required time                                               194.40
  --------------------------------------------------------------------------
  data required time                                               194.40
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                      190.67


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_6_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1805/Y (OAI22X1TS)                                     0.37       2.72 f
  U1596/Y (AOI211XLTS)                                    0.47       3.19 r
  U1809/Y (OAI21X1TS)                                     0.44       3.62 f
  alumux_self_fp29i_r_reg_6_/D (DFFNSRX1TS)               0.00       3.62 f
  data arrival time                                                  3.62

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                      -0.10     194.90
  alumux_self_fp29i_r_reg_6_/CKN (DFFNSRX1TS)             0.00     194.90 f
  library setup time                                     -0.57     194.33
  data required time                                               194.33
  --------------------------------------------------------------------------
  data required time                                               194.33
  data arrival time                                                 -3.62
  --------------------------------------------------------------------------
  slack (MET)                                                      190.70


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_14_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1765/Y (AOI22X1TS)                                     0.20       1.90 r
  U1766/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1767/Y (AOI21X1TS)                                     0.21       2.25 r
  U1768/Y (INVX2TS)                                       0.14       2.39 f
  U1772/Y (AOI22X1TS)                                     0.16       2.55 r
  U1520/Y (OAI21XLTS)                                     0.14       2.69 f
  U1773/Y (AOI21X1TS)                                     0.21       2.91 r
  U1239/Y (AOI2BB2XLTS)                                   0.50       3.41 r
  U1850/Y (INVX2TS)                                       0.27       3.68 f
  alumux_self_fp29i_r_reg_14_/D (DFFNSRX1TS)              0.00       3.68 f
  data arrival time                                                  3.68

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                      -0.10     194.90
  alumux_self_fp29i_r_reg_14_/CKN (DFFNSRX1TS)            0.00     194.90 f
  library setup time                                     -0.51     194.39
  data required time                                               194.39
  --------------------------------------------------------------------------
  data required time                                               194.39
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (MET)                                                      190.71


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_12_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1730/Y (AOI22X1TS)                                     0.22       1.92 r
  U1732/Y (NAND2X1TS)                                     0.19       2.11 f
  U1736/Y (AOI22X1TS)                                     0.20       2.31 r
  U1663/Y (OAI21XLTS)                                     0.14       2.46 f
  U1737/Y (AOI21X1TS)                                     0.22       2.67 r
  U1238/Y (AOI2BB2XLTS)                                   0.51       3.18 r
  U1845/Y (INVX2TS)                                       0.27       3.45 f
  alumux_self_fp29i_r_reg_12_/D (DFFNSRX1TS)              0.00       3.45 f
  data arrival time                                                  3.45

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                      -0.10     194.90
  alumux_self_fp29i_r_reg_12_/CKN (DFFNSRX1TS)            0.00     194.90 f
  library setup time                                     -0.51     194.39
  data required time                                               194.39
  --------------------------------------------------------------------------
  data required time                                               194.39
  data arrival time                                                 -3.45
  --------------------------------------------------------------------------
  slack (MET)                                                      190.94


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1739/Y (AOI22X1TS)                                     0.28       3.06 r
  U1740/Y (OAI21X1TS)                                     0.28       3.34 f
  alumux_self_fp29i_r_reg_1_/D (DFFNSRX1TS)               0.00       3.34 f
  data arrival time                                                  3.34

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                      -0.10     194.90
  alumux_self_fp29i_r_reg_1_/CKN (DFFNSRX1TS)             0.00     194.90 f
  library setup time                                     -0.57     194.33
  data required time                                               194.33
  --------------------------------------------------------------------------
  data required time                                               194.33
  data arrival time                                                 -3.34
  --------------------------------------------------------------------------
  slack (MET)                                                      190.98


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1706/Y (AOI22X1TS)                                     0.20       1.90 r
  U1707/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1708/Y (AOI21X1TS)                                     0.25       2.29 r
  U1783/Y (OAI22X1TS)                                     0.18       2.47 f
  U1681/Y (AOI211XLTS)                                    0.44       2.91 r
  U1790/Y (OAI21X1TS)                                     0.44       3.34 f
  alumux_self_fp29i_r_reg_4_/D (DFFNSRX1TS)               0.00       3.34 f
  data arrival time                                                  3.34

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                      -0.10     194.90
  alumux_self_fp29i_r_reg_4_/CKN (DFFNSRX1TS)             0.00     194.90 f
  library setup time                                     -0.57     194.33
  data required time                                               194.33
  --------------------------------------------------------------------------
  data required time                                               194.33
  data arrival time                                                 -3.34
  --------------------------------------------------------------------------
  slack (MET)                                                      190.98


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_7_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1765/Y (AOI22X1TS)                                     0.20       1.90 r
  U1766/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1767/Y (AOI21X1TS)                                     0.21       2.25 r
  U1521/Y (OAI21XLTS)                                     0.17       2.42 f
  U1231/Y (AOI211XLTS)                                    0.47       2.89 r
  U1819/Y (OAI21X1TS)                                     0.44       3.33 f
  alumux_self_fp29i_r_reg_7_/D (DFFNSRX1TS)               0.00       3.33 f
  data arrival time                                                  3.33

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                      -0.10     194.90
  alumux_self_fp29i_r_reg_7_/CKN (DFFNSRX1TS)             0.00     194.90 f
  library setup time                                     -0.57     194.33
  data required time                                               194.33
  --------------------------------------------------------------------------
  data required time                                               194.33
  data arrival time                                                 -3.33
  --------------------------------------------------------------------------
  slack (MET)                                                      191.00


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1624/Y (OAI21XLTS)                                     0.41       2.76 f
  U1754/Y (AOI21X1TS)                                     0.23       2.99 r
  U1760/Y (OAI21X1TS)                                     0.31       3.30 f
  alumux_self_fp29i_r_reg_2_/D (DFFNSRX1TS)               0.00       3.30 f
  data arrival time                                                  3.30

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                      -0.10     194.90
  alumux_self_fp29i_r_reg_2_/CKN (DFFNSRX1TS)             0.00     194.90 f
  library setup time                                     -0.57     194.33
  data required time                                               194.33
  --------------------------------------------------------------------------
  data required time                                               194.33
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                      191.03


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1706/Y (AOI22X1TS)                                     0.20       1.90 r
  U1707/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1708/Y (AOI21X1TS)                                     0.25       2.29 r
  U1709/Y (AOI22X1TS)                                     0.23       2.52 f
  U1774/Y (NAND2X1TS)                                     0.18       2.69 r
  U1775/Y (INVX2TS)                                       0.10       2.80 f
  U1777/Y (AOI22X1TS)                                     0.15       2.95 r
  U1778/Y (OAI21X1TS)                                     0.28       3.23 f
  alumux_self_fp29i_r_reg_3_/D (DFFNSRX1TS)               0.00       3.23 f
  data arrival time                                                  3.23

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                      -0.10     194.90
  alumux_self_fp29i_r_reg_3_/CKN (DFFNSRX1TS)             0.00     194.90 f
  library setup time                                     -0.57     194.33
  data required time                                               194.33
  --------------------------------------------------------------------------
  data required time                                               194.33
  data arrival time                                                 -3.23
  --------------------------------------------------------------------------
  slack (MET)                                                      191.09


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_20_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1730/Y (AOI22X1TS)                                     0.22       1.92 r
  U1732/Y (NAND2X1TS)                                     0.19       2.11 f
  U1787/Y (AOI22X1TS)                                     0.30       2.41 r
  U1665/Y (OAI211XLTS)                                    0.33       2.75 f
  U2403/Y (AOI22X1TS)                                     0.33       3.07 r
  U2606/Y (INVX2TS)                                       0.18       3.25 f
  alumux_self_fp29i_r_reg_20_/D (DFFNSRX1TS)              0.00       3.25 f
  data arrival time                                                  3.25

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  clock uncertainty                                      -0.10     194.90
  alumux_self_fp29i_r_reg_20_/CKN (DFFNSRX1TS)            0.00     194.90 f
  library setup time                                     -0.50     194.40
  data required time                                               194.40
  --------------------------------------------------------------------------
  data required time                                               194.40
  data arrival time                                                 -3.25
  --------------------------------------------------------------------------
  slack (MET)                                                      191.15


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_2_/QN (DFFRXLTS)                1.00       1.00 r
  U1313/Y (INVX2TS)                        0.18       1.19 f
  U1314/Y (INVX2TS)                        0.10       1.29 r
  U1855/Y (AOI21X1TS)                      0.13       1.42 f
  U1204/Y (CLKBUFX2TS)                     0.28       1.70 f
  U2299/Y (INVX2TS)                        0.13       1.83 r
  U2941/Y (NAND3XLTS)                      0.21       2.04 f
  U2943/Y (NOR2XLTS)                       0.46       2.51 r
  U2948/Y (NAND3XLTS)                      0.29       2.80 f
  U2949/Y (XNOR2X1TS)                      0.26       3.07 f
  dmem_addr_r_reg_5_/D (DFFNSRX1TS)        0.00       3.07 f
  data arrival time                                   3.07

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  dmem_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00     194.90 f
  library setup time                      -0.51     194.39
  data required time                                194.39
  -----------------------------------------------------------
  data required time                                194.39
  data arrival time                                  -3.07
  -----------------------------------------------------------
  slack (MET)                                       191.32


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_2_/QN (DFFRXLTS)                1.00       1.00 r
  U1313/Y (INVX2TS)                        0.18       1.19 f
  U1314/Y (INVX2TS)                        0.10       1.29 r
  U1855/Y (AOI21X1TS)                      0.13       1.42 f
  U1204/Y (CLKBUFX2TS)                     0.28       1.70 f
  U2299/Y (INVX2TS)                        0.13       1.83 r
  U2941/Y (NAND3XLTS)                      0.21       2.04 f
  U2943/Y (NOR2XLTS)                       0.46       2.51 r
  U2945/Y (NAND2X1TS)                      0.28       2.79 f
  U2947/Y (XNOR2X1TS)                      0.25       3.04 f
  dmem_addr_r_reg_4_/D (DFFNSRX1TS)        0.00       3.04 f
  data arrival time                                   3.04

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  dmem_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00     194.90 f
  library setup time                      -0.51     194.39
  data required time                                194.39
  -----------------------------------------------------------
  data required time                                194.39
  data arrival time                                  -3.04
  -----------------------------------------------------------
  slack (MET)                                       191.35


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_2_/QN (DFFRXLTS)                1.00       1.00 r
  U1313/Y (INVX2TS)                        0.18       1.19 f
  U1314/Y (INVX2TS)                        0.10       1.29 r
  U1855/Y (AOI21X1TS)                      0.13       1.42 f
  U1204/Y (CLKBUFX2TS)                     0.28       1.70 f
  U2299/Y (INVX2TS)                        0.13       1.83 r
  U2941/Y (NAND3XLTS)                      0.21       2.04 f
  U2943/Y (NOR2XLTS)                       0.46       2.51 r
  U2945/Y (NAND2X1TS)                      0.28       2.79 f
  U2946/Y (OA21XLTS)                       0.27       3.05 f
  dmem_addr_r_reg_3_/D (DFFNSRX1TS)        0.00       3.05 f
  data arrival time                                   3.05

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  dmem_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00     194.90 f
  library setup time                      -0.50     194.40
  data required time                                194.40
  -----------------------------------------------------------
  data required time                                194.40
  data arrival time                                  -3.05
  -----------------------------------------------------------
  slack (MET)                                       191.35


  Startpoint: ss_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cmem_addr_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_0_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_0_/Q (DFFRXLTS)                 0.69       0.69 r
  U1205/Y (CLKBUFX2TS)                     0.22       0.91 r
  U1254/Y (OR2X1TS)                        0.24       1.15 r
  U1315/Y (INVX2TS)                        0.10       1.25 f
  U1678/Y (NOR3XLTS)                       0.51       1.76 r
  U2292/Y (NAND2X1TS)                      0.38       2.14 f
  U2601/Y (NOR2XLTS)                       0.41       2.55 r
  U2602/Y (NAND2X1TS)                      0.28       2.83 f
  U2604/Y (OAI211XLTS)                     0.32       3.15 r
  cmem_addr_r_reg_5_/D (DFFQX1TS)          0.00       3.15 r
  data arrival time                                   3.15

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  cmem_addr_r_reg_5_/CK (DFFQX1TS)         0.00     194.90 r
  library setup time                      -0.33     194.57
  data required time                                194.57
  -----------------------------------------------------------
  data required time                                194.57
  data arrival time                                  -3.15
  -----------------------------------------------------------
  slack (MET)                                       191.43


  Startpoint: ss_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cmem_addr_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_0_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_0_/Q (DFFRXLTS)                 0.69       0.69 r
  U1205/Y (CLKBUFX2TS)                     0.22       0.91 r
  U1254/Y (OR2X1TS)                        0.24       1.15 r
  U1315/Y (INVX2TS)                        0.10       1.25 f
  U1678/Y (NOR3XLTS)                       0.51       1.76 r
  U2292/Y (NAND2X1TS)                      0.38       2.14 f
  U2601/Y (NOR2XLTS)                       0.41       2.55 r
  U2602/Y (NAND2X1TS)                      0.28       2.83 f
  U2937/Y (OAI21XLTS)                      0.16       2.99 r
  U2938/Y (NAND2X1TS)                      0.15       3.14 f
  cmem_addr_r_reg_4_/D (DFFQX1TS)          0.00       3.14 f
  data arrival time                                   3.14

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  cmem_addr_r_reg_4_/CK (DFFQX1TS)         0.00     194.90 r
  library setup time                      -0.32     194.58
  data required time                                194.58
  -----------------------------------------------------------
  data required time                                194.58
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                       191.44


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_2_/QN (DFFRXLTS)                1.00       1.00 r
  U1313/Y (INVX2TS)                        0.18       1.19 f
  U1314/Y (INVX2TS)                        0.10       1.29 r
  U1855/Y (AOI21X1TS)                      0.13       1.42 f
  U1204/Y (CLKBUFX2TS)                     0.28       1.70 f
  U2299/Y (INVX2TS)                        0.13       1.83 r
  U2941/Y (NAND3XLTS)                      0.21       2.04 f
  U2943/Y (NOR2XLTS)                       0.46       2.51 r
  U2944/Y (AOI21X1TS)                      0.22       2.73 f
  dmem_addr_r_reg_2_/D (DFFNSRX1TS)        0.00       2.73 f
  data arrival time                                   2.73

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  dmem_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00     194.90 f
  library setup time                      -0.50     194.40
  data required time                                194.40
  -----------------------------------------------------------
  data required time                                194.40
  data arrival time                                  -2.73
  -----------------------------------------------------------
  slack (MET)                                       191.67


  Startpoint: ss_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cmem_addr_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_0_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_0_/Q (DFFRXLTS)                 0.69       0.69 r
  U1205/Y (CLKBUFX2TS)                     0.22       0.91 r
  U1254/Y (OR2X1TS)                        0.24       1.15 r
  U1315/Y (INVX2TS)                        0.10       1.25 f
  U1678/Y (NOR3XLTS)                       0.51       1.76 r
  U2292/Y (NAND2X1TS)                      0.38       2.14 f
  U2601/Y (NOR2XLTS)                       0.41       2.55 r
  U2936/Y (AOI32X1TS)                      0.21       2.76 f
  cmem_addr_r_reg_3_/D (DFFQX1TS)          0.00       2.76 f
  data arrival time                                   2.76

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  cmem_addr_r_reg_3_/CK (DFFQX1TS)         0.00     194.90 r
  library setup time                      -0.34     194.56
  data required time                                194.56
  -----------------------------------------------------------
  data required time                                194.56
  data arrival time                                  -2.76
  -----------------------------------------------------------
  slack (MET)                                       191.80


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_2_/QN (DFFRXLTS)                1.00       1.00 r
  U1313/Y (INVX2TS)                        0.18       1.19 f
  U1314/Y (INVX2TS)                        0.10       1.29 r
  U1855/Y (AOI21X1TS)                      0.13       1.42 f
  U1204/Y (CLKBUFX2TS)                     0.28       1.70 f
  U2299/Y (INVX2TS)                        0.13       1.83 r
  U2941/Y (NAND3XLTS)                      0.21       2.04 f
  U2942/Y (OA21XLTS)                       0.29       2.34 f
  dmem_addr_r_reg_1_/D (DFFNSRX1TS)        0.00       2.34 f
  data arrival time                                   2.34

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  dmem_addr_r_reg_1_/CKN (DFFNSRX1TS)      0.00     194.90 f
  library setup time                      -0.50     194.40
  data required time                                194.40
  -----------------------------------------------------------
  data required time                                194.40
  data arrival time                                  -2.34
  -----------------------------------------------------------
  slack (MET)                                       192.06


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSX1TS)          0.00       0.00 r
  first_cycle_r_reg/Q (DFFSX1TS)           0.82       0.82 f
  U1583/Y (INVX2TS)                        0.14       0.96 r
  U1586/Y (INVX2TS)                        0.10       1.06 f
  U2893/Y (OAI2BB2XLTS)                    0.48       1.54 r
  u_cmem/A[1] (SP_CMEM)                    0.00       1.54 r
  data arrival time                                   1.54

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  u_cmem/CLK (SP_CMEM)                     0.00     194.90 r
  library setup time                      -1.29     193.61
  data required time                                193.61
  -----------------------------------------------------------
  data required time                                193.61
  data arrival time                                  -1.54
  -----------------------------------------------------------
  slack (MET)                                       192.07


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSX1TS)          0.00       0.00 r
  first_cycle_r_reg/Q (DFFSX1TS)           0.82       0.82 f
  U1583/Y (INVX2TS)                        0.14       0.96 r
  U1585/Y (INVX2TS)                        0.10       1.06 f
  U2892/Y (OAI2BB2XLTS)                    0.48       1.54 r
  u_cmem/A[0] (SP_CMEM)                    0.00       1.54 r
  data arrival time                                   1.54

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  u_cmem/CLK (SP_CMEM)                     0.00     194.90 r
  library setup time                      -1.29     193.61
  data required time                                193.61
  -----------------------------------------------------------
  data required time                                193.61
  data arrival time                                  -1.54
  -----------------------------------------------------------
  slack (MET)                                       192.07


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSX1TS)          0.00       0.00 r
  first_cycle_r_reg/Q (DFFSX1TS)           0.82       0.82 f
  U1583/Y (INVX2TS)                        0.14       0.96 r
  U1584/Y (INVX2TS)                        0.09       1.06 f
  U2895/Y (OAI2BB2XLTS)                    0.48       1.54 r
  u_cmem/A[3] (SP_CMEM)                    0.00       1.54 r
  data arrival time                                   1.54

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  u_cmem/CLK (SP_CMEM)                     0.00     194.90 r
  library setup time                      -1.29     193.61
  data required time                                193.61
  -----------------------------------------------------------
  data required time                                193.61
  data arrival time                                  -1.54
  -----------------------------------------------------------
  slack (MET)                                       192.07


  Startpoint: ss_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cmem_addr_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_0_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_0_/Q (DFFRXLTS)                 0.69       0.69 r
  U1205/Y (CLKBUFX2TS)                     0.22       0.91 r
  U1254/Y (OR2X1TS)                        0.24       1.15 r
  U1315/Y (INVX2TS)                        0.10       1.25 f
  U1678/Y (NOR3XLTS)                       0.51       1.76 r
  U2292/Y (NAND2X1TS)                      0.38       2.14 f
  U1183/Y (OAI32X1TS)                      0.21       2.35 r
  U2293/Y (INVX2TS)                        0.13       2.48 f
  cmem_addr_r_reg_2_/D (DFFQX1TS)          0.00       2.48 f
  data arrival time                                   2.48

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  cmem_addr_r_reg_2_/CK (DFFQX1TS)         0.00     194.90 r
  library setup time                      -0.31     194.59
  data required time                                194.59
  -----------------------------------------------------------
  data required time                                194.59
  data arrival time                                  -2.48
  -----------------------------------------------------------
  slack (MET)                                       192.11


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_2_/QN (DFFRXLTS)                0.84       0.84 f
  U1313/Y (INVX2TS)                        0.13       0.97 r
  U1314/Y (INVX2TS)                        0.08       1.05 f
  U1855/Y (AOI21X1TS)                      0.19       1.24 r
  U1204/Y (CLKBUFX2TS)                     0.25       1.50 r
  U2299/Y (INVX2TS)                        0.10       1.60 f
  U1697/Y (NOR2XLTS)                       0.31       1.91 r
  u_cmem/CEN (SP_CMEM)                     0.00       1.91 r
  data arrival time                                   1.91

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  u_cmem/CLK (SP_CMEM)                     0.00     194.90 r
  library setup time                      -0.88     194.02
  data required time                                194.02
  -----------------------------------------------------------
  data required time                                194.02
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                       192.12


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_1_/QN (DFFRXLTS)                0.81       0.81 f
  U1206/Y (CLKBUFX2TS)                     0.25       1.06 f
  U2031/Y (NOR2XLTS)                       0.49       1.55 r
  U2287/Y (AOI21X1TS)                      0.34       1.89 f
  U2288/Y (OAI211XLTS)                     0.23       2.12 r
  U2289/Y (INVX2TS)                        0.17       2.29 f
  regf_addr_r_reg_1_/D (DFFNSRX1TS)        0.00       2.29 f
  data arrival time                                   2.29

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  regf_addr_r_reg_1_/CKN (DFFNSRX1TS)      0.00     194.90 f
  library setup time                      -0.49     194.41
  data required time                                194.41
  -----------------------------------------------------------
  data required time                                194.41
  data arrival time                                  -2.29
  -----------------------------------------------------------
  slack (MET)                                       192.12


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_1_/QN (DFFRXLTS)                0.81       0.81 f
  U1206/Y (CLKBUFX2TS)                     0.25       1.06 f
  U2031/Y (NOR2XLTS)                       0.49       1.55 r
  U2287/Y (AOI21X1TS)                      0.34       1.89 f
  U2598/Y (OAI211XLTS)                     0.21       2.11 r
  U2599/Y (INVX2TS)                        0.17       2.27 f
  regf_addr_r_reg_3_/D (DFFNSRX1TS)        0.00       2.27 f
  data arrival time                                   2.27

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  regf_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00     194.90 f
  library setup time                      -0.49     194.41
  data required time                                194.41
  -----------------------------------------------------------
  data required time                                194.41
  data arrival time                                  -2.27
  -----------------------------------------------------------
  slack (MET)                                       192.14


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_1_/QN (DFFRXLTS)                0.81       0.81 f
  U1206/Y (CLKBUFX2TS)                     0.25       1.06 f
  U2031/Y (NOR2XLTS)                       0.49       1.55 r
  U2287/Y (AOI21X1TS)                      0.34       1.89 f
  U2737/Y (OAI21XLTS)                      0.18       2.07 r
  U2738/Y (AOI21X1TS)                      0.14       2.21 f
  regf_addr_r_reg_5_/D (DFFNSRX1TS)        0.00       2.21 f
  data arrival time                                   2.21

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  regf_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00     194.90 f
  library setup time                      -0.49     194.41
  data required time                                194.41
  -----------------------------------------------------------
  data required time                                194.41
  data arrival time                                  -2.21
  -----------------------------------------------------------
  slack (MET)                                       192.20


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_2_/QN (DFFRXLTS)                1.00       1.00 r
  U1313/Y (INVX2TS)                        0.18       1.19 f
  U1314/Y (INVX2TS)                        0.10       1.29 r
  U1855/Y (AOI21X1TS)                      0.13       1.42 f
  U1204/Y (CLKBUFX2TS)                     0.28       1.70 f
  U2939/Y (NOR2XLTS)                       0.29       1.98 r
  U2940/Y (AOI21X1TS)                      0.15       2.13 f
  dmem_addr_r_reg_0_/D (DFFNSRX1TS)        0.00       2.13 f
  data arrival time                                   2.13

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  dmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     194.90 f
  library setup time                      -0.49     194.41
  data required time                                194.41
  -----------------------------------------------------------
  data required time                                194.41
  data arrival time                                  -2.13
  -----------------------------------------------------------
  slack (MET)                                       192.28


  Startpoint: regf_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: regf_addr_r_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_0_/QN (DFFNSRX1TS)       0.98       0.98 f
  U1508/Y (INVX2TS)                        0.07       1.05 r
  U2294/Y (AND3X1TS)                       0.34       1.39 r
  U2295/Y (NAND2X1TS)                      0.16       1.55 f
  U2296/Y (NOR2XLTS)                       0.36       1.91 r
  U2298/Y (AOI211XLTS)                     0.20       2.11 f
  regf_addr_r_reg_4_/D (DFFNSRX1TS)        0.00       2.11 f
  data arrival time                                   2.11

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  regf_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00     194.90 f
  library setup time                      -0.50     194.40
  data required time                                194.40
  -----------------------------------------------------------
  data required time                                194.40
  data arrival time                                  -2.11
  -----------------------------------------------------------
  slack (MET)                                       192.29


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_1_/QN (DFFRXLTS)                0.81       0.81 f
  U1206/Y (CLKBUFX2TS)                     0.25       1.06 f
  U2031/Y (NOR2XLTS)                       0.49       1.55 r
  U2287/Y (AOI21X1TS)                      0.34       1.89 f
  U2297/Y (INVX2TS)                        0.13       2.02 r
  U1689/Y (AOI211XLTS)                     0.08       2.10 f
  regf_addr_r_reg_2_/D (DFFNSRX1TS)        0.00       2.10 f
  data arrival time                                   2.10

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  regf_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00     194.90 f
  library setup time                      -0.50     194.40
  data required time                                194.40
  -----------------------------------------------------------
  data required time                                194.40
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (MET)                                       192.30


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_1_/QN (DFFRXLTS)                0.81       0.81 f
  U1206/Y (CLKBUFX2TS)                     0.25       1.06 f
  U2031/Y (NOR2XLTS)                       0.49       1.55 r
  U2287/Y (AOI21X1TS)                      0.34       1.89 f
  U2297/Y (INVX2TS)                        0.13       2.02 r
  U2665/Y (NOR2XLTS)                       0.08       2.09 f
  regf_addr_r_reg_0_/D (DFFNSRX1TS)        0.00       2.09 f
  data arrival time                                   2.09

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  regf_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     194.90 f
  library setup time                      -0.49     194.41
  data required time                                194.41
  -----------------------------------------------------------
  data required time                                194.41
  data arrival time                                  -2.09
  -----------------------------------------------------------
  slack (MET)                                       192.32


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cmem_addr_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_1_/QN (DFFRXLTS)                0.81       0.81 f
  U1206/Y (CLKBUFX2TS)                     0.25       1.06 f
  U2031/Y (NOR2XLTS)                       0.49       1.55 r
  U1533/Y (CLKBUFX2TS)                     0.41       1.96 r
  U1534/Y (INVX2TS)                        0.10       2.06 f
  U2933/Y (AOI32X1TS)                      0.21       2.28 r
  cmem_addr_r_reg_0_/D (DFFQX1TS)          0.00       2.28 r
  data arrival time                                   2.28

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  cmem_addr_r_reg_0_/CK (DFFQX1TS)         0.00     194.90 r
  library setup time                      -0.29     194.61
  data required time                                194.61
  -----------------------------------------------------------
  data required time                                194.61
  data arrival time                                  -2.28
  -----------------------------------------------------------
  slack (MET)                                       192.34


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cmem_addr_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_1_/QN (DFFRXLTS)                0.81       0.81 f
  U1206/Y (CLKBUFX2TS)                     0.25       1.06 f
  U2031/Y (NOR2XLTS)                       0.49       1.55 r
  U1533/Y (CLKBUFX2TS)                     0.41       1.96 r
  U1535/Y (INVX2TS)                        0.09       2.05 f
  U2935/Y (AOI32X1TS)                      0.21       2.26 r
  cmem_addr_r_reg_1_/D (DFFQX1TS)          0.00       2.26 r
  data arrival time                                   2.26

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  cmem_addr_r_reg_1_/CK (DFFQX1TS)         0.00     194.90 r
  library setup time                      -0.29     194.61
  data required time                                194.61
  -----------------------------------------------------------
  data required time                                194.61
  data arrival time                                  -2.26
  -----------------------------------------------------------
  slack (MET)                                       192.35


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSX1TS)          0.00       0.00 r
  first_cycle_r_reg/QN (DFFSX1TS)          0.97       0.97 r
  U2896/Y (AO22XLTS)                       0.41       1.38 r
  u_cmem/A[4] (SP_CMEM)                    0.00       1.38 r
  data arrival time                                   1.38

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  u_cmem/CLK (SP_CMEM)                     0.00     194.90 r
  library setup time                      -0.98     193.92
  data required time                                193.92
  -----------------------------------------------------------
  data required time                                193.92
  data arrival time                                  -1.38
  -----------------------------------------------------------
  slack (MET)                                       192.54


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSX1TS)          0.00       0.00 r
  first_cycle_r_reg/QN (DFFSX1TS)          0.97       0.97 r
  U2897/Y (AO22XLTS)                       0.41       1.38 r
  u_cmem/A[5] (SP_CMEM)                    0.00       1.38 r
  data arrival time                                   1.38

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  u_cmem/CLK (SP_CMEM)                     0.00     194.90 r
  library setup time                      -0.98     193.92
  data required time                                193.92
  -----------------------------------------------------------
  data required time                                193.92
  data arrival time                                  -1.38
  -----------------------------------------------------------
  slack (MET)                                       192.54


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSX1TS)          0.00       0.00 r
  first_cycle_r_reg/QN (DFFSX1TS)          0.97       0.97 r
  U2894/Y (AO22XLTS)                       0.41       1.38 r
  u_cmem/A[2] (SP_CMEM)                    0.00       1.38 r
  data arrival time                                   1.38

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  u_cmem/CLK (SP_CMEM)                     0.00     194.90 r
  library setup time                      -0.98     193.92
  data required time                                193.92
  -----------------------------------------------------------
  data required time                                193.92
  data arrival time                                  -1.38
  -----------------------------------------------------------
  slack (MET)                                       192.54


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_wr_r_reg
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_2_/QN (DFFRXLTS)                1.00       1.00 r
  U1313/Y (INVX2TS)                        0.18       1.19 f
  U1314/Y (INVX2TS)                        0.10       1.29 r
  U2030/Y (NAND3XLTS)                      0.19       1.48 f
  regf_wr_r_reg/D (DFFNSRX1TS)             0.00       1.48 f
  data arrival time                                   1.48

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  regf_wr_r_reg/CKN (DFFNSRX1TS)           0.00     194.90 f
  library setup time                      -0.54     194.36
  data required time                                194.36
  -----------------------------------------------------------
  data required time                                194.36
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                       192.87


  Startpoint: ss_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wr_r_reg
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_0_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_0_/QN (DFFRXLTS)                0.97       0.97 r
  U2285/Y (NOR2XLTS)                       0.21       1.18 f
  U2694/Y (NOR2BX1TS)                      0.28       1.46 f
  dmem_wr_r_reg/D (DFFNSRX1TS)             0.00       1.46 f
  data arrival time                                   1.46

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  dmem_wr_r_reg/CKN (DFFNSRX1TS)           0.00     194.90 f
  library setup time                      -0.49     194.41
  data required time                                194.41
  -----------------------------------------------------------
  data required time                                194.41
  data arrival time                                  -1.46
  -----------------------------------------------------------
  slack (MET)                                       192.95


  Startpoint: dmem_addr_r_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_3_/Q (DFFNSRX1TS)        0.94     195.94 r
  u_dmem/A[3] (SP_DMEM)                    0.00     195.94 r
  data arrival time                                 195.94

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_dmem/CLK (SP_DMEM)                     0.00     389.90 r
  library setup time                      -0.97     388.93
  data required time                                388.93
  -----------------------------------------------------------
  data required time                                388.93
  data arrival time                                -195.94
  -----------------------------------------------------------
  slack (MET)                                       192.99


  Startpoint: dmem_addr_r_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_4_/Q (DFFNSRX1TS)        0.93     195.93 r
  u_dmem/A[4] (SP_DMEM)                    0.00     195.93 r
  data arrival time                                 195.93

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_dmem/CLK (SP_DMEM)                     0.00     389.90 r
  library setup time                      -0.96     388.94
  data required time                                388.94
  -----------------------------------------------------------
  data required time                                388.94
  data arrival time                                -195.93
  -----------------------------------------------------------
  slack (MET)                                       193.02


  Startpoint: regf_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  regf_addr_r_reg_0_/Q (DFFNSRX1TS)        0.94     195.94 r
  u_regf/A[0] (SP_REGF)                    0.00     195.94 r
  data arrival time                                 195.94

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_regf/CLK (SP_REGF)                     0.00     389.90 r
  library setup time                      -0.94     388.96
  data required time                                388.96
  -----------------------------------------------------------
  data required time                                388.96
  data arrival time                                -195.94
  -----------------------------------------------------------
  slack (MET)                                       193.02


  Startpoint: regf_addr_r_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_1_/CKN (DFFNSRX1TS)      0.00     195.00 f
  regf_addr_r_reg_1_/Q (DFFNSRX1TS)        0.94     195.94 r
  u_regf/A[1] (SP_REGF)                    0.00     195.94 r
  data arrival time                                 195.94

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_regf/CLK (SP_REGF)                     0.00     389.90 r
  library setup time                      -0.94     388.96
  data required time                                388.96
  -----------------------------------------------------------
  data required time                                388.96
  data arrival time                                -195.94
  -----------------------------------------------------------
  slack (MET)                                       193.02


  Startpoint: dmem_addr_r_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_1_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_1_/Q (DFFNSRX1TS)        0.91     195.91 r
  u_dmem/A[1] (SP_DMEM)                    0.00     195.91 r
  data arrival time                                 195.91

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_dmem/CLK (SP_DMEM)                     0.00     389.90 r
  library setup time                      -0.94     388.96
  data required time                                388.96
  -----------------------------------------------------------
  data required time                                388.96
  data arrival time                                -195.91
  -----------------------------------------------------------
  slack (MET)                                       193.05


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSX1TS)          0.00       0.00 r
  first_cycle_r_reg/Q (DFFSX1TS)           0.82       0.82 f
  U1583/Y (INVX2TS)                        0.14       0.96 r
  U1585/Y (INVX2TS)                        0.10       1.06 f
  U2921/Y (NAND2X1TS)                      0.19       1.25 r
  u_cmem/WEN (SP_CMEM)                     0.00       1.25 r
  data arrival time                                   1.25

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  u_cmem/CLK (SP_CMEM)                     0.00     194.90 r
  library setup time                      -0.60     194.30
  data required time                                194.30
  -----------------------------------------------------------
  data required time                                194.30
  data arrival time                                  -1.25
  -----------------------------------------------------------
  slack (MET)                                       193.05


  Startpoint: regf_addr_r_reg_5_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00     195.00 f
  regf_addr_r_reg_5_/Q (DFFNSRX1TS)        0.93     195.93 r
  u_regf/A[5] (SP_REGF)                    0.00     195.93 r
  data arrival time                                 195.93

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_regf/CLK (SP_REGF)                     0.00     389.90 r
  library setup time                      -0.92     388.98
  data required time                                388.98
  -----------------------------------------------------------
  data required time                                388.98
  data arrival time                                -195.93
  -----------------------------------------------------------
  slack (MET)                                       193.06


  Startpoint: regf_addr_r_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00     195.00 f
  regf_addr_r_reg_3_/Q (DFFNSRX1TS)        0.92     195.92 r
  u_regf/A[3] (SP_REGF)                    0.00     195.92 r
  data arrival time                                 195.92

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_regf/CLK (SP_REGF)                     0.00     389.90 r
  library setup time                      -0.91     388.99
  data required time                                388.99
  -----------------------------------------------------------
  data required time                                388.99
  data arrival time                                -195.92
  -----------------------------------------------------------
  slack (MET)                                       193.06


  Startpoint: dmem_addr_r_reg_5_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_5_/Q (DFFNSRX1TS)        0.91     195.91 r
  u_dmem/A[5] (SP_DMEM)                    0.00     195.91 r
  data arrival time                                 195.91

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_dmem/CLK (SP_DMEM)                     0.00     389.90 r
  library setup time                      -0.93     388.97
  data required time                                388.97
  -----------------------------------------------------------
  data required time                                388.97
  data arrival time                                -195.91
  -----------------------------------------------------------
  slack (MET)                                       193.06


  Startpoint: dmem_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_0_/Q (DFFNSRX1TS)        0.90     195.90 r
  u_dmem/A[0] (SP_DMEM)                    0.00     195.90 r
  data arrival time                                 195.90

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_dmem/CLK (SP_DMEM)                     0.00     389.90 r
  library setup time                      -0.92     388.98
  data required time                                388.98
  -----------------------------------------------------------
  data required time                                388.98
  data arrival time                                -195.90
  -----------------------------------------------------------
  slack (MET)                                       193.08


  Startpoint: dmem_addr_r_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_2_/Q (DFFNSRX1TS)        0.88     195.88 r
  u_dmem/A[2] (SP_DMEM)                    0.00     195.88 r
  data arrival time                                 195.88

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_dmem/CLK (SP_DMEM)                     0.00     389.90 r
  library setup time                      -0.89     389.01
  data required time                                389.01
  -----------------------------------------------------------
  data required time                                389.01
  data arrival time                                -195.88
  -----------------------------------------------------------
  slack (MET)                                       193.13


  Startpoint: regf_addr_r_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00     195.00 f
  regf_addr_r_reg_2_/Q (DFFNSRX1TS)        0.90     195.90 r
  u_regf/A[2] (SP_REGF)                    0.00     195.90 r
  data arrival time                                 195.90

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_regf/CLK (SP_REGF)                     0.00     389.90 r
  library setup time                      -0.87     389.03
  data required time                                389.03
  -----------------------------------------------------------
  data required time                                389.03
  data arrival time                                -195.90
  -----------------------------------------------------------
  slack (MET)                                       193.13


  Startpoint: rst_n (input port clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  rst_n (in)                               0.01       0.51 f
  U1854/Y (CLKBUFX2TS)                     0.20       0.72 f
  U1498/Y (INVX2TS)                        0.15       0.86 r
  U1501/Y (INVX2TS)                        0.13       0.99 f
  U1328/Y (INVX2TS)                        0.11       1.10 r
  u_regf/CEN (SP_REGF)                     0.00       1.10 r
  data arrival time                                   1.10

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  u_regf/CLK (SP_REGF)                     0.00     194.90 r
  library setup time                      -0.64     194.26
  data required time                                194.26
  -----------------------------------------------------------
  data required time                                194.26
  data arrival time                                  -1.10
  -----------------------------------------------------------
  slack (MET)                                       193.16


  Startpoint: regf_addr_r_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00     195.00 f
  regf_addr_r_reg_4_/Q (DFFNSRX1TS)        0.88     195.88 r
  u_regf/A[4] (SP_REGF)                    0.00     195.88 r
  data arrival time                                 195.88

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_regf/CLK (SP_REGF)                     0.00     389.90 r
  library setup time                      -0.85     389.05
  data required time                                389.05
  -----------------------------------------------------------
  data required time                                389.05
  data arrival time                                -195.88
  -----------------------------------------------------------
  slack (MET)                                       193.17


  Startpoint: dmem_wr_r_reg
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_wr_r_reg/CKN (DFFNSRX1TS)           0.00     195.00 f
  dmem_wr_r_reg/QN (DFFNSRX1TS)            1.04     196.04 f
  u_dmem/WEN (SP_DMEM)                     0.00     196.04 f
  data arrival time                                 196.04

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_dmem/CLK (SP_DMEM)                     0.00     389.90 r
  library setup time                      -0.58     389.32
  data required time                                389.32
  -----------------------------------------------------------
  data required time                                389.32
  data arrival time                                -196.04
  -----------------------------------------------------------
  slack (MET)                                       193.28


  Startpoint: regf_wr_r_reg
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_wr_r_reg/CKN (DFFNSRX1TS)           0.00     195.00 f
  regf_wr_r_reg/Q (DFFNSRX1TS)             0.95     195.95 r
  u_regf/WEN (SP_REGF)                     0.00     195.95 r
  data arrival time                                 195.95

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_regf/CLK (SP_REGF)                     0.00     389.90 r
  library setup time                      -0.61     389.29
  data required time                                389.29
  -----------------------------------------------------------
  data required time                                389.29
  data arrival time                                -195.95
  -----------------------------------------------------------
  slack (MET)                                       193.34


  Startpoint: alumux_self_fp29i_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_0_/CKN (DFFNSRX1TS)             0.00     195.00 f
  alumux_self_fp29i_r_reg_0_/Q (DFFNSRX1TS)               0.81     195.81 r
  u_regf/D[0] (SP_REGF)                                   0.00     195.81 r
  data arrival time                                                195.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_regf/CLK (SP_REGF)                                    0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                               -195.81
  --------------------------------------------------------------------------
  slack (MET)                                                      193.84


  Startpoint: alumux_self_fp29i_r_reg_10_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_10_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_10_/Q (DFFNSRX1TS)              0.81     195.81 r
  u_regf/D[10] (SP_REGF)                                  0.00     195.81 r
  data arrival time                                                195.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_regf/CLK (SP_REGF)                                    0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                               -195.81
  --------------------------------------------------------------------------
  slack (MET)                                                      193.84


  Startpoint: alumux_self_fp29i_r_reg_11_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_11_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_11_/Q (DFFNSRX1TS)              0.81     195.81 r
  u_regf/D[11] (SP_REGF)                                  0.00     195.81 r
  data arrival time                                                195.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_regf/CLK (SP_REGF)                                    0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                               -195.81
  --------------------------------------------------------------------------
  slack (MET)                                                      193.84


  Startpoint: alumux_self_fp29i_r_reg_12_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_12_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_12_/Q (DFFNSRX1TS)              0.81     195.81 r
  u_regf/D[12] (SP_REGF)                                  0.00     195.81 r
  data arrival time                                                195.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_regf/CLK (SP_REGF)                                    0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                               -195.81
  --------------------------------------------------------------------------
  slack (MET)                                                      193.84


  Startpoint: alumux_self_fp29i_r_reg_13_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_13_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_13_/Q (DFFNSRX1TS)              0.81     195.81 r
  u_regf/D[13] (SP_REGF)                                  0.00     195.81 r
  data arrival time                                                195.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_regf/CLK (SP_REGF)                                    0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                               -195.81
  --------------------------------------------------------------------------
  slack (MET)                                                      193.84


  Startpoint: alumux_self_fp29i_r_reg_14_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_14_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_14_/Q (DFFNSRX1TS)              0.81     195.81 r
  u_regf/D[14] (SP_REGF)                                  0.00     195.81 r
  data arrival time                                                195.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_regf/CLK (SP_REGF)                                    0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                               -195.81
  --------------------------------------------------------------------------
  slack (MET)                                                      193.84


  Startpoint: alumux_self_fp29i_r_reg_15_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_15_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_15_/Q (DFFNSRX1TS)              0.81     195.81 r
  u_regf/D[15] (SP_REGF)                                  0.00     195.81 r
  data arrival time                                                195.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_regf/CLK (SP_REGF)                                    0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                               -195.81
  --------------------------------------------------------------------------
  slack (MET)                                                      193.84


  Startpoint: alumux_self_fp29i_r_reg_16_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_16_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_16_/Q (DFFNSRX1TS)              0.81     195.81 r
  u_regf/D[16] (SP_REGF)                                  0.00     195.81 r
  data arrival time                                                195.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_regf/CLK (SP_REGF)                                    0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                               -195.81
  --------------------------------------------------------------------------
  slack (MET)                                                      193.84


  Startpoint: alumux_self_fp29i_r_reg_17_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_17_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_17_/Q (DFFNSRX1TS)              0.81     195.81 r
  u_regf/D[17] (SP_REGF)                                  0.00     195.81 r
  data arrival time                                                195.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_regf/CLK (SP_REGF)                                    0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                               -195.81
  --------------------------------------------------------------------------
  slack (MET)                                                      193.84


  Startpoint: alumux_self_fp29i_r_reg_18_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_18_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_18_/Q (DFFNSRX1TS)              0.81     195.81 r
  u_regf/D[18] (SP_REGF)                                  0.00     195.81 r
  data arrival time                                                195.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_regf/CLK (SP_REGF)                                    0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                               -195.81
  --------------------------------------------------------------------------
  slack (MET)                                                      193.84


  Startpoint: alumux_self_fp29i_r_reg_19_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_19_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_19_/Q (DFFNSRX1TS)              0.81     195.81 r
  u_regf/D[19] (SP_REGF)                                  0.00     195.81 r
  data arrival time                                                195.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_regf/CLK (SP_REGF)                                    0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                               -195.81
  --------------------------------------------------------------------------
  slack (MET)                                                      193.84


  Startpoint: alumux_self_fp29i_r_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_1_/CKN (DFFNSRX1TS)             0.00     195.00 f
  alumux_self_fp29i_r_reg_1_/Q (DFFNSRX1TS)               0.81     195.81 r
  u_regf/D[1] (SP_REGF)                                   0.00     195.81 r
  data arrival time                                                195.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_regf/CLK (SP_REGF)                                    0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                               -195.81
  --------------------------------------------------------------------------
  slack (MET)                                                      193.84


  Startpoint: alumux_self_fp29i_r_reg_20_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_20_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_20_/Q (DFFNSRX1TS)              0.81     195.81 r
  u_regf/D[20] (SP_REGF)                                  0.00     195.81 r
  data arrival time                                                195.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_regf/CLK (SP_REGF)                                    0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                               -195.81
  --------------------------------------------------------------------------
  slack (MET)                                                      193.84


  Startpoint: alumux_self_fp29i_r_reg_21_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_21_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_21_/Q (DFFNSRX1TS)              0.81     195.81 r
  u_regf/D[21] (SP_REGF)                                  0.00     195.81 r
  data arrival time                                                195.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_regf/CLK (SP_REGF)                                    0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                               -195.81
  --------------------------------------------------------------------------
  slack (MET)                                                      193.84


  Startpoint: alumux_self_fp29i_r_reg_22_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_22_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_22_/Q (DFFNSRX1TS)              0.81     195.81 r
  u_regf/D[22] (SP_REGF)                                  0.00     195.81 r
  data arrival time                                                195.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_regf/CLK (SP_REGF)                                    0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                               -195.81
  --------------------------------------------------------------------------
  slack (MET)                                                      193.84


  Startpoint: alumux_self_fp29i_r_reg_23_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_23_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_23_/Q (DFFNSRX1TS)              0.81     195.81 r
  u_regf/D[23] (SP_REGF)                                  0.00     195.81 r
  data arrival time                                                195.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_regf/CLK (SP_REGF)                                    0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                               -195.81
  --------------------------------------------------------------------------
  slack (MET)                                                      193.84


  Startpoint: alumux_self_fp29i_r_reg_24_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_24_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_24_/Q (DFFNSRX1TS)              0.81     195.81 r
  u_regf/D[24] (SP_REGF)                                  0.00     195.81 r
  data arrival time                                                195.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_regf/CLK (SP_REGF)                                    0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                               -195.81
  --------------------------------------------------------------------------
  slack (MET)                                                      193.84


  Startpoint: alumux_self_fp29i_r_reg_25_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_25_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_25_/Q (DFFNSRX1TS)              0.81     195.81 r
  u_regf/D[25] (SP_REGF)                                  0.00     195.81 r
  data arrival time                                                195.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_regf/CLK (SP_REGF)                                    0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                               -195.81
  --------------------------------------------------------------------------
  slack (MET)                                                      193.84


  Startpoint: alumux_self_fp29i_r_reg_26_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_26_/Q (DFFNSRX1TS)              0.81     195.81 r
  u_regf/D[26] (SP_REGF)                                  0.00     195.81 r
  data arrival time                                                195.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_regf/CLK (SP_REGF)                                    0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                               -195.81
  --------------------------------------------------------------------------
  slack (MET)                                                      193.84


  Startpoint: alumux_self_fp29i_r_reg_27_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_27_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_27_/Q (DFFNSRX1TS)              0.81     195.81 r
  u_regf/D[27] (SP_REGF)                                  0.00     195.81 r
  data arrival time                                                195.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_regf/CLK (SP_REGF)                                    0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                               -195.81
  --------------------------------------------------------------------------
  slack (MET)                                                      193.84


  Startpoint: alumux_self_fp29i_r_reg_28_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_28_/CKN (DFFNSRX1TS)            0.00     195.00 f
  alumux_self_fp29i_r_reg_28_/Q (DFFNSRX1TS)              0.81     195.81 r
  u_regf/D[28] (SP_REGF)                                  0.00     195.81 r
  data arrival time                                                195.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_regf/CLK (SP_REGF)                                    0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                               -195.81
  --------------------------------------------------------------------------
  slack (MET)                                                      193.84


  Startpoint: alumux_self_fp29i_r_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_2_/CKN (DFFNSRX1TS)             0.00     195.00 f
  alumux_self_fp29i_r_reg_2_/Q (DFFNSRX1TS)               0.81     195.81 r
  u_regf/D[2] (SP_REGF)                                   0.00     195.81 r
  data arrival time                                                195.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_regf/CLK (SP_REGF)                                    0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                               -195.81
  --------------------------------------------------------------------------
  slack (MET)                                                      193.84


  Startpoint: alumux_self_fp29i_r_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_3_/CKN (DFFNSRX1TS)             0.00     195.00 f
  alumux_self_fp29i_r_reg_3_/Q (DFFNSRX1TS)               0.81     195.81 r
  u_regf/D[3] (SP_REGF)                                   0.00     195.81 r
  data arrival time                                                195.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_regf/CLK (SP_REGF)                                    0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                               -195.81
  --------------------------------------------------------------------------
  slack (MET)                                                      193.84


  Startpoint: alumux_self_fp29i_r_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_4_/CKN (DFFNSRX1TS)             0.00     195.00 f
  alumux_self_fp29i_r_reg_4_/Q (DFFNSRX1TS)               0.81     195.81 r
  u_regf/D[4] (SP_REGF)                                   0.00     195.81 r
  data arrival time                                                195.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_regf/CLK (SP_REGF)                                    0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                               -195.81
  --------------------------------------------------------------------------
  slack (MET)                                                      193.84


  Startpoint: alumux_self_fp29i_r_reg_5_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_5_/CKN (DFFNSRX1TS)             0.00     195.00 f
  alumux_self_fp29i_r_reg_5_/Q (DFFNSRX1TS)               0.81     195.81 r
  u_regf/D[5] (SP_REGF)                                   0.00     195.81 r
  data arrival time                                                195.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_regf/CLK (SP_REGF)                                    0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                               -195.81
  --------------------------------------------------------------------------
  slack (MET)                                                      193.84


  Startpoint: alumux_self_fp29i_r_reg_6_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_6_/CKN (DFFNSRX1TS)             0.00     195.00 f
  alumux_self_fp29i_r_reg_6_/Q (DFFNSRX1TS)               0.81     195.81 r
  u_regf/D[6] (SP_REGF)                                   0.00     195.81 r
  data arrival time                                                195.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_regf/CLK (SP_REGF)                                    0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                               -195.81
  --------------------------------------------------------------------------
  slack (MET)                                                      193.84


  Startpoint: alumux_self_fp29i_r_reg_7_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_7_/CKN (DFFNSRX1TS)             0.00     195.00 f
  alumux_self_fp29i_r_reg_7_/Q (DFFNSRX1TS)               0.81     195.81 r
  u_regf/D[7] (SP_REGF)                                   0.00     195.81 r
  data arrival time                                                195.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_regf/CLK (SP_REGF)                                    0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                               -195.81
  --------------------------------------------------------------------------
  slack (MET)                                                      193.84


  Startpoint: alumux_self_fp29i_r_reg_8_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_8_/CKN (DFFNSRX1TS)             0.00     195.00 f
  alumux_self_fp29i_r_reg_8_/Q (DFFNSRX1TS)               0.81     195.81 r
  u_regf/D[8] (SP_REGF)                                   0.00     195.81 r
  data arrival time                                                195.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_regf/CLK (SP_REGF)                                    0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                               -195.81
  --------------------------------------------------------------------------
  slack (MET)                                                      193.84


  Startpoint: alumux_self_fp29i_r_reg_9_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_self_fp29i_r_reg_9_/CKN (DFFNSRX1TS)             0.00     195.00 f
  alumux_self_fp29i_r_reg_9_/Q (DFFNSRX1TS)               0.81     195.81 r
  u_regf/D[9] (SP_REGF)                                   0.00     195.81 r
  data arrival time                                                195.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_regf/CLK (SP_REGF)                                    0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                               -195.81
  --------------------------------------------------------------------------
  slack (MET)                                                      193.84


  Startpoint: cin[0] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[0] (in)                              0.02       0.52 f
  u_cmem/D[0] (SP_CMEM)                    0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  u_cmem/CLK (SP_CMEM)                     0.00     194.90 r
  library setup time                      -0.34     194.56
  data required time                                194.56
  -----------------------------------------------------------
  data required time                                194.56
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                       194.04


  Startpoint: cin[10] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[10] (in)                             0.02       0.52 f
  u_cmem/D[10] (SP_CMEM)                   0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  u_cmem/CLK (SP_CMEM)                     0.00     194.90 r
  library setup time                      -0.34     194.56
  data required time                                194.56
  -----------------------------------------------------------
  data required time                                194.56
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                       194.04


  Startpoint: cin[11] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[11] (in)                             0.02       0.52 f
  u_cmem/D[11] (SP_CMEM)                   0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  u_cmem/CLK (SP_CMEM)                     0.00     194.90 r
  library setup time                      -0.34     194.56
  data required time                                194.56
  -----------------------------------------------------------
  data required time                                194.56
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                       194.04


  Startpoint: cin[12] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[12] (in)                             0.02       0.52 f
  u_cmem/D[12] (SP_CMEM)                   0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  u_cmem/CLK (SP_CMEM)                     0.00     194.90 r
  library setup time                      -0.34     194.56
  data required time                                194.56
  -----------------------------------------------------------
  data required time                                194.56
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                       194.04


  Startpoint: cin[13] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[13] (in)                             0.02       0.52 f
  u_cmem/D[13] (SP_CMEM)                   0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  u_cmem/CLK (SP_CMEM)                     0.00     194.90 r
  library setup time                      -0.34     194.56
  data required time                                194.56
  -----------------------------------------------------------
  data required time                                194.56
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                       194.04


  Startpoint: cin[14] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[14] (in)                             0.02       0.52 f
  u_cmem/D[14] (SP_CMEM)                   0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  u_cmem/CLK (SP_CMEM)                     0.00     194.90 r
  library setup time                      -0.34     194.56
  data required time                                194.56
  -----------------------------------------------------------
  data required time                                194.56
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                       194.04


  Startpoint: cin[15] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[15] (in)                             0.02       0.52 f
  u_cmem/D[15] (SP_CMEM)                   0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  u_cmem/CLK (SP_CMEM)                     0.00     194.90 r
  library setup time                      -0.34     194.56
  data required time                                194.56
  -----------------------------------------------------------
  data required time                                194.56
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                       194.04


  Startpoint: cin[1] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[1] (in)                              0.02       0.52 f
  u_cmem/D[1] (SP_CMEM)                    0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  u_cmem/CLK (SP_CMEM)                     0.00     194.90 r
  library setup time                      -0.34     194.56
  data required time                                194.56
  -----------------------------------------------------------
  data required time                                194.56
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                       194.04


  Startpoint: cin[2] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[2] (in)                              0.02       0.52 f
  u_cmem/D[2] (SP_CMEM)                    0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  u_cmem/CLK (SP_CMEM)                     0.00     194.90 r
  library setup time                      -0.34     194.56
  data required time                                194.56
  -----------------------------------------------------------
  data required time                                194.56
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                       194.04


  Startpoint: cin[3] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[3] (in)                              0.02       0.52 f
  u_cmem/D[3] (SP_CMEM)                    0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  u_cmem/CLK (SP_CMEM)                     0.00     194.90 r
  library setup time                      -0.34     194.56
  data required time                                194.56
  -----------------------------------------------------------
  data required time                                194.56
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                       194.04


  Startpoint: cin[4] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[4] (in)                              0.02       0.52 f
  u_cmem/D[4] (SP_CMEM)                    0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  u_cmem/CLK (SP_CMEM)                     0.00     194.90 r
  library setup time                      -0.34     194.56
  data required time                                194.56
  -----------------------------------------------------------
  data required time                                194.56
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                       194.04


  Startpoint: cin[5] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[5] (in)                              0.02       0.52 f
  u_cmem/D[5] (SP_CMEM)                    0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  u_cmem/CLK (SP_CMEM)                     0.00     194.90 r
  library setup time                      -0.34     194.56
  data required time                                194.56
  -----------------------------------------------------------
  data required time                                194.56
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                       194.04


  Startpoint: cin[6] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[6] (in)                              0.02       0.52 f
  u_cmem/D[6] (SP_CMEM)                    0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  u_cmem/CLK (SP_CMEM)                     0.00     194.90 r
  library setup time                      -0.34     194.56
  data required time                                194.56
  -----------------------------------------------------------
  data required time                                194.56
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                       194.04


  Startpoint: cin[7] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[7] (in)                              0.02       0.52 f
  u_cmem/D[7] (SP_CMEM)                    0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  u_cmem/CLK (SP_CMEM)                     0.00     194.90 r
  library setup time                      -0.34     194.56
  data required time                                194.56
  -----------------------------------------------------------
  data required time                                194.56
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                       194.04


  Startpoint: cin[8] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[8] (in)                              0.02       0.52 f
  u_cmem/D[8] (SP_CMEM)                    0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  u_cmem/CLK (SP_CMEM)                     0.00     194.90 r
  library setup time                      -0.34     194.56
  data required time                                194.56
  -----------------------------------------------------------
  data required time                                194.56
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                       194.04


  Startpoint: cin[9] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  cin[9] (in)                              0.02       0.52 f
  u_cmem/D[9] (SP_CMEM)                    0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  clock uncertainty                       -0.10     194.90
  u_cmem/CLK (SP_CMEM)                     0.00     194.90 r
  library setup time                      -0.34     194.56
  data required time                                194.56
  -----------------------------------------------------------
  data required time                                194.56
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                       194.04


  Startpoint: u_fpalu_s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_flipsign_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s3_opcode_r_reg_0_/Q (DFFQX1TS)                 0.66       0.66 r
  U1283/Y (INVX2TS)                                       0.14       0.80 f
  U1284/Y (INVX2TS)                                       0.06       0.86 r
  U2265/Y (NOR2XLTS)                                      0.11       0.98 f
  U2266/Y (CLKBUFX2TS)                                    0.25       1.22 f
  U2267/Y (CLKBUFX2TS)                                    0.22       1.45 f
  U2416/Y (CLKBUFX2TS)                                    0.25       1.70 f
  U2417/Y (AOI22X1TS)                                     0.33       2.03 r
  U2418/Y (INVX2TS)                                       0.14       2.17 f
  U1648/Y (OAI21XLTS)                                     0.33       2.50 r
  U2421/Y (NAND2X1TS)                                     0.23       2.73 f
  U2428/Y (AOI31XLTS)                                     0.37       3.09 r
  U2430/Y (NAND2X1TS)                                     0.22       3.32 f
  U1658/Y (AOI31XLTS)                                     0.41       3.73 r
  U2440/Y (NOR2XLTS)                                      0.20       3.93 f
  U2441/Y (OAI2BB2XLTS)                                   0.34       4.27 r
  U2898/CO (CMPR32X2TS)                                   0.71       4.98 r
  U2696/Y (AOI21X1TS)                                     0.14       5.13 f
  intadd_1_U14/CO (CMPR32X2TS)                            0.63       5.76 f
  intadd_1_U13/CO (CMPR32X2TS)                            0.47       6.23 f
  intadd_1_U12/CO (CMPR32X2TS)                            0.47       6.71 f
  intadd_1_U11/CO (CMPR32X2TS)                            0.47       7.18 f
  intadd_1_U10/CO (CMPR32X2TS)                            0.47       7.65 f
  intadd_1_U9/CO (CMPR32X2TS)                             0.47       8.13 f
  intadd_1_U8/CO (CMPR32X2TS)                             0.47       8.60 f
  intadd_1_U7/CO (CMPR32X2TS)                             0.47       9.07 f
  intadd_1_U6/CO (CMPR32X2TS)                             0.47       9.55 f
  intadd_1_U5/CO (CMPR32X2TS)                             0.47      10.02 f
  intadd_1_U4/CO (CMPR32X2TS)                             0.47      10.49 f
  intadd_1_U3/CO (CMPR32X2TS)                             0.47      10.97 f
  intadd_1_U2/CO (CMPR32X2TS)                             0.48      11.45 f
  U1649/Y (OAI21XLTS)                                     0.35      11.81 r
  U2274/Y (NAND2X1TS)                                     0.23      12.03 f
  U2276/Y (AOI31XLTS)                                     0.37      12.40 r
  U2280/Y (NAND2X1TS)                                     0.22      12.62 f
  U2282/Y (AOI21X1TS)                                     0.24      12.86 r
  U2283/Y (NAND3XLTS)                                     0.26      13.12 f
  U2284/Y (INVX2TS)                                       0.12      13.24 r
  u_fpalu_s4_flipsign_r_reg/D (DFFQX1TS)                  0.00      13.24 r
  data arrival time                                                 13.24

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s4_flipsign_r_reg/CK (DFFQX1TS)                 0.00     389.90 r
  library setup time                                     -0.25     389.65
  data required time                                               389.65
  --------------------------------------------------------------------------
  data required time                                               389.65
  data arrival time                                                -13.24
  --------------------------------------------------------------------------
  slack (MET)                                                      376.41


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFQX1TS)                   0.72       0.72 f
  U1201/Y (CLKBUFX2TS)                                    0.22       0.94 f
  U2182/Y (NAND2BXLTS)                                    0.31       1.25 f
  U2183/Y (OR4X2TS)                                       0.55       1.80 f
  U2184/Y (NOR2XLTS)                                      0.28       2.09 r
  U2185/Y (NAND2X1TS)                                     0.23       2.31 f
  U2186/Y (NOR2XLTS)                                      0.29       2.60 r
  U2187/Y (NAND2X1TS)                                     0.23       2.83 f
  U1656/Y (NOR2XLTS)                                      0.30       3.13 r
  U2188/Y (NAND2X1TS)                                     0.24       3.36 f
  U2189/Y (NOR2XLTS)                                      0.29       3.65 r
  U2190/Y (NAND2X1TS)                                     0.23       3.88 f
  U2191/Y (NOR2XLTS)                                      0.30       4.18 r
  U2192/Y (NAND2X1TS)                                     0.24       4.42 f
  U2193/Y (NOR2XLTS)                                      0.29       4.71 r
  U2194/Y (NAND2X1TS)                                     0.23       4.93 f
  U1657/Y (NOR2XLTS)                                      0.30       5.23 r
  U2195/Y (NAND2X1TS)                                     0.23       5.47 f
  U1675/Y (OR2X1TS)                                       0.41       5.88 f
  U2196/Y (NOR2XLTS)                                      0.54       6.42 r
  U2197/Y (INVX2TS)                                       0.26       6.68 f
  U2198/Y (NOR3XLTS)                                      0.42       7.10 r
  U1677/Y (OAI21XLTS)                                     0.27       7.37 f
  U2199/Y (OAI31X1TS)                                     0.14       7.51 r
  U2236/Y (NAND2BXLTS)                                    0.32       7.83 r
  U2237/Y (NOR2XLTS)                                      0.20       8.03 f
  U2252/Y (AOI21X1TS)                                     0.27       8.30 r
  U2254/Y (NAND2X1TS)                                     0.13       8.43 f
  U2255/Y (AOI211XLTS)                                    0.35       8.79 r
  U2258/Y (NAND4XLTS)                                     0.29       9.08 f
  U2259/Y (NOR2BX1TS)                                     0.29       9.37 r
  U2579/Y (NAND2BXLTS)                                    0.19       9.56 f
  U2582/Y (NAND3XLTS)                                     0.25       9.81 r
  U2583/Y (INVX2TS)                                       0.18       9.99 f
  U2587/Y (AOI32X1TS)                                     0.23      10.23 r
  U2588/Y (OAI211XLTS)                                    0.19      10.42 f
  U2597/Y (AOI31XLTS)                                     0.24      10.67 r
  u_fpalu_s5_lzd_r_reg_0_/D (DFFQX1TS)                    0.00      10.67 r
  data arrival time                                                 10.67

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.30     389.60
  data required time                                               389.60
  --------------------------------------------------------------------------
  data required time                                               389.60
  data arrival time                                                -10.67
  --------------------------------------------------------------------------
  slack (MET)                                                      378.93


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFQX1TS)                   0.72       0.72 f
  U1201/Y (CLKBUFX2TS)                                    0.22       0.94 f
  U2182/Y (NAND2BXLTS)                                    0.31       1.25 f
  U2183/Y (OR4X2TS)                                       0.55       1.80 f
  U2184/Y (NOR2XLTS)                                      0.28       2.09 r
  U2185/Y (NAND2X1TS)                                     0.23       2.31 f
  U2186/Y (NOR2XLTS)                                      0.29       2.60 r
  U2187/Y (NAND2X1TS)                                     0.23       2.83 f
  U1656/Y (NOR2XLTS)                                      0.30       3.13 r
  U2188/Y (NAND2X1TS)                                     0.24       3.36 f
  U2189/Y (NOR2XLTS)                                      0.29       3.65 r
  U2190/Y (NAND2X1TS)                                     0.23       3.88 f
  U2191/Y (NOR2XLTS)                                      0.30       4.18 r
  U2192/Y (NAND2X1TS)                                     0.24       4.42 f
  U2193/Y (NOR2XLTS)                                      0.29       4.71 r
  U2194/Y (NAND2X1TS)                                     0.23       4.93 f
  U1657/Y (NOR2XLTS)                                      0.30       5.23 r
  U2195/Y (NAND2X1TS)                                     0.23       5.47 f
  U1675/Y (OR2X1TS)                                       0.41       5.88 f
  U2196/Y (NOR2XLTS)                                      0.54       6.42 r
  U2197/Y (INVX2TS)                                       0.26       6.68 f
  U2198/Y (NOR3XLTS)                                      0.42       7.10 r
  U1677/Y (OAI21XLTS)                                     0.27       7.37 f
  U2199/Y (OAI31X1TS)                                     0.14       7.51 r
  U2236/Y (NAND2BXLTS)                                    0.32       7.83 r
  U2237/Y (NOR2XLTS)                                      0.20       8.03 f
  U2252/Y (AOI21X1TS)                                     0.27       8.30 r
  U2254/Y (NAND2X1TS)                                     0.13       8.43 f
  U2255/Y (AOI211XLTS)                                    0.35       8.79 r
  U2258/Y (NAND4XLTS)                                     0.29       9.08 f
  U2259/Y (NOR2BX1TS)                                     0.29       9.37 r
  U2579/Y (NAND2BXLTS)                                    0.19       9.56 f
  U2582/Y (NAND3XLTS)                                     0.25       9.81 r
  U2583/Y (INVX2TS)                                       0.18       9.99 f
  U2587/Y (AOI32X1TS)                                     0.23      10.23 r
  U2588/Y (OAI211XLTS)                                    0.19      10.42 f
  U2592/Y (NOR3XLTS)                                      0.23      10.65 r
  u_fpalu_s5_lzd_r_reg_1_/D (DFFQX1TS)                    0.00      10.65 r
  data arrival time                                                 10.65

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.31     389.59
  data required time                                               389.59
  --------------------------------------------------------------------------
  data required time                                               389.59
  data arrival time                                                -10.65
  --------------------------------------------------------------------------
  slack (MET)                                                      378.94


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFQX1TS)                   0.72       0.72 f
  U1201/Y (CLKBUFX2TS)                                    0.22       0.94 f
  U2182/Y (NAND2BXLTS)                                    0.31       1.25 f
  U2183/Y (OR4X2TS)                                       0.55       1.80 f
  U2184/Y (NOR2XLTS)                                      0.28       2.09 r
  U2185/Y (NAND2X1TS)                                     0.23       2.31 f
  U2186/Y (NOR2XLTS)                                      0.29       2.60 r
  U2187/Y (NAND2X1TS)                                     0.23       2.83 f
  U1656/Y (NOR2XLTS)                                      0.30       3.13 r
  U2188/Y (NAND2X1TS)                                     0.24       3.36 f
  U2189/Y (NOR2XLTS)                                      0.29       3.65 r
  U2190/Y (NAND2X1TS)                                     0.23       3.88 f
  U2191/Y (NOR2XLTS)                                      0.30       4.18 r
  U2192/Y (NAND2X1TS)                                     0.24       4.42 f
  U2193/Y (NOR2XLTS)                                      0.29       4.71 r
  U2194/Y (NAND2X1TS)                                     0.23       4.93 f
  U1657/Y (NOR2XLTS)                                      0.30       5.23 r
  U2195/Y (NAND2X1TS)                                     0.23       5.47 f
  U1675/Y (OR2X1TS)                                       0.41       5.88 f
  U2196/Y (NOR2XLTS)                                      0.54       6.42 r
  U2197/Y (INVX2TS)                                       0.26       6.68 f
  U2198/Y (NOR3XLTS)                                      0.42       7.10 r
  U1677/Y (OAI21XLTS)                                     0.27       7.37 f
  U2199/Y (OAI31X1TS)                                     0.14       7.51 r
  U2236/Y (NAND2BXLTS)                                    0.32       7.83 r
  U2237/Y (NOR2XLTS)                                      0.20       8.03 f
  U2252/Y (AOI21X1TS)                                     0.27       8.30 r
  U2254/Y (NAND2X1TS)                                     0.13       8.43 f
  U2255/Y (AOI211XLTS)                                    0.35       8.79 r
  U2258/Y (NAND4XLTS)                                     0.29       9.08 f
  U2259/Y (NOR2BX1TS)                                     0.29       9.37 r
  U2579/Y (NAND2BXLTS)                                    0.19       9.56 f
  U2582/Y (NAND3XLTS)                                     0.25       9.81 r
  U2583/Y (INVX2TS)                                       0.18       9.99 f
  u_fpalu_s5_lzd_r_reg_2_/D (DFFQX1TS)                    0.00       9.99 f
  data arrival time                                                  9.99

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_lzd_r_reg_2_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -9.99
  --------------------------------------------------------------------------
  slack (MET)                                                      379.58


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFQX1TS)                   0.72       0.72 f
  U1201/Y (CLKBUFX2TS)                                    0.22       0.94 f
  U2182/Y (NAND2BXLTS)                                    0.31       1.25 f
  U2183/Y (OR4X2TS)                                       0.55       1.80 f
  U2184/Y (NOR2XLTS)                                      0.28       2.09 r
  U2185/Y (NAND2X1TS)                                     0.23       2.31 f
  U2186/Y (NOR2XLTS)                                      0.29       2.60 r
  U2187/Y (NAND2X1TS)                                     0.23       2.83 f
  U1656/Y (NOR2XLTS)                                      0.30       3.13 r
  U2188/Y (NAND2X1TS)                                     0.24       3.36 f
  U2189/Y (NOR2XLTS)                                      0.29       3.65 r
  U2190/Y (NAND2X1TS)                                     0.23       3.88 f
  U2191/Y (NOR2XLTS)                                      0.30       4.18 r
  U2192/Y (NAND2X1TS)                                     0.24       4.42 f
  U2193/Y (NOR2XLTS)                                      0.29       4.71 r
  U2194/Y (NAND2X1TS)                                     0.23       4.93 f
  U1657/Y (NOR2XLTS)                                      0.30       5.23 r
  U2195/Y (NAND2X1TS)                                     0.23       5.47 f
  U1675/Y (OR2X1TS)                                       0.41       5.88 f
  U2196/Y (NOR2XLTS)                                      0.54       6.42 r
  U2197/Y (INVX2TS)                                       0.26       6.68 f
  U2198/Y (NOR3XLTS)                                      0.42       7.10 r
  U1677/Y (OAI21XLTS)                                     0.27       7.37 f
  U2199/Y (OAI31X1TS)                                     0.14       7.51 r
  U2236/Y (NAND2BXLTS)                                    0.32       7.83 r
  U2237/Y (NOR2XLTS)                                      0.20       8.03 f
  U2252/Y (AOI21X1TS)                                     0.27       8.30 r
  U2254/Y (NAND2X1TS)                                     0.13       8.43 f
  U2255/Y (AOI211XLTS)                                    0.35       8.79 r
  U2258/Y (NAND4XLTS)                                     0.29       9.08 f
  U2259/Y (NOR2BX1TS)                                     0.29       9.37 r
  U2585/Y (INVX2TS)                                       0.17       9.54 f
  U1514/Y (INVX2TS)                                       0.09       9.63 r
  u_fpalu_s5_lzd_r_reg_3_/D (DFFQX1TS)                    0.00       9.63 r
  data arrival time                                                  9.63

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_lzd_r_reg_3_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -9.63
  --------------------------------------------------------------------------
  slack (MET)                                                      380.02


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[27]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1797/Y (AOI22X1TS)                                     0.34       3.12 r
  U1798/Y (INVX2TS)                                       0.14       3.26 f
  U2304/Y (AOI211XLTS)                                    0.39       3.65 r
  U1210/Y (NAND4XLTS)                                     0.30       3.96 f
  U2305/Y (NOR4XLTS)                                      0.45       4.41 r
  U1217/Y (CLKAND2X2TS)                                   0.35       4.76 r
  U1510/Y (OR2X1TS)                                       0.26       5.01 r
  U1517/Y (OAI21XLTS)                                     0.19       5.21 f
  DP_OP_227J1_125_6742_U14/S (CMPR32X2TS)                 0.78       5.99 f
  DP_OP_227J1_125_6742_U6/CO (CMPR32X2TS)                 0.68       6.67 f
  DP_OP_227J1_125_6742_U5/CO (CMPR32X2TS)                 0.47       7.14 f
  DP_OP_227J1_125_6742_U4/CO (CMPR32X2TS)                 0.47       7.61 f
  DP_OP_227J1_125_6742_U3/CO (CMPR32X2TS)                 0.45       8.07 f
  U1234/Y (XOR2XLTS)                                      0.34       8.41 r
  U2401/Y (AOI21X1TS)                                     0.29       8.70 f
  U2616/Y (INVX2TS)                                       0.15       8.85 r
  dout_29i[27] (out)                                      0.00       8.85 r
  data arrival time                                                  8.85

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -8.85
  --------------------------------------------------------------------------
  slack (MET)                                                      380.55


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1797/Y (AOI22X1TS)                                     0.34       3.12 r
  U1798/Y (INVX2TS)                                       0.14       3.26 f
  U2304/Y (AOI211XLTS)                                    0.39       3.65 r
  U1210/Y (NAND4XLTS)                                     0.30       3.96 f
  U2305/Y (NOR4XLTS)                                      0.45       4.41 r
  U1217/Y (CLKAND2X2TS)                                   0.35       4.76 r
  U1510/Y (OR2X1TS)                                       0.26       5.01 r
  U1517/Y (OAI21XLTS)                                     0.19       5.21 f
  DP_OP_227J1_125_6742_U14/S (CMPR32X2TS)                 0.78       5.99 f
  DP_OP_227J1_125_6742_U6/CO (CMPR32X2TS)                 0.68       6.67 f
  DP_OP_227J1_125_6742_U5/CO (CMPR32X2TS)                 0.47       7.14 f
  DP_OP_227J1_125_6742_U4/CO (CMPR32X2TS)                 0.47       7.61 f
  DP_OP_227J1_125_6742_U3/CO (CMPR32X2TS)                 0.45       8.07 f
  U1234/Y (XOR2XLTS)                                      0.34       8.41 r
  U2401/Y (AOI21X1TS)                                     0.29       8.70 f
  U2967/Y (OAI2BB2XLTS)                                   0.26       8.95 r
  alumux_dly_r_reg_27_/D (DFFQX1TS)                       0.00       8.95 r
  data arrival time                                                  8.95

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  alumux_dly_r_reg_27_/CK (DFFQX1TS)                      0.00     389.90 r
  library setup time                                     -0.30     389.60
  data required time                                               389.60
  --------------------------------------------------------------------------
  data required time                                               389.60
  data arrival time                                                 -8.95
  --------------------------------------------------------------------------
  slack (MET)                                                      380.65


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[26]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1797/Y (AOI22X1TS)                                     0.34       3.12 r
  U1798/Y (INVX2TS)                                       0.14       3.26 f
  U2304/Y (AOI211XLTS)                                    0.39       3.65 r
  U1210/Y (NAND4XLTS)                                     0.30       3.96 f
  U2305/Y (NOR4XLTS)                                      0.45       4.41 r
  U1217/Y (CLKAND2X2TS)                                   0.35       4.76 r
  U1510/Y (OR2X1TS)                                       0.26       5.01 r
  U1517/Y (OAI21XLTS)                                     0.19       5.21 f
  DP_OP_227J1_125_6742_U14/CO (CMPR32X2TS)                0.68       5.89 f
  DP_OP_227J1_125_6742_U13/CO (CMPR32X2TS)                0.47       6.36 f
  DP_OP_227J1_125_6742_U12/CO (CMPR32X2TS)                0.47       6.83 f
  DP_OP_227J1_125_6742_U11/S (CMPR32X2TS)                 0.51       7.34 f
  DP_OP_227J1_125_6742_U3/S (CMPR32X2TS)                  0.77       8.11 f
  U2357/Y (AOI21X1TS)                                     0.27       8.38 r
  U2615/Y (INVX2TS)                                       0.17       8.55 f
  dout_29i[26] (out)                                      0.00       8.55 f
  data arrival time                                                  8.55

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -8.55
  --------------------------------------------------------------------------
  slack (MET)                                                      380.85


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1797/Y (AOI22X1TS)                                     0.34       3.12 r
  U1798/Y (INVX2TS)                                       0.14       3.26 f
  U2304/Y (AOI211XLTS)                                    0.39       3.65 r
  U1210/Y (NAND4XLTS)                                     0.30       3.96 f
  U2305/Y (NOR4XLTS)                                      0.45       4.41 r
  U1217/Y (CLKAND2X2TS)                                   0.35       4.76 r
  U1510/Y (OR2X1TS)                                       0.26       5.01 r
  U1517/Y (OAI21XLTS)                                     0.19       5.21 f
  DP_OP_227J1_125_6742_U14/CO (CMPR32X2TS)                0.68       5.89 f
  DP_OP_227J1_125_6742_U13/CO (CMPR32X2TS)                0.47       6.36 f
  DP_OP_227J1_125_6742_U12/CO (CMPR32X2TS)                0.47       6.83 f
  DP_OP_227J1_125_6742_U11/S (CMPR32X2TS)                 0.51       7.34 f
  DP_OP_227J1_125_6742_U3/S (CMPR32X2TS)                  0.77       8.11 f
  U2357/Y (AOI21X1TS)                                     0.27       8.38 r
  U2965/Y (OAI2BB2XLTS)                                   0.20       8.58 f
  alumux_dly_r_reg_26_/D (DFFQX1TS)                       0.00       8.58 f
  data arrival time                                                  8.58

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  alumux_dly_r_reg_26_/CK (DFFQX1TS)                      0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -8.58
  --------------------------------------------------------------------------
  slack (MET)                                                      380.99


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (EDFFX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (EDFFX1TS)                 0.59       0.59 f
  U2685/Y (AOI2BB1XLTS)                                   0.46       1.05 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.74 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.21 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.68 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.15 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.63 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.10 f
  intadd_0_U10/CO (CMPR32X2TS)                            0.47       4.57 f
  intadd_0_U9/CO (CMPR32X2TS)                             0.47       5.05 f
  intadd_0_U8/CO (CMPR32X2TS)                             0.47       5.52 f
  intadd_0_U7/CO (CMPR32X2TS)                             0.47       5.99 f
  intadd_0_U6/CO (CMPR32X2TS)                             0.47       6.47 f
  intadd_0_U5/CO (CMPR32X2TS)                             0.47       6.94 f
  intadd_0_U4/CO (CMPR32X2TS)                             0.47       7.41 f
  intadd_0_U3/CO (CMPR32X2TS)                             0.47       7.89 f
  intadd_0_U2/S (CMPR32X2TS)                              0.48       8.37 f
  u_fpalu_s3_ps0_r_reg_16_/D (DFFQX1TS)                   0.00       8.37 f
  data arrival time                                                  8.37

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps0_r_reg_16_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -8.37
  --------------------------------------------------------------------------
  slack (MET)                                                      381.19


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (EDFFX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (EDFFX1TS)                 0.59       0.59 f
  U2685/Y (AOI2BB1XLTS)                                   0.46       1.05 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.74 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.21 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.68 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.15 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.63 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.10 f
  intadd_0_U10/CO (CMPR32X2TS)                            0.47       4.57 f
  intadd_0_U9/CO (CMPR32X2TS)                             0.47       5.05 f
  intadd_0_U8/CO (CMPR32X2TS)                             0.47       5.52 f
  intadd_0_U7/CO (CMPR32X2TS)                             0.47       5.99 f
  intadd_0_U6/CO (CMPR32X2TS)                             0.47       6.47 f
  intadd_0_U5/CO (CMPR32X2TS)                             0.47       6.94 f
  intadd_0_U4/CO (CMPR32X2TS)                             0.47       7.41 f
  intadd_0_U3/CO (CMPR32X2TS)                             0.47       7.89 f
  intadd_0_U2/CO (CMPR32X2TS)                             0.48       8.37 f
  u_fpalu_s3_ps0_r_reg_18_/D (DFFQX1TS)                   0.00       8.37 f
  data arrival time                                                  8.37

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps0_r_reg_18_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -8.37
  --------------------------------------------------------------------------
  slack (MET)                                                      381.19


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (EDFFX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (EDFFX1TS)                 0.59       0.59 f
  U2685/Y (AOI2BB1XLTS)                                   0.46       1.05 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.74 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.21 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.68 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.15 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.63 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.10 f
  intadd_0_U10/CO (CMPR32X2TS)                            0.47       4.57 f
  intadd_0_U9/CO (CMPR32X2TS)                             0.47       5.05 f
  intadd_0_U8/CO (CMPR32X2TS)                             0.47       5.52 f
  intadd_0_U7/CO (CMPR32X2TS)                             0.47       5.99 f
  intadd_0_U6/CO (CMPR32X2TS)                             0.47       6.47 f
  intadd_0_U5/CO (CMPR32X2TS)                             0.47       6.94 f
  intadd_0_U4/CO (CMPR32X2TS)                             0.47       7.41 f
  intadd_0_U3/CO (CMPR32X2TS)                             0.47       7.89 f
  intadd_0_U2/CO (CMPR32X2TS)                             0.48       8.37 f
  U2162/Y (INVX2TS)                                       0.08       8.45 r
  u_fpalu_s3_ps0_r_reg_17_/D (DFFQX1TS)                   0.00       8.45 r
  data arrival time                                                  8.45

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps0_r_reg_17_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.24     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -8.45
  --------------------------------------------------------------------------
  slack (MET)                                                      381.21


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[25]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1797/Y (AOI22X1TS)                                     0.34       3.12 r
  U1798/Y (INVX2TS)                                       0.14       3.26 f
  U2304/Y (AOI211XLTS)                                    0.39       3.65 r
  U1210/Y (NAND4XLTS)                                     0.30       3.96 f
  U2305/Y (NOR4XLTS)                                      0.45       4.41 r
  U1217/Y (CLKAND2X2TS)                                   0.35       4.76 r
  U1510/Y (OR2X1TS)                                       0.26       5.01 r
  U1517/Y (OAI21XLTS)                                     0.19       5.21 f
  DP_OP_227J1_125_6742_U14/CO (CMPR32X2TS)                0.68       5.89 f
  DP_OP_227J1_125_6742_U13/CO (CMPR32X2TS)                0.47       6.36 f
  DP_OP_227J1_125_6742_U12/S (CMPR32X2TS)                 0.51       6.87 f
  DP_OP_227J1_125_6742_U4/S (CMPR32X2TS)                  0.77       7.64 f
  U2350/Y (AOI21X1TS)                                     0.27       7.91 r
  U2614/Y (INVX2TS)                                       0.17       8.08 f
  dout_29i[25] (out)                                      0.00       8.08 f
  data arrival time                                                  8.08

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -8.08
  --------------------------------------------------------------------------
  slack (MET)                                                      381.32


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFQX1TS)                   0.72       0.72 f
  U1201/Y (CLKBUFX2TS)                                    0.22       0.94 f
  U2182/Y (NAND2BXLTS)                                    0.31       1.25 f
  U2183/Y (OR4X2TS)                                       0.55       1.80 f
  U2184/Y (NOR2XLTS)                                      0.28       2.09 r
  U2185/Y (NAND2X1TS)                                     0.23       2.31 f
  U2186/Y (NOR2XLTS)                                      0.29       2.60 r
  U2187/Y (NAND2X1TS)                                     0.23       2.83 f
  U1656/Y (NOR2XLTS)                                      0.30       3.13 r
  U2188/Y (NAND2X1TS)                                     0.24       3.36 f
  U2189/Y (NOR2XLTS)                                      0.29       3.65 r
  U2190/Y (NAND2X1TS)                                     0.23       3.88 f
  U2191/Y (NOR2XLTS)                                      0.30       4.18 r
  U2192/Y (NAND2X1TS)                                     0.24       4.42 f
  U2193/Y (NOR2XLTS)                                      0.29       4.71 r
  U2194/Y (NAND2X1TS)                                     0.23       4.93 f
  U1657/Y (NOR2XLTS)                                      0.30       5.23 r
  U2195/Y (NAND2X1TS)                                     0.23       5.47 f
  U1675/Y (OR2X1TS)                                       0.41       5.88 f
  U2196/Y (NOR2XLTS)                                      0.54       6.42 r
  U2197/Y (INVX2TS)                                       0.26       6.68 f
  U2198/Y (NOR3XLTS)                                      0.42       7.10 r
  U2199/Y (OAI31X1TS)                                     0.28       7.39 f
  U2236/Y (NAND2BXLTS)                                    0.33       7.72 f
  U2237/Y (NOR2XLTS)                                      0.44       8.16 r
  u_fpalu_s5_lzd_r_reg_4_/D (DFFQX1TS)                    0.00       8.16 r
  data arrival time                                                  8.16

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_lzd_r_reg_4_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.42     389.48
  data required time                                               389.48
  --------------------------------------------------------------------------
  data required time                                               389.48
  data arrival time                                                 -8.16
  --------------------------------------------------------------------------
  slack (MET)                                                      381.32


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (EDFFX1TS)                0.59       0.59 f
  U2692/Y (AOI2BB1XLTS)                                   0.46       1.05 f
  intadd_2_U14/CO (CMPR32X2TS)                            0.69       1.74 f
  intadd_2_U13/CO (CMPR32X2TS)                            0.47       2.21 f
  intadd_2_U12/CO (CMPR32X2TS)                            0.47       2.68 f
  intadd_2_U11/CO (CMPR32X2TS)                            0.47       3.15 f
  intadd_2_U10/CO (CMPR32X2TS)                            0.47       3.63 f
  intadd_2_U9/CO (CMPR32X2TS)                             0.47       4.10 f
  intadd_2_U8/CO (CMPR32X2TS)                             0.47       4.57 f
  intadd_2_U7/CO (CMPR32X2TS)                             0.47       5.05 f
  intadd_2_U6/CO (CMPR32X2TS)                             0.47       5.52 f
  intadd_2_U5/CO (CMPR32X2TS)                             0.47       5.99 f
  intadd_2_U4/CO (CMPR32X2TS)                             0.47       6.47 f
  intadd_2_U3/CO (CMPR32X2TS)                             0.47       6.94 f
  intadd_2_U2/CO (CMPR32X2TS)                             0.45       7.39 f
  U2575/Y (XOR2XLTS)                                      0.32       7.71 r
  U2576/Y (XOR2XLTS)                                      0.41       8.12 r
  u_fpalu_s3_ps1_r_reg_15_/D (DFFQX1TS)                   0.00       8.12 r
  data arrival time                                                  8.12

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps1_r_reg_15_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.36     389.54
  data required time                                               389.54
  --------------------------------------------------------------------------
  data required time                                               389.54
  data arrival time                                                 -8.12
  --------------------------------------------------------------------------
  slack (MET)                                                      381.42


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1797/Y (AOI22X1TS)                                     0.34       3.12 r
  U1798/Y (INVX2TS)                                       0.14       3.26 f
  U2304/Y (AOI211XLTS)                                    0.39       3.65 r
  U1210/Y (NAND4XLTS)                                     0.30       3.96 f
  U2305/Y (NOR4XLTS)                                      0.45       4.41 r
  U1217/Y (CLKAND2X2TS)                                   0.35       4.76 r
  U1510/Y (OR2X1TS)                                       0.26       5.01 r
  U1517/Y (OAI21XLTS)                                     0.19       5.21 f
  DP_OP_227J1_125_6742_U14/CO (CMPR32X2TS)                0.68       5.89 f
  DP_OP_227J1_125_6742_U13/CO (CMPR32X2TS)                0.47       6.36 f
  DP_OP_227J1_125_6742_U12/S (CMPR32X2TS)                 0.51       6.87 f
  DP_OP_227J1_125_6742_U4/S (CMPR32X2TS)                  0.77       7.64 f
  U2350/Y (AOI21X1TS)                                     0.27       7.91 r
  U2963/Y (OAI2BB2XLTS)                                   0.20       8.11 f
  alumux_dly_r_reg_25_/D (DFFQX1TS)                       0.00       8.11 f
  data arrival time                                                  8.11

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  alumux_dly_r_reg_25_/CK (DFFQX1TS)                      0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -8.11
  --------------------------------------------------------------------------
  slack (MET)                                                      381.46


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (EDFFX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (EDFFX1TS)                 0.59       0.59 f
  U2685/Y (AOI2BB1XLTS)                                   0.46       1.05 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.74 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.21 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.68 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.15 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.63 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.10 f
  intadd_0_U10/CO (CMPR32X2TS)                            0.47       4.57 f
  intadd_0_U9/CO (CMPR32X2TS)                             0.47       5.05 f
  intadd_0_U8/CO (CMPR32X2TS)                             0.47       5.52 f
  intadd_0_U7/CO (CMPR32X2TS)                             0.47       5.99 f
  intadd_0_U6/CO (CMPR32X2TS)                             0.47       6.47 f
  intadd_0_U5/CO (CMPR32X2TS)                             0.47       6.94 f
  intadd_0_U4/CO (CMPR32X2TS)                             0.47       7.41 f
  intadd_0_U3/S (CMPR32X2TS)                              0.48       7.90 f
  u_fpalu_s3_ps0_r_reg_15_/D (DFFQX1TS)                   0.00       7.90 f
  data arrival time                                                  7.90

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps0_r_reg_15_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -7.90
  --------------------------------------------------------------------------
  slack (MET)                                                      381.67


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[24]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1797/Y (AOI22X1TS)                                     0.34       3.12 r
  U1798/Y (INVX2TS)                                       0.14       3.26 f
  U2304/Y (AOI211XLTS)                                    0.39       3.65 r
  U1210/Y (NAND4XLTS)                                     0.30       3.96 f
  U2305/Y (NOR4XLTS)                                      0.45       4.41 r
  U1217/Y (CLKAND2X2TS)                                   0.35       4.76 r
  U1510/Y (OR2X1TS)                                       0.26       5.01 r
  U1517/Y (OAI21XLTS)                                     0.19       5.21 f
  DP_OP_227J1_125_6742_U14/CO (CMPR32X2TS)                0.68       5.89 f
  DP_OP_227J1_125_6742_U13/S (CMPR32X2TS)                 0.51       6.40 f
  DP_OP_227J1_125_6742_U5/S (CMPR32X2TS)                  0.77       7.16 f
  U2336/Y (AOI21X1TS)                                     0.27       7.43 r
  U2613/Y (INVX2TS)                                       0.17       7.61 f
  dout_29i[24] (out)                                      0.00       7.61 f
  data arrival time                                                  7.61

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -7.61
  --------------------------------------------------------------------------
  slack (MET)                                                      381.79


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1797/Y (AOI22X1TS)                                     0.34       3.12 r
  U1798/Y (INVX2TS)                                       0.14       3.26 f
  U2304/Y (AOI211XLTS)                                    0.39       3.65 r
  U1210/Y (NAND4XLTS)                                     0.30       3.96 f
  U2305/Y (NOR4XLTS)                                      0.45       4.41 r
  U1217/Y (CLKAND2X2TS)                                   0.35       4.76 r
  U1510/Y (OR2X1TS)                                       0.26       5.01 r
  U1517/Y (OAI21XLTS)                                     0.19       5.21 f
  DP_OP_227J1_125_6742_U14/CO (CMPR32X2TS)                0.68       5.89 f
  DP_OP_227J1_125_6742_U13/S (CMPR32X2TS)                 0.51       6.40 f
  DP_OP_227J1_125_6742_U5/S (CMPR32X2TS)                  0.77       7.16 f
  U2336/Y (AOI21X1TS)                                     0.27       7.43 r
  U2961/Y (OAI2BB2XLTS)                                   0.20       7.64 f
  alumux_dly_r_reg_24_/D (DFFQX1TS)                       0.00       7.64 f
  data arrival time                                                  7.64

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  alumux_dly_r_reg_24_/CK (DFFQX1TS)                      0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -7.64
  --------------------------------------------------------------------------
  slack (MET)                                                      381.93


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFQX1TS)                   0.72       0.72 f
  U1201/Y (CLKBUFX2TS)                                    0.22       0.94 f
  U2182/Y (NAND2BXLTS)                                    0.31       1.25 f
  U2183/Y (OR4X2TS)                                       0.55       1.80 f
  U2184/Y (NOR2XLTS)                                      0.28       2.09 r
  U2185/Y (NAND2X1TS)                                     0.23       2.31 f
  U2186/Y (NOR2XLTS)                                      0.29       2.60 r
  U2187/Y (NAND2X1TS)                                     0.23       2.83 f
  U1656/Y (NOR2XLTS)                                      0.30       3.13 r
  U2188/Y (NAND2X1TS)                                     0.24       3.36 f
  U2189/Y (NOR2XLTS)                                      0.29       3.65 r
  U2190/Y (NAND2X1TS)                                     0.23       3.88 f
  U2191/Y (NOR2XLTS)                                      0.30       4.18 r
  U2192/Y (NAND2X1TS)                                     0.24       4.42 f
  U2193/Y (NOR2XLTS)                                      0.29       4.71 r
  U2194/Y (NAND2X1TS)                                     0.23       4.93 f
  U1657/Y (NOR2XLTS)                                      0.30       5.23 r
  U2195/Y (NAND2X1TS)                                     0.23       5.47 f
  U1675/Y (OR2X1TS)                                       0.41       5.88 f
  U2196/Y (NOR2XLTS)                                      0.54       6.42 r
  U2197/Y (INVX2TS)                                       0.26       6.68 f
  U2198/Y (NOR3XLTS)                                      0.42       7.10 r
  U1677/Y (OAI21XLTS)                                     0.27       7.37 f
  U2199/Y (OAI31X1TS)                                     0.14       7.51 r
  u_fpalu_s5_many_r_reg_22_/D (DFFQX1TS)                  0.00       7.51 r
  data arrival time                                                  7.51

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_r_reg_22_/CK (DFFQX1TS)                 0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -7.51
  --------------------------------------------------------------------------
  slack (MET)                                                      382.06


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFQX1TS)                   0.72       0.72 f
  U1201/Y (CLKBUFX2TS)                                    0.22       0.94 f
  U2182/Y (NAND2BXLTS)                                    0.31       1.25 f
  U2183/Y (OR4X2TS)                                       0.55       1.80 f
  U2184/Y (NOR2XLTS)                                      0.28       2.09 r
  U2185/Y (NAND2X1TS)                                     0.23       2.31 f
  U2186/Y (NOR2XLTS)                                      0.29       2.60 r
  U2187/Y (NAND2X1TS)                                     0.23       2.83 f
  U1656/Y (NOR2XLTS)                                      0.30       3.13 r
  U2188/Y (NAND2X1TS)                                     0.24       3.36 f
  U2189/Y (NOR2XLTS)                                      0.29       3.65 r
  U2190/Y (NAND2X1TS)                                     0.23       3.88 f
  U2191/Y (NOR2XLTS)                                      0.30       4.18 r
  U2192/Y (NAND2X1TS)                                     0.24       4.42 f
  U2193/Y (NOR2XLTS)                                      0.29       4.71 r
  U2194/Y (NAND2X1TS)                                     0.23       4.93 f
  U1657/Y (NOR2XLTS)                                      0.30       5.23 r
  U2195/Y (NAND2X1TS)                                     0.23       5.47 f
  U1675/Y (OR2X1TS)                                       0.41       5.88 f
  U2196/Y (NOR2XLTS)                                      0.54       6.42 r
  U2197/Y (INVX2TS)                                       0.26       6.68 f
  U2226/Y (NOR2XLTS)                                      0.21       6.90 r
  U2228/Y (XOR2XLTS)                                      0.43       7.33 r
  u_fpalu_s5_many_r_reg_21_/D (DFFQX1TS)                  0.00       7.33 r
  data arrival time                                                  7.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_r_reg_21_/CK (DFFQX1TS)                 0.00     389.90 r
  library setup time                                     -0.47     389.43
  data required time                                               389.43
  --------------------------------------------------------------------------
  data required time                                               389.43
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (MET)                                                      382.10


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (EDFFX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (EDFFX1TS)                 0.59       0.59 f
  U2685/Y (AOI2BB1XLTS)                                   0.46       1.05 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.74 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.21 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.68 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.15 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.63 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.10 f
  intadd_0_U10/CO (CMPR32X2TS)                            0.47       4.57 f
  intadd_0_U9/CO (CMPR32X2TS)                             0.47       5.05 f
  intadd_0_U8/CO (CMPR32X2TS)                             0.47       5.52 f
  intadd_0_U7/CO (CMPR32X2TS)                             0.47       5.99 f
  intadd_0_U6/CO (CMPR32X2TS)                             0.47       6.47 f
  intadd_0_U5/CO (CMPR32X2TS)                             0.47       6.94 f
  intadd_0_U4/S (CMPR32X2TS)                              0.48       7.42 f
  u_fpalu_s3_ps0_r_reg_14_/D (DFFQX1TS)                   0.00       7.42 f
  data arrival time                                                  7.42

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps0_r_reg_14_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -7.42
  --------------------------------------------------------------------------
  slack (MET)                                                      382.14


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (EDFFX1TS)                0.59       0.59 f
  U2692/Y (AOI2BB1XLTS)                                   0.46       1.05 f
  intadd_2_U14/CO (CMPR32X2TS)                            0.69       1.74 f
  intadd_2_U13/CO (CMPR32X2TS)                            0.47       2.21 f
  intadd_2_U12/CO (CMPR32X2TS)                            0.47       2.68 f
  intadd_2_U11/CO (CMPR32X2TS)                            0.47       3.15 f
  intadd_2_U10/CO (CMPR32X2TS)                            0.47       3.63 f
  intadd_2_U9/CO (CMPR32X2TS)                             0.47       4.10 f
  intadd_2_U8/CO (CMPR32X2TS)                             0.47       4.57 f
  intadd_2_U7/CO (CMPR32X2TS)                             0.47       5.05 f
  intadd_2_U6/CO (CMPR32X2TS)                             0.47       5.52 f
  intadd_2_U5/CO (CMPR32X2TS)                             0.47       5.99 f
  intadd_2_U4/CO (CMPR32X2TS)                             0.47       6.47 f
  intadd_2_U3/CO (CMPR32X2TS)                             0.47       6.94 f
  intadd_2_U2/S (CMPR32X2TS)                              0.48       7.42 f
  u_fpalu_s3_ps1_r_reg_14_/D (DFFQX1TS)                   0.00       7.42 f
  data arrival time                                                  7.42

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps1_r_reg_14_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -7.42
  --------------------------------------------------------------------------
  slack (MET)                                                      382.14


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1797/Y (AOI22X1TS)                                     0.34       3.12 r
  U1798/Y (INVX2TS)                                       0.14       3.26 f
  U2304/Y (AOI211XLTS)                                    0.39       3.65 r
  U1210/Y (NAND4XLTS)                                     0.30       3.96 f
  U2305/Y (NOR4XLTS)                                      0.45       4.41 r
  U1217/Y (CLKAND2X2TS)                                   0.35       4.76 r
  U1510/Y (OR2X1TS)                                       0.26       5.01 r
  U1517/Y (OAI21XLTS)                                     0.19       5.21 f
  DP_OP_227J1_125_6742_U14/S (CMPR32X2TS)                 0.78       5.99 f
  DP_OP_227J1_125_6742_U6/S (CMPR32X2TS)                  0.77       6.75 f
  U2329/Y (AOI21X1TS)                                     0.27       7.02 r
  U2612/Y (INVX2TS)                                       0.17       7.20 f
  dout_29i[23] (out)                                      0.00       7.20 f
  data arrival time                                                  7.20

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -7.20
  --------------------------------------------------------------------------
  slack (MET)                                                      382.20


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1797/Y (AOI22X1TS)                                     0.34       3.12 r
  U1798/Y (INVX2TS)                                       0.14       3.26 f
  U2304/Y (AOI211XLTS)                                    0.39       3.65 r
  U1210/Y (NAND4XLTS)                                     0.30       3.96 f
  U2305/Y (NOR4XLTS)                                      0.45       4.41 r
  U1217/Y (CLKAND2X2TS)                                   0.35       4.76 r
  U1510/Y (OR2X1TS)                                       0.26       5.01 r
  U1517/Y (OAI21XLTS)                                     0.19       5.21 f
  DP_OP_227J1_125_6742_U14/S (CMPR32X2TS)                 0.78       5.99 f
  DP_OP_227J1_125_6742_U6/S (CMPR32X2TS)                  0.77       6.75 f
  U2329/Y (AOI21X1TS)                                     0.27       7.02 r
  U2959/Y (OAI2BB2XLTS)                                   0.20       7.23 f
  alumux_dly_r_reg_23_/D (DFFQX1TS)                       0.00       7.23 f
  data arrival time                                                  7.23

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  alumux_dly_r_reg_23_/CK (DFFQX1TS)                      0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -7.23
  --------------------------------------------------------------------------
  slack (MET)                                                      382.34


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (EDFFX1TS)                0.59       0.59 f
  U2692/Y (AOI2BB1XLTS)                                   0.46       1.05 f
  intadd_2_U14/CO (CMPR32X2TS)                            0.69       1.74 f
  intadd_2_U13/CO (CMPR32X2TS)                            0.47       2.21 f
  intadd_2_U12/CO (CMPR32X2TS)                            0.47       2.68 f
  intadd_2_U11/CO (CMPR32X2TS)                            0.47       3.15 f
  intadd_2_U10/CO (CMPR32X2TS)                            0.47       3.63 f
  intadd_2_U9/CO (CMPR32X2TS)                             0.47       4.10 f
  intadd_2_U8/CO (CMPR32X2TS)                             0.47       4.57 f
  intadd_2_U7/CO (CMPR32X2TS)                             0.47       5.05 f
  intadd_2_U6/CO (CMPR32X2TS)                             0.47       5.52 f
  intadd_2_U5/CO (CMPR32X2TS)                             0.47       5.99 f
  intadd_2_U4/CO (CMPR32X2TS)                             0.47       6.47 f
  intadd_2_U3/S (CMPR32X2TS)                              0.48       6.95 f
  u_fpalu_s3_ps1_r_reg_13_/D (DFFQX1TS)                   0.00       6.95 f
  data arrival time                                                  6.95

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps1_r_reg_13_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -6.95
  --------------------------------------------------------------------------
  slack (MET)                                                      382.61


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (EDFFX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (EDFFX1TS)                 0.59       0.59 f
  U2685/Y (AOI2BB1XLTS)                                   0.46       1.05 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.74 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.21 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.68 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.15 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.63 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.10 f
  intadd_0_U10/CO (CMPR32X2TS)                            0.47       4.57 f
  intadd_0_U9/CO (CMPR32X2TS)                             0.47       5.05 f
  intadd_0_U8/CO (CMPR32X2TS)                             0.47       5.52 f
  intadd_0_U7/CO (CMPR32X2TS)                             0.47       5.99 f
  intadd_0_U6/CO (CMPR32X2TS)                             0.47       6.47 f
  intadd_0_U5/S (CMPR32X2TS)                              0.48       6.95 f
  u_fpalu_s3_ps0_r_reg_13_/D (DFFQX1TS)                   0.00       6.95 f
  data arrival time                                                  6.95

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps0_r_reg_13_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -6.95
  --------------------------------------------------------------------------
  slack (MET)                                                      382.61


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFQX1TS)                   0.72       0.72 f
  U1201/Y (CLKBUFX2TS)                                    0.22       0.94 f
  U2182/Y (NAND2BXLTS)                                    0.31       1.25 f
  U2183/Y (OR4X2TS)                                       0.55       1.80 f
  U2184/Y (NOR2XLTS)                                      0.28       2.09 r
  U2185/Y (NAND2X1TS)                                     0.23       2.31 f
  U2186/Y (NOR2XLTS)                                      0.29       2.60 r
  U2187/Y (NAND2X1TS)                                     0.23       2.83 f
  U1656/Y (NOR2XLTS)                                      0.30       3.13 r
  U2188/Y (NAND2X1TS)                                     0.24       3.36 f
  U2189/Y (NOR2XLTS)                                      0.29       3.65 r
  U2190/Y (NAND2X1TS)                                     0.23       3.88 f
  U2191/Y (NOR2XLTS)                                      0.30       4.18 r
  U2192/Y (NAND2X1TS)                                     0.24       4.42 f
  U2193/Y (NOR2XLTS)                                      0.29       4.71 r
  U2194/Y (NAND2X1TS)                                     0.23       4.93 f
  U1657/Y (NOR2XLTS)                                      0.30       5.23 r
  U2195/Y (NAND2X1TS)                                     0.23       5.47 f
  U1675/Y (OR2X1TS)                                       0.41       5.88 f
  U2196/Y (NOR2XLTS)                                      0.54       6.42 r
  U2223/Y (OAI21XLTS)                                     0.35       6.77 f
  U2224/Y (OAI31X1TS)                                     0.15       6.92 r
  u_fpalu_s5_many_r_reg_20_/D (DFFQX1TS)                  0.00       6.92 r
  data arrival time                                                  6.92

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_r_reg_20_/CK (DFFQX1TS)                 0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -6.92
  --------------------------------------------------------------------------
  slack (MET)                                                      382.64


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFQX1TS)                   0.72       0.72 f
  U1201/Y (CLKBUFX2TS)                                    0.22       0.94 f
  U2182/Y (NAND2BXLTS)                                    0.31       1.25 f
  U2183/Y (OR4X2TS)                                       0.55       1.80 f
  U2184/Y (NOR2XLTS)                                      0.28       2.09 r
  U2185/Y (NAND2X1TS)                                     0.23       2.31 f
  U2186/Y (NOR2XLTS)                                      0.29       2.60 r
  U2187/Y (NAND2X1TS)                                     0.23       2.83 f
  U1656/Y (NOR2XLTS)                                      0.30       3.13 r
  U2188/Y (NAND2X1TS)                                     0.24       3.36 f
  U2189/Y (NOR2XLTS)                                      0.29       3.65 r
  U2190/Y (NAND2X1TS)                                     0.23       3.88 f
  U2191/Y (NOR2XLTS)                                      0.30       4.18 r
  U2192/Y (NAND2X1TS)                                     0.24       4.42 f
  U2193/Y (NOR2XLTS)                                      0.29       4.71 r
  U2194/Y (NAND2X1TS)                                     0.23       4.93 f
  U1657/Y (NOR2XLTS)                                      0.30       5.23 r
  U2195/Y (NAND2X1TS)                                     0.23       5.47 f
  U1675/Y (OR2X1TS)                                       0.41       5.88 f
  U2196/Y (NOR2XLTS)                                      0.54       6.42 r
  U2200/Y (AOI21X1TS)                                     0.33       6.75 f
  u_fpalu_s5_many_r_reg_19_/D (DFFQX1TS)                  0.00       6.75 f
  data arrival time                                                  6.75

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_r_reg_19_/CK (DFFQX1TS)                 0.00     389.90 r
  library setup time                                     -0.36     389.54
  data required time                                               389.54
  --------------------------------------------------------------------------
  data required time                                               389.54
  data arrival time                                                 -6.75
  --------------------------------------------------------------------------
  slack (MET)                                                      382.80


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[22]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1797/Y (AOI22X1TS)                                     0.34       3.12 r
  U1798/Y (INVX2TS)                                       0.14       3.26 f
  U2304/Y (AOI211XLTS)                                    0.39       3.65 r
  U1210/Y (NAND4XLTS)                                     0.30       3.96 f
  U2305/Y (NOR4XLTS)                                      0.45       4.41 r
  U1217/Y (CLKAND2X2TS)                                   0.35       4.76 r
  U1510/Y (OR2X1TS)                                       0.26       5.01 r
  U2396/Y (INVX2TS)                                       0.13       5.14 f
  U1227/Y (AO21XLTS)                                      0.48       5.62 f
  DP_OP_227J1_125_6742_U7/S (CMPR32X2TS)                  0.51       6.13 f
  U2315/Y (AOI21X1TS)                                     0.27       6.40 r
  U2611/Y (INVX2TS)                                       0.17       6.58 f
  dout_29i[22] (out)                                      0.00       6.58 f
  data arrival time                                                  6.58

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -6.58
  --------------------------------------------------------------------------
  slack (MET)                                                      382.82


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1797/Y (AOI22X1TS)                                     0.34       3.12 r
  U1798/Y (INVX2TS)                                       0.14       3.26 f
  U2304/Y (AOI211XLTS)                                    0.39       3.65 r
  U1210/Y (NAND4XLTS)                                     0.30       3.96 f
  U2305/Y (NOR4XLTS)                                      0.45       4.41 r
  U1217/Y (CLKAND2X2TS)                                   0.35       4.76 r
  U1510/Y (OR2X1TS)                                       0.26       5.01 r
  U2396/Y (INVX2TS)                                       0.13       5.14 f
  U1227/Y (AO21XLTS)                                      0.48       5.62 f
  DP_OP_227J1_125_6742_U7/S (CMPR32X2TS)                  0.51       6.13 f
  U2315/Y (AOI21X1TS)                                     0.27       6.40 r
  U2956/Y (OAI2BB2XLTS)                                   0.20       6.61 f
  alumux_dly_r_reg_22_/D (DFFQX1TS)                       0.00       6.61 f
  data arrival time                                                  6.61

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  alumux_dly_r_reg_22_/CK (DFFQX1TS)                      0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -6.61
  --------------------------------------------------------------------------
  slack (MET)                                                      382.96


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (EDFFX1TS)                0.59       0.59 f
  U2692/Y (AOI2BB1XLTS)                                   0.46       1.05 f
  intadd_2_U14/CO (CMPR32X2TS)                            0.69       1.74 f
  intadd_2_U13/CO (CMPR32X2TS)                            0.47       2.21 f
  intadd_2_U12/CO (CMPR32X2TS)                            0.47       2.68 f
  intadd_2_U11/CO (CMPR32X2TS)                            0.47       3.15 f
  intadd_2_U10/CO (CMPR32X2TS)                            0.47       3.63 f
  intadd_2_U9/CO (CMPR32X2TS)                             0.47       4.10 f
  intadd_2_U8/CO (CMPR32X2TS)                             0.47       4.57 f
  intadd_2_U7/CO (CMPR32X2TS)                             0.47       5.05 f
  intadd_2_U6/CO (CMPR32X2TS)                             0.47       5.52 f
  intadd_2_U5/CO (CMPR32X2TS)                             0.47       5.99 f
  intadd_2_U4/S (CMPR32X2TS)                              0.48       6.48 f
  u_fpalu_s3_ps1_r_reg_12_/D (DFFQX1TS)                   0.00       6.48 f
  data arrival time                                                  6.48

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps1_r_reg_12_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -6.48
  --------------------------------------------------------------------------
  slack (MET)                                                      383.09


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (EDFFX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (EDFFX1TS)                 0.59       0.59 f
  U2685/Y (AOI2BB1XLTS)                                   0.46       1.05 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.74 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.21 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.68 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.15 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.63 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.10 f
  intadd_0_U10/CO (CMPR32X2TS)                            0.47       4.57 f
  intadd_0_U9/CO (CMPR32X2TS)                             0.47       5.05 f
  intadd_0_U8/CO (CMPR32X2TS)                             0.47       5.52 f
  intadd_0_U7/CO (CMPR32X2TS)                             0.47       5.99 f
  intadd_0_U6/S (CMPR32X2TS)                              0.48       6.48 f
  u_fpalu_s3_ps0_r_reg_12_/D (DFFQX1TS)                   0.00       6.48 f
  data arrival time                                                  6.48

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps0_r_reg_12_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -6.48
  --------------------------------------------------------------------------
  slack (MET)                                                      383.09


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (EDFFX1TS)                0.59       0.59 f
  U2692/Y (AOI2BB1XLTS)                                   0.46       1.05 f
  intadd_2_U14/CO (CMPR32X2TS)                            0.69       1.74 f
  intadd_2_U13/CO (CMPR32X2TS)                            0.47       2.21 f
  intadd_2_U12/CO (CMPR32X2TS)                            0.47       2.68 f
  intadd_2_U11/CO (CMPR32X2TS)                            0.47       3.15 f
  intadd_2_U10/CO (CMPR32X2TS)                            0.47       3.63 f
  intadd_2_U9/CO (CMPR32X2TS)                             0.47       4.10 f
  intadd_2_U8/CO (CMPR32X2TS)                             0.47       4.57 f
  intadd_2_U7/CO (CMPR32X2TS)                             0.47       5.05 f
  intadd_2_U6/CO (CMPR32X2TS)                             0.47       5.52 f
  intadd_2_U5/S (CMPR32X2TS)                              0.48       6.00 f
  u_fpalu_s3_ps1_r_reg_11_/D (DFFQX1TS)                   0.00       6.00 f
  data arrival time                                                  6.00

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps1_r_reg_11_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -6.00
  --------------------------------------------------------------------------
  slack (MET)                                                      383.56


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (EDFFX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (EDFFX1TS)                 0.59       0.59 f
  U2685/Y (AOI2BB1XLTS)                                   0.46       1.05 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.74 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.21 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.68 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.15 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.63 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.10 f
  intadd_0_U10/CO (CMPR32X2TS)                            0.47       4.57 f
  intadd_0_U9/CO (CMPR32X2TS)                             0.47       5.05 f
  intadd_0_U8/CO (CMPR32X2TS)                             0.47       5.52 f
  intadd_0_U7/S (CMPR32X2TS)                              0.48       6.00 f
  u_fpalu_s3_ps0_r_reg_11_/D (DFFQX1TS)                   0.00       6.00 f
  data arrival time                                                  6.00

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps0_r_reg_11_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -6.00
  --------------------------------------------------------------------------
  slack (MET)                                                      383.56


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFQX1TS)                   0.72       0.72 f
  U1201/Y (CLKBUFX2TS)                                    0.22       0.94 f
  U2182/Y (NAND2BXLTS)                                    0.31       1.25 f
  U2183/Y (OR4X2TS)                                       0.55       1.80 f
  U2184/Y (NOR2XLTS)                                      0.28       2.09 r
  U2185/Y (NAND2X1TS)                                     0.23       2.31 f
  U2186/Y (NOR2XLTS)                                      0.29       2.60 r
  U2187/Y (NAND2X1TS)                                     0.23       2.83 f
  U1656/Y (NOR2XLTS)                                      0.30       3.13 r
  U2188/Y (NAND2X1TS)                                     0.24       3.36 f
  U2189/Y (NOR2XLTS)                                      0.29       3.65 r
  U2190/Y (NAND2X1TS)                                     0.23       3.88 f
  U2191/Y (NOR2XLTS)                                      0.30       4.18 r
  U2192/Y (NAND2X1TS)                                     0.24       4.42 f
  U2193/Y (NOR2XLTS)                                      0.29       4.71 r
  U2194/Y (NAND2X1TS)                                     0.23       4.93 f
  U1657/Y (NOR2XLTS)                                      0.30       5.23 r
  U2195/Y (NAND2X1TS)                                     0.23       5.47 f
  U2203/Y (OAI21XLTS)                                     0.21       5.68 r
  U2204/Y (INVX2TS)                                       0.21       5.90 f
  u_fpalu_s5_many_r_reg_17_/D (DFFQX1TS)                  0.00       5.90 f
  data arrival time                                                  5.90

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_r_reg_17_/CK (DFFQX1TS)                 0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -5.90
  --------------------------------------------------------------------------
  slack (MET)                                                      383.67


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFQX1TS)                   0.72       0.72 f
  U1201/Y (CLKBUFX2TS)                                    0.22       0.94 f
  U2182/Y (NAND2BXLTS)                                    0.31       1.25 f
  U2183/Y (OR4X2TS)                                       0.55       1.80 f
  U2184/Y (NOR2XLTS)                                      0.28       2.09 r
  U2185/Y (NAND2X1TS)                                     0.23       2.31 f
  U2186/Y (NOR2XLTS)                                      0.29       2.60 r
  U2187/Y (NAND2X1TS)                                     0.23       2.83 f
  U1656/Y (NOR2XLTS)                                      0.30       3.13 r
  U2188/Y (NAND2X1TS)                                     0.24       3.36 f
  U2189/Y (NOR2XLTS)                                      0.29       3.65 r
  U2190/Y (NAND2X1TS)                                     0.23       3.88 f
  U2191/Y (NOR2XLTS)                                      0.30       4.18 r
  U2192/Y (NAND2X1TS)                                     0.24       4.42 f
  U2193/Y (NOR2XLTS)                                      0.29       4.71 r
  U2194/Y (NAND2X1TS)                                     0.23       4.93 f
  U1657/Y (NOR2XLTS)                                      0.30       5.23 r
  U2195/Y (NAND2X1TS)                                     0.23       5.47 f
  U2201/Y (NAND2X1TS)                                     0.13       5.60 r
  U2202/Y (XNOR2X1TS)                                     0.25       5.85 f
  u_fpalu_s5_many_r_reg_18_/D (DFFQX1TS)                  0.00       5.85 f
  data arrival time                                                  5.85

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_r_reg_18_/CK (DFFQX1TS)                 0.00     389.90 r
  library setup time                                     -0.36     389.54
  data required time                                               389.54
  --------------------------------------------------------------------------
  data required time                                               389.54
  data arrival time                                                 -5.85
  --------------------------------------------------------------------------
  slack (MET)                                                      383.69


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1797/Y (AOI22X1TS)                                     0.34       3.12 r
  U1798/Y (INVX2TS)                                       0.14       3.26 f
  U2304/Y (AOI211XLTS)                                    0.39       3.65 r
  U1210/Y (NAND4XLTS)                                     0.30       3.96 f
  U2305/Y (NOR4XLTS)                                      0.45       4.41 r
  U1217/Y (CLKAND2X2TS)                                   0.35       4.76 r
  U1510/Y (OR2X1TS)                                       0.26       5.01 r
  U2365/Y (OAI211X1TS)                                    0.37       5.38 f
  U2366/Y (INVX2TS)                                       0.17       5.55 r
  U2968/Y (OAI2BB2XLTS)                                   0.13       5.68 f
  alumux_dly_r_reg_28_/D (DFFQX1TS)                       0.00       5.68 f
  data arrival time                                                  5.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  alumux_dly_r_reg_28_/CK (DFFQX1TS)                      0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -5.68
  --------------------------------------------------------------------------
  slack (MET)                                                      383.89


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[28]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1797/Y (AOI22X1TS)                                     0.34       3.12 r
  U1798/Y (INVX2TS)                                       0.14       3.26 f
  U2304/Y (AOI211XLTS)                                    0.39       3.65 r
  U1210/Y (NAND4XLTS)                                     0.30       3.96 f
  U2305/Y (NOR4XLTS)                                      0.45       4.41 r
  U1217/Y (CLKAND2X2TS)                                   0.35       4.76 r
  U1510/Y (OR2X1TS)                                       0.26       5.01 r
  U2365/Y (OAI211X1TS)                                    0.37       5.38 f
  dout_29i[28] (out)                                      0.00       5.38 f
  data arrival time                                                  5.38

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -5.38
  --------------------------------------------------------------------------
  slack (MET)                                                      384.02


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (EDFFX1TS)                0.59       0.59 f
  U2692/Y (AOI2BB1XLTS)                                   0.46       1.05 f
  intadd_2_U14/CO (CMPR32X2TS)                            0.69       1.74 f
  intadd_2_U13/CO (CMPR32X2TS)                            0.47       2.21 f
  intadd_2_U12/CO (CMPR32X2TS)                            0.47       2.68 f
  intadd_2_U11/CO (CMPR32X2TS)                            0.47       3.15 f
  intadd_2_U10/CO (CMPR32X2TS)                            0.47       3.63 f
  intadd_2_U9/CO (CMPR32X2TS)                             0.47       4.10 f
  intadd_2_U8/CO (CMPR32X2TS)                             0.47       4.57 f
  intadd_2_U7/CO (CMPR32X2TS)                             0.47       5.05 f
  intadd_2_U6/S (CMPR32X2TS)                              0.48       5.53 f
  u_fpalu_s3_ps1_r_reg_10_/D (DFFQX1TS)                   0.00       5.53 f
  data arrival time                                                  5.53

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps1_r_reg_10_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -5.53
  --------------------------------------------------------------------------
  slack (MET)                                                      384.03


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (EDFFX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (EDFFX1TS)                 0.59       0.59 f
  U2685/Y (AOI2BB1XLTS)                                   0.46       1.05 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.74 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.21 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.68 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.15 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.63 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.10 f
  intadd_0_U10/CO (CMPR32X2TS)                            0.47       4.57 f
  intadd_0_U9/CO (CMPR32X2TS)                             0.47       5.05 f
  intadd_0_U8/S (CMPR32X2TS)                              0.48       5.53 f
  u_fpalu_s3_ps0_r_reg_10_/D (DFFQX1TS)                   0.00       5.53 f
  data arrival time                                                  5.53

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps0_r_reg_10_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -5.53
  --------------------------------------------------------------------------
  slack (MET)                                                      384.03


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFQX1TS)                   0.72       0.72 f
  U1201/Y (CLKBUFX2TS)                                    0.22       0.94 f
  U2182/Y (NAND2BXLTS)                                    0.31       1.25 f
  U2183/Y (OR4X2TS)                                       0.55       1.80 f
  U2184/Y (NOR2XLTS)                                      0.28       2.09 r
  U2185/Y (NAND2X1TS)                                     0.23       2.31 f
  U2186/Y (NOR2XLTS)                                      0.29       2.60 r
  U2187/Y (NAND2X1TS)                                     0.23       2.83 f
  U1656/Y (NOR2XLTS)                                      0.30       3.13 r
  U2188/Y (NAND2X1TS)                                     0.24       3.36 f
  U2189/Y (NOR2XLTS)                                      0.29       3.65 r
  U2190/Y (NAND2X1TS)                                     0.23       3.88 f
  U2191/Y (NOR2XLTS)                                      0.30       4.18 r
  U2192/Y (NAND2X1TS)                                     0.24       4.42 f
  U2193/Y (NOR2XLTS)                                      0.29       4.71 r
  U2194/Y (NAND2X1TS)                                     0.23       4.93 f
  U2216/Y (NAND2X1TS)                                     0.13       5.06 r
  U2217/Y (XNOR2X1TS)                                     0.24       5.30 f
  u_fpalu_s5_many_r_reg_16_/D (DFFQX1TS)                  0.00       5.30 f
  data arrival time                                                  5.30

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_r_reg_16_/CK (DFFQX1TS)                 0.00     389.90 r
  library setup time                                     -0.36     389.54
  data required time                                               389.54
  --------------------------------------------------------------------------
  data required time                                               389.54
  data arrival time                                                 -5.30
  --------------------------------------------------------------------------
  slack (MET)                                                      384.24


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFQX1TS)                   0.72       0.72 f
  U1201/Y (CLKBUFX2TS)                                    0.22       0.94 f
  U2182/Y (NAND2BXLTS)                                    0.31       1.25 f
  U2183/Y (OR4X2TS)                                       0.55       1.80 f
  U2184/Y (NOR2XLTS)                                      0.28       2.09 r
  U2185/Y (NAND2X1TS)                                     0.23       2.31 f
  U2186/Y (NOR2XLTS)                                      0.29       2.60 r
  U2187/Y (NAND2X1TS)                                     0.23       2.83 f
  U1656/Y (NOR2XLTS)                                      0.30       3.13 r
  U2188/Y (NAND2X1TS)                                     0.24       3.36 f
  U2189/Y (NOR2XLTS)                                      0.29       3.65 r
  U2190/Y (NAND2X1TS)                                     0.23       3.88 f
  U2191/Y (NOR2XLTS)                                      0.30       4.18 r
  U2192/Y (NAND2X1TS)                                     0.24       4.42 f
  U2193/Y (NOR2XLTS)                                      0.29       4.71 r
  U2194/Y (NAND2X1TS)                                     0.23       4.93 f
  U2218/Y (OA21XLTS)                                      0.30       5.24 f
  u_fpalu_s5_many_r_reg_15_/D (DFFQX1TS)                  0.00       5.24 f
  data arrival time                                                  5.24

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_r_reg_15_/CK (DFFQX1TS)                 0.00     389.90 r
  library setup time                                     -0.35     389.55
  data required time                                               389.55
  --------------------------------------------------------------------------
  data required time                                               389.55
  data arrival time                                                 -5.24
  --------------------------------------------------------------------------
  slack (MET)                                                      384.31


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFQX1TS)                   0.72       0.72 f
  U1201/Y (CLKBUFX2TS)                                    0.22       0.94 f
  U2182/Y (NAND2BXLTS)                                    0.31       1.25 f
  U2183/Y (OR4X2TS)                                       0.55       1.80 f
  U2184/Y (NOR2XLTS)                                      0.28       2.09 r
  U2185/Y (NAND2X1TS)                                     0.23       2.31 f
  U2186/Y (NOR2XLTS)                                      0.29       2.60 r
  U2187/Y (NAND2X1TS)                                     0.23       2.83 f
  U1656/Y (NOR2XLTS)                                      0.30       3.13 r
  U2188/Y (NAND2X1TS)                                     0.24       3.36 f
  U2189/Y (NOR2XLTS)                                      0.29       3.65 r
  U2190/Y (NAND2X1TS)                                     0.23       3.88 f
  U2191/Y (NOR2XLTS)                                      0.30       4.18 r
  U2192/Y (NAND2X1TS)                                     0.24       4.42 f
  U2220/Y (NAND2X1TS)                                     0.12       4.54 r
  U2221/Y (XOR2XLTS)                                      0.34       4.88 r
  U2222/Y (INVX2TS)                                       0.24       5.12 f
  u_fpalu_s5_many_r_reg_14_/D (DFFQX1TS)                  0.00       5.12 f
  data arrival time                                                  5.12

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_r_reg_14_/CK (DFFQX1TS)                 0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -5.12
  --------------------------------------------------------------------------
  slack (MET)                                                      384.44


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (EDFFX1TS)                0.59       0.59 f
  U2692/Y (AOI2BB1XLTS)                                   0.46       1.05 f
  intadd_2_U14/CO (CMPR32X2TS)                            0.69       1.74 f
  intadd_2_U13/CO (CMPR32X2TS)                            0.47       2.21 f
  intadd_2_U12/CO (CMPR32X2TS)                            0.47       2.68 f
  intadd_2_U11/CO (CMPR32X2TS)                            0.47       3.15 f
  intadd_2_U10/CO (CMPR32X2TS)                            0.47       3.63 f
  intadd_2_U9/CO (CMPR32X2TS)                             0.47       4.10 f
  intadd_2_U8/CO (CMPR32X2TS)                             0.47       4.57 f
  intadd_2_U7/S (CMPR32X2TS)                              0.48       5.06 f
  u_fpalu_s3_ps1_r_reg_9_/D (DFFQX1TS)                    0.00       5.06 f
  data arrival time                                                  5.06

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps1_r_reg_9_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -5.06
  --------------------------------------------------------------------------
  slack (MET)                                                      384.50


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (EDFFX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (EDFFX1TS)                 0.59       0.59 f
  U2685/Y (AOI2BB1XLTS)                                   0.46       1.05 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.74 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.21 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.68 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.15 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.63 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.10 f
  intadd_0_U10/CO (CMPR32X2TS)                            0.47       4.57 f
  intadd_0_U9/S (CMPR32X2TS)                              0.48       5.06 f
  u_fpalu_s3_ps0_r_reg_9_/D (DFFQX1TS)                    0.00       5.06 f
  data arrival time                                                  5.06

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps0_r_reg_9_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -5.06
  --------------------------------------------------------------------------
  slack (MET)                                                      384.50


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_2_/QN (DFFRXLTS)                1.00       1.00 r
  U1313/Y (INVX2TS)                        0.18       1.19 f
  U1314/Y (INVX2TS)                        0.10       1.29 r
  U2031/Y (NOR2XLTS)                       0.16       1.45 f
  U1533/Y (CLKBUFX2TS)                     0.30       1.76 f
  U1536/Y (INVX2TS)                        0.12       1.88 r
  U2055/Y (NOR3XLTS)                       0.13       2.01 f
  U2056/Y (AOI31XLTS)                      0.50       2.51 r
  U2057/Y (AOI221XLTS)                     0.36       2.87 f
  U1652/Y (OAI21XLTS)                      0.29       3.16 r
  U1662/Y (OAI211XLTS)                     0.19       3.36 f
  U1246/Y (AOI211XLTS)                     0.56       3.92 r
  U1166/Y (CLKBUFX2TS)                     0.42       4.34 r
  U2129/Y (INVX2TS)                        0.10       4.43 f
  U2925/Y (AO22XLTS)                       0.46       4.89 f
  ss_r_reg_4_/D (DFFSX1TS)                 0.00       4.89 f
  data arrival time                                   4.89

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  ss_r_reg_4_/CK (DFFSX1TS)                0.00     389.90 r
  library setup time                      -0.35     389.55
  data required time                                389.55
  -----------------------------------------------------------
  data required time                                389.55
  data arrival time                                  -4.89
  -----------------------------------------------------------
  slack (MET)                                       384.65


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFQX1TS)                   0.72       0.72 f
  U1201/Y (CLKBUFX2TS)                                    0.22       0.94 f
  U2182/Y (NAND2BXLTS)                                    0.31       1.25 f
  U2183/Y (OR4X2TS)                                       0.55       1.80 f
  U2184/Y (NOR2XLTS)                                      0.28       2.09 r
  U2185/Y (NAND2X1TS)                                     0.23       2.31 f
  U2186/Y (NOR2XLTS)                                      0.29       2.60 r
  U2187/Y (NAND2X1TS)                                     0.23       2.83 f
  U1656/Y (NOR2XLTS)                                      0.30       3.13 r
  U2188/Y (NAND2X1TS)                                     0.24       3.36 f
  U2189/Y (NOR2XLTS)                                      0.29       3.65 r
  U2190/Y (NAND2X1TS)                                     0.23       3.88 f
  U2191/Y (NOR2XLTS)                                      0.30       4.18 r
  U2192/Y (NAND2X1TS)                                     0.24       4.42 f
  U2232/Y (OAI21XLTS)                                     0.24       4.66 r
  U2584/Y (INVX2TS)                                       0.21       4.86 f
  u_fpalu_s5_many_r_reg_13_/D (DFFQX1TS)                  0.00       4.86 f
  data arrival time                                                  4.86

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_r_reg_13_/CK (DFFQX1TS)                 0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                      384.70


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFSX1TS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFSX1TS)                 0.87       0.87 f
  U2035/Y (NOR2XLTS)                       0.49       1.36 r
  U2036/Y (INVX2TS)                        0.22       1.58 f
  U2037/Y (NOR2XLTS)                       0.35       1.93 r
  U2038/Y (INVX2TS)                        0.21       2.14 f
  U2055/Y (NOR3XLTS)                       0.38       2.51 r
  U2056/Y (AOI31XLTS)                      0.29       2.80 f
  U2057/Y (AOI221XLTS)                     0.52       3.32 r
  U1652/Y (OAI21XLTS)                      0.23       3.56 f
  U1662/Y (OAI211XLTS)                     0.17       3.73 r
  U1246/Y (AOI211XLTS)                     0.24       3.96 f
  U1166/Y (CLKBUFX2TS)                     0.31       4.28 f
  U2922/Y (AO21XLTS)                       0.45       4.73 f
  ss_r_reg_0_/D (DFFRXLTS)                 0.00       4.73 f
  data arrival time                                   4.73

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  ss_r_reg_0_/CK (DFFRXLTS)                0.00     389.90 r
  library setup time                      -0.40     389.50
  data required time                                389.50
  -----------------------------------------------------------
  data required time                                389.50
  data arrival time                                  -4.73
  -----------------------------------------------------------
  slack (MET)                                       384.77


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_2_/QN (DFFRXLTS)                1.00       1.00 r
  U1313/Y (INVX2TS)                        0.18       1.19 f
  U1314/Y (INVX2TS)                        0.10       1.29 r
  U2031/Y (NOR2XLTS)                       0.16       1.45 f
  U1533/Y (CLKBUFX2TS)                     0.30       1.76 f
  U1536/Y (INVX2TS)                        0.12       1.88 r
  U2055/Y (NOR3XLTS)                       0.13       2.01 f
  U2056/Y (AOI31XLTS)                      0.50       2.51 r
  U2057/Y (AOI221XLTS)                     0.36       2.87 f
  U1652/Y (OAI21XLTS)                      0.29       3.16 r
  U1662/Y (OAI211XLTS)                     0.19       3.36 f
  U1246/Y (AOI211XLTS)                     0.56       3.92 r
  U1166/Y (CLKBUFX2TS)                     0.42       4.34 r
  U2129/Y (INVX2TS)                        0.10       4.43 f
  U2130/Y (OAI32X1TS)                      0.17       4.60 r
  U2131/Y (INVX2TS)                        0.13       4.73 f
  ss_r_reg_2_/D (DFFRXLTS)                 0.00       4.73 f
  data arrival time                                   4.73

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  ss_r_reg_2_/CK (DFFRXLTS)                0.00     389.90 r
  library setup time                      -0.38     389.52
  data required time                                389.52
  -----------------------------------------------------------
  data required time                                389.52
  data arrival time                                  -4.73
  -----------------------------------------------------------
  slack (MET)                                       384.79


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1976/Y (AOI22X1TS)                                     0.34       2.61 r
  U1168/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1258/Y (OR2X1TS)                                       0.28       3.15 r
  U1417/Y (INVX2TS)                                       0.15       3.30 f
  U2081/Y (INVX2TS)                                       0.08       3.37 r
  U1567/Y (OR2X1TS)                                       0.27       3.64 r
  U1569/Y (INVX2TS)                                       0.14       3.79 f
  U1668/Y (AOI221XLTS)                                    0.31       4.09 r
  U2094/Y (OAI221XLTS)                                    0.24       4.34 f
  u_fpalu_s2_br4_pp_r_reg_27_/D (EDFFX1TS)                0.00       4.34 f
  data arrival time                                                  4.34

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_27_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.34
  --------------------------------------------------------------------------
  slack (MET)                                                      384.79


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1976/Y (AOI22X1TS)                                     0.34       2.61 r
  U1168/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1258/Y (OR2X1TS)                                       0.28       3.15 r
  U1417/Y (INVX2TS)                                       0.15       3.30 f
  U2081/Y (INVX2TS)                                       0.08       3.37 r
  U1567/Y (OR2X1TS)                                       0.27       3.64 r
  U1569/Y (INVX2TS)                                       0.14       3.79 f
  U2117/Y (AOI221XLTS)                                    0.31       4.09 r
  U2118/Y (OAI221XLTS)                                    0.24       4.34 f
  u_fpalu_s2_br4_pp_r_reg_32_/D (EDFFX1TS)                0.00       4.34 f
  data arrival time                                                  4.34

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_32_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.34
  --------------------------------------------------------------------------
  slack (MET)                                                      384.79


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1976/Y (AOI22X1TS)                                     0.34       2.61 r
  U1168/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1258/Y (OR2X1TS)                                       0.28       3.15 r
  U1417/Y (INVX2TS)                                       0.15       3.30 f
  U2081/Y (INVX2TS)                                       0.08       3.37 r
  U1567/Y (OR2X1TS)                                       0.27       3.64 r
  U1569/Y (INVX2TS)                                       0.14       3.79 f
  U2110/Y (AOI221XLTS)                                    0.31       4.09 r
  U2111/Y (OAI221XLTS)                                    0.24       4.34 f
  u_fpalu_s2_br4_pp_r_reg_33_/D (EDFFX1TS)                0.00       4.34 f
  data arrival time                                                  4.34

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_33_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.34
  --------------------------------------------------------------------------
  slack (MET)                                                      384.79


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1982/Y (AOI22X1TS)                                     0.34       2.61 r
  U1167/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1257/Y (OR2X1TS)                                       0.28       3.15 r
  U1423/Y (INVX2TS)                                       0.15       3.30 f
  U2086/Y (INVX2TS)                                       0.08       3.37 r
  U1563/Y (OR2X1TS)                                       0.27       3.64 r
  U1565/Y (INVX2TS)                                       0.14       3.78 f
  U1669/Y (AOI221XLTS)                                    0.31       4.09 r
  U2116/Y (OAI221XLTS)                                    0.24       4.33 f
  u_fpalu_s2_br4_pp_r_reg_38_/D (EDFFX1TS)                0.00       4.33 f
  data arrival time                                                  4.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_38_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                      384.79


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1982/Y (AOI22X1TS)                                     0.34       2.61 r
  U1167/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1257/Y (OR2X1TS)                                       0.28       3.15 r
  U1423/Y (INVX2TS)                                       0.15       3.30 f
  U2086/Y (INVX2TS)                                       0.08       3.37 r
  U1563/Y (OR2X1TS)                                       0.27       3.64 r
  U1565/Y (INVX2TS)                                       0.14       3.78 f
  U2106/Y (AOI221XLTS)                                    0.31       4.09 r
  U2107/Y (OAI221XLTS)                                    0.24       4.33 f
  u_fpalu_s2_br4_pp_r_reg_40_/D (EDFFX1TS)                0.00       4.33 f
  data arrival time                                                  4.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_40_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                      384.79


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1982/Y (AOI22X1TS)                                     0.34       2.61 r
  U1167/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1257/Y (OR2X1TS)                                       0.28       3.15 r
  U1423/Y (INVX2TS)                                       0.15       3.30 f
  U2086/Y (INVX2TS)                                       0.08       3.37 r
  U1563/Y (OR2X1TS)                                       0.27       3.64 r
  U1565/Y (INVX2TS)                                       0.14       3.78 f
  U2125/Y (AOI221XLTS)                                    0.31       4.09 r
  U2126/Y (OAI221XLTS)                                    0.24       4.33 f
  u_fpalu_s2_br4_pp_r_reg_42_/D (EDFFX1TS)                0.00       4.33 f
  data arrival time                                                  4.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_42_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                      384.79


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1976/Y (AOI22X1TS)                                     0.34       2.61 r
  U1168/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1258/Y (OR2X1TS)                                       0.28       3.15 r
  U1417/Y (INVX2TS)                                       0.15       3.30 f
  U2081/Y (INVX2TS)                                       0.08       3.37 r
  U1567/Y (OR2X1TS)                                       0.27       3.64 r
  U1568/Y (INVX2TS)                                       0.14       3.78 f
  U2083/Y (AOI221XLTS)                                    0.31       4.09 r
  U2084/Y (OAI221XLTS)                                    0.24       4.33 f
  u_fpalu_s2_br4_pp_r_reg_25_/D (EDFFX1TS)                0.00       4.33 f
  data arrival time                                                  4.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_25_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                      384.79


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1976/Y (AOI22X1TS)                                     0.34       2.61 r
  U1168/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1258/Y (OR2X1TS)                                       0.28       3.15 r
  U1417/Y (INVX2TS)                                       0.15       3.30 f
  U2081/Y (INVX2TS)                                       0.08       3.37 r
  U1567/Y (OR2X1TS)                                       0.27       3.64 r
  U1568/Y (INVX2TS)                                       0.14       3.78 f
  U2114/Y (AOI221XLTS)                                    0.31       4.09 r
  U2115/Y (OAI221XLTS)                                    0.24       4.33 f
  u_fpalu_s2_br4_pp_r_reg_26_/D (EDFFX1TS)                0.00       4.33 f
  data arrival time                                                  4.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_26_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                      384.79


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1976/Y (AOI22X1TS)                                     0.34       2.61 r
  U1168/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1258/Y (OR2X1TS)                                       0.28       3.15 r
  U1417/Y (INVX2TS)                                       0.15       3.30 f
  U2081/Y (INVX2TS)                                       0.08       3.37 r
  U1567/Y (OR2X1TS)                                       0.27       3.64 r
  U1568/Y (INVX2TS)                                       0.14       3.78 f
  U2108/Y (AOI221XLTS)                                    0.31       4.09 r
  U2109/Y (OAI221XLTS)                                    0.24       4.33 f
  u_fpalu_s2_br4_pp_r_reg_28_/D (EDFFX1TS)                0.00       4.33 f
  data arrival time                                                  4.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_28_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                      384.79


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1976/Y (AOI22X1TS)                                     0.34       2.61 r
  U1168/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1258/Y (OR2X1TS)                                       0.28       3.15 r
  U1417/Y (INVX2TS)                                       0.15       3.30 f
  U2081/Y (INVX2TS)                                       0.08       3.37 r
  U1567/Y (OR2X1TS)                                       0.27       3.64 r
  U1568/Y (INVX2TS)                                       0.14       3.78 f
  U2915/Y (AOI221XLTS)                                    0.31       4.09 r
  U2916/Y (OAI221XLTS)                                    0.24       4.33 f
  u_fpalu_s2_br4_pp_r_reg_34_/D (EDFFX1TS)                0.00       4.33 f
  data arrival time                                                  4.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_34_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                      384.79


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1982/Y (AOI22X1TS)                                     0.34       2.61 r
  U1167/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1257/Y (OR2X1TS)                                       0.28       3.15 r
  U1423/Y (INVX2TS)                                       0.15       3.30 f
  U2086/Y (INVX2TS)                                       0.08       3.37 r
  U1563/Y (OR2X1TS)                                       0.27       3.64 r
  U1564/Y (INVX2TS)                                       0.14       3.78 f
  U2090/Y (AOI221XLTS)                                    0.31       4.09 r
  U2091/Y (OAI221XLTS)                                    0.24       4.33 f
  u_fpalu_s2_br4_pp_r_reg_37_/D (EDFFX1TS)                0.00       4.33 f
  data arrival time                                                  4.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_37_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                      384.79


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1982/Y (AOI22X1TS)                                     0.34       2.61 r
  U1167/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1257/Y (OR2X1TS)                                       0.28       3.15 r
  U1423/Y (INVX2TS)                                       0.15       3.30 f
  U2086/Y (INVX2TS)                                       0.08       3.37 r
  U1563/Y (OR2X1TS)                                       0.27       3.64 r
  U1564/Y (INVX2TS)                                       0.14       3.78 f
  U2123/Y (AOI221XLTS)                                    0.31       4.09 r
  U2124/Y (OAI221XLTS)                                    0.24       4.33 f
  u_fpalu_s2_br4_pp_r_reg_41_/D (EDFFX1TS)                0.00       4.33 f
  data arrival time                                                  4.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_41_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                      384.79


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1982/Y (AOI22X1TS)                                     0.34       2.61 r
  U1167/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1257/Y (OR2X1TS)                                       0.28       3.15 r
  U1423/Y (INVX2TS)                                       0.15       3.30 f
  U2086/Y (INVX2TS)                                       0.08       3.37 r
  U1563/Y (OR2X1TS)                                       0.27       3.64 r
  U1564/Y (INVX2TS)                                       0.14       3.78 f
  U2104/Y (AOI221XLTS)                                    0.31       4.09 r
  U2105/Y (OAI221XLTS)                                    0.24       4.33 f
  u_fpalu_s2_br4_pp_r_reg_45_/D (EDFFX1TS)                0.00       4.33 f
  data arrival time                                                  4.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_45_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                      384.79


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1982/Y (AOI22X1TS)                                     0.34       2.61 r
  U1167/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1257/Y (OR2X1TS)                                       0.28       3.15 r
  U1423/Y (INVX2TS)                                       0.15       3.30 f
  U2086/Y (INVX2TS)                                       0.08       3.37 r
  U1563/Y (OR2X1TS)                                       0.27       3.64 r
  U1564/Y (INVX2TS)                                       0.14       3.78 f
  U2913/Y (AOI221XLTS)                                    0.31       4.09 r
  U2914/Y (OAI221XLTS)                                    0.24       4.33 f
  u_fpalu_s2_br4_pp_r_reg_46_/D (EDFFX1TS)                0.00       4.33 f
  data arrival time                                                  4.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_46_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                      384.79


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1978/Y (AOI22X1TS)                                     0.34       2.61 r
  U1170/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1256/Y (OR2X1TS)                                       0.28       3.15 r
  U1411/Y (INVX2TS)                                       0.15       3.30 f
  U2062/Y (INVX2TS)                                       0.08       3.37 r
  U1559/Y (OR2X1TS)                                       0.27       3.64 r
  U1560/Y (INVX2TS)                                       0.14       3.78 f
  U2064/Y (AOI221XLTS)                                    0.31       4.09 r
  U2065/Y (OAI221XLTS)                                    0.24       4.33 f
  u_fpalu_s2_br4_pp_r_reg_49_/D (EDFFX1TS)                0.00       4.33 f
  data arrival time                                                  4.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_49_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                      384.79


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1978/Y (AOI22X1TS)                                     0.34       2.61 r
  U1170/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1256/Y (OR2X1TS)                                       0.28       3.15 r
  U1411/Y (INVX2TS)                                       0.15       3.30 f
  U2062/Y (INVX2TS)                                       0.08       3.37 r
  U1559/Y (OR2X1TS)                                       0.27       3.64 r
  U1560/Y (INVX2TS)                                       0.14       3.78 f
  U2066/Y (AOI221XLTS)                                    0.31       4.09 r
  U2067/Y (OAI221XLTS)                                    0.24       4.33 f
  u_fpalu_s2_br4_pp_r_reg_56_/D (EDFFX1TS)                0.00       4.33 f
  data arrival time                                                  4.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_56_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                      384.79


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1978/Y (AOI22X1TS)                                     0.34       2.61 r
  U1170/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1256/Y (OR2X1TS)                                       0.28       3.15 r
  U1411/Y (INVX2TS)                                       0.15       3.30 f
  U2062/Y (INVX2TS)                                       0.08       3.37 r
  U1559/Y (OR2X1TS)                                       0.27       3.64 r
  U1560/Y (INVX2TS)                                       0.14       3.78 f
  U2911/Y (AOI221XLTS)                                    0.31       4.09 r
  U2912/Y (OAI221XLTS)                                    0.24       4.33 f
  u_fpalu_s2_br4_pp_r_reg_58_/D (EDFFX1TS)                0.00       4.33 f
  data arrival time                                                  4.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_58_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                      384.79


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1978/Y (AOI22X1TS)                                     0.34       2.61 r
  U1170/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1256/Y (OR2X1TS)                                       0.28       3.15 r
  U1411/Y (INVX2TS)                                       0.15       3.30 f
  U2062/Y (INVX2TS)                                       0.08       3.37 r
  U1559/Y (OR2X1TS)                                       0.27       3.64 r
  U1560/Y (INVX2TS)                                       0.14       3.78 f
  U2074/Y (AOI221XLTS)                                    0.31       4.09 r
  U2075/Y (OAI221XLTS)                                    0.24       4.33 f
  u_fpalu_s2_br4_pp_r_reg_52_/D (EDFFX1TS)                0.00       4.33 f
  data arrival time                                                  4.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_52_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                      384.79


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1978/Y (AOI22X1TS)                                     0.34       2.61 r
  U1170/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1256/Y (OR2X1TS)                                       0.28       3.15 r
  U1411/Y (INVX2TS)                                       0.15       3.30 f
  U2062/Y (INVX2TS)                                       0.08       3.37 r
  U1559/Y (OR2X1TS)                                       0.27       3.64 r
  U1561/Y (INVX2TS)                                       0.14       3.78 f
  U2068/Y (AOI221XLTS)                                    0.31       4.09 r
  U2069/Y (OAI221XLTS)                                    0.24       4.33 f
  u_fpalu_s2_br4_pp_r_reg_54_/D (EDFFX1TS)                0.00       4.33 f
  data arrival time                                                  4.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_54_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                      384.79


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1978/Y (AOI22X1TS)                                     0.34       2.61 r
  U1170/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1256/Y (OR2X1TS)                                       0.28       3.15 r
  U1411/Y (INVX2TS)                                       0.15       3.30 f
  U2062/Y (INVX2TS)                                       0.08       3.37 r
  U1559/Y (OR2X1TS)                                       0.27       3.64 r
  U1561/Y (INVX2TS)                                       0.14       3.78 f
  U2076/Y (AOI221XLTS)                                    0.31       4.09 r
  U2077/Y (OAI221XLTS)                                    0.24       4.33 f
  u_fpalu_s2_br4_pp_r_reg_57_/D (EDFFX1TS)                0.00       4.33 f
  data arrival time                                                  4.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_57_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                      384.79


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1978/Y (AOI22X1TS)                                     0.34       2.61 r
  U1170/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1256/Y (OR2X1TS)                                       0.28       3.15 r
  U1411/Y (INVX2TS)                                       0.15       3.30 f
  U2062/Y (INVX2TS)                                       0.08       3.37 r
  U1559/Y (OR2X1TS)                                       0.27       3.64 r
  U1561/Y (INVX2TS)                                       0.14       3.78 f
  U1670/Y (AOI221XLTS)                                    0.31       4.09 r
  U2073/Y (OAI221XLTS)                                    0.24       4.33 f
  u_fpalu_s2_br4_pp_r_reg_51_/D (EDFFX1TS)                0.00       4.33 f
  data arrival time                                                  4.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_51_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                      384.79


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1976/Y (AOI22X1TS)                                     0.34       2.61 r
  U1168/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1258/Y (OR2X1TS)                                       0.28       3.15 r
  U1417/Y (INVX2TS)                                       0.15       3.30 f
  U2081/Y (INVX2TS)                                       0.08       3.37 r
  U1567/Y (OR2X1TS)                                       0.27       3.64 r
  U1570/Y (INVX2TS)                                       0.14       3.78 f
  U2119/Y (AOI221XLTS)                                    0.30       4.08 r
  U2120/Y (OAI221XLTS)                                    0.24       4.33 f
  u_fpalu_s2_br4_pp_r_reg_29_/D (EDFFX1TS)                0.00       4.33 f
  data arrival time                                                  4.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_29_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                      384.80


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1976/Y (AOI22X1TS)                                     0.34       2.61 r
  U1168/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1258/Y (OR2X1TS)                                       0.28       3.15 r
  U1417/Y (INVX2TS)                                       0.15       3.30 f
  U2081/Y (INVX2TS)                                       0.08       3.37 r
  U1567/Y (OR2X1TS)                                       0.27       3.64 r
  U1570/Y (INVX2TS)                                       0.14       3.78 f
  U2112/Y (AOI221XLTS)                                    0.30       4.08 r
  U2113/Y (OAI221XLTS)                                    0.24       4.33 f
  u_fpalu_s2_br4_pp_r_reg_30_/D (EDFFX1TS)                0.00       4.33 f
  data arrival time                                                  4.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_30_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                      384.80


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1976/Y (AOI22X1TS)                                     0.34       2.61 r
  U1168/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1258/Y (OR2X1TS)                                       0.28       3.15 r
  U1417/Y (INVX2TS)                                       0.15       3.30 f
  U2081/Y (INVX2TS)                                       0.08       3.37 r
  U1567/Y (OR2X1TS)                                       0.27       3.64 r
  U1570/Y (INVX2TS)                                       0.14       3.78 f
  U2092/Y (AOI221XLTS)                                    0.30       4.08 r
  U2093/Y (OAI221XLTS)                                    0.24       4.33 f
  u_fpalu_s2_br4_pp_r_reg_31_/D (EDFFX1TS)                0.00       4.33 f
  data arrival time                                                  4.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_31_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                      384.80


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1982/Y (AOI22X1TS)                                     0.34       2.61 r
  U1167/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1257/Y (OR2X1TS)                                       0.28       3.15 r
  U1423/Y (INVX2TS)                                       0.15       3.30 f
  U2086/Y (INVX2TS)                                       0.08       3.37 r
  U1563/Y (OR2X1TS)                                       0.27       3.64 r
  U1566/Y (INVX2TS)                                       0.14       3.78 f
  U2088/Y (AOI221XLTS)                                    0.30       4.08 r
  U2089/Y (OAI221XLTS)                                    0.24       4.33 f
  u_fpalu_s2_br4_pp_r_reg_39_/D (EDFFX1TS)                0.00       4.33 f
  data arrival time                                                  4.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_39_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                      384.80


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1982/Y (AOI22X1TS)                                     0.34       2.61 r
  U1167/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1257/Y (OR2X1TS)                                       0.28       3.15 r
  U1423/Y (INVX2TS)                                       0.15       3.30 f
  U2086/Y (INVX2TS)                                       0.08       3.37 r
  U1563/Y (OR2X1TS)                                       0.27       3.64 r
  U1566/Y (INVX2TS)                                       0.14       3.78 f
  U2127/Y (AOI221XLTS)                                    0.30       4.08 r
  U2128/Y (OAI221XLTS)                                    0.24       4.33 f
  u_fpalu_s2_br4_pp_r_reg_43_/D (EDFFX1TS)                0.00       4.33 f
  data arrival time                                                  4.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_43_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                      384.80


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1982/Y (AOI22X1TS)                                     0.34       2.61 r
  U1167/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1257/Y (OR2X1TS)                                       0.28       3.15 r
  U1423/Y (INVX2TS)                                       0.15       3.30 f
  U2086/Y (INVX2TS)                                       0.08       3.37 r
  U1563/Y (OR2X1TS)                                       0.27       3.64 r
  U1566/Y (INVX2TS)                                       0.14       3.78 f
  U2121/Y (AOI221XLTS)                                    0.30       4.08 r
  U2122/Y (OAI221XLTS)                                    0.24       4.33 f
  u_fpalu_s2_br4_pp_r_reg_44_/D (EDFFX1TS)                0.00       4.33 f
  data arrival time                                                  4.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_44_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                      384.80


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1978/Y (AOI22X1TS)                                     0.34       2.61 r
  U1170/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1256/Y (OR2X1TS)                                       0.28       3.15 r
  U1411/Y (INVX2TS)                                       0.15       3.30 f
  U2062/Y (INVX2TS)                                       0.08       3.37 r
  U1559/Y (OR2X1TS)                                       0.27       3.64 r
  U1562/Y (INVX2TS)                                       0.14       3.78 f
  U1671/Y (AOI221XLTS)                                    0.30       4.08 r
  U2072/Y (OAI221XLTS)                                    0.24       4.32 f
  u_fpalu_s2_br4_pp_r_reg_50_/D (EDFFX1TS)                0.00       4.32 f
  data arrival time                                                  4.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_50_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.32
  --------------------------------------------------------------------------
  slack (MET)                                                      384.80


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1978/Y (AOI22X1TS)                                     0.34       2.61 r
  U1170/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1256/Y (OR2X1TS)                                       0.28       3.15 r
  U1411/Y (INVX2TS)                                       0.15       3.30 f
  U2062/Y (INVX2TS)                                       0.08       3.37 r
  U1559/Y (OR2X1TS)                                       0.27       3.64 r
  U1562/Y (INVX2TS)                                       0.14       3.78 f
  U2070/Y (AOI221XLTS)                                    0.30       4.08 r
  U2071/Y (OAI221XLTS)                                    0.24       4.32 f
  u_fpalu_s2_br4_pp_r_reg_55_/D (EDFFX1TS)                0.00       4.32 f
  data arrival time                                                  4.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_55_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.32
  --------------------------------------------------------------------------
  slack (MET)                                                      384.80


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1978/Y (AOI22X1TS)                                     0.34       2.61 r
  U1170/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1256/Y (OR2X1TS)                                       0.28       3.15 r
  U1411/Y (INVX2TS)                                       0.15       3.30 f
  U2062/Y (INVX2TS)                                       0.08       3.37 r
  U1559/Y (OR2X1TS)                                       0.27       3.64 r
  U1562/Y (INVX2TS)                                       0.14       3.78 f
  U2078/Y (AOI221XLTS)                                    0.30       4.08 r
  U2079/Y (OAI221XLTS)                                    0.24       4.32 f
  u_fpalu_s2_br4_pp_r_reg_53_/D (EDFFX1TS)                0.00       4.32 f
  data arrival time                                                  4.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_53_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.32
  --------------------------------------------------------------------------
  slack (MET)                                                      384.80


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFSX1TS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFSX1TS)                 0.87       0.87 f
  U2035/Y (NOR2XLTS)                       0.49       1.36 r
  U2036/Y (INVX2TS)                        0.22       1.58 f
  U2037/Y (NOR2XLTS)                       0.35       1.93 r
  U2038/Y (INVX2TS)                        0.21       2.14 f
  U2055/Y (NOR3XLTS)                       0.38       2.51 r
  U2056/Y (AOI31XLTS)                      0.29       2.80 f
  U2057/Y (AOI221XLTS)                     0.52       3.32 r
  U1652/Y (OAI21XLTS)                      0.23       3.56 f
  U1662/Y (OAI211XLTS)                     0.17       3.73 r
  U1246/Y (AOI211XLTS)                     0.24       3.96 f
  U1166/Y (CLKBUFX2TS)                     0.31       4.28 f
  U2059/Y (OAI21XLTS)                      0.26       4.54 r
  U2060/Y (OAI21XLTS)                      0.15       4.69 f
  ss_r_reg_3_/D (DFFRXLTS)                 0.00       4.69 f
  data arrival time                                   4.69

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  ss_r_reg_3_/CK (DFFRXLTS)                0.00     389.90 r
  library setup time                      -0.40     389.50
  data required time                                389.50
  -----------------------------------------------------------
  data required time                                389.50
  data arrival time                                  -4.69
  -----------------------------------------------------------
  slack (MET)                                       384.81


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_2_/QN (DFFRXLTS)                1.00       1.00 r
  U1313/Y (INVX2TS)                        0.18       1.19 f
  U1314/Y (INVX2TS)                        0.10       1.29 r
  U2031/Y (NOR2XLTS)                       0.16       1.45 f
  U1533/Y (CLKBUFX2TS)                     0.30       1.76 f
  U1536/Y (INVX2TS)                        0.12       1.88 r
  U2055/Y (NOR3XLTS)                       0.13       2.01 f
  U2056/Y (AOI31XLTS)                      0.50       2.51 r
  U2057/Y (AOI221XLTS)                     0.36       2.87 f
  U1652/Y (OAI21XLTS)                      0.29       3.16 r
  U1662/Y (OAI211XLTS)                     0.19       3.36 f
  U1246/Y (AOI211XLTS)                     0.56       3.92 r
  U1166/Y (CLKBUFX2TS)                     0.42       4.34 r
  U2129/Y (INVX2TS)                        0.10       4.43 f
  U2924/Y (OAI22X1TS)                      0.18       4.61 r
  ss_r_reg_1_/D (DFFRXLTS)                 0.00       4.61 r
  data arrival time                                   4.61

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  ss_r_reg_1_/CK (DFFRXLTS)                0.00     389.90 r
  library setup time                      -0.46     389.44
  data required time                                389.44
  -----------------------------------------------------------
  data required time                                389.44
  data arrival time                                  -4.61
  -----------------------------------------------------------
  slack (MET)                                       384.82


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_2_/QN (DFFRXLTS)                1.00       1.00 r
  U1313/Y (INVX2TS)                        0.18       1.19 f
  U1314/Y (INVX2TS)                        0.10       1.29 r
  U2031/Y (NOR2XLTS)                       0.16       1.45 f
  U1533/Y (CLKBUFX2TS)                     0.30       1.76 f
  U1536/Y (INVX2TS)                        0.12       1.88 r
  U2055/Y (NOR3XLTS)                       0.13       2.01 f
  U2056/Y (AOI31XLTS)                      0.50       2.51 r
  U2135/Y (AOI22X1TS)                      0.28       2.79 f
  U1255/Y (OR4X2TS)                        0.51       3.30 f
  U1311/Y (INVX2TS)                        0.11       3.41 r
  U2142/Y (INVX2TS)                        0.08       3.48 f
  U2151/Y (AOI211XLTS)                     0.55       4.04 r
  U2930/Y (NAND2X1TS)                      0.31       4.34 f
  U2931/Y (OAI2BB2XLTS)                    0.28       4.62 f
  cycle_cnt_r_reg_7_/D (DFFRXLTS)          0.00       4.62 f
  data arrival time                                   4.62

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  cycle_cnt_r_reg_7_/CK (DFFRXLTS)         0.00     389.90 r
  library setup time                      -0.39     389.51
  data required time                                389.51
  -----------------------------------------------------------
  data required time                                389.51
  data arrival time                                  -4.62
  -----------------------------------------------------------
  slack (MET)                                       384.89


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1978/Y (AOI22X1TS)                                     0.34       2.61 r
  U1170/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1256/Y (OR2X1TS)                                       0.28       3.15 r
  U1411/Y (INVX2TS)                                       0.15       3.30 f
  U2062/Y (INVX2TS)                                       0.08       3.37 r
  U1559/Y (OR2X1TS)                                       0.27       3.64 r
  U1561/Y (INVX2TS)                                       0.14       3.78 f
  U2570/Y (AOI211XLTS)                                    0.29       4.07 r
  U2571/Y (OAI21XLTS)                                     0.18       4.25 f
  u_fpalu_s2_br4_pp_r_reg_48_/D (EDFFX1TS)                0.00       4.25 f
  data arrival time                                                  4.25

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_48_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -4.25
  --------------------------------------------------------------------------
  slack (MET)                                                      384.89


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1984/Y (AOI22X1TS)                                     0.38       2.65 r
  U1259/Y (OR2X1TS)                                       0.38       3.03 r
  U1405/Y (INVX2TS)                                       0.15       3.18 f
  U1993/Y (INVX2TS)                                       0.08       3.25 r
  U1571/Y (OR2X1TS)                                       0.27       3.52 r
  U1573/Y (INVX2TS)                                       0.14       3.67 f
  U2002/Y (AOI221XLTS)                                    0.31       3.97 r
  U2003/Y (OAI221XLTS)                                    0.24       4.22 f
  u_fpalu_s2_br4_pp_r_reg_18_/D (EDFFX1TS)                0.00       4.22 f
  data arrival time                                                  4.22

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_18_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.22
  --------------------------------------------------------------------------
  slack (MET)                                                      384.91


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1984/Y (AOI22X1TS)                                     0.38       2.65 r
  U1259/Y (OR2X1TS)                                       0.38       3.03 r
  U1405/Y (INVX2TS)                                       0.15       3.18 f
  U1993/Y (INVX2TS)                                       0.08       3.25 r
  U1571/Y (OR2X1TS)                                       0.27       3.52 r
  U1573/Y (INVX2TS)                                       0.14       3.67 f
  U2017/Y (AOI221XLTS)                                    0.31       3.97 r
  U2018/Y (OAI221XLTS)                                    0.24       4.22 f
  u_fpalu_s2_br4_pp_r_reg_19_/D (EDFFX1TS)                0.00       4.22 f
  data arrival time                                                  4.22

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_19_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.22
  --------------------------------------------------------------------------
  slack (MET)                                                      384.91


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1984/Y (AOI22X1TS)                                     0.38       2.65 r
  U1259/Y (OR2X1TS)                                       0.38       3.03 r
  U1405/Y (INVX2TS)                                       0.15       3.18 f
  U1993/Y (INVX2TS)                                       0.08       3.25 r
  U1571/Y (OR2X1TS)                                       0.27       3.52 r
  U1573/Y (INVX2TS)                                       0.14       3.67 f
  U2028/Y (AOI221XLTS)                                    0.31       3.97 r
  U2029/Y (OAI221XLTS)                                    0.24       4.22 f
  u_fpalu_s2_br4_pp_r_reg_21_/D (EDFFX1TS)                0.00       4.22 f
  data arrival time                                                  4.22

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_21_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.22
  --------------------------------------------------------------------------
  slack (MET)                                                      384.91


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1984/Y (AOI22X1TS)                                     0.38       2.65 r
  U1259/Y (OR2X1TS)                                       0.38       3.03 r
  U1405/Y (INVX2TS)                                       0.15       3.18 f
  U1993/Y (INVX2TS)                                       0.08       3.25 r
  U1571/Y (OR2X1TS)                                       0.27       3.52 r
  U1572/Y (INVX2TS)                                       0.14       3.67 f
  U1667/Y (AOI221XLTS)                                    0.31       3.97 r
  U2021/Y (OAI221XLTS)                                    0.24       4.22 f
  u_fpalu_s2_br4_pp_r_reg_13_/D (EDFFX1TS)                0.00       4.22 f
  data arrival time                                                  4.22

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_13_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.22
  --------------------------------------------------------------------------
  slack (MET)                                                      384.91


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1984/Y (AOI22X1TS)                                     0.38       2.65 r
  U1259/Y (OR2X1TS)                                       0.38       3.03 r
  U1405/Y (INVX2TS)                                       0.15       3.18 f
  U1993/Y (INVX2TS)                                       0.08       3.25 r
  U1571/Y (OR2X1TS)                                       0.27       3.52 r
  U1572/Y (INVX2TS)                                       0.14       3.67 f
  U2014/Y (AOI221XLTS)                                    0.31       3.97 r
  U2015/Y (OAI221XLTS)                                    0.24       4.22 f
  u_fpalu_s2_br4_pp_r_reg_15_/D (EDFFX1TS)                0.00       4.22 f
  data arrival time                                                  4.22

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_15_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.22
  --------------------------------------------------------------------------
  slack (MET)                                                      384.91


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1984/Y (AOI22X1TS)                                     0.38       2.65 r
  U1259/Y (OR2X1TS)                                       0.38       3.03 r
  U1405/Y (INVX2TS)                                       0.15       3.18 f
  U1993/Y (INVX2TS)                                       0.08       3.25 r
  U1571/Y (OR2X1TS)                                       0.27       3.52 r
  U1572/Y (INVX2TS)                                       0.14       3.67 f
  U1999/Y (AOI221XLTS)                                    0.31       3.97 r
  U2000/Y (OAI221XLTS)                                    0.24       4.22 f
  u_fpalu_s2_br4_pp_r_reg_17_/D (EDFFX1TS)                0.00       4.22 f
  data arrival time                                                  4.22

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_17_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.22
  --------------------------------------------------------------------------
  slack (MET)                                                      384.91


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1984/Y (AOI22X1TS)                                     0.38       2.65 r
  U1259/Y (OR2X1TS)                                       0.38       3.03 r
  U1405/Y (INVX2TS)                                       0.15       3.18 f
  U1993/Y (INVX2TS)                                       0.08       3.25 r
  U1571/Y (OR2X1TS)                                       0.27       3.52 r
  U1572/Y (INVX2TS)                                       0.14       3.67 f
  U2025/Y (AOI221XLTS)                                    0.31       3.97 r
  U2026/Y (OAI221XLTS)                                    0.24       4.22 f
  u_fpalu_s2_br4_pp_r_reg_20_/D (EDFFX1TS)                0.00       4.22 f
  data arrival time                                                  4.22

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_20_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.22
  --------------------------------------------------------------------------
  slack (MET)                                                      384.91


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1984/Y (AOI22X1TS)                                     0.38       2.65 r
  U1259/Y (OR2X1TS)                                       0.38       3.03 r
  U1405/Y (INVX2TS)                                       0.15       3.18 f
  U1993/Y (INVX2TS)                                       0.08       3.25 r
  U1571/Y (OR2X1TS)                                       0.27       3.52 r
  U1574/Y (INVX2TS)                                       0.14       3.66 f
  U2009/Y (AOI221XLTS)                                    0.30       3.96 r
  U2010/Y (OAI221XLTS)                                    0.24       4.21 f
  u_fpalu_s2_br4_pp_r_reg_14_/D (EDFFX1TS)                0.00       4.21 f
  data arrival time                                                  4.21

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_14_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                      384.92


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1984/Y (AOI22X1TS)                                     0.38       2.65 r
  U1259/Y (OR2X1TS)                                       0.38       3.03 r
  U1405/Y (INVX2TS)                                       0.15       3.18 f
  U1993/Y (INVX2TS)                                       0.08       3.25 r
  U1571/Y (OR2X1TS)                                       0.27       3.52 r
  U1574/Y (INVX2TS)                                       0.14       3.66 f
  U2022/Y (AOI221XLTS)                                    0.30       3.96 r
  U2023/Y (OAI221XLTS)                                    0.24       4.21 f
  u_fpalu_s2_br4_pp_r_reg_16_/D (EDFFX1TS)                0.00       4.21 f
  data arrival time                                                  4.21

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_16_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                      384.92


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1984/Y (AOI22X1TS)                                     0.38       2.65 r
  U1259/Y (OR2X1TS)                                       0.38       3.03 r
  U1405/Y (INVX2TS)                                       0.15       3.18 f
  U1993/Y (INVX2TS)                                       0.08       3.25 r
  U1571/Y (OR2X1TS)                                       0.27       3.52 r
  U1574/Y (INVX2TS)                                       0.14       3.66 f
  U2917/Y (AOI221XLTS)                                    0.30       3.96 r
  U2918/Y (OAI221XLTS)                                    0.24       4.21 f
  u_fpalu_s2_br4_pp_r_reg_22_/D (EDFFX1TS)                0.00       4.21 f
  data arrival time                                                  4.21

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_22_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                      384.92


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1976/Y (AOI22X1TS)                                     0.34       2.61 r
  U1168/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1258/Y (OR2X1TS)                                       0.28       3.15 r
  U1417/Y (INVX2TS)                                       0.15       3.30 f
  U2081/Y (INVX2TS)                                       0.08       3.37 r
  U1567/Y (OR2X1TS)                                       0.27       3.64 r
  U1569/Y (INVX2TS)                                       0.14       3.79 f
  U2568/Y (AOI211XLTS)                                    0.25       4.04 r
  U1692/Y (OAI21XLTS)                                     0.18       4.22 f
  u_fpalu_s2_br4_pp_r_reg_24_/D (EDFFX1TS)                0.00       4.22 f
  data arrival time                                                  4.22

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_24_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -4.22
  --------------------------------------------------------------------------
  slack (MET)                                                      384.93


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1982/Y (AOI22X1TS)                                     0.34       2.61 r
  U1167/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1257/Y (OR2X1TS)                                       0.28       3.15 r
  U1423/Y (INVX2TS)                                       0.15       3.30 f
  U2086/Y (INVX2TS)                                       0.08       3.37 r
  U1563/Y (OR2X1TS)                                       0.27       3.64 r
  U1565/Y (INVX2TS)                                       0.14       3.78 f
  U2569/Y (AOI211XLTS)                                    0.25       4.04 r
  U1693/Y (OAI21XLTS)                                     0.18       4.22 f
  u_fpalu_s2_br4_pp_r_reg_36_/D (EDFFX1TS)                0.00       4.22 f
  data arrival time                                                  4.22

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_36_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -4.22
  --------------------------------------------------------------------------
  slack (MET)                                                      384.93


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1797/Y (AOI22X1TS)                                     0.34       3.12 r
  U1798/Y (INVX2TS)                                       0.14       3.26 f
  U2304/Y (AOI211XLTS)                                    0.39       3.65 r
  U1243/Y (AOI2BB2XLTS)                                   0.56       4.21 r
  U2610/Y (INVX2TS)                                       0.26       4.47 f
  dout_29i[21] (out)                                      0.00       4.47 f
  data arrival time                                                  4.47

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -4.47
  --------------------------------------------------------------------------
  slack (MET)                                                      384.93


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_2_/QN (DFFRXLTS)                1.00       1.00 r
  U1313/Y (INVX2TS)                        0.18       1.19 f
  U1314/Y (INVX2TS)                        0.10       1.29 r
  U2031/Y (NOR2XLTS)                       0.16       1.45 f
  U1533/Y (CLKBUFX2TS)                     0.30       1.76 f
  U1536/Y (INVX2TS)                        0.12       1.88 r
  U2055/Y (NOR3XLTS)                       0.13       2.01 f
  U2056/Y (AOI31XLTS)                      0.50       2.51 r
  U2057/Y (AOI221XLTS)                     0.36       2.87 f
  U1652/Y (OAI21XLTS)                      0.29       3.16 r
  U1662/Y (OAI211XLTS)                     0.19       3.36 f
  U1246/Y (AOI211XLTS)                     0.56       3.92 r
  U1166/Y (CLKBUFX2TS)                     0.42       4.34 r
  U2129/Y (INVX2TS)                        0.10       4.43 f
  U2662/Y (OAI32X1TS)                      0.14       4.58 r
  ss_r_reg_5_/D (DFFSX1TS)                 0.00       4.58 r
  data arrival time                                   4.58

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  ss_r_reg_5_/CK (DFFSX1TS)                0.00     389.90 r
  library setup time                      -0.35     389.55
  data required time                                389.55
  -----------------------------------------------------------
  data required time                                389.55
  data arrival time                                  -4.58
  -----------------------------------------------------------
  slack (MET)                                       384.98


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (EDFFX1TS)                0.59       0.59 f
  U2692/Y (AOI2BB1XLTS)                                   0.46       1.05 f
  intadd_2_U14/CO (CMPR32X2TS)                            0.69       1.74 f
  intadd_2_U13/CO (CMPR32X2TS)                            0.47       2.21 f
  intadd_2_U12/CO (CMPR32X2TS)                            0.47       2.68 f
  intadd_2_U11/CO (CMPR32X2TS)                            0.47       3.15 f
  intadd_2_U10/CO (CMPR32X2TS)                            0.47       3.63 f
  intadd_2_U9/CO (CMPR32X2TS)                             0.47       4.10 f
  intadd_2_U8/S (CMPR32X2TS)                              0.48       4.58 f
  u_fpalu_s3_ps1_r_reg_8_/D (DFFQX1TS)                    0.00       4.58 f
  data arrival time                                                  4.58

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps1_r_reg_8_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -4.58
  --------------------------------------------------------------------------
  slack (MET)                                                      384.98


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (EDFFX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (EDFFX1TS)                 0.59       0.59 f
  U2685/Y (AOI2BB1XLTS)                                   0.46       1.05 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.74 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.21 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.68 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.15 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.63 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.10 f
  intadd_0_U10/S (CMPR32X2TS)                             0.48       4.58 f
  u_fpalu_s3_ps0_r_reg_8_/D (DFFQX1TS)                    0.00       4.58 f
  data arrival time                                                  4.58

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps0_r_reg_8_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -4.58
  --------------------------------------------------------------------------
  slack (MET)                                                      384.98


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1706/Y (AOI22X1TS)                                     0.20       1.90 r
  U1707/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1708/Y (AOI21X1TS)                                     0.25       2.29 r
  U1709/Y (AOI22X1TS)                                     0.23       2.52 f
  U1715/Y (AOI222XLTS)                                    0.67       3.19 r
  U1237/Y (AOI2BB2XLTS)                                   0.65       3.83 r
  U1843/Y (INVX2TS)                                       0.27       4.10 f
  U1844/Y (CLKBUFX2TS)                                    0.27       4.37 f
  dout_29i[11] (out)                                      0.00       4.37 f
  data arrival time                                                  4.37

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                      385.03


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1984/Y (AOI22X1TS)                                     0.38       2.65 r
  U1259/Y (OR2X1TS)                                       0.38       3.03 r
  U1405/Y (INVX2TS)                                       0.15       3.18 f
  U1993/Y (INVX2TS)                                       0.08       3.25 r
  U1571/Y (OR2X1TS)                                       0.27       3.52 r
  U1573/Y (INVX2TS)                                       0.14       3.67 f
  U2555/Y (AOI211XLTS)                                    0.25       3.92 r
  U1691/Y (OAI21XLTS)                                     0.18       4.10 f
  u_fpalu_s2_br4_pp_r_reg_12_/D (EDFFX1TS)                0.00       4.10 f
  data arrival time                                                  4.10

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_12_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -4.10
  --------------------------------------------------------------------------
  slack (MET)                                                      385.04


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1797/Y (AOI22X1TS)                                     0.34       3.12 r
  U1798/Y (INVX2TS)                                       0.14       3.26 f
  U2304/Y (AOI211XLTS)                                    0.39       3.65 r
  U1243/Y (AOI2BB2XLTS)                                   0.56       4.21 r
  U2970/Y (OAI2BB2XLTS)                                   0.29       4.50 f
  alumux_dly_r_reg_21_/D (DFFQX1TS)                       0.00       4.50 f
  data arrival time                                                  4.50

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  alumux_dly_r_reg_21_/CK (DFFQX1TS)                      0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.50
  --------------------------------------------------------------------------
  slack (MET)                                                      385.07


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFSX1TS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFSX1TS)                 0.87       0.87 f
  U2035/Y (NOR2XLTS)                       0.49       1.36 r
  U2036/Y (INVX2TS)                        0.22       1.58 f
  U2037/Y (NOR2XLTS)                       0.35       1.93 r
  U2038/Y (INVX2TS)                        0.21       2.14 f
  U2039/Y (NOR4XLTS)                       0.59       2.73 r
  U2137/Y (INVX2TS)                        0.26       2.99 f
  U2141/Y (OAI211XLTS)                     0.35       3.34 r
  U1255/Y (OR4X2TS)                        0.32       3.66 r
  U1311/Y (INVX2TS)                        0.08       3.74 f
  U2146/Y (NOR2XLTS)                       0.20       3.93 r
  U2147/Y (AOI21X1TS)                      0.18       4.11 f
  U2148/Y (AOI31XLTS)                      0.20       4.31 r
  cycle_cnt_r_reg_4_/D (DFFRXLTS)          0.00       4.31 r
  data arrival time                                   4.31

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  cycle_cnt_r_reg_4_/CK (DFFRXLTS)         0.00     389.90 r
  library setup time                      -0.48     389.42
  data required time                                389.42
  -----------------------------------------------------------
  data required time                                389.42
  data arrival time                                  -4.31
  -----------------------------------------------------------
  slack (MET)                                       385.11


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFSX1TS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFSX1TS)                 0.87       0.87 f
  U2035/Y (NOR2XLTS)                       0.49       1.36 r
  U2036/Y (INVX2TS)                        0.22       1.58 f
  U2037/Y (NOR2XLTS)                       0.35       1.93 r
  U2038/Y (INVX2TS)                        0.21       2.14 f
  U2039/Y (NOR4XLTS)                       0.59       2.73 r
  U2137/Y (INVX2TS)                        0.26       2.99 f
  U2141/Y (OAI211XLTS)                     0.35       3.34 r
  U1255/Y (OR4X2TS)                        0.32       3.66 r
  U1311/Y (INVX2TS)                        0.08       3.74 f
  U2142/Y (INVX2TS)                        0.09       3.82 r
  U2149/Y (NAND3XLTS)                      0.23       4.05 f
  U1696/Y (OAI32X1TS)                      0.33       4.38 r
  cycle_cnt_r_reg_6_/D (DFFSX1TS)          0.00       4.38 r
  data arrival time                                   4.38

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  cycle_cnt_r_reg_6_/CK (DFFSX1TS)         0.00     389.90 r
  library setup time                      -0.35     389.55
  data required time                                389.55
  -----------------------------------------------------------
  data required time                                389.55
  data arrival time                                  -4.38
  -----------------------------------------------------------
  slack (MET)                                       385.17


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2740/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2741/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2742/Y (INVX2TS)                                       0.11       3.91 r
  U2888/Y (OAI2BB1X1TS)                                   0.13       4.04 f
  U2890/Y (OAI22X1TS)                                     0.22       4.26 r
  U2891/Y (AOI21X1TS)                                     0.11       4.37 f
  u_fpalu_s2_ea_sub_eb_abs_r_reg_5_/D (DFFQX1TS)          0.00       4.37 f
  data arrival time                                                  4.37

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_ea_sub_eb_abs_r_reg_5_/CK (DFFQX1TS)         0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                      385.21


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2099/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2751/Y (CLKBUFX2TS)                                    0.25       3.81 f
  U2886/Y (NOR2XLTS)                                      0.23       4.04 r
  U2887/Y (XNOR2X1TS)                                     0.27       4.32 f
  u_fpalu_s2_ea_sub_eb_abs_r_reg_4_/D (DFFQX1TS)          0.00       4.32 f
  data arrival time                                                  4.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_ea_sub_eb_abs_r_reg_4_/CK (DFFQX1TS)         0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -4.32
  --------------------------------------------------------------------------
  slack (MET)                                                      385.24


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2099/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2751/Y (CLKBUFX2TS)                                    0.25       3.81 f
  U2878/Y (NOR2XLTS)                                      0.23       4.04 r
  U2879/Y (XNOR2X1TS)                                     0.27       4.32 f
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/D (DFFQX1TS)          0.00       4.32 f
  data arrival time                                                  4.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -4.32
  --------------------------------------------------------------------------
  slack (MET)                                                      385.24


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2740/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2741/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2742/Y (INVX2TS)                                       0.11       3.91 r
  U2883/Y (NAND2X1TS)                                     0.10       4.01 f
  U2884/Y (XOR2XLTS)                                      0.29       4.30 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/D (DFFQX1TS)          0.00       4.30 r
  data arrival time                                                  4.30

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)         0.00     389.90 r
  library setup time                                     -0.36     389.54
  data required time                                               389.54
  --------------------------------------------------------------------------
  data required time                                               389.54
  data arrival time                                                 -4.30
  --------------------------------------------------------------------------
  slack (MET)                                                      385.24


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_2_/QN (DFFRXLTS)                1.00       1.00 r
  U1313/Y (INVX2TS)                        0.18       1.19 f
  U1314/Y (INVX2TS)                        0.10       1.29 r
  U2031/Y (NOR2XLTS)                       0.16       1.45 f
  U1533/Y (CLKBUFX2TS)                     0.30       1.76 f
  U1536/Y (INVX2TS)                        0.12       1.88 r
  U2055/Y (NOR3XLTS)                       0.13       2.01 f
  U2056/Y (AOI31XLTS)                      0.50       2.51 r
  U2135/Y (AOI22X1TS)                      0.28       2.79 f
  U1255/Y (OR4X2TS)                        0.51       3.30 f
  U1311/Y (INVX2TS)                        0.11       3.41 r
  U2142/Y (INVX2TS)                        0.08       3.48 f
  U2151/Y (AOI211XLTS)                     0.55       4.04 r
  U2928/Y (AOI21X1TS)                      0.25       4.29 f
  cycle_cnt_r_reg_5_/D (DFFSX1TS)          0.00       4.29 f
  data arrival time                                   4.29

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  cycle_cnt_r_reg_5_/CK (DFFSX1TS)         0.00     389.90 r
  library setup time                      -0.36     389.54
  data required time                                389.54
  -----------------------------------------------------------
  data required time                                389.54
  data arrival time                                  -4.29
  -----------------------------------------------------------
  slack (MET)                                       385.25


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2099/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2100/Y (CLKBUFX2TS)                                    0.25       3.81 f
  U2809/Y (AO22XLTS)                                      0.48       4.29 f
  u_fpalu_s2_mmux_lhs_r_reg_21_/D (DFFQX1TS)              0.00       4.29 f
  data arrival time                                                  4.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_lhs_r_reg_21_/CK (DFFQX1TS)             0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.29
  --------------------------------------------------------------------------
  slack (MET)                                                      385.28


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2740/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2779/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2781/Y (AO22XLTS)                                      0.48       4.28 f
  u_fpalu_s2_mmux_lhs_r_reg_0_/D (DFFQX1TS)               0.00       4.28 f
  data arrival time                                                  4.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_lhs_r_reg_0_/CK (DFFQX1TS)              0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2740/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2741/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2776/Y (AO22XLTS)                                      0.48       4.28 f
  u_fpalu_s2_mmux_rhs_r_reg_20_/D (DFFQX1TS)              0.00       4.28 f
  data arrival time                                                  4.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_rhs_r_reg_20_/CK (DFFQX1TS)             0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2743/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2771/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2808/Y (AO22XLTS)                                      0.48       4.28 f
  u_fpalu_s2_mmux_lhs_r_reg_20_/D (DFFQX1TS)              0.00       4.28 f
  data arrival time                                                  4.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_lhs_r_reg_20_/CK (DFFQX1TS)             0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2099/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2746/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2770/Y (AO22XLTS)                                      0.48       4.28 f
  u_fpalu_s2_mmux_rhs_r_reg_16_/D (DFFQX1TS)              0.00       4.28 f
  data arrival time                                                  4.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_rhs_r_reg_16_/CK (DFFQX1TS)             0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2743/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2771/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2804/Y (AO22XLTS)                                      0.48       4.28 f
  u_fpalu_s2_mmux_lhs_r_reg_16_/D (DFFQX1TS)              0.00       4.28 f
  data arrival time                                                  4.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_lhs_r_reg_16_/CK (DFFQX1TS)             0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2740/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2779/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2780/Y (AO22XLTS)                                      0.48       4.28 f
  u_fpalu_s2_mmux_rhs_r_reg_21_/D (DFFQX1TS)              0.00       4.28 f
  data arrival time                                                  4.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_rhs_r_reg_21_/CK (DFFQX1TS)             0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2740/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2741/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2775/Y (AO22XLTS)                                      0.48       4.28 f
  u_fpalu_s2_mmux_rhs_r_reg_19_/D (DFFQX1TS)              0.00       4.28 f
  data arrival time                                                  4.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_rhs_r_reg_19_/CK (DFFQX1TS)             0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2743/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2744/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2807/Y (AO22XLTS)                                      0.48       4.28 f
  u_fpalu_s2_mmux_lhs_r_reg_19_/D (DFFQX1TS)              0.00       4.28 f
  data arrival time                                                  4.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_lhs_r_reg_19_/CK (DFFQX1TS)             0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2740/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2741/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2774/Y (AO22XLTS)                                      0.48       4.28 f
  u_fpalu_s2_mmux_rhs_r_reg_18_/D (DFFQX1TS)              0.00       4.28 f
  data arrival time                                                  4.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_rhs_r_reg_18_/CK (DFFQX1TS)             0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2743/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2744/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2806/Y (AO22XLTS)                                      0.48       4.28 f
  u_fpalu_s2_mmux_lhs_r_reg_18_/D (DFFQX1TS)              0.00       4.28 f
  data arrival time                                                  4.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_lhs_r_reg_18_/CK (DFFQX1TS)             0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2099/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2746/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2773/Y (AO22XLTS)                                      0.48       4.28 f
  u_fpalu_s2_mmux_rhs_r_reg_17_/D (DFFQX1TS)              0.00       4.28 f
  data arrival time                                                  4.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_rhs_r_reg_17_/CK (DFFQX1TS)             0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2099/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2746/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2769/Y (AO22XLTS)                                      0.48       4.28 f
  u_fpalu_s2_mmux_rhs_r_reg_15_/D (DFFQX1TS)              0.00       4.28 f
  data arrival time                                                  4.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_rhs_r_reg_15_/CK (DFFQX1TS)             0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2743/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2777/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2802/Y (AO22XLTS)                                      0.48       4.28 f
  u_fpalu_s2_mmux_lhs_r_reg_15_/D (DFFQX1TS)              0.00       4.28 f
  data arrival time                                                  4.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFQX1TS)             0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2743/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2744/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2745/Y (AO22XLTS)                                      0.48       4.28 f
  u_fpalu_s2_mmux_rhs_r_reg_0_/D (DFFQX1TS)               0.00       4.28 f
  data arrival time                                                  4.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_rhs_r_reg_0_/CK (DFFQX1TS)              0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2743/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2784/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2794/Y (AO22XLTS)                                      0.48       4.28 f
  u_fpalu_s2_mmux_lhs_r_reg_8_/D (DFFQX1TS)               0.00       4.28 f
  data arrival time                                                  4.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_lhs_r_reg_8_/CK (DFFQX1TS)              0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2740/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2779/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2783/Y (AO22XLTS)                                      0.48       4.28 f
  u_fpalu_s2_mmux_lhs_r_reg_2_/D (DFFQX1TS)               0.00       4.28 f
  data arrival time                                                  4.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_lhs_r_reg_2_/CK (DFFQX1TS)              0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2740/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2789/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2790/Y (AO22XLTS)                                      0.48       4.28 f
  u_fpalu_s2_mmux_lhs_r_reg_5_/D (DFFQX1TS)               0.00       4.28 f
  data arrival time                                                  4.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (DFFQX1TS)              0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2740/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2789/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2792/Y (AO22XLTS)                                      0.48       4.28 f
  u_fpalu_s2_mmux_lhs_r_reg_6_/D (DFFQX1TS)               0.00       4.28 f
  data arrival time                                                  4.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_lhs_r_reg_6_/CK (DFFQX1TS)              0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2740/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2789/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2793/Y (AO22XLTS)                                      0.48       4.28 f
  u_fpalu_s2_mmux_lhs_r_reg_7_/D (DFFQX1TS)               0.00       4.28 f
  data arrival time                                                  4.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_lhs_r_reg_7_/CK (DFFQX1TS)              0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2743/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2777/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2800/Y (AO22XLTS)                                      0.48       4.28 f
  u_fpalu_s2_mmux_lhs_r_reg_13_/D (DFFQX1TS)              0.00       4.28 f
  data arrival time                                                  4.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_lhs_r_reg_13_/CK (DFFQX1TS)             0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2740/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2786/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2787/Y (AO22XLTS)                                      0.48       4.28 f
  u_fpalu_s2_mmux_lhs_r_reg_3_/D (DFFQX1TS)               0.00       4.28 f
  data arrival time                                                  4.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_lhs_r_reg_3_/CK (DFFQX1TS)              0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2740/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2786/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2788/Y (AO22XLTS)                                      0.48       4.28 f
  u_fpalu_s2_mmux_lhs_r_reg_4_/D (DFFQX1TS)               0.00       4.28 f
  data arrival time                                                  4.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_lhs_r_reg_4_/CK (DFFQX1TS)              0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2743/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2784/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2796/Y (AO22XLTS)                                      0.48       4.28 f
  u_fpalu_s2_mmux_lhs_r_reg_10_/D (DFFQX1TS)              0.00       4.28 f
  data arrival time                                                  4.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_lhs_r_reg_10_/CK (DFFQX1TS)             0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2740/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2786/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2798/Y (AO22XLTS)                                      0.48       4.28 f
  u_fpalu_s2_mmux_lhs_r_reg_11_/D (DFFQX1TS)              0.00       4.28 f
  data arrival time                                                  4.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFQX1TS)             0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2743/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2784/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2799/Y (AO22XLTS)                                      0.48       4.28 f
  u_fpalu_s2_mmux_lhs_r_reg_12_/D (DFFQX1TS)              0.00       4.28 f
  data arrival time                                                  4.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_lhs_r_reg_12_/CK (DFFQX1TS)             0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2743/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2777/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2801/Y (AO22XLTS)                                      0.48       4.28 f
  u_fpalu_s2_mmux_lhs_r_reg_14_/D (DFFQX1TS)              0.00       4.28 f
  data arrival time                                                  4.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_lhs_r_reg_14_/CK (DFFQX1TS)             0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2743/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2771/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2805/Y (AO22XLTS)                                      0.48       4.28 f
  u_fpalu_s2_mmux_lhs_r_reg_17_/D (DFFQX1TS)              0.00       4.28 f
  data arrival time                                                  4.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_lhs_r_reg_17_/CK (DFFQX1TS)             0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1765/Y (AOI22X1TS)                                     0.20       1.90 r
  U1766/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1767/Y (AOI21X1TS)                                     0.21       2.25 r
  U1768/Y (INVX2TS)                                       0.14       2.39 f
  U1840/Y (AOI222XLTS)                                    0.58       2.97 r
  U1236/Y (AOI2BB2XLTS)                                   0.60       3.57 r
  U1841/Y (INVX2TS)                                       0.27       3.84 f
  U1842/Y (CLKBUFX2TS)                                    0.27       4.11 f
  dout_29i[10] (out)                                      0.00       4.11 f
  data arrival time                                                  4.11

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -4.11
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFQX1TS)                   0.72       0.72 f
  U1201/Y (CLKBUFX2TS)                                    0.22       0.94 f
  U2182/Y (NAND2BXLTS)                                    0.31       1.25 f
  U2183/Y (OR4X2TS)                                       0.55       1.80 f
  U2184/Y (NOR2XLTS)                                      0.28       2.09 r
  U2185/Y (NAND2X1TS)                                     0.23       2.31 f
  U2186/Y (NOR2XLTS)                                      0.29       2.60 r
  U2187/Y (NAND2X1TS)                                     0.23       2.83 f
  U1656/Y (NOR2XLTS)                                      0.30       3.13 r
  U2188/Y (NAND2X1TS)                                     0.24       3.36 f
  U2189/Y (NOR2XLTS)                                      0.29       3.65 r
  U2190/Y (NAND2X1TS)                                     0.23       3.88 f
  U2214/Y (NAND2X1TS)                                     0.13       4.01 r
  U2215/Y (XNOR2X1TS)                                     0.24       4.25 f
  u_fpalu_s5_many_r_reg_12_/D (DFFQX1TS)                  0.00       4.25 f
  data arrival time                                                  4.25

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_r_reg_12_/CK (DFFQX1TS)                 0.00     389.90 r
  library setup time                                     -0.36     389.54
  data required time                                               389.54
  --------------------------------------------------------------------------
  data required time                                               389.54
  data arrival time                                                 -4.25
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1831/Y (AOI222XLTS)                                    0.52       3.30 r
  U1838/Y (OAI21X1TS)                                     0.47       3.77 f
  U1699/Y (CLKBUFX2TS)                                    0.34       4.11 f
  dout_29i[9] (out)                                       0.00       4.11 f
  data arrival time                                                  4.11

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -4.11
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1706/Y (AOI22X1TS)                                     0.20       1.90 r
  U1707/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1708/Y (AOI21X1TS)                                     0.25       2.29 r
  U1709/Y (AOI22X1TS)                                     0.23       2.52 f
  U1715/Y (AOI222XLTS)                                    0.67       3.19 r
  U1237/Y (AOI2BB2XLTS)                                   0.65       3.83 r
  U1843/Y (INVX2TS)                                       0.27       4.10 f
  dout[11] (out)                                          0.00       4.10 f
  data arrival time                                                  4.10

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -4.10
  --------------------------------------------------------------------------
  slack (MET)                                                      385.30


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1797/Y (AOI22X1TS)                                     0.34       3.12 r
  U1798/Y (INVX2TS)                                       0.14       3.26 f
  U1799/Y (AOI22X1TS)                                     0.22       3.48 r
  U1800/Y (OAI21X1TS)                                     0.28       3.76 f
  U1801/Y (CLKBUFX2TS)                                    0.34       4.10 f
  dout_29i[5] (out)                                       0.00       4.10 f
  data arrival time                                                  4.10

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -4.10
  --------------------------------------------------------------------------
  slack (MET)                                                      385.30


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.73       0.73 f
  U1928/Y (INVX2TS)                                       0.10       0.83 r
  U1929/Y (NOR2XLTS)                                      0.13       0.95 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.44 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.91 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.39 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.88 f
  U2097/Y (OAI22X1TS)                                     0.28       3.16 r
  U2098/Y (CLKBUFX2TS)                                    0.25       3.41 r
  U2099/Y (CLKBUFX2TS)                                    0.18       3.59 r
  U2749/Y (CLKBUFX2TS)                                    0.20       3.79 r
  U2756/Y (INVX2TS)                                       0.09       3.88 f
  U2757/Y (AO22XLTS)                                      0.38       4.27 f
  u_fpalu_s2_mmux_rhs_r_reg_4_/D (DFFQX1TS)               0.00       4.27 f
  data arrival time                                                  4.27

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_rhs_r_reg_4_/CK (DFFQX1TS)              0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.27
  --------------------------------------------------------------------------
  slack (MET)                                                      385.30


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.73       0.73 f
  U1928/Y (INVX2TS)                                       0.10       0.83 r
  U1929/Y (NOR2XLTS)                                      0.13       0.95 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.44 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.91 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.39 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.88 f
  U2097/Y (OAI22X1TS)                                     0.28       3.16 r
  U2098/Y (CLKBUFX2TS)                                    0.25       3.41 r
  U2099/Y (CLKBUFX2TS)                                    0.18       3.59 r
  U2749/Y (CLKBUFX2TS)                                    0.20       3.79 r
  U2756/Y (INVX2TS)                                       0.09       3.88 f
  U2760/Y (AO22XLTS)                                      0.38       4.27 f
  u_fpalu_s2_mmux_rhs_r_reg_7_/D (DFFQX1TS)               0.00       4.27 f
  data arrival time                                                  4.27

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_rhs_r_reg_7_/CK (DFFQX1TS)              0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.27
  --------------------------------------------------------------------------
  slack (MET)                                                      385.30


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.73       0.73 f
  U1928/Y (INVX2TS)                                       0.10       0.83 r
  U1929/Y (NOR2XLTS)                                      0.13       0.95 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.44 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.91 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.39 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.88 f
  U2097/Y (OAI22X1TS)                                     0.28       3.16 r
  U2098/Y (CLKBUFX2TS)                                    0.25       3.41 r
  U2099/Y (CLKBUFX2TS)                                    0.18       3.59 r
  U2749/Y (CLKBUFX2TS)                                    0.20       3.79 r
  U2756/Y (INVX2TS)                                       0.09       3.88 f
  U2759/Y (AO22XLTS)                                      0.38       4.27 f
  u_fpalu_s2_mmux_rhs_r_reg_6_/D (DFFQX1TS)               0.00       4.27 f
  data arrival time                                                  4.27

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_rhs_r_reg_6_/CK (DFFQX1TS)              0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.27
  --------------------------------------------------------------------------
  slack (MET)                                                      385.30


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.73       0.73 f
  U1928/Y (INVX2TS)                                       0.10       0.83 r
  U1929/Y (NOR2XLTS)                                      0.13       0.95 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.44 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.91 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.39 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.88 f
  U2097/Y (OAI22X1TS)                                     0.28       3.16 r
  U2098/Y (CLKBUFX2TS)                                    0.25       3.41 r
  U2099/Y (CLKBUFX2TS)                                    0.18       3.59 r
  U2749/Y (CLKBUFX2TS)                                    0.20       3.79 r
  U2756/Y (INVX2TS)                                       0.09       3.88 f
  U2758/Y (AO22XLTS)                                      0.38       4.27 f
  u_fpalu_s2_mmux_rhs_r_reg_5_/D (DFFQX1TS)               0.00       4.27 f
  data arrival time                                                  4.27

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_rhs_r_reg_5_/CK (DFFQX1TS)              0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.27
  --------------------------------------------------------------------------
  slack (MET)                                                      385.30


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1706/Y (AOI22X1TS)                                     0.20       1.90 r
  U1707/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1708/Y (AOI21X1TS)                                     0.25       2.29 r
  U1709/Y (AOI22X1TS)                                     0.23       2.52 f
  U1774/Y (NAND2X1TS)                                     0.18       2.69 r
  U1775/Y (INVX2TS)                                       0.10       2.80 f
  U1827/Y (AOI22X1TS)                                     0.16       2.95 r
  U1519/Y (OAI211XLTS)                                    0.27       3.23 f
  U1828/Y (AOI22X1TS)                                     0.25       3.47 r
  U1829/Y (OAI21X1TS)                                     0.29       3.76 f
  U1830/Y (CLKBUFX2TS)                                    0.34       4.10 f
  dout_29i[8] (out)                                       0.00       4.10 f
  data arrival time                                                  4.10

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -4.10
  --------------------------------------------------------------------------
  slack (MET)                                                      385.30


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.73       0.73 f
  U1928/Y (INVX2TS)                                       0.10       0.83 r
  U1929/Y (NOR2XLTS)                                      0.13       0.95 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.44 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.91 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.39 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.88 f
  U2097/Y (OAI22X1TS)                                     0.28       3.16 r
  U2098/Y (CLKBUFX2TS)                                    0.25       3.41 r
  U2099/Y (CLKBUFX2TS)                                    0.18       3.59 r
  U2100/Y (CLKBUFX2TS)                                    0.19       3.78 r
  U2101/Y (INVX2TS)                                       0.08       3.86 f
  U2765/Y (AO22XLTS)                                      0.38       4.24 f
  u_fpalu_s2_mmux_rhs_r_reg_12_/D (DFFQX1TS)              0.00       4.24 f
  data arrival time                                                  4.24

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_rhs_r_reg_12_/CK (DFFQX1TS)             0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.24
  --------------------------------------------------------------------------
  slack (MET)                                                      385.32


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.73       0.73 f
  U1928/Y (INVX2TS)                                       0.10       0.83 r
  U1929/Y (NOR2XLTS)                                      0.13       0.95 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.44 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.91 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.39 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.88 f
  U2097/Y (OAI22X1TS)                                     0.28       3.16 r
  U2098/Y (CLKBUFX2TS)                                    0.25       3.41 r
  U2099/Y (CLKBUFX2TS)                                    0.18       3.59 r
  U2100/Y (CLKBUFX2TS)                                    0.19       3.78 r
  U2101/Y (INVX2TS)                                       0.08       3.86 f
  U2764/Y (AO22XLTS)                                      0.38       4.24 f
  u_fpalu_s2_mmux_rhs_r_reg_11_/D (DFFQX1TS)              0.00       4.24 f
  data arrival time                                                  4.24

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_rhs_r_reg_11_/CK (DFFQX1TS)             0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.24
  --------------------------------------------------------------------------
  slack (MET)                                                      385.32


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.73       0.73 f
  U1928/Y (INVX2TS)                                       0.10       0.83 r
  U1929/Y (NOR2XLTS)                                      0.13       0.95 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.44 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.91 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.39 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.88 f
  U2097/Y (OAI22X1TS)                                     0.28       3.16 r
  U2098/Y (CLKBUFX2TS)                                    0.25       3.41 r
  U2099/Y (CLKBUFX2TS)                                    0.18       3.59 r
  U2100/Y (CLKBUFX2TS)                                    0.19       3.78 r
  U2101/Y (INVX2TS)                                       0.08       3.86 f
  U2103/Y (AO22XLTS)                                      0.38       4.24 f
  u_fpalu_s2_mmux_rhs_r_reg_10_/D (DFFQX1TS)              0.00       4.24 f
  data arrival time                                                  4.24

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_rhs_r_reg_10_/CK (DFFQX1TS)             0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.24
  --------------------------------------------------------------------------
  slack (MET)                                                      385.32


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.73       0.73 f
  U1928/Y (INVX2TS)                                       0.10       0.83 r
  U1929/Y (NOR2XLTS)                                      0.13       0.95 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.44 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.91 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.39 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.88 f
  U2097/Y (OAI22X1TS)                                     0.28       3.16 r
  U2098/Y (CLKBUFX2TS)                                    0.25       3.41 r
  U2099/Y (CLKBUFX2TS)                                    0.18       3.59 r
  U2100/Y (CLKBUFX2TS)                                    0.19       3.78 r
  U2101/Y (INVX2TS)                                       0.08       3.86 f
  U2761/Y (AO22XLTS)                                      0.38       4.24 f
  u_fpalu_s2_mmux_rhs_r_reg_8_/D (DFFQX1TS)               0.00       4.24 f
  data arrival time                                                  4.24

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_rhs_r_reg_8_/CK (DFFQX1TS)              0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.24
  --------------------------------------------------------------------------
  slack (MET)                                                      385.32


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.73       0.73 f
  U1928/Y (INVX2TS)                                       0.10       0.83 r
  U1929/Y (NOR2XLTS)                                      0.13       0.95 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.44 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.91 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.39 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.88 f
  U2097/Y (OAI22X1TS)                                     0.28       3.16 r
  U2098/Y (CLKBUFX2TS)                                    0.25       3.41 r
  U2743/Y (CLKBUFX2TS)                                    0.18       3.59 r
  U2744/Y (CLKBUFX2TS)                                    0.19       3.78 r
  U2766/Y (INVX2TS)                                       0.08       3.85 f
  U2768/Y (AO22XLTS)                                      0.38       4.24 f
  u_fpalu_s2_mmux_rhs_r_reg_14_/D (DFFQX1TS)              0.00       4.24 f
  data arrival time                                                  4.24

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_rhs_r_reg_14_/CK (DFFQX1TS)             0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.24
  --------------------------------------------------------------------------
  slack (MET)                                                      385.33


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.73       0.73 f
  U1928/Y (INVX2TS)                                       0.10       0.83 r
  U1929/Y (NOR2XLTS)                                      0.13       0.95 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.44 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.91 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.39 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.88 f
  U2097/Y (OAI22X1TS)                                     0.28       3.16 r
  U2098/Y (CLKBUFX2TS)                                    0.25       3.41 r
  U2743/Y (CLKBUFX2TS)                                    0.18       3.59 r
  U2744/Y (CLKBUFX2TS)                                    0.19       3.78 r
  U2766/Y (INVX2TS)                                       0.08       3.85 f
  U2767/Y (AO22XLTS)                                      0.38       4.24 f
  u_fpalu_s2_mmux_rhs_r_reg_13_/D (DFFQX1TS)              0.00       4.24 f
  data arrival time                                                  4.24

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_rhs_r_reg_13_/CK (DFFQX1TS)             0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.24
  --------------------------------------------------------------------------
  slack (MET)                                                      385.33


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.73       0.73 f
  U1928/Y (INVX2TS)                                       0.10       0.83 r
  U1929/Y (NOR2XLTS)                                      0.13       0.95 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.44 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.91 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.39 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.88 f
  U2097/Y (OAI22X1TS)                                     0.28       3.16 r
  U2098/Y (CLKBUFX2TS)                                    0.25       3.41 r
  U2099/Y (CLKBUFX2TS)                                    0.18       3.59 r
  U2751/Y (CLKBUFX2TS)                                    0.20       3.79 r
  U2752/Y (INVX2TS)                                       0.07       3.86 f
  U2754/Y (AO22XLTS)                                      0.38       4.24 f
  u_fpalu_s2_mmux_rhs_r_reg_2_/D (DFFQX1TS)               0.00       4.24 f
  data arrival time                                                  4.24

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_rhs_r_reg_2_/CK (DFFQX1TS)              0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.24
  --------------------------------------------------------------------------
  slack (MET)                                                      385.33


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.73       0.73 f
  U1928/Y (INVX2TS)                                       0.10       0.83 r
  U1929/Y (NOR2XLTS)                                      0.13       0.95 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.44 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.91 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.39 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.88 f
  U2097/Y (OAI22X1TS)                                     0.28       3.16 r
  U2098/Y (CLKBUFX2TS)                                    0.25       3.41 r
  U2099/Y (CLKBUFX2TS)                                    0.18       3.59 r
  U2751/Y (CLKBUFX2TS)                                    0.20       3.79 r
  U2752/Y (INVX2TS)                                       0.07       3.86 f
  U2755/Y (AO22XLTS)                                      0.38       4.24 f
  u_fpalu_s2_mmux_rhs_r_reg_3_/D (DFFQX1TS)               0.00       4.24 f
  data arrival time                                                  4.24

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_rhs_r_reg_3_/CK (DFFQX1TS)              0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.24
  --------------------------------------------------------------------------
  slack (MET)                                                      385.33


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2099/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2100/Y (CLKBUFX2TS)                                    0.25       3.81 f
  U2880/Y (AOI21X1TS)                                     0.17       3.97 r
  U2881/Y (XNOR2X1TS)                                     0.25       4.22 f
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/D (DFFQX1TS)          0.00       4.22 f
  data arrival time                                                  4.22

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/CK (DFFQX1TS)         0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -4.22
  --------------------------------------------------------------------------
  slack (MET)                                                      385.34


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1805/Y (OAI22X1TS)                                     0.37       2.72 f
  U1596/Y (AOI211XLTS)                                    0.47       3.19 r
  U1241/Y (AOI2BB2XLTS)                                   0.60       3.79 r
  U2609/Y (INVX2TS)                                       0.26       4.05 f
  dout_29i[17] (out)                                      0.00       4.05 f
  data arrival time                                                  4.05

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -4.05
  --------------------------------------------------------------------------
  slack (MET)                                                      385.35


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1706/Y (AOI22X1TS)                                     0.20       1.90 r
  U1707/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1708/Y (AOI21X1TS)                                     0.25       2.29 r
  U1783/Y (OAI22X1TS)                                     0.18       2.47 f
  U1681/Y (AOI211XLTS)                                    0.44       2.91 r
  U1240/Y (AOI2BB2XLTS)                                   0.60       3.51 r
  U1852/Y (INVX2TS)                                       0.27       3.78 f
  U1853/Y (CLKBUFX2TS)                                    0.27       4.04 f
  dout_29i[15] (out)                                      0.00       4.04 f
  data arrival time                                                  4.04

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -4.04
  --------------------------------------------------------------------------
  slack (MET)                                                      385.36


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1624/Y (OAI21XLTS)                                     0.41       2.76 f
  U1754/Y (AOI21X1TS)                                     0.23       2.99 r
  U1235/Y (AOI2BB2XLTS)                                   0.50       3.50 r
  U1847/Y (INVX2TS)                                       0.27       3.77 f
  U1848/Y (CLKBUFX2TS)                                    0.27       4.04 f
  dout_29i[13] (out)                                      0.00       4.04 f
  data arrival time                                                  4.04

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -4.04
  --------------------------------------------------------------------------
  slack (MET)                                                      385.36


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1706/Y (AOI22X1TS)                                     0.20       1.90 r
  U1707/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1708/Y (AOI21X1TS)                                     0.25       2.29 r
  U1709/Y (AOI22X1TS)                                     0.23       2.52 f
  U1715/Y (AOI222XLTS)                                    0.67       3.19 r
  U1723/Y (OAI21X1TS)                                     0.50       3.69 f
  U1698/Y (CLKBUFX2TS)                                    0.34       4.03 f
  dout_29i[0] (out)                                       0.00       4.03 f
  data arrival time                                                  4.03

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                      385.37


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFQX1TS)                   0.72       0.72 f
  U1201/Y (CLKBUFX2TS)                                    0.22       0.94 f
  U2182/Y (NAND2BXLTS)                                    0.31       1.25 f
  U2183/Y (OR4X2TS)                                       0.55       1.80 f
  U2184/Y (NOR2XLTS)                                      0.28       2.09 r
  U2185/Y (NAND2X1TS)                                     0.23       2.31 f
  U2186/Y (NOR2XLTS)                                      0.29       2.60 r
  U2187/Y (NAND2X1TS)                                     0.23       2.83 f
  U1656/Y (NOR2XLTS)                                      0.30       3.13 r
  U2188/Y (NAND2X1TS)                                     0.24       3.36 f
  U2189/Y (NOR2XLTS)                                      0.29       3.65 r
  U2190/Y (NAND2X1TS)                                     0.23       3.88 f
  U2213/Y (OA21XLTS)                                      0.28       4.16 f
  u_fpalu_s5_many_r_reg_11_/D (DFFQX1TS)                  0.00       4.16 f
  data arrival time                                                  4.16

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_r_reg_11_/CK (DFFQX1TS)                 0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                      385.40


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFSX1TS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFSX1TS)                 0.87       0.87 f
  U2035/Y (NOR2XLTS)                       0.49       1.36 r
  U2036/Y (INVX2TS)                        0.22       1.58 f
  U2037/Y (NOR2XLTS)                       0.35       1.93 r
  U2038/Y (INVX2TS)                        0.21       2.14 f
  U2039/Y (NOR4XLTS)                       0.59       2.73 r
  U2137/Y (INVX2TS)                        0.26       2.99 f
  U2141/Y (OAI211XLTS)                     0.35       3.34 r
  U1255/Y (OR4X2TS)                        0.32       3.66 r
  U1311/Y (INVX2TS)                        0.08       3.74 f
  U2142/Y (INVX2TS)                        0.09       3.82 r
  U2663/Y (AOI21X1TS)                      0.16       3.98 f
  U2927/Y (OAI22X1TS)                      0.19       4.17 r
  cycle_cnt_r_reg_2_/D (DFFSX1TS)          0.00       4.17 r
  data arrival time                                   4.17

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  cycle_cnt_r_reg_2_/CK (DFFSX1TS)         0.00     389.90 r
  library setup time                      -0.33     389.57
  data required time                                389.57
  -----------------------------------------------------------
  data required time                                389.57
  data arrival time                                  -4.17
  -----------------------------------------------------------
  slack (MET)                                       385.40


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFSX1TS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFSX1TS)                 0.87       0.87 f
  U2035/Y (NOR2XLTS)                       0.49       1.36 r
  U2036/Y (INVX2TS)                        0.22       1.58 f
  U2037/Y (NOR2XLTS)                       0.35       1.93 r
  U2038/Y (INVX2TS)                        0.21       2.14 f
  U2039/Y (NOR4XLTS)                       0.59       2.73 r
  U2137/Y (INVX2TS)                        0.26       2.99 f
  U2141/Y (OAI211XLTS)                     0.35       3.34 r
  U1255/Y (OR4X2TS)                        0.32       3.66 r
  U1311/Y (INVX2TS)                        0.08       3.74 f
  U2142/Y (INVX2TS)                        0.09       3.82 r
  U2663/Y (AOI21X1TS)                      0.16       3.98 f
  U2664/Y (OAI32X1TS)                      0.15       4.13 r
  cycle_cnt_r_reg_1_/D (DFFSX1TS)          0.00       4.13 r
  data arrival time                                   4.13

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  cycle_cnt_r_reg_1_/CK (DFFSX1TS)         0.00     389.90 r
  library setup time                      -0.35     389.55
  data required time                                389.55
  -----------------------------------------------------------
  data required time                                389.55
  data arrival time                                  -4.13
  -----------------------------------------------------------
  slack (MET)                                       385.42


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFSX1TS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFSX1TS)                 0.87       0.87 f
  U2035/Y (NOR2XLTS)                       0.49       1.36 r
  U2036/Y (INVX2TS)                        0.22       1.58 f
  U2037/Y (NOR2XLTS)                       0.35       1.93 r
  U2038/Y (INVX2TS)                        0.21       2.14 f
  U2039/Y (NOR4XLTS)                       0.59       2.73 r
  U2137/Y (INVX2TS)                        0.26       2.99 f
  U2141/Y (OAI211XLTS)                     0.35       3.34 r
  U1255/Y (OR4X2TS)                        0.32       3.66 r
  U1311/Y (INVX2TS)                        0.08       3.74 f
  U2142/Y (INVX2TS)                        0.09       3.82 r
  U2145/Y (AOI21X1TS)                      0.15       3.97 f
  U2573/Y (OAI32X1TS)                      0.15       4.12 r
  cycle_cnt_r_reg_3_/D (DFFSX1TS)          0.00       4.12 r
  data arrival time                                   4.12

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  cycle_cnt_r_reg_3_/CK (DFFSX1TS)         0.00     389.90 r
  library setup time                      -0.35     389.55
  data required time                                389.55
  -----------------------------------------------------------
  data required time                                389.55
  data arrival time                                  -4.12
  -----------------------------------------------------------
  slack (MET)                                       385.44


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1805/Y (OAI22X1TS)                                     0.37       2.72 f
  U1596/Y (AOI211XLTS)                                    0.47       3.19 r
  U1809/Y (OAI21X1TS)                                     0.44       3.62 f
  U1810/Y (CLKBUFX2TS)                                    0.34       3.96 f
  dout_29i[6] (out)                                       0.00       3.96 f
  data arrival time                                                  3.96

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -3.96
  --------------------------------------------------------------------------
  slack (MET)                                                      385.44


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1706/Y (AOI22X1TS)                                     0.20       1.90 r
  U1707/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1708/Y (AOI21X1TS)                                     0.25       2.29 r
  U1709/Y (AOI22X1TS)                                     0.23       2.52 f
  U1715/Y (AOI222XLTS)                                    0.67       3.19 r
  U1237/Y (AOI2BB2XLTS)                                   0.65       3.83 r
  U2986/Y (OAI2BB2XLTS)                                   0.29       4.13 f
  alumux_dly_r_reg_11_/D (DFFQX1TS)                       0.00       4.13 f
  data arrival time                                                  4.13

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  alumux_dly_r_reg_11_/CK (DFFQX1TS)                      0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.13
  --------------------------------------------------------------------------
  slack (MET)                                                      385.44


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1765/Y (AOI22X1TS)                                     0.20       1.90 r
  U1766/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1767/Y (AOI21X1TS)                                     0.21       2.25 r
  U1768/Y (INVX2TS)                                       0.14       2.39 f
  U1772/Y (AOI22X1TS)                                     0.16       2.55 r
  U1520/Y (OAI21XLTS)                                     0.14       2.69 f
  U1773/Y (AOI21X1TS)                                     0.21       2.91 r
  U1239/Y (AOI2BB2XLTS)                                   0.50       3.41 r
  U1850/Y (INVX2TS)                                       0.27       3.68 f
  U1851/Y (CLKBUFX2TS)                                    0.27       3.95 f
  dout_29i[14] (out)                                      0.00       3.95 f
  data arrival time                                                  3.95

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -3.95
  --------------------------------------------------------------------------
  slack (MET)                                                      385.45


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (EDFFX1TS)                0.59       0.59 f
  U2692/Y (AOI2BB1XLTS)                                   0.46       1.05 f
  intadd_2_U14/CO (CMPR32X2TS)                            0.69       1.74 f
  intadd_2_U13/CO (CMPR32X2TS)                            0.47       2.21 f
  intadd_2_U12/CO (CMPR32X2TS)                            0.47       2.68 f
  intadd_2_U11/CO (CMPR32X2TS)                            0.47       3.15 f
  intadd_2_U10/CO (CMPR32X2TS)                            0.47       3.63 f
  intadd_2_U9/S (CMPR32X2TS)                              0.48       4.11 f
  u_fpalu_s3_ps1_r_reg_7_/D (DFFQX1TS)                    0.00       4.11 f
  data arrival time                                                  4.11

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps1_r_reg_7_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -4.11
  --------------------------------------------------------------------------
  slack (MET)                                                      385.45


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (EDFFX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (EDFFX1TS)                 0.59       0.59 f
  U2685/Y (AOI2BB1XLTS)                                   0.46       1.05 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.74 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.21 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.68 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.15 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.63 f
  intadd_0_U11/S (CMPR32X2TS)                             0.48       4.11 f
  u_fpalu_s3_ps0_r_reg_7_/D (DFFQX1TS)                    0.00       4.11 f
  data arrival time                                                  4.11

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps0_r_reg_7_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -4.11
  --------------------------------------------------------------------------
  slack (MET)                                                      385.45


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFSX1TS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFSX1TS)                 0.87       0.87 f
  U2035/Y (NOR2XLTS)                       0.49       1.36 r
  U2036/Y (INVX2TS)                        0.22       1.58 f
  U2037/Y (NOR2XLTS)                       0.35       1.93 r
  U2038/Y (INVX2TS)                        0.21       2.14 f
  U2039/Y (NOR4XLTS)                       0.59       2.73 r
  U2137/Y (INVX2TS)                        0.26       2.99 f
  U2141/Y (OAI211XLTS)                     0.35       3.34 r
  U1255/Y (OR4X2TS)                        0.32       3.66 r
  U1312/Y (INVX2TS)                        0.09       3.75 f
  U1165/Y (AOI2BB2XLTS)                    0.20       3.95 r
  cycle_cnt_r_reg_0_/D (DFFRXLTS)          0.00       3.95 r
  data arrival time                                   3.95

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  cycle_cnt_r_reg_0_/CK (DFFRXLTS)         0.00     389.90 r
  library setup time                      -0.47     389.43
  data required time                                389.43
  -----------------------------------------------------------
  data required time                                389.43
  data arrival time                                  -3.95
  -----------------------------------------------------------
  slack (MET)                                       385.48


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1805/Y (OAI22X1TS)                                     0.37       2.72 f
  U1596/Y (AOI211XLTS)                                    0.47       3.19 r
  U1241/Y (AOI2BB2XLTS)                                   0.60       3.79 r
  U2994/Y (OAI2BB2XLTS)                                   0.29       4.08 f
  alumux_dly_r_reg_17_/D (DFFQX1TS)                       0.00       4.08 f
  data arrival time                                                  4.08

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  alumux_dly_r_reg_17_/CK (DFFQX1TS)                      0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.08
  --------------------------------------------------------------------------
  slack (MET)                                                      385.49


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1730/Y (AOI22X1TS)                                     0.22       1.92 r
  U1732/Y (NAND2X1TS)                                     0.19       2.11 f
  U1230/Y (AO22XLTS)                                      0.44       2.55 f
  U1229/Y (AOI211XLTS)                                    0.49       3.03 r
  U1244/Y (AOI2BB2XLTS)                                   0.61       3.64 r
  U2607/Y (INVX2TS)                                       0.26       3.90 f
  dout_29i[16] (out)                                      0.00       3.90 f
  data arrival time                                                  3.90

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -3.90
  --------------------------------------------------------------------------
  slack (MET)                                                      385.50


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.64       0.64 r
  U1322/Y (INVX2TS)                                       0.13       0.77 f
  U1323/Y (INVX2TS)                                       0.09       0.86 r
  U1334/Y (NOR2BX1TS)                                     0.36       1.22 r
  U1333/Y (INVX2TS)                                       0.21       1.43 f
  U1332/Y (INVX2TS)                                       0.12       1.55 r
  U1335/Y (INVX2TS)                                       0.09       1.64 f
  U1336/Y (INVX2TS)                                       0.10       1.74 r
  U1706/Y (AOI22X1TS)                                     0.14       1.88 f
  U1707/Y (OAI2BB1X1TS)                                   0.12       2.00 r
  U1708/Y (AOI21X1TS)                                     0.12       2.12 f
  U1709/Y (AOI22X1TS)                                     0.28       2.40 r
  U1774/Y (NAND2X1TS)                                     0.20       2.60 f
  U1775/Y (INVX2TS)                                       0.10       2.70 r
  U1827/Y (AOI22X1TS)                                     0.10       2.80 f
  U1519/Y (OAI211XLTS)                                    0.26       3.06 r
  U1828/Y (AOI22X1TS)                                     0.30       3.36 f
  U1829/Y (OAI21X1TS)                                     0.28       3.64 r
  U2375/Y (INVX2TS)                                       0.22       3.86 f
  U2983/Y (OAI2BB2XLTS)                                   0.23       4.09 r
  alumux_dly_r_reg_8_/D (DFFQX1TS)                        0.00       4.09 r
  data arrival time                                                  4.09

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  alumux_dly_r_reg_8_/CK (DFFQX1TS)                       0.00     389.90 r
  library setup time                                     -0.30     389.60
  data required time                                               389.60
  --------------------------------------------------------------------------
  data required time                                               389.60
  data arrival time                                                 -4.09
  --------------------------------------------------------------------------
  slack (MET)                                                      385.51


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1831/Y (AOI222XLTS)                                    0.52       3.30 r
  U1838/Y (OAI21X1TS)                                     0.47       3.77 f
  U2382/Y (INVX2TS)                                       0.16       3.93 r
  U2984/Y (OAI2BB2XLTS)                                   0.13       4.05 f
  alumux_dly_r_reg_9_/D (DFFQX1TS)                        0.00       4.05 f
  data arrival time                                                  4.05

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  alumux_dly_r_reg_9_/CK (DFFQX1TS)                       0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.05
  --------------------------------------------------------------------------
  slack (MET)                                                      385.52


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1797/Y (AOI22X1TS)                                     0.34       3.12 r
  U1798/Y (INVX2TS)                                       0.14       3.26 f
  U1799/Y (AOI22X1TS)                                     0.22       3.48 r
  U1800/Y (OAI21X1TS)                                     0.28       3.76 f
  U2390/Y (INVX2TS)                                       0.16       3.92 r
  U2979/Y (OAI2BB2XLTS)                                   0.13       4.05 f
  alumux_dly_r_reg_5_/D (DFFQX1TS)                        0.00       4.05 f
  data arrival time                                                  4.05

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  alumux_dly_r_reg_5_/CK (DFFQX1TS)                       0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.05
  --------------------------------------------------------------------------
  slack (MET)                                                      385.52


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2099/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2746/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2747/Y (INVX2TS)                                       0.13       3.93 r
  U2782/Y (AOI22X1TS)                                     0.10       4.02 f
  u_fpalu_s2_mmux_lhs_r_reg_1_/D (DFFQX1TS)               0.00       4.02 f
  data arrival time                                                  4.02

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_lhs_r_reg_1_/CK (DFFQX1TS)              0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.02
  --------------------------------------------------------------------------
  slack (MET)                                                      385.55


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2099/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2746/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2747/Y (INVX2TS)                                       0.13       3.93 r
  U2762/Y (AOI22X1TS)                                     0.10       4.02 f
  u_fpalu_s2_mmux_rhs_r_reg_9_/D (DFFQX1TS)               0.00       4.02 f
  data arrival time                                                  4.02

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_rhs_r_reg_9_/CK (DFFQX1TS)              0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.02
  --------------------------------------------------------------------------
  slack (MET)                                                      385.55


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2099/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2746/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2747/Y (INVX2TS)                                       0.13       3.93 r
  U2750/Y (AOI22X1TS)                                     0.10       4.02 f
  u_fpalu_s2_mmux_rhs_r_reg_1_/D (DFFQX1TS)               0.00       4.02 f
  data arrival time                                                  4.02

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_rhs_r_reg_1_/CK (DFFQX1TS)              0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.02
  --------------------------------------------------------------------------
  slack (MET)                                                      385.55


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2099/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2746/Y (CLKBUFX2TS)                                    0.24       3.80 f
  U2747/Y (INVX2TS)                                       0.13       3.93 r
  U2795/Y (AOI22X1TS)                                     0.10       4.02 f
  u_fpalu_s2_mmux_lhs_r_reg_9_/D (DFFQX1TS)               0.00       4.02 f
  data arrival time                                                  4.02

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFQX1TS)              0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -4.02
  --------------------------------------------------------------------------
  slack (MET)                                                      385.55


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1765/Y (AOI22X1TS)                                     0.20       1.90 r
  U1766/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1767/Y (AOI21X1TS)                                     0.21       2.25 r
  U1768/Y (INVX2TS)                                       0.14       2.39 f
  U1840/Y (AOI222XLTS)                                    0.58       2.97 r
  U1236/Y (AOI2BB2XLTS)                                   0.60       3.57 r
  U1841/Y (INVX2TS)                                       0.27       3.84 f
  dout[10] (out)                                          0.00       3.84 f
  data arrival time                                                  3.84

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                      385.56


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1984/Y (AOI22X1TS)                                     0.38       2.65 r
  U1985/Y (INVX2TS)                                       0.17       2.83 f
  U2546/Y (NAND2X1TS)                                     0.23       3.06 r
  U2547/Y (INVX2TS)                                       0.18       3.23 f
  U2566/Y (AOI22X1TS)                                     0.21       3.44 r
  U2567/Y (OAI21XLTS)                                     0.13       3.57 f
  u_fpalu_s2_br4_pp_r_reg_1_/D (EDFFX1TS)                 0.00       3.57 f
  data arrival time                                                  3.57

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_1_/CK (EDFFX1TS)                0.00     389.90 r
  library setup time                                     -0.75     389.15
  data required time                                               389.15
  --------------------------------------------------------------------------
  data required time                                               389.15
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                      385.58


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1706/Y (AOI22X1TS)                                     0.20       1.90 r
  U1707/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1708/Y (AOI21X1TS)                                     0.25       2.29 r
  U1709/Y (AOI22X1TS)                                     0.23       2.52 f
  U1715/Y (AOI222XLTS)                                    0.67       3.19 r
  U1723/Y (OAI21X1TS)                                     0.50       3.69 f
  U2372/Y (INVX2TS)                                       0.16       3.85 r
  U2971/Y (OAI2BB2XLTS)                                   0.13       3.98 f
  alumux_dly_r_reg_0_/D (DFFQX1TS)                        0.00       3.98 f
  data arrival time                                                  3.98

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  alumux_dly_r_reg_0_/CK (DFFQX1TS)                       0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -3.98
  --------------------------------------------------------------------------
  slack (MET)                                                      385.59


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1984/Y (AOI22X1TS)                                     0.38       2.65 r
  U1985/Y (INVX2TS)                                       0.17       2.83 f
  U2546/Y (NAND2X1TS)                                     0.23       3.06 r
  U2547/Y (INVX2TS)                                       0.18       3.23 f
  U2548/Y (AOI22X1TS)                                     0.17       3.40 r
  U1690/Y (OAI21XLTS)                                     0.13       3.53 f
  u_fpalu_s2_br4_pp_r_reg_3_/D (EDFFX1TS)                 0.00       3.53 f
  data arrival time                                                  3.53

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_3_/CK (EDFFX1TS)                0.00     389.90 r
  library setup time                                     -0.75     389.15
  data required time                                               389.15
  --------------------------------------------------------------------------
  data required time                                               389.15
  data arrival time                                                 -3.53
  --------------------------------------------------------------------------
  slack (MET)                                                      385.62


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1984/Y (AOI22X1TS)                                     0.38       2.65 r
  U1985/Y (INVX2TS)                                       0.17       2.83 f
  U2546/Y (NAND2X1TS)                                     0.23       3.06 r
  U2547/Y (INVX2TS)                                       0.18       3.23 f
  U2551/Y (AOI22X1TS)                                     0.17       3.40 r
  U2552/Y (OAI21XLTS)                                     0.13       3.53 f
  u_fpalu_s2_br4_pp_r_reg_5_/D (EDFFX1TS)                 0.00       3.53 f
  data arrival time                                                  3.53

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_5_/CK (EDFFX1TS)                0.00     389.90 r
  library setup time                                     -0.75     389.15
  data required time                                               389.15
  --------------------------------------------------------------------------
  data required time                                               389.15
  data arrival time                                                 -3.53
  --------------------------------------------------------------------------
  slack (MET)                                                      385.62


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1984/Y (AOI22X1TS)                                     0.38       2.65 r
  U1985/Y (INVX2TS)                                       0.17       2.83 f
  U2546/Y (NAND2X1TS)                                     0.23       3.06 r
  U2547/Y (INVX2TS)                                       0.18       3.23 f
  U2558/Y (AOI22X1TS)                                     0.17       3.40 r
  U2559/Y (OAI21XLTS)                                     0.13       3.53 f
  u_fpalu_s2_br4_pp_r_reg_8_/D (EDFFX1TS)                 0.00       3.53 f
  data arrival time                                                  3.53

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_8_/CK (EDFFX1TS)                0.00     389.90 r
  library setup time                                     -0.75     389.15
  data required time                                               389.15
  --------------------------------------------------------------------------
  data required time                                               389.15
  data arrival time                                                 -3.53
  --------------------------------------------------------------------------
  slack (MET)                                                      385.62


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1706/Y (AOI22X1TS)                                     0.20       1.90 r
  U1707/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1708/Y (AOI21X1TS)                                     0.25       2.29 r
  U1783/Y (OAI22X1TS)                                     0.18       2.47 f
  U1681/Y (AOI211XLTS)                                    0.44       2.91 r
  U1240/Y (AOI2BB2XLTS)                                   0.60       3.51 r
  U1852/Y (INVX2TS)                                       0.27       3.78 f
  dout[15] (out)                                          0.00       3.78 f
  data arrival time                                                  3.78

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                      385.62


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1984/Y (AOI22X1TS)                                     0.38       2.65 r
  U1985/Y (INVX2TS)                                       0.17       2.83 f
  U2546/Y (NAND2X1TS)                                     0.23       3.06 r
  U1553/Y (INVX2TS)                                       0.17       3.22 f
  U2564/Y (AOI22X1TS)                                     0.17       3.39 r
  U2565/Y (OAI21XLTS)                                     0.13       3.52 f
  u_fpalu_s2_br4_pp_r_reg_2_/D (EDFFX1TS)                 0.00       3.52 f
  data arrival time                                                  3.52

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_2_/CK (EDFFX1TS)                0.00     389.90 r
  library setup time                                     -0.75     389.15
  data required time                                               389.15
  --------------------------------------------------------------------------
  data required time                                               389.15
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (MET)                                                      385.63


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1984/Y (AOI22X1TS)                                     0.38       2.65 r
  U1985/Y (INVX2TS)                                       0.17       2.83 f
  U2546/Y (NAND2X1TS)                                     0.23       3.06 r
  U1554/Y (INVX2TS)                                       0.17       3.22 f
  U2556/Y (AOI22X1TS)                                     0.17       3.39 r
  U2557/Y (OAI21XLTS)                                     0.13       3.52 f
  u_fpalu_s2_br4_pp_r_reg_4_/D (EDFFX1TS)                 0.00       3.52 f
  data arrival time                                                  3.52

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_4_/CK (EDFFX1TS)                0.00     389.90 r
  library setup time                                     -0.75     389.15
  data required time                                               389.15
  --------------------------------------------------------------------------
  data required time                                               389.15
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (MET)                                                      385.63


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1984/Y (AOI22X1TS)                                     0.38       2.65 r
  U1985/Y (INVX2TS)                                       0.17       2.83 f
  U2546/Y (NAND2X1TS)                                     0.23       3.06 r
  U1553/Y (INVX2TS)                                       0.17       3.22 f
  U2560/Y (AOI22X1TS)                                     0.17       3.39 r
  U2561/Y (OAI21XLTS)                                     0.13       3.52 f
  u_fpalu_s2_br4_pp_r_reg_6_/D (EDFFX1TS)                 0.00       3.52 f
  data arrival time                                                  3.52

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_6_/CK (EDFFX1TS)                0.00     389.90 r
  library setup time                                     -0.75     389.15
  data required time                                               389.15
  --------------------------------------------------------------------------
  data required time                                               389.15
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (MET)                                                      385.63


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1984/Y (AOI22X1TS)                                     0.38       2.65 r
  U1985/Y (INVX2TS)                                       0.17       2.83 f
  U2546/Y (NAND2X1TS)                                     0.23       3.06 r
  U1554/Y (INVX2TS)                                       0.17       3.22 f
  U2549/Y (AOI22X1TS)                                     0.17       3.39 r
  U2550/Y (OAI21XLTS)                                     0.13       3.52 f
  u_fpalu_s2_br4_pp_r_reg_7_/D (EDFFX1TS)                 0.00       3.52 f
  data arrival time                                                  3.52

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_7_/CK (EDFFX1TS)                0.00     389.90 r
  library setup time                                     -0.75     389.15
  data required time                                               389.15
  --------------------------------------------------------------------------
  data required time                                               389.15
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (MET)                                                      385.63


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1984/Y (AOI22X1TS)                                     0.38       2.65 r
  U1985/Y (INVX2TS)                                       0.17       2.83 f
  U2546/Y (NAND2X1TS)                                     0.23       3.06 r
  U1554/Y (INVX2TS)                                       0.17       3.22 f
  U2562/Y (AOI22X1TS)                                     0.17       3.39 r
  U2563/Y (OAI21XLTS)                                     0.13       3.52 f
  u_fpalu_s2_br4_pp_r_reg_9_/D (EDFFX1TS)                 0.00       3.52 f
  data arrival time                                                  3.52

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_9_/CK (EDFFX1TS)                0.00     389.90 r
  library setup time                                     -0.75     389.15
  data required time                                               389.15
  --------------------------------------------------------------------------
  data required time                                               389.15
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (MET)                                                      385.63


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1984/Y (AOI22X1TS)                                     0.38       2.65 r
  U1985/Y (INVX2TS)                                       0.17       2.83 f
  U2546/Y (NAND2X1TS)                                     0.23       3.06 r
  U1553/Y (INVX2TS)                                       0.17       3.22 f
  U2553/Y (AOI22X1TS)                                     0.17       3.39 r
  U2554/Y (OAI21XLTS)                                     0.13       3.52 f
  u_fpalu_s2_br4_pp_r_reg_10_/D (EDFFX1TS)                0.00       3.52 f
  data arrival time                                                  3.52

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_10_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.75     389.15
  data required time                                               389.15
  --------------------------------------------------------------------------
  data required time                                               389.15
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (MET)                                                      385.63


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1624/Y (OAI21XLTS)                                     0.41       2.76 f
  U1754/Y (AOI21X1TS)                                     0.23       2.99 r
  U1235/Y (AOI2BB2XLTS)                                   0.50       3.50 r
  U1847/Y (INVX2TS)                                       0.27       3.77 f
  dout[13] (out)                                          0.00       3.77 f
  data arrival time                                                  3.77

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                      385.63


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1831/Y (AOI222XLTS)                                    0.52       3.30 r
  U1838/Y (OAI21X1TS)                                     0.47       3.77 f
  dout[9] (out)                                           0.00       3.77 f
  data arrival time                                                  3.77

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                      385.63


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1797/Y (AOI22X1TS)                                     0.34       3.12 r
  U1798/Y (INVX2TS)                                       0.14       3.26 f
  U1799/Y (AOI22X1TS)                                     0.22       3.48 r
  U1800/Y (OAI21X1TS)                                     0.28       3.76 f
  dout[5] (out)                                           0.00       3.76 f
  data arrival time                                                  3.76

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                      385.64


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1730/Y (AOI22X1TS)                                     0.22       1.92 r
  U1732/Y (NAND2X1TS)                                     0.19       2.11 f
  U1230/Y (AO22XLTS)                                      0.44       2.55 f
  U1229/Y (AOI211XLTS)                                    0.49       3.03 r
  U1244/Y (AOI2BB2XLTS)                                   0.61       3.64 r
  U2993/Y (OAI2BB2XLTS)                                   0.29       3.93 f
  alumux_dly_r_reg_16_/D (DFFQX1TS)                       0.00       3.93 f
  data arrival time                                                  3.93

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  alumux_dly_r_reg_16_/CK (DFFQX1TS)                      0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -3.93
  --------------------------------------------------------------------------
  slack (MET)                                                      385.64


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1706/Y (AOI22X1TS)                                     0.20       1.90 r
  U1707/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1708/Y (AOI21X1TS)                                     0.25       2.29 r
  U1709/Y (AOI22X1TS)                                     0.23       2.52 f
  U1774/Y (NAND2X1TS)                                     0.18       2.69 r
  U1775/Y (INVX2TS)                                       0.10       2.80 f
  U1827/Y (AOI22X1TS)                                     0.16       2.95 r
  U1519/Y (OAI211XLTS)                                    0.27       3.23 f
  U1828/Y (AOI22X1TS)                                     0.25       3.47 r
  U1829/Y (OAI21X1TS)                                     0.29       3.76 f
  dout[8] (out)                                           0.00       3.76 f
  data arrival time                                                  3.76

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                      385.64


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1765/Y (AOI22X1TS)                                     0.20       1.90 r
  U1766/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1767/Y (AOI21X1TS)                                     0.21       2.25 r
  U1521/Y (OAI21XLTS)                                     0.17       2.42 f
  U1231/Y (AOI211XLTS)                                    0.47       2.89 r
  U1242/Y (AOI2BB2XLTS)                                   0.60       3.49 r
  U2605/Y (INVX2TS)                                       0.26       3.75 f
  dout_29i[18] (out)                                      0.00       3.75 f
  data arrival time                                                  3.75

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                      385.64


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1805/Y (OAI22X1TS)                                     0.37       2.72 f
  U1596/Y (AOI211XLTS)                                    0.47       3.19 r
  U1809/Y (OAI21X1TS)                                     0.44       3.62 f
  U2388/Y (INVX2TS)                                       0.16       3.78 r
  U2980/Y (OAI2BB2XLTS)                                   0.13       3.91 f
  alumux_dly_r_reg_6_/D (DFFQX1TS)                        0.00       3.91 f
  data arrival time                                                  3.91

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  alumux_dly_r_reg_6_/CK (DFFQX1TS)                       0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -3.91
  --------------------------------------------------------------------------
  slack (MET)                                                      385.66


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1978/Y (AOI22X1TS)                                     0.34       2.61 r
  U1170/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1256/Y (OR2X1TS)                                       0.28       3.15 r
  U1411/Y (INVX2TS)                                       0.15       3.30 f
  U2062/Y (INVX2TS)                                       0.08       3.37 r
  U1695/Y (OAI21XLTS)                                     0.11       3.48 f
  u_fpalu_s2_br4_pp_r_reg_59_/D (EDFFX1TS)                0.00       3.48 f
  data arrival time                                                  3.48

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_59_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.75     389.15
  data required time                                               389.15
  --------------------------------------------------------------------------
  data required time                                               389.15
  data arrival time                                                 -3.48
  --------------------------------------------------------------------------
  slack (MET)                                                      385.66


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1976/Y (AOI22X1TS)                                     0.34       2.61 r
  U1168/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1258/Y (OR2X1TS)                                       0.28       3.15 r
  U1417/Y (INVX2TS)                                       0.15       3.30 f
  U2081/Y (INVX2TS)                                       0.08       3.37 r
  U2544/Y (OAI21XLTS)                                     0.11       3.48 f
  u_fpalu_s2_br4_pp_r_reg_35_/D (EDFFX1TS)                0.00       3.48 f
  data arrival time                                                  3.48

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_35_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.75     389.15
  data required time                                               389.15
  --------------------------------------------------------------------------
  data required time                                               389.15
  data arrival time                                                 -3.48
  --------------------------------------------------------------------------
  slack (MET)                                                      385.66


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1982/Y (AOI22X1TS)                                     0.34       2.61 r
  U1167/Y (CLKBUFX2TS)                                    0.26       2.88 r
  U1257/Y (OR2X1TS)                                       0.28       3.15 r
  U1423/Y (INVX2TS)                                       0.15       3.30 f
  U2086/Y (INVX2TS)                                       0.08       3.37 r
  U2541/Y (OAI21XLTS)                                     0.11       3.48 f
  u_fpalu_s2_br4_pp_r_reg_47_/D (EDFFX1TS)                0.00       3.48 f
  data arrival time                                                  3.48

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_47_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.75     389.15
  data required time                                               389.15
  --------------------------------------------------------------------------
  data required time                                               389.15
  data arrival time                                                 -3.48
  --------------------------------------------------------------------------
  slack (MET)                                                      385.67


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1706/Y (AOI22X1TS)                                     0.20       1.90 r
  U1707/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1708/Y (AOI21X1TS)                                     0.25       2.29 r
  U1709/Y (AOI22X1TS)                                     0.23       2.52 f
  U1774/Y (NAND2X1TS)                                     0.18       2.69 r
  U1775/Y (INVX2TS)                                       0.10       2.80 f
  U1827/Y (AOI22X1TS)                                     0.16       2.95 r
  U1519/Y (OAI211XLTS)                                    0.27       3.23 f
  U2340/Y (AOI22X1TS)                                     0.32       3.55 r
  U2608/Y (INVX2TS)                                       0.18       3.73 f
  dout_29i[19] (out)                                      0.00       3.73 f
  data arrival time                                                  3.73

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                      385.67


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1730/Y (AOI22X1TS)                                     0.22       1.92 r
  U1732/Y (NAND2X1TS)                                     0.19       2.11 f
  U1736/Y (AOI22X1TS)                                     0.20       2.31 r
  U1663/Y (OAI21XLTS)                                     0.14       2.46 f
  U1737/Y (AOI21X1TS)                                     0.22       2.67 r
  U1238/Y (AOI2BB2XLTS)                                   0.51       3.18 r
  U1845/Y (INVX2TS)                                       0.27       3.45 f
  U1846/Y (CLKBUFX2TS)                                    0.27       3.72 f
  dout_29i[12] (out)                                      0.00       3.72 f
  data arrival time                                                  3.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                      385.68


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1765/Y (AOI22X1TS)                                     0.20       1.90 r
  U1766/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1767/Y (AOI21X1TS)                                     0.21       2.25 r
  U1768/Y (INVX2TS)                                       0.14       2.39 f
  U1840/Y (AOI222XLTS)                                    0.58       2.97 r
  U1236/Y (AOI2BB2XLTS)                                   0.60       3.57 r
  U2985/Y (OAI2BB2XLTS)                                   0.29       3.87 f
  alumux_dly_r_reg_10_/D (DFFQX1TS)                       0.00       3.87 f
  data arrival time                                                  3.87

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  alumux_dly_r_reg_10_/CK (DFFQX1TS)                      0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -3.87
  --------------------------------------------------------------------------
  slack (MET)                                                      385.70


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1706/Y (AOI22X1TS)                                     0.20       1.90 r
  U1707/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1708/Y (AOI21X1TS)                                     0.25       2.29 r
  U1709/Y (AOI22X1TS)                                     0.23       2.52 f
  U1715/Y (AOI222XLTS)                                    0.67       3.19 r
  U1723/Y (OAI21X1TS)                                     0.50       3.69 f
  dout[0] (out)                                           0.00       3.69 f
  data arrival time                                                  3.69

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                      385.71


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1765/Y (AOI22X1TS)                                     0.20       1.90 r
  U1766/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1767/Y (AOI21X1TS)                                     0.21       2.25 r
  U1768/Y (INVX2TS)                                       0.14       2.39 f
  U1772/Y (AOI22X1TS)                                     0.16       2.55 r
  U1520/Y (OAI21XLTS)                                     0.14       2.69 f
  U1773/Y (AOI21X1TS)                                     0.21       2.91 r
  U1239/Y (AOI2BB2XLTS)                                   0.50       3.41 r
  U1850/Y (INVX2TS)                                       0.27       3.68 f
  dout[14] (out)                                          0.00       3.68 f
  data arrival time                                                  3.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (MET)                                                      385.72


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1739/Y (AOI22X1TS)                                     0.28       3.06 r
  U1740/Y (OAI21X1TS)                                     0.28       3.34 f
  U1741/Y (CLKBUFX2TS)                                    0.34       3.68 f
  dout_29i[1] (out)                                       0.00       3.68 f
  data arrival time                                                  3.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (MET)                                                      385.72


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1706/Y (AOI22X1TS)                                     0.20       1.90 r
  U1707/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1708/Y (AOI21X1TS)                                     0.25       2.29 r
  U1783/Y (OAI22X1TS)                                     0.18       2.47 f
  U1681/Y (AOI211XLTS)                                    0.44       2.91 r
  U1790/Y (OAI21X1TS)                                     0.44       3.34 f
  U1791/Y (CLKBUFX2TS)                                    0.34       3.68 f
  dout_29i[4] (out)                                       0.00       3.68 f
  data arrival time                                                  3.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (MET)                                                      385.72


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1765/Y (AOI22X1TS)                                     0.20       1.90 r
  U1766/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1767/Y (AOI21X1TS)                                     0.21       2.25 r
  U1521/Y (OAI21XLTS)                                     0.17       2.42 f
  U1231/Y (AOI211XLTS)                                    0.47       2.89 r
  U1819/Y (OAI21X1TS)                                     0.44       3.33 f
  U1820/Y (CLKBUFX2TS)                                    0.34       3.66 f
  dout_29i[7] (out)                                       0.00       3.66 f
  data arrival time                                                  3.66

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (MET)                                                      385.74


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1440/Y (INVX2TS)                                       0.37       2.27 f
  U1981/Y (NOR2XLTS)                                      0.31       2.58 r
  U2530/Y (OAI2BB1X1TS)                                   0.43       3.01 r
  U1402/Y (INVX2TS)                                       0.16       3.17 f
  U1403/Y (INVX2TS)                                       0.11       3.28 r
  U2901/Y (OAI22X1TS)                                     0.13       3.40 f
  u_fpalu_s2_br4_pp_r_reg_61_/D (EDFFX1TS)                0.00       3.40 f
  data arrival time                                                  3.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_61_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -3.40
  --------------------------------------------------------------------------
  slack (MET)                                                      385.74


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1440/Y (INVX2TS)                                       0.37       2.27 f
  U1981/Y (NOR2XLTS)                                      0.31       2.58 r
  U2530/Y (OAI2BB1X1TS)                                   0.43       3.01 r
  U1402/Y (INVX2TS)                                       0.16       3.17 f
  U1403/Y (INVX2TS)                                       0.11       3.28 r
  U2902/Y (OAI22X1TS)                                     0.13       3.40 f
  u_fpalu_s2_br4_pp_r_reg_62_/D (EDFFX1TS)                0.00       3.40 f
  data arrival time                                                  3.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_62_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -3.40
  --------------------------------------------------------------------------
  slack (MET)                                                      385.74


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1440/Y (INVX2TS)                                       0.37       2.27 f
  U1981/Y (NOR2XLTS)                                      0.31       2.58 r
  U2530/Y (OAI2BB1X1TS)                                   0.43       3.01 r
  U1402/Y (INVX2TS)                                       0.16       3.17 f
  U1403/Y (INVX2TS)                                       0.11       3.28 r
  U2903/Y (OAI22X1TS)                                     0.13       3.40 f
  u_fpalu_s2_br4_pp_r_reg_63_/D (EDFFX1TS)                0.00       3.40 f
  data arrival time                                                  3.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_63_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -3.40
  --------------------------------------------------------------------------
  slack (MET)                                                      385.74


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1440/Y (INVX2TS)                                       0.37       2.27 f
  U1981/Y (NOR2XLTS)                                      0.31       2.58 r
  U2530/Y (OAI2BB1X1TS)                                   0.43       3.01 r
  U1402/Y (INVX2TS)                                       0.16       3.17 f
  U1403/Y (INVX2TS)                                       0.11       3.28 r
  U2904/Y (OAI22X1TS)                                     0.13       3.40 f
  u_fpalu_s2_br4_pp_r_reg_64_/D (EDFFX1TS)                0.00       3.40 f
  data arrival time                                                  3.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_64_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -3.40
  --------------------------------------------------------------------------
  slack (MET)                                                      385.74


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1440/Y (INVX2TS)                                       0.37       2.27 f
  U1981/Y (NOR2XLTS)                                      0.31       2.58 r
  U2530/Y (OAI2BB1X1TS)                                   0.43       3.01 r
  U1402/Y (INVX2TS)                                       0.16       3.17 f
  U1404/Y (INVX2TS)                                       0.10       3.27 r
  U2909/Y (OAI22X1TS)                                     0.12       3.39 f
  u_fpalu_s2_br4_pp_r_reg_69_/D (EDFFX1TS)                0.00       3.39 f
  data arrival time                                                  3.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_69_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -3.39
  --------------------------------------------------------------------------
  slack (MET)                                                      385.75


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1440/Y (INVX2TS)                                       0.37       2.27 f
  U1981/Y (NOR2XLTS)                                      0.31       2.58 r
  U2530/Y (OAI2BB1X1TS)                                   0.43       3.01 r
  U1402/Y (INVX2TS)                                       0.16       3.17 f
  U1404/Y (INVX2TS)                                       0.10       3.27 r
  U2907/Y (OAI22X1TS)                                     0.12       3.39 f
  u_fpalu_s2_br4_pp_r_reg_67_/D (EDFFX1TS)                0.00       3.39 f
  data arrival time                                                  3.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_67_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -3.39
  --------------------------------------------------------------------------
  slack (MET)                                                      385.75


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1440/Y (INVX2TS)                                       0.37       2.27 f
  U1981/Y (NOR2XLTS)                                      0.31       2.58 r
  U2530/Y (OAI2BB1X1TS)                                   0.43       3.01 r
  U1402/Y (INVX2TS)                                       0.16       3.17 f
  U1404/Y (INVX2TS)                                       0.10       3.27 r
  U2905/Y (OAI22X1TS)                                     0.12       3.39 f
  u_fpalu_s2_br4_pp_r_reg_65_/D (EDFFX1TS)                0.00       3.39 f
  data arrival time                                                  3.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_65_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -3.39
  --------------------------------------------------------------------------
  slack (MET)                                                      385.75


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.65 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.05 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.46 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.43       2.88 r
  U2097/Y (OAI22X1TS)                                     0.20       3.08 f
  U2098/Y (CLKBUFX2TS)                                    0.25       3.33 f
  U2099/Y (CLKBUFX2TS)                                    0.23       3.56 f
  U2100/Y (CLKBUFX2TS)                                    0.25       3.81 f
  u_fpalu_s2_ea_gte_eb_r_reg/D (DFFQX1TS)                 0.00       3.81 f
  data arrival time                                                  3.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                      385.75


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1624/Y (OAI21XLTS)                                     0.41       2.76 f
  U1754/Y (AOI21X1TS)                                     0.23       2.99 r
  U1760/Y (OAI21X1TS)                                     0.31       3.30 f
  U1761/Y (CLKBUFX2TS)                                    0.34       3.64 f
  dout_29i[2] (out)                                       0.00       3.64 f
  data arrival time                                                  3.64

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                      385.76


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1706/Y (AOI22X1TS)                                     0.20       1.90 r
  U1707/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1708/Y (AOI21X1TS)                                     0.25       2.29 r
  U1783/Y (OAI22X1TS)                                     0.18       2.47 f
  U1681/Y (AOI211XLTS)                                    0.44       2.91 r
  U1240/Y (AOI2BB2XLTS)                                   0.60       3.51 r
  U2991/Y (OAI2BB2XLTS)                                   0.29       3.80 f
  alumux_dly_r_reg_15_/D (DFFQX1TS)                       0.00       3.80 f
  data arrival time                                                  3.80

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  alumux_dly_r_reg_15_/CK (DFFQX1TS)                      0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                      385.77


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1805/Y (OAI22X1TS)                                     0.37       2.72 f
  U1596/Y (AOI211XLTS)                                    0.47       3.19 r
  U1809/Y (OAI21X1TS)                                     0.44       3.62 f
  dout[6] (out)                                           0.00       3.62 f
  data arrival time                                                  3.62

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -3.62
  --------------------------------------------------------------------------
  slack (MET)                                                      385.78


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1624/Y (OAI21XLTS)                                     0.41       2.76 f
  U1754/Y (AOI21X1TS)                                     0.23       2.99 r
  U1235/Y (AOI2BB2XLTS)                                   0.50       3.50 r
  U2989/Y (OAI2BB2XLTS)                                   0.29       3.79 f
  alumux_dly_r_reg_13_/D (DFFQX1TS)                       0.00       3.79 f
  data arrival time                                                  3.79

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  alumux_dly_r_reg_13_/CK (DFFQX1TS)                      0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -3.79
  --------------------------------------------------------------------------
  slack (MET)                                                      385.78


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1765/Y (AOI22X1TS)                                     0.20       1.90 r
  U1766/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1767/Y (AOI21X1TS)                                     0.21       2.25 r
  U1521/Y (OAI21XLTS)                                     0.17       2.42 f
  U1231/Y (AOI211XLTS)                                    0.47       2.89 r
  U1242/Y (AOI2BB2XLTS)                                   0.60       3.49 r
  U2995/Y (OAI2BB2XLTS)                                   0.29       3.79 f
  alumux_dly_r_reg_18_/D (DFFQX1TS)                       0.00       3.79 f
  data arrival time                                                  3.79

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  alumux_dly_r_reg_18_/CK (DFFQX1TS)                      0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -3.79
  --------------------------------------------------------------------------
  slack (MET)                                                      385.78


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1984/Y (AOI22X1TS)                                     0.38       2.65 r
  U1259/Y (OR2X1TS)                                       0.38       3.03 r
  U1405/Y (INVX2TS)                                       0.15       3.18 f
  U1993/Y (INVX2TS)                                       0.08       3.25 r
  U2539/Y (OAI21XLTS)                                     0.11       3.36 f
  u_fpalu_s2_br4_pp_r_reg_23_/D (EDFFX1TS)                0.00       3.36 f
  data arrival time                                                  3.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_23_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.75     389.15
  data required time                                               389.15
  --------------------------------------------------------------------------
  data required time                                               389.15
  data arrival time                                                 -3.36
  --------------------------------------------------------------------------
  slack (MET)                                                      385.78


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFQX1TS)                   0.72       0.72 f
  U1201/Y (CLKBUFX2TS)                                    0.22       0.94 f
  U2182/Y (NAND2BXLTS)                                    0.31       1.25 f
  U2183/Y (OR4X2TS)                                       0.55       1.80 f
  U2184/Y (NOR2XLTS)                                      0.28       2.09 r
  U2185/Y (NAND2X1TS)                                     0.23       2.31 f
  U2186/Y (NOR2XLTS)                                      0.29       2.60 r
  U2187/Y (NAND2X1TS)                                     0.23       2.83 f
  U1656/Y (NOR2XLTS)                                      0.30       3.13 r
  U2188/Y (NAND2X1TS)                                     0.24       3.36 f
  U2211/Y (NAND2X1TS)                                     0.13       3.49 r
  U2212/Y (XNOR2X1TS)                                     0.25       3.74 f
  u_fpalu_s5_many_r_reg_10_/D (DFFQX1TS)                  0.00       3.74 f
  data arrival time                                                  3.74

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_r_reg_10_/CK (DFFQX1TS)                 0.00     389.90 r
  library setup time                                     -0.36     389.54
  data required time                                               389.54
  --------------------------------------------------------------------------
  data required time                                               389.54
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                      385.80


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1440/Y (INVX2TS)                                       0.37       2.27 f
  U1981/Y (NOR2XLTS)                                      0.31       2.58 r
  U2530/Y (OAI2BB1X1TS)                                   0.43       3.01 r
  U1402/Y (INVX2TS)                                       0.16       3.17 f
  U1404/Y (INVX2TS)                                       0.10       3.27 r
  U2531/Y (NOR2XLTS)                                      0.09       3.36 f
  u_fpalu_s2_br4_pp_r_reg_60_/D (EDFFX1TS)                0.00       3.36 f
  data arrival time                                                  3.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_60_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.74     389.16
  data required time                                               389.16
  --------------------------------------------------------------------------
  data required time                                               389.16
  data arrival time                                                 -3.36
  --------------------------------------------------------------------------
  slack (MET)                                                      385.80


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFQX1TS)                   0.72       0.72 f
  U1201/Y (CLKBUFX2TS)                                    0.22       0.94 f
  U2182/Y (NAND2BXLTS)                                    0.31       1.25 f
  U2183/Y (OR4X2TS)                                       0.55       1.80 f
  U2184/Y (NOR2XLTS)                                      0.28       2.09 r
  U2185/Y (NAND2X1TS)                                     0.23       2.31 f
  U2186/Y (NOR2XLTS)                                      0.29       2.60 r
  U2187/Y (NAND2X1TS)                                     0.23       2.83 f
  U1656/Y (NOR2XLTS)                                      0.30       3.13 r
  U2188/Y (NAND2X1TS)                                     0.24       3.36 f
  U2206/Y (OAI21XLTS)                                     0.21       3.58 r
  U2207/Y (INVX2TS)                                       0.19       3.77 f
  u_fpalu_s5_many_r_reg_9_/D (DFFQX1TS)                   0.00       3.77 f
  data arrival time                                                  3.77

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_r_reg_9_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                      385.80


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1706/Y (AOI22X1TS)                                     0.20       1.90 r
  U1707/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1708/Y (AOI21X1TS)                                     0.25       2.29 r
  U1709/Y (AOI22X1TS)                                     0.23       2.52 f
  U1774/Y (NAND2X1TS)                                     0.18       2.69 r
  U1775/Y (INVX2TS)                                       0.10       2.80 f
  U1827/Y (AOI22X1TS)                                     0.16       2.95 r
  U1519/Y (OAI211XLTS)                                    0.27       3.23 f
  U2340/Y (AOI22X1TS)                                     0.32       3.55 r
  U2996/Y (OAI2BB2XLTS)                                   0.21       3.76 f
  alumux_dly_r_reg_19_/D (DFFQX1TS)                       0.00       3.76 f
  data arrival time                                                  3.76

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  alumux_dly_r_reg_19_/CK (DFFQX1TS)                      0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                      385.81


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1706/Y (AOI22X1TS)                                     0.20       1.90 r
  U1707/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1708/Y (AOI21X1TS)                                     0.25       2.29 r
  U1709/Y (AOI22X1TS)                                     0.23       2.52 f
  U1774/Y (NAND2X1TS)                                     0.18       2.69 r
  U1775/Y (INVX2TS)                                       0.10       2.80 f
  U1777/Y (AOI22X1TS)                                     0.15       2.95 r
  U1778/Y (OAI21X1TS)                                     0.28       3.23 f
  U1779/Y (CLKBUFX2TS)                                    0.34       3.57 f
  dout_29i[3] (out)                                       0.00       3.57 f
  data arrival time                                                  3.57

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                      385.83


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1984/Y (AOI22X1TS)                                     0.38       2.65 r
  U1985/Y (INVX2TS)                                       0.17       2.83 f
  U2546/Y (NAND2X1TS)                                     0.23       3.06 r
  U2900/Y (OAI221XLTS)                                    0.22       3.28 f
  u_fpalu_s2_br4_pp_r_reg_0_/D (EDFFX1TS)                 0.00       3.28 f
  data arrival time                                                  3.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_0_/CK (EDFFX1TS)                0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (MET)                                                      385.85


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1440/Y (INVX2TS)                                       0.37       2.27 f
  U2545/Y (NAND2X1TS)                                     0.18       2.44 r
  U1266/Y (NOR2XLTS)                                      0.20       2.64 f
  U1429/Y (INVX2TS)                                       0.16       2.80 r
  U1430/Y (INVX2TS)                                       0.09       2.89 f
  U2910/Y (AO21XLTS)                                      0.39       3.28 f
  u_fpalu_s2_br4_pp_r_reg_11_/D (EDFFX1TS)                0.00       3.28 f
  data arrival time                                                  3.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_11_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (MET)                                                      385.86


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1765/Y (AOI22X1TS)                                     0.20       1.90 r
  U1766/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1767/Y (AOI21X1TS)                                     0.21       2.25 r
  U1768/Y (INVX2TS)                                       0.14       2.39 f
  U1772/Y (AOI22X1TS)                                     0.16       2.55 r
  U1520/Y (OAI21XLTS)                                     0.14       2.69 f
  U1773/Y (AOI21X1TS)                                     0.21       2.91 r
  U1239/Y (AOI2BB2XLTS)                                   0.50       3.41 r
  U2990/Y (OAI2BB2XLTS)                                   0.29       3.71 f
  alumux_dly_r_reg_14_/D (DFFQX1TS)                       0.00       3.71 f
  data arrival time                                                  3.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  alumux_dly_r_reg_14_/CK (DFFQX1TS)                      0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -3.71
  --------------------------------------------------------------------------
  slack (MET)                                                      385.86


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFQX1TS)          0.67       0.67 r
  U2458/Y (INVX2TS)                                       0.14       0.81 f
  U2459/Y (NAND2X1TS)                                     0.18       0.99 r
  U1317/Y (INVX2TS)                                       0.15       1.14 f
  U1318/Y (INVX2TS)                                       0.10       1.24 r
  U1608/Y (INVX2TS)                                       0.09       1.33 f
  U1294/Y (INVX2TS)                                       0.11       1.45 r
  U1295/Y (INVX2TS)                                       0.09       1.54 f
  U2476/Y (AOI222XLTS)                                    0.71       2.25 r
  U2513/Y (INVX2TS)                                       0.29       2.54 f
  U2853/Y (AOI221XLTS)                                    0.42       2.96 r
  U2854/Y (AOI211XLTS)                                    0.19       3.15 f
  U1674/Y (OAI211XLTS)                                    0.15       3.30 r
  U2857/Y (XOR2XLTS)                                      0.38       3.67 r
  u_fpalu_s3_rhs_r_reg_2_/D (DFFQX1TS)                    0.00       3.67 r
  data arrival time                                                  3.67

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_rhs_r_reg_2_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.36     389.54
  data required time                                               389.54
  --------------------------------------------------------------------------
  data required time                                               389.54
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (MET)                                                      385.87


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (EDFFX1TS)                0.59       0.59 f
  U2692/Y (AOI2BB1XLTS)                                   0.46       1.05 f
  intadd_2_U14/CO (CMPR32X2TS)                            0.69       1.74 f
  intadd_2_U13/CO (CMPR32X2TS)                            0.47       2.21 f
  intadd_2_U12/CO (CMPR32X2TS)                            0.47       2.68 f
  intadd_2_U11/CO (CMPR32X2TS)                            0.47       3.15 f
  intadd_2_U10/S (CMPR32X2TS)                             0.48       3.64 f
  u_fpalu_s3_ps1_r_reg_6_/D (DFFQX1TS)                    0.00       3.64 f
  data arrival time                                                  3.64

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps1_r_reg_6_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                      385.92


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (EDFFX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (EDFFX1TS)                 0.59       0.59 f
  U2685/Y (AOI2BB1XLTS)                                   0.46       1.05 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.74 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.21 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.68 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.15 f
  intadd_0_U12/S (CMPR32X2TS)                             0.48       3.64 f
  u_fpalu_s3_ps0_r_reg_6_/D (DFFQX1TS)                    0.00       3.64 f
  data arrival time                                                  3.64

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps0_r_reg_6_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                      385.92


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1251/Y (NOR2XLTS)                                      0.36       1.29 r
  U1208/Y (INVX2TS)                                       0.27       1.56 f
  U1341/Y (INVX2TS)                                       0.14       1.70 r
  U1342/Y (INVX2TS)                                       0.09       1.79 f
  U1343/Y (INVX2TS)                                       0.10       1.89 r
  U1720/Y (AOI22X1TS)                                     0.17       2.06 f
  U1721/Y (INVX2TS)                                       0.15       2.21 r
  U1787/Y (AOI22X1TS)                                     0.20       2.41 f
  U1665/Y (OAI211XLTS)                                    0.54       2.95 r
  U2403/Y (AOI22X1TS)                                     0.36       3.31 f
  U2606/Y (INVX2TS)                                       0.16       3.47 r
  dout_29i[20] (out)                                      0.00       3.47 r
  data arrival time                                                  3.47

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -3.47
  --------------------------------------------------------------------------
  slack (MET)                                                      385.93


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1739/Y (AOI22X1TS)                                     0.28       3.06 r
  U1740/Y (OAI21X1TS)                                     0.28       3.34 f
  U2369/Y (INVX2TS)                                       0.16       3.50 r
  U2974/Y (OAI2BB2XLTS)                                   0.13       3.63 f
  alumux_dly_r_reg_1_/D (DFFQX1TS)                        0.00       3.63 f
  data arrival time                                                  3.63

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  alumux_dly_r_reg_1_/CK (DFFQX1TS)                       0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -3.63
  --------------------------------------------------------------------------
  slack (MET)                                                      385.94


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1440/Y (INVX2TS)                                       0.37       2.27 f
  U1981/Y (NOR2XLTS)                                      0.31       2.58 r
  U2530/Y (OAI2BB1X1TS)                                   0.43       3.01 r
  U2919/Y (OAI22X1TS)                                     0.19       3.20 f
  u_fpalu_s2_br4_pp_r_reg_70_/D (EDFFX1TS)                0.00       3.20 f
  data arrival time                                                  3.20

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_70_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                      385.94


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1440/Y (INVX2TS)                                       0.37       2.27 f
  U1981/Y (NOR2XLTS)                                      0.31       2.58 r
  U2530/Y (OAI2BB1X1TS)                                   0.43       3.01 r
  U2908/Y (OAI22X1TS)                                     0.19       3.20 f
  u_fpalu_s2_br4_pp_r_reg_68_/D (EDFFX1TS)                0.00       3.20 f
  data arrival time                                                  3.20

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_68_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                      385.94


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1440/Y (INVX2TS)                                       0.37       2.27 f
  U1981/Y (NOR2XLTS)                                      0.31       2.58 r
  U2530/Y (OAI2BB1X1TS)                                   0.43       3.01 r
  U2906/Y (OAI22X1TS)                                     0.19       3.20 f
  u_fpalu_s2_br4_pp_r_reg_66_/D (EDFFX1TS)                0.00       3.20 f
  data arrival time                                                  3.20

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_66_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                      385.94


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1706/Y (AOI22X1TS)                                     0.20       1.90 r
  U1707/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1708/Y (AOI21X1TS)                                     0.25       2.29 r
  U1783/Y (OAI22X1TS)                                     0.18       2.47 f
  U1681/Y (AOI211XLTS)                                    0.44       2.91 r
  U1790/Y (OAI21X1TS)                                     0.44       3.34 f
  U2343/Y (INVX2TS)                                       0.16       3.50 r
  U2978/Y (OAI2BB2XLTS)                                   0.13       3.63 f
  alumux_dly_r_reg_4_/D (DFFQX1TS)                        0.00       3.63 f
  data arrival time                                                  3.63

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  alumux_dly_r_reg_4_/CK (DFFQX1TS)                       0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -3.63
  --------------------------------------------------------------------------
  slack (MET)                                                      385.94


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1730/Y (AOI22X1TS)                                     0.22       1.92 r
  U1732/Y (NAND2X1TS)                                     0.19       2.11 f
  U1736/Y (AOI22X1TS)                                     0.20       2.31 r
  U1663/Y (OAI21XLTS)                                     0.14       2.46 f
  U1737/Y (AOI21X1TS)                                     0.22       2.67 r
  U1238/Y (AOI2BB2XLTS)                                   0.51       3.18 r
  U1845/Y (INVX2TS)                                       0.27       3.45 f
  dout[12] (out)                                          0.00       3.45 f
  data arrival time                                                  3.45

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -3.45
  --------------------------------------------------------------------------
  slack (MET)                                                      385.95


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1765/Y (AOI22X1TS)                                     0.20       1.90 r
  U1766/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1767/Y (AOI21X1TS)                                     0.21       2.25 r
  U1521/Y (OAI21XLTS)                                     0.17       2.42 f
  U1231/Y (AOI211XLTS)                                    0.47       2.89 r
  U1819/Y (OAI21X1TS)                                     0.44       3.33 f
  U2379/Y (INVX2TS)                                       0.16       3.48 r
  U2981/Y (OAI2BB2XLTS)                                   0.13       3.61 f
  alumux_dly_r_reg_7_/D (DFFQX1TS)                        0.00       3.61 f
  data arrival time                                                  3.61

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  alumux_dly_r_reg_7_/CK (DFFQX1TS)                       0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -3.61
  --------------------------------------------------------------------------
  slack (MET)                                                      385.96


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1624/Y (OAI21XLTS)                                     0.41       2.76 f
  U1754/Y (AOI21X1TS)                                     0.23       2.99 r
  U1760/Y (OAI21X1TS)                                     0.31       3.30 f
  U2385/Y (INVX2TS)                                       0.16       3.46 r
  U2975/Y (OAI2BB2XLTS)                                   0.13       3.58 f
  alumux_dly_r_reg_2_/D (DFFQX1TS)                        0.00       3.58 f
  data arrival time                                                  3.58

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  alumux_dly_r_reg_2_/CK (DFFQX1TS)                       0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                      385.99


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1251/Y (NOR2XLTS)                                      0.36       1.29 r
  U1208/Y (INVX2TS)                                       0.27       1.56 f
  U1341/Y (INVX2TS)                                       0.14       1.70 r
  U1342/Y (INVX2TS)                                       0.09       1.79 f
  U1343/Y (INVX2TS)                                       0.10       1.89 r
  U1720/Y (AOI22X1TS)                                     0.17       2.06 f
  U1721/Y (INVX2TS)                                       0.15       2.21 r
  U1787/Y (AOI22X1TS)                                     0.20       2.41 f
  U1665/Y (OAI211XLTS)                                    0.54       2.95 r
  U2403/Y (AOI22X1TS)                                     0.36       3.31 f
  U2997/Y (OAI2BB2XLTS)                                   0.26       3.57 r
  alumux_dly_r_reg_20_/D (DFFQX1TS)                       0.00       3.57 r
  data arrival time                                                  3.57

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  alumux_dly_r_reg_20_/CK (DFFQX1TS)                      0.00     389.90 r
  library setup time                                     -0.30     389.60
  data required time                                               389.60
  --------------------------------------------------------------------------
  data required time                                               389.60
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                      386.02


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1440/Y (INVX2TS)                                       0.37       2.27 f
  U1981/Y (NOR2XLTS)                                      0.31       2.58 r
  U1233/Y (AO21XLTS)                                      0.38       2.96 r
  U1272/Y (INVX2TS)                                       0.16       3.12 f
  u_fpalu_s2_br4_s_r_reg_4_/D (EDFFX1TS)                  0.00       3.12 f
  data arrival time                                                  3.12

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_s_r_reg_4_/CK (EDFFX1TS)                 0.00     389.90 r
  library setup time                                     -0.75     389.15
  data required time                                               389.15
  --------------------------------------------------------------------------
  data required time                                               389.15
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                      386.03


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1440/Y (INVX2TS)                                       0.37       2.27 f
  U1981/Y (NOR2XLTS)                                      0.31       2.58 r
  U1575/Y (NOR2XLTS)                                      0.28       2.86 f
  U1578/Y (INVX2TS)                                       0.17       3.02 r
  U2512/Y (NOR2XLTS)                                      0.09       3.11 f
  u_fpalu_s2_br4_pp_r_reg_71_/D (EDFFX1TS)                0.00       3.11 f
  data arrival time                                                  3.11

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_71_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.74     389.16
  data required time                                               389.16
  --------------------------------------------------------------------------
  data required time                                               389.16
  data arrival time                                                 -3.11
  --------------------------------------------------------------------------
  slack (MET)                                                      386.04


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1706/Y (AOI22X1TS)                                     0.20       1.90 r
  U1707/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1708/Y (AOI21X1TS)                                     0.25       2.29 r
  U1709/Y (AOI22X1TS)                                     0.23       2.52 f
  U1774/Y (NAND2X1TS)                                     0.18       2.69 r
  U1775/Y (INVX2TS)                                       0.10       2.80 f
  U1777/Y (AOI22X1TS)                                     0.15       2.95 r
  U1778/Y (OAI21X1TS)                                     0.28       3.23 f
  U2393/Y (INVX2TS)                                       0.16       3.39 r
  U2976/Y (OAI2BB2XLTS)                                   0.13       3.52 f
  alumux_dly_r_reg_3_/D (DFFQX1TS)                        0.00       3.52 f
  data arrival time                                                  3.52

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  alumux_dly_r_reg_3_/CK (DFFQX1TS)                       0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (MET)                                                      386.05


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1162/Y (INVX1TS)                                       0.43       2.78 f
  U1739/Y (AOI22X1TS)                                     0.28       3.06 r
  U1740/Y (OAI21X1TS)                                     0.28       3.34 f
  dout[1] (out)                                           0.00       3.34 f
  data arrival time                                                  3.34

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -3.34
  --------------------------------------------------------------------------
  slack (MET)                                                      386.06


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1706/Y (AOI22X1TS)                                     0.20       1.90 r
  U1707/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1708/Y (AOI21X1TS)                                     0.25       2.29 r
  U1783/Y (OAI22X1TS)                                     0.18       2.47 f
  U1681/Y (AOI211XLTS)                                    0.44       2.91 r
  U1790/Y (OAI21X1TS)                                     0.44       3.34 f
  dout[4] (out)                                           0.00       3.34 f
  data arrival time                                                  3.34

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -3.34
  --------------------------------------------------------------------------
  slack (MET)                                                      386.06


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1765/Y (AOI22X1TS)                                     0.20       1.90 r
  U1766/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1767/Y (AOI21X1TS)                                     0.21       2.25 r
  U1521/Y (OAI21XLTS)                                     0.17       2.42 f
  U1231/Y (AOI211XLTS)                                    0.47       2.89 r
  U1819/Y (OAI21X1TS)                                     0.44       3.33 f
  dout[7] (out)                                           0.00       3.33 f
  data arrival time                                                  3.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -3.33
  --------------------------------------------------------------------------
  slack (MET)                                                      386.07


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFQX1TS)          0.67       0.67 r
  U2458/Y (INVX2TS)                                       0.14       0.81 f
  U2459/Y (NAND2X1TS)                                     0.18       0.99 r
  U1317/Y (INVX2TS)                                       0.15       1.14 f
  U1318/Y (INVX2TS)                                       0.10       1.24 r
  U1608/Y (INVX2TS)                                       0.09       1.33 f
  U1294/Y (INVX2TS)                                       0.11       1.45 r
  U1295/Y (INVX2TS)                                       0.09       1.54 f
  U2476/Y (AOI222XLTS)                                    0.71       2.25 r
  U2513/Y (INVX2TS)                                       0.29       2.54 f
  U2514/Y (AOI22X1TS)                                     0.30       2.84 r
  U2536/Y (OAI222X1TS)                                    0.29       3.13 f
  U2537/Y (XOR2XLTS)                                      0.33       3.46 r
  u_fpalu_s3_rhs_r_reg_6_/D (DFFQX1TS)                    0.00       3.46 r
  data arrival time                                                  3.46

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_rhs_r_reg_6_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.36     389.54
  data required time                                               389.54
  --------------------------------------------------------------------------
  data required time                                               389.54
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                      386.09


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFQX1TS)                   0.72       0.72 f
  U1201/Y (CLKBUFX2TS)                                    0.22       0.94 f
  U2182/Y (NAND2BXLTS)                                    0.31       1.25 f
  U2183/Y (OR4X2TS)                                       0.55       1.80 f
  U2184/Y (NOR2XLTS)                                      0.28       2.09 r
  U2185/Y (NAND2X1TS)                                     0.23       2.31 f
  U2186/Y (NOR2XLTS)                                      0.29       2.60 r
  U2187/Y (NAND2X1TS)                                     0.23       2.83 f
  U2208/Y (NAND2X1TS)                                     0.12       2.95 r
  U2209/Y (XOR2XLTS)                                      0.31       3.25 r
  U2210/Y (INVX2TS)                                       0.22       3.48 f
  u_fpalu_s5_many_r_reg_8_/D (DFFQX1TS)                   0.00       3.48 f
  data arrival time                                                  3.48

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_r_reg_8_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -3.48
  --------------------------------------------------------------------------
  slack (MET)                                                      386.09


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1730/Y (AOI22X1TS)                                     0.22       1.92 r
  U1732/Y (NAND2X1TS)                                     0.19       2.11 f
  U1736/Y (AOI22X1TS)                                     0.20       2.31 r
  U1663/Y (OAI21XLTS)                                     0.14       2.46 f
  U1737/Y (AOI21X1TS)                                     0.22       2.67 r
  U1238/Y (AOI2BB2XLTS)                                   0.51       3.18 r
  U2988/Y (OAI2BB2XLTS)                                   0.29       3.47 f
  alumux_dly_r_reg_12_/D (DFFQX1TS)                       0.00       3.47 f
  data arrival time                                                  3.47

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  alumux_dly_r_reg_12_/CK (DFFQX1TS)                      0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -3.47
  --------------------------------------------------------------------------
  slack (MET)                                                      386.10


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1738/Y (AOI222XLTS)                                    0.83       2.35 r
  U1624/Y (OAI21XLTS)                                     0.41       2.76 f
  U1754/Y (AOI21X1TS)                                     0.23       2.99 r
  U1760/Y (OAI21X1TS)                                     0.31       3.30 f
  dout[2] (out)                                           0.00       3.30 f
  data arrival time                                                  3.30

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                      386.10


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFQX1TS)                    0.74       0.74 f
  U1322/Y (INVX2TS)                                       0.12       0.85 r
  U1323/Y (INVX2TS)                                       0.08       0.93 f
  U1334/Y (NOR2BX1TS)                                     0.33       1.26 f
  U1333/Y (INVX2TS)                                       0.16       1.42 r
  U1332/Y (INVX2TS)                                       0.10       1.52 f
  U1335/Y (INVX2TS)                                       0.09       1.61 r
  U1336/Y (INVX2TS)                                       0.09       1.70 f
  U1706/Y (AOI22X1TS)                                     0.20       1.90 r
  U1707/Y (OAI2BB1X1TS)                                   0.14       2.04 f
  U1708/Y (AOI21X1TS)                                     0.25       2.29 r
  U1709/Y (AOI22X1TS)                                     0.23       2.52 f
  U1774/Y (NAND2X1TS)                                     0.18       2.69 r
  U1775/Y (INVX2TS)                                       0.10       2.80 f
  U1777/Y (AOI22X1TS)                                     0.15       2.95 r
  U1778/Y (OAI21X1TS)                                     0.28       3.23 f
  dout[3] (out)                                           0.00       3.23 f
  data arrival time                                                  3.23

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  output external delay                                  -0.50     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -3.23
  --------------------------------------------------------------------------
  slack (MET)                                                      386.17


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFQX1TS)          0.67       0.67 r
  U2458/Y (INVX2TS)                                       0.14       0.81 f
  U2459/Y (NAND2X1TS)                                     0.18       0.99 r
  U1317/Y (INVX2TS)                                       0.15       1.14 f
  U1318/Y (INVX2TS)                                       0.10       1.24 r
  U1608/Y (INVX2TS)                                       0.09       1.33 f
  U1294/Y (INVX2TS)                                       0.11       1.45 r
  U1295/Y (INVX2TS)                                       0.09       1.54 f
  U2505/Y (AOI222XLTS)                                    0.55       2.09 r
  U2506/Y (OA22X1TS)                                      0.58       2.67 r
  U2528/Y (OAI222X1TS)                                    0.24       2.90 f
  U2529/Y (XOR2XLTS)                                      0.33       3.23 r
  u_fpalu_s3_rhs_r_reg_7_/D (DFFQX1TS)                    0.00       3.23 r
  data arrival time                                                  3.23

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_rhs_r_reg_7_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.36     389.54
  data required time                                               389.54
  --------------------------------------------------------------------------
  data required time                                               389.54
  data arrival time                                                 -3.23
  --------------------------------------------------------------------------
  slack (MET)                                                      386.31


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1984/Y (AOI22X1TS)                                     0.38       2.65 r
  U1985/Y (INVX2TS)                                       0.17       2.83 f
  u_fpalu_s2_br4_s_r_reg_0_/D (EDFFX1TS)                  0.00       2.83 f
  data arrival time                                                  2.83

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_s_r_reg_0_/CK (EDFFX1TS)                 0.00     389.90 r
  library setup time                                     -0.75     389.15
  data required time                                               389.15
  --------------------------------------------------------------------------
  data required time                                               389.15
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                      386.32


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFQX1TS)          0.67       0.67 r
  U2458/Y (INVX2TS)                                       0.14       0.81 f
  U2459/Y (NAND2X1TS)                                     0.18       0.99 r
  U1317/Y (INVX2TS)                                       0.15       1.14 f
  U1318/Y (INVX2TS)                                       0.10       1.24 r
  U1608/Y (INVX2TS)                                       0.09       1.33 f
  U1294/Y (INVX2TS)                                       0.11       1.45 r
  U1295/Y (INVX2TS)                                       0.09       1.54 f
  U2625/Y (AOI22X1TS)                                     0.19       1.73 r
  U2626/Y (OAI21XLTS)                                     0.14       1.87 f
  U2627/Y (AOI21X1TS)                                     0.20       2.07 r
  U2639/Y (AOI22X1TS)                                     0.21       2.28 f
  U2842/Y (OAI21XLTS)                                     0.28       2.56 r
  U2843/Y (OAI31X1TS)                                     0.20       2.76 f
  U1676/Y (OAI31X1TS)                                     0.11       2.86 r
  U2844/Y (XOR2XLTS)                                      0.33       3.20 r
  u_fpalu_s3_rhs_r_reg_0_/D (DFFQX1TS)                    0.00       3.20 r
  data arrival time                                                  3.20

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_rhs_r_reg_0_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.36     389.54
  data required time                                               389.54
  --------------------------------------------------------------------------
  data required time                                               389.54
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                      386.35


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (EDFFX1TS)                0.59       0.59 f
  U2691/Y (CLKAND2X2TS)                                   0.26       0.85 f
  U2692/Y (AOI2BB1XLTS)                                   0.29       1.14 r
  intadd_2_U14/CO (CMPR32X2TS)                            0.76       1.90 r
  intadd_2_U13/CO (CMPR32X2TS)                            0.41       2.31 r
  intadd_2_U12/CO (CMPR32X2TS)                            0.41       2.71 r
  intadd_2_U11/S (CMPR32X2TS)                             0.48       3.19 f
  u_fpalu_s3_ps1_r_reg_5_/D (DFFQX1TS)                    0.00       3.19 f
  data arrival time                                                  3.19

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps1_r_reg_5_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                      386.37


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (EDFFX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (EDFFX1TS)                 0.59       0.59 f
  U2684/Y (CLKAND2X2TS)                                   0.26       0.85 f
  U2685/Y (AOI2BB1XLTS)                                   0.29       1.14 r
  intadd_0_U16/CO (CMPR32X2TS)                            0.76       1.90 r
  intadd_0_U15/CO (CMPR32X2TS)                            0.41       2.31 r
  intadd_0_U14/CO (CMPR32X2TS)                            0.41       2.71 r
  intadd_0_U13/S (CMPR32X2TS)                             0.48       3.19 f
  u_fpalu_s3_ps0_r_reg_5_/D (DFFQX1TS)                    0.00       3.19 f
  data arrival time                                                  3.19

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps0_r_reg_5_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                      386.37


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1978/Y (AOI22X1TS)                                     0.34       2.61 r
  U1979/Y (INVX2TS)                                       0.16       2.77 f
  u_fpalu_s2_br4_s_r_reg_3_/D (EDFFX1TS)                  0.00       2.77 f
  data arrival time                                                  2.77

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_s_r_reg_3_/CK (EDFFX1TS)                 0.00     389.90 r
  library setup time                                     -0.75     389.15
  data required time                                               389.15
  --------------------------------------------------------------------------
  data required time                                               389.15
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                      386.38


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1976/Y (AOI22X1TS)                                     0.34       2.61 r
  U1977/Y (INVX2TS)                                       0.16       2.77 f
  u_fpalu_s2_br4_s_r_reg_1_/D (EDFFX1TS)                  0.00       2.77 f
  data arrival time                                                  2.77

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_s_r_reg_1_/CK (EDFFX1TS)                 0.00     389.90 r
  library setup time                                     -0.75     389.15
  data required time                                               389.15
  --------------------------------------------------------------------------
  data required time                                               389.15
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                      386.38


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.73       0.73 f
  U1975/Y (OR4X2TS)                                       0.51       1.24 f
  U1265/Y (NOR2XLTS)                                      0.65       1.89 r
  U1438/Y (INVX2TS)                                       0.38       2.28 f
  U1982/Y (AOI22X1TS)                                     0.34       2.61 r
  U1983/Y (INVX2TS)                                       0.16       2.77 f
  u_fpalu_s2_br4_s_r_reg_2_/D (EDFFX1TS)                  0.00       2.77 f
  data arrival time                                                  2.77

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_s_r_reg_2_/CK (EDFFX1TS)                 0.00     389.90 r
  library setup time                                     -0.75     389.15
  data required time                                               389.15
  --------------------------------------------------------------------------
  data required time                                               389.15
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                      386.38


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFQX1TS)          0.67       0.67 r
  U2458/Y (INVX2TS)                                       0.14       0.81 f
  U2459/Y (NAND2X1TS)                                     0.18       0.99 r
  U1317/Y (INVX2TS)                                       0.15       1.14 f
  U1318/Y (INVX2TS)                                       0.10       1.24 r
  U1608/Y (INVX2TS)                                       0.09       1.33 f
  U1294/Y (INVX2TS)                                       0.11       1.45 r
  U1295/Y (INVX2TS)                                       0.09       1.54 f
  U2505/Y (AOI222XLTS)                                    0.55       2.09 r
  U2517/Y (NOR2XLTS)                                      0.33       2.42 f
  U2863/Y (OAI211XLTS)                                    0.33       2.75 r
  U2864/Y (XOR2XLTS)                                      0.38       3.13 r
  u_fpalu_s3_rhs_r_reg_3_/D (DFFQX1TS)                    0.00       3.13 r
  data arrival time                                                  3.13

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_rhs_r_reg_3_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.36     389.54
  data required time                                               389.54
  --------------------------------------------------------------------------
  data required time                                               389.54
  data arrival time                                                 -3.13
  --------------------------------------------------------------------------
  slack (MET)                                                      386.41


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFQX1TS)                   0.72       0.72 f
  U1201/Y (CLKBUFX2TS)                                    0.22       0.94 f
  U2182/Y (NAND2BXLTS)                                    0.31       1.25 f
  U2183/Y (OR4X2TS)                                       0.55       1.80 f
  U2184/Y (NOR2XLTS)                                      0.28       2.09 r
  U2185/Y (NAND2X1TS)                                     0.23       2.31 f
  U2186/Y (NOR2XLTS)                                      0.29       2.60 r
  U2187/Y (NAND2X1TS)                                     0.23       2.83 f
  U2205/Y (OA21XLTS)                                      0.29       3.12 f
  u_fpalu_s5_many_r_reg_7_/D (DFFQX1TS)                   0.00       3.12 f
  data arrival time                                                  3.12

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_r_reg_7_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                      386.44


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFQX1TS)          0.67       0.67 r
  U2458/Y (INVX2TS)                                       0.14       0.81 f
  U2459/Y (NAND2X1TS)                                     0.18       0.99 r
  U1317/Y (INVX2TS)                                       0.15       1.14 f
  U1318/Y (INVX2TS)                                       0.10       1.24 r
  U1608/Y (INVX2TS)                                       0.09       1.33 f
  U1294/Y (INVX2TS)                                       0.11       1.45 r
  U1295/Y (INVX2TS)                                       0.09       1.54 f
  U2505/Y (AOI222XLTS)                                    0.55       2.09 r
  U2517/Y (NOR2XLTS)                                      0.33       2.42 f
  U2518/Y (INVX2TS)                                       0.13       2.55 r
  U2522/Y (OAI222X1TS)                                    0.21       2.76 f
  U2523/Y (XOR2XLTS)                                      0.33       3.09 r
  u_fpalu_s3_rhs_r_reg_11_/D (DFFQX1TS)                   0.00       3.09 r
  data arrival time                                                  3.09

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_rhs_r_reg_11_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.36     389.54
  data required time                                               389.54
  --------------------------------------------------------------------------
  data required time                                               389.54
  data arrival time                                                 -3.09
  --------------------------------------------------------------------------
  slack (MET)                                                      386.46


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFQX1TS)          0.67       0.67 r
  U2458/Y (INVX2TS)                                       0.14       0.81 f
  U2459/Y (NAND2X1TS)                                     0.18       0.99 r
  U1317/Y (INVX2TS)                                       0.15       1.14 f
  U1318/Y (INVX2TS)                                       0.10       1.24 r
  U1608/Y (INVX2TS)                                       0.09       1.33 f
  U1294/Y (INVX2TS)                                       0.11       1.45 r
  U1295/Y (INVX2TS)                                       0.09       1.54 f
  U2476/Y (AOI222XLTS)                                    0.71       2.25 r
  U2513/Y (INVX2TS)                                       0.29       2.54 f
  U2514/Y (AOI22X1TS)                                     0.30       2.84 r
  U2515/Y (OAI21XLTS)                                     0.19       3.03 f
  U2516/Y (OAI21XLTS)                                     0.11       3.14 r
  u_fpalu_s3_rhs_r_reg_14_/D (DFFQX1TS)                   0.00       3.14 r
  data arrival time                                                  3.14

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_rhs_r_reg_14_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.30     389.60
  data required time                                               389.60
  --------------------------------------------------------------------------
  data required time                                               389.60
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                      386.46


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFQX1TS)          0.67       0.67 r
  U2458/Y (INVX2TS)                                       0.14       0.81 f
  U2459/Y (NAND2X1TS)                                     0.18       0.99 r
  U1317/Y (INVX2TS)                                       0.15       1.14 f
  U1318/Y (INVX2TS)                                       0.10       1.24 r
  U1609/Y (INVX2TS)                                       0.09       1.33 f
  U2622/Y (AO22XLTS)                                      0.51       1.84 f
  U2640/Y (AOI2BB2XLTS)                                   0.52       2.36 r
  U2641/Y (INVX2TS)                                       0.24       2.60 f
  U2642/Y (AOI22X1TS)                                     0.24       2.83 r
  U2643/Y (XOR2XLTS)                                      0.23       3.06 f
  u_fpalu_s3_rhs_r_reg_8_/D (DFFQX1TS)                    0.00       3.06 f
  data arrival time                                                  3.06

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_rhs_r_reg_8_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                      386.49


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFQX1TS)          0.67       0.67 r
  U2458/Y (INVX2TS)                                       0.14       0.81 f
  U2459/Y (NAND2X1TS)                                     0.18       0.99 r
  U1317/Y (INVX2TS)                                       0.15       1.14 f
  U1318/Y (INVX2TS)                                       0.10       1.24 r
  U1608/Y (INVX2TS)                                       0.09       1.33 f
  U1294/Y (INVX2TS)                                       0.11       1.45 r
  U1296/Y (INVX2TS)                                       0.10       1.55 f
  U2482/Y (AOI22X1TS)                                     0.22       1.77 r
  U2484/Y (NAND2X1TS)                                     0.16       1.93 f
  U2868/Y (AOI2BB2XLTS)                                   0.39       2.33 f
  U2869/Y (OAI221XLTS)                                    0.30       2.63 r
  U2870/Y (XOR2XLTS)                                      0.39       3.01 r
  u_fpalu_s3_rhs_r_reg_13_/D (DFFQX1TS)                   0.00       3.01 r
  data arrival time                                                  3.01

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_rhs_r_reg_13_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.36     389.54
  data required time                                               389.54
  --------------------------------------------------------------------------
  data required time                                               389.54
  data arrival time                                                 -3.01
  --------------------------------------------------------------------------
  slack (MET)                                                      386.53


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFQX1TS)          0.67       0.67 r
  U2458/Y (INVX2TS)                                       0.14       0.81 f
  U2459/Y (NAND2X1TS)                                     0.18       0.99 r
  U1317/Y (INVX2TS)                                       0.15       1.14 f
  U1318/Y (INVX2TS)                                       0.10       1.24 r
  U1608/Y (INVX2TS)                                       0.09       1.33 f
  U1294/Y (INVX2TS)                                       0.11       1.45 r
  U1295/Y (INVX2TS)                                       0.09       1.54 f
  U2476/Y (AOI222XLTS)                                    0.71       2.25 r
  U2477/Y (OAI222X1TS)                                    0.42       2.66 f
  U2478/Y (XOR2XLTS)                                      0.35       3.01 r
  u_fpalu_s3_rhs_r_reg_10_/D (DFFQX1TS)                   0.00       3.01 r
  data arrival time                                                  3.01

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_rhs_r_reg_10_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.36     389.54
  data required time                                               389.54
  --------------------------------------------------------------------------
  data required time                                               389.54
  data arrival time                                                 -3.01
  --------------------------------------------------------------------------
  slack (MET)                                                      386.53


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFQX1TS)          0.67       0.67 r
  U2458/Y (INVX2TS)                                       0.14       0.81 f
  U2459/Y (NAND2X1TS)                                     0.18       0.99 r
  U1317/Y (INVX2TS)                                       0.15       1.14 f
  U1318/Y (INVX2TS)                                       0.10       1.24 r
  U1608/Y (INVX2TS)                                       0.09       1.33 f
  U1294/Y (INVX2TS)                                       0.11       1.45 r
  U1296/Y (INVX2TS)                                       0.10       1.55 f
  U2618/Y (AOI22X1TS)                                     0.20       1.75 r
  U2619/Y (OAI21XLTS)                                     0.14       1.89 f
  U2620/Y (AOI21X1TS)                                     0.20       2.10 r
  U2621/Y (AOI22X1TS)                                     0.20       2.30 f
  U2866/Y (OAI221XLTS)                                    0.31       2.60 r
  U2867/Y (XOR2XLTS)                                      0.39       2.99 r
  u_fpalu_s3_rhs_r_reg_12_/D (DFFQX1TS)                   0.00       2.99 r
  data arrival time                                                  2.99

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_rhs_r_reg_12_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.36     389.54
  data required time                                               389.54
  --------------------------------------------------------------------------
  data required time                                               389.54
  data arrival time                                                 -2.99
  --------------------------------------------------------------------------
  slack (MET)                                                      386.55


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX1TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX1TS)                0.94       0.94 r
  U1359/Y (INVX2TS)                        0.08       1.02 f
  U1856/Y (AO21XLTS)                       0.48       1.51 f
  U1857/Y (CLKBUFX2TS)                     0.27       1.77 f
  U1858/Y (CLKBUFX2TS)                     0.24       2.02 f
  U1859/Y (OR2X1TS)                        0.43       2.44 f
  U1870/Y (CLKBUFX2TS)                     0.26       2.70 f
  U1973/Y (CLKBUFX2TS)                     0.27       2.97 f
  alu_opcode_r_reg_0_/D (DFFQX1TS)         0.00       2.97 f
  data arrival time                                   2.97

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  alu_opcode_r_reg_0_/CK (DFFQX1TS)        0.00     389.90 r
  library setup time                      -0.36     389.54
  data required time                                389.54
  -----------------------------------------------------------
  data required time                                389.54
  data arrival time                                  -2.97
  -----------------------------------------------------------
  slack (MET)                                       386.57


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFQX1TS)          0.67       0.67 r
  U2458/Y (INVX2TS)                                       0.14       0.81 f
  U2459/Y (NAND2X1TS)                                     0.18       0.99 r
  U1317/Y (INVX2TS)                                       0.15       1.14 f
  U1318/Y (INVX2TS)                                       0.10       1.24 r
  U1608/Y (INVX2TS)                                       0.09       1.33 f
  U1294/Y (INVX2TS)                                       0.11       1.45 r
  U1296/Y (INVX2TS)                                       0.10       1.55 f
  U2482/Y (AOI22X1TS)                                     0.22       1.77 r
  U2484/Y (NAND2X1TS)                                     0.16       1.93 f
  U2635/Y (AOI32X1TS)                                     0.31       2.24 r
  U2849/Y (AOI32X1TS)                                     0.18       2.42 f
  U2850/Y (OAI211XLTS)                                    0.17       2.59 r
  U2851/Y (XOR2XLTS)                                      0.38       2.97 r
  u_fpalu_s3_rhs_r_reg_1_/D (DFFQX1TS)                    0.00       2.97 r
  data arrival time                                                  2.97

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_rhs_r_reg_1_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.36     389.54
  data required time                                               389.54
  --------------------------------------------------------------------------
  data required time                                               389.54
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                      386.58


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFQX1TS)          0.76       0.76 f
  U2458/Y (INVX2TS)                                       0.12       0.87 r
  U2459/Y (NAND2X1TS)                                     0.17       1.04 f
  U1317/Y (INVX2TS)                                       0.15       1.19 r
  U1318/Y (INVX2TS)                                       0.10       1.29 f
  U1609/Y (INVX2TS)                                       0.10       1.39 r
  U2495/Y (AOI22X1TS)                                     0.13       1.52 f
  U1646/Y (OAI21XLTS)                                     0.14       1.66 r
  U2496/Y (AOI21X1TS)                                     0.19       1.84 f
  U2498/Y (AOI22X1TS)                                     0.24       2.08 r
  U2499/Y (OAI211XLTS)                                    0.18       2.26 f
  U1672/Y (AOI211XLTS)                                    0.31       2.57 r
  U2500/Y (XOR2XLTS)                                      0.37       2.94 r
  u_fpalu_s3_rhs_r_reg_5_/D (DFFQX1TS)                    0.00       2.94 r
  data arrival time                                                  2.94

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_rhs_r_reg_5_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.36     389.54
  data required time                                               389.54
  --------------------------------------------------------------------------
  data required time                                               389.54
  data arrival time                                                 -2.94
  --------------------------------------------------------------------------
  slack (MET)                                                      386.60


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFQX1TS)          0.67       0.67 r
  U2458/Y (INVX2TS)                                       0.14       0.81 f
  U2459/Y (NAND2X1TS)                                     0.18       0.99 r
  U1317/Y (INVX2TS)                                       0.15       1.14 f
  U1318/Y (INVX2TS)                                       0.10       1.24 r
  U1608/Y (INVX2TS)                                       0.09       1.33 f
  U1294/Y (INVX2TS)                                       0.11       1.45 r
  U1296/Y (INVX2TS)                                       0.10       1.55 f
  U2618/Y (AOI22X1TS)                                     0.20       1.75 r
  U2619/Y (OAI21XLTS)                                     0.14       1.89 f
  U2620/Y (AOI21X1TS)                                     0.20       2.10 r
  U2621/Y (AOI22X1TS)                                     0.20       2.30 f
  U2632/Y (AOI211XLTS)                                    0.35       2.65 r
  U2633/Y (XOR2XLTS)                                      0.29       2.94 f
  u_fpalu_s3_rhs_r_reg_4_/D (DFFQX1TS)                    0.00       2.94 f
  data arrival time                                                  2.94

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_rhs_r_reg_4_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -2.94
  --------------------------------------------------------------------------
  slack (MET)                                                      386.62


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFQX1TS)          0.67       0.67 r
  U2458/Y (INVX2TS)                                       0.14       0.81 f
  U2459/Y (NAND2X1TS)                                     0.18       0.99 r
  U1317/Y (INVX2TS)                                       0.15       1.14 f
  U1318/Y (INVX2TS)                                       0.10       1.24 r
  U1609/Y (INVX2TS)                                       0.09       1.33 f
  U2622/Y (AO22XLTS)                                      0.51       1.84 f
  U2640/Y (AOI2BB2XLTS)                                   0.52       2.36 r
  U2641/Y (INVX2TS)                                       0.24       2.60 f
  U2872/Y (OAI221XLTS)                                    0.31       2.91 r
  u_fpalu_s3_rhs_r_reg_16_/D (DFFQX1TS)                   0.00       2.91 r
  data arrival time                                                  2.91

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_rhs_r_reg_16_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                      386.65


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFQX1TS)          0.67       0.67 r
  U2458/Y (INVX2TS)                                       0.14       0.81 f
  U2459/Y (NAND2X1TS)                                     0.18       0.99 r
  U1317/Y (INVX2TS)                                       0.15       1.14 f
  U1318/Y (INVX2TS)                                       0.10       1.24 r
  U1608/Y (INVX2TS)                                       0.09       1.33 f
  U1294/Y (INVX2TS)                                       0.11       1.45 r
  U1295/Y (INVX2TS)                                       0.09       1.54 f
  U2505/Y (AOI222XLTS)                                    0.55       2.09 r
  U2506/Y (OA22X1TS)                                      0.58       2.67 r
  U2507/Y (OAI21XLTS)                                     0.15       2.82 f
  U2508/Y (OAI21XLTS)                                     0.11       2.92 r
  u_fpalu_s3_rhs_r_reg_15_/D (DFFQX1TS)                   0.00       2.92 r
  data arrival time                                                  2.92

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_rhs_r_reg_15_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.30     389.60
  data required time                                               389.60
  --------------------------------------------------------------------------
  data required time                                               389.60
  data arrival time                                                 -2.92
  --------------------------------------------------------------------------
  slack (MET)                                                      386.67


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFQX1TS)          0.67       0.67 r
  U2458/Y (INVX2TS)                                       0.14       0.81 f
  U2459/Y (NAND2X1TS)                                     0.18       0.99 r
  U1317/Y (INVX2TS)                                       0.15       1.14 f
  U1318/Y (INVX2TS)                                       0.10       1.24 r
  U1608/Y (INVX2TS)                                       0.09       1.33 f
  U1294/Y (INVX2TS)                                       0.11       1.45 r
  U1296/Y (INVX2TS)                                       0.10       1.55 f
  U2482/Y (AOI22X1TS)                                     0.22       1.77 r
  U2484/Y (NAND2X1TS)                                     0.16       1.93 f
  U2635/Y (AOI32X1TS)                                     0.31       2.24 r
  U2636/Y (INVX2TS)                                       0.17       2.41 f
  U2637/Y (AOI22X1TS)                                     0.22       2.63 r
  U2638/Y (XOR2XLTS)                                      0.23       2.86 f
  u_fpalu_s3_rhs_r_reg_9_/D (DFFQX1TS)                    0.00       2.86 f
  data arrival time                                                  2.86

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_rhs_r_reg_9_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -2.86
  --------------------------------------------------------------------------
  slack (MET)                                                      386.70


  Startpoint: ss_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: first_cycle_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_0_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_0_/Q (DFFRXLTS)                 0.76       0.76 f
  U1205/Y (CLKBUFX2TS)                     0.24       1.01 f
  U1254/Y (OR2X1TS)                        0.44       1.44 f
  U1316/Y (INVX2TS)                        0.13       1.58 r
  U1968/Y (NAND2X1TS)                      0.16       1.74 f
  U1969/Y (INVX2TS)                        0.12       1.85 r
  U1970/Y (NAND3XLTS)                      0.23       2.09 f
  U1971/Y (OR2X1TS)                        0.45       2.53 f
  U1972/Y (NOR2BX1TS)                      0.27       2.80 f
  first_cycle_r_reg/D (DFFSX1TS)           0.00       2.80 f
  data arrival time                                   2.80

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  first_cycle_r_reg/CK (DFFSX1TS)          0.00     389.90 r
  library setup time                      -0.34     389.56
  data required time                                389.56
  -----------------------------------------------------------
  data required time                                389.56
  data arrival time                                  -2.80
  -----------------------------------------------------------
  slack (MET)                                       386.75


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (EDFFX1TS)                0.59       0.59 f
  U2691/Y (CLKAND2X2TS)                                   0.26       0.85 f
  U2692/Y (AOI2BB1XLTS)                                   0.29       1.14 r
  intadd_2_U14/CO (CMPR32X2TS)                            0.76       1.90 r
  intadd_2_U13/CO (CMPR32X2TS)                            0.41       2.31 r
  intadd_2_U12/S (CMPR32X2TS)                             0.48       2.78 f
  u_fpalu_s3_ps1_r_reg_4_/D (DFFQX1TS)                    0.00       2.78 f
  data arrival time                                                  2.78

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps1_r_reg_4_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                      386.78


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (EDFFX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (EDFFX1TS)                 0.59       0.59 f
  U2684/Y (CLKAND2X2TS)                                   0.26       0.85 f
  U2685/Y (AOI2BB1XLTS)                                   0.29       1.14 r
  intadd_0_U16/CO (CMPR32X2TS)                            0.76       1.90 r
  intadd_0_U15/CO (CMPR32X2TS)                            0.41       2.31 r
  intadd_0_U14/S (CMPR32X2TS)                             0.48       2.78 f
  u_fpalu_s3_ps0_r_reg_4_/D (DFFQX1TS)                    0.00       2.78 f
  data arrival time                                                  2.78

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps0_r_reg_4_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                      386.78


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFQX1TS)          0.76       0.76 f
  U2458/Y (INVX2TS)                                       0.12       0.87 r
  U2459/Y (NAND2X1TS)                                     0.17       1.04 f
  U1317/Y (INVX2TS)                                       0.15       1.19 r
  U1318/Y (INVX2TS)                                       0.10       1.29 f
  U1608/Y (INVX2TS)                                       0.10       1.39 r
  U1294/Y (INVX2TS)                                       0.10       1.50 f
  U1295/Y (INVX2TS)                                       0.09       1.58 r
  U2505/Y (AOI222XLTS)                                    0.18       1.76 f
  U2517/Y (NOR2XLTS)                                      0.45       2.21 r
  U2518/Y (INVX2TS)                                       0.23       2.44 f
  U2875/Y (OAI221XLTS)                                    0.31       2.75 r
  u_fpalu_s3_rhs_r_reg_19_/D (DFFQX1TS)                   0.00       2.75 r
  data arrival time                                                  2.75

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_rhs_r_reg_19_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -2.75
  --------------------------------------------------------------------------
  slack (MET)                                                      386.82


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFQX1TS)          0.67       0.67 r
  U2458/Y (INVX2TS)                                       0.14       0.81 f
  U2459/Y (NAND2X1TS)                                     0.18       0.99 r
  U1317/Y (INVX2TS)                                       0.15       1.14 f
  U1318/Y (INVX2TS)                                       0.10       1.24 r
  U1608/Y (INVX2TS)                                       0.09       1.33 f
  U1294/Y (INVX2TS)                                       0.11       1.45 r
  U1296/Y (INVX2TS)                                       0.10       1.55 f
  U2482/Y (AOI22X1TS)                                     0.22       1.77 r
  U2484/Y (NAND2X1TS)                                     0.16       1.93 f
  U2635/Y (AOI32X1TS)                                     0.31       2.24 r
  U2636/Y (INVX2TS)                                       0.17       2.41 f
  U2873/Y (OAI221XLTS)                                    0.30       2.71 r
  u_fpalu_s3_rhs_r_reg_17_/D (DFFQX1TS)                   0.00       2.71 r
  data arrival time                                                  2.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_rhs_r_reg_17_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                      386.86


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFQX1TS)                   0.72       0.72 f
  U1201/Y (CLKBUFX2TS)                                    0.22       0.94 f
  U2182/Y (NAND2BXLTS)                                    0.31       1.25 f
  U2183/Y (OR4X2TS)                                       0.55       1.80 f
  U2184/Y (NOR2XLTS)                                      0.28       2.09 r
  U2185/Y (NAND2X1TS)                                     0.23       2.31 f
  U2242/Y (NAND2X1TS)                                     0.13       2.44 r
  U2243/Y (XNOR2X1TS)                                     0.23       2.67 f
  u_fpalu_s5_many_r_reg_6_/D (DFFQX1TS)                   0.00       2.67 f
  data arrival time                                                  2.67

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_r_reg_6_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.35     389.55
  data required time                                               389.55
  --------------------------------------------------------------------------
  data required time                                               389.55
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                      386.88


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFQX1TS)                   0.72       0.72 f
  U1201/Y (CLKBUFX2TS)                                    0.22       0.94 f
  U2182/Y (NAND2BXLTS)                                    0.31       1.25 f
  U2183/Y (OR4X2TS)                                       0.55       1.80 f
  U2184/Y (NOR2XLTS)                                      0.28       2.09 r
  U2185/Y (NAND2X1TS)                                     0.23       2.31 f
  U2225/Y (OA21XLTS)                                      0.31       2.63 f
  u_fpalu_s5_many_r_reg_5_/D (DFFQX1TS)                   0.00       2.63 f
  data arrival time                                                  2.63

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_r_reg_5_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.36     389.54
  data required time                                               389.54
  --------------------------------------------------------------------------
  data required time                                               389.54
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                      386.92


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_15_/Q (DFFQX1TS)              0.70       0.70 f
  U2814/Y (NOR4XLTS)                                      0.43       1.13 r
  U2815/Y (NAND4XLTS)                                     0.31       1.44 f
  U1634/Y (OR4X2TS)                                       0.61       2.05 f
  U1637/Y (INVX2TS)                                       0.13       2.18 r
  U1303/Y (INVX2TS)                                       0.08       2.26 f
  U1350/Y (INVX2TS)                                       0.08       2.34 r
  U2836/Y (AO21XLTS)                                      0.23       2.57 r
  u_fpalu_s3_lhs_r_reg_19_/D (DFFQX1TS)                   0.00       2.57 r
  data arrival time                                                  2.57

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_lhs_r_reg_19_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -2.57
  --------------------------------------------------------------------------
  slack (MET)                                                      387.07


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_15_/Q (DFFQX1TS)              0.70       0.70 f
  U2814/Y (NOR4XLTS)                                      0.43       1.13 r
  U2815/Y (NAND4XLTS)                                     0.31       1.44 f
  U1634/Y (OR4X2TS)                                       0.61       2.05 f
  U1637/Y (INVX2TS)                                       0.13       2.18 r
  U1303/Y (INVX2TS)                                       0.08       2.26 f
  U1350/Y (INVX2TS)                                       0.08       2.34 r
  U2819/Y (AO21XLTS)                                      0.23       2.57 r
  u_fpalu_s3_lhs_r_reg_2_/D (DFFQX1TS)                    0.00       2.57 r
  data arrival time                                                  2.57

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_lhs_r_reg_2_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -2.57
  --------------------------------------------------------------------------
  slack (MET)                                                      387.07


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_15_/Q (DFFQX1TS)              0.70       0.70 f
  U2814/Y (NOR4XLTS)                                      0.43       1.13 r
  U2815/Y (NAND4XLTS)                                     0.31       1.44 f
  U1634/Y (OR4X2TS)                                       0.61       2.05 f
  U1637/Y (INVX2TS)                                       0.13       2.18 r
  U1303/Y (INVX2TS)                                       0.08       2.26 f
  U1350/Y (INVX2TS)                                       0.08       2.34 r
  U2824/Y (AO21XLTS)                                      0.23       2.57 r
  u_fpalu_s3_lhs_r_reg_7_/D (DFFQX1TS)                    0.00       2.57 r
  data arrival time                                                  2.57

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_lhs_r_reg_7_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -2.57
  --------------------------------------------------------------------------
  slack (MET)                                                      387.07


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_15_/Q (DFFQX1TS)              0.70       0.70 f
  U2814/Y (NOR4XLTS)                                      0.43       1.13 r
  U2815/Y (NAND4XLTS)                                     0.31       1.44 f
  U1634/Y (OR4X2TS)                                       0.61       2.05 f
  U1637/Y (INVX2TS)                                       0.13       2.18 r
  U1303/Y (INVX2TS)                                       0.08       2.26 f
  U1349/Y (INVX2TS)                                       0.07       2.34 r
  U2835/Y (AO21XLTS)                                      0.22       2.56 r
  u_fpalu_s3_lhs_r_reg_18_/D (DFFQX1TS)                   0.00       2.56 r
  data arrival time                                                  2.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_lhs_r_reg_18_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (MET)                                                      387.08


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_15_/Q (DFFQX1TS)              0.70       0.70 f
  U2814/Y (NOR4XLTS)                                      0.43       1.13 r
  U2815/Y (NAND4XLTS)                                     0.31       1.44 f
  U1634/Y (OR4X2TS)                                       0.61       2.05 f
  U1637/Y (INVX2TS)                                       0.13       2.18 r
  U1303/Y (INVX2TS)                                       0.08       2.26 f
  U1349/Y (INVX2TS)                                       0.07       2.34 r
  U2823/Y (AO21XLTS)                                      0.22       2.56 r
  u_fpalu_s3_lhs_r_reg_6_/D (DFFQX1TS)                    0.00       2.56 r
  data arrival time                                                  2.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_lhs_r_reg_6_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (MET)                                                      387.08


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_15_/Q (DFFQX1TS)              0.70       0.70 f
  U2814/Y (NOR4XLTS)                                      0.43       1.13 r
  U2815/Y (NAND4XLTS)                                     0.31       1.44 f
  U1634/Y (OR4X2TS)                                       0.61       2.05 f
  U1637/Y (INVX2TS)                                       0.13       2.18 r
  U1303/Y (INVX2TS)                                       0.08       2.26 f
  U1349/Y (INVX2TS)                                       0.07       2.34 r
  U2827/Y (AO21XLTS)                                      0.22       2.56 r
  u_fpalu_s3_lhs_r_reg_10_/D (DFFQX1TS)                   0.00       2.56 r
  data arrival time                                                  2.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_lhs_r_reg_10_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (MET)                                                      387.08


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_15_/Q (DFFQX1TS)              0.70       0.70 f
  U2814/Y (NOR4XLTS)                                      0.43       1.13 r
  U2815/Y (NAND4XLTS)                                     0.31       1.44 f
  U1634/Y (OR4X2TS)                                       0.61       2.05 f
  U1637/Y (INVX2TS)                                       0.13       2.18 r
  U1303/Y (INVX2TS)                                       0.08       2.26 f
  U1349/Y (INVX2TS)                                       0.07       2.34 r
  U2831/Y (AO21XLTS)                                      0.22       2.56 r
  u_fpalu_s3_lhs_r_reg_14_/D (DFFQX1TS)                   0.00       2.56 r
  data arrival time                                                  2.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_lhs_r_reg_14_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (MET)                                                      387.08


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_4_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_4_/Q (DFFQX1TS)          0.75       0.75 f
  U1324/Y (INVX2TS)                                       0.11       0.86 r
  U1325/Y (INVX2TS)                                       0.08       0.93 f
  U2466/Y (NOR2XLTS)                                      0.26       1.19 r
  U1180/Y (CLKBUFX2TS)                                    0.28       1.47 r
  U2468/Y (NAND2X1TS)                                     0.17       1.64 f
  U2469/Y (INVX2TS)                                       0.15       1.79 r
  U1163/Y (CLKAND2X2TS)                                   0.29       2.08 r
  U1363/Y (INVX2TS)                                       0.09       2.17 f
  U2874/Y (OAI221XLTS)                                    0.31       2.48 r
  u_fpalu_s3_rhs_r_reg_18_/D (DFFQX1TS)                   0.00       2.48 r
  data arrival time                                                  2.48

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_rhs_r_reg_18_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -2.48
  --------------------------------------------------------------------------
  slack (MET)                                                      387.09


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_4_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_4_/Q (DFFQX1TS)          0.75       0.75 f
  U1324/Y (INVX2TS)                                       0.11       0.86 r
  U1325/Y (INVX2TS)                                       0.08       0.93 f
  U2466/Y (NOR2XLTS)                                      0.26       1.19 r
  U1180/Y (CLKBUFX2TS)                                    0.28       1.47 r
  U2468/Y (NAND2X1TS)                                     0.17       1.64 f
  U2469/Y (INVX2TS)                                       0.15       1.79 r
  U1163/Y (CLKAND2X2TS)                                   0.29       2.08 r
  U1363/Y (INVX2TS)                                       0.09       2.17 f
  U2876/Y (OAI221XLTS)                                    0.31       2.48 r
  u_fpalu_s3_rhs_r_reg_20_/D (DFFQX1TS)                   0.00       2.48 r
  data arrival time                                                  2.48

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_rhs_r_reg_20_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -2.48
  --------------------------------------------------------------------------
  slack (MET)                                                      387.09


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_4_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_4_/Q (DFFQX1TS)          0.75       0.75 f
  U1324/Y (INVX2TS)                                       0.11       0.86 r
  U1325/Y (INVX2TS)                                       0.08       0.93 f
  U2466/Y (NOR2XLTS)                                      0.26       1.19 r
  U1180/Y (CLKBUFX2TS)                                    0.28       1.47 r
  U2468/Y (NAND2X1TS)                                     0.17       1.64 f
  U2469/Y (INVX2TS)                                       0.15       1.79 r
  U1163/Y (CLKAND2X2TS)                                   0.29       2.08 r
  U1363/Y (INVX2TS)                                       0.09       2.17 f
  U2877/Y (OAI221XLTS)                                    0.31       2.48 r
  u_fpalu_s3_rhs_r_reg_21_/D (DFFQX1TS)                   0.00       2.48 r
  data arrival time                                                  2.48

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_rhs_r_reg_21_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -2.48
  --------------------------------------------------------------------------
  slack (MET)                                                      387.09


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_15_/Q (DFFQX1TS)              0.70       0.70 f
  U2814/Y (NOR4XLTS)                                      0.43       1.13 r
  U2815/Y (NAND4XLTS)                                     0.31       1.44 f
  U1634/Y (OR4X2TS)                                       0.61       2.05 f
  U1637/Y (INVX2TS)                                       0.13       2.18 r
  U1303/Y (INVX2TS)                                       0.08       2.26 f
  U1350/Y (INVX2TS)                                       0.08       2.34 r
  U2816/Y (NAND2X1TS)                                     0.08       2.42 f
  u_fpalu_s3_opcode_r_reg_1_/D (DFFQX1TS)                 0.00       2.42 f
  data arrival time                                                  2.42

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_opcode_r_reg_1_/CK (DFFQX1TS)                0.00     389.90 r
  library setup time                                     -0.31     389.59
  data required time                                               389.59
  --------------------------------------------------------------------------
  data required time                                               389.59
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (MET)                                                      387.17


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (EDFFX1TS)                0.59       0.59 f
  U2691/Y (CLKAND2X2TS)                                   0.26       0.85 f
  U2692/Y (AOI2BB1XLTS)                                   0.29       1.14 r
  intadd_2_U14/CO (CMPR32X2TS)                            0.76       1.90 r
  intadd_2_U13/S (CMPR32X2TS)                             0.48       2.38 f
  u_fpalu_s3_ps1_r_reg_3_/D (DFFQX1TS)                    0.00       2.38 f
  data arrival time                                                  2.38

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps1_r_reg_3_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (MET)                                                      387.18


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (EDFFX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (EDFFX1TS)                 0.59       0.59 f
  U2684/Y (CLKAND2X2TS)                                   0.26       0.85 f
  U2685/Y (AOI2BB1XLTS)                                   0.29       1.14 r
  intadd_0_U16/CO (CMPR32X2TS)                            0.76       1.90 r
  intadd_0_U15/S (CMPR32X2TS)                             0.48       2.38 f
  u_fpalu_s3_ps0_r_reg_3_/D (DFFQX1TS)                    0.00       2.38 f
  data arrival time                                                  2.38

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps0_r_reg_3_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (MET)                                                      387.18


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_15_/Q (DFFQX1TS)              0.70       0.70 f
  U2814/Y (NOR4XLTS)                                      0.43       1.13 r
  U2815/Y (NAND4XLTS)                                     0.31       1.44 f
  U1634/Y (OR4X2TS)                                       0.61       2.05 f
  U1637/Y (INVX2TS)                                       0.13       2.18 r
  U2822/Y (AO21XLTS)                                      0.23       2.42 r
  u_fpalu_s3_lhs_r_reg_5_/D (DFFQX1TS)                    0.00       2.42 r
  data arrival time                                                  2.42

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_lhs_r_reg_5_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (MET)                                                      387.22


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_15_/Q (DFFQX1TS)              0.70       0.70 f
  U2814/Y (NOR4XLTS)                                      0.43       1.13 r
  U2815/Y (NAND4XLTS)                                     0.31       1.44 f
  U1634/Y (OR4X2TS)                                       0.61       2.05 f
  U1637/Y (INVX2TS)                                       0.13       2.18 r
  U2820/Y (AO21XLTS)                                      0.23       2.42 r
  u_fpalu_s3_lhs_r_reg_3_/D (DFFQX1TS)                    0.00       2.42 r
  data arrival time                                                  2.42

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_lhs_r_reg_3_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (MET)                                                      387.22


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_15_/Q (DFFQX1TS)              0.70       0.70 f
  U2814/Y (NOR4XLTS)                                      0.43       1.13 r
  U2815/Y (NAND4XLTS)                                     0.31       1.44 f
  U1634/Y (OR4X2TS)                                       0.61       2.05 f
  U1637/Y (INVX2TS)                                       0.13       2.18 r
  U2829/Y (AO21XLTS)                                      0.23       2.42 r
  u_fpalu_s3_lhs_r_reg_12_/D (DFFQX1TS)                   0.00       2.42 r
  data arrival time                                                  2.42

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_lhs_r_reg_12_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (MET)                                                      387.22


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_15_/Q (DFFQX1TS)              0.70       0.70 f
  U2814/Y (NOR4XLTS)                                      0.43       1.13 r
  U2815/Y (NAND4XLTS)                                     0.31       1.44 f
  U1634/Y (OR4X2TS)                                       0.61       2.05 f
  U1636/Y (INVX2TS)                                       0.12       2.17 r
  U2838/Y (AO21XLTS)                                      0.23       2.40 r
  u_fpalu_s3_lhs_r_reg_21_/D (DFFQX1TS)                   0.00       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_lhs_r_reg_21_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                      387.24


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_15_/Q (DFFQX1TS)              0.70       0.70 f
  U2814/Y (NOR4XLTS)                                      0.43       1.13 r
  U2815/Y (NAND4XLTS)                                     0.31       1.44 f
  U1634/Y (OR4X2TS)                                       0.61       2.05 f
  U1638/Y (INVX2TS)                                       0.12       2.17 r
  U2837/Y (AO21XLTS)                                      0.23       2.40 r
  u_fpalu_s3_lhs_r_reg_20_/D (DFFQX1TS)                   0.00       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_lhs_r_reg_20_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                      387.24


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_15_/Q (DFFQX1TS)              0.70       0.70 f
  U2814/Y (NOR4XLTS)                                      0.43       1.13 r
  U2815/Y (NAND4XLTS)                                     0.31       1.44 f
  U1634/Y (OR4X2TS)                                       0.61       2.05 f
  U1636/Y (INVX2TS)                                       0.12       2.17 r
  U2833/Y (AO21XLTS)                                      0.23       2.40 r
  u_fpalu_s3_lhs_r_reg_16_/D (DFFQX1TS)                   0.00       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_lhs_r_reg_16_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                      387.24


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_15_/Q (DFFQX1TS)              0.70       0.70 f
  U2814/Y (NOR4XLTS)                                      0.43       1.13 r
  U2815/Y (NAND4XLTS)                                     0.31       1.44 f
  U1634/Y (OR4X2TS)                                       0.61       2.05 f
  U1635/Y (INVX2TS)                                       0.12       2.17 r
  U2832/Y (AO21XLTS)                                      0.23       2.40 r
  u_fpalu_s3_lhs_r_reg_15_/D (DFFQX1TS)                   0.00       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_lhs_r_reg_15_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                      387.24


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_15_/Q (DFFQX1TS)              0.70       0.70 f
  U2814/Y (NOR4XLTS)                                      0.43       1.13 r
  U2815/Y (NAND4XLTS)                                     0.31       1.44 f
  U1634/Y (OR4X2TS)                                       0.61       2.05 f
  U1635/Y (INVX2TS)                                       0.12       2.17 r
  U2818/Y (AO21XLTS)                                      0.23       2.40 r
  u_fpalu_s3_lhs_r_reg_1_/D (DFFQX1TS)                    0.00       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_lhs_r_reg_1_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                      387.24


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_15_/Q (DFFQX1TS)              0.70       0.70 f
  U2814/Y (NOR4XLTS)                                      0.43       1.13 r
  U2815/Y (NAND4XLTS)                                     0.31       1.44 f
  U1634/Y (OR4X2TS)                                       0.61       2.05 f
  U1636/Y (INVX2TS)                                       0.12       2.17 r
  U2817/Y (AO21XLTS)                                      0.23       2.40 r
  u_fpalu_s3_lhs_r_reg_0_/D (DFFQX1TS)                    0.00       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_lhs_r_reg_0_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                      387.24


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_15_/Q (DFFQX1TS)              0.70       0.70 f
  U2814/Y (NOR4XLTS)                                      0.43       1.13 r
  U2815/Y (NAND4XLTS)                                     0.31       1.44 f
  U1634/Y (OR4X2TS)                                       0.61       2.05 f
  U1635/Y (INVX2TS)                                       0.12       2.17 r
  U2825/Y (AO21XLTS)                                      0.23       2.40 r
  u_fpalu_s3_lhs_r_reg_8_/D (DFFQX1TS)                    0.00       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_lhs_r_reg_8_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                      387.24


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_15_/Q (DFFQX1TS)              0.70       0.70 f
  U2814/Y (NOR4XLTS)                                      0.43       1.13 r
  U2815/Y (NAND4XLTS)                                     0.31       1.44 f
  U1634/Y (OR4X2TS)                                       0.61       2.05 f
  U1636/Y (INVX2TS)                                       0.12       2.17 r
  U2826/Y (AO21XLTS)                                      0.23       2.40 r
  u_fpalu_s3_lhs_r_reg_9_/D (DFFQX1TS)                    0.00       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_lhs_r_reg_9_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                      387.24


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_15_/Q (DFFQX1TS)              0.70       0.70 f
  U2814/Y (NOR4XLTS)                                      0.43       1.13 r
  U2815/Y (NAND4XLTS)                                     0.31       1.44 f
  U1634/Y (OR4X2TS)                                       0.61       2.05 f
  U1638/Y (INVX2TS)                                       0.12       2.17 r
  U2830/Y (AO21XLTS)                                      0.23       2.40 r
  u_fpalu_s3_lhs_r_reg_13_/D (DFFQX1TS)                   0.00       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_lhs_r_reg_13_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                      387.24


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_15_/Q (DFFQX1TS)              0.70       0.70 f
  U2814/Y (NOR4XLTS)                                      0.43       1.13 r
  U2815/Y (NAND4XLTS)                                     0.31       1.44 f
  U1634/Y (OR4X2TS)                                       0.61       2.05 f
  U1638/Y (INVX2TS)                                       0.12       2.17 r
  U2821/Y (AO21XLTS)                                      0.23       2.40 r
  u_fpalu_s3_lhs_r_reg_4_/D (DFFQX1TS)                    0.00       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_lhs_r_reg_4_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                      387.24


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_15_/Q (DFFQX1TS)              0.70       0.70 f
  U2814/Y (NOR4XLTS)                                      0.43       1.13 r
  U2815/Y (NAND4XLTS)                                     0.31       1.44 f
  U1634/Y (OR4X2TS)                                       0.61       2.05 f
  U1638/Y (INVX2TS)                                       0.12       2.17 r
  U2828/Y (AO21XLTS)                                      0.23       2.40 r
  u_fpalu_s3_lhs_r_reg_11_/D (DFFQX1TS)                   0.00       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_lhs_r_reg_11_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                      387.24


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_15_/Q (DFFQX1TS)              0.70       0.70 f
  U2814/Y (NOR4XLTS)                                      0.43       1.13 r
  U2815/Y (NAND4XLTS)                                     0.31       1.44 f
  U1634/Y (OR4X2TS)                                       0.61       2.05 f
  U1635/Y (INVX2TS)                                       0.12       2.17 r
  U2834/Y (AO21XLTS)                                      0.23       2.40 r
  u_fpalu_s3_lhs_r_reg_17_/D (DFFQX1TS)                   0.00       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_lhs_r_reg_17_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                      387.24


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFQX1TS)                   0.72       0.72 f
  U1201/Y (CLKBUFX2TS)                                    0.22       0.94 f
  U2182/Y (NAND2BXLTS)                                    0.31       1.25 f
  U2183/Y (OR4X2TS)                                       0.55       1.80 f
  U2240/Y (NAND2X1TS)                                     0.12       1.92 r
  U2241/Y (XNOR2X1TS)                                     0.23       2.16 f
  u_fpalu_s5_many_r_reg_4_/D (DFFQX1TS)                   0.00       2.16 f
  data arrival time                                                  2.16

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_r_reg_4_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.35     389.55
  data required time                                               389.55
  --------------------------------------------------------------------------
  data required time                                               389.55
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                      387.39


  Startpoint: u_fpalu_s4_flipsign_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_flipsign_r_reg/Q (DFFQX1TS)                  0.74       0.74 f
  U2171/Y (INVX2TS)                                       0.12       0.86 r
  U2172/Y (CLKBUFX2TS)                                    0.20       1.06 r
  U2173/Y (CLKBUFX2TS)                                    0.23       1.28 r
  U2180/Y (INVX2TS)                                       0.09       1.38 f
  U1179/Y (AOI2BB2XLTS)                                   0.35       1.73 f
  U2239/Y (OA21XLTS)                                      0.43       2.17 f
  u_fpalu_s5_many_r_reg_3_/D (DFFQX1TS)                   0.00       2.17 f
  data arrival time                                                  2.17

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_r_reg_3_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                      387.39


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_2_/QN (DFFRXLTS)                1.00       1.00 r
  U1313/Y (INVX2TS)                        0.18       1.19 f
  U1314/Y (INVX2TS)                        0.10       1.29 r
  U1855/Y (AOI21X1TS)                      0.13       1.42 f
  U1204/Y (CLKBUFX2TS)                     0.28       1.70 f
  u_dmem/CEN (SP_DMEM)                     0.00       1.70 f
  data arrival time                                   1.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_dmem/CLK (SP_DMEM)                     0.00     389.90 r
  library setup time                      -0.78     389.12
  data required time                                389.12
  -----------------------------------------------------------
  data required time                                389.12
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                       387.42


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (EDFFX1TS)                0.59       0.59 f
  U2691/Y (CLKAND2X2TS)                                   0.26       0.85 f
  U2692/Y (AOI2BB1XLTS)                                   0.29       1.14 r
  intadd_2_U14/S (CMPR32X2TS)                             0.83       1.97 f
  u_fpalu_s3_ps1_r_reg_2_/D (DFFQX1TS)                    0.00       1.97 f
  data arrival time                                                  1.97

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps1_r_reg_2_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                      387.59


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (EDFFX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (EDFFX1TS)                 0.59       0.59 f
  U2684/Y (CLKAND2X2TS)                                   0.26       0.85 f
  U2685/Y (AOI2BB1XLTS)                                   0.29       1.14 r
  intadd_0_U16/S (CMPR32X2TS)                             0.83       1.97 f
  u_fpalu_s3_ps0_r_reg_2_/D (DFFQX1TS)                    0.00       1.97 f
  data arrival time                                                  1.97

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps0_r_reg_2_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                      387.59


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1959/Y (CLKBUFX2TS)                                    0.19       1.01 r
  U1960/Y (CLKBUFX2TS)                                    0.20       1.21 r
  U1961/Y (CLKBUFX2TS)                                    0.21       1.42 r
  u_fpalu_s2_br4_pp_r_reg_2_/E (EDFFX1TS)                 0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_2_/CK (EDFFX1TS)                0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                      387.63


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1959/Y (CLKBUFX2TS)                                    0.19       1.01 r
  U1960/Y (CLKBUFX2TS)                                    0.20       1.21 r
  U1961/Y (CLKBUFX2TS)                                    0.21       1.42 r
  u_fpalu_s2_br4_pp_r_reg_3_/E (EDFFX1TS)                 0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_3_/CK (EDFFX1TS)                0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                      387.63


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1959/Y (CLKBUFX2TS)                                    0.19       1.01 r
  U1960/Y (CLKBUFX2TS)                                    0.20       1.21 r
  U1961/Y (CLKBUFX2TS)                                    0.21       1.42 r
  u_fpalu_s2_br4_pp_r_reg_4_/E (EDFFX1TS)                 0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_4_/CK (EDFFX1TS)                0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                      387.63


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1959/Y (CLKBUFX2TS)                                    0.19       1.01 r
  U1960/Y (CLKBUFX2TS)                                    0.20       1.21 r
  U1961/Y (CLKBUFX2TS)                                    0.21       1.42 r
  u_fpalu_s2_br4_pp_r_reg_5_/E (EDFFX1TS)                 0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_5_/CK (EDFFX1TS)                0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                      387.63


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1959/Y (CLKBUFX2TS)                                    0.19       1.01 r
  U1960/Y (CLKBUFX2TS)                                    0.20       1.21 r
  U1962/Y (CLKBUFX2TS)                                    0.21       1.42 r
  u_fpalu_s2_br4_pp_r_reg_6_/E (EDFFX1TS)                 0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_6_/CK (EDFFX1TS)                0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                      387.63


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1959/Y (CLKBUFX2TS)                                    0.19       1.01 r
  U1960/Y (CLKBUFX2TS)                                    0.20       1.21 r
  U1962/Y (CLKBUFX2TS)                                    0.21       1.42 r
  u_fpalu_s2_br4_pp_r_reg_7_/E (EDFFX1TS)                 0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_7_/CK (EDFFX1TS)                0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                      387.63


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1959/Y (CLKBUFX2TS)                                    0.19       1.01 r
  U1960/Y (CLKBUFX2TS)                                    0.20       1.21 r
  U1962/Y (CLKBUFX2TS)                                    0.21       1.42 r
  u_fpalu_s2_br4_pp_r_reg_8_/E (EDFFX1TS)                 0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_8_/CK (EDFFX1TS)                0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                      387.63


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1959/Y (CLKBUFX2TS)                                    0.19       1.01 r
  U1960/Y (CLKBUFX2TS)                                    0.20       1.21 r
  U1962/Y (CLKBUFX2TS)                                    0.21       1.42 r
  u_fpalu_s2_br4_pp_r_reg_9_/E (EDFFX1TS)                 0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_9_/CK (EDFFX1TS)                0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                      387.63


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1955/Y (CLKBUFX2TS)                                    0.19       1.19 r
  U1956/Y (CLKBUFX2TS)                                    0.21       1.40 r
  u_fpalu_s2_br4_pp_r_reg_13_/E (EDFFX1TS)                0.00       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_13_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1955/Y (CLKBUFX2TS)                                    0.19       1.19 r
  U1956/Y (CLKBUFX2TS)                                    0.21       1.40 r
  u_fpalu_s2_br4_pp_r_reg_14_/E (EDFFX1TS)                0.00       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_14_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1955/Y (CLKBUFX2TS)                                    0.19       1.19 r
  U1956/Y (CLKBUFX2TS)                                    0.21       1.40 r
  u_fpalu_s2_br4_pp_r_reg_15_/E (EDFFX1TS)                0.00       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_15_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1955/Y (CLKBUFX2TS)                                    0.19       1.19 r
  U1956/Y (CLKBUFX2TS)                                    0.21       1.40 r
  u_fpalu_s2_br4_pp_r_reg_16_/E (EDFFX1TS)                0.00       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_16_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1955/Y (CLKBUFX2TS)                                    0.19       1.19 r
  U1957/Y (CLKBUFX2TS)                                    0.21       1.40 r
  u_fpalu_s2_br4_pp_r_reg_17_/E (EDFFX1TS)                0.00       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_17_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1955/Y (CLKBUFX2TS)                                    0.19       1.19 r
  U1957/Y (CLKBUFX2TS)                                    0.21       1.40 r
  u_fpalu_s2_br4_pp_r_reg_18_/E (EDFFX1TS)                0.00       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_18_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1955/Y (CLKBUFX2TS)                                    0.19       1.19 r
  U1957/Y (CLKBUFX2TS)                                    0.21       1.40 r
  u_fpalu_s2_br4_pp_r_reg_19_/E (EDFFX1TS)                0.00       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_19_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1955/Y (CLKBUFX2TS)                                    0.19       1.19 r
  U1957/Y (CLKBUFX2TS)                                    0.21       1.40 r
  u_fpalu_s2_br4_pp_r_reg_20_/E (EDFFX1TS)                0.00       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_20_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1955/Y (CLKBUFX2TS)                                    0.19       1.19 r
  U1958/Y (CLKBUFX2TS)                                    0.21       1.40 r
  u_fpalu_s2_br4_pp_r_reg_21_/E (EDFFX1TS)                0.00       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_21_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1955/Y (CLKBUFX2TS)                                    0.19       1.19 r
  U1958/Y (CLKBUFX2TS)                                    0.21       1.40 r
  u_fpalu_s2_br4_pp_r_reg_22_/E (EDFFX1TS)                0.00       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_22_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1955/Y (CLKBUFX2TS)                                    0.19       1.19 r
  U1958/Y (CLKBUFX2TS)                                    0.21       1.40 r
  u_fpalu_s2_br4_pp_r_reg_0_/E (EDFFX1TS)                 0.00       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_0_/CK (EDFFX1TS)                0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1955/Y (CLKBUFX2TS)                                    0.19       1.19 r
  U1958/Y (CLKBUFX2TS)                                    0.21       1.40 r
  u_fpalu_s2_br4_pp_r_reg_1_/E (EDFFX1TS)                 0.00       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_1_/CK (EDFFX1TS)                0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1938/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1945/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1946/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_pp_r_reg_48_/E (EDFFX1TS)                0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_48_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1938/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1945/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1946/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_pp_r_reg_49_/E (EDFFX1TS)                0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_49_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1938/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1945/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1946/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_pp_r_reg_50_/E (EDFFX1TS)                0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_50_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1938/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1945/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1946/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_pp_r_reg_54_/E (EDFFX1TS)                0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_54_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1938/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1945/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1950/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_pp_r_reg_63_/E (EDFFX1TS)                0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_63_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1938/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1945/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1950/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_pp_r_reg_51_/E (EDFFX1TS)                0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_51_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1938/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1945/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1950/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_pp_r_reg_64_/E (EDFFX1TS)                0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_64_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1938/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1945/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1950/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_pp_r_reg_65_/E (EDFFX1TS)                0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_65_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1938/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1945/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1951/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_pp_r_reg_52_/E (EDFFX1TS)                0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_52_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1938/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1945/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1951/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_pp_r_reg_53_/E (EDFFX1TS)                0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_53_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1938/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1945/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1951/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_s_r_reg_1_/E (EDFFX1TS)                  0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_s_r_reg_1_/CK (EDFFX1TS)                 0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1938/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1945/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1951/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_s_r_reg_2_/E (EDFFX1TS)                  0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_s_r_reg_2_/CK (EDFFX1TS)                 0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1938/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1945/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1952/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_pp_r_reg_35_/E (EDFFX1TS)                0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_35_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1938/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1945/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1952/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_pp_r_reg_47_/E (EDFFX1TS)                0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_47_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1938/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1945/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1952/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_pp_r_reg_36_/E (EDFFX1TS)                0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_36_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1938/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1945/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1952/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_pp_r_reg_37_/E (EDFFX1TS)                0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_37_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1947/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1953/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_pp_r_reg_38_/E (EDFFX1TS)                0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_38_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1947/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1953/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_pp_r_reg_39_/E (EDFFX1TS)                0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_39_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1947/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1953/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_pp_r_reg_40_/E (EDFFX1TS)                0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_40_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1947/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1953/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_pp_r_reg_41_/E (EDFFX1TS)                0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_41_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1947/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1948/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_pp_r_reg_42_/E (EDFFX1TS)                0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_42_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1947/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1948/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_pp_r_reg_43_/E (EDFFX1TS)                0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_43_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1947/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1948/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_pp_r_reg_44_/E (EDFFX1TS)                0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_44_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1947/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1948/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_pp_r_reg_45_/E (EDFFX1TS)                0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_45_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1947/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1949/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_pp_r_reg_46_/E (EDFFX1TS)                0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_46_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1947/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1949/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_pp_r_reg_24_/E (EDFFX1TS)                0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_24_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1947/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1949/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_pp_r_reg_25_/E (EDFFX1TS)                0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_25_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1947/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1949/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_pp_r_reg_26_/E (EDFFX1TS)                0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_26_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1947/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1954/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_s_r_reg_0_/E (EDFFX1TS)                  0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_s_r_reg_0_/CK (EDFFX1TS)                 0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1947/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1954/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_pp_r_reg_11_/E (EDFFX1TS)                0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_11_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1947/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1954/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_pp_r_reg_23_/E (EDFFX1TS)                0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_23_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1947/Y (CLKBUFX2TS)                                    0.18       1.19 r
  U1954/Y (CLKBUFX2TS)                                    0.20       1.39 r
  u_fpalu_s2_br4_pp_r_reg_12_/E (EDFFX1TS)                0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_12_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      387.65


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.70       0.70 f
  U1345/Y (NOR2BX1TS)                                     0.30       1.00 r
  U1618/Y (INVX2TS)                                       0.23       1.23 f
  U1621/Y (INVX2TS)                                       0.13       1.36 r
  u_fpalu_s5_many_skip_r_reg_20_/E (EDFFX1TS)             0.00       1.36 r
  data arrival time                                                  1.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_20_/CK (EDFFX1TS)            0.00     389.90 r
  library setup time                                     -0.85     389.05
  data required time                                               389.05
  --------------------------------------------------------------------------
  data required time                                               389.05
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                      387.69


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.70       0.70 f
  U1345/Y (NOR2BX1TS)                                     0.30       1.00 r
  U1618/Y (INVX2TS)                                       0.23       1.23 f
  U1621/Y (INVX2TS)                                       0.13       1.36 r
  u_fpalu_s5_many_skip_r_reg_19_/E (EDFFX1TS)             0.00       1.36 r
  data arrival time                                                  1.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_19_/CK (EDFFX1TS)            0.00     389.90 r
  library setup time                                     -0.85     389.05
  data required time                                               389.05
  --------------------------------------------------------------------------
  data required time                                               389.05
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                      387.69


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.70       0.70 f
  U1345/Y (NOR2BX1TS)                                     0.30       1.00 r
  U1618/Y (INVX2TS)                                       0.23       1.23 f
  U1619/Y (INVX2TS)                                       0.13       1.36 r
  u_fpalu_s5_many_skip_r_reg_18_/E (EDFFX1TS)             0.00       1.36 r
  data arrival time                                                  1.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_18_/CK (EDFFX1TS)            0.00     389.90 r
  library setup time                                     -0.85     389.05
  data required time                                               389.05
  --------------------------------------------------------------------------
  data required time                                               389.05
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                      387.69


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.70       0.70 f
  U1345/Y (NOR2BX1TS)                                     0.30       1.00 r
  U1618/Y (INVX2TS)                                       0.23       1.23 f
  U1622/Y (INVX2TS)                                       0.13       1.36 r
  u_fpalu_s5_many_skip_r_reg_12_/E (EDFFX1TS)             0.00       1.36 r
  data arrival time                                                  1.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_12_/CK (EDFFX1TS)            0.00     389.90 r
  library setup time                                     -0.85     389.05
  data required time                                               389.05
  --------------------------------------------------------------------------
  data required time                                               389.05
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                      387.69


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.70       0.70 f
  U1345/Y (NOR2BX1TS)                                     0.30       1.00 r
  U1618/Y (INVX2TS)                                       0.23       1.23 f
  U1622/Y (INVX2TS)                                       0.13       1.36 r
  u_fpalu_s5_many_skip_r_reg_8_/E (EDFFX1TS)              0.00       1.36 r
  data arrival time                                                  1.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_8_/CK (EDFFX1TS)             0.00     389.90 r
  library setup time                                     -0.85     389.05
  data required time                                               389.05
  --------------------------------------------------------------------------
  data required time                                               389.05
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                      387.69


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.70       0.70 f
  U1345/Y (NOR2BX1TS)                                     0.30       1.00 r
  U1618/Y (INVX2TS)                                       0.23       1.23 f
  U1619/Y (INVX2TS)                                       0.13       1.36 r
  u_fpalu_s5_many_skip_r_reg_4_/E (EDFFX1TS)              0.00       1.36 r
  data arrival time                                                  1.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_4_/CK (EDFFX1TS)             0.00     389.90 r
  library setup time                                     -0.85     389.05
  data required time                                               389.05
  --------------------------------------------------------------------------
  data required time                                               389.05
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                      387.69


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.70       0.70 f
  U1345/Y (NOR2BX1TS)                                     0.30       1.00 r
  U1618/Y (INVX2TS)                                       0.23       1.23 f
  U1619/Y (INVX2TS)                                       0.13       1.36 r
  u_fpalu_s5_many_skip_r_reg_2_/E (EDFFX1TS)              0.00       1.36 r
  data arrival time                                                  1.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_2_/CK (EDFFX1TS)             0.00     389.90 r
  library setup time                                     -0.85     389.05
  data required time                                               389.05
  --------------------------------------------------------------------------
  data required time                                               389.05
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                      387.69


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.70       0.70 f
  U1345/Y (NOR2BX1TS)                                     0.30       1.00 r
  U1618/Y (INVX2TS)                                       0.23       1.23 f
  U1621/Y (INVX2TS)                                       0.13       1.36 r
  u_fpalu_s5_many_skip_r_reg_13_/E (EDFFX1TS)             0.00       1.36 r
  data arrival time                                                  1.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_13_/CK (EDFFX1TS)            0.00     389.90 r
  library setup time                                     -0.85     389.05
  data required time                                               389.05
  --------------------------------------------------------------------------
  data required time                                               389.05
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                      387.69


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.70       0.70 f
  U1345/Y (NOR2BX1TS)                                     0.30       1.00 r
  U1618/Y (INVX2TS)                                       0.23       1.23 f
  U1620/Y (INVX2TS)                                       0.13       1.36 r
  u_fpalu_s5_many_skip_r_reg_7_/E (EDFFX1TS)              0.00       1.36 r
  data arrival time                                                  1.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_7_/CK (EDFFX1TS)             0.00     389.90 r
  library setup time                                     -0.85     389.05
  data required time                                               389.05
  --------------------------------------------------------------------------
  data required time                                               389.05
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                      387.69


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.70       0.70 f
  U1345/Y (NOR2BX1TS)                                     0.30       1.00 r
  U1618/Y (INVX2TS)                                       0.23       1.23 f
  U1622/Y (INVX2TS)                                       0.13       1.36 r
  u_fpalu_s5_many_skip_r_reg_6_/E (EDFFX1TS)              0.00       1.36 r
  data arrival time                                                  1.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_6_/CK (EDFFX1TS)             0.00     389.90 r
  library setup time                                     -0.85     389.05
  data required time                                               389.05
  --------------------------------------------------------------------------
  data required time                                               389.05
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                      387.69


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.70       0.70 f
  U1345/Y (NOR2BX1TS)                                     0.30       1.00 r
  U1618/Y (INVX2TS)                                       0.23       1.23 f
  U1620/Y (INVX2TS)                                       0.13       1.36 r
  u_fpalu_s5_many_skip_r_reg_9_/E (EDFFX1TS)              0.00       1.36 r
  data arrival time                                                  1.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_9_/CK (EDFFX1TS)             0.00     389.90 r
  library setup time                                     -0.85     389.05
  data required time                                               389.05
  --------------------------------------------------------------------------
  data required time                                               389.05
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                      387.69


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.70       0.70 f
  U1345/Y (NOR2BX1TS)                                     0.30       1.00 r
  U1618/Y (INVX2TS)                                       0.23       1.23 f
  U1619/Y (INVX2TS)                                       0.13       1.36 r
  u_fpalu_s5_many_skip_r_reg_5_/E (EDFFX1TS)              0.00       1.36 r
  data arrival time                                                  1.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_5_/CK (EDFFX1TS)             0.00     389.90 r
  library setup time                                     -0.85     389.05
  data required time                                               389.05
  --------------------------------------------------------------------------
  data required time                                               389.05
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                      387.69


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.70       0.70 f
  U1345/Y (NOR2BX1TS)                                     0.30       1.00 r
  U1618/Y (INVX2TS)                                       0.23       1.23 f
  U1620/Y (INVX2TS)                                       0.13       1.36 r
  u_fpalu_s5_many_skip_r_reg_3_/E (EDFFX1TS)              0.00       1.36 r
  data arrival time                                                  1.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_3_/CK (EDFFX1TS)             0.00     389.90 r
  library setup time                                     -0.85     389.05
  data required time                                               389.05
  --------------------------------------------------------------------------
  data required time                                               389.05
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                      387.69


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.70       0.70 f
  U1345/Y (NOR2BX1TS)                                     0.30       1.00 r
  U1618/Y (INVX2TS)                                       0.23       1.23 f
  U1621/Y (INVX2TS)                                       0.13       1.36 r
  u_fpalu_s5_many_skip_r_reg_11_/E (EDFFX1TS)             0.00       1.36 r
  data arrival time                                                  1.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_11_/CK (EDFFX1TS)            0.00     389.90 r
  library setup time                                     -0.85     389.05
  data required time                                               389.05
  --------------------------------------------------------------------------
  data required time                                               389.05
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                      387.69


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.70       0.70 f
  U1345/Y (NOR2BX1TS)                                     0.30       1.00 r
  U1618/Y (INVX2TS)                                       0.23       1.23 f
  U1620/Y (INVX2TS)                                       0.13       1.36 r
  u_fpalu_s5_many_skip_r_reg_14_/E (EDFFX1TS)             0.00       1.36 r
  data arrival time                                                  1.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_14_/CK (EDFFX1TS)            0.00     389.90 r
  library setup time                                     -0.85     389.05
  data required time                                               389.05
  --------------------------------------------------------------------------
  data required time                                               389.05
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                      387.69


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.70       0.70 f
  U1345/Y (NOR2BX1TS)                                     0.30       1.00 r
  U1618/Y (INVX2TS)                                       0.23       1.23 f
  U1622/Y (INVX2TS)                                       0.13       1.36 r
  u_fpalu_s5_many_skip_r_reg_17_/E (EDFFX1TS)             0.00       1.36 r
  data arrival time                                                  1.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_17_/CK (EDFFX1TS)            0.00     389.90 r
  library setup time                                     -0.85     389.05
  data required time                                               389.05
  --------------------------------------------------------------------------
  data required time                                               389.05
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                      387.69


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.70       0.70 f
  U1345/Y (NOR2BX1TS)                                     0.30       1.00 r
  U1182/Y (CLKBUFX2TS)                                    0.31       1.32 r
  u_fpalu_s5_many_skip_r_reg_21_/E (EDFFX1TS)             0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_21_/CK (EDFFX1TS)            0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                      387.73


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.70       0.70 f
  U1345/Y (NOR2BX1TS)                                     0.30       1.00 r
  U1182/Y (CLKBUFX2TS)                                    0.31       1.32 r
  u_fpalu_s5_many_skip_r_reg_15_/E (EDFFX1TS)             0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_15_/CK (EDFFX1TS)            0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                      387.73


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.70       0.70 f
  U1345/Y (NOR2BX1TS)                                     0.30       1.00 r
  U1182/Y (CLKBUFX2TS)                                    0.31       1.32 r
  u_fpalu_s5_many_skip_r_reg_1_/E (EDFFX1TS)              0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_1_/CK (EDFFX1TS)             0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                      387.73


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.70       0.70 f
  U1345/Y (NOR2BX1TS)                                     0.30       1.00 r
  U1182/Y (CLKBUFX2TS)                                    0.31       1.32 r
  u_fpalu_s5_many_skip_r_reg_0_/E (EDFFX1TS)              0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_0_/CK (EDFFX1TS)             0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                      387.73


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1938/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1939/Y (CLKBUFX2TS)                                    0.20       1.21 r
  u_fpalu_s2_br4_s_r_reg_4_/E (EDFFX1TS)                  0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_s_r_reg_4_/CK (EDFFX1TS)                 0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                      387.84


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1938/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1939/Y (CLKBUFX2TS)                                    0.20       1.21 r
  u_fpalu_s2_br4_pp_r_reg_71_/E (EDFFX1TS)                0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_71_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                      387.84


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1938/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1939/Y (CLKBUFX2TS)                                    0.20       1.21 r
  u_fpalu_s2_br4_pp_r_reg_60_/E (EDFFX1TS)                0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_60_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                      387.84


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1938/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1939/Y (CLKBUFX2TS)                                    0.20       1.21 r
  u_fpalu_s2_br4_pp_r_reg_61_/E (EDFFX1TS)                0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_61_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                      387.84


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1938/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1944/Y (CLKBUFX2TS)                                    0.20       1.21 r
  u_fpalu_s2_br4_pp_r_reg_69_/E (EDFFX1TS)                0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_69_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                      387.84


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1938/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1944/Y (CLKBUFX2TS)                                    0.20       1.21 r
  u_fpalu_s2_br4_pp_r_reg_70_/E (EDFFX1TS)                0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_70_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                      387.84


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1938/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1944/Y (CLKBUFX2TS)                                    0.20       1.21 r
  u_fpalu_s2_br4_pp_r_reg_62_/E (EDFFX1TS)                0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_62_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                      387.84


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1938/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1944/Y (CLKBUFX2TS)                                    0.20       1.21 r
  u_fpalu_s2_br4_pp_r_reg_68_/E (EDFFX1TS)                0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_68_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                      387.84


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1938/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1940/Y (CLKBUFX2TS)                                    0.20       1.21 r
  u_fpalu_s2_br4_pp_r_reg_66_/E (EDFFX1TS)                0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_66_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                      387.84


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1938/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1940/Y (CLKBUFX2TS)                                    0.20       1.21 r
  u_fpalu_s2_br4_pp_r_reg_67_/E (EDFFX1TS)                0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_67_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                      387.84


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1938/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1940/Y (CLKBUFX2TS)                                    0.20       1.21 r
  u_fpalu_s2_br4_s_r_reg_3_/E (EDFFX1TS)                  0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_s_r_reg_3_/CK (EDFFX1TS)                 0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                      387.84


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1938/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1940/Y (CLKBUFX2TS)                                    0.20       1.21 r
  u_fpalu_s2_br4_pp_r_reg_59_/E (EDFFX1TS)                0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_59_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                      387.84


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1943/Y (CLKBUFX2TS)                                    0.20       1.21 r
  u_fpalu_s2_br4_pp_r_reg_27_/E (EDFFX1TS)                0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_27_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                      387.84


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1943/Y (CLKBUFX2TS)                                    0.20       1.21 r
  u_fpalu_s2_br4_pp_r_reg_28_/E (EDFFX1TS)                0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_28_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                      387.84


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1943/Y (CLKBUFX2TS)                                    0.20       1.21 r
  u_fpalu_s2_br4_pp_r_reg_29_/E (EDFFX1TS)                0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_29_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                      387.84


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1943/Y (CLKBUFX2TS)                                    0.20       1.21 r
  u_fpalu_s2_br4_pp_r_reg_30_/E (EDFFX1TS)                0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_30_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                      387.84


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1942/Y (CLKBUFX2TS)                                    0.20       1.21 r
  u_fpalu_s2_br4_pp_r_reg_31_/E (EDFFX1TS)                0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_31_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                      387.84


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1942/Y (CLKBUFX2TS)                                    0.20       1.21 r
  u_fpalu_s2_br4_pp_r_reg_32_/E (EDFFX1TS)                0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_32_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                      387.84


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1942/Y (CLKBUFX2TS)                                    0.20       1.21 r
  u_fpalu_s2_br4_pp_r_reg_33_/E (EDFFX1TS)                0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_33_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                      387.84


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1942/Y (CLKBUFX2TS)                                    0.20       1.21 r
  u_fpalu_s2_br4_pp_r_reg_34_/E (EDFFX1TS)                0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_34_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.86     389.04
  data required time                                               389.04
  --------------------------------------------------------------------------
  data required time                                               389.04
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                      387.84


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1959/Y (CLKBUFX2TS)                                    0.19       1.01 r
  U1960/Y (CLKBUFX2TS)                                    0.20       1.21 r
  u_fpalu_s2_br4_pp_r_reg_56_/E (EDFFX1TS)                0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_56_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.85     389.05
  data required time                                               389.05
  --------------------------------------------------------------------------
  data required time                                               389.05
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                      387.84


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1959/Y (CLKBUFX2TS)                                    0.19       1.01 r
  U1960/Y (CLKBUFX2TS)                                    0.20       1.21 r
  u_fpalu_s2_br4_pp_r_reg_57_/E (EDFFX1TS)                0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_57_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.85     389.05
  data required time                                               389.05
  --------------------------------------------------------------------------
  data required time                                               389.05
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                      387.84


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1941/Y (CLKBUFX2TS)                                    0.18       1.00 r
  U1955/Y (CLKBUFX2TS)                                    0.19       1.19 r
  u_fpalu_s2_br4_pp_r_reg_58_/E (EDFFX1TS)                0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_58_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.85     389.05
  data required time                                               389.05
  --------------------------------------------------------------------------
  data required time                                               389.05
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                      387.86


  Startpoint: u_fpalu_s4_flipsign_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_flipsign_r_reg/Q (DFFQX1TS)                  0.65       0.65 r
  U2171/Y (INVX2TS)                                       0.13       0.78 f
  U2175/Y (CLKBUFX2TS)                                    0.20       0.98 f
  U2181/Y (CLKBUFX2TS)                                    0.23       1.21 f
  U1666/Y (OAI21XLTS)                                     0.27       1.49 r
  U2246/Y (OAI31X1TS)                                     0.21       1.69 f
  u_fpalu_s5_many_r_reg_1_/D (DFFQX1TS)                   0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_r_reg_1_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                      387.87


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFQX1TS)                   0.72       0.72 f
  U1201/Y (CLKBUFX2TS)                                    0.22       0.94 f
  U2182/Y (NAND2BXLTS)                                    0.31       1.25 f
  U2244/Y (NAND2X1TS)                                     0.14       1.39 r
  U2245/Y (XNOR2X1TS)                                     0.23       1.63 f
  u_fpalu_s5_many_r_reg_2_/D (DFFQX1TS)                   0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_r_reg_2_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.35     389.55
  data required time                                               389.55
  --------------------------------------------------------------------------
  data required time                                               389.55
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                      387.92


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.70       0.70 f
  U1345/Y (NOR2BX1TS)                                     0.30       1.00 r
  u_fpalu_s5_many_skip_r_reg_16_/E (EDFFX1TS)             0.00       1.00 r
  data arrival time                                                  1.00

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_16_/CK (EDFFX1TS)            0.00     389.90 r
  library setup time                                     -0.94     388.96
  data required time                                               388.96
  --------------------------------------------------------------------------
  data required time                                               388.96
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                      387.95


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.70       0.70 f
  U1345/Y (NOR2BX1TS)                                     0.30       1.00 r
  u_fpalu_s5_many_skip_r_reg_10_/E (EDFFX1TS)             0.00       1.00 r
  data arrival time                                                  1.00

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_10_/CK (EDFFX1TS)            0.00     389.90 r
  library setup time                                     -0.94     388.96
  data required time                                               388.96
  --------------------------------------------------------------------------
  data required time                                               388.96
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                      387.95


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  U1959/Y (CLKBUFX2TS)                                    0.19       1.01 r
  u_fpalu_s2_br4_pp_r_reg_10_/E (EDFFX1TS)                0.00       1.01 r
  data arrival time                                                  1.01

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_10_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.85     389.05
  data required time                                               389.05
  --------------------------------------------------------------------------
  data required time                                               389.05
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                      388.04


  Startpoint: u_fpalu_s2_br4_s_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_0_/CK (EDFFX1TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_0_/QN (EDFFX1TS)                 0.97       0.97 f
  U1512/Y (INVX2TS)                                       0.09       1.07 r
  U1936/Y (CLKAND2X2TS)                                   0.25       1.31 r
  U1937/Y (AOI2BB1XLTS)                                   0.24       1.55 r
  u_fpalu_s3_ps0_r_reg_1_/D (DFFQX1TS)                    0.00       1.55 r
  data arrival time                                                  1.55

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps0_r_reg_1_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.29     389.61
  data required time                                               389.61
  --------------------------------------------------------------------------
  data required time                                               389.61
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                      388.06


  Startpoint: u_fpalu_s2_br4_s_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_3_/CK (EDFFX1TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_3_/QN (EDFFX1TS)                 1.00       1.00 f
  U1933/Y (NOR2BX1TS)                                     0.19       1.19 r
  U1934/Y (AOI2BB1XLTS)                                   0.26       1.45 r
  u_fpalu_s3_ps1_r_reg_1_/D (DFFQX1TS)                    0.00       1.45 r
  data arrival time                                                  1.45

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps1_r_reg_1_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.29     389.61
  data required time                                               389.61
  --------------------------------------------------------------------------
  data required time                                               389.61
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                      388.16


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.64       0.64 r
  U1928/Y (INVX2TS)                                       0.11       0.74 f
  U1929/Y (NOR2XLTS)                                      0.35       1.10 r
  U1930/Y (AOI21X1TS)                                     0.28       1.38 f
  U1931/Y (INVX2TS)                                       0.11       1.49 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/D (DFFQX1TS)          0.00       1.49 r
  data arrival time                                                  1.49

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)         0.00     389.90 r
  library setup time                                     -0.25     389.65
  data required time                                               389.65
  --------------------------------------------------------------------------
  data required time                                               389.65
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                      388.17


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: valid (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX1TS)                0.00       0.00 r
  ss_r_reg_4_/Q (DFFSX1TS)                 0.85       0.85 f
  U1963/Y (NOR2BX1TS)                      0.38       1.23 f
  valid (out)                              0.00       1.23 f
  data arrival time                                   1.23

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  output external delay                   -0.50     389.40
  data required time                                389.40
  -----------------------------------------------------------
  data required time                                389.40
  data arrival time                                  -1.23
  -----------------------------------------------------------
  slack (MET)                                       388.17


  Startpoint: u_fpalu_s2_br4_s_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_0_/CK (EDFFX1TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_0_/QN (EDFFX1TS)                 0.97       0.97 f
  U1512/Y (INVX2TS)                                       0.09       1.07 r
  U1936/Y (CLKAND2X2TS)                                   0.25       1.31 r
  U2686/Y (AOI2BB1XLTS)                                   0.07       1.39 f
  u_fpalu_s3_ps0_r_reg_0_/D (DFFQX1TS)                    0.00       1.39 f
  data arrival time                                                  1.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps0_r_reg_0_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                      388.18


  Startpoint: u_fpalu_s4_flipsign_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_flipsign_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_flipsign_r_reg/Q (DFFQX1TS)                  0.65       0.65 r
  U2171/Y (INVX2TS)                                       0.13       0.78 f
  U2172/Y (CLKBUFX2TS)                                    0.23       1.01 f
  U2173/Y (CLKBUFX2TS)                                    0.29       1.31 f
  U2174/Y (INVX2TS)                                       0.13       1.44 r
  u_fpalu_s5_flipsign_r_reg/D (DFFQX1TS)                  0.00       1.44 r
  data arrival time                                                  1.44

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_flipsign_r_reg/CK (DFFQX1TS)                 0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                      388.20


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  U1694/Y (INVX2TS)                                       0.11       0.82 r
  u_fpalu_s2_br4_pp_r_reg_55_/E (EDFFX1TS)                0.00       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_br4_pp_r_reg_55_/CK (EDFFX1TS)               0.00     389.90 r
  library setup time                                     -0.84     389.06
  data required time                                               389.06
  --------------------------------------------------------------------------
  data required time                                               389.06
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                      388.23


  Startpoint: u_fpalu_s2_br4_s_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_3_/CK (EDFFX1TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_3_/QN (EDFFX1TS)                 1.00       1.00 f
  U1933/Y (NOR2BX1TS)                                     0.19       1.19 r
  U2693/Y (AOI2BB1XLTS)                                   0.10       1.29 f
  u_fpalu_s3_ps1_r_reg_0_/D (DFFQX1TS)                    0.00       1.29 f
  data arrival time                                                  1.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ps1_r_reg_0_/CK (DFFQX1TS)                   0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                      388.28


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFQX1TS)                   0.75       0.75 f
  U1610/Y (INVX2TS)                                       0.14       0.89 r
  U1611/Y (INVX2TS)                                       0.10       0.99 f
  U1297/Y (INVX2TS)                                       0.10       1.09 r
  U1298/Y (INVX2TS)                                       0.09       1.18 f
  U1974/Y (INVX2TS)                                       0.09       1.26 r
  u_fpalu_s3_rhs_r_reg_22_/D (DFFQX1TS)                   0.00       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_rhs_r_reg_22_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.26     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                      388.38


  Startpoint: u_fpalu_s4_many_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_2_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_2_/Q (DFFQX1TS)                   0.74       0.74 f
  u_fpalu_s5_many_skip_r_reg_2_/D (EDFFX1TS)              0.00       0.74 f
  data arrival time                                                  0.74

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_2_/CK (EDFFX1TS)             0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                      388.39


  Startpoint: u_fpalu_s4_many_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_3_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_3_/Q (DFFQX1TS)                   0.73       0.73 f
  u_fpalu_s5_many_skip_r_reg_3_/D (EDFFX1TS)              0.00       0.73 f
  data arrival time                                                  0.73

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_3_/CK (EDFFX1TS)             0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                      388.40


  Startpoint: u_fpalu_s4_many_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_0_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_0_/Q (DFFQX1TS)                   0.72       0.72 f
  u_fpalu_s5_many_skip_r_reg_0_/D (EDFFX1TS)              0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_0_/CK (EDFFX1TS)             0.00     389.90 r
  library setup time                                     -0.77     389.13
  data required time                                               389.13
  --------------------------------------------------------------------------
  data required time                                               389.13
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.41


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFQX1TS)                   0.72       0.72 f
  u_fpalu_s5_many_skip_r_reg_1_/D (EDFFX1TS)              0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_1_/CK (EDFFX1TS)             0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.42


  Startpoint: u_fpalu_s4_many_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_16_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_16_/Q (DFFQX1TS)                  0.72       0.72 f
  u_fpalu_s5_many_skip_r_reg_16_/D (EDFFX1TS)             0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_16_/CK (EDFFX1TS)            0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.42


  Startpoint: u_fpalu_s4_many_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_12_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_12_/Q (DFFQX1TS)                  0.72       0.72 f
  u_fpalu_s5_many_skip_r_reg_12_/D (EDFFX1TS)             0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_12_/CK (EDFFX1TS)            0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.42


  Startpoint: u_fpalu_s4_many_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_10_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_10_/Q (DFFQX1TS)                  0.72       0.72 f
  u_fpalu_s5_many_skip_r_reg_10_/D (EDFFX1TS)             0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_10_/CK (EDFFX1TS)            0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.42


  Startpoint: u_fpalu_s4_many_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_4_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_4_/Q (DFFQX1TS)                   0.72       0.72 f
  u_fpalu_s5_many_skip_r_reg_4_/D (EDFFX1TS)              0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_4_/CK (EDFFX1TS)             0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.42


  Startpoint: u_fpalu_s4_many_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_6_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_6_/Q (DFFQX1TS)                   0.72       0.72 f
  u_fpalu_s5_many_skip_r_reg_6_/D (EDFFX1TS)              0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_6_/CK (EDFFX1TS)             0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.42


  Startpoint: u_fpalu_s4_many_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_21_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_21_/Q (DFFQX1TS)                  0.72       0.72 f
  u_fpalu_s5_many_skip_r_reg_21_/D (EDFFX1TS)             0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_21_/CK (EDFFX1TS)            0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.42


  Startpoint: u_fpalu_s4_many_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_18_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_18_/Q (DFFQX1TS)                  0.72       0.72 f
  u_fpalu_s5_many_skip_r_reg_18_/D (EDFFX1TS)             0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_18_/CK (EDFFX1TS)            0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.42


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFQX1TS)                   0.75       0.75 f
  U1610/Y (INVX2TS)                                       0.14       0.89 r
  U1611/Y (INVX2TS)                                       0.10       0.99 f
  U1297/Y (INVX2TS)                                       0.10       1.09 r
  U1299/Y (INVX2TS)                                       0.08       1.17 f
  u_fpalu_s3_addsubn_r_reg/D (DFFQX1TS)                   0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_addsubn_r_reg/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.31     389.59
  data required time                                               389.59
  --------------------------------------------------------------------------
  data required time                                               389.59
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                      388.42


  Startpoint: u_fpalu_s4_many_r_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_20_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_20_/Q (DFFQX1TS)                  0.71       0.71 f
  u_fpalu_s5_many_skip_r_reg_20_/D (EDFFX1TS)             0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_20_/CK (EDFFX1TS)            0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.42


  Startpoint: u_fpalu_s4_many_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_8_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_8_/Q (DFFQX1TS)                   0.71       0.71 f
  u_fpalu_s5_many_skip_r_reg_8_/D (EDFFX1TS)              0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_8_/CK (EDFFX1TS)             0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.43


  Startpoint: u_fpalu_s4_many_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_14_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_14_/Q (DFFQX1TS)                  0.71       0.71 f
  u_fpalu_s5_many_skip_r_reg_14_/D (EDFFX1TS)             0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_14_/CK (EDFFX1TS)            0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.43


  Startpoint: u_fpalu_s4_many_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_15_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_15_/Q (DFFQX1TS)                  0.71       0.71 f
  u_fpalu_s5_many_skip_r_reg_15_/D (EDFFX1TS)             0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_15_/CK (EDFFX1TS)            0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.43


  Startpoint: u_fpalu_s4_many_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_13_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_13_/Q (DFFQX1TS)                  0.71       0.71 f
  u_fpalu_s5_many_skip_r_reg_13_/D (EDFFX1TS)             0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_13_/CK (EDFFX1TS)            0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.43


  Startpoint: u_fpalu_s4_many_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_7_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_7_/Q (DFFQX1TS)                   0.71       0.71 f
  u_fpalu_s5_many_skip_r_reg_7_/D (EDFFX1TS)              0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_7_/CK (EDFFX1TS)             0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.43


  Startpoint: u_fpalu_s4_many_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_9_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_9_/Q (DFFQX1TS)                   0.71       0.71 f
  u_fpalu_s5_many_skip_r_reg_9_/D (EDFFX1TS)              0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_9_/CK (EDFFX1TS)             0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.43


  Startpoint: u_fpalu_s4_many_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_5_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_5_/Q (DFFQX1TS)                   0.71       0.71 f
  u_fpalu_s5_many_skip_r_reg_5_/D (EDFFX1TS)              0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_5_/CK (EDFFX1TS)             0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.43


  Startpoint: u_fpalu_s4_many_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_11_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_11_/Q (DFFQX1TS)                  0.71       0.71 f
  u_fpalu_s5_many_skip_r_reg_11_/D (EDFFX1TS)             0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_11_/CK (EDFFX1TS)            0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.43


  Startpoint: u_fpalu_s4_many_r_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_17_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_17_/Q (DFFQX1TS)                  0.71       0.71 f
  u_fpalu_s5_many_skip_r_reg_17_/D (EDFFX1TS)             0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_17_/CK (EDFFX1TS)            0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.43


  Startpoint: u_fpalu_s4_many_r_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_19_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_19_/Q (DFFQX1TS)                  0.71       0.71 f
  u_fpalu_s5_many_skip_r_reg_19_/D (EDFFX1TS)             0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_skip_r_reg_19_/CK (EDFFX1TS)            0.00     389.90 r
  library setup time                                     -0.76     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.43


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)        0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)         0.61       0.61 r
  U1694/Y (INVX2TS)                        0.10       0.71 f
  U1959/Y (CLKBUFX2TS)                     0.22       0.94 f
  U2455/Y (NOR2XLTS)                       0.19       1.13 r
  u_fpalu_s2_ea_r_reg_5_/D (DFFQX1TS)      0.00       1.13 r
  data arrival time                                   1.13

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_fpalu_s2_ea_r_reg_5_/CK (DFFQX1TS)     0.00     389.90 r
  library setup time                      -0.29     389.61
  data required time                                389.61
  -----------------------------------------------------------
  data required time                                389.61
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                       388.48


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_eb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)        0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)         0.72       0.72 f
  U1694/Y (INVX2TS)                        0.11       0.82 r
  U1959/Y (CLKBUFX2TS)                     0.19       1.01 r
  U2739/Y (NOR2BX1TS)                      0.08       1.09 f
  u_fpalu_s2_eb_r_reg_5_/D (DFFQX1TS)      0.00       1.09 f
  data arrival time                                   1.09

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_fpalu_s2_eb_r_reg_5_/CK (DFFQX1TS)     0.00     389.90 r
  library setup time                      -0.32     389.58
  data required time                                389.58
  -----------------------------------------------------------
  data required time                                389.58
  data arrival time                                  -1.09
  -----------------------------------------------------------
  slack (MET)                                       388.49


  Startpoint: alu_a_29i_r_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_28_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_28_/Q (DFFQX1TS)                        0.70       0.70 f
  U2920/Y (XNOR2X1TS)                                     0.23       0.93 f
  u_fpalu_s2_addsubn_r_reg/D (DFFQX1TS)                   0.00       0.93 f
  data arrival time                                                  0.93

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_addsubn_r_reg/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                      388.62


  Startpoint: u_fpalu_s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s3_opcode_r_reg_0_/Q (DFFQX1TS)                 0.75       0.75 f
  u_fpalu_s4_opcode_r_reg_0_/D (DFFQX1TS)                 0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX1TS)                0.00     389.90 r
  library setup time                                     -0.35     389.55
  data required time                                               389.55
  --------------------------------------------------------------------------
  data required time                                               389.55
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                      388.81


  Startpoint: alu_b_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_26_/CK (DFFQX1TS)        0.00       0.00 r
  alu_b_29i_r_reg_26_/Q (DFFQX1TS)         0.74       0.74 f
  u_fpalu_s2_eb_r_reg_4_/D (DFFQX1TS)      0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_fpalu_s2_eb_r_reg_4_/CK (DFFQX1TS)     0.00     389.90 r
  library setup time                      -0.34     389.56
  data required time                                389.56
  -----------------------------------------------------------
  data required time                                389.56
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                       388.82


  Startpoint: alu_b_29i_r_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_25_/CK (DFFQX1TS)        0.00       0.00 r
  alu_b_29i_r_reg_25_/Q (DFFQX1TS)         0.73       0.73 f
  u_fpalu_s2_eb_r_reg_3_/D (DFFQX1TS)      0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_fpalu_s2_eb_r_reg_3_/CK (DFFQX1TS)     0.00     389.90 r
  library setup time                      -0.34     389.56
  data required time                                389.56
  -----------------------------------------------------------
  data required time                                389.56
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                       388.83


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)        0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)         0.73       0.73 f
  u_fpalu_s2_eb_r_reg_1_/D (DFFQX1TS)      0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_fpalu_s2_eb_r_reg_1_/CK (DFFQX1TS)     0.00     389.90 r
  library setup time                      -0.34     389.56
  data required time                                389.56
  -----------------------------------------------------------
  data required time                                389.56
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                       388.83


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)        0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)         0.73       0.73 f
  u_fpalu_s2_eb_r_reg_0_/D (DFFQX1TS)      0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_fpalu_s2_eb_r_reg_0_/CK (DFFQX1TS)     0.00     389.90 r
  library setup time                      -0.34     389.56
  data required time                                389.56
  -----------------------------------------------------------
  data required time                                389.56
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                       388.83


  Startpoint: alu_b_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_24_/CK (DFFQX1TS)        0.00       0.00 r
  alu_b_29i_r_reg_24_/Q (DFFQX1TS)         0.73       0.73 f
  u_fpalu_s2_eb_r_reg_2_/D (DFFQX1TS)      0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_fpalu_s2_eb_r_reg_2_/CK (DFFQX1TS)     0.00     389.90 r
  library setup time                      -0.34     389.56
  data required time                                389.56
  -----------------------------------------------------------
  data required time                                389.56
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                       388.83


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)        0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)         0.73       0.73 f
  u_fpalu_s2_ea_r_reg_0_/D (DFFQX1TS)      0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_fpalu_s2_ea_r_reg_0_/CK (DFFQX1TS)     0.00     389.90 r
  library setup time                      -0.34     389.56
  data required time                                389.56
  -----------------------------------------------------------
  data required time                                389.56
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                       388.84


  Startpoint: u_fpalu_s3_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s3_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  u_fpalu_s4_opcode_r_reg_1_/D (DFFQX1TS)                 0.00       0.73 f
  data arrival time                                                  0.73

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                      388.84


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFQX1TS)        0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFQX1TS)         0.72       0.72 f
  u_fpalu_s2_ea_r_reg_2_/D (DFFQX1TS)      0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_fpalu_s2_ea_r_reg_2_/CK (DFFQX1TS)     0.00     389.90 r
  library setup time                      -0.34     389.56
  data required time                                389.56
  -----------------------------------------------------------
  data required time                                389.56
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                       388.84


  Startpoint: u_fpalu_s4_many_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_0_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_0_/Q (DFFQX1TS)                   0.72       0.72 f
  u_fpalu_s5_many_r_reg_0_/D (DFFQX1TS)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_many_r_reg_0_/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.84


  Startpoint: u_fpalu_s3_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s3_addsubn_r_reg/Q (DFFQX1TS)                   0.72       0.72 f
  u_fpalu_s4_addsubn_r_reg/D (DFFQX1TS)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s4_addsubn_r_reg/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.85


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.72       0.72 f
  u_fpalu_s2_opcode_r_reg_0_/D (DFFQX1TS)                 0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s2_opcode_r_reg_0_/CK (DFFQX1TS)                0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.85


  Startpoint: alu_a_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_23_/CK (DFFQX1TS)        0.00       0.00 r
  alu_a_29i_r_reg_23_/Q (DFFQX1TS)         0.72       0.72 f
  u_fpalu_s2_ea_r_reg_1_/D (DFFQX1TS)      0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_fpalu_s2_ea_r_reg_1_/CK (DFFQX1TS)     0.00     389.90 r
  library setup time                      -0.33     389.57
  data required time                                389.57
  -----------------------------------------------------------
  data required time                                389.57
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                       388.85


  Startpoint: alu_a_29i_r_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_25_/CK (DFFQX1TS)        0.00       0.00 r
  alu_a_29i_r_reg_25_/Q (DFFQX1TS)         0.72       0.72 f
  u_fpalu_s2_ea_r_reg_3_/D (DFFQX1TS)      0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_fpalu_s2_ea_r_reg_3_/CK (DFFQX1TS)     0.00     389.90 r
  library setup time                      -0.33     389.57
  data required time                                389.57
  -----------------------------------------------------------
  data required time                                389.57
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                       388.85


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)        0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)         0.72       0.72 f
  u_fpalu_s2_ea_r_reg_4_/D (DFFQX1TS)      0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_fpalu_s2_ea_r_reg_4_/CK (DFFQX1TS)     0.00     389.90 r
  library setup time                      -0.33     389.57
  data required time                                389.57
  -----------------------------------------------------------
  data required time                                389.57
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                       388.85


  Startpoint: alu_b_29i_r_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_sb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_28_/CK (DFFQX1TS)        0.00       0.00 r
  alu_b_29i_r_reg_28_/Q (DFFQX1TS)         0.71       0.71 f
  u_fpalu_s2_sb_r_reg/D (DFFQX1TS)         0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_fpalu_s2_sb_r_reg/CK (DFFQX1TS)        0.00     389.90 r
  library setup time                      -0.33     389.57
  data required time                                389.57
  -----------------------------------------------------------
  data required time                                389.57
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                       388.87


  Startpoint: alu_a_29i_r_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_28_/CK (DFFQX1TS)        0.00       0.00 r
  alu_a_29i_r_reg_28_/Q (DFFQX1TS)         0.70       0.70 f
  u_fpalu_s2_sa_r_reg/D (DFFQX1TS)         0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_fpalu_s2_sa_r_reg/CK (DFFQX1TS)        0.00     389.90 r
  library setup time                      -0.33     389.57
  data required time                                389.57
  -----------------------------------------------------------
  data required time                                389.57
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.87


  Startpoint: u_fpalu_s2_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_opcode_r_reg_0_/Q (DFFQX1TS)                 0.70       0.70 f
  u_fpalu_s3_opcode_r_reg_0_/D (DFFQX1TS)                 0.00       0.70 f
  data arrival time                                                  0.70

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_opcode_r_reg_0_/CK (DFFQX1TS)                0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                      388.87


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.70       0.70 f
  u_fpalu_s5_opcode_r_reg_1_/D (DFFQX1TS)                 0.00       0.70 f
  data arrival time                                                  0.70

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                      388.87


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX1TS)                 0.69       0.69 f
  u_fpalu_s5_opcode_r_reg_0_/D (DFFQX1TS)                 0.00       0.69 f
  data arrival time                                                  0.69

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00     389.90 r
  library setup time                                     -0.33     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                      388.88


  Startpoint: u_fpalu_s2_ea_gte_eb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_ea_gte_eb_r_reg/Q (DFFQX1TS)                 0.68       0.68 f
  u_fpalu_s3_ea_gte_eb_r_reg/D (DFFQX1TS)                 0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s3_ea_gte_eb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s3_ea_gte_eb_r_reg/Q (DFFQX1TS)                 0.68       0.68 f
  u_fpalu_s4_ea_gte_eb_r_reg/D (DFFQX1TS)                 0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s4_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s4_ea_gte_eb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_ea_gte_eb_r_reg/Q (DFFQX1TS)                 0.68       0.68 f
  u_fpalu_s5_ea_gte_eb_r_reg/D (DFFQX1TS)                 0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s2_ea_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_5_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_ea_r_reg_5_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s3_ea_r_reg_5_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ea_r_reg_5_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s3_ea_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_5_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s3_ea_r_reg_5_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s4_ea_r_reg_5_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s4_ea_r_reg_5_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s4_ea_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_5_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_ea_r_reg_5_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_ea_r_reg_5_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_ea_r_reg_5_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s2_ea_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_0_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_ea_r_reg_0_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s3_ea_r_reg_0_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ea_r_reg_0_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s3_ea_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_0_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s3_ea_r_reg_0_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s4_ea_r_reg_0_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s4_ea_r_reg_0_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s4_ea_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_0_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_ea_r_reg_0_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_ea_r_reg_0_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_ea_r_reg_0_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s2_eb_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_0_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_eb_r_reg_0_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s3_eb_r_reg_0_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_eb_r_reg_0_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s3_eb_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_0_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s3_eb_r_reg_0_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s4_eb_r_reg_0_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s4_eb_r_reg_0_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s4_eb_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_0_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_eb_r_reg_0_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_eb_r_reg_0_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_eb_r_reg_0_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s2_ea_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_1_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_ea_r_reg_1_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s3_ea_r_reg_1_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ea_r_reg_1_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s3_ea_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_1_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s3_ea_r_reg_1_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s4_ea_r_reg_1_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s4_ea_r_reg_1_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s4_ea_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_1_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_ea_r_reg_1_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_ea_r_reg_1_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_ea_r_reg_1_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s2_eb_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_1_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_eb_r_reg_1_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s3_eb_r_reg_1_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_eb_r_reg_1_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s3_eb_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_1_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s3_eb_r_reg_1_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s4_eb_r_reg_1_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s4_eb_r_reg_1_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s4_eb_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_1_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_eb_r_reg_1_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_eb_r_reg_1_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_eb_r_reg_1_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s2_ea_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_2_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_ea_r_reg_2_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s3_ea_r_reg_2_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ea_r_reg_2_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s3_ea_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_2_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s3_ea_r_reg_2_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s4_ea_r_reg_2_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s4_ea_r_reg_2_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s4_ea_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_2_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_ea_r_reg_2_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_ea_r_reg_2_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_ea_r_reg_2_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s2_eb_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_2_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_eb_r_reg_2_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s3_eb_r_reg_2_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_eb_r_reg_2_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s3_eb_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_2_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s3_eb_r_reg_2_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s4_eb_r_reg_2_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s4_eb_r_reg_2_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s4_eb_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_2_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_eb_r_reg_2_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_eb_r_reg_2_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_eb_r_reg_2_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s2_ea_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_3_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_ea_r_reg_3_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s3_ea_r_reg_3_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ea_r_reg_3_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s3_ea_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_3_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s3_ea_r_reg_3_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s4_ea_r_reg_3_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s4_ea_r_reg_3_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s4_ea_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_3_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_ea_r_reg_3_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_ea_r_reg_3_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_ea_r_reg_3_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s2_eb_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_3_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_eb_r_reg_3_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s3_eb_r_reg_3_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_eb_r_reg_3_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s3_eb_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_3_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s3_eb_r_reg_3_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s4_eb_r_reg_3_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s4_eb_r_reg_3_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s4_eb_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_3_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_eb_r_reg_3_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_eb_r_reg_3_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_eb_r_reg_3_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s2_ea_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_4_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_ea_r_reg_4_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s3_ea_r_reg_4_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_ea_r_reg_4_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s3_ea_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_4_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s3_ea_r_reg_4_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s4_ea_r_reg_4_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s4_ea_r_reg_4_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s4_ea_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_4_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_ea_r_reg_4_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_ea_r_reg_4_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_ea_r_reg_4_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s2_eb_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_4_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_eb_r_reg_4_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s3_eb_r_reg_4_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_eb_r_reg_4_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s3_eb_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_4_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s3_eb_r_reg_4_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s4_eb_r_reg_4_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s4_eb_r_reg_4_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s4_eb_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_4_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_eb_r_reg_4_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_eb_r_reg_4_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_eb_r_reg_4_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s2_sa_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_sa_r_reg/CK (DFFQX1TS)        0.00       0.00 r
  u_fpalu_s2_sa_r_reg/Q (DFFQX1TS)         0.68       0.68 f
  u_fpalu_s3_sa_r_reg/D (DFFQX1TS)         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_fpalu_s3_sa_r_reg/CK (DFFQX1TS)        0.00     389.90 r
  library setup time                      -0.32     389.58
  data required time                                389.58
  -----------------------------------------------------------
  data required time                                389.58
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       388.90


  Startpoint: u_fpalu_s3_sa_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s3_sa_r_reg/CK (DFFQX1TS)        0.00       0.00 r
  u_fpalu_s3_sa_r_reg/Q (DFFQX1TS)         0.68       0.68 f
  u_fpalu_s4_sa_r_reg/D (DFFQX1TS)         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_fpalu_s4_sa_r_reg/CK (DFFQX1TS)        0.00     389.90 r
  library setup time                      -0.32     389.58
  data required time                                389.58
  -----------------------------------------------------------
  data required time                                389.58
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       388.90


  Startpoint: u_fpalu_s4_sa_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s4_sa_r_reg/CK (DFFQX1TS)        0.00       0.00 r
  u_fpalu_s4_sa_r_reg/Q (DFFQX1TS)         0.68       0.68 f
  u_fpalu_s5_sa_r_reg/D (DFFQX1TS)         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_fpalu_s5_sa_r_reg/CK (DFFQX1TS)        0.00     389.90 r
  library setup time                      -0.32     389.58
  data required time                                389.58
  -----------------------------------------------------------
  data required time                                389.58
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       388.90


  Startpoint: u_fpalu_s2_sb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_sb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_sb_r_reg/CK (DFFQX1TS)        0.00       0.00 r
  u_fpalu_s2_sb_r_reg/Q (DFFQX1TS)         0.68       0.68 f
  u_fpalu_s3_sb_r_reg/D (DFFQX1TS)         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_fpalu_s3_sb_r_reg/CK (DFFQX1TS)        0.00     389.90 r
  library setup time                      -0.32     389.58
  data required time                                389.58
  -----------------------------------------------------------
  data required time                                389.58
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       388.90


  Startpoint: u_fpalu_s3_sb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_sb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s3_sb_r_reg/CK (DFFQX1TS)        0.00       0.00 r
  u_fpalu_s3_sb_r_reg/Q (DFFQX1TS)         0.68       0.68 f
  u_fpalu_s4_sb_r_reg/D (DFFQX1TS)         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_fpalu_s4_sb_r_reg/CK (DFFQX1TS)        0.00     389.90 r
  library setup time                      -0.32     389.58
  data required time                                389.58
  -----------------------------------------------------------
  data required time                                389.58
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       388.90


  Startpoint: u_fpalu_s4_sb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_sb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s4_sb_r_reg/CK (DFFQX1TS)        0.00       0.00 r
  u_fpalu_s4_sb_r_reg/Q (DFFQX1TS)         0.68       0.68 f
  u_fpalu_s5_sb_r_reg/D (DFFQX1TS)         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  clock uncertainty                       -0.10     389.90
  u_fpalu_s5_sb_r_reg/CK (DFFQX1TS)        0.00     389.90 r
  library setup time                      -0.32     389.58
  data required time                                389.58
  -----------------------------------------------------------
  data required time                                389.58
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       388.90


  Startpoint: u_fpalu_s4_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_addsubn_r_reg/Q (DFFQX1TS)                   0.68       0.68 f
  u_fpalu_s5_addsubn_r_reg/D (DFFQX1TS)                   0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_addsubn_r_reg/CK (DFFQX1TS)                  0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s2_eb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_eb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_5_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_eb_r_reg_5_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s3_eb_r_reg_5_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_eb_r_reg_5_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s3_eb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_5_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s3_eb_r_reg_5_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s4_eb_r_reg_5_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s4_eb_r_reg_5_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s4_eb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_5_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_eb_r_reg_5_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_eb_r_reg_5_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s5_eb_r_reg_5_/CK (DFFQX1TS)                    0.00     389.90 r
  library setup time                                     -0.32     389.58
  data required time                                               389.58
  --------------------------------------------------------------------------
  data required time                                               389.58
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      388.90


  Startpoint: u_fpalu_s2_br4_s_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_s2_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_2_/CK (EDFFX1TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_2_/Q (EDFFX1TS)                  0.56       0.56 f
  u_fpalu_s3_s2_r_reg/D (DFFQX1TS)                        0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  clock uncertainty                                      -0.10     389.90
  u_fpalu_s3_s2_r_reg/CK (DFFQX1TS)                       0.00     389.90 r
  library setup time                                     -0.34     389.56
  data required time                                               389.56
  --------------------------------------------------------------------------
  data required time                                               389.56
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


1
