Running: /share/Study/Xilinx/13.3/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/hpw/Documents/EC551/LAB2/lab2/toptb_isim_beh.exe -prj /home/hpw/Documents/EC551/LAB2/lab2/toptb_beh.prj work.toptb work.glbl 
ISim O.76xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "/home/hpw/Documents/EC551/LAB2/lab2/display.v" into library work
Analyzing Verilog file "/home/hpw/Documents/EC551/LAB2/lab2/decoder.v" into library work
Analyzing Verilog file "/home/hpw/Documents/EC551/LAB2/lab2/clkdiv.v" into library work
Analyzing Verilog file "/home/hpw/Documents/EC551/LAB2/lab2/ALU.v" into library work
Analyzing Verilog file "/home/hpw/Documents/EC551/LAB2/lab2/topmodule.v" into library work
Analyzing Verilog file "/home/hpw/Documents/EC551/LAB2/lab2/toptb.v" into library work
Analyzing Verilog file "/share/Study/Xilinx/13.3/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 36260 KB
Fuse CPU Usage: 2150 ms
Compiling module clkdiv
Compiling module decoder
Compiling module ALU
Compiling module display
Compiling module topmodule
Compiling module toptb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable /home/hpw/Documents/EC551/LAB2/lab2/toptb_isim_beh.exe
Fuse Memory Usage: 75200 KB
Fuse CPU Usage: 2200 ms
GCC CPU Usage: 1090 ms
