#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct 24 21:12:36 2018
# Process ID: 17264
# Current directory: C:/Users/Chris/Documents/GitHub/CECS361/VGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14624 C:\Users\Chris\Documents\GitHub\CECS361\VGA\VGA.xpr
# Log file: C:/Users/Chris/Documents/GitHub/CECS361/VGA/vivado.log
# Journal file: C:/Users/Chris/Documents/GitHub/CECS361/VGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Chris/Documents/GitHub/CECS361/VGA/VGA.xpr
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/Chris/Documents/GitHub/CECS361/VGA/VGA.srcs/sim_1/new/top_module_tb.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_module_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source top_module_tb.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
source top_module_tb.tcl
close_sim
