

================================================================
== Synthesis Summary Report of 'kernel_2mm'
================================================================
+ General Information: 
    * Date:           Wed Jan 14 09:26:55 2026
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        ls_project
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+--------+----------+----------+---------+-------------+------------+-----+
    |                                      Modules                                     |  Issue |       | Latency |  Latency  | Iteration|         |  Trip  |          |          |         |             |            |     |
    |                                      & Loops                                     |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined|   BRAM   |   DSP   |      FF     |     LUT    | URAM|
    +----------------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+--------+----------+----------+---------+-------------+------------+-----+
    |+ kernel_2mm                                                                      |  Timing|  -0.00|   532646|  5.326e+06|         -|   532647|       -|        no|  272 (6%)|  5 (~0%)|  11394 (~0%)|  13269 (1%)|    -|
    | + grp_kernel_2mm_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1_fu_171     |  Timing|  -0.00|     4099|  4.099e+04|         -|     4099|       -|        no|         -|        -|   1044 (~0%)|   689 (~0%)|    -|
    |  o l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1                                   |       -|   7.30|     4097|  4.097e+04|         3|        1|    4096|       yes|         -|        -|            -|           -|    -|
    | + grp_kernel_2mm_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1_fu_179     |  Timing|  -0.00|     4099|  4.099e+04|         -|     4099|       -|        no|         -|        -|   1044 (~0%)|   689 (~0%)|    -|
    |  o l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1                                   |       -|   7.30|     4097|  4.097e+04|         3|        1|    4096|       yes|         -|        -|            -|           -|    -|
    | + grp_kernel_2mm_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1_fu_187     |  Timing|  -0.00|     4099|  4.099e+04|         -|     4099|       -|        no|         -|        -|   1044 (~0%)|   689 (~0%)|    -|
    |  o l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1                                   |       -|   7.30|     4097|  4.097e+04|         3|        1|    4096|       yes|         -|        -|            -|           -|    -|
    | + grp_kernel_2mm_Pipeline_VITIS_LOOP_128_1_VITIS_LOOP_129_2_fu_195               |       -|   3.77|     4098|  4.098e+04|         -|     4098|       -|        no|         -|        -|     29 (~0%)|   167 (~0%)|    -|
    |  o VITIS_LOOP_128_1_VITIS_LOOP_129_2                                             |       -|   7.30|     4096|  4.096e+04|         1|        1|    4096|       yes|         -|        -|            -|           -|    -|
    | + grp_kernel_2mm_Pipeline_VITIS_LOOP_134_3_VITIS_LOOP_135_4_fu_200               |       -|   3.77|     4098|  4.098e+04|         -|     4098|       -|        no|         -|        -|     29 (~0%)|   167 (~0%)|    -|
    |  o VITIS_LOOP_134_3_VITIS_LOOP_135_4                                             |       -|   7.30|     4096|  4.096e+04|         1|        1|    4096|       yes|         -|        -|            -|           -|    -|
    | + grp_kernel_2mm_Pipeline_l_S_i_j_k_0_i_l_k_l_j_fu_205                           |       -|   0.00|   262151|  2.622e+06|         -|   262151|       -|        no|         -|        -|    252 (~0%)|   392 (~0%)|    -|
    |  o l_S_i_j_k_0_i_l_k_l_j                                                         |       -|   7.30|   262149|  2.621e+06|         7|        1|  262144|       yes|         -|        -|            -|           -|    -|
    | + grp_kernel_2mm_Pipeline_l_S_i_j_k_0_i1_l_k1_l_j1_fu_212                        |       -|   0.00|   262151|  2.622e+06|         -|   262151|       -|        no|         -|        -|    252 (~0%)|   392 (~0%)|    -|
    |  o l_S_i_j_k_0_i1_l_k1_l_j1                                                      |       -|   7.30|   262149|  2.621e+06|         7|        1|  262144|       yes|         -|        -|            -|           -|    -|
    | + grp_kernel_2mm_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1_fu_219  |  Timing|  -0.00|     4099|  4.099e+04|         -|     4099|       -|        no|         -|        -|   1028 (~0%)|  1155 (~0%)|    -|
    |  o l_S_store_res3_store_res3_l_0_l_store_res3_l_1                                |       -|   7.30|     4097|  4.097e+04|         3|        1|    4096|       yes|         -|        -|            -|           -|    -|
    +----------------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+--------+----------+----------+---------+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem0 | 32 -> 512  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
| m_axi_gmem1 | 32 -> 512  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
| m_axi_gmem2 | 32 -> 512  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
| m_axi_gmem3 | 32 -> 512  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| v42      | in        | float*   |
| v43      | in        | float*   |
| v44      | in        | float*   |
| v45      | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------------+-----------+----------+-----------------------+
| Argument | HW Name             | HW Type   | HW Usage | HW Info               |
+----------+---------------------+-----------+----------+-----------------------+
| v42      | m_axi_gmem0         | interface |          |                       |
| v42      | s_axi_control v42_1 | register  | offset   | offset=0x10, range=32 |
| v42      | s_axi_control v42_2 | register  | offset   | offset=0x14, range=32 |
| v43      | m_axi_gmem1         | interface |          |                       |
| v43      | s_axi_control v43_1 | register  | offset   | offset=0x1c, range=32 |
| v43      | s_axi_control v43_2 | register  | offset   | offset=0x20, range=32 |
| v44      | m_axi_gmem2         | interface |          |                       |
| v44      | s_axi_control v44_1 | register  | offset   | offset=0x28, range=32 |
| v44      | s_axi_control v44_2 | register  | offset   | offset=0x2c, range=32 |
| v45      | m_axi_gmem3         | interface |          |                       |
| v45      | s_axi_control v45_1 | register  | offset   | offset=0x34, range=32 |
| v45      | s_axi_control v45_2 | register  | offset   | offset=0x38, range=32 |
+----------+---------------------+-----------+----------+-----------------------+


================================================================
== M_AXI Burst Information
================================================================
* Burst Summary
+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
| HW Interface | Message                                                                                                                                                                                                                    | Location          |
+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
| m_axi_gmem0  | Multiple burst reads of length 256 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.  | kernel.cpp:63:32  |
| m_axi_gmem1  | Multiple burst reads of length 256 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.  | kernel.cpp:76:32  |
| m_axi_gmem2  | Multiple burst reads of length 256 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.  | kernel.cpp:89:32  |
| m_axi_gmem3  | Multiple burst writes of length 256 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. | kernel.cpp:102:34 |
+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


