Ejercicio 14 
------------------------
library IEEE;
use IEEE.std_logic_1164.all;


entity twe is 
port (a,b,c: in stdl_logic; f: out stdl_logic);
end twe;


architecture demotwe of twe is 
begin




F <= '1' when (a='0', and b='0' and c='0') else '1' when (a='1', and b='1' and c='0') else '1' when (a='1', and b='1' and c='1') else '0';


end demotwe;
