\hypertarget{group___library__configuration__section}{}\section{Library\+\_\+configuration\+\_\+section}
\label{group___library__configuration__section}\index{Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___library__configuration__section_ga84d985cb5667176091597f71ffdb9307}{S\+T\+M32\+F4}\hypertarget{group___library__configuration__section_ga84d985cb5667176091597f71ffdb9307}{}\label{group___library__configuration__section_ga84d985cb5667176091597f71ffdb9307}

\begin{DoxyCompactList}\small\item\em S\+T\+M32 Family. \end{DoxyCompactList}\item 
\#define \hyperlink{group___library__configuration__section_ga89c3f6e33fc5056c1c5c4b09463458da}{S\+T\+M32\+F446xx}
\item 
\#define \hyperlink{group___library__configuration__section_ga13fde7eed89250511adafbc8bbedcc62}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+D\+R\+I\+V\+ER}\hypertarget{group___library__configuration__section_ga13fde7eed89250511adafbc8bbedcc62}{}\label{group___library__configuration__section_ga13fde7eed89250511adafbc8bbedcc62}

\begin{DoxyCompactList}\small\item\em Comment the line below if you will not use the peripherals drivers. In this case, these drivers will not be included and the application code will be based on direct access to peripherals registers. \end{DoxyCompactList}\item 
\#define \hyperlink{group___library__configuration__section_ga802582d9b7b4dea8c8c53f6ce296dad2}{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN}~(0x02)
\begin{DoxyCompactList}\small\item\em C\+M\+S\+IS Device version number V2.\+3.\+2. \end{DoxyCompactList}\item 
\#define \hyperlink{group___library__configuration__section_gaa840ca8cc59044a45c604b95c546666b}{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B1}~(0x03)
\item 
\#define \hyperlink{group___library__configuration__section_ga5697f6bbcd478565105f00c06dc97a96}{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B2}~(0x02)
\item 
\#define \hyperlink{group___library__configuration__section_ga99153b788b5b5ef1d65a748495e5c4ca}{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+RC}~(0x00)
\item 
\#define {\bfseries \+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+ON}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}!\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+ON@{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+ON}}
\index{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+ON@{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+ON}!Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+ON}{__STM32F4xx_CMSIS_DEVICE_VERSION}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+ON}\hypertarget{group___library__configuration__section_gab71225daca4a310275d65a487422b1f7}{}\label{group___library__configuration__section_gab71225daca4a310275d65a487422b1f7}
{\bfseries Value\+:}
\begin{DoxyCode}
((\hyperlink{group___library__configuration__section_ga802582d9b7b4dea8c8c53f6ce296dad2}{\_\_STM32F4xx\_CMSIS\_DEVICE\_VERSION\_MAIN} << 24)\(\backslash\)
                                                |(
      \hyperlink{group___library__configuration__section_gaa840ca8cc59044a45c604b95c546666b}{\_\_STM32F4xx\_CMSIS\_DEVICE\_VERSION\_SUB1} << 16)\(\backslash\)
                                                |(
      \hyperlink{group___library__configuration__section_ga5697f6bbcd478565105f00c06dc97a96}{\_\_STM32F4xx\_CMSIS\_DEVICE\_VERSION\_SUB2} << 8 )\(\backslash\)
                                                |(\_\_STM32F4xx\_CMSIS\_DEVICE\_VERSION))
\end{DoxyCode}
\index{Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}!\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN@{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN}}
\index{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN@{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN}!Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN}{__STM32F4xx_CMSIS_DEVICE_VERSION_MAIN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN~(0x02)}\hypertarget{group___library__configuration__section_ga802582d9b7b4dea8c8c53f6ce296dad2}{}\label{group___library__configuration__section_ga802582d9b7b4dea8c8c53f6ce296dad2}


C\+M\+S\+IS Device version number V2.\+3.\+2. 

\mbox{[}31\+:24\mbox{]} main version \index{Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}!\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+RC@{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+RC}}
\index{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+RC@{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+RC}!Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+RC}{__STM32F4xx_CMSIS_DEVICE_VERSION_RC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+RC~(0x00)}\hypertarget{group___library__configuration__section_ga99153b788b5b5ef1d65a748495e5c4ca}{}\label{group___library__configuration__section_ga99153b788b5b5ef1d65a748495e5c4ca}
\mbox{[}7\+:0\mbox{]} release candidate \index{Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}!\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B1@{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B1}}
\index{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B1@{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B1}!Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B1}{__STM32F4xx_CMSIS_DEVICE_VERSION_SUB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B1~(0x03)}\hypertarget{group___library__configuration__section_gaa840ca8cc59044a45c604b95c546666b}{}\label{group___library__configuration__section_gaa840ca8cc59044a45c604b95c546666b}
\mbox{[}23\+:16\mbox{]} sub1 version \index{Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}!\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B2@{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B2}}
\index{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B2@{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B2}!Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B2}{__STM32F4xx_CMSIS_DEVICE_VERSION_SUB2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B2~(0x02)}\hypertarget{group___library__configuration__section_ga5697f6bbcd478565105f00c06dc97a96}{}\label{group___library__configuration__section_ga5697f6bbcd478565105f00c06dc97a96}
\mbox{[}15\+:8\mbox{]} sub2 version \index{Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}!S\+T\+M32\+F446xx@{S\+T\+M32\+F446xx}}
\index{S\+T\+M32\+F446xx@{S\+T\+M32\+F446xx}!Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}}
\subsubsection[{\texorpdfstring{S\+T\+M32\+F446xx}{STM32F446xx}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+T\+M32\+F446xx}\hypertarget{group___library__configuration__section_ga89c3f6e33fc5056c1c5c4b09463458da}{}\label{group___library__configuration__section_ga89c3f6e33fc5056c1c5c4b09463458da}
$<$ S\+T\+M32\+F405\+RG, S\+T\+M32\+F405\+VG and S\+T\+M32\+F405\+ZG Devices

$<$ S\+T\+M32\+F415\+RG, S\+T\+M32\+F415\+VG and S\+T\+M32\+F415\+ZG Devices

$<$ S\+T\+M32\+F407\+VG, S\+T\+M32\+F407\+VE, S\+T\+M32\+F407\+ZG, S\+T\+M32\+F407\+ZE, S\+T\+M32\+F407\+IG and S\+T\+M32\+F407\+IE Devices

$<$ S\+T\+M32\+F417\+VG, S\+T\+M32\+F417\+VE, S\+T\+M32\+F417\+ZG, S\+T\+M32\+F417\+ZE, S\+T\+M32\+F417\+IG and S\+T\+M32\+F417\+IE Devices

$<$ S\+T\+M32\+F427\+VG, S\+T\+M32\+F427\+VI, S\+T\+M32\+F427\+ZG, S\+T\+M32\+F427\+ZI, S\+T\+M32\+F427\+IG and S\+T\+M32\+F427\+II Devices

$<$ S\+T\+M32\+F437\+VG, S\+T\+M32\+F437\+VI, S\+T\+M32\+F437\+ZG, S\+T\+M32\+F437\+ZI, S\+T\+M32\+F437\+IG and S\+T\+M32\+F437\+II Devices

$<$ S\+T\+M32\+F429\+VG, S\+T\+M32\+F429\+VI, S\+T\+M32\+F429\+ZG, S\+T\+M32\+F429\+ZI, S\+T\+M32\+F429\+BG, S\+T\+M32\+F429\+BI, S\+T\+M32\+F429\+NG, S\+T\+M32\+F439\+NI, S\+T\+M32\+F429\+IG and S\+T\+M32\+F429\+II Devices

$<$ S\+T\+M32\+F439\+VG, S\+T\+M32\+F439\+VI, S\+T\+M32\+F439\+ZG, S\+T\+M32\+F439\+ZI, S\+T\+M32\+F439\+BG, S\+T\+M32\+F439\+BI, S\+T\+M32\+F439\+NG, S\+T\+M32\+F439\+NI, S\+T\+M32\+F439\+IG and S\+T\+M32\+F439\+II Devices

$<$ S\+T\+M32\+F401\+CB, S\+T\+M32\+F401\+CC, S\+T\+M32\+F401\+RB, S\+T\+M32\+F401\+RC, S\+T\+M32\+F401\+VB and S\+T\+M32\+F401\+VC Devices

$<$ S\+T\+M32\+F401\+CD, S\+T\+M32\+F401\+RD, S\+T\+M32\+F401\+VD, S\+T\+M32\+F401\+CE, S\+T\+M32\+F401\+RE and S\+T\+M32\+F401\+VE Devices

$<$ S\+T\+M32\+F411\+CD, S\+T\+M32\+F411\+RD, S\+T\+M32\+F411\+VD, S\+T\+M32\+F411\+CE, S\+T\+M32\+F411\+RE and S\+T\+M32\+F411\+VE Devices S\+T\+M32\+F446\+MC, S\+T\+M32\+F446\+ME, S\+T\+M32\+F446\+RC, S\+T\+M32\+F446\+RE, S\+T\+M32\+F446\+VC, S\+T\+M32\+F446\+VE, S\+T\+M32\+F446\+ZC, and S\+T\+M32\+F446\+ZE Devices 