
Bachelor-thesis.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006cf0  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000484  08006e30  08006e30  00016e30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080072b4  080072b4  000172b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080072b8  080072b8  000172b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001dc  20000008  080072bc  00020008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000108  200001e4  08007498  000201e4  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  200002ec  08007498  000202ec  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
  9 .debug_info   00014d62  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000029c9  00000000  00000000  00034f76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001960  00000000  00000000  00037940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00001838  00000000  00000000  000392a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00023957  00000000  00000000  0003aad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00015063  00000000  00000000  0005e42f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    000e5fc2  00000000  00000000  00073492  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  00159454  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00007c04  00000000  00000000  001594a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .stabstr      0000004e  00000000  00000000  001610a8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001e4 	.word	0x200001e4
 800015c:	00000000 	.word	0x00000000
 8000160:	08006e18 	.word	0x08006e18

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001e8 	.word	0x200001e8
 800017c:	08006e18 	.word	0x08006e18

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b085      	sub	sp, #20
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000b60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000b64:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000b66:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	4313      	orrs	r3, r2
 8000b6e:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000b70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000b74:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	4013      	ands	r3, r2
 8000b7a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b7c:	68fb      	ldr	r3, [r7, #12]
}
 8000b7e:	bf00      	nop
 8000b80:	3714      	adds	r7, #20
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr

08000b8a <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b8a:	b580      	push	{r7, lr}
 8000b8c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b8e:	f000 fc65 	bl	800145c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b92:	f000 f80b 	bl	8000bac <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000b96:	f000 f861 	bl	8000c5c <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b9a:	f000 f977 	bl	8000e8c <MX_GPIO_Init>
  MX_RTC_Init();
 8000b9e:	f000 f87b 	bl	8000c98 <MX_RTC_Init>
  MX_SPI1_Init();
 8000ba2:	f000 f8e9 	bl	8000d78 <MX_SPI1_Init>
  MX_TIM2_Init();
 8000ba6:	f000 f923 	bl	8000df0 <MX_TIM2_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000baa:	e7fe      	b.n	8000baa <main+0x20>

08000bac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b09a      	sub	sp, #104	; 0x68
 8000bb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bb2:	f107 0320 	add.w	r3, r7, #32
 8000bb6:	2248      	movs	r2, #72	; 0x48
 8000bb8:	2100      	movs	r1, #0
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f003 fe58 	bl	8004870 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bc0:	1d3b      	adds	r3, r7, #4
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	601a      	str	r2, [r3, #0]
 8000bc6:	605a      	str	r2, [r3, #4]
 8000bc8:	609a      	str	r2, [r3, #8]
 8000bca:	60da      	str	r2, [r3, #12]
 8000bcc:	611a      	str	r2, [r3, #16]
 8000bce:	615a      	str	r2, [r3, #20]
 8000bd0:	619a      	str	r2, [r3, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bd2:	4b21      	ldr	r3, [pc, #132]	; (8000c58 <SystemClock_Config+0xac>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000bda:	4a1f      	ldr	r2, [pc, #124]	; (8000c58 <SystemClock_Config+0xac>)
 8000bdc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000be0:	6013      	str	r3, [r2, #0]
 8000be2:	4b1d      	ldr	r3, [pc, #116]	; (8000c58 <SystemClock_Config+0xac>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000bea:	603b      	str	r3, [r7, #0]
 8000bec:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI1
 8000bee:	230b      	movs	r3, #11
 8000bf0:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000bf2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000bf6:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bf8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000bfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bfe:	2340      	movs	r3, #64	; 0x40
 8000c00:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000c02:	2305      	movs	r3, #5
 8000c04:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c06:	2300      	movs	r3, #0
 8000c08:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c0a:	f107 0320 	add.w	r3, r7, #32
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f001 fabe 	bl	8002190 <HAL_RCC_OscConfig>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d001      	beq.n	8000c1e <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000c1a:	f000 f99f 	bl	8000f5c <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8000c1e:	236f      	movs	r3, #111	; 0x6f
 8000c20:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000c22:	2302      	movs	r3, #2
 8000c24:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c26:	2300      	movs	r3, #0
 8000c28:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8000c32:	2300      	movs	r3, #0
 8000c34:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8000c36:	2300      	movs	r3, #0
 8000c38:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000c3a:	1d3b      	adds	r3, r7, #4
 8000c3c:	2101      	movs	r1, #1
 8000c3e:	4618      	mov	r0, r3
 8000c40:	f001 fe1a 	bl	8002878 <HAL_RCC_ClockConfig>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000c4a:	f000 f987 	bl	8000f5c <Error_Handler>
  }
}
 8000c4e:	bf00      	nop
 8000c50:	3768      	adds	r7, #104	; 0x68
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	58000400 	.word	0x58000400

08000c5c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b094      	sub	sp, #80	; 0x50
 8000c60:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c62:	463b      	mov	r3, r7
 8000c64:	2250      	movs	r2, #80	; 0x50
 8000c66:	2100      	movs	r1, #0
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f003 fe01 	bl	8004870 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 8000c6e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c72:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8000c74:	2300      	movs	r3, #0
 8000c76:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c7c:	463b      	mov	r3, r7
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f002 fa0b 	bl	800309a <HAL_RCCEx_PeriphCLKConfig>
 8000c84:	4603      	mov	r3, r0
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d001      	beq.n	8000c8e <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 8000c8a:	f000 f967 	bl	8000f5c <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8000c8e:	bf00      	nop
 8000c90:	3750      	adds	r7, #80	; 0x50
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
	...

08000c98 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b086      	sub	sp, #24
 8000c9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000c9e:	1d3b      	adds	r3, r7, #4
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	601a      	str	r2, [r3, #0]
 8000ca4:	605a      	str	r2, [r3, #4]
 8000ca6:	609a      	str	r2, [r3, #8]
 8000ca8:	60da      	str	r2, [r3, #12]
 8000caa:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000cac:	2300      	movs	r3, #0
 8000cae:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000cb0:	4b2f      	ldr	r3, [pc, #188]	; (8000d70 <MX_RTC_Init+0xd8>)
 8000cb2:	4a30      	ldr	r2, [pc, #192]	; (8000d74 <MX_RTC_Init+0xdc>)
 8000cb4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000cb6:	4b2e      	ldr	r3, [pc, #184]	; (8000d70 <MX_RTC_Init+0xd8>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000cbc:	4b2c      	ldr	r3, [pc, #176]	; (8000d70 <MX_RTC_Init+0xd8>)
 8000cbe:	227f      	movs	r2, #127	; 0x7f
 8000cc0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000cc2:	4b2b      	ldr	r3, [pc, #172]	; (8000d70 <MX_RTC_Init+0xd8>)
 8000cc4:	22ff      	movs	r2, #255	; 0xff
 8000cc6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000cc8:	4b29      	ldr	r3, [pc, #164]	; (8000d70 <MX_RTC_Init+0xd8>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000cce:	4b28      	ldr	r3, [pc, #160]	; (8000d70 <MX_RTC_Init+0xd8>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000cd4:	4b26      	ldr	r3, [pc, #152]	; (8000d70 <MX_RTC_Init+0xd8>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000cda:	4b25      	ldr	r3, [pc, #148]	; (8000d70 <MX_RTC_Init+0xd8>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000ce0:	4823      	ldr	r0, [pc, #140]	; (8000d70 <MX_RTC_Init+0xd8>)
 8000ce2:	f002 fc61 	bl	80035a8 <HAL_RTC_Init>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d001      	beq.n	8000cf0 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8000cec:	f000 f936 	bl	8000f5c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x12;
 8000cf0:	2312      	movs	r3, #18
 8000cf2:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	71bb      	strb	r3, [r7, #6]
  sTime.SubSeconds = 0x0;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	60bb      	str	r3, [r7, #8]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000d00:	2300      	movs	r3, #0
 8000d02:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000d04:	2300      	movs	r3, #0
 8000d06:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000d08:	1d3b      	adds	r3, r7, #4
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	4818      	ldr	r0, [pc, #96]	; (8000d70 <MX_RTC_Init+0xd8>)
 8000d10:	f002 fcfa 	bl	8003708 <HAL_RTC_SetTime>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <MX_RTC_Init+0x86>
  {
    Error_Handler();
 8000d1a:	f000 f91f 	bl	8000f5c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_THURSDAY;
 8000d1e:	2304      	movs	r3, #4
 8000d20:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MARCH;
 8000d22:	2303      	movs	r3, #3
 8000d24:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x16;
 8000d26:	2316      	movs	r3, #22
 8000d28:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x23;
 8000d2a:	2323      	movs	r3, #35	; 0x23
 8000d2c:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000d2e:	463b      	mov	r3, r7
 8000d30:	2201      	movs	r2, #1
 8000d32:	4619      	mov	r1, r3
 8000d34:	480e      	ldr	r0, [pc, #56]	; (8000d70 <MX_RTC_Init+0xd8>)
 8000d36:	f002 fdab 	bl	8003890 <HAL_RTC_SetDate>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <MX_RTC_Init+0xac>
  {
    Error_Handler();
 8000d40:	f000 f90c 	bl	8000f5c <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8000d44:	2200      	movs	r2, #0
 8000d46:	2100      	movs	r1, #0
 8000d48:	4809      	ldr	r0, [pc, #36]	; (8000d70 <MX_RTC_Init+0xd8>)
 8000d4a:	f002 febf 	bl	8003acc <HAL_RTCEx_SetWakeUpTimer_IT>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d001      	beq.n	8000d58 <MX_RTC_Init+0xc0>
  {
    Error_Handler();
 8000d54:	f000 f902 	bl	8000f5c <Error_Handler>
  }

  /** Enable the reference Clock input
  */
  if (HAL_RTCEx_SetRefClock(&hrtc) != HAL_OK)
 8000d58:	4805      	ldr	r0, [pc, #20]	; (8000d70 <MX_RTC_Init+0xd8>)
 8000d5a:	f002 ffa3 	bl	8003ca4 <HAL_RTCEx_SetRefClock>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d001      	beq.n	8000d68 <MX_RTC_Init+0xd0>
  {
    Error_Handler();
 8000d64:	f000 f8fa 	bl	8000f5c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000d68:	bf00      	nop
 8000d6a:	3718      	adds	r7, #24
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	20000200 	.word	0x20000200
 8000d74:	40002800 	.word	0x40002800

08000d78 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000d7c:	4b1a      	ldr	r3, [pc, #104]	; (8000de8 <MX_SPI1_Init+0x70>)
 8000d7e:	4a1b      	ldr	r2, [pc, #108]	; (8000dec <MX_SPI1_Init+0x74>)
 8000d80:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000d82:	4b19      	ldr	r3, [pc, #100]	; (8000de8 <MX_SPI1_Init+0x70>)
 8000d84:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000d88:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000d8a:	4b17      	ldr	r3, [pc, #92]	; (8000de8 <MX_SPI1_Init+0x70>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000d90:	4b15      	ldr	r3, [pc, #84]	; (8000de8 <MX_SPI1_Init+0x70>)
 8000d92:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000d96:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d98:	4b13      	ldr	r3, [pc, #76]	; (8000de8 <MX_SPI1_Init+0x70>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d9e:	4b12      	ldr	r3, [pc, #72]	; (8000de8 <MX_SPI1_Init+0x70>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8000da4:	4b10      	ldr	r3, [pc, #64]	; (8000de8 <MX_SPI1_Init+0x70>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000daa:	4b0f      	ldr	r3, [pc, #60]	; (8000de8 <MX_SPI1_Init+0x70>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000db0:	4b0d      	ldr	r3, [pc, #52]	; (8000de8 <MX_SPI1_Init+0x70>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000db6:	4b0c      	ldr	r3, [pc, #48]	; (8000de8 <MX_SPI1_Init+0x70>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000dbc:	4b0a      	ldr	r3, [pc, #40]	; (8000de8 <MX_SPI1_Init+0x70>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000dc2:	4b09      	ldr	r3, [pc, #36]	; (8000de8 <MX_SPI1_Init+0x70>)
 8000dc4:	2207      	movs	r2, #7
 8000dc6:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000dc8:	4b07      	ldr	r3, [pc, #28]	; (8000de8 <MX_SPI1_Init+0x70>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000dce:	4b06      	ldr	r3, [pc, #24]	; (8000de8 <MX_SPI1_Init+0x70>)
 8000dd0:	2208      	movs	r2, #8
 8000dd2:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000dd4:	4804      	ldr	r0, [pc, #16]	; (8000de8 <MX_SPI1_Init+0x70>)
 8000dd6:	f002 ffb5 	bl	8003d44 <HAL_SPI_Init>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d001      	beq.n	8000de4 <MX_SPI1_Init+0x6c>
  {
    Error_Handler();
 8000de0:	f000 f8bc 	bl	8000f5c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000de4:	bf00      	nop
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	20000224 	.word	0x20000224
 8000dec:	40013000 	.word	0x40013000

08000df0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b088      	sub	sp, #32
 8000df4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000df6:	f107 0310 	add.w	r3, r7, #16
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	601a      	str	r2, [r3, #0]
 8000dfe:	605a      	str	r2, [r3, #4]
 8000e00:	609a      	str	r2, [r3, #8]
 8000e02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e04:	1d3b      	adds	r3, r7, #4
 8000e06:	2200      	movs	r2, #0
 8000e08:	601a      	str	r2, [r3, #0]
 8000e0a:	605a      	str	r2, [r3, #4]
 8000e0c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000e0e:	4b1e      	ldr	r3, [pc, #120]	; (8000e88 <MX_TIM2_Init+0x98>)
 8000e10:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e14:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32-1;
 8000e16:	4b1c      	ldr	r3, [pc, #112]	; (8000e88 <MX_TIM2_Init+0x98>)
 8000e18:	221f      	movs	r2, #31
 8000e1a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e1c:	4b1a      	ldr	r3, [pc, #104]	; (8000e88 <MX_TIM2_Init+0x98>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000e22:	4b19      	ldr	r3, [pc, #100]	; (8000e88 <MX_TIM2_Init+0x98>)
 8000e24:	f04f 32ff 	mov.w	r2, #4294967295
 8000e28:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e2a:	4b17      	ldr	r3, [pc, #92]	; (8000e88 <MX_TIM2_Init+0x98>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e30:	4b15      	ldr	r3, [pc, #84]	; (8000e88 <MX_TIM2_Init+0x98>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000e36:	4814      	ldr	r0, [pc, #80]	; (8000e88 <MX_TIM2_Init+0x98>)
 8000e38:	f003 f827 	bl	8003e8a <HAL_TIM_Base_Init>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d001      	beq.n	8000e46 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000e42:	f000 f88b 	bl	8000f5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e4a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000e4c:	f107 0310 	add.w	r3, r7, #16
 8000e50:	4619      	mov	r1, r3
 8000e52:	480d      	ldr	r0, [pc, #52]	; (8000e88 <MX_TIM2_Init+0x98>)
 8000e54:	f003 f870 	bl	8003f38 <HAL_TIM_ConfigClockSource>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d001      	beq.n	8000e62 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000e5e:	f000 f87d 	bl	8000f5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e62:	2300      	movs	r3, #0
 8000e64:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e66:	2300      	movs	r3, #0
 8000e68:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e6a:	1d3b      	adds	r3, r7, #4
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	4806      	ldr	r0, [pc, #24]	; (8000e88 <MX_TIM2_Init+0x98>)
 8000e70:	f003 fa2c 	bl	80042cc <HAL_TIMEx_MasterConfigSynchronization>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000e7a:	f000 f86f 	bl	8000f5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000e7e:	bf00      	nop
 8000e80:	3720      	adds	r7, #32
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	20000288 	.word	0x20000288

08000e8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b086      	sub	sp, #24
 8000e90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e92:	1d3b      	adds	r3, r7, #4
 8000e94:	2200      	movs	r2, #0
 8000e96:	601a      	str	r2, [r3, #0]
 8000e98:	605a      	str	r2, [r3, #4]
 8000e9a:	609a      	str	r2, [r3, #8]
 8000e9c:	60da      	str	r2, [r3, #12]
 8000e9e:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ea0:	2004      	movs	r0, #4
 8000ea2:	f7ff fe59 	bl	8000b58 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ea6:	2001      	movs	r0, #1
 8000ea8:	f7ff fe56 	bl	8000b58 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eac:	2002      	movs	r0, #2
 8000eae:	f7ff fe53 	bl	8000b58 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000eb2:	2008      	movs	r0, #8
 8000eb4:	f7ff fe50 	bl	8000b58 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TIMER_PIN_GPIO_Port, TIMER_PIN_Pin, GPIO_PIN_RESET);
 8000eb8:	2200      	movs	r2, #0
 8000eba:	2101      	movs	r1, #1
 8000ebc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ec0:	f000 fdd2 	bl	8001a68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin|CHIP_SELECT_Pin|LD1_Pin, GPIO_PIN_RESET);
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	2133      	movs	r1, #51	; 0x33
 8000ec8:	4821      	ldr	r0, [pc, #132]	; (8000f50 <MX_GPIO_Init+0xc4>)
 8000eca:	f000 fdcd 	bl	8001a68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : TIMER_PIN_Pin */
  GPIO_InitStruct.Pin = TIMER_PIN_Pin;
 8000ece:	2301      	movs	r3, #1
 8000ed0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000ed6:	2302      	movs	r3, #2
 8000ed8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eda:	2300      	movs	r3, #0
 8000edc:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(TIMER_PIN_GPIO_Port, &GPIO_InitStruct);
 8000ede:	1d3b      	adds	r3, r7, #4
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ee6:	f000 fc4f 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000eea:	2310      	movs	r3, #16
 8000eec:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ef6:	1d3b      	adds	r3, r7, #4
 8000ef8:	4619      	mov	r1, r3
 8000efa:	4816      	ldr	r0, [pc, #88]	; (8000f54 <MX_GPIO_Init+0xc8>)
 8000efc:	f000 fc44 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin CHIP_SELECT_Pin LD1_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|CHIP_SELECT_Pin|LD1_Pin;
 8000f00:	2333      	movs	r3, #51	; 0x33
 8000f02:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f04:	2301      	movs	r3, #1
 8000f06:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f10:	1d3b      	adds	r3, r7, #4
 8000f12:	4619      	mov	r1, r3
 8000f14:	480e      	ldr	r0, [pc, #56]	; (8000f50 <MX_GPIO_Init+0xc4>)
 8000f16:	f000 fc37 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 B3_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|B3_Pin;
 8000f1a:	2303      	movs	r3, #3
 8000f1c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f22:	2300      	movs	r3, #0
 8000f24:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f26:	1d3b      	adds	r3, r7, #4
 8000f28:	4619      	mov	r1, r3
 8000f2a:	480b      	ldr	r0, [pc, #44]	; (8000f58 <MX_GPIO_Init+0xcc>)
 8000f2c:	f000 fc2c 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pin : RECEIVE_READY_Pin */
  GPIO_InitStruct.Pin = RECEIVE_READY_Pin;
 8000f30:	2340      	movs	r3, #64	; 0x40
 8000f32:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f34:	2300      	movs	r3, #0
 8000f36:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(RECEIVE_READY_GPIO_Port, &GPIO_InitStruct);
 8000f3c:	1d3b      	adds	r3, r7, #4
 8000f3e:	4619      	mov	r1, r3
 8000f40:	4803      	ldr	r0, [pc, #12]	; (8000f50 <MX_GPIO_Init+0xc4>)
 8000f42:	f000 fc21 	bl	8001788 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f46:	bf00      	nop
 8000f48:	3718      	adds	r7, #24
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	48000400 	.word	0x48000400
 8000f54:	48000800 	.word	0x48000800
 8000f58:	48000c00 	.word	0x48000c00

08000f5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f60:	b672      	cpsid	i
}
 8000f62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f64:	e7fe      	b.n	8000f64 <Error_Handler+0x8>

08000f66 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8000f66:	b480      	push	{r7}
 8000f68:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8000f6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f72:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000f76:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f7a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8000f7e:	bf00      	nop
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr

08000f88 <LL_AHB2_GRP1_EnableClock>:
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b085      	sub	sp, #20
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000f90:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f94:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000f96:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000fa0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000fa4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	4013      	ands	r3, r2
 8000faa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fac:	68fb      	ldr	r3, [r7, #12]
}
 8000fae:	bf00      	nop
 8000fb0:	3714      	adds	r7, #20
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr

08000fba <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000fba:	b480      	push	{r7}
 8000fbc:	b085      	sub	sp, #20
 8000fbe:	af00      	add	r7, sp, #0
 8000fc0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000fc2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000fc6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000fc8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000fd2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000fd6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	4013      	ands	r3, r2
 8000fdc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fde:	68fb      	ldr	r3, [r7, #12]
}
 8000fe0:	bf00      	nop
 8000fe2:	3714      	adds	r7, #20
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr

08000fec <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b085      	sub	sp, #20
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000ff4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ff8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000ffa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	4313      	orrs	r3, r2
 8001002:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001004:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001008:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	4013      	ands	r3, r2
 800100e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001010:	68fb      	ldr	r3, [r7, #12]
}
 8001012:	bf00      	nop
 8001014:	3714      	adds	r7, #20
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr

0800101e <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800101e:	b480      	push	{r7}
 8001020:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001022:	bf00      	nop
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr

0800102c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b09c      	sub	sp, #112	; 0x70
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001034:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001038:	2200      	movs	r2, #0
 800103a:	601a      	str	r2, [r3, #0]
 800103c:	605a      	str	r2, [r3, #4]
 800103e:	609a      	str	r2, [r3, #8]
 8001040:	60da      	str	r2, [r3, #12]
 8001042:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001044:	f107 030c 	add.w	r3, r7, #12
 8001048:	2250      	movs	r2, #80	; 0x50
 800104a:	2100      	movs	r1, #0
 800104c:	4618      	mov	r0, r3
 800104e:	f003 fc0f 	bl	8004870 <memset>
  if(hrtc->Instance==RTC)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	4a1c      	ldr	r2, [pc, #112]	; (80010c8 <HAL_RTC_MspInit+0x9c>)
 8001058:	4293      	cmp	r3, r2
 800105a:	d131      	bne.n	80010c0 <HAL_RTC_MspInit+0x94>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800105c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001060:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001062:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001066:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001068:	f107 030c 	add.w	r3, r7, #12
 800106c:	4618      	mov	r0, r3
 800106e:	f002 f814 	bl	800309a <HAL_RCCEx_PeriphCLKConfig>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d001      	beq.n	800107c <HAL_RTC_MspInit+0x50>
    {
      Error_Handler();
 8001078:	f7ff ff70 	bl	8000f5c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800107c:	f7ff ff73 	bl	8000f66 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001080:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001084:	f7ff ff99 	bl	8000fba <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001088:	2002      	movs	r0, #2
 800108a:	f7ff ff7d 	bl	8000f88 <LL_AHB2_GRP1_EnableClock>
    /**RTC GPIO Configuration
    PB15     ------> RTC_REFIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800108e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001092:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001094:	2302      	movs	r3, #2
 8001096:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001098:	2300      	movs	r3, #0
 800109a:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800109c:	2300      	movs	r3, #0
 800109e:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF0_RTC_OUT;
 80010a0:	2300      	movs	r3, #0
 80010a2:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010a4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80010a8:	4619      	mov	r1, r3
 80010aa:	4808      	ldr	r0, [pc, #32]	; (80010cc <HAL_RTC_MspInit+0xa0>)
 80010ac:	f000 fb6c 	bl	8001788 <HAL_GPIO_Init>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 80010b0:	2200      	movs	r2, #0
 80010b2:	2100      	movs	r1, #0
 80010b4:	2003      	movs	r0, #3
 80010b6:	f000 fb32 	bl	800171e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 80010ba:	2003      	movs	r0, #3
 80010bc:	f000 fb49 	bl	8001752 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80010c0:	bf00      	nop
 80010c2:	3770      	adds	r7, #112	; 0x70
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	40002800 	.word	0x40002800
 80010cc:	48000400 	.word	0x48000400

080010d0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b088      	sub	sp, #32
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d8:	f107 030c 	add.w	r3, r7, #12
 80010dc:	2200      	movs	r2, #0
 80010de:	601a      	str	r2, [r3, #0]
 80010e0:	605a      	str	r2, [r3, #4]
 80010e2:	609a      	str	r2, [r3, #8]
 80010e4:	60da      	str	r2, [r3, #12]
 80010e6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4a0f      	ldr	r2, [pc, #60]	; (800112c <HAL_SPI_MspInit+0x5c>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d117      	bne.n	8001122 <HAL_SPI_MspInit+0x52>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80010f2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80010f6:	f7ff ff79 	bl	8000fec <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010fa:	2001      	movs	r0, #1
 80010fc:	f7ff ff44 	bl	8000f88 <LL_AHB2_GRP1_EnableClock>
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001100:	23f0      	movs	r3, #240	; 0xf0
 8001102:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001104:	2302      	movs	r3, #2
 8001106:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001108:	2300      	movs	r3, #0
 800110a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800110c:	2300      	movs	r3, #0
 800110e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001110:	2305      	movs	r3, #5
 8001112:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001114:	f107 030c 	add.w	r3, r7, #12
 8001118:	4619      	mov	r1, r3
 800111a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800111e:	f000 fb33 	bl	8001788 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001122:	bf00      	nop
 8001124:	3720      	adds	r7, #32
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	40013000 	.word	0x40013000

08001130 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001140:	d102      	bne.n	8001148 <HAL_TIM_Base_MspInit+0x18>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001142:	2001      	movs	r0, #1
 8001144:	f7ff ff39 	bl	8000fba <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001148:	bf00      	nop
 800114a:	3708      	adds	r7, #8
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}

08001150 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001154:	e7fe      	b.n	8001154 <NMI_Handler+0x4>

08001156 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001156:	b480      	push	{r7}
 8001158:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800115a:	e7fe      	b.n	800115a <HardFault_Handler+0x4>

0800115c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001160:	e7fe      	b.n	8001160 <MemManage_Handler+0x4>

08001162 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001162:	b480      	push	{r7}
 8001164:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001166:	e7fe      	b.n	8001166 <BusFault_Handler+0x4>

08001168 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800116c:	e7fe      	b.n	800116c <UsageFault_Handler+0x4>

0800116e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800116e:	b480      	push	{r7}
 8001170:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001172:	bf00      	nop
 8001174:	46bd      	mov	sp, r7
 8001176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117a:	4770      	bx	lr

0800117c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001180:	bf00      	nop
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr

0800118a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800118a:	b480      	push	{r7}
 800118c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800118e:	bf00      	nop
 8001190:	46bd      	mov	sp, r7
 8001192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001196:	4770      	bx	lr

08001198 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800119c:	f000 f9b8 	bl	8001510 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011a0:	bf00      	nop
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 80011a8:	4802      	ldr	r0, [pc, #8]	; (80011b4 <RTC_WKUP_IRQHandler+0x10>)
 80011aa:	f002 fd4b 	bl	8003c44 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 80011ae:	bf00      	nop
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	20000200 	.word	0x20000200

080011b8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
  return 1;
 80011bc:	2301      	movs	r3, #1
}
 80011be:	4618      	mov	r0, r3
 80011c0:	46bd      	mov	sp, r7
 80011c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c6:	4770      	bx	lr

080011c8 <_kill>:

int _kill(int pid, int sig)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
 80011d0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80011d2:	f003 f8db 	bl	800438c <__errno>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2216      	movs	r2, #22
 80011da:	601a      	str	r2, [r3, #0]
  return -1;
 80011dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	3708      	adds	r7, #8
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}

080011e8 <_exit>:

void _exit (int status)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80011f0:	f04f 31ff 	mov.w	r1, #4294967295
 80011f4:	6878      	ldr	r0, [r7, #4]
 80011f6:	f7ff ffe7 	bl	80011c8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80011fa:	e7fe      	b.n	80011fa <_exit+0x12>

080011fc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b086      	sub	sp, #24
 8001200:	af00      	add	r7, sp, #0
 8001202:	60f8      	str	r0, [r7, #12]
 8001204:	60b9      	str	r1, [r7, #8]
 8001206:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001208:	2300      	movs	r3, #0
 800120a:	617b      	str	r3, [r7, #20]
 800120c:	e00a      	b.n	8001224 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800120e:	f3af 8000 	nop.w
 8001212:	4601      	mov	r1, r0
 8001214:	68bb      	ldr	r3, [r7, #8]
 8001216:	1c5a      	adds	r2, r3, #1
 8001218:	60ba      	str	r2, [r7, #8]
 800121a:	b2ca      	uxtb	r2, r1
 800121c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800121e:	697b      	ldr	r3, [r7, #20]
 8001220:	3301      	adds	r3, #1
 8001222:	617b      	str	r3, [r7, #20]
 8001224:	697a      	ldr	r2, [r7, #20]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	429a      	cmp	r2, r3
 800122a:	dbf0      	blt.n	800120e <_read+0x12>
  }

  return len;
 800122c:	687b      	ldr	r3, [r7, #4]
}
 800122e:	4618      	mov	r0, r3
 8001230:	3718      	adds	r7, #24
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}

08001236 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001236:	b580      	push	{r7, lr}
 8001238:	b086      	sub	sp, #24
 800123a:	af00      	add	r7, sp, #0
 800123c:	60f8      	str	r0, [r7, #12]
 800123e:	60b9      	str	r1, [r7, #8]
 8001240:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001242:	2300      	movs	r3, #0
 8001244:	617b      	str	r3, [r7, #20]
 8001246:	e009      	b.n	800125c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	1c5a      	adds	r2, r3, #1
 800124c:	60ba      	str	r2, [r7, #8]
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	4618      	mov	r0, r3
 8001252:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	3301      	adds	r3, #1
 800125a:	617b      	str	r3, [r7, #20]
 800125c:	697a      	ldr	r2, [r7, #20]
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	429a      	cmp	r2, r3
 8001262:	dbf1      	blt.n	8001248 <_write+0x12>
  }
  return len;
 8001264:	687b      	ldr	r3, [r7, #4]
}
 8001266:	4618      	mov	r0, r3
 8001268:	3718      	adds	r7, #24
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}

0800126e <_close>:

int _close(int file)
{
 800126e:	b480      	push	{r7}
 8001270:	b083      	sub	sp, #12
 8001272:	af00      	add	r7, sp, #0
 8001274:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001276:	f04f 33ff 	mov.w	r3, #4294967295
}
 800127a:	4618      	mov	r0, r3
 800127c:	370c      	adds	r7, #12
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr

08001286 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001286:	b480      	push	{r7}
 8001288:	b083      	sub	sp, #12
 800128a:	af00      	add	r7, sp, #0
 800128c:	6078      	str	r0, [r7, #4]
 800128e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001296:	605a      	str	r2, [r3, #4]
  return 0;
 8001298:	2300      	movs	r3, #0
}
 800129a:	4618      	mov	r0, r3
 800129c:	370c      	adds	r7, #12
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr

080012a6 <_isatty>:

int _isatty(int file)
{
 80012a6:	b480      	push	{r7}
 80012a8:	b083      	sub	sp, #12
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80012ae:	2301      	movs	r3, #1
}
 80012b0:	4618      	mov	r0, r3
 80012b2:	370c      	adds	r7, #12
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr

080012bc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012bc:	b480      	push	{r7}
 80012be:	b085      	sub	sp, #20
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	60f8      	str	r0, [r7, #12]
 80012c4:	60b9      	str	r1, [r7, #8]
 80012c6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012c8:	2300      	movs	r3, #0
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	3714      	adds	r7, #20
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr
	...

080012d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b086      	sub	sp, #24
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012e0:	4a14      	ldr	r2, [pc, #80]	; (8001334 <_sbrk+0x5c>)
 80012e2:	4b15      	ldr	r3, [pc, #84]	; (8001338 <_sbrk+0x60>)
 80012e4:	1ad3      	subs	r3, r2, r3
 80012e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012ec:	4b13      	ldr	r3, [pc, #76]	; (800133c <_sbrk+0x64>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d102      	bne.n	80012fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012f4:	4b11      	ldr	r3, [pc, #68]	; (800133c <_sbrk+0x64>)
 80012f6:	4a12      	ldr	r2, [pc, #72]	; (8001340 <_sbrk+0x68>)
 80012f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012fa:	4b10      	ldr	r3, [pc, #64]	; (800133c <_sbrk+0x64>)
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	4413      	add	r3, r2
 8001302:	693a      	ldr	r2, [r7, #16]
 8001304:	429a      	cmp	r2, r3
 8001306:	d207      	bcs.n	8001318 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001308:	f003 f840 	bl	800438c <__errno>
 800130c:	4603      	mov	r3, r0
 800130e:	220c      	movs	r2, #12
 8001310:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001312:	f04f 33ff 	mov.w	r3, #4294967295
 8001316:	e009      	b.n	800132c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001318:	4b08      	ldr	r3, [pc, #32]	; (800133c <_sbrk+0x64>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800131e:	4b07      	ldr	r3, [pc, #28]	; (800133c <_sbrk+0x64>)
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4413      	add	r3, r2
 8001326:	4a05      	ldr	r2, [pc, #20]	; (800133c <_sbrk+0x64>)
 8001328:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800132a:	68fb      	ldr	r3, [r7, #12]
}
 800132c:	4618      	mov	r0, r3
 800132e:	3718      	adds	r7, #24
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	20030000 	.word	0x20030000
 8001338:	00000400 	.word	0x00000400
 800133c:	200002d4 	.word	0x200002d4
 8001340:	200002f0 	.word	0x200002f0

08001344 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8001348:	4b24      	ldr	r3, [pc, #144]	; (80013dc <SystemInit+0x98>)
 800134a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800134e:	4a23      	ldr	r2, [pc, #140]	; (80013dc <SystemInit+0x98>)
 8001350:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001354:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001358:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001362:	f043 0301 	orr.w	r3, r3, #1
 8001366:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8001368:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800136c:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8001370:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8001372:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001376:	681a      	ldr	r2, [r3, #0]
 8001378:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800137c:	4b18      	ldr	r3, [pc, #96]	; (80013e0 <SystemInit+0x9c>)
 800137e:	4013      	ands	r3, r2
 8001380:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8001382:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001386:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800138a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800138e:	f023 0305 	bic.w	r3, r3, #5
 8001392:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8001396:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800139a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800139e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80013a2:	f023 0301 	bic.w	r3, r3, #1
 80013a6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 80013aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013ae:	4a0d      	ldr	r2, [pc, #52]	; (80013e4 <SystemInit+0xa0>)
 80013b0:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 80013b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013b6:	4a0b      	ldr	r2, [pc, #44]	; (80013e4 <SystemInit+0xa0>)
 80013b8:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80013ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80013c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013c8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80013ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013ce:	2200      	movs	r2, #0
 80013d0:	619a      	str	r2, [r3, #24]
}
 80013d2:	bf00      	nop
 80013d4:	46bd      	mov	sp, r7
 80013d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013da:	4770      	bx	lr
 80013dc:	e000ed00 	.word	0xe000ed00
 80013e0:	faf6fefb 	.word	0xfaf6fefb
 80013e4:	22041000 	.word	0x22041000

080013e8 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 80013e8:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013ea:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013ec:	3304      	adds	r3, #4

080013ee <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013ee:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013f0:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 80013f2:	d3f9      	bcc.n	80013e8 <CopyDataInit>
  bx lr
 80013f4:	4770      	bx	lr

080013f6 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 80013f6:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 80013f8:	3004      	adds	r0, #4

080013fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 80013fa:	4288      	cmp	r0, r1
  bcc FillZerobss
 80013fc:	d3fb      	bcc.n	80013f6 <FillZerobss>
  bx lr
 80013fe:	4770      	bx	lr

08001400 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001400:	480c      	ldr	r0, [pc, #48]	; (8001434 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001402:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001404:	f7ff ff9e 	bl	8001344 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8001408:	480b      	ldr	r0, [pc, #44]	; (8001438 <LoopForever+0x6>)
 800140a:	490c      	ldr	r1, [pc, #48]	; (800143c <LoopForever+0xa>)
 800140c:	4a0c      	ldr	r2, [pc, #48]	; (8001440 <LoopForever+0xe>)
 800140e:	2300      	movs	r3, #0
 8001410:	f7ff ffed 	bl	80013ee <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8001414:	480b      	ldr	r0, [pc, #44]	; (8001444 <LoopForever+0x12>)
 8001416:	490c      	ldr	r1, [pc, #48]	; (8001448 <LoopForever+0x16>)
 8001418:	4a0c      	ldr	r2, [pc, #48]	; (800144c <LoopForever+0x1a>)
 800141a:	2300      	movs	r3, #0
 800141c:	f7ff ffe7 	bl	80013ee <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8001420:	480b      	ldr	r0, [pc, #44]	; (8001450 <LoopForever+0x1e>)
 8001422:	490c      	ldr	r1, [pc, #48]	; (8001454 <LoopForever+0x22>)
 8001424:	2300      	movs	r3, #0
 8001426:	f7ff ffe8 	bl	80013fa <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800142a:	f003 f97f 	bl	800472c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800142e:	f7ff fbac 	bl	8000b8a <main>

08001432 <LoopForever>:

LoopForever:
  b LoopForever
 8001432:	e7fe      	b.n	8001432 <LoopForever>
  ldr   r0, =_estack
 8001434:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8001438:	20000008 	.word	0x20000008
 800143c:	200001e4 	.word	0x200001e4
 8001440:	080072bc 	.word	0x080072bc
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8001444:	20030000 	.word	0x20030000
 8001448:	20030000 	.word	0x20030000
 800144c:	08007498 	.word	0x08007498
  INIT_BSS _sbss, _ebss
 8001450:	200001e4 	.word	0x200001e4
 8001454:	200002ec 	.word	0x200002ec

08001458 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001458:	e7fe      	b.n	8001458 <ADC1_IRQHandler>
	...

0800145c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001462:	2300      	movs	r3, #0
 8001464:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001466:	4b0c      	ldr	r3, [pc, #48]	; (8001498 <HAL_Init+0x3c>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4a0b      	ldr	r2, [pc, #44]	; (8001498 <HAL_Init+0x3c>)
 800146c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001470:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001472:	2003      	movs	r0, #3
 8001474:	f000 f948 	bl	8001708 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001478:	2000      	movs	r0, #0
 800147a:	f000 f80f 	bl	800149c <HAL_InitTick>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d002      	beq.n	800148a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001484:	2301      	movs	r3, #1
 8001486:	71fb      	strb	r3, [r7, #7]
 8001488:	e001      	b.n	800148e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800148a:	f7ff fdc8 	bl	800101e <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800148e:	79fb      	ldrb	r3, [r7, #7]
}
 8001490:	4618      	mov	r0, r3
 8001492:	3708      	adds	r7, #8
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}
 8001498:	58004000 	.word	0x58004000

0800149c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b084      	sub	sp, #16
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80014a4:	2300      	movs	r3, #0
 80014a6:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 80014a8:	4b17      	ldr	r3, [pc, #92]	; (8001508 <HAL_InitTick+0x6c>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d024      	beq.n	80014fa <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80014b0:	f001 fb8e 	bl	8002bd0 <HAL_RCC_GetHCLKFreq>
 80014b4:	4602      	mov	r2, r0
 80014b6:	4b14      	ldr	r3, [pc, #80]	; (8001508 <HAL_InitTick+0x6c>)
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	4619      	mov	r1, r3
 80014bc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014c0:	fbb3 f3f1 	udiv	r3, r3, r1
 80014c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80014c8:	4618      	mov	r0, r3
 80014ca:	f000 f950 	bl	800176e <HAL_SYSTICK_Config>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d10f      	bne.n	80014f4 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2b0f      	cmp	r3, #15
 80014d8:	d809      	bhi.n	80014ee <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014da:	2200      	movs	r2, #0
 80014dc:	6879      	ldr	r1, [r7, #4]
 80014de:	f04f 30ff 	mov.w	r0, #4294967295
 80014e2:	f000 f91c 	bl	800171e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80014e6:	4a09      	ldr	r2, [pc, #36]	; (800150c <HAL_InitTick+0x70>)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6013      	str	r3, [r2, #0]
 80014ec:	e007      	b.n	80014fe <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 80014ee:	2301      	movs	r3, #1
 80014f0:	73fb      	strb	r3, [r7, #15]
 80014f2:	e004      	b.n	80014fe <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 80014f4:	2301      	movs	r3, #1
 80014f6:	73fb      	strb	r3, [r7, #15]
 80014f8:	e001      	b.n	80014fe <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 80014fa:	2301      	movs	r3, #1
 80014fc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80014fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001500:	4618      	mov	r0, r3
 8001502:	3710      	adds	r7, #16
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	20000010 	.word	0x20000010
 800150c:	2000000c 	.word	0x2000000c

08001510 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001514:	4b06      	ldr	r3, [pc, #24]	; (8001530 <HAL_IncTick+0x20>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	461a      	mov	r2, r3
 800151a:	4b06      	ldr	r3, [pc, #24]	; (8001534 <HAL_IncTick+0x24>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4413      	add	r3, r2
 8001520:	4a04      	ldr	r2, [pc, #16]	; (8001534 <HAL_IncTick+0x24>)
 8001522:	6013      	str	r3, [r2, #0]
}
 8001524:	bf00      	nop
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	20000010 	.word	0x20000010
 8001534:	200002d8 	.word	0x200002d8

08001538 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  return uwTick;
 800153c:	4b03      	ldr	r3, [pc, #12]	; (800154c <HAL_GetTick+0x14>)
 800153e:	681b      	ldr	r3, [r3, #0]
}
 8001540:	4618      	mov	r0, r3
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	200002d8 	.word	0x200002d8

08001550 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8001554:	4b03      	ldr	r3, [pc, #12]	; (8001564 <HAL_GetTickPrio+0x14>)
 8001556:	681b      	ldr	r3, [r3, #0]
}
 8001558:	4618      	mov	r0, r3
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	2000000c 	.word	0x2000000c

08001568 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001568:	b480      	push	{r7}
 800156a:	b085      	sub	sp, #20
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	f003 0307 	and.w	r3, r3, #7
 8001576:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001578:	4b0c      	ldr	r3, [pc, #48]	; (80015ac <__NVIC_SetPriorityGrouping+0x44>)
 800157a:	68db      	ldr	r3, [r3, #12]
 800157c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800157e:	68ba      	ldr	r2, [r7, #8]
 8001580:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001584:	4013      	ands	r3, r2
 8001586:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001590:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001594:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001598:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800159a:	4a04      	ldr	r2, [pc, #16]	; (80015ac <__NVIC_SetPriorityGrouping+0x44>)
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	60d3      	str	r3, [r2, #12]
}
 80015a0:	bf00      	nop
 80015a2:	3714      	adds	r7, #20
 80015a4:	46bd      	mov	sp, r7
 80015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015aa:	4770      	bx	lr
 80015ac:	e000ed00 	.word	0xe000ed00

080015b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015b4:	4b04      	ldr	r3, [pc, #16]	; (80015c8 <__NVIC_GetPriorityGrouping+0x18>)
 80015b6:	68db      	ldr	r3, [r3, #12]
 80015b8:	0a1b      	lsrs	r3, r3, #8
 80015ba:	f003 0307 	and.w	r3, r3, #7
}
 80015be:	4618      	mov	r0, r3
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr
 80015c8:	e000ed00 	.word	0xe000ed00

080015cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	4603      	mov	r3, r0
 80015d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	db0b      	blt.n	80015f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015de:	79fb      	ldrb	r3, [r7, #7]
 80015e0:	f003 021f 	and.w	r2, r3, #31
 80015e4:	4907      	ldr	r1, [pc, #28]	; (8001604 <__NVIC_EnableIRQ+0x38>)
 80015e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ea:	095b      	lsrs	r3, r3, #5
 80015ec:	2001      	movs	r0, #1
 80015ee:	fa00 f202 	lsl.w	r2, r0, r2
 80015f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80015f6:	bf00      	nop
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	e000e100 	.word	0xe000e100

08001608 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	4603      	mov	r3, r0
 8001610:	6039      	str	r1, [r7, #0]
 8001612:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001614:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001618:	2b00      	cmp	r3, #0
 800161a:	db0a      	blt.n	8001632 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	b2da      	uxtb	r2, r3
 8001620:	490c      	ldr	r1, [pc, #48]	; (8001654 <__NVIC_SetPriority+0x4c>)
 8001622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001626:	0112      	lsls	r2, r2, #4
 8001628:	b2d2      	uxtb	r2, r2
 800162a:	440b      	add	r3, r1
 800162c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001630:	e00a      	b.n	8001648 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	b2da      	uxtb	r2, r3
 8001636:	4908      	ldr	r1, [pc, #32]	; (8001658 <__NVIC_SetPriority+0x50>)
 8001638:	79fb      	ldrb	r3, [r7, #7]
 800163a:	f003 030f 	and.w	r3, r3, #15
 800163e:	3b04      	subs	r3, #4
 8001640:	0112      	lsls	r2, r2, #4
 8001642:	b2d2      	uxtb	r2, r2
 8001644:	440b      	add	r3, r1
 8001646:	761a      	strb	r2, [r3, #24]
}
 8001648:	bf00      	nop
 800164a:	370c      	adds	r7, #12
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr
 8001654:	e000e100 	.word	0xe000e100
 8001658:	e000ed00 	.word	0xe000ed00

0800165c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800165c:	b480      	push	{r7}
 800165e:	b089      	sub	sp, #36	; 0x24
 8001660:	af00      	add	r7, sp, #0
 8001662:	60f8      	str	r0, [r7, #12]
 8001664:	60b9      	str	r1, [r7, #8]
 8001666:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	f003 0307 	and.w	r3, r3, #7
 800166e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001670:	69fb      	ldr	r3, [r7, #28]
 8001672:	f1c3 0307 	rsb	r3, r3, #7
 8001676:	2b04      	cmp	r3, #4
 8001678:	bf28      	it	cs
 800167a:	2304      	movcs	r3, #4
 800167c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800167e:	69fb      	ldr	r3, [r7, #28]
 8001680:	3304      	adds	r3, #4
 8001682:	2b06      	cmp	r3, #6
 8001684:	d902      	bls.n	800168c <NVIC_EncodePriority+0x30>
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	3b03      	subs	r3, #3
 800168a:	e000      	b.n	800168e <NVIC_EncodePriority+0x32>
 800168c:	2300      	movs	r3, #0
 800168e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001690:	f04f 32ff 	mov.w	r2, #4294967295
 8001694:	69bb      	ldr	r3, [r7, #24]
 8001696:	fa02 f303 	lsl.w	r3, r2, r3
 800169a:	43da      	mvns	r2, r3
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	401a      	ands	r2, r3
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016a4:	f04f 31ff 	mov.w	r1, #4294967295
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	fa01 f303 	lsl.w	r3, r1, r3
 80016ae:	43d9      	mvns	r1, r3
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016b4:	4313      	orrs	r3, r2
         );
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3724      	adds	r7, #36	; 0x24
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr
	...

080016c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	3b01      	subs	r3, #1
 80016d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016d4:	d301      	bcc.n	80016da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016d6:	2301      	movs	r3, #1
 80016d8:	e00f      	b.n	80016fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016da:	4a0a      	ldr	r2, [pc, #40]	; (8001704 <SysTick_Config+0x40>)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	3b01      	subs	r3, #1
 80016e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016e2:	210f      	movs	r1, #15
 80016e4:	f04f 30ff 	mov.w	r0, #4294967295
 80016e8:	f7ff ff8e 	bl	8001608 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016ec:	4b05      	ldr	r3, [pc, #20]	; (8001704 <SysTick_Config+0x40>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016f2:	4b04      	ldr	r3, [pc, #16]	; (8001704 <SysTick_Config+0x40>)
 80016f4:	2207      	movs	r2, #7
 80016f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016f8:	2300      	movs	r3, #0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3708      	adds	r7, #8
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	e000e010 	.word	0xe000e010

08001708 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001710:	6878      	ldr	r0, [r7, #4]
 8001712:	f7ff ff29 	bl	8001568 <__NVIC_SetPriorityGrouping>
}
 8001716:	bf00      	nop
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}

0800171e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800171e:	b580      	push	{r7, lr}
 8001720:	b086      	sub	sp, #24
 8001722:	af00      	add	r7, sp, #0
 8001724:	4603      	mov	r3, r0
 8001726:	60b9      	str	r1, [r7, #8]
 8001728:	607a      	str	r2, [r7, #4]
 800172a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800172c:	f7ff ff40 	bl	80015b0 <__NVIC_GetPriorityGrouping>
 8001730:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001732:	687a      	ldr	r2, [r7, #4]
 8001734:	68b9      	ldr	r1, [r7, #8]
 8001736:	6978      	ldr	r0, [r7, #20]
 8001738:	f7ff ff90 	bl	800165c <NVIC_EncodePriority>
 800173c:	4602      	mov	r2, r0
 800173e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001742:	4611      	mov	r1, r2
 8001744:	4618      	mov	r0, r3
 8001746:	f7ff ff5f 	bl	8001608 <__NVIC_SetPriority>
}
 800174a:	bf00      	nop
 800174c:	3718      	adds	r7, #24
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}

08001752 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001752:	b580      	push	{r7, lr}
 8001754:	b082      	sub	sp, #8
 8001756:	af00      	add	r7, sp, #0
 8001758:	4603      	mov	r3, r0
 800175a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800175c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001760:	4618      	mov	r0, r3
 8001762:	f7ff ff33 	bl	80015cc <__NVIC_EnableIRQ>
}
 8001766:	bf00      	nop
 8001768:	3708      	adds	r7, #8
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}

0800176e <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800176e:	b580      	push	{r7, lr}
 8001770:	b082      	sub	sp, #8
 8001772:	af00      	add	r7, sp, #0
 8001774:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001776:	6878      	ldr	r0, [r7, #4]
 8001778:	f7ff ffa4 	bl	80016c4 <SysTick_Config>
 800177c:	4603      	mov	r3, r0
}
 800177e:	4618      	mov	r0, r3
 8001780:	3708      	adds	r7, #8
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
	...

08001788 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001788:	b480      	push	{r7}
 800178a:	b087      	sub	sp, #28
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
 8001790:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001792:	2300      	movs	r3, #0
 8001794:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001796:	e14c      	b.n	8001a32 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	681a      	ldr	r2, [r3, #0]
 800179c:	2101      	movs	r1, #1
 800179e:	697b      	ldr	r3, [r7, #20]
 80017a0:	fa01 f303 	lsl.w	r3, r1, r3
 80017a4:	4013      	ands	r3, r2
 80017a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	f000 813e 	beq.w	8001a2c <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	f003 0303 	and.w	r3, r3, #3
 80017b8:	2b01      	cmp	r3, #1
 80017ba:	d005      	beq.n	80017c8 <HAL_GPIO_Init+0x40>
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	f003 0303 	and.w	r3, r3, #3
 80017c4:	2b02      	cmp	r3, #2
 80017c6:	d130      	bne.n	800182a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	689b      	ldr	r3, [r3, #8]
 80017cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	005b      	lsls	r3, r3, #1
 80017d2:	2203      	movs	r2, #3
 80017d4:	fa02 f303 	lsl.w	r3, r2, r3
 80017d8:	43db      	mvns	r3, r3
 80017da:	693a      	ldr	r2, [r7, #16]
 80017dc:	4013      	ands	r3, r2
 80017de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	68da      	ldr	r2, [r3, #12]
 80017e4:	697b      	ldr	r3, [r7, #20]
 80017e6:	005b      	lsls	r3, r3, #1
 80017e8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ec:	693a      	ldr	r2, [r7, #16]
 80017ee:	4313      	orrs	r3, r2
 80017f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	693a      	ldr	r2, [r7, #16]
 80017f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80017fe:	2201      	movs	r2, #1
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	fa02 f303 	lsl.w	r3, r2, r3
 8001806:	43db      	mvns	r3, r3
 8001808:	693a      	ldr	r2, [r7, #16]
 800180a:	4013      	ands	r3, r2
 800180c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	091b      	lsrs	r3, r3, #4
 8001814:	f003 0201 	and.w	r2, r3, #1
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	fa02 f303 	lsl.w	r3, r2, r3
 800181e:	693a      	ldr	r2, [r7, #16]
 8001820:	4313      	orrs	r3, r2
 8001822:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	693a      	ldr	r2, [r7, #16]
 8001828:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	f003 0303 	and.w	r3, r3, #3
 8001832:	2b03      	cmp	r3, #3
 8001834:	d017      	beq.n	8001866 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	68db      	ldr	r3, [r3, #12]
 800183a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	005b      	lsls	r3, r3, #1
 8001840:	2203      	movs	r2, #3
 8001842:	fa02 f303 	lsl.w	r3, r2, r3
 8001846:	43db      	mvns	r3, r3
 8001848:	693a      	ldr	r2, [r7, #16]
 800184a:	4013      	ands	r3, r2
 800184c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	689a      	ldr	r2, [r3, #8]
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	005b      	lsls	r3, r3, #1
 8001856:	fa02 f303 	lsl.w	r3, r2, r3
 800185a:	693a      	ldr	r2, [r7, #16]
 800185c:	4313      	orrs	r3, r2
 800185e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	693a      	ldr	r2, [r7, #16]
 8001864:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	f003 0303 	and.w	r3, r3, #3
 800186e:	2b02      	cmp	r3, #2
 8001870:	d123      	bne.n	80018ba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001872:	697b      	ldr	r3, [r7, #20]
 8001874:	08da      	lsrs	r2, r3, #3
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	3208      	adds	r2, #8
 800187a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800187e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	f003 0307 	and.w	r3, r3, #7
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	220f      	movs	r2, #15
 800188a:	fa02 f303 	lsl.w	r3, r2, r3
 800188e:	43db      	mvns	r3, r3
 8001890:	693a      	ldr	r2, [r7, #16]
 8001892:	4013      	ands	r3, r2
 8001894:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	691a      	ldr	r2, [r3, #16]
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	f003 0307 	and.w	r3, r3, #7
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	fa02 f303 	lsl.w	r3, r2, r3
 80018a6:	693a      	ldr	r2, [r7, #16]
 80018a8:	4313      	orrs	r3, r2
 80018aa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	08da      	lsrs	r2, r3, #3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	3208      	adds	r2, #8
 80018b4:	6939      	ldr	r1, [r7, #16]
 80018b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	005b      	lsls	r3, r3, #1
 80018c4:	2203      	movs	r2, #3
 80018c6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ca:	43db      	mvns	r3, r3
 80018cc:	693a      	ldr	r2, [r7, #16]
 80018ce:	4013      	ands	r3, r2
 80018d0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	f003 0203 	and.w	r2, r3, #3
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	005b      	lsls	r3, r3, #1
 80018de:	fa02 f303 	lsl.w	r3, r2, r3
 80018e2:	693a      	ldr	r2, [r7, #16]
 80018e4:	4313      	orrs	r3, r2
 80018e6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	693a      	ldr	r2, [r7, #16]
 80018ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	f000 8098 	beq.w	8001a2c <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 80018fc:	4a54      	ldr	r2, [pc, #336]	; (8001a50 <HAL_GPIO_Init+0x2c8>)
 80018fe:	697b      	ldr	r3, [r7, #20]
 8001900:	089b      	lsrs	r3, r3, #2
 8001902:	3302      	adds	r3, #2
 8001904:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001908:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	f003 0303 	and.w	r3, r3, #3
 8001910:	009b      	lsls	r3, r3, #2
 8001912:	220f      	movs	r2, #15
 8001914:	fa02 f303 	lsl.w	r3, r2, r3
 8001918:	43db      	mvns	r3, r3
 800191a:	693a      	ldr	r2, [r7, #16]
 800191c:	4013      	ands	r3, r2
 800191e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001926:	d019      	beq.n	800195c <HAL_GPIO_Init+0x1d4>
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	4a4a      	ldr	r2, [pc, #296]	; (8001a54 <HAL_GPIO_Init+0x2cc>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d013      	beq.n	8001958 <HAL_GPIO_Init+0x1d0>
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	4a49      	ldr	r2, [pc, #292]	; (8001a58 <HAL_GPIO_Init+0x2d0>)
 8001934:	4293      	cmp	r3, r2
 8001936:	d00d      	beq.n	8001954 <HAL_GPIO_Init+0x1cc>
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	4a48      	ldr	r2, [pc, #288]	; (8001a5c <HAL_GPIO_Init+0x2d4>)
 800193c:	4293      	cmp	r3, r2
 800193e:	d007      	beq.n	8001950 <HAL_GPIO_Init+0x1c8>
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	4a47      	ldr	r2, [pc, #284]	; (8001a60 <HAL_GPIO_Init+0x2d8>)
 8001944:	4293      	cmp	r3, r2
 8001946:	d101      	bne.n	800194c <HAL_GPIO_Init+0x1c4>
 8001948:	2304      	movs	r3, #4
 800194a:	e008      	b.n	800195e <HAL_GPIO_Init+0x1d6>
 800194c:	2307      	movs	r3, #7
 800194e:	e006      	b.n	800195e <HAL_GPIO_Init+0x1d6>
 8001950:	2303      	movs	r3, #3
 8001952:	e004      	b.n	800195e <HAL_GPIO_Init+0x1d6>
 8001954:	2302      	movs	r3, #2
 8001956:	e002      	b.n	800195e <HAL_GPIO_Init+0x1d6>
 8001958:	2301      	movs	r3, #1
 800195a:	e000      	b.n	800195e <HAL_GPIO_Init+0x1d6>
 800195c:	2300      	movs	r3, #0
 800195e:	697a      	ldr	r2, [r7, #20]
 8001960:	f002 0203 	and.w	r2, r2, #3
 8001964:	0092      	lsls	r2, r2, #2
 8001966:	4093      	lsls	r3, r2
 8001968:	693a      	ldr	r2, [r7, #16]
 800196a:	4313      	orrs	r3, r2
 800196c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800196e:	4938      	ldr	r1, [pc, #224]	; (8001a50 <HAL_GPIO_Init+0x2c8>)
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	089b      	lsrs	r3, r3, #2
 8001974:	3302      	adds	r3, #2
 8001976:	693a      	ldr	r2, [r7, #16]
 8001978:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800197c:	4b39      	ldr	r3, [pc, #228]	; (8001a64 <HAL_GPIO_Init+0x2dc>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	43db      	mvns	r3, r3
 8001986:	693a      	ldr	r2, [r7, #16]
 8001988:	4013      	ands	r3, r2
 800198a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001994:	2b00      	cmp	r3, #0
 8001996:	d003      	beq.n	80019a0 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001998:	693a      	ldr	r2, [r7, #16]
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	4313      	orrs	r3, r2
 800199e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80019a0:	4a30      	ldr	r2, [pc, #192]	; (8001a64 <HAL_GPIO_Init+0x2dc>)
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80019a6:	4b2f      	ldr	r3, [pc, #188]	; (8001a64 <HAL_GPIO_Init+0x2dc>)
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	43db      	mvns	r3, r3
 80019b0:	693a      	ldr	r2, [r7, #16]
 80019b2:	4013      	ands	r3, r2
 80019b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d003      	beq.n	80019ca <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80019c2:	693a      	ldr	r2, [r7, #16]
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	4313      	orrs	r3, r2
 80019c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80019ca:	4a26      	ldr	r2, [pc, #152]	; (8001a64 <HAL_GPIO_Init+0x2dc>)
 80019cc:	693b      	ldr	r3, [r7, #16]
 80019ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80019d0:	4b24      	ldr	r3, [pc, #144]	; (8001a64 <HAL_GPIO_Init+0x2dc>)
 80019d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80019d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	43db      	mvns	r3, r3
 80019dc:	693a      	ldr	r2, [r7, #16]
 80019de:	4013      	ands	r3, r2
 80019e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d003      	beq.n	80019f6 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 80019ee:	693a      	ldr	r2, [r7, #16]
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	4313      	orrs	r3, r2
 80019f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80019f6:	4a1b      	ldr	r2, [pc, #108]	; (8001a64 <HAL_GPIO_Init+0x2dc>)
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 80019fe:	4b19      	ldr	r3, [pc, #100]	; (8001a64 <HAL_GPIO_Init+0x2dc>)
 8001a00:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001a04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	43db      	mvns	r3, r3
 8001a0a:	693a      	ldr	r2, [r7, #16]
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d003      	beq.n	8001a24 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001a1c:	693a      	ldr	r2, [r7, #16]
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	4313      	orrs	r3, r2
 8001a22:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001a24:	4a0f      	ldr	r2, [pc, #60]	; (8001a64 <HAL_GPIO_Init+0x2dc>)
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	3301      	adds	r3, #1
 8001a30:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	697b      	ldr	r3, [r7, #20]
 8001a38:	fa22 f303 	lsr.w	r3, r2, r3
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	f47f aeab 	bne.w	8001798 <HAL_GPIO_Init+0x10>
  }
}
 8001a42:	bf00      	nop
 8001a44:	bf00      	nop
 8001a46:	371c      	adds	r7, #28
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr
 8001a50:	40010000 	.word	0x40010000
 8001a54:	48000400 	.word	0x48000400
 8001a58:	48000800 	.word	0x48000800
 8001a5c:	48000c00 	.word	0x48000c00
 8001a60:	48001000 	.word	0x48001000
 8001a64:	58000800 	.word	0x58000800

08001a68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	460b      	mov	r3, r1
 8001a72:	807b      	strh	r3, [r7, #2]
 8001a74:	4613      	mov	r3, r2
 8001a76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a78:	787b      	ldrb	r3, [r7, #1]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d003      	beq.n	8001a86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a7e:	887a      	ldrh	r2, [r7, #2]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001a84:	e002      	b.n	8001a8c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a86:	887a      	ldrh	r2, [r7, #2]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001a8c:	bf00      	nop
 8001a8e:	370c      	adds	r7, #12
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001a9c:	4b05      	ldr	r3, [pc, #20]	; (8001ab4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a04      	ldr	r2, [pc, #16]	; (8001ab4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001aa2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001aa6:	6013      	str	r3, [r2, #0]
}
 8001aa8:	bf00      	nop
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop
 8001ab4:	58000400 	.word	0x58000400

08001ab8 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8001abc:	4b04      	ldr	r3, [pc, #16]	; (8001ad0 <HAL_PWREx_GetVoltageRange+0x18>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	58000400 	.word	0x58000400

08001ad4 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001ad8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ae2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001ae6:	d101      	bne.n	8001aec <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8001ae8:	2301      	movs	r3, #1
 8001aea:	e000      	b.n	8001aee <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8001aec:	2300      	movs	r3, #0
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	46bd      	mov	sp, r7
 8001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af6:	4770      	bx	lr

08001af8 <LL_RCC_HSE_Enable>:
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001afc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001b06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b0a:	6013      	str	r3, [r2, #0]
}
 8001b0c:	bf00      	nop
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr

08001b16 <LL_RCC_HSE_Disable>:
{
 8001b16:	b480      	push	{r7}
 8001b18:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8001b1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001b24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b28:	6013      	str	r3, [r2, #0]
}
 8001b2a:	bf00      	nop
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr

08001b34 <LL_RCC_HSE_IsReady>:
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8001b38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b42:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001b46:	d101      	bne.n	8001b4c <LL_RCC_HSE_IsReady+0x18>
 8001b48:	2301      	movs	r3, #1
 8001b4a:	e000      	b.n	8001b4e <LL_RCC_HSE_IsReady+0x1a>
 8001b4c:	2300      	movs	r3, #0
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr

08001b58 <LL_RCC_HSI_Enable>:
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001b5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001b66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b6a:	6013      	str	r3, [r2, #0]
}
 8001b6c:	bf00      	nop
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr

08001b76 <LL_RCC_HSI_Disable>:
{
 8001b76:	b480      	push	{r7}
 8001b78:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8001b7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001b84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001b88:	6013      	str	r3, [r2, #0]
}
 8001b8a:	bf00      	nop
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr

08001b94 <LL_RCC_HSI_IsReady>:
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8001b98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ba2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ba6:	d101      	bne.n	8001bac <LL_RCC_HSI_IsReady+0x18>
 8001ba8:	2301      	movs	r3, #1
 8001baa:	e000      	b.n	8001bae <LL_RCC_HSI_IsReady+0x1a>
 8001bac:	2300      	movs	r3, #0
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb6:	4770      	bx	lr

08001bb8 <LL_RCC_HSI_SetCalibTrimming>:
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b083      	sub	sp, #12
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8001bc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	061b      	lsls	r3, r3, #24
 8001bce:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	604b      	str	r3, [r1, #4]
}
 8001bd6:	bf00      	nop
 8001bd8:	370c      	adds	r7, #12
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr

08001be2 <LL_RCC_HSI48_Enable>:
{
 8001be2:	b480      	push	{r7}
 8001be4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001be6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bea:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001bee:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001bf2:	f043 0301 	orr.w	r3, r3, #1
 8001bf6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8001bfa:	bf00      	nop
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <LL_RCC_HSI48_Disable>:
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001c08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c0c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001c10:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001c14:	f023 0301 	bic.w	r3, r3, #1
 8001c18:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8001c1c:	bf00      	nop
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr

08001c26 <LL_RCC_HSI48_IsReady>:
{
 8001c26:	b480      	push	{r7}
 8001c28:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8001c2a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c2e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001c32:	f003 0302 	and.w	r3, r3, #2
 8001c36:	2b02      	cmp	r3, #2
 8001c38:	d101      	bne.n	8001c3e <LL_RCC_HSI48_IsReady+0x18>
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e000      	b.n	8001c40 <LL_RCC_HSI48_IsReady+0x1a>
 8001c3e:	2300      	movs	r3, #0
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr

08001c4a <LL_RCC_LSE_Enable>:
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001c4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c56:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001c5a:	f043 0301 	orr.w	r3, r3, #1
 8001c5e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001c62:	bf00      	nop
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr

08001c6c <LL_RCC_LSE_Disable>:
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001c70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c78:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001c7c:	f023 0301 	bic.w	r3, r3, #1
 8001c80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001c84:	bf00      	nop
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr

08001c8e <LL_RCC_LSE_EnableBypass>:
{
 8001c8e:	b480      	push	{r7}
 8001c90:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001c92:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c9a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001c9e:	f043 0304 	orr.w	r3, r3, #4
 8001ca2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001ca6:	bf00      	nop
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr

08001cb0 <LL_RCC_LSE_DisableBypass>:
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001cb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cbc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001cc0:	f023 0304 	bic.w	r3, r3, #4
 8001cc4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001cc8:	bf00      	nop
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr

08001cd2 <LL_RCC_LSE_IsReady>:
{
 8001cd2:	b480      	push	{r7}
 8001cd4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001cd6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cde:	f003 0302 	and.w	r3, r3, #2
 8001ce2:	2b02      	cmp	r3, #2
 8001ce4:	d101      	bne.n	8001cea <LL_RCC_LSE_IsReady+0x18>
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e000      	b.n	8001cec <LL_RCC_LSE_IsReady+0x1a>
 8001cea:	2300      	movs	r3, #0
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr

08001cf6 <LL_RCC_LSI1_Enable>:
{
 8001cf6:	b480      	push	{r7}
 8001cf8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001cfa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d02:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001d06:	f043 0301 	orr.w	r3, r3, #1
 8001d0a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001d0e:	bf00      	nop
 8001d10:	46bd      	mov	sp, r7
 8001d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d16:	4770      	bx	lr

08001d18 <LL_RCC_LSI1_Disable>:
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001d1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d20:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d24:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001d28:	f023 0301 	bic.w	r3, r3, #1
 8001d2c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001d30:	bf00      	nop
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr

08001d3a <LL_RCC_LSI1_IsReady>:
{
 8001d3a:	b480      	push	{r7}
 8001d3c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8001d3e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d42:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d46:	f003 0302 	and.w	r3, r3, #2
 8001d4a:	2b02      	cmp	r3, #2
 8001d4c:	d101      	bne.n	8001d52 <LL_RCC_LSI1_IsReady+0x18>
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e000      	b.n	8001d54 <LL_RCC_LSI1_IsReady+0x1a>
 8001d52:	2300      	movs	r3, #0
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr

08001d5e <LL_RCC_LSI2_Enable>:
{
 8001d5e:	b480      	push	{r7}
 8001d60:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001d62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d66:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d6a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001d6e:	f043 0304 	orr.w	r3, r3, #4
 8001d72:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001d76:	bf00      	nop
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr

08001d80 <LL_RCC_LSI2_Disable>:
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001d84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d8c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001d90:	f023 0304 	bic.w	r3, r3, #4
 8001d94:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001d98:	bf00      	nop
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr

08001da2 <LL_RCC_LSI2_IsReady>:
{
 8001da2:	b480      	push	{r7}
 8001da4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8001da6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001daa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001dae:	f003 0308 	and.w	r3, r3, #8
 8001db2:	2b08      	cmp	r3, #8
 8001db4:	d101      	bne.n	8001dba <LL_RCC_LSI2_IsReady+0x18>
 8001db6:	2301      	movs	r3, #1
 8001db8:	e000      	b.n	8001dbc <LL_RCC_LSI2_IsReady+0x1a>
 8001dba:	2300      	movs	r3, #0
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr

08001dc6 <LL_RCC_LSI2_SetTrimming>:
{
 8001dc6:	b480      	push	{r7}
 8001dc8:	b083      	sub	sp, #12
 8001dca:	af00      	add	r7, sp, #0
 8001dcc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8001dce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001dd6:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	021b      	lsls	r3, r3, #8
 8001dde:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001de2:	4313      	orrs	r3, r2
 8001de4:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8001de8:	bf00      	nop
 8001dea:	370c      	adds	r7, #12
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr

08001df4 <LL_RCC_MSI_Enable>:
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8001df8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e02:	f043 0301 	orr.w	r3, r3, #1
 8001e06:	6013      	str	r3, [r2, #0]
}
 8001e08:	bf00      	nop
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr

08001e12 <LL_RCC_MSI_Disable>:
{
 8001e12:	b480      	push	{r7}
 8001e14:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8001e16:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e20:	f023 0301 	bic.w	r3, r3, #1
 8001e24:	6013      	str	r3, [r2, #0]
}
 8001e26:	bf00      	nop
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr

08001e30 <LL_RCC_MSI_IsReady>:
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8001e34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 0302 	and.w	r3, r3, #2
 8001e3e:	2b02      	cmp	r3, #2
 8001e40:	d101      	bne.n	8001e46 <LL_RCC_MSI_IsReady+0x16>
 8001e42:	2301      	movs	r3, #1
 8001e44:	e000      	b.n	8001e48 <LL_RCC_MSI_IsReady+0x18>
 8001e46:	2300      	movs	r3, #0
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr

08001e52 <LL_RCC_MSI_SetRange>:
{
 8001e52:	b480      	push	{r7}
 8001e54:	b083      	sub	sp, #12
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8001e5a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e64:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	600b      	str	r3, [r1, #0]
}
 8001e6e:	bf00      	nop
 8001e70:	370c      	adds	r7, #12
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr

08001e7a <LL_RCC_MSI_GetRange>:
{
 8001e7a:	b480      	push	{r7}
 8001e7c:	b083      	sub	sp, #12
 8001e7e:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8001e80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e8a:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2bb0      	cmp	r3, #176	; 0xb0
 8001e90:	d901      	bls.n	8001e96 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8001e92:	23b0      	movs	r3, #176	; 0xb0
 8001e94:	607b      	str	r3, [r7, #4]
  return msiRange;
 8001e96:	687b      	ldr	r3, [r7, #4]
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	370c      	adds	r7, #12
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr

08001ea4 <LL_RCC_MSI_SetCalibTrimming>:
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b083      	sub	sp, #12
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001eac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	021b      	lsls	r3, r3, #8
 8001eba:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	604b      	str	r3, [r1, #4]
}
 8001ec2:	bf00      	nop
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr

08001ece <LL_RCC_SetSysClkSource>:
{
 8001ece:	b480      	push	{r7}
 8001ed0:	b083      	sub	sp, #12
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001ed6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001eda:	689b      	ldr	r3, [r3, #8]
 8001edc:	f023 0203 	bic.w	r2, r3, #3
 8001ee0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	608b      	str	r3, [r1, #8]
}
 8001eea:	bf00      	nop
 8001eec:	370c      	adds	r7, #12
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr

08001ef6 <LL_RCC_GetSysClkSource>:
{
 8001ef6:	b480      	push	{r7}
 8001ef8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001efa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001efe:	689b      	ldr	r3, [r3, #8]
 8001f00:	f003 030c 	and.w	r3, r3, #12
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr

08001f0e <LL_RCC_SetAHBPrescaler>:
{
 8001f0e:	b480      	push	{r7}
 8001f10:	b083      	sub	sp, #12
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001f16:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f20:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	4313      	orrs	r3, r2
 8001f28:	608b      	str	r3, [r1, #8]
}
 8001f2a:	bf00      	nop
 8001f2c:	370c      	adds	r7, #12
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr

08001f36 <LL_C2_RCC_SetAHBPrescaler>:
{
 8001f36:	b480      	push	{r7}
 8001f38:	b083      	sub	sp, #12
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8001f3e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f42:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001f46:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f4a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	4313      	orrs	r3, r2
 8001f52:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8001f56:	bf00      	nop
 8001f58:	370c      	adds	r7, #12
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr

08001f62 <LL_RCC_SetAHB4Prescaler>:
{
 8001f62:	b480      	push	{r7}
 8001f64:	b083      	sub	sp, #12
 8001f66:	af00      	add	r7, sp, #0
 8001f68:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8001f6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f6e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001f72:	f023 020f 	bic.w	r2, r3, #15
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	091b      	lsrs	r3, r3, #4
 8001f7a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8001f84:	bf00      	nop
 8001f86:	370c      	adds	r7, #12
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8e:	4770      	bx	lr

08001f90 <LL_RCC_SetAPB1Prescaler>:
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001f98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001fa2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	608b      	str	r3, [r1, #8]
}
 8001fac:	bf00      	nop
 8001fae:	370c      	adds	r7, #12
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr

08001fb8 <LL_RCC_SetAPB2Prescaler>:
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001fc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001fca:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	608b      	str	r3, [r1, #8]
}
 8001fd4:	bf00      	nop
 8001fd6:	370c      	adds	r7, #12
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr

08001fe0 <LL_RCC_GetAHBPrescaler>:
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001fe4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr

08001ff8 <LL_RCC_GetAHB4Prescaler>:
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8001ffc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002000:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002004:	011b      	lsls	r3, r3, #4
 8002006:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800200a:	4618      	mov	r0, r3
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr

08002014 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002018:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002022:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002026:	6013      	str	r3, [r2, #0]
}
 8002028:	bf00      	nop
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr

08002032 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8002032:	b480      	push	{r7}
 8002034:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002036:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002040:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002044:	6013      	str	r3, [r2, #0]
}
 8002046:	bf00      	nop
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8002054:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800205e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002062:	d101      	bne.n	8002068 <LL_RCC_PLL_IsReady+0x18>
 8002064:	2301      	movs	r3, #1
 8002066:	e000      	b.n	800206a <LL_RCC_PLL_IsReady+0x1a>
 8002068:	2300      	movs	r3, #0
}
 800206a:	4618      	mov	r0, r3
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr

08002074 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002078:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800207c:	68db      	ldr	r3, [r3, #12]
 800207e:	0a1b      	lsrs	r3, r3, #8
 8002080:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8002084:	4618      	mov	r0, r3
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr

0800208e <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800208e:	b480      	push	{r7}
 8002090:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002092:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002096:	68db      	ldr	r3, [r3, #12]
 8002098:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 800209c:	4618      	mov	r0, r3
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr

080020a6 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80020a6:	b480      	push	{r7}
 80020a8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80020aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020ae:	68db      	ldr	r3, [r3, #12]
 80020b0:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr

080020be <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80020be:	b480      	push	{r7}
 80020c0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80020c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	f003 0303 	and.w	r3, r3, #3
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr

080020d6 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80020d6:	b480      	push	{r7}
 80020d8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80020da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020e8:	d101      	bne.n	80020ee <LL_RCC_IsActiveFlag_HPRE+0x18>
 80020ea:	2301      	movs	r3, #1
 80020ec:	e000      	b.n	80020f0 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80020ee:	2300      	movs	r3, #0
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr

080020fa <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 80020fa:	b480      	push	{r7}
 80020fc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80020fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002102:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002106:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800210a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800210e:	d101      	bne.n	8002114 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8002110:	2301      	movs	r3, #1
 8002112:	e000      	b.n	8002116 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8002114:	2300      	movs	r3, #0
}
 8002116:	4618      	mov	r0, r3
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr

08002120 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8002124:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002128:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800212c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002130:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002134:	d101      	bne.n	800213a <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8002136:	2301      	movs	r3, #1
 8002138:	e000      	b.n	800213c <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800213a:	2300      	movs	r3, #0
}
 800213c:	4618      	mov	r0, r3
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr

08002146 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8002146:	b480      	push	{r7}
 8002148:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800214a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002154:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002158:	d101      	bne.n	800215e <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800215a:	2301      	movs	r3, #1
 800215c:	e000      	b.n	8002160 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800215e:	2300      	movs	r3, #0
}
 8002160:	4618      	mov	r0, r3
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr

0800216a <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800216a:	b480      	push	{r7}
 800216c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800216e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002178:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800217c:	d101      	bne.n	8002182 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800217e:	2301      	movs	r3, #1
 8002180:	e000      	b.n	8002184 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8002182:	2300      	movs	r3, #0
}
 8002184:	4618      	mov	r0, r3
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr
	...

08002190 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002190:	b590      	push	{r4, r7, lr}
 8002192:	b08d      	sub	sp, #52	; 0x34
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d101      	bne.n	80021a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e363      	b.n	800286a <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 0320 	and.w	r3, r3, #32
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	f000 808d 	beq.w	80022ca <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021b0:	f7ff fea1 	bl	8001ef6 <LL_RCC_GetSysClkSource>
 80021b4:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021b6:	f7ff ff82 	bl	80020be <LL_RCC_PLL_GetMainSource>
 80021ba:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80021bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d005      	beq.n	80021ce <HAL_RCC_OscConfig+0x3e>
 80021c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021c4:	2b0c      	cmp	r3, #12
 80021c6:	d147      	bne.n	8002258 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 80021c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d144      	bne.n	8002258 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	69db      	ldr	r3, [r3, #28]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d101      	bne.n	80021da <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 80021d6:	2301      	movs	r3, #1
 80021d8:	e347      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80021de:	f7ff fe4c 	bl	8001e7a <LL_RCC_MSI_GetRange>
 80021e2:	4603      	mov	r3, r0
 80021e4:	429c      	cmp	r4, r3
 80021e6:	d914      	bls.n	8002212 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ec:	4618      	mov	r0, r3
 80021ee:	f000 fd03 	bl	8002bf8 <RCC_SetFlashLatencyFromMSIRange>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d001      	beq.n	80021fc <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e336      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002200:	4618      	mov	r0, r3
 8002202:	f7ff fe26 	bl	8001e52 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6a1b      	ldr	r3, [r3, #32]
 800220a:	4618      	mov	r0, r3
 800220c:	f7ff fe4a 	bl	8001ea4 <LL_RCC_MSI_SetCalibTrimming>
 8002210:	e013      	b.n	800223a <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002216:	4618      	mov	r0, r3
 8002218:	f7ff fe1b 	bl	8001e52 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6a1b      	ldr	r3, [r3, #32]
 8002220:	4618      	mov	r0, r3
 8002222:	f7ff fe3f 	bl	8001ea4 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800222a:	4618      	mov	r0, r3
 800222c:	f000 fce4 	bl	8002bf8 <RCC_SetFlashLatencyFromMSIRange>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d001      	beq.n	800223a <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	e317      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800223a:	f000 fcc9 	bl	8002bd0 <HAL_RCC_GetHCLKFreq>
 800223e:	4603      	mov	r3, r0
 8002240:	4aa4      	ldr	r2, [pc, #656]	; (80024d4 <HAL_RCC_OscConfig+0x344>)
 8002242:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002244:	4ba4      	ldr	r3, [pc, #656]	; (80024d8 <HAL_RCC_OscConfig+0x348>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4618      	mov	r0, r3
 800224a:	f7ff f927 	bl	800149c <HAL_InitTick>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d039      	beq.n	80022c8 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8002254:	2301      	movs	r3, #1
 8002256:	e308      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	69db      	ldr	r3, [r3, #28]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d01e      	beq.n	800229e <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002260:	f7ff fdc8 	bl	8001df4 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002264:	f7ff f968 	bl	8001538 <HAL_GetTick>
 8002268:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800226a:	e008      	b.n	800227e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800226c:	f7ff f964 	bl	8001538 <HAL_GetTick>
 8002270:	4602      	mov	r2, r0
 8002272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002274:	1ad3      	subs	r3, r2, r3
 8002276:	2b02      	cmp	r3, #2
 8002278:	d901      	bls.n	800227e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800227a:	2303      	movs	r3, #3
 800227c:	e2f5      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 800227e:	f7ff fdd7 	bl	8001e30 <LL_RCC_MSI_IsReady>
 8002282:	4603      	mov	r3, r0
 8002284:	2b00      	cmp	r3, #0
 8002286:	d0f1      	beq.n	800226c <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800228c:	4618      	mov	r0, r3
 800228e:	f7ff fde0 	bl	8001e52 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6a1b      	ldr	r3, [r3, #32]
 8002296:	4618      	mov	r0, r3
 8002298:	f7ff fe04 	bl	8001ea4 <LL_RCC_MSI_SetCalibTrimming>
 800229c:	e015      	b.n	80022ca <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800229e:	f7ff fdb8 	bl	8001e12 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80022a2:	f7ff f949 	bl	8001538 <HAL_GetTick>
 80022a6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80022a8:	e008      	b.n	80022bc <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80022aa:	f7ff f945 	bl	8001538 <HAL_GetTick>
 80022ae:	4602      	mov	r2, r0
 80022b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	2b02      	cmp	r3, #2
 80022b6:	d901      	bls.n	80022bc <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80022b8:	2303      	movs	r3, #3
 80022ba:	e2d6      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 80022bc:	f7ff fdb8 	bl	8001e30 <LL_RCC_MSI_IsReady>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d1f1      	bne.n	80022aa <HAL_RCC_OscConfig+0x11a>
 80022c6:	e000      	b.n	80022ca <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80022c8:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 0301 	and.w	r3, r3, #1
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d047      	beq.n	8002366 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022d6:	f7ff fe0e 	bl	8001ef6 <LL_RCC_GetSysClkSource>
 80022da:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022dc:	f7ff feef 	bl	80020be <LL_RCC_PLL_GetMainSource>
 80022e0:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80022e2:	6a3b      	ldr	r3, [r7, #32]
 80022e4:	2b08      	cmp	r3, #8
 80022e6:	d005      	beq.n	80022f4 <HAL_RCC_OscConfig+0x164>
 80022e8:	6a3b      	ldr	r3, [r7, #32]
 80022ea:	2b0c      	cmp	r3, #12
 80022ec:	d108      	bne.n	8002300 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	2b03      	cmp	r3, #3
 80022f2:	d105      	bne.n	8002300 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d134      	bne.n	8002366 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 80022fc:	2301      	movs	r3, #1
 80022fe:	e2b4      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002308:	d102      	bne.n	8002310 <HAL_RCC_OscConfig+0x180>
 800230a:	f7ff fbf5 	bl	8001af8 <LL_RCC_HSE_Enable>
 800230e:	e001      	b.n	8002314 <HAL_RCC_OscConfig+0x184>
 8002310:	f7ff fc01 	bl	8001b16 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d012      	beq.n	8002342 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800231c:	f7ff f90c 	bl	8001538 <HAL_GetTick>
 8002320:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8002322:	e008      	b.n	8002336 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002324:	f7ff f908 	bl	8001538 <HAL_GetTick>
 8002328:	4602      	mov	r2, r0
 800232a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	2b64      	cmp	r3, #100	; 0x64
 8002330:	d901      	bls.n	8002336 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8002332:	2303      	movs	r3, #3
 8002334:	e299      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 8002336:	f7ff fbfd 	bl	8001b34 <LL_RCC_HSE_IsReady>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d0f1      	beq.n	8002324 <HAL_RCC_OscConfig+0x194>
 8002340:	e011      	b.n	8002366 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002342:	f7ff f8f9 	bl	8001538 <HAL_GetTick>
 8002346:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8002348:	e008      	b.n	800235c <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800234a:	f7ff f8f5 	bl	8001538 <HAL_GetTick>
 800234e:	4602      	mov	r2, r0
 8002350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002352:	1ad3      	subs	r3, r2, r3
 8002354:	2b64      	cmp	r3, #100	; 0x64
 8002356:	d901      	bls.n	800235c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8002358:	2303      	movs	r3, #3
 800235a:	e286      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 800235c:	f7ff fbea 	bl	8001b34 <LL_RCC_HSE_IsReady>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d1f1      	bne.n	800234a <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 0302 	and.w	r3, r3, #2
 800236e:	2b00      	cmp	r3, #0
 8002370:	d04c      	beq.n	800240c <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002372:	f7ff fdc0 	bl	8001ef6 <LL_RCC_GetSysClkSource>
 8002376:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002378:	f7ff fea1 	bl	80020be <LL_RCC_PLL_GetMainSource>
 800237c:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800237e:	69bb      	ldr	r3, [r7, #24]
 8002380:	2b04      	cmp	r3, #4
 8002382:	d005      	beq.n	8002390 <HAL_RCC_OscConfig+0x200>
 8002384:	69bb      	ldr	r3, [r7, #24]
 8002386:	2b0c      	cmp	r3, #12
 8002388:	d10e      	bne.n	80023a8 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800238a:	697b      	ldr	r3, [r7, #20]
 800238c:	2b02      	cmp	r3, #2
 800238e:	d10b      	bne.n	80023a8 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	68db      	ldr	r3, [r3, #12]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d101      	bne.n	800239c <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	e266      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	691b      	ldr	r3, [r3, #16]
 80023a0:	4618      	mov	r0, r3
 80023a2:	f7ff fc09 	bl	8001bb8 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80023a6:	e031      	b.n	800240c <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d019      	beq.n	80023e4 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023b0:	f7ff fbd2 	bl	8001b58 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023b4:	f7ff f8c0 	bl	8001538 <HAL_GetTick>
 80023b8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80023ba:	e008      	b.n	80023ce <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023bc:	f7ff f8bc 	bl	8001538 <HAL_GetTick>
 80023c0:	4602      	mov	r2, r0
 80023c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023c4:	1ad3      	subs	r3, r2, r3
 80023c6:	2b02      	cmp	r3, #2
 80023c8:	d901      	bls.n	80023ce <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80023ca:	2303      	movs	r3, #3
 80023cc:	e24d      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 80023ce:	f7ff fbe1 	bl	8001b94 <LL_RCC_HSI_IsReady>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d0f1      	beq.n	80023bc <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	691b      	ldr	r3, [r3, #16]
 80023dc:	4618      	mov	r0, r3
 80023de:	f7ff fbeb 	bl	8001bb8 <LL_RCC_HSI_SetCalibTrimming>
 80023e2:	e013      	b.n	800240c <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023e4:	f7ff fbc7 	bl	8001b76 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023e8:	f7ff f8a6 	bl	8001538 <HAL_GetTick>
 80023ec:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80023ee:	e008      	b.n	8002402 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023f0:	f7ff f8a2 	bl	8001538 <HAL_GetTick>
 80023f4:	4602      	mov	r2, r0
 80023f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	2b02      	cmp	r3, #2
 80023fc:	d901      	bls.n	8002402 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 80023fe:	2303      	movs	r3, #3
 8002400:	e233      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8002402:	f7ff fbc7 	bl	8001b94 <LL_RCC_HSI_IsReady>
 8002406:	4603      	mov	r3, r0
 8002408:	2b00      	cmp	r3, #0
 800240a:	d1f1      	bne.n	80023f0 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 0308 	and.w	r3, r3, #8
 8002414:	2b00      	cmp	r3, #0
 8002416:	d106      	bne.n	8002426 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8002420:	2b00      	cmp	r3, #0
 8002422:	f000 80a3 	beq.w	800256c <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	695b      	ldr	r3, [r3, #20]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d076      	beq.n	800251c <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f003 0310 	and.w	r3, r3, #16
 8002436:	2b00      	cmp	r3, #0
 8002438:	d046      	beq.n	80024c8 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800243a:	f7ff fc7e 	bl	8001d3a <LL_RCC_LSI1_IsReady>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d113      	bne.n	800246c <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8002444:	f7ff fc57 	bl	8001cf6 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002448:	f7ff f876 	bl	8001538 <HAL_GetTick>
 800244c:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800244e:	e008      	b.n	8002462 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002450:	f7ff f872 	bl	8001538 <HAL_GetTick>
 8002454:	4602      	mov	r2, r0
 8002456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	2b02      	cmp	r3, #2
 800245c:	d901      	bls.n	8002462 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800245e:	2303      	movs	r3, #3
 8002460:	e203      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8002462:	f7ff fc6a 	bl	8001d3a <LL_RCC_LSI1_IsReady>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d0f1      	beq.n	8002450 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 800246c:	f7ff fc77 	bl	8001d5e <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002470:	f7ff f862 	bl	8001538 <HAL_GetTick>
 8002474:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8002476:	e008      	b.n	800248a <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002478:	f7ff f85e 	bl	8001538 <HAL_GetTick>
 800247c:	4602      	mov	r2, r0
 800247e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002480:	1ad3      	subs	r3, r2, r3
 8002482:	2b03      	cmp	r3, #3
 8002484:	d901      	bls.n	800248a <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8002486:	2303      	movs	r3, #3
 8002488:	e1ef      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800248a:	f7ff fc8a 	bl	8001da2 <LL_RCC_LSI2_IsReady>
 800248e:	4603      	mov	r3, r0
 8002490:	2b00      	cmp	r3, #0
 8002492:	d0f1      	beq.n	8002478 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	699b      	ldr	r3, [r3, #24]
 8002498:	4618      	mov	r0, r3
 800249a:	f7ff fc94 	bl	8001dc6 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800249e:	f7ff fc3b 	bl	8001d18 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024a2:	f7ff f849 	bl	8001538 <HAL_GetTick>
 80024a6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 80024a8:	e008      	b.n	80024bc <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80024aa:	f7ff f845 	bl	8001538 <HAL_GetTick>
 80024ae:	4602      	mov	r2, r0
 80024b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b2:	1ad3      	subs	r3, r2, r3
 80024b4:	2b02      	cmp	r3, #2
 80024b6:	d901      	bls.n	80024bc <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 80024b8:	2303      	movs	r3, #3
 80024ba:	e1d6      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 80024bc:	f7ff fc3d 	bl	8001d3a <LL_RCC_LSI1_IsReady>
 80024c0:	4603      	mov	r3, r0
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d1f1      	bne.n	80024aa <HAL_RCC_OscConfig+0x31a>
 80024c6:	e051      	b.n	800256c <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 80024c8:	f7ff fc15 	bl	8001cf6 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024cc:	f7ff f834 	bl	8001538 <HAL_GetTick>
 80024d0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 80024d2:	e00c      	b.n	80024ee <HAL_RCC_OscConfig+0x35e>
 80024d4:	20000008 	.word	0x20000008
 80024d8:	2000000c 	.word	0x2000000c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80024dc:	f7ff f82c 	bl	8001538 <HAL_GetTick>
 80024e0:	4602      	mov	r2, r0
 80024e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024e4:	1ad3      	subs	r3, r2, r3
 80024e6:	2b02      	cmp	r3, #2
 80024e8:	d901      	bls.n	80024ee <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80024ea:	2303      	movs	r3, #3
 80024ec:	e1bd      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 80024ee:	f7ff fc24 	bl	8001d3a <LL_RCC_LSI1_IsReady>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d0f1      	beq.n	80024dc <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 80024f8:	f7ff fc42 	bl	8001d80 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 80024fc:	e008      	b.n	8002510 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80024fe:	f7ff f81b 	bl	8001538 <HAL_GetTick>
 8002502:	4602      	mov	r2, r0
 8002504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002506:	1ad3      	subs	r3, r2, r3
 8002508:	2b03      	cmp	r3, #3
 800250a:	d901      	bls.n	8002510 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 800250c:	2303      	movs	r3, #3
 800250e:	e1ac      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8002510:	f7ff fc47 	bl	8001da2 <LL_RCC_LSI2_IsReady>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	d1f1      	bne.n	80024fe <HAL_RCC_OscConfig+0x36e>
 800251a:	e027      	b.n	800256c <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 800251c:	f7ff fc30 	bl	8001d80 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002520:	f7ff f80a 	bl	8001538 <HAL_GetTick>
 8002524:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8002526:	e008      	b.n	800253a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002528:	f7ff f806 	bl	8001538 <HAL_GetTick>
 800252c:	4602      	mov	r2, r0
 800252e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	2b03      	cmp	r3, #3
 8002534:	d901      	bls.n	800253a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002536:	2303      	movs	r3, #3
 8002538:	e197      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800253a:	f7ff fc32 	bl	8001da2 <LL_RCC_LSI2_IsReady>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d1f1      	bne.n	8002528 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8002544:	f7ff fbe8 	bl	8001d18 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002548:	f7fe fff6 	bl	8001538 <HAL_GetTick>
 800254c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800254e:	e008      	b.n	8002562 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002550:	f7fe fff2 	bl	8001538 <HAL_GetTick>
 8002554:	4602      	mov	r2, r0
 8002556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002558:	1ad3      	subs	r3, r2, r3
 800255a:	2b02      	cmp	r3, #2
 800255c:	d901      	bls.n	8002562 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800255e:	2303      	movs	r3, #3
 8002560:	e183      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8002562:	f7ff fbea 	bl	8001d3a <LL_RCC_LSI1_IsReady>
 8002566:	4603      	mov	r3, r0
 8002568:	2b00      	cmp	r3, #0
 800256a:	d1f1      	bne.n	8002550 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f003 0304 	and.w	r3, r3, #4
 8002574:	2b00      	cmp	r3, #0
 8002576:	d05b      	beq.n	8002630 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002578:	4ba7      	ldr	r3, [pc, #668]	; (8002818 <HAL_RCC_OscConfig+0x688>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002580:	2b00      	cmp	r3, #0
 8002582:	d114      	bne.n	80025ae <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002584:	f7ff fa88 	bl	8001a98 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002588:	f7fe ffd6 	bl	8001538 <HAL_GetTick>
 800258c:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800258e:	e008      	b.n	80025a2 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002590:	f7fe ffd2 	bl	8001538 <HAL_GetTick>
 8002594:	4602      	mov	r2, r0
 8002596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	2b02      	cmp	r3, #2
 800259c:	d901      	bls.n	80025a2 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800259e:	2303      	movs	r3, #3
 80025a0:	e163      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025a2:	4b9d      	ldr	r3, [pc, #628]	; (8002818 <HAL_RCC_OscConfig+0x688>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d0f0      	beq.n	8002590 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	2b01      	cmp	r3, #1
 80025b4:	d102      	bne.n	80025bc <HAL_RCC_OscConfig+0x42c>
 80025b6:	f7ff fb48 	bl	8001c4a <LL_RCC_LSE_Enable>
 80025ba:	e00c      	b.n	80025d6 <HAL_RCC_OscConfig+0x446>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	689b      	ldr	r3, [r3, #8]
 80025c0:	2b05      	cmp	r3, #5
 80025c2:	d104      	bne.n	80025ce <HAL_RCC_OscConfig+0x43e>
 80025c4:	f7ff fb63 	bl	8001c8e <LL_RCC_LSE_EnableBypass>
 80025c8:	f7ff fb3f 	bl	8001c4a <LL_RCC_LSE_Enable>
 80025cc:	e003      	b.n	80025d6 <HAL_RCC_OscConfig+0x446>
 80025ce:	f7ff fb4d 	bl	8001c6c <LL_RCC_LSE_Disable>
 80025d2:	f7ff fb6d 	bl	8001cb0 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d014      	beq.n	8002608 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025de:	f7fe ffab 	bl	8001538 <HAL_GetTick>
 80025e2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80025e4:	e00a      	b.n	80025fc <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025e6:	f7fe ffa7 	bl	8001538 <HAL_GetTick>
 80025ea:	4602      	mov	r2, r0
 80025ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ee:	1ad3      	subs	r3, r2, r3
 80025f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d901      	bls.n	80025fc <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 80025f8:	2303      	movs	r3, #3
 80025fa:	e136      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 80025fc:	f7ff fb69 	bl	8001cd2 <LL_RCC_LSE_IsReady>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d0ef      	beq.n	80025e6 <HAL_RCC_OscConfig+0x456>
 8002606:	e013      	b.n	8002630 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002608:	f7fe ff96 	bl	8001538 <HAL_GetTick>
 800260c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800260e:	e00a      	b.n	8002626 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002610:	f7fe ff92 	bl	8001538 <HAL_GetTick>
 8002614:	4602      	mov	r2, r0
 8002616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002618:	1ad3      	subs	r3, r2, r3
 800261a:	f241 3288 	movw	r2, #5000	; 0x1388
 800261e:	4293      	cmp	r3, r2
 8002620:	d901      	bls.n	8002626 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8002622:	2303      	movs	r3, #3
 8002624:	e121      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 8002626:	f7ff fb54 	bl	8001cd2 <LL_RCC_LSE_IsReady>
 800262a:	4603      	mov	r3, r0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d1ef      	bne.n	8002610 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002638:	2b00      	cmp	r3, #0
 800263a:	d02c      	beq.n	8002696 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002640:	2b00      	cmp	r3, #0
 8002642:	d014      	beq.n	800266e <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002644:	f7ff facd 	bl	8001be2 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002648:	f7fe ff76 	bl	8001538 <HAL_GetTick>
 800264c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800264e:	e008      	b.n	8002662 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002650:	f7fe ff72 	bl	8001538 <HAL_GetTick>
 8002654:	4602      	mov	r2, r0
 8002656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	2b02      	cmp	r3, #2
 800265c:	d901      	bls.n	8002662 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800265e:	2303      	movs	r3, #3
 8002660:	e103      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8002662:	f7ff fae0 	bl	8001c26 <LL_RCC_HSI48_IsReady>
 8002666:	4603      	mov	r3, r0
 8002668:	2b00      	cmp	r3, #0
 800266a:	d0f1      	beq.n	8002650 <HAL_RCC_OscConfig+0x4c0>
 800266c:	e013      	b.n	8002696 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800266e:	f7ff fac9 	bl	8001c04 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002672:	f7fe ff61 	bl	8001538 <HAL_GetTick>
 8002676:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8002678:	e008      	b.n	800268c <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800267a:	f7fe ff5d 	bl	8001538 <HAL_GetTick>
 800267e:	4602      	mov	r2, r0
 8002680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	2b02      	cmp	r3, #2
 8002686:	d901      	bls.n	800268c <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8002688:	2303      	movs	r3, #3
 800268a:	e0ee      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 800268c:	f7ff facb 	bl	8001c26 <LL_RCC_HSI48_IsReady>
 8002690:	4603      	mov	r3, r0
 8002692:	2b00      	cmp	r3, #0
 8002694:	d1f1      	bne.n	800267a <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800269a:	2b00      	cmp	r3, #0
 800269c:	f000 80e4 	beq.w	8002868 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026a0:	f7ff fc29 	bl	8001ef6 <LL_RCC_GetSysClkSource>
 80026a4:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 80026a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026b2:	2b02      	cmp	r3, #2
 80026b4:	f040 80b4 	bne.w	8002820 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	f003 0203 	and.w	r2, r3, #3
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c2:	429a      	cmp	r2, r3
 80026c4:	d123      	bne.n	800270e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026d0:	429a      	cmp	r2, r3
 80026d2:	d11c      	bne.n	800270e <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	0a1b      	lsrs	r3, r3, #8
 80026d8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80026e0:	429a      	cmp	r2, r3
 80026e2:	d114      	bne.n	800270e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80026ee:	429a      	cmp	r2, r3
 80026f0:	d10d      	bne.n	800270e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80026fc:	429a      	cmp	r2, r3
 80026fe:	d106      	bne.n	800270e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800270a:	429a      	cmp	r2, r3
 800270c:	d05d      	beq.n	80027ca <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	2b0c      	cmp	r3, #12
 8002712:	d058      	beq.n	80027c6 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002714:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d001      	beq.n	8002726 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e0a1      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002726:	f7ff fc84 	bl	8002032 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800272a:	f7fe ff05 	bl	8001538 <HAL_GetTick>
 800272e:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002730:	e008      	b.n	8002744 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002732:	f7fe ff01 	bl	8001538 <HAL_GetTick>
 8002736:	4602      	mov	r2, r0
 8002738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800273a:	1ad3      	subs	r3, r2, r3
 800273c:	2b02      	cmp	r3, #2
 800273e:	d901      	bls.n	8002744 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8002740:	2303      	movs	r3, #3
 8002742:	e092      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002744:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800274e:	2b00      	cmp	r3, #0
 8002750:	d1ef      	bne.n	8002732 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002752:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002756:	68da      	ldr	r2, [r3, #12]
 8002758:	4b30      	ldr	r3, [pc, #192]	; (800281c <HAL_RCC_OscConfig+0x68c>)
 800275a:	4013      	ands	r3, r2
 800275c:	687a      	ldr	r2, [r7, #4]
 800275e:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002760:	687a      	ldr	r2, [r7, #4]
 8002762:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002764:	4311      	orrs	r1, r2
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800276a:	0212      	lsls	r2, r2, #8
 800276c:	4311      	orrs	r1, r2
 800276e:	687a      	ldr	r2, [r7, #4]
 8002770:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002772:	4311      	orrs	r1, r2
 8002774:	687a      	ldr	r2, [r7, #4]
 8002776:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002778:	4311      	orrs	r1, r2
 800277a:	687a      	ldr	r2, [r7, #4]
 800277c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800277e:	430a      	orrs	r2, r1
 8002780:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002784:	4313      	orrs	r3, r2
 8002786:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002788:	f7ff fc44 	bl	8002014 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800278c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002790:	68db      	ldr	r3, [r3, #12]
 8002792:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002796:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800279a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800279c:	f7fe fecc 	bl	8001538 <HAL_GetTick>
 80027a0:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027a2:	e008      	b.n	80027b6 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027a4:	f7fe fec8 	bl	8001538 <HAL_GetTick>
 80027a8:	4602      	mov	r2, r0
 80027aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	2b02      	cmp	r3, #2
 80027b0:	d901      	bls.n	80027b6 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 80027b2:	2303      	movs	r3, #3
 80027b4:	e059      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d0ef      	beq.n	80027a4 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027c4:	e050      	b.n	8002868 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80027c6:	2301      	movs	r3, #1
 80027c8:	e04f      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d147      	bne.n	8002868 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80027d8:	f7ff fc1c 	bl	8002014 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80027dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027e0:	68db      	ldr	r3, [r3, #12]
 80027e2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80027e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027ea:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80027ec:	f7fe fea4 	bl	8001538 <HAL_GetTick>
 80027f0:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027f2:	e008      	b.n	8002806 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027f4:	f7fe fea0 	bl	8001538 <HAL_GetTick>
 80027f8:	4602      	mov	r2, r0
 80027fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027fc:	1ad3      	subs	r3, r2, r3
 80027fe:	2b02      	cmp	r3, #2
 8002800:	d901      	bls.n	8002806 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8002802:	2303      	movs	r3, #3
 8002804:	e031      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002806:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002810:	2b00      	cmp	r3, #0
 8002812:	d0ef      	beq.n	80027f4 <HAL_RCC_OscConfig+0x664>
 8002814:	e028      	b.n	8002868 <HAL_RCC_OscConfig+0x6d8>
 8002816:	bf00      	nop
 8002818:	58000400 	.word	0x58000400
 800281c:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	2b0c      	cmp	r3, #12
 8002824:	d01e      	beq.n	8002864 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002826:	f7ff fc04 	bl	8002032 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800282a:	f7fe fe85 	bl	8001538 <HAL_GetTick>
 800282e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002830:	e008      	b.n	8002844 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002832:	f7fe fe81 	bl	8001538 <HAL_GetTick>
 8002836:	4602      	mov	r2, r0
 8002838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800283a:	1ad3      	subs	r3, r2, r3
 800283c:	2b02      	cmp	r3, #2
 800283e:	d901      	bls.n	8002844 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8002840:	2303      	movs	r3, #3
 8002842:	e012      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002844:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800284e:	2b00      	cmp	r3, #0
 8002850:	d1ef      	bne.n	8002832 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8002852:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002856:	68da      	ldr	r2, [r3, #12]
 8002858:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800285c:	4b05      	ldr	r3, [pc, #20]	; (8002874 <HAL_RCC_OscConfig+0x6e4>)
 800285e:	4013      	ands	r3, r2
 8002860:	60cb      	str	r3, [r1, #12]
 8002862:	e001      	b.n	8002868 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	e000      	b.n	800286a <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8002868:	2300      	movs	r3, #0
}
 800286a:	4618      	mov	r0, r3
 800286c:	3734      	adds	r7, #52	; 0x34
 800286e:	46bd      	mov	sp, r7
 8002870:	bd90      	pop	{r4, r7, pc}
 8002872:	bf00      	nop
 8002874:	eefefffc 	.word	0xeefefffc

08002878 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b084      	sub	sp, #16
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
 8002880:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d101      	bne.n	800288c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	e12d      	b.n	8002ae8 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800288c:	4b98      	ldr	r3, [pc, #608]	; (8002af0 <HAL_RCC_ClockConfig+0x278>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 0307 	and.w	r3, r3, #7
 8002894:	683a      	ldr	r2, [r7, #0]
 8002896:	429a      	cmp	r2, r3
 8002898:	d91b      	bls.n	80028d2 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800289a:	4b95      	ldr	r3, [pc, #596]	; (8002af0 <HAL_RCC_ClockConfig+0x278>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f023 0207 	bic.w	r2, r3, #7
 80028a2:	4993      	ldr	r1, [pc, #588]	; (8002af0 <HAL_RCC_ClockConfig+0x278>)
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	4313      	orrs	r3, r2
 80028a8:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80028aa:	f7fe fe45 	bl	8001538 <HAL_GetTick>
 80028ae:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028b0:	e008      	b.n	80028c4 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80028b2:	f7fe fe41 	bl	8001538 <HAL_GetTick>
 80028b6:	4602      	mov	r2, r0
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	1ad3      	subs	r3, r2, r3
 80028bc:	2b02      	cmp	r3, #2
 80028be:	d901      	bls.n	80028c4 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80028c0:	2303      	movs	r3, #3
 80028c2:	e111      	b.n	8002ae8 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028c4:	4b8a      	ldr	r3, [pc, #552]	; (8002af0 <HAL_RCC_ClockConfig+0x278>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f003 0307 	and.w	r3, r3, #7
 80028cc:	683a      	ldr	r2, [r7, #0]
 80028ce:	429a      	cmp	r2, r3
 80028d0:	d1ef      	bne.n	80028b2 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 0302 	and.w	r3, r3, #2
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d016      	beq.n	800290c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	4618      	mov	r0, r3
 80028e4:	f7ff fb13 	bl	8001f0e <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80028e8:	f7fe fe26 	bl	8001538 <HAL_GetTick>
 80028ec:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80028ee:	e008      	b.n	8002902 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80028f0:	f7fe fe22 	bl	8001538 <HAL_GetTick>
 80028f4:	4602      	mov	r2, r0
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d901      	bls.n	8002902 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80028fe:	2303      	movs	r3, #3
 8002900:	e0f2      	b.n	8002ae8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002902:	f7ff fbe8 	bl	80020d6 <LL_RCC_IsActiveFlag_HPRE>
 8002906:	4603      	mov	r3, r0
 8002908:	2b00      	cmp	r3, #0
 800290a:	d0f1      	beq.n	80028f0 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f003 0320 	and.w	r3, r3, #32
 8002914:	2b00      	cmp	r3, #0
 8002916:	d016      	beq.n	8002946 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	695b      	ldr	r3, [r3, #20]
 800291c:	4618      	mov	r0, r3
 800291e:	f7ff fb0a 	bl	8001f36 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002922:	f7fe fe09 	bl	8001538 <HAL_GetTick>
 8002926:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002928:	e008      	b.n	800293c <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800292a:	f7fe fe05 	bl	8001538 <HAL_GetTick>
 800292e:	4602      	mov	r2, r0
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	1ad3      	subs	r3, r2, r3
 8002934:	2b02      	cmp	r3, #2
 8002936:	d901      	bls.n	800293c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8002938:	2303      	movs	r3, #3
 800293a:	e0d5      	b.n	8002ae8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800293c:	f7ff fbdd 	bl	80020fa <LL_RCC_IsActiveFlag_C2HPRE>
 8002940:	4603      	mov	r3, r0
 8002942:	2b00      	cmp	r3, #0
 8002944:	d0f1      	beq.n	800292a <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800294e:	2b00      	cmp	r3, #0
 8002950:	d016      	beq.n	8002980 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	699b      	ldr	r3, [r3, #24]
 8002956:	4618      	mov	r0, r3
 8002958:	f7ff fb03 	bl	8001f62 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800295c:	f7fe fdec 	bl	8001538 <HAL_GetTick>
 8002960:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002962:	e008      	b.n	8002976 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002964:	f7fe fde8 	bl	8001538 <HAL_GetTick>
 8002968:	4602      	mov	r2, r0
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	1ad3      	subs	r3, r2, r3
 800296e:	2b02      	cmp	r3, #2
 8002970:	d901      	bls.n	8002976 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8002972:	2303      	movs	r3, #3
 8002974:	e0b8      	b.n	8002ae8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002976:	f7ff fbd3 	bl	8002120 <LL_RCC_IsActiveFlag_SHDHPRE>
 800297a:	4603      	mov	r3, r0
 800297c:	2b00      	cmp	r3, #0
 800297e:	d0f1      	beq.n	8002964 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 0304 	and.w	r3, r3, #4
 8002988:	2b00      	cmp	r3, #0
 800298a:	d016      	beq.n	80029ba <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	68db      	ldr	r3, [r3, #12]
 8002990:	4618      	mov	r0, r3
 8002992:	f7ff fafd 	bl	8001f90 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002996:	f7fe fdcf 	bl	8001538 <HAL_GetTick>
 800299a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800299c:	e008      	b.n	80029b0 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800299e:	f7fe fdcb 	bl	8001538 <HAL_GetTick>
 80029a2:	4602      	mov	r2, r0
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	1ad3      	subs	r3, r2, r3
 80029a8:	2b02      	cmp	r3, #2
 80029aa:	d901      	bls.n	80029b0 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 80029ac:	2303      	movs	r3, #3
 80029ae:	e09b      	b.n	8002ae8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80029b0:	f7ff fbc9 	bl	8002146 <LL_RCC_IsActiveFlag_PPRE1>
 80029b4:	4603      	mov	r3, r0
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d0f1      	beq.n	800299e <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 0308 	and.w	r3, r3, #8
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d017      	beq.n	80029f6 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	691b      	ldr	r3, [r3, #16]
 80029ca:	00db      	lsls	r3, r3, #3
 80029cc:	4618      	mov	r0, r3
 80029ce:	f7ff faf3 	bl	8001fb8 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80029d2:	f7fe fdb1 	bl	8001538 <HAL_GetTick>
 80029d6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80029d8:	e008      	b.n	80029ec <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80029da:	f7fe fdad 	bl	8001538 <HAL_GetTick>
 80029de:	4602      	mov	r2, r0
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	1ad3      	subs	r3, r2, r3
 80029e4:	2b02      	cmp	r3, #2
 80029e6:	d901      	bls.n	80029ec <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 80029e8:	2303      	movs	r3, #3
 80029ea:	e07d      	b.n	8002ae8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80029ec:	f7ff fbbd 	bl	800216a <LL_RCC_IsActiveFlag_PPRE2>
 80029f0:	4603      	mov	r3, r0
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d0f1      	beq.n	80029da <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 0301 	and.w	r3, r3, #1
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d043      	beq.n	8002a8a <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	2b02      	cmp	r3, #2
 8002a08:	d106      	bne.n	8002a18 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8002a0a:	f7ff f893 	bl	8001b34 <LL_RCC_HSE_IsReady>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d11e      	bne.n	8002a52 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	e067      	b.n	8002ae8 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	2b03      	cmp	r3, #3
 8002a1e:	d106      	bne.n	8002a2e <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8002a20:	f7ff fb16 	bl	8002050 <LL_RCC_PLL_IsReady>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d113      	bne.n	8002a52 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e05c      	b.n	8002ae8 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d106      	bne.n	8002a44 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8002a36:	f7ff f9fb 	bl	8001e30 <LL_RCC_MSI_IsReady>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d108      	bne.n	8002a52 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	e051      	b.n	8002ae8 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8002a44:	f7ff f8a6 	bl	8001b94 <LL_RCC_HSI_IsReady>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d101      	bne.n	8002a52 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e04a      	b.n	8002ae8 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	4618      	mov	r0, r3
 8002a58:	f7ff fa39 	bl	8001ece <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a5c:	f7fe fd6c 	bl	8001538 <HAL_GetTick>
 8002a60:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a62:	e00a      	b.n	8002a7a <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a64:	f7fe fd68 	bl	8001538 <HAL_GetTick>
 8002a68:	4602      	mov	r2, r0
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	1ad3      	subs	r3, r2, r3
 8002a6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d901      	bls.n	8002a7a <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8002a76:	2303      	movs	r3, #3
 8002a78:	e036      	b.n	8002ae8 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a7a:	f7ff fa3c 	bl	8001ef6 <LL_RCC_GetSysClkSource>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	009b      	lsls	r3, r3, #2
 8002a86:	429a      	cmp	r2, r3
 8002a88:	d1ec      	bne.n	8002a64 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a8a:	4b19      	ldr	r3, [pc, #100]	; (8002af0 <HAL_RCC_ClockConfig+0x278>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 0307 	and.w	r3, r3, #7
 8002a92:	683a      	ldr	r2, [r7, #0]
 8002a94:	429a      	cmp	r2, r3
 8002a96:	d21b      	bcs.n	8002ad0 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a98:	4b15      	ldr	r3, [pc, #84]	; (8002af0 <HAL_RCC_ClockConfig+0x278>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f023 0207 	bic.w	r2, r3, #7
 8002aa0:	4913      	ldr	r1, [pc, #76]	; (8002af0 <HAL_RCC_ClockConfig+0x278>)
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002aa8:	f7fe fd46 	bl	8001538 <HAL_GetTick>
 8002aac:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aae:	e008      	b.n	8002ac2 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002ab0:	f7fe fd42 	bl	8001538 <HAL_GetTick>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	2b02      	cmp	r3, #2
 8002abc:	d901      	bls.n	8002ac2 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8002abe:	2303      	movs	r3, #3
 8002ac0:	e012      	b.n	8002ae8 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ac2:	4b0b      	ldr	r3, [pc, #44]	; (8002af0 <HAL_RCC_ClockConfig+0x278>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 0307 	and.w	r3, r3, #7
 8002aca:	683a      	ldr	r2, [r7, #0]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d1ef      	bne.n	8002ab0 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002ad0:	f000 f87e 	bl	8002bd0 <HAL_RCC_GetHCLKFreq>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	4a07      	ldr	r2, [pc, #28]	; (8002af4 <HAL_RCC_ClockConfig+0x27c>)
 8002ad8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8002ada:	f7fe fd39 	bl	8001550 <HAL_GetTickPrio>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f7fe fcdb 	bl	800149c <HAL_InitTick>
 8002ae6:	4603      	mov	r3, r0
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	3710      	adds	r7, #16
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	58004000 	.word	0x58004000
 8002af4:	20000008 	.word	0x20000008

08002af8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002af8:	b590      	push	{r4, r7, lr}
 8002afa:	b085      	sub	sp, #20
 8002afc:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002afe:	f7ff f9fa 	bl	8001ef6 <LL_RCC_GetSysClkSource>
 8002b02:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d10a      	bne.n	8002b20 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8002b0a:	f7ff f9b6 	bl	8001e7a <LL_RCC_MSI_GetRange>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	091b      	lsrs	r3, r3, #4
 8002b12:	f003 030f 	and.w	r3, r3, #15
 8002b16:	4a2b      	ldr	r2, [pc, #172]	; (8002bc4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002b18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b1c:	60fb      	str	r3, [r7, #12]
 8002b1e:	e04b      	b.n	8002bb8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2b04      	cmp	r3, #4
 8002b24:	d102      	bne.n	8002b2c <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002b26:	4b28      	ldr	r3, [pc, #160]	; (8002bc8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002b28:	60fb      	str	r3, [r7, #12]
 8002b2a:	e045      	b.n	8002bb8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2b08      	cmp	r3, #8
 8002b30:	d10a      	bne.n	8002b48 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002b32:	f7fe ffcf 	bl	8001ad4 <LL_RCC_HSE_IsEnabledDiv2>
 8002b36:	4603      	mov	r3, r0
 8002b38:	2b01      	cmp	r3, #1
 8002b3a:	d102      	bne.n	8002b42 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8002b3c:	4b22      	ldr	r3, [pc, #136]	; (8002bc8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002b3e:	60fb      	str	r3, [r7, #12]
 8002b40:	e03a      	b.n	8002bb8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8002b42:	4b22      	ldr	r3, [pc, #136]	; (8002bcc <HAL_RCC_GetSysClockFreq+0xd4>)
 8002b44:	60fb      	str	r3, [r7, #12]
 8002b46:	e037      	b.n	8002bb8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8002b48:	f7ff fab9 	bl	80020be <LL_RCC_PLL_GetMainSource>
 8002b4c:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	2b02      	cmp	r3, #2
 8002b52:	d003      	beq.n	8002b5c <HAL_RCC_GetSysClockFreq+0x64>
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	2b03      	cmp	r3, #3
 8002b58:	d003      	beq.n	8002b62 <HAL_RCC_GetSysClockFreq+0x6a>
 8002b5a:	e00d      	b.n	8002b78 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8002b5c:	4b1a      	ldr	r3, [pc, #104]	; (8002bc8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002b5e:	60bb      	str	r3, [r7, #8]
        break;
 8002b60:	e015      	b.n	8002b8e <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002b62:	f7fe ffb7 	bl	8001ad4 <LL_RCC_HSE_IsEnabledDiv2>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d102      	bne.n	8002b72 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8002b6c:	4b16      	ldr	r3, [pc, #88]	; (8002bc8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002b6e:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8002b70:	e00d      	b.n	8002b8e <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8002b72:	4b16      	ldr	r3, [pc, #88]	; (8002bcc <HAL_RCC_GetSysClockFreq+0xd4>)
 8002b74:	60bb      	str	r3, [r7, #8]
        break;
 8002b76:	e00a      	b.n	8002b8e <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8002b78:	f7ff f97f 	bl	8001e7a <LL_RCC_MSI_GetRange>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	091b      	lsrs	r3, r3, #4
 8002b80:	f003 030f 	and.w	r3, r3, #15
 8002b84:	4a0f      	ldr	r2, [pc, #60]	; (8002bc4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002b86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b8a:	60bb      	str	r3, [r7, #8]
        break;
 8002b8c:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8002b8e:	f7ff fa71 	bl	8002074 <LL_RCC_PLL_GetN>
 8002b92:	4602      	mov	r2, r0
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	fb03 f402 	mul.w	r4, r3, r2
 8002b9a:	f7ff fa84 	bl	80020a6 <LL_RCC_PLL_GetDivider>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	091b      	lsrs	r3, r3, #4
 8002ba2:	3301      	adds	r3, #1
 8002ba4:	fbb4 f4f3 	udiv	r4, r4, r3
 8002ba8:	f7ff fa71 	bl	800208e <LL_RCC_PLL_GetR>
 8002bac:	4603      	mov	r3, r0
 8002bae:	0f5b      	lsrs	r3, r3, #29
 8002bb0:	3301      	adds	r3, #1
 8002bb2:	fbb4 f3f3 	udiv	r3, r4, r3
 8002bb6:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	3714      	adds	r7, #20
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd90      	pop	{r4, r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	08006e9c 	.word	0x08006e9c
 8002bc8:	00f42400 	.word	0x00f42400
 8002bcc:	01e84800 	.word	0x01e84800

08002bd0 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bd0:	b598      	push	{r3, r4, r7, lr}
 8002bd2:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8002bd4:	f7ff ff90 	bl	8002af8 <HAL_RCC_GetSysClockFreq>
 8002bd8:	4604      	mov	r4, r0
 8002bda:	f7ff fa01 	bl	8001fe0 <LL_RCC_GetAHBPrescaler>
 8002bde:	4603      	mov	r3, r0
 8002be0:	091b      	lsrs	r3, r3, #4
 8002be2:	f003 030f 	and.w	r3, r3, #15
 8002be6:	4a03      	ldr	r2, [pc, #12]	; (8002bf4 <HAL_RCC_GetHCLKFreq+0x24>)
 8002be8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bec:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	bd98      	pop	{r3, r4, r7, pc}
 8002bf4:	08006e5c 	.word	0x08006e5c

08002bf8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8002bf8:	b590      	push	{r4, r7, lr}
 8002bfa:	b085      	sub	sp, #20
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2bb0      	cmp	r3, #176	; 0xb0
 8002c04:	d903      	bls.n	8002c0e <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8002c06:	4b15      	ldr	r3, [pc, #84]	; (8002c5c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002c08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c0a:	60fb      	str	r3, [r7, #12]
 8002c0c:	e007      	b.n	8002c1e <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	091b      	lsrs	r3, r3, #4
 8002c12:	f003 030f 	and.w	r3, r3, #15
 8002c16:	4a11      	ldr	r2, [pc, #68]	; (8002c5c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002c18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c1c:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8002c1e:	f7ff f9eb 	bl	8001ff8 <LL_RCC_GetAHB4Prescaler>
 8002c22:	4603      	mov	r3, r0
 8002c24:	091b      	lsrs	r3, r3, #4
 8002c26:	f003 030f 	and.w	r3, r3, #15
 8002c2a:	4a0d      	ldr	r2, [pc, #52]	; (8002c60 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8002c2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c30:	68fa      	ldr	r2, [r7, #12]
 8002c32:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c36:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	4a0a      	ldr	r2, [pc, #40]	; (8002c64 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8002c3c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c40:	0c9c      	lsrs	r4, r3, #18
 8002c42:	f7fe ff39 	bl	8001ab8 <HAL_PWREx_GetVoltageRange>
 8002c46:	4603      	mov	r3, r0
 8002c48:	4619      	mov	r1, r3
 8002c4a:	4620      	mov	r0, r4
 8002c4c:	f000 f80c 	bl	8002c68 <RCC_SetFlashLatency>
 8002c50:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	3714      	adds	r7, #20
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd90      	pop	{r4, r7, pc}
 8002c5a:	bf00      	nop
 8002c5c:	08006e9c 	.word	0x08006e9c
 8002c60:	08006e5c 	.word	0x08006e5c
 8002c64:	431bde83 	.word	0x431bde83

08002c68 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8002c68:	b590      	push	{r4, r7, lr}
 8002c6a:	b093      	sub	sp, #76	; 0x4c
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
 8002c70:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8002c72:	4b37      	ldr	r3, [pc, #220]	; (8002d50 <RCC_SetFlashLatency+0xe8>)
 8002c74:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8002c78:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002c7a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8002c7e:	4a35      	ldr	r2, [pc, #212]	; (8002d54 <RCC_SetFlashLatency+0xec>)
 8002c80:	f107 031c 	add.w	r3, r7, #28
 8002c84:	ca07      	ldmia	r2, {r0, r1, r2}
 8002c86:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8002c8a:	4b33      	ldr	r3, [pc, #204]	; (8002d58 <RCC_SetFlashLatency+0xf0>)
 8002c8c:	f107 040c 	add.w	r4, r7, #12
 8002c90:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002c92:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8002c96:	2300      	movs	r3, #0
 8002c98:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ca0:	d11a      	bne.n	8002cd8 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	643b      	str	r3, [r7, #64]	; 0x40
 8002ca6:	e013      	b.n	8002cd0 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8002ca8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002caa:	009b      	lsls	r3, r3, #2
 8002cac:	3348      	adds	r3, #72	; 0x48
 8002cae:	443b      	add	r3, r7
 8002cb0:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	429a      	cmp	r2, r3
 8002cb8:	d807      	bhi.n	8002cca <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002cba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002cbc:	009b      	lsls	r3, r3, #2
 8002cbe:	3348      	adds	r3, #72	; 0x48
 8002cc0:	443b      	add	r3, r7
 8002cc2:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8002cc6:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8002cc8:	e020      	b.n	8002d0c <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002cca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ccc:	3301      	adds	r3, #1
 8002cce:	643b      	str	r3, [r7, #64]	; 0x40
 8002cd0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002cd2:	2b03      	cmp	r3, #3
 8002cd4:	d9e8      	bls.n	8002ca8 <RCC_SetFlashLatency+0x40>
 8002cd6:	e019      	b.n	8002d0c <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002cd8:	2300      	movs	r3, #0
 8002cda:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002cdc:	e013      	b.n	8002d06 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8002cde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ce0:	009b      	lsls	r3, r3, #2
 8002ce2:	3348      	adds	r3, #72	; 0x48
 8002ce4:	443b      	add	r3, r7
 8002ce6:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002cea:	687a      	ldr	r2, [r7, #4]
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d807      	bhi.n	8002d00 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002cf0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002cf2:	009b      	lsls	r3, r3, #2
 8002cf4:	3348      	adds	r3, #72	; 0x48
 8002cf6:	443b      	add	r3, r7
 8002cf8:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8002cfc:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8002cfe:	e005      	b.n	8002d0c <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002d00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d02:	3301      	adds	r3, #1
 8002d04:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d08:	2b02      	cmp	r3, #2
 8002d0a:	d9e8      	bls.n	8002cde <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8002d0c:	4b13      	ldr	r3, [pc, #76]	; (8002d5c <RCC_SetFlashLatency+0xf4>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f023 0207 	bic.w	r2, r3, #7
 8002d14:	4911      	ldr	r1, [pc, #68]	; (8002d5c <RCC_SetFlashLatency+0xf4>)
 8002d16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002d1c:	f7fe fc0c 	bl	8001538 <HAL_GetTick>
 8002d20:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002d22:	e008      	b.n	8002d36 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002d24:	f7fe fc08 	bl	8001538 <HAL_GetTick>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	d901      	bls.n	8002d36 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8002d32:	2303      	movs	r3, #3
 8002d34:	e007      	b.n	8002d46 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002d36:	4b09      	ldr	r3, [pc, #36]	; (8002d5c <RCC_SetFlashLatency+0xf4>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 0307 	and.w	r3, r3, #7
 8002d3e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002d40:	429a      	cmp	r2, r3
 8002d42:	d1ef      	bne.n	8002d24 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8002d44:	2300      	movs	r3, #0
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	374c      	adds	r7, #76	; 0x4c
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd90      	pop	{r4, r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	08006e30 	.word	0x08006e30
 8002d54:	08006e40 	.word	0x08006e40
 8002d58:	08006e4c 	.word	0x08006e4c
 8002d5c:	58004000 	.word	0x58004000

08002d60 <LL_RCC_LSE_IsEnabled>:
{
 8002d60:	b480      	push	{r7}
 8002d62:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8002d64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d6c:	f003 0301 	and.w	r3, r3, #1
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	d101      	bne.n	8002d78 <LL_RCC_LSE_IsEnabled+0x18>
 8002d74:	2301      	movs	r3, #1
 8002d76:	e000      	b.n	8002d7a <LL_RCC_LSE_IsEnabled+0x1a>
 8002d78:	2300      	movs	r3, #0
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr

08002d84 <LL_RCC_LSE_IsReady>:
{
 8002d84:	b480      	push	{r7}
 8002d86:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002d88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d90:	f003 0302 	and.w	r3, r3, #2
 8002d94:	2b02      	cmp	r3, #2
 8002d96:	d101      	bne.n	8002d9c <LL_RCC_LSE_IsReady+0x18>
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e000      	b.n	8002d9e <LL_RCC_LSE_IsReady+0x1a>
 8002d9c:	2300      	movs	r3, #0
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr

08002da8 <LL_RCC_SetRFWKPClockSource>:
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8002db0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002db4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002db8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002dbc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8002dc8:	bf00      	nop
 8002dca:	370c      	adds	r7, #12
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr

08002dd4 <LL_RCC_SetSMPSClockSource>:
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b083      	sub	sp, #12
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8002ddc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de2:	f023 0203 	bic.w	r2, r3, #3
 8002de6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	4313      	orrs	r3, r2
 8002dee:	624b      	str	r3, [r1, #36]	; 0x24
}
 8002df0:	bf00      	nop
 8002df2:	370c      	adds	r7, #12
 8002df4:	46bd      	mov	sp, r7
 8002df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfa:	4770      	bx	lr

08002dfc <LL_RCC_SetSMPSPrescaler>:
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b083      	sub	sp, #12
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8002e04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e0a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002e0e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	4313      	orrs	r3, r2
 8002e16:	624b      	str	r3, [r1, #36]	; 0x24
}
 8002e18:	bf00      	nop
 8002e1a:	370c      	adds	r7, #12
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr

08002e24 <LL_RCC_SetUSARTClockSource>:
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8002e2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e34:	f023 0203 	bic.w	r2, r3, #3
 8002e38:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002e44:	bf00      	nop
 8002e46:	370c      	adds	r7, #12
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4e:	4770      	bx	lr

08002e50 <LL_RCC_SetLPUARTClockSource>:
{
 8002e50:	b480      	push	{r7}
 8002e52:	b083      	sub	sp, #12
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8002e58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e60:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002e64:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002e70:	bf00      	nop
 8002e72:	370c      	adds	r7, #12
 8002e74:	46bd      	mov	sp, r7
 8002e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7a:	4770      	bx	lr

08002e7c <LL_RCC_SetI2CClockSource>:
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8002e84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e88:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	091b      	lsrs	r3, r3, #4
 8002e90:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8002e94:	43db      	mvns	r3, r3
 8002e96:	401a      	ands	r2, r3
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	011b      	lsls	r3, r3, #4
 8002e9c:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8002ea0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002eaa:	bf00      	nop
 8002eac:	370c      	adds	r7, #12
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr

08002eb6 <LL_RCC_SetLPTIMClockSource>:
{
 8002eb6:	b480      	push	{r7}
 8002eb8:	b083      	sub	sp, #12
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8002ebe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ec2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	0c1b      	lsrs	r3, r3, #16
 8002eca:	041b      	lsls	r3, r3, #16
 8002ecc:	43db      	mvns	r3, r3
 8002ece:	401a      	ands	r2, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	041b      	lsls	r3, r3, #16
 8002ed4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002ede:	bf00      	nop
 8002ee0:	370c      	adds	r7, #12
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr

08002eea <LL_RCC_SetSAIClockSource>:
{
 8002eea:	b480      	push	{r7}
 8002eec:	b083      	sub	sp, #12
 8002eee:	af00      	add	r7, sp, #0
 8002ef0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8002ef2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002efa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002efe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002f0a:	bf00      	nop
 8002f0c:	370c      	adds	r7, #12
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f14:	4770      	bx	lr

08002f16 <LL_RCC_SetRNGClockSource>:
{
 8002f16:	b480      	push	{r7}
 8002f18:	b083      	sub	sp, #12
 8002f1a:	af00      	add	r7, sp, #0
 8002f1c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8002f1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f26:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8002f2a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	4313      	orrs	r3, r2
 8002f32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002f36:	bf00      	nop
 8002f38:	370c      	adds	r7, #12
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr

08002f42 <LL_RCC_SetCLK48ClockSource>:
{
 8002f42:	b480      	push	{r7}
 8002f44:	b083      	sub	sp, #12
 8002f46:	af00      	add	r7, sp, #0
 8002f48:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8002f4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f52:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002f56:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002f62:	bf00      	nop
 8002f64:	370c      	adds	r7, #12
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr

08002f6e <LL_RCC_SetUSBClockSource>:
{
 8002f6e:	b580      	push	{r7, lr}
 8002f70:	b082      	sub	sp, #8
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8002f76:	6878      	ldr	r0, [r7, #4]
 8002f78:	f7ff ffe3 	bl	8002f42 <LL_RCC_SetCLK48ClockSource>
}
 8002f7c:	bf00      	nop
 8002f7e:	3708      	adds	r7, #8
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}

08002f84 <LL_RCC_SetADCClockSource>:
{
 8002f84:	b480      	push	{r7}
 8002f86:	b083      	sub	sp, #12
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8002f8c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f94:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002f98:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002fa4:	bf00      	nop
 8002fa6:	370c      	adds	r7, #12
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fae:	4770      	bx	lr

08002fb0 <LL_RCC_SetRTCClockSource>:
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b083      	sub	sp, #12
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8002fb8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002fbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fc0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002fc4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8002fd0:	bf00      	nop
 8002fd2:	370c      	adds	r7, #12
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr

08002fdc <LL_RCC_GetRTCClockSource>:
{
 8002fdc:	b480      	push	{r7}
 8002fde:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8002fe0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002fe4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fe8:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff4:	4770      	bx	lr

08002ff6 <LL_RCC_ForceBackupDomainReset>:
{
 8002ff6:	b480      	push	{r7}
 8002ff8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002ffa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ffe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003002:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003006:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800300a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800300e:	bf00      	nop
 8003010:	46bd      	mov	sp, r7
 8003012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003016:	4770      	bx	lr

08003018 <LL_RCC_ReleaseBackupDomainReset>:
{
 8003018:	b480      	push	{r7}
 800301a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800301c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003020:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003024:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003028:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800302c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003030:	bf00      	nop
 8003032:	46bd      	mov	sp, r7
 8003034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003038:	4770      	bx	lr

0800303a <LL_RCC_PLLSAI1_Enable>:
{
 800303a:	b480      	push	{r7}
 800303c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800303e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003048:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800304c:	6013      	str	r3, [r2, #0]
}
 800304e:	bf00      	nop
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr

08003058 <LL_RCC_PLLSAI1_Disable>:
{
 8003058:	b480      	push	{r7}
 800305a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800305c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003066:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800306a:	6013      	str	r3, [r2, #0]
}
 800306c:	bf00      	nop
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr

08003076 <LL_RCC_PLLSAI1_IsReady>:
{
 8003076:	b480      	push	{r7}
 8003078:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800307a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003084:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003088:	d101      	bne.n	800308e <LL_RCC_PLLSAI1_IsReady+0x18>
 800308a:	2301      	movs	r3, #1
 800308c:	e000      	b.n	8003090 <LL_RCC_PLLSAI1_IsReady+0x1a>
 800308e:	2300      	movs	r3, #0
}
 8003090:	4618      	mov	r0, r3
 8003092:	46bd      	mov	sp, r7
 8003094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003098:	4770      	bx	lr

0800309a <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800309a:	b580      	push	{r7, lr}
 800309c:	b088      	sub	sp, #32
 800309e:	af00      	add	r7, sp, #0
 80030a0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 80030a2:	2300      	movs	r3, #0
 80030a4:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80030a6:	2300      	movs	r3, #0
 80030a8:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d034      	beq.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ba:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80030be:	d021      	beq.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80030c0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80030c4:	d81b      	bhi.n	80030fe <HAL_RCCEx_PeriphCLKConfig+0x64>
 80030c6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80030ca:	d01d      	beq.n	8003108 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80030cc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80030d0:	d815      	bhi.n	80030fe <HAL_RCCEx_PeriphCLKConfig+0x64>
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d00b      	beq.n	80030ee <HAL_RCCEx_PeriphCLKConfig+0x54>
 80030d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80030da:	d110      	bne.n	80030fe <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 80030dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030e0:	68db      	ldr	r3, [r3, #12]
 80030e2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80030e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030ea:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 80030ec:	e00d      	b.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	3304      	adds	r3, #4
 80030f2:	4618      	mov	r0, r3
 80030f4:	f000 f947 	bl	8003386 <RCCEx_PLLSAI1_ConfigNP>
 80030f8:	4603      	mov	r3, r0
 80030fa:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 80030fc:	e005      	b.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	77fb      	strb	r3, [r7, #31]
        break;
 8003102:	e002      	b.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8003104:	bf00      	nop
 8003106:	e000      	b.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8003108:	bf00      	nop
    }

    if (ret == HAL_OK)
 800310a:	7ffb      	ldrb	r3, [r7, #31]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d105      	bne.n	800311c <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003114:	4618      	mov	r0, r3
 8003116:	f7ff fee8 	bl	8002eea <LL_RCC_SetSAIClockSource>
 800311a:	e001      	b.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800311c:	7ffb      	ldrb	r3, [r7, #31]
 800311e:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003128:	2b00      	cmp	r3, #0
 800312a:	d046      	beq.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800312c:	f7ff ff56 	bl	8002fdc <LL_RCC_GetRTCClockSource>
 8003130:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003136:	69ba      	ldr	r2, [r7, #24]
 8003138:	429a      	cmp	r2, r3
 800313a:	d03c      	beq.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800313c:	f7fe fcac 	bl	8001a98 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8003140:	69bb      	ldr	r3, [r7, #24]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d105      	bne.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800314a:	4618      	mov	r0, r3
 800314c:	f7ff ff30 	bl	8002fb0 <LL_RCC_SetRTCClockSource>
 8003150:	e02e      	b.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8003152:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003156:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800315a:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 800315c:	f7ff ff4b 	bl	8002ff6 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8003160:	f7ff ff5a 	bl	8003018 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316e:	4313      	orrs	r3, r2
 8003170:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8003172:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800317c:	f7ff fdf0 	bl	8002d60 <LL_RCC_LSE_IsEnabled>
 8003180:	4603      	mov	r3, r0
 8003182:	2b01      	cmp	r3, #1
 8003184:	d114      	bne.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003186:	f7fe f9d7 	bl	8001538 <HAL_GetTick>
 800318a:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800318c:	e00b      	b.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800318e:	f7fe f9d3 	bl	8001538 <HAL_GetTick>
 8003192:	4602      	mov	r2, r0
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	1ad3      	subs	r3, r2, r3
 8003198:	f241 3288 	movw	r2, #5000	; 0x1388
 800319c:	4293      	cmp	r3, r2
 800319e:	d902      	bls.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 80031a0:	2303      	movs	r3, #3
 80031a2:	77fb      	strb	r3, [r7, #31]
              break;
 80031a4:	e004      	b.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 80031a6:	f7ff fded 	bl	8002d84 <LL_RCC_LSE_IsReady>
 80031aa:	4603      	mov	r3, r0
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d1ee      	bne.n	800318e <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 80031b0:	7ffb      	ldrb	r3, [r7, #31]
 80031b2:	77bb      	strb	r3, [r7, #30]
 80031b4:	e001      	b.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031b6:	7ffb      	ldrb	r3, [r7, #31]
 80031b8:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 0301 	and.w	r3, r3, #1
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d004      	beq.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	699b      	ldr	r3, [r3, #24]
 80031ca:	4618      	mov	r0, r3
 80031cc:	f7ff fe2a 	bl	8002e24 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 0302 	and.w	r3, r3, #2
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d004      	beq.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	69db      	ldr	r3, [r3, #28]
 80031e0:	4618      	mov	r0, r3
 80031e2:	f7ff fe35 	bl	8002e50 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f003 0310 	and.w	r3, r3, #16
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d004      	beq.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031f6:	4618      	mov	r0, r3
 80031f8:	f7ff fe5d 	bl	8002eb6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f003 0320 	and.w	r3, r3, #32
 8003204:	2b00      	cmp	r3, #0
 8003206:	d004      	beq.n	8003212 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800320c:	4618      	mov	r0, r3
 800320e:	f7ff fe52 	bl	8002eb6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 0304 	and.w	r3, r3, #4
 800321a:	2b00      	cmp	r3, #0
 800321c:	d004      	beq.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6a1b      	ldr	r3, [r3, #32]
 8003222:	4618      	mov	r0, r3
 8003224:	f7ff fe2a 	bl	8002e7c <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f003 0308 	and.w	r3, r3, #8
 8003230:	2b00      	cmp	r3, #0
 8003232:	d004      	beq.n	800323e <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003238:	4618      	mov	r0, r3
 800323a:	f7ff fe1f 	bl	8002e7c <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003246:	2b00      	cmp	r3, #0
 8003248:	d022      	beq.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800324e:	4618      	mov	r0, r3
 8003250:	f7ff fe8d 	bl	8002f6e <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003258:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800325c:	d107      	bne.n	800326e <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800325e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003262:	68db      	ldr	r3, [r3, #12]
 8003264:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003268:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800326c:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003272:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003276:	d10b      	bne.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	3304      	adds	r3, #4
 800327c:	4618      	mov	r0, r3
 800327e:	f000 f8dd 	bl	800343c <RCCEx_PLLSAI1_ConfigNQ>
 8003282:	4603      	mov	r3, r0
 8003284:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8003286:	7ffb      	ldrb	r3, [r7, #31]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d001      	beq.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 800328c:	7ffb      	ldrb	r3, [r7, #31]
 800328e:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003298:	2b00      	cmp	r3, #0
 800329a:	d02b      	beq.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032a4:	d008      	beq.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032aa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80032ae:	d003      	beq.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d105      	bne.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032bc:	4618      	mov	r0, r3
 80032be:	f7ff fe2a 	bl	8002f16 <LL_RCC_SetRNGClockSource>
 80032c2:	e00a      	b.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x240>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032cc:	60fb      	str	r3, [r7, #12]
 80032ce:	2000      	movs	r0, #0
 80032d0:	f7ff fe21 	bl	8002f16 <LL_RCC_SetRNGClockSource>
 80032d4:	68f8      	ldr	r0, [r7, #12]
 80032d6:	f7ff fe34 	bl	8002f42 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032de:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 80032e2:	d107      	bne.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80032e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032e8:	68db      	ldr	r3, [r3, #12]
 80032ea:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80032ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80032f2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d022      	beq.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003304:	4618      	mov	r0, r3
 8003306:	f7ff fe3d 	bl	8002f84 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800330e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003312:	d107      	bne.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003314:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003318:	68db      	ldr	r3, [r3, #12]
 800331a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800331e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003322:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003328:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800332c:	d10b      	bne.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	3304      	adds	r3, #4
 8003332:	4618      	mov	r0, r3
 8003334:	f000 f8dd 	bl	80034f2 <RCCEx_PLLSAI1_ConfigNR>
 8003338:	4603      	mov	r3, r0
 800333a:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800333c:	7ffb      	ldrb	r3, [r7, #31]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d001      	beq.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 8003342:	7ffb      	ldrb	r3, [r7, #31]
 8003344:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800334e:	2b00      	cmp	r3, #0
 8003350:	d004      	beq.n	800335c <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003356:	4618      	mov	r0, r3
 8003358:	f7ff fd26 	bl	8002da8 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003364:	2b00      	cmp	r3, #0
 8003366:	d009      	beq.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800336c:	4618      	mov	r0, r3
 800336e:	f7ff fd45 	bl	8002dfc <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003376:	4618      	mov	r0, r3
 8003378:	f7ff fd2c 	bl	8002dd4 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 800337c:	7fbb      	ldrb	r3, [r7, #30]
}
 800337e:	4618      	mov	r0, r3
 8003380:	3720      	adds	r7, #32
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}

08003386 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003386:	b580      	push	{r7, lr}
 8003388:	b084      	sub	sp, #16
 800338a:	af00      	add	r7, sp, #0
 800338c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800338e:	2300      	movs	r3, #0
 8003390:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003392:	f7ff fe61 	bl	8003058 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003396:	f7fe f8cf 	bl	8001538 <HAL_GetTick>
 800339a:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800339c:	e009      	b.n	80033b2 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800339e:	f7fe f8cb 	bl	8001538 <HAL_GetTick>
 80033a2:	4602      	mov	r2, r0
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	1ad3      	subs	r3, r2, r3
 80033a8:	2b02      	cmp	r3, #2
 80033aa:	d902      	bls.n	80033b2 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 80033ac:	2303      	movs	r3, #3
 80033ae:	73fb      	strb	r3, [r7, #15]
      break;
 80033b0:	e004      	b.n	80033bc <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80033b2:	f7ff fe60 	bl	8003076 <LL_RCC_PLLSAI1_IsReady>
 80033b6:	4603      	mov	r3, r0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d1f0      	bne.n	800339e <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 80033bc:	7bfb      	ldrb	r3, [r7, #15]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d137      	bne.n	8003432 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80033c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033c6:	691b      	ldr	r3, [r3, #16]
 80033c8:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	021b      	lsls	r3, r3, #8
 80033d2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80033d6:	4313      	orrs	r3, r2
 80033d8:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 80033da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033de:	691b      	ldr	r3, [r3, #16]
 80033e0:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80033ec:	4313      	orrs	r3, r2
 80033ee:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80033f0:	f7ff fe23 	bl	800303a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033f4:	f7fe f8a0 	bl	8001538 <HAL_GetTick>
 80033f8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80033fa:	e009      	b.n	8003410 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80033fc:	f7fe f89c 	bl	8001538 <HAL_GetTick>
 8003400:	4602      	mov	r2, r0
 8003402:	68bb      	ldr	r3, [r7, #8]
 8003404:	1ad3      	subs	r3, r2, r3
 8003406:	2b02      	cmp	r3, #2
 8003408:	d902      	bls.n	8003410 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800340a:	2303      	movs	r3, #3
 800340c:	73fb      	strb	r3, [r7, #15]
        break;
 800340e:	e004      	b.n	800341a <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003410:	f7ff fe31 	bl	8003076 <LL_RCC_PLLSAI1_IsReady>
 8003414:	4603      	mov	r3, r0
 8003416:	2b01      	cmp	r3, #1
 8003418:	d1f0      	bne.n	80033fc <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800341a:	7bfb      	ldrb	r3, [r7, #15]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d108      	bne.n	8003432 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003420:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003424:	691a      	ldr	r2, [r3, #16]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	691b      	ldr	r3, [r3, #16]
 800342a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800342e:	4313      	orrs	r3, r2
 8003430:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003432:	7bfb      	ldrb	r3, [r7, #15]
}
 8003434:	4618      	mov	r0, r3
 8003436:	3710      	adds	r7, #16
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}

0800343c <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b084      	sub	sp, #16
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003444:	2300      	movs	r3, #0
 8003446:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003448:	f7ff fe06 	bl	8003058 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800344c:	f7fe f874 	bl	8001538 <HAL_GetTick>
 8003450:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003452:	e009      	b.n	8003468 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003454:	f7fe f870 	bl	8001538 <HAL_GetTick>
 8003458:	4602      	mov	r2, r0
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	1ad3      	subs	r3, r2, r3
 800345e:	2b02      	cmp	r3, #2
 8003460:	d902      	bls.n	8003468 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8003462:	2303      	movs	r3, #3
 8003464:	73fb      	strb	r3, [r7, #15]
      break;
 8003466:	e004      	b.n	8003472 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003468:	f7ff fe05 	bl	8003076 <LL_RCC_PLLSAI1_IsReady>
 800346c:	4603      	mov	r3, r0
 800346e:	2b00      	cmp	r3, #0
 8003470:	d1f0      	bne.n	8003454 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8003472:	7bfb      	ldrb	r3, [r7, #15]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d137      	bne.n	80034e8 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003478:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800347c:	691b      	ldr	r3, [r3, #16]
 800347e:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	021b      	lsls	r3, r3, #8
 8003488:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800348c:	4313      	orrs	r3, r2
 800348e:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8003490:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003494:	691b      	ldr	r3, [r3, #16]
 8003496:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80034a2:	4313      	orrs	r3, r2
 80034a4:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80034a6:	f7ff fdc8 	bl	800303a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034aa:	f7fe f845 	bl	8001538 <HAL_GetTick>
 80034ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80034b0:	e009      	b.n	80034c6 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80034b2:	f7fe f841 	bl	8001538 <HAL_GetTick>
 80034b6:	4602      	mov	r2, r0
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	1ad3      	subs	r3, r2, r3
 80034bc:	2b02      	cmp	r3, #2
 80034be:	d902      	bls.n	80034c6 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 80034c0:	2303      	movs	r3, #3
 80034c2:	73fb      	strb	r3, [r7, #15]
        break;
 80034c4:	e004      	b.n	80034d0 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80034c6:	f7ff fdd6 	bl	8003076 <LL_RCC_PLLSAI1_IsReady>
 80034ca:	4603      	mov	r3, r0
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d1f0      	bne.n	80034b2 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 80034d0:	7bfb      	ldrb	r3, [r7, #15]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d108      	bne.n	80034e8 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80034d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034da:	691a      	ldr	r2, [r3, #16]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	691b      	ldr	r3, [r3, #16]
 80034e0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80034e4:	4313      	orrs	r3, r2
 80034e6:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80034e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	3710      	adds	r7, #16
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}

080034f2 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80034f2:	b580      	push	{r7, lr}
 80034f4:	b084      	sub	sp, #16
 80034f6:	af00      	add	r7, sp, #0
 80034f8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80034fa:	2300      	movs	r3, #0
 80034fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80034fe:	f7ff fdab 	bl	8003058 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003502:	f7fe f819 	bl	8001538 <HAL_GetTick>
 8003506:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003508:	e009      	b.n	800351e <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800350a:	f7fe f815 	bl	8001538 <HAL_GetTick>
 800350e:	4602      	mov	r2, r0
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	1ad3      	subs	r3, r2, r3
 8003514:	2b02      	cmp	r3, #2
 8003516:	d902      	bls.n	800351e <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8003518:	2303      	movs	r3, #3
 800351a:	73fb      	strb	r3, [r7, #15]
      break;
 800351c:	e004      	b.n	8003528 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800351e:	f7ff fdaa 	bl	8003076 <LL_RCC_PLLSAI1_IsReady>
 8003522:	4603      	mov	r3, r0
 8003524:	2b00      	cmp	r3, #0
 8003526:	d1f0      	bne.n	800350a <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8003528:	7bfb      	ldrb	r3, [r7, #15]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d137      	bne.n	800359e <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800352e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003532:	691b      	ldr	r3, [r3, #16]
 8003534:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	021b      	lsls	r3, r3, #8
 800353e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003542:	4313      	orrs	r3, r2
 8003544:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8003546:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800354a:	691b      	ldr	r3, [r3, #16]
 800354c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	68db      	ldr	r3, [r3, #12]
 8003554:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003558:	4313      	orrs	r3, r2
 800355a:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800355c:	f7ff fd6d 	bl	800303a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003560:	f7fd ffea 	bl	8001538 <HAL_GetTick>
 8003564:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003566:	e009      	b.n	800357c <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003568:	f7fd ffe6 	bl	8001538 <HAL_GetTick>
 800356c:	4602      	mov	r2, r0
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	2b02      	cmp	r3, #2
 8003574:	d902      	bls.n	800357c <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8003576:	2303      	movs	r3, #3
 8003578:	73fb      	strb	r3, [r7, #15]
        break;
 800357a:	e004      	b.n	8003586 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800357c:	f7ff fd7b 	bl	8003076 <LL_RCC_PLLSAI1_IsReady>
 8003580:	4603      	mov	r3, r0
 8003582:	2b01      	cmp	r3, #1
 8003584:	d1f0      	bne.n	8003568 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8003586:	7bfb      	ldrb	r3, [r7, #15]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d108      	bne.n	800359e <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800358c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003590:	691a      	ldr	r2, [r3, #16]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	691b      	ldr	r3, [r3, #16]
 8003596:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800359a:	4313      	orrs	r3, r2
 800359c:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800359e:	7bfb      	ldrb	r3, [r7, #15]
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	3710      	adds	r7, #16
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}

080035a8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b084      	sub	sp, #16
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d101      	bne.n	80035ba <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e09f      	b.n	80036fa <HAL_RTC_Init+0x152>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d106      	bne.n	80035d4 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2200      	movs	r2, #0
 80035ca:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f7fd fd2c 	bl	800102c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2202      	movs	r2, #2
 80035d8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Check if the calendar has been not initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80035dc:	4b49      	ldr	r3, [pc, #292]	; (8003704 <HAL_RTC_Init+0x15c>)
 80035de:	68db      	ldr	r3, [r3, #12]
 80035e0:	f003 0310 	and.w	r3, r3, #16
 80035e4:	2b10      	cmp	r3, #16
 80035e6:	d07e      	beq.n	80036e6 <HAL_RTC_Init+0x13e>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	22ca      	movs	r2, #202	; 0xca
 80035ee:	625a      	str	r2, [r3, #36]	; 0x24
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	2253      	movs	r2, #83	; 0x53
 80035f6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	f000 fa1d 	bl	8003a38 <RTC_EnterInitMode>
 80035fe:	4603      	mov	r3, r0
 8003600:	2b00      	cmp	r3, #0
 8003602:	d00a      	beq.n	800361a <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	22ff      	movs	r2, #255	; 0xff
 800360a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2204      	movs	r2, #4
 8003610:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

      status = HAL_ERROR;
 8003614:	2301      	movs	r3, #1
 8003616:	73fb      	strb	r3, [r7, #15]
 8003618:	e067      	b.n	80036ea <HAL_RTC_Init+0x142>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	687a      	ldr	r2, [r7, #4]
 8003622:	6812      	ldr	r2, [r2, #0]
 8003624:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003628:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800362c:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	6899      	ldr	r1, [r3, #8]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	685a      	ldr	r2, [r3, #4]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	691b      	ldr	r3, [r3, #16]
 800363c:	431a      	orrs	r2, r3
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	699b      	ldr	r3, [r3, #24]
 8003642:	431a      	orrs	r2, r3
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	430a      	orrs	r2, r1
 800364a:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	687a      	ldr	r2, [r7, #4]
 8003652:	68d2      	ldr	r2, [r2, #12]
 8003654:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	6919      	ldr	r1, [r3, #16]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	041a      	lsls	r2, r3, #16
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	430a      	orrs	r2, r1
 8003668:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	68da      	ldr	r2, [r3, #12]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003678:	60da      	str	r2, [r3, #12]

#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f022 0203 	bic.w	r2, r2, #3
 8003688:	64da      	str	r2, [r3, #76]	; 0x4c
#else
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_OUT_RMP);
#endif /* RTC_OR_ALARMOUTTYPE */
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	69da      	ldr	r2, [r3, #28]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	695b      	ldr	r3, [r3, #20]
 8003698:	431a      	orrs	r2, r3
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	430a      	orrs	r2, r1
 80036a0:	64da      	str	r2, [r3, #76]	; 0x4c

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	689b      	ldr	r3, [r3, #8]
 80036a8:	f003 0320 	and.w	r3, r3, #32
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d113      	bne.n	80036d8 <HAL_RTC_Init+0x130>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80036b0:	6878      	ldr	r0, [r7, #4]
 80036b2:	f000 f99b 	bl	80039ec <HAL_RTC_WaitForSynchro>
 80036b6:	4603      	mov	r3, r0
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d00d      	beq.n	80036d8 <HAL_RTC_Init+0x130>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	22ff      	movs	r2, #255	; 0xff
 80036c2:	625a      	str	r2, [r3, #36]	; 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2204      	movs	r2, #4
 80036c8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2200      	movs	r2, #0
 80036d0:	f883 2020 	strb.w	r2, [r3, #32]

          return HAL_ERROR;
 80036d4:	2301      	movs	r3, #1
 80036d6:	e010      	b.n	80036fa <HAL_RTC_Init+0x152>
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	22ff      	movs	r2, #255	; 0xff
 80036de:	625a      	str	r2, [r3, #36]	; 0x24

      /* Set RTC state */
      status = HAL_OK;
 80036e0:	2300      	movs	r3, #0
 80036e2:	73fb      	strb	r3, [r7, #15]
 80036e4:	e001      	b.n	80036ea <HAL_RTC_Init+0x142>
  }
  else
  {
    /* Calendar is already initialized */
    /* Set flag to OK */
    status = HAL_OK;
 80036e6:	2300      	movs	r3, #0
 80036e8:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80036ea:	7bfb      	ldrb	r3, [r7, #15]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d103      	bne.n	80036f8 <HAL_RTC_Init+0x150>
  {
    /* Change RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2201      	movs	r2, #1
 80036f4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  return status;
 80036f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	3710      	adds	r7, #16
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}
 8003702:	bf00      	nop
 8003704:	40002800 	.word	0x40002800

08003708 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003708:	b590      	push	{r4, r7, lr}
 800370a:	b087      	sub	sp, #28
 800370c:	af00      	add	r7, sp, #0
 800370e:	60f8      	str	r0, [r7, #12]
 8003710:	60b9      	str	r1, [r7, #8]
 8003712:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	f893 3020 	ldrb.w	r3, [r3, #32]
 800371a:	2b01      	cmp	r3, #1
 800371c:	d101      	bne.n	8003722 <HAL_RTC_SetTime+0x1a>
 800371e:	2302      	movs	r3, #2
 8003720:	e0b2      	b.n	8003888 <HAL_RTC_SetTime+0x180>
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2201      	movs	r2, #1
 8003726:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2202      	movs	r2, #2
 800372e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if (Format == RTC_FORMAT_BIN)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d126      	bne.n	8003786 <HAL_RTC_SetTime+0x7e>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003742:	2b00      	cmp	r3, #0
 8003744:	d102      	bne.n	800374c <HAL_RTC_SetTime+0x44>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	2200      	movs	r2, #0
 800374a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	781b      	ldrb	r3, [r3, #0]
 8003750:	4618      	mov	r0, r3
 8003752:	f000 f99b 	bl	8003a8c <RTC_ByteToBcd2>
 8003756:	4603      	mov	r3, r0
 8003758:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	785b      	ldrb	r3, [r3, #1]
 800375e:	4618      	mov	r0, r3
 8003760:	f000 f994 	bl	8003a8c <RTC_ByteToBcd2>
 8003764:	4603      	mov	r3, r0
 8003766:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003768:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800376a:	68bb      	ldr	r3, [r7, #8]
 800376c:	789b      	ldrb	r3, [r3, #2]
 800376e:	4618      	mov	r0, r3
 8003770:	f000 f98c 	bl	8003a8c <RTC_ByteToBcd2>
 8003774:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8003776:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	78db      	ldrb	r3, [r3, #3]
 800377e:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003780:	4313      	orrs	r3, r2
 8003782:	617b      	str	r3, [r7, #20]
 8003784:	e018      	b.n	80037b8 <HAL_RTC_SetTime+0xb0>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003790:	2b00      	cmp	r3, #0
 8003792:	d102      	bne.n	800379a <HAL_RTC_SetTime+0x92>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	2200      	movs	r2, #0
 8003798:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	781b      	ldrb	r3, [r3, #0]
 800379e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	785b      	ldrb	r3, [r3, #1]
 80037a4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80037a6:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80037a8:	68ba      	ldr	r2, [r7, #8]
 80037aa:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80037ac:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	78db      	ldrb	r3, [r3, #3]
 80037b2:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80037b4:	4313      	orrs	r3, r2
 80037b6:	617b      	str	r3, [r7, #20]
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	22ca      	movs	r2, #202	; 0xca
 80037be:	625a      	str	r2, [r3, #36]	; 0x24
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2253      	movs	r2, #83	; 0x53
 80037c6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80037c8:	68f8      	ldr	r0, [r7, #12]
 80037ca:	f000 f935 	bl	8003a38 <RTC_EnterInitMode>
 80037ce:	4603      	mov	r3, r0
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d00d      	beq.n	80037f0 <HAL_RTC_SetTime+0xe8>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	22ff      	movs	r2, #255	; 0xff
 80037da:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2204      	movs	r2, #4
 80037e0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2200      	movs	r2, #0
 80037e8:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 80037ec:	2301      	movs	r3, #1
 80037ee:	e04b      	b.n	8003888 <HAL_RTC_SetTime+0x180>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80037fa:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80037fe:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	689a      	ldr	r2, [r3, #8]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800380e:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	6899      	ldr	r1, [r3, #8]
 8003816:	68bb      	ldr	r3, [r7, #8]
 8003818:	68da      	ldr	r2, [r3, #12]
 800381a:	68bb      	ldr	r3, [r7, #8]
 800381c:	691b      	ldr	r3, [r3, #16]
 800381e:	431a      	orrs	r2, r3
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	430a      	orrs	r2, r1
 8003826:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	68da      	ldr	r2, [r3, #12]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003836:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	689b      	ldr	r3, [r3, #8]
 800383e:	f003 0320 	and.w	r3, r3, #32
 8003842:	2b00      	cmp	r3, #0
 8003844:	d113      	bne.n	800386e <HAL_RTC_SetTime+0x166>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003846:	68f8      	ldr	r0, [r7, #12]
 8003848:	f000 f8d0 	bl	80039ec <HAL_RTC_WaitForSynchro>
 800384c:	4603      	mov	r3, r0
 800384e:	2b00      	cmp	r3, #0
 8003850:	d00d      	beq.n	800386e <HAL_RTC_SetTime+0x166>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	22ff      	movs	r2, #255	; 0xff
 8003858:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2204      	movs	r2, #4
 800385e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2200      	movs	r2, #0
 8003866:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	e00c      	b.n	8003888 <HAL_RTC_SetTime+0x180>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	22ff      	movs	r2, #255	; 0xff
 8003874:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2201      	movs	r2, #1
 800387a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    __HAL_UNLOCK(hrtc);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	2200      	movs	r2, #0
 8003882:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_OK;
 8003886:	2300      	movs	r3, #0
  }
}
 8003888:	4618      	mov	r0, r3
 800388a:	371c      	adds	r7, #28
 800388c:	46bd      	mov	sp, r7
 800388e:	bd90      	pop	{r4, r7, pc}

08003890 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003890:	b590      	push	{r4, r7, lr}
 8003892:	b087      	sub	sp, #28
 8003894:	af00      	add	r7, sp, #0
 8003896:	60f8      	str	r0, [r7, #12]
 8003898:	60b9      	str	r1, [r7, #8]
 800389a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d101      	bne.n	80038aa <HAL_RTC_SetDate+0x1a>
 80038a6:	2302      	movs	r3, #2
 80038a8:	e09c      	b.n	80039e4 <HAL_RTC_SetDate+0x154>
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	2201      	movs	r2, #1
 80038ae:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2202      	movs	r2, #2
 80038b6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d10e      	bne.n	80038de <HAL_RTC_SetDate+0x4e>
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	785b      	ldrb	r3, [r3, #1]
 80038c4:	f003 0310 	and.w	r3, r3, #16
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d008      	beq.n	80038de <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	785b      	ldrb	r3, [r3, #1]
 80038d0:	f023 0310 	bic.w	r3, r3, #16
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	330a      	adds	r3, #10
 80038d8:	b2da      	uxtb	r2, r3
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d11c      	bne.n	800391e <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	78db      	ldrb	r3, [r3, #3]
 80038e8:	4618      	mov	r0, r3
 80038ea:	f000 f8cf 	bl	8003a8c <RTC_ByteToBcd2>
 80038ee:	4603      	mov	r3, r0
 80038f0:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	785b      	ldrb	r3, [r3, #1]
 80038f6:	4618      	mov	r0, r3
 80038f8:	f000 f8c8 	bl	8003a8c <RTC_ByteToBcd2>
 80038fc:	4603      	mov	r3, r0
 80038fe:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003900:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	789b      	ldrb	r3, [r3, #2]
 8003906:	4618      	mov	r0, r3
 8003908:	f000 f8c0 	bl	8003a8c <RTC_ByteToBcd2>
 800390c:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800390e:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	781b      	ldrb	r3, [r3, #0]
 8003916:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003918:	4313      	orrs	r3, r2
 800391a:	617b      	str	r3, [r7, #20]
 800391c:	e00e      	b.n	800393c <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	78db      	ldrb	r3, [r3, #3]
 8003922:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	785b      	ldrb	r3, [r3, #1]
 8003928:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800392a:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800392c:	68ba      	ldr	r2, [r7, #8]
 800392e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8003930:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	781b      	ldrb	r3, [r3, #0]
 8003936:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003938:	4313      	orrs	r3, r2
 800393a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	22ca      	movs	r2, #202	; 0xca
 8003942:	625a      	str	r2, [r3, #36]	; 0x24
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	2253      	movs	r2, #83	; 0x53
 800394a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800394c:	68f8      	ldr	r0, [r7, #12]
 800394e:	f000 f873 	bl	8003a38 <RTC_EnterInitMode>
 8003952:	4603      	mov	r3, r0
 8003954:	2b00      	cmp	r3, #0
 8003956:	d00d      	beq.n	8003974 <HAL_RTC_SetDate+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	22ff      	movs	r2, #255	; 0xff
 800395e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2204      	movs	r2, #4
 8003964:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2200      	movs	r2, #0
 800396c:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8003970:	2301      	movs	r3, #1
 8003972:	e037      	b.n	80039e4 <HAL_RTC_SetDate+0x154>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800397e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003982:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	68da      	ldr	r2, [r3, #12]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003992:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	f003 0320 	and.w	r3, r3, #32
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d113      	bne.n	80039ca <HAL_RTC_SetDate+0x13a>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80039a2:	68f8      	ldr	r0, [r7, #12]
 80039a4:	f000 f822 	bl	80039ec <HAL_RTC_WaitForSynchro>
 80039a8:	4603      	mov	r3, r0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d00d      	beq.n	80039ca <HAL_RTC_SetDate+0x13a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	22ff      	movs	r2, #255	; 0xff
 80039b4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2204      	movs	r2, #4
 80039ba:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2200      	movs	r2, #0
 80039c2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	e00c      	b.n	80039e4 <HAL_RTC_SetDate+0x154>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	22ff      	movs	r2, #255	; 0xff
 80039d0:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	2201      	movs	r2, #1
 80039d6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2200      	movs	r2, #0
 80039de:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_OK;
 80039e2:	2300      	movs	r3, #0
  }
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	371c      	adds	r7, #28
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd90      	pop	{r4, r7, pc}

080039ec <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b084      	sub	sp, #16
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	68da      	ldr	r2, [r3, #12]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003a02:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8003a04:	f7fd fd98 	bl	8001538 <HAL_GetTick>
 8003a08:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003a0a:	e009      	b.n	8003a20 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003a0c:	f7fd fd94 	bl	8001538 <HAL_GetTick>
 8003a10:	4602      	mov	r2, r0
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	1ad3      	subs	r3, r2, r3
 8003a16:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003a1a:	d901      	bls.n	8003a20 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8003a1c:	2303      	movs	r3, #3
 8003a1e:	e007      	b.n	8003a30 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	68db      	ldr	r3, [r3, #12]
 8003a26:	f003 0320 	and.w	r3, r3, #32
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d0ee      	beq.n	8003a0c <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8003a2e:	2300      	movs	r3, #0
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	3710      	adds	r7, #16
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}

08003a38 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b084      	sub	sp, #16
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	68db      	ldr	r3, [r3, #12]
 8003a46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d119      	bne.n	8003a82 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f04f 32ff 	mov.w	r2, #4294967295
 8003a56:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8003a58:	f7fd fd6e 	bl	8001538 <HAL_GetTick>
 8003a5c:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8003a5e:	e009      	b.n	8003a74 <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8003a60:	f7fd fd6a 	bl	8001538 <HAL_GetTick>
 8003a64:	4602      	mov	r2, r0
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003a6e:	d901      	bls.n	8003a74 <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 8003a70:	2303      	movs	r3, #3
 8003a72:	e007      	b.n	8003a84 <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	68db      	ldr	r3, [r3, #12]
 8003a7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d0ee      	beq.n	8003a60 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8003a82:	2300      	movs	r3, #0
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	3710      	adds	r7, #16
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}

08003a8c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b085      	sub	sp, #20
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	4603      	mov	r3, r0
 8003a94:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8003a96:	2300      	movs	r3, #0
 8003a98:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8003a9a:	79fb      	ldrb	r3, [r7, #7]
 8003a9c:	72fb      	strb	r3, [r7, #11]

  while (Param >= 10U)
 8003a9e:	e005      	b.n	8003aac <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	3301      	adds	r3, #1
 8003aa4:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8003aa6:	7afb      	ldrb	r3, [r7, #11]
 8003aa8:	3b0a      	subs	r3, #10
 8003aaa:	72fb      	strb	r3, [r7, #11]
  while (Param >= 10U)
 8003aac:	7afb      	ldrb	r3, [r7, #11]
 8003aae:	2b09      	cmp	r3, #9
 8003ab0:	d8f6      	bhi.n	8003aa0 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	011b      	lsls	r3, r3, #4
 8003ab8:	b2da      	uxtb	r2, r3
 8003aba:	7afb      	ldrb	r3, [r7, #11]
 8003abc:	4313      	orrs	r3, r2
 8003abe:	b2db      	uxtb	r3, r3
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	3714      	adds	r7, #20
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aca:	4770      	bx	lr

08003acc <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param WakeUpCounter Wake up counter
  * @param WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b086      	sub	sp, #24
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	60f8      	str	r0, [r7, #12]
 8003ad4:	60b9      	str	r1, [r7, #8]
 8003ad6:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ade:	2b01      	cmp	r3, #1
 8003ae0:	d101      	bne.n	8003ae6 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 8003ae2:	2302      	movs	r3, #2
 8003ae4:	e0a8      	b.n	8003c38 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2201      	movs	r2, #1
 8003aea:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2202      	movs	r2, #2
 8003af2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	22ca      	movs	r2, #202	; 0xca
 8003afc:	625a      	str	r2, [r3, #36]	; 0x24
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	2253      	movs	r2, #83	; 0x53
 8003b04:	625a      	str	r2, [r3, #36]	; 0x24

  /*Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	689b      	ldr	r3, [r3, #8]
 8003b0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d020      	beq.n	8003b56 <HAL_RTCEx_SetWakeUpTimer_IT+0x8a>
  {
    tickstart = HAL_GetTick();
 8003b14:	f7fd fd10 	bl	8001538 <HAL_GetTick>
 8003b18:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 8003b1a:	e015      	b.n	8003b48 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003b1c:	f7fd fd0c 	bl	8001538 <HAL_GetTick>
 8003b20:	4602      	mov	r2, r0
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	1ad3      	subs	r3, r2, r3
 8003b26:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b2a:	d90d      	bls.n	8003b48 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	22ff      	movs	r2, #255	; 0xff
 8003b32:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2203      	movs	r2, #3
 8003b38:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8003b44:	2303      	movs	r3, #3
 8003b46:	e077      	b.n	8003c38 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	68db      	ldr	r3, [r3, #12]
 8003b4e:	f003 0304 	and.w	r3, r3, #4
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d1e2      	bne.n	8003b1c <HAL_RTCEx_SetWakeUpTimer_IT+0x50>
      }
    }
  }
  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	689a      	ldr	r2, [r3, #8]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b64:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	68db      	ldr	r3, [r3, #12]
 8003b6c:	b2da      	uxtb	r2, r3
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8003b76:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8003b78:	f7fd fcde 	bl	8001538 <HAL_GetTick>
 8003b7c:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8003b7e:	e015      	b.n	8003bac <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003b80:	f7fd fcda 	bl	8001538 <HAL_GetTick>
 8003b84:	4602      	mov	r2, r0
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	1ad3      	subs	r3, r2, r3
 8003b8a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b8e:	d90d      	bls.n	8003bac <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	22ff      	movs	r2, #255	; 0xff
 8003b96:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2203      	movs	r2, #3
 8003b9c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 8003ba8:	2303      	movs	r3, #3
 8003baa:	e045      	b.n	8003c38 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	68db      	ldr	r3, [r3, #12]
 8003bb2:	f003 0304 	and.w	r3, r3, #4
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d0e2      	beq.n	8003b80 <HAL_RTCEx_SetWakeUpTimer_IT+0xb4>
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	68ba      	ldr	r2, [r7, #8]
 8003bc0:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	689a      	ldr	r2, [r3, #8]
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f022 0207 	bic.w	r2, r2, #7
 8003bd0:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	6899      	ldr	r1, [r3, #8]
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	687a      	ldr	r2, [r7, #4]
 8003bde:	430a      	orrs	r2, r1
 8003be0:	609a      	str	r2, [r3, #8]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8003be2:	4b17      	ldr	r3, [pc, #92]	; (8003c40 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8003be4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003be8:	4a15      	ldr	r2, [pc, #84]	; (8003c40 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8003bea:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003bee:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8003bf2:	4b13      	ldr	r3, [pc, #76]	; (8003c40 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a12      	ldr	r2, [pc, #72]	; (8003c40 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8003bf8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003bfc:	6013      	str	r3, [r2, #0]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	689a      	ldr	r2, [r3, #8]
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003c0c:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	689a      	ldr	r2, [r3, #8]
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003c1c:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	22ff      	movs	r2, #255	; 0xff
 8003c24:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2201      	movs	r2, #1
 8003c2a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2200      	movs	r2, #0
 8003c32:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003c36:	2300      	movs	r3, #0
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	3718      	adds	r7, #24
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}
 8003c40:	58000800 	.word	0x58000800

08003c44 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b082      	sub	sp, #8
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	68db      	ldr	r3, [r3, #12]
 8003c52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d00b      	beq.n	8003c72 <HAL_RTCEx_WakeUpTimerIRQHandler+0x2e>
  {
    /* WAKEUPTIMER callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f000 f818 	bl	8003c90 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	68db      	ldr	r3, [r3, #12]
 8003c66:	b2da      	uxtb	r2, r3
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8003c70:	60da      	str	r2, [r3, #12]
  }

  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8003c72:	4b06      	ldr	r3, [pc, #24]	; (8003c8c <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>)
 8003c74:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8003c78:	60da      	str	r2, [r3, #12]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2201      	movs	r2, #1
 8003c7e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 8003c82:	bf00      	nop
 8003c84:	3708      	adds	r7, #8
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}
 8003c8a:	bf00      	nop
 8003c8c:	58000800 	.word	0x58000800

08003c90 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b083      	sub	sp, #12
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8003c98:	bf00      	nop
 8003c9a:	370c      	adds	r7, #12
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca2:	4770      	bx	lr

08003ca4 <HAL_RTCEx_SetRefClock>:
  * @brief  Enable the RTC reference clock detection.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetRefClock(RTC_HandleTypeDef *hrtc)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b082      	sub	sp, #8
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003cb2:	2b01      	cmp	r3, #1
 8003cb4:	d101      	bne.n	8003cba <HAL_RTCEx_SetRefClock+0x16>
 8003cb6:	2302      	movs	r3, #2
 8003cb8:	e040      	b.n	8003d3c <HAL_RTCEx_SetRefClock+0x98>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2202      	movs	r2, #2
 8003cc6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	22ca      	movs	r2, #202	; 0xca
 8003cd0:	625a      	str	r2, [r3, #36]	; 0x24
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	2253      	movs	r2, #83	; 0x53
 8003cd8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003cda:	6878      	ldr	r0, [r7, #4]
 8003cdc:	f7ff feac 	bl	8003a38 <RTC_EnterInitMode>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d00d      	beq.n	8003d02 <HAL_RTCEx_SetRefClock+0x5e>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	22ff      	movs	r2, #255	; 0xff
 8003cec:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2204      	movs	r2, #4
 8003cf2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e01c      	b.n	8003d3c <HAL_RTCEx_SetRefClock+0x98>
  }
  else
  {
    __HAL_RTC_CLOCKREF_DETECTION_ENABLE(hrtc);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	689a      	ldr	r2, [r3, #8]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f042 0210 	orr.w	r2, r2, #16
 8003d10:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	68da      	ldr	r2, [r3, #12]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d20:	60da      	str	r2, [r3, #12]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	22ff      	movs	r2, #255	; 0xff
 8003d28:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2200      	movs	r2, #0
 8003d36:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003d3a:	2300      	movs	r3, #0
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	3708      	adds	r7, #8
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}

08003d44 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b084      	sub	sp, #16
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d101      	bne.n	8003d56 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e095      	b.n	8003e82 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d108      	bne.n	8003d70 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d66:	d009      	beq.n	8003d7c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	61da      	str	r2, [r3, #28]
 8003d6e:	e005      	b.n	8003d7c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2200      	movs	r2, #0
 8003d74:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d106      	bne.n	8003d9c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2200      	movs	r2, #0
 8003d92:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003d96:	6878      	ldr	r0, [r7, #4]
 8003d98:	f7fd f99a 	bl	80010d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2202      	movs	r2, #2
 8003da0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003db2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	68db      	ldr	r3, [r3, #12]
 8003db8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003dbc:	d902      	bls.n	8003dc4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	60fb      	str	r3, [r7, #12]
 8003dc2:	e002      	b.n	8003dca <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003dc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003dc8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	68db      	ldr	r3, [r3, #12]
 8003dce:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003dd2:	d007      	beq.n	8003de4 <HAL_SPI_Init+0xa0>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	68db      	ldr	r3, [r3, #12]
 8003dd8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003ddc:	d002      	beq.n	8003de4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2200      	movs	r2, #0
 8003de2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003df4:	431a      	orrs	r2, r3
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	691b      	ldr	r3, [r3, #16]
 8003dfa:	f003 0302 	and.w	r3, r3, #2
 8003dfe:	431a      	orrs	r2, r3
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	695b      	ldr	r3, [r3, #20]
 8003e04:	f003 0301 	and.w	r3, r3, #1
 8003e08:	431a      	orrs	r2, r3
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	699b      	ldr	r3, [r3, #24]
 8003e0e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e12:	431a      	orrs	r2, r3
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	69db      	ldr	r3, [r3, #28]
 8003e18:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003e1c:	431a      	orrs	r2, r3
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6a1b      	ldr	r3, [r3, #32]
 8003e22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e26:	ea42 0103 	orr.w	r1, r2, r3
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e2e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	430a      	orrs	r2, r1
 8003e38:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	699b      	ldr	r3, [r3, #24]
 8003e3e:	0c1b      	lsrs	r3, r3, #16
 8003e40:	f003 0204 	and.w	r2, r3, #4
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e48:	f003 0310 	and.w	r3, r3, #16
 8003e4c:	431a      	orrs	r2, r3
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e52:	f003 0308 	and.w	r3, r3, #8
 8003e56:	431a      	orrs	r2, r3
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003e60:	ea42 0103 	orr.w	r1, r2, r3
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	430a      	orrs	r2, r1
 8003e70:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2200      	movs	r2, #0
 8003e76:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003e80:	2300      	movs	r3, #0
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3710      	adds	r7, #16
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}

08003e8a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e8a:	b580      	push	{r7, lr}
 8003e8c:	b082      	sub	sp, #8
 8003e8e:	af00      	add	r7, sp, #0
 8003e90:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d101      	bne.n	8003e9c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	e049      	b.n	8003f30 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ea2:	b2db      	uxtb	r3, r3
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d106      	bne.n	8003eb6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f7fd f93d 	bl	8001130 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2202      	movs	r2, #2
 8003eba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	3304      	adds	r3, #4
 8003ec6:	4619      	mov	r1, r3
 8003ec8:	4610      	mov	r0, r2
 8003eca:	f000 f8ff 	bl	80040cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2201      	movs	r2, #1
 8003eda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2201      	movs	r2, #1
 8003eea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2201      	movs	r2, #1
 8003efa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2201      	movs	r2, #1
 8003f02:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2201      	movs	r2, #1
 8003f0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2201      	movs	r2, #1
 8003f12:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2201      	movs	r2, #1
 8003f1a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2201      	movs	r2, #1
 8003f22:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2201      	movs	r2, #1
 8003f2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f2e:	2300      	movs	r3, #0
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	3708      	adds	r7, #8
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}

08003f38 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b084      	sub	sp, #16
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
 8003f40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f42:	2300      	movs	r3, #0
 8003f44:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f4c:	2b01      	cmp	r3, #1
 8003f4e:	d101      	bne.n	8003f54 <HAL_TIM_ConfigClockSource+0x1c>
 8003f50:	2302      	movs	r3, #2
 8003f52:	e0b6      	b.n	80040c2 <HAL_TIM_ConfigClockSource+0x18a>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2201      	movs	r2, #1
 8003f58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2202      	movs	r2, #2
 8003f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8003f72:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003f76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f78:	68bb      	ldr	r3, [r7, #8]
 8003f7a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003f7e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	68ba      	ldr	r2, [r7, #8]
 8003f86:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f90:	d03e      	beq.n	8004010 <HAL_TIM_ConfigClockSource+0xd8>
 8003f92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f96:	f200 8087 	bhi.w	80040a8 <HAL_TIM_ConfigClockSource+0x170>
 8003f9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f9e:	f000 8086 	beq.w	80040ae <HAL_TIM_ConfigClockSource+0x176>
 8003fa2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fa6:	d87f      	bhi.n	80040a8 <HAL_TIM_ConfigClockSource+0x170>
 8003fa8:	2b70      	cmp	r3, #112	; 0x70
 8003faa:	d01a      	beq.n	8003fe2 <HAL_TIM_ConfigClockSource+0xaa>
 8003fac:	2b70      	cmp	r3, #112	; 0x70
 8003fae:	d87b      	bhi.n	80040a8 <HAL_TIM_ConfigClockSource+0x170>
 8003fb0:	2b60      	cmp	r3, #96	; 0x60
 8003fb2:	d050      	beq.n	8004056 <HAL_TIM_ConfigClockSource+0x11e>
 8003fb4:	2b60      	cmp	r3, #96	; 0x60
 8003fb6:	d877      	bhi.n	80040a8 <HAL_TIM_ConfigClockSource+0x170>
 8003fb8:	2b50      	cmp	r3, #80	; 0x50
 8003fba:	d03c      	beq.n	8004036 <HAL_TIM_ConfigClockSource+0xfe>
 8003fbc:	2b50      	cmp	r3, #80	; 0x50
 8003fbe:	d873      	bhi.n	80040a8 <HAL_TIM_ConfigClockSource+0x170>
 8003fc0:	2b40      	cmp	r3, #64	; 0x40
 8003fc2:	d058      	beq.n	8004076 <HAL_TIM_ConfigClockSource+0x13e>
 8003fc4:	2b40      	cmp	r3, #64	; 0x40
 8003fc6:	d86f      	bhi.n	80040a8 <HAL_TIM_ConfigClockSource+0x170>
 8003fc8:	2b30      	cmp	r3, #48	; 0x30
 8003fca:	d064      	beq.n	8004096 <HAL_TIM_ConfigClockSource+0x15e>
 8003fcc:	2b30      	cmp	r3, #48	; 0x30
 8003fce:	d86b      	bhi.n	80040a8 <HAL_TIM_ConfigClockSource+0x170>
 8003fd0:	2b20      	cmp	r3, #32
 8003fd2:	d060      	beq.n	8004096 <HAL_TIM_ConfigClockSource+0x15e>
 8003fd4:	2b20      	cmp	r3, #32
 8003fd6:	d867      	bhi.n	80040a8 <HAL_TIM_ConfigClockSource+0x170>
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d05c      	beq.n	8004096 <HAL_TIM_ConfigClockSource+0x15e>
 8003fdc:	2b10      	cmp	r3, #16
 8003fde:	d05a      	beq.n	8004096 <HAL_TIM_ConfigClockSource+0x15e>
 8003fe0:	e062      	b.n	80040a8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6818      	ldr	r0, [r3, #0]
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	6899      	ldr	r1, [r3, #8]
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	685a      	ldr	r2, [r3, #4]
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	68db      	ldr	r3, [r3, #12]
 8003ff2:	f000 f94b 	bl	800428c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004004:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	68ba      	ldr	r2, [r7, #8]
 800400c:	609a      	str	r2, [r3, #8]
      break;
 800400e:	e04f      	b.n	80040b0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6818      	ldr	r0, [r3, #0]
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	6899      	ldr	r1, [r3, #8]
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	685a      	ldr	r2, [r3, #4]
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	68db      	ldr	r3, [r3, #12]
 8004020:	f000 f934 	bl	800428c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	689a      	ldr	r2, [r3, #8]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004032:	609a      	str	r2, [r3, #8]
      break;
 8004034:	e03c      	b.n	80040b0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6818      	ldr	r0, [r3, #0]
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	6859      	ldr	r1, [r3, #4]
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	68db      	ldr	r3, [r3, #12]
 8004042:	461a      	mov	r2, r3
 8004044:	f000 f8a6 	bl	8004194 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	2150      	movs	r1, #80	; 0x50
 800404e:	4618      	mov	r0, r3
 8004050:	f000 f8ff 	bl	8004252 <TIM_ITRx_SetConfig>
      break;
 8004054:	e02c      	b.n	80040b0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6818      	ldr	r0, [r3, #0]
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	6859      	ldr	r1, [r3, #4]
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	68db      	ldr	r3, [r3, #12]
 8004062:	461a      	mov	r2, r3
 8004064:	f000 f8c5 	bl	80041f2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	2160      	movs	r1, #96	; 0x60
 800406e:	4618      	mov	r0, r3
 8004070:	f000 f8ef 	bl	8004252 <TIM_ITRx_SetConfig>
      break;
 8004074:	e01c      	b.n	80040b0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6818      	ldr	r0, [r3, #0]
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	6859      	ldr	r1, [r3, #4]
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	68db      	ldr	r3, [r3, #12]
 8004082:	461a      	mov	r2, r3
 8004084:	f000 f886 	bl	8004194 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	2140      	movs	r1, #64	; 0x40
 800408e:	4618      	mov	r0, r3
 8004090:	f000 f8df 	bl	8004252 <TIM_ITRx_SetConfig>
      break;
 8004094:	e00c      	b.n	80040b0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4619      	mov	r1, r3
 80040a0:	4610      	mov	r0, r2
 80040a2:	f000 f8d6 	bl	8004252 <TIM_ITRx_SetConfig>
      break;
 80040a6:	e003      	b.n	80040b0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	73fb      	strb	r3, [r7, #15]
      break;
 80040ac:	e000      	b.n	80040b0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80040ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2200      	movs	r2, #0
 80040bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80040c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3710      	adds	r7, #16
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
	...

080040cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b085      	sub	sp, #20
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
 80040d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	4a2a      	ldr	r2, [pc, #168]	; (8004188 <TIM_Base_SetConfig+0xbc>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d003      	beq.n	80040ec <TIM_Base_SetConfig+0x20>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040ea:	d108      	bne.n	80040fe <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	68fa      	ldr	r2, [r7, #12]
 80040fa:	4313      	orrs	r3, r2
 80040fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	4a21      	ldr	r2, [pc, #132]	; (8004188 <TIM_Base_SetConfig+0xbc>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d00b      	beq.n	800411e <TIM_Base_SetConfig+0x52>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800410c:	d007      	beq.n	800411e <TIM_Base_SetConfig+0x52>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	4a1e      	ldr	r2, [pc, #120]	; (800418c <TIM_Base_SetConfig+0xc0>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d003      	beq.n	800411e <TIM_Base_SetConfig+0x52>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	4a1d      	ldr	r2, [pc, #116]	; (8004190 <TIM_Base_SetConfig+0xc4>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d108      	bne.n	8004130 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004124:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	68db      	ldr	r3, [r3, #12]
 800412a:	68fa      	ldr	r2, [r7, #12]
 800412c:	4313      	orrs	r3, r2
 800412e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	695b      	ldr	r3, [r3, #20]
 800413a:	4313      	orrs	r3, r2
 800413c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	68fa      	ldr	r2, [r7, #12]
 8004142:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	689a      	ldr	r2, [r3, #8]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	4a0c      	ldr	r2, [pc, #48]	; (8004188 <TIM_Base_SetConfig+0xbc>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d007      	beq.n	800416c <TIM_Base_SetConfig+0xa0>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	4a0b      	ldr	r2, [pc, #44]	; (800418c <TIM_Base_SetConfig+0xc0>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d003      	beq.n	800416c <TIM_Base_SetConfig+0xa0>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	4a0a      	ldr	r2, [pc, #40]	; (8004190 <TIM_Base_SetConfig+0xc4>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d103      	bne.n	8004174 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	691a      	ldr	r2, [r3, #16]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2201      	movs	r2, #1
 8004178:	615a      	str	r2, [r3, #20]
}
 800417a:	bf00      	nop
 800417c:	3714      	adds	r7, #20
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr
 8004186:	bf00      	nop
 8004188:	40012c00 	.word	0x40012c00
 800418c:	40014400 	.word	0x40014400
 8004190:	40014800 	.word	0x40014800

08004194 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004194:	b480      	push	{r7}
 8004196:	b087      	sub	sp, #28
 8004198:	af00      	add	r7, sp, #0
 800419a:	60f8      	str	r0, [r7, #12]
 800419c:	60b9      	str	r1, [r7, #8]
 800419e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	6a1b      	ldr	r3, [r3, #32]
 80041a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	6a1b      	ldr	r3, [r3, #32]
 80041aa:	f023 0201 	bic.w	r2, r3, #1
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	699b      	ldr	r3, [r3, #24]
 80041b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80041be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	011b      	lsls	r3, r3, #4
 80041c4:	693a      	ldr	r2, [r7, #16]
 80041c6:	4313      	orrs	r3, r2
 80041c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	f023 030a 	bic.w	r3, r3, #10
 80041d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80041d2:	697a      	ldr	r2, [r7, #20]
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	4313      	orrs	r3, r2
 80041d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	693a      	ldr	r2, [r7, #16]
 80041de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	697a      	ldr	r2, [r7, #20]
 80041e4:	621a      	str	r2, [r3, #32]
}
 80041e6:	bf00      	nop
 80041e8:	371c      	adds	r7, #28
 80041ea:	46bd      	mov	sp, r7
 80041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f0:	4770      	bx	lr

080041f2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80041f2:	b480      	push	{r7}
 80041f4:	b087      	sub	sp, #28
 80041f6:	af00      	add	r7, sp, #0
 80041f8:	60f8      	str	r0, [r7, #12]
 80041fa:	60b9      	str	r1, [r7, #8]
 80041fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	6a1b      	ldr	r3, [r3, #32]
 8004202:	f023 0210 	bic.w	r2, r3, #16
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	699b      	ldr	r3, [r3, #24]
 800420e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	6a1b      	ldr	r3, [r3, #32]
 8004214:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800421c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	031b      	lsls	r3, r3, #12
 8004222:	697a      	ldr	r2, [r7, #20]
 8004224:	4313      	orrs	r3, r2
 8004226:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800422e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	011b      	lsls	r3, r3, #4
 8004234:	693a      	ldr	r2, [r7, #16]
 8004236:	4313      	orrs	r3, r2
 8004238:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	697a      	ldr	r2, [r7, #20]
 800423e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	693a      	ldr	r2, [r7, #16]
 8004244:	621a      	str	r2, [r3, #32]
}
 8004246:	bf00      	nop
 8004248:	371c      	adds	r7, #28
 800424a:	46bd      	mov	sp, r7
 800424c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004250:	4770      	bx	lr

08004252 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004252:	b480      	push	{r7}
 8004254:	b085      	sub	sp, #20
 8004256:	af00      	add	r7, sp, #0
 8004258:	6078      	str	r0, [r7, #4]
 800425a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004268:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800426c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800426e:	683a      	ldr	r2, [r7, #0]
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	4313      	orrs	r3, r2
 8004274:	f043 0307 	orr.w	r3, r3, #7
 8004278:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	68fa      	ldr	r2, [r7, #12]
 800427e:	609a      	str	r2, [r3, #8]
}
 8004280:	bf00      	nop
 8004282:	3714      	adds	r7, #20
 8004284:	46bd      	mov	sp, r7
 8004286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428a:	4770      	bx	lr

0800428c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800428c:	b480      	push	{r7}
 800428e:	b087      	sub	sp, #28
 8004290:	af00      	add	r7, sp, #0
 8004292:	60f8      	str	r0, [r7, #12]
 8004294:	60b9      	str	r1, [r7, #8]
 8004296:	607a      	str	r2, [r7, #4]
 8004298:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80042a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	021a      	lsls	r2, r3, #8
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	431a      	orrs	r2, r3
 80042b0:	68bb      	ldr	r3, [r7, #8]
 80042b2:	4313      	orrs	r3, r2
 80042b4:	697a      	ldr	r2, [r7, #20]
 80042b6:	4313      	orrs	r3, r2
 80042b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	697a      	ldr	r2, [r7, #20]
 80042be:	609a      	str	r2, [r3, #8]
}
 80042c0:	bf00      	nop
 80042c2:	371c      	adds	r7, #28
 80042c4:	46bd      	mov	sp, r7
 80042c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ca:	4770      	bx	lr

080042cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b085      	sub	sp, #20
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
 80042d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d101      	bne.n	80042e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80042e0:	2302      	movs	r3, #2
 80042e2:	e04a      	b.n	800437a <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2201      	movs	r2, #1
 80042e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2202      	movs	r2, #2
 80042f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	689b      	ldr	r3, [r3, #8]
 8004302:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a1f      	ldr	r2, [pc, #124]	; (8004388 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d108      	bne.n	8004320 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004314:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	68fa      	ldr	r2, [r7, #12]
 800431c:	4313      	orrs	r3, r2
 800431e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004326:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	68fa      	ldr	r2, [r7, #12]
 800432e:	4313      	orrs	r3, r2
 8004330:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	68fa      	ldr	r2, [r7, #12]
 8004338:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a12      	ldr	r2, [pc, #72]	; (8004388 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d004      	beq.n	800434e <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800434c:	d10c      	bne.n	8004368 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004354:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	689b      	ldr	r3, [r3, #8]
 800435a:	68ba      	ldr	r2, [r7, #8]
 800435c:	4313      	orrs	r3, r2
 800435e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	68ba      	ldr	r2, [r7, #8]
 8004366:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2201      	movs	r2, #1
 800436c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2200      	movs	r2, #0
 8004374:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004378:	2300      	movs	r3, #0
}
 800437a:	4618      	mov	r0, r3
 800437c:	3714      	adds	r7, #20
 800437e:	46bd      	mov	sp, r7
 8004380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004384:	4770      	bx	lr
 8004386:	bf00      	nop
 8004388:	40012c00 	.word	0x40012c00

0800438c <__errno>:
 800438c:	4b01      	ldr	r3, [pc, #4]	; (8004394 <__errno+0x8>)
 800438e:	6818      	ldr	r0, [r3, #0]
 8004390:	4770      	bx	lr
 8004392:	bf00      	nop
 8004394:	20000014 	.word	0x20000014

08004398 <__sflush_r>:
 8004398:	898a      	ldrh	r2, [r1, #12]
 800439a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800439e:	4605      	mov	r5, r0
 80043a0:	0710      	lsls	r0, r2, #28
 80043a2:	460c      	mov	r4, r1
 80043a4:	d458      	bmi.n	8004458 <__sflush_r+0xc0>
 80043a6:	684b      	ldr	r3, [r1, #4]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	dc05      	bgt.n	80043b8 <__sflush_r+0x20>
 80043ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	dc02      	bgt.n	80043b8 <__sflush_r+0x20>
 80043b2:	2000      	movs	r0, #0
 80043b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80043ba:	2e00      	cmp	r6, #0
 80043bc:	d0f9      	beq.n	80043b2 <__sflush_r+0x1a>
 80043be:	2300      	movs	r3, #0
 80043c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80043c4:	682f      	ldr	r7, [r5, #0]
 80043c6:	602b      	str	r3, [r5, #0]
 80043c8:	d032      	beq.n	8004430 <__sflush_r+0x98>
 80043ca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80043cc:	89a3      	ldrh	r3, [r4, #12]
 80043ce:	075a      	lsls	r2, r3, #29
 80043d0:	d505      	bpl.n	80043de <__sflush_r+0x46>
 80043d2:	6863      	ldr	r3, [r4, #4]
 80043d4:	1ac0      	subs	r0, r0, r3
 80043d6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80043d8:	b10b      	cbz	r3, 80043de <__sflush_r+0x46>
 80043da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80043dc:	1ac0      	subs	r0, r0, r3
 80043de:	2300      	movs	r3, #0
 80043e0:	4602      	mov	r2, r0
 80043e2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80043e4:	6a21      	ldr	r1, [r4, #32]
 80043e6:	4628      	mov	r0, r5
 80043e8:	47b0      	blx	r6
 80043ea:	1c43      	adds	r3, r0, #1
 80043ec:	89a3      	ldrh	r3, [r4, #12]
 80043ee:	d106      	bne.n	80043fe <__sflush_r+0x66>
 80043f0:	6829      	ldr	r1, [r5, #0]
 80043f2:	291d      	cmp	r1, #29
 80043f4:	d82c      	bhi.n	8004450 <__sflush_r+0xb8>
 80043f6:	4a2a      	ldr	r2, [pc, #168]	; (80044a0 <__sflush_r+0x108>)
 80043f8:	40ca      	lsrs	r2, r1
 80043fa:	07d6      	lsls	r6, r2, #31
 80043fc:	d528      	bpl.n	8004450 <__sflush_r+0xb8>
 80043fe:	2200      	movs	r2, #0
 8004400:	6062      	str	r2, [r4, #4]
 8004402:	04d9      	lsls	r1, r3, #19
 8004404:	6922      	ldr	r2, [r4, #16]
 8004406:	6022      	str	r2, [r4, #0]
 8004408:	d504      	bpl.n	8004414 <__sflush_r+0x7c>
 800440a:	1c42      	adds	r2, r0, #1
 800440c:	d101      	bne.n	8004412 <__sflush_r+0x7a>
 800440e:	682b      	ldr	r3, [r5, #0]
 8004410:	b903      	cbnz	r3, 8004414 <__sflush_r+0x7c>
 8004412:	6560      	str	r0, [r4, #84]	; 0x54
 8004414:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004416:	602f      	str	r7, [r5, #0]
 8004418:	2900      	cmp	r1, #0
 800441a:	d0ca      	beq.n	80043b2 <__sflush_r+0x1a>
 800441c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004420:	4299      	cmp	r1, r3
 8004422:	d002      	beq.n	800442a <__sflush_r+0x92>
 8004424:	4628      	mov	r0, r5
 8004426:	f000 fa2b 	bl	8004880 <_free_r>
 800442a:	2000      	movs	r0, #0
 800442c:	6360      	str	r0, [r4, #52]	; 0x34
 800442e:	e7c1      	b.n	80043b4 <__sflush_r+0x1c>
 8004430:	6a21      	ldr	r1, [r4, #32]
 8004432:	2301      	movs	r3, #1
 8004434:	4628      	mov	r0, r5
 8004436:	47b0      	blx	r6
 8004438:	1c41      	adds	r1, r0, #1
 800443a:	d1c7      	bne.n	80043cc <__sflush_r+0x34>
 800443c:	682b      	ldr	r3, [r5, #0]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d0c4      	beq.n	80043cc <__sflush_r+0x34>
 8004442:	2b1d      	cmp	r3, #29
 8004444:	d001      	beq.n	800444a <__sflush_r+0xb2>
 8004446:	2b16      	cmp	r3, #22
 8004448:	d101      	bne.n	800444e <__sflush_r+0xb6>
 800444a:	602f      	str	r7, [r5, #0]
 800444c:	e7b1      	b.n	80043b2 <__sflush_r+0x1a>
 800444e:	89a3      	ldrh	r3, [r4, #12]
 8004450:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004454:	81a3      	strh	r3, [r4, #12]
 8004456:	e7ad      	b.n	80043b4 <__sflush_r+0x1c>
 8004458:	690f      	ldr	r7, [r1, #16]
 800445a:	2f00      	cmp	r7, #0
 800445c:	d0a9      	beq.n	80043b2 <__sflush_r+0x1a>
 800445e:	0793      	lsls	r3, r2, #30
 8004460:	680e      	ldr	r6, [r1, #0]
 8004462:	bf08      	it	eq
 8004464:	694b      	ldreq	r3, [r1, #20]
 8004466:	600f      	str	r7, [r1, #0]
 8004468:	bf18      	it	ne
 800446a:	2300      	movne	r3, #0
 800446c:	eba6 0807 	sub.w	r8, r6, r7
 8004470:	608b      	str	r3, [r1, #8]
 8004472:	f1b8 0f00 	cmp.w	r8, #0
 8004476:	dd9c      	ble.n	80043b2 <__sflush_r+0x1a>
 8004478:	6a21      	ldr	r1, [r4, #32]
 800447a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800447c:	4643      	mov	r3, r8
 800447e:	463a      	mov	r2, r7
 8004480:	4628      	mov	r0, r5
 8004482:	47b0      	blx	r6
 8004484:	2800      	cmp	r0, #0
 8004486:	dc06      	bgt.n	8004496 <__sflush_r+0xfe>
 8004488:	89a3      	ldrh	r3, [r4, #12]
 800448a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800448e:	81a3      	strh	r3, [r4, #12]
 8004490:	f04f 30ff 	mov.w	r0, #4294967295
 8004494:	e78e      	b.n	80043b4 <__sflush_r+0x1c>
 8004496:	4407      	add	r7, r0
 8004498:	eba8 0800 	sub.w	r8, r8, r0
 800449c:	e7e9      	b.n	8004472 <__sflush_r+0xda>
 800449e:	bf00      	nop
 80044a0:	20400001 	.word	0x20400001

080044a4 <_fflush_r>:
 80044a4:	b538      	push	{r3, r4, r5, lr}
 80044a6:	690b      	ldr	r3, [r1, #16]
 80044a8:	4605      	mov	r5, r0
 80044aa:	460c      	mov	r4, r1
 80044ac:	b913      	cbnz	r3, 80044b4 <_fflush_r+0x10>
 80044ae:	2500      	movs	r5, #0
 80044b0:	4628      	mov	r0, r5
 80044b2:	bd38      	pop	{r3, r4, r5, pc}
 80044b4:	b118      	cbz	r0, 80044be <_fflush_r+0x1a>
 80044b6:	6983      	ldr	r3, [r0, #24]
 80044b8:	b90b      	cbnz	r3, 80044be <_fflush_r+0x1a>
 80044ba:	f000 f887 	bl	80045cc <__sinit>
 80044be:	4b14      	ldr	r3, [pc, #80]	; (8004510 <_fflush_r+0x6c>)
 80044c0:	429c      	cmp	r4, r3
 80044c2:	d11b      	bne.n	80044fc <_fflush_r+0x58>
 80044c4:	686c      	ldr	r4, [r5, #4]
 80044c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d0ef      	beq.n	80044ae <_fflush_r+0xa>
 80044ce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80044d0:	07d0      	lsls	r0, r2, #31
 80044d2:	d404      	bmi.n	80044de <_fflush_r+0x3a>
 80044d4:	0599      	lsls	r1, r3, #22
 80044d6:	d402      	bmi.n	80044de <_fflush_r+0x3a>
 80044d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80044da:	f000 f94c 	bl	8004776 <__retarget_lock_acquire_recursive>
 80044de:	4628      	mov	r0, r5
 80044e0:	4621      	mov	r1, r4
 80044e2:	f7ff ff59 	bl	8004398 <__sflush_r>
 80044e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80044e8:	07da      	lsls	r2, r3, #31
 80044ea:	4605      	mov	r5, r0
 80044ec:	d4e0      	bmi.n	80044b0 <_fflush_r+0xc>
 80044ee:	89a3      	ldrh	r3, [r4, #12]
 80044f0:	059b      	lsls	r3, r3, #22
 80044f2:	d4dd      	bmi.n	80044b0 <_fflush_r+0xc>
 80044f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80044f6:	f000 f93f 	bl	8004778 <__retarget_lock_release_recursive>
 80044fa:	e7d9      	b.n	80044b0 <_fflush_r+0xc>
 80044fc:	4b05      	ldr	r3, [pc, #20]	; (8004514 <_fflush_r+0x70>)
 80044fe:	429c      	cmp	r4, r3
 8004500:	d101      	bne.n	8004506 <_fflush_r+0x62>
 8004502:	68ac      	ldr	r4, [r5, #8]
 8004504:	e7df      	b.n	80044c6 <_fflush_r+0x22>
 8004506:	4b04      	ldr	r3, [pc, #16]	; (8004518 <_fflush_r+0x74>)
 8004508:	429c      	cmp	r4, r3
 800450a:	bf08      	it	eq
 800450c:	68ec      	ldreq	r4, [r5, #12]
 800450e:	e7da      	b.n	80044c6 <_fflush_r+0x22>
 8004510:	08006efc 	.word	0x08006efc
 8004514:	08006f1c 	.word	0x08006f1c
 8004518:	08006edc 	.word	0x08006edc

0800451c <std>:
 800451c:	2300      	movs	r3, #0
 800451e:	b510      	push	{r4, lr}
 8004520:	4604      	mov	r4, r0
 8004522:	e9c0 3300 	strd	r3, r3, [r0]
 8004526:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800452a:	6083      	str	r3, [r0, #8]
 800452c:	8181      	strh	r1, [r0, #12]
 800452e:	6643      	str	r3, [r0, #100]	; 0x64
 8004530:	81c2      	strh	r2, [r0, #14]
 8004532:	6183      	str	r3, [r0, #24]
 8004534:	4619      	mov	r1, r3
 8004536:	2208      	movs	r2, #8
 8004538:	305c      	adds	r0, #92	; 0x5c
 800453a:	f000 f999 	bl	8004870 <memset>
 800453e:	4b05      	ldr	r3, [pc, #20]	; (8004554 <std+0x38>)
 8004540:	6263      	str	r3, [r4, #36]	; 0x24
 8004542:	4b05      	ldr	r3, [pc, #20]	; (8004558 <std+0x3c>)
 8004544:	62a3      	str	r3, [r4, #40]	; 0x28
 8004546:	4b05      	ldr	r3, [pc, #20]	; (800455c <std+0x40>)
 8004548:	62e3      	str	r3, [r4, #44]	; 0x2c
 800454a:	4b05      	ldr	r3, [pc, #20]	; (8004560 <std+0x44>)
 800454c:	6224      	str	r4, [r4, #32]
 800454e:	6323      	str	r3, [r4, #48]	; 0x30
 8004550:	bd10      	pop	{r4, pc}
 8004552:	bf00      	nop
 8004554:	080055e9 	.word	0x080055e9
 8004558:	0800560b 	.word	0x0800560b
 800455c:	08005643 	.word	0x08005643
 8004560:	08005667 	.word	0x08005667

08004564 <_cleanup_r>:
 8004564:	4901      	ldr	r1, [pc, #4]	; (800456c <_cleanup_r+0x8>)
 8004566:	f000 b8c1 	b.w	80046ec <_fwalk_reent>
 800456a:	bf00      	nop
 800456c:	080044a5 	.word	0x080044a5

08004570 <__sfmoreglue>:
 8004570:	b570      	push	{r4, r5, r6, lr}
 8004572:	2268      	movs	r2, #104	; 0x68
 8004574:	1e4d      	subs	r5, r1, #1
 8004576:	4355      	muls	r5, r2
 8004578:	460e      	mov	r6, r1
 800457a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800457e:	f000 f9eb 	bl	8004958 <_malloc_r>
 8004582:	4604      	mov	r4, r0
 8004584:	b140      	cbz	r0, 8004598 <__sfmoreglue+0x28>
 8004586:	2100      	movs	r1, #0
 8004588:	e9c0 1600 	strd	r1, r6, [r0]
 800458c:	300c      	adds	r0, #12
 800458e:	60a0      	str	r0, [r4, #8]
 8004590:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004594:	f000 f96c 	bl	8004870 <memset>
 8004598:	4620      	mov	r0, r4
 800459a:	bd70      	pop	{r4, r5, r6, pc}

0800459c <__sfp_lock_acquire>:
 800459c:	4801      	ldr	r0, [pc, #4]	; (80045a4 <__sfp_lock_acquire+0x8>)
 800459e:	f000 b8ea 	b.w	8004776 <__retarget_lock_acquire_recursive>
 80045a2:	bf00      	nop
 80045a4:	200002dd 	.word	0x200002dd

080045a8 <__sfp_lock_release>:
 80045a8:	4801      	ldr	r0, [pc, #4]	; (80045b0 <__sfp_lock_release+0x8>)
 80045aa:	f000 b8e5 	b.w	8004778 <__retarget_lock_release_recursive>
 80045ae:	bf00      	nop
 80045b0:	200002dd 	.word	0x200002dd

080045b4 <__sinit_lock_acquire>:
 80045b4:	4801      	ldr	r0, [pc, #4]	; (80045bc <__sinit_lock_acquire+0x8>)
 80045b6:	f000 b8de 	b.w	8004776 <__retarget_lock_acquire_recursive>
 80045ba:	bf00      	nop
 80045bc:	200002de 	.word	0x200002de

080045c0 <__sinit_lock_release>:
 80045c0:	4801      	ldr	r0, [pc, #4]	; (80045c8 <__sinit_lock_release+0x8>)
 80045c2:	f000 b8d9 	b.w	8004778 <__retarget_lock_release_recursive>
 80045c6:	bf00      	nop
 80045c8:	200002de 	.word	0x200002de

080045cc <__sinit>:
 80045cc:	b510      	push	{r4, lr}
 80045ce:	4604      	mov	r4, r0
 80045d0:	f7ff fff0 	bl	80045b4 <__sinit_lock_acquire>
 80045d4:	69a3      	ldr	r3, [r4, #24]
 80045d6:	b11b      	cbz	r3, 80045e0 <__sinit+0x14>
 80045d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80045dc:	f7ff bff0 	b.w	80045c0 <__sinit_lock_release>
 80045e0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80045e4:	6523      	str	r3, [r4, #80]	; 0x50
 80045e6:	4b13      	ldr	r3, [pc, #76]	; (8004634 <__sinit+0x68>)
 80045e8:	4a13      	ldr	r2, [pc, #76]	; (8004638 <__sinit+0x6c>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	62a2      	str	r2, [r4, #40]	; 0x28
 80045ee:	42a3      	cmp	r3, r4
 80045f0:	bf04      	itt	eq
 80045f2:	2301      	moveq	r3, #1
 80045f4:	61a3      	streq	r3, [r4, #24]
 80045f6:	4620      	mov	r0, r4
 80045f8:	f000 f820 	bl	800463c <__sfp>
 80045fc:	6060      	str	r0, [r4, #4]
 80045fe:	4620      	mov	r0, r4
 8004600:	f000 f81c 	bl	800463c <__sfp>
 8004604:	60a0      	str	r0, [r4, #8]
 8004606:	4620      	mov	r0, r4
 8004608:	f000 f818 	bl	800463c <__sfp>
 800460c:	2200      	movs	r2, #0
 800460e:	60e0      	str	r0, [r4, #12]
 8004610:	2104      	movs	r1, #4
 8004612:	6860      	ldr	r0, [r4, #4]
 8004614:	f7ff ff82 	bl	800451c <std>
 8004618:	68a0      	ldr	r0, [r4, #8]
 800461a:	2201      	movs	r2, #1
 800461c:	2109      	movs	r1, #9
 800461e:	f7ff ff7d 	bl	800451c <std>
 8004622:	68e0      	ldr	r0, [r4, #12]
 8004624:	2202      	movs	r2, #2
 8004626:	2112      	movs	r1, #18
 8004628:	f7ff ff78 	bl	800451c <std>
 800462c:	2301      	movs	r3, #1
 800462e:	61a3      	str	r3, [r4, #24]
 8004630:	e7d2      	b.n	80045d8 <__sinit+0xc>
 8004632:	bf00      	nop
 8004634:	08006f3c 	.word	0x08006f3c
 8004638:	08004565 	.word	0x08004565

0800463c <__sfp>:
 800463c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800463e:	4607      	mov	r7, r0
 8004640:	f7ff ffac 	bl	800459c <__sfp_lock_acquire>
 8004644:	4b1e      	ldr	r3, [pc, #120]	; (80046c0 <__sfp+0x84>)
 8004646:	681e      	ldr	r6, [r3, #0]
 8004648:	69b3      	ldr	r3, [r6, #24]
 800464a:	b913      	cbnz	r3, 8004652 <__sfp+0x16>
 800464c:	4630      	mov	r0, r6
 800464e:	f7ff ffbd 	bl	80045cc <__sinit>
 8004652:	3648      	adds	r6, #72	; 0x48
 8004654:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004658:	3b01      	subs	r3, #1
 800465a:	d503      	bpl.n	8004664 <__sfp+0x28>
 800465c:	6833      	ldr	r3, [r6, #0]
 800465e:	b30b      	cbz	r3, 80046a4 <__sfp+0x68>
 8004660:	6836      	ldr	r6, [r6, #0]
 8004662:	e7f7      	b.n	8004654 <__sfp+0x18>
 8004664:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004668:	b9d5      	cbnz	r5, 80046a0 <__sfp+0x64>
 800466a:	4b16      	ldr	r3, [pc, #88]	; (80046c4 <__sfp+0x88>)
 800466c:	60e3      	str	r3, [r4, #12]
 800466e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004672:	6665      	str	r5, [r4, #100]	; 0x64
 8004674:	f000 f87e 	bl	8004774 <__retarget_lock_init_recursive>
 8004678:	f7ff ff96 	bl	80045a8 <__sfp_lock_release>
 800467c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004680:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004684:	6025      	str	r5, [r4, #0]
 8004686:	61a5      	str	r5, [r4, #24]
 8004688:	2208      	movs	r2, #8
 800468a:	4629      	mov	r1, r5
 800468c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004690:	f000 f8ee 	bl	8004870 <memset>
 8004694:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004698:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800469c:	4620      	mov	r0, r4
 800469e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80046a0:	3468      	adds	r4, #104	; 0x68
 80046a2:	e7d9      	b.n	8004658 <__sfp+0x1c>
 80046a4:	2104      	movs	r1, #4
 80046a6:	4638      	mov	r0, r7
 80046a8:	f7ff ff62 	bl	8004570 <__sfmoreglue>
 80046ac:	4604      	mov	r4, r0
 80046ae:	6030      	str	r0, [r6, #0]
 80046b0:	2800      	cmp	r0, #0
 80046b2:	d1d5      	bne.n	8004660 <__sfp+0x24>
 80046b4:	f7ff ff78 	bl	80045a8 <__sfp_lock_release>
 80046b8:	230c      	movs	r3, #12
 80046ba:	603b      	str	r3, [r7, #0]
 80046bc:	e7ee      	b.n	800469c <__sfp+0x60>
 80046be:	bf00      	nop
 80046c0:	08006f3c 	.word	0x08006f3c
 80046c4:	ffff0001 	.word	0xffff0001

080046c8 <fiprintf>:
 80046c8:	b40e      	push	{r1, r2, r3}
 80046ca:	b503      	push	{r0, r1, lr}
 80046cc:	4601      	mov	r1, r0
 80046ce:	ab03      	add	r3, sp, #12
 80046d0:	4805      	ldr	r0, [pc, #20]	; (80046e8 <fiprintf+0x20>)
 80046d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80046d6:	6800      	ldr	r0, [r0, #0]
 80046d8:	9301      	str	r3, [sp, #4]
 80046da:	f000 f9db 	bl	8004a94 <_vfiprintf_r>
 80046de:	b002      	add	sp, #8
 80046e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80046e4:	b003      	add	sp, #12
 80046e6:	4770      	bx	lr
 80046e8:	20000014 	.word	0x20000014

080046ec <_fwalk_reent>:
 80046ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80046f0:	4606      	mov	r6, r0
 80046f2:	4688      	mov	r8, r1
 80046f4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80046f8:	2700      	movs	r7, #0
 80046fa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80046fe:	f1b9 0901 	subs.w	r9, r9, #1
 8004702:	d505      	bpl.n	8004710 <_fwalk_reent+0x24>
 8004704:	6824      	ldr	r4, [r4, #0]
 8004706:	2c00      	cmp	r4, #0
 8004708:	d1f7      	bne.n	80046fa <_fwalk_reent+0xe>
 800470a:	4638      	mov	r0, r7
 800470c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004710:	89ab      	ldrh	r3, [r5, #12]
 8004712:	2b01      	cmp	r3, #1
 8004714:	d907      	bls.n	8004726 <_fwalk_reent+0x3a>
 8004716:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800471a:	3301      	adds	r3, #1
 800471c:	d003      	beq.n	8004726 <_fwalk_reent+0x3a>
 800471e:	4629      	mov	r1, r5
 8004720:	4630      	mov	r0, r6
 8004722:	47c0      	blx	r8
 8004724:	4307      	orrs	r7, r0
 8004726:	3568      	adds	r5, #104	; 0x68
 8004728:	e7e9      	b.n	80046fe <_fwalk_reent+0x12>
	...

0800472c <__libc_init_array>:
 800472c:	b570      	push	{r4, r5, r6, lr}
 800472e:	4d0d      	ldr	r5, [pc, #52]	; (8004764 <__libc_init_array+0x38>)
 8004730:	4c0d      	ldr	r4, [pc, #52]	; (8004768 <__libc_init_array+0x3c>)
 8004732:	1b64      	subs	r4, r4, r5
 8004734:	10a4      	asrs	r4, r4, #2
 8004736:	2600      	movs	r6, #0
 8004738:	42a6      	cmp	r6, r4
 800473a:	d109      	bne.n	8004750 <__libc_init_array+0x24>
 800473c:	4d0b      	ldr	r5, [pc, #44]	; (800476c <__libc_init_array+0x40>)
 800473e:	4c0c      	ldr	r4, [pc, #48]	; (8004770 <__libc_init_array+0x44>)
 8004740:	f002 fb6a 	bl	8006e18 <_init>
 8004744:	1b64      	subs	r4, r4, r5
 8004746:	10a4      	asrs	r4, r4, #2
 8004748:	2600      	movs	r6, #0
 800474a:	42a6      	cmp	r6, r4
 800474c:	d105      	bne.n	800475a <__libc_init_array+0x2e>
 800474e:	bd70      	pop	{r4, r5, r6, pc}
 8004750:	f855 3b04 	ldr.w	r3, [r5], #4
 8004754:	4798      	blx	r3
 8004756:	3601      	adds	r6, #1
 8004758:	e7ee      	b.n	8004738 <__libc_init_array+0xc>
 800475a:	f855 3b04 	ldr.w	r3, [r5], #4
 800475e:	4798      	blx	r3
 8004760:	3601      	adds	r6, #1
 8004762:	e7f2      	b.n	800474a <__libc_init_array+0x1e>
 8004764:	080072b4 	.word	0x080072b4
 8004768:	080072b4 	.word	0x080072b4
 800476c:	080072b4 	.word	0x080072b4
 8004770:	080072b8 	.word	0x080072b8

08004774 <__retarget_lock_init_recursive>:
 8004774:	4770      	bx	lr

08004776 <__retarget_lock_acquire_recursive>:
 8004776:	4770      	bx	lr

08004778 <__retarget_lock_release_recursive>:
 8004778:	4770      	bx	lr

0800477a <__swhatbuf_r>:
 800477a:	b570      	push	{r4, r5, r6, lr}
 800477c:	460e      	mov	r6, r1
 800477e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004782:	2900      	cmp	r1, #0
 8004784:	b096      	sub	sp, #88	; 0x58
 8004786:	4614      	mov	r4, r2
 8004788:	461d      	mov	r5, r3
 800478a:	da08      	bge.n	800479e <__swhatbuf_r+0x24>
 800478c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004790:	2200      	movs	r2, #0
 8004792:	602a      	str	r2, [r5, #0]
 8004794:	061a      	lsls	r2, r3, #24
 8004796:	d410      	bmi.n	80047ba <__swhatbuf_r+0x40>
 8004798:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800479c:	e00e      	b.n	80047bc <__swhatbuf_r+0x42>
 800479e:	466a      	mov	r2, sp
 80047a0:	f001 fee0 	bl	8006564 <_fstat_r>
 80047a4:	2800      	cmp	r0, #0
 80047a6:	dbf1      	blt.n	800478c <__swhatbuf_r+0x12>
 80047a8:	9a01      	ldr	r2, [sp, #4]
 80047aa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80047ae:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80047b2:	425a      	negs	r2, r3
 80047b4:	415a      	adcs	r2, r3
 80047b6:	602a      	str	r2, [r5, #0]
 80047b8:	e7ee      	b.n	8004798 <__swhatbuf_r+0x1e>
 80047ba:	2340      	movs	r3, #64	; 0x40
 80047bc:	2000      	movs	r0, #0
 80047be:	6023      	str	r3, [r4, #0]
 80047c0:	b016      	add	sp, #88	; 0x58
 80047c2:	bd70      	pop	{r4, r5, r6, pc}

080047c4 <__smakebuf_r>:
 80047c4:	898b      	ldrh	r3, [r1, #12]
 80047c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80047c8:	079d      	lsls	r5, r3, #30
 80047ca:	4606      	mov	r6, r0
 80047cc:	460c      	mov	r4, r1
 80047ce:	d507      	bpl.n	80047e0 <__smakebuf_r+0x1c>
 80047d0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80047d4:	6023      	str	r3, [r4, #0]
 80047d6:	6123      	str	r3, [r4, #16]
 80047d8:	2301      	movs	r3, #1
 80047da:	6163      	str	r3, [r4, #20]
 80047dc:	b002      	add	sp, #8
 80047de:	bd70      	pop	{r4, r5, r6, pc}
 80047e0:	ab01      	add	r3, sp, #4
 80047e2:	466a      	mov	r2, sp
 80047e4:	f7ff ffc9 	bl	800477a <__swhatbuf_r>
 80047e8:	9900      	ldr	r1, [sp, #0]
 80047ea:	4605      	mov	r5, r0
 80047ec:	4630      	mov	r0, r6
 80047ee:	f000 f8b3 	bl	8004958 <_malloc_r>
 80047f2:	b948      	cbnz	r0, 8004808 <__smakebuf_r+0x44>
 80047f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047f8:	059a      	lsls	r2, r3, #22
 80047fa:	d4ef      	bmi.n	80047dc <__smakebuf_r+0x18>
 80047fc:	f023 0303 	bic.w	r3, r3, #3
 8004800:	f043 0302 	orr.w	r3, r3, #2
 8004804:	81a3      	strh	r3, [r4, #12]
 8004806:	e7e3      	b.n	80047d0 <__smakebuf_r+0xc>
 8004808:	4b0d      	ldr	r3, [pc, #52]	; (8004840 <__smakebuf_r+0x7c>)
 800480a:	62b3      	str	r3, [r6, #40]	; 0x28
 800480c:	89a3      	ldrh	r3, [r4, #12]
 800480e:	6020      	str	r0, [r4, #0]
 8004810:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004814:	81a3      	strh	r3, [r4, #12]
 8004816:	9b00      	ldr	r3, [sp, #0]
 8004818:	6163      	str	r3, [r4, #20]
 800481a:	9b01      	ldr	r3, [sp, #4]
 800481c:	6120      	str	r0, [r4, #16]
 800481e:	b15b      	cbz	r3, 8004838 <__smakebuf_r+0x74>
 8004820:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004824:	4630      	mov	r0, r6
 8004826:	f001 feaf 	bl	8006588 <_isatty_r>
 800482a:	b128      	cbz	r0, 8004838 <__smakebuf_r+0x74>
 800482c:	89a3      	ldrh	r3, [r4, #12]
 800482e:	f023 0303 	bic.w	r3, r3, #3
 8004832:	f043 0301 	orr.w	r3, r3, #1
 8004836:	81a3      	strh	r3, [r4, #12]
 8004838:	89a0      	ldrh	r0, [r4, #12]
 800483a:	4305      	orrs	r5, r0
 800483c:	81a5      	strh	r5, [r4, #12]
 800483e:	e7cd      	b.n	80047dc <__smakebuf_r+0x18>
 8004840:	08004565 	.word	0x08004565

08004844 <malloc>:
 8004844:	4b02      	ldr	r3, [pc, #8]	; (8004850 <malloc+0xc>)
 8004846:	4601      	mov	r1, r0
 8004848:	6818      	ldr	r0, [r3, #0]
 800484a:	f000 b885 	b.w	8004958 <_malloc_r>
 800484e:	bf00      	nop
 8004850:	20000014 	.word	0x20000014

08004854 <memcpy>:
 8004854:	440a      	add	r2, r1
 8004856:	4291      	cmp	r1, r2
 8004858:	f100 33ff 	add.w	r3, r0, #4294967295
 800485c:	d100      	bne.n	8004860 <memcpy+0xc>
 800485e:	4770      	bx	lr
 8004860:	b510      	push	{r4, lr}
 8004862:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004866:	f803 4f01 	strb.w	r4, [r3, #1]!
 800486a:	4291      	cmp	r1, r2
 800486c:	d1f9      	bne.n	8004862 <memcpy+0xe>
 800486e:	bd10      	pop	{r4, pc}

08004870 <memset>:
 8004870:	4402      	add	r2, r0
 8004872:	4603      	mov	r3, r0
 8004874:	4293      	cmp	r3, r2
 8004876:	d100      	bne.n	800487a <memset+0xa>
 8004878:	4770      	bx	lr
 800487a:	f803 1b01 	strb.w	r1, [r3], #1
 800487e:	e7f9      	b.n	8004874 <memset+0x4>

08004880 <_free_r>:
 8004880:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004882:	2900      	cmp	r1, #0
 8004884:	d044      	beq.n	8004910 <_free_r+0x90>
 8004886:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800488a:	9001      	str	r0, [sp, #4]
 800488c:	2b00      	cmp	r3, #0
 800488e:	f1a1 0404 	sub.w	r4, r1, #4
 8004892:	bfb8      	it	lt
 8004894:	18e4      	addlt	r4, r4, r3
 8004896:	f001 feaf 	bl	80065f8 <__malloc_lock>
 800489a:	4a1e      	ldr	r2, [pc, #120]	; (8004914 <_free_r+0x94>)
 800489c:	9801      	ldr	r0, [sp, #4]
 800489e:	6813      	ldr	r3, [r2, #0]
 80048a0:	b933      	cbnz	r3, 80048b0 <_free_r+0x30>
 80048a2:	6063      	str	r3, [r4, #4]
 80048a4:	6014      	str	r4, [r2, #0]
 80048a6:	b003      	add	sp, #12
 80048a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80048ac:	f001 beaa 	b.w	8006604 <__malloc_unlock>
 80048b0:	42a3      	cmp	r3, r4
 80048b2:	d908      	bls.n	80048c6 <_free_r+0x46>
 80048b4:	6825      	ldr	r5, [r4, #0]
 80048b6:	1961      	adds	r1, r4, r5
 80048b8:	428b      	cmp	r3, r1
 80048ba:	bf01      	itttt	eq
 80048bc:	6819      	ldreq	r1, [r3, #0]
 80048be:	685b      	ldreq	r3, [r3, #4]
 80048c0:	1949      	addeq	r1, r1, r5
 80048c2:	6021      	streq	r1, [r4, #0]
 80048c4:	e7ed      	b.n	80048a2 <_free_r+0x22>
 80048c6:	461a      	mov	r2, r3
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	b10b      	cbz	r3, 80048d0 <_free_r+0x50>
 80048cc:	42a3      	cmp	r3, r4
 80048ce:	d9fa      	bls.n	80048c6 <_free_r+0x46>
 80048d0:	6811      	ldr	r1, [r2, #0]
 80048d2:	1855      	adds	r5, r2, r1
 80048d4:	42a5      	cmp	r5, r4
 80048d6:	d10b      	bne.n	80048f0 <_free_r+0x70>
 80048d8:	6824      	ldr	r4, [r4, #0]
 80048da:	4421      	add	r1, r4
 80048dc:	1854      	adds	r4, r2, r1
 80048de:	42a3      	cmp	r3, r4
 80048e0:	6011      	str	r1, [r2, #0]
 80048e2:	d1e0      	bne.n	80048a6 <_free_r+0x26>
 80048e4:	681c      	ldr	r4, [r3, #0]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	6053      	str	r3, [r2, #4]
 80048ea:	4421      	add	r1, r4
 80048ec:	6011      	str	r1, [r2, #0]
 80048ee:	e7da      	b.n	80048a6 <_free_r+0x26>
 80048f0:	d902      	bls.n	80048f8 <_free_r+0x78>
 80048f2:	230c      	movs	r3, #12
 80048f4:	6003      	str	r3, [r0, #0]
 80048f6:	e7d6      	b.n	80048a6 <_free_r+0x26>
 80048f8:	6825      	ldr	r5, [r4, #0]
 80048fa:	1961      	adds	r1, r4, r5
 80048fc:	428b      	cmp	r3, r1
 80048fe:	bf04      	itt	eq
 8004900:	6819      	ldreq	r1, [r3, #0]
 8004902:	685b      	ldreq	r3, [r3, #4]
 8004904:	6063      	str	r3, [r4, #4]
 8004906:	bf04      	itt	eq
 8004908:	1949      	addeq	r1, r1, r5
 800490a:	6021      	streq	r1, [r4, #0]
 800490c:	6054      	str	r4, [r2, #4]
 800490e:	e7ca      	b.n	80048a6 <_free_r+0x26>
 8004910:	b003      	add	sp, #12
 8004912:	bd30      	pop	{r4, r5, pc}
 8004914:	200002e0 	.word	0x200002e0

08004918 <sbrk_aligned>:
 8004918:	b570      	push	{r4, r5, r6, lr}
 800491a:	4e0e      	ldr	r6, [pc, #56]	; (8004954 <sbrk_aligned+0x3c>)
 800491c:	460c      	mov	r4, r1
 800491e:	6831      	ldr	r1, [r6, #0]
 8004920:	4605      	mov	r5, r0
 8004922:	b911      	cbnz	r1, 800492a <sbrk_aligned+0x12>
 8004924:	f000 fe50 	bl	80055c8 <_sbrk_r>
 8004928:	6030      	str	r0, [r6, #0]
 800492a:	4621      	mov	r1, r4
 800492c:	4628      	mov	r0, r5
 800492e:	f000 fe4b 	bl	80055c8 <_sbrk_r>
 8004932:	1c43      	adds	r3, r0, #1
 8004934:	d00a      	beq.n	800494c <sbrk_aligned+0x34>
 8004936:	1cc4      	adds	r4, r0, #3
 8004938:	f024 0403 	bic.w	r4, r4, #3
 800493c:	42a0      	cmp	r0, r4
 800493e:	d007      	beq.n	8004950 <sbrk_aligned+0x38>
 8004940:	1a21      	subs	r1, r4, r0
 8004942:	4628      	mov	r0, r5
 8004944:	f000 fe40 	bl	80055c8 <_sbrk_r>
 8004948:	3001      	adds	r0, #1
 800494a:	d101      	bne.n	8004950 <sbrk_aligned+0x38>
 800494c:	f04f 34ff 	mov.w	r4, #4294967295
 8004950:	4620      	mov	r0, r4
 8004952:	bd70      	pop	{r4, r5, r6, pc}
 8004954:	200002e4 	.word	0x200002e4

08004958 <_malloc_r>:
 8004958:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800495c:	1ccd      	adds	r5, r1, #3
 800495e:	f025 0503 	bic.w	r5, r5, #3
 8004962:	3508      	adds	r5, #8
 8004964:	2d0c      	cmp	r5, #12
 8004966:	bf38      	it	cc
 8004968:	250c      	movcc	r5, #12
 800496a:	2d00      	cmp	r5, #0
 800496c:	4607      	mov	r7, r0
 800496e:	db01      	blt.n	8004974 <_malloc_r+0x1c>
 8004970:	42a9      	cmp	r1, r5
 8004972:	d905      	bls.n	8004980 <_malloc_r+0x28>
 8004974:	230c      	movs	r3, #12
 8004976:	603b      	str	r3, [r7, #0]
 8004978:	2600      	movs	r6, #0
 800497a:	4630      	mov	r0, r6
 800497c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004980:	4e2e      	ldr	r6, [pc, #184]	; (8004a3c <_malloc_r+0xe4>)
 8004982:	f001 fe39 	bl	80065f8 <__malloc_lock>
 8004986:	6833      	ldr	r3, [r6, #0]
 8004988:	461c      	mov	r4, r3
 800498a:	bb34      	cbnz	r4, 80049da <_malloc_r+0x82>
 800498c:	4629      	mov	r1, r5
 800498e:	4638      	mov	r0, r7
 8004990:	f7ff ffc2 	bl	8004918 <sbrk_aligned>
 8004994:	1c43      	adds	r3, r0, #1
 8004996:	4604      	mov	r4, r0
 8004998:	d14d      	bne.n	8004a36 <_malloc_r+0xde>
 800499a:	6834      	ldr	r4, [r6, #0]
 800499c:	4626      	mov	r6, r4
 800499e:	2e00      	cmp	r6, #0
 80049a0:	d140      	bne.n	8004a24 <_malloc_r+0xcc>
 80049a2:	6823      	ldr	r3, [r4, #0]
 80049a4:	4631      	mov	r1, r6
 80049a6:	4638      	mov	r0, r7
 80049a8:	eb04 0803 	add.w	r8, r4, r3
 80049ac:	f000 fe0c 	bl	80055c8 <_sbrk_r>
 80049b0:	4580      	cmp	r8, r0
 80049b2:	d13a      	bne.n	8004a2a <_malloc_r+0xd2>
 80049b4:	6821      	ldr	r1, [r4, #0]
 80049b6:	3503      	adds	r5, #3
 80049b8:	1a6d      	subs	r5, r5, r1
 80049ba:	f025 0503 	bic.w	r5, r5, #3
 80049be:	3508      	adds	r5, #8
 80049c0:	2d0c      	cmp	r5, #12
 80049c2:	bf38      	it	cc
 80049c4:	250c      	movcc	r5, #12
 80049c6:	4629      	mov	r1, r5
 80049c8:	4638      	mov	r0, r7
 80049ca:	f7ff ffa5 	bl	8004918 <sbrk_aligned>
 80049ce:	3001      	adds	r0, #1
 80049d0:	d02b      	beq.n	8004a2a <_malloc_r+0xd2>
 80049d2:	6823      	ldr	r3, [r4, #0]
 80049d4:	442b      	add	r3, r5
 80049d6:	6023      	str	r3, [r4, #0]
 80049d8:	e00e      	b.n	80049f8 <_malloc_r+0xa0>
 80049da:	6822      	ldr	r2, [r4, #0]
 80049dc:	1b52      	subs	r2, r2, r5
 80049de:	d41e      	bmi.n	8004a1e <_malloc_r+0xc6>
 80049e0:	2a0b      	cmp	r2, #11
 80049e2:	d916      	bls.n	8004a12 <_malloc_r+0xba>
 80049e4:	1961      	adds	r1, r4, r5
 80049e6:	42a3      	cmp	r3, r4
 80049e8:	6025      	str	r5, [r4, #0]
 80049ea:	bf18      	it	ne
 80049ec:	6059      	strne	r1, [r3, #4]
 80049ee:	6863      	ldr	r3, [r4, #4]
 80049f0:	bf08      	it	eq
 80049f2:	6031      	streq	r1, [r6, #0]
 80049f4:	5162      	str	r2, [r4, r5]
 80049f6:	604b      	str	r3, [r1, #4]
 80049f8:	4638      	mov	r0, r7
 80049fa:	f104 060b 	add.w	r6, r4, #11
 80049fe:	f001 fe01 	bl	8006604 <__malloc_unlock>
 8004a02:	f026 0607 	bic.w	r6, r6, #7
 8004a06:	1d23      	adds	r3, r4, #4
 8004a08:	1af2      	subs	r2, r6, r3
 8004a0a:	d0b6      	beq.n	800497a <_malloc_r+0x22>
 8004a0c:	1b9b      	subs	r3, r3, r6
 8004a0e:	50a3      	str	r3, [r4, r2]
 8004a10:	e7b3      	b.n	800497a <_malloc_r+0x22>
 8004a12:	6862      	ldr	r2, [r4, #4]
 8004a14:	42a3      	cmp	r3, r4
 8004a16:	bf0c      	ite	eq
 8004a18:	6032      	streq	r2, [r6, #0]
 8004a1a:	605a      	strne	r2, [r3, #4]
 8004a1c:	e7ec      	b.n	80049f8 <_malloc_r+0xa0>
 8004a1e:	4623      	mov	r3, r4
 8004a20:	6864      	ldr	r4, [r4, #4]
 8004a22:	e7b2      	b.n	800498a <_malloc_r+0x32>
 8004a24:	4634      	mov	r4, r6
 8004a26:	6876      	ldr	r6, [r6, #4]
 8004a28:	e7b9      	b.n	800499e <_malloc_r+0x46>
 8004a2a:	230c      	movs	r3, #12
 8004a2c:	603b      	str	r3, [r7, #0]
 8004a2e:	4638      	mov	r0, r7
 8004a30:	f001 fde8 	bl	8006604 <__malloc_unlock>
 8004a34:	e7a1      	b.n	800497a <_malloc_r+0x22>
 8004a36:	6025      	str	r5, [r4, #0]
 8004a38:	e7de      	b.n	80049f8 <_malloc_r+0xa0>
 8004a3a:	bf00      	nop
 8004a3c:	200002e0 	.word	0x200002e0

08004a40 <__sfputc_r>:
 8004a40:	6893      	ldr	r3, [r2, #8]
 8004a42:	3b01      	subs	r3, #1
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	b410      	push	{r4}
 8004a48:	6093      	str	r3, [r2, #8]
 8004a4a:	da08      	bge.n	8004a5e <__sfputc_r+0x1e>
 8004a4c:	6994      	ldr	r4, [r2, #24]
 8004a4e:	42a3      	cmp	r3, r4
 8004a50:	db01      	blt.n	8004a56 <__sfputc_r+0x16>
 8004a52:	290a      	cmp	r1, #10
 8004a54:	d103      	bne.n	8004a5e <__sfputc_r+0x1e>
 8004a56:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a5a:	f000 be09 	b.w	8005670 <__swbuf_r>
 8004a5e:	6813      	ldr	r3, [r2, #0]
 8004a60:	1c58      	adds	r0, r3, #1
 8004a62:	6010      	str	r0, [r2, #0]
 8004a64:	7019      	strb	r1, [r3, #0]
 8004a66:	4608      	mov	r0, r1
 8004a68:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a6c:	4770      	bx	lr

08004a6e <__sfputs_r>:
 8004a6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a70:	4606      	mov	r6, r0
 8004a72:	460f      	mov	r7, r1
 8004a74:	4614      	mov	r4, r2
 8004a76:	18d5      	adds	r5, r2, r3
 8004a78:	42ac      	cmp	r4, r5
 8004a7a:	d101      	bne.n	8004a80 <__sfputs_r+0x12>
 8004a7c:	2000      	movs	r0, #0
 8004a7e:	e007      	b.n	8004a90 <__sfputs_r+0x22>
 8004a80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a84:	463a      	mov	r2, r7
 8004a86:	4630      	mov	r0, r6
 8004a88:	f7ff ffda 	bl	8004a40 <__sfputc_r>
 8004a8c:	1c43      	adds	r3, r0, #1
 8004a8e:	d1f3      	bne.n	8004a78 <__sfputs_r+0xa>
 8004a90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004a94 <_vfiprintf_r>:
 8004a94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a98:	460d      	mov	r5, r1
 8004a9a:	b09d      	sub	sp, #116	; 0x74
 8004a9c:	4614      	mov	r4, r2
 8004a9e:	4698      	mov	r8, r3
 8004aa0:	4606      	mov	r6, r0
 8004aa2:	b118      	cbz	r0, 8004aac <_vfiprintf_r+0x18>
 8004aa4:	6983      	ldr	r3, [r0, #24]
 8004aa6:	b90b      	cbnz	r3, 8004aac <_vfiprintf_r+0x18>
 8004aa8:	f7ff fd90 	bl	80045cc <__sinit>
 8004aac:	4b89      	ldr	r3, [pc, #548]	; (8004cd4 <_vfiprintf_r+0x240>)
 8004aae:	429d      	cmp	r5, r3
 8004ab0:	d11b      	bne.n	8004aea <_vfiprintf_r+0x56>
 8004ab2:	6875      	ldr	r5, [r6, #4]
 8004ab4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004ab6:	07d9      	lsls	r1, r3, #31
 8004ab8:	d405      	bmi.n	8004ac6 <_vfiprintf_r+0x32>
 8004aba:	89ab      	ldrh	r3, [r5, #12]
 8004abc:	059a      	lsls	r2, r3, #22
 8004abe:	d402      	bmi.n	8004ac6 <_vfiprintf_r+0x32>
 8004ac0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004ac2:	f7ff fe58 	bl	8004776 <__retarget_lock_acquire_recursive>
 8004ac6:	89ab      	ldrh	r3, [r5, #12]
 8004ac8:	071b      	lsls	r3, r3, #28
 8004aca:	d501      	bpl.n	8004ad0 <_vfiprintf_r+0x3c>
 8004acc:	692b      	ldr	r3, [r5, #16]
 8004ace:	b9eb      	cbnz	r3, 8004b0c <_vfiprintf_r+0x78>
 8004ad0:	4629      	mov	r1, r5
 8004ad2:	4630      	mov	r0, r6
 8004ad4:	f000 fe30 	bl	8005738 <__swsetup_r>
 8004ad8:	b1c0      	cbz	r0, 8004b0c <_vfiprintf_r+0x78>
 8004ada:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004adc:	07dc      	lsls	r4, r3, #31
 8004ade:	d50e      	bpl.n	8004afe <_vfiprintf_r+0x6a>
 8004ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8004ae4:	b01d      	add	sp, #116	; 0x74
 8004ae6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004aea:	4b7b      	ldr	r3, [pc, #492]	; (8004cd8 <_vfiprintf_r+0x244>)
 8004aec:	429d      	cmp	r5, r3
 8004aee:	d101      	bne.n	8004af4 <_vfiprintf_r+0x60>
 8004af0:	68b5      	ldr	r5, [r6, #8]
 8004af2:	e7df      	b.n	8004ab4 <_vfiprintf_r+0x20>
 8004af4:	4b79      	ldr	r3, [pc, #484]	; (8004cdc <_vfiprintf_r+0x248>)
 8004af6:	429d      	cmp	r5, r3
 8004af8:	bf08      	it	eq
 8004afa:	68f5      	ldreq	r5, [r6, #12]
 8004afc:	e7da      	b.n	8004ab4 <_vfiprintf_r+0x20>
 8004afe:	89ab      	ldrh	r3, [r5, #12]
 8004b00:	0598      	lsls	r0, r3, #22
 8004b02:	d4ed      	bmi.n	8004ae0 <_vfiprintf_r+0x4c>
 8004b04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004b06:	f7ff fe37 	bl	8004778 <__retarget_lock_release_recursive>
 8004b0a:	e7e9      	b.n	8004ae0 <_vfiprintf_r+0x4c>
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	9309      	str	r3, [sp, #36]	; 0x24
 8004b10:	2320      	movs	r3, #32
 8004b12:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004b16:	f8cd 800c 	str.w	r8, [sp, #12]
 8004b1a:	2330      	movs	r3, #48	; 0x30
 8004b1c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004ce0 <_vfiprintf_r+0x24c>
 8004b20:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004b24:	f04f 0901 	mov.w	r9, #1
 8004b28:	4623      	mov	r3, r4
 8004b2a:	469a      	mov	sl, r3
 8004b2c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004b30:	b10a      	cbz	r2, 8004b36 <_vfiprintf_r+0xa2>
 8004b32:	2a25      	cmp	r2, #37	; 0x25
 8004b34:	d1f9      	bne.n	8004b2a <_vfiprintf_r+0x96>
 8004b36:	ebba 0b04 	subs.w	fp, sl, r4
 8004b3a:	d00b      	beq.n	8004b54 <_vfiprintf_r+0xc0>
 8004b3c:	465b      	mov	r3, fp
 8004b3e:	4622      	mov	r2, r4
 8004b40:	4629      	mov	r1, r5
 8004b42:	4630      	mov	r0, r6
 8004b44:	f7ff ff93 	bl	8004a6e <__sfputs_r>
 8004b48:	3001      	adds	r0, #1
 8004b4a:	f000 80aa 	beq.w	8004ca2 <_vfiprintf_r+0x20e>
 8004b4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004b50:	445a      	add	r2, fp
 8004b52:	9209      	str	r2, [sp, #36]	; 0x24
 8004b54:	f89a 3000 	ldrb.w	r3, [sl]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	f000 80a2 	beq.w	8004ca2 <_vfiprintf_r+0x20e>
 8004b5e:	2300      	movs	r3, #0
 8004b60:	f04f 32ff 	mov.w	r2, #4294967295
 8004b64:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004b68:	f10a 0a01 	add.w	sl, sl, #1
 8004b6c:	9304      	str	r3, [sp, #16]
 8004b6e:	9307      	str	r3, [sp, #28]
 8004b70:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004b74:	931a      	str	r3, [sp, #104]	; 0x68
 8004b76:	4654      	mov	r4, sl
 8004b78:	2205      	movs	r2, #5
 8004b7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b7e:	4858      	ldr	r0, [pc, #352]	; (8004ce0 <_vfiprintf_r+0x24c>)
 8004b80:	f7fb fafe 	bl	8000180 <memchr>
 8004b84:	9a04      	ldr	r2, [sp, #16]
 8004b86:	b9d8      	cbnz	r0, 8004bc0 <_vfiprintf_r+0x12c>
 8004b88:	06d1      	lsls	r1, r2, #27
 8004b8a:	bf44      	itt	mi
 8004b8c:	2320      	movmi	r3, #32
 8004b8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004b92:	0713      	lsls	r3, r2, #28
 8004b94:	bf44      	itt	mi
 8004b96:	232b      	movmi	r3, #43	; 0x2b
 8004b98:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004b9c:	f89a 3000 	ldrb.w	r3, [sl]
 8004ba0:	2b2a      	cmp	r3, #42	; 0x2a
 8004ba2:	d015      	beq.n	8004bd0 <_vfiprintf_r+0x13c>
 8004ba4:	9a07      	ldr	r2, [sp, #28]
 8004ba6:	4654      	mov	r4, sl
 8004ba8:	2000      	movs	r0, #0
 8004baa:	f04f 0c0a 	mov.w	ip, #10
 8004bae:	4621      	mov	r1, r4
 8004bb0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004bb4:	3b30      	subs	r3, #48	; 0x30
 8004bb6:	2b09      	cmp	r3, #9
 8004bb8:	d94e      	bls.n	8004c58 <_vfiprintf_r+0x1c4>
 8004bba:	b1b0      	cbz	r0, 8004bea <_vfiprintf_r+0x156>
 8004bbc:	9207      	str	r2, [sp, #28]
 8004bbe:	e014      	b.n	8004bea <_vfiprintf_r+0x156>
 8004bc0:	eba0 0308 	sub.w	r3, r0, r8
 8004bc4:	fa09 f303 	lsl.w	r3, r9, r3
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	9304      	str	r3, [sp, #16]
 8004bcc:	46a2      	mov	sl, r4
 8004bce:	e7d2      	b.n	8004b76 <_vfiprintf_r+0xe2>
 8004bd0:	9b03      	ldr	r3, [sp, #12]
 8004bd2:	1d19      	adds	r1, r3, #4
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	9103      	str	r1, [sp, #12]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	bfbb      	ittet	lt
 8004bdc:	425b      	neglt	r3, r3
 8004bde:	f042 0202 	orrlt.w	r2, r2, #2
 8004be2:	9307      	strge	r3, [sp, #28]
 8004be4:	9307      	strlt	r3, [sp, #28]
 8004be6:	bfb8      	it	lt
 8004be8:	9204      	strlt	r2, [sp, #16]
 8004bea:	7823      	ldrb	r3, [r4, #0]
 8004bec:	2b2e      	cmp	r3, #46	; 0x2e
 8004bee:	d10c      	bne.n	8004c0a <_vfiprintf_r+0x176>
 8004bf0:	7863      	ldrb	r3, [r4, #1]
 8004bf2:	2b2a      	cmp	r3, #42	; 0x2a
 8004bf4:	d135      	bne.n	8004c62 <_vfiprintf_r+0x1ce>
 8004bf6:	9b03      	ldr	r3, [sp, #12]
 8004bf8:	1d1a      	adds	r2, r3, #4
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	9203      	str	r2, [sp, #12]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	bfb8      	it	lt
 8004c02:	f04f 33ff 	movlt.w	r3, #4294967295
 8004c06:	3402      	adds	r4, #2
 8004c08:	9305      	str	r3, [sp, #20]
 8004c0a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004cf0 <_vfiprintf_r+0x25c>
 8004c0e:	7821      	ldrb	r1, [r4, #0]
 8004c10:	2203      	movs	r2, #3
 8004c12:	4650      	mov	r0, sl
 8004c14:	f7fb fab4 	bl	8000180 <memchr>
 8004c18:	b140      	cbz	r0, 8004c2c <_vfiprintf_r+0x198>
 8004c1a:	2340      	movs	r3, #64	; 0x40
 8004c1c:	eba0 000a 	sub.w	r0, r0, sl
 8004c20:	fa03 f000 	lsl.w	r0, r3, r0
 8004c24:	9b04      	ldr	r3, [sp, #16]
 8004c26:	4303      	orrs	r3, r0
 8004c28:	3401      	adds	r4, #1
 8004c2a:	9304      	str	r3, [sp, #16]
 8004c2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c30:	482c      	ldr	r0, [pc, #176]	; (8004ce4 <_vfiprintf_r+0x250>)
 8004c32:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004c36:	2206      	movs	r2, #6
 8004c38:	f7fb faa2 	bl	8000180 <memchr>
 8004c3c:	2800      	cmp	r0, #0
 8004c3e:	d03f      	beq.n	8004cc0 <_vfiprintf_r+0x22c>
 8004c40:	4b29      	ldr	r3, [pc, #164]	; (8004ce8 <_vfiprintf_r+0x254>)
 8004c42:	bb1b      	cbnz	r3, 8004c8c <_vfiprintf_r+0x1f8>
 8004c44:	9b03      	ldr	r3, [sp, #12]
 8004c46:	3307      	adds	r3, #7
 8004c48:	f023 0307 	bic.w	r3, r3, #7
 8004c4c:	3308      	adds	r3, #8
 8004c4e:	9303      	str	r3, [sp, #12]
 8004c50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c52:	443b      	add	r3, r7
 8004c54:	9309      	str	r3, [sp, #36]	; 0x24
 8004c56:	e767      	b.n	8004b28 <_vfiprintf_r+0x94>
 8004c58:	fb0c 3202 	mla	r2, ip, r2, r3
 8004c5c:	460c      	mov	r4, r1
 8004c5e:	2001      	movs	r0, #1
 8004c60:	e7a5      	b.n	8004bae <_vfiprintf_r+0x11a>
 8004c62:	2300      	movs	r3, #0
 8004c64:	3401      	adds	r4, #1
 8004c66:	9305      	str	r3, [sp, #20]
 8004c68:	4619      	mov	r1, r3
 8004c6a:	f04f 0c0a 	mov.w	ip, #10
 8004c6e:	4620      	mov	r0, r4
 8004c70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004c74:	3a30      	subs	r2, #48	; 0x30
 8004c76:	2a09      	cmp	r2, #9
 8004c78:	d903      	bls.n	8004c82 <_vfiprintf_r+0x1ee>
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d0c5      	beq.n	8004c0a <_vfiprintf_r+0x176>
 8004c7e:	9105      	str	r1, [sp, #20]
 8004c80:	e7c3      	b.n	8004c0a <_vfiprintf_r+0x176>
 8004c82:	fb0c 2101 	mla	r1, ip, r1, r2
 8004c86:	4604      	mov	r4, r0
 8004c88:	2301      	movs	r3, #1
 8004c8a:	e7f0      	b.n	8004c6e <_vfiprintf_r+0x1da>
 8004c8c:	ab03      	add	r3, sp, #12
 8004c8e:	9300      	str	r3, [sp, #0]
 8004c90:	462a      	mov	r2, r5
 8004c92:	4b16      	ldr	r3, [pc, #88]	; (8004cec <_vfiprintf_r+0x258>)
 8004c94:	a904      	add	r1, sp, #16
 8004c96:	4630      	mov	r0, r6
 8004c98:	f000 f8cc 	bl	8004e34 <_printf_float>
 8004c9c:	4607      	mov	r7, r0
 8004c9e:	1c78      	adds	r0, r7, #1
 8004ca0:	d1d6      	bne.n	8004c50 <_vfiprintf_r+0x1bc>
 8004ca2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004ca4:	07d9      	lsls	r1, r3, #31
 8004ca6:	d405      	bmi.n	8004cb4 <_vfiprintf_r+0x220>
 8004ca8:	89ab      	ldrh	r3, [r5, #12]
 8004caa:	059a      	lsls	r2, r3, #22
 8004cac:	d402      	bmi.n	8004cb4 <_vfiprintf_r+0x220>
 8004cae:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004cb0:	f7ff fd62 	bl	8004778 <__retarget_lock_release_recursive>
 8004cb4:	89ab      	ldrh	r3, [r5, #12]
 8004cb6:	065b      	lsls	r3, r3, #25
 8004cb8:	f53f af12 	bmi.w	8004ae0 <_vfiprintf_r+0x4c>
 8004cbc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004cbe:	e711      	b.n	8004ae4 <_vfiprintf_r+0x50>
 8004cc0:	ab03      	add	r3, sp, #12
 8004cc2:	9300      	str	r3, [sp, #0]
 8004cc4:	462a      	mov	r2, r5
 8004cc6:	4b09      	ldr	r3, [pc, #36]	; (8004cec <_vfiprintf_r+0x258>)
 8004cc8:	a904      	add	r1, sp, #16
 8004cca:	4630      	mov	r0, r6
 8004ccc:	f000 fb56 	bl	800537c <_printf_i>
 8004cd0:	e7e4      	b.n	8004c9c <_vfiprintf_r+0x208>
 8004cd2:	bf00      	nop
 8004cd4:	08006efc 	.word	0x08006efc
 8004cd8:	08006f1c 	.word	0x08006f1c
 8004cdc:	08006edc 	.word	0x08006edc
 8004ce0:	08006f40 	.word	0x08006f40
 8004ce4:	08006f4a 	.word	0x08006f4a
 8004ce8:	08004e35 	.word	0x08004e35
 8004cec:	08004a6f 	.word	0x08004a6f
 8004cf0:	08006f46 	.word	0x08006f46

08004cf4 <__cvt>:
 8004cf4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004cf8:	ec55 4b10 	vmov	r4, r5, d0
 8004cfc:	2d00      	cmp	r5, #0
 8004cfe:	460e      	mov	r6, r1
 8004d00:	4619      	mov	r1, r3
 8004d02:	462b      	mov	r3, r5
 8004d04:	bfbb      	ittet	lt
 8004d06:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004d0a:	461d      	movlt	r5, r3
 8004d0c:	2300      	movge	r3, #0
 8004d0e:	232d      	movlt	r3, #45	; 0x2d
 8004d10:	700b      	strb	r3, [r1, #0]
 8004d12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004d14:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004d18:	4691      	mov	r9, r2
 8004d1a:	f023 0820 	bic.w	r8, r3, #32
 8004d1e:	bfbc      	itt	lt
 8004d20:	4622      	movlt	r2, r4
 8004d22:	4614      	movlt	r4, r2
 8004d24:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004d28:	d005      	beq.n	8004d36 <__cvt+0x42>
 8004d2a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004d2e:	d100      	bne.n	8004d32 <__cvt+0x3e>
 8004d30:	3601      	adds	r6, #1
 8004d32:	2102      	movs	r1, #2
 8004d34:	e000      	b.n	8004d38 <__cvt+0x44>
 8004d36:	2103      	movs	r1, #3
 8004d38:	ab03      	add	r3, sp, #12
 8004d3a:	9301      	str	r3, [sp, #4]
 8004d3c:	ab02      	add	r3, sp, #8
 8004d3e:	9300      	str	r3, [sp, #0]
 8004d40:	ec45 4b10 	vmov	d0, r4, r5
 8004d44:	4653      	mov	r3, sl
 8004d46:	4632      	mov	r2, r6
 8004d48:	f000 fe1e 	bl	8005988 <_dtoa_r>
 8004d4c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004d50:	4607      	mov	r7, r0
 8004d52:	d102      	bne.n	8004d5a <__cvt+0x66>
 8004d54:	f019 0f01 	tst.w	r9, #1
 8004d58:	d022      	beq.n	8004da0 <__cvt+0xac>
 8004d5a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004d5e:	eb07 0906 	add.w	r9, r7, r6
 8004d62:	d110      	bne.n	8004d86 <__cvt+0x92>
 8004d64:	783b      	ldrb	r3, [r7, #0]
 8004d66:	2b30      	cmp	r3, #48	; 0x30
 8004d68:	d10a      	bne.n	8004d80 <__cvt+0x8c>
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	4620      	mov	r0, r4
 8004d70:	4629      	mov	r1, r5
 8004d72:	f7fb fe81 	bl	8000a78 <__aeabi_dcmpeq>
 8004d76:	b918      	cbnz	r0, 8004d80 <__cvt+0x8c>
 8004d78:	f1c6 0601 	rsb	r6, r6, #1
 8004d7c:	f8ca 6000 	str.w	r6, [sl]
 8004d80:	f8da 3000 	ldr.w	r3, [sl]
 8004d84:	4499      	add	r9, r3
 8004d86:	2200      	movs	r2, #0
 8004d88:	2300      	movs	r3, #0
 8004d8a:	4620      	mov	r0, r4
 8004d8c:	4629      	mov	r1, r5
 8004d8e:	f7fb fe73 	bl	8000a78 <__aeabi_dcmpeq>
 8004d92:	b108      	cbz	r0, 8004d98 <__cvt+0xa4>
 8004d94:	f8cd 900c 	str.w	r9, [sp, #12]
 8004d98:	2230      	movs	r2, #48	; 0x30
 8004d9a:	9b03      	ldr	r3, [sp, #12]
 8004d9c:	454b      	cmp	r3, r9
 8004d9e:	d307      	bcc.n	8004db0 <__cvt+0xbc>
 8004da0:	9b03      	ldr	r3, [sp, #12]
 8004da2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004da4:	1bdb      	subs	r3, r3, r7
 8004da6:	4638      	mov	r0, r7
 8004da8:	6013      	str	r3, [r2, #0]
 8004daa:	b004      	add	sp, #16
 8004dac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004db0:	1c59      	adds	r1, r3, #1
 8004db2:	9103      	str	r1, [sp, #12]
 8004db4:	701a      	strb	r2, [r3, #0]
 8004db6:	e7f0      	b.n	8004d9a <__cvt+0xa6>

08004db8 <__exponent>:
 8004db8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004dba:	4603      	mov	r3, r0
 8004dbc:	2900      	cmp	r1, #0
 8004dbe:	bfb8      	it	lt
 8004dc0:	4249      	neglt	r1, r1
 8004dc2:	f803 2b02 	strb.w	r2, [r3], #2
 8004dc6:	bfb4      	ite	lt
 8004dc8:	222d      	movlt	r2, #45	; 0x2d
 8004dca:	222b      	movge	r2, #43	; 0x2b
 8004dcc:	2909      	cmp	r1, #9
 8004dce:	7042      	strb	r2, [r0, #1]
 8004dd0:	dd2a      	ble.n	8004e28 <__exponent+0x70>
 8004dd2:	f10d 0407 	add.w	r4, sp, #7
 8004dd6:	46a4      	mov	ip, r4
 8004dd8:	270a      	movs	r7, #10
 8004dda:	46a6      	mov	lr, r4
 8004ddc:	460a      	mov	r2, r1
 8004dde:	fb91 f6f7 	sdiv	r6, r1, r7
 8004de2:	fb07 1516 	mls	r5, r7, r6, r1
 8004de6:	3530      	adds	r5, #48	; 0x30
 8004de8:	2a63      	cmp	r2, #99	; 0x63
 8004dea:	f104 34ff 	add.w	r4, r4, #4294967295
 8004dee:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004df2:	4631      	mov	r1, r6
 8004df4:	dcf1      	bgt.n	8004dda <__exponent+0x22>
 8004df6:	3130      	adds	r1, #48	; 0x30
 8004df8:	f1ae 0502 	sub.w	r5, lr, #2
 8004dfc:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004e00:	1c44      	adds	r4, r0, #1
 8004e02:	4629      	mov	r1, r5
 8004e04:	4561      	cmp	r1, ip
 8004e06:	d30a      	bcc.n	8004e1e <__exponent+0x66>
 8004e08:	f10d 0209 	add.w	r2, sp, #9
 8004e0c:	eba2 020e 	sub.w	r2, r2, lr
 8004e10:	4565      	cmp	r5, ip
 8004e12:	bf88      	it	hi
 8004e14:	2200      	movhi	r2, #0
 8004e16:	4413      	add	r3, r2
 8004e18:	1a18      	subs	r0, r3, r0
 8004e1a:	b003      	add	sp, #12
 8004e1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004e22:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004e26:	e7ed      	b.n	8004e04 <__exponent+0x4c>
 8004e28:	2330      	movs	r3, #48	; 0x30
 8004e2a:	3130      	adds	r1, #48	; 0x30
 8004e2c:	7083      	strb	r3, [r0, #2]
 8004e2e:	70c1      	strb	r1, [r0, #3]
 8004e30:	1d03      	adds	r3, r0, #4
 8004e32:	e7f1      	b.n	8004e18 <__exponent+0x60>

08004e34 <_printf_float>:
 8004e34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e38:	ed2d 8b02 	vpush	{d8}
 8004e3c:	b08d      	sub	sp, #52	; 0x34
 8004e3e:	460c      	mov	r4, r1
 8004e40:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004e44:	4616      	mov	r6, r2
 8004e46:	461f      	mov	r7, r3
 8004e48:	4605      	mov	r5, r0
 8004e4a:	f001 fbad 	bl	80065a8 <_localeconv_r>
 8004e4e:	f8d0 a000 	ldr.w	sl, [r0]
 8004e52:	4650      	mov	r0, sl
 8004e54:	f7fb f9e4 	bl	8000220 <strlen>
 8004e58:	2300      	movs	r3, #0
 8004e5a:	930a      	str	r3, [sp, #40]	; 0x28
 8004e5c:	6823      	ldr	r3, [r4, #0]
 8004e5e:	9305      	str	r3, [sp, #20]
 8004e60:	f8d8 3000 	ldr.w	r3, [r8]
 8004e64:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004e68:	3307      	adds	r3, #7
 8004e6a:	f023 0307 	bic.w	r3, r3, #7
 8004e6e:	f103 0208 	add.w	r2, r3, #8
 8004e72:	f8c8 2000 	str.w	r2, [r8]
 8004e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e7a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004e7e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004e82:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004e86:	9307      	str	r3, [sp, #28]
 8004e88:	f8cd 8018 	str.w	r8, [sp, #24]
 8004e8c:	ee08 0a10 	vmov	s16, r0
 8004e90:	4b9f      	ldr	r3, [pc, #636]	; (8005110 <_printf_float+0x2dc>)
 8004e92:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004e96:	f04f 32ff 	mov.w	r2, #4294967295
 8004e9a:	f7fb fe1f 	bl	8000adc <__aeabi_dcmpun>
 8004e9e:	bb88      	cbnz	r0, 8004f04 <_printf_float+0xd0>
 8004ea0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ea4:	4b9a      	ldr	r3, [pc, #616]	; (8005110 <_printf_float+0x2dc>)
 8004ea6:	f04f 32ff 	mov.w	r2, #4294967295
 8004eaa:	f7fb fdf9 	bl	8000aa0 <__aeabi_dcmple>
 8004eae:	bb48      	cbnz	r0, 8004f04 <_printf_float+0xd0>
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	4640      	mov	r0, r8
 8004eb6:	4649      	mov	r1, r9
 8004eb8:	f7fb fde8 	bl	8000a8c <__aeabi_dcmplt>
 8004ebc:	b110      	cbz	r0, 8004ec4 <_printf_float+0x90>
 8004ebe:	232d      	movs	r3, #45	; 0x2d
 8004ec0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ec4:	4b93      	ldr	r3, [pc, #588]	; (8005114 <_printf_float+0x2e0>)
 8004ec6:	4894      	ldr	r0, [pc, #592]	; (8005118 <_printf_float+0x2e4>)
 8004ec8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004ecc:	bf94      	ite	ls
 8004ece:	4698      	movls	r8, r3
 8004ed0:	4680      	movhi	r8, r0
 8004ed2:	2303      	movs	r3, #3
 8004ed4:	6123      	str	r3, [r4, #16]
 8004ed6:	9b05      	ldr	r3, [sp, #20]
 8004ed8:	f023 0204 	bic.w	r2, r3, #4
 8004edc:	6022      	str	r2, [r4, #0]
 8004ede:	f04f 0900 	mov.w	r9, #0
 8004ee2:	9700      	str	r7, [sp, #0]
 8004ee4:	4633      	mov	r3, r6
 8004ee6:	aa0b      	add	r2, sp, #44	; 0x2c
 8004ee8:	4621      	mov	r1, r4
 8004eea:	4628      	mov	r0, r5
 8004eec:	f000 f9d8 	bl	80052a0 <_printf_common>
 8004ef0:	3001      	adds	r0, #1
 8004ef2:	f040 8090 	bne.w	8005016 <_printf_float+0x1e2>
 8004ef6:	f04f 30ff 	mov.w	r0, #4294967295
 8004efa:	b00d      	add	sp, #52	; 0x34
 8004efc:	ecbd 8b02 	vpop	{d8}
 8004f00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f04:	4642      	mov	r2, r8
 8004f06:	464b      	mov	r3, r9
 8004f08:	4640      	mov	r0, r8
 8004f0a:	4649      	mov	r1, r9
 8004f0c:	f7fb fde6 	bl	8000adc <__aeabi_dcmpun>
 8004f10:	b140      	cbz	r0, 8004f24 <_printf_float+0xf0>
 8004f12:	464b      	mov	r3, r9
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	bfbc      	itt	lt
 8004f18:	232d      	movlt	r3, #45	; 0x2d
 8004f1a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004f1e:	487f      	ldr	r0, [pc, #508]	; (800511c <_printf_float+0x2e8>)
 8004f20:	4b7f      	ldr	r3, [pc, #508]	; (8005120 <_printf_float+0x2ec>)
 8004f22:	e7d1      	b.n	8004ec8 <_printf_float+0x94>
 8004f24:	6863      	ldr	r3, [r4, #4]
 8004f26:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004f2a:	9206      	str	r2, [sp, #24]
 8004f2c:	1c5a      	adds	r2, r3, #1
 8004f2e:	d13f      	bne.n	8004fb0 <_printf_float+0x17c>
 8004f30:	2306      	movs	r3, #6
 8004f32:	6063      	str	r3, [r4, #4]
 8004f34:	9b05      	ldr	r3, [sp, #20]
 8004f36:	6861      	ldr	r1, [r4, #4]
 8004f38:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	9303      	str	r3, [sp, #12]
 8004f40:	ab0a      	add	r3, sp, #40	; 0x28
 8004f42:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004f46:	ab09      	add	r3, sp, #36	; 0x24
 8004f48:	ec49 8b10 	vmov	d0, r8, r9
 8004f4c:	9300      	str	r3, [sp, #0]
 8004f4e:	6022      	str	r2, [r4, #0]
 8004f50:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004f54:	4628      	mov	r0, r5
 8004f56:	f7ff fecd 	bl	8004cf4 <__cvt>
 8004f5a:	9b06      	ldr	r3, [sp, #24]
 8004f5c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004f5e:	2b47      	cmp	r3, #71	; 0x47
 8004f60:	4680      	mov	r8, r0
 8004f62:	d108      	bne.n	8004f76 <_printf_float+0x142>
 8004f64:	1cc8      	adds	r0, r1, #3
 8004f66:	db02      	blt.n	8004f6e <_printf_float+0x13a>
 8004f68:	6863      	ldr	r3, [r4, #4]
 8004f6a:	4299      	cmp	r1, r3
 8004f6c:	dd41      	ble.n	8004ff2 <_printf_float+0x1be>
 8004f6e:	f1ab 0b02 	sub.w	fp, fp, #2
 8004f72:	fa5f fb8b 	uxtb.w	fp, fp
 8004f76:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004f7a:	d820      	bhi.n	8004fbe <_printf_float+0x18a>
 8004f7c:	3901      	subs	r1, #1
 8004f7e:	465a      	mov	r2, fp
 8004f80:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004f84:	9109      	str	r1, [sp, #36]	; 0x24
 8004f86:	f7ff ff17 	bl	8004db8 <__exponent>
 8004f8a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004f8c:	1813      	adds	r3, r2, r0
 8004f8e:	2a01      	cmp	r2, #1
 8004f90:	4681      	mov	r9, r0
 8004f92:	6123      	str	r3, [r4, #16]
 8004f94:	dc02      	bgt.n	8004f9c <_printf_float+0x168>
 8004f96:	6822      	ldr	r2, [r4, #0]
 8004f98:	07d2      	lsls	r2, r2, #31
 8004f9a:	d501      	bpl.n	8004fa0 <_printf_float+0x16c>
 8004f9c:	3301      	adds	r3, #1
 8004f9e:	6123      	str	r3, [r4, #16]
 8004fa0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d09c      	beq.n	8004ee2 <_printf_float+0xae>
 8004fa8:	232d      	movs	r3, #45	; 0x2d
 8004faa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004fae:	e798      	b.n	8004ee2 <_printf_float+0xae>
 8004fb0:	9a06      	ldr	r2, [sp, #24]
 8004fb2:	2a47      	cmp	r2, #71	; 0x47
 8004fb4:	d1be      	bne.n	8004f34 <_printf_float+0x100>
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d1bc      	bne.n	8004f34 <_printf_float+0x100>
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e7b9      	b.n	8004f32 <_printf_float+0xfe>
 8004fbe:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004fc2:	d118      	bne.n	8004ff6 <_printf_float+0x1c2>
 8004fc4:	2900      	cmp	r1, #0
 8004fc6:	6863      	ldr	r3, [r4, #4]
 8004fc8:	dd0b      	ble.n	8004fe2 <_printf_float+0x1ae>
 8004fca:	6121      	str	r1, [r4, #16]
 8004fcc:	b913      	cbnz	r3, 8004fd4 <_printf_float+0x1a0>
 8004fce:	6822      	ldr	r2, [r4, #0]
 8004fd0:	07d0      	lsls	r0, r2, #31
 8004fd2:	d502      	bpl.n	8004fda <_printf_float+0x1a6>
 8004fd4:	3301      	adds	r3, #1
 8004fd6:	440b      	add	r3, r1
 8004fd8:	6123      	str	r3, [r4, #16]
 8004fda:	65a1      	str	r1, [r4, #88]	; 0x58
 8004fdc:	f04f 0900 	mov.w	r9, #0
 8004fe0:	e7de      	b.n	8004fa0 <_printf_float+0x16c>
 8004fe2:	b913      	cbnz	r3, 8004fea <_printf_float+0x1b6>
 8004fe4:	6822      	ldr	r2, [r4, #0]
 8004fe6:	07d2      	lsls	r2, r2, #31
 8004fe8:	d501      	bpl.n	8004fee <_printf_float+0x1ba>
 8004fea:	3302      	adds	r3, #2
 8004fec:	e7f4      	b.n	8004fd8 <_printf_float+0x1a4>
 8004fee:	2301      	movs	r3, #1
 8004ff0:	e7f2      	b.n	8004fd8 <_printf_float+0x1a4>
 8004ff2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004ff6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ff8:	4299      	cmp	r1, r3
 8004ffa:	db05      	blt.n	8005008 <_printf_float+0x1d4>
 8004ffc:	6823      	ldr	r3, [r4, #0]
 8004ffe:	6121      	str	r1, [r4, #16]
 8005000:	07d8      	lsls	r0, r3, #31
 8005002:	d5ea      	bpl.n	8004fda <_printf_float+0x1a6>
 8005004:	1c4b      	adds	r3, r1, #1
 8005006:	e7e7      	b.n	8004fd8 <_printf_float+0x1a4>
 8005008:	2900      	cmp	r1, #0
 800500a:	bfd4      	ite	le
 800500c:	f1c1 0202 	rsble	r2, r1, #2
 8005010:	2201      	movgt	r2, #1
 8005012:	4413      	add	r3, r2
 8005014:	e7e0      	b.n	8004fd8 <_printf_float+0x1a4>
 8005016:	6823      	ldr	r3, [r4, #0]
 8005018:	055a      	lsls	r2, r3, #21
 800501a:	d407      	bmi.n	800502c <_printf_float+0x1f8>
 800501c:	6923      	ldr	r3, [r4, #16]
 800501e:	4642      	mov	r2, r8
 8005020:	4631      	mov	r1, r6
 8005022:	4628      	mov	r0, r5
 8005024:	47b8      	blx	r7
 8005026:	3001      	adds	r0, #1
 8005028:	d12c      	bne.n	8005084 <_printf_float+0x250>
 800502a:	e764      	b.n	8004ef6 <_printf_float+0xc2>
 800502c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005030:	f240 80e0 	bls.w	80051f4 <_printf_float+0x3c0>
 8005034:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005038:	2200      	movs	r2, #0
 800503a:	2300      	movs	r3, #0
 800503c:	f7fb fd1c 	bl	8000a78 <__aeabi_dcmpeq>
 8005040:	2800      	cmp	r0, #0
 8005042:	d034      	beq.n	80050ae <_printf_float+0x27a>
 8005044:	4a37      	ldr	r2, [pc, #220]	; (8005124 <_printf_float+0x2f0>)
 8005046:	2301      	movs	r3, #1
 8005048:	4631      	mov	r1, r6
 800504a:	4628      	mov	r0, r5
 800504c:	47b8      	blx	r7
 800504e:	3001      	adds	r0, #1
 8005050:	f43f af51 	beq.w	8004ef6 <_printf_float+0xc2>
 8005054:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005058:	429a      	cmp	r2, r3
 800505a:	db02      	blt.n	8005062 <_printf_float+0x22e>
 800505c:	6823      	ldr	r3, [r4, #0]
 800505e:	07d8      	lsls	r0, r3, #31
 8005060:	d510      	bpl.n	8005084 <_printf_float+0x250>
 8005062:	ee18 3a10 	vmov	r3, s16
 8005066:	4652      	mov	r2, sl
 8005068:	4631      	mov	r1, r6
 800506a:	4628      	mov	r0, r5
 800506c:	47b8      	blx	r7
 800506e:	3001      	adds	r0, #1
 8005070:	f43f af41 	beq.w	8004ef6 <_printf_float+0xc2>
 8005074:	f04f 0800 	mov.w	r8, #0
 8005078:	f104 091a 	add.w	r9, r4, #26
 800507c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800507e:	3b01      	subs	r3, #1
 8005080:	4543      	cmp	r3, r8
 8005082:	dc09      	bgt.n	8005098 <_printf_float+0x264>
 8005084:	6823      	ldr	r3, [r4, #0]
 8005086:	079b      	lsls	r3, r3, #30
 8005088:	f100 8105 	bmi.w	8005296 <_printf_float+0x462>
 800508c:	68e0      	ldr	r0, [r4, #12]
 800508e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005090:	4298      	cmp	r0, r3
 8005092:	bfb8      	it	lt
 8005094:	4618      	movlt	r0, r3
 8005096:	e730      	b.n	8004efa <_printf_float+0xc6>
 8005098:	2301      	movs	r3, #1
 800509a:	464a      	mov	r2, r9
 800509c:	4631      	mov	r1, r6
 800509e:	4628      	mov	r0, r5
 80050a0:	47b8      	blx	r7
 80050a2:	3001      	adds	r0, #1
 80050a4:	f43f af27 	beq.w	8004ef6 <_printf_float+0xc2>
 80050a8:	f108 0801 	add.w	r8, r8, #1
 80050ac:	e7e6      	b.n	800507c <_printf_float+0x248>
 80050ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	dc39      	bgt.n	8005128 <_printf_float+0x2f4>
 80050b4:	4a1b      	ldr	r2, [pc, #108]	; (8005124 <_printf_float+0x2f0>)
 80050b6:	2301      	movs	r3, #1
 80050b8:	4631      	mov	r1, r6
 80050ba:	4628      	mov	r0, r5
 80050bc:	47b8      	blx	r7
 80050be:	3001      	adds	r0, #1
 80050c0:	f43f af19 	beq.w	8004ef6 <_printf_float+0xc2>
 80050c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80050c8:	4313      	orrs	r3, r2
 80050ca:	d102      	bne.n	80050d2 <_printf_float+0x29e>
 80050cc:	6823      	ldr	r3, [r4, #0]
 80050ce:	07d9      	lsls	r1, r3, #31
 80050d0:	d5d8      	bpl.n	8005084 <_printf_float+0x250>
 80050d2:	ee18 3a10 	vmov	r3, s16
 80050d6:	4652      	mov	r2, sl
 80050d8:	4631      	mov	r1, r6
 80050da:	4628      	mov	r0, r5
 80050dc:	47b8      	blx	r7
 80050de:	3001      	adds	r0, #1
 80050e0:	f43f af09 	beq.w	8004ef6 <_printf_float+0xc2>
 80050e4:	f04f 0900 	mov.w	r9, #0
 80050e8:	f104 0a1a 	add.w	sl, r4, #26
 80050ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050ee:	425b      	negs	r3, r3
 80050f0:	454b      	cmp	r3, r9
 80050f2:	dc01      	bgt.n	80050f8 <_printf_float+0x2c4>
 80050f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050f6:	e792      	b.n	800501e <_printf_float+0x1ea>
 80050f8:	2301      	movs	r3, #1
 80050fa:	4652      	mov	r2, sl
 80050fc:	4631      	mov	r1, r6
 80050fe:	4628      	mov	r0, r5
 8005100:	47b8      	blx	r7
 8005102:	3001      	adds	r0, #1
 8005104:	f43f aef7 	beq.w	8004ef6 <_printf_float+0xc2>
 8005108:	f109 0901 	add.w	r9, r9, #1
 800510c:	e7ee      	b.n	80050ec <_printf_float+0x2b8>
 800510e:	bf00      	nop
 8005110:	7fefffff 	.word	0x7fefffff
 8005114:	08006f51 	.word	0x08006f51
 8005118:	08006f55 	.word	0x08006f55
 800511c:	08006f5d 	.word	0x08006f5d
 8005120:	08006f59 	.word	0x08006f59
 8005124:	08006f61 	.word	0x08006f61
 8005128:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800512a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800512c:	429a      	cmp	r2, r3
 800512e:	bfa8      	it	ge
 8005130:	461a      	movge	r2, r3
 8005132:	2a00      	cmp	r2, #0
 8005134:	4691      	mov	r9, r2
 8005136:	dc37      	bgt.n	80051a8 <_printf_float+0x374>
 8005138:	f04f 0b00 	mov.w	fp, #0
 800513c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005140:	f104 021a 	add.w	r2, r4, #26
 8005144:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005146:	9305      	str	r3, [sp, #20]
 8005148:	eba3 0309 	sub.w	r3, r3, r9
 800514c:	455b      	cmp	r3, fp
 800514e:	dc33      	bgt.n	80051b8 <_printf_float+0x384>
 8005150:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005154:	429a      	cmp	r2, r3
 8005156:	db3b      	blt.n	80051d0 <_printf_float+0x39c>
 8005158:	6823      	ldr	r3, [r4, #0]
 800515a:	07da      	lsls	r2, r3, #31
 800515c:	d438      	bmi.n	80051d0 <_printf_float+0x39c>
 800515e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005160:	9a05      	ldr	r2, [sp, #20]
 8005162:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005164:	1a9a      	subs	r2, r3, r2
 8005166:	eba3 0901 	sub.w	r9, r3, r1
 800516a:	4591      	cmp	r9, r2
 800516c:	bfa8      	it	ge
 800516e:	4691      	movge	r9, r2
 8005170:	f1b9 0f00 	cmp.w	r9, #0
 8005174:	dc35      	bgt.n	80051e2 <_printf_float+0x3ae>
 8005176:	f04f 0800 	mov.w	r8, #0
 800517a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800517e:	f104 0a1a 	add.w	sl, r4, #26
 8005182:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005186:	1a9b      	subs	r3, r3, r2
 8005188:	eba3 0309 	sub.w	r3, r3, r9
 800518c:	4543      	cmp	r3, r8
 800518e:	f77f af79 	ble.w	8005084 <_printf_float+0x250>
 8005192:	2301      	movs	r3, #1
 8005194:	4652      	mov	r2, sl
 8005196:	4631      	mov	r1, r6
 8005198:	4628      	mov	r0, r5
 800519a:	47b8      	blx	r7
 800519c:	3001      	adds	r0, #1
 800519e:	f43f aeaa 	beq.w	8004ef6 <_printf_float+0xc2>
 80051a2:	f108 0801 	add.w	r8, r8, #1
 80051a6:	e7ec      	b.n	8005182 <_printf_float+0x34e>
 80051a8:	4613      	mov	r3, r2
 80051aa:	4631      	mov	r1, r6
 80051ac:	4642      	mov	r2, r8
 80051ae:	4628      	mov	r0, r5
 80051b0:	47b8      	blx	r7
 80051b2:	3001      	adds	r0, #1
 80051b4:	d1c0      	bne.n	8005138 <_printf_float+0x304>
 80051b6:	e69e      	b.n	8004ef6 <_printf_float+0xc2>
 80051b8:	2301      	movs	r3, #1
 80051ba:	4631      	mov	r1, r6
 80051bc:	4628      	mov	r0, r5
 80051be:	9205      	str	r2, [sp, #20]
 80051c0:	47b8      	blx	r7
 80051c2:	3001      	adds	r0, #1
 80051c4:	f43f ae97 	beq.w	8004ef6 <_printf_float+0xc2>
 80051c8:	9a05      	ldr	r2, [sp, #20]
 80051ca:	f10b 0b01 	add.w	fp, fp, #1
 80051ce:	e7b9      	b.n	8005144 <_printf_float+0x310>
 80051d0:	ee18 3a10 	vmov	r3, s16
 80051d4:	4652      	mov	r2, sl
 80051d6:	4631      	mov	r1, r6
 80051d8:	4628      	mov	r0, r5
 80051da:	47b8      	blx	r7
 80051dc:	3001      	adds	r0, #1
 80051de:	d1be      	bne.n	800515e <_printf_float+0x32a>
 80051e0:	e689      	b.n	8004ef6 <_printf_float+0xc2>
 80051e2:	9a05      	ldr	r2, [sp, #20]
 80051e4:	464b      	mov	r3, r9
 80051e6:	4442      	add	r2, r8
 80051e8:	4631      	mov	r1, r6
 80051ea:	4628      	mov	r0, r5
 80051ec:	47b8      	blx	r7
 80051ee:	3001      	adds	r0, #1
 80051f0:	d1c1      	bne.n	8005176 <_printf_float+0x342>
 80051f2:	e680      	b.n	8004ef6 <_printf_float+0xc2>
 80051f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80051f6:	2a01      	cmp	r2, #1
 80051f8:	dc01      	bgt.n	80051fe <_printf_float+0x3ca>
 80051fa:	07db      	lsls	r3, r3, #31
 80051fc:	d538      	bpl.n	8005270 <_printf_float+0x43c>
 80051fe:	2301      	movs	r3, #1
 8005200:	4642      	mov	r2, r8
 8005202:	4631      	mov	r1, r6
 8005204:	4628      	mov	r0, r5
 8005206:	47b8      	blx	r7
 8005208:	3001      	adds	r0, #1
 800520a:	f43f ae74 	beq.w	8004ef6 <_printf_float+0xc2>
 800520e:	ee18 3a10 	vmov	r3, s16
 8005212:	4652      	mov	r2, sl
 8005214:	4631      	mov	r1, r6
 8005216:	4628      	mov	r0, r5
 8005218:	47b8      	blx	r7
 800521a:	3001      	adds	r0, #1
 800521c:	f43f ae6b 	beq.w	8004ef6 <_printf_float+0xc2>
 8005220:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005224:	2200      	movs	r2, #0
 8005226:	2300      	movs	r3, #0
 8005228:	f7fb fc26 	bl	8000a78 <__aeabi_dcmpeq>
 800522c:	b9d8      	cbnz	r0, 8005266 <_printf_float+0x432>
 800522e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005230:	f108 0201 	add.w	r2, r8, #1
 8005234:	3b01      	subs	r3, #1
 8005236:	4631      	mov	r1, r6
 8005238:	4628      	mov	r0, r5
 800523a:	47b8      	blx	r7
 800523c:	3001      	adds	r0, #1
 800523e:	d10e      	bne.n	800525e <_printf_float+0x42a>
 8005240:	e659      	b.n	8004ef6 <_printf_float+0xc2>
 8005242:	2301      	movs	r3, #1
 8005244:	4652      	mov	r2, sl
 8005246:	4631      	mov	r1, r6
 8005248:	4628      	mov	r0, r5
 800524a:	47b8      	blx	r7
 800524c:	3001      	adds	r0, #1
 800524e:	f43f ae52 	beq.w	8004ef6 <_printf_float+0xc2>
 8005252:	f108 0801 	add.w	r8, r8, #1
 8005256:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005258:	3b01      	subs	r3, #1
 800525a:	4543      	cmp	r3, r8
 800525c:	dcf1      	bgt.n	8005242 <_printf_float+0x40e>
 800525e:	464b      	mov	r3, r9
 8005260:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005264:	e6dc      	b.n	8005020 <_printf_float+0x1ec>
 8005266:	f04f 0800 	mov.w	r8, #0
 800526a:	f104 0a1a 	add.w	sl, r4, #26
 800526e:	e7f2      	b.n	8005256 <_printf_float+0x422>
 8005270:	2301      	movs	r3, #1
 8005272:	4642      	mov	r2, r8
 8005274:	e7df      	b.n	8005236 <_printf_float+0x402>
 8005276:	2301      	movs	r3, #1
 8005278:	464a      	mov	r2, r9
 800527a:	4631      	mov	r1, r6
 800527c:	4628      	mov	r0, r5
 800527e:	47b8      	blx	r7
 8005280:	3001      	adds	r0, #1
 8005282:	f43f ae38 	beq.w	8004ef6 <_printf_float+0xc2>
 8005286:	f108 0801 	add.w	r8, r8, #1
 800528a:	68e3      	ldr	r3, [r4, #12]
 800528c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800528e:	1a5b      	subs	r3, r3, r1
 8005290:	4543      	cmp	r3, r8
 8005292:	dcf0      	bgt.n	8005276 <_printf_float+0x442>
 8005294:	e6fa      	b.n	800508c <_printf_float+0x258>
 8005296:	f04f 0800 	mov.w	r8, #0
 800529a:	f104 0919 	add.w	r9, r4, #25
 800529e:	e7f4      	b.n	800528a <_printf_float+0x456>

080052a0 <_printf_common>:
 80052a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052a4:	4616      	mov	r6, r2
 80052a6:	4699      	mov	r9, r3
 80052a8:	688a      	ldr	r2, [r1, #8]
 80052aa:	690b      	ldr	r3, [r1, #16]
 80052ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80052b0:	4293      	cmp	r3, r2
 80052b2:	bfb8      	it	lt
 80052b4:	4613      	movlt	r3, r2
 80052b6:	6033      	str	r3, [r6, #0]
 80052b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80052bc:	4607      	mov	r7, r0
 80052be:	460c      	mov	r4, r1
 80052c0:	b10a      	cbz	r2, 80052c6 <_printf_common+0x26>
 80052c2:	3301      	adds	r3, #1
 80052c4:	6033      	str	r3, [r6, #0]
 80052c6:	6823      	ldr	r3, [r4, #0]
 80052c8:	0699      	lsls	r1, r3, #26
 80052ca:	bf42      	ittt	mi
 80052cc:	6833      	ldrmi	r3, [r6, #0]
 80052ce:	3302      	addmi	r3, #2
 80052d0:	6033      	strmi	r3, [r6, #0]
 80052d2:	6825      	ldr	r5, [r4, #0]
 80052d4:	f015 0506 	ands.w	r5, r5, #6
 80052d8:	d106      	bne.n	80052e8 <_printf_common+0x48>
 80052da:	f104 0a19 	add.w	sl, r4, #25
 80052de:	68e3      	ldr	r3, [r4, #12]
 80052e0:	6832      	ldr	r2, [r6, #0]
 80052e2:	1a9b      	subs	r3, r3, r2
 80052e4:	42ab      	cmp	r3, r5
 80052e6:	dc26      	bgt.n	8005336 <_printf_common+0x96>
 80052e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80052ec:	1e13      	subs	r3, r2, #0
 80052ee:	6822      	ldr	r2, [r4, #0]
 80052f0:	bf18      	it	ne
 80052f2:	2301      	movne	r3, #1
 80052f4:	0692      	lsls	r2, r2, #26
 80052f6:	d42b      	bmi.n	8005350 <_printf_common+0xb0>
 80052f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80052fc:	4649      	mov	r1, r9
 80052fe:	4638      	mov	r0, r7
 8005300:	47c0      	blx	r8
 8005302:	3001      	adds	r0, #1
 8005304:	d01e      	beq.n	8005344 <_printf_common+0xa4>
 8005306:	6823      	ldr	r3, [r4, #0]
 8005308:	68e5      	ldr	r5, [r4, #12]
 800530a:	6832      	ldr	r2, [r6, #0]
 800530c:	f003 0306 	and.w	r3, r3, #6
 8005310:	2b04      	cmp	r3, #4
 8005312:	bf08      	it	eq
 8005314:	1aad      	subeq	r5, r5, r2
 8005316:	68a3      	ldr	r3, [r4, #8]
 8005318:	6922      	ldr	r2, [r4, #16]
 800531a:	bf0c      	ite	eq
 800531c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005320:	2500      	movne	r5, #0
 8005322:	4293      	cmp	r3, r2
 8005324:	bfc4      	itt	gt
 8005326:	1a9b      	subgt	r3, r3, r2
 8005328:	18ed      	addgt	r5, r5, r3
 800532a:	2600      	movs	r6, #0
 800532c:	341a      	adds	r4, #26
 800532e:	42b5      	cmp	r5, r6
 8005330:	d11a      	bne.n	8005368 <_printf_common+0xc8>
 8005332:	2000      	movs	r0, #0
 8005334:	e008      	b.n	8005348 <_printf_common+0xa8>
 8005336:	2301      	movs	r3, #1
 8005338:	4652      	mov	r2, sl
 800533a:	4649      	mov	r1, r9
 800533c:	4638      	mov	r0, r7
 800533e:	47c0      	blx	r8
 8005340:	3001      	adds	r0, #1
 8005342:	d103      	bne.n	800534c <_printf_common+0xac>
 8005344:	f04f 30ff 	mov.w	r0, #4294967295
 8005348:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800534c:	3501      	adds	r5, #1
 800534e:	e7c6      	b.n	80052de <_printf_common+0x3e>
 8005350:	18e1      	adds	r1, r4, r3
 8005352:	1c5a      	adds	r2, r3, #1
 8005354:	2030      	movs	r0, #48	; 0x30
 8005356:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800535a:	4422      	add	r2, r4
 800535c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005360:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005364:	3302      	adds	r3, #2
 8005366:	e7c7      	b.n	80052f8 <_printf_common+0x58>
 8005368:	2301      	movs	r3, #1
 800536a:	4622      	mov	r2, r4
 800536c:	4649      	mov	r1, r9
 800536e:	4638      	mov	r0, r7
 8005370:	47c0      	blx	r8
 8005372:	3001      	adds	r0, #1
 8005374:	d0e6      	beq.n	8005344 <_printf_common+0xa4>
 8005376:	3601      	adds	r6, #1
 8005378:	e7d9      	b.n	800532e <_printf_common+0x8e>
	...

0800537c <_printf_i>:
 800537c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005380:	7e0f      	ldrb	r7, [r1, #24]
 8005382:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005384:	2f78      	cmp	r7, #120	; 0x78
 8005386:	4691      	mov	r9, r2
 8005388:	4680      	mov	r8, r0
 800538a:	460c      	mov	r4, r1
 800538c:	469a      	mov	sl, r3
 800538e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005392:	d807      	bhi.n	80053a4 <_printf_i+0x28>
 8005394:	2f62      	cmp	r7, #98	; 0x62
 8005396:	d80a      	bhi.n	80053ae <_printf_i+0x32>
 8005398:	2f00      	cmp	r7, #0
 800539a:	f000 80d8 	beq.w	800554e <_printf_i+0x1d2>
 800539e:	2f58      	cmp	r7, #88	; 0x58
 80053a0:	f000 80a3 	beq.w	80054ea <_printf_i+0x16e>
 80053a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80053a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80053ac:	e03a      	b.n	8005424 <_printf_i+0xa8>
 80053ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80053b2:	2b15      	cmp	r3, #21
 80053b4:	d8f6      	bhi.n	80053a4 <_printf_i+0x28>
 80053b6:	a101      	add	r1, pc, #4	; (adr r1, 80053bc <_printf_i+0x40>)
 80053b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80053bc:	08005415 	.word	0x08005415
 80053c0:	08005429 	.word	0x08005429
 80053c4:	080053a5 	.word	0x080053a5
 80053c8:	080053a5 	.word	0x080053a5
 80053cc:	080053a5 	.word	0x080053a5
 80053d0:	080053a5 	.word	0x080053a5
 80053d4:	08005429 	.word	0x08005429
 80053d8:	080053a5 	.word	0x080053a5
 80053dc:	080053a5 	.word	0x080053a5
 80053e0:	080053a5 	.word	0x080053a5
 80053e4:	080053a5 	.word	0x080053a5
 80053e8:	08005535 	.word	0x08005535
 80053ec:	08005459 	.word	0x08005459
 80053f0:	08005517 	.word	0x08005517
 80053f4:	080053a5 	.word	0x080053a5
 80053f8:	080053a5 	.word	0x080053a5
 80053fc:	08005557 	.word	0x08005557
 8005400:	080053a5 	.word	0x080053a5
 8005404:	08005459 	.word	0x08005459
 8005408:	080053a5 	.word	0x080053a5
 800540c:	080053a5 	.word	0x080053a5
 8005410:	0800551f 	.word	0x0800551f
 8005414:	682b      	ldr	r3, [r5, #0]
 8005416:	1d1a      	adds	r2, r3, #4
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	602a      	str	r2, [r5, #0]
 800541c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005420:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005424:	2301      	movs	r3, #1
 8005426:	e0a3      	b.n	8005570 <_printf_i+0x1f4>
 8005428:	6820      	ldr	r0, [r4, #0]
 800542a:	6829      	ldr	r1, [r5, #0]
 800542c:	0606      	lsls	r6, r0, #24
 800542e:	f101 0304 	add.w	r3, r1, #4
 8005432:	d50a      	bpl.n	800544a <_printf_i+0xce>
 8005434:	680e      	ldr	r6, [r1, #0]
 8005436:	602b      	str	r3, [r5, #0]
 8005438:	2e00      	cmp	r6, #0
 800543a:	da03      	bge.n	8005444 <_printf_i+0xc8>
 800543c:	232d      	movs	r3, #45	; 0x2d
 800543e:	4276      	negs	r6, r6
 8005440:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005444:	485e      	ldr	r0, [pc, #376]	; (80055c0 <_printf_i+0x244>)
 8005446:	230a      	movs	r3, #10
 8005448:	e019      	b.n	800547e <_printf_i+0x102>
 800544a:	680e      	ldr	r6, [r1, #0]
 800544c:	602b      	str	r3, [r5, #0]
 800544e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005452:	bf18      	it	ne
 8005454:	b236      	sxthne	r6, r6
 8005456:	e7ef      	b.n	8005438 <_printf_i+0xbc>
 8005458:	682b      	ldr	r3, [r5, #0]
 800545a:	6820      	ldr	r0, [r4, #0]
 800545c:	1d19      	adds	r1, r3, #4
 800545e:	6029      	str	r1, [r5, #0]
 8005460:	0601      	lsls	r1, r0, #24
 8005462:	d501      	bpl.n	8005468 <_printf_i+0xec>
 8005464:	681e      	ldr	r6, [r3, #0]
 8005466:	e002      	b.n	800546e <_printf_i+0xf2>
 8005468:	0646      	lsls	r6, r0, #25
 800546a:	d5fb      	bpl.n	8005464 <_printf_i+0xe8>
 800546c:	881e      	ldrh	r6, [r3, #0]
 800546e:	4854      	ldr	r0, [pc, #336]	; (80055c0 <_printf_i+0x244>)
 8005470:	2f6f      	cmp	r7, #111	; 0x6f
 8005472:	bf0c      	ite	eq
 8005474:	2308      	moveq	r3, #8
 8005476:	230a      	movne	r3, #10
 8005478:	2100      	movs	r1, #0
 800547a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800547e:	6865      	ldr	r5, [r4, #4]
 8005480:	60a5      	str	r5, [r4, #8]
 8005482:	2d00      	cmp	r5, #0
 8005484:	bfa2      	ittt	ge
 8005486:	6821      	ldrge	r1, [r4, #0]
 8005488:	f021 0104 	bicge.w	r1, r1, #4
 800548c:	6021      	strge	r1, [r4, #0]
 800548e:	b90e      	cbnz	r6, 8005494 <_printf_i+0x118>
 8005490:	2d00      	cmp	r5, #0
 8005492:	d04d      	beq.n	8005530 <_printf_i+0x1b4>
 8005494:	4615      	mov	r5, r2
 8005496:	fbb6 f1f3 	udiv	r1, r6, r3
 800549a:	fb03 6711 	mls	r7, r3, r1, r6
 800549e:	5dc7      	ldrb	r7, [r0, r7]
 80054a0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80054a4:	4637      	mov	r7, r6
 80054a6:	42bb      	cmp	r3, r7
 80054a8:	460e      	mov	r6, r1
 80054aa:	d9f4      	bls.n	8005496 <_printf_i+0x11a>
 80054ac:	2b08      	cmp	r3, #8
 80054ae:	d10b      	bne.n	80054c8 <_printf_i+0x14c>
 80054b0:	6823      	ldr	r3, [r4, #0]
 80054b2:	07de      	lsls	r6, r3, #31
 80054b4:	d508      	bpl.n	80054c8 <_printf_i+0x14c>
 80054b6:	6923      	ldr	r3, [r4, #16]
 80054b8:	6861      	ldr	r1, [r4, #4]
 80054ba:	4299      	cmp	r1, r3
 80054bc:	bfde      	ittt	le
 80054be:	2330      	movle	r3, #48	; 0x30
 80054c0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80054c4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80054c8:	1b52      	subs	r2, r2, r5
 80054ca:	6122      	str	r2, [r4, #16]
 80054cc:	f8cd a000 	str.w	sl, [sp]
 80054d0:	464b      	mov	r3, r9
 80054d2:	aa03      	add	r2, sp, #12
 80054d4:	4621      	mov	r1, r4
 80054d6:	4640      	mov	r0, r8
 80054d8:	f7ff fee2 	bl	80052a0 <_printf_common>
 80054dc:	3001      	adds	r0, #1
 80054de:	d14c      	bne.n	800557a <_printf_i+0x1fe>
 80054e0:	f04f 30ff 	mov.w	r0, #4294967295
 80054e4:	b004      	add	sp, #16
 80054e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054ea:	4835      	ldr	r0, [pc, #212]	; (80055c0 <_printf_i+0x244>)
 80054ec:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80054f0:	6829      	ldr	r1, [r5, #0]
 80054f2:	6823      	ldr	r3, [r4, #0]
 80054f4:	f851 6b04 	ldr.w	r6, [r1], #4
 80054f8:	6029      	str	r1, [r5, #0]
 80054fa:	061d      	lsls	r5, r3, #24
 80054fc:	d514      	bpl.n	8005528 <_printf_i+0x1ac>
 80054fe:	07df      	lsls	r7, r3, #31
 8005500:	bf44      	itt	mi
 8005502:	f043 0320 	orrmi.w	r3, r3, #32
 8005506:	6023      	strmi	r3, [r4, #0]
 8005508:	b91e      	cbnz	r6, 8005512 <_printf_i+0x196>
 800550a:	6823      	ldr	r3, [r4, #0]
 800550c:	f023 0320 	bic.w	r3, r3, #32
 8005510:	6023      	str	r3, [r4, #0]
 8005512:	2310      	movs	r3, #16
 8005514:	e7b0      	b.n	8005478 <_printf_i+0xfc>
 8005516:	6823      	ldr	r3, [r4, #0]
 8005518:	f043 0320 	orr.w	r3, r3, #32
 800551c:	6023      	str	r3, [r4, #0]
 800551e:	2378      	movs	r3, #120	; 0x78
 8005520:	4828      	ldr	r0, [pc, #160]	; (80055c4 <_printf_i+0x248>)
 8005522:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005526:	e7e3      	b.n	80054f0 <_printf_i+0x174>
 8005528:	0659      	lsls	r1, r3, #25
 800552a:	bf48      	it	mi
 800552c:	b2b6      	uxthmi	r6, r6
 800552e:	e7e6      	b.n	80054fe <_printf_i+0x182>
 8005530:	4615      	mov	r5, r2
 8005532:	e7bb      	b.n	80054ac <_printf_i+0x130>
 8005534:	682b      	ldr	r3, [r5, #0]
 8005536:	6826      	ldr	r6, [r4, #0]
 8005538:	6961      	ldr	r1, [r4, #20]
 800553a:	1d18      	adds	r0, r3, #4
 800553c:	6028      	str	r0, [r5, #0]
 800553e:	0635      	lsls	r5, r6, #24
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	d501      	bpl.n	8005548 <_printf_i+0x1cc>
 8005544:	6019      	str	r1, [r3, #0]
 8005546:	e002      	b.n	800554e <_printf_i+0x1d2>
 8005548:	0670      	lsls	r0, r6, #25
 800554a:	d5fb      	bpl.n	8005544 <_printf_i+0x1c8>
 800554c:	8019      	strh	r1, [r3, #0]
 800554e:	2300      	movs	r3, #0
 8005550:	6123      	str	r3, [r4, #16]
 8005552:	4615      	mov	r5, r2
 8005554:	e7ba      	b.n	80054cc <_printf_i+0x150>
 8005556:	682b      	ldr	r3, [r5, #0]
 8005558:	1d1a      	adds	r2, r3, #4
 800555a:	602a      	str	r2, [r5, #0]
 800555c:	681d      	ldr	r5, [r3, #0]
 800555e:	6862      	ldr	r2, [r4, #4]
 8005560:	2100      	movs	r1, #0
 8005562:	4628      	mov	r0, r5
 8005564:	f7fa fe0c 	bl	8000180 <memchr>
 8005568:	b108      	cbz	r0, 800556e <_printf_i+0x1f2>
 800556a:	1b40      	subs	r0, r0, r5
 800556c:	6060      	str	r0, [r4, #4]
 800556e:	6863      	ldr	r3, [r4, #4]
 8005570:	6123      	str	r3, [r4, #16]
 8005572:	2300      	movs	r3, #0
 8005574:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005578:	e7a8      	b.n	80054cc <_printf_i+0x150>
 800557a:	6923      	ldr	r3, [r4, #16]
 800557c:	462a      	mov	r2, r5
 800557e:	4649      	mov	r1, r9
 8005580:	4640      	mov	r0, r8
 8005582:	47d0      	blx	sl
 8005584:	3001      	adds	r0, #1
 8005586:	d0ab      	beq.n	80054e0 <_printf_i+0x164>
 8005588:	6823      	ldr	r3, [r4, #0]
 800558a:	079b      	lsls	r3, r3, #30
 800558c:	d413      	bmi.n	80055b6 <_printf_i+0x23a>
 800558e:	68e0      	ldr	r0, [r4, #12]
 8005590:	9b03      	ldr	r3, [sp, #12]
 8005592:	4298      	cmp	r0, r3
 8005594:	bfb8      	it	lt
 8005596:	4618      	movlt	r0, r3
 8005598:	e7a4      	b.n	80054e4 <_printf_i+0x168>
 800559a:	2301      	movs	r3, #1
 800559c:	4632      	mov	r2, r6
 800559e:	4649      	mov	r1, r9
 80055a0:	4640      	mov	r0, r8
 80055a2:	47d0      	blx	sl
 80055a4:	3001      	adds	r0, #1
 80055a6:	d09b      	beq.n	80054e0 <_printf_i+0x164>
 80055a8:	3501      	adds	r5, #1
 80055aa:	68e3      	ldr	r3, [r4, #12]
 80055ac:	9903      	ldr	r1, [sp, #12]
 80055ae:	1a5b      	subs	r3, r3, r1
 80055b0:	42ab      	cmp	r3, r5
 80055b2:	dcf2      	bgt.n	800559a <_printf_i+0x21e>
 80055b4:	e7eb      	b.n	800558e <_printf_i+0x212>
 80055b6:	2500      	movs	r5, #0
 80055b8:	f104 0619 	add.w	r6, r4, #25
 80055bc:	e7f5      	b.n	80055aa <_printf_i+0x22e>
 80055be:	bf00      	nop
 80055c0:	08006f63 	.word	0x08006f63
 80055c4:	08006f74 	.word	0x08006f74

080055c8 <_sbrk_r>:
 80055c8:	b538      	push	{r3, r4, r5, lr}
 80055ca:	4d06      	ldr	r5, [pc, #24]	; (80055e4 <_sbrk_r+0x1c>)
 80055cc:	2300      	movs	r3, #0
 80055ce:	4604      	mov	r4, r0
 80055d0:	4608      	mov	r0, r1
 80055d2:	602b      	str	r3, [r5, #0]
 80055d4:	f7fb fe80 	bl	80012d8 <_sbrk>
 80055d8:	1c43      	adds	r3, r0, #1
 80055da:	d102      	bne.n	80055e2 <_sbrk_r+0x1a>
 80055dc:	682b      	ldr	r3, [r5, #0]
 80055de:	b103      	cbz	r3, 80055e2 <_sbrk_r+0x1a>
 80055e0:	6023      	str	r3, [r4, #0]
 80055e2:	bd38      	pop	{r3, r4, r5, pc}
 80055e4:	200002e8 	.word	0x200002e8

080055e8 <__sread>:
 80055e8:	b510      	push	{r4, lr}
 80055ea:	460c      	mov	r4, r1
 80055ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055f0:	f001 fba8 	bl	8006d44 <_read_r>
 80055f4:	2800      	cmp	r0, #0
 80055f6:	bfab      	itete	ge
 80055f8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80055fa:	89a3      	ldrhlt	r3, [r4, #12]
 80055fc:	181b      	addge	r3, r3, r0
 80055fe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005602:	bfac      	ite	ge
 8005604:	6563      	strge	r3, [r4, #84]	; 0x54
 8005606:	81a3      	strhlt	r3, [r4, #12]
 8005608:	bd10      	pop	{r4, pc}

0800560a <__swrite>:
 800560a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800560e:	461f      	mov	r7, r3
 8005610:	898b      	ldrh	r3, [r1, #12]
 8005612:	05db      	lsls	r3, r3, #23
 8005614:	4605      	mov	r5, r0
 8005616:	460c      	mov	r4, r1
 8005618:	4616      	mov	r6, r2
 800561a:	d505      	bpl.n	8005628 <__swrite+0x1e>
 800561c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005620:	2302      	movs	r3, #2
 8005622:	2200      	movs	r2, #0
 8005624:	f000 ffc4 	bl	80065b0 <_lseek_r>
 8005628:	89a3      	ldrh	r3, [r4, #12]
 800562a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800562e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005632:	81a3      	strh	r3, [r4, #12]
 8005634:	4632      	mov	r2, r6
 8005636:	463b      	mov	r3, r7
 8005638:	4628      	mov	r0, r5
 800563a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800563e:	f000 b869 	b.w	8005714 <_write_r>

08005642 <__sseek>:
 8005642:	b510      	push	{r4, lr}
 8005644:	460c      	mov	r4, r1
 8005646:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800564a:	f000 ffb1 	bl	80065b0 <_lseek_r>
 800564e:	1c43      	adds	r3, r0, #1
 8005650:	89a3      	ldrh	r3, [r4, #12]
 8005652:	bf15      	itete	ne
 8005654:	6560      	strne	r0, [r4, #84]	; 0x54
 8005656:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800565a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800565e:	81a3      	strheq	r3, [r4, #12]
 8005660:	bf18      	it	ne
 8005662:	81a3      	strhne	r3, [r4, #12]
 8005664:	bd10      	pop	{r4, pc}

08005666 <__sclose>:
 8005666:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800566a:	f000 b8f1 	b.w	8005850 <_close_r>
	...

08005670 <__swbuf_r>:
 8005670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005672:	460e      	mov	r6, r1
 8005674:	4614      	mov	r4, r2
 8005676:	4605      	mov	r5, r0
 8005678:	b118      	cbz	r0, 8005682 <__swbuf_r+0x12>
 800567a:	6983      	ldr	r3, [r0, #24]
 800567c:	b90b      	cbnz	r3, 8005682 <__swbuf_r+0x12>
 800567e:	f7fe ffa5 	bl	80045cc <__sinit>
 8005682:	4b21      	ldr	r3, [pc, #132]	; (8005708 <__swbuf_r+0x98>)
 8005684:	429c      	cmp	r4, r3
 8005686:	d12b      	bne.n	80056e0 <__swbuf_r+0x70>
 8005688:	686c      	ldr	r4, [r5, #4]
 800568a:	69a3      	ldr	r3, [r4, #24]
 800568c:	60a3      	str	r3, [r4, #8]
 800568e:	89a3      	ldrh	r3, [r4, #12]
 8005690:	071a      	lsls	r2, r3, #28
 8005692:	d52f      	bpl.n	80056f4 <__swbuf_r+0x84>
 8005694:	6923      	ldr	r3, [r4, #16]
 8005696:	b36b      	cbz	r3, 80056f4 <__swbuf_r+0x84>
 8005698:	6923      	ldr	r3, [r4, #16]
 800569a:	6820      	ldr	r0, [r4, #0]
 800569c:	1ac0      	subs	r0, r0, r3
 800569e:	6963      	ldr	r3, [r4, #20]
 80056a0:	b2f6      	uxtb	r6, r6
 80056a2:	4283      	cmp	r3, r0
 80056a4:	4637      	mov	r7, r6
 80056a6:	dc04      	bgt.n	80056b2 <__swbuf_r+0x42>
 80056a8:	4621      	mov	r1, r4
 80056aa:	4628      	mov	r0, r5
 80056ac:	f7fe fefa 	bl	80044a4 <_fflush_r>
 80056b0:	bb30      	cbnz	r0, 8005700 <__swbuf_r+0x90>
 80056b2:	68a3      	ldr	r3, [r4, #8]
 80056b4:	3b01      	subs	r3, #1
 80056b6:	60a3      	str	r3, [r4, #8]
 80056b8:	6823      	ldr	r3, [r4, #0]
 80056ba:	1c5a      	adds	r2, r3, #1
 80056bc:	6022      	str	r2, [r4, #0]
 80056be:	701e      	strb	r6, [r3, #0]
 80056c0:	6963      	ldr	r3, [r4, #20]
 80056c2:	3001      	adds	r0, #1
 80056c4:	4283      	cmp	r3, r0
 80056c6:	d004      	beq.n	80056d2 <__swbuf_r+0x62>
 80056c8:	89a3      	ldrh	r3, [r4, #12]
 80056ca:	07db      	lsls	r3, r3, #31
 80056cc:	d506      	bpl.n	80056dc <__swbuf_r+0x6c>
 80056ce:	2e0a      	cmp	r6, #10
 80056d0:	d104      	bne.n	80056dc <__swbuf_r+0x6c>
 80056d2:	4621      	mov	r1, r4
 80056d4:	4628      	mov	r0, r5
 80056d6:	f7fe fee5 	bl	80044a4 <_fflush_r>
 80056da:	b988      	cbnz	r0, 8005700 <__swbuf_r+0x90>
 80056dc:	4638      	mov	r0, r7
 80056de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80056e0:	4b0a      	ldr	r3, [pc, #40]	; (800570c <__swbuf_r+0x9c>)
 80056e2:	429c      	cmp	r4, r3
 80056e4:	d101      	bne.n	80056ea <__swbuf_r+0x7a>
 80056e6:	68ac      	ldr	r4, [r5, #8]
 80056e8:	e7cf      	b.n	800568a <__swbuf_r+0x1a>
 80056ea:	4b09      	ldr	r3, [pc, #36]	; (8005710 <__swbuf_r+0xa0>)
 80056ec:	429c      	cmp	r4, r3
 80056ee:	bf08      	it	eq
 80056f0:	68ec      	ldreq	r4, [r5, #12]
 80056f2:	e7ca      	b.n	800568a <__swbuf_r+0x1a>
 80056f4:	4621      	mov	r1, r4
 80056f6:	4628      	mov	r0, r5
 80056f8:	f000 f81e 	bl	8005738 <__swsetup_r>
 80056fc:	2800      	cmp	r0, #0
 80056fe:	d0cb      	beq.n	8005698 <__swbuf_r+0x28>
 8005700:	f04f 37ff 	mov.w	r7, #4294967295
 8005704:	e7ea      	b.n	80056dc <__swbuf_r+0x6c>
 8005706:	bf00      	nop
 8005708:	08006efc 	.word	0x08006efc
 800570c:	08006f1c 	.word	0x08006f1c
 8005710:	08006edc 	.word	0x08006edc

08005714 <_write_r>:
 8005714:	b538      	push	{r3, r4, r5, lr}
 8005716:	4d07      	ldr	r5, [pc, #28]	; (8005734 <_write_r+0x20>)
 8005718:	4604      	mov	r4, r0
 800571a:	4608      	mov	r0, r1
 800571c:	4611      	mov	r1, r2
 800571e:	2200      	movs	r2, #0
 8005720:	602a      	str	r2, [r5, #0]
 8005722:	461a      	mov	r2, r3
 8005724:	f7fb fd87 	bl	8001236 <_write>
 8005728:	1c43      	adds	r3, r0, #1
 800572a:	d102      	bne.n	8005732 <_write_r+0x1e>
 800572c:	682b      	ldr	r3, [r5, #0]
 800572e:	b103      	cbz	r3, 8005732 <_write_r+0x1e>
 8005730:	6023      	str	r3, [r4, #0]
 8005732:	bd38      	pop	{r3, r4, r5, pc}
 8005734:	200002e8 	.word	0x200002e8

08005738 <__swsetup_r>:
 8005738:	4b32      	ldr	r3, [pc, #200]	; (8005804 <__swsetup_r+0xcc>)
 800573a:	b570      	push	{r4, r5, r6, lr}
 800573c:	681d      	ldr	r5, [r3, #0]
 800573e:	4606      	mov	r6, r0
 8005740:	460c      	mov	r4, r1
 8005742:	b125      	cbz	r5, 800574e <__swsetup_r+0x16>
 8005744:	69ab      	ldr	r3, [r5, #24]
 8005746:	b913      	cbnz	r3, 800574e <__swsetup_r+0x16>
 8005748:	4628      	mov	r0, r5
 800574a:	f7fe ff3f 	bl	80045cc <__sinit>
 800574e:	4b2e      	ldr	r3, [pc, #184]	; (8005808 <__swsetup_r+0xd0>)
 8005750:	429c      	cmp	r4, r3
 8005752:	d10f      	bne.n	8005774 <__swsetup_r+0x3c>
 8005754:	686c      	ldr	r4, [r5, #4]
 8005756:	89a3      	ldrh	r3, [r4, #12]
 8005758:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800575c:	0719      	lsls	r1, r3, #28
 800575e:	d42c      	bmi.n	80057ba <__swsetup_r+0x82>
 8005760:	06dd      	lsls	r5, r3, #27
 8005762:	d411      	bmi.n	8005788 <__swsetup_r+0x50>
 8005764:	2309      	movs	r3, #9
 8005766:	6033      	str	r3, [r6, #0]
 8005768:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800576c:	81a3      	strh	r3, [r4, #12]
 800576e:	f04f 30ff 	mov.w	r0, #4294967295
 8005772:	e03e      	b.n	80057f2 <__swsetup_r+0xba>
 8005774:	4b25      	ldr	r3, [pc, #148]	; (800580c <__swsetup_r+0xd4>)
 8005776:	429c      	cmp	r4, r3
 8005778:	d101      	bne.n	800577e <__swsetup_r+0x46>
 800577a:	68ac      	ldr	r4, [r5, #8]
 800577c:	e7eb      	b.n	8005756 <__swsetup_r+0x1e>
 800577e:	4b24      	ldr	r3, [pc, #144]	; (8005810 <__swsetup_r+0xd8>)
 8005780:	429c      	cmp	r4, r3
 8005782:	bf08      	it	eq
 8005784:	68ec      	ldreq	r4, [r5, #12]
 8005786:	e7e6      	b.n	8005756 <__swsetup_r+0x1e>
 8005788:	0758      	lsls	r0, r3, #29
 800578a:	d512      	bpl.n	80057b2 <__swsetup_r+0x7a>
 800578c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800578e:	b141      	cbz	r1, 80057a2 <__swsetup_r+0x6a>
 8005790:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005794:	4299      	cmp	r1, r3
 8005796:	d002      	beq.n	800579e <__swsetup_r+0x66>
 8005798:	4630      	mov	r0, r6
 800579a:	f7ff f871 	bl	8004880 <_free_r>
 800579e:	2300      	movs	r3, #0
 80057a0:	6363      	str	r3, [r4, #52]	; 0x34
 80057a2:	89a3      	ldrh	r3, [r4, #12]
 80057a4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80057a8:	81a3      	strh	r3, [r4, #12]
 80057aa:	2300      	movs	r3, #0
 80057ac:	6063      	str	r3, [r4, #4]
 80057ae:	6923      	ldr	r3, [r4, #16]
 80057b0:	6023      	str	r3, [r4, #0]
 80057b2:	89a3      	ldrh	r3, [r4, #12]
 80057b4:	f043 0308 	orr.w	r3, r3, #8
 80057b8:	81a3      	strh	r3, [r4, #12]
 80057ba:	6923      	ldr	r3, [r4, #16]
 80057bc:	b94b      	cbnz	r3, 80057d2 <__swsetup_r+0x9a>
 80057be:	89a3      	ldrh	r3, [r4, #12]
 80057c0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80057c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80057c8:	d003      	beq.n	80057d2 <__swsetup_r+0x9a>
 80057ca:	4621      	mov	r1, r4
 80057cc:	4630      	mov	r0, r6
 80057ce:	f7fe fff9 	bl	80047c4 <__smakebuf_r>
 80057d2:	89a0      	ldrh	r0, [r4, #12]
 80057d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80057d8:	f010 0301 	ands.w	r3, r0, #1
 80057dc:	d00a      	beq.n	80057f4 <__swsetup_r+0xbc>
 80057de:	2300      	movs	r3, #0
 80057e0:	60a3      	str	r3, [r4, #8]
 80057e2:	6963      	ldr	r3, [r4, #20]
 80057e4:	425b      	negs	r3, r3
 80057e6:	61a3      	str	r3, [r4, #24]
 80057e8:	6923      	ldr	r3, [r4, #16]
 80057ea:	b943      	cbnz	r3, 80057fe <__swsetup_r+0xc6>
 80057ec:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80057f0:	d1ba      	bne.n	8005768 <__swsetup_r+0x30>
 80057f2:	bd70      	pop	{r4, r5, r6, pc}
 80057f4:	0781      	lsls	r1, r0, #30
 80057f6:	bf58      	it	pl
 80057f8:	6963      	ldrpl	r3, [r4, #20]
 80057fa:	60a3      	str	r3, [r4, #8]
 80057fc:	e7f4      	b.n	80057e8 <__swsetup_r+0xb0>
 80057fe:	2000      	movs	r0, #0
 8005800:	e7f7      	b.n	80057f2 <__swsetup_r+0xba>
 8005802:	bf00      	nop
 8005804:	20000014 	.word	0x20000014
 8005808:	08006efc 	.word	0x08006efc
 800580c:	08006f1c 	.word	0x08006f1c
 8005810:	08006edc 	.word	0x08006edc

08005814 <__assert_func>:
 8005814:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005816:	4614      	mov	r4, r2
 8005818:	461a      	mov	r2, r3
 800581a:	4b09      	ldr	r3, [pc, #36]	; (8005840 <__assert_func+0x2c>)
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4605      	mov	r5, r0
 8005820:	68d8      	ldr	r0, [r3, #12]
 8005822:	b14c      	cbz	r4, 8005838 <__assert_func+0x24>
 8005824:	4b07      	ldr	r3, [pc, #28]	; (8005844 <__assert_func+0x30>)
 8005826:	9100      	str	r1, [sp, #0]
 8005828:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800582c:	4906      	ldr	r1, [pc, #24]	; (8005848 <__assert_func+0x34>)
 800582e:	462b      	mov	r3, r5
 8005830:	f7fe ff4a 	bl	80046c8 <fiprintf>
 8005834:	f001 faa5 	bl	8006d82 <abort>
 8005838:	4b04      	ldr	r3, [pc, #16]	; (800584c <__assert_func+0x38>)
 800583a:	461c      	mov	r4, r3
 800583c:	e7f3      	b.n	8005826 <__assert_func+0x12>
 800583e:	bf00      	nop
 8005840:	20000014 	.word	0x20000014
 8005844:	08006f85 	.word	0x08006f85
 8005848:	08006f92 	.word	0x08006f92
 800584c:	08006fc0 	.word	0x08006fc0

08005850 <_close_r>:
 8005850:	b538      	push	{r3, r4, r5, lr}
 8005852:	4d06      	ldr	r5, [pc, #24]	; (800586c <_close_r+0x1c>)
 8005854:	2300      	movs	r3, #0
 8005856:	4604      	mov	r4, r0
 8005858:	4608      	mov	r0, r1
 800585a:	602b      	str	r3, [r5, #0]
 800585c:	f7fb fd07 	bl	800126e <_close>
 8005860:	1c43      	adds	r3, r0, #1
 8005862:	d102      	bne.n	800586a <_close_r+0x1a>
 8005864:	682b      	ldr	r3, [r5, #0]
 8005866:	b103      	cbz	r3, 800586a <_close_r+0x1a>
 8005868:	6023      	str	r3, [r4, #0]
 800586a:	bd38      	pop	{r3, r4, r5, pc}
 800586c:	200002e8 	.word	0x200002e8

08005870 <quorem>:
 8005870:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005874:	6903      	ldr	r3, [r0, #16]
 8005876:	690c      	ldr	r4, [r1, #16]
 8005878:	42a3      	cmp	r3, r4
 800587a:	4607      	mov	r7, r0
 800587c:	f2c0 8081 	blt.w	8005982 <quorem+0x112>
 8005880:	3c01      	subs	r4, #1
 8005882:	f101 0814 	add.w	r8, r1, #20
 8005886:	f100 0514 	add.w	r5, r0, #20
 800588a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800588e:	9301      	str	r3, [sp, #4]
 8005890:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005894:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005898:	3301      	adds	r3, #1
 800589a:	429a      	cmp	r2, r3
 800589c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80058a0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80058a4:	fbb2 f6f3 	udiv	r6, r2, r3
 80058a8:	d331      	bcc.n	800590e <quorem+0x9e>
 80058aa:	f04f 0e00 	mov.w	lr, #0
 80058ae:	4640      	mov	r0, r8
 80058b0:	46ac      	mov	ip, r5
 80058b2:	46f2      	mov	sl, lr
 80058b4:	f850 2b04 	ldr.w	r2, [r0], #4
 80058b8:	b293      	uxth	r3, r2
 80058ba:	fb06 e303 	mla	r3, r6, r3, lr
 80058be:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80058c2:	b29b      	uxth	r3, r3
 80058c4:	ebaa 0303 	sub.w	r3, sl, r3
 80058c8:	f8dc a000 	ldr.w	sl, [ip]
 80058cc:	0c12      	lsrs	r2, r2, #16
 80058ce:	fa13 f38a 	uxtah	r3, r3, sl
 80058d2:	fb06 e202 	mla	r2, r6, r2, lr
 80058d6:	9300      	str	r3, [sp, #0]
 80058d8:	9b00      	ldr	r3, [sp, #0]
 80058da:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80058de:	b292      	uxth	r2, r2
 80058e0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80058e4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80058e8:	f8bd 3000 	ldrh.w	r3, [sp]
 80058ec:	4581      	cmp	r9, r0
 80058ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80058f2:	f84c 3b04 	str.w	r3, [ip], #4
 80058f6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80058fa:	d2db      	bcs.n	80058b4 <quorem+0x44>
 80058fc:	f855 300b 	ldr.w	r3, [r5, fp]
 8005900:	b92b      	cbnz	r3, 800590e <quorem+0x9e>
 8005902:	9b01      	ldr	r3, [sp, #4]
 8005904:	3b04      	subs	r3, #4
 8005906:	429d      	cmp	r5, r3
 8005908:	461a      	mov	r2, r3
 800590a:	d32e      	bcc.n	800596a <quorem+0xfa>
 800590c:	613c      	str	r4, [r7, #16]
 800590e:	4638      	mov	r0, r7
 8005910:	f001 f900 	bl	8006b14 <__mcmp>
 8005914:	2800      	cmp	r0, #0
 8005916:	db24      	blt.n	8005962 <quorem+0xf2>
 8005918:	3601      	adds	r6, #1
 800591a:	4628      	mov	r0, r5
 800591c:	f04f 0c00 	mov.w	ip, #0
 8005920:	f858 2b04 	ldr.w	r2, [r8], #4
 8005924:	f8d0 e000 	ldr.w	lr, [r0]
 8005928:	b293      	uxth	r3, r2
 800592a:	ebac 0303 	sub.w	r3, ip, r3
 800592e:	0c12      	lsrs	r2, r2, #16
 8005930:	fa13 f38e 	uxtah	r3, r3, lr
 8005934:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005938:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800593c:	b29b      	uxth	r3, r3
 800593e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005942:	45c1      	cmp	r9, r8
 8005944:	f840 3b04 	str.w	r3, [r0], #4
 8005948:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800594c:	d2e8      	bcs.n	8005920 <quorem+0xb0>
 800594e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005952:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005956:	b922      	cbnz	r2, 8005962 <quorem+0xf2>
 8005958:	3b04      	subs	r3, #4
 800595a:	429d      	cmp	r5, r3
 800595c:	461a      	mov	r2, r3
 800595e:	d30a      	bcc.n	8005976 <quorem+0x106>
 8005960:	613c      	str	r4, [r7, #16]
 8005962:	4630      	mov	r0, r6
 8005964:	b003      	add	sp, #12
 8005966:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800596a:	6812      	ldr	r2, [r2, #0]
 800596c:	3b04      	subs	r3, #4
 800596e:	2a00      	cmp	r2, #0
 8005970:	d1cc      	bne.n	800590c <quorem+0x9c>
 8005972:	3c01      	subs	r4, #1
 8005974:	e7c7      	b.n	8005906 <quorem+0x96>
 8005976:	6812      	ldr	r2, [r2, #0]
 8005978:	3b04      	subs	r3, #4
 800597a:	2a00      	cmp	r2, #0
 800597c:	d1f0      	bne.n	8005960 <quorem+0xf0>
 800597e:	3c01      	subs	r4, #1
 8005980:	e7eb      	b.n	800595a <quorem+0xea>
 8005982:	2000      	movs	r0, #0
 8005984:	e7ee      	b.n	8005964 <quorem+0xf4>
	...

08005988 <_dtoa_r>:
 8005988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800598c:	ed2d 8b04 	vpush	{d8-d9}
 8005990:	ec57 6b10 	vmov	r6, r7, d0
 8005994:	b093      	sub	sp, #76	; 0x4c
 8005996:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005998:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800599c:	9106      	str	r1, [sp, #24]
 800599e:	ee10 aa10 	vmov	sl, s0
 80059a2:	4604      	mov	r4, r0
 80059a4:	9209      	str	r2, [sp, #36]	; 0x24
 80059a6:	930c      	str	r3, [sp, #48]	; 0x30
 80059a8:	46bb      	mov	fp, r7
 80059aa:	b975      	cbnz	r5, 80059ca <_dtoa_r+0x42>
 80059ac:	2010      	movs	r0, #16
 80059ae:	f7fe ff49 	bl	8004844 <malloc>
 80059b2:	4602      	mov	r2, r0
 80059b4:	6260      	str	r0, [r4, #36]	; 0x24
 80059b6:	b920      	cbnz	r0, 80059c2 <_dtoa_r+0x3a>
 80059b8:	4ba7      	ldr	r3, [pc, #668]	; (8005c58 <_dtoa_r+0x2d0>)
 80059ba:	21ea      	movs	r1, #234	; 0xea
 80059bc:	48a7      	ldr	r0, [pc, #668]	; (8005c5c <_dtoa_r+0x2d4>)
 80059be:	f7ff ff29 	bl	8005814 <__assert_func>
 80059c2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80059c6:	6005      	str	r5, [r0, #0]
 80059c8:	60c5      	str	r5, [r0, #12]
 80059ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80059cc:	6819      	ldr	r1, [r3, #0]
 80059ce:	b151      	cbz	r1, 80059e6 <_dtoa_r+0x5e>
 80059d0:	685a      	ldr	r2, [r3, #4]
 80059d2:	604a      	str	r2, [r1, #4]
 80059d4:	2301      	movs	r3, #1
 80059d6:	4093      	lsls	r3, r2
 80059d8:	608b      	str	r3, [r1, #8]
 80059da:	4620      	mov	r0, r4
 80059dc:	f000 fe58 	bl	8006690 <_Bfree>
 80059e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80059e2:	2200      	movs	r2, #0
 80059e4:	601a      	str	r2, [r3, #0]
 80059e6:	1e3b      	subs	r3, r7, #0
 80059e8:	bfaa      	itet	ge
 80059ea:	2300      	movge	r3, #0
 80059ec:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80059f0:	f8c8 3000 	strge.w	r3, [r8]
 80059f4:	4b9a      	ldr	r3, [pc, #616]	; (8005c60 <_dtoa_r+0x2d8>)
 80059f6:	bfbc      	itt	lt
 80059f8:	2201      	movlt	r2, #1
 80059fa:	f8c8 2000 	strlt.w	r2, [r8]
 80059fe:	ea33 030b 	bics.w	r3, r3, fp
 8005a02:	d11b      	bne.n	8005a3c <_dtoa_r+0xb4>
 8005a04:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005a06:	f242 730f 	movw	r3, #9999	; 0x270f
 8005a0a:	6013      	str	r3, [r2, #0]
 8005a0c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005a10:	4333      	orrs	r3, r6
 8005a12:	f000 8592 	beq.w	800653a <_dtoa_r+0xbb2>
 8005a16:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a18:	b963      	cbnz	r3, 8005a34 <_dtoa_r+0xac>
 8005a1a:	4b92      	ldr	r3, [pc, #584]	; (8005c64 <_dtoa_r+0x2dc>)
 8005a1c:	e022      	b.n	8005a64 <_dtoa_r+0xdc>
 8005a1e:	4b92      	ldr	r3, [pc, #584]	; (8005c68 <_dtoa_r+0x2e0>)
 8005a20:	9301      	str	r3, [sp, #4]
 8005a22:	3308      	adds	r3, #8
 8005a24:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005a26:	6013      	str	r3, [r2, #0]
 8005a28:	9801      	ldr	r0, [sp, #4]
 8005a2a:	b013      	add	sp, #76	; 0x4c
 8005a2c:	ecbd 8b04 	vpop	{d8-d9}
 8005a30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a34:	4b8b      	ldr	r3, [pc, #556]	; (8005c64 <_dtoa_r+0x2dc>)
 8005a36:	9301      	str	r3, [sp, #4]
 8005a38:	3303      	adds	r3, #3
 8005a3a:	e7f3      	b.n	8005a24 <_dtoa_r+0x9c>
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	2300      	movs	r3, #0
 8005a40:	4650      	mov	r0, sl
 8005a42:	4659      	mov	r1, fp
 8005a44:	f7fb f818 	bl	8000a78 <__aeabi_dcmpeq>
 8005a48:	ec4b ab19 	vmov	d9, sl, fp
 8005a4c:	4680      	mov	r8, r0
 8005a4e:	b158      	cbz	r0, 8005a68 <_dtoa_r+0xe0>
 8005a50:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005a52:	2301      	movs	r3, #1
 8005a54:	6013      	str	r3, [r2, #0]
 8005a56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	f000 856b 	beq.w	8006534 <_dtoa_r+0xbac>
 8005a5e:	4883      	ldr	r0, [pc, #524]	; (8005c6c <_dtoa_r+0x2e4>)
 8005a60:	6018      	str	r0, [r3, #0]
 8005a62:	1e43      	subs	r3, r0, #1
 8005a64:	9301      	str	r3, [sp, #4]
 8005a66:	e7df      	b.n	8005a28 <_dtoa_r+0xa0>
 8005a68:	ec4b ab10 	vmov	d0, sl, fp
 8005a6c:	aa10      	add	r2, sp, #64	; 0x40
 8005a6e:	a911      	add	r1, sp, #68	; 0x44
 8005a70:	4620      	mov	r0, r4
 8005a72:	f001 f8f5 	bl	8006c60 <__d2b>
 8005a76:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8005a7a:	ee08 0a10 	vmov	s16, r0
 8005a7e:	2d00      	cmp	r5, #0
 8005a80:	f000 8084 	beq.w	8005b8c <_dtoa_r+0x204>
 8005a84:	ee19 3a90 	vmov	r3, s19
 8005a88:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a8c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005a90:	4656      	mov	r6, sl
 8005a92:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005a96:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005a9a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8005a9e:	4b74      	ldr	r3, [pc, #464]	; (8005c70 <_dtoa_r+0x2e8>)
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	4630      	mov	r0, r6
 8005aa4:	4639      	mov	r1, r7
 8005aa6:	f7fa fbc7 	bl	8000238 <__aeabi_dsub>
 8005aaa:	a365      	add	r3, pc, #404	; (adr r3, 8005c40 <_dtoa_r+0x2b8>)
 8005aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ab0:	f7fa fd7a 	bl	80005a8 <__aeabi_dmul>
 8005ab4:	a364      	add	r3, pc, #400	; (adr r3, 8005c48 <_dtoa_r+0x2c0>)
 8005ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aba:	f7fa fbbf 	bl	800023c <__adddf3>
 8005abe:	4606      	mov	r6, r0
 8005ac0:	4628      	mov	r0, r5
 8005ac2:	460f      	mov	r7, r1
 8005ac4:	f7fa fd06 	bl	80004d4 <__aeabi_i2d>
 8005ac8:	a361      	add	r3, pc, #388	; (adr r3, 8005c50 <_dtoa_r+0x2c8>)
 8005aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ace:	f7fa fd6b 	bl	80005a8 <__aeabi_dmul>
 8005ad2:	4602      	mov	r2, r0
 8005ad4:	460b      	mov	r3, r1
 8005ad6:	4630      	mov	r0, r6
 8005ad8:	4639      	mov	r1, r7
 8005ada:	f7fa fbaf 	bl	800023c <__adddf3>
 8005ade:	4606      	mov	r6, r0
 8005ae0:	460f      	mov	r7, r1
 8005ae2:	f7fb f811 	bl	8000b08 <__aeabi_d2iz>
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	9000      	str	r0, [sp, #0]
 8005aea:	2300      	movs	r3, #0
 8005aec:	4630      	mov	r0, r6
 8005aee:	4639      	mov	r1, r7
 8005af0:	f7fa ffcc 	bl	8000a8c <__aeabi_dcmplt>
 8005af4:	b150      	cbz	r0, 8005b0c <_dtoa_r+0x184>
 8005af6:	9800      	ldr	r0, [sp, #0]
 8005af8:	f7fa fcec 	bl	80004d4 <__aeabi_i2d>
 8005afc:	4632      	mov	r2, r6
 8005afe:	463b      	mov	r3, r7
 8005b00:	f7fa ffba 	bl	8000a78 <__aeabi_dcmpeq>
 8005b04:	b910      	cbnz	r0, 8005b0c <_dtoa_r+0x184>
 8005b06:	9b00      	ldr	r3, [sp, #0]
 8005b08:	3b01      	subs	r3, #1
 8005b0a:	9300      	str	r3, [sp, #0]
 8005b0c:	9b00      	ldr	r3, [sp, #0]
 8005b0e:	2b16      	cmp	r3, #22
 8005b10:	d85a      	bhi.n	8005bc8 <_dtoa_r+0x240>
 8005b12:	9a00      	ldr	r2, [sp, #0]
 8005b14:	4b57      	ldr	r3, [pc, #348]	; (8005c74 <_dtoa_r+0x2ec>)
 8005b16:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b1e:	ec51 0b19 	vmov	r0, r1, d9
 8005b22:	f7fa ffb3 	bl	8000a8c <__aeabi_dcmplt>
 8005b26:	2800      	cmp	r0, #0
 8005b28:	d050      	beq.n	8005bcc <_dtoa_r+0x244>
 8005b2a:	9b00      	ldr	r3, [sp, #0]
 8005b2c:	3b01      	subs	r3, #1
 8005b2e:	9300      	str	r3, [sp, #0]
 8005b30:	2300      	movs	r3, #0
 8005b32:	930b      	str	r3, [sp, #44]	; 0x2c
 8005b34:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005b36:	1b5d      	subs	r5, r3, r5
 8005b38:	1e6b      	subs	r3, r5, #1
 8005b3a:	9305      	str	r3, [sp, #20]
 8005b3c:	bf45      	ittet	mi
 8005b3e:	f1c5 0301 	rsbmi	r3, r5, #1
 8005b42:	9304      	strmi	r3, [sp, #16]
 8005b44:	2300      	movpl	r3, #0
 8005b46:	2300      	movmi	r3, #0
 8005b48:	bf4c      	ite	mi
 8005b4a:	9305      	strmi	r3, [sp, #20]
 8005b4c:	9304      	strpl	r3, [sp, #16]
 8005b4e:	9b00      	ldr	r3, [sp, #0]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	db3d      	blt.n	8005bd0 <_dtoa_r+0x248>
 8005b54:	9b05      	ldr	r3, [sp, #20]
 8005b56:	9a00      	ldr	r2, [sp, #0]
 8005b58:	920a      	str	r2, [sp, #40]	; 0x28
 8005b5a:	4413      	add	r3, r2
 8005b5c:	9305      	str	r3, [sp, #20]
 8005b5e:	2300      	movs	r3, #0
 8005b60:	9307      	str	r3, [sp, #28]
 8005b62:	9b06      	ldr	r3, [sp, #24]
 8005b64:	2b09      	cmp	r3, #9
 8005b66:	f200 8089 	bhi.w	8005c7c <_dtoa_r+0x2f4>
 8005b6a:	2b05      	cmp	r3, #5
 8005b6c:	bfc4      	itt	gt
 8005b6e:	3b04      	subgt	r3, #4
 8005b70:	9306      	strgt	r3, [sp, #24]
 8005b72:	9b06      	ldr	r3, [sp, #24]
 8005b74:	f1a3 0302 	sub.w	r3, r3, #2
 8005b78:	bfcc      	ite	gt
 8005b7a:	2500      	movgt	r5, #0
 8005b7c:	2501      	movle	r5, #1
 8005b7e:	2b03      	cmp	r3, #3
 8005b80:	f200 8087 	bhi.w	8005c92 <_dtoa_r+0x30a>
 8005b84:	e8df f003 	tbb	[pc, r3]
 8005b88:	59383a2d 	.word	0x59383a2d
 8005b8c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005b90:	441d      	add	r5, r3
 8005b92:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005b96:	2b20      	cmp	r3, #32
 8005b98:	bfc1      	itttt	gt
 8005b9a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005b9e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005ba2:	fa0b f303 	lslgt.w	r3, fp, r3
 8005ba6:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005baa:	bfda      	itte	le
 8005bac:	f1c3 0320 	rsble	r3, r3, #32
 8005bb0:	fa06 f003 	lslle.w	r0, r6, r3
 8005bb4:	4318      	orrgt	r0, r3
 8005bb6:	f7fa fc7d 	bl	80004b4 <__aeabi_ui2d>
 8005bba:	2301      	movs	r3, #1
 8005bbc:	4606      	mov	r6, r0
 8005bbe:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005bc2:	3d01      	subs	r5, #1
 8005bc4:	930e      	str	r3, [sp, #56]	; 0x38
 8005bc6:	e76a      	b.n	8005a9e <_dtoa_r+0x116>
 8005bc8:	2301      	movs	r3, #1
 8005bca:	e7b2      	b.n	8005b32 <_dtoa_r+0x1aa>
 8005bcc:	900b      	str	r0, [sp, #44]	; 0x2c
 8005bce:	e7b1      	b.n	8005b34 <_dtoa_r+0x1ac>
 8005bd0:	9b04      	ldr	r3, [sp, #16]
 8005bd2:	9a00      	ldr	r2, [sp, #0]
 8005bd4:	1a9b      	subs	r3, r3, r2
 8005bd6:	9304      	str	r3, [sp, #16]
 8005bd8:	4253      	negs	r3, r2
 8005bda:	9307      	str	r3, [sp, #28]
 8005bdc:	2300      	movs	r3, #0
 8005bde:	930a      	str	r3, [sp, #40]	; 0x28
 8005be0:	e7bf      	b.n	8005b62 <_dtoa_r+0x1da>
 8005be2:	2300      	movs	r3, #0
 8005be4:	9308      	str	r3, [sp, #32]
 8005be6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	dc55      	bgt.n	8005c98 <_dtoa_r+0x310>
 8005bec:	2301      	movs	r3, #1
 8005bee:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005bf2:	461a      	mov	r2, r3
 8005bf4:	9209      	str	r2, [sp, #36]	; 0x24
 8005bf6:	e00c      	b.n	8005c12 <_dtoa_r+0x28a>
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	e7f3      	b.n	8005be4 <_dtoa_r+0x25c>
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005c00:	9308      	str	r3, [sp, #32]
 8005c02:	9b00      	ldr	r3, [sp, #0]
 8005c04:	4413      	add	r3, r2
 8005c06:	9302      	str	r3, [sp, #8]
 8005c08:	3301      	adds	r3, #1
 8005c0a:	2b01      	cmp	r3, #1
 8005c0c:	9303      	str	r3, [sp, #12]
 8005c0e:	bfb8      	it	lt
 8005c10:	2301      	movlt	r3, #1
 8005c12:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005c14:	2200      	movs	r2, #0
 8005c16:	6042      	str	r2, [r0, #4]
 8005c18:	2204      	movs	r2, #4
 8005c1a:	f102 0614 	add.w	r6, r2, #20
 8005c1e:	429e      	cmp	r6, r3
 8005c20:	6841      	ldr	r1, [r0, #4]
 8005c22:	d93d      	bls.n	8005ca0 <_dtoa_r+0x318>
 8005c24:	4620      	mov	r0, r4
 8005c26:	f000 fcf3 	bl	8006610 <_Balloc>
 8005c2a:	9001      	str	r0, [sp, #4]
 8005c2c:	2800      	cmp	r0, #0
 8005c2e:	d13b      	bne.n	8005ca8 <_dtoa_r+0x320>
 8005c30:	4b11      	ldr	r3, [pc, #68]	; (8005c78 <_dtoa_r+0x2f0>)
 8005c32:	4602      	mov	r2, r0
 8005c34:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005c38:	e6c0      	b.n	80059bc <_dtoa_r+0x34>
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	e7df      	b.n	8005bfe <_dtoa_r+0x276>
 8005c3e:	bf00      	nop
 8005c40:	636f4361 	.word	0x636f4361
 8005c44:	3fd287a7 	.word	0x3fd287a7
 8005c48:	8b60c8b3 	.word	0x8b60c8b3
 8005c4c:	3fc68a28 	.word	0x3fc68a28
 8005c50:	509f79fb 	.word	0x509f79fb
 8005c54:	3fd34413 	.word	0x3fd34413
 8005c58:	080070cf 	.word	0x080070cf
 8005c5c:	080070e6 	.word	0x080070e6
 8005c60:	7ff00000 	.word	0x7ff00000
 8005c64:	080070cb 	.word	0x080070cb
 8005c68:	080070c2 	.word	0x080070c2
 8005c6c:	08006f62 	.word	0x08006f62
 8005c70:	3ff80000 	.word	0x3ff80000
 8005c74:	080071e0 	.word	0x080071e0
 8005c78:	08007141 	.word	0x08007141
 8005c7c:	2501      	movs	r5, #1
 8005c7e:	2300      	movs	r3, #0
 8005c80:	9306      	str	r3, [sp, #24]
 8005c82:	9508      	str	r5, [sp, #32]
 8005c84:	f04f 33ff 	mov.w	r3, #4294967295
 8005c88:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	2312      	movs	r3, #18
 8005c90:	e7b0      	b.n	8005bf4 <_dtoa_r+0x26c>
 8005c92:	2301      	movs	r3, #1
 8005c94:	9308      	str	r3, [sp, #32]
 8005c96:	e7f5      	b.n	8005c84 <_dtoa_r+0x2fc>
 8005c98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c9a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005c9e:	e7b8      	b.n	8005c12 <_dtoa_r+0x28a>
 8005ca0:	3101      	adds	r1, #1
 8005ca2:	6041      	str	r1, [r0, #4]
 8005ca4:	0052      	lsls	r2, r2, #1
 8005ca6:	e7b8      	b.n	8005c1a <_dtoa_r+0x292>
 8005ca8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005caa:	9a01      	ldr	r2, [sp, #4]
 8005cac:	601a      	str	r2, [r3, #0]
 8005cae:	9b03      	ldr	r3, [sp, #12]
 8005cb0:	2b0e      	cmp	r3, #14
 8005cb2:	f200 809d 	bhi.w	8005df0 <_dtoa_r+0x468>
 8005cb6:	2d00      	cmp	r5, #0
 8005cb8:	f000 809a 	beq.w	8005df0 <_dtoa_r+0x468>
 8005cbc:	9b00      	ldr	r3, [sp, #0]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	dd32      	ble.n	8005d28 <_dtoa_r+0x3a0>
 8005cc2:	4ab7      	ldr	r2, [pc, #732]	; (8005fa0 <_dtoa_r+0x618>)
 8005cc4:	f003 030f 	and.w	r3, r3, #15
 8005cc8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005ccc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005cd0:	9b00      	ldr	r3, [sp, #0]
 8005cd2:	05d8      	lsls	r0, r3, #23
 8005cd4:	ea4f 1723 	mov.w	r7, r3, asr #4
 8005cd8:	d516      	bpl.n	8005d08 <_dtoa_r+0x380>
 8005cda:	4bb2      	ldr	r3, [pc, #712]	; (8005fa4 <_dtoa_r+0x61c>)
 8005cdc:	ec51 0b19 	vmov	r0, r1, d9
 8005ce0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005ce4:	f7fa fd8a 	bl	80007fc <__aeabi_ddiv>
 8005ce8:	f007 070f 	and.w	r7, r7, #15
 8005cec:	4682      	mov	sl, r0
 8005cee:	468b      	mov	fp, r1
 8005cf0:	2503      	movs	r5, #3
 8005cf2:	4eac      	ldr	r6, [pc, #688]	; (8005fa4 <_dtoa_r+0x61c>)
 8005cf4:	b957      	cbnz	r7, 8005d0c <_dtoa_r+0x384>
 8005cf6:	4642      	mov	r2, r8
 8005cf8:	464b      	mov	r3, r9
 8005cfa:	4650      	mov	r0, sl
 8005cfc:	4659      	mov	r1, fp
 8005cfe:	f7fa fd7d 	bl	80007fc <__aeabi_ddiv>
 8005d02:	4682      	mov	sl, r0
 8005d04:	468b      	mov	fp, r1
 8005d06:	e028      	b.n	8005d5a <_dtoa_r+0x3d2>
 8005d08:	2502      	movs	r5, #2
 8005d0a:	e7f2      	b.n	8005cf2 <_dtoa_r+0x36a>
 8005d0c:	07f9      	lsls	r1, r7, #31
 8005d0e:	d508      	bpl.n	8005d22 <_dtoa_r+0x39a>
 8005d10:	4640      	mov	r0, r8
 8005d12:	4649      	mov	r1, r9
 8005d14:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005d18:	f7fa fc46 	bl	80005a8 <__aeabi_dmul>
 8005d1c:	3501      	adds	r5, #1
 8005d1e:	4680      	mov	r8, r0
 8005d20:	4689      	mov	r9, r1
 8005d22:	107f      	asrs	r7, r7, #1
 8005d24:	3608      	adds	r6, #8
 8005d26:	e7e5      	b.n	8005cf4 <_dtoa_r+0x36c>
 8005d28:	f000 809b 	beq.w	8005e62 <_dtoa_r+0x4da>
 8005d2c:	9b00      	ldr	r3, [sp, #0]
 8005d2e:	4f9d      	ldr	r7, [pc, #628]	; (8005fa4 <_dtoa_r+0x61c>)
 8005d30:	425e      	negs	r6, r3
 8005d32:	4b9b      	ldr	r3, [pc, #620]	; (8005fa0 <_dtoa_r+0x618>)
 8005d34:	f006 020f 	and.w	r2, r6, #15
 8005d38:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d40:	ec51 0b19 	vmov	r0, r1, d9
 8005d44:	f7fa fc30 	bl	80005a8 <__aeabi_dmul>
 8005d48:	1136      	asrs	r6, r6, #4
 8005d4a:	4682      	mov	sl, r0
 8005d4c:	468b      	mov	fp, r1
 8005d4e:	2300      	movs	r3, #0
 8005d50:	2502      	movs	r5, #2
 8005d52:	2e00      	cmp	r6, #0
 8005d54:	d17a      	bne.n	8005e4c <_dtoa_r+0x4c4>
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d1d3      	bne.n	8005d02 <_dtoa_r+0x37a>
 8005d5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	f000 8082 	beq.w	8005e66 <_dtoa_r+0x4de>
 8005d62:	4b91      	ldr	r3, [pc, #580]	; (8005fa8 <_dtoa_r+0x620>)
 8005d64:	2200      	movs	r2, #0
 8005d66:	4650      	mov	r0, sl
 8005d68:	4659      	mov	r1, fp
 8005d6a:	f7fa fe8f 	bl	8000a8c <__aeabi_dcmplt>
 8005d6e:	2800      	cmp	r0, #0
 8005d70:	d079      	beq.n	8005e66 <_dtoa_r+0x4de>
 8005d72:	9b03      	ldr	r3, [sp, #12]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d076      	beq.n	8005e66 <_dtoa_r+0x4de>
 8005d78:	9b02      	ldr	r3, [sp, #8]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	dd36      	ble.n	8005dec <_dtoa_r+0x464>
 8005d7e:	9b00      	ldr	r3, [sp, #0]
 8005d80:	4650      	mov	r0, sl
 8005d82:	4659      	mov	r1, fp
 8005d84:	1e5f      	subs	r7, r3, #1
 8005d86:	2200      	movs	r2, #0
 8005d88:	4b88      	ldr	r3, [pc, #544]	; (8005fac <_dtoa_r+0x624>)
 8005d8a:	f7fa fc0d 	bl	80005a8 <__aeabi_dmul>
 8005d8e:	9e02      	ldr	r6, [sp, #8]
 8005d90:	4682      	mov	sl, r0
 8005d92:	468b      	mov	fp, r1
 8005d94:	3501      	adds	r5, #1
 8005d96:	4628      	mov	r0, r5
 8005d98:	f7fa fb9c 	bl	80004d4 <__aeabi_i2d>
 8005d9c:	4652      	mov	r2, sl
 8005d9e:	465b      	mov	r3, fp
 8005da0:	f7fa fc02 	bl	80005a8 <__aeabi_dmul>
 8005da4:	4b82      	ldr	r3, [pc, #520]	; (8005fb0 <_dtoa_r+0x628>)
 8005da6:	2200      	movs	r2, #0
 8005da8:	f7fa fa48 	bl	800023c <__adddf3>
 8005dac:	46d0      	mov	r8, sl
 8005dae:	46d9      	mov	r9, fp
 8005db0:	4682      	mov	sl, r0
 8005db2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8005db6:	2e00      	cmp	r6, #0
 8005db8:	d158      	bne.n	8005e6c <_dtoa_r+0x4e4>
 8005dba:	4b7e      	ldr	r3, [pc, #504]	; (8005fb4 <_dtoa_r+0x62c>)
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	4640      	mov	r0, r8
 8005dc0:	4649      	mov	r1, r9
 8005dc2:	f7fa fa39 	bl	8000238 <__aeabi_dsub>
 8005dc6:	4652      	mov	r2, sl
 8005dc8:	465b      	mov	r3, fp
 8005dca:	4680      	mov	r8, r0
 8005dcc:	4689      	mov	r9, r1
 8005dce:	f7fa fe7b 	bl	8000ac8 <__aeabi_dcmpgt>
 8005dd2:	2800      	cmp	r0, #0
 8005dd4:	f040 8295 	bne.w	8006302 <_dtoa_r+0x97a>
 8005dd8:	4652      	mov	r2, sl
 8005dda:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005dde:	4640      	mov	r0, r8
 8005de0:	4649      	mov	r1, r9
 8005de2:	f7fa fe53 	bl	8000a8c <__aeabi_dcmplt>
 8005de6:	2800      	cmp	r0, #0
 8005de8:	f040 8289 	bne.w	80062fe <_dtoa_r+0x976>
 8005dec:	ec5b ab19 	vmov	sl, fp, d9
 8005df0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	f2c0 8148 	blt.w	8006088 <_dtoa_r+0x700>
 8005df8:	9a00      	ldr	r2, [sp, #0]
 8005dfa:	2a0e      	cmp	r2, #14
 8005dfc:	f300 8144 	bgt.w	8006088 <_dtoa_r+0x700>
 8005e00:	4b67      	ldr	r3, [pc, #412]	; (8005fa0 <_dtoa_r+0x618>)
 8005e02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e06:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005e0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	f280 80d5 	bge.w	8005fbc <_dtoa_r+0x634>
 8005e12:	9b03      	ldr	r3, [sp, #12]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	f300 80d1 	bgt.w	8005fbc <_dtoa_r+0x634>
 8005e1a:	f040 826f 	bne.w	80062fc <_dtoa_r+0x974>
 8005e1e:	4b65      	ldr	r3, [pc, #404]	; (8005fb4 <_dtoa_r+0x62c>)
 8005e20:	2200      	movs	r2, #0
 8005e22:	4640      	mov	r0, r8
 8005e24:	4649      	mov	r1, r9
 8005e26:	f7fa fbbf 	bl	80005a8 <__aeabi_dmul>
 8005e2a:	4652      	mov	r2, sl
 8005e2c:	465b      	mov	r3, fp
 8005e2e:	f7fa fe41 	bl	8000ab4 <__aeabi_dcmpge>
 8005e32:	9e03      	ldr	r6, [sp, #12]
 8005e34:	4637      	mov	r7, r6
 8005e36:	2800      	cmp	r0, #0
 8005e38:	f040 8245 	bne.w	80062c6 <_dtoa_r+0x93e>
 8005e3c:	9d01      	ldr	r5, [sp, #4]
 8005e3e:	2331      	movs	r3, #49	; 0x31
 8005e40:	f805 3b01 	strb.w	r3, [r5], #1
 8005e44:	9b00      	ldr	r3, [sp, #0]
 8005e46:	3301      	adds	r3, #1
 8005e48:	9300      	str	r3, [sp, #0]
 8005e4a:	e240      	b.n	80062ce <_dtoa_r+0x946>
 8005e4c:	07f2      	lsls	r2, r6, #31
 8005e4e:	d505      	bpl.n	8005e5c <_dtoa_r+0x4d4>
 8005e50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e54:	f7fa fba8 	bl	80005a8 <__aeabi_dmul>
 8005e58:	3501      	adds	r5, #1
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	1076      	asrs	r6, r6, #1
 8005e5e:	3708      	adds	r7, #8
 8005e60:	e777      	b.n	8005d52 <_dtoa_r+0x3ca>
 8005e62:	2502      	movs	r5, #2
 8005e64:	e779      	b.n	8005d5a <_dtoa_r+0x3d2>
 8005e66:	9f00      	ldr	r7, [sp, #0]
 8005e68:	9e03      	ldr	r6, [sp, #12]
 8005e6a:	e794      	b.n	8005d96 <_dtoa_r+0x40e>
 8005e6c:	9901      	ldr	r1, [sp, #4]
 8005e6e:	4b4c      	ldr	r3, [pc, #304]	; (8005fa0 <_dtoa_r+0x618>)
 8005e70:	4431      	add	r1, r6
 8005e72:	910d      	str	r1, [sp, #52]	; 0x34
 8005e74:	9908      	ldr	r1, [sp, #32]
 8005e76:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005e7a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005e7e:	2900      	cmp	r1, #0
 8005e80:	d043      	beq.n	8005f0a <_dtoa_r+0x582>
 8005e82:	494d      	ldr	r1, [pc, #308]	; (8005fb8 <_dtoa_r+0x630>)
 8005e84:	2000      	movs	r0, #0
 8005e86:	f7fa fcb9 	bl	80007fc <__aeabi_ddiv>
 8005e8a:	4652      	mov	r2, sl
 8005e8c:	465b      	mov	r3, fp
 8005e8e:	f7fa f9d3 	bl	8000238 <__aeabi_dsub>
 8005e92:	9d01      	ldr	r5, [sp, #4]
 8005e94:	4682      	mov	sl, r0
 8005e96:	468b      	mov	fp, r1
 8005e98:	4649      	mov	r1, r9
 8005e9a:	4640      	mov	r0, r8
 8005e9c:	f7fa fe34 	bl	8000b08 <__aeabi_d2iz>
 8005ea0:	4606      	mov	r6, r0
 8005ea2:	f7fa fb17 	bl	80004d4 <__aeabi_i2d>
 8005ea6:	4602      	mov	r2, r0
 8005ea8:	460b      	mov	r3, r1
 8005eaa:	4640      	mov	r0, r8
 8005eac:	4649      	mov	r1, r9
 8005eae:	f7fa f9c3 	bl	8000238 <__aeabi_dsub>
 8005eb2:	3630      	adds	r6, #48	; 0x30
 8005eb4:	f805 6b01 	strb.w	r6, [r5], #1
 8005eb8:	4652      	mov	r2, sl
 8005eba:	465b      	mov	r3, fp
 8005ebc:	4680      	mov	r8, r0
 8005ebe:	4689      	mov	r9, r1
 8005ec0:	f7fa fde4 	bl	8000a8c <__aeabi_dcmplt>
 8005ec4:	2800      	cmp	r0, #0
 8005ec6:	d163      	bne.n	8005f90 <_dtoa_r+0x608>
 8005ec8:	4642      	mov	r2, r8
 8005eca:	464b      	mov	r3, r9
 8005ecc:	4936      	ldr	r1, [pc, #216]	; (8005fa8 <_dtoa_r+0x620>)
 8005ece:	2000      	movs	r0, #0
 8005ed0:	f7fa f9b2 	bl	8000238 <__aeabi_dsub>
 8005ed4:	4652      	mov	r2, sl
 8005ed6:	465b      	mov	r3, fp
 8005ed8:	f7fa fdd8 	bl	8000a8c <__aeabi_dcmplt>
 8005edc:	2800      	cmp	r0, #0
 8005ede:	f040 80b5 	bne.w	800604c <_dtoa_r+0x6c4>
 8005ee2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005ee4:	429d      	cmp	r5, r3
 8005ee6:	d081      	beq.n	8005dec <_dtoa_r+0x464>
 8005ee8:	4b30      	ldr	r3, [pc, #192]	; (8005fac <_dtoa_r+0x624>)
 8005eea:	2200      	movs	r2, #0
 8005eec:	4650      	mov	r0, sl
 8005eee:	4659      	mov	r1, fp
 8005ef0:	f7fa fb5a 	bl	80005a8 <__aeabi_dmul>
 8005ef4:	4b2d      	ldr	r3, [pc, #180]	; (8005fac <_dtoa_r+0x624>)
 8005ef6:	4682      	mov	sl, r0
 8005ef8:	468b      	mov	fp, r1
 8005efa:	4640      	mov	r0, r8
 8005efc:	4649      	mov	r1, r9
 8005efe:	2200      	movs	r2, #0
 8005f00:	f7fa fb52 	bl	80005a8 <__aeabi_dmul>
 8005f04:	4680      	mov	r8, r0
 8005f06:	4689      	mov	r9, r1
 8005f08:	e7c6      	b.n	8005e98 <_dtoa_r+0x510>
 8005f0a:	4650      	mov	r0, sl
 8005f0c:	4659      	mov	r1, fp
 8005f0e:	f7fa fb4b 	bl	80005a8 <__aeabi_dmul>
 8005f12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f14:	9d01      	ldr	r5, [sp, #4]
 8005f16:	930f      	str	r3, [sp, #60]	; 0x3c
 8005f18:	4682      	mov	sl, r0
 8005f1a:	468b      	mov	fp, r1
 8005f1c:	4649      	mov	r1, r9
 8005f1e:	4640      	mov	r0, r8
 8005f20:	f7fa fdf2 	bl	8000b08 <__aeabi_d2iz>
 8005f24:	4606      	mov	r6, r0
 8005f26:	f7fa fad5 	bl	80004d4 <__aeabi_i2d>
 8005f2a:	3630      	adds	r6, #48	; 0x30
 8005f2c:	4602      	mov	r2, r0
 8005f2e:	460b      	mov	r3, r1
 8005f30:	4640      	mov	r0, r8
 8005f32:	4649      	mov	r1, r9
 8005f34:	f7fa f980 	bl	8000238 <__aeabi_dsub>
 8005f38:	f805 6b01 	strb.w	r6, [r5], #1
 8005f3c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f3e:	429d      	cmp	r5, r3
 8005f40:	4680      	mov	r8, r0
 8005f42:	4689      	mov	r9, r1
 8005f44:	f04f 0200 	mov.w	r2, #0
 8005f48:	d124      	bne.n	8005f94 <_dtoa_r+0x60c>
 8005f4a:	4b1b      	ldr	r3, [pc, #108]	; (8005fb8 <_dtoa_r+0x630>)
 8005f4c:	4650      	mov	r0, sl
 8005f4e:	4659      	mov	r1, fp
 8005f50:	f7fa f974 	bl	800023c <__adddf3>
 8005f54:	4602      	mov	r2, r0
 8005f56:	460b      	mov	r3, r1
 8005f58:	4640      	mov	r0, r8
 8005f5a:	4649      	mov	r1, r9
 8005f5c:	f7fa fdb4 	bl	8000ac8 <__aeabi_dcmpgt>
 8005f60:	2800      	cmp	r0, #0
 8005f62:	d173      	bne.n	800604c <_dtoa_r+0x6c4>
 8005f64:	4652      	mov	r2, sl
 8005f66:	465b      	mov	r3, fp
 8005f68:	4913      	ldr	r1, [pc, #76]	; (8005fb8 <_dtoa_r+0x630>)
 8005f6a:	2000      	movs	r0, #0
 8005f6c:	f7fa f964 	bl	8000238 <__aeabi_dsub>
 8005f70:	4602      	mov	r2, r0
 8005f72:	460b      	mov	r3, r1
 8005f74:	4640      	mov	r0, r8
 8005f76:	4649      	mov	r1, r9
 8005f78:	f7fa fd88 	bl	8000a8c <__aeabi_dcmplt>
 8005f7c:	2800      	cmp	r0, #0
 8005f7e:	f43f af35 	beq.w	8005dec <_dtoa_r+0x464>
 8005f82:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005f84:	1e6b      	subs	r3, r5, #1
 8005f86:	930f      	str	r3, [sp, #60]	; 0x3c
 8005f88:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005f8c:	2b30      	cmp	r3, #48	; 0x30
 8005f8e:	d0f8      	beq.n	8005f82 <_dtoa_r+0x5fa>
 8005f90:	9700      	str	r7, [sp, #0]
 8005f92:	e049      	b.n	8006028 <_dtoa_r+0x6a0>
 8005f94:	4b05      	ldr	r3, [pc, #20]	; (8005fac <_dtoa_r+0x624>)
 8005f96:	f7fa fb07 	bl	80005a8 <__aeabi_dmul>
 8005f9a:	4680      	mov	r8, r0
 8005f9c:	4689      	mov	r9, r1
 8005f9e:	e7bd      	b.n	8005f1c <_dtoa_r+0x594>
 8005fa0:	080071e0 	.word	0x080071e0
 8005fa4:	080071b8 	.word	0x080071b8
 8005fa8:	3ff00000 	.word	0x3ff00000
 8005fac:	40240000 	.word	0x40240000
 8005fb0:	401c0000 	.word	0x401c0000
 8005fb4:	40140000 	.word	0x40140000
 8005fb8:	3fe00000 	.word	0x3fe00000
 8005fbc:	9d01      	ldr	r5, [sp, #4]
 8005fbe:	4656      	mov	r6, sl
 8005fc0:	465f      	mov	r7, fp
 8005fc2:	4642      	mov	r2, r8
 8005fc4:	464b      	mov	r3, r9
 8005fc6:	4630      	mov	r0, r6
 8005fc8:	4639      	mov	r1, r7
 8005fca:	f7fa fc17 	bl	80007fc <__aeabi_ddiv>
 8005fce:	f7fa fd9b 	bl	8000b08 <__aeabi_d2iz>
 8005fd2:	4682      	mov	sl, r0
 8005fd4:	f7fa fa7e 	bl	80004d4 <__aeabi_i2d>
 8005fd8:	4642      	mov	r2, r8
 8005fda:	464b      	mov	r3, r9
 8005fdc:	f7fa fae4 	bl	80005a8 <__aeabi_dmul>
 8005fe0:	4602      	mov	r2, r0
 8005fe2:	460b      	mov	r3, r1
 8005fe4:	4630      	mov	r0, r6
 8005fe6:	4639      	mov	r1, r7
 8005fe8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8005fec:	f7fa f924 	bl	8000238 <__aeabi_dsub>
 8005ff0:	f805 6b01 	strb.w	r6, [r5], #1
 8005ff4:	9e01      	ldr	r6, [sp, #4]
 8005ff6:	9f03      	ldr	r7, [sp, #12]
 8005ff8:	1bae      	subs	r6, r5, r6
 8005ffa:	42b7      	cmp	r7, r6
 8005ffc:	4602      	mov	r2, r0
 8005ffe:	460b      	mov	r3, r1
 8006000:	d135      	bne.n	800606e <_dtoa_r+0x6e6>
 8006002:	f7fa f91b 	bl	800023c <__adddf3>
 8006006:	4642      	mov	r2, r8
 8006008:	464b      	mov	r3, r9
 800600a:	4606      	mov	r6, r0
 800600c:	460f      	mov	r7, r1
 800600e:	f7fa fd5b 	bl	8000ac8 <__aeabi_dcmpgt>
 8006012:	b9d0      	cbnz	r0, 800604a <_dtoa_r+0x6c2>
 8006014:	4642      	mov	r2, r8
 8006016:	464b      	mov	r3, r9
 8006018:	4630      	mov	r0, r6
 800601a:	4639      	mov	r1, r7
 800601c:	f7fa fd2c 	bl	8000a78 <__aeabi_dcmpeq>
 8006020:	b110      	cbz	r0, 8006028 <_dtoa_r+0x6a0>
 8006022:	f01a 0f01 	tst.w	sl, #1
 8006026:	d110      	bne.n	800604a <_dtoa_r+0x6c2>
 8006028:	4620      	mov	r0, r4
 800602a:	ee18 1a10 	vmov	r1, s16
 800602e:	f000 fb2f 	bl	8006690 <_Bfree>
 8006032:	2300      	movs	r3, #0
 8006034:	9800      	ldr	r0, [sp, #0]
 8006036:	702b      	strb	r3, [r5, #0]
 8006038:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800603a:	3001      	adds	r0, #1
 800603c:	6018      	str	r0, [r3, #0]
 800603e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006040:	2b00      	cmp	r3, #0
 8006042:	f43f acf1 	beq.w	8005a28 <_dtoa_r+0xa0>
 8006046:	601d      	str	r5, [r3, #0]
 8006048:	e4ee      	b.n	8005a28 <_dtoa_r+0xa0>
 800604a:	9f00      	ldr	r7, [sp, #0]
 800604c:	462b      	mov	r3, r5
 800604e:	461d      	mov	r5, r3
 8006050:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006054:	2a39      	cmp	r2, #57	; 0x39
 8006056:	d106      	bne.n	8006066 <_dtoa_r+0x6de>
 8006058:	9a01      	ldr	r2, [sp, #4]
 800605a:	429a      	cmp	r2, r3
 800605c:	d1f7      	bne.n	800604e <_dtoa_r+0x6c6>
 800605e:	9901      	ldr	r1, [sp, #4]
 8006060:	2230      	movs	r2, #48	; 0x30
 8006062:	3701      	adds	r7, #1
 8006064:	700a      	strb	r2, [r1, #0]
 8006066:	781a      	ldrb	r2, [r3, #0]
 8006068:	3201      	adds	r2, #1
 800606a:	701a      	strb	r2, [r3, #0]
 800606c:	e790      	b.n	8005f90 <_dtoa_r+0x608>
 800606e:	4ba6      	ldr	r3, [pc, #664]	; (8006308 <_dtoa_r+0x980>)
 8006070:	2200      	movs	r2, #0
 8006072:	f7fa fa99 	bl	80005a8 <__aeabi_dmul>
 8006076:	2200      	movs	r2, #0
 8006078:	2300      	movs	r3, #0
 800607a:	4606      	mov	r6, r0
 800607c:	460f      	mov	r7, r1
 800607e:	f7fa fcfb 	bl	8000a78 <__aeabi_dcmpeq>
 8006082:	2800      	cmp	r0, #0
 8006084:	d09d      	beq.n	8005fc2 <_dtoa_r+0x63a>
 8006086:	e7cf      	b.n	8006028 <_dtoa_r+0x6a0>
 8006088:	9a08      	ldr	r2, [sp, #32]
 800608a:	2a00      	cmp	r2, #0
 800608c:	f000 80d7 	beq.w	800623e <_dtoa_r+0x8b6>
 8006090:	9a06      	ldr	r2, [sp, #24]
 8006092:	2a01      	cmp	r2, #1
 8006094:	f300 80ba 	bgt.w	800620c <_dtoa_r+0x884>
 8006098:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800609a:	2a00      	cmp	r2, #0
 800609c:	f000 80b2 	beq.w	8006204 <_dtoa_r+0x87c>
 80060a0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80060a4:	9e07      	ldr	r6, [sp, #28]
 80060a6:	9d04      	ldr	r5, [sp, #16]
 80060a8:	9a04      	ldr	r2, [sp, #16]
 80060aa:	441a      	add	r2, r3
 80060ac:	9204      	str	r2, [sp, #16]
 80060ae:	9a05      	ldr	r2, [sp, #20]
 80060b0:	2101      	movs	r1, #1
 80060b2:	441a      	add	r2, r3
 80060b4:	4620      	mov	r0, r4
 80060b6:	9205      	str	r2, [sp, #20]
 80060b8:	f000 fba2 	bl	8006800 <__i2b>
 80060bc:	4607      	mov	r7, r0
 80060be:	2d00      	cmp	r5, #0
 80060c0:	dd0c      	ble.n	80060dc <_dtoa_r+0x754>
 80060c2:	9b05      	ldr	r3, [sp, #20]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	dd09      	ble.n	80060dc <_dtoa_r+0x754>
 80060c8:	42ab      	cmp	r3, r5
 80060ca:	9a04      	ldr	r2, [sp, #16]
 80060cc:	bfa8      	it	ge
 80060ce:	462b      	movge	r3, r5
 80060d0:	1ad2      	subs	r2, r2, r3
 80060d2:	9204      	str	r2, [sp, #16]
 80060d4:	9a05      	ldr	r2, [sp, #20]
 80060d6:	1aed      	subs	r5, r5, r3
 80060d8:	1ad3      	subs	r3, r2, r3
 80060da:	9305      	str	r3, [sp, #20]
 80060dc:	9b07      	ldr	r3, [sp, #28]
 80060de:	b31b      	cbz	r3, 8006128 <_dtoa_r+0x7a0>
 80060e0:	9b08      	ldr	r3, [sp, #32]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	f000 80af 	beq.w	8006246 <_dtoa_r+0x8be>
 80060e8:	2e00      	cmp	r6, #0
 80060ea:	dd13      	ble.n	8006114 <_dtoa_r+0x78c>
 80060ec:	4639      	mov	r1, r7
 80060ee:	4632      	mov	r2, r6
 80060f0:	4620      	mov	r0, r4
 80060f2:	f000 fc45 	bl	8006980 <__pow5mult>
 80060f6:	ee18 2a10 	vmov	r2, s16
 80060fa:	4601      	mov	r1, r0
 80060fc:	4607      	mov	r7, r0
 80060fe:	4620      	mov	r0, r4
 8006100:	f000 fb94 	bl	800682c <__multiply>
 8006104:	ee18 1a10 	vmov	r1, s16
 8006108:	4680      	mov	r8, r0
 800610a:	4620      	mov	r0, r4
 800610c:	f000 fac0 	bl	8006690 <_Bfree>
 8006110:	ee08 8a10 	vmov	s16, r8
 8006114:	9b07      	ldr	r3, [sp, #28]
 8006116:	1b9a      	subs	r2, r3, r6
 8006118:	d006      	beq.n	8006128 <_dtoa_r+0x7a0>
 800611a:	ee18 1a10 	vmov	r1, s16
 800611e:	4620      	mov	r0, r4
 8006120:	f000 fc2e 	bl	8006980 <__pow5mult>
 8006124:	ee08 0a10 	vmov	s16, r0
 8006128:	2101      	movs	r1, #1
 800612a:	4620      	mov	r0, r4
 800612c:	f000 fb68 	bl	8006800 <__i2b>
 8006130:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006132:	2b00      	cmp	r3, #0
 8006134:	4606      	mov	r6, r0
 8006136:	f340 8088 	ble.w	800624a <_dtoa_r+0x8c2>
 800613a:	461a      	mov	r2, r3
 800613c:	4601      	mov	r1, r0
 800613e:	4620      	mov	r0, r4
 8006140:	f000 fc1e 	bl	8006980 <__pow5mult>
 8006144:	9b06      	ldr	r3, [sp, #24]
 8006146:	2b01      	cmp	r3, #1
 8006148:	4606      	mov	r6, r0
 800614a:	f340 8081 	ble.w	8006250 <_dtoa_r+0x8c8>
 800614e:	f04f 0800 	mov.w	r8, #0
 8006152:	6933      	ldr	r3, [r6, #16]
 8006154:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006158:	6918      	ldr	r0, [r3, #16]
 800615a:	f000 fb01 	bl	8006760 <__hi0bits>
 800615e:	f1c0 0020 	rsb	r0, r0, #32
 8006162:	9b05      	ldr	r3, [sp, #20]
 8006164:	4418      	add	r0, r3
 8006166:	f010 001f 	ands.w	r0, r0, #31
 800616a:	f000 8092 	beq.w	8006292 <_dtoa_r+0x90a>
 800616e:	f1c0 0320 	rsb	r3, r0, #32
 8006172:	2b04      	cmp	r3, #4
 8006174:	f340 808a 	ble.w	800628c <_dtoa_r+0x904>
 8006178:	f1c0 001c 	rsb	r0, r0, #28
 800617c:	9b04      	ldr	r3, [sp, #16]
 800617e:	4403      	add	r3, r0
 8006180:	9304      	str	r3, [sp, #16]
 8006182:	9b05      	ldr	r3, [sp, #20]
 8006184:	4403      	add	r3, r0
 8006186:	4405      	add	r5, r0
 8006188:	9305      	str	r3, [sp, #20]
 800618a:	9b04      	ldr	r3, [sp, #16]
 800618c:	2b00      	cmp	r3, #0
 800618e:	dd07      	ble.n	80061a0 <_dtoa_r+0x818>
 8006190:	ee18 1a10 	vmov	r1, s16
 8006194:	461a      	mov	r2, r3
 8006196:	4620      	mov	r0, r4
 8006198:	f000 fc4c 	bl	8006a34 <__lshift>
 800619c:	ee08 0a10 	vmov	s16, r0
 80061a0:	9b05      	ldr	r3, [sp, #20]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	dd05      	ble.n	80061b2 <_dtoa_r+0x82a>
 80061a6:	4631      	mov	r1, r6
 80061a8:	461a      	mov	r2, r3
 80061aa:	4620      	mov	r0, r4
 80061ac:	f000 fc42 	bl	8006a34 <__lshift>
 80061b0:	4606      	mov	r6, r0
 80061b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d06e      	beq.n	8006296 <_dtoa_r+0x90e>
 80061b8:	ee18 0a10 	vmov	r0, s16
 80061bc:	4631      	mov	r1, r6
 80061be:	f000 fca9 	bl	8006b14 <__mcmp>
 80061c2:	2800      	cmp	r0, #0
 80061c4:	da67      	bge.n	8006296 <_dtoa_r+0x90e>
 80061c6:	9b00      	ldr	r3, [sp, #0]
 80061c8:	3b01      	subs	r3, #1
 80061ca:	ee18 1a10 	vmov	r1, s16
 80061ce:	9300      	str	r3, [sp, #0]
 80061d0:	220a      	movs	r2, #10
 80061d2:	2300      	movs	r3, #0
 80061d4:	4620      	mov	r0, r4
 80061d6:	f000 fa7d 	bl	80066d4 <__multadd>
 80061da:	9b08      	ldr	r3, [sp, #32]
 80061dc:	ee08 0a10 	vmov	s16, r0
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	f000 81b1 	beq.w	8006548 <_dtoa_r+0xbc0>
 80061e6:	2300      	movs	r3, #0
 80061e8:	4639      	mov	r1, r7
 80061ea:	220a      	movs	r2, #10
 80061ec:	4620      	mov	r0, r4
 80061ee:	f000 fa71 	bl	80066d4 <__multadd>
 80061f2:	9b02      	ldr	r3, [sp, #8]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	4607      	mov	r7, r0
 80061f8:	f300 808e 	bgt.w	8006318 <_dtoa_r+0x990>
 80061fc:	9b06      	ldr	r3, [sp, #24]
 80061fe:	2b02      	cmp	r3, #2
 8006200:	dc51      	bgt.n	80062a6 <_dtoa_r+0x91e>
 8006202:	e089      	b.n	8006318 <_dtoa_r+0x990>
 8006204:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006206:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800620a:	e74b      	b.n	80060a4 <_dtoa_r+0x71c>
 800620c:	9b03      	ldr	r3, [sp, #12]
 800620e:	1e5e      	subs	r6, r3, #1
 8006210:	9b07      	ldr	r3, [sp, #28]
 8006212:	42b3      	cmp	r3, r6
 8006214:	bfbf      	itttt	lt
 8006216:	9b07      	ldrlt	r3, [sp, #28]
 8006218:	9607      	strlt	r6, [sp, #28]
 800621a:	1af2      	sublt	r2, r6, r3
 800621c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800621e:	bfb6      	itet	lt
 8006220:	189b      	addlt	r3, r3, r2
 8006222:	1b9e      	subge	r6, r3, r6
 8006224:	930a      	strlt	r3, [sp, #40]	; 0x28
 8006226:	9b03      	ldr	r3, [sp, #12]
 8006228:	bfb8      	it	lt
 800622a:	2600      	movlt	r6, #0
 800622c:	2b00      	cmp	r3, #0
 800622e:	bfb7      	itett	lt
 8006230:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8006234:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006238:	1a9d      	sublt	r5, r3, r2
 800623a:	2300      	movlt	r3, #0
 800623c:	e734      	b.n	80060a8 <_dtoa_r+0x720>
 800623e:	9e07      	ldr	r6, [sp, #28]
 8006240:	9d04      	ldr	r5, [sp, #16]
 8006242:	9f08      	ldr	r7, [sp, #32]
 8006244:	e73b      	b.n	80060be <_dtoa_r+0x736>
 8006246:	9a07      	ldr	r2, [sp, #28]
 8006248:	e767      	b.n	800611a <_dtoa_r+0x792>
 800624a:	9b06      	ldr	r3, [sp, #24]
 800624c:	2b01      	cmp	r3, #1
 800624e:	dc18      	bgt.n	8006282 <_dtoa_r+0x8fa>
 8006250:	f1ba 0f00 	cmp.w	sl, #0
 8006254:	d115      	bne.n	8006282 <_dtoa_r+0x8fa>
 8006256:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800625a:	b993      	cbnz	r3, 8006282 <_dtoa_r+0x8fa>
 800625c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006260:	0d1b      	lsrs	r3, r3, #20
 8006262:	051b      	lsls	r3, r3, #20
 8006264:	b183      	cbz	r3, 8006288 <_dtoa_r+0x900>
 8006266:	9b04      	ldr	r3, [sp, #16]
 8006268:	3301      	adds	r3, #1
 800626a:	9304      	str	r3, [sp, #16]
 800626c:	9b05      	ldr	r3, [sp, #20]
 800626e:	3301      	adds	r3, #1
 8006270:	9305      	str	r3, [sp, #20]
 8006272:	f04f 0801 	mov.w	r8, #1
 8006276:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006278:	2b00      	cmp	r3, #0
 800627a:	f47f af6a 	bne.w	8006152 <_dtoa_r+0x7ca>
 800627e:	2001      	movs	r0, #1
 8006280:	e76f      	b.n	8006162 <_dtoa_r+0x7da>
 8006282:	f04f 0800 	mov.w	r8, #0
 8006286:	e7f6      	b.n	8006276 <_dtoa_r+0x8ee>
 8006288:	4698      	mov	r8, r3
 800628a:	e7f4      	b.n	8006276 <_dtoa_r+0x8ee>
 800628c:	f43f af7d 	beq.w	800618a <_dtoa_r+0x802>
 8006290:	4618      	mov	r0, r3
 8006292:	301c      	adds	r0, #28
 8006294:	e772      	b.n	800617c <_dtoa_r+0x7f4>
 8006296:	9b03      	ldr	r3, [sp, #12]
 8006298:	2b00      	cmp	r3, #0
 800629a:	dc37      	bgt.n	800630c <_dtoa_r+0x984>
 800629c:	9b06      	ldr	r3, [sp, #24]
 800629e:	2b02      	cmp	r3, #2
 80062a0:	dd34      	ble.n	800630c <_dtoa_r+0x984>
 80062a2:	9b03      	ldr	r3, [sp, #12]
 80062a4:	9302      	str	r3, [sp, #8]
 80062a6:	9b02      	ldr	r3, [sp, #8]
 80062a8:	b96b      	cbnz	r3, 80062c6 <_dtoa_r+0x93e>
 80062aa:	4631      	mov	r1, r6
 80062ac:	2205      	movs	r2, #5
 80062ae:	4620      	mov	r0, r4
 80062b0:	f000 fa10 	bl	80066d4 <__multadd>
 80062b4:	4601      	mov	r1, r0
 80062b6:	4606      	mov	r6, r0
 80062b8:	ee18 0a10 	vmov	r0, s16
 80062bc:	f000 fc2a 	bl	8006b14 <__mcmp>
 80062c0:	2800      	cmp	r0, #0
 80062c2:	f73f adbb 	bgt.w	8005e3c <_dtoa_r+0x4b4>
 80062c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062c8:	9d01      	ldr	r5, [sp, #4]
 80062ca:	43db      	mvns	r3, r3
 80062cc:	9300      	str	r3, [sp, #0]
 80062ce:	f04f 0800 	mov.w	r8, #0
 80062d2:	4631      	mov	r1, r6
 80062d4:	4620      	mov	r0, r4
 80062d6:	f000 f9db 	bl	8006690 <_Bfree>
 80062da:	2f00      	cmp	r7, #0
 80062dc:	f43f aea4 	beq.w	8006028 <_dtoa_r+0x6a0>
 80062e0:	f1b8 0f00 	cmp.w	r8, #0
 80062e4:	d005      	beq.n	80062f2 <_dtoa_r+0x96a>
 80062e6:	45b8      	cmp	r8, r7
 80062e8:	d003      	beq.n	80062f2 <_dtoa_r+0x96a>
 80062ea:	4641      	mov	r1, r8
 80062ec:	4620      	mov	r0, r4
 80062ee:	f000 f9cf 	bl	8006690 <_Bfree>
 80062f2:	4639      	mov	r1, r7
 80062f4:	4620      	mov	r0, r4
 80062f6:	f000 f9cb 	bl	8006690 <_Bfree>
 80062fa:	e695      	b.n	8006028 <_dtoa_r+0x6a0>
 80062fc:	2600      	movs	r6, #0
 80062fe:	4637      	mov	r7, r6
 8006300:	e7e1      	b.n	80062c6 <_dtoa_r+0x93e>
 8006302:	9700      	str	r7, [sp, #0]
 8006304:	4637      	mov	r7, r6
 8006306:	e599      	b.n	8005e3c <_dtoa_r+0x4b4>
 8006308:	40240000 	.word	0x40240000
 800630c:	9b08      	ldr	r3, [sp, #32]
 800630e:	2b00      	cmp	r3, #0
 8006310:	f000 80ca 	beq.w	80064a8 <_dtoa_r+0xb20>
 8006314:	9b03      	ldr	r3, [sp, #12]
 8006316:	9302      	str	r3, [sp, #8]
 8006318:	2d00      	cmp	r5, #0
 800631a:	dd05      	ble.n	8006328 <_dtoa_r+0x9a0>
 800631c:	4639      	mov	r1, r7
 800631e:	462a      	mov	r2, r5
 8006320:	4620      	mov	r0, r4
 8006322:	f000 fb87 	bl	8006a34 <__lshift>
 8006326:	4607      	mov	r7, r0
 8006328:	f1b8 0f00 	cmp.w	r8, #0
 800632c:	d05b      	beq.n	80063e6 <_dtoa_r+0xa5e>
 800632e:	6879      	ldr	r1, [r7, #4]
 8006330:	4620      	mov	r0, r4
 8006332:	f000 f96d 	bl	8006610 <_Balloc>
 8006336:	4605      	mov	r5, r0
 8006338:	b928      	cbnz	r0, 8006346 <_dtoa_r+0x9be>
 800633a:	4b87      	ldr	r3, [pc, #540]	; (8006558 <_dtoa_r+0xbd0>)
 800633c:	4602      	mov	r2, r0
 800633e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006342:	f7ff bb3b 	b.w	80059bc <_dtoa_r+0x34>
 8006346:	693a      	ldr	r2, [r7, #16]
 8006348:	3202      	adds	r2, #2
 800634a:	0092      	lsls	r2, r2, #2
 800634c:	f107 010c 	add.w	r1, r7, #12
 8006350:	300c      	adds	r0, #12
 8006352:	f7fe fa7f 	bl	8004854 <memcpy>
 8006356:	2201      	movs	r2, #1
 8006358:	4629      	mov	r1, r5
 800635a:	4620      	mov	r0, r4
 800635c:	f000 fb6a 	bl	8006a34 <__lshift>
 8006360:	9b01      	ldr	r3, [sp, #4]
 8006362:	f103 0901 	add.w	r9, r3, #1
 8006366:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800636a:	4413      	add	r3, r2
 800636c:	9305      	str	r3, [sp, #20]
 800636e:	f00a 0301 	and.w	r3, sl, #1
 8006372:	46b8      	mov	r8, r7
 8006374:	9304      	str	r3, [sp, #16]
 8006376:	4607      	mov	r7, r0
 8006378:	4631      	mov	r1, r6
 800637a:	ee18 0a10 	vmov	r0, s16
 800637e:	f7ff fa77 	bl	8005870 <quorem>
 8006382:	4641      	mov	r1, r8
 8006384:	9002      	str	r0, [sp, #8]
 8006386:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800638a:	ee18 0a10 	vmov	r0, s16
 800638e:	f000 fbc1 	bl	8006b14 <__mcmp>
 8006392:	463a      	mov	r2, r7
 8006394:	9003      	str	r0, [sp, #12]
 8006396:	4631      	mov	r1, r6
 8006398:	4620      	mov	r0, r4
 800639a:	f000 fbd7 	bl	8006b4c <__mdiff>
 800639e:	68c2      	ldr	r2, [r0, #12]
 80063a0:	f109 3bff 	add.w	fp, r9, #4294967295
 80063a4:	4605      	mov	r5, r0
 80063a6:	bb02      	cbnz	r2, 80063ea <_dtoa_r+0xa62>
 80063a8:	4601      	mov	r1, r0
 80063aa:	ee18 0a10 	vmov	r0, s16
 80063ae:	f000 fbb1 	bl	8006b14 <__mcmp>
 80063b2:	4602      	mov	r2, r0
 80063b4:	4629      	mov	r1, r5
 80063b6:	4620      	mov	r0, r4
 80063b8:	9207      	str	r2, [sp, #28]
 80063ba:	f000 f969 	bl	8006690 <_Bfree>
 80063be:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80063c2:	ea43 0102 	orr.w	r1, r3, r2
 80063c6:	9b04      	ldr	r3, [sp, #16]
 80063c8:	430b      	orrs	r3, r1
 80063ca:	464d      	mov	r5, r9
 80063cc:	d10f      	bne.n	80063ee <_dtoa_r+0xa66>
 80063ce:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80063d2:	d02a      	beq.n	800642a <_dtoa_r+0xaa2>
 80063d4:	9b03      	ldr	r3, [sp, #12]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	dd02      	ble.n	80063e0 <_dtoa_r+0xa58>
 80063da:	9b02      	ldr	r3, [sp, #8]
 80063dc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80063e0:	f88b a000 	strb.w	sl, [fp]
 80063e4:	e775      	b.n	80062d2 <_dtoa_r+0x94a>
 80063e6:	4638      	mov	r0, r7
 80063e8:	e7ba      	b.n	8006360 <_dtoa_r+0x9d8>
 80063ea:	2201      	movs	r2, #1
 80063ec:	e7e2      	b.n	80063b4 <_dtoa_r+0xa2c>
 80063ee:	9b03      	ldr	r3, [sp, #12]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	db04      	blt.n	80063fe <_dtoa_r+0xa76>
 80063f4:	9906      	ldr	r1, [sp, #24]
 80063f6:	430b      	orrs	r3, r1
 80063f8:	9904      	ldr	r1, [sp, #16]
 80063fa:	430b      	orrs	r3, r1
 80063fc:	d122      	bne.n	8006444 <_dtoa_r+0xabc>
 80063fe:	2a00      	cmp	r2, #0
 8006400:	ddee      	ble.n	80063e0 <_dtoa_r+0xa58>
 8006402:	ee18 1a10 	vmov	r1, s16
 8006406:	2201      	movs	r2, #1
 8006408:	4620      	mov	r0, r4
 800640a:	f000 fb13 	bl	8006a34 <__lshift>
 800640e:	4631      	mov	r1, r6
 8006410:	ee08 0a10 	vmov	s16, r0
 8006414:	f000 fb7e 	bl	8006b14 <__mcmp>
 8006418:	2800      	cmp	r0, #0
 800641a:	dc03      	bgt.n	8006424 <_dtoa_r+0xa9c>
 800641c:	d1e0      	bne.n	80063e0 <_dtoa_r+0xa58>
 800641e:	f01a 0f01 	tst.w	sl, #1
 8006422:	d0dd      	beq.n	80063e0 <_dtoa_r+0xa58>
 8006424:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006428:	d1d7      	bne.n	80063da <_dtoa_r+0xa52>
 800642a:	2339      	movs	r3, #57	; 0x39
 800642c:	f88b 3000 	strb.w	r3, [fp]
 8006430:	462b      	mov	r3, r5
 8006432:	461d      	mov	r5, r3
 8006434:	3b01      	subs	r3, #1
 8006436:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800643a:	2a39      	cmp	r2, #57	; 0x39
 800643c:	d071      	beq.n	8006522 <_dtoa_r+0xb9a>
 800643e:	3201      	adds	r2, #1
 8006440:	701a      	strb	r2, [r3, #0]
 8006442:	e746      	b.n	80062d2 <_dtoa_r+0x94a>
 8006444:	2a00      	cmp	r2, #0
 8006446:	dd07      	ble.n	8006458 <_dtoa_r+0xad0>
 8006448:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800644c:	d0ed      	beq.n	800642a <_dtoa_r+0xaa2>
 800644e:	f10a 0301 	add.w	r3, sl, #1
 8006452:	f88b 3000 	strb.w	r3, [fp]
 8006456:	e73c      	b.n	80062d2 <_dtoa_r+0x94a>
 8006458:	9b05      	ldr	r3, [sp, #20]
 800645a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800645e:	4599      	cmp	r9, r3
 8006460:	d047      	beq.n	80064f2 <_dtoa_r+0xb6a>
 8006462:	ee18 1a10 	vmov	r1, s16
 8006466:	2300      	movs	r3, #0
 8006468:	220a      	movs	r2, #10
 800646a:	4620      	mov	r0, r4
 800646c:	f000 f932 	bl	80066d4 <__multadd>
 8006470:	45b8      	cmp	r8, r7
 8006472:	ee08 0a10 	vmov	s16, r0
 8006476:	f04f 0300 	mov.w	r3, #0
 800647a:	f04f 020a 	mov.w	r2, #10
 800647e:	4641      	mov	r1, r8
 8006480:	4620      	mov	r0, r4
 8006482:	d106      	bne.n	8006492 <_dtoa_r+0xb0a>
 8006484:	f000 f926 	bl	80066d4 <__multadd>
 8006488:	4680      	mov	r8, r0
 800648a:	4607      	mov	r7, r0
 800648c:	f109 0901 	add.w	r9, r9, #1
 8006490:	e772      	b.n	8006378 <_dtoa_r+0x9f0>
 8006492:	f000 f91f 	bl	80066d4 <__multadd>
 8006496:	4639      	mov	r1, r7
 8006498:	4680      	mov	r8, r0
 800649a:	2300      	movs	r3, #0
 800649c:	220a      	movs	r2, #10
 800649e:	4620      	mov	r0, r4
 80064a0:	f000 f918 	bl	80066d4 <__multadd>
 80064a4:	4607      	mov	r7, r0
 80064a6:	e7f1      	b.n	800648c <_dtoa_r+0xb04>
 80064a8:	9b03      	ldr	r3, [sp, #12]
 80064aa:	9302      	str	r3, [sp, #8]
 80064ac:	9d01      	ldr	r5, [sp, #4]
 80064ae:	ee18 0a10 	vmov	r0, s16
 80064b2:	4631      	mov	r1, r6
 80064b4:	f7ff f9dc 	bl	8005870 <quorem>
 80064b8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80064bc:	9b01      	ldr	r3, [sp, #4]
 80064be:	f805 ab01 	strb.w	sl, [r5], #1
 80064c2:	1aea      	subs	r2, r5, r3
 80064c4:	9b02      	ldr	r3, [sp, #8]
 80064c6:	4293      	cmp	r3, r2
 80064c8:	dd09      	ble.n	80064de <_dtoa_r+0xb56>
 80064ca:	ee18 1a10 	vmov	r1, s16
 80064ce:	2300      	movs	r3, #0
 80064d0:	220a      	movs	r2, #10
 80064d2:	4620      	mov	r0, r4
 80064d4:	f000 f8fe 	bl	80066d4 <__multadd>
 80064d8:	ee08 0a10 	vmov	s16, r0
 80064dc:	e7e7      	b.n	80064ae <_dtoa_r+0xb26>
 80064de:	9b02      	ldr	r3, [sp, #8]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	bfc8      	it	gt
 80064e4:	461d      	movgt	r5, r3
 80064e6:	9b01      	ldr	r3, [sp, #4]
 80064e8:	bfd8      	it	le
 80064ea:	2501      	movle	r5, #1
 80064ec:	441d      	add	r5, r3
 80064ee:	f04f 0800 	mov.w	r8, #0
 80064f2:	ee18 1a10 	vmov	r1, s16
 80064f6:	2201      	movs	r2, #1
 80064f8:	4620      	mov	r0, r4
 80064fa:	f000 fa9b 	bl	8006a34 <__lshift>
 80064fe:	4631      	mov	r1, r6
 8006500:	ee08 0a10 	vmov	s16, r0
 8006504:	f000 fb06 	bl	8006b14 <__mcmp>
 8006508:	2800      	cmp	r0, #0
 800650a:	dc91      	bgt.n	8006430 <_dtoa_r+0xaa8>
 800650c:	d102      	bne.n	8006514 <_dtoa_r+0xb8c>
 800650e:	f01a 0f01 	tst.w	sl, #1
 8006512:	d18d      	bne.n	8006430 <_dtoa_r+0xaa8>
 8006514:	462b      	mov	r3, r5
 8006516:	461d      	mov	r5, r3
 8006518:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800651c:	2a30      	cmp	r2, #48	; 0x30
 800651e:	d0fa      	beq.n	8006516 <_dtoa_r+0xb8e>
 8006520:	e6d7      	b.n	80062d2 <_dtoa_r+0x94a>
 8006522:	9a01      	ldr	r2, [sp, #4]
 8006524:	429a      	cmp	r2, r3
 8006526:	d184      	bne.n	8006432 <_dtoa_r+0xaaa>
 8006528:	9b00      	ldr	r3, [sp, #0]
 800652a:	3301      	adds	r3, #1
 800652c:	9300      	str	r3, [sp, #0]
 800652e:	2331      	movs	r3, #49	; 0x31
 8006530:	7013      	strb	r3, [r2, #0]
 8006532:	e6ce      	b.n	80062d2 <_dtoa_r+0x94a>
 8006534:	4b09      	ldr	r3, [pc, #36]	; (800655c <_dtoa_r+0xbd4>)
 8006536:	f7ff ba95 	b.w	8005a64 <_dtoa_r+0xdc>
 800653a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800653c:	2b00      	cmp	r3, #0
 800653e:	f47f aa6e 	bne.w	8005a1e <_dtoa_r+0x96>
 8006542:	4b07      	ldr	r3, [pc, #28]	; (8006560 <_dtoa_r+0xbd8>)
 8006544:	f7ff ba8e 	b.w	8005a64 <_dtoa_r+0xdc>
 8006548:	9b02      	ldr	r3, [sp, #8]
 800654a:	2b00      	cmp	r3, #0
 800654c:	dcae      	bgt.n	80064ac <_dtoa_r+0xb24>
 800654e:	9b06      	ldr	r3, [sp, #24]
 8006550:	2b02      	cmp	r3, #2
 8006552:	f73f aea8 	bgt.w	80062a6 <_dtoa_r+0x91e>
 8006556:	e7a9      	b.n	80064ac <_dtoa_r+0xb24>
 8006558:	08007141 	.word	0x08007141
 800655c:	08006f61 	.word	0x08006f61
 8006560:	080070c2 	.word	0x080070c2

08006564 <_fstat_r>:
 8006564:	b538      	push	{r3, r4, r5, lr}
 8006566:	4d07      	ldr	r5, [pc, #28]	; (8006584 <_fstat_r+0x20>)
 8006568:	2300      	movs	r3, #0
 800656a:	4604      	mov	r4, r0
 800656c:	4608      	mov	r0, r1
 800656e:	4611      	mov	r1, r2
 8006570:	602b      	str	r3, [r5, #0]
 8006572:	f7fa fe88 	bl	8001286 <_fstat>
 8006576:	1c43      	adds	r3, r0, #1
 8006578:	d102      	bne.n	8006580 <_fstat_r+0x1c>
 800657a:	682b      	ldr	r3, [r5, #0]
 800657c:	b103      	cbz	r3, 8006580 <_fstat_r+0x1c>
 800657e:	6023      	str	r3, [r4, #0]
 8006580:	bd38      	pop	{r3, r4, r5, pc}
 8006582:	bf00      	nop
 8006584:	200002e8 	.word	0x200002e8

08006588 <_isatty_r>:
 8006588:	b538      	push	{r3, r4, r5, lr}
 800658a:	4d06      	ldr	r5, [pc, #24]	; (80065a4 <_isatty_r+0x1c>)
 800658c:	2300      	movs	r3, #0
 800658e:	4604      	mov	r4, r0
 8006590:	4608      	mov	r0, r1
 8006592:	602b      	str	r3, [r5, #0]
 8006594:	f7fa fe87 	bl	80012a6 <_isatty>
 8006598:	1c43      	adds	r3, r0, #1
 800659a:	d102      	bne.n	80065a2 <_isatty_r+0x1a>
 800659c:	682b      	ldr	r3, [r5, #0]
 800659e:	b103      	cbz	r3, 80065a2 <_isatty_r+0x1a>
 80065a0:	6023      	str	r3, [r4, #0]
 80065a2:	bd38      	pop	{r3, r4, r5, pc}
 80065a4:	200002e8 	.word	0x200002e8

080065a8 <_localeconv_r>:
 80065a8:	4800      	ldr	r0, [pc, #0]	; (80065ac <_localeconv_r+0x4>)
 80065aa:	4770      	bx	lr
 80065ac:	20000168 	.word	0x20000168

080065b0 <_lseek_r>:
 80065b0:	b538      	push	{r3, r4, r5, lr}
 80065b2:	4d07      	ldr	r5, [pc, #28]	; (80065d0 <_lseek_r+0x20>)
 80065b4:	4604      	mov	r4, r0
 80065b6:	4608      	mov	r0, r1
 80065b8:	4611      	mov	r1, r2
 80065ba:	2200      	movs	r2, #0
 80065bc:	602a      	str	r2, [r5, #0]
 80065be:	461a      	mov	r2, r3
 80065c0:	f7fa fe7c 	bl	80012bc <_lseek>
 80065c4:	1c43      	adds	r3, r0, #1
 80065c6:	d102      	bne.n	80065ce <_lseek_r+0x1e>
 80065c8:	682b      	ldr	r3, [r5, #0]
 80065ca:	b103      	cbz	r3, 80065ce <_lseek_r+0x1e>
 80065cc:	6023      	str	r3, [r4, #0]
 80065ce:	bd38      	pop	{r3, r4, r5, pc}
 80065d0:	200002e8 	.word	0x200002e8

080065d4 <__ascii_mbtowc>:
 80065d4:	b082      	sub	sp, #8
 80065d6:	b901      	cbnz	r1, 80065da <__ascii_mbtowc+0x6>
 80065d8:	a901      	add	r1, sp, #4
 80065da:	b142      	cbz	r2, 80065ee <__ascii_mbtowc+0x1a>
 80065dc:	b14b      	cbz	r3, 80065f2 <__ascii_mbtowc+0x1e>
 80065de:	7813      	ldrb	r3, [r2, #0]
 80065e0:	600b      	str	r3, [r1, #0]
 80065e2:	7812      	ldrb	r2, [r2, #0]
 80065e4:	1e10      	subs	r0, r2, #0
 80065e6:	bf18      	it	ne
 80065e8:	2001      	movne	r0, #1
 80065ea:	b002      	add	sp, #8
 80065ec:	4770      	bx	lr
 80065ee:	4610      	mov	r0, r2
 80065f0:	e7fb      	b.n	80065ea <__ascii_mbtowc+0x16>
 80065f2:	f06f 0001 	mvn.w	r0, #1
 80065f6:	e7f8      	b.n	80065ea <__ascii_mbtowc+0x16>

080065f8 <__malloc_lock>:
 80065f8:	4801      	ldr	r0, [pc, #4]	; (8006600 <__malloc_lock+0x8>)
 80065fa:	f7fe b8bc 	b.w	8004776 <__retarget_lock_acquire_recursive>
 80065fe:	bf00      	nop
 8006600:	200002dc 	.word	0x200002dc

08006604 <__malloc_unlock>:
 8006604:	4801      	ldr	r0, [pc, #4]	; (800660c <__malloc_unlock+0x8>)
 8006606:	f7fe b8b7 	b.w	8004778 <__retarget_lock_release_recursive>
 800660a:	bf00      	nop
 800660c:	200002dc 	.word	0x200002dc

08006610 <_Balloc>:
 8006610:	b570      	push	{r4, r5, r6, lr}
 8006612:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006614:	4604      	mov	r4, r0
 8006616:	460d      	mov	r5, r1
 8006618:	b976      	cbnz	r6, 8006638 <_Balloc+0x28>
 800661a:	2010      	movs	r0, #16
 800661c:	f7fe f912 	bl	8004844 <malloc>
 8006620:	4602      	mov	r2, r0
 8006622:	6260      	str	r0, [r4, #36]	; 0x24
 8006624:	b920      	cbnz	r0, 8006630 <_Balloc+0x20>
 8006626:	4b18      	ldr	r3, [pc, #96]	; (8006688 <_Balloc+0x78>)
 8006628:	4818      	ldr	r0, [pc, #96]	; (800668c <_Balloc+0x7c>)
 800662a:	2166      	movs	r1, #102	; 0x66
 800662c:	f7ff f8f2 	bl	8005814 <__assert_func>
 8006630:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006634:	6006      	str	r6, [r0, #0]
 8006636:	60c6      	str	r6, [r0, #12]
 8006638:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800663a:	68f3      	ldr	r3, [r6, #12]
 800663c:	b183      	cbz	r3, 8006660 <_Balloc+0x50>
 800663e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006640:	68db      	ldr	r3, [r3, #12]
 8006642:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006646:	b9b8      	cbnz	r0, 8006678 <_Balloc+0x68>
 8006648:	2101      	movs	r1, #1
 800664a:	fa01 f605 	lsl.w	r6, r1, r5
 800664e:	1d72      	adds	r2, r6, #5
 8006650:	0092      	lsls	r2, r2, #2
 8006652:	4620      	mov	r0, r4
 8006654:	f000 fb60 	bl	8006d18 <_calloc_r>
 8006658:	b160      	cbz	r0, 8006674 <_Balloc+0x64>
 800665a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800665e:	e00e      	b.n	800667e <_Balloc+0x6e>
 8006660:	2221      	movs	r2, #33	; 0x21
 8006662:	2104      	movs	r1, #4
 8006664:	4620      	mov	r0, r4
 8006666:	f000 fb57 	bl	8006d18 <_calloc_r>
 800666a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800666c:	60f0      	str	r0, [r6, #12]
 800666e:	68db      	ldr	r3, [r3, #12]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d1e4      	bne.n	800663e <_Balloc+0x2e>
 8006674:	2000      	movs	r0, #0
 8006676:	bd70      	pop	{r4, r5, r6, pc}
 8006678:	6802      	ldr	r2, [r0, #0]
 800667a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800667e:	2300      	movs	r3, #0
 8006680:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006684:	e7f7      	b.n	8006676 <_Balloc+0x66>
 8006686:	bf00      	nop
 8006688:	080070cf 	.word	0x080070cf
 800668c:	0800715c 	.word	0x0800715c

08006690 <_Bfree>:
 8006690:	b570      	push	{r4, r5, r6, lr}
 8006692:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006694:	4605      	mov	r5, r0
 8006696:	460c      	mov	r4, r1
 8006698:	b976      	cbnz	r6, 80066b8 <_Bfree+0x28>
 800669a:	2010      	movs	r0, #16
 800669c:	f7fe f8d2 	bl	8004844 <malloc>
 80066a0:	4602      	mov	r2, r0
 80066a2:	6268      	str	r0, [r5, #36]	; 0x24
 80066a4:	b920      	cbnz	r0, 80066b0 <_Bfree+0x20>
 80066a6:	4b09      	ldr	r3, [pc, #36]	; (80066cc <_Bfree+0x3c>)
 80066a8:	4809      	ldr	r0, [pc, #36]	; (80066d0 <_Bfree+0x40>)
 80066aa:	218a      	movs	r1, #138	; 0x8a
 80066ac:	f7ff f8b2 	bl	8005814 <__assert_func>
 80066b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80066b4:	6006      	str	r6, [r0, #0]
 80066b6:	60c6      	str	r6, [r0, #12]
 80066b8:	b13c      	cbz	r4, 80066ca <_Bfree+0x3a>
 80066ba:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80066bc:	6862      	ldr	r2, [r4, #4]
 80066be:	68db      	ldr	r3, [r3, #12]
 80066c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80066c4:	6021      	str	r1, [r4, #0]
 80066c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80066ca:	bd70      	pop	{r4, r5, r6, pc}
 80066cc:	080070cf 	.word	0x080070cf
 80066d0:	0800715c 	.word	0x0800715c

080066d4 <__multadd>:
 80066d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066d8:	690d      	ldr	r5, [r1, #16]
 80066da:	4607      	mov	r7, r0
 80066dc:	460c      	mov	r4, r1
 80066de:	461e      	mov	r6, r3
 80066e0:	f101 0c14 	add.w	ip, r1, #20
 80066e4:	2000      	movs	r0, #0
 80066e6:	f8dc 3000 	ldr.w	r3, [ip]
 80066ea:	b299      	uxth	r1, r3
 80066ec:	fb02 6101 	mla	r1, r2, r1, r6
 80066f0:	0c1e      	lsrs	r6, r3, #16
 80066f2:	0c0b      	lsrs	r3, r1, #16
 80066f4:	fb02 3306 	mla	r3, r2, r6, r3
 80066f8:	b289      	uxth	r1, r1
 80066fa:	3001      	adds	r0, #1
 80066fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006700:	4285      	cmp	r5, r0
 8006702:	f84c 1b04 	str.w	r1, [ip], #4
 8006706:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800670a:	dcec      	bgt.n	80066e6 <__multadd+0x12>
 800670c:	b30e      	cbz	r6, 8006752 <__multadd+0x7e>
 800670e:	68a3      	ldr	r3, [r4, #8]
 8006710:	42ab      	cmp	r3, r5
 8006712:	dc19      	bgt.n	8006748 <__multadd+0x74>
 8006714:	6861      	ldr	r1, [r4, #4]
 8006716:	4638      	mov	r0, r7
 8006718:	3101      	adds	r1, #1
 800671a:	f7ff ff79 	bl	8006610 <_Balloc>
 800671e:	4680      	mov	r8, r0
 8006720:	b928      	cbnz	r0, 800672e <__multadd+0x5a>
 8006722:	4602      	mov	r2, r0
 8006724:	4b0c      	ldr	r3, [pc, #48]	; (8006758 <__multadd+0x84>)
 8006726:	480d      	ldr	r0, [pc, #52]	; (800675c <__multadd+0x88>)
 8006728:	21b5      	movs	r1, #181	; 0xb5
 800672a:	f7ff f873 	bl	8005814 <__assert_func>
 800672e:	6922      	ldr	r2, [r4, #16]
 8006730:	3202      	adds	r2, #2
 8006732:	f104 010c 	add.w	r1, r4, #12
 8006736:	0092      	lsls	r2, r2, #2
 8006738:	300c      	adds	r0, #12
 800673a:	f7fe f88b 	bl	8004854 <memcpy>
 800673e:	4621      	mov	r1, r4
 8006740:	4638      	mov	r0, r7
 8006742:	f7ff ffa5 	bl	8006690 <_Bfree>
 8006746:	4644      	mov	r4, r8
 8006748:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800674c:	3501      	adds	r5, #1
 800674e:	615e      	str	r6, [r3, #20]
 8006750:	6125      	str	r5, [r4, #16]
 8006752:	4620      	mov	r0, r4
 8006754:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006758:	08007141 	.word	0x08007141
 800675c:	0800715c 	.word	0x0800715c

08006760 <__hi0bits>:
 8006760:	0c03      	lsrs	r3, r0, #16
 8006762:	041b      	lsls	r3, r3, #16
 8006764:	b9d3      	cbnz	r3, 800679c <__hi0bits+0x3c>
 8006766:	0400      	lsls	r0, r0, #16
 8006768:	2310      	movs	r3, #16
 800676a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800676e:	bf04      	itt	eq
 8006770:	0200      	lsleq	r0, r0, #8
 8006772:	3308      	addeq	r3, #8
 8006774:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006778:	bf04      	itt	eq
 800677a:	0100      	lsleq	r0, r0, #4
 800677c:	3304      	addeq	r3, #4
 800677e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006782:	bf04      	itt	eq
 8006784:	0080      	lsleq	r0, r0, #2
 8006786:	3302      	addeq	r3, #2
 8006788:	2800      	cmp	r0, #0
 800678a:	db05      	blt.n	8006798 <__hi0bits+0x38>
 800678c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006790:	f103 0301 	add.w	r3, r3, #1
 8006794:	bf08      	it	eq
 8006796:	2320      	moveq	r3, #32
 8006798:	4618      	mov	r0, r3
 800679a:	4770      	bx	lr
 800679c:	2300      	movs	r3, #0
 800679e:	e7e4      	b.n	800676a <__hi0bits+0xa>

080067a0 <__lo0bits>:
 80067a0:	6803      	ldr	r3, [r0, #0]
 80067a2:	f013 0207 	ands.w	r2, r3, #7
 80067a6:	4601      	mov	r1, r0
 80067a8:	d00b      	beq.n	80067c2 <__lo0bits+0x22>
 80067aa:	07da      	lsls	r2, r3, #31
 80067ac:	d423      	bmi.n	80067f6 <__lo0bits+0x56>
 80067ae:	0798      	lsls	r0, r3, #30
 80067b0:	bf49      	itett	mi
 80067b2:	085b      	lsrmi	r3, r3, #1
 80067b4:	089b      	lsrpl	r3, r3, #2
 80067b6:	2001      	movmi	r0, #1
 80067b8:	600b      	strmi	r3, [r1, #0]
 80067ba:	bf5c      	itt	pl
 80067bc:	600b      	strpl	r3, [r1, #0]
 80067be:	2002      	movpl	r0, #2
 80067c0:	4770      	bx	lr
 80067c2:	b298      	uxth	r0, r3
 80067c4:	b9a8      	cbnz	r0, 80067f2 <__lo0bits+0x52>
 80067c6:	0c1b      	lsrs	r3, r3, #16
 80067c8:	2010      	movs	r0, #16
 80067ca:	b2da      	uxtb	r2, r3
 80067cc:	b90a      	cbnz	r2, 80067d2 <__lo0bits+0x32>
 80067ce:	3008      	adds	r0, #8
 80067d0:	0a1b      	lsrs	r3, r3, #8
 80067d2:	071a      	lsls	r2, r3, #28
 80067d4:	bf04      	itt	eq
 80067d6:	091b      	lsreq	r3, r3, #4
 80067d8:	3004      	addeq	r0, #4
 80067da:	079a      	lsls	r2, r3, #30
 80067dc:	bf04      	itt	eq
 80067de:	089b      	lsreq	r3, r3, #2
 80067e0:	3002      	addeq	r0, #2
 80067e2:	07da      	lsls	r2, r3, #31
 80067e4:	d403      	bmi.n	80067ee <__lo0bits+0x4e>
 80067e6:	085b      	lsrs	r3, r3, #1
 80067e8:	f100 0001 	add.w	r0, r0, #1
 80067ec:	d005      	beq.n	80067fa <__lo0bits+0x5a>
 80067ee:	600b      	str	r3, [r1, #0]
 80067f0:	4770      	bx	lr
 80067f2:	4610      	mov	r0, r2
 80067f4:	e7e9      	b.n	80067ca <__lo0bits+0x2a>
 80067f6:	2000      	movs	r0, #0
 80067f8:	4770      	bx	lr
 80067fa:	2020      	movs	r0, #32
 80067fc:	4770      	bx	lr
	...

08006800 <__i2b>:
 8006800:	b510      	push	{r4, lr}
 8006802:	460c      	mov	r4, r1
 8006804:	2101      	movs	r1, #1
 8006806:	f7ff ff03 	bl	8006610 <_Balloc>
 800680a:	4602      	mov	r2, r0
 800680c:	b928      	cbnz	r0, 800681a <__i2b+0x1a>
 800680e:	4b05      	ldr	r3, [pc, #20]	; (8006824 <__i2b+0x24>)
 8006810:	4805      	ldr	r0, [pc, #20]	; (8006828 <__i2b+0x28>)
 8006812:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006816:	f7fe fffd 	bl	8005814 <__assert_func>
 800681a:	2301      	movs	r3, #1
 800681c:	6144      	str	r4, [r0, #20]
 800681e:	6103      	str	r3, [r0, #16]
 8006820:	bd10      	pop	{r4, pc}
 8006822:	bf00      	nop
 8006824:	08007141 	.word	0x08007141
 8006828:	0800715c 	.word	0x0800715c

0800682c <__multiply>:
 800682c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006830:	4691      	mov	r9, r2
 8006832:	690a      	ldr	r2, [r1, #16]
 8006834:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006838:	429a      	cmp	r2, r3
 800683a:	bfb8      	it	lt
 800683c:	460b      	movlt	r3, r1
 800683e:	460c      	mov	r4, r1
 8006840:	bfbc      	itt	lt
 8006842:	464c      	movlt	r4, r9
 8006844:	4699      	movlt	r9, r3
 8006846:	6927      	ldr	r7, [r4, #16]
 8006848:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800684c:	68a3      	ldr	r3, [r4, #8]
 800684e:	6861      	ldr	r1, [r4, #4]
 8006850:	eb07 060a 	add.w	r6, r7, sl
 8006854:	42b3      	cmp	r3, r6
 8006856:	b085      	sub	sp, #20
 8006858:	bfb8      	it	lt
 800685a:	3101      	addlt	r1, #1
 800685c:	f7ff fed8 	bl	8006610 <_Balloc>
 8006860:	b930      	cbnz	r0, 8006870 <__multiply+0x44>
 8006862:	4602      	mov	r2, r0
 8006864:	4b44      	ldr	r3, [pc, #272]	; (8006978 <__multiply+0x14c>)
 8006866:	4845      	ldr	r0, [pc, #276]	; (800697c <__multiply+0x150>)
 8006868:	f240 115d 	movw	r1, #349	; 0x15d
 800686c:	f7fe ffd2 	bl	8005814 <__assert_func>
 8006870:	f100 0514 	add.w	r5, r0, #20
 8006874:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006878:	462b      	mov	r3, r5
 800687a:	2200      	movs	r2, #0
 800687c:	4543      	cmp	r3, r8
 800687e:	d321      	bcc.n	80068c4 <__multiply+0x98>
 8006880:	f104 0314 	add.w	r3, r4, #20
 8006884:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006888:	f109 0314 	add.w	r3, r9, #20
 800688c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006890:	9202      	str	r2, [sp, #8]
 8006892:	1b3a      	subs	r2, r7, r4
 8006894:	3a15      	subs	r2, #21
 8006896:	f022 0203 	bic.w	r2, r2, #3
 800689a:	3204      	adds	r2, #4
 800689c:	f104 0115 	add.w	r1, r4, #21
 80068a0:	428f      	cmp	r7, r1
 80068a2:	bf38      	it	cc
 80068a4:	2204      	movcc	r2, #4
 80068a6:	9201      	str	r2, [sp, #4]
 80068a8:	9a02      	ldr	r2, [sp, #8]
 80068aa:	9303      	str	r3, [sp, #12]
 80068ac:	429a      	cmp	r2, r3
 80068ae:	d80c      	bhi.n	80068ca <__multiply+0x9e>
 80068b0:	2e00      	cmp	r6, #0
 80068b2:	dd03      	ble.n	80068bc <__multiply+0x90>
 80068b4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d05a      	beq.n	8006972 <__multiply+0x146>
 80068bc:	6106      	str	r6, [r0, #16]
 80068be:	b005      	add	sp, #20
 80068c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068c4:	f843 2b04 	str.w	r2, [r3], #4
 80068c8:	e7d8      	b.n	800687c <__multiply+0x50>
 80068ca:	f8b3 a000 	ldrh.w	sl, [r3]
 80068ce:	f1ba 0f00 	cmp.w	sl, #0
 80068d2:	d024      	beq.n	800691e <__multiply+0xf2>
 80068d4:	f104 0e14 	add.w	lr, r4, #20
 80068d8:	46a9      	mov	r9, r5
 80068da:	f04f 0c00 	mov.w	ip, #0
 80068de:	f85e 2b04 	ldr.w	r2, [lr], #4
 80068e2:	f8d9 1000 	ldr.w	r1, [r9]
 80068e6:	fa1f fb82 	uxth.w	fp, r2
 80068ea:	b289      	uxth	r1, r1
 80068ec:	fb0a 110b 	mla	r1, sl, fp, r1
 80068f0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80068f4:	f8d9 2000 	ldr.w	r2, [r9]
 80068f8:	4461      	add	r1, ip
 80068fa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80068fe:	fb0a c20b 	mla	r2, sl, fp, ip
 8006902:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006906:	b289      	uxth	r1, r1
 8006908:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800690c:	4577      	cmp	r7, lr
 800690e:	f849 1b04 	str.w	r1, [r9], #4
 8006912:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006916:	d8e2      	bhi.n	80068de <__multiply+0xb2>
 8006918:	9a01      	ldr	r2, [sp, #4]
 800691a:	f845 c002 	str.w	ip, [r5, r2]
 800691e:	9a03      	ldr	r2, [sp, #12]
 8006920:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006924:	3304      	adds	r3, #4
 8006926:	f1b9 0f00 	cmp.w	r9, #0
 800692a:	d020      	beq.n	800696e <__multiply+0x142>
 800692c:	6829      	ldr	r1, [r5, #0]
 800692e:	f104 0c14 	add.w	ip, r4, #20
 8006932:	46ae      	mov	lr, r5
 8006934:	f04f 0a00 	mov.w	sl, #0
 8006938:	f8bc b000 	ldrh.w	fp, [ip]
 800693c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006940:	fb09 220b 	mla	r2, r9, fp, r2
 8006944:	4492      	add	sl, r2
 8006946:	b289      	uxth	r1, r1
 8006948:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800694c:	f84e 1b04 	str.w	r1, [lr], #4
 8006950:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006954:	f8be 1000 	ldrh.w	r1, [lr]
 8006958:	0c12      	lsrs	r2, r2, #16
 800695a:	fb09 1102 	mla	r1, r9, r2, r1
 800695e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006962:	4567      	cmp	r7, ip
 8006964:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006968:	d8e6      	bhi.n	8006938 <__multiply+0x10c>
 800696a:	9a01      	ldr	r2, [sp, #4]
 800696c:	50a9      	str	r1, [r5, r2]
 800696e:	3504      	adds	r5, #4
 8006970:	e79a      	b.n	80068a8 <__multiply+0x7c>
 8006972:	3e01      	subs	r6, #1
 8006974:	e79c      	b.n	80068b0 <__multiply+0x84>
 8006976:	bf00      	nop
 8006978:	08007141 	.word	0x08007141
 800697c:	0800715c 	.word	0x0800715c

08006980 <__pow5mult>:
 8006980:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006984:	4615      	mov	r5, r2
 8006986:	f012 0203 	ands.w	r2, r2, #3
 800698a:	4606      	mov	r6, r0
 800698c:	460f      	mov	r7, r1
 800698e:	d007      	beq.n	80069a0 <__pow5mult+0x20>
 8006990:	4c25      	ldr	r4, [pc, #148]	; (8006a28 <__pow5mult+0xa8>)
 8006992:	3a01      	subs	r2, #1
 8006994:	2300      	movs	r3, #0
 8006996:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800699a:	f7ff fe9b 	bl	80066d4 <__multadd>
 800699e:	4607      	mov	r7, r0
 80069a0:	10ad      	asrs	r5, r5, #2
 80069a2:	d03d      	beq.n	8006a20 <__pow5mult+0xa0>
 80069a4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80069a6:	b97c      	cbnz	r4, 80069c8 <__pow5mult+0x48>
 80069a8:	2010      	movs	r0, #16
 80069aa:	f7fd ff4b 	bl	8004844 <malloc>
 80069ae:	4602      	mov	r2, r0
 80069b0:	6270      	str	r0, [r6, #36]	; 0x24
 80069b2:	b928      	cbnz	r0, 80069c0 <__pow5mult+0x40>
 80069b4:	4b1d      	ldr	r3, [pc, #116]	; (8006a2c <__pow5mult+0xac>)
 80069b6:	481e      	ldr	r0, [pc, #120]	; (8006a30 <__pow5mult+0xb0>)
 80069b8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80069bc:	f7fe ff2a 	bl	8005814 <__assert_func>
 80069c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80069c4:	6004      	str	r4, [r0, #0]
 80069c6:	60c4      	str	r4, [r0, #12]
 80069c8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80069cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80069d0:	b94c      	cbnz	r4, 80069e6 <__pow5mult+0x66>
 80069d2:	f240 2171 	movw	r1, #625	; 0x271
 80069d6:	4630      	mov	r0, r6
 80069d8:	f7ff ff12 	bl	8006800 <__i2b>
 80069dc:	2300      	movs	r3, #0
 80069de:	f8c8 0008 	str.w	r0, [r8, #8]
 80069e2:	4604      	mov	r4, r0
 80069e4:	6003      	str	r3, [r0, #0]
 80069e6:	f04f 0900 	mov.w	r9, #0
 80069ea:	07eb      	lsls	r3, r5, #31
 80069ec:	d50a      	bpl.n	8006a04 <__pow5mult+0x84>
 80069ee:	4639      	mov	r1, r7
 80069f0:	4622      	mov	r2, r4
 80069f2:	4630      	mov	r0, r6
 80069f4:	f7ff ff1a 	bl	800682c <__multiply>
 80069f8:	4639      	mov	r1, r7
 80069fa:	4680      	mov	r8, r0
 80069fc:	4630      	mov	r0, r6
 80069fe:	f7ff fe47 	bl	8006690 <_Bfree>
 8006a02:	4647      	mov	r7, r8
 8006a04:	106d      	asrs	r5, r5, #1
 8006a06:	d00b      	beq.n	8006a20 <__pow5mult+0xa0>
 8006a08:	6820      	ldr	r0, [r4, #0]
 8006a0a:	b938      	cbnz	r0, 8006a1c <__pow5mult+0x9c>
 8006a0c:	4622      	mov	r2, r4
 8006a0e:	4621      	mov	r1, r4
 8006a10:	4630      	mov	r0, r6
 8006a12:	f7ff ff0b 	bl	800682c <__multiply>
 8006a16:	6020      	str	r0, [r4, #0]
 8006a18:	f8c0 9000 	str.w	r9, [r0]
 8006a1c:	4604      	mov	r4, r0
 8006a1e:	e7e4      	b.n	80069ea <__pow5mult+0x6a>
 8006a20:	4638      	mov	r0, r7
 8006a22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a26:	bf00      	nop
 8006a28:	080072a8 	.word	0x080072a8
 8006a2c:	080070cf 	.word	0x080070cf
 8006a30:	0800715c 	.word	0x0800715c

08006a34 <__lshift>:
 8006a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a38:	460c      	mov	r4, r1
 8006a3a:	6849      	ldr	r1, [r1, #4]
 8006a3c:	6923      	ldr	r3, [r4, #16]
 8006a3e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006a42:	68a3      	ldr	r3, [r4, #8]
 8006a44:	4607      	mov	r7, r0
 8006a46:	4691      	mov	r9, r2
 8006a48:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006a4c:	f108 0601 	add.w	r6, r8, #1
 8006a50:	42b3      	cmp	r3, r6
 8006a52:	db0b      	blt.n	8006a6c <__lshift+0x38>
 8006a54:	4638      	mov	r0, r7
 8006a56:	f7ff fddb 	bl	8006610 <_Balloc>
 8006a5a:	4605      	mov	r5, r0
 8006a5c:	b948      	cbnz	r0, 8006a72 <__lshift+0x3e>
 8006a5e:	4602      	mov	r2, r0
 8006a60:	4b2a      	ldr	r3, [pc, #168]	; (8006b0c <__lshift+0xd8>)
 8006a62:	482b      	ldr	r0, [pc, #172]	; (8006b10 <__lshift+0xdc>)
 8006a64:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006a68:	f7fe fed4 	bl	8005814 <__assert_func>
 8006a6c:	3101      	adds	r1, #1
 8006a6e:	005b      	lsls	r3, r3, #1
 8006a70:	e7ee      	b.n	8006a50 <__lshift+0x1c>
 8006a72:	2300      	movs	r3, #0
 8006a74:	f100 0114 	add.w	r1, r0, #20
 8006a78:	f100 0210 	add.w	r2, r0, #16
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	4553      	cmp	r3, sl
 8006a80:	db37      	blt.n	8006af2 <__lshift+0xbe>
 8006a82:	6920      	ldr	r0, [r4, #16]
 8006a84:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006a88:	f104 0314 	add.w	r3, r4, #20
 8006a8c:	f019 091f 	ands.w	r9, r9, #31
 8006a90:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006a94:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006a98:	d02f      	beq.n	8006afa <__lshift+0xc6>
 8006a9a:	f1c9 0e20 	rsb	lr, r9, #32
 8006a9e:	468a      	mov	sl, r1
 8006aa0:	f04f 0c00 	mov.w	ip, #0
 8006aa4:	681a      	ldr	r2, [r3, #0]
 8006aa6:	fa02 f209 	lsl.w	r2, r2, r9
 8006aaa:	ea42 020c 	orr.w	r2, r2, ip
 8006aae:	f84a 2b04 	str.w	r2, [sl], #4
 8006ab2:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ab6:	4298      	cmp	r0, r3
 8006ab8:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006abc:	d8f2      	bhi.n	8006aa4 <__lshift+0x70>
 8006abe:	1b03      	subs	r3, r0, r4
 8006ac0:	3b15      	subs	r3, #21
 8006ac2:	f023 0303 	bic.w	r3, r3, #3
 8006ac6:	3304      	adds	r3, #4
 8006ac8:	f104 0215 	add.w	r2, r4, #21
 8006acc:	4290      	cmp	r0, r2
 8006ace:	bf38      	it	cc
 8006ad0:	2304      	movcc	r3, #4
 8006ad2:	f841 c003 	str.w	ip, [r1, r3]
 8006ad6:	f1bc 0f00 	cmp.w	ip, #0
 8006ada:	d001      	beq.n	8006ae0 <__lshift+0xac>
 8006adc:	f108 0602 	add.w	r6, r8, #2
 8006ae0:	3e01      	subs	r6, #1
 8006ae2:	4638      	mov	r0, r7
 8006ae4:	612e      	str	r6, [r5, #16]
 8006ae6:	4621      	mov	r1, r4
 8006ae8:	f7ff fdd2 	bl	8006690 <_Bfree>
 8006aec:	4628      	mov	r0, r5
 8006aee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006af2:	f842 0f04 	str.w	r0, [r2, #4]!
 8006af6:	3301      	adds	r3, #1
 8006af8:	e7c1      	b.n	8006a7e <__lshift+0x4a>
 8006afa:	3904      	subs	r1, #4
 8006afc:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b00:	f841 2f04 	str.w	r2, [r1, #4]!
 8006b04:	4298      	cmp	r0, r3
 8006b06:	d8f9      	bhi.n	8006afc <__lshift+0xc8>
 8006b08:	e7ea      	b.n	8006ae0 <__lshift+0xac>
 8006b0a:	bf00      	nop
 8006b0c:	08007141 	.word	0x08007141
 8006b10:	0800715c 	.word	0x0800715c

08006b14 <__mcmp>:
 8006b14:	b530      	push	{r4, r5, lr}
 8006b16:	6902      	ldr	r2, [r0, #16]
 8006b18:	690c      	ldr	r4, [r1, #16]
 8006b1a:	1b12      	subs	r2, r2, r4
 8006b1c:	d10e      	bne.n	8006b3c <__mcmp+0x28>
 8006b1e:	f100 0314 	add.w	r3, r0, #20
 8006b22:	3114      	adds	r1, #20
 8006b24:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006b28:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006b2c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006b30:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006b34:	42a5      	cmp	r5, r4
 8006b36:	d003      	beq.n	8006b40 <__mcmp+0x2c>
 8006b38:	d305      	bcc.n	8006b46 <__mcmp+0x32>
 8006b3a:	2201      	movs	r2, #1
 8006b3c:	4610      	mov	r0, r2
 8006b3e:	bd30      	pop	{r4, r5, pc}
 8006b40:	4283      	cmp	r3, r0
 8006b42:	d3f3      	bcc.n	8006b2c <__mcmp+0x18>
 8006b44:	e7fa      	b.n	8006b3c <__mcmp+0x28>
 8006b46:	f04f 32ff 	mov.w	r2, #4294967295
 8006b4a:	e7f7      	b.n	8006b3c <__mcmp+0x28>

08006b4c <__mdiff>:
 8006b4c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b50:	460c      	mov	r4, r1
 8006b52:	4606      	mov	r6, r0
 8006b54:	4611      	mov	r1, r2
 8006b56:	4620      	mov	r0, r4
 8006b58:	4690      	mov	r8, r2
 8006b5a:	f7ff ffdb 	bl	8006b14 <__mcmp>
 8006b5e:	1e05      	subs	r5, r0, #0
 8006b60:	d110      	bne.n	8006b84 <__mdiff+0x38>
 8006b62:	4629      	mov	r1, r5
 8006b64:	4630      	mov	r0, r6
 8006b66:	f7ff fd53 	bl	8006610 <_Balloc>
 8006b6a:	b930      	cbnz	r0, 8006b7a <__mdiff+0x2e>
 8006b6c:	4b3a      	ldr	r3, [pc, #232]	; (8006c58 <__mdiff+0x10c>)
 8006b6e:	4602      	mov	r2, r0
 8006b70:	f240 2132 	movw	r1, #562	; 0x232
 8006b74:	4839      	ldr	r0, [pc, #228]	; (8006c5c <__mdiff+0x110>)
 8006b76:	f7fe fe4d 	bl	8005814 <__assert_func>
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006b80:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b84:	bfa4      	itt	ge
 8006b86:	4643      	movge	r3, r8
 8006b88:	46a0      	movge	r8, r4
 8006b8a:	4630      	mov	r0, r6
 8006b8c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006b90:	bfa6      	itte	ge
 8006b92:	461c      	movge	r4, r3
 8006b94:	2500      	movge	r5, #0
 8006b96:	2501      	movlt	r5, #1
 8006b98:	f7ff fd3a 	bl	8006610 <_Balloc>
 8006b9c:	b920      	cbnz	r0, 8006ba8 <__mdiff+0x5c>
 8006b9e:	4b2e      	ldr	r3, [pc, #184]	; (8006c58 <__mdiff+0x10c>)
 8006ba0:	4602      	mov	r2, r0
 8006ba2:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006ba6:	e7e5      	b.n	8006b74 <__mdiff+0x28>
 8006ba8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006bac:	6926      	ldr	r6, [r4, #16]
 8006bae:	60c5      	str	r5, [r0, #12]
 8006bb0:	f104 0914 	add.w	r9, r4, #20
 8006bb4:	f108 0514 	add.w	r5, r8, #20
 8006bb8:	f100 0e14 	add.w	lr, r0, #20
 8006bbc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006bc0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006bc4:	f108 0210 	add.w	r2, r8, #16
 8006bc8:	46f2      	mov	sl, lr
 8006bca:	2100      	movs	r1, #0
 8006bcc:	f859 3b04 	ldr.w	r3, [r9], #4
 8006bd0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006bd4:	fa1f f883 	uxth.w	r8, r3
 8006bd8:	fa11 f18b 	uxtah	r1, r1, fp
 8006bdc:	0c1b      	lsrs	r3, r3, #16
 8006bde:	eba1 0808 	sub.w	r8, r1, r8
 8006be2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006be6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006bea:	fa1f f888 	uxth.w	r8, r8
 8006bee:	1419      	asrs	r1, r3, #16
 8006bf0:	454e      	cmp	r6, r9
 8006bf2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006bf6:	f84a 3b04 	str.w	r3, [sl], #4
 8006bfa:	d8e7      	bhi.n	8006bcc <__mdiff+0x80>
 8006bfc:	1b33      	subs	r3, r6, r4
 8006bfe:	3b15      	subs	r3, #21
 8006c00:	f023 0303 	bic.w	r3, r3, #3
 8006c04:	3304      	adds	r3, #4
 8006c06:	3415      	adds	r4, #21
 8006c08:	42a6      	cmp	r6, r4
 8006c0a:	bf38      	it	cc
 8006c0c:	2304      	movcc	r3, #4
 8006c0e:	441d      	add	r5, r3
 8006c10:	4473      	add	r3, lr
 8006c12:	469e      	mov	lr, r3
 8006c14:	462e      	mov	r6, r5
 8006c16:	4566      	cmp	r6, ip
 8006c18:	d30e      	bcc.n	8006c38 <__mdiff+0xec>
 8006c1a:	f10c 0203 	add.w	r2, ip, #3
 8006c1e:	1b52      	subs	r2, r2, r5
 8006c20:	f022 0203 	bic.w	r2, r2, #3
 8006c24:	3d03      	subs	r5, #3
 8006c26:	45ac      	cmp	ip, r5
 8006c28:	bf38      	it	cc
 8006c2a:	2200      	movcc	r2, #0
 8006c2c:	441a      	add	r2, r3
 8006c2e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006c32:	b17b      	cbz	r3, 8006c54 <__mdiff+0x108>
 8006c34:	6107      	str	r7, [r0, #16]
 8006c36:	e7a3      	b.n	8006b80 <__mdiff+0x34>
 8006c38:	f856 8b04 	ldr.w	r8, [r6], #4
 8006c3c:	fa11 f288 	uxtah	r2, r1, r8
 8006c40:	1414      	asrs	r4, r2, #16
 8006c42:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006c46:	b292      	uxth	r2, r2
 8006c48:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006c4c:	f84e 2b04 	str.w	r2, [lr], #4
 8006c50:	1421      	asrs	r1, r4, #16
 8006c52:	e7e0      	b.n	8006c16 <__mdiff+0xca>
 8006c54:	3f01      	subs	r7, #1
 8006c56:	e7ea      	b.n	8006c2e <__mdiff+0xe2>
 8006c58:	08007141 	.word	0x08007141
 8006c5c:	0800715c 	.word	0x0800715c

08006c60 <__d2b>:
 8006c60:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006c64:	4689      	mov	r9, r1
 8006c66:	2101      	movs	r1, #1
 8006c68:	ec57 6b10 	vmov	r6, r7, d0
 8006c6c:	4690      	mov	r8, r2
 8006c6e:	f7ff fccf 	bl	8006610 <_Balloc>
 8006c72:	4604      	mov	r4, r0
 8006c74:	b930      	cbnz	r0, 8006c84 <__d2b+0x24>
 8006c76:	4602      	mov	r2, r0
 8006c78:	4b25      	ldr	r3, [pc, #148]	; (8006d10 <__d2b+0xb0>)
 8006c7a:	4826      	ldr	r0, [pc, #152]	; (8006d14 <__d2b+0xb4>)
 8006c7c:	f240 310a 	movw	r1, #778	; 0x30a
 8006c80:	f7fe fdc8 	bl	8005814 <__assert_func>
 8006c84:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006c88:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006c8c:	bb35      	cbnz	r5, 8006cdc <__d2b+0x7c>
 8006c8e:	2e00      	cmp	r6, #0
 8006c90:	9301      	str	r3, [sp, #4]
 8006c92:	d028      	beq.n	8006ce6 <__d2b+0x86>
 8006c94:	4668      	mov	r0, sp
 8006c96:	9600      	str	r6, [sp, #0]
 8006c98:	f7ff fd82 	bl	80067a0 <__lo0bits>
 8006c9c:	9900      	ldr	r1, [sp, #0]
 8006c9e:	b300      	cbz	r0, 8006ce2 <__d2b+0x82>
 8006ca0:	9a01      	ldr	r2, [sp, #4]
 8006ca2:	f1c0 0320 	rsb	r3, r0, #32
 8006ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8006caa:	430b      	orrs	r3, r1
 8006cac:	40c2      	lsrs	r2, r0
 8006cae:	6163      	str	r3, [r4, #20]
 8006cb0:	9201      	str	r2, [sp, #4]
 8006cb2:	9b01      	ldr	r3, [sp, #4]
 8006cb4:	61a3      	str	r3, [r4, #24]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	bf14      	ite	ne
 8006cba:	2202      	movne	r2, #2
 8006cbc:	2201      	moveq	r2, #1
 8006cbe:	6122      	str	r2, [r4, #16]
 8006cc0:	b1d5      	cbz	r5, 8006cf8 <__d2b+0x98>
 8006cc2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006cc6:	4405      	add	r5, r0
 8006cc8:	f8c9 5000 	str.w	r5, [r9]
 8006ccc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006cd0:	f8c8 0000 	str.w	r0, [r8]
 8006cd4:	4620      	mov	r0, r4
 8006cd6:	b003      	add	sp, #12
 8006cd8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006cdc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006ce0:	e7d5      	b.n	8006c8e <__d2b+0x2e>
 8006ce2:	6161      	str	r1, [r4, #20]
 8006ce4:	e7e5      	b.n	8006cb2 <__d2b+0x52>
 8006ce6:	a801      	add	r0, sp, #4
 8006ce8:	f7ff fd5a 	bl	80067a0 <__lo0bits>
 8006cec:	9b01      	ldr	r3, [sp, #4]
 8006cee:	6163      	str	r3, [r4, #20]
 8006cf0:	2201      	movs	r2, #1
 8006cf2:	6122      	str	r2, [r4, #16]
 8006cf4:	3020      	adds	r0, #32
 8006cf6:	e7e3      	b.n	8006cc0 <__d2b+0x60>
 8006cf8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006cfc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006d00:	f8c9 0000 	str.w	r0, [r9]
 8006d04:	6918      	ldr	r0, [r3, #16]
 8006d06:	f7ff fd2b 	bl	8006760 <__hi0bits>
 8006d0a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006d0e:	e7df      	b.n	8006cd0 <__d2b+0x70>
 8006d10:	08007141 	.word	0x08007141
 8006d14:	0800715c 	.word	0x0800715c

08006d18 <_calloc_r>:
 8006d18:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006d1a:	fba1 2402 	umull	r2, r4, r1, r2
 8006d1e:	b94c      	cbnz	r4, 8006d34 <_calloc_r+0x1c>
 8006d20:	4611      	mov	r1, r2
 8006d22:	9201      	str	r2, [sp, #4]
 8006d24:	f7fd fe18 	bl	8004958 <_malloc_r>
 8006d28:	9a01      	ldr	r2, [sp, #4]
 8006d2a:	4605      	mov	r5, r0
 8006d2c:	b930      	cbnz	r0, 8006d3c <_calloc_r+0x24>
 8006d2e:	4628      	mov	r0, r5
 8006d30:	b003      	add	sp, #12
 8006d32:	bd30      	pop	{r4, r5, pc}
 8006d34:	220c      	movs	r2, #12
 8006d36:	6002      	str	r2, [r0, #0]
 8006d38:	2500      	movs	r5, #0
 8006d3a:	e7f8      	b.n	8006d2e <_calloc_r+0x16>
 8006d3c:	4621      	mov	r1, r4
 8006d3e:	f7fd fd97 	bl	8004870 <memset>
 8006d42:	e7f4      	b.n	8006d2e <_calloc_r+0x16>

08006d44 <_read_r>:
 8006d44:	b538      	push	{r3, r4, r5, lr}
 8006d46:	4d07      	ldr	r5, [pc, #28]	; (8006d64 <_read_r+0x20>)
 8006d48:	4604      	mov	r4, r0
 8006d4a:	4608      	mov	r0, r1
 8006d4c:	4611      	mov	r1, r2
 8006d4e:	2200      	movs	r2, #0
 8006d50:	602a      	str	r2, [r5, #0]
 8006d52:	461a      	mov	r2, r3
 8006d54:	f7fa fa52 	bl	80011fc <_read>
 8006d58:	1c43      	adds	r3, r0, #1
 8006d5a:	d102      	bne.n	8006d62 <_read_r+0x1e>
 8006d5c:	682b      	ldr	r3, [r5, #0]
 8006d5e:	b103      	cbz	r3, 8006d62 <_read_r+0x1e>
 8006d60:	6023      	str	r3, [r4, #0]
 8006d62:	bd38      	pop	{r3, r4, r5, pc}
 8006d64:	200002e8 	.word	0x200002e8

08006d68 <__ascii_wctomb>:
 8006d68:	b149      	cbz	r1, 8006d7e <__ascii_wctomb+0x16>
 8006d6a:	2aff      	cmp	r2, #255	; 0xff
 8006d6c:	bf85      	ittet	hi
 8006d6e:	238a      	movhi	r3, #138	; 0x8a
 8006d70:	6003      	strhi	r3, [r0, #0]
 8006d72:	700a      	strbls	r2, [r1, #0]
 8006d74:	f04f 30ff 	movhi.w	r0, #4294967295
 8006d78:	bf98      	it	ls
 8006d7a:	2001      	movls	r0, #1
 8006d7c:	4770      	bx	lr
 8006d7e:	4608      	mov	r0, r1
 8006d80:	4770      	bx	lr

08006d82 <abort>:
 8006d82:	b508      	push	{r3, lr}
 8006d84:	2006      	movs	r0, #6
 8006d86:	f000 f82b 	bl	8006de0 <raise>
 8006d8a:	2001      	movs	r0, #1
 8006d8c:	f7fa fa2c 	bl	80011e8 <_exit>

08006d90 <_raise_r>:
 8006d90:	291f      	cmp	r1, #31
 8006d92:	b538      	push	{r3, r4, r5, lr}
 8006d94:	4604      	mov	r4, r0
 8006d96:	460d      	mov	r5, r1
 8006d98:	d904      	bls.n	8006da4 <_raise_r+0x14>
 8006d9a:	2316      	movs	r3, #22
 8006d9c:	6003      	str	r3, [r0, #0]
 8006d9e:	f04f 30ff 	mov.w	r0, #4294967295
 8006da2:	bd38      	pop	{r3, r4, r5, pc}
 8006da4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006da6:	b112      	cbz	r2, 8006dae <_raise_r+0x1e>
 8006da8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006dac:	b94b      	cbnz	r3, 8006dc2 <_raise_r+0x32>
 8006dae:	4620      	mov	r0, r4
 8006db0:	f000 f830 	bl	8006e14 <_getpid_r>
 8006db4:	462a      	mov	r2, r5
 8006db6:	4601      	mov	r1, r0
 8006db8:	4620      	mov	r0, r4
 8006dba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006dbe:	f000 b817 	b.w	8006df0 <_kill_r>
 8006dc2:	2b01      	cmp	r3, #1
 8006dc4:	d00a      	beq.n	8006ddc <_raise_r+0x4c>
 8006dc6:	1c59      	adds	r1, r3, #1
 8006dc8:	d103      	bne.n	8006dd2 <_raise_r+0x42>
 8006dca:	2316      	movs	r3, #22
 8006dcc:	6003      	str	r3, [r0, #0]
 8006dce:	2001      	movs	r0, #1
 8006dd0:	e7e7      	b.n	8006da2 <_raise_r+0x12>
 8006dd2:	2400      	movs	r4, #0
 8006dd4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006dd8:	4628      	mov	r0, r5
 8006dda:	4798      	blx	r3
 8006ddc:	2000      	movs	r0, #0
 8006dde:	e7e0      	b.n	8006da2 <_raise_r+0x12>

08006de0 <raise>:
 8006de0:	4b02      	ldr	r3, [pc, #8]	; (8006dec <raise+0xc>)
 8006de2:	4601      	mov	r1, r0
 8006de4:	6818      	ldr	r0, [r3, #0]
 8006de6:	f7ff bfd3 	b.w	8006d90 <_raise_r>
 8006dea:	bf00      	nop
 8006dec:	20000014 	.word	0x20000014

08006df0 <_kill_r>:
 8006df0:	b538      	push	{r3, r4, r5, lr}
 8006df2:	4d07      	ldr	r5, [pc, #28]	; (8006e10 <_kill_r+0x20>)
 8006df4:	2300      	movs	r3, #0
 8006df6:	4604      	mov	r4, r0
 8006df8:	4608      	mov	r0, r1
 8006dfa:	4611      	mov	r1, r2
 8006dfc:	602b      	str	r3, [r5, #0]
 8006dfe:	f7fa f9e3 	bl	80011c8 <_kill>
 8006e02:	1c43      	adds	r3, r0, #1
 8006e04:	d102      	bne.n	8006e0c <_kill_r+0x1c>
 8006e06:	682b      	ldr	r3, [r5, #0]
 8006e08:	b103      	cbz	r3, 8006e0c <_kill_r+0x1c>
 8006e0a:	6023      	str	r3, [r4, #0]
 8006e0c:	bd38      	pop	{r3, r4, r5, pc}
 8006e0e:	bf00      	nop
 8006e10:	200002e8 	.word	0x200002e8

08006e14 <_getpid_r>:
 8006e14:	f7fa b9d0 	b.w	80011b8 <_getpid>

08006e18 <_init>:
 8006e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e1a:	bf00      	nop
 8006e1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e1e:	bc08      	pop	{r3}
 8006e20:	469e      	mov	lr, r3
 8006e22:	4770      	bx	lr

08006e24 <_fini>:
 8006e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e26:	bf00      	nop
 8006e28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e2a:	bc08      	pop	{r3}
 8006e2c:	469e      	mov	lr, r3
 8006e2e:	4770      	bx	lr
