INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/scs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_sub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/efsfsrf.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder1bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/fsfses.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_sub_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/SSD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SSD
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debouncer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/fdsfrsfs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_root
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/grsdfsfes.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divider8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplier_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/fsfs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder8bit_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
