===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 30.5117 seconds

  ----User Time----  ----Wall Time----  ----Name----
   10.1989 ( 25.1%)   10.1989 ( 33.4%)  FIR Parser
   16.8757 ( 41.6%)    9.9810 ( 32.7%)  'firrtl.circuit' Pipeline
    2.3119 (  5.7%)    1.2954 (  4.2%)    'firrtl.module' Pipeline
    2.3119 (  5.7%)    1.2954 (  4.2%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.2486 (  0.6%)    0.2486 (  0.8%)    InferWidths
    1.3297 (  3.3%)    1.3297 (  4.4%)    LowerFIRRTLTypes
   10.0474 ( 24.8%)    5.5992 ( 18.4%)    'firrtl.module' Pipeline
    3.1103 (  7.7%)    1.6926 (  5.5%)      ExpandWhens
    6.9371 ( 17.1%)    3.9066 ( 12.8%)      Canonicalizer
    0.3574 (  0.9%)    0.3574 (  1.2%)    Inliner
    1.1470 (  2.8%)    1.1470 (  3.8%)    IMConstProp
    0.0485 (  0.1%)    0.0485 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    1.9126 (  4.7%)    1.9126 (  6.3%)  LowerFIRRTLToHW
    1.0770 (  2.7%)    1.0770 (  3.5%)  HWMemSimImpl
    5.0359 ( 12.4%)    2.6672 (  8.7%)  'hw.module' Pipeline
    0.1452 (  0.4%)    0.0788 (  0.3%)    HWCleanup
    2.5203 (  6.2%)    1.3747 (  4.5%)    CSE
    0.0065 (  0.0%)    0.0035 (  0.0%)      (A) DominanceInfo
    2.3256 (  5.7%)    1.2034 (  3.9%)    Canonicalizer
    1.0976 (  2.7%)    1.0976 (  3.6%)  HWLegalizeNames
    1.6612 (  4.1%)    0.8776 (  2.9%)  'hw.module' Pipeline
    1.6401 (  4.0%)    0.8667 (  2.8%)    PrettifyVerilog
    2.6757 (  6.6%)    2.6757 (  8.8%)  Output
    0.0022 (  0.0%)    0.0022 (  0.0%)  Rest
   40.5586 (100.0%)   30.5117 (100.0%)  Total

{
  totalTime: 30.551,
  maxMemory: 1055391744
}
