ECHO is off.
ECHO is off.
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'kobed' on host 'beta' (Windows NT_amd64 version 6.2) on Thu May 23 11:44:47 +0200 2024
INFO: [HLS 200-10] In directory 'C:/XilinxDev/HACPXL2024/Image_filter_taak/HLS/MinMaxPooling'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'C:/XilinxDev/HACPXL2024/Image_filter_taak/HLS/MinMaxPooling/minmaxpooling/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: source C:/XilinxDev/HACPXL2024/Image_filter_taak/HLS/MinMaxPooling/minmaxpooling/solution1/csim.tcl
INFO: [HLS 200-1510] Running: open_project minmaxpooling 
INFO: [HLS 200-10] Opening project 'C:/XilinxDev/HACPXL2024/Image_filter_taak/HLS/MinMaxPooling/minmaxpooling'.
INFO: [HLS 200-1510] Running: add_files minmaxpooling/source/Max_Min_Pooling.c 
INFO: [HLS 200-10] Adding design file 'minmaxpooling/source/Max_Min_Pooling.c' to the project
INFO: [HLS 200-1510] Running: add_files minmaxpooling/source/Max_Min_Pooling.h 
INFO: [HLS 200-10] Adding design file 'minmaxpooling/source/Max_Min_Pooling.h' to the project
INFO: [HLS 200-1510] Running: add_files minmaxpooling/source/stb_image.h 
INFO: [HLS 200-10] Adding design file 'minmaxpooling/source/stb_image.h' to the project
INFO: [HLS 200-1510] Running: add_files minmaxpooling/source/stb_image_write.h 
INFO: [HLS 200-10] Adding design file 'minmaxpooling/source/stb_image_write.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb minmaxpooling/source/MinMax_tb.c 
INFO: [HLS 200-10] Adding test bench file 'minmaxpooling/source/MinMax_tb.c' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/XilinxDev/HACPXL2024/Image_filter_taak/HLS/MinMaxPooling/minmaxpooling/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling(apcc) ../../../source/Max_Min_Pooling.c in debug mode
ECHO is off.
ECHO is off.
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'kobed' on host 'beta' (Windows NT_amd64 version 6.2) on Thu May 23 11:44:53 +0200 2024
INFO: [HLS 200-10] In directory 'C:/XilinxDev/HACPXL2024/Image_filter_taak/HLS/MinMaxPooling/minmaxpooling/solution1/csim/build'
INFO: [APCC 202-3] Tmp directory is C:/XilinxDev/HACPXL2024/Image_filter_taak/HLS/MinMaxPooling/minmaxpooling/solution1/csim/build/apcc_db_kobed/162763878401253
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 1.554 seconds; peak allocated memory: 8.145 MB.
   Generating csim.exe
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.507 seconds; current allocated memory: 0.375 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 7.362 seconds; peak allocated memory: 110.188 MB.
