// Seed: 3090501360
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4, id_5;
  wor id_6 = 1'h0;
  module_2 modCall_1 (
      id_4,
      id_1,
      id_3,
      id_4,
      id_1,
      id_4,
      id_5,
      id_5,
      id_4,
      id_6,
      id_6
  );
  wire id_7, id_8, id_9;
endmodule
module module_1;
  tri0 id_1, id_3;
  id_4(
      1, 1 && id_2, id_1 * 1
  );
  module_0 modCall_1 (
      id_1,
      id_3,
      id_3
  );
  wand id_5 = !id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_11 = id_2;
endmodule
