
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.41000000000000000000;
1.41000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_8_1";
mvm_32_32_8_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_8_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_8_1' with
	the parameters "32,32,8,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b8_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b8_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b8_g1' with
	the parameters "1,32,8,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b8_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b8_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b8_g1' with
	the parameters "8,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b8_g1' with
	the parameters "16,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b8_g1' with
	the parameters "8,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b8_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b8_SIZE32' with
	the parameters "8,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b8_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b8_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |   8   | N  |
=================================================
Statistics for MUX_OPs
========================================================================
|       block name/line         | Inputs | Outputs | # sel inputs | MB |
========================================================================
| memory_b8_SIZE32_LOGSIZE5/105 |   32   |    8    |      5       | N  |
========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b8_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE1' with
	the parameters "16,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 629 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b8_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b16_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b16_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b8_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b8_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b8_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b8_g1'
  Processing 'mvm_32_32_8_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b8_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b8_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b8_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b8_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b8_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b8_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b8_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b8_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b8_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b8_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b8_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b8_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b8_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b8_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b8_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b8_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b8_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b8_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b8_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b8_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b8_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b8_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b8_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b8_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b8_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b8_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b8_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b8_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b8_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b8_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b8_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b8_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b8_g1_1_DW_mult_tc_0'
  Mapping 'mac_b8_g1_2_DW_mult_tc_0'
  Mapping 'mac_b8_g1_3_DW_mult_tc_0'
  Mapping 'mac_b8_g1_4_DW_mult_tc_0'
  Mapping 'mac_b8_g1_5_DW_mult_tc_0'
  Mapping 'mac_b8_g1_6_DW_mult_tc_0'
  Mapping 'mac_b8_g1_7_DW_mult_tc_0'
  Mapping 'mac_b8_g1_8_DW_mult_tc_0'
  Mapping 'mac_b8_g1_9_DW_mult_tc_0'
  Mapping 'mac_b8_g1_10_DW_mult_tc_0'
  Mapping 'mac_b8_g1_11_DW_mult_tc_0'
  Mapping 'mac_b8_g1_12_DW_mult_tc_0'
  Mapping 'mac_b8_g1_13_DW_mult_tc_0'
  Mapping 'mac_b8_g1_14_DW_mult_tc_0'
  Mapping 'mac_b8_g1_15_DW_mult_tc_0'
  Mapping 'mac_b8_g1_16_DW_mult_tc_0'
  Mapping 'mac_b8_g1_17_DW_mult_tc_0'
  Mapping 'mac_b8_g1_18_DW_mult_tc_0'
  Mapping 'mac_b8_g1_19_DW_mult_tc_0'
  Mapping 'mac_b8_g1_20_DW_mult_tc_0'
  Mapping 'mac_b8_g1_21_DW_mult_tc_0'
  Mapping 'mac_b8_g1_22_DW_mult_tc_0'
  Mapping 'mac_b8_g1_23_DW_mult_tc_0'
  Mapping 'mac_b8_g1_24_DW_mult_tc_0'
  Mapping 'mac_b8_g1_25_DW_mult_tc_0'
  Mapping 'mac_b8_g1_26_DW_mult_tc_0'
  Mapping 'mac_b8_g1_27_DW_mult_tc_0'
  Mapping 'mac_b8_g1_28_DW_mult_tc_0'
  Mapping 'mac_b8_g1_29_DW_mult_tc_0'
  Mapping 'mac_b8_g1_30_DW_mult_tc_0'
  Mapping 'mac_b8_g1_31_DW_mult_tc_0'
  Mapping 'mac_b8_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:34  190544.0      0.43    1596.8   35329.4                          
    0:00:34  190544.0      0.43    1596.8   35329.4                          
    0:00:35  191145.7      0.43    1586.8   34909.9                          
    0:00:35  191739.4      0.43    1576.7   34490.4                          
    0:00:35  192333.2      0.43    1566.6   34070.9                          
    0:00:36  192926.9      0.43    1556.6   33651.4                          
    0:00:36  193418.4      0.43    1078.3   22609.5                          
    0:00:37  193910.0      0.43     599.3   11567.7                          
    0:00:38  194401.6      0.43     118.1     525.8                          
    0:00:54  196310.4      0.29      61.6       0.0                          
    0:00:54  196310.4      0.29      61.6       0.0                          
    0:00:54  196310.4      0.29      61.6       0.0                          
    0:00:55  196310.7      0.29      61.6       0.0                          
    0:00:55  196310.7      0.29      61.6       0.0                          
    0:01:10  170528.6      0.70      81.2       0.0                          
    0:01:11  170480.2      0.32      53.1       0.0                          
    0:01:18  170477.3      0.34      54.5       0.0                          
    0:01:19  170491.9      0.32      53.3       0.0                          
    0:01:19  170494.6      0.32      53.1       0.0                          
    0:01:20  170497.2      0.31      53.0       0.0                          
    0:01:21  170503.1      0.31      52.5       0.0                          
    0:01:22  170505.5      0.31      52.3       0.0                          
    0:01:23  170507.3      0.30      52.2       0.0                          
    0:01:23  170513.2      0.30      52.0       0.0                          
    0:01:24  170517.4      0.29      51.6       0.0                          
    0:01:24  170526.7      0.29      51.3       0.0                          
    0:01:25  170532.6      0.29      50.3       0.0                          
    0:01:25  170536.1      0.28      49.9       0.0                          
    0:01:26  170542.7      0.28      48.9       0.0                          
    0:01:26  170551.5      0.27      48.0       0.0                          
    0:01:27  170563.7      0.27      47.5       0.0                          
    0:01:27  170571.4      0.27      46.9       0.0                          
    0:01:27  170578.6      0.26      46.2       0.0                          
    0:01:28  170578.3      0.26      46.2       0.0                          
    0:01:28  170578.3      0.26      46.2       0.0                          
    0:01:28  170578.3      0.26      46.2       0.0                          
    0:01:28  170578.3      0.26      46.2       0.0                          
    0:01:28  170578.3      0.26      46.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:28  170578.3      0.26      46.2       0.0                          
    0:01:28  170604.9      0.26      45.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[14]/D
    0:01:29  170616.4      0.25      45.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[14]/D
    0:01:29  170640.3      0.24      44.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:29  170654.7      0.24      44.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[14]/D
    0:01:29  170676.8      0.24      43.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[14]/D
    0:01:29  170701.5      0.23      43.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:29  170723.1      0.23      41.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:29  170746.2      0.23      40.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:29  170767.7      0.23      39.4       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:29  170790.9      0.23      38.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:29  170808.2      0.23      37.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:29  170829.2      0.23      37.6       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[14]/D
    0:01:29  170849.4      0.22      37.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[14]/D
    0:01:29  170861.4      0.22      37.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[15]/D
    0:01:29  170878.4      0.22      36.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:30  170907.1      0.22      35.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:30  170939.8      0.22      34.3       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:30  170964.8      0.22      33.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:30  170982.4      0.22      33.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[14]/D
    0:01:30  171008.5      0.22      33.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[14]/D
    0:01:30  171013.3      0.21      33.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[14]/D
    0:01:30  171035.9      0.21      32.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:30  171049.7      0.21      31.3       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:30  171069.7      0.21      30.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[14]/D
    0:01:30  171078.2      0.21      30.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[14]/D
    0:01:30  171091.7      0.21      30.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[14]/D
    0:01:30  171105.6      0.21      30.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[14]/D
    0:01:30  171132.2      0.20      29.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[14]/D
    0:01:30  171133.0      0.20      29.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[14]/D
    0:01:30  171140.4      0.20      29.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[14]/D
    0:01:30  171156.6      0.20      29.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[14]/D
    0:01:31  171168.1      0.20      29.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:31  171176.1      0.20      29.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[15]/D
    0:01:31  171189.9      0.20      29.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[14]/D
    0:01:31  171212.5      0.19      28.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[15]/D
    0:01:31  171233.8      0.19      28.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[14]/D
    0:01:31  171247.6      0.19      28.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[14]/D
    0:01:31  171252.7      0.19      28.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:31  171263.0      0.19      28.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[14]/D
    0:01:31  171277.1      0.19      28.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[14]/D
    0:01:31  171290.4      0.18      27.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[15]/D
    0:01:31  171307.5      0.18      27.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[14]/D
    0:01:31  171322.4      0.18      27.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:31  171334.9      0.18      27.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[14]/D
    0:01:31  171346.0      0.18      27.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[14]/D
    0:01:32  171366.0      0.18      27.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[15]/D
    0:01:32  171373.7      0.18      27.0       0.0 path/path/path/genblk1.add_in_reg[15]/D
    0:01:32  171387.3      0.18      26.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[14]/D
    0:01:32  171409.9      0.17      26.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:01:32  171425.6      0.17      26.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:32  171434.9      0.17      26.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[14]/D
    0:01:32  171448.4      0.17      26.1       0.0 path/path/path/genblk1.add_in_reg[14]/D
    0:01:32  171455.9      0.17      26.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:32  171471.0      0.16      25.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:32  171482.0      0.16      25.7       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:32  171494.2      0.16      25.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:32  171506.2      0.16      25.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[15]/D
    0:01:32  171515.7      0.16      25.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:33  171522.1      0.16      25.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:33  171532.5      0.16      25.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[14]/D
    0:01:33  171539.4      0.15      25.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:01:33  171540.5      0.15      25.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[15]/D
    0:01:33  171550.0      0.15      24.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[15]/D
    0:01:33  171559.9      0.15      24.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[14]/D
    0:01:33  171573.2      0.15      24.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[14]/D
    0:01:33  171587.6      0.15      24.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:33  171599.0      0.15      24.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:33  171605.9      0.15      24.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:01:33  171611.2      0.15      24.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:33  171623.2      0.15      24.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:01:33  171637.0      0.15      24.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:33  171650.6      0.14      24.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:33  171663.1      0.14      24.0       0.0 path/path/path/genblk1.add_in_reg[14]/D
    0:01:33  171670.3      0.14      23.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[14]/D
    0:01:34  171683.3      0.14      23.8       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[15]/D
    0:01:34  171695.3      0.14      23.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[15]/D
    0:01:34  171706.7      0.14      23.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:01:34  171721.1      0.14      23.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[15]/D
    0:01:34  171777.2      0.14      23.1     121.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:34  171820.3      0.14      22.7     193.7 path/genblk1[30].path/path/genblk1.add_in_reg[14]/D
    0:01:34  171828.8      0.14      22.6     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[14]/D
    0:01:34  171830.7      0.14      22.6     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:01:34  171838.4      0.13      22.6     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:34  171846.4      0.13      22.5     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:34  171852.0      0.13      22.4     193.7 path/genblk1[24].path/path/genblk1.add_in_reg[15]/D
    0:01:34  171854.6      0.13      22.4     193.7 path/genblk1[27].path/path/genblk1.add_in_reg[15]/D
    0:01:34  171860.2      0.13      22.3     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:34  171871.4      0.13      22.2     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:34  171882.3      0.13      22.2     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:35  171890.5      0.13      22.0     193.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  171914.7      0.13      21.9     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:35  171932.6      0.13      21.8     242.2 path/genblk1[31].path/path/genblk1.add_in_reg[14]/D
    0:01:35  171936.3      0.13      21.7     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[14]/D
    0:01:35  171965.8      0.12      21.5     290.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  171990.8      0.12      21.3     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:35  171999.9      0.12      21.2     339.0 path/genblk1[21].path/path/genblk1.add_in_reg[15]/D
    0:01:35  172007.8      0.12      21.2     339.0 path/genblk1[23].path/path/genblk1.add_in_reg[15]/D
    0:01:35  172023.3      0.12      20.9     339.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  172039.0      0.12      20.6     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:01:35  172049.1      0.12      20.5     339.0 path/genblk1[28].path/path/genblk1.add_in_reg[14]/D
    0:01:35  172055.2      0.12      20.5     339.0 path/genblk1[27].path/path/genblk1.add_in_reg[15]/D
    0:01:35  172060.2      0.12      20.5     339.0 path/genblk1[30].path/path/genblk1.add_in_reg[14]/D
    0:01:35  172067.2      0.12      20.4     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:35  172079.7      0.12      20.3     363.3 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  172085.0      0.12      20.3     363.3 path/genblk1[20].path/path/genblk1.add_in_reg[15]/D
    0:01:35  172094.3      0.12      20.2     363.3 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:01:36  172100.4      0.12      20.2     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[14]/D
    0:01:36  172106.8      0.12      20.1     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:36  172138.4      0.12      20.0     435.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  172167.2      0.12      19.8     508.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  172171.7      0.12      19.8     508.6 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:36  172179.1      0.12      19.7     508.6 path/path/path/genblk1.add_in_reg[15]/D
    0:01:36  172186.9      0.11      19.5     508.6 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:01:36  172193.0      0.11      19.5     508.6 path/path/path/genblk1.add_in_reg[15]/D
    0:01:36  172197.8      0.11      19.4     508.6 path/path/path/genblk1.add_in_reg[15]/D
    0:01:36  172200.7      0.11      19.4     508.6 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:36  172212.4      0.11      19.2     508.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  172224.1      0.11      19.1     508.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  172228.3      0.11      19.0     508.6 path/genblk1[21].path/path/genblk1.add_in_reg[15]/D
    0:01:36  172236.3      0.11      18.9     508.6 path/genblk1[23].path/path/genblk1.add_in_reg[15]/D
    0:01:36  172265.3      0.11      18.7     557.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  172297.2      0.11      18.6     629.6 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:36  172300.7      0.11      18.5     629.6 path/path/path/genblk1.add_in_reg[15]/D
    0:01:37  172309.2      0.11      18.4     629.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  172324.4      0.11      18.3     629.6 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:37  172344.9      0.11      18.2     653.9 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:37  172347.0      0.11      18.1     653.9 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:37  172352.3      0.11      18.0     653.9 path/genblk1[20].path/path/genblk1.add_in_reg[15]/D
    0:01:37  172360.0      0.11      18.0     653.9 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:01:37  172370.1      0.11      17.9     653.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  172390.1      0.11      17.6     653.9 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:01:37  172395.1      0.11      17.5     653.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  172403.9      0.11      17.4     653.9 path/genblk1[24].path/path/genblk1.add_in_reg[15]/D
    0:01:37  172406.0      0.10      17.3     653.9 path/genblk1[27].path/path/genblk1.add_in_reg[15]/D
    0:01:37  172419.1      0.10      17.3     653.9 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:37  172426.5      0.10      17.2     653.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  172432.9      0.10      17.1     653.9 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  172442.2      0.10      17.0     653.9 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  172447.5      0.10      17.0     653.9 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:01:37  172455.8      0.10      16.8     653.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  172463.0      0.10      16.8     653.9 path/genblk1[24].path/path/genblk1.add_in_reg[14]/D
    0:01:37  172466.7      0.10      16.7     653.9 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172468.0      0.10      16.7     653.9 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172486.4      0.10      16.4     653.9 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172502.9      0.10      16.2     678.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  172506.1      0.10      16.2     678.1 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172519.4      0.10      16.0     678.1 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172530.0      0.10      15.8     678.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  172547.3      0.10      15.5     678.1 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  172563.2      0.10      15.3     678.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  172578.4      0.10      15.0     678.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  172582.4      0.10      15.0     678.1 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172584.8      0.10      15.0     678.1 path/genblk1[27].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172601.3      0.10      14.6     678.1 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172614.8      0.10      14.5     678.1 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172624.7      0.10      14.4     702.3 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172631.1      0.09      14.4     702.3 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172631.9      0.09      14.4     702.3 path/genblk1[28].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172631.9      0.09      14.4     702.3 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:39  172648.4      0.09      14.2     726.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  172654.2      0.09      14.1     726.5 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:01:39  172663.3      0.09      14.0     726.5 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:39  172670.4      0.09      13.9     726.5 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  172676.0      0.09      13.9     726.5 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:01:39  172681.3      0.09      13.8     726.5 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:39  172693.0      0.09      13.7     726.5 path/genblk1[31].path/path/genblk1.add_in_reg[14]/D
    0:01:39  172705.6      0.09      13.6     726.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  172710.9      0.09      13.5     726.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  172720.4      0.09      13.4     726.5 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:01:39  172737.2      0.09      13.2     726.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  172746.2      0.09      13.0     726.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  172758.8      0.09      12.9     726.5 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:39  172767.3      0.09      12.8     726.5 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:01:39  172773.9      0.09      12.7     726.5 path/genblk1[21].path/path/genblk1.add_in_reg[15]/D
    0:01:39  172778.2      0.09      12.6     726.5 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:39  172782.4      0.09      12.6     726.5 path/path/path/genblk1.add_in_reg[15]/D
    0:01:40  172787.7      0.09      12.6     726.5 path/path/path/genblk1.add_in_reg[15]/D
    0:01:40  172796.8      0.08      12.4     726.5 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  172808.8      0.08      12.3     726.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  172809.6      0.08      12.3     726.5 path/genblk1[21].path/path/genblk1.add_in_reg[15]/D
    0:01:40  172818.9      0.08      12.2     726.5 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:40  172826.0      0.08      12.2     726.5 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:01:40  172828.4      0.08      12.1     726.5 path/path/path/genblk1.add_in_reg[15]/D
    0:01:40  172833.5      0.08      12.1     726.5 path/genblk1[20].path/path/genblk1.add_in_reg[15]/D
    0:01:40  172842.0      0.08      12.0     726.5 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  172854.8      0.08      11.8     726.5 path/genblk1[30].path/path/genblk1.add_in_reg[14]/D
    0:01:40  172862.5      0.08      11.7     726.5 path/genblk1[30].path/path/genblk1.add_in_reg[14]/D
    0:01:40  172876.9      0.08      11.6     726.5 path/genblk1[23].path/path/genblk1.add_in_reg[15]/D
    0:01:40  172880.3      0.08      11.5     726.5 path/genblk1[27].path/path/genblk1.add_in_reg[15]/D
    0:01:40  172888.0      0.08      11.5     726.5 path/genblk1[22].path/path/genblk1.add_in_reg[15]/D
    0:01:40  172900.3      0.08      11.3     726.5 path/genblk1[22].path/path/genblk1.add_in_reg[15]/D
    0:01:40  172908.8      0.08      11.2     726.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  172914.1      0.08      11.2     726.5 path/genblk1[26].path/path/genblk1.add_in_reg[15]/D
    0:01:41  172922.3      0.08      11.1     726.5 path/genblk1[6].path/path/genblk1.add_in_reg[14]/D
    0:01:41  172928.5      0.08      11.0     726.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  172934.6      0.08      11.0     726.5 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:01:41  172940.4      0.08      10.9     726.5 path/genblk1[6].path/path/genblk1.add_in_reg[14]/D
    0:01:41  172949.2      0.08      10.8     726.5 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:01:41  172961.2      0.08      10.7     726.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  172973.7      0.08      10.5     726.5 path/genblk1[24].path/path/genblk1.add_in_reg[15]/D
    0:01:41  172984.1      0.08      10.4     726.5 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  172988.3      0.08      10.4     726.5 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:01:41  172989.4      0.07      10.4     726.5 path/genblk1[26].path/path/genblk1.add_in_reg[15]/D
    0:01:41  173000.8      0.07      10.3     726.5 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:41  173018.4      0.07      10.2     750.7 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:41  173026.1      0.07      10.1     750.7 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:01:41  173030.6      0.07      10.1     750.7 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:01:41  173037.5      0.07      10.0     750.7 path/genblk1[31].path/path/genblk1.add_in_reg[14]/D
    0:01:41  173042.8      0.07      10.0     750.7 path/path/path/genblk1.add_in_reg[15]/D
    0:01:41  173046.6      0.07       9.9     750.7 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:42  173058.0      0.07       9.8     750.7 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:42  173065.2      0.07       9.7     750.7 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:01:42  173085.9      0.07       9.6     774.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:42  173100.6      0.07       9.5     774.9 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:42  173111.2      0.07       9.3     774.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:42  173116.8      0.07       9.3     774.9 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:01:42  173124.5      0.07       9.2     774.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:42  173125.3      0.07       9.2     774.9 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:42  173130.9      0.07       9.0     774.9 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:42  173135.1      0.07       9.0     774.9 path/genblk1[21].path/path/genblk1.add_in_reg[15]/D
    0:01:42  173142.9      0.07       8.9     774.9 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:01:42  173149.0      0.07       8.9     774.9 path/genblk1[20].path/path/genblk1.add_in_reg[15]/D
    0:01:42  173155.4      0.07       8.8     774.9 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:42  173156.7      0.07       8.8     774.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:42  173159.9      0.07       8.7     774.9 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:42  173162.8      0.07       8.7     774.9 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:42  173162.8      0.07       8.7     774.9 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:43  173162.8      0.07       8.7     774.9 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:43  173162.8      0.07       8.7     774.9 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:43  173162.8      0.07       8.7     774.9 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:43  173171.1      0.07       8.6     774.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  173176.4      0.07       8.5     774.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  173178.2      0.06       8.4     774.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  173186.2      0.06       8.4     774.9 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:43  173187.0      0.06       8.3     774.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  173191.0      0.06       8.3     774.9 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:43  173197.4      0.06       8.2     774.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  173205.4      0.06       8.1     774.9 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  173214.7      0.06       8.0     774.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  173219.7      0.06       8.0     774.9 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:01:43  173225.8      0.06       7.9     774.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  173231.7      0.06       7.9     774.9 path/genblk1[28].path/path/genblk1.add_in_reg[15]/D
    0:01:43  173234.9      0.06       7.8     774.9 path/genblk1[28].path/path/genblk1.add_in_reg[15]/D
    0:01:43  173238.3      0.06       7.8     774.9 path/genblk1[28].path/path/genblk1.add_in_reg[15]/D
    0:01:43  173246.6      0.06       7.7     774.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  173252.4      0.06       7.7     774.9 path/path/path/genblk1.add_in_reg[15]/D
    0:01:44  173258.0      0.06       7.6     774.9 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  173264.2      0.06       7.5     774.9 path/genblk1[20].path/path/genblk1.add_in_reg[15]/D
    0:01:44  173271.9      0.06       7.5     774.9 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  173278.2      0.06       7.4     774.9 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:01:44  173286.8      0.06       7.3     774.9 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:01:44  173295.3      0.06       7.3     774.9 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  173299.3      0.06       7.2     774.9 path/genblk1[6].path/path/genblk1.add_in_reg[14]/D
    0:01:44  173300.6      0.06       7.2     774.9 path/genblk1[20].path/path/genblk1.add_in_reg[15]/D
    0:01:44  173311.5      0.06       7.1     774.9 path/genblk1[31].path/path/genblk1.add_in_reg[14]/D
    0:01:44  173318.7      0.05       7.0     774.9 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  173325.1      0.05       6.9     774.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  173332.0      0.05       6.9     774.9 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  173339.7      0.05       6.9     774.9 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:44  173346.9      0.05       6.8     774.9 path/genblk1[31].path/path/genblk1.add_in_reg[14]/D
    0:01:44  173352.7      0.05       6.7     774.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  173357.0      0.05       6.7     774.9 path/genblk1[21].path/path/genblk1.add_in_reg[15]/D
    0:01:44  173362.0      0.05       6.6     774.9 path/genblk1[6].path/path/genblk1.add_in_reg[14]/D
    0:01:44  173372.1      0.05       6.5     774.9 path/genblk1[21].path/path/genblk1.add_in_reg[15]/D
    0:01:44  173379.6      0.05       6.4     774.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  173390.8      0.05       6.3     774.9 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173396.1      0.05       6.3     774.9 path/genblk1[28].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173400.9      0.05       6.3     774.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:45  173401.7      0.05       6.3     774.9 path/genblk1[18].path/path/genblk1.add_in_reg[14]/D
    0:01:45  173412.3      0.05       6.2     774.9 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:45  173416.3      0.05       6.2     774.9 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173419.0      0.05       6.1     774.9 path/genblk1[8].path/path/genblk1.add_in_reg[14]/D
    0:01:45  173424.8      0.05       6.1     774.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:45  173429.3      0.05       6.0     774.9 path/genblk1[27].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173440.5      0.05       5.9     774.9 path/genblk1[27].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173447.2      0.05       5.9     774.9 path/genblk1[20].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173455.7      0.05       5.8     774.9 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173462.1      0.05       5.8     774.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:45  173462.3      0.05       5.7     774.9 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173465.0      0.05       5.7     774.9 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173472.4      0.05       5.6     774.9 path/genblk1[20].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173479.1      0.05       5.5     774.9 path/genblk1[30].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173482.0      0.05       5.5     774.9 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173484.9      0.05       5.5     774.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:45  173487.1      0.05       5.5     774.9 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173494.2      0.05       5.5     774.9 path/genblk1[6].path/path/genblk1.add_in_reg[14]/D
    0:01:45  173495.0      0.05       5.4     774.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:46  173499.0      0.04       5.4     774.9 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:46  173499.8      0.04       5.4     774.9 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:46  173501.4      0.04       5.4     774.9 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:46  173508.1      0.04       5.3     774.9 path/genblk1[26].path/path/genblk1.add_in_reg[15]/D
    0:01:46  173508.1      0.04       5.3     774.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:46  173508.1      0.04       5.3     774.9 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:46  173511.8      0.04       5.3     774.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:46  173519.2      0.04       5.2     774.9 path/genblk1[28].path/path/genblk1.add_in_reg[15]/D
    0:01:46  173524.8      0.04       5.2     774.9 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:46  173525.6      0.04       5.2     774.9                          
    0:01:47  173519.0      0.04       5.2     774.9                          
    0:01:47  173519.0      0.04       5.2     774.9                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:47  173519.0      0.04       5.2     774.9                          
    0:01:47  173519.5      0.04       5.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:47  173524.0      0.04       5.0       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:48  173529.9      0.04       5.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:48  173540.0      0.04       4.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:48  173540.0      0.04       4.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:48  173552.5      0.04       4.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:48  173556.5      0.04       4.7       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[15]/D
    0:01:48  173557.3      0.04       4.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[15]/D
    0:01:48  173561.5      0.04       4.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:48  173568.5      0.04       4.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[15]/D
    0:01:48  173568.5      0.04       4.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:48  173573.8      0.04       4.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:48  173579.9      0.04       4.4       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:48  173587.1      0.04       4.4       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[15]/D
    0:01:48  173589.5      0.04       4.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:48  173599.3      0.04       4.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[14]/D
    0:01:48  173602.8      0.04       4.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:01:48  173606.0      0.04       4.3       0.0 path/path/path/genblk1.add_in_reg[15]/D
    0:01:48  173615.8      0.04       4.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:48  173623.0      0.04       4.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:01:48  173632.3      0.04       4.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[15]/D
    0:01:48  173637.3      0.04       4.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:49  173639.7      0.04       4.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[14]/D
    0:01:49  173641.6      0.04       4.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:49  173645.1      0.04       4.0       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:49  173646.1      0.04       4.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:49  173650.9      0.04       3.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:49  173659.2      0.04       3.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:01:49  173660.0      0.04       3.8       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[15]/D
    0:01:49  173668.5      0.04       3.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:49  173677.0      0.04       3.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:49  173681.8      0.04       3.7       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:49  173685.8      0.04       3.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:01:49  173693.2      0.04       3.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:49  173700.4      0.04       3.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[15]/D
    0:01:49  173710.5      0.04       3.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[14]/D
    0:01:49  173713.4      0.04       3.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[14]/D
    0:01:49  173716.6      0.04       3.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:49  173719.8      0.04       3.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:50  173721.4      0.04       3.4       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[15]/D
    0:01:50  173725.7      0.04       3.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:50  173729.7      0.04       3.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:50  173735.0      0.03       3.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:50  173740.0      0.03       3.2       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[15]/D
    0:01:50  173741.6      0.03       3.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:50  173743.2      0.03       3.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:50  173748.8      0.03       3.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:01:50  173760.2      0.03       3.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:50  173761.0      0.03       3.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:50  173766.1      0.03       3.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[15]/D
    0:01:50  173769.3      0.03       3.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[14]/D
    0:01:50  173770.9      0.03       3.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:50  173783.1      0.03       3.0       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:50  173785.8      0.03       3.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:50  173786.6      0.03       3.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:50  173787.4      0.03       3.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:51  173793.2      0.03       2.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[14]/D
    0:01:51  173800.9      0.03       2.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:51  173811.0      0.03       2.8      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[15]/D
    0:01:51  173812.1      0.03       2.8      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:01:51  173812.4      0.03       2.8      24.2 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:51  173814.2      0.03       2.8      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:51  173814.2      0.03       2.8      24.2 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:51  173814.2      0.03       2.8      24.2 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:51  173814.2      0.03       2.8      24.2 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:51  173814.2      0.03       2.8      24.2 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:51  173816.6      0.03       2.8      24.2 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:51  173816.6      0.03       2.8      24.2 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:52  173811.6      0.03       2.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:01:52  173815.0      0.03       2.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[14]/D
    0:01:52  173819.6      0.03       2.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[14]/D
    0:01:52  173821.2      0.03       2.7       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:52  173825.9      0.03       2.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:52  173832.1      0.03       2.6       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[15]/D
    0:01:52  173837.6      0.03       2.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:52  173843.8      0.03       2.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[14]/D
    0:01:52  173847.0      0.03       2.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[15]/D
    0:01:52  173852.8      0.03       2.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[14]/D
    0:01:52  173853.9      0.03       2.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:53  173854.7      0.03       2.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:53  173866.4      0.03       2.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:53  173871.7      0.03       2.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:53  173874.1      0.03       2.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:53  173878.6      0.03       2.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[14]/D
    0:01:53  173881.8      0.03       2.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:53  173887.1      0.03       2.3       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:53  173887.1      0.03       2.3       0.0 path/path/path/genblk1.add_in_reg[15]/D
    0:01:53  173894.6      0.03       2.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:53  173895.4      0.03       2.3       0.0 path/path/path/genblk1.add_in_reg[15]/D
    0:01:53  173899.4      0.03       2.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[14]/D
    0:01:53  173900.7      0.03       2.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[14]/D
    0:01:53  173908.1      0.03       2.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:53  173917.4      0.03       2.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[14]/D
    0:01:53  173918.2      0.03       2.2       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:53  173920.6      0.03       2.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[15]/D
    0:01:54  173920.6      0.03       2.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:54  173924.4      0.02       2.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:54  173925.2      0.02       2.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:54  173929.7      0.02       2.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:01:54  173936.1      0.02       2.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:54  173945.1      0.02       2.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:54  173944.8      0.02       2.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[14]/D
    0:01:54  173952.3      0.02       2.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[15]/D
    0:01:54  173961.3      0.02       1.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:01:54  173968.3      0.02       1.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[15]/D
    0:01:54  173971.4      0.02       1.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:01:54  173975.2      0.02       1.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[14]/D
    0:01:54  173979.4      0.02       1.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:01:54  173981.3      0.02       1.8       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:54  173984.2      0.02       1.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:54  173991.7      0.02       1.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:54  174001.0      0.02       1.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:55  174006.6      0.02       1.7       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[15]/D
    0:01:55  174009.2      0.02       1.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[14]/D
    0:01:55  174015.3      0.02       1.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[14]/D
    0:01:55  174021.7      0.02       1.6       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:55  174026.8      0.02       1.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:55  174030.0      0.02       1.6       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:55  174035.6      0.02       1.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[15]/D
    0:01:55  174040.9      0.02       1.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[15]/D
    0:01:55  174045.9      0.02       1.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:55  174051.0      0.02       1.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:55  174059.0      0.02       1.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:55  174065.9      0.02       1.4       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[14]/D
    0:01:55  174071.7      0.02       1.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:55  174077.6      0.02       1.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:55  174084.0      0.02       1.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[15]/D
    0:01:55  174090.1      0.01       1.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[14]/D
    0:01:55  174093.8      0.01       1.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:55  174095.4      0.01       1.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[15]/D
    0:01:55  174100.7      0.01       1.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[15]/D
    0:01:55  174103.9      0.01       1.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[15]/D
    0:01:56  174111.1      0.01       1.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:01:56  174115.4      0.01       1.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:01:56  174121.2      0.01       1.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[15]/D
    0:01:56  174125.5      0.01       1.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[14]/D
    0:01:56  174130.5      0.01       1.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[14]/D
    0:01:56  174136.6      0.01       1.0       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:56  174140.6      0.01       1.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:01:56  174145.7      0.01       1.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:56  174147.8      0.01       0.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:01:56  174152.1      0.01       0.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:56  174157.6      0.01       0.9       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[15]/D
    0:01:56  174164.0      0.01       0.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:01:56  174167.5      0.01       0.9       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:56  174175.2      0.01       0.8       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[14]/D
    0:01:56  174184.0      0.01       0.8       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:56  174185.6      0.01       0.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:01:56  174186.9      0.01       0.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:01:56  174189.3      0.01       0.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:57  174191.2      0.01       0.7       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:57  174191.2      0.01       0.7       0.0                          
    0:01:57  174191.2      0.01       0.7       0.0                          
    0:02:01  173799.3      0.01       0.7       0.0                          
    0:02:02  173758.1      0.01       0.7       0.0                          
    0:02:03  173720.9      0.01       0.7       0.0                          
    0:02:03  173719.3      0.01       0.7       0.0                          
    0:02:04  173717.7      0.01       0.7       0.0                          
    0:02:04  173717.7      0.01       0.7       0.0                          
    0:02:04  173717.7      0.01       0.7       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[15]/D
    0:02:04  173729.4      0.01       0.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:04  173732.6      0.01       0.6       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:04  173738.4      0.01       0.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:04  173746.7      0.01       0.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[14]/D
    0:02:04  173749.3      0.01       0.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[15]/D
    0:02:04  173750.7      0.01       0.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:02:04  173752.0      0.01       0.6       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:02:04  173753.6      0.01       0.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:02:04  173761.8      0.01       0.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:02:04  173766.9      0.01       0.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:04  173771.1      0.01       0.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:02:04  173771.1      0.01       0.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:02:04  173774.1      0.01       0.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:02:05  173783.1      0.01       0.5       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[15]/D
    0:02:05  173787.4      0.01       0.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:02:05  173790.8      0.01       0.4       0.0                          
    0:02:06  173663.4      0.02       0.6       0.0                          
    0:02:06  173657.0      0.02       0.6       0.0                          
    0:02:06  173657.0      0.02       0.6       0.0                          
    0:02:06  173657.0      0.02       0.6       0.0                          
    0:02:06  173657.0      0.02       0.6       0.0                          
    0:02:06  173657.0      0.02       0.6       0.0                          
    0:02:06  173657.0      0.02       0.6       0.0                          
    0:02:07  173658.1      0.01       0.6       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[15]/D
    0:02:07  173663.9      0.01       0.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[14]/D
    0:02:07  173666.9      0.01       0.6       0.0 path/path/path/genblk1.add_in_reg[15]/D
    0:02:07  173680.4      0.01       0.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:07  173686.6      0.01       0.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:07  173690.0      0.01       0.5       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:07  173694.8      0.01       0.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:07  173700.1      0.01       0.4       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:07  173703.8      0.01       0.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:02:07  173704.1      0.01       0.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:02:07  173706.5      0.01       0.4       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:07  173711.6      0.01       0.4       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:07  173718.5      0.01       0.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[15]/D
    0:02:07  173719.5      0.01       0.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[14]/D
    0:02:07  173736.3      0.01       0.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:08  173741.1      0.01       0.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[14]/D
    0:02:08  173746.4      0.01       0.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:02:08  173747.7      0.01       0.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:02:08  173750.4      0.01       0.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:02:08  173751.5      0.01       0.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[15]/D
    0:02:08  173753.6      0.01       0.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:08  173759.4      0.01       0.3       0.0 path/path/path/genblk1.add_in_reg[15]/D
    0:02:08  173764.0      0.01       0.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:08  173768.2      0.01       0.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:02:08  173770.9      0.01       0.2       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[15]/D
    0:02:08  173773.3      0.01       0.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:02:08  173778.6      0.01       0.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:02:08  173779.4      0.01       0.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:02:08  173780.2      0.01       0.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:02:08  173785.2      0.01       0.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:02:08  173790.0      0.01       0.2       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[15]/D
    0:02:08  173793.2      0.01       0.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:02:09  173800.1      0.01       0.2       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[15]/D
    0:02:09  173801.7      0.00       0.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:02:09  173803.6      0.00       0.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:09  173808.9      0.00       0.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[15]/D
    0:02:09  173810.5      0.00       0.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[15]/D
    0:02:09  173813.2      0.00       0.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[15]/D
    0:02:09  173818.2      0.00       0.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:09  173819.0      0.00       0.1       0.0 path/path/path/genblk1.add_in_reg[15]/D
    0:02:09  173827.3      0.00       0.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[15]/D
    0:02:09  173829.7      0.00       0.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[15]/D
    0:02:09  173830.5      0.00       0.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:02:09  173831.5      0.00       0.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:02:09  173833.7      0.00       0.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:02:09  173834.5      0.00       0.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:02:09  173837.4      0.00       0.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:02:09  173841.1      0.00       0.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:02:10  173841.1      0.00       0.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:02:10  173843.8      0.00       0.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:02:10  173847.2      0.00       0.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:02:10  173854.1      0.00       0.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:02:10  173854.7      0.00       0.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:02:10  173856.3      0.00       0.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:02:10  173856.3      0.00       0.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[15]/D
    0:02:10  173859.5      0.00       0.0       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[15]/D
    0:02:10  173860.8      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[15]/D
    0:02:10  173865.8      0.00       0.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[15]/D
    0:02:10  173866.1      0.00       0.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:02:10  173870.1      0.00       0.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:02:10  173876.7      0.00       0.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[14]/D
    0:02:10  173876.7      0.00       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:02:10  173877.5      0.00       0.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:02:11  173877.5      0.00       0.0       0.0                          
    0:02:15  173825.1      0.00       0.0       0.0                          
    0:02:17  173720.3      0.00       0.0       0.0                          
    0:02:17  173609.4      0.00       0.0       0.0                          
    0:02:18  173498.5      0.00       0.0       0.0                          
    0:02:18  173387.6      0.00       0.0       0.0                          
    0:02:19  173275.1      0.00       0.0       0.0                          
    0:02:19  173164.1      0.00       0.0       0.0                          
    0:02:20  173053.2      0.00       0.0       0.0                          
    0:02:20  172955.9      0.00       0.0       0.0                          
    0:02:20  172918.1      0.00       0.0       0.0                          
    0:02:21  172880.0      0.00       0.0       0.0                          
    0:02:21  172841.7      0.00       0.0       0.0                          
    0:02:21  172799.7      0.00       0.0       0.0                          
    0:02:21  172765.9      0.00       0.0       0.0                          
    0:02:22  172720.7      0.00       0.0       0.0                          
    0:02:22  172684.8      0.00       0.0       0.0                          
    0:02:22  172644.4      0.00       0.0       0.0                          
    0:02:23  172601.5      0.00       0.0       0.0                          
    0:02:23  172571.2      0.00       0.0       0.0                          
    0:02:23  172522.3      0.00       0.0       0.0                          
    0:02:23  172472.0      0.00       0.0       0.0                          
    0:02:24  172414.5      0.00       0.0       0.0                          
    0:02:24  172357.1      0.00       0.0       0.0                          
    0:02:24  172299.6      0.00       0.0       0.0                          
    0:02:25  172256.0      0.00       0.0       0.0                          
    0:02:25  172229.9      0.00       0.0       0.0                          
    0:02:30  172210.8      0.00       0.0       0.0                          
    0:02:30  172208.4      0.00       0.0       0.0                          
    0:02:30  172203.1      0.00       0.0       0.0                          
    0:02:31  172199.6      0.00       0.0       0.0                          
    0:02:31  172196.4      0.00       0.0       0.0                          
    0:02:31  172191.6      0.00       0.0       0.0                          
    0:02:31  172189.2      0.00       0.0       0.0                          
    0:02:32  172188.7      0.00       0.0       0.0                          
    0:02:33  172179.4      0.00       0.0       0.0                          
    0:02:33  172149.1      0.01       0.2       0.0                          
    0:02:33  172147.7      0.01       0.2       0.0                          
    0:02:33  172147.7      0.01       0.2       0.0                          
    0:02:33  172147.7      0.01       0.2       0.0                          
    0:02:33  172147.7      0.01       0.2       0.0                          
    0:02:33  172147.7      0.01       0.2       0.0                          
    0:02:34  172147.7      0.01       0.2       0.0                          
    0:02:34  172156.3      0.00       0.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:34  172162.4      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:02:34  172160.0      0.00       0.0       0.0                          
    0:02:34  172171.4      0.00       0.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:02:34  172178.6      0.00       0.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:35  172181.5      0.00       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:02:35  172183.9      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_8_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1043 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 20745 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_8_1
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 14:23:05 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_8_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           30
Number of nets:                            30
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              76294.652440
Buf/Inv area:                     4169.815982
Noncombinational area:           95889.272638
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                172183.925078
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_8_1
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 14:23:13 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_8_1          5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  76.5826 mW   (89%)
  Net Switching Power  =   9.0816 mW   (11%)
                         ---------
Total Dynamic Power    =  85.6642 mW  (100%)

Cell Leakage Power     =   3.5391 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       7.3005e+04        1.5517e+03        1.6347e+06        7.6189e+04  (  85.41%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  3.5789e+03        7.5295e+03        1.9044e+06        1.3013e+04  (  14.59%)
--------------------------------------------------------------------------------------------------
Total          7.6583e+04 uW     9.0812e+03 uW     3.5391e+06 nW     8.9202e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_8_1
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 14:23:13 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[14].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[14].path/path/genblk1.add_in_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_8_1      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[14].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[14].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[14].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[14].path/Mat_a_Mem/Mem/data_out[1] (memory_b8_SIZE32_LOGSIZE5_36)
                                                          0.00       0.22 f
  path/genblk1[14].path/Mat_a_Mem/data_out[1] (seqMemory_b8_SIZE32_36)
                                                          0.00       0.22 f
  path/genblk1[14].path/path/in0[1] (mac_b8_g1_18)        0.00       0.22 f
  path/genblk1[14].path/path/mult_21/a[1] (mac_b8_g1_18_DW_mult_tc_0)
                                                          0.00       0.22 f
  path/genblk1[14].path/path/mult_21/U319/ZN (INV_X1)     0.03       0.25 r
  path/genblk1[14].path/path/mult_21/U276/Z (XOR2_X1)     0.08       0.33 r
  path/genblk1[14].path/path/mult_21/U316/ZN (NAND2_X1)
                                                          0.04       0.37 f
  path/genblk1[14].path/path/mult_21/U329/ZN (OAI22_X1)
                                                          0.06       0.43 r
  path/genblk1[14].path/path/mult_21/U36/S (FA_X1)        0.12       0.55 f
  path/genblk1[14].path/path/mult_21/U295/ZN (NAND2_X1)
                                                          0.04       0.60 r
  path/genblk1[14].path/path/mult_21/U297/ZN (NAND3_X1)
                                                          0.04       0.64 f
  path/genblk1[14].path/path/mult_21/U201/ZN (NAND2_X1)
                                                          0.03       0.67 r
  path/genblk1[14].path/path/mult_21/U192/ZN (NAND3_X1)
                                                          0.04       0.71 f
  path/genblk1[14].path/path/mult_21/U257/ZN (NAND2_X1)
                                                          0.04       0.75 r
  path/genblk1[14].path/path/mult_21/U220/ZN (NAND3_X1)
                                                          0.04       0.78 f
  path/genblk1[14].path/path/mult_21/U237/ZN (NAND2_X1)
                                                          0.03       0.82 r
  path/genblk1[14].path/path/mult_21/U222/ZN (NAND3_X1)
                                                          0.05       0.86 f
  path/genblk1[14].path/path/mult_21/U158/ZN (NAND2_X1)
                                                          0.04       0.90 r
  path/genblk1[14].path/path/mult_21/U272/ZN (NAND3_X1)
                                                          0.03       0.93 f
  path/genblk1[14].path/path/mult_21/U209/ZN (NAND2_X1)
                                                          0.03       0.96 r
  path/genblk1[14].path/path/mult_21/U182/ZN (NAND3_X1)
                                                          0.04       1.00 f
  path/genblk1[14].path/path/mult_21/U304/ZN (NAND2_X1)
                                                          0.04       1.04 r
  path/genblk1[14].path/path/mult_21/U243/ZN (NAND3_X1)
                                                          0.04       1.07 f
  path/genblk1[14].path/path/mult_21/U309/ZN (NAND2_X1)
                                                          0.04       1.11 r
  path/genblk1[14].path/path/mult_21/U311/ZN (NAND3_X1)
                                                          0.04       1.15 f
  path/genblk1[14].path/path/mult_21/U216/ZN (NAND2_X1)
                                                          0.04       1.18 r
  path/genblk1[14].path/path/mult_21/U190/ZN (NAND3_X1)
                                                          0.04       1.22 f
  path/genblk1[14].path/path/mult_21/U229/ZN (NAND2_X1)
                                                          0.04       1.26 r
  path/genblk1[14].path/path/mult_21/U157/ZN (NAND3_X1)
                                                          0.04       1.30 f
  path/genblk1[14].path/path/mult_21/U233/ZN (NAND2_X1)
                                                          0.03       1.32 r
  path/genblk1[14].path/path/mult_21/U205/ZN (AND3_X1)
                                                          0.05       1.37 r
  path/genblk1[14].path/path/mult_21/product[15] (mac_b8_g1_18_DW_mult_tc_0)
                                                          0.00       1.37 r
  path/genblk1[14].path/path/genblk1.add_in_reg[15]/D (DFF_X2)
                                                          0.01       1.38 r
  data arrival time                                                  1.38

  clock clk (rise edge)                                   1.41       1.41
  clock network delay (ideal)                             0.00       1.41
  path/genblk1[14].path/path/genblk1.add_in_reg[15]/CK (DFF_X2)
                                                          0.00       1.41 r
  library setup time                                     -0.03       1.38
  data required time                                                 1.38
  --------------------------------------------------------------------------
  data required time                                                 1.38
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b8_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
