# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../exercise_6_temperature.srcs/sources_1/new/temperature_controller.vhd" \
"../../../../exercise_6_temperature.srcs/sources_1/new/timer.vhd" \
"../../../../exercise_6_temperature.srcs/sim_1/new/temperature_controller_tb.vhd" \

# Do not sort compile order
nosort
