[2025-09-16 21:04:30] START suite=cs trace=streaming_phase3_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase3_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2923288 heartbeat IPC: 3.421 cumulative IPC: 3.421 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5666471 heartbeat IPC: 3.645 cumulative IPC: 3.53 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5666471 cumulative IPC: 3.53 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5666471 cumulative IPC: 3.53 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 20537699 heartbeat IPC: 0.6724 cumulative IPC: 0.6724 (Simulation time: 00 hr 02 min 37 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 36481069 heartbeat IPC: 0.6272 cumulative IPC: 0.649 (Simulation time: 00 hr 04 min 09 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 53334357 heartbeat IPC: 0.5934 cumulative IPC: 0.6294 (Simulation time: 00 hr 05 min 47 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 71345577 heartbeat IPC: 0.5552 cumulative IPC: 0.609 (Simulation time: 00 hr 07 min 26 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 89539132 heartbeat IPC: 0.5496 cumulative IPC: 0.5961 (Simulation time: 00 hr 09 min 07 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 108422867 heartbeat IPC: 0.5296 cumulative IPC: 0.5839 (Simulation time: 00 hr 11 min 01 sec)
Heartbeat CPU 0 instructions: 90000010 cycles: 127780365 heartbeat IPC: 0.5166 cumulative IPC: 0.5732 (Simulation time: 00 hr 12 min 39 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase3_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000010 cycles: 147105273 heartbeat IPC: 0.5175 cumulative IPC: 0.5656 (Simulation time: 00 hr 14 min 20 sec)
Heartbeat CPU 0 instructions: 110000012 cycles: 166516777 heartbeat IPC: 0.5152 cumulative IPC: 0.5595 (Simulation time: 00 hr 16 min 03 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 180444248 cumulative IPC: 0.5542 (Simulation time: 00 hr 17 min 46 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 180444248 cumulative IPC: 0.5542 (Simulation time: 00 hr 17 min 46 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase3_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.5542 instructions: 100000004 cycles: 180444248
CPU 0 Branch Prediction Accuracy: 99.5% MPKI: 0.09402 Average ROB Occupancy at Mispredict: 8821
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00651
BRANCH_INDIRECT: 0.07313
BRANCH_CONDITIONAL: 0.01438
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 289709
LQ_STALL: 0
SQ_STALL: 39961


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 153.90019
REPLAY_LOAD: 101.84986
NON_REPLAY_LOAD: 82.6404

== Total ==
ADDR_TRANS: 83260
REPLAY_LOAD: 107859
NON_REPLAY_LOAD: 98590

== Counts ==
ADDR_TRANS: 541
REPLAY_LOAD: 1059
NON_REPLAY_LOAD: 1193

cpu0->cpu0_STLB TOTAL        ACCESS:    1683547 HIT:    1644898 MISS:      38649 MSHR_MERGE:          5
cpu0->cpu0_STLB LOAD         ACCESS:    1683547 HIT:    1644898 MISS:      38649 MSHR_MERGE:          5
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 357.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5630155 HIT:    4983674 MISS:     646481 MSHR_MERGE:         10
cpu0->cpu0_L2C LOAD         ACCESS:    4827615 HIT:    4466396 MISS:     361219 MSHR_MERGE:          5
cpu0->cpu0_L2C RFO          ACCESS:     292730 HIT:      88896 MISS:     203834 MSHR_MERGE:          5
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     423477 HIT:     422076 MISS:       1401 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      86333 HIT:       6306 MISS:      80027 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 96.18 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13443624 HIT:    8492265 MISS:    4951359 MSHR_MERGE:     756175
cpu0->cpu0_L1I LOAD         ACCESS:   13443624 HIT:    8492265 MISS:    4951359 MSHR_MERGE:     756175
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.57 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   23538967 HIT:   20889649 MISS:    2649318 MSHR_MERGE:    1637814
cpu0->cpu0_L1D LOAD         ACCESS:   14448750 HIT:   13346283 MISS:    1102467 MSHR_MERGE:     470030
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    8996194 HIT:    7536300 MISS:    1459894 MSHR_MERGE:    1167160
cpu0->cpu0_L1D TRANSLATION  ACCESS:      94023 HIT:       7066 MISS:      86957 MSHR_MERGE:        624
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.3 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11009881 HIT:   10173743 MISS:     836138 MSHR_MERGE:     278633
cpu0->cpu0_ITLB LOAD         ACCESS:   11009881 HIT:   10173743 MISS:     836138 MSHR_MERGE:     278633
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.4 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22673939 HIT:   21248651 MISS:    1425288 MSHR_MERGE:     299247
cpu0->cpu0_DTLB LOAD         ACCESS:   22673939 HIT:   21248651 MISS:    1425288 MSHR_MERGE:     299247
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 16.99 cycles
cpu0->LLC TOTAL        ACCESS:     903107 HIT:     458901 MISS:     444206 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     361214 HIT:      81554 MISS:     279660 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     203829 HIT:     101759 MISS:     102070 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     258037 HIT:     256850 MISS:       1187 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      80027 HIT:      18738 MISS:      61289 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5215
  ROW_BUFFER_MISS:     437797
  AVG DBUS CONGESTED CYCLE: 5.21
Channel 0 WQ ROW_BUFFER_HIT:      22309
  ROW_BUFFER_MISS:     112080
  FULL:          0
Channel 0 REFRESHES ISSUED:      15037

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       950722       142109        24932        27144
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           78          309         1413        10520
  STLB miss resolved @ L2C                0           43          462         2587         7095
  STLB miss resolved @ LLC                0           84          983         7030        14054
  STLB miss resolved @ MEM                0           34         3666        14628        47716

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             137115        28750       574805         4807         1255
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           61          226          214
  STLB miss resolved @ L2C                0            3           52          147          103
  STLB miss resolved @ LLC                1            1          152          492          196
  STLB miss resolved @ MEM                2            2          200          665          799
[2025-09-16 21:22:16] END   suite=cs trace=streaming_phase3_core1 (rc=0)
