<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>customPeripheral</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>customPeripheral_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d725a322</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>customPeripheral_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d725a322</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>736cdedf</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5bb9767a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>gpi</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gpo</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="4" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="5" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fifo_generator_0/fifo_generator_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/timer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/customPeripheral_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/customPeripheral_v1_0_S00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/customPeripheral_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_49cf88e5</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fifo_generator_0/fifo_generator_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/timer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/customPeripheral_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/customPeripheral_v1_0_S00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/customPeripheral_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/customPeripheral_v1_0/data/customPeripheral.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/customPeripheral_v1_0/data/customPeripheral.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/customPeripheral_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/customPeripheral_v1_0/src/customPeripheral.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/customPeripheral_v1_0/src/customPeripheral.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/customPeripheral_v1_0/src/customPeripheral_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/customPeripheral_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_5bb9767a</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXI stream and AXI lite interfaces</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="4">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="5" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="6" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="7" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">customPeripheral_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>customPeripheral_v1.0</xilinx:displayName>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-04-23T11:22:15Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c33eef1_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6adcf092_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48a1932d_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75a42641_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29192bee_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a1159ae_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e24f3_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@141f699a_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fe162ef_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12ca7ef9_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f9a5fa7_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46802d50_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d675e86_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59a6c4a0_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e07ea32_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf58ccf_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7643ab7d_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1512cd68_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50665ce9_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b0ae0d1_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30633ad6_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a8e94a9_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@94e8566_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17a8a7e7_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ed559de_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@764b04b5_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22823d2f_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f6204d3_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b76392_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42c0b8fc_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aaba92_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ae8c950_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2090070d_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e32b097_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2854b24d_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb36709_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a18bfb3_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69bfa543_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@257bc7c9_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@494a3f33_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47dd14f_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33118f45_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ceee843_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a48f5ec_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ccc98ae_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f09dd8a_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f21b644_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@192efdfd_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36d8f12b_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ce17f1_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@637043b2_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68bf9980_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1819c38c_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2623dc67_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b39416_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2128041c_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f753871_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bf246d3_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33f7f0a8_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24f2ed20_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3698fa27_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4067a31e_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c5912fe_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f517a59_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fe0893a_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55121780_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b2ee41_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42ba82cb_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@147423eb_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@305fc45c_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1200786a_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f7de32b_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46f68111_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4855db8a_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1989974f_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c5a04a2_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@787175d5_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@717e3a31_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6586bac2_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62cbf719_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@542c84a8_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a0dbf26_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@524b04a6_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45825da6_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58f1f0fc_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@318f075b_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@195d5bdd_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35139939_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6691284a_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@397be6b9_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57346195_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a1d9963_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7413c86f_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/prj/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a911ce1_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69de2018_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e1f49c_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@336de004_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@623d2256_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14a59071_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e6e9f75_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b1689e8_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66a9e392_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a1b6e4_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a5834ac_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a49bf69_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@228db12b_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@534e70f0_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63422166_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38369ac4_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4af961a9_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@706fb97e_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b7a350_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b1c2d75_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26e92ff9_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15159ab2_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56217b69_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ecd3002_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58de1607_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25e24521_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b4e08fa_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@237b2a9a_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f68543_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1197e038_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bfd4d28_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77544ee1_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c31e981_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cef1d2_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2696d3ab_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1efc52da_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@302eaddb_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44f02bd1_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ce6034d_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@276418cb_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16a03f27_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cc3002b_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@693dffb9_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4161de09_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22809358_ARCHIVE_LOCATION">/home/egoncu/Desktop/github/customAXIPeripheral/hw/ip_repo/customPeripheral_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="95821e41"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="97a7709d"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="7f5866ed"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="cdb0862d"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="33f1cdb8"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
