// Seed: 668059060
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    input wand id_2,
    output supply1 id_3,
    input tri id_4,
    output wire id_5,
    input wor id_6,
    input wire id_7,
    input tri1 id_8,
    output tri0 id_9,
    input tri id_10,
    input tri id_11,
    input wire id_12,
    input wire id_13,
    input wand id_14,
    input wand id_15,
    output wand id_16,
    output supply0 id_17,
    input supply0 id_18
);
  wire id_20;
  assign id_5 = 1;
  module_0(
      id_20, id_20, id_20, id_20, id_20
  );
  assign id_17 = (id_12 == id_1);
endmodule
