

================================================================
== Vitis HLS Report for 'div'
================================================================
* Date:           Thu Nov  7 18:08:52 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Divider_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.301 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.210 us|  0.210 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.18>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b" [div.cpp:3]   --->   Operation 23 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%a_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %a" [div.cpp:3]   --->   Operation 24 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [6/6] (6.18ns)   --->   "%af = sitofp i32 %a_read" [div.cpp:4]   --->   Operation 25 'sitofp' 'af' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 26 [6/6] (6.18ns)   --->   "%bf = sitofp i32 %b_read" [div.cpp:5]   --->   Operation 26 'sitofp' 'bf' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.18>
ST_2 : Operation 27 [5/6] (6.18ns)   --->   "%af = sitofp i32 %a_read" [div.cpp:4]   --->   Operation 27 'sitofp' 'af' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 28 [5/6] (6.18ns)   --->   "%bf = sitofp i32 %b_read" [div.cpp:5]   --->   Operation 28 'sitofp' 'bf' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.18>
ST_3 : Operation 29 [4/6] (6.18ns)   --->   "%af = sitofp i32 %a_read" [div.cpp:4]   --->   Operation 29 'sitofp' 'af' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 30 [4/6] (6.18ns)   --->   "%bf = sitofp i32 %b_read" [div.cpp:5]   --->   Operation 30 'sitofp' 'bf' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.18>
ST_4 : Operation 31 [3/6] (6.18ns)   --->   "%af = sitofp i32 %a_read" [div.cpp:4]   --->   Operation 31 'sitofp' 'af' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 32 [3/6] (6.18ns)   --->   "%bf = sitofp i32 %b_read" [div.cpp:5]   --->   Operation 32 'sitofp' 'bf' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.18>
ST_5 : Operation 33 [2/6] (6.18ns)   --->   "%af = sitofp i32 %a_read" [div.cpp:4]   --->   Operation 33 'sitofp' 'af' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 34 [2/6] (6.18ns)   --->   "%bf = sitofp i32 %b_read" [div.cpp:5]   --->   Operation 34 'sitofp' 'bf' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.18>
ST_6 : Operation 35 [1/6] (6.18ns)   --->   "%af = sitofp i32 %a_read" [div.cpp:4]   --->   Operation 35 'sitofp' 'af' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 36 [1/6] (6.18ns)   --->   "%bf = sitofp i32 %b_read" [div.cpp:5]   --->   Operation 36 'sitofp' 'bf' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.30>
ST_7 : Operation 37 [16/16] (6.30ns)   --->   "%div_1 = fdiv i32 %af, i32 %bf" [div.cpp:7]   --->   Operation 37 'fdiv' 'div_1' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.30>
ST_8 : Operation 38 [15/16] (6.30ns)   --->   "%div_1 = fdiv i32 %af, i32 %bf" [div.cpp:7]   --->   Operation 38 'fdiv' 'div_1' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.30>
ST_9 : Operation 39 [14/16] (6.30ns)   --->   "%div_1 = fdiv i32 %af, i32 %bf" [div.cpp:7]   --->   Operation 39 'fdiv' 'div_1' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.30>
ST_10 : Operation 40 [13/16] (6.30ns)   --->   "%div_1 = fdiv i32 %af, i32 %bf" [div.cpp:7]   --->   Operation 40 'fdiv' 'div_1' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.30>
ST_11 : Operation 41 [12/16] (6.30ns)   --->   "%div_1 = fdiv i32 %af, i32 %bf" [div.cpp:7]   --->   Operation 41 'fdiv' 'div_1' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.30>
ST_12 : Operation 42 [11/16] (6.30ns)   --->   "%div_1 = fdiv i32 %af, i32 %bf" [div.cpp:7]   --->   Operation 42 'fdiv' 'div_1' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.30>
ST_13 : Operation 43 [10/16] (6.30ns)   --->   "%div_1 = fdiv i32 %af, i32 %bf" [div.cpp:7]   --->   Operation 43 'fdiv' 'div_1' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.30>
ST_14 : Operation 44 [9/16] (6.30ns)   --->   "%div_1 = fdiv i32 %af, i32 %bf" [div.cpp:7]   --->   Operation 44 'fdiv' 'div_1' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.30>
ST_15 : Operation 45 [8/16] (6.30ns)   --->   "%div_1 = fdiv i32 %af, i32 %bf" [div.cpp:7]   --->   Operation 45 'fdiv' 'div_1' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.30>
ST_16 : Operation 46 [7/16] (6.30ns)   --->   "%div_1 = fdiv i32 %af, i32 %bf" [div.cpp:7]   --->   Operation 46 'fdiv' 'div_1' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.30>
ST_17 : Operation 47 [6/16] (6.30ns)   --->   "%div_1 = fdiv i32 %af, i32 %bf" [div.cpp:7]   --->   Operation 47 'fdiv' 'div_1' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.30>
ST_18 : Operation 48 [5/16] (6.30ns)   --->   "%div_1 = fdiv i32 %af, i32 %bf" [div.cpp:7]   --->   Operation 48 'fdiv' 'div_1' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.30>
ST_19 : Operation 49 [4/16] (6.30ns)   --->   "%div_1 = fdiv i32 %af, i32 %bf" [div.cpp:7]   --->   Operation 49 'fdiv' 'div_1' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.30>
ST_20 : Operation 50 [3/16] (6.30ns)   --->   "%div_1 = fdiv i32 %af, i32 %bf" [div.cpp:7]   --->   Operation 50 'fdiv' 'div_1' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.30>
ST_21 : Operation 51 [2/16] (6.30ns)   --->   "%div_1 = fdiv i32 %af, i32 %bf" [div.cpp:7]   --->   Operation 51 'fdiv' 'div_1' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.30>
ST_22 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 53 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [div.cpp:3]   --->   Operation 53 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 58 [1/16] (6.30ns)   --->   "%div_1 = fdiv i32 %af, i32 %bf" [div.cpp:7]   --->   Operation 58 'fdiv' 'div_1' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln7 = ret i32 %div_1" [div.cpp:7]   --->   Operation 59 'ret' 'ret_ln7' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.18ns
The critical path consists of the following:
	wire read operation ('a', div.cpp:3) on port 'a' (div.cpp:3) [10]  (0 ns)
	'sitofp' operation ('af', div.cpp:4) [11]  (6.18 ns)

 <State 2>: 6.18ns
The critical path consists of the following:
	'sitofp' operation ('af', div.cpp:4) [11]  (6.18 ns)

 <State 3>: 6.18ns
The critical path consists of the following:
	'sitofp' operation ('af', div.cpp:4) [11]  (6.18 ns)

 <State 4>: 6.18ns
The critical path consists of the following:
	'sitofp' operation ('af', div.cpp:4) [11]  (6.18 ns)

 <State 5>: 6.18ns
The critical path consists of the following:
	'sitofp' operation ('af', div.cpp:4) [11]  (6.18 ns)

 <State 6>: 6.18ns
The critical path consists of the following:
	'sitofp' operation ('af', div.cpp:4) [11]  (6.18 ns)

 <State 7>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div_1', div.cpp:7) [13]  (6.3 ns)

 <State 8>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div_1', div.cpp:7) [13]  (6.3 ns)

 <State 9>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div_1', div.cpp:7) [13]  (6.3 ns)

 <State 10>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div_1', div.cpp:7) [13]  (6.3 ns)

 <State 11>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div_1', div.cpp:7) [13]  (6.3 ns)

 <State 12>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div_1', div.cpp:7) [13]  (6.3 ns)

 <State 13>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div_1', div.cpp:7) [13]  (6.3 ns)

 <State 14>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div_1', div.cpp:7) [13]  (6.3 ns)

 <State 15>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div_1', div.cpp:7) [13]  (6.3 ns)

 <State 16>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div_1', div.cpp:7) [13]  (6.3 ns)

 <State 17>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div_1', div.cpp:7) [13]  (6.3 ns)

 <State 18>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div_1', div.cpp:7) [13]  (6.3 ns)

 <State 19>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div_1', div.cpp:7) [13]  (6.3 ns)

 <State 20>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div_1', div.cpp:7) [13]  (6.3 ns)

 <State 21>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div_1', div.cpp:7) [13]  (6.3 ns)

 <State 22>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('div_1', div.cpp:7) [13]  (6.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
