# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CS214-Minisys-CPU.srcs/sources_1/ip/RAM_64K/sim/RAM_64K.v" \
"../../../../CS214-Minisys-CPU.srcs/sources_1/new/data_memory.v" \
"../../../../CS214-Minisys-CPU.srcs/sim_1/new/RAM_Test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
