#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Mar 15 12:29:58 2018
# Process ID: 13184
# Current directory: C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.runs/impl_1
# Command line: vivado.exe -log dim_leds.vdi -applog -messageDb vivado.pb -mode batch -source dim_leds.tcl -notrace
# Log file: C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.runs/impl_1/dim_leds.vdi
# Journal file: C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source dim_leds.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx2/Vivado/2015.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx2/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx2/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx2/Vivado/2015.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.runs/pwm_1_synth_1/pwm_1.dcp' for cell 'MOD1'
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/sources_1/ip/pwm_1/src/Basys3_Master-1.xdc] for cell 'MOD1/inst'
Finished Parsing XDC File [c:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/sources_1/ip/pwm_1/src/Basys3_Master-1.xdc] for cell 'MOD1/inst'
Parsing XDC File [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.runs/pwm_1_synth_1/pwm_1.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 458.426 ; gain = 252.090
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 463.730 ; gain = 5.305
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1524bb752

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 25d677ae4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 944.730 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 11 cells.
Phase 2 Constant Propagation | Checksum: 1ade53dd0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 944.730 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 44 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 22eb2322e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 944.730 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 944.730 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 22eb2322e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 944.730 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 22eb2322e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 944.730 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 38 Warnings, 34 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 944.730 ; gain = 486.305
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 944.730 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.runs/impl_1/dim_leds_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 944.730 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 944.730 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: cde4599b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 944.730 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: cde4599b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.950 . Memory (MB): peak = 959.633 ; gain = 14.902

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: cde4599b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.950 . Memory (MB): peak = 959.633 ; gain = 14.902

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 833ac7a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.950 . Memory (MB): peak = 959.633 ; gain = 14.902
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: da2a9265

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.950 . Memory (MB): peak = 959.633 ; gain = 14.902

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 114f57f0a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.980 . Memory (MB): peak = 959.633 ; gain = 14.902
Phase 1.2.1 Place Init Design | Checksum: 183c11361

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 959.633 ; gain = 14.902
Phase 1.2 Build Placer Netlist Model | Checksum: 183c11361

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 959.633 ; gain = 14.902

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 183c11361

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 959.633 ; gain = 14.902
Phase 1.3 Constrain Clocks/Macros | Checksum: 183c11361

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 959.633 ; gain = 14.902
Phase 1 Placer Initialization | Checksum: 183c11361

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 959.633 ; gain = 14.902

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: f2104501

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 959.633 ; gain = 14.902

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f2104501

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 959.633 ; gain = 14.902

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17d685089

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 959.633 ; gain = 14.902

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1869c21bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 959.633 ; gain = 14.902

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1869c21bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 959.633 ; gain = 14.902

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: b2792acb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 959.633 ; gain = 14.902

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: b2792acb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 959.633 ; gain = 14.902

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 16359c684

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 959.633 ; gain = 14.902
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 16359c684

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 959.633 ; gain = 14.902

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 16359c684

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 959.633 ; gain = 14.902

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 16359c684

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 959.633 ; gain = 14.902
Phase 3.7 Small Shape Detail Placement | Checksum: 16359c684

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 959.633 ; gain = 14.902

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 17a310714

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 959.633 ; gain = 14.902
Phase 3 Detail Placement | Checksum: 17a310714

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 959.633 ; gain = 14.902

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: f443eeb8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 959.633 ; gain = 14.902

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: f443eeb8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 959.633 ; gain = 14.902

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: f443eeb8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 959.633 ; gain = 14.902

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: ecd435b1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 959.633 ; gain = 14.902
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: ecd435b1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 959.633 ; gain = 14.902
Phase 4.1.3.1 PCOPT Shape updates | Checksum: ecd435b1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 959.633 ; gain = 14.902

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.549. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1252d9b58

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 959.633 ; gain = 14.902
Phase 4.1.3 Post Placement Optimization | Checksum: 1252d9b58

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 959.633 ; gain = 14.902
Phase 4.1 Post Commit Optimization | Checksum: 1252d9b58

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 959.633 ; gain = 14.902

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1252d9b58

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 959.633 ; gain = 14.902

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1252d9b58

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 959.633 ; gain = 14.902

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1252d9b58

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 959.633 ; gain = 14.902
Phase 4.4 Placer Reporting | Checksum: 1252d9b58

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 959.633 ; gain = 14.902

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1e458a339

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 959.633 ; gain = 14.902
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e458a339

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 959.633 ; gain = 14.902
Ending Placer Task | Checksum: 1368edb0b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 959.633 ; gain = 14.902
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 38 Warnings, 34 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 959.633 ; gain = 0.000
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.060 . Memory (MB): peak = 959.633 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 959.633 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 959.633 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5efe9f30 ConstDB: 0 ShapeSum: d7903bdb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 80e79596

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1044.938 ; gain = 85.305

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 80e79596

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1047.930 ; gain = 88.297

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 80e79596

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1054.781 ; gain = 95.148
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2ab5837b1

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1059.051 ; gain = 99.418
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.545  | TNS=0.000  | WHS=-0.099 | THS=-0.469 |

Phase 2 Router Initialization | Checksum: 26c379da7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1059.051 ; gain = 99.418

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1add39493

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1059.051 ; gain = 99.418

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 18344140d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1059.051 ; gain = 99.418
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.784  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: b36e936a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1059.051 ; gain = 99.418

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 22088caea

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1059.051 ; gain = 99.418
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.784  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b9f38bb5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1059.051 ; gain = 99.418
Phase 4 Rip-up And Reroute | Checksum: 1b9f38bb5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1059.051 ; gain = 99.418

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 21b76d8b3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1059.051 ; gain = 99.418
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.876  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 21b76d8b3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1059.051 ; gain = 99.418

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21b76d8b3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1059.051 ; gain = 99.418
Phase 5 Delay and Skew Optimization | Checksum: 21b76d8b3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1059.051 ; gain = 99.418

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 16551491d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1059.051 ; gain = 99.418
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.876  | TNS=0.000  | WHS=0.172  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 22ad49248

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1059.051 ; gain = 99.418

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0080523 %
  Global Horizontal Routing Utilization  = 0.00754815 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ab2d7255

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1059.051 ; gain = 99.418

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ab2d7255

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1059.051 ; gain = 99.418

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ed87d739

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1059.051 ; gain = 99.418

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.876  | TNS=0.000  | WHS=0.172  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ed87d739

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1059.051 ; gain = 99.418
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1059.051 ; gain = 99.418

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 38 Warnings, 34 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1059.051 ; gain = 99.418
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1059.051 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.runs/impl_1/dim_leds_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Mar 15 12:31:08 2018...
