Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov  6 04:23:14 2020
| Host         : Clarencedc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.064        0.000                      0                  201        0.097        0.000                      0                  201        4.500        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.064        0.000                      0                  201        0.097        0.000                      0                  201        4.500        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_M_input_controller_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 1.138ns (23.993%)  route 3.605ns (76.007%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.560     5.144    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.777     6.439    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]
    SLICE_X53Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.563 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.407     6.970    buttoncond_gen_0[3].buttoncond/M_last_q_i_5__0_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.094 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.433     7.527    buttoncond_gen_0[3].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.651 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.729     8.380    buttoncond_gen_0[3].buttoncond/M_buttoncond_out[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I0_O)        0.124     8.504 r  buttoncond_gen_0[3].buttoncond/FSM_onehot_M_input_controller_q[2]_i_2/O
                         net (fo=3, routed)           0.685     9.189    buttondetector_gen_0[4].buttondetector/FSM_onehot_M_input_controller_q_reg[0]
    SLICE_X48Y39         LUT6 (Prop_lut6_I2_O)        0.124     9.313 r  buttondetector_gen_0[4].buttondetector/FSM_onehot_M_input_controller_q[1]_i_1/O
                         net (fo=1, routed)           0.574     9.887    buttondetector_gen_0[4].buttondetector_n_1
    SLICE_X48Y39         FDRE                                         r  FSM_onehot_M_input_controller_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.449    14.854    clk_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  FSM_onehot_M_input_controller_q_reg[1]/C
                         clock pessimism              0.179    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X48Y39         FDRE (Setup_fdre_C_D)       -0.047    14.951    FSM_onehot_M_input_controller_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 1.040ns (25.440%)  route 3.048ns (74.560%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.572     5.156    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y47         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.812     6.487    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]
    SLICE_X53Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.611 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.407     7.018    buttoncond_gen_0[3].buttoncond/M_last_q_i_5__0_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.142 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.433     7.575    buttoncond_gen_0[3].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.699 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.729     8.428    buttoncond_gen_0[3].buttoncond/M_buttoncond_out[0]
    SLICE_X51Y47         LUT1 (Prop_lut1_I0_O)        0.150     8.578 r  buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.666     9.244    buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X52Y51         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.443    14.847    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y51         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X52Y51         FDRE (Setup_fdre_C_CE)      -0.371    14.620    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 1.040ns (25.440%)  route 3.048ns (74.560%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.572     5.156    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y47         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.812     6.487    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]
    SLICE_X53Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.611 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.407     7.018    buttoncond_gen_0[3].buttoncond/M_last_q_i_5__0_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.142 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.433     7.575    buttoncond_gen_0[3].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.699 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.729     8.428    buttoncond_gen_0[3].buttoncond/M_buttoncond_out[0]
    SLICE_X51Y47         LUT1 (Prop_lut1_I0_O)        0.150     8.578 r  buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.666     9.244    buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X52Y51         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.443    14.847    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y51         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[17]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X52Y51         FDRE (Setup_fdre_C_CE)      -0.371    14.620    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 1.040ns (25.440%)  route 3.048ns (74.560%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.572     5.156    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y47         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.812     6.487    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]
    SLICE_X53Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.611 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.407     7.018    buttoncond_gen_0[3].buttoncond/M_last_q_i_5__0_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.142 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.433     7.575    buttoncond_gen_0[3].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.699 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.729     8.428    buttoncond_gen_0[3].buttoncond/M_buttoncond_out[0]
    SLICE_X51Y47         LUT1 (Prop_lut1_I0_O)        0.150     8.578 r  buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.666     9.244    buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X52Y51         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.443    14.847    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y51         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X52Y51         FDRE (Setup_fdre_C_CE)      -0.371    14.620    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 1.040ns (25.440%)  route 3.048ns (74.560%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.572     5.156    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y47         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.812     6.487    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]
    SLICE_X53Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.611 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.407     7.018    buttoncond_gen_0[3].buttoncond/M_last_q_i_5__0_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.142 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.433     7.575    buttoncond_gen_0[3].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.699 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.729     8.428    buttoncond_gen_0[3].buttoncond/M_buttoncond_out[0]
    SLICE_X51Y47         LUT1 (Prop_lut1_I0_O)        0.150     8.578 r  buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.666     9.244    buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X52Y51         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.443    14.847    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y51         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X52Y51         FDRE (Setup_fdre_C_CE)      -0.371    14.620    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_M_input_controller_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 1.138ns (25.548%)  route 3.316ns (74.452%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.560     5.144    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.777     6.439    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]
    SLICE_X53Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.563 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.407     6.970    buttoncond_gen_0[3].buttoncond/M_last_q_i_5__0_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.094 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.433     7.527    buttoncond_gen_0[3].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.651 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.729     8.380    buttoncond_gen_0[3].buttoncond/M_buttoncond_out[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I0_O)        0.124     8.504 r  buttoncond_gen_0[3].buttoncond/FSM_onehot_M_input_controller_q[2]_i_2/O
                         net (fo=3, routed)           0.970     9.474    buttondetector_gen_0[4].buttondetector/FSM_onehot_M_input_controller_q_reg[0]
    SLICE_X48Y39         LUT6 (Prop_lut6_I2_O)        0.124     9.598 r  buttondetector_gen_0[4].buttondetector/FSM_onehot_M_input_controller_q[0]_i_1/O
                         net (fo=1, routed)           0.000     9.598    buttondetector_gen_0[4].buttondetector_n_0
    SLICE_X48Y39         FDSE                                         r  FSM_onehot_M_input_controller_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.449    14.854    clk_IBUF_BUFG
    SLICE_X48Y39         FDSE                                         r  FSM_onehot_M_input_controller_q_reg[0]/C
                         clock pessimism              0.179    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X48Y39         FDSE (Setup_fdse_C_D)        0.029    15.027    FSM_onehot_M_input_controller_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_M_input_controller_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 1.138ns (25.612%)  route 3.305ns (74.388%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.560     5.144    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.777     6.439    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]
    SLICE_X53Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.563 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.407     6.970    buttoncond_gen_0[3].buttoncond/M_last_q_i_5__0_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.094 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.433     7.527    buttoncond_gen_0[3].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.651 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.729     8.380    buttoncond_gen_0[3].buttoncond/M_buttoncond_out[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I0_O)        0.124     8.504 r  buttoncond_gen_0[3].buttoncond/FSM_onehot_M_input_controller_q[2]_i_2/O
                         net (fo=3, routed)           0.959     9.463    buttondetector_gen_0[4].buttondetector/FSM_onehot_M_input_controller_q_reg[0]
    SLICE_X48Y39         LUT6 (Prop_lut6_I2_O)        0.124     9.587 r  buttondetector_gen_0[4].buttondetector/FSM_onehot_M_input_controller_q[2]_i_1/O
                         net (fo=1, routed)           0.000     9.587    buttondetector_gen_0[4].buttondetector_n_2
    SLICE_X48Y39         FDRE                                         r  FSM_onehot_M_input_controller_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.449    14.854    clk_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  FSM_onehot_M_input_controller_q_reg[2]/C
                         clock pessimism              0.179    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X48Y39         FDRE (Setup_fdre_C_D)        0.031    15.029    FSM_onehot_M_input_controller_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                          -9.587    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.516ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.040ns (26.341%)  route 2.908ns (73.659%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.572     5.156    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y47         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.812     6.487    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]
    SLICE_X53Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.611 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.407     7.018    buttoncond_gen_0[3].buttoncond/M_last_q_i_5__0_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.142 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.433     7.575    buttoncond_gen_0[3].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.699 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.729     8.428    buttoncond_gen_0[3].buttoncond/M_buttoncond_out[0]
    SLICE_X51Y47         LUT1 (Prop_lut1_I0_O)        0.150     8.578 r  buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.527     9.105    buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X52Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.443    14.847    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X52Y50         FDRE (Setup_fdre_C_CE)      -0.371    14.620    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  5.516    

Slack (MET) :             5.516ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.040ns (26.341%)  route 2.908ns (73.659%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.572     5.156    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y47         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.812     6.487    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]
    SLICE_X53Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.611 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.407     7.018    buttoncond_gen_0[3].buttoncond/M_last_q_i_5__0_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.142 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.433     7.575    buttoncond_gen_0[3].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.699 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.729     8.428    buttoncond_gen_0[3].buttoncond/M_buttoncond_out[0]
    SLICE_X51Y47         LUT1 (Prop_lut1_I0_O)        0.150     8.578 r  buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.527     9.105    buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X52Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.443    14.847    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[13]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X52Y50         FDRE (Setup_fdre_C_CE)      -0.371    14.620    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  5.516    

Slack (MET) :             5.516ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.040ns (26.341%)  route 2.908ns (73.659%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.572     5.156    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y47         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.812     6.487    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]
    SLICE_X53Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.611 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.407     7.018    buttoncond_gen_0[3].buttoncond/M_last_q_i_5__0_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.142 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.433     7.575    buttoncond_gen_0[3].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.699 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.729     8.428    buttoncond_gen_0[3].buttoncond/M_buttoncond_out[0]
    SLICE_X51Y47         LUT1 (Prop_lut1_I0_O)        0.150     8.578 r  buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.527     9.105    buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X52Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.443    14.847    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X52Y50         FDRE (Setup_fdre_C_CE)      -0.371    14.620    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  5.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.567     1.511    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y49         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.801    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.957    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.010 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.010    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1_n_7
    SLICE_X52Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     2.025    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.567     1.511    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y49         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.801    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.957    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.023 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.023    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X52Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     2.025    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.567     1.511    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y49         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.801    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.957    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.046 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.046    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1_n_6
    SLICE_X52Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     2.025    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.457%)  route 0.127ns (23.543%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.567     1.511    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y49         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.801    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.957    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.048 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.048    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X52Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     2.025    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.545%)  route 0.127ns (23.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.567     1.511    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y49         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.801    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.957    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.997 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.997    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.050 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.050    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1_n_7
    SLICE_X52Y51         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     2.025    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y51         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y51         FDRE (Hold_fdre_C_D)         0.134     1.914    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.096%)  route 0.127ns (22.903%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.567     1.511    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y49         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.801    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.957    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.997 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.997    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.063 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.063    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X52Y51         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     2.025    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y51         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y51         FDRE (Hold_fdre_C_D)         0.134     1.914    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (78.012%)  route 0.127ns (21.988%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.567     1.511    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y49         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.801    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.957    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.997 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.997    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.086 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.086    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1_n_6
    SLICE_X52Y51         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     2.025    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y51         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y51         FDRE (Hold_fdre_C_D)         0.134     1.914    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.088%)  route 0.127ns (21.912%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.567     1.511    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y49         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.801    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.957    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.997 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.997    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.088 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.088    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X52Y51         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     2.025    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y51         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y51         FDRE (Hold_fdre_C_D)         0.134     1.914    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 buttondetector_gen_0[4].buttondetector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_M_input_controller_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.751%)  route 0.120ns (39.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     1.508    buttondetector_gen_0[4].buttondetector/CLK
    SLICE_X49Y39         FDRE                                         r  buttondetector_gen_0[4].buttondetector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  buttondetector_gen_0[4].buttondetector/M_last_q_reg/Q
                         net (fo=3, routed)           0.120     1.769    buttondetector_gen_0[4].buttondetector/M_last_q
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.045     1.814 r  buttondetector_gen_0[4].buttondetector/FSM_onehot_M_input_controller_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.814    buttondetector_gen_0[4].buttondetector_n_0
    SLICE_X48Y39         FDSE                                         r  FSM_onehot_M_input_controller_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     2.024    clk_IBUF_BUFG
    SLICE_X48Y39         FDSE                                         r  FSM_onehot_M_input_controller_q_reg[0]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X48Y39         FDSE (Hold_fdse_C_D)         0.091     1.612    FSM_onehot_M_input_controller_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 buttondetector_gen_0[4].buttondetector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_M_input_controller_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.553%)  route 0.121ns (39.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     1.508    buttondetector_gen_0[4].buttondetector/CLK
    SLICE_X49Y39         FDRE                                         r  buttondetector_gen_0[4].buttondetector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  buttondetector_gen_0[4].buttondetector/M_last_q_reg/Q
                         net (fo=3, routed)           0.121     1.770    buttondetector_gen_0[4].buttondetector/M_last_q
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.045     1.815 r  buttondetector_gen_0[4].buttondetector/FSM_onehot_M_input_controller_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.815    buttondetector_gen_0[4].buttondetector_n_2
    SLICE_X48Y39         FDRE                                         r  FSM_onehot_M_input_controller_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     2.024    clk_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  FSM_onehot_M_input_controller_q_reg[2]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X48Y39         FDRE (Hold_fdre_C_D)         0.092     1.613    FSM_onehot_M_input_controller_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X48Y39   FSM_onehot_M_input_controller_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y39   FSM_onehot_M_input_controller_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y39   FSM_onehot_M_input_controller_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   M_a_mem_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y31   M_a_mem_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y30   M_a_mem_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y30   M_a_mem_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y30   M_a_mem_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y29   M_a_mem_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y56   buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y30   seg/ctr/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y30   seg/ctr/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y30   seg/ctr/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y30   seg/ctr/M_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y31   M_a_mem_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y31   M_a_mem_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   M_a_mem_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   M_a_mem_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   M_a_mem_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   M_a_mem_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y29   M_a_mem_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   M_a_mem_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   M_a_mem_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   M_a_mem_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   M_a_mem_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   M_a_mem_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   M_a_mem_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   M_b_mem_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   M_b_mem_q_reg[11]/C



