
SPI_REG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c94  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  08002e6c  08002e6c  00003e6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ea0  08002ea0  00004070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002ea0  08002ea0  00003ea0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002ea8  08002ea8  00004070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ea8  08002ea8  00003ea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002eac  08002eac  00003eac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08002eb0  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000220  20000070  08002f20  00004070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000290  08002f20  00004290  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b91f  00000000  00000000  000040a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001aba  00000000  00000000  0000f9bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000988  00000000  00000000  00011480  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000744  00000000  00000000  00011e08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002511e  00000000  00000000  0001254c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b7d2  00000000  00000000  0003766a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e9eab  00000000  00000000  00042e3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012cce7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000291c  00000000  00000000  0012cd2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  0012f648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000070 	.word	0x20000070
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08002e54 	.word	0x08002e54

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000074 	.word	0x20000074
 8000214:	08002e54 	.word	0x08002e54

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b988 	b.w	8000540 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	468e      	mov	lr, r1
 8000250:	4604      	mov	r4, r0
 8000252:	4688      	mov	r8, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d962      	bls.n	8000324 <__udivmoddi4+0xdc>
 800025e:	fab2 f682 	clz	r6, r2
 8000262:	b14e      	cbz	r6, 8000278 <__udivmoddi4+0x30>
 8000264:	f1c6 0320 	rsb	r3, r6, #32
 8000268:	fa01 f806 	lsl.w	r8, r1, r6
 800026c:	fa20 f303 	lsr.w	r3, r0, r3
 8000270:	40b7      	lsls	r7, r6
 8000272:	ea43 0808 	orr.w	r8, r3, r8
 8000276:	40b4      	lsls	r4, r6
 8000278:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800027c:	fa1f fc87 	uxth.w	ip, r7
 8000280:	fbb8 f1fe 	udiv	r1, r8, lr
 8000284:	0c23      	lsrs	r3, r4, #16
 8000286:	fb0e 8811 	mls	r8, lr, r1, r8
 800028a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028e:	fb01 f20c 	mul.w	r2, r1, ip
 8000292:	429a      	cmp	r2, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x62>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f101 30ff 	add.w	r0, r1, #4294967295
 800029c:	f080 80ea 	bcs.w	8000474 <__udivmoddi4+0x22c>
 80002a0:	429a      	cmp	r2, r3
 80002a2:	f240 80e7 	bls.w	8000474 <__udivmoddi4+0x22c>
 80002a6:	3902      	subs	r1, #2
 80002a8:	443b      	add	r3, r7
 80002aa:	1a9a      	subs	r2, r3, r2
 80002ac:	b2a3      	uxth	r3, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80002be:	459c      	cmp	ip, r3
 80002c0:	d909      	bls.n	80002d6 <__udivmoddi4+0x8e>
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c8:	f080 80d6 	bcs.w	8000478 <__udivmoddi4+0x230>
 80002cc:	459c      	cmp	ip, r3
 80002ce:	f240 80d3 	bls.w	8000478 <__udivmoddi4+0x230>
 80002d2:	443b      	add	r3, r7
 80002d4:	3802      	subs	r0, #2
 80002d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002da:	eba3 030c 	sub.w	r3, r3, ip
 80002de:	2100      	movs	r1, #0
 80002e0:	b11d      	cbz	r5, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40f3      	lsrs	r3, r6
 80002e4:	2200      	movs	r2, #0
 80002e6:	e9c5 3200 	strd	r3, r2, [r5]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d905      	bls.n	80002fe <__udivmoddi4+0xb6>
 80002f2:	b10d      	cbz	r5, 80002f8 <__udivmoddi4+0xb0>
 80002f4:	e9c5 0100 	strd	r0, r1, [r5]
 80002f8:	2100      	movs	r1, #0
 80002fa:	4608      	mov	r0, r1
 80002fc:	e7f5      	b.n	80002ea <__udivmoddi4+0xa2>
 80002fe:	fab3 f183 	clz	r1, r3
 8000302:	2900      	cmp	r1, #0
 8000304:	d146      	bne.n	8000394 <__udivmoddi4+0x14c>
 8000306:	4573      	cmp	r3, lr
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xc8>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 8105 	bhi.w	800051a <__udivmoddi4+0x2d2>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb6e 0203 	sbc.w	r2, lr, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4690      	mov	r8, r2
 800031a:	2d00      	cmp	r5, #0
 800031c:	d0e5      	beq.n	80002ea <__udivmoddi4+0xa2>
 800031e:	e9c5 4800 	strd	r4, r8, [r5]
 8000322:	e7e2      	b.n	80002ea <__udivmoddi4+0xa2>
 8000324:	2a00      	cmp	r2, #0
 8000326:	f000 8090 	beq.w	800044a <__udivmoddi4+0x202>
 800032a:	fab2 f682 	clz	r6, r2
 800032e:	2e00      	cmp	r6, #0
 8000330:	f040 80a4 	bne.w	800047c <__udivmoddi4+0x234>
 8000334:	1a8a      	subs	r2, r1, r2
 8000336:	0c03      	lsrs	r3, r0, #16
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	b280      	uxth	r0, r0
 800033e:	b2bc      	uxth	r4, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb2 fcfe 	udiv	ip, r2, lr
 8000346:	fb0e 221c 	mls	r2, lr, ip, r2
 800034a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034e:	fb04 f20c 	mul.w	r2, r4, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d907      	bls.n	8000366 <__udivmoddi4+0x11e>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f10c 38ff 	add.w	r8, ip, #4294967295
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x11c>
 800035e:	429a      	cmp	r2, r3
 8000360:	f200 80e0 	bhi.w	8000524 <__udivmoddi4+0x2dc>
 8000364:	46c4      	mov	ip, r8
 8000366:	1a9b      	subs	r3, r3, r2
 8000368:	fbb3 f2fe 	udiv	r2, r3, lr
 800036c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000370:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000374:	fb02 f404 	mul.w	r4, r2, r4
 8000378:	429c      	cmp	r4, r3
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x144>
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x142>
 8000384:	429c      	cmp	r4, r3
 8000386:	f200 80ca 	bhi.w	800051e <__udivmoddi4+0x2d6>
 800038a:	4602      	mov	r2, r0
 800038c:	1b1b      	subs	r3, r3, r4
 800038e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0x98>
 8000394:	f1c1 0620 	rsb	r6, r1, #32
 8000398:	408b      	lsls	r3, r1
 800039a:	fa22 f706 	lsr.w	r7, r2, r6
 800039e:	431f      	orrs	r7, r3
 80003a0:	fa0e f401 	lsl.w	r4, lr, r1
 80003a4:	fa20 f306 	lsr.w	r3, r0, r6
 80003a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b0:	4323      	orrs	r3, r4
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	fa1f fc87 	uxth.w	ip, r7
 80003ba:	fbbe f0f9 	udiv	r0, lr, r9
 80003be:	0c1c      	lsrs	r4, r3, #16
 80003c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	d909      	bls.n	80003e8 <__udivmoddi4+0x1a0>
 80003d4:	193c      	adds	r4, r7, r4
 80003d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003da:	f080 809c 	bcs.w	8000516 <__udivmoddi4+0x2ce>
 80003de:	45a6      	cmp	lr, r4
 80003e0:	f240 8099 	bls.w	8000516 <__udivmoddi4+0x2ce>
 80003e4:	3802      	subs	r0, #2
 80003e6:	443c      	add	r4, r7
 80003e8:	eba4 040e 	sub.w	r4, r4, lr
 80003ec:	fa1f fe83 	uxth.w	lr, r3
 80003f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f4:	fb09 4413 	mls	r4, r9, r3, r4
 80003f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000400:	45a4      	cmp	ip, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1ce>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f103 3eff 	add.w	lr, r3, #4294967295
 800040a:	f080 8082 	bcs.w	8000512 <__udivmoddi4+0x2ca>
 800040e:	45a4      	cmp	ip, r4
 8000410:	d97f      	bls.n	8000512 <__udivmoddi4+0x2ca>
 8000412:	3b02      	subs	r3, #2
 8000414:	443c      	add	r4, r7
 8000416:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000422:	4564      	cmp	r4, ip
 8000424:	4673      	mov	r3, lr
 8000426:	46e1      	mov	r9, ip
 8000428:	d362      	bcc.n	80004f0 <__udivmoddi4+0x2a8>
 800042a:	d05f      	beq.n	80004ec <__udivmoddi4+0x2a4>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x1fe>
 800042e:	ebb8 0203 	subs.w	r2, r8, r3
 8000432:	eb64 0409 	sbc.w	r4, r4, r9
 8000436:	fa04 f606 	lsl.w	r6, r4, r6
 800043a:	fa22 f301 	lsr.w	r3, r2, r1
 800043e:	431e      	orrs	r6, r3
 8000440:	40cc      	lsrs	r4, r1
 8000442:	e9c5 6400 	strd	r6, r4, [r5]
 8000446:	2100      	movs	r1, #0
 8000448:	e74f      	b.n	80002ea <__udivmoddi4+0xa2>
 800044a:	fbb1 fcf2 	udiv	ip, r1, r2
 800044e:	0c01      	lsrs	r1, r0, #16
 8000450:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000454:	b280      	uxth	r0, r0
 8000456:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800045a:	463b      	mov	r3, r7
 800045c:	4638      	mov	r0, r7
 800045e:	463c      	mov	r4, r7
 8000460:	46b8      	mov	r8, r7
 8000462:	46be      	mov	lr, r7
 8000464:	2620      	movs	r6, #32
 8000466:	fbb1 f1f7 	udiv	r1, r1, r7
 800046a:	eba2 0208 	sub.w	r2, r2, r8
 800046e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000472:	e766      	b.n	8000342 <__udivmoddi4+0xfa>
 8000474:	4601      	mov	r1, r0
 8000476:	e718      	b.n	80002aa <__udivmoddi4+0x62>
 8000478:	4610      	mov	r0, r2
 800047a:	e72c      	b.n	80002d6 <__udivmoddi4+0x8e>
 800047c:	f1c6 0220 	rsb	r2, r6, #32
 8000480:	fa2e f302 	lsr.w	r3, lr, r2
 8000484:	40b7      	lsls	r7, r6
 8000486:	40b1      	lsls	r1, r6
 8000488:	fa20 f202 	lsr.w	r2, r0, r2
 800048c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000490:	430a      	orrs	r2, r1
 8000492:	fbb3 f8fe 	udiv	r8, r3, lr
 8000496:	b2bc      	uxth	r4, r7
 8000498:	fb0e 3318 	mls	r3, lr, r8, r3
 800049c:	0c11      	lsrs	r1, r2, #16
 800049e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a2:	fb08 f904 	mul.w	r9, r8, r4
 80004a6:	40b0      	lsls	r0, r6
 80004a8:	4589      	cmp	r9, r1
 80004aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ae:	b280      	uxth	r0, r0
 80004b0:	d93e      	bls.n	8000530 <__udivmoddi4+0x2e8>
 80004b2:	1879      	adds	r1, r7, r1
 80004b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b8:	d201      	bcs.n	80004be <__udivmoddi4+0x276>
 80004ba:	4589      	cmp	r9, r1
 80004bc:	d81f      	bhi.n	80004fe <__udivmoddi4+0x2b6>
 80004be:	eba1 0109 	sub.w	r1, r1, r9
 80004c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c6:	fb09 f804 	mul.w	r8, r9, r4
 80004ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ce:	b292      	uxth	r2, r2
 80004d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d4:	4542      	cmp	r2, r8
 80004d6:	d229      	bcs.n	800052c <__udivmoddi4+0x2e4>
 80004d8:	18ba      	adds	r2, r7, r2
 80004da:	f109 31ff 	add.w	r1, r9, #4294967295
 80004de:	d2c4      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e0:	4542      	cmp	r2, r8
 80004e2:	d2c2      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e4:	f1a9 0102 	sub.w	r1, r9, #2
 80004e8:	443a      	add	r2, r7
 80004ea:	e7be      	b.n	800046a <__udivmoddi4+0x222>
 80004ec:	45f0      	cmp	r8, lr
 80004ee:	d29d      	bcs.n	800042c <__udivmoddi4+0x1e4>
 80004f0:	ebbe 0302 	subs.w	r3, lr, r2
 80004f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f8:	3801      	subs	r0, #1
 80004fa:	46e1      	mov	r9, ip
 80004fc:	e796      	b.n	800042c <__udivmoddi4+0x1e4>
 80004fe:	eba7 0909 	sub.w	r9, r7, r9
 8000502:	4449      	add	r1, r9
 8000504:	f1a8 0c02 	sub.w	ip, r8, #2
 8000508:	fbb1 f9fe 	udiv	r9, r1, lr
 800050c:	fb09 f804 	mul.w	r8, r9, r4
 8000510:	e7db      	b.n	80004ca <__udivmoddi4+0x282>
 8000512:	4673      	mov	r3, lr
 8000514:	e77f      	b.n	8000416 <__udivmoddi4+0x1ce>
 8000516:	4650      	mov	r0, sl
 8000518:	e766      	b.n	80003e8 <__udivmoddi4+0x1a0>
 800051a:	4608      	mov	r0, r1
 800051c:	e6fd      	b.n	800031a <__udivmoddi4+0xd2>
 800051e:	443b      	add	r3, r7
 8000520:	3a02      	subs	r2, #2
 8000522:	e733      	b.n	800038c <__udivmoddi4+0x144>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	443b      	add	r3, r7
 800052a:	e71c      	b.n	8000366 <__udivmoddi4+0x11e>
 800052c:	4649      	mov	r1, r9
 800052e:	e79c      	b.n	800046a <__udivmoddi4+0x222>
 8000530:	eba1 0109 	sub.w	r1, r1, r9
 8000534:	46c4      	mov	ip, r8
 8000536:	fbb1 f9fe 	udiv	r9, r1, lr
 800053a:	fb09 f804 	mul.w	r8, r9, r4
 800053e:	e7c4      	b.n	80004ca <__udivmoddi4+0x282>

08000540 <__aeabi_idiv0>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000544:	b480      	push	{r7}
 8000546:	b083      	sub	sp, #12
 8000548:	af00      	add	r7, sp, #0
 800054a:	4603      	mov	r3, r0
 800054c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800054e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000552:	2b00      	cmp	r3, #0
 8000554:	db0b      	blt.n	800056e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000556:	79fb      	ldrb	r3, [r7, #7]
 8000558:	f003 021f 	and.w	r2, r3, #31
 800055c:	4907      	ldr	r1, [pc, #28]	@ (800057c <__NVIC_EnableIRQ+0x38>)
 800055e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000562:	095b      	lsrs	r3, r3, #5
 8000564:	2001      	movs	r0, #1
 8000566:	fa00 f202 	lsl.w	r2, r0, r2
 800056a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800056e:	bf00      	nop
 8000570:	370c      	adds	r7, #12
 8000572:	46bd      	mov	sp, r7
 8000574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop
 800057c:	e000e100 	.word	0xe000e100

08000580 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000580:	b480      	push	{r7}
 8000582:	b083      	sub	sp, #12
 8000584:	af00      	add	r7, sp, #0
 8000586:	4603      	mov	r3, r0
 8000588:	6039      	str	r1, [r7, #0]
 800058a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800058c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000590:	2b00      	cmp	r3, #0
 8000592:	db0a      	blt.n	80005aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000594:	683b      	ldr	r3, [r7, #0]
 8000596:	b2da      	uxtb	r2, r3
 8000598:	490c      	ldr	r1, [pc, #48]	@ (80005cc <__NVIC_SetPriority+0x4c>)
 800059a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800059e:	0112      	lsls	r2, r2, #4
 80005a0:	b2d2      	uxtb	r2, r2
 80005a2:	440b      	add	r3, r1
 80005a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005a8:	e00a      	b.n	80005c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005aa:	683b      	ldr	r3, [r7, #0]
 80005ac:	b2da      	uxtb	r2, r3
 80005ae:	4908      	ldr	r1, [pc, #32]	@ (80005d0 <__NVIC_SetPriority+0x50>)
 80005b0:	79fb      	ldrb	r3, [r7, #7]
 80005b2:	f003 030f 	and.w	r3, r3, #15
 80005b6:	3b04      	subs	r3, #4
 80005b8:	0112      	lsls	r2, r2, #4
 80005ba:	b2d2      	uxtb	r2, r2
 80005bc:	440b      	add	r3, r1
 80005be:	761a      	strb	r2, [r3, #24]
}
 80005c0:	bf00      	nop
 80005c2:	370c      	adds	r7, #12
 80005c4:	46bd      	mov	sp, r7
 80005c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ca:	4770      	bx	lr
 80005cc:	e000e100 	.word	0xe000e100
 80005d0:	e000ed00 	.word	0xe000ed00

080005d4 <gpio_cnfg>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void gpio_cnfg(){
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0
	RCC->AHB2ENR |= (1 << 1); // enable GPIOB CLK
 80005d8:	4b08      	ldr	r3, [pc, #32]	@ (80005fc <gpio_cnfg+0x28>)
 80005da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005dc:	4a07      	ldr	r2, [pc, #28]	@ (80005fc <gpio_cnfg+0x28>)
 80005de:	f043 0302 	orr.w	r3, r3, #2
 80005e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
	RCC->APB1ENR1 |= (1 << 14); // enable GPIOB CLK
 80005e4:	4b05      	ldr	r3, [pc, #20]	@ (80005fc <gpio_cnfg+0x28>)
 80005e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005e8:	4a04      	ldr	r2, [pc, #16]	@ (80005fc <gpio_cnfg+0x28>)
 80005ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005ee:	6593      	str	r3, [r2, #88]	@ 0x58
}
 80005f0:	bf00      	nop
 80005f2:	46bd      	mov	sp, r7
 80005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop
 80005fc:	40021000 	.word	0x40021000

08000600 <gpio_cnfg_direct>:

void gpio_cnfg_direct(){
 8000600:	b480      	push	{r7}
 8000602:	af00      	add	r7, sp, #0
	 (*(volatile uint32_t*)0x4002104C) |= (1 << 1); // enable GPIOB CLK
 8000604:	4b0b      	ldr	r3, [pc, #44]	@ (8000634 <gpio_cnfg_direct+0x34>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	4a0a      	ldr	r2, [pc, #40]	@ (8000634 <gpio_cnfg_direct+0x34>)
 800060a:	f043 0302 	orr.w	r3, r3, #2
 800060e:	6013      	str	r3, [r2, #0]
	 (*(volatile uint32_t*)0x4002104C) |= (1 << 0); // enable GPIOA CLK
 8000610:	4b08      	ldr	r3, [pc, #32]	@ (8000634 <gpio_cnfg_direct+0x34>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	4a07      	ldr	r2, [pc, #28]	@ (8000634 <gpio_cnfg_direct+0x34>)
 8000616:	f043 0301 	orr.w	r3, r3, #1
 800061a:	6013      	str	r3, [r2, #0]
	 (*(volatile uint32_t*)0x40021058) |= (1 << 1); // enable GPIOB CLK
 800061c:	4b06      	ldr	r3, [pc, #24]	@ (8000638 <gpio_cnfg_direct+0x38>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4a05      	ldr	r2, [pc, #20]	@ (8000638 <gpio_cnfg_direct+0x38>)
 8000622:	f043 0302 	orr.w	r3, r3, #2
 8000626:	6013      	str	r3, [r2, #0]
}
 8000628:	bf00      	nop
 800062a:	46bd      	mov	sp, r7
 800062c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000630:	4770      	bx	lr
 8000632:	bf00      	nop
 8000634:	4002104c 	.word	0x4002104c
 8000638:	40021058 	.word	0x40021058

0800063c <spi_cnfg>:
	(*(volatile uint32_t*)0x40003804) |= CR2_SET;
}



void spi_cnfg(){
 800063c:	b580      	push	{r7, lr}
 800063e:	b090      	sub	sp, #64	@ 0x40
 8000640:	af00      	add	r7, sp, #0

	/*--------------------------------GPIOB MODE REGISTERS-------------------------------------------*/
	//GPIOB
	uint32_t PB15_SET_AF = ((uint32_t)1 << 31); //set to AF
 8000642:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8000646:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint32_t PB14_SET_AF = ((uint32_t)1 << 29);
 8000648:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800064c:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t PB13_SET_AF = ((uint32_t)1 << 27);
 800064e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000652:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t PB1_SET_OUT = ((uint32_t)1  << 2);
 8000654:	2304      	movs	r3, #4
 8000656:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t PB15_RESET = ~(((uint32_t)1 << 31 | (uint32_t)1 << 30));
 8000658:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800065c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t PB14_RESET = ~(((uint32_t)1 << 29 | (uint32_t)1 << 28));
 800065e:	f06f 5340 	mvn.w	r3, #805306368	@ 0x30000000
 8000662:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PB13_RESET = ~(((uint32_t)1 << 27 | (uint32_t)1 << 26));
 8000664:	f06f 6340 	mvn.w	r3, #201326592	@ 0xc000000
 8000668:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t PB1_RESET  = ~(((uint32_t)1 << 3 | (uint32_t)1 << 2));
 800066a:	f06f 030c 	mvn.w	r3, #12
 800066e:	623b      	str	r3, [r7, #32]

	GPIOB->MODER &= (PB15_RESET & PB14_RESET & PB13_RESET & PB1_RESET);
 8000670:	4b36      	ldr	r3, [pc, #216]	@ (800074c <spi_cnfg+0x110>)
 8000672:	681a      	ldr	r2, [r3, #0]
 8000674:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000678:	4019      	ands	r1, r3
 800067a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800067c:	4019      	ands	r1, r3
 800067e:	6a3b      	ldr	r3, [r7, #32]
 8000680:	400b      	ands	r3, r1
 8000682:	4932      	ldr	r1, [pc, #200]	@ (800074c <spi_cnfg+0x110>)
 8000684:	4013      	ands	r3, r2
 8000686:	600b      	str	r3, [r1, #0]
	GPIOB->MODER |= (PB15_SET_AF | PB14_SET_AF | PB13_SET_AF | PB1_SET_OUT);
 8000688:	4b30      	ldr	r3, [pc, #192]	@ (800074c <spi_cnfg+0x110>)
 800068a:	681a      	ldr	r2, [r3, #0]
 800068c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800068e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000690:	4319      	orrs	r1, r3
 8000692:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000694:	4319      	orrs	r1, r3
 8000696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000698:	430b      	orrs	r3, r1
 800069a:	492c      	ldr	r1, [pc, #176]	@ (800074c <spi_cnfg+0x110>)
 800069c:	4313      	orrs	r3, r2
 800069e:	600b      	str	r3, [r1, #0]

	//AFR REG
	uint32_t PB15_AFHR_RESET = ~((uint32_t)1 << 31 | (uint32_t)1 << 30 | (uint32_t)1 << 29 | (uint32_t)1 << 28);
 80006a0:	f06f 4370 	mvn.w	r3, #4026531840	@ 0xf0000000
 80006a4:	61fb      	str	r3, [r7, #28]
	uint32_t PB14_AFHR_RESET = ~((uint32_t)1 << 27 | (uint32_t)1 << 26 | (uint32_t)1 << 25 | (uint32_t)1 << 24);
 80006a6:	f06f 6370 	mvn.w	r3, #251658240	@ 0xf000000
 80006aa:	61bb      	str	r3, [r7, #24]
	uint32_t PB13_AFHR_RESET = ~((uint32_t)1 << 23 | (uint32_t)1 << 22 | (uint32_t)1 << 21 | (uint32_t)1 << 20);
 80006ac:	f46f 0370 	mvn.w	r3, #15728640	@ 0xf00000
 80006b0:	617b      	str	r3, [r7, #20]
	uint32_t AF5 = ((uint32_t)1 << 0 | 1 << 2); // SET AF5
 80006b2:	2305      	movs	r3, #5
 80006b4:	613b      	str	r3, [r7, #16]

	GPIOB->AFR[1] &= (PB15_AFHR_RESET & PB14_AFHR_RESET & PB13_AFHR_RESET);
 80006b6:	4b25      	ldr	r3, [pc, #148]	@ (800074c <spi_cnfg+0x110>)
 80006b8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80006ba:	69f9      	ldr	r1, [r7, #28]
 80006bc:	69bb      	ldr	r3, [r7, #24]
 80006be:	4019      	ands	r1, r3
 80006c0:	697b      	ldr	r3, [r7, #20]
 80006c2:	400b      	ands	r3, r1
 80006c4:	4921      	ldr	r1, [pc, #132]	@ (800074c <spi_cnfg+0x110>)
 80006c6:	4013      	ands	r3, r2
 80006c8:	624b      	str	r3, [r1, #36]	@ 0x24
	GPIOB->AFR[1] |= (AF5 << 28 | AF5 << 24 | AF5 << 20);
 80006ca:	4b20      	ldr	r3, [pc, #128]	@ (800074c <spi_cnfg+0x110>)
 80006cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80006ce:	693b      	ldr	r3, [r7, #16]
 80006d0:	0719      	lsls	r1, r3, #28
 80006d2:	693b      	ldr	r3, [r7, #16]
 80006d4:	061b      	lsls	r3, r3, #24
 80006d6:	4319      	orrs	r1, r3
 80006d8:	693b      	ldr	r3, [r7, #16]
 80006da:	051b      	lsls	r3, r3, #20
 80006dc:	430b      	orrs	r3, r1
 80006de:	491b      	ldr	r1, [pc, #108]	@ (800074c <spi_cnfg+0x110>)
 80006e0:	4313      	orrs	r3, r2
 80006e2:	624b      	str	r3, [r1, #36]	@ 0x24

	/*--------------------------------SPI CTRL REGISTERS-------------------------------------------*/

	//CR1 REG
	uint16_t CR1_RESET = ~(uint16_t)(
 80006e4:	f643 1304 	movw	r3, #14596	@ 0x3904
 80006e8:	81fb      	strh	r3, [r7, #14]
			(uint16_t)1 << 9  | (uint16_t)1 << 7  | (uint16_t)1 << 6 |
			(uint16_t)1 << 5  | (uint16_t)1 << 4  | (uint16_t)1 << 3 |
			(uint16_t)1 << 1  | (uint16_t)1 << 0
	);

	uint16_t CR1_PRESCALER = ((uint16_t)1 << 5 | (uint16_t)1 << 4 | (uint16_t)1 << 3); // PRSCL 256
 80006ea:	2338      	movs	r3, #56	@ 0x38
 80006ec:	81bb      	strh	r3, [r7, #12]
	uint16_t CR1_MODE = (1 << 2); // SPI2 MASTER mode
 80006ee:	2304      	movs	r3, #4
 80006f0:	817b      	strh	r3, [r7, #10]

	SPI2->CR1 &= CR1_RESET;
 80006f2:	4b17      	ldr	r3, [pc, #92]	@ (8000750 <spi_cnfg+0x114>)
 80006f4:	681a      	ldr	r2, [r3, #0]
 80006f6:	89fb      	ldrh	r3, [r7, #14]
 80006f8:	4915      	ldr	r1, [pc, #84]	@ (8000750 <spi_cnfg+0x114>)
 80006fa:	4013      	ands	r3, r2
 80006fc:	600b      	str	r3, [r1, #0]
	SPI2->CR1 |= CR1_PRESCALER | CR1_MODE;
 80006fe:	4b14      	ldr	r3, [pc, #80]	@ (8000750 <spi_cnfg+0x114>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	89b9      	ldrh	r1, [r7, #12]
 8000704:	897a      	ldrh	r2, [r7, #10]
 8000706:	430a      	orrs	r2, r1
 8000708:	b292      	uxth	r2, r2
 800070a:	4611      	mov	r1, r2
 800070c:	4a10      	ldr	r2, [pc, #64]	@ (8000750 <spi_cnfg+0x114>)
 800070e:	430b      	orrs	r3, r1
 8000710:	6013      	str	r3, [r2, #0]

	//CR2 REG
	uint16_t CR2_RESET = 0x0700;
 8000712:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000716:	813b      	strh	r3, [r7, #8]
	uint32_t SPI2_DS = (1 << 0 | 1 << 1 | 1 << 2); // data size - 8 bits
 8000718:	2307      	movs	r3, #7
 800071a:	607b      	str	r3, [r7, #4]
	SPI2->CR2 &= CR2_RESET;
 800071c:	4b0c      	ldr	r3, [pc, #48]	@ (8000750 <spi_cnfg+0x114>)
 800071e:	685a      	ldr	r2, [r3, #4]
 8000720:	893b      	ldrh	r3, [r7, #8]
 8000722:	490b      	ldr	r1, [pc, #44]	@ (8000750 <spi_cnfg+0x114>)
 8000724:	4013      	ands	r3, r2
 8000726:	604b      	str	r3, [r1, #4]
	SPI2->CR2 |= SPI2_DS;
 8000728:	4b09      	ldr	r3, [pc, #36]	@ (8000750 <spi_cnfg+0x114>)
 800072a:	685a      	ldr	r2, [r3, #4]
 800072c:	4908      	ldr	r1, [pc, #32]	@ (8000750 <spi_cnfg+0x114>)
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	4313      	orrs	r3, r2
 8000732:	604b      	str	r3, [r1, #4]

	//enable interrupts
	NVIC_EnableIRQ(SPI2_IRQn);
 8000734:	2024      	movs	r0, #36	@ 0x24
 8000736:	f7ff ff05 	bl	8000544 <__NVIC_EnableIRQ>
	NVIC_SetPriority(SPI2_IRQn, 1);
 800073a:	2101      	movs	r1, #1
 800073c:	2024      	movs	r0, #36	@ 0x24
 800073e:	f7ff ff1f 	bl	8000580 <__NVIC_SetPriority>

}
 8000742:	bf00      	nop
 8000744:	3740      	adds	r7, #64	@ 0x40
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	48000400 	.word	0x48000400
 8000750:	40003800 	.word	0x40003800

08000754 <SPI2_IRQHandler>:

volatile uint8_t* buffer;
volatile int16_t buffer_len;
volatile uint8_t busy = 0;

void SPI2_IRQHandler(){
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0
	//check if empty
	if(SPI2->SR & ((uint16_t)1 << 1) && buffer_len > 0){
 8000758:	4b1a      	ldr	r3, [pc, #104]	@ (80007c4 <SPI2_IRQHandler+0x70>)
 800075a:	689b      	ldr	r3, [r3, #8]
 800075c:	f003 0302 	and.w	r3, r3, #2
 8000760:	2b00      	cmp	r3, #0
 8000762:	d016      	beq.n	8000792 <SPI2_IRQHandler+0x3e>
 8000764:	4b18      	ldr	r3, [pc, #96]	@ (80007c8 <SPI2_IRQHandler+0x74>)
 8000766:	881b      	ldrh	r3, [r3, #0]
 8000768:	b21b      	sxth	r3, r3
 800076a:	2b00      	cmp	r3, #0
 800076c:	dd11      	ble.n	8000792 <SPI2_IRQHandler+0x3e>
		SPI2->DR = *(buffer++);
 800076e:	4b17      	ldr	r3, [pc, #92]	@ (80007cc <SPI2_IRQHandler+0x78>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	1c5a      	adds	r2, r3, #1
 8000774:	4915      	ldr	r1, [pc, #84]	@ (80007cc <SPI2_IRQHandler+0x78>)
 8000776:	600a      	str	r2, [r1, #0]
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	b2da      	uxtb	r2, r3
 800077c:	4b11      	ldr	r3, [pc, #68]	@ (80007c4 <SPI2_IRQHandler+0x70>)
 800077e:	60da      	str	r2, [r3, #12]
		buffer_len -= 1;
 8000780:	4b11      	ldr	r3, [pc, #68]	@ (80007c8 <SPI2_IRQHandler+0x74>)
 8000782:	881b      	ldrh	r3, [r3, #0]
 8000784:	b21b      	sxth	r3, r3
 8000786:	b29b      	uxth	r3, r3
 8000788:	3b01      	subs	r3, #1
 800078a:	b29b      	uxth	r3, r3
 800078c:	b21a      	sxth	r2, r3
 800078e:	4b0e      	ldr	r3, [pc, #56]	@ (80007c8 <SPI2_IRQHandler+0x74>)
 8000790:	801a      	strh	r2, [r3, #0]
	}
	if(buffer_len <= 0){
 8000792:	4b0d      	ldr	r3, [pc, #52]	@ (80007c8 <SPI2_IRQHandler+0x74>)
 8000794:	881b      	ldrh	r3, [r3, #0]
 8000796:	b21b      	sxth	r3, r3
 8000798:	2b00      	cmp	r3, #0
 800079a:	dc0e      	bgt.n	80007ba <SPI2_IRQHandler+0x66>
		busy = 0;
 800079c:	4b0c      	ldr	r3, [pc, #48]	@ (80007d0 <SPI2_IRQHandler+0x7c>)
 800079e:	2200      	movs	r2, #0
 80007a0:	701a      	strb	r2, [r3, #0]
		GPIOB->BSRR |= ((uint16_t)1 << 1); //pull CS 1 HIGH
 80007a2:	4b0c      	ldr	r3, [pc, #48]	@ (80007d4 <SPI2_IRQHandler+0x80>)
 80007a4:	699b      	ldr	r3, [r3, #24]
 80007a6:	4a0b      	ldr	r2, [pc, #44]	@ (80007d4 <SPI2_IRQHandler+0x80>)
 80007a8:	f043 0302 	orr.w	r3, r3, #2
 80007ac:	6193      	str	r3, [r2, #24]
		SPI2->CR2 &= ~(1 << 7);  //disable TEXEIE
 80007ae:	4b05      	ldr	r3, [pc, #20]	@ (80007c4 <SPI2_IRQHandler+0x70>)
 80007b0:	685b      	ldr	r3, [r3, #4]
 80007b2:	4a04      	ldr	r2, [pc, #16]	@ (80007c4 <SPI2_IRQHandler+0x70>)
 80007b4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80007b8:	6053      	str	r3, [r2, #4]
	}
}
 80007ba:	bf00      	nop
 80007bc:	46bd      	mov	sp, r7
 80007be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c2:	4770      	bx	lr
 80007c4:	40003800 	.word	0x40003800
 80007c8:	200000a0 	.word	0x200000a0
 80007cc:	2000009c 	.word	0x2000009c
 80007d0:	200000a2 	.word	0x200000a2
 80007d4:	48000400 	.word	0x48000400

080007d8 <transfer_function>:

void transfer_function(uint8_t* tx_data, uint8_t len){
 80007d8:	b480      	push	{r7}
 80007da:	b083      	sub	sp, #12
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
 80007e0:	460b      	mov	r3, r1
 80007e2:	70fb      	strb	r3, [r7, #3]
	if (busy == 1) return; //return if BUS BUSY
 80007e4:	4b13      	ldr	r3, [pc, #76]	@ (8000834 <transfer_function+0x5c>)
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	b2db      	uxtb	r3, r3
 80007ea:	2b01      	cmp	r3, #1
 80007ec:	d01c      	beq.n	8000828 <transfer_function+0x50>
	GPIOB->BSRR |= ((uint16_t)1 << 17); //pull CS low
 80007ee:	4b12      	ldr	r3, [pc, #72]	@ (8000838 <transfer_function+0x60>)
 80007f0:	699b      	ldr	r3, [r3, #24]
 80007f2:	4a11      	ldr	r2, [pc, #68]	@ (8000838 <transfer_function+0x60>)
 80007f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007f8:	6193      	str	r3, [r2, #24]
	buffer = tx_data;
 80007fa:	4a10      	ldr	r2, [pc, #64]	@ (800083c <transfer_function+0x64>)
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	6013      	str	r3, [r2, #0]
	buffer_len = len;
 8000800:	78fb      	ldrb	r3, [r7, #3]
 8000802:	b21a      	sxth	r2, r3
 8000804:	4b0e      	ldr	r3, [pc, #56]	@ (8000840 <transfer_function+0x68>)
 8000806:	801a      	strh	r2, [r3, #0]
	busy = 1;
 8000808:	4b0a      	ldr	r3, [pc, #40]	@ (8000834 <transfer_function+0x5c>)
 800080a:	2201      	movs	r2, #1
 800080c:	701a      	strb	r2, [r3, #0]
	SPI2->CR2 |= (1 << 7); //ENABLE TEXEIE INTERUPT
 800080e:	4b0d      	ldr	r3, [pc, #52]	@ (8000844 <transfer_function+0x6c>)
 8000810:	685b      	ldr	r3, [r3, #4]
 8000812:	4a0c      	ldr	r2, [pc, #48]	@ (8000844 <transfer_function+0x6c>)
 8000814:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000818:	6053      	str	r3, [r2, #4]
	SPI2->CR1 |= (1 << 6); //ENABLE SPI2
 800081a:	4b0a      	ldr	r3, [pc, #40]	@ (8000844 <transfer_function+0x6c>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	4a09      	ldr	r2, [pc, #36]	@ (8000844 <transfer_function+0x6c>)
 8000820:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000824:	6013      	str	r3, [r2, #0]
 8000826:	e000      	b.n	800082a <transfer_function+0x52>
	if (busy == 1) return; //return if BUS BUSY
 8000828:	bf00      	nop
}
 800082a:	370c      	adds	r7, #12
 800082c:	46bd      	mov	sp, r7
 800082e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000832:	4770      	bx	lr
 8000834:	200000a2 	.word	0x200000a2
 8000838:	48000400 	.word	0x48000400
 800083c:	2000009c 	.word	0x2000009c
 8000840:	200000a0 	.word	0x200000a0
 8000844:	40003800 	.word	0x40003800

08000848 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	gpio_cnfg();
 800084e:	f7ff fec1 	bl	80005d4 <gpio_cnfg>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000852:	f000 fb11 	bl	8000e78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000856:	f000 f837 	bl	80008c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800085a:	f000 f881 	bl	8000960 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize led */
  BSP_LED_Init(LED_GREEN);
 800085e:	2000      	movs	r0, #0
 8000860:	f000 f992 	bl	8000b88 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000864:	2101      	movs	r1, #1
 8000866:	2000      	movs	r0, #0
 8000868:	f000 f9c4 	bl	8000bf4 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 800086c:	4b15      	ldr	r3, [pc, #84]	@ (80008c4 <main+0x7c>)
 800086e:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000872:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000874:	4b13      	ldr	r3, [pc, #76]	@ (80008c4 <main+0x7c>)
 8000876:	2200      	movs	r2, #0
 8000878:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 800087a:	4b12      	ldr	r3, [pc, #72]	@ (80008c4 <main+0x7c>)
 800087c:	2200      	movs	r2, #0
 800087e:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000880:	4b10      	ldr	r3, [pc, #64]	@ (80008c4 <main+0x7c>)
 8000882:	2200      	movs	r2, #0
 8000884:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000886:	4b0f      	ldr	r3, [pc, #60]	@ (80008c4 <main+0x7c>)
 8000888:	2200      	movs	r2, #0
 800088a:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 800088c:	490d      	ldr	r1, [pc, #52]	@ (80008c4 <main+0x7c>)
 800088e:	2000      	movs	r0, #0
 8000890:	f000 fa3c 	bl	8000d0c <BSP_COM_Init>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d001      	beq.n	800089e <main+0x56>
  {
    Error_Handler();
 800089a:	f000 f89d 	bl	80009d8 <Error_Handler>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  	  	  	gpio_cnfg_direct();
 800089e:	f7ff feaf 	bl	8000600 <gpio_cnfg_direct>
// 		 	uint32_t PB14_RESET = ~((1 << 29 | 1 << 28));
// 		 	uint32_t PB13_RESET = ~((1 << 27 | 1 << 26));
// 		 	GPIOB->MODER &= (PB15_RESET & PB14_RESET & PB13_RESET);
// 		 	GPIOB->MODER |= (PB15_SET_AF | PB14_SET_AF | PB13_SET_AF);

 		   spi_cnfg();
 80008a2:	f7ff fecb 	bl	800063c <spi_cnfg>

	  //now configure SPI

  uint8_t* data = (uint8_t*)malloc(sizeof(uint8_t) * 200);
 80008a6:	20c8      	movs	r0, #200	@ 0xc8
 80008a8:	f002 f9da 	bl	8002c60 <malloc>
 80008ac:	4603      	mov	r3, r0
 80008ae:	607b      	str	r3, [r7, #4]
  while (1)
  {
	  transfer_function(data, 200);
 80008b0:	21c8      	movs	r1, #200	@ 0xc8
 80008b2:	6878      	ldr	r0, [r7, #4]
 80008b4:	f7ff ff90 	bl	80007d8 <transfer_function>
	  HAL_Delay(1);
 80008b8:	2001      	movs	r0, #1
 80008ba:	f000 fb4d 	bl	8000f58 <HAL_Delay>
	  transfer_function(data, 200);
 80008be:	bf00      	nop
 80008c0:	e7f6      	b.n	80008b0 <main+0x68>
 80008c2:	bf00      	nop
 80008c4:	2000008c 	.word	0x2000008c

080008c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b094      	sub	sp, #80	@ 0x50
 80008cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ce:	f107 0318 	add.w	r3, r7, #24
 80008d2:	2238      	movs	r2, #56	@ 0x38
 80008d4:	2100      	movs	r1, #0
 80008d6:	4618      	mov	r0, r3
 80008d8:	f002 fa78 	bl	8002dcc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008dc:	1d3b      	adds	r3, r7, #4
 80008de:	2200      	movs	r2, #0
 80008e0:	601a      	str	r2, [r3, #0]
 80008e2:	605a      	str	r2, [r3, #4]
 80008e4:	609a      	str	r2, [r3, #8]
 80008e6:	60da      	str	r2, [r3, #12]
 80008e8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80008ea:	2000      	movs	r0, #0
 80008ec:	f000 fe60 	bl	80015b0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008f0:	2302      	movs	r3, #2
 80008f2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80008f8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008fa:	2340      	movs	r3, #64	@ 0x40
 80008fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008fe:	2302      	movs	r3, #2
 8000900:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000902:	2302      	movs	r3, #2
 8000904:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000906:	2304      	movs	r3, #4
 8000908:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800090a:	2355      	movs	r3, #85	@ 0x55
 800090c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800090e:	2302      	movs	r3, #2
 8000910:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000912:	2302      	movs	r3, #2
 8000914:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000916:	2302      	movs	r3, #2
 8000918:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800091a:	f107 0318 	add.w	r3, r7, #24
 800091e:	4618      	mov	r0, r3
 8000920:	f000 fefa 	bl	8001718 <HAL_RCC_OscConfig>
 8000924:	4603      	mov	r3, r0
 8000926:	2b00      	cmp	r3, #0
 8000928:	d001      	beq.n	800092e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800092a:	f000 f855 	bl	80009d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800092e:	230f      	movs	r3, #15
 8000930:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000932:	2303      	movs	r3, #3
 8000934:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000936:	2300      	movs	r3, #0
 8000938:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800093a:	2300      	movs	r3, #0
 800093c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800093e:	2300      	movs	r3, #0
 8000940:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000942:	1d3b      	adds	r3, r7, #4
 8000944:	2104      	movs	r1, #4
 8000946:	4618      	mov	r0, r3
 8000948:	f001 f9f8 	bl	8001d3c <HAL_RCC_ClockConfig>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000952:	f000 f841 	bl	80009d8 <Error_Handler>
  }
}
 8000956:	bf00      	nop
 8000958:	3750      	adds	r7, #80	@ 0x50
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
	...

08000960 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000960:	b480      	push	{r7}
 8000962:	b085      	sub	sp, #20
 8000964:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000966:	4b1b      	ldr	r3, [pc, #108]	@ (80009d4 <MX_GPIO_Init+0x74>)
 8000968:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800096a:	4a1a      	ldr	r2, [pc, #104]	@ (80009d4 <MX_GPIO_Init+0x74>)
 800096c:	f043 0304 	orr.w	r3, r3, #4
 8000970:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000972:	4b18      	ldr	r3, [pc, #96]	@ (80009d4 <MX_GPIO_Init+0x74>)
 8000974:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000976:	f003 0304 	and.w	r3, r3, #4
 800097a:	60fb      	str	r3, [r7, #12]
 800097c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800097e:	4b15      	ldr	r3, [pc, #84]	@ (80009d4 <MX_GPIO_Init+0x74>)
 8000980:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000982:	4a14      	ldr	r2, [pc, #80]	@ (80009d4 <MX_GPIO_Init+0x74>)
 8000984:	f043 0320 	orr.w	r3, r3, #32
 8000988:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800098a:	4b12      	ldr	r3, [pc, #72]	@ (80009d4 <MX_GPIO_Init+0x74>)
 800098c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800098e:	f003 0320 	and.w	r3, r3, #32
 8000992:	60bb      	str	r3, [r7, #8]
 8000994:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000996:	4b0f      	ldr	r3, [pc, #60]	@ (80009d4 <MX_GPIO_Init+0x74>)
 8000998:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800099a:	4a0e      	ldr	r2, [pc, #56]	@ (80009d4 <MX_GPIO_Init+0x74>)
 800099c:	f043 0301 	orr.w	r3, r3, #1
 80009a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009a2:	4b0c      	ldr	r3, [pc, #48]	@ (80009d4 <MX_GPIO_Init+0x74>)
 80009a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009a6:	f003 0301 	and.w	r3, r3, #1
 80009aa:	607b      	str	r3, [r7, #4]
 80009ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ae:	4b09      	ldr	r3, [pc, #36]	@ (80009d4 <MX_GPIO_Init+0x74>)
 80009b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009b2:	4a08      	ldr	r2, [pc, #32]	@ (80009d4 <MX_GPIO_Init+0x74>)
 80009b4:	f043 0302 	orr.w	r3, r3, #2
 80009b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ba:	4b06      	ldr	r3, [pc, #24]	@ (80009d4 <MX_GPIO_Init+0x74>)
 80009bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009be:	f003 0302 	and.w	r3, r3, #2
 80009c2:	603b      	str	r3, [r7, #0]
 80009c4:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009c6:	bf00      	nop
 80009c8:	3714      	adds	r7, #20
 80009ca:	46bd      	mov	sp, r7
 80009cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d0:	4770      	bx	lr
 80009d2:	bf00      	nop
 80009d4:	40021000 	.word	0x40021000

080009d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009dc:	b672      	cpsid	i
}
 80009de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  GPIOB->MODER &= (uint32_t)0;
 80009e0:	4b02      	ldr	r3, [pc, #8]	@ (80009ec <Error_Handler+0x14>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	4b01      	ldr	r3, [pc, #4]	@ (80009ec <Error_Handler+0x14>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	601a      	str	r2, [r3, #0]
 80009ea:	e7f9      	b.n	80009e0 <Error_Handler+0x8>
 80009ec:	48000400 	.word	0x48000400

080009f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b082      	sub	sp, #8
 80009f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009f6:	4b0f      	ldr	r3, [pc, #60]	@ (8000a34 <HAL_MspInit+0x44>)
 80009f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009fa:	4a0e      	ldr	r2, [pc, #56]	@ (8000a34 <HAL_MspInit+0x44>)
 80009fc:	f043 0301 	orr.w	r3, r3, #1
 8000a00:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a02:	4b0c      	ldr	r3, [pc, #48]	@ (8000a34 <HAL_MspInit+0x44>)
 8000a04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a06:	f003 0301 	and.w	r3, r3, #1
 8000a0a:	607b      	str	r3, [r7, #4]
 8000a0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a0e:	4b09      	ldr	r3, [pc, #36]	@ (8000a34 <HAL_MspInit+0x44>)
 8000a10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a12:	4a08      	ldr	r2, [pc, #32]	@ (8000a34 <HAL_MspInit+0x44>)
 8000a14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a18:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a1a:	4b06      	ldr	r3, [pc, #24]	@ (8000a34 <HAL_MspInit+0x44>)
 8000a1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a22:	603b      	str	r3, [r7, #0]
 8000a24:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000a26:	f000 fe67 	bl	80016f8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a2a:	bf00      	nop
 8000a2c:	3708      	adds	r7, #8
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	40021000 	.word	0x40021000

08000a38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a3c:	bf00      	nop
 8000a3e:	e7fd      	b.n	8000a3c <NMI_Handler+0x4>

08000a40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a44:	bf00      	nop
 8000a46:	e7fd      	b.n	8000a44 <HardFault_Handler+0x4>

08000a48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a4c:	bf00      	nop
 8000a4e:	e7fd      	b.n	8000a4c <MemManage_Handler+0x4>

08000a50 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a54:	bf00      	nop
 8000a56:	e7fd      	b.n	8000a54 <BusFault_Handler+0x4>

08000a58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a5c:	bf00      	nop
 8000a5e:	e7fd      	b.n	8000a5c <UsageFault_Handler+0x4>

08000a60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a64:	bf00      	nop
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr

08000a6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a6e:	b480      	push	{r7}
 8000a70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a72:	bf00      	nop
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr

08000a7c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a80:	bf00      	nop
 8000a82:	46bd      	mov	sp, r7
 8000a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a88:	4770      	bx	lr

08000a8a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a8a:	b580      	push	{r7, lr}
 8000a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a8e:	f000 fa45 	bl	8000f1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a92:	bf00      	nop
 8000a94:	bd80      	pop	{r7, pc}

08000a96 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000a96:	b580      	push	{r7, lr}
 8000a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000a9a:	2000      	movs	r0, #0
 8000a9c:	f000 f918 	bl	8000cd0 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000aa0:	bf00      	nop
 8000aa2:	bd80      	pop	{r7, pc}

08000aa4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b086      	sub	sp, #24
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000aac:	4a14      	ldr	r2, [pc, #80]	@ (8000b00 <_sbrk+0x5c>)
 8000aae:	4b15      	ldr	r3, [pc, #84]	@ (8000b04 <_sbrk+0x60>)
 8000ab0:	1ad3      	subs	r3, r2, r3
 8000ab2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ab4:	697b      	ldr	r3, [r7, #20]
 8000ab6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ab8:	4b13      	ldr	r3, [pc, #76]	@ (8000b08 <_sbrk+0x64>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d102      	bne.n	8000ac6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ac0:	4b11      	ldr	r3, [pc, #68]	@ (8000b08 <_sbrk+0x64>)
 8000ac2:	4a12      	ldr	r2, [pc, #72]	@ (8000b0c <_sbrk+0x68>)
 8000ac4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ac6:	4b10      	ldr	r3, [pc, #64]	@ (8000b08 <_sbrk+0x64>)
 8000ac8:	681a      	ldr	r2, [r3, #0]
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	4413      	add	r3, r2
 8000ace:	693a      	ldr	r2, [r7, #16]
 8000ad0:	429a      	cmp	r2, r3
 8000ad2:	d207      	bcs.n	8000ae4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ad4:	f002 f992 	bl	8002dfc <__errno>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	220c      	movs	r2, #12
 8000adc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ade:	f04f 33ff 	mov.w	r3, #4294967295
 8000ae2:	e009      	b.n	8000af8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ae4:	4b08      	ldr	r3, [pc, #32]	@ (8000b08 <_sbrk+0x64>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000aea:	4b07      	ldr	r3, [pc, #28]	@ (8000b08 <_sbrk+0x64>)
 8000aec:	681a      	ldr	r2, [r3, #0]
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	4413      	add	r3, r2
 8000af2:	4a05      	ldr	r2, [pc, #20]	@ (8000b08 <_sbrk+0x64>)
 8000af4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000af6:	68fb      	ldr	r3, [r7, #12]
}
 8000af8:	4618      	mov	r0, r3
 8000afa:	3718      	adds	r7, #24
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	20020000 	.word	0x20020000
 8000b04:	00000400 	.word	0x00000400
 8000b08:	200000a4 	.word	0x200000a4
 8000b0c:	20000290 	.word	0x20000290

08000b10 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000b14:	4b06      	ldr	r3, [pc, #24]	@ (8000b30 <SystemInit+0x20>)
 8000b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b1a:	4a05      	ldr	r2, [pc, #20]	@ (8000b30 <SystemInit+0x20>)
 8000b1c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b20:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b24:	bf00      	nop
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	e000ed00 	.word	0xe000ed00

08000b34 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b34:	480d      	ldr	r0, [pc, #52]	@ (8000b6c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b36:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b38:	f7ff ffea 	bl	8000b10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b3c:	480c      	ldr	r0, [pc, #48]	@ (8000b70 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b3e:	490d      	ldr	r1, [pc, #52]	@ (8000b74 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b40:	4a0d      	ldr	r2, [pc, #52]	@ (8000b78 <LoopForever+0xe>)
  movs r3, #0
 8000b42:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000b44:	e002      	b.n	8000b4c <LoopCopyDataInit>

08000b46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b4a:	3304      	adds	r3, #4

08000b4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b50:	d3f9      	bcc.n	8000b46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b52:	4a0a      	ldr	r2, [pc, #40]	@ (8000b7c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b54:	4c0a      	ldr	r4, [pc, #40]	@ (8000b80 <LoopForever+0x16>)
  movs r3, #0
 8000b56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b58:	e001      	b.n	8000b5e <LoopFillZerobss>

08000b5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b5c:	3204      	adds	r2, #4

08000b5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b60:	d3fb      	bcc.n	8000b5a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b62:	f002 f951 	bl	8002e08 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b66:	f7ff fe6f 	bl	8000848 <main>

08000b6a <LoopForever>:

LoopForever:
    b LoopForever
 8000b6a:	e7fe      	b.n	8000b6a <LoopForever>
  ldr   r0, =_estack
 8000b6c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b74:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000b78:	08002eb0 	.word	0x08002eb0
  ldr r2, =_sbss
 8000b7c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000b80:	20000290 	.word	0x20000290

08000b84 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b84:	e7fe      	b.n	8000b84 <ADC1_2_IRQHandler>
	...

08000b88 <BSP_LED_Init>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b088      	sub	sp, #32
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	4603      	mov	r3, r0
 8000b90:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO LED Clock */
  LED2_GPIO_CLK_ENABLE();
 8000b92:	4b16      	ldr	r3, [pc, #88]	@ (8000bec <BSP_LED_Init+0x64>)
 8000b94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b96:	4a15      	ldr	r2, [pc, #84]	@ (8000bec <BSP_LED_Init+0x64>)
 8000b98:	f043 0301 	orr.w	r3, r3, #1
 8000b9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b9e:	4b13      	ldr	r3, [pc, #76]	@ (8000bec <BSP_LED_Init+0x64>)
 8000ba0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ba2:	f003 0301 	and.w	r3, r3, #1
 8000ba6:	60bb      	str	r3, [r7, #8]
 8000ba8:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = LED_PIN[Led];
 8000baa:	2320      	movs	r3, #32
 8000bac:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000bae:	2301      	movs	r3, #1
 8000bb0:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bb6:	2303      	movs	r3, #3
 8000bb8:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000bba:	79fb      	ldrb	r3, [r7, #7]
 8000bbc:	4a0c      	ldr	r2, [pc, #48]	@ (8000bf0 <BSP_LED_Init+0x68>)
 8000bbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bc2:	f107 020c 	add.w	r2, r7, #12
 8000bc6:	4611      	mov	r1, r2
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f000 fb57 	bl	800127c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000bce:	79fb      	ldrb	r3, [r7, #7]
 8000bd0:	4a07      	ldr	r2, [pc, #28]	@ (8000bf0 <BSP_LED_Init+0x68>)
 8000bd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bd6:	2120      	movs	r1, #32
 8000bd8:	2200      	movs	r2, #0
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f000 fcd0 	bl	8001580 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8000be0:	2300      	movs	r3, #0
}
 8000be2:	4618      	mov	r0, r3
 8000be4:	3720      	adds	r7, #32
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	40021000 	.word	0x40021000
 8000bf0:	20000004 	.word	0x20000004

08000bf4 <BSP_PB_Init>:
  *           @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                  with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b088      	sub	sp, #32
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	460a      	mov	r2, r1
 8000bfe:	71fb      	strb	r3, [r7, #7]
 8000c00:	4613      	mov	r3, r2
 8000c02:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {USER_BUTTON_EXTI_LINE};

  /* Enable the BUTTON Clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 8000c04:	4b2c      	ldr	r3, [pc, #176]	@ (8000cb8 <BSP_PB_Init+0xc4>)
 8000c06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c08:	4a2b      	ldr	r2, [pc, #172]	@ (8000cb8 <BSP_PB_Init+0xc4>)
 8000c0a:	f043 0304 	orr.w	r3, r3, #4
 8000c0e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c10:	4b29      	ldr	r3, [pc, #164]	@ (8000cb8 <BSP_PB_Init+0xc4>)
 8000c12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c14:	f003 0304 	and.w	r3, r3, #4
 8000c18:	60bb      	str	r3, [r7, #8]
 8000c1a:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 8000c1c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c20:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8000c22:	2302      	movs	r3, #2
 8000c24:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c26:	2302      	movs	r3, #2
 8000c28:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8000c2a:	79bb      	ldrb	r3, [r7, #6]
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d10c      	bne.n	8000c4a <BSP_PB_Init+0x56>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8000c30:	2300      	movs	r3, #0
 8000c32:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000c34:	79fb      	ldrb	r3, [r7, #7]
 8000c36:	4a21      	ldr	r2, [pc, #132]	@ (8000cbc <BSP_PB_Init+0xc8>)
 8000c38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c3c:	f107 020c 	add.w	r2, r7, #12
 8000c40:	4611      	mov	r1, r2
 8000c42:	4618      	mov	r0, r3
 8000c44:	f000 fb1a 	bl	800127c <HAL_GPIO_Init>
 8000c48:	e031      	b.n	8000cae <BSP_PB_Init+0xba>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8000c4a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000c4e:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000c50:	79fb      	ldrb	r3, [r7, #7]
 8000c52:	4a1a      	ldr	r2, [pc, #104]	@ (8000cbc <BSP_PB_Init+0xc8>)
 8000c54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c58:	f107 020c 	add.w	r2, r7, #12
 8000c5c:	4611      	mov	r1, r2
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f000 fb0c 	bl	800127c <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8000c64:	79fb      	ldrb	r3, [r7, #7]
 8000c66:	00db      	lsls	r3, r3, #3
 8000c68:	4a15      	ldr	r2, [pc, #84]	@ (8000cc0 <BSP_PB_Init+0xcc>)
 8000c6a:	441a      	add	r2, r3
 8000c6c:	79fb      	ldrb	r3, [r7, #7]
 8000c6e:	4915      	ldr	r1, [pc, #84]	@ (8000cc4 <BSP_PB_Init+0xd0>)
 8000c70:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000c74:	4619      	mov	r1, r3
 8000c76:	4610      	mov	r0, r2
 8000c78:	f000 fabc 	bl	80011f4 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8000c7c:	79fb      	ldrb	r3, [r7, #7]
 8000c7e:	00db      	lsls	r3, r3, #3
 8000c80:	4a0f      	ldr	r2, [pc, #60]	@ (8000cc0 <BSP_PB_Init+0xcc>)
 8000c82:	1898      	adds	r0, r3, r2
 8000c84:	79fb      	ldrb	r3, [r7, #7]
 8000c86:	4a10      	ldr	r2, [pc, #64]	@ (8000cc8 <BSP_PB_Init+0xd4>)
 8000c88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c8c:	461a      	mov	r2, r3
 8000c8e:	2100      	movs	r1, #0
 8000c90:	f000 fa93 	bl	80011ba <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8000c94:	2028      	movs	r0, #40	@ 0x28
 8000c96:	79fb      	ldrb	r3, [r7, #7]
 8000c98:	4a0c      	ldr	r2, [pc, #48]	@ (8000ccc <BSP_PB_Init+0xd8>)
 8000c9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	4619      	mov	r1, r3
 8000ca2:	f000 fa56 	bl	8001152 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8000ca6:	2328      	movs	r3, #40	@ 0x28
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f000 fa6c 	bl	8001186 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8000cae:	2300      	movs	r3, #0
}
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	3720      	adds	r7, #32
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	40021000 	.word	0x40021000
 8000cbc:	20000008 	.word	0x20000008
 8000cc0:	200000a8 	.word	0x200000a8
 8000cc4:	08002e84 	.word	0x08002e84
 8000cc8:	20000010 	.word	0x20000010
 8000ccc:	20000014 	.word	0x20000014

08000cd0 <BSP_PB_IRQHandler>:
  * @brief  This function handles Push-Button interrupt requests.
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000cda:	79fb      	ldrb	r3, [r7, #7]
 8000cdc:	00db      	lsls	r3, r3, #3
 8000cde:	4a04      	ldr	r2, [pc, #16]	@ (8000cf0 <BSP_PB_IRQHandler+0x20>)
 8000ce0:	4413      	add	r3, r2
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f000 fa9a 	bl	800121c <HAL_EXTI_IRQHandler>
}
 8000ce8:	bf00      	nop
 8000cea:	3708      	adds	r7, #8
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}
 8000cf0:	200000a8 	.word	0x200000a8

08000cf4 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b083      	sub	sp, #12
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8000cfe:	bf00      	nop
 8000d00:	370c      	adds	r7, #12
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr
	...

08000d0c <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b084      	sub	sp, #16
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	4603      	mov	r3, r0
 8000d14:	6039      	str	r1, [r7, #0]
 8000d16:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8000d1c:	79fb      	ldrb	r3, [r7, #7]
 8000d1e:	2b01      	cmp	r3, #1
 8000d20:	d903      	bls.n	8000d2a <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000d22:	f06f 0301 	mvn.w	r3, #1
 8000d26:	60fb      	str	r3, [r7, #12]
 8000d28:	e018      	b.n	8000d5c <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8000d2a:	79fb      	ldrb	r3, [r7, #7]
 8000d2c:	2294      	movs	r2, #148	@ 0x94
 8000d2e:	fb02 f303 	mul.w	r3, r2, r3
 8000d32:	4a0d      	ldr	r2, [pc, #52]	@ (8000d68 <BSP_COM_Init+0x5c>)
 8000d34:	4413      	add	r3, r2
 8000d36:	4618      	mov	r0, r3
 8000d38:	f000 f852 	bl	8000de0 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8000d3c:	79fb      	ldrb	r3, [r7, #7]
 8000d3e:	2294      	movs	r2, #148	@ 0x94
 8000d40:	fb02 f303 	mul.w	r3, r2, r3
 8000d44:	4a08      	ldr	r2, [pc, #32]	@ (8000d68 <BSP_COM_Init+0x5c>)
 8000d46:	4413      	add	r3, r2
 8000d48:	6839      	ldr	r1, [r7, #0]
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f000 f80e 	bl	8000d6c <MX_LPUART1_Init>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d002      	beq.n	8000d5c <BSP_COM_Init+0x50>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 8000d56:	f06f 0303 	mvn.w	r3, #3
 8000d5a:	e000      	b.n	8000d5e <BSP_COM_Init+0x52>
    }
  }

  return ret;
 8000d5c:	68fb      	ldr	r3, [r7, #12]
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	3710      	adds	r7, #16
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	200000b0 	.word	0x200000b0

08000d6c <MX_LPUART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b082      	sub	sp, #8
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
 8000d74:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8000d76:	4b15      	ldr	r3, [pc, #84]	@ (8000dcc <MX_LPUART1_Init+0x60>)
 8000d78:	681a      	ldr	r2, [r3, #0]
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	681a      	ldr	r2, [r3, #0]
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	220c      	movs	r2, #12
 8000d8a:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	895b      	ldrh	r3, [r3, #10]
 8000d90:	461a      	mov	r2, r3
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 8000d96:	683b      	ldr	r3, [r7, #0]
 8000d98:	685a      	ldr	r2, [r3, #4]
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	891b      	ldrh	r3, [r3, #8]
 8000da2:	461a      	mov	r2, r3
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	899b      	ldrh	r3, [r3, #12]
 8000dac:	461a      	mov	r2, r3
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000db8:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8000dba:	6878      	ldr	r0, [r7, #4]
 8000dbc:	f001 f9da 	bl	8002174 <HAL_UART_Init>
 8000dc0:	4603      	mov	r3, r0
}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	3708      	adds	r7, #8
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	2000000c 	.word	0x2000000c

08000dd0 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8000dd4:	2000      	movs	r0, #0
 8000dd6:	f7ff ff8d 	bl	8000cf4 <BSP_PB_Callback>
}
 8000dda:	bf00      	nop
 8000ddc:	bd80      	pop	{r7, pc}
	...

08000de0 <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b08a      	sub	sp, #40	@ 0x28
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8000de8:	4b22      	ldr	r3, [pc, #136]	@ (8000e74 <COM1_MspInit+0x94>)
 8000dea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dec:	4a21      	ldr	r2, [pc, #132]	@ (8000e74 <COM1_MspInit+0x94>)
 8000dee:	f043 0301 	orr.w	r3, r3, #1
 8000df2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000df4:	4b1f      	ldr	r3, [pc, #124]	@ (8000e74 <COM1_MspInit+0x94>)
 8000df6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000df8:	f003 0301 	and.w	r3, r3, #1
 8000dfc:	613b      	str	r3, [r7, #16]
 8000dfe:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8000e00:	4b1c      	ldr	r3, [pc, #112]	@ (8000e74 <COM1_MspInit+0x94>)
 8000e02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e04:	4a1b      	ldr	r2, [pc, #108]	@ (8000e74 <COM1_MspInit+0x94>)
 8000e06:	f043 0301 	orr.w	r3, r3, #1
 8000e0a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e0c:	4b19      	ldr	r3, [pc, #100]	@ (8000e74 <COM1_MspInit+0x94>)
 8000e0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e10:	f003 0301 	and.w	r3, r3, #1
 8000e14:	60fb      	str	r3, [r7, #12]
 8000e16:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8000e18:	4b16      	ldr	r3, [pc, #88]	@ (8000e74 <COM1_MspInit+0x94>)
 8000e1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000e1c:	4a15      	ldr	r2, [pc, #84]	@ (8000e74 <COM1_MspInit+0x94>)
 8000e1e:	f043 0301 	orr.w	r3, r3, #1
 8000e22:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8000e24:	4b13      	ldr	r3, [pc, #76]	@ (8000e74 <COM1_MspInit+0x94>)
 8000e26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000e28:	f003 0301 	and.w	r3, r3, #1
 8000e2c:	60bb      	str	r3, [r7, #8]
 8000e2e:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 8000e30:	2304      	movs	r3, #4
 8000e32:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8000e34:	2302      	movs	r3, #2
 8000e36:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000e38:	2302      	movs	r3, #2
 8000e3a:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8000e40:	230c      	movs	r3, #12
 8000e42:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8000e44:	f107 0314 	add.w	r3, r7, #20
 8000e48:	4619      	mov	r1, r3
 8000e4a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e4e:	f000 fa15 	bl	800127c <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8000e52:	2308      	movs	r3, #8
 8000e54:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000e56:	2302      	movs	r3, #2
 8000e58:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8000e5a:	230c      	movs	r3, #12
 8000e5c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8000e5e:	f107 0314 	add.w	r3, r7, #20
 8000e62:	4619      	mov	r1, r3
 8000e64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e68:	f000 fa08 	bl	800127c <HAL_GPIO_Init>
}
 8000e6c:	bf00      	nop
 8000e6e:	3728      	adds	r7, #40	@ 0x28
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	40021000 	.word	0x40021000

08000e78 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e82:	2003      	movs	r0, #3
 8000e84:	f000 f95a 	bl	800113c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e88:	2000      	movs	r0, #0
 8000e8a:	f000 f80d 	bl	8000ea8 <HAL_InitTick>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d002      	beq.n	8000e9a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000e94:	2301      	movs	r3, #1
 8000e96:	71fb      	strb	r3, [r7, #7]
 8000e98:	e001      	b.n	8000e9e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e9a:	f7ff fda9 	bl	80009f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e9e:	79fb      	ldrb	r3, [r7, #7]

}
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	3708      	adds	r7, #8
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}

08000ea8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000eb4:	4b16      	ldr	r3, [pc, #88]	@ (8000f10 <HAL_InitTick+0x68>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d022      	beq.n	8000f02 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000ebc:	4b15      	ldr	r3, [pc, #84]	@ (8000f14 <HAL_InitTick+0x6c>)
 8000ebe:	681a      	ldr	r2, [r3, #0]
 8000ec0:	4b13      	ldr	r3, [pc, #76]	@ (8000f10 <HAL_InitTick+0x68>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000ec8:	fbb1 f3f3 	udiv	r3, r1, r3
 8000ecc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f000 f966 	bl	80011a2 <HAL_SYSTICK_Config>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d10f      	bne.n	8000efc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	2b0f      	cmp	r3, #15
 8000ee0:	d809      	bhi.n	8000ef6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	6879      	ldr	r1, [r7, #4]
 8000ee6:	f04f 30ff 	mov.w	r0, #4294967295
 8000eea:	f000 f932 	bl	8001152 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000eee:	4a0a      	ldr	r2, [pc, #40]	@ (8000f18 <HAL_InitTick+0x70>)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	6013      	str	r3, [r2, #0]
 8000ef4:	e007      	b.n	8000f06 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	73fb      	strb	r3, [r7, #15]
 8000efa:	e004      	b.n	8000f06 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000efc:	2301      	movs	r3, #1
 8000efe:	73fb      	strb	r3, [r7, #15]
 8000f00:	e001      	b.n	8000f06 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f02:	2301      	movs	r3, #1
 8000f04:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000f06:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3710      	adds	r7, #16
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	2000001c 	.word	0x2000001c
 8000f14:	20000000 	.word	0x20000000
 8000f18:	20000018 	.word	0x20000018

08000f1c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f20:	4b05      	ldr	r3, [pc, #20]	@ (8000f38 <HAL_IncTick+0x1c>)
 8000f22:	681a      	ldr	r2, [r3, #0]
 8000f24:	4b05      	ldr	r3, [pc, #20]	@ (8000f3c <HAL_IncTick+0x20>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4413      	add	r3, r2
 8000f2a:	4a03      	ldr	r2, [pc, #12]	@ (8000f38 <HAL_IncTick+0x1c>)
 8000f2c:	6013      	str	r3, [r2, #0]
}
 8000f2e:	bf00      	nop
 8000f30:	46bd      	mov	sp, r7
 8000f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f36:	4770      	bx	lr
 8000f38:	20000144 	.word	0x20000144
 8000f3c:	2000001c 	.word	0x2000001c

08000f40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
  return uwTick;
 8000f44:	4b03      	ldr	r3, [pc, #12]	@ (8000f54 <HAL_GetTick+0x14>)
 8000f46:	681b      	ldr	r3, [r3, #0]
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	20000144 	.word	0x20000144

08000f58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b084      	sub	sp, #16
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f60:	f7ff ffee 	bl	8000f40 <HAL_GetTick>
 8000f64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f70:	d004      	beq.n	8000f7c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f72:	4b09      	ldr	r3, [pc, #36]	@ (8000f98 <HAL_Delay+0x40>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	68fa      	ldr	r2, [r7, #12]
 8000f78:	4413      	add	r3, r2
 8000f7a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f7c:	bf00      	nop
 8000f7e:	f7ff ffdf 	bl	8000f40 <HAL_GetTick>
 8000f82:	4602      	mov	r2, r0
 8000f84:	68bb      	ldr	r3, [r7, #8]
 8000f86:	1ad3      	subs	r3, r2, r3
 8000f88:	68fa      	ldr	r2, [r7, #12]
 8000f8a:	429a      	cmp	r2, r3
 8000f8c:	d8f7      	bhi.n	8000f7e <HAL_Delay+0x26>
  {
  }
}
 8000f8e:	bf00      	nop
 8000f90:	bf00      	nop
 8000f92:	3710      	adds	r7, #16
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	2000001c 	.word	0x2000001c

08000f9c <__NVIC_SetPriorityGrouping>:
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b085      	sub	sp, #20
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	f003 0307 	and.w	r3, r3, #7
 8000faa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fac:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe0 <__NVIC_SetPriorityGrouping+0x44>)
 8000fae:	68db      	ldr	r3, [r3, #12]
 8000fb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fb2:	68ba      	ldr	r2, [r7, #8]
 8000fb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000fb8:	4013      	ands	r3, r2
 8000fba:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fc4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000fc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fcc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fce:	4a04      	ldr	r2, [pc, #16]	@ (8000fe0 <__NVIC_SetPriorityGrouping+0x44>)
 8000fd0:	68bb      	ldr	r3, [r7, #8]
 8000fd2:	60d3      	str	r3, [r2, #12]
}
 8000fd4:	bf00      	nop
 8000fd6:	3714      	adds	r7, #20
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr
 8000fe0:	e000ed00 	.word	0xe000ed00

08000fe4 <__NVIC_GetPriorityGrouping>:
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fe8:	4b04      	ldr	r3, [pc, #16]	@ (8000ffc <__NVIC_GetPriorityGrouping+0x18>)
 8000fea:	68db      	ldr	r3, [r3, #12]
 8000fec:	0a1b      	lsrs	r3, r3, #8
 8000fee:	f003 0307 	and.w	r3, r3, #7
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffa:	4770      	bx	lr
 8000ffc:	e000ed00 	.word	0xe000ed00

08001000 <__NVIC_EnableIRQ>:
{
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	4603      	mov	r3, r0
 8001008:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800100a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800100e:	2b00      	cmp	r3, #0
 8001010:	db0b      	blt.n	800102a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001012:	79fb      	ldrb	r3, [r7, #7]
 8001014:	f003 021f 	and.w	r2, r3, #31
 8001018:	4907      	ldr	r1, [pc, #28]	@ (8001038 <__NVIC_EnableIRQ+0x38>)
 800101a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800101e:	095b      	lsrs	r3, r3, #5
 8001020:	2001      	movs	r0, #1
 8001022:	fa00 f202 	lsl.w	r2, r0, r2
 8001026:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800102a:	bf00      	nop
 800102c:	370c      	adds	r7, #12
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	e000e100 	.word	0xe000e100

0800103c <__NVIC_SetPriority>:
{
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	6039      	str	r1, [r7, #0]
 8001046:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001048:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800104c:	2b00      	cmp	r3, #0
 800104e:	db0a      	blt.n	8001066 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	b2da      	uxtb	r2, r3
 8001054:	490c      	ldr	r1, [pc, #48]	@ (8001088 <__NVIC_SetPriority+0x4c>)
 8001056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800105a:	0112      	lsls	r2, r2, #4
 800105c:	b2d2      	uxtb	r2, r2
 800105e:	440b      	add	r3, r1
 8001060:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001064:	e00a      	b.n	800107c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	b2da      	uxtb	r2, r3
 800106a:	4908      	ldr	r1, [pc, #32]	@ (800108c <__NVIC_SetPriority+0x50>)
 800106c:	79fb      	ldrb	r3, [r7, #7]
 800106e:	f003 030f 	and.w	r3, r3, #15
 8001072:	3b04      	subs	r3, #4
 8001074:	0112      	lsls	r2, r2, #4
 8001076:	b2d2      	uxtb	r2, r2
 8001078:	440b      	add	r3, r1
 800107a:	761a      	strb	r2, [r3, #24]
}
 800107c:	bf00      	nop
 800107e:	370c      	adds	r7, #12
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr
 8001088:	e000e100 	.word	0xe000e100
 800108c:	e000ed00 	.word	0xe000ed00

08001090 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001090:	b480      	push	{r7}
 8001092:	b089      	sub	sp, #36	@ 0x24
 8001094:	af00      	add	r7, sp, #0
 8001096:	60f8      	str	r0, [r7, #12]
 8001098:	60b9      	str	r1, [r7, #8]
 800109a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	f003 0307 	and.w	r3, r3, #7
 80010a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010a4:	69fb      	ldr	r3, [r7, #28]
 80010a6:	f1c3 0307 	rsb	r3, r3, #7
 80010aa:	2b04      	cmp	r3, #4
 80010ac:	bf28      	it	cs
 80010ae:	2304      	movcs	r3, #4
 80010b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010b2:	69fb      	ldr	r3, [r7, #28]
 80010b4:	3304      	adds	r3, #4
 80010b6:	2b06      	cmp	r3, #6
 80010b8:	d902      	bls.n	80010c0 <NVIC_EncodePriority+0x30>
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	3b03      	subs	r3, #3
 80010be:	e000      	b.n	80010c2 <NVIC_EncodePriority+0x32>
 80010c0:	2300      	movs	r3, #0
 80010c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010c4:	f04f 32ff 	mov.w	r2, #4294967295
 80010c8:	69bb      	ldr	r3, [r7, #24]
 80010ca:	fa02 f303 	lsl.w	r3, r2, r3
 80010ce:	43da      	mvns	r2, r3
 80010d0:	68bb      	ldr	r3, [r7, #8]
 80010d2:	401a      	ands	r2, r3
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010d8:	f04f 31ff 	mov.w	r1, #4294967295
 80010dc:	697b      	ldr	r3, [r7, #20]
 80010de:	fa01 f303 	lsl.w	r3, r1, r3
 80010e2:	43d9      	mvns	r1, r3
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010e8:	4313      	orrs	r3, r2
         );
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3724      	adds	r7, #36	@ 0x24
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
	...

080010f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	3b01      	subs	r3, #1
 8001104:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001108:	d301      	bcc.n	800110e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800110a:	2301      	movs	r3, #1
 800110c:	e00f      	b.n	800112e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800110e:	4a0a      	ldr	r2, [pc, #40]	@ (8001138 <SysTick_Config+0x40>)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	3b01      	subs	r3, #1
 8001114:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001116:	210f      	movs	r1, #15
 8001118:	f04f 30ff 	mov.w	r0, #4294967295
 800111c:	f7ff ff8e 	bl	800103c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001120:	4b05      	ldr	r3, [pc, #20]	@ (8001138 <SysTick_Config+0x40>)
 8001122:	2200      	movs	r2, #0
 8001124:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001126:	4b04      	ldr	r3, [pc, #16]	@ (8001138 <SysTick_Config+0x40>)
 8001128:	2207      	movs	r2, #7
 800112a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800112c:	2300      	movs	r3, #0
}
 800112e:	4618      	mov	r0, r3
 8001130:	3708      	adds	r7, #8
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	e000e010 	.word	0xe000e010

0800113c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001144:	6878      	ldr	r0, [r7, #4]
 8001146:	f7ff ff29 	bl	8000f9c <__NVIC_SetPriorityGrouping>
}
 800114a:	bf00      	nop
 800114c:	3708      	adds	r7, #8
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}

08001152 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001152:	b580      	push	{r7, lr}
 8001154:	b086      	sub	sp, #24
 8001156:	af00      	add	r7, sp, #0
 8001158:	4603      	mov	r3, r0
 800115a:	60b9      	str	r1, [r7, #8]
 800115c:	607a      	str	r2, [r7, #4]
 800115e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001160:	f7ff ff40 	bl	8000fe4 <__NVIC_GetPriorityGrouping>
 8001164:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001166:	687a      	ldr	r2, [r7, #4]
 8001168:	68b9      	ldr	r1, [r7, #8]
 800116a:	6978      	ldr	r0, [r7, #20]
 800116c:	f7ff ff90 	bl	8001090 <NVIC_EncodePriority>
 8001170:	4602      	mov	r2, r0
 8001172:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001176:	4611      	mov	r1, r2
 8001178:	4618      	mov	r0, r3
 800117a:	f7ff ff5f 	bl	800103c <__NVIC_SetPriority>
}
 800117e:	bf00      	nop
 8001180:	3718      	adds	r7, #24
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}

08001186 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001186:	b580      	push	{r7, lr}
 8001188:	b082      	sub	sp, #8
 800118a:	af00      	add	r7, sp, #0
 800118c:	4603      	mov	r3, r0
 800118e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001190:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001194:	4618      	mov	r0, r3
 8001196:	f7ff ff33 	bl	8001000 <__NVIC_EnableIRQ>
}
 800119a:	bf00      	nop
 800119c:	3708      	adds	r7, #8
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}

080011a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011a2:	b580      	push	{r7, lr}
 80011a4:	b082      	sub	sp, #8
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011aa:	6878      	ldr	r0, [r7, #4]
 80011ac:	f7ff ffa4 	bl	80010f8 <SysTick_Config>
 80011b0:	4603      	mov	r3, r0
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}

080011ba <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80011ba:	b480      	push	{r7}
 80011bc:	b087      	sub	sp, #28
 80011be:	af00      	add	r7, sp, #0
 80011c0:	60f8      	str	r0, [r7, #12]
 80011c2:	460b      	mov	r3, r1
 80011c4:	607a      	str	r2, [r7, #4]
 80011c6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80011c8:	2300      	movs	r3, #0
 80011ca:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_EXTI_CB(CallbackID));

  switch (CallbackID)
 80011cc:	7afb      	ldrb	r3, [r7, #11]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d103      	bne.n	80011da <HAL_EXTI_RegisterCallback+0x20>
  {
    /* set common callback */
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	687a      	ldr	r2, [r7, #4]
 80011d6:	605a      	str	r2, [r3, #4]
      break;
 80011d8:	e005      	b.n	80011e6 <HAL_EXTI_RegisterCallback+0x2c>

    default:
      hexti->PendingCallback = NULL;
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	2200      	movs	r2, #0
 80011de:	605a      	str	r2, [r3, #4]
      status = HAL_ERROR;
 80011e0:	2301      	movs	r3, #1
 80011e2:	75fb      	strb	r3, [r7, #23]
      break;
 80011e4:	bf00      	nop
  }

  return status;
 80011e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	371c      	adds	r7, #28
 80011ec:	46bd      	mov	sp, r7
 80011ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f2:	4770      	bx	lr

080011f4 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b083      	sub	sp, #12
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d101      	bne.n	8001208 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8001204:	2301      	movs	r3, #1
 8001206:	e003      	b.n	8001210 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	683a      	ldr	r2, [r7, #0]
 800120c:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800120e:	2300      	movs	r3, #0
  }
}
 8001210:	4618      	mov	r0, r3
 8001212:	370c      	adds	r7, #12
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr

0800121c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b086      	sub	sp, #24
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	0c1b      	lsrs	r3, r3, #16
 800122a:	f003 0301 	and.w	r3, r3, #1
 800122e:	617b      	str	r3, [r7, #20]
  /* compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f003 031f 	and.w	r3, r3, #31
 8001238:	2201      	movs	r2, #1
 800123a:	fa02 f303 	lsl.w	r3, r2, r3
 800123e:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	015a      	lsls	r2, r3, #5
 8001244:	4b0c      	ldr	r3, [pc, #48]	@ (8001278 <HAL_EXTI_IRQHandler+0x5c>)
 8001246:	4413      	add	r3, r2
 8001248:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	693a      	ldr	r2, [r7, #16]
 8001250:	4013      	ands	r3, r2
 8001252:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d009      	beq.n	800126e <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	693a      	ldr	r2, [r7, #16]
 800125e:	601a      	str	r2, [r3, #0]

    /* Call pending callback */
    if (hexti->PendingCallback != NULL)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d002      	beq.n	800126e <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	4798      	blx	r3
    }
  }
}
 800126e:	bf00      	nop
 8001270:	3718      	adds	r7, #24
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	40010414 	.word	0x40010414

0800127c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800127c:	b480      	push	{r7}
 800127e:	b087      	sub	sp, #28
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
 8001284:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001286:	2300      	movs	r3, #0
 8001288:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800128a:	e15a      	b.n	8001542 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	681a      	ldr	r2, [r3, #0]
 8001290:	2101      	movs	r1, #1
 8001292:	697b      	ldr	r3, [r7, #20]
 8001294:	fa01 f303 	lsl.w	r3, r1, r3
 8001298:	4013      	ands	r3, r2
 800129a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	f000 814c 	beq.w	800153c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	f003 0303 	and.w	r3, r3, #3
 80012ac:	2b01      	cmp	r3, #1
 80012ae:	d005      	beq.n	80012bc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80012b8:	2b02      	cmp	r3, #2
 80012ba:	d130      	bne.n	800131e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	689b      	ldr	r3, [r3, #8]
 80012c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80012c2:	697b      	ldr	r3, [r7, #20]
 80012c4:	005b      	lsls	r3, r3, #1
 80012c6:	2203      	movs	r2, #3
 80012c8:	fa02 f303 	lsl.w	r3, r2, r3
 80012cc:	43db      	mvns	r3, r3
 80012ce:	693a      	ldr	r2, [r7, #16]
 80012d0:	4013      	ands	r3, r2
 80012d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	68da      	ldr	r2, [r3, #12]
 80012d8:	697b      	ldr	r3, [r7, #20]
 80012da:	005b      	lsls	r3, r3, #1
 80012dc:	fa02 f303 	lsl.w	r3, r2, r3
 80012e0:	693a      	ldr	r2, [r7, #16]
 80012e2:	4313      	orrs	r3, r2
 80012e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	693a      	ldr	r2, [r7, #16]
 80012ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80012f2:	2201      	movs	r2, #1
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	fa02 f303 	lsl.w	r3, r2, r3
 80012fa:	43db      	mvns	r3, r3
 80012fc:	693a      	ldr	r2, [r7, #16]
 80012fe:	4013      	ands	r3, r2
 8001300:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	091b      	lsrs	r3, r3, #4
 8001308:	f003 0201 	and.w	r2, r3, #1
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	fa02 f303 	lsl.w	r3, r2, r3
 8001312:	693a      	ldr	r2, [r7, #16]
 8001314:	4313      	orrs	r3, r2
 8001316:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	693a      	ldr	r2, [r7, #16]
 800131c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	f003 0303 	and.w	r3, r3, #3
 8001326:	2b03      	cmp	r3, #3
 8001328:	d017      	beq.n	800135a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	68db      	ldr	r3, [r3, #12]
 800132e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	005b      	lsls	r3, r3, #1
 8001334:	2203      	movs	r2, #3
 8001336:	fa02 f303 	lsl.w	r3, r2, r3
 800133a:	43db      	mvns	r3, r3
 800133c:	693a      	ldr	r2, [r7, #16]
 800133e:	4013      	ands	r3, r2
 8001340:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	689a      	ldr	r2, [r3, #8]
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	005b      	lsls	r3, r3, #1
 800134a:	fa02 f303 	lsl.w	r3, r2, r3
 800134e:	693a      	ldr	r2, [r7, #16]
 8001350:	4313      	orrs	r3, r2
 8001352:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	693a      	ldr	r2, [r7, #16]
 8001358:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	f003 0303 	and.w	r3, r3, #3
 8001362:	2b02      	cmp	r3, #2
 8001364:	d123      	bne.n	80013ae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	08da      	lsrs	r2, r3, #3
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	3208      	adds	r2, #8
 800136e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001372:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	f003 0307 	and.w	r3, r3, #7
 800137a:	009b      	lsls	r3, r3, #2
 800137c:	220f      	movs	r2, #15
 800137e:	fa02 f303 	lsl.w	r3, r2, r3
 8001382:	43db      	mvns	r3, r3
 8001384:	693a      	ldr	r2, [r7, #16]
 8001386:	4013      	ands	r3, r2
 8001388:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	691a      	ldr	r2, [r3, #16]
 800138e:	697b      	ldr	r3, [r7, #20]
 8001390:	f003 0307 	and.w	r3, r3, #7
 8001394:	009b      	lsls	r3, r3, #2
 8001396:	fa02 f303 	lsl.w	r3, r2, r3
 800139a:	693a      	ldr	r2, [r7, #16]
 800139c:	4313      	orrs	r3, r2
 800139e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	08da      	lsrs	r2, r3, #3
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	3208      	adds	r2, #8
 80013a8:	6939      	ldr	r1, [r7, #16]
 80013aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80013b4:	697b      	ldr	r3, [r7, #20]
 80013b6:	005b      	lsls	r3, r3, #1
 80013b8:	2203      	movs	r2, #3
 80013ba:	fa02 f303 	lsl.w	r3, r2, r3
 80013be:	43db      	mvns	r3, r3
 80013c0:	693a      	ldr	r2, [r7, #16]
 80013c2:	4013      	ands	r3, r2
 80013c4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	f003 0203 	and.w	r2, r3, #3
 80013ce:	697b      	ldr	r3, [r7, #20]
 80013d0:	005b      	lsls	r3, r3, #1
 80013d2:	fa02 f303 	lsl.w	r3, r2, r3
 80013d6:	693a      	ldr	r2, [r7, #16]
 80013d8:	4313      	orrs	r3, r2
 80013da:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	693a      	ldr	r2, [r7, #16]
 80013e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	f000 80a6 	beq.w	800153c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013f0:	4b5b      	ldr	r3, [pc, #364]	@ (8001560 <HAL_GPIO_Init+0x2e4>)
 80013f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013f4:	4a5a      	ldr	r2, [pc, #360]	@ (8001560 <HAL_GPIO_Init+0x2e4>)
 80013f6:	f043 0301 	orr.w	r3, r3, #1
 80013fa:	6613      	str	r3, [r2, #96]	@ 0x60
 80013fc:	4b58      	ldr	r3, [pc, #352]	@ (8001560 <HAL_GPIO_Init+0x2e4>)
 80013fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001400:	f003 0301 	and.w	r3, r3, #1
 8001404:	60bb      	str	r3, [r7, #8]
 8001406:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001408:	4a56      	ldr	r2, [pc, #344]	@ (8001564 <HAL_GPIO_Init+0x2e8>)
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	089b      	lsrs	r3, r3, #2
 800140e:	3302      	adds	r3, #2
 8001410:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001414:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	f003 0303 	and.w	r3, r3, #3
 800141c:	009b      	lsls	r3, r3, #2
 800141e:	220f      	movs	r2, #15
 8001420:	fa02 f303 	lsl.w	r3, r2, r3
 8001424:	43db      	mvns	r3, r3
 8001426:	693a      	ldr	r2, [r7, #16]
 8001428:	4013      	ands	r3, r2
 800142a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001432:	d01f      	beq.n	8001474 <HAL_GPIO_Init+0x1f8>
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	4a4c      	ldr	r2, [pc, #304]	@ (8001568 <HAL_GPIO_Init+0x2ec>)
 8001438:	4293      	cmp	r3, r2
 800143a:	d019      	beq.n	8001470 <HAL_GPIO_Init+0x1f4>
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	4a4b      	ldr	r2, [pc, #300]	@ (800156c <HAL_GPIO_Init+0x2f0>)
 8001440:	4293      	cmp	r3, r2
 8001442:	d013      	beq.n	800146c <HAL_GPIO_Init+0x1f0>
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	4a4a      	ldr	r2, [pc, #296]	@ (8001570 <HAL_GPIO_Init+0x2f4>)
 8001448:	4293      	cmp	r3, r2
 800144a:	d00d      	beq.n	8001468 <HAL_GPIO_Init+0x1ec>
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	4a49      	ldr	r2, [pc, #292]	@ (8001574 <HAL_GPIO_Init+0x2f8>)
 8001450:	4293      	cmp	r3, r2
 8001452:	d007      	beq.n	8001464 <HAL_GPIO_Init+0x1e8>
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	4a48      	ldr	r2, [pc, #288]	@ (8001578 <HAL_GPIO_Init+0x2fc>)
 8001458:	4293      	cmp	r3, r2
 800145a:	d101      	bne.n	8001460 <HAL_GPIO_Init+0x1e4>
 800145c:	2305      	movs	r3, #5
 800145e:	e00a      	b.n	8001476 <HAL_GPIO_Init+0x1fa>
 8001460:	2306      	movs	r3, #6
 8001462:	e008      	b.n	8001476 <HAL_GPIO_Init+0x1fa>
 8001464:	2304      	movs	r3, #4
 8001466:	e006      	b.n	8001476 <HAL_GPIO_Init+0x1fa>
 8001468:	2303      	movs	r3, #3
 800146a:	e004      	b.n	8001476 <HAL_GPIO_Init+0x1fa>
 800146c:	2302      	movs	r3, #2
 800146e:	e002      	b.n	8001476 <HAL_GPIO_Init+0x1fa>
 8001470:	2301      	movs	r3, #1
 8001472:	e000      	b.n	8001476 <HAL_GPIO_Init+0x1fa>
 8001474:	2300      	movs	r3, #0
 8001476:	697a      	ldr	r2, [r7, #20]
 8001478:	f002 0203 	and.w	r2, r2, #3
 800147c:	0092      	lsls	r2, r2, #2
 800147e:	4093      	lsls	r3, r2
 8001480:	693a      	ldr	r2, [r7, #16]
 8001482:	4313      	orrs	r3, r2
 8001484:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001486:	4937      	ldr	r1, [pc, #220]	@ (8001564 <HAL_GPIO_Init+0x2e8>)
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	089b      	lsrs	r3, r3, #2
 800148c:	3302      	adds	r3, #2
 800148e:	693a      	ldr	r2, [r7, #16]
 8001490:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001494:	4b39      	ldr	r3, [pc, #228]	@ (800157c <HAL_GPIO_Init+0x300>)
 8001496:	689b      	ldr	r3, [r3, #8]
 8001498:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	43db      	mvns	r3, r3
 800149e:	693a      	ldr	r2, [r7, #16]
 80014a0:	4013      	ands	r3, r2
 80014a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d003      	beq.n	80014b8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80014b0:	693a      	ldr	r2, [r7, #16]
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	4313      	orrs	r3, r2
 80014b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80014b8:	4a30      	ldr	r2, [pc, #192]	@ (800157c <HAL_GPIO_Init+0x300>)
 80014ba:	693b      	ldr	r3, [r7, #16]
 80014bc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80014be:	4b2f      	ldr	r3, [pc, #188]	@ (800157c <HAL_GPIO_Init+0x300>)
 80014c0:	68db      	ldr	r3, [r3, #12]
 80014c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	43db      	mvns	r3, r3
 80014c8:	693a      	ldr	r2, [r7, #16]
 80014ca:	4013      	ands	r3, r2
 80014cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d003      	beq.n	80014e2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80014da:	693a      	ldr	r2, [r7, #16]
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	4313      	orrs	r3, r2
 80014e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80014e2:	4a26      	ldr	r2, [pc, #152]	@ (800157c <HAL_GPIO_Init+0x300>)
 80014e4:	693b      	ldr	r3, [r7, #16]
 80014e6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80014e8:	4b24      	ldr	r3, [pc, #144]	@ (800157c <HAL_GPIO_Init+0x300>)
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	43db      	mvns	r3, r3
 80014f2:	693a      	ldr	r2, [r7, #16]
 80014f4:	4013      	ands	r3, r2
 80014f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001500:	2b00      	cmp	r3, #0
 8001502:	d003      	beq.n	800150c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001504:	693a      	ldr	r2, [r7, #16]
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	4313      	orrs	r3, r2
 800150a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800150c:	4a1b      	ldr	r2, [pc, #108]	@ (800157c <HAL_GPIO_Init+0x300>)
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001512:	4b1a      	ldr	r3, [pc, #104]	@ (800157c <HAL_GPIO_Init+0x300>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	43db      	mvns	r3, r3
 800151c:	693a      	ldr	r2, [r7, #16]
 800151e:	4013      	ands	r3, r2
 8001520:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800152a:	2b00      	cmp	r3, #0
 800152c:	d003      	beq.n	8001536 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800152e:	693a      	ldr	r2, [r7, #16]
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	4313      	orrs	r3, r2
 8001534:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001536:	4a11      	ldr	r2, [pc, #68]	@ (800157c <HAL_GPIO_Init+0x300>)
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	3301      	adds	r3, #1
 8001540:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	681a      	ldr	r2, [r3, #0]
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	fa22 f303 	lsr.w	r3, r2, r3
 800154c:	2b00      	cmp	r3, #0
 800154e:	f47f ae9d 	bne.w	800128c <HAL_GPIO_Init+0x10>
  }
}
 8001552:	bf00      	nop
 8001554:	bf00      	nop
 8001556:	371c      	adds	r7, #28
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr
 8001560:	40021000 	.word	0x40021000
 8001564:	40010000 	.word	0x40010000
 8001568:	48000400 	.word	0x48000400
 800156c:	48000800 	.word	0x48000800
 8001570:	48000c00 	.word	0x48000c00
 8001574:	48001000 	.word	0x48001000
 8001578:	48001400 	.word	0x48001400
 800157c:	40010400 	.word	0x40010400

08001580 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
 8001588:	460b      	mov	r3, r1
 800158a:	807b      	strh	r3, [r7, #2]
 800158c:	4613      	mov	r3, r2
 800158e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001590:	787b      	ldrb	r3, [r7, #1]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d003      	beq.n	800159e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001596:	887a      	ldrh	r2, [r7, #2]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800159c:	e002      	b.n	80015a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800159e:	887a      	ldrh	r2, [r7, #2]
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80015a4:	bf00      	nop
 80015a6:	370c      	adds	r7, #12
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr

080015b0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b085      	sub	sp, #20
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d141      	bne.n	8001642 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80015be:	4b4b      	ldr	r3, [pc, #300]	@ (80016ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80015c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80015ca:	d131      	bne.n	8001630 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80015cc:	4b47      	ldr	r3, [pc, #284]	@ (80016ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80015ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80015d2:	4a46      	ldr	r2, [pc, #280]	@ (80016ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80015d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80015d8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80015dc:	4b43      	ldr	r3, [pc, #268]	@ (80016ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80015e4:	4a41      	ldr	r2, [pc, #260]	@ (80016ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80015e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80015ea:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80015ec:	4b40      	ldr	r3, [pc, #256]	@ (80016f0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	2232      	movs	r2, #50	@ 0x32
 80015f2:	fb02 f303 	mul.w	r3, r2, r3
 80015f6:	4a3f      	ldr	r2, [pc, #252]	@ (80016f4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80015f8:	fba2 2303 	umull	r2, r3, r2, r3
 80015fc:	0c9b      	lsrs	r3, r3, #18
 80015fe:	3301      	adds	r3, #1
 8001600:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001602:	e002      	b.n	800160a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	3b01      	subs	r3, #1
 8001608:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800160a:	4b38      	ldr	r3, [pc, #224]	@ (80016ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800160c:	695b      	ldr	r3, [r3, #20]
 800160e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001612:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001616:	d102      	bne.n	800161e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d1f2      	bne.n	8001604 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800161e:	4b33      	ldr	r3, [pc, #204]	@ (80016ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001620:	695b      	ldr	r3, [r3, #20]
 8001622:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001626:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800162a:	d158      	bne.n	80016de <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800162c:	2303      	movs	r3, #3
 800162e:	e057      	b.n	80016e0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001630:	4b2e      	ldr	r3, [pc, #184]	@ (80016ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001632:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001636:	4a2d      	ldr	r2, [pc, #180]	@ (80016ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001638:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800163c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001640:	e04d      	b.n	80016de <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001648:	d141      	bne.n	80016ce <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800164a:	4b28      	ldr	r3, [pc, #160]	@ (80016ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001652:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001656:	d131      	bne.n	80016bc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001658:	4b24      	ldr	r3, [pc, #144]	@ (80016ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800165a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800165e:	4a23      	ldr	r2, [pc, #140]	@ (80016ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001660:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001664:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001668:	4b20      	ldr	r3, [pc, #128]	@ (80016ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001670:	4a1e      	ldr	r2, [pc, #120]	@ (80016ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001672:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001676:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001678:	4b1d      	ldr	r3, [pc, #116]	@ (80016f0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	2232      	movs	r2, #50	@ 0x32
 800167e:	fb02 f303 	mul.w	r3, r2, r3
 8001682:	4a1c      	ldr	r2, [pc, #112]	@ (80016f4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001684:	fba2 2303 	umull	r2, r3, r2, r3
 8001688:	0c9b      	lsrs	r3, r3, #18
 800168a:	3301      	adds	r3, #1
 800168c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800168e:	e002      	b.n	8001696 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	3b01      	subs	r3, #1
 8001694:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001696:	4b15      	ldr	r3, [pc, #84]	@ (80016ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001698:	695b      	ldr	r3, [r3, #20]
 800169a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800169e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80016a2:	d102      	bne.n	80016aa <HAL_PWREx_ControlVoltageScaling+0xfa>
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d1f2      	bne.n	8001690 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80016aa:	4b10      	ldr	r3, [pc, #64]	@ (80016ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016ac:	695b      	ldr	r3, [r3, #20]
 80016ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80016b6:	d112      	bne.n	80016de <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80016b8:	2303      	movs	r3, #3
 80016ba:	e011      	b.n	80016e0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80016bc:	4b0b      	ldr	r3, [pc, #44]	@ (80016ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016c2:	4a0a      	ldr	r2, [pc, #40]	@ (80016ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016c8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80016cc:	e007      	b.n	80016de <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80016ce:	4b07      	ldr	r3, [pc, #28]	@ (80016ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80016d6:	4a05      	ldr	r2, [pc, #20]	@ (80016ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016d8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80016dc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80016de:	2300      	movs	r3, #0
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	3714      	adds	r7, #20
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr
 80016ec:	40007000 	.word	0x40007000
 80016f0:	20000000 	.word	0x20000000
 80016f4:	431bde83 	.word	0x431bde83

080016f8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80016fc:	4b05      	ldr	r3, [pc, #20]	@ (8001714 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80016fe:	689b      	ldr	r3, [r3, #8]
 8001700:	4a04      	ldr	r2, [pc, #16]	@ (8001714 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001702:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001706:	6093      	str	r3, [r2, #8]
}
 8001708:	bf00      	nop
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	40007000 	.word	0x40007000

08001718 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b088      	sub	sp, #32
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d101      	bne.n	800172a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001726:	2301      	movs	r3, #1
 8001728:	e2fe      	b.n	8001d28 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 0301 	and.w	r3, r3, #1
 8001732:	2b00      	cmp	r3, #0
 8001734:	d075      	beq.n	8001822 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001736:	4b97      	ldr	r3, [pc, #604]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 8001738:	689b      	ldr	r3, [r3, #8]
 800173a:	f003 030c 	and.w	r3, r3, #12
 800173e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001740:	4b94      	ldr	r3, [pc, #592]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 8001742:	68db      	ldr	r3, [r3, #12]
 8001744:	f003 0303 	and.w	r3, r3, #3
 8001748:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800174a:	69bb      	ldr	r3, [r7, #24]
 800174c:	2b0c      	cmp	r3, #12
 800174e:	d102      	bne.n	8001756 <HAL_RCC_OscConfig+0x3e>
 8001750:	697b      	ldr	r3, [r7, #20]
 8001752:	2b03      	cmp	r3, #3
 8001754:	d002      	beq.n	800175c <HAL_RCC_OscConfig+0x44>
 8001756:	69bb      	ldr	r3, [r7, #24]
 8001758:	2b08      	cmp	r3, #8
 800175a:	d10b      	bne.n	8001774 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800175c:	4b8d      	ldr	r3, [pc, #564]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001764:	2b00      	cmp	r3, #0
 8001766:	d05b      	beq.n	8001820 <HAL_RCC_OscConfig+0x108>
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d157      	bne.n	8001820 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001770:	2301      	movs	r3, #1
 8001772:	e2d9      	b.n	8001d28 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800177c:	d106      	bne.n	800178c <HAL_RCC_OscConfig+0x74>
 800177e:	4b85      	ldr	r3, [pc, #532]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a84      	ldr	r2, [pc, #528]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 8001784:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001788:	6013      	str	r3, [r2, #0]
 800178a:	e01d      	b.n	80017c8 <HAL_RCC_OscConfig+0xb0>
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001794:	d10c      	bne.n	80017b0 <HAL_RCC_OscConfig+0x98>
 8001796:	4b7f      	ldr	r3, [pc, #508]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4a7e      	ldr	r2, [pc, #504]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 800179c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017a0:	6013      	str	r3, [r2, #0]
 80017a2:	4b7c      	ldr	r3, [pc, #496]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4a7b      	ldr	r2, [pc, #492]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 80017a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017ac:	6013      	str	r3, [r2, #0]
 80017ae:	e00b      	b.n	80017c8 <HAL_RCC_OscConfig+0xb0>
 80017b0:	4b78      	ldr	r3, [pc, #480]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a77      	ldr	r2, [pc, #476]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 80017b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80017ba:	6013      	str	r3, [r2, #0]
 80017bc:	4b75      	ldr	r3, [pc, #468]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a74      	ldr	r2, [pc, #464]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 80017c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d013      	beq.n	80017f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017d0:	f7ff fbb6 	bl	8000f40 <HAL_GetTick>
 80017d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017d6:	e008      	b.n	80017ea <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017d8:	f7ff fbb2 	bl	8000f40 <HAL_GetTick>
 80017dc:	4602      	mov	r2, r0
 80017de:	693b      	ldr	r3, [r7, #16]
 80017e0:	1ad3      	subs	r3, r2, r3
 80017e2:	2b64      	cmp	r3, #100	@ 0x64
 80017e4:	d901      	bls.n	80017ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80017e6:	2303      	movs	r3, #3
 80017e8:	e29e      	b.n	8001d28 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017ea:	4b6a      	ldr	r3, [pc, #424]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d0f0      	beq.n	80017d8 <HAL_RCC_OscConfig+0xc0>
 80017f6:	e014      	b.n	8001822 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017f8:	f7ff fba2 	bl	8000f40 <HAL_GetTick>
 80017fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80017fe:	e008      	b.n	8001812 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001800:	f7ff fb9e 	bl	8000f40 <HAL_GetTick>
 8001804:	4602      	mov	r2, r0
 8001806:	693b      	ldr	r3, [r7, #16]
 8001808:	1ad3      	subs	r3, r2, r3
 800180a:	2b64      	cmp	r3, #100	@ 0x64
 800180c:	d901      	bls.n	8001812 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800180e:	2303      	movs	r3, #3
 8001810:	e28a      	b.n	8001d28 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001812:	4b60      	ldr	r3, [pc, #384]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800181a:	2b00      	cmp	r3, #0
 800181c:	d1f0      	bne.n	8001800 <HAL_RCC_OscConfig+0xe8>
 800181e:	e000      	b.n	8001822 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001820:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f003 0302 	and.w	r3, r3, #2
 800182a:	2b00      	cmp	r3, #0
 800182c:	d075      	beq.n	800191a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800182e:	4b59      	ldr	r3, [pc, #356]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	f003 030c 	and.w	r3, r3, #12
 8001836:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001838:	4b56      	ldr	r3, [pc, #344]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 800183a:	68db      	ldr	r3, [r3, #12]
 800183c:	f003 0303 	and.w	r3, r3, #3
 8001840:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001842:	69bb      	ldr	r3, [r7, #24]
 8001844:	2b0c      	cmp	r3, #12
 8001846:	d102      	bne.n	800184e <HAL_RCC_OscConfig+0x136>
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	2b02      	cmp	r3, #2
 800184c:	d002      	beq.n	8001854 <HAL_RCC_OscConfig+0x13c>
 800184e:	69bb      	ldr	r3, [r7, #24]
 8001850:	2b04      	cmp	r3, #4
 8001852:	d11f      	bne.n	8001894 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001854:	4b4f      	ldr	r3, [pc, #316]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800185c:	2b00      	cmp	r3, #0
 800185e:	d005      	beq.n	800186c <HAL_RCC_OscConfig+0x154>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	68db      	ldr	r3, [r3, #12]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d101      	bne.n	800186c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001868:	2301      	movs	r3, #1
 800186a:	e25d      	b.n	8001d28 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800186c:	4b49      	ldr	r3, [pc, #292]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	691b      	ldr	r3, [r3, #16]
 8001878:	061b      	lsls	r3, r3, #24
 800187a:	4946      	ldr	r1, [pc, #280]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 800187c:	4313      	orrs	r3, r2
 800187e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001880:	4b45      	ldr	r3, [pc, #276]	@ (8001998 <HAL_RCC_OscConfig+0x280>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4618      	mov	r0, r3
 8001886:	f7ff fb0f 	bl	8000ea8 <HAL_InitTick>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d043      	beq.n	8001918 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001890:	2301      	movs	r3, #1
 8001892:	e249      	b.n	8001d28 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d023      	beq.n	80018e4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800189c:	4b3d      	ldr	r3, [pc, #244]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a3c      	ldr	r2, [pc, #240]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 80018a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018a8:	f7ff fb4a 	bl	8000f40 <HAL_GetTick>
 80018ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018ae:	e008      	b.n	80018c2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018b0:	f7ff fb46 	bl	8000f40 <HAL_GetTick>
 80018b4:	4602      	mov	r2, r0
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d901      	bls.n	80018c2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80018be:	2303      	movs	r3, #3
 80018c0:	e232      	b.n	8001d28 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018c2:	4b34      	ldr	r3, [pc, #208]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d0f0      	beq.n	80018b0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018ce:	4b31      	ldr	r3, [pc, #196]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	691b      	ldr	r3, [r3, #16]
 80018da:	061b      	lsls	r3, r3, #24
 80018dc:	492d      	ldr	r1, [pc, #180]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 80018de:	4313      	orrs	r3, r2
 80018e0:	604b      	str	r3, [r1, #4]
 80018e2:	e01a      	b.n	800191a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018e4:	4b2b      	ldr	r3, [pc, #172]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a2a      	ldr	r2, [pc, #168]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 80018ea:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80018ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018f0:	f7ff fb26 	bl	8000f40 <HAL_GetTick>
 80018f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80018f6:	e008      	b.n	800190a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018f8:	f7ff fb22 	bl	8000f40 <HAL_GetTick>
 80018fc:	4602      	mov	r2, r0
 80018fe:	693b      	ldr	r3, [r7, #16]
 8001900:	1ad3      	subs	r3, r2, r3
 8001902:	2b02      	cmp	r3, #2
 8001904:	d901      	bls.n	800190a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001906:	2303      	movs	r3, #3
 8001908:	e20e      	b.n	8001d28 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800190a:	4b22      	ldr	r3, [pc, #136]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001912:	2b00      	cmp	r3, #0
 8001914:	d1f0      	bne.n	80018f8 <HAL_RCC_OscConfig+0x1e0>
 8001916:	e000      	b.n	800191a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001918:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f003 0308 	and.w	r3, r3, #8
 8001922:	2b00      	cmp	r3, #0
 8001924:	d041      	beq.n	80019aa <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	695b      	ldr	r3, [r3, #20]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d01c      	beq.n	8001968 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800192e:	4b19      	ldr	r3, [pc, #100]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 8001930:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001934:	4a17      	ldr	r2, [pc, #92]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 8001936:	f043 0301 	orr.w	r3, r3, #1
 800193a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800193e:	f7ff faff 	bl	8000f40 <HAL_GetTick>
 8001942:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001944:	e008      	b.n	8001958 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001946:	f7ff fafb 	bl	8000f40 <HAL_GetTick>
 800194a:	4602      	mov	r2, r0
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	1ad3      	subs	r3, r2, r3
 8001950:	2b02      	cmp	r3, #2
 8001952:	d901      	bls.n	8001958 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001954:	2303      	movs	r3, #3
 8001956:	e1e7      	b.n	8001d28 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001958:	4b0e      	ldr	r3, [pc, #56]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 800195a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800195e:	f003 0302 	and.w	r3, r3, #2
 8001962:	2b00      	cmp	r3, #0
 8001964:	d0ef      	beq.n	8001946 <HAL_RCC_OscConfig+0x22e>
 8001966:	e020      	b.n	80019aa <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001968:	4b0a      	ldr	r3, [pc, #40]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 800196a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800196e:	4a09      	ldr	r2, [pc, #36]	@ (8001994 <HAL_RCC_OscConfig+0x27c>)
 8001970:	f023 0301 	bic.w	r3, r3, #1
 8001974:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001978:	f7ff fae2 	bl	8000f40 <HAL_GetTick>
 800197c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800197e:	e00d      	b.n	800199c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001980:	f7ff fade 	bl	8000f40 <HAL_GetTick>
 8001984:	4602      	mov	r2, r0
 8001986:	693b      	ldr	r3, [r7, #16]
 8001988:	1ad3      	subs	r3, r2, r3
 800198a:	2b02      	cmp	r3, #2
 800198c:	d906      	bls.n	800199c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800198e:	2303      	movs	r3, #3
 8001990:	e1ca      	b.n	8001d28 <HAL_RCC_OscConfig+0x610>
 8001992:	bf00      	nop
 8001994:	40021000 	.word	0x40021000
 8001998:	20000018 	.word	0x20000018
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800199c:	4b8c      	ldr	r3, [pc, #560]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b8>)
 800199e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019a2:	f003 0302 	and.w	r3, r3, #2
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d1ea      	bne.n	8001980 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f003 0304 	and.w	r3, r3, #4
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	f000 80a6 	beq.w	8001b04 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019b8:	2300      	movs	r3, #0
 80019ba:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80019bc:	4b84      	ldr	r3, [pc, #528]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b8>)
 80019be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d101      	bne.n	80019cc <HAL_RCC_OscConfig+0x2b4>
 80019c8:	2301      	movs	r3, #1
 80019ca:	e000      	b.n	80019ce <HAL_RCC_OscConfig+0x2b6>
 80019cc:	2300      	movs	r3, #0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d00d      	beq.n	80019ee <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019d2:	4b7f      	ldr	r3, [pc, #508]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b8>)
 80019d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019d6:	4a7e      	ldr	r2, [pc, #504]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b8>)
 80019d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80019de:	4b7c      	ldr	r3, [pc, #496]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b8>)
 80019e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019e6:	60fb      	str	r3, [r7, #12]
 80019e8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80019ea:	2301      	movs	r3, #1
 80019ec:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019ee:	4b79      	ldr	r3, [pc, #484]	@ (8001bd4 <HAL_RCC_OscConfig+0x4bc>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d118      	bne.n	8001a2c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80019fa:	4b76      	ldr	r3, [pc, #472]	@ (8001bd4 <HAL_RCC_OscConfig+0x4bc>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4a75      	ldr	r2, [pc, #468]	@ (8001bd4 <HAL_RCC_OscConfig+0x4bc>)
 8001a00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a06:	f7ff fa9b 	bl	8000f40 <HAL_GetTick>
 8001a0a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a0c:	e008      	b.n	8001a20 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a0e:	f7ff fa97 	bl	8000f40 <HAL_GetTick>
 8001a12:	4602      	mov	r2, r0
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	1ad3      	subs	r3, r2, r3
 8001a18:	2b02      	cmp	r3, #2
 8001a1a:	d901      	bls.n	8001a20 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001a1c:	2303      	movs	r3, #3
 8001a1e:	e183      	b.n	8001d28 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a20:	4b6c      	ldr	r3, [pc, #432]	@ (8001bd4 <HAL_RCC_OscConfig+0x4bc>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d0f0      	beq.n	8001a0e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	689b      	ldr	r3, [r3, #8]
 8001a30:	2b01      	cmp	r3, #1
 8001a32:	d108      	bne.n	8001a46 <HAL_RCC_OscConfig+0x32e>
 8001a34:	4b66      	ldr	r3, [pc, #408]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b8>)
 8001a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a3a:	4a65      	ldr	r2, [pc, #404]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b8>)
 8001a3c:	f043 0301 	orr.w	r3, r3, #1
 8001a40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001a44:	e024      	b.n	8001a90 <HAL_RCC_OscConfig+0x378>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	2b05      	cmp	r3, #5
 8001a4c:	d110      	bne.n	8001a70 <HAL_RCC_OscConfig+0x358>
 8001a4e:	4b60      	ldr	r3, [pc, #384]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b8>)
 8001a50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a54:	4a5e      	ldr	r2, [pc, #376]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b8>)
 8001a56:	f043 0304 	orr.w	r3, r3, #4
 8001a5a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001a5e:	4b5c      	ldr	r3, [pc, #368]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b8>)
 8001a60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a64:	4a5a      	ldr	r2, [pc, #360]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b8>)
 8001a66:	f043 0301 	orr.w	r3, r3, #1
 8001a6a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001a6e:	e00f      	b.n	8001a90 <HAL_RCC_OscConfig+0x378>
 8001a70:	4b57      	ldr	r3, [pc, #348]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b8>)
 8001a72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a76:	4a56      	ldr	r2, [pc, #344]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b8>)
 8001a78:	f023 0301 	bic.w	r3, r3, #1
 8001a7c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001a80:	4b53      	ldr	r3, [pc, #332]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b8>)
 8001a82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a86:	4a52      	ldr	r2, [pc, #328]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b8>)
 8001a88:	f023 0304 	bic.w	r3, r3, #4
 8001a8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	689b      	ldr	r3, [r3, #8]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d016      	beq.n	8001ac6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a98:	f7ff fa52 	bl	8000f40 <HAL_GetTick>
 8001a9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a9e:	e00a      	b.n	8001ab6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001aa0:	f7ff fa4e 	bl	8000f40 <HAL_GetTick>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	1ad3      	subs	r3, r2, r3
 8001aaa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d901      	bls.n	8001ab6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	e138      	b.n	8001d28 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ab6:	4b46      	ldr	r3, [pc, #280]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b8>)
 8001ab8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001abc:	f003 0302 	and.w	r3, r3, #2
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d0ed      	beq.n	8001aa0 <HAL_RCC_OscConfig+0x388>
 8001ac4:	e015      	b.n	8001af2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ac6:	f7ff fa3b 	bl	8000f40 <HAL_GetTick>
 8001aca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001acc:	e00a      	b.n	8001ae4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ace:	f7ff fa37 	bl	8000f40 <HAL_GetTick>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	693b      	ldr	r3, [r7, #16]
 8001ad6:	1ad3      	subs	r3, r2, r3
 8001ad8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d901      	bls.n	8001ae4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	e121      	b.n	8001d28 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001ae4:	4b3a      	ldr	r3, [pc, #232]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b8>)
 8001ae6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001aea:	f003 0302 	and.w	r3, r3, #2
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d1ed      	bne.n	8001ace <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001af2:	7ffb      	ldrb	r3, [r7, #31]
 8001af4:	2b01      	cmp	r3, #1
 8001af6:	d105      	bne.n	8001b04 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001af8:	4b35      	ldr	r3, [pc, #212]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b8>)
 8001afa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001afc:	4a34      	ldr	r2, [pc, #208]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b8>)
 8001afe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b02:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f003 0320 	and.w	r3, r3, #32
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d03c      	beq.n	8001b8a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	699b      	ldr	r3, [r3, #24]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d01c      	beq.n	8001b52 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001b18:	4b2d      	ldr	r3, [pc, #180]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b8>)
 8001b1a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b1e:	4a2c      	ldr	r2, [pc, #176]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b8>)
 8001b20:	f043 0301 	orr.w	r3, r3, #1
 8001b24:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b28:	f7ff fa0a 	bl	8000f40 <HAL_GetTick>
 8001b2c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001b2e:	e008      	b.n	8001b42 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b30:	f7ff fa06 	bl	8000f40 <HAL_GetTick>
 8001b34:	4602      	mov	r2, r0
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	1ad3      	subs	r3, r2, r3
 8001b3a:	2b02      	cmp	r3, #2
 8001b3c:	d901      	bls.n	8001b42 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001b3e:	2303      	movs	r3, #3
 8001b40:	e0f2      	b.n	8001d28 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001b42:	4b23      	ldr	r3, [pc, #140]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b8>)
 8001b44:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b48:	f003 0302 	and.w	r3, r3, #2
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d0ef      	beq.n	8001b30 <HAL_RCC_OscConfig+0x418>
 8001b50:	e01b      	b.n	8001b8a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001b52:	4b1f      	ldr	r3, [pc, #124]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b8>)
 8001b54:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b58:	4a1d      	ldr	r2, [pc, #116]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b8>)
 8001b5a:	f023 0301 	bic.w	r3, r3, #1
 8001b5e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b62:	f7ff f9ed 	bl	8000f40 <HAL_GetTick>
 8001b66:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001b68:	e008      	b.n	8001b7c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b6a:	f7ff f9e9 	bl	8000f40 <HAL_GetTick>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	1ad3      	subs	r3, r2, r3
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d901      	bls.n	8001b7c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001b78:	2303      	movs	r3, #3
 8001b7a:	e0d5      	b.n	8001d28 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001b7c:	4b14      	ldr	r3, [pc, #80]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b8>)
 8001b7e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b82:	f003 0302 	and.w	r3, r3, #2
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d1ef      	bne.n	8001b6a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	69db      	ldr	r3, [r3, #28]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	f000 80c9 	beq.w	8001d26 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001b94:	4b0e      	ldr	r3, [pc, #56]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b8>)
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	f003 030c 	and.w	r3, r3, #12
 8001b9c:	2b0c      	cmp	r3, #12
 8001b9e:	f000 8083 	beq.w	8001ca8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	69db      	ldr	r3, [r3, #28]
 8001ba6:	2b02      	cmp	r3, #2
 8001ba8:	d15e      	bne.n	8001c68 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001baa:	4b09      	ldr	r3, [pc, #36]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b8>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a08      	ldr	r2, [pc, #32]	@ (8001bd0 <HAL_RCC_OscConfig+0x4b8>)
 8001bb0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001bb4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bb6:	f7ff f9c3 	bl	8000f40 <HAL_GetTick>
 8001bba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001bbc:	e00c      	b.n	8001bd8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bbe:	f7ff f9bf 	bl	8000f40 <HAL_GetTick>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	1ad3      	subs	r3, r2, r3
 8001bc8:	2b02      	cmp	r3, #2
 8001bca:	d905      	bls.n	8001bd8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001bcc:	2303      	movs	r3, #3
 8001bce:	e0ab      	b.n	8001d28 <HAL_RCC_OscConfig+0x610>
 8001bd0:	40021000 	.word	0x40021000
 8001bd4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001bd8:	4b55      	ldr	r3, [pc, #340]	@ (8001d30 <HAL_RCC_OscConfig+0x618>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d1ec      	bne.n	8001bbe <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001be4:	4b52      	ldr	r3, [pc, #328]	@ (8001d30 <HAL_RCC_OscConfig+0x618>)
 8001be6:	68da      	ldr	r2, [r3, #12]
 8001be8:	4b52      	ldr	r3, [pc, #328]	@ (8001d34 <HAL_RCC_OscConfig+0x61c>)
 8001bea:	4013      	ands	r3, r2
 8001bec:	687a      	ldr	r2, [r7, #4]
 8001bee:	6a11      	ldr	r1, [r2, #32]
 8001bf0:	687a      	ldr	r2, [r7, #4]
 8001bf2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001bf4:	3a01      	subs	r2, #1
 8001bf6:	0112      	lsls	r2, r2, #4
 8001bf8:	4311      	orrs	r1, r2
 8001bfa:	687a      	ldr	r2, [r7, #4]
 8001bfc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001bfe:	0212      	lsls	r2, r2, #8
 8001c00:	4311      	orrs	r1, r2
 8001c02:	687a      	ldr	r2, [r7, #4]
 8001c04:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001c06:	0852      	lsrs	r2, r2, #1
 8001c08:	3a01      	subs	r2, #1
 8001c0a:	0552      	lsls	r2, r2, #21
 8001c0c:	4311      	orrs	r1, r2
 8001c0e:	687a      	ldr	r2, [r7, #4]
 8001c10:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001c12:	0852      	lsrs	r2, r2, #1
 8001c14:	3a01      	subs	r2, #1
 8001c16:	0652      	lsls	r2, r2, #25
 8001c18:	4311      	orrs	r1, r2
 8001c1a:	687a      	ldr	r2, [r7, #4]
 8001c1c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001c1e:	06d2      	lsls	r2, r2, #27
 8001c20:	430a      	orrs	r2, r1
 8001c22:	4943      	ldr	r1, [pc, #268]	@ (8001d30 <HAL_RCC_OscConfig+0x618>)
 8001c24:	4313      	orrs	r3, r2
 8001c26:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c28:	4b41      	ldr	r3, [pc, #260]	@ (8001d30 <HAL_RCC_OscConfig+0x618>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a40      	ldr	r2, [pc, #256]	@ (8001d30 <HAL_RCC_OscConfig+0x618>)
 8001c2e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001c32:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001c34:	4b3e      	ldr	r3, [pc, #248]	@ (8001d30 <HAL_RCC_OscConfig+0x618>)
 8001c36:	68db      	ldr	r3, [r3, #12]
 8001c38:	4a3d      	ldr	r2, [pc, #244]	@ (8001d30 <HAL_RCC_OscConfig+0x618>)
 8001c3a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001c3e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c40:	f7ff f97e 	bl	8000f40 <HAL_GetTick>
 8001c44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c46:	e008      	b.n	8001c5a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c48:	f7ff f97a 	bl	8000f40 <HAL_GetTick>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	693b      	ldr	r3, [r7, #16]
 8001c50:	1ad3      	subs	r3, r2, r3
 8001c52:	2b02      	cmp	r3, #2
 8001c54:	d901      	bls.n	8001c5a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001c56:	2303      	movs	r3, #3
 8001c58:	e066      	b.n	8001d28 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c5a:	4b35      	ldr	r3, [pc, #212]	@ (8001d30 <HAL_RCC_OscConfig+0x618>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d0f0      	beq.n	8001c48 <HAL_RCC_OscConfig+0x530>
 8001c66:	e05e      	b.n	8001d26 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c68:	4b31      	ldr	r3, [pc, #196]	@ (8001d30 <HAL_RCC_OscConfig+0x618>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a30      	ldr	r2, [pc, #192]	@ (8001d30 <HAL_RCC_OscConfig+0x618>)
 8001c6e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001c72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c74:	f7ff f964 	bl	8000f40 <HAL_GetTick>
 8001c78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c7a:	e008      	b.n	8001c8e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c7c:	f7ff f960 	bl	8000f40 <HAL_GetTick>
 8001c80:	4602      	mov	r2, r0
 8001c82:	693b      	ldr	r3, [r7, #16]
 8001c84:	1ad3      	subs	r3, r2, r3
 8001c86:	2b02      	cmp	r3, #2
 8001c88:	d901      	bls.n	8001c8e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	e04c      	b.n	8001d28 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c8e:	4b28      	ldr	r3, [pc, #160]	@ (8001d30 <HAL_RCC_OscConfig+0x618>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d1f0      	bne.n	8001c7c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001c9a:	4b25      	ldr	r3, [pc, #148]	@ (8001d30 <HAL_RCC_OscConfig+0x618>)
 8001c9c:	68da      	ldr	r2, [r3, #12]
 8001c9e:	4924      	ldr	r1, [pc, #144]	@ (8001d30 <HAL_RCC_OscConfig+0x618>)
 8001ca0:	4b25      	ldr	r3, [pc, #148]	@ (8001d38 <HAL_RCC_OscConfig+0x620>)
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	60cb      	str	r3, [r1, #12]
 8001ca6:	e03e      	b.n	8001d26 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	69db      	ldr	r3, [r3, #28]
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	d101      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	e039      	b.n	8001d28 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001cb4:	4b1e      	ldr	r3, [pc, #120]	@ (8001d30 <HAL_RCC_OscConfig+0x618>)
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	f003 0203 	and.w	r2, r3, #3
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6a1b      	ldr	r3, [r3, #32]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d12c      	bne.n	8001d22 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cd2:	3b01      	subs	r3, #1
 8001cd4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cd6:	429a      	cmp	r2, r3
 8001cd8:	d123      	bne.n	8001d22 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ce4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ce6:	429a      	cmp	r2, r3
 8001ce8:	d11b      	bne.n	8001d22 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cf4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001cf6:	429a      	cmp	r2, r3
 8001cf8:	d113      	bne.n	8001d22 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d04:	085b      	lsrs	r3, r3, #1
 8001d06:	3b01      	subs	r3, #1
 8001d08:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	d109      	bne.n	8001d22 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d18:	085b      	lsrs	r3, r3, #1
 8001d1a:	3b01      	subs	r3, #1
 8001d1c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	d001      	beq.n	8001d26 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e000      	b.n	8001d28 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001d26:	2300      	movs	r3, #0
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3720      	adds	r7, #32
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	40021000 	.word	0x40021000
 8001d34:	019f800c 	.word	0x019f800c
 8001d38:	feeefffc 	.word	0xfeeefffc

08001d3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b086      	sub	sp, #24
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
 8001d44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001d46:	2300      	movs	r3, #0
 8001d48:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d101      	bne.n	8001d54 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001d50:	2301      	movs	r3, #1
 8001d52:	e11e      	b.n	8001f92 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d54:	4b91      	ldr	r3, [pc, #580]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f003 030f 	and.w	r3, r3, #15
 8001d5c:	683a      	ldr	r2, [r7, #0]
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	d910      	bls.n	8001d84 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d62:	4b8e      	ldr	r3, [pc, #568]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f023 020f 	bic.w	r2, r3, #15
 8001d6a:	498c      	ldr	r1, [pc, #560]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d72:	4b8a      	ldr	r3, [pc, #552]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f003 030f 	and.w	r3, r3, #15
 8001d7a:	683a      	ldr	r2, [r7, #0]
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	d001      	beq.n	8001d84 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001d80:	2301      	movs	r3, #1
 8001d82:	e106      	b.n	8001f92 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 0301 	and.w	r3, r3, #1
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d073      	beq.n	8001e78 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	2b03      	cmp	r3, #3
 8001d96:	d129      	bne.n	8001dec <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d98:	4b81      	ldr	r3, [pc, #516]	@ (8001fa0 <HAL_RCC_ClockConfig+0x264>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d101      	bne.n	8001da8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001da4:	2301      	movs	r3, #1
 8001da6:	e0f4      	b.n	8001f92 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001da8:	f000 f99e 	bl	80020e8 <RCC_GetSysClockFreqFromPLLSource>
 8001dac:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001dae:	693b      	ldr	r3, [r7, #16]
 8001db0:	4a7c      	ldr	r2, [pc, #496]	@ (8001fa4 <HAL_RCC_ClockConfig+0x268>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d93f      	bls.n	8001e36 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001db6:	4b7a      	ldr	r3, [pc, #488]	@ (8001fa0 <HAL_RCC_ClockConfig+0x264>)
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d009      	beq.n	8001dd6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d033      	beq.n	8001e36 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d12f      	bne.n	8001e36 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001dd6:	4b72      	ldr	r3, [pc, #456]	@ (8001fa0 <HAL_RCC_ClockConfig+0x264>)
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001dde:	4a70      	ldr	r2, [pc, #448]	@ (8001fa0 <HAL_RCC_ClockConfig+0x264>)
 8001de0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001de4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001de6:	2380      	movs	r3, #128	@ 0x80
 8001de8:	617b      	str	r3, [r7, #20]
 8001dea:	e024      	b.n	8001e36 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	2b02      	cmp	r3, #2
 8001df2:	d107      	bne.n	8001e04 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001df4:	4b6a      	ldr	r3, [pc, #424]	@ (8001fa0 <HAL_RCC_ClockConfig+0x264>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d109      	bne.n	8001e14 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e0c6      	b.n	8001f92 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e04:	4b66      	ldr	r3, [pc, #408]	@ (8001fa0 <HAL_RCC_ClockConfig+0x264>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d101      	bne.n	8001e14 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001e10:	2301      	movs	r3, #1
 8001e12:	e0be      	b.n	8001f92 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001e14:	f000 f8ce 	bl	8001fb4 <HAL_RCC_GetSysClockFreq>
 8001e18:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001e1a:	693b      	ldr	r3, [r7, #16]
 8001e1c:	4a61      	ldr	r2, [pc, #388]	@ (8001fa4 <HAL_RCC_ClockConfig+0x268>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d909      	bls.n	8001e36 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001e22:	4b5f      	ldr	r3, [pc, #380]	@ (8001fa0 <HAL_RCC_ClockConfig+0x264>)
 8001e24:	689b      	ldr	r3, [r3, #8]
 8001e26:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001e2a:	4a5d      	ldr	r2, [pc, #372]	@ (8001fa0 <HAL_RCC_ClockConfig+0x264>)
 8001e2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e30:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001e32:	2380      	movs	r3, #128	@ 0x80
 8001e34:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001e36:	4b5a      	ldr	r3, [pc, #360]	@ (8001fa0 <HAL_RCC_ClockConfig+0x264>)
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	f023 0203 	bic.w	r2, r3, #3
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	4957      	ldr	r1, [pc, #348]	@ (8001fa0 <HAL_RCC_ClockConfig+0x264>)
 8001e44:	4313      	orrs	r3, r2
 8001e46:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e48:	f7ff f87a 	bl	8000f40 <HAL_GetTick>
 8001e4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e4e:	e00a      	b.n	8001e66 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e50:	f7ff f876 	bl	8000f40 <HAL_GetTick>
 8001e54:	4602      	mov	r2, r0
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d901      	bls.n	8001e66 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001e62:	2303      	movs	r3, #3
 8001e64:	e095      	b.n	8001f92 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e66:	4b4e      	ldr	r3, [pc, #312]	@ (8001fa0 <HAL_RCC_ClockConfig+0x264>)
 8001e68:	689b      	ldr	r3, [r3, #8]
 8001e6a:	f003 020c 	and.w	r2, r3, #12
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	009b      	lsls	r3, r3, #2
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d1eb      	bne.n	8001e50 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f003 0302 	and.w	r3, r3, #2
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d023      	beq.n	8001ecc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f003 0304 	and.w	r3, r3, #4
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d005      	beq.n	8001e9c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e90:	4b43      	ldr	r3, [pc, #268]	@ (8001fa0 <HAL_RCC_ClockConfig+0x264>)
 8001e92:	689b      	ldr	r3, [r3, #8]
 8001e94:	4a42      	ldr	r2, [pc, #264]	@ (8001fa0 <HAL_RCC_ClockConfig+0x264>)
 8001e96:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001e9a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f003 0308 	and.w	r3, r3, #8
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d007      	beq.n	8001eb8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001ea8:	4b3d      	ldr	r3, [pc, #244]	@ (8001fa0 <HAL_RCC_ClockConfig+0x264>)
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001eb0:	4a3b      	ldr	r2, [pc, #236]	@ (8001fa0 <HAL_RCC_ClockConfig+0x264>)
 8001eb2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001eb6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001eb8:	4b39      	ldr	r3, [pc, #228]	@ (8001fa0 <HAL_RCC_ClockConfig+0x264>)
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	689b      	ldr	r3, [r3, #8]
 8001ec4:	4936      	ldr	r1, [pc, #216]	@ (8001fa0 <HAL_RCC_ClockConfig+0x264>)
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	608b      	str	r3, [r1, #8]
 8001eca:	e008      	b.n	8001ede <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	2b80      	cmp	r3, #128	@ 0x80
 8001ed0:	d105      	bne.n	8001ede <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001ed2:	4b33      	ldr	r3, [pc, #204]	@ (8001fa0 <HAL_RCC_ClockConfig+0x264>)
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	4a32      	ldr	r2, [pc, #200]	@ (8001fa0 <HAL_RCC_ClockConfig+0x264>)
 8001ed8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001edc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ede:	4b2f      	ldr	r3, [pc, #188]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f003 030f 	and.w	r3, r3, #15
 8001ee6:	683a      	ldr	r2, [r7, #0]
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	d21d      	bcs.n	8001f28 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eec:	4b2b      	ldr	r3, [pc, #172]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f023 020f 	bic.w	r2, r3, #15
 8001ef4:	4929      	ldr	r1, [pc, #164]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001efc:	f7ff f820 	bl	8000f40 <HAL_GetTick>
 8001f00:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f02:	e00a      	b.n	8001f1a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f04:	f7ff f81c 	bl	8000f40 <HAL_GetTick>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d901      	bls.n	8001f1a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001f16:	2303      	movs	r3, #3
 8001f18:	e03b      	b.n	8001f92 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f1a:	4b20      	ldr	r3, [pc, #128]	@ (8001f9c <HAL_RCC_ClockConfig+0x260>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f003 030f 	and.w	r3, r3, #15
 8001f22:	683a      	ldr	r2, [r7, #0]
 8001f24:	429a      	cmp	r2, r3
 8001f26:	d1ed      	bne.n	8001f04 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f003 0304 	and.w	r3, r3, #4
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d008      	beq.n	8001f46 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f34:	4b1a      	ldr	r3, [pc, #104]	@ (8001fa0 <HAL_RCC_ClockConfig+0x264>)
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	68db      	ldr	r3, [r3, #12]
 8001f40:	4917      	ldr	r1, [pc, #92]	@ (8001fa0 <HAL_RCC_ClockConfig+0x264>)
 8001f42:	4313      	orrs	r3, r2
 8001f44:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 0308 	and.w	r3, r3, #8
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d009      	beq.n	8001f66 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f52:	4b13      	ldr	r3, [pc, #76]	@ (8001fa0 <HAL_RCC_ClockConfig+0x264>)
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	691b      	ldr	r3, [r3, #16]
 8001f5e:	00db      	lsls	r3, r3, #3
 8001f60:	490f      	ldr	r1, [pc, #60]	@ (8001fa0 <HAL_RCC_ClockConfig+0x264>)
 8001f62:	4313      	orrs	r3, r2
 8001f64:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001f66:	f000 f825 	bl	8001fb4 <HAL_RCC_GetSysClockFreq>
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	4b0c      	ldr	r3, [pc, #48]	@ (8001fa0 <HAL_RCC_ClockConfig+0x264>)
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	091b      	lsrs	r3, r3, #4
 8001f72:	f003 030f 	and.w	r3, r3, #15
 8001f76:	490c      	ldr	r1, [pc, #48]	@ (8001fa8 <HAL_RCC_ClockConfig+0x26c>)
 8001f78:	5ccb      	ldrb	r3, [r1, r3]
 8001f7a:	f003 031f 	and.w	r3, r3, #31
 8001f7e:	fa22 f303 	lsr.w	r3, r2, r3
 8001f82:	4a0a      	ldr	r2, [pc, #40]	@ (8001fac <HAL_RCC_ClockConfig+0x270>)
 8001f84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001f86:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb0 <HAL_RCC_ClockConfig+0x274>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f7fe ff8c 	bl	8000ea8 <HAL_InitTick>
 8001f90:	4603      	mov	r3, r0
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3718      	adds	r7, #24
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	40022000 	.word	0x40022000
 8001fa0:	40021000 	.word	0x40021000
 8001fa4:	04c4b400 	.word	0x04c4b400
 8001fa8:	08002e6c 	.word	0x08002e6c
 8001fac:	20000000 	.word	0x20000000
 8001fb0:	20000018 	.word	0x20000018

08001fb4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b087      	sub	sp, #28
 8001fb8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001fba:	4b2c      	ldr	r3, [pc, #176]	@ (800206c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	f003 030c 	and.w	r3, r3, #12
 8001fc2:	2b04      	cmp	r3, #4
 8001fc4:	d102      	bne.n	8001fcc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001fc6:	4b2a      	ldr	r3, [pc, #168]	@ (8002070 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001fc8:	613b      	str	r3, [r7, #16]
 8001fca:	e047      	b.n	800205c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001fcc:	4b27      	ldr	r3, [pc, #156]	@ (800206c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001fce:	689b      	ldr	r3, [r3, #8]
 8001fd0:	f003 030c 	and.w	r3, r3, #12
 8001fd4:	2b08      	cmp	r3, #8
 8001fd6:	d102      	bne.n	8001fde <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001fd8:	4b26      	ldr	r3, [pc, #152]	@ (8002074 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001fda:	613b      	str	r3, [r7, #16]
 8001fdc:	e03e      	b.n	800205c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001fde:	4b23      	ldr	r3, [pc, #140]	@ (800206c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	f003 030c 	and.w	r3, r3, #12
 8001fe6:	2b0c      	cmp	r3, #12
 8001fe8:	d136      	bne.n	8002058 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001fea:	4b20      	ldr	r3, [pc, #128]	@ (800206c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001fec:	68db      	ldr	r3, [r3, #12]
 8001fee:	f003 0303 	and.w	r3, r3, #3
 8001ff2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001ff4:	4b1d      	ldr	r3, [pc, #116]	@ (800206c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	091b      	lsrs	r3, r3, #4
 8001ffa:	f003 030f 	and.w	r3, r3, #15
 8001ffe:	3301      	adds	r3, #1
 8002000:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	2b03      	cmp	r3, #3
 8002006:	d10c      	bne.n	8002022 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002008:	4a1a      	ldr	r2, [pc, #104]	@ (8002074 <HAL_RCC_GetSysClockFreq+0xc0>)
 800200a:	68bb      	ldr	r3, [r7, #8]
 800200c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002010:	4a16      	ldr	r2, [pc, #88]	@ (800206c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002012:	68d2      	ldr	r2, [r2, #12]
 8002014:	0a12      	lsrs	r2, r2, #8
 8002016:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800201a:	fb02 f303 	mul.w	r3, r2, r3
 800201e:	617b      	str	r3, [r7, #20]
      break;
 8002020:	e00c      	b.n	800203c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002022:	4a13      	ldr	r2, [pc, #76]	@ (8002070 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	fbb2 f3f3 	udiv	r3, r2, r3
 800202a:	4a10      	ldr	r2, [pc, #64]	@ (800206c <HAL_RCC_GetSysClockFreq+0xb8>)
 800202c:	68d2      	ldr	r2, [r2, #12]
 800202e:	0a12      	lsrs	r2, r2, #8
 8002030:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002034:	fb02 f303 	mul.w	r3, r2, r3
 8002038:	617b      	str	r3, [r7, #20]
      break;
 800203a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800203c:	4b0b      	ldr	r3, [pc, #44]	@ (800206c <HAL_RCC_GetSysClockFreq+0xb8>)
 800203e:	68db      	ldr	r3, [r3, #12]
 8002040:	0e5b      	lsrs	r3, r3, #25
 8002042:	f003 0303 	and.w	r3, r3, #3
 8002046:	3301      	adds	r3, #1
 8002048:	005b      	lsls	r3, r3, #1
 800204a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800204c:	697a      	ldr	r2, [r7, #20]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	fbb2 f3f3 	udiv	r3, r2, r3
 8002054:	613b      	str	r3, [r7, #16]
 8002056:	e001      	b.n	800205c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002058:	2300      	movs	r3, #0
 800205a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800205c:	693b      	ldr	r3, [r7, #16]
}
 800205e:	4618      	mov	r0, r3
 8002060:	371c      	adds	r7, #28
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop
 800206c:	40021000 	.word	0x40021000
 8002070:	00f42400 	.word	0x00f42400
 8002074:	016e3600 	.word	0x016e3600

08002078 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800207c:	4b03      	ldr	r3, [pc, #12]	@ (800208c <HAL_RCC_GetHCLKFreq+0x14>)
 800207e:	681b      	ldr	r3, [r3, #0]
}
 8002080:	4618      	mov	r0, r3
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr
 800208a:	bf00      	nop
 800208c:	20000000 	.word	0x20000000

08002090 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002094:	f7ff fff0 	bl	8002078 <HAL_RCC_GetHCLKFreq>
 8002098:	4602      	mov	r2, r0
 800209a:	4b06      	ldr	r3, [pc, #24]	@ (80020b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800209c:	689b      	ldr	r3, [r3, #8]
 800209e:	0a1b      	lsrs	r3, r3, #8
 80020a0:	f003 0307 	and.w	r3, r3, #7
 80020a4:	4904      	ldr	r1, [pc, #16]	@ (80020b8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80020a6:	5ccb      	ldrb	r3, [r1, r3]
 80020a8:	f003 031f 	and.w	r3, r3, #31
 80020ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	40021000 	.word	0x40021000
 80020b8:	08002e7c 	.word	0x08002e7c

080020bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80020c0:	f7ff ffda 	bl	8002078 <HAL_RCC_GetHCLKFreq>
 80020c4:	4602      	mov	r2, r0
 80020c6:	4b06      	ldr	r3, [pc, #24]	@ (80020e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	0adb      	lsrs	r3, r3, #11
 80020cc:	f003 0307 	and.w	r3, r3, #7
 80020d0:	4904      	ldr	r1, [pc, #16]	@ (80020e4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80020d2:	5ccb      	ldrb	r3, [r1, r3]
 80020d4:	f003 031f 	and.w	r3, r3, #31
 80020d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020dc:	4618      	mov	r0, r3
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	40021000 	.word	0x40021000
 80020e4:	08002e7c 	.word	0x08002e7c

080020e8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b087      	sub	sp, #28
 80020ec:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80020ee:	4b1e      	ldr	r3, [pc, #120]	@ (8002168 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80020f0:	68db      	ldr	r3, [r3, #12]
 80020f2:	f003 0303 	and.w	r3, r3, #3
 80020f6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80020f8:	4b1b      	ldr	r3, [pc, #108]	@ (8002168 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	091b      	lsrs	r3, r3, #4
 80020fe:	f003 030f 	and.w	r3, r3, #15
 8002102:	3301      	adds	r3, #1
 8002104:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	2b03      	cmp	r3, #3
 800210a:	d10c      	bne.n	8002126 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800210c:	4a17      	ldr	r2, [pc, #92]	@ (800216c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	fbb2 f3f3 	udiv	r3, r2, r3
 8002114:	4a14      	ldr	r2, [pc, #80]	@ (8002168 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002116:	68d2      	ldr	r2, [r2, #12]
 8002118:	0a12      	lsrs	r2, r2, #8
 800211a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800211e:	fb02 f303 	mul.w	r3, r2, r3
 8002122:	617b      	str	r3, [r7, #20]
    break;
 8002124:	e00c      	b.n	8002140 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002126:	4a12      	ldr	r2, [pc, #72]	@ (8002170 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	fbb2 f3f3 	udiv	r3, r2, r3
 800212e:	4a0e      	ldr	r2, [pc, #56]	@ (8002168 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002130:	68d2      	ldr	r2, [r2, #12]
 8002132:	0a12      	lsrs	r2, r2, #8
 8002134:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002138:	fb02 f303 	mul.w	r3, r2, r3
 800213c:	617b      	str	r3, [r7, #20]
    break;
 800213e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002140:	4b09      	ldr	r3, [pc, #36]	@ (8002168 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	0e5b      	lsrs	r3, r3, #25
 8002146:	f003 0303 	and.w	r3, r3, #3
 800214a:	3301      	adds	r3, #1
 800214c:	005b      	lsls	r3, r3, #1
 800214e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002150:	697a      	ldr	r2, [r7, #20]
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	fbb2 f3f3 	udiv	r3, r2, r3
 8002158:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800215a:	687b      	ldr	r3, [r7, #4]
}
 800215c:	4618      	mov	r0, r3
 800215e:	371c      	adds	r7, #28
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr
 8002168:	40021000 	.word	0x40021000
 800216c:	016e3600 	.word	0x016e3600
 8002170:	00f42400 	.word	0x00f42400

08002174 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d101      	bne.n	8002186 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	e042      	b.n	800220c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800218c:	2b00      	cmp	r3, #0
 800218e:	d106      	bne.n	800219e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2200      	movs	r2, #0
 8002194:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002198:	6878      	ldr	r0, [r7, #4]
 800219a:	f000 f83b 	bl	8002214 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2224      	movs	r2, #36	@ 0x24
 80021a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f022 0201 	bic.w	r2, r2, #1
 80021b4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d002      	beq.n	80021c4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80021be:	6878      	ldr	r0, [r7, #4]
 80021c0:	f000 fb2e 	bl	8002820 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	f000 f82f 	bl	8002228 <UART_SetConfig>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b01      	cmp	r3, #1
 80021ce:	d101      	bne.n	80021d4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80021d0:	2301      	movs	r3, #1
 80021d2:	e01b      	b.n	800220c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	685a      	ldr	r2, [r3, #4]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80021e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	689a      	ldr	r2, [r3, #8]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80021f2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f042 0201 	orr.w	r2, r2, #1
 8002202:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002204:	6878      	ldr	r0, [r7, #4]
 8002206:	f000 fbad 	bl	8002964 <UART_CheckIdleState>
 800220a:	4603      	mov	r3, r0
}
 800220c:	4618      	mov	r0, r3
 800220e:	3708      	adds	r7, #8
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}

08002214 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 800221c:	bf00      	nop
 800221e:	370c      	adds	r7, #12
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr

08002228 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002228:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800222c:	b08c      	sub	sp, #48	@ 0x30
 800222e:	af00      	add	r7, sp, #0
 8002230:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002232:	2300      	movs	r3, #0
 8002234:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	689a      	ldr	r2, [r3, #8]
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	691b      	ldr	r3, [r3, #16]
 8002240:	431a      	orrs	r2, r3
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	695b      	ldr	r3, [r3, #20]
 8002246:	431a      	orrs	r2, r3
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	69db      	ldr	r3, [r3, #28]
 800224c:	4313      	orrs	r3, r2
 800224e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	681a      	ldr	r2, [r3, #0]
 8002256:	4baa      	ldr	r3, [pc, #680]	@ (8002500 <UART_SetConfig+0x2d8>)
 8002258:	4013      	ands	r3, r2
 800225a:	697a      	ldr	r2, [r7, #20]
 800225c:	6812      	ldr	r2, [r2, #0]
 800225e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002260:	430b      	orrs	r3, r1
 8002262:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	68da      	ldr	r2, [r3, #12]
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	430a      	orrs	r2, r1
 8002278:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	699b      	ldr	r3, [r3, #24]
 800227e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a9f      	ldr	r2, [pc, #636]	@ (8002504 <UART_SetConfig+0x2dc>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d004      	beq.n	8002294 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	6a1b      	ldr	r3, [r3, #32]
 800228e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002290:	4313      	orrs	r3, r2
 8002292:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800229e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80022a2:	697a      	ldr	r2, [r7, #20]
 80022a4:	6812      	ldr	r2, [r2, #0]
 80022a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80022a8:	430b      	orrs	r3, r1
 80022aa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022b2:	f023 010f 	bic.w	r1, r3, #15
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	430a      	orrs	r2, r1
 80022c0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a90      	ldr	r2, [pc, #576]	@ (8002508 <UART_SetConfig+0x2e0>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d125      	bne.n	8002318 <UART_SetConfig+0xf0>
 80022cc:	4b8f      	ldr	r3, [pc, #572]	@ (800250c <UART_SetConfig+0x2e4>)
 80022ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022d2:	f003 0303 	and.w	r3, r3, #3
 80022d6:	2b03      	cmp	r3, #3
 80022d8:	d81a      	bhi.n	8002310 <UART_SetConfig+0xe8>
 80022da:	a201      	add	r2, pc, #4	@ (adr r2, 80022e0 <UART_SetConfig+0xb8>)
 80022dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022e0:	080022f1 	.word	0x080022f1
 80022e4:	08002301 	.word	0x08002301
 80022e8:	080022f9 	.word	0x080022f9
 80022ec:	08002309 	.word	0x08002309
 80022f0:	2301      	movs	r3, #1
 80022f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80022f6:	e116      	b.n	8002526 <UART_SetConfig+0x2fe>
 80022f8:	2302      	movs	r3, #2
 80022fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80022fe:	e112      	b.n	8002526 <UART_SetConfig+0x2fe>
 8002300:	2304      	movs	r3, #4
 8002302:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002306:	e10e      	b.n	8002526 <UART_SetConfig+0x2fe>
 8002308:	2308      	movs	r3, #8
 800230a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800230e:	e10a      	b.n	8002526 <UART_SetConfig+0x2fe>
 8002310:	2310      	movs	r3, #16
 8002312:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002316:	e106      	b.n	8002526 <UART_SetConfig+0x2fe>
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a7c      	ldr	r2, [pc, #496]	@ (8002510 <UART_SetConfig+0x2e8>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d138      	bne.n	8002394 <UART_SetConfig+0x16c>
 8002322:	4b7a      	ldr	r3, [pc, #488]	@ (800250c <UART_SetConfig+0x2e4>)
 8002324:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002328:	f003 030c 	and.w	r3, r3, #12
 800232c:	2b0c      	cmp	r3, #12
 800232e:	d82d      	bhi.n	800238c <UART_SetConfig+0x164>
 8002330:	a201      	add	r2, pc, #4	@ (adr r2, 8002338 <UART_SetConfig+0x110>)
 8002332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002336:	bf00      	nop
 8002338:	0800236d 	.word	0x0800236d
 800233c:	0800238d 	.word	0x0800238d
 8002340:	0800238d 	.word	0x0800238d
 8002344:	0800238d 	.word	0x0800238d
 8002348:	0800237d 	.word	0x0800237d
 800234c:	0800238d 	.word	0x0800238d
 8002350:	0800238d 	.word	0x0800238d
 8002354:	0800238d 	.word	0x0800238d
 8002358:	08002375 	.word	0x08002375
 800235c:	0800238d 	.word	0x0800238d
 8002360:	0800238d 	.word	0x0800238d
 8002364:	0800238d 	.word	0x0800238d
 8002368:	08002385 	.word	0x08002385
 800236c:	2300      	movs	r3, #0
 800236e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002372:	e0d8      	b.n	8002526 <UART_SetConfig+0x2fe>
 8002374:	2302      	movs	r3, #2
 8002376:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800237a:	e0d4      	b.n	8002526 <UART_SetConfig+0x2fe>
 800237c:	2304      	movs	r3, #4
 800237e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002382:	e0d0      	b.n	8002526 <UART_SetConfig+0x2fe>
 8002384:	2308      	movs	r3, #8
 8002386:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800238a:	e0cc      	b.n	8002526 <UART_SetConfig+0x2fe>
 800238c:	2310      	movs	r3, #16
 800238e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002392:	e0c8      	b.n	8002526 <UART_SetConfig+0x2fe>
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a5e      	ldr	r2, [pc, #376]	@ (8002514 <UART_SetConfig+0x2ec>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d125      	bne.n	80023ea <UART_SetConfig+0x1c2>
 800239e:	4b5b      	ldr	r3, [pc, #364]	@ (800250c <UART_SetConfig+0x2e4>)
 80023a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023a4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80023a8:	2b30      	cmp	r3, #48	@ 0x30
 80023aa:	d016      	beq.n	80023da <UART_SetConfig+0x1b2>
 80023ac:	2b30      	cmp	r3, #48	@ 0x30
 80023ae:	d818      	bhi.n	80023e2 <UART_SetConfig+0x1ba>
 80023b0:	2b20      	cmp	r3, #32
 80023b2:	d00a      	beq.n	80023ca <UART_SetConfig+0x1a2>
 80023b4:	2b20      	cmp	r3, #32
 80023b6:	d814      	bhi.n	80023e2 <UART_SetConfig+0x1ba>
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d002      	beq.n	80023c2 <UART_SetConfig+0x19a>
 80023bc:	2b10      	cmp	r3, #16
 80023be:	d008      	beq.n	80023d2 <UART_SetConfig+0x1aa>
 80023c0:	e00f      	b.n	80023e2 <UART_SetConfig+0x1ba>
 80023c2:	2300      	movs	r3, #0
 80023c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80023c8:	e0ad      	b.n	8002526 <UART_SetConfig+0x2fe>
 80023ca:	2302      	movs	r3, #2
 80023cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80023d0:	e0a9      	b.n	8002526 <UART_SetConfig+0x2fe>
 80023d2:	2304      	movs	r3, #4
 80023d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80023d8:	e0a5      	b.n	8002526 <UART_SetConfig+0x2fe>
 80023da:	2308      	movs	r3, #8
 80023dc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80023e0:	e0a1      	b.n	8002526 <UART_SetConfig+0x2fe>
 80023e2:	2310      	movs	r3, #16
 80023e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80023e8:	e09d      	b.n	8002526 <UART_SetConfig+0x2fe>
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a4a      	ldr	r2, [pc, #296]	@ (8002518 <UART_SetConfig+0x2f0>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d125      	bne.n	8002440 <UART_SetConfig+0x218>
 80023f4:	4b45      	ldr	r3, [pc, #276]	@ (800250c <UART_SetConfig+0x2e4>)
 80023f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023fa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80023fe:	2bc0      	cmp	r3, #192	@ 0xc0
 8002400:	d016      	beq.n	8002430 <UART_SetConfig+0x208>
 8002402:	2bc0      	cmp	r3, #192	@ 0xc0
 8002404:	d818      	bhi.n	8002438 <UART_SetConfig+0x210>
 8002406:	2b80      	cmp	r3, #128	@ 0x80
 8002408:	d00a      	beq.n	8002420 <UART_SetConfig+0x1f8>
 800240a:	2b80      	cmp	r3, #128	@ 0x80
 800240c:	d814      	bhi.n	8002438 <UART_SetConfig+0x210>
 800240e:	2b00      	cmp	r3, #0
 8002410:	d002      	beq.n	8002418 <UART_SetConfig+0x1f0>
 8002412:	2b40      	cmp	r3, #64	@ 0x40
 8002414:	d008      	beq.n	8002428 <UART_SetConfig+0x200>
 8002416:	e00f      	b.n	8002438 <UART_SetConfig+0x210>
 8002418:	2300      	movs	r3, #0
 800241a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800241e:	e082      	b.n	8002526 <UART_SetConfig+0x2fe>
 8002420:	2302      	movs	r3, #2
 8002422:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002426:	e07e      	b.n	8002526 <UART_SetConfig+0x2fe>
 8002428:	2304      	movs	r3, #4
 800242a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800242e:	e07a      	b.n	8002526 <UART_SetConfig+0x2fe>
 8002430:	2308      	movs	r3, #8
 8002432:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002436:	e076      	b.n	8002526 <UART_SetConfig+0x2fe>
 8002438:	2310      	movs	r3, #16
 800243a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800243e:	e072      	b.n	8002526 <UART_SetConfig+0x2fe>
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a35      	ldr	r2, [pc, #212]	@ (800251c <UART_SetConfig+0x2f4>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d12a      	bne.n	80024a0 <UART_SetConfig+0x278>
 800244a:	4b30      	ldr	r3, [pc, #192]	@ (800250c <UART_SetConfig+0x2e4>)
 800244c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002450:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002454:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002458:	d01a      	beq.n	8002490 <UART_SetConfig+0x268>
 800245a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800245e:	d81b      	bhi.n	8002498 <UART_SetConfig+0x270>
 8002460:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002464:	d00c      	beq.n	8002480 <UART_SetConfig+0x258>
 8002466:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800246a:	d815      	bhi.n	8002498 <UART_SetConfig+0x270>
 800246c:	2b00      	cmp	r3, #0
 800246e:	d003      	beq.n	8002478 <UART_SetConfig+0x250>
 8002470:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002474:	d008      	beq.n	8002488 <UART_SetConfig+0x260>
 8002476:	e00f      	b.n	8002498 <UART_SetConfig+0x270>
 8002478:	2300      	movs	r3, #0
 800247a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800247e:	e052      	b.n	8002526 <UART_SetConfig+0x2fe>
 8002480:	2302      	movs	r3, #2
 8002482:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002486:	e04e      	b.n	8002526 <UART_SetConfig+0x2fe>
 8002488:	2304      	movs	r3, #4
 800248a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800248e:	e04a      	b.n	8002526 <UART_SetConfig+0x2fe>
 8002490:	2308      	movs	r3, #8
 8002492:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002496:	e046      	b.n	8002526 <UART_SetConfig+0x2fe>
 8002498:	2310      	movs	r3, #16
 800249a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800249e:	e042      	b.n	8002526 <UART_SetConfig+0x2fe>
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a17      	ldr	r2, [pc, #92]	@ (8002504 <UART_SetConfig+0x2dc>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d13a      	bne.n	8002520 <UART_SetConfig+0x2f8>
 80024aa:	4b18      	ldr	r3, [pc, #96]	@ (800250c <UART_SetConfig+0x2e4>)
 80024ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024b0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80024b4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80024b8:	d01a      	beq.n	80024f0 <UART_SetConfig+0x2c8>
 80024ba:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80024be:	d81b      	bhi.n	80024f8 <UART_SetConfig+0x2d0>
 80024c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80024c4:	d00c      	beq.n	80024e0 <UART_SetConfig+0x2b8>
 80024c6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80024ca:	d815      	bhi.n	80024f8 <UART_SetConfig+0x2d0>
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d003      	beq.n	80024d8 <UART_SetConfig+0x2b0>
 80024d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024d4:	d008      	beq.n	80024e8 <UART_SetConfig+0x2c0>
 80024d6:	e00f      	b.n	80024f8 <UART_SetConfig+0x2d0>
 80024d8:	2300      	movs	r3, #0
 80024da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80024de:	e022      	b.n	8002526 <UART_SetConfig+0x2fe>
 80024e0:	2302      	movs	r3, #2
 80024e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80024e6:	e01e      	b.n	8002526 <UART_SetConfig+0x2fe>
 80024e8:	2304      	movs	r3, #4
 80024ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80024ee:	e01a      	b.n	8002526 <UART_SetConfig+0x2fe>
 80024f0:	2308      	movs	r3, #8
 80024f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80024f6:	e016      	b.n	8002526 <UART_SetConfig+0x2fe>
 80024f8:	2310      	movs	r3, #16
 80024fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80024fe:	e012      	b.n	8002526 <UART_SetConfig+0x2fe>
 8002500:	cfff69f3 	.word	0xcfff69f3
 8002504:	40008000 	.word	0x40008000
 8002508:	40013800 	.word	0x40013800
 800250c:	40021000 	.word	0x40021000
 8002510:	40004400 	.word	0x40004400
 8002514:	40004800 	.word	0x40004800
 8002518:	40004c00 	.word	0x40004c00
 800251c:	40005000 	.word	0x40005000
 8002520:	2310      	movs	r3, #16
 8002522:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4aae      	ldr	r2, [pc, #696]	@ (80027e4 <UART_SetConfig+0x5bc>)
 800252c:	4293      	cmp	r3, r2
 800252e:	f040 8097 	bne.w	8002660 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002532:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002536:	2b08      	cmp	r3, #8
 8002538:	d823      	bhi.n	8002582 <UART_SetConfig+0x35a>
 800253a:	a201      	add	r2, pc, #4	@ (adr r2, 8002540 <UART_SetConfig+0x318>)
 800253c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002540:	08002565 	.word	0x08002565
 8002544:	08002583 	.word	0x08002583
 8002548:	0800256d 	.word	0x0800256d
 800254c:	08002583 	.word	0x08002583
 8002550:	08002573 	.word	0x08002573
 8002554:	08002583 	.word	0x08002583
 8002558:	08002583 	.word	0x08002583
 800255c:	08002583 	.word	0x08002583
 8002560:	0800257b 	.word	0x0800257b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002564:	f7ff fd94 	bl	8002090 <HAL_RCC_GetPCLK1Freq>
 8002568:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800256a:	e010      	b.n	800258e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800256c:	4b9e      	ldr	r3, [pc, #632]	@ (80027e8 <UART_SetConfig+0x5c0>)
 800256e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002570:	e00d      	b.n	800258e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002572:	f7ff fd1f 	bl	8001fb4 <HAL_RCC_GetSysClockFreq>
 8002576:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002578:	e009      	b.n	800258e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800257a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800257e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002580:	e005      	b.n	800258e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8002582:	2300      	movs	r3, #0
 8002584:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800258c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800258e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002590:	2b00      	cmp	r3, #0
 8002592:	f000 8130 	beq.w	80027f6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800259a:	4a94      	ldr	r2, [pc, #592]	@ (80027ec <UART_SetConfig+0x5c4>)
 800259c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80025a0:	461a      	mov	r2, r3
 80025a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80025a8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	685a      	ldr	r2, [r3, #4]
 80025ae:	4613      	mov	r3, r2
 80025b0:	005b      	lsls	r3, r3, #1
 80025b2:	4413      	add	r3, r2
 80025b4:	69ba      	ldr	r2, [r7, #24]
 80025b6:	429a      	cmp	r2, r3
 80025b8:	d305      	bcc.n	80025c6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80025c0:	69ba      	ldr	r2, [r7, #24]
 80025c2:	429a      	cmp	r2, r3
 80025c4:	d903      	bls.n	80025ce <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80025cc:	e113      	b.n	80027f6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80025ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025d0:	2200      	movs	r2, #0
 80025d2:	60bb      	str	r3, [r7, #8]
 80025d4:	60fa      	str	r2, [r7, #12]
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025da:	4a84      	ldr	r2, [pc, #528]	@ (80027ec <UART_SetConfig+0x5c4>)
 80025dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80025e0:	b29b      	uxth	r3, r3
 80025e2:	2200      	movs	r2, #0
 80025e4:	603b      	str	r3, [r7, #0]
 80025e6:	607a      	str	r2, [r7, #4]
 80025e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80025ec:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80025f0:	f7fd fe12 	bl	8000218 <__aeabi_uldivmod>
 80025f4:	4602      	mov	r2, r0
 80025f6:	460b      	mov	r3, r1
 80025f8:	4610      	mov	r0, r2
 80025fa:	4619      	mov	r1, r3
 80025fc:	f04f 0200 	mov.w	r2, #0
 8002600:	f04f 0300 	mov.w	r3, #0
 8002604:	020b      	lsls	r3, r1, #8
 8002606:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800260a:	0202      	lsls	r2, r0, #8
 800260c:	6979      	ldr	r1, [r7, #20]
 800260e:	6849      	ldr	r1, [r1, #4]
 8002610:	0849      	lsrs	r1, r1, #1
 8002612:	2000      	movs	r0, #0
 8002614:	460c      	mov	r4, r1
 8002616:	4605      	mov	r5, r0
 8002618:	eb12 0804 	adds.w	r8, r2, r4
 800261c:	eb43 0905 	adc.w	r9, r3, r5
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	469a      	mov	sl, r3
 8002628:	4693      	mov	fp, r2
 800262a:	4652      	mov	r2, sl
 800262c:	465b      	mov	r3, fp
 800262e:	4640      	mov	r0, r8
 8002630:	4649      	mov	r1, r9
 8002632:	f7fd fdf1 	bl	8000218 <__aeabi_uldivmod>
 8002636:	4602      	mov	r2, r0
 8002638:	460b      	mov	r3, r1
 800263a:	4613      	mov	r3, r2
 800263c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800263e:	6a3b      	ldr	r3, [r7, #32]
 8002640:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002644:	d308      	bcc.n	8002658 <UART_SetConfig+0x430>
 8002646:	6a3b      	ldr	r3, [r7, #32]
 8002648:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800264c:	d204      	bcs.n	8002658 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	6a3a      	ldr	r2, [r7, #32]
 8002654:	60da      	str	r2, [r3, #12]
 8002656:	e0ce      	b.n	80027f6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800265e:	e0ca      	b.n	80027f6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	69db      	ldr	r3, [r3, #28]
 8002664:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002668:	d166      	bne.n	8002738 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800266a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800266e:	2b08      	cmp	r3, #8
 8002670:	d827      	bhi.n	80026c2 <UART_SetConfig+0x49a>
 8002672:	a201      	add	r2, pc, #4	@ (adr r2, 8002678 <UART_SetConfig+0x450>)
 8002674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002678:	0800269d 	.word	0x0800269d
 800267c:	080026a5 	.word	0x080026a5
 8002680:	080026ad 	.word	0x080026ad
 8002684:	080026c3 	.word	0x080026c3
 8002688:	080026b3 	.word	0x080026b3
 800268c:	080026c3 	.word	0x080026c3
 8002690:	080026c3 	.word	0x080026c3
 8002694:	080026c3 	.word	0x080026c3
 8002698:	080026bb 	.word	0x080026bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800269c:	f7ff fcf8 	bl	8002090 <HAL_RCC_GetPCLK1Freq>
 80026a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80026a2:	e014      	b.n	80026ce <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80026a4:	f7ff fd0a 	bl	80020bc <HAL_RCC_GetPCLK2Freq>
 80026a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80026aa:	e010      	b.n	80026ce <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80026ac:	4b4e      	ldr	r3, [pc, #312]	@ (80027e8 <UART_SetConfig+0x5c0>)
 80026ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80026b0:	e00d      	b.n	80026ce <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80026b2:	f7ff fc7f 	bl	8001fb4 <HAL_RCC_GetSysClockFreq>
 80026b6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80026b8:	e009      	b.n	80026ce <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80026ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80026be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80026c0:	e005      	b.n	80026ce <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80026c2:	2300      	movs	r3, #0
 80026c4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80026cc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80026ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	f000 8090 	beq.w	80027f6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026da:	4a44      	ldr	r2, [pc, #272]	@ (80027ec <UART_SetConfig+0x5c4>)
 80026dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80026e0:	461a      	mov	r2, r3
 80026e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80026e8:	005a      	lsls	r2, r3, #1
 80026ea:	697b      	ldr	r3, [r7, #20]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	085b      	lsrs	r3, r3, #1
 80026f0:	441a      	add	r2, r3
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80026fa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80026fc:	6a3b      	ldr	r3, [r7, #32]
 80026fe:	2b0f      	cmp	r3, #15
 8002700:	d916      	bls.n	8002730 <UART_SetConfig+0x508>
 8002702:	6a3b      	ldr	r3, [r7, #32]
 8002704:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002708:	d212      	bcs.n	8002730 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800270a:	6a3b      	ldr	r3, [r7, #32]
 800270c:	b29b      	uxth	r3, r3
 800270e:	f023 030f 	bic.w	r3, r3, #15
 8002712:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002714:	6a3b      	ldr	r3, [r7, #32]
 8002716:	085b      	lsrs	r3, r3, #1
 8002718:	b29b      	uxth	r3, r3
 800271a:	f003 0307 	and.w	r3, r3, #7
 800271e:	b29a      	uxth	r2, r3
 8002720:	8bfb      	ldrh	r3, [r7, #30]
 8002722:	4313      	orrs	r3, r2
 8002724:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	8bfa      	ldrh	r2, [r7, #30]
 800272c:	60da      	str	r2, [r3, #12]
 800272e:	e062      	b.n	80027f6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002736:	e05e      	b.n	80027f6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002738:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800273c:	2b08      	cmp	r3, #8
 800273e:	d828      	bhi.n	8002792 <UART_SetConfig+0x56a>
 8002740:	a201      	add	r2, pc, #4	@ (adr r2, 8002748 <UART_SetConfig+0x520>)
 8002742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002746:	bf00      	nop
 8002748:	0800276d 	.word	0x0800276d
 800274c:	08002775 	.word	0x08002775
 8002750:	0800277d 	.word	0x0800277d
 8002754:	08002793 	.word	0x08002793
 8002758:	08002783 	.word	0x08002783
 800275c:	08002793 	.word	0x08002793
 8002760:	08002793 	.word	0x08002793
 8002764:	08002793 	.word	0x08002793
 8002768:	0800278b 	.word	0x0800278b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800276c:	f7ff fc90 	bl	8002090 <HAL_RCC_GetPCLK1Freq>
 8002770:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002772:	e014      	b.n	800279e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002774:	f7ff fca2 	bl	80020bc <HAL_RCC_GetPCLK2Freq>
 8002778:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800277a:	e010      	b.n	800279e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800277c:	4b1a      	ldr	r3, [pc, #104]	@ (80027e8 <UART_SetConfig+0x5c0>)
 800277e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002780:	e00d      	b.n	800279e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002782:	f7ff fc17 	bl	8001fb4 <HAL_RCC_GetSysClockFreq>
 8002786:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002788:	e009      	b.n	800279e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800278a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800278e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002790:	e005      	b.n	800279e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8002792:	2300      	movs	r3, #0
 8002794:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800279c:	bf00      	nop
    }

    if (pclk != 0U)
 800279e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d028      	beq.n	80027f6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027a8:	4a10      	ldr	r2, [pc, #64]	@ (80027ec <UART_SetConfig+0x5c4>)
 80027aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80027ae:	461a      	mov	r2, r3
 80027b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b2:	fbb3 f2f2 	udiv	r2, r3, r2
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	085b      	lsrs	r3, r3, #1
 80027bc:	441a      	add	r2, r3
 80027be:	697b      	ldr	r3, [r7, #20]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80027c6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80027c8:	6a3b      	ldr	r3, [r7, #32]
 80027ca:	2b0f      	cmp	r3, #15
 80027cc:	d910      	bls.n	80027f0 <UART_SetConfig+0x5c8>
 80027ce:	6a3b      	ldr	r3, [r7, #32]
 80027d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027d4:	d20c      	bcs.n	80027f0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80027d6:	6a3b      	ldr	r3, [r7, #32]
 80027d8:	b29a      	uxth	r2, r3
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	60da      	str	r2, [r3, #12]
 80027e0:	e009      	b.n	80027f6 <UART_SetConfig+0x5ce>
 80027e2:	bf00      	nop
 80027e4:	40008000 	.word	0x40008000
 80027e8:	00f42400 	.word	0x00f42400
 80027ec:	08002e88 	.word	0x08002e88
      }
      else
      {
        ret = HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	2201      	movs	r2, #1
 80027fa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	2201      	movs	r2, #1
 8002802:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	2200      	movs	r2, #0
 800280a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	2200      	movs	r2, #0
 8002810:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002812:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8002816:	4618      	mov	r0, r3
 8002818:	3730      	adds	r7, #48	@ 0x30
 800281a:	46bd      	mov	sp, r7
 800281c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002820 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002820:	b480      	push	{r7}
 8002822:	b083      	sub	sp, #12
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800282c:	f003 0308 	and.w	r3, r3, #8
 8002830:	2b00      	cmp	r3, #0
 8002832:	d00a      	beq.n	800284a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	430a      	orrs	r2, r1
 8002848:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800284e:	f003 0301 	and.w	r3, r3, #1
 8002852:	2b00      	cmp	r3, #0
 8002854:	d00a      	beq.n	800286c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	430a      	orrs	r2, r1
 800286a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002870:	f003 0302 	and.w	r3, r3, #2
 8002874:	2b00      	cmp	r3, #0
 8002876:	d00a      	beq.n	800288e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	430a      	orrs	r2, r1
 800288c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002892:	f003 0304 	and.w	r3, r3, #4
 8002896:	2b00      	cmp	r3, #0
 8002898:	d00a      	beq.n	80028b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	430a      	orrs	r2, r1
 80028ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028b4:	f003 0310 	and.w	r3, r3, #16
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d00a      	beq.n	80028d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	430a      	orrs	r2, r1
 80028d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028d6:	f003 0320 	and.w	r3, r3, #32
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d00a      	beq.n	80028f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	430a      	orrs	r2, r1
 80028f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d01a      	beq.n	8002936 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	430a      	orrs	r2, r1
 8002914:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800291a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800291e:	d10a      	bne.n	8002936 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	430a      	orrs	r2, r1
 8002934:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800293a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800293e:	2b00      	cmp	r3, #0
 8002940:	d00a      	beq.n	8002958 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	430a      	orrs	r2, r1
 8002956:	605a      	str	r2, [r3, #4]
  }
}
 8002958:	bf00      	nop
 800295a:	370c      	adds	r7, #12
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr

08002964 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b098      	sub	sp, #96	@ 0x60
 8002968:	af02      	add	r7, sp, #8
 800296a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2200      	movs	r2, #0
 8002970:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002974:	f7fe fae4 	bl	8000f40 <HAL_GetTick>
 8002978:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 0308 	and.w	r3, r3, #8
 8002984:	2b08      	cmp	r3, #8
 8002986:	d12f      	bne.n	80029e8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002988:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800298c:	9300      	str	r3, [sp, #0]
 800298e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002990:	2200      	movs	r2, #0
 8002992:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002996:	6878      	ldr	r0, [r7, #4]
 8002998:	f000 f88e 	bl	8002ab8 <UART_WaitOnFlagUntilTimeout>
 800299c:	4603      	mov	r3, r0
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d022      	beq.n	80029e8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029aa:	e853 3f00 	ldrex	r3, [r3]
 80029ae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80029b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80029b6:	653b      	str	r3, [r7, #80]	@ 0x50
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	461a      	mov	r2, r3
 80029be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80029c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80029c2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029c4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80029c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80029c8:	e841 2300 	strex	r3, r2, [r1]
 80029cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80029ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d1e6      	bne.n	80029a2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2220      	movs	r2, #32
 80029d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2200      	movs	r2, #0
 80029e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80029e4:	2303      	movs	r3, #3
 80029e6:	e063      	b.n	8002ab0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 0304 	and.w	r3, r3, #4
 80029f2:	2b04      	cmp	r3, #4
 80029f4:	d149      	bne.n	8002a8a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80029f6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80029fa:	9300      	str	r3, [sp, #0]
 80029fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029fe:	2200      	movs	r2, #0
 8002a00:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8002a04:	6878      	ldr	r0, [r7, #4]
 8002a06:	f000 f857 	bl	8002ab8 <UART_WaitOnFlagUntilTimeout>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d03c      	beq.n	8002a8a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a18:	e853 3f00 	ldrex	r3, [r3]
 8002a1c:	623b      	str	r3, [r7, #32]
   return(result);
 8002a1e:	6a3b      	ldr	r3, [r7, #32]
 8002a20:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002a24:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a2e:	633b      	str	r3, [r7, #48]	@ 0x30
 8002a30:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002a34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a36:	e841 2300 	strex	r3, r2, [r1]
 8002a3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002a3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d1e6      	bne.n	8002a10 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	3308      	adds	r3, #8
 8002a48:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	e853 3f00 	ldrex	r3, [r3]
 8002a50:	60fb      	str	r3, [r7, #12]
   return(result);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	f023 0301 	bic.w	r3, r3, #1
 8002a58:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	3308      	adds	r3, #8
 8002a60:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002a62:	61fa      	str	r2, [r7, #28]
 8002a64:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a66:	69b9      	ldr	r1, [r7, #24]
 8002a68:	69fa      	ldr	r2, [r7, #28]
 8002a6a:	e841 2300 	strex	r3, r2, [r1]
 8002a6e:	617b      	str	r3, [r7, #20]
   return(result);
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d1e5      	bne.n	8002a42 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2220      	movs	r2, #32
 8002a7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2200      	movs	r2, #0
 8002a82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002a86:	2303      	movs	r3, #3
 8002a88:	e012      	b.n	8002ab0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2220      	movs	r2, #32
 8002a8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2220      	movs	r2, #32
 8002a96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002aae:	2300      	movs	r3, #0
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3758      	adds	r7, #88	@ 0x58
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}

08002ab8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b084      	sub	sp, #16
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	60f8      	str	r0, [r7, #12]
 8002ac0:	60b9      	str	r1, [r7, #8]
 8002ac2:	603b      	str	r3, [r7, #0]
 8002ac4:	4613      	mov	r3, r2
 8002ac6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ac8:	e04f      	b.n	8002b6a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002aca:	69bb      	ldr	r3, [r7, #24]
 8002acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ad0:	d04b      	beq.n	8002b6a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ad2:	f7fe fa35 	bl	8000f40 <HAL_GetTick>
 8002ad6:	4602      	mov	r2, r0
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	1ad3      	subs	r3, r2, r3
 8002adc:	69ba      	ldr	r2, [r7, #24]
 8002ade:	429a      	cmp	r2, r3
 8002ae0:	d302      	bcc.n	8002ae8 <UART_WaitOnFlagUntilTimeout+0x30>
 8002ae2:	69bb      	ldr	r3, [r7, #24]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d101      	bne.n	8002aec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002ae8:	2303      	movs	r3, #3
 8002aea:	e04e      	b.n	8002b8a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0304 	and.w	r3, r3, #4
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d037      	beq.n	8002b6a <UART_WaitOnFlagUntilTimeout+0xb2>
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	2b80      	cmp	r3, #128	@ 0x80
 8002afe:	d034      	beq.n	8002b6a <UART_WaitOnFlagUntilTimeout+0xb2>
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	2b40      	cmp	r3, #64	@ 0x40
 8002b04:	d031      	beq.n	8002b6a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	69db      	ldr	r3, [r3, #28]
 8002b0c:	f003 0308 	and.w	r3, r3, #8
 8002b10:	2b08      	cmp	r3, #8
 8002b12:	d110      	bne.n	8002b36 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	2208      	movs	r2, #8
 8002b1a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002b1c:	68f8      	ldr	r0, [r7, #12]
 8002b1e:	f000 f838 	bl	8002b92 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	2208      	movs	r2, #8
 8002b26:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e029      	b.n	8002b8a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	69db      	ldr	r3, [r3, #28]
 8002b3c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b40:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002b44:	d111      	bne.n	8002b6a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002b4e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002b50:	68f8      	ldr	r0, [r7, #12]
 8002b52:	f000 f81e 	bl	8002b92 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2220      	movs	r2, #32
 8002b5a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2200      	movs	r2, #0
 8002b62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8002b66:	2303      	movs	r3, #3
 8002b68:	e00f      	b.n	8002b8a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	69da      	ldr	r2, [r3, #28]
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	4013      	ands	r3, r2
 8002b74:	68ba      	ldr	r2, [r7, #8]
 8002b76:	429a      	cmp	r2, r3
 8002b78:	bf0c      	ite	eq
 8002b7a:	2301      	moveq	r3, #1
 8002b7c:	2300      	movne	r3, #0
 8002b7e:	b2db      	uxtb	r3, r3
 8002b80:	461a      	mov	r2, r3
 8002b82:	79fb      	ldrb	r3, [r7, #7]
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d0a0      	beq.n	8002aca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b88:	2300      	movs	r3, #0
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	3710      	adds	r7, #16
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}

08002b92 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002b92:	b480      	push	{r7}
 8002b94:	b095      	sub	sp, #84	@ 0x54
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ba0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ba2:	e853 3f00 	ldrex	r3, [r3]
 8002ba6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002ba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002baa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002bae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	461a      	mov	r2, r3
 8002bb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002bb8:	643b      	str	r3, [r7, #64]	@ 0x40
 8002bba:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bbc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002bbe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002bc0:	e841 2300 	strex	r3, r2, [r1]
 8002bc4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002bc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d1e6      	bne.n	8002b9a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	3308      	adds	r3, #8
 8002bd2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bd4:	6a3b      	ldr	r3, [r7, #32]
 8002bd6:	e853 3f00 	ldrex	r3, [r3]
 8002bda:	61fb      	str	r3, [r7, #28]
   return(result);
 8002bdc:	69fb      	ldr	r3, [r7, #28]
 8002bde:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002be2:	f023 0301 	bic.w	r3, r3, #1
 8002be6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	3308      	adds	r3, #8
 8002bee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002bf0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002bf2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bf4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002bf6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002bf8:	e841 2300 	strex	r3, r2, [r1]
 8002bfc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d1e3      	bne.n	8002bcc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d118      	bne.n	8002c3e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	e853 3f00 	ldrex	r3, [r3]
 8002c18:	60bb      	str	r3, [r7, #8]
   return(result);
 8002c1a:	68bb      	ldr	r3, [r7, #8]
 8002c1c:	f023 0310 	bic.w	r3, r3, #16
 8002c20:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	461a      	mov	r2, r3
 8002c28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c2a:	61bb      	str	r3, [r7, #24]
 8002c2c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c2e:	6979      	ldr	r1, [r7, #20]
 8002c30:	69ba      	ldr	r2, [r7, #24]
 8002c32:	e841 2300 	strex	r3, r2, [r1]
 8002c36:	613b      	str	r3, [r7, #16]
   return(result);
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d1e6      	bne.n	8002c0c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2220      	movs	r2, #32
 8002c42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8002c52:	bf00      	nop
 8002c54:	3754      	adds	r7, #84	@ 0x54
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr
	...

08002c60 <malloc>:
 8002c60:	4b02      	ldr	r3, [pc, #8]	@ (8002c6c <malloc+0xc>)
 8002c62:	4601      	mov	r1, r0
 8002c64:	6818      	ldr	r0, [r3, #0]
 8002c66:	f000 b825 	b.w	8002cb4 <_malloc_r>
 8002c6a:	bf00      	nop
 8002c6c:	20000020 	.word	0x20000020

08002c70 <sbrk_aligned>:
 8002c70:	b570      	push	{r4, r5, r6, lr}
 8002c72:	4e0f      	ldr	r6, [pc, #60]	@ (8002cb0 <sbrk_aligned+0x40>)
 8002c74:	460c      	mov	r4, r1
 8002c76:	6831      	ldr	r1, [r6, #0]
 8002c78:	4605      	mov	r5, r0
 8002c7a:	b911      	cbnz	r1, 8002c82 <sbrk_aligned+0x12>
 8002c7c:	f000 f8ae 	bl	8002ddc <_sbrk_r>
 8002c80:	6030      	str	r0, [r6, #0]
 8002c82:	4621      	mov	r1, r4
 8002c84:	4628      	mov	r0, r5
 8002c86:	f000 f8a9 	bl	8002ddc <_sbrk_r>
 8002c8a:	1c43      	adds	r3, r0, #1
 8002c8c:	d103      	bne.n	8002c96 <sbrk_aligned+0x26>
 8002c8e:	f04f 34ff 	mov.w	r4, #4294967295
 8002c92:	4620      	mov	r0, r4
 8002c94:	bd70      	pop	{r4, r5, r6, pc}
 8002c96:	1cc4      	adds	r4, r0, #3
 8002c98:	f024 0403 	bic.w	r4, r4, #3
 8002c9c:	42a0      	cmp	r0, r4
 8002c9e:	d0f8      	beq.n	8002c92 <sbrk_aligned+0x22>
 8002ca0:	1a21      	subs	r1, r4, r0
 8002ca2:	4628      	mov	r0, r5
 8002ca4:	f000 f89a 	bl	8002ddc <_sbrk_r>
 8002ca8:	3001      	adds	r0, #1
 8002caa:	d1f2      	bne.n	8002c92 <sbrk_aligned+0x22>
 8002cac:	e7ef      	b.n	8002c8e <sbrk_aligned+0x1e>
 8002cae:	bf00      	nop
 8002cb0:	20000148 	.word	0x20000148

08002cb4 <_malloc_r>:
 8002cb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002cb8:	1ccd      	adds	r5, r1, #3
 8002cba:	f025 0503 	bic.w	r5, r5, #3
 8002cbe:	3508      	adds	r5, #8
 8002cc0:	2d0c      	cmp	r5, #12
 8002cc2:	bf38      	it	cc
 8002cc4:	250c      	movcc	r5, #12
 8002cc6:	2d00      	cmp	r5, #0
 8002cc8:	4606      	mov	r6, r0
 8002cca:	db01      	blt.n	8002cd0 <_malloc_r+0x1c>
 8002ccc:	42a9      	cmp	r1, r5
 8002cce:	d904      	bls.n	8002cda <_malloc_r+0x26>
 8002cd0:	230c      	movs	r3, #12
 8002cd2:	6033      	str	r3, [r6, #0]
 8002cd4:	2000      	movs	r0, #0
 8002cd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002cda:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002db0 <_malloc_r+0xfc>
 8002cde:	f000 f869 	bl	8002db4 <__malloc_lock>
 8002ce2:	f8d8 3000 	ldr.w	r3, [r8]
 8002ce6:	461c      	mov	r4, r3
 8002ce8:	bb44      	cbnz	r4, 8002d3c <_malloc_r+0x88>
 8002cea:	4629      	mov	r1, r5
 8002cec:	4630      	mov	r0, r6
 8002cee:	f7ff ffbf 	bl	8002c70 <sbrk_aligned>
 8002cf2:	1c43      	adds	r3, r0, #1
 8002cf4:	4604      	mov	r4, r0
 8002cf6:	d158      	bne.n	8002daa <_malloc_r+0xf6>
 8002cf8:	f8d8 4000 	ldr.w	r4, [r8]
 8002cfc:	4627      	mov	r7, r4
 8002cfe:	2f00      	cmp	r7, #0
 8002d00:	d143      	bne.n	8002d8a <_malloc_r+0xd6>
 8002d02:	2c00      	cmp	r4, #0
 8002d04:	d04b      	beq.n	8002d9e <_malloc_r+0xea>
 8002d06:	6823      	ldr	r3, [r4, #0]
 8002d08:	4639      	mov	r1, r7
 8002d0a:	4630      	mov	r0, r6
 8002d0c:	eb04 0903 	add.w	r9, r4, r3
 8002d10:	f000 f864 	bl	8002ddc <_sbrk_r>
 8002d14:	4581      	cmp	r9, r0
 8002d16:	d142      	bne.n	8002d9e <_malloc_r+0xea>
 8002d18:	6821      	ldr	r1, [r4, #0]
 8002d1a:	1a6d      	subs	r5, r5, r1
 8002d1c:	4629      	mov	r1, r5
 8002d1e:	4630      	mov	r0, r6
 8002d20:	f7ff ffa6 	bl	8002c70 <sbrk_aligned>
 8002d24:	3001      	adds	r0, #1
 8002d26:	d03a      	beq.n	8002d9e <_malloc_r+0xea>
 8002d28:	6823      	ldr	r3, [r4, #0]
 8002d2a:	442b      	add	r3, r5
 8002d2c:	6023      	str	r3, [r4, #0]
 8002d2e:	f8d8 3000 	ldr.w	r3, [r8]
 8002d32:	685a      	ldr	r2, [r3, #4]
 8002d34:	bb62      	cbnz	r2, 8002d90 <_malloc_r+0xdc>
 8002d36:	f8c8 7000 	str.w	r7, [r8]
 8002d3a:	e00f      	b.n	8002d5c <_malloc_r+0xa8>
 8002d3c:	6822      	ldr	r2, [r4, #0]
 8002d3e:	1b52      	subs	r2, r2, r5
 8002d40:	d420      	bmi.n	8002d84 <_malloc_r+0xd0>
 8002d42:	2a0b      	cmp	r2, #11
 8002d44:	d917      	bls.n	8002d76 <_malloc_r+0xc2>
 8002d46:	1961      	adds	r1, r4, r5
 8002d48:	42a3      	cmp	r3, r4
 8002d4a:	6025      	str	r5, [r4, #0]
 8002d4c:	bf18      	it	ne
 8002d4e:	6059      	strne	r1, [r3, #4]
 8002d50:	6863      	ldr	r3, [r4, #4]
 8002d52:	bf08      	it	eq
 8002d54:	f8c8 1000 	streq.w	r1, [r8]
 8002d58:	5162      	str	r2, [r4, r5]
 8002d5a:	604b      	str	r3, [r1, #4]
 8002d5c:	4630      	mov	r0, r6
 8002d5e:	f000 f82f 	bl	8002dc0 <__malloc_unlock>
 8002d62:	f104 000b 	add.w	r0, r4, #11
 8002d66:	1d23      	adds	r3, r4, #4
 8002d68:	f020 0007 	bic.w	r0, r0, #7
 8002d6c:	1ac2      	subs	r2, r0, r3
 8002d6e:	bf1c      	itt	ne
 8002d70:	1a1b      	subne	r3, r3, r0
 8002d72:	50a3      	strne	r3, [r4, r2]
 8002d74:	e7af      	b.n	8002cd6 <_malloc_r+0x22>
 8002d76:	6862      	ldr	r2, [r4, #4]
 8002d78:	42a3      	cmp	r3, r4
 8002d7a:	bf0c      	ite	eq
 8002d7c:	f8c8 2000 	streq.w	r2, [r8]
 8002d80:	605a      	strne	r2, [r3, #4]
 8002d82:	e7eb      	b.n	8002d5c <_malloc_r+0xa8>
 8002d84:	4623      	mov	r3, r4
 8002d86:	6864      	ldr	r4, [r4, #4]
 8002d88:	e7ae      	b.n	8002ce8 <_malloc_r+0x34>
 8002d8a:	463c      	mov	r4, r7
 8002d8c:	687f      	ldr	r7, [r7, #4]
 8002d8e:	e7b6      	b.n	8002cfe <_malloc_r+0x4a>
 8002d90:	461a      	mov	r2, r3
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	42a3      	cmp	r3, r4
 8002d96:	d1fb      	bne.n	8002d90 <_malloc_r+0xdc>
 8002d98:	2300      	movs	r3, #0
 8002d9a:	6053      	str	r3, [r2, #4]
 8002d9c:	e7de      	b.n	8002d5c <_malloc_r+0xa8>
 8002d9e:	230c      	movs	r3, #12
 8002da0:	6033      	str	r3, [r6, #0]
 8002da2:	4630      	mov	r0, r6
 8002da4:	f000 f80c 	bl	8002dc0 <__malloc_unlock>
 8002da8:	e794      	b.n	8002cd4 <_malloc_r+0x20>
 8002daa:	6005      	str	r5, [r0, #0]
 8002dac:	e7d6      	b.n	8002d5c <_malloc_r+0xa8>
 8002dae:	bf00      	nop
 8002db0:	2000014c 	.word	0x2000014c

08002db4 <__malloc_lock>:
 8002db4:	4801      	ldr	r0, [pc, #4]	@ (8002dbc <__malloc_lock+0x8>)
 8002db6:	f000 b84b 	b.w	8002e50 <__retarget_lock_acquire_recursive>
 8002dba:	bf00      	nop
 8002dbc:	2000028c 	.word	0x2000028c

08002dc0 <__malloc_unlock>:
 8002dc0:	4801      	ldr	r0, [pc, #4]	@ (8002dc8 <__malloc_unlock+0x8>)
 8002dc2:	f000 b846 	b.w	8002e52 <__retarget_lock_release_recursive>
 8002dc6:	bf00      	nop
 8002dc8:	2000028c 	.word	0x2000028c

08002dcc <memset>:
 8002dcc:	4402      	add	r2, r0
 8002dce:	4603      	mov	r3, r0
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d100      	bne.n	8002dd6 <memset+0xa>
 8002dd4:	4770      	bx	lr
 8002dd6:	f803 1b01 	strb.w	r1, [r3], #1
 8002dda:	e7f9      	b.n	8002dd0 <memset+0x4>

08002ddc <_sbrk_r>:
 8002ddc:	b538      	push	{r3, r4, r5, lr}
 8002dde:	4d06      	ldr	r5, [pc, #24]	@ (8002df8 <_sbrk_r+0x1c>)
 8002de0:	2300      	movs	r3, #0
 8002de2:	4604      	mov	r4, r0
 8002de4:	4608      	mov	r0, r1
 8002de6:	602b      	str	r3, [r5, #0]
 8002de8:	f7fd fe5c 	bl	8000aa4 <_sbrk>
 8002dec:	1c43      	adds	r3, r0, #1
 8002dee:	d102      	bne.n	8002df6 <_sbrk_r+0x1a>
 8002df0:	682b      	ldr	r3, [r5, #0]
 8002df2:	b103      	cbz	r3, 8002df6 <_sbrk_r+0x1a>
 8002df4:	6023      	str	r3, [r4, #0]
 8002df6:	bd38      	pop	{r3, r4, r5, pc}
 8002df8:	20000288 	.word	0x20000288

08002dfc <__errno>:
 8002dfc:	4b01      	ldr	r3, [pc, #4]	@ (8002e04 <__errno+0x8>)
 8002dfe:	6818      	ldr	r0, [r3, #0]
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop
 8002e04:	20000020 	.word	0x20000020

08002e08 <__libc_init_array>:
 8002e08:	b570      	push	{r4, r5, r6, lr}
 8002e0a:	4d0d      	ldr	r5, [pc, #52]	@ (8002e40 <__libc_init_array+0x38>)
 8002e0c:	4c0d      	ldr	r4, [pc, #52]	@ (8002e44 <__libc_init_array+0x3c>)
 8002e0e:	1b64      	subs	r4, r4, r5
 8002e10:	10a4      	asrs	r4, r4, #2
 8002e12:	2600      	movs	r6, #0
 8002e14:	42a6      	cmp	r6, r4
 8002e16:	d109      	bne.n	8002e2c <__libc_init_array+0x24>
 8002e18:	4d0b      	ldr	r5, [pc, #44]	@ (8002e48 <__libc_init_array+0x40>)
 8002e1a:	4c0c      	ldr	r4, [pc, #48]	@ (8002e4c <__libc_init_array+0x44>)
 8002e1c:	f000 f81a 	bl	8002e54 <_init>
 8002e20:	1b64      	subs	r4, r4, r5
 8002e22:	10a4      	asrs	r4, r4, #2
 8002e24:	2600      	movs	r6, #0
 8002e26:	42a6      	cmp	r6, r4
 8002e28:	d105      	bne.n	8002e36 <__libc_init_array+0x2e>
 8002e2a:	bd70      	pop	{r4, r5, r6, pc}
 8002e2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e30:	4798      	blx	r3
 8002e32:	3601      	adds	r6, #1
 8002e34:	e7ee      	b.n	8002e14 <__libc_init_array+0xc>
 8002e36:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e3a:	4798      	blx	r3
 8002e3c:	3601      	adds	r6, #1
 8002e3e:	e7f2      	b.n	8002e26 <__libc_init_array+0x1e>
 8002e40:	08002ea8 	.word	0x08002ea8
 8002e44:	08002ea8 	.word	0x08002ea8
 8002e48:	08002ea8 	.word	0x08002ea8
 8002e4c:	08002eac 	.word	0x08002eac

08002e50 <__retarget_lock_acquire_recursive>:
 8002e50:	4770      	bx	lr

08002e52 <__retarget_lock_release_recursive>:
 8002e52:	4770      	bx	lr

08002e54 <_init>:
 8002e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e56:	bf00      	nop
 8002e58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e5a:	bc08      	pop	{r3}
 8002e5c:	469e      	mov	lr, r3
 8002e5e:	4770      	bx	lr

08002e60 <_fini>:
 8002e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e62:	bf00      	nop
 8002e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e66:	bc08      	pop	{r3}
 8002e68:	469e      	mov	lr, r3
 8002e6a:	4770      	bx	lr
