0.6
2019.2
Nov  6 2019
21:57:16
C:/FPGA_PROJECTS/AXI_SPI_CORE_IP/AXI_SPI/AXI_SPI.srcs/sim_1/new/SPI_MASTER_BLOCK_TEST_BENCH.vhd,1590176739,vhdl,,,,spi_master_block_test_bench,,,,,,,,
C:/FPGA_PROJECTS/AXI_SPI_CORE_IP/AXI_SPI/AXI_SPI.srcs/sources_1/new/AXI_Module.vhd,1589762053,vhdl,,,,axi_module,,,,,,,,
C:/FPGA_PROJECTS/AXI_SPI_CORE_IP/AXI_SPI/AXI_SPI.srcs/sources_1/new/SPI_MASTER_BLOCK.vhd,1590182499,vhdl,,,,master_block,,,,,,,,
