
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003424                       # Number of seconds simulated
sim_ticks                                  3424499493                       # Number of ticks simulated
final_tick                               574927422612                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 310386                       # Simulator instruction rate (inst/s)
host_op_rate                                   399508                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 247496                       # Simulator tick rate (ticks/s)
host_mem_usage                               16931904                       # Number of bytes of host memory used
host_seconds                                 13836.57                       # Real time elapsed on the host
sim_insts                                  4294677522                       # Number of instructions simulated
sim_ops                                    5527825338                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       190976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       238080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        63744                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       113024                       # Number of bytes read from this memory
system.physmem.bytes_read::total               612992                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       195328                       # Number of bytes written to this memory
system.physmem.bytes_written::total            195328                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1492                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1860                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          498                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          883                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4789                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1526                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1526                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       598044                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     55767566                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       485910                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     69522568                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       523288                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     18614107                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       485910                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     33004531                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               179001925                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       598044                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       485910                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       523288                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       485910                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2093153                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          57038408                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               57038408                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          57038408                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       598044                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     55767566                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       485910                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     69522568                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       523288                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     18614107                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       485910                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     33004531                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              236040333                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8212230                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2870075                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2506044                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       184950                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1411341                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1372617                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207192                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5895                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3379334                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15960735                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2870075                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1579809                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3285923                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         905364                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        425545                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1665992                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        73646                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7810194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.353925                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4524271     57.93%     57.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163951      2.10%     60.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          297968      3.82%     63.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280471      3.59%     67.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456081      5.84%     73.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475679      6.09%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          113762      1.46%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           86070      1.10%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1411941     18.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7810194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349488                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.943532                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3488694                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       412567                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3177392                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12869                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        718662                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       314244                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          725                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17855644                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        718662                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3637130                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         164591                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        45160                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3040542                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       204100                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17375423                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69673                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82759                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23086133                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79098090                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79098090                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8173083                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2051                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1002                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           547307                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2661642                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582108                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9849                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       188595                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16428629                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2002                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13831960                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18305                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5000623                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13711170                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7810194                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.771014                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840602                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2748530     35.19%     35.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1451475     18.58%     53.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1253022     16.04%     69.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       772727      9.89%     79.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       805026     10.31%     90.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473079      6.06%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211967      2.71%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        55985      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38383      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7810194                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54651     66.48%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17463     21.24%     87.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10097     12.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10853773     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109592      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2372541     17.15%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495054      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13831960                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.684312                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82211                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005944                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35574629                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21431301                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13372140                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13914171                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34353                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       776688                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143167                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        718662                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         104644                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5912                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16430634                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19921                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2661642                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582108                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1002                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3040                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           33                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97393                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110013                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207406                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13567795                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2278368                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       264164                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2761299                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048402                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482931                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.652145                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13387603                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13372140                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8213964                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20078763                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.628320                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409087                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5058927                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185242                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7091532                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.603571                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.307733                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3295865     46.48%     46.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1493947     21.07%     67.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833736     11.76%     79.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       284549      4.01%     83.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       271381      3.83%     87.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113623      1.60%     88.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       297940      4.20%     92.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88495      1.25%     94.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       411996      5.81%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7091532                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       411996                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23110241                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33580675                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3109                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 402036                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.821223                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.821223                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.217696                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.217696                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62737335                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17538757                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18385924                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8212230                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2823194                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2295695                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       194265                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1151404                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1094917                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          296369                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8327                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2827506                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15649710                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2823194                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1391286                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3439163                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1040662                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        725440                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1384158                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        82906                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7834216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.469364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4395053     56.10%     56.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          301736      3.85%     59.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          242751      3.10%     63.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          591454      7.55%     70.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          159965      2.04%     72.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          205984      2.63%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          150197      1.92%     77.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           83640      1.07%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1703436     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7834216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.343779                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.905659                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2959303                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       709156                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3304737                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23099                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        837916                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       480604                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4240                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18707184                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         9340                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        837916                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3177844                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         139591                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       248104                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3104201                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       326555                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18039842                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3053                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        134782                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       102008                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          376                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25249118                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84204079                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84204079                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15414158                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9834886                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3792                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2170                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           899004                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1689058                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       857331                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14043                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       307767                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17047286                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3640                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13513386                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27994                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5930487                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18117634                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          652                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7834216                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.724919                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.881865                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2822446     36.03%     36.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1644727     20.99%     57.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1099439     14.03%     71.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       800502     10.22%     81.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       682414      8.71%     89.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       356653      4.55%     94.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       305702      3.90%     98.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57522      0.73%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        64811      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7834216                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          79353     70.90%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16686     14.91%     85.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15886     14.19%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11263041     83.35%     83.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       191761      1.42%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1493      0.01%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1339604      9.91%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       717487      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13513386                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.645520                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             111927                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008283                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35000901                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22981475                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13166792                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13625313                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50722                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       674592                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          239                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       222933                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        837916                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          62816                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7393                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17050927                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        36768                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1689058                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       857331                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2146                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       114316                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       110997                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       225313                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13296783                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1257283                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       216595                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1956247                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1875718                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            698964                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.619144                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13175705                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13166792                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8579654                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24241721                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.603315                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.353921                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9029935                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11089609                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5961359                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2988                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       194346                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6996300                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.585068                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.126679                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2820350     40.31%     40.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1894098     27.07%     67.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       768215     10.98%     78.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       432862      6.19%     84.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       355248      5.08%     89.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       144022      2.06%     91.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       173276      2.48%     94.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        86095      1.23%     95.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       322134      4.60%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6996300                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9029935                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11089609                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1648849                       # Number of memory references committed
system.switch_cpus1.commit.loads              1014462                       # Number of loads committed
system.switch_cpus1.commit.membars               1494                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1593333                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9992166                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       225759                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       322134                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23725134                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           34940496                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4117                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 378014                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9029935                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11089609                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9029935                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.909445                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.909445                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.099572                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.099572                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        59808515                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18201167                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17256867                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2988                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8212230                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3000803                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2447367                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       202171                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1255892                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1166189                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          321846                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8960                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2998970                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16483666                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3000803                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1488035                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3655143                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1071214                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        507432                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1479506                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        97269                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8028195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.543750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.296121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4373052     54.47%     54.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          241917      3.01%     57.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          447134      5.57%     63.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          449580      5.60%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          278624      3.47%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          224022      2.79%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          138909      1.73%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          130921      1.63%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1744036     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8028195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365407                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.007209                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3128477                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       501670                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3509727                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        21991                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        866329                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       506724                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19761376                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1371                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        866329                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3356647                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          97494                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        92674                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3299313                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       315734                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19048819                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        132157                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        96361                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26771498                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     88843825                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     88843825                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16468690                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10302778                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3346                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1622                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           882227                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1760380                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       895640                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11575                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       322966                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17943398                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3244                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14267864                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        28278                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6110681                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18675750                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      8028195                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.777219                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.895202                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2758471     34.36%     34.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1737786     21.65%     56.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1159625     14.44%     70.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       753450      9.39%     79.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       794874      9.90%     89.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       381253      4.75%     94.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       304259      3.79%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        68653      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        69824      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8028195                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          88985     72.78%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16698     13.66%     86.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16589     13.57%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11936867     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       191434      1.34%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1621      0.01%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1380564      9.68%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       757378      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14267864                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.737392                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             122272                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008570                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36714471                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24057355                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13936869                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14390136                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        44756                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       686924                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          193                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       215628                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        866329                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          49913                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8657                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17946649                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        36104                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1760380                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       895640                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1622                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6783                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       125212                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       112931                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       238143                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14075254                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1316000                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       192608                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2055757                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1995367                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            739757                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.713938                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13941405                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13936869                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8877057                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25475767                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.697087                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348451                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9591118                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11809166                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6137516                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3244                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       204344                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7161866                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.648895                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.146536                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2727957     38.09%     38.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2001971     27.95%     66.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       831645     11.61%     77.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       414542      5.79%     83.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       413796      5.78%     89.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       167800      2.34%     91.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       168643      2.35%     93.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        89859      1.25%     95.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       345653      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7161866                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9591118                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11809166                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1753464                       # Number of memory references committed
system.switch_cpus2.commit.loads              1073456                       # Number of loads committed
system.switch_cpus2.commit.membars               1622                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1704409                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10639192                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       243525                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       345653                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24762895                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36760304                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3120                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 184035                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9591118                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11809166                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9591118                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.856233                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.856233                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.167907                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.167907                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        63220948                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19370718                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18157938                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3244                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8212230                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2933083                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2386701                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       197224                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1241739                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1152511                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          300703                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8778                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3241182                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16024978                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2933083                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1453214                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3364815                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1010867                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        555390                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1583728                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        78671                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7971700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.476623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.296799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4606885     57.79%     57.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          181505      2.28%     60.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          234870      2.95%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          356064      4.47%     67.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          345907      4.34%     71.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          262367      3.29%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          154869      1.94%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          235086      2.95%     80.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1594147     20.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7971700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.357160                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.951355                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3349505                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       545018                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3241410                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25659                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        810106                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       496135                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19165110                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1192                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        810106                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3527231                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          99258                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       186721                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3085161                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       263221                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18602311                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           90                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        113476                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        83179                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     25924994                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     86624262                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     86624262                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16072562                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9852426                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3926                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2210                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           751396                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1724324                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       911821                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17849                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       350300                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17284733                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3732                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13899551                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25673                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5647816                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     17193316                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          592                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7971700                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.743612                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.892567                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2795718     35.07%     35.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1744835     21.89%     56.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1141679     14.32%     71.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       760177      9.54%     80.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       713844      8.95%     89.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       380936      4.78%     94.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       280767      3.52%     98.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        83783      1.05%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        69961      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7971700                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          67993     69.59%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13976     14.30%     83.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        15741     16.11%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11569582     83.24%     83.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       196222      1.41%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1570      0.01%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1372032      9.87%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       760145      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13899551                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.692543                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              97710                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007030                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35894185                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     22936367                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13507631                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13997261                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        47165                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       663706                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          198                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           90                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       232080                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           28                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        810106                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          58320                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9339                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17288465                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       113794                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1724324                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       911821                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2162                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7161                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           90                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       120229                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       111147                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       231376                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13631805                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1290979                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       267746                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2034972                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1909301                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            743993                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.659940                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13511304                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13507631                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8677529                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24368410                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.644819                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356097                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9413054                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11569288                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5719260                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3140                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       200254                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7161594                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.615463                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.144643                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2789390     38.95%     38.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2048887     28.61%     67.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       750087     10.47%     78.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       429774      6.00%     84.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       360555      5.03%     89.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       185477      2.59%     91.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       171340      2.39%     94.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        75412      1.05%     95.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       350672      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7161594                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9413054                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11569288                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1740359                       # Number of memory references committed
system.switch_cpus3.commit.loads              1060618                       # Number of loads committed
system.switch_cpus3.commit.membars               1570                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1659468                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10428032                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       236092                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       350672                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24099470                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35387683                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3027                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 240530                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9413054                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11569288                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9413054                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.872430                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.872430                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.146224                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.146224                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61339850                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18660560                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17699790                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3140                       # number of misc regfile writes
system.l20.replacements                          1508                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          173279                       # Total number of references to valid blocks.
system.l20.sampled_refs                          9700                       # Sample count of references to valid blocks.
system.l20.avg_refs                         17.863814                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks                 192                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.368446                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   761.596698                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7223.034856                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023438                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001876                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.092968                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.881718                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3550                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3550                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             971                       # number of Writeback hits
system.l20.Writeback_hits::total                  971                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3550                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3550                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3550                       # number of overall hits
system.l20.overall_hits::total                   3550                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1492                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1508                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1492                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1508                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1492                       # number of overall misses
system.l20.overall_misses::total                 1508                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2898544                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    237967223                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      240865767                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2898544                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    237967223                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       240865767                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2898544                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    237967223                       # number of overall miss cycles
system.l20.overall_miss_latency::total      240865767                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5042                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5058                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          971                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              971                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5042                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5058                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5042                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5058                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.295914                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.298142                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.295914                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.298142                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.295914                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.298142                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       181159                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 159495.457775                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 159725.309682                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       181159                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 159495.457775                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 159725.309682                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       181159                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 159495.457775                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 159725.309682                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 224                       # number of writebacks
system.l20.writebacks::total                      224                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1492                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1508                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1492                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1508                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1492                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1508                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2716265                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    220948838                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    223665103                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2716265                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    220948838                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    223665103                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2716265                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    220948838                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    223665103                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.295914                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.298142                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.295914                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.298142                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.295914                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.298142                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 169766.562500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148089.033512                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 148319.033820                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 169766.562500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148089.033512                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 148319.033820                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 169766.562500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148089.033512                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 148319.033820                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1873                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          699813                       # Total number of references to valid blocks.
system.l21.sampled_refs                         10065                       # Sample count of references to valid blocks.
system.l21.avg_refs                         69.529359                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          203.602693                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.759808                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   899.784476                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7075.853023                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024854                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001558                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.109837                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.863752                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         4757                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4757                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1764                       # number of Writeback hits
system.l21.Writeback_hits::total                 1764                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         4757                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4757                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         4757                       # number of overall hits
system.l21.overall_hits::total                   4757                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1860                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1873                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1860                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1873                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1860                       # number of overall misses
system.l21.overall_misses::total                 1873                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2660989                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    330177480                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      332838469                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2660989                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    330177480                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       332838469                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2660989                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    330177480                       # number of overall miss cycles
system.l21.overall_miss_latency::total      332838469                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6617                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6630                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1764                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1764                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6617                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6630                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6617                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6630                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.281094                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.282504                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.281094                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.282504                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.281094                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.282504                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 204691.461538                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 177514.774194                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 177703.400427                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 204691.461538                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 177514.774194                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 177703.400427                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 204691.461538                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 177514.774194                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 177703.400427                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 354                       # number of writebacks
system.l21.writebacks::total                      354                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1860                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1873                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1860                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1873                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1860                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1873                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2511363                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    308706635                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    311217998                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2511363                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    308706635                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    311217998                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2511363                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    308706635                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    311217998                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.281094                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.282504                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.281094                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.282504                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.281094                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.282504                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 193181.769231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 165971.309140                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 166160.169781                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 193181.769231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 165971.309140                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 166160.169781                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 193181.769231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 165971.309140                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 166160.169781                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           512                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          347147                       # Total number of references to valid blocks.
system.l22.sampled_refs                          8704                       # Sample count of references to valid blocks.
system.l22.avg_refs                         39.883617                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          264.661294                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.958815                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   246.326433                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7667.053458                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.032307                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001704                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.030069                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.935920                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         3306                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3306                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1004                       # number of Writeback hits
system.l22.Writeback_hits::total                 1004                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         3306                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3306                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         3306                       # number of overall hits
system.l22.overall_hits::total                   3306                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          498                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  512                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          498                       # number of demand (read+write) misses
system.l22.demand_misses::total                   512                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          498                       # number of overall misses
system.l22.overall_misses::total                  512                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1802287                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     82310304                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       84112591                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1802287                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     82310304                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        84112591                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1802287                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     82310304                       # number of overall miss cycles
system.l22.overall_miss_latency::total       84112591                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3804                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3818                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1004                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1004                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3804                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3818                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3804                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3818                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.130915                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.134102                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.130915                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.134102                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.130915                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.134102                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 128734.785714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 165281.734940                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 164282.404297                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 128734.785714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 165281.734940                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 164282.404297                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 128734.785714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 165281.734940                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 164282.404297                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 347                       # number of writebacks
system.l22.writebacks::total                      347                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          498                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             512                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          498                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              512                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          498                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             512                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1642947                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     76626572                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     78269519                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1642947                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     76626572                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     78269519                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1642947                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     76626572                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     78269519                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.130915                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.134102                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.130915                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.134102                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.130915                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.134102                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 117353.357143                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 153868.618474                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 152870.154297                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 117353.357143                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 153868.618474                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 152870.154297                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 117353.357143                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 153868.618474                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 152870.154297                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           896                       # number of replacements
system.l23.tagsinuse                      8191.959904                       # Cycle average of tags in use
system.l23.total_refs                          538099                       # Total number of references to valid blocks.
system.l23.sampled_refs                          9088                       # Sample count of references to valid blocks.
system.l23.avg_refs                         59.209837                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          509.405921                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.970237                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   459.453718                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          7210.130028                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.062183                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001583                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.056086                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.880143                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999995                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         4029                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4029                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2388                       # number of Writeback hits
system.l23.Writeback_hits::total                 2388                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         4029                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4029                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         4029                       # number of overall hits
system.l23.overall_hits::total                   4029                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          883                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  896                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          883                       # number of demand (read+write) misses
system.l23.demand_misses::total                   896                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          883                       # number of overall misses
system.l23.overall_misses::total                  896                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      1953638                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    131321911                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      133275549                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      1953638                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    131321911                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       133275549                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      1953638                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    131321911                       # number of overall miss cycles
system.l23.overall_miss_latency::total      133275549                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4912                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4925                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2388                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2388                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4912                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4925                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4912                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4925                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.179764                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.181929                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.179764                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.181929                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.179764                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.181929                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 150279.846154                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 148722.436014                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 148745.032366                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 150279.846154                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 148722.436014                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 148745.032366                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 150279.846154                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 148722.436014                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 148745.032366                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 601                       # number of writebacks
system.l23.writebacks::total                      601                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          883                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             896                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          883                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              896                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          883                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             896                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1804847                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    121236133                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    123040980                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1804847                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    121236133                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    123040980                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1804847                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    121236133                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    123040980                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.179764                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.181929                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.179764                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.181929                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.179764                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.181929                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 138834.384615                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 137300.263873                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 137322.522321                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 138834.384615                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 137300.263873                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 137322.522321                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 138834.384615                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 137300.263873                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 137322.522321                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.368393                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001698085                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1844747.854512                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.368393                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024629                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869180                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1665971                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1665971                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1665971                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1665971                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1665971                       # number of overall hits
system.cpu0.icache.overall_hits::total        1665971                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           21                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           21                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           21                       # number of overall misses
system.cpu0.icache.overall_misses::total           21                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4134225                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4134225                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4134225                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4134225                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4134225                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4134225                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1665992                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1665992                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1665992                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1665992                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1665992                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1665992                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 196867.857143                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 196867.857143                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 196867.857143                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 196867.857143                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 196867.857143                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 196867.857143                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2914821                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2914821                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2914821                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2914821                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2914821                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2914821                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 182176.312500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 182176.312500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 182176.312500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 182176.312500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 182176.312500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 182176.312500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5042                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223934351                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5298                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42267.714421                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.079272                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.920728                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777653                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222347                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2065993                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2065993                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1002                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1002                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2502933                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2502933                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2502933                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2502933                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16098                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16098                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16098                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16098                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16098                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16098                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1533031057                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1533031057                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1533031057                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1533031057                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1533031057                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1533031057                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2082091                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2082091                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2519031                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2519031                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2519031                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2519031                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007732                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007732                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006391                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006391                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006391                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006391                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 95231.150267                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 95231.150267                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 95231.150267                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 95231.150267                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 95231.150267                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 95231.150267                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          971                       # number of writebacks
system.cpu0.dcache.writebacks::total              971                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11056                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11056                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11056                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11056                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11056                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11056                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5042                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5042                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5042                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5042                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5042                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5042                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    263979378                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    263979378                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    263979378                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    263979378                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    263979378                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    263979378                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002422                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002422                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002002                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002002                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002002                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002002                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 52356.084490                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 52356.084490                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 52356.084490                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52356.084490                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 52356.084490                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52356.084490                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.966973                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088357551                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194269.256048                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.966973                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020780                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794819                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1384137                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1384137                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1384137                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1384137                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1384137                       # number of overall hits
system.cpu1.icache.overall_hits::total        1384137                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3713581                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3713581                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3713581                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3713581                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3713581                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3713581                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1384158                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1384158                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1384158                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1384158                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1384158                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1384158                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000015                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000015                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 176837.190476                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 176837.190476                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 176837.190476                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 176837.190476                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 176837.190476                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 176837.190476                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2695659                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2695659                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2695659                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2695659                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2695659                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2695659                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 207358.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 207358.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 207358.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 207358.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 207358.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 207358.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6617                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177790425                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6873                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25867.950677                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.170616                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.829384                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867854                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132146                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       954805                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         954805                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       631400                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        631400                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2042                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2042                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1494                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1494                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1586205                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1586205                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1586205                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1586205                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14262                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14262                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14262                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14262                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14262                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14262                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1030282508                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1030282508                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1030282508                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1030282508                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1030282508                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1030282508                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       969067                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       969067                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       631400                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       631400                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2042                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2042                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1494                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1494                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1600467                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1600467                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1600467                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1600467                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014717                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014717                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008911                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008911                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008911                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008911                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 72239.693451                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 72239.693451                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 72239.693451                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 72239.693451                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 72239.693451                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 72239.693451                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1764                       # number of writebacks
system.cpu1.dcache.writebacks::total             1764                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7645                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7645                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7645                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7645                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7645                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7645                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6617                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6617                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6617                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6617                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6617                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6617                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    369157353                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    369157353                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    369157353                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    369157353                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    369157353                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    369157353                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006828                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006828                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004134                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004134                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004134                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004134                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 55789.232734                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 55789.232734                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 55789.232734                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 55789.232734                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 55789.232734                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 55789.232734                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.958768                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086119174                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2345829.749460                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.958768                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022370                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741921                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1479490                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1479490                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1479490                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1479490                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1479490                       # number of overall hits
system.cpu2.icache.overall_hits::total        1479490                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2110898                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2110898                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2110898                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2110898                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2110898                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2110898                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1479506                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1479506                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1479506                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1479506                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1479506                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1479506                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 131931.125000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 131931.125000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 131931.125000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 131931.125000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 131931.125000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 131931.125000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1816287                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1816287                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1816287                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1816287                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1816287                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1816287                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 129734.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 129734.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 129734.785714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 129734.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 129734.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 129734.785714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3804                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166240522                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4060                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              40945.941379                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   219.357263                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    36.642737                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.856864                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.143136                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1004021                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1004021                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       676815                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        676815                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1622                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1622                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1622                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1622                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1680836                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1680836                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1680836                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1680836                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9896                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9896                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9896                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9896                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9896                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9896                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    526985755                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    526985755                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    526985755                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    526985755                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    526985755                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    526985755                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1013917                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1013917                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       676815                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       676815                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1690732                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1690732                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1690732                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1690732                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009760                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009760                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005853                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005853                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005853                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005853                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 53252.400465                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 53252.400465                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 53252.400465                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 53252.400465                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 53252.400465                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 53252.400465                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1004                       # number of writebacks
system.cpu2.dcache.writebacks::total             1004                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6092                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6092                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6092                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6092                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6092                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6092                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3804                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3804                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3804                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3804                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3804                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3804                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    104079396                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    104079396                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    104079396                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    104079396                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    104079396                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    104079396                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003752                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003752                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002250                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002250                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002250                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002250                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27360.514196                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27360.514196                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27360.514196                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27360.514196                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27360.514196                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27360.514196                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970193                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086636903                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190800.207661                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970193                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020786                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794824                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1583708                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1583708                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1583708                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1583708                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1583708                       # number of overall hits
system.cpu3.icache.overall_hits::total        1583708                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3107833                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3107833                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3107833                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3107833                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3107833                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3107833                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1583728                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1583728                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1583728                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1583728                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1583728                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1583728                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 155391.650000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 155391.650000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 155391.650000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 155391.650000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 155391.650000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 155391.650000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1966638                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1966638                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1966638                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1966638                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1966638                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1966638                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 151279.846154                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 151279.846154                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 151279.846154                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 151279.846154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 151279.846154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 151279.846154                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4912                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170742821                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5168                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              33038.471556                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.415083                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.584917                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884434                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115566                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       982218                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         982218                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       676193                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        676193                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1661                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1661                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1570                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1570                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1658411                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1658411                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1658411                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1658411                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12437                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12437                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          321                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          321                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12758                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12758                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12758                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12758                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    694078984                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    694078984                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     41758826                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     41758826                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    735837810                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    735837810                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    735837810                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    735837810                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       994655                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       994655                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       676514                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       676514                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1570                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1570                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1671169                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1671169                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1671169                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1671169                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012504                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012504                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000474                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000474                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007634                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007634                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007634                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007634                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 55807.588968                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 55807.588968                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 130089.800623                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 130089.800623                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 57676.580185                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 57676.580185                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 57676.580185                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 57676.580185                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       120043                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 60021.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2388                       # number of writebacks
system.cpu3.dcache.writebacks::total             2388                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7525                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7525                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          321                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          321                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         7846                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         7846                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         7846                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         7846                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4912                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4912                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4912                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4912                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4912                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4912                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    164858353                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    164858353                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    164858353                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    164858353                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    164858353                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    164858353                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004938                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004938                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002939                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002939                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002939                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002939                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 33562.368282                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 33562.368282                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 33562.368282                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 33562.368282                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 33562.368282                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 33562.368282                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
