

================================================================
== Vitis HLS Report for 'bfs'
================================================================
* Date:           Tue Jan 16 01:27:14 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        bfs_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.418 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_queue       |        ?|        ?|         ?|          -|          -|  1 ~ 256|        no|
        | + loop_neighbors  |        ?|        ?|         5|          3|          1|        ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 10 5 
5 --> 6 
6 --> 7 
7 --> 10 8 
8 --> 9 
9 --> 5 
10 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%q_in = alloca i32 1"   --->   Operation 11 'alloca' 'q_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%starting_node_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %starting_node"   --->   Operation 12 'read' 'starting_node_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = trunc i64 %starting_node_read"   --->   Operation 13 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 14 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %nodes, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %nodes"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %edges, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %edges"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %starting_node"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %starting_node, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %level, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %level"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %level_counts, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %level_counts"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %checkdata, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %checkdata"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %hercules_buffer_size"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hercules_buffer_size, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %checkdata"   --->   Operation 29 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%queue = alloca i64 1" [bfs.c:37]   --->   Operation 30 'alloca' 'queue' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%level_addr = getelementptr i8 %level, i64 0, i64 %starting_node_read" [bfs.c:53]   --->   Operation 31 'getelementptr' 'level_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.23ns)   --->   "%store_ln53 = store i8 0, i8 %level_addr" [bfs.c:53]   --->   Operation 32 'store' 'store_ln53' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%level_counts_addr = getelementptr i64 %level_counts, i64 0, i64 0" [bfs.c:54]   --->   Operation 33 'getelementptr' 'level_counts_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.67ns)   --->   "%store_ln54 = store i64 1, i4 %level_counts_addr" [bfs.c:54]   --->   Operation 34 'store' 'store_ln54' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%queue_addr = getelementptr i32 %queue, i64 0, i64 0" [bfs.c:55]   --->   Operation 35 'getelementptr' 'queue_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.23ns)   --->   "%store_ln55 = store i32 %empty, i8 %queue_addr" [bfs.c:55]   --->   Operation 36 'store' 'store_ln55' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln57 = store i64 2, i64 %q_in" [bfs.c:57]   --->   Operation 37 'store' 'store_ln57' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%br_ln57 = br void" [bfs.c:57]   --->   Operation 38 'br' 'br_ln57' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%dummy = phi i9 0, void, i9 %dummy_1, void %._crit_edge"   --->   Operation 39 'phi' 'dummy' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%q_out = phi i8 0, void, i8 %q_out_1, void %._crit_edge"   --->   Operation 40 'phi' 'q_out' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %dummy, i32 8" [bfs.c:57]   --->   Operation 41 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 256, i64 128"   --->   Operation 42 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.77ns)   --->   "%dummy_1 = add i9 %dummy, i9 1" [bfs.c:57]   --->   Operation 43 'add' 'dummy_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp, void %.split2, void %.loopexit" [bfs.c:57]   --->   Operation 44 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%q_in_load = load i64 %q_in" [bfs.c:58]   --->   Operation 45 'load' 'q_in_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i8 %q_out" [bfs.c:57]   --->   Operation 46 'zext' 'zext_ln57' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i8 %q_out" [bfs.c:57]   --->   Operation 47 'zext' 'zext_ln57_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [bfs.c:38]   --->   Operation 48 'specloopname' 'specloopname_ln38' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.13ns)   --->   "%icmp_ln58 = icmp_ugt  i64 %q_in_load, i64 %zext_ln57" [bfs.c:58]   --->   Operation 49 'icmp' 'icmp_ln58' <Predicate = (!tmp)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void, void" [bfs.c:58]   --->   Operation 50 'br' 'br_ln58' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.13ns)   --->   "%icmp_ln58_2 = icmp_eq  i64 %q_in_load, i64 0" [bfs.c:58]   --->   Operation 51 'icmp' 'icmp_ln58_2' <Predicate = (!tmp & !icmp_ln58)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.84ns)   --->   "%icmp_ln58_3 = icmp_eq  i8 %q_out, i8 255" [bfs.c:58]   --->   Operation 52 'icmp' 'icmp_ln58_3' <Predicate = (!tmp & !icmp_ln58)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.28ns)   --->   "%and_ln58 = and i1 %icmp_ln58_2, i1 %icmp_ln58_3" [bfs.c:58]   --->   Operation 53 'and' 'and_ln58' <Predicate = (!tmp & !icmp_ln58)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %and_ln58, void %._crit_edge3, void %.loopexit" [bfs.c:58]   --->   Operation 54 'br' 'br_ln58' <Predicate = (!tmp & !icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.76ns)   --->   "%add_ln58 = add i9 %zext_ln57_1, i9 1" [bfs.c:58]   --->   Operation 55 'add' 'add_ln58' <Predicate = (!tmp & icmp_ln58)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i9 %add_ln58" [bfs.c:58]   --->   Operation 56 'zext' 'zext_ln58' <Predicate = (!tmp & icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.13ns)   --->   "%icmp_ln58_1 = icmp_eq  i64 %q_in_load, i64 %zext_ln58" [bfs.c:58]   --->   Operation 57 'icmp' 'icmp_ln58_1' <Predicate = (!tmp & icmp_ln58)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58_1, void %._crit_edge3, void %.loopexit" [bfs.c:58]   --->   Operation 58 'br' 'br_ln58' <Predicate = (!tmp & icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%queue_addr_1 = getelementptr i32 %queue, i64 0, i64 %zext_ln57" [bfs.c:60]   --->   Operation 59 'getelementptr' 'queue_addr_1' <Predicate = (!tmp & icmp_ln58 & !icmp_ln58_1) | (!tmp & !icmp_ln58 & !and_ln58)> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (1.23ns)   --->   "%n = load i8 %queue_addr_1" [bfs.c:71]   --->   Operation 60 'load' 'n' <Predicate = (!tmp & icmp_ln58 & !icmp_ln58_1) | (!tmp & !icmp_ln58 & !and_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 61 [1/1] (0.76ns)   --->   "%q_out_1 = add i8 %q_out, i8 1" [bfs.c:74]   --->   Operation 61 'add' 'q_out_1' <Predicate = (!tmp & icmp_ln58 & !icmp_ln58_1) | (!tmp & !icmp_ln58 & !and_ln58)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%global_time_1_load = load i32 %global_time_1" [bfs.c:142]   --->   Operation 62 'load' 'global_time_1_load' <Predicate = (icmp_ln58 & icmp_ln58_1) | (!icmp_ln58 & and_ln58) | (tmp)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln142 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %hercules_buffer_size, i32 %global_time_1_load" [bfs.c:142]   --->   Operation 63 'write' 'write_ln142' <Predicate = (icmp_ln58 & icmp_ln58_1) | (!icmp_ln58 & and_ln58) | (tmp)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln143 = ret" [bfs.c:143]   --->   Operation 64 'ret' 'ret_ln143' <Predicate = (icmp_ln58 & icmp_ln58_1) | (!icmp_ln58 & and_ln58) | (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 65 [1/2] (1.23ns)   --->   "%n = load i8 %queue_addr_1" [bfs.c:71]   --->   Operation 65 'load' 'n' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i32 %n" [bfs.c:40]   --->   Operation 66 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%nodes_addr = getelementptr i128 %nodes, i64 0, i64 %zext_ln40" [bfs.c:86]   --->   Operation 67 'getelementptr' 'nodes_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (1.23ns)   --->   "%nodes_load = load i8 %nodes_addr" [bfs.c:86]   --->   Operation 68 'load' 'nodes_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i32 %n" [bfs.c:87]   --->   Operation 69 'trunc' 'trunc_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i8 %trunc_ln87" [bfs.c:87]   --->   Operation 70 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%nodes_addr_1 = getelementptr i128 %nodes, i64 0, i64 %zext_ln87" [bfs.c:87]   --->   Operation 71 'getelementptr' 'nodes_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (1.23ns)   --->   "%nodes_load_1 = load i8 %nodes_addr_1" [bfs.c:87]   --->   Operation 72 'load' 'nodes_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 2.36>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%global_time_1_load_1 = load i32 %global_time_1" [../../common/hercules.c:9]   --->   Operation 73 'load' 'global_time_1_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i32 %global_time_1_load_1" [../../common/hercules.c:9]   --->   Operation 74 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%checkdata_addr = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9" [../../common/hercules.c:9]   --->   Operation 75 'getelementptr' 'checkdata_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i64, i32 %global_time_1_load_1, i32 %n, i64 0" [../../common/hercules.c:12]   --->   Operation 76 'bitconcatenate' 'tmp2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%or_ln12 = or i128 %tmp2, i128 14" [../../common/hercules.c:12]   --->   Operation 77 'or' 'or_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr, i128 %or_ln12, i16 65535" [../../common/hercules.c:12]   --->   Operation 78 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_4 : Operation 79 [1/1] (1.01ns)   --->   "%add_ln13 = add i32 %global_time_1_load_1, i32 1" [../../common/hercules.c:13]   --->   Operation 79 'add' 'add_ln13' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln13 = store i32 %add_ln13, i32 %global_time_1" [../../common/hercules.c:13]   --->   Operation 80 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 81 [1/2] (1.23ns)   --->   "%nodes_load = load i8 %nodes_addr" [bfs.c:86]   --->   Operation 81 'load' 'nodes_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_begin = trunc i128 %nodes_load" [bfs.c:86]   --->   Operation 82 'trunc' 'tmp_begin' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/2] (1.23ns)   --->   "%nodes_load_1 = load i8 %nodes_addr_1" [bfs.c:87]   --->   Operation 83 'load' 'nodes_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_end = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %nodes_load_1, i32 64, i32 127" [bfs.c:87]   --->   Operation 84 'partselect' 'tmp_end' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.13ns)   --->   "%icmp_ln88 = icmp_ult  i64 %tmp_begin, i64 %tmp_end" [bfs.c:88]   --->   Operation 85 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %._crit_edge, void %.lr.ph.preheader" [bfs.c:88]   --->   Operation 86 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%level_addr_1 = getelementptr i8 %level, i64 0, i64 %zext_ln40" [bfs.c:103]   --->   Operation 87 'getelementptr' 'level_addr_1' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.42ns)   --->   "%br_ln88 = br void %.lr.ph" [bfs.c:88]   --->   Operation 88 'br' 'br_ln88' <Predicate = (icmp_ln88)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%e_1 = phi i64 %e_2, void %.split._crit_edge, i64 %tmp_begin, void %.lr.ph.preheader"   --->   Operation 89 'phi' 'e_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (1.13ns)   --->   "%icmp_ln88_1 = icmp_eq  i64 %e_1, i64 %tmp_end" [bfs.c:88]   --->   Operation 90 'icmp' 'icmp_ln88_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %.split, void %._crit_edge.loopexit" [bfs.c:88]   --->   Operation 91 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%edges_addr = getelementptr i64 %edges, i64 0, i64 %e_1" [bfs.c:89]   --->   Operation 92 'getelementptr' 'edges_addr' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_5 : Operation 93 [2/2] (1.23ns)   --->   "%tmp_dst = load i12 %edges_addr" [bfs.c:89]   --->   Operation 93 'load' 'tmp_dst' <Predicate = (!icmp_ln88_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 2.47>
ST_6 : Operation 94 [1/2] (1.23ns)   --->   "%tmp_dst = load i12 %edges_addr" [bfs.c:89]   --->   Operation 94 'load' 'tmp_dst' <Predicate = (!icmp_ln88_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i64 %tmp_dst" [bfs.c:89]   --->   Operation 95 'trunc' 'trunc_ln89' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%level_addr_2 = getelementptr i8 %level, i64 0, i64 %tmp_dst" [bfs.c:95]   --->   Operation 96 'getelementptr' 'level_addr_2' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_6 : Operation 97 [2/2] (1.23ns)   --->   "%tmp_level = load i8 %level_addr_2" [bfs.c:95]   --->   Operation 97 'load' 'tmp_level' <Predicate = (!icmp_ln88_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 7 <SV = 6> <Delay = 3.32>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%empty_14 = phi i32 %empty_15, void %.split._crit_edge, i32 %add_ln13, void %.lr.ph.preheader" [../../common/hercules.c:13]   --->   Operation 98 'phi' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%q_in_load_1 = load i64 %q_in" [bfs.c:88]   --->   Operation 99 'load' 'q_in_load_1' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i64 %q_in_load_1" [bfs.c:88]   --->   Operation 100 'trunc' 'trunc_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i32 %empty_14" [../../common/hercules.c:9]   --->   Operation 101 'zext' 'zext_ln9_1' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%checkdata_addr_1 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9_1" [../../common/hercules.c:9]   --->   Operation 102 'getelementptr' 'checkdata_addr_1' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%tmp6 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i64, i32 %empty_14, i32 %trunc_ln89, i64 0" [../../common/hercules.c:12]   --->   Operation 103 'bitconcatenate' 'tmp6' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln12_1 = or i128 %tmp6, i128 11" [../../common/hercules.c:12]   --->   Operation 104 'or' 'or_ln12_1' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_1, i128 %or_ln12_1, i16 65535" [../../common/hercules.c:12]   --->   Operation 105 'store' 'store_ln12' <Predicate = (!icmp_ln88_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_7 : Operation 106 [1/1] (1.01ns)   --->   "%add_ln13_1 = add i32 %empty_14, i32 1" [../../common/hercules.c:13]   --->   Operation 106 'add' 'add_ln13_1' <Predicate = (!icmp_ln88_1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/2] (1.23ns)   --->   "%tmp_level = load i8 %level_addr_2" [bfs.c:95]   --->   Operation 107 'load' 'tmp_level' <Predicate = (!icmp_ln88_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln9_2 = zext i32 %add_ln13_1" [../../common/hercules.c:9]   --->   Operation 108 'zext' 'zext_ln9_2' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%checkdata_addr_2 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9_2" [../../common/hercules.c:9]   --->   Operation 109 'getelementptr' 'checkdata_addr_2' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i8 %tmp_level" [../../common/hercules.c:11]   --->   Operation 110 'sext' 'sext_ln11' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%tmp7 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i64, i32 %add_ln13_1, i32 %sext_ln11, i64 0" [../../common/hercules.c:12]   --->   Operation 111 'bitconcatenate' 'tmp7' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln12_2 = or i128 %tmp7, i128 10" [../../common/hercules.c:12]   --->   Operation 112 'or' 'or_ln12_2' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_2, i128 %or_ln12_2, i16 65535" [../../common/hercules.c:12]   --->   Operation 113 'store' 'store_ln12' <Predicate = (!icmp_ln88_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_7 : Operation 114 [1/1] (0.84ns)   --->   "%icmp_ln101 = icmp_eq  i8 %tmp_level, i8 127" [bfs.c:101]   --->   Operation 114 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln88_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [2/2] (1.23ns)   --->   "%level_load = load i8 %level_addr_1" [bfs.c:103]   --->   Operation 115 'load' 'level_load' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_7 : Operation 116 [1/1] (1.13ns)   --->   "%icmp_ln123 = icmp_eq  i64 %q_in_load_1, i64 0" [bfs.c:123]   --->   Operation 116 'icmp' 'icmp_ln123' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.76ns)   --->   "%add_ln123 = add i8 %trunc_ln88, i8 255" [bfs.c:123]   --->   Operation 117 'add' 'add_ln123' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.39ns)   --->   "%select_ln123 = select i1 %icmp_ln123, i8 255, i8 %add_ln123" [bfs.c:123]   --->   Operation 118 'select' 'select_ln123' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i8 %select_ln123" [bfs.c:123]   --->   Operation 119 'zext' 'zext_ln123' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%queue_addr_2 = getelementptr i32 %queue, i64 0, i64 %zext_ln123" [bfs.c:123]   --->   Operation 120 'getelementptr' 'queue_addr_2' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (1.23ns)   --->   "%store_ln123 = store i32 %trunc_ln89, i8 %queue_addr_2" [bfs.c:123]   --->   Operation 121 'store' 'store_ln123' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 122 [1/1] (0.76ns)   --->   "%q_in_1 = add i8 %trunc_ln88, i8 1" [bfs.c:123]   --->   Operation 122 'add' 'q_in_1' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i8 %q_in_1" [bfs.c:38]   --->   Operation 123 'zext' 'zext_ln38' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.42ns)   --->   "%store_ln124 = store i64 %zext_ln38, i64 %q_in" [bfs.c:124]   --->   Operation 124 'store' 'store_ln124' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.42>
ST_7 : Operation 125 [1/1] (1.08ns)   --->   "%e_2 = add i64 %e_1, i64 1" [bfs.c:88]   --->   Operation 125 'add' 'e_2' <Predicate = (!icmp_ln88_1)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.41>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [bfs.c:38]   --->   Operation 126 'specpipeline' 'specpipeline_ln38' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [bfs.c:38]   --->   Operation 127 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (1.01ns)   --->   "%add_ln13_2 = add i32 %empty_14, i32 2" [../../common/hercules.c:13]   --->   Operation 128 'add' 'add_ln13_2' <Predicate = (!icmp_ln88_1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.42ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %.split._crit_edge, void" [bfs.c:101]   --->   Operation 129 'br' 'br_ln101' <Predicate = (!icmp_ln88_1)> <Delay = 0.42>
ST_8 : Operation 130 [1/2] (1.23ns)   --->   "%level_load = load i8 %level_addr_1" [bfs.c:103]   --->   Operation 130 'load' 'level_load' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_8 : Operation 131 [1/1] (0.76ns)   --->   "%tmp_level_1 = add i8 %level_load, i8 1" [bfs.c:103]   --->   Operation 131 'add' 'tmp_level_1' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (1.23ns)   --->   "%store_ln104 = store i8 %tmp_level_1, i8 %level_addr_2" [bfs.c:104]   --->   Operation 132 'store' 'store_ln104' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln9_3 = zext i32 %add_ln13_2" [../../common/hercules.c:9]   --->   Operation 133 'zext' 'zext_ln9_3' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%checkdata_addr_3 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9_3" [../../common/hercules.c:9]   --->   Operation 134 'getelementptr' 'checkdata_addr_3' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_level_1, i32 7" [../../common/hercules.c:12]   --->   Operation 135 'bitselect' 'tmp_1' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.17ns)   --->   "%select_ln12 = select i1 %tmp_1, i24 16777215, i24 0" [../../common/hercules.c:12]   --->   Operation 136 'select' 'select_ln12' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%tmp3 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i24.i8.i32.i32, i32 %add_ln13_2, i24 %select_ln12, i8 %tmp_level_1, i32 %trunc_ln89, i32 0" [../../common/hercules.c:12]   --->   Operation 137 'bitconcatenate' 'tmp3' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%or_ln12_3 = or i128 %tmp3, i128 12" [../../common/hercules.c:12]   --->   Operation 138 'or' 'or_ln12_3' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_3, i128 %or_ln12_3, i16 65535" [../../common/hercules.c:12]   --->   Operation 139 'store' 'store_ln12' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_8 : Operation 140 [1/1] (1.01ns)   --->   "%add_ln13_3 = add i32 %empty_14, i32 3" [../../common/hercules.c:13]   --->   Operation 140 'add' 'add_ln13_3' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i8 %tmp_level_1" [bfs.c:117]   --->   Operation 141 'zext' 'zext_ln117' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%level_counts_addr_1 = getelementptr i64 %level_counts, i64 0, i64 %zext_ln117" [bfs.c:117]   --->   Operation 142 'getelementptr' 'level_counts_addr_1' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_8 : Operation 143 [2/2] (0.67ns)   --->   "%level_counts_load = load i4 %level_counts_addr_1" [bfs.c:117]   --->   Operation 143 'load' 'level_counts_load' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_8 : Operation 144 [1/1] (1.01ns)   --->   "%add_ln13_4 = add i32 %empty_14, i32 4" [../../common/hercules.c:13]   --->   Operation 144 'add' 'add_ln13_4' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 145 [1/1] (0.42ns)   --->   "%br_ln124 = br void %.split._crit_edge" [bfs.c:124]   --->   Operation 145 'br' 'br_ln124' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.42>

State 9 <SV = 8> <Delay = 2.93>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln11_1 = sext i8 %tmp_level_1" [../../common/hercules.c:11]   --->   Operation 146 'sext' 'sext_ln11_1' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_9 : Operation 147 [1/2] (0.67ns)   --->   "%level_counts_load = load i4 %level_counts_addr_1" [bfs.c:117]   --->   Operation 147 'load' 'level_counts_load' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i64 %level_counts_load" [bfs.c:117]   --->   Operation 148 'trunc' 'trunc_ln117' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (1.08ns)   --->   "%add_ln117 = add i64 %level_counts_load, i64 1" [bfs.c:117]   --->   Operation 149 'add' 'add_ln117' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (0.67ns)   --->   "%store_ln117 = store i64 %add_ln117, i4 %level_counts_addr_1" [bfs.c:117]   --->   Operation 150 'store' 'store_ln117' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_9 : Operation 151 [1/1] (1.01ns)   --->   "%add_ln120 = add i32 %trunc_ln117, i32 1" [bfs.c:120]   --->   Operation 151 'add' 'add_ln120' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln9_4 = zext i32 %add_ln13_3" [../../common/hercules.c:9]   --->   Operation 152 'zext' 'zext_ln9_4' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%checkdata_addr_4 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9_4" [../../common/hercules.c:9]   --->   Operation 153 'getelementptr' 'checkdata_addr_4' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%tmp4 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln13_3, i32 %add_ln120, i32 %sext_ln11_1, i32 0" [../../common/hercules.c:12]   --->   Operation 154 'bitconcatenate' 'tmp4' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%or_ln12_4 = or i128 %tmp4, i128 13" [../../common/hercules.c:12]   --->   Operation 155 'or' 'or_ln12_4' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_4, i128 %or_ln12_4, i16 65535" [../../common/hercules.c:12]   --->   Operation 156 'store' 'store_ln12' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%empty_15 = phi i32 %add_ln13_4, void, i32 %add_ln13_2, void %.split" [../../common/hercules.c:13]   --->   Operation 157 'phi' 'empty_15' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 158 'br' 'br_ln0' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 0.42>
ST_10 : Operation 159 [1/1] (0.42ns)   --->   "%store_ln13 = store i32 %empty_14, i32 %global_time_1" [../../common/hercules.c:13]   --->   Operation 159 'store' 'store_ln13' <Predicate = (icmp_ln88)> <Delay = 0.42>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln57 = br void %._crit_edge" [bfs.c:57]   --->   Operation 160 'br' 'br_ln57' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 161 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	wire read on port 'starting_node' [11]  (0 ns)
	'getelementptr' operation ('level_addr', bfs.c:53) [30]  (0 ns)
	'store' operation ('store_ln53', bfs.c:53) of constant 0 on array 'level' [31]  (1.24 ns)

 <State 2>: 2.18ns
The critical path consists of the following:
	'phi' operation ('q_out') with incoming values : ('q_out', bfs.c:74) [40]  (0 ns)
	'add' operation ('add_ln58', bfs.c:58) [58]  (0.765 ns)
	'icmp' operation ('icmp_ln58_1', bfs.c:58) [60]  (1.13 ns)
	blocking operation 0.287 ns on control path)

 <State 3>: 2.47ns
The critical path consists of the following:
	'load' operation ('n', bfs.c:71) on array 'queue', bfs.c:37 [64]  (1.24 ns)
	'getelementptr' operation ('nodes_addr', bfs.c:86) [75]  (0 ns)
	'load' operation ('nodes_load', bfs.c:86) on array 'nodes' [76]  (1.24 ns)

 <State 4>: 2.37ns
The critical path consists of the following:
	'load' operation ('nodes_load', bfs.c:86) on array 'nodes' [76]  (1.24 ns)
	'icmp' operation ('icmp_ln88', bfs.c:88) [83]  (1.13 ns)

 <State 5>: 1.24ns
The critical path consists of the following:
	'phi' operation ('e') with incoming values : ('tmp_begin', bfs.c:86) ('e', bfs.c:88) [90]  (0 ns)
	'getelementptr' operation ('edges_addr', bfs.c:89) [98]  (0 ns)
	'load' operation ('tmp_dst', bfs.c:89) on array 'edges' [99]  (1.24 ns)

 <State 6>: 2.47ns
The critical path consists of the following:
	'load' operation ('tmp_dst', bfs.c:89) on array 'edges' [99]  (1.24 ns)
	'getelementptr' operation ('level_addr_2', bfs.c:95) [107]  (0 ns)
	'load' operation ('tmp_level', bfs.c:95) on array 'level' [108]  (1.24 ns)

 <State 7>: 3.32ns
The critical path consists of the following:
	'load' operation ('q_in_load_1', bfs.c:88) on local variable 'q_in' [94]  (0 ns)
	'icmp' operation ('icmp_ln123', bfs.c:123) [144]  (1.13 ns)
	'select' operation ('select_ln123', bfs.c:123) [146]  (0.393 ns)
	'getelementptr' operation ('queue_addr_2', bfs.c:123) [148]  (0 ns)
	'store' operation ('store_ln123', bfs.c:123) of variable 'data_in', bfs.c:89 on array 'queue', bfs.c:37 [149]  (1.24 ns)
	blocking operation 0.563 ns on control path)

 <State 8>: 3.42ns
The critical path consists of the following:
	'load' operation ('level_load', bfs.c:103) on array 'level' [119]  (1.24 ns)
	'add' operation ('tmp_level', bfs.c:103) [120]  (0.765 ns)
	'select' operation ('select_ln12', ../../common/hercules.c:12) [126]  (0.179 ns)
	'or' operation ('or_ln12_3', ../../common/hercules.c:12) [128]  (0 ns)
	'store' operation ('store_ln12', ../../common/hercules.c:12) of constant <constant:_ssdm_op_Write.bram.i128> on array 'checkdata' [129]  (1.24 ns)

 <State 9>: 2.93ns
The critical path consists of the following:
	'load' operation ('level_counts_load', bfs.c:117) on array 'level_counts' [133]  (0.677 ns)
	'add' operation ('data_in', bfs.c:120) [137]  (1.02 ns)
	'or' operation ('or_ln12_4', ../../common/hercules.c:12) [141]  (0 ns)
	'store' operation ('store_ln12', ../../common/hercules.c:12) of constant <constant:_ssdm_op_Write.bram.i128> on array 'checkdata' [142]  (1.24 ns)

 <State 10>: 0.427ns
The critical path consists of the following:
	'store' operation ('store_ln13', ../../common/hercules.c:13) of variable 'empty_14', ../../common/hercules.c:13 on static variable 'global_time_1' [159]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
