// Seed: 1484640678
module module_0;
  assign id_1 = id_1;
  wire id_2;
  wire id_3;
  assign id_2 = id_3;
  final begin : LABEL_0
    id_1 <= id_1;
  end
  assign module_3.id_12 = 0;
endmodule
macromodule module_1 (
    input wand  id_0,
    input uwire id_1
);
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  module_0 modCall_1 ();
  wire id_5;
  xnor primCall (id_1, id_2, id_3, id_4);
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always
  fork
  join
  wire id_14 = id_6;
  module_0 modCall_1 ();
  always #0 id_14 = id_4;
  wire id_15;
  assign id_13[1] = 1;
  wire id_16 = 1 & id_12;
  assign id_13[1] = 1;
  id_17(
      1, id_12
  );
endmodule
