# Compile of ALU.vhd was successful.
# Compile of controlSignals.vhd was successful.
# Compile of controlUnitCustomArch.vhd failed with 3 errors.
# Compile of controlUnitTraditionalArch.vhd was successful.
# Compile of data_memory.vhd was successful.
# Compile of decoder.vhd failed with 1 errors.
# Compile of DFFF.vhd was successful.
# Compile of fetch_unit.vhd failed with 1 errors.
# Compile of flagregister.vhd failed with 2 errors.
# Compile of instruction_memory.vhd was successful.
# Compile of mux2x1.vhd was successful.
# Compile of piplinereg.vhd failed with 2 errors.
# Compile of register_32bit.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of sign_extension.vhd was successful.
# 15 compiles, 5 failed with 9 errors.
# Compile of ALU.vhd was successful.
# Compile of controlSignals.vhd was successful.
# Compile of controlUnitCustomArch.vhd was successful.
# Compile of controlUnitTraditionalArch.vhd was successful.
# Compile of data_memory.vhd was successful.
# Compile of decoder.vhd failed with 1 errors.
# Compile of DFFF.vhd was successful.
# Compile of fetch_unit.vhd failed with 1 errors.
# Compile of flagregister.vhd failed with 2 errors.
# Compile of instruction_memory.vhd was successful.
# Compile of mux2x1.vhd was successful.
# Compile of piplinereg.vhd failed with 2 errors.
# Compile of register_32bit.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of sign_extension.vhd was successful.
# 15 compiles, 4 failed with 6 errors.
# Compile of ALU.vhd was successful.
# Compile of controlSignals.vhd was successful.
# Compile of controlUnitCustomArch.vhd was successful.
# Compile of controlUnitTraditionalArch.vhd was successful.
# Compile of data_memory.vhd was successful.
# Compile of decoder.vhd failed with 7 errors.
# Compile of DFFF.vhd was successful.
# Compile of fetch_unit.vhd failed with 1 errors.
# Compile of flagregister.vhd failed with 2 errors.
# Compile of instruction_memory.vhd was successful.
# Compile of mux2x1.vhd was successful.
# Compile of piplinereg.vhd failed with 2 errors.
# Compile of register_32bit.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of sign_extension.vhd was successful.
# 15 compiles, 4 failed with 12 errors.
# Compile of ALU.vhd was successful.
# Compile of controlSignals.vhd was successful.
# Compile of controlUnitCustomArch.vhd was successful.
# Compile of controlUnitTraditionalArch.vhd was successful.
# Compile of data_memory.vhd was successful.
# Compile of decoder.vhd failed with 7 errors.
# Compile of DFFF.vhd was successful.
# Compile of fetch_unit.vhd failed with 1 errors.
# Compile of flagregister.vhd failed with 2 errors.
# Compile of instruction_memory.vhd was successful.
# Compile of mux2x1.vhd was successful.
# Compile of piplinereg.vhd failed with 2 errors.
# Compile of register_32bit.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of sign_extension.vhd was successful.
# 15 compiles, 4 failed with 12 errors.
# Compile of ALU.vhd was successful.
# Compile of controlSignals.vhd was successful.
# Compile of controlUnitCustomArch.vhd was successful.
# Compile of controlUnitTraditionalArch.vhd was successful.
# Compile of data_memory.vhd was successful.
# Compile of decoder.vhd failed with 4 errors.
# Compile of DFFF.vhd was successful.
# Compile of fetch_unit.vhd failed with 1 errors.
# Compile of flagregister.vhd failed with 2 errors.
# Compile of instruction_memory.vhd was successful.
# Compile of mux2x1.vhd was successful.
# Compile of piplinereg.vhd failed with 2 errors.
# Compile of register_32bit.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of sign_extension.vhd was successful.
# 15 compiles, 4 failed with 9 errors.
# Compile of ALU.vhd was successful.
# Compile of controlSignals.vhd was successful.
# Compile of controlUnitCustomArch.vhd was successful.
# Compile of controlUnitTraditionalArch.vhd was successful.
# Compile of data_memory.vhd was successful.
# Compile of decoder.vhd failed with 2 errors.
# Compile of DFFF.vhd was successful.
# Compile of fetch_unit.vhd failed with 1 errors.
# Compile of flagregister.vhd failed with 2 errors.
# Compile of instruction_memory.vhd was successful.
# Compile of mux2x1.vhd was successful.
# Compile of piplinereg.vhd failed with 2 errors.
# Compile of register_32bit.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of sign_extension.vhd was successful.
# 15 compiles, 4 failed with 7 errors.
# Compile of ALU.vhd was successful.
# Compile of controlSignals.vhd was successful.
# Compile of controlUnitCustomArch.vhd was successful.
# Compile of controlUnitTraditionalArch.vhd was successful.
# Compile of data_memory.vhd was successful.
# Compile of decoder.vhd failed with 1 errors.
# Compile of DFFF.vhd was successful.
# Compile of fetch_unit.vhd failed with 1 errors.
# Compile of flagregister.vhd failed with 2 errors.
# Compile of instruction_memory.vhd was successful.
# Compile of mux2x1.vhd was successful.
# Compile of piplinereg.vhd failed with 2 errors.
# Compile of register_32bit.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of sign_extension.vhd was successful.
# 15 compiles, 4 failed with 6 errors.
# Compile of ALU.vhd was successful.
# Compile of controlSignals.vhd was successful.
# Compile of controlUnitCustomArch.vhd was successful.
# Compile of controlUnitTraditionalArch.vhd was successful.
# Compile of data_memory.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of DFFF.vhd was successful.
# Compile of fetch_unit.vhd failed with 1 errors.
# Compile of flagregister.vhd failed with 2 errors.
# Compile of instruction_memory.vhd was successful.
# Compile of mux2x1.vhd was successful.
# Compile of piplinereg.vhd failed with 2 errors.
# Compile of register_32bit.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of sign_extension.vhd was successful.
# 15 compiles, 3 failed with 5 errors.
# Compile of ALU.vhd was successful.
# Compile of controlSignals.vhd was successful.
# Compile of controlUnitCustomArch.vhd was successful.
# Compile of controlUnitTraditionalArch.vhd was successful.
# Compile of data_memory.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of DFFF.vhd was successful.
# Compile of flagregister.vhd was successful.
# Compile of instruction_memory.vhd was successful.
# Compile of mux2x1.vhd was successful.
# Compile of piplinereg.vhd failed with 2 errors.
# Compile of register_32bit.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of sign_extension.vhd was successful.
# 14 compiles, 1 failed with 2 errors.
# Compile of ALU.vhd was successful.
# Compile of controlSignals.vhd was successful.
# Compile of controlUnitCustomArch.vhd was successful.
# Compile of controlUnitTraditionalArch.vhd was successful.
# Compile of data_memory.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of DFFF.vhd was successful.
# Compile of flagregister.vhd was successful.
# Compile of instruction_memory.vhd was successful.
# Compile of mux2x1.vhd was successful.
# Compile of piplinereg.vhd was successful.
# Compile of register_32bit.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of sign_extension.vhd was successful.
# 14 compiles, 0 failed with no errors.
# Compile of ALU.vhd was successful.
# Compile of controlSignals.vhd was successful.
# Compile of controlUnitCustomArch.vhd was successful.
# Compile of controlUnitTraditionalArch.vhd was successful.
# Compile of data_memory.vhd was successful.
# Compile of decoder.vhd failed with 2 errors.
# Compile of DFFF.vhd was successful.
# Compile of flagregister.vhd was successful.
# Compile of instruction_memory.vhd was successful.
# Compile of mux2x1.vhd was successful.
# Compile of piplinereg.vhd was successful.
# Compile of register_32bit.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of sign_extension.vhd was successful.
# 14 compiles, 1 failed with 2 errors.
# Compile of ALU.vhd was successful.
# Compile of controlSignals.vhd was successful.
# Compile of controlUnitCustomArch.vhd was successful.
# Compile of controlUnitTraditionalArch.vhd was successful.
# Compile of data_memory.vhd was successful.
# Compile of decoder.vhd failed with 1 errors.
# Compile of DFFF.vhd was successful.
# Compile of flagregister.vhd was successful.
# Compile of instruction_memory.vhd was successful.
# Compile of mux2x1.vhd was successful.
# Compile of piplinereg.vhd was successful.
# Compile of register_32bit.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of sign_extension.vhd was successful.
# 14 compiles, 1 failed with 1 error.
# Compile of ALU.vhd was successful.
# Compile of controlSignals.vhd was successful.
# Compile of controlUnitCustomArch.vhd was successful.
# Compile of controlUnitTraditionalArch.vhd was successful.
# Compile of data_memory.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of DFFF.vhd was successful.
# Compile of flagregister.vhd was successful.
# Compile of instruction_memory.vhd was successful.
# Compile of mux2x1.vhd was successful.
# Compile of piplinereg.vhd was successful.
# Compile of register_32bit.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of sign_extension.vhd was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.decoder
# vsim -gui work.decoder 
# Start time: 14:54:51 on Dec 03,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decoder(decodearch)
# ** Warning: (vsim-3473) Component instance "r : regFile" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /decoder File: E:/Collage/Arch/Project/Architecture_Project/decoder.vhd
# ** Warning: (vsim-3473) Component instance "m : mux2x1" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /decoder File: E:/Collage/Arch/Project/Architecture_Project/decoder.vhd
# Loading work.controlunit(controlunittraditionalarch)
# ** Fatal: (vsim-3348) Port length (5) does not match actual length (7) for port "/decoder/c/opcode".
#    Time: 0 ps  Iteration: 0  Instance: /decoder/c File: E:/Collage/Arch/Project/Architecture_Project/controlUnitTraditionalArch.vhd Line: 7
# FATAL ERROR while loading design
# Error loading design
# End time: 14:54:51 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 21
# Compile of ALU.vhd was successful.
# Compile of controlSignals.vhd was successful.
# Compile of controlUnitCustomArch.vhd was successful.
# Compile of controlUnitTraditionalArch.vhd was successful.
# Compile of data_memory.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of DFFF.vhd was successful.
# Compile of flagregister.vhd was successful.
# Compile of instruction_memory.vhd was successful.
# Compile of mux2x1.vhd was successful.
# Compile of piplinereg.vhd was successful.
# Compile of register_32bit.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of sign_extension.vhd was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.decoder
# vsim -gui work.decoder 
# Start time: 14:57:43 on Dec 03,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decoder(decodearch)
# Loading work.register_file(behavioral)
# Loading work.register_32bit(registerarch)
# Loading work.dfff(dff_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mux_2x1(behavioral)
# Loading work.controlunit(controlunittraditionalarch)
# ** Fatal: (vsim-3348) Port length (5) does not match actual length (7) for port "/decoder/c/opcode".
#    Time: 0 ps  Iteration: 0  Instance: /decoder/c File: E:/Collage/Arch/Project/Architecture_Project/controlUnitTraditionalArch.vhd Line: 7
# FATAL ERROR while loading design
# Error loading design
# End time: 14:57:44 on Dec 03,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of ALU.vhd was successful.
# Compile of controlSignals.vhd was successful.
# Compile of controlUnitCustomArch.vhd was successful.
# Compile of data_memory.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of DFFF.vhd was successful.
# Compile of flagregister.vhd was successful.
# Compile of instruction_memory.vhd was successful.
# Compile of mux2x1.vhd was successful.
# Compile of piplinereg.vhd was successful.
# Compile of register_32bit.vhd was successful.
# Compile of register_file.vhd was successful.
vsim -gui work.decoder
# vsim -gui work.decoder 
# Start time: 14:58:33 on Dec 03,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decoder(decodearch)
# Loading work.register_file(behavioral)
# Loading work.register_32bit(registerarch)
# Loading work.dfff(dff_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mux_2x1(behavioral)
# Loading work.controlunit(controlunittraditionalarch)
# ** Fatal: (vsim-3348) Port length (5) does not match actual length (7) for port "/decoder/c/opcode".
#    Time: 0 ps  Iteration: 0  Instance: /decoder/c File: E:/Collage/Arch/Project/Architecture_Project/controlSignals.vhd Line: 6
# FATAL ERROR while loading design
# Error loading design
# End time: 14:58:33 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of sign_extension.vhd was successful.
# 13 compiles, 0 failed with no errors.
# Compile of ALU.vhd was successful.
# Compile of controlUnitCustomArch.vhd was successful.
# Compile of data_memory.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of DFFF.vhd was successful.
# Compile of flagregister.vhd was successful.
# Compile of instruction_memory.vhd was successful.
# Compile of mux2x1.vhd was successful.
# Compile of piplinereg.vhd was successful.
# Compile of register_32bit.vhd was successful.
vsim -gui work.decoder
# vsim -gui work.decoder 
# Start time: 14:59:05 on Dec 03,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decoder(decodearch)
# Loading work.register_file(behavioral)
# Loading work.register_32bit(registerarch)
# Loading work.dfff(dff_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mux_2x1(behavioral)
# Loading work.controlunit(controlunittraditionalarch)
# ** Fatal: (vsim-3348) Port length (5) does not match actual length (7) for port "/decoder/c/opcode".
#    Time: 0 ps  Iteration: 0  Instance: /decoder/c File: E:/Collage/Arch/Project/Architecture_Project/controlSignals.vhd Line: 6
# FATAL ERROR while loading design
# Error loading design
# End time: 14:59:06 on Dec 03,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
# Compile of register_file.vhd was successful.
# Compile of sign_extension.vhd was successful.
# 12 compiles, 0 failed with no errors.
# Compile of ALU.vhd was successful.
# Compile of controlUnitCustomArch.vhd was successful.
# Compile of data_memory.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of DFFF.vhd was successful.
# Compile of flagregister.vhd was successful.
# Compile of instruction_memory.vhd was successful.
# Compile of mux2x1.vhd was successful.
# Compile of piplinereg.vhd was successful.
# Compile of register_32bit.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of sign_extension.vhd was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.decoder
# vsim -gui work.decoder 
# Start time: 15:00:02 on Dec 03,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decoder(decodearch)
# Loading work.register_file(behavioral)
# Loading work.register_32bit(registerarch)
# Loading work.dfff(dff_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mux_2x1(behavioral)
# Loading work.customcontrolunit(controlunittraditionalarch)
add wave -position end  sim:/decoder/clk
add wave -position end  sim:/decoder/fetchDecodeReg
add wave -position end  sim:/decoder/out1
add wave -position end  sim:/decoder/out2
add wave -position end  sim:/decoder/outControl
add wave -position end  sim:/decoder/outDecode
add wave -position end  sim:/decoder/outDecoder
add wave -position end  sim:/decoder/outMux
add wave -position end  sim:/decoder/rst
add wave -position end  sim:/decoder/weAddress
add wave -position end  sim:/decoder/weRegFile
add wave -position end  sim:/decoder/writeValue
force -freeze sim:/decoder/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/decoder/fetchDecodeReg 16 0
force -freeze sim:/decoder/rst 0 0
force -freeze sim:/decoder/weAddress 0 0
force -freeze sim:/decoder/weRegFile 1 0
force -freeze sim:/decoder/writeValue 0 0
run
run
run
add wave -position end  sim:/decoder/c/alu_op
add wave -position end  sim:/decoder/c/branch
add wave -position end  sim:/decoder/c/clk
add wave -position end  sim:/decoder/c/immediate_value
add wave -position end  sim:/decoder/c/inAout
add wave -position end  sim:/decoder/c/inOout
add wave -position end  sim:/decoder/c/mem_read
add wave -position end  sim:/decoder/c/mem_write
add wave -position end  sim:/decoder/c/opcode
add wave -position end  sim:/decoder/c/protectAfree
add wave -position end  sim:/decoder/c/protectOfree
add wave -position end  sim:/decoder/c/reg_read1
add wave -position end  sim:/decoder/c/reg_read2
add wave -position end  sim:/decoder/c/reg_read3
add wave -position end  sim:/decoder/c/reg_write1
add wave -position end  sim:/decoder/c/reg_write2
add wave -position end  sim:/decoder/c/stack_read
add wave -position end  sim:/decoder/c/stack_write
force -freeze sim:/decoder/fetchDecodeReg 8276 0
run
run
quit -sim
# Compile of ALU.vhd was successful.
# Compile of controlUnitCustomArch.vhd was successful.
# Compile of data_memory.vhd was successful.
# Compile of decoder.vhd failed with 1 errors.
# Compile of DFFF.vhd was successful.
# Compile of flagregister.vhd was successful.
# Compile of instruction_memory.vhd was successful.
# Compile of mux2x1.vhd was successful.
# Compile of piplinereg.vhd was successful.
# Compile of register_32bit.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of sign_extension.vhd was successful.
# 12 compiles, 1 failed with 1 error.
# End time: 15:10:35 on Dec 03,2023, Elapsed time: 0:10:33
# Errors: 0, Warnings: 4
# Compile of ALU.vhd was successful.
# Compile of controlUnitCustomArch.vhd was successful.
# Compile of data_memory.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of DFFF.vhd was successful.
# Compile of flagregister.vhd was successful.
# Compile of instruction_memory.vhd was successful.
# Compile of mux2x1.vhd was successful.
# Compile of piplinereg.vhd was successful.
# Compile of register_32bit.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of sign_extension.vhd was successful.
# 12 compiles, 0 failed with no errors.
# Compile of ALU.vhd was successful.
# Compile of controlUnitCustomArch.vhd was successful.
# Compile of data_memory.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of DFFF.vhd was successful.
# Compile of flagregister.vhd was successful.
# Compile of instruction_memory.vhd was successful.
# Compile of mux2x1.vhd was successful.
# Compile of piplinereg.vhd was successful.
# Compile of register_32bit.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of sign_extension.vhd was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.decoder
# vsim -gui work.decoder 
# Start time: 15:12:28 on Dec 03,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decoder(decodearch)
# Loading work.register_file(behavioral)
# Loading work.register_32bit(registerarch)
# Loading work.dfff(dff_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mux_2x1(behavioral)
# Loading work.customcontrolunit(controlunittraditionalarch)
add wave -position end  sim:/decoder/clk
add wave -position end  sim:/decoder/fetchDecodeReg
add wave -position end  sim:/decoder/out1
add wave -position end  sim:/decoder/out2
add wave -position end  sim:/decoder/outControl
add wave -position end  sim:/decoder/outDecode
add wave -position end  sim:/decoder/outDecoder
add wave -position end  sim:/decoder/outMux
add wave -position end  sim:/decoder/rst
add wave -position end  sim:/decoder/weAddress
add wave -position end  sim:/decoder/weRegFile
add wave -position end  sim:/decoder/writeValue
force -freeze sim:/decoder/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/decoder/fetchDecodeReg 8276 0
force -freeze sim:/decoder/rst 0 0
force -freeze sim:/decoder/weAddress 0 0
force -freeze sim:/decoder/weRegFile 1 0
force -freeze sim:/decoder/writeValue 0 0
run
run
