// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="ngx_http_parse_time,hls_ip_2019_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160t-fbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.784562,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=10,HLS_SYN_FF=1704,HLS_SYN_LUT=5152,HLS_VERSION=2019_1}" *)

module ngx_http_parse_time (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        value_r_address0,
        value_r_ce0,
        value_r_q0,
        len,
        ap_return
);

parameter    ap_ST_fsm_state1 = 67'd1;
parameter    ap_ST_fsm_state2 = 67'd2;
parameter    ap_ST_fsm_state3 = 67'd4;
parameter    ap_ST_fsm_state4 = 67'd8;
parameter    ap_ST_fsm_state5 = 67'd16;
parameter    ap_ST_fsm_state6 = 67'd32;
parameter    ap_ST_fsm_state7 = 67'd64;
parameter    ap_ST_fsm_state8 = 67'd128;
parameter    ap_ST_fsm_state9 = 67'd256;
parameter    ap_ST_fsm_state10 = 67'd512;
parameter    ap_ST_fsm_state11 = 67'd1024;
parameter    ap_ST_fsm_state12 = 67'd2048;
parameter    ap_ST_fsm_state13 = 67'd4096;
parameter    ap_ST_fsm_state14 = 67'd8192;
parameter    ap_ST_fsm_state15 = 67'd16384;
parameter    ap_ST_fsm_state16 = 67'd32768;
parameter    ap_ST_fsm_state17 = 67'd65536;
parameter    ap_ST_fsm_state18 = 67'd131072;
parameter    ap_ST_fsm_state19 = 67'd262144;
parameter    ap_ST_fsm_state20 = 67'd524288;
parameter    ap_ST_fsm_state21 = 67'd1048576;
parameter    ap_ST_fsm_state22 = 67'd2097152;
parameter    ap_ST_fsm_state23 = 67'd4194304;
parameter    ap_ST_fsm_state24 = 67'd8388608;
parameter    ap_ST_fsm_state25 = 67'd16777216;
parameter    ap_ST_fsm_state26 = 67'd33554432;
parameter    ap_ST_fsm_state27 = 67'd67108864;
parameter    ap_ST_fsm_state28 = 67'd134217728;
parameter    ap_ST_fsm_state29 = 67'd268435456;
parameter    ap_ST_fsm_state30 = 67'd536870912;
parameter    ap_ST_fsm_state31 = 67'd1073741824;
parameter    ap_ST_fsm_state32 = 67'd2147483648;
parameter    ap_ST_fsm_state33 = 67'd4294967296;
parameter    ap_ST_fsm_state34 = 67'd8589934592;
parameter    ap_ST_fsm_state35 = 67'd17179869184;
parameter    ap_ST_fsm_state36 = 67'd34359738368;
parameter    ap_ST_fsm_state37 = 67'd68719476736;
parameter    ap_ST_fsm_state38 = 67'd137438953472;
parameter    ap_ST_fsm_state39 = 67'd274877906944;
parameter    ap_ST_fsm_state40 = 67'd549755813888;
parameter    ap_ST_fsm_state41 = 67'd1099511627776;
parameter    ap_ST_fsm_state42 = 67'd2199023255552;
parameter    ap_ST_fsm_state43 = 67'd4398046511104;
parameter    ap_ST_fsm_state44 = 67'd8796093022208;
parameter    ap_ST_fsm_state45 = 67'd17592186044416;
parameter    ap_ST_fsm_state46 = 67'd35184372088832;
parameter    ap_ST_fsm_state47 = 67'd70368744177664;
parameter    ap_ST_fsm_state48 = 67'd140737488355328;
parameter    ap_ST_fsm_state49 = 67'd281474976710656;
parameter    ap_ST_fsm_state50 = 67'd562949953421312;
parameter    ap_ST_fsm_state51 = 67'd1125899906842624;
parameter    ap_ST_fsm_state52 = 67'd2251799813685248;
parameter    ap_ST_fsm_state53 = 67'd4503599627370496;
parameter    ap_ST_fsm_state54 = 67'd9007199254740992;
parameter    ap_ST_fsm_state55 = 67'd18014398509481984;
parameter    ap_ST_fsm_state56 = 67'd36028797018963968;
parameter    ap_ST_fsm_state57 = 67'd72057594037927936;
parameter    ap_ST_fsm_state58 = 67'd144115188075855872;
parameter    ap_ST_fsm_state59 = 67'd288230376151711744;
parameter    ap_ST_fsm_state60 = 67'd576460752303423488;
parameter    ap_ST_fsm_state61 = 67'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 67'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 67'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 67'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 67'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 67'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 67'd73786976294838206464;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] value_r_address0;
output   value_r_ce0;
input  [7:0] value_r_q0;
input  [63:0] len;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] value_r_address0;
reg value_r_ce0;

(* fsm_encoding = "none" *) reg   [66:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [7:0] reg_853;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state37;
reg   [7:0] reg_857;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state29;
reg   [0:0] or_ln184_reg_2975;
wire    ap_CS_fsm_state32;
reg   [0:0] or_ln195_reg_3010;
wire    ap_CS_fsm_state38;
reg   [7:0] reg_861;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state39;
wire   [11:0] zext_ln44_fu_875_p1;
reg   [11:0] zext_ln44_reg_2625;
wire   [63:0] p_0_rec_cast_fu_879_p1;
reg   [63:0] p_0_rec_cast_reg_2630;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln44_fu_884_p2;
reg   [0:0] icmp_ln44_reg_2641;
wire   [62:0] add_ln44_fu_889_p2;
reg   [62:0] add_ln44_reg_2645;
wire   [1:0] select_ln55_fu_901_p3;
reg   [1:0] select_ln55_reg_2656;
wire    ap_CS_fsm_state3;
wire   [0:0] grp_fu_793_p2;
wire   [0:0] icmp_ln45_fu_895_p2;
wire   [10:0] trunc_ln55_fu_909_p1;
reg   [10:0] trunc_ln55_reg_2661;
wire   [63:0] add_ln55_fu_913_p2;
reg   [63:0] add_ln55_reg_2667;
wire    ap_CS_fsm_state4;
wire   [63:0] add_ln55_1_fu_919_p2;
reg   [63:0] add_ln55_1_reg_2672;
reg   [9:0] p_reg_2677;
wire   [0:0] icmp_ln55_fu_925_p2;
reg   [0:0] icmp_ln55_reg_2682;
wire   [10:0] add_ln55_3_fu_940_p2;
wire    ap_CS_fsm_state5;
wire   [63:0] p_0_sum_fu_945_p2;
reg   [63:0] p_0_sum_reg_2694;
wire   [10:0] add_ln60_fu_950_p2;
reg   [10:0] add_ln60_reg_2699;
wire   [0:0] grp_fu_811_p2;
reg   [0:0] or_ln65_reg_2708;
wire   [9:0] day_fu_1019_p2;
reg   [9:0] day_reg_2720;
wire    ap_CS_fsm_state7;
wire   [63:0] add_ln70_fu_1025_p2;
reg   [63:0] add_ln70_reg_2725;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln73_fu_1035_p2;
wire   [0:0] grp_fu_817_p2;
reg   [0:0] fmt_0_reg_529;
wire   [3:0] select_ln103_fu_1073_p3;
wire    ap_CS_fsm_state10;
wire   [3:0] select_ln99_fu_1087_p3;
wire   [0:0] icmp_ln91_fu_1095_p2;
reg   [0:0] icmp_ln91_reg_2774;
wire    ap_CS_fsm_state11;
wire   [4:0] zext_ln126_fu_1121_p1;
reg   [4:0] zext_ln126_reg_2783;
wire    ap_CS_fsm_state12;
reg   [9:0] p_2_reg_2789;
wire   [0:0] icmp_ln128_fu_1136_p2;
reg   [0:0] icmp_ln128_reg_2794;
reg   [0:0] icmp_ln128_1_reg_2798;
wire    ap_CS_fsm_state13;
wire   [0:0] icmp_ln128_2_fu_1142_p2;
reg   [0:0] icmp_ln128_2_reg_2802;
wire    ap_CS_fsm_state14;
reg   [0:0] or_ln147_reg_2814;
wire   [9:0] year_fu_1224_p2;
reg   [9:0] year_reg_2826;
wire    ap_CS_fsm_state16;
wire   [0:0] icmp_ln152_fu_1236_p2;
reg   [0:0] icmp_ln152_reg_2831;
wire   [16:0] zext_ln152_fu_1258_p1;
wire    ap_CS_fsm_state17;
reg   [0:0] or_ln135_reg_2841;
reg   [0:0] or_ln135_1_reg_2850;
reg   [0:0] or_ln135_2_reg_2859;
(* use_dsp48 = "no" *) wire   [16:0] year_4_fu_1344_p2;
reg   [16:0] year_4_reg_2871;
wire    ap_CS_fsm_state21;
wire   [10:0] add_ln132_1_fu_1353_p2;
reg   [10:0] add_ln132_1_reg_2876;
wire    ap_CS_fsm_state22;
wire   [0:0] icmp_ln156_fu_1364_p2;
reg   [0:0] icmp_ln156_reg_2890;
reg   [0:0] icmp_ln157_reg_2894;
wire    ap_CS_fsm_state23;
wire   [10:0] add_ln158_fu_1370_p2;
reg   [10:0] add_ln158_reg_2900;
wire   [10:0] add_ln158_1_fu_1387_p2;
reg   [10:0] add_ln158_1_reg_2913;
wire   [10:0] select_ln157_1_fu_1392_p3;
reg   [10:0] select_ln157_1_reg_2918;
wire   [6:0] day_3_fu_1407_p2;
wire    ap_CS_fsm_state25;
wire   [10:0] select_ln157_2_fu_1440_p3;
wire   [6:0] day_4_fu_1462_p2;
wire   [9:0] zext_ln175_fu_1472_p1;
wire    ap_CS_fsm_state26;
wire   [0:0] icmp_ln175_fu_1481_p2;
wire   [31:0] zext_ln180_fu_1506_p1;
reg   [31:0] zext_ln180_reg_2962;
wire    ap_CS_fsm_state27;
wire   [22:0] zext_ln188_4_fu_1651_p1;
reg   [22:0] zext_ln188_4_reg_2992;
wire    ap_CS_fsm_state30;
wire   [7:0] add_ln188_5_fu_1655_p2;
reg   [7:0] add_ln188_5_reg_2997;
wire   [0:0] grp_fu_847_p2;
wire   [5:0] add_ln199_fu_1786_p2;
reg   [5:0] add_ln199_reg_3027;
wire    ap_CS_fsm_state33;
wire   [5:0] add_ln199_1_fu_1792_p2;
reg   [5:0] add_ln199_1_reg_3032;
wire   [7:0] add_ln199_4_fu_1804_p2;
reg   [7:0] add_ln199_4_reg_3037;
reg   [0:0] or_ln206_reg_3051;
wire   [31:0] zext_ln210_4_fu_1926_p1;
reg   [31:0] zext_ln210_4_reg_3063;
wire    ap_CS_fsm_state35;
wire   [7:0] add_ln210_5_fu_1930_p2;
reg   [7:0] add_ln210_5_reg_3068;
wire    ap_CS_fsm_state36;
reg   [0:0] or_ln219_reg_3086;
reg   [0:0] or_ln219_1_reg_3095;
reg   [0:0] or_ln219_2_reg_3104;
(* use_dsp48 = "no" *) wire   [16:0] year_5_fu_2116_p2;
reg   [16:0] year_5_reg_3116;
wire    ap_CS_fsm_state40;
wire   [17:0] zext_ln230_fu_2125_p1;
reg   [17:0] zext_ln230_reg_3121;
wire    ap_CS_fsm_state41;
wire   [0:0] and_ln234_fu_2168_p2;
reg   [0:0] and_ln234_reg_3130;
wire   [0:0] or_ln230_1_fu_2150_p2;
wire   [0:0] icmp_ln239_fu_2174_p2;
reg   [0:0] icmp_ln239_reg_3134;
wire   [0:0] icmp_ln235_fu_2180_p2;
reg   [0:0] icmp_ln235_reg_3138;
wire   [0:0] icmp_ln248_fu_2229_p2;
reg   [0:0] icmp_ln248_reg_3145;
wire    ap_CS_fsm_state61;
wire   [0:0] or_ln235_fu_2218_p2;
wire   [13:0] mul_ln255_1_fu_2252_p2;
reg   [13:0] mul_ln255_1_reg_3150;
wire   [12:0] sub_ln255_2_fu_2283_p2;
reg   [12:0] sub_ln255_2_reg_3155;
wire  signed [17:0] year_7_fu_2294_p3;
reg  signed [17:0] year_7_reg_3160;
wire    ap_CS_fsm_state62;
reg   [0:0] tmp_reg_3166;
reg   [15:0] tmp_2_reg_3171;
wire  signed [39:0] mul462_fu_2586_p2;
reg  signed [39:0] mul462_reg_3176;
wire   [38:0] empty_fu_2322_p1;
reg   [38:0] empty_reg_3181;
reg   [0:0] tmp_3_reg_3186;
reg   [11:0] tmp_7_reg_3194;
reg   [9:0] trunc_ln255_5_reg_3199;
wire  signed [31:0] grp_fu_2601_p3;
reg  signed [31:0] add_ln255_reg_3204;
wire    ap_CS_fsm_state63;
wire   [18:0] add_ln255_4_fu_2508_p2;
reg   [18:0] add_ln255_4_reg_3209;
wire  signed [31:0] add_ln255_5_fu_2521_p2;
reg  signed [31:0] add_ln255_5_reg_3214;
wire    ap_CS_fsm_state64;
wire   [31:0] add_ln255_8_fu_2532_p2;
reg   [31:0] add_ln255_8_reg_3219;
wire    ap_CS_fsm_state65;
(* use_dsp48 = "no" *) wire   [31:0] time_fu_2545_p2;
wire    ap_CS_fsm_state66;
reg   [62:0] p_0_rec_reg_517;
reg   [0:0] ap_phi_mux_fmt_0_phi_fu_533_p6;
reg   [63:0] p_0_pn_rec_reg_545;
reg   [1:0] ap_phi_mux_fmt_1_phi_fu_560_p4;
wire   [10:0] add_ln85_fu_1041_p2;
reg   [10:0] ap_phi_mux_p_286_phi_fu_572_p4;
reg   [10:0] p_286_reg_569;
wire   [0:0] icmp_ln60_fu_959_p2;
reg   [9:0] day_0_reg_579;
reg   [1:0] fmt_2_reg_591;
reg   [3:0] ap_phi_mux_month_0_phi_fu_611_p18;
reg   [3:0] month_0_reg_602;
wire   [3:0] select_ln91_fu_1112_p3;
reg   [3:0] ap_phi_mux_p_488_phi_fu_643_p6;
reg   [3:0] p_488_reg_638;
reg   [16:0] year_1_reg_654;
reg   [6:0] day_1_reg_668;
reg   [10:0] mem_index_phi_reg_677;
reg   [10:0] ap_phi_mux_mem_index_phi197_phi_fu_689_p4;
reg   [10:0] mem_index_phi197_reg_686;
reg   [9:0] day_2_reg_697;
reg   [16:0] ap_phi_mux_year_2_phi_fu_711_p4;
reg   [16:0] year_2_reg_708;
reg   [31:0] p_0_reg_719;
wire   [63:0] zext_ln65_fu_970_p1;
wire   [63:0] zext_ln55_fu_1047_p1;
wire   [63:0] zext_ln103_fu_1052_p1;
wire   [63:0] zext_ln99_fu_1057_p1;
wire   [63:0] zext_ln91_fu_1062_p1;
wire   [63:0] zext_ln91_1_fu_1101_p1;
wire   [63:0] zext_ln126_1_fu_1131_p1;
wire   [63:0] zext_ln132_fu_1154_p1;
wire   [63:0] zext_ln147_fu_1159_p1;
wire   [63:0] zext_ln135_fu_1262_p1;
wire   [63:0] zext_ln135_1_fu_1273_p1;
wire   [63:0] zext_ln135_2_fu_1284_p1;
wire   [63:0] zext_ln132_2_fu_1359_p1;
wire   [63:0] zext_ln157_fu_1382_p1;
wire   [63:0] zext_ln157_1_fu_1398_p1;
wire   [63:0] select_ln180_fu_1497_p3;
wire   [63:0] select_ln184_fu_1526_p3;
wire   [63:0] select_ln184_1_fu_1551_p3;
wire   [63:0] select_ln191_fu_1576_p3;
wire   [63:0] select_ln195_fu_1677_p3;
wire   [63:0] select_ln195_1_fu_1702_p3;
wire   [63:0] select_ln202_fu_1727_p3;
wire   [63:0] select_ln206_fu_1826_p3;
wire   [63:0] select_ln206_1_fu_1851_p3;
wire   [63:0] select_ln215_fu_1952_p3;
wire   [63:0] select_ln219_fu_1977_p3;
wire   [63:0] select_ln219_1_fu_2002_p3;
wire   [63:0] select_ln219_2_fu_2027_p3;
wire   [63:0] select_ln219_3_fu_2052_p3;
wire   [0:0] grp_fu_799_p2;
wire   [0:0] grp_fu_805_p2;
wire   [10:0] trunc_ln44_fu_871_p1;
wire   [10:0] trunc_ln55_1_fu_930_p1;
wire   [10:0] add_ln55_2_fu_934_p2;
wire   [63:0] sub_ln60_fu_955_p2;
wire   [10:0] add_ln65_fu_965_p2;
wire   [5:0] trunc_ln69_fu_975_p1;
wire   [8:0] shl_ln_fu_979_p3;
wire   [6:0] shl_ln69_1_fu_991_p3;
wire   [9:0] zext_ln69_1_fu_999_p1;
wire   [9:0] zext_ln69_fu_987_p1;
wire   [9:0] zext_ln69_2_fu_1003_p1;
wire   [9:0] add_ln69_fu_1007_p2;
wire   [9:0] add_ln69_1_fu_1013_p2;
wire   [63:0] sub_ln73_fu_1031_p2;
wire   [10:0] grp_fu_823_p2;
wire   [10:0] grp_fu_829_p2;
wire   [0:0] icmp_ln103_fu_1067_p2;
wire   [0:0] icmp_ln99_fu_1081_p2;
wire   [0:0] icmp_ln91_1_fu_1106_p2;
wire   [10:0] add_ln126_fu_1125_p2;
wire   [10:0] add_ln132_fu_1148_p2;
wire   [10:0] grp_fu_835_p2;
wire   [5:0] trunc_ln151_fu_1164_p1;
wire   [8:0] shl_ln1_fu_1168_p3;
wire   [6:0] shl_ln151_1_fu_1180_p3;
wire   [9:0] zext_ln151_fu_1176_p1;
wire   [9:0] zext_ln151_1_fu_1188_p1;
wire   [9:0] zext_ln151_2_fu_1192_p1;
wire   [7:0] zext_ln151_3_fu_1196_p1;
wire   [7:0] shl_ln151_fu_1200_p2;
wire   [9:0] add_ln151_fu_1206_p2;
wire   [9:0] add_ln151_1_fu_1212_p2;
wire   [7:0] grp_fu_841_p2;
wire   [7:0] add_ln151_2_fu_1218_p2;
wire   [7:0] add_ln151_5_fu_1230_p2;
wire   [11:0] select_ln152_fu_1245_p3;
wire   [11:0] zext_ln151_4_fu_1242_p1;
wire   [11:0] year_3_fu_1252_p2;
wire   [10:0] add_ln135_1_fu_1267_p2;
wire   [10:0] add_ln135_2_fu_1278_p2;
wire   [5:0] trunc_ln142_fu_1297_p1;
wire   [8:0] shl_ln2_fu_1301_p3;
wire   [6:0] shl_ln142_1_fu_1313_p3;
wire   [15:0] zext_ln142_3_fu_1309_p1;
wire   [15:0] grp_fu_2550_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln142_1_fu_1329_p2;
wire   [16:0] zext_ln142_5_fu_1325_p1;
wire   [16:0] zext_ln142_6_fu_1334_p1;
wire   [16:0] grp_fu_2559_p3;
wire   [10:0] zext_ln132_1_fu_1349_p1;
wire   [10:0] select_ln157_fu_1375_p3;
wire   [6:0] trunc_ln165_fu_1403_p1;
wire   [3:0] trunc_ln172_fu_1419_p1;
wire   [4:0] shl_ln172_1_fu_1423_p3;
wire   [10:0] add_ln158_2_fu_1435_p2;
wire   [6:0] shl_ln172_fu_1413_p2;
wire   [6:0] zext_ln172_fu_1431_p1;
wire   [6:0] trunc_ln172_1_fu_1446_p1;
wire   [6:0] add_ln172_1_fu_1456_p2;
wire   [6:0] add_ln172_fu_1450_p2;
wire   [11:0] zext_ln175_1_fu_1468_p1;
wire   [11:0] sub_ln175_fu_1476_p2;
wire   [0:0] icmp_ln180_1_fu_1491_p2;
wire   [63:0] zext_ln180_1_fu_1487_p1;
wire   [10:0] add_ln180_fu_1510_p2;
wire   [0:0] icmp_ln184_4_fu_1520_p2;
wire   [63:0] zext_ln180_2_fu_1516_p1;
wire   [10:0] add_ln184_fu_1535_p2;
wire   [0:0] icmp_ln184_5_fu_1545_p2;
wire   [63:0] zext_ln184_fu_1541_p1;
wire   [10:0] add_ln189_fu_1560_p2;
wire   [0:0] icmp_ln191_1_fu_1570_p2;
wire   [63:0] zext_ln189_fu_1566_p1;
wire   [5:0] trunc_ln188_fu_1585_p1;
wire   [8:0] shl_ln4_fu_1589_p3;
wire   [6:0] shl_ln188_1_fu_1601_p3;
wire   [9:0] zext_ln188_1_fu_1609_p1;
wire   [9:0] zext_ln188_fu_1597_p1;
wire   [9:0] zext_ln188_2_fu_1613_p1;
wire   [7:0] shl_ln188_fu_1621_p2;
wire   [7:0] zext_ln188_3_fu_1617_p1;
wire   [9:0] add_ln188_1_fu_1633_p2;
wire   [9:0] add_ln188_fu_1627_p2;
wire   [9:0] hour_fu_1645_p2;
wire   [7:0] add_ln188_2_fu_1639_p2;
wire   [7:0] grp_fu_865_p2;
wire   [10:0] add_ln191_fu_1661_p2;
wire   [0:0] icmp_ln195_4_fu_1671_p2;
wire   [63:0] zext_ln191_fu_1667_p1;
wire   [10:0] add_ln195_fu_1686_p2;
wire   [0:0] icmp_ln195_5_fu_1696_p2;
wire   [63:0] zext_ln195_fu_1692_p1;
wire   [10:0] add_ln200_fu_1711_p2;
wire   [0:0] icmp_ln202_1_fu_1721_p2;
wire   [63:0] zext_ln200_fu_1717_p1;
wire   [2:0] trunc_ln199_fu_1736_p1;
wire   [5:0] trunc_ln199_3_fu_1748_p1;
wire   [4:0] trunc_ln199_4_fu_1760_p1;
wire   [6:0] shl_ln199_1_fu_1752_p3;
wire   [5:0] trunc_ln199_2_fu_1764_p3;
wire   [5:0] trunc_ln199_1_fu_1740_p3;
wire   [5:0] trunc_ln199_5_fu_1772_p1;
wire   [7:0] shl_ln199_fu_1780_p2;
wire   [7:0] zext_ln199_fu_1776_p1;
wire   [7:0] add_ln199_2_fu_1798_p2;
wire   [10:0] add_ln202_fu_1810_p2;
wire   [0:0] icmp_ln206_4_fu_1820_p2;
wire   [63:0] zext_ln202_fu_1816_p1;
wire   [10:0] add_ln206_fu_1835_p2;
wire   [0:0] icmp_ln206_5_fu_1845_p2;
wire   [63:0] zext_ln206_fu_1841_p1;
wire   [5:0] trunc_ln210_fu_1860_p1;
wire   [8:0] shl_ln5_fu_1864_p3;
wire   [6:0] shl_ln210_1_fu_1876_p3;
wire   [9:0] zext_ln210_fu_1872_p1;
wire   [9:0] zext_ln210_1_fu_1884_p1;
wire   [9:0] zext_ln210_2_fu_1888_p1;
wire   [7:0] zext_ln210_3_fu_1892_p1;
wire   [7:0] shl_ln210_fu_1896_p2;
wire   [9:0] add_ln210_fu_1902_p2;
wire   [9:0] add_ln210_1_fu_1908_p2;
wire   [9:0] sec_fu_1920_p2;
wire   [7:0] add_ln210_2_fu_1914_p2;
wire   [10:0] add_ln213_fu_1936_p2;
wire   [0:0] icmp_ln215_1_fu_1946_p2;
wire   [63:0] zext_ln213_fu_1942_p1;
wire   [10:0] add_ln215_fu_1961_p2;
wire   [0:0] icmp_ln219_8_fu_1971_p2;
wire   [63:0] zext_ln215_fu_1967_p1;
wire   [10:0] add_ln219_fu_1986_p2;
wire   [0:0] icmp_ln219_9_fu_1996_p2;
wire   [63:0] zext_ln219_fu_1992_p1;
wire   [10:0] add_ln219_1_fu_2011_p2;
wire   [0:0] icmp_ln219_10_fu_2021_p2;
wire   [63:0] zext_ln219_1_fu_2017_p1;
wire   [10:0] add_ln219_2_fu_2036_p2;
wire   [0:0] icmp_ln219_11_fu_2046_p2;
wire   [63:0] zext_ln219_2_fu_2042_p1;
wire   [5:0] trunc_ln226_fu_2069_p1;
wire   [8:0] shl_ln6_fu_2073_p3;
wire   [6:0] shl_ln226_1_fu_2085_p3;
wire   [15:0] zext_ln226_3_fu_2081_p1;
wire   [15:0] grp_fu_2568_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln226_1_fu_2101_p2;
wire   [16:0] zext_ln226_5_fu_2097_p1;
wire   [16:0] zext_ln226_6_fu_2106_p1;
wire   [16:0] grp_fu_2577_p3;
wire   [0:0] icmp_ln230_1_fu_2134_p2;
wire   [0:0] icmp_ln230_2_fu_2139_p2;
wire   [0:0] or_ln230_fu_2144_p2;
wire   [0:0] icmp_ln230_fu_2129_p2;
wire   [0:0] icmp_ln234_fu_2156_p2;
wire   [0:0] icmp_ln234_1_fu_2162_p2;
wire   [1:0] trunc_ln230_fu_2121_p1;
wire   [7:0] grp_fu_2186_p1;
wire   [9:0] grp_fu_2192_p1;
wire   [7:0] grp_fu_2186_p2;
wire   [7:0] trunc_ln235_fu_2198_p1;
wire   [9:0] grp_fu_2192_p2;
wire   [9:0] trunc_ln235_1_fu_2208_p1;
wire   [0:0] icmp_ln235_1_fu_2202_p2;
wire   [0:0] icmp_ln235_2_fu_2212_p2;
wire   [4:0] month_fu_2224_p2;
wire   [4:0] month_1_fu_2235_p2;
wire   [4:0] month_2_fu_2240_p3;
wire   [4:0] mul_ln255_1_fu_2252_p1;
wire   [5:0] add_ln255_6_fu_2258_p2;
wire   [11:0] shl_ln7_fu_2262_p3;
wire   [7:0] shl_ln255_fu_2274_p2;
wire   [12:0] zext_ln255_6_fu_2270_p1;
wire   [12:0] zext_ln255_7_fu_2279_p1;
wire   [17:0] year_6_fu_2289_p2;
wire   [29:0] mul_ln255_4_fu_2594_p2;
wire   [17:0] sub_ln255_fu_2357_p2;
wire   [15:0] tmp_1_fu_2362_p4;
wire  signed [29:0] sext_ln255_fu_2372_p1;
wire   [30:0] zext_ln255_fu_2376_p1;
wire  signed [29:0] sext_ln255_1_fu_2386_p1;
wire   [30:0] sub_ln255_1_fu_2380_p2;
wire   [30:0] zext_ln255_1_fu_2389_p1;
wire  signed [30:0] select_ln255_fu_2393_p3;
wire   [38:0] neg_mul463_fu_2404_p2;
wire   [12:0] tmp_4_fu_2409_p4;
wire   [13:0] tmp_5_fu_2423_p4;
wire  signed [18:0] tmp_21_fu_2419_p1;
wire  signed [18:0] tmp_22_fu_2432_p1;
wire   [18:0] empty_10_fu_2436_p3;
wire   [18:0] neg_ti468_fu_2443_p2;
wire   [10:0] tmp_6_fu_2456_p4;
wire  signed [18:0] sext_ln255_6_fu_2466_p1;
wire  signed [18:0] sext_ln255_7_fu_2470_p1;
wire   [18:0] select_ln255_1_fu_2473_p3;
wire   [18:0] sub_ln255_3_fu_2480_p2;
wire   [18:0] select_ln255_2_fu_2486_p3;
wire   [18:0] empty_11_fu_2449_p3;
wire   [9:0] add_ln255_3_fu_2499_p2;
wire   [18:0] add_ln255_2_fu_2493_p2;
wire   [18:0] zext_ln255_3_fu_2504_p1;
(* use_dsp48 = "no" *) wire   [31:0] add_ln255_1_fu_2514_p2;
wire  signed [31:0] sext_ln255_3_fu_2518_p1;
wire   [31:0] mul_ln255_2_fu_2527_p2;
wire  signed [31:0] sext_ln255_4_fu_2537_p1;
wire  signed [31:0] grp_fu_2609_p3;
wire   [31:0] add_ln255_9_fu_2540_p2;
wire   [10:0] grp_fu_2550_p0;
wire   [7:0] grp_fu_2550_p1;
wire   [6:0] grp_fu_2550_p2;
wire   [7:0] grp_fu_2559_p0;
wire   [7:0] grp_fu_2559_p1;
wire   [16:0] grp_fu_2559_p2;
wire   [10:0] grp_fu_2568_p0;
wire   [7:0] grp_fu_2568_p1;
wire   [6:0] grp_fu_2568_p2;
wire   [7:0] grp_fu_2577_p0;
wire   [7:0] grp_fu_2577_p1;
wire   [16:0] grp_fu_2577_p2;
wire   [20:0] mul462_fu_2586_p0;
wire   [15:0] mul_ln255_4_fu_2594_p0;
wire   [13:0] mul_ln255_4_fu_2594_p1;
wire   [12:0] grp_fu_2609_p0;
wire   [9:0] grp_fu_2609_p1;
reg    grp_fu_2186_ap_start;
wire    grp_fu_2186_ap_done;
reg    grp_fu_2192_ap_start;
wire    grp_fu_2192_ap_done;
wire    ap_CS_fsm_state67;
reg   [66:0] ap_NS_fsm;
wire   [15:0] grp_fu_2550_p10;
wire   [15:0] grp_fu_2550_p20;
wire   [15:0] grp_fu_2559_p10;
wire   [15:0] grp_fu_2568_p10;
wire   [15:0] grp_fu_2568_p20;
wire   [15:0] grp_fu_2577_p10;
wire   [13:0] mul_ln255_1_fu_2252_p10;
wire   [29:0] mul_ln255_4_fu_2594_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 67'd1;
end

ngx_http_parse_time_urem_17ns_8ns_8_21_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 21 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
ngx_http_parse_time_urem_17ns_8ns_8_21_seq_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_2186_ap_start),
    .done(grp_fu_2186_ap_done),
    .din0(ap_phi_mux_year_2_phi_fu_711_p4),
    .din1(grp_fu_2186_p1),
    .ce(1'b1),
    .dout(grp_fu_2186_p2)
);

ngx_http_parse_time_urem_17ns_10ns_10_21_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 21 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
ngx_http_parse_time_urem_17ns_10ns_10_21_seq_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_2192_ap_start),
    .done(grp_fu_2192_ap_done),
    .din0(ap_phi_mux_year_2_phi_fu_711_p4),
    .din1(grp_fu_2192_p1),
    .ce(1'b1),
    .dout(grp_fu_2192_p2)
);

ngx_http_parse_time_mac_muladd_11ns_8ns_7ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 16 ))
ngx_http_parse_time_mac_muladd_11ns_8ns_7ns_16_1_1_U3(
    .din0(grp_fu_2550_p0),
    .din1(grp_fu_2550_p1),
    .din2(grp_fu_2550_p2),
    .dout(grp_fu_2550_p3)
);

ngx_http_parse_time_mac_muladd_8ns_8ns_17ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
ngx_http_parse_time_mac_muladd_8ns_8ns_17ns_17_1_1_U4(
    .din0(grp_fu_2559_p0),
    .din1(grp_fu_2559_p1),
    .din2(grp_fu_2559_p2),
    .dout(grp_fu_2559_p3)
);

ngx_http_parse_time_mac_muladd_11ns_8ns_7ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 16 ))
ngx_http_parse_time_mac_muladd_11ns_8ns_7ns_16_1_1_U5(
    .din0(grp_fu_2568_p0),
    .din1(grp_fu_2568_p1),
    .din2(grp_fu_2568_p2),
    .dout(grp_fu_2568_p3)
);

ngx_http_parse_time_mac_muladd_8ns_8ns_17ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
ngx_http_parse_time_mac_muladd_8ns_8ns_17ns_17_1_1_U6(
    .din0(grp_fu_2577_p0),
    .din1(grp_fu_2577_p1),
    .din2(grp_fu_2577_p2),
    .dout(grp_fu_2577_p3)
);

ngx_http_parse_time_mul_mul_21ns_18s_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
ngx_http_parse_time_mul_mul_21ns_18s_40_1_1_U7(
    .din0(mul462_fu_2586_p0),
    .din1(year_7_fu_2294_p3),
    .dout(mul462_fu_2586_p2)
);

ngx_http_parse_time_mul_mul_16ns_14ns_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
ngx_http_parse_time_mul_mul_16ns_14ns_30_1_1_U8(
    .din0(mul_ln255_4_fu_2594_p0),
    .din1(mul_ln255_4_fu_2594_p1),
    .dout(mul_ln255_4_fu_2594_p2)
);

ngx_http_parse_time_mac_muladd_29s_18s_31s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 29 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 32 ))
ngx_http_parse_time_mac_muladd_29s_18s_31s_32_1_1_U9(
    .din0(29'd365),
    .din1(year_7_reg_3160),
    .din2(select_ln255_fu_2393_p3),
    .dout(grp_fu_2601_p3)
);

ngx_http_parse_time_mac_muladd_13ns_10ns_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
ngx_http_parse_time_mac_muladd_13ns_10ns_32ns_32_1_1_U10(
    .din0(grp_fu_2609_p0),
    .din1(grp_fu_2609_p1),
    .din2(32'd2262387840),
    .dout(grp_fu_2609_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        if ((grp_fu_793_p2 == 1'd1)) begin
            day_1_reg_668 <= day_3_fu_1407_p2;
        end else if (((grp_fu_811_p2 == 1'd0) & (grp_fu_793_p2 == 1'd0))) begin
            day_1_reg_668 <= day_4_fu_1462_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln156_reg_2890 == 1'd1) & (1'b1 == ap_CS_fsm_state26) & (icmp_ln175_fu_1481_p2 == 1'd0))) begin
        day_2_reg_697 <= zext_ln175_fu_1472_p1;
    end else if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln156_fu_1364_p2 == 1'd0))) begin
        day_2_reg_697 <= day_0_reg_579;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_793_p2 == 1'd1) & (icmp_ln44_reg_2641 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln45_fu_895_p2 == 1'd0))) begin
        fmt_0_reg_529 <= 1'd1;
    end else if ((((icmp_ln45_fu_895_p2 == 1'd1) & (icmp_ln44_reg_2641 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln44_fu_884_p2 == 1'd0)))) begin
        fmt_0_reg_529 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (((fmt_0_reg_529 == 1'd1) & (icmp_ln60_fu_959_p2 == 1'd0) & (icmp_ln55_reg_2682 == 1'd0)) | ((fmt_0_reg_529 == 1'd1) & (icmp_ln60_fu_959_p2 == 1'd0) & (grp_fu_793_p2 == 1'd0))))) begin
        fmt_2_reg_591 <= select_ln55_reg_2656;
    end else if (((1'b1 == ap_CS_fsm_state8) & (((grp_fu_817_p2 == 1'd1) & (fmt_0_reg_529 == 1'd0) & (grp_fu_793_p2 == 1'd0)) | ((grp_fu_793_p2 == 1'd1) & (fmt_0_reg_529 == 1'd0) & (icmp_ln73_fu_1035_p2 == 1'd0))))) begin
        fmt_2_reg_591 <= ap_phi_mux_fmt_1_phi_fu_560_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln156_reg_2890 == 1'd1) & (1'b1 == ap_CS_fsm_state26) & (icmp_ln175_fu_1481_p2 == 1'd0))) begin
        mem_index_phi197_reg_686 <= mem_index_phi_reg_677;
    end else if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln156_fu_1364_p2 == 1'd0))) begin
        mem_index_phi197_reg_686 <= add_ln132_1_fu_1353_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        if ((grp_fu_793_p2 == 1'd1)) begin
            mem_index_phi_reg_677 <= select_ln157_1_reg_2918;
        end else if (((grp_fu_811_p2 == 1'd0) & (grp_fu_793_p2 == 1'd0))) begin
            mem_index_phi_reg_677 <= select_ln157_2_fu_1440_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln91_fu_1095_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        month_0_reg_602 <= 4'd0;
    end else if (((value_r_q0 == 8'd70) & (1'b1 == ap_CS_fsm_state9))) begin
        month_0_reg_602 <= 4'd1;
    end else if (((reg_853 == 8'd74) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln91_reg_2774 == 1'd0))) begin
        month_0_reg_602 <= select_ln91_fu_1112_p3;
    end else if (((reg_853 == 8'd77) & (1'b1 == ap_CS_fsm_state10))) begin
        month_0_reg_602 <= select_ln99_fu_1087_p3;
    end else if (((reg_853 == 8'd65) & (1'b1 == ap_CS_fsm_state10))) begin
        month_0_reg_602 <= select_ln103_fu_1073_p3;
    end else if (((value_r_q0 == 8'd83) & (1'b1 == ap_CS_fsm_state9))) begin
        month_0_reg_602 <= 4'd8;
    end else if (((value_r_q0 == 8'd79) & (1'b1 == ap_CS_fsm_state9))) begin
        month_0_reg_602 <= 4'd9;
    end else if (((value_r_q0 == 8'd78) & (1'b1 == ap_CS_fsm_state9))) begin
        month_0_reg_602 <= 4'd10;
    end else if (((value_r_q0 == 8'd68) & (1'b1 == ap_CS_fsm_state9))) begin
        month_0_reg_602 <= 4'd11;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_reg_2682 == 1'd1) & (grp_fu_793_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        p_0_pn_rec_reg_545 <= add_ln55_reg_2667;
    end else if (((1'b1 == ap_CS_fsm_state3) & ((icmp_ln44_reg_2641 == 1'd0) | ((icmp_ln45_fu_895_p2 == 1'd1) | (grp_fu_793_p2 == 1'd1))))) begin
        p_0_pn_rec_reg_545 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln44_reg_2641 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln45_fu_895_p2 == 1'd0) & (grp_fu_793_p2 == 1'd0))) begin
        p_0_rec_reg_517 <= add_ln44_reg_2645;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_rec_reg_517 <= 63'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        p_0_reg_719 <= time_fu_2545_p2;
    end else if ((((1'b1 == ap_CS_fsm_state61) & (((1'd1 == and_ln234_reg_3130) & (icmp_ln235_reg_3138 == 1'd0)) | ((1'd1 == and_ln234_reg_3130) & (or_ln235_fu_2218_p2 == 1'd0)))) | ((or_ln230_1_fu_2150_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41)) | ((1'b1 == ap_CS_fsm_state41) & (icmp_ln239_fu_2174_p2 == 1'd0) & (or_ln230_1_fu_2150_p2 == 1'd0) & (1'd0 == and_ln234_fu_2168_p2)) | ((1'b1 == ap_CS_fsm_state40) & ((or_ln219_reg_3086 == 1'd1) | ((or_ln219_1_reg_3095 == 1'd1) | ((or_ln219_2_reg_3104 == 1'd1) | (grp_fu_811_p2 == 1'd1))))) | ((1'b1 == ap_CS_fsm_state35) & ((or_ln206_reg_3051 == 1'd1) | (grp_fu_811_p2 == 1'd1))) | ((1'b1 == ap_CS_fsm_state33) & (grp_fu_847_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state30) & (grp_fu_847_p2 == 1'd0)) | ((icmp_ln175_fu_1481_p2 == 1'd1) & (icmp_ln156_reg_2890 == 1'd1) & (1'b1 == ap_CS_fsm_state26)) | ((1'b1 == ap_CS_fsm_state21) & ((or_ln135_reg_2841 == 1'd1) | ((or_ln135_1_reg_2850 == 1'd1) | ((or_ln135_2_reg_2859 == 1'd1) | (grp_fu_811_p2 == 1'd1))))) | ((1'b1 == ap_CS_fsm_state16) & ((or_ln147_reg_2814 == 1'd1) | (grp_fu_811_p2 == 1'd1))) | ((1'b1 == ap_CS_fsm_state14) & (((icmp_ln128_2_reg_2802 == 1'd1) & (grp_fu_817_p2 == 1'd0)) | ((icmp_ln128_reg_2794 == 1'd1) & (icmp_ln128_1_reg_2798 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state7) & ((or_ln65_reg_2708 == 1'd1) | (grp_fu_811_p2 == 1'd1))) | ((1'b1 == ap_CS_fsm_state36) & (grp_fu_793_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state27) & (grp_fu_793_p2 == 1'd0)) | ((grp_fu_811_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25) & (grp_fu_793_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state8) & (fmt_0_reg_529 == 1'd0) & (grp_fu_817_p2 == 1'd0) & (grp_fu_793_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state5) & (((icmp_ln60_fu_959_p2 == 1'd1) & (icmp_ln55_reg_2682 == 1'd0)) | ((icmp_ln60_fu_959_p2 == 1'd1) & (grp_fu_793_p2 == 1'd0)))) | ((icmp_ln73_fu_1035_p2 == 1'd1) & (grp_fu_793_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8) & (fmt_0_reg_529 == 1'd0)) | ((1'b1 == ap_CS_fsm_state32) & ((grp_fu_811_p2 == 1'd1) | (or_ln195_reg_3010 == 1'd1))) | ((1'b1 == ap_CS_fsm_state29) & ((grp_fu_811_p2 == 1'd1) | (or_ln184_reg_2975 == 1'd1))) | ((grp_fu_811_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24)) | (~(value_r_q0 == 8'd70) & ~(value_r_q0 == 8'd83) & ~(value_r_q0 == 8'd79) & ~(value_r_q0 == 8'd78) & ~(value_r_q0 == 8'd68) & ~(value_r_q0 == 8'd74) & ~(value_r_q0 == 8'd77) & ~(value_r_q0 == 8'd65) & (1'b1 == ap_CS_fsm_state9)))) begin
        p_0_reg_719 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (((fmt_0_reg_529 == 1'd1) & (icmp_ln60_fu_959_p2 == 1'd0) & (icmp_ln55_reg_2682 == 1'd0)) | ((fmt_0_reg_529 == 1'd1) & (icmp_ln60_fu_959_p2 == 1'd0) & (grp_fu_793_p2 == 1'd0))))) begin
        p_286_reg_569 <= add_ln55_3_fu_940_p2;
    end else if (((1'b1 == ap_CS_fsm_state8) & (((grp_fu_817_p2 == 1'd1) & (fmt_0_reg_529 == 1'd0) & (grp_fu_793_p2 == 1'd0)) | ((grp_fu_793_p2 == 1'd1) & (fmt_0_reg_529 == 1'd0) & (icmp_ln73_fu_1035_p2 == 1'd0))))) begin
        p_286_reg_569 <= add_ln85_fu_1041_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln128_2_reg_2802 == 1'd0) & (icmp_ln128_reg_2794 == 1'd0))) begin
                p_488_reg_638[1] <= 1'b0;
        p_488_reg_638[2] <= 1'b1;
        p_488_reg_638[3] <= 1'b0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
                p_488_reg_638[1] <= 1'b1;
        p_488_reg_638[2] <= 1'b1;
        p_488_reg_638[3] <= 1'b0;
    end else if (((icmp_ln128_reg_2794 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
                p_488_reg_638[1] <= 1'b0;
        p_488_reg_638[2] <= 1'b0;
        p_488_reg_638[3] <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        year_1_reg_654 <= zext_ln152_fu_1258_p1;
    end else if (((icmp_ln128_reg_2794 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        year_1_reg_654 <= year_4_reg_2871;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (or_ln206_reg_3051 == 1'd0) & (icmp_ln156_reg_2890 == 1'd0) & (grp_fu_811_p2 == 1'd0))) begin
        year_2_reg_708 <= year_1_reg_654;
    end else if (((icmp_ln156_reg_2890 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        year_2_reg_708 <= year_5_reg_3116;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        add_ln132_1_reg_2876 <= add_ln132_1_fu_1353_p2;
        icmp_ln156_reg_2890 <= icmp_ln156_fu_1364_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) & (grp_fu_811_p2 == 1'd0))) begin
        add_ln158_1_reg_2913 <= add_ln158_1_fu_1387_p2;
        select_ln157_1_reg_2918 <= select_ln157_1_fu_1392_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        add_ln158_reg_2900 <= add_ln158_fu_1370_p2;
        icmp_ln157_reg_2894 <= grp_fu_793_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        add_ln188_5_reg_2997 <= add_ln188_5_fu_1655_p2;
        zext_ln188_4_reg_2992[9 : 0] <= zext_ln188_4_fu_1651_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        add_ln199_1_reg_3032 <= add_ln199_1_fu_1792_p2;
        add_ln199_4_reg_3037 <= add_ln199_4_fu_1804_p2;
        add_ln199_reg_3027[5 : 1] <= add_ln199_fu_1786_p2[5 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (or_ln206_reg_3051 == 1'd0) & (grp_fu_811_p2 == 1'd0))) begin
        add_ln210_5_reg_3068 <= add_ln210_5_fu_1930_p2;
        zext_ln210_4_reg_3063[9 : 0] <= zext_ln210_4_fu_1926_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        add_ln255_4_reg_3209 <= add_ln255_4_fu_2508_p2;
        add_ln255_reg_3204 <= grp_fu_2601_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        add_ln255_5_reg_3214 <= add_ln255_5_fu_2521_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        add_ln255_8_reg_3219 <= add_ln255_8_fu_2532_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln44_reg_2645 <= add_ln44_fu_889_p2;
        icmp_ln44_reg_2641 <= icmp_ln44_fu_884_p2;
        p_0_rec_cast_reg_2630[62 : 0] <= p_0_rec_cast_fu_879_p1[62 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln55_1_reg_2672 <= add_ln55_1_fu_919_p2;
        add_ln55_reg_2667 <= add_ln55_fu_913_p2;
        icmp_ln55_reg_2682 <= icmp_ln55_fu_925_p2;
        p_reg_2677 <= add_ln55_1_fu_919_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & ((icmp_ln55_reg_2682 == 1'd0) | (grp_fu_793_p2 == 1'd0)))) begin
        add_ln60_reg_2699 <= add_ln60_fu_950_p2;
        p_0_sum_reg_2694 <= p_0_sum_fu_945_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (or_ln65_reg_2708 == 1'd0) & (grp_fu_811_p2 == 1'd0))) begin
        add_ln70_reg_2725 <= add_ln70_fu_1025_p2;
        day_reg_2720 <= day_fu_1019_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (or_ln230_1_fu_2150_p2 == 1'd0))) begin
        and_ln234_reg_3130 <= and_ln234_fu_2168_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (((grp_fu_817_p2 == 1'd1) & (fmt_0_reg_529 == 1'd0) & (grp_fu_793_p2 == 1'd0)) | ((grp_fu_793_p2 == 1'd1) & (fmt_0_reg_529 == 1'd0) & (icmp_ln73_fu_1035_p2 == 1'd0))))) begin
        day_0_reg_579 <= day_reg_2720;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        empty_reg_3181 <= empty_fu_2322_p1;
        mul462_reg_3176 <= mul462_fu_2586_p2;
        tmp_2_reg_3171 <= {{year_7_fu_2294_p3[17:2]}};
        tmp_3_reg_3186 <= year_7_fu_2294_p3[32'd17];
        tmp_7_reg_3194 <= {{mul462_fu_2586_p2[39:28]}};
        tmp_reg_3166 <= year_7_fu_2294_p3[32'd17];
        trunc_ln255_5_reg_3199 <= {{mul_ln255_4_fu_2594_p2[27:18]}};
        year_7_reg_3160 <= year_7_fu_2294_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln128_reg_2794 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        icmp_ln128_1_reg_2798 <= grp_fu_793_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & ((grp_fu_793_p2 == 1'd1) | (icmp_ln128_reg_2794 == 1'd0)))) begin
        icmp_ln128_2_reg_2802 <= icmp_ln128_2_fu_1142_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & ((reg_853 == 8'd74) | ((reg_853 == 8'd70) | ((reg_853 == 8'd77) | ((reg_853 == 8'd65) | ((reg_853 == 8'd83) | ((reg_853 == 8'd79) | ((reg_853 == 8'd78) | (reg_853 == 8'd68)))))))))) begin
        icmp_ln128_reg_2794 <= icmp_ln128_fu_1136_p2;
        p_2_reg_2789 <= zext_ln126_1_fu_1131_p1;
        zext_ln126_reg_2783[3 : 0] <= zext_ln126_fu_1121_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (or_ln147_reg_2814 == 1'd0) & (grp_fu_811_p2 == 1'd0))) begin
        icmp_ln152_reg_2831 <= icmp_ln152_fu_1236_p2;
        year_reg_2826 <= year_fu_1224_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln234_fu_2168_p2) & (1'b1 == ap_CS_fsm_state41) & (or_ln230_1_fu_2150_p2 == 1'd0))) begin
        icmp_ln235_reg_3138 <= icmp_ln235_fu_2180_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (or_ln230_1_fu_2150_p2 == 1'd0) & (1'd0 == and_ln234_fu_2168_p2))) begin
        icmp_ln239_reg_3134 <= icmp_ln239_fu_2174_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state61) & (((icmp_ln239_reg_3134 == 1'd1) & (1'd0 == and_ln234_reg_3130)) | ((or_ln235_fu_2218_p2 == 1'd1) & (icmp_ln235_reg_3138 == 1'd1) & (1'd1 == and_ln234_reg_3130))))) begin
        icmp_ln248_reg_3145 <= icmp_ln248_fu_2229_p2;
        mul_ln255_1_reg_3150 <= mul_ln255_1_fu_2252_p2;
        sub_ln255_2_reg_3155[12 : 2] <= sub_ln255_2_fu_2283_p2[12 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        icmp_ln91_reg_2774 <= icmp_ln91_fu_1095_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        or_ln135_1_reg_2850 <= grp_fu_811_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        or_ln135_2_reg_2859 <= grp_fu_811_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        or_ln135_reg_2841 <= grp_fu_811_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        or_ln147_reg_2814 <= grp_fu_811_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        or_ln184_reg_2975 <= grp_fu_811_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        or_ln195_reg_3010 <= grp_fu_811_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        or_ln206_reg_3051 <= grp_fu_811_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        or_ln219_1_reg_3095 <= grp_fu_811_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        or_ln219_2_reg_3104 <= grp_fu_811_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        or_ln219_reg_3086 <= grp_fu_811_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        or_ln65_reg_2708 <= grp_fu_811_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state9))) begin
        reg_853 <= value_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state19) | ((1'b1 == ap_CS_fsm_state32) & (or_ln195_reg_3010 == 1'd0)) | ((1'b1 == ap_CS_fsm_state29) & (or_ln184_reg_2975 == 1'd0)))) begin
        reg_857 <= value_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state20))) begin
        reg_861 <= value_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & ((icmp_ln44_reg_2641 == 1'd0) | ((icmp_ln45_fu_895_p2 == 1'd1) | (grp_fu_793_p2 == 1'd1))))) begin
        select_ln55_reg_2656 <= select_ln55_fu_901_p3;
        trunc_ln55_reg_2661 <= trunc_ln55_fu_909_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (or_ln135_2_reg_2859 == 1'd0) & (or_ln135_1_reg_2850 == 1'd0) & (or_ln135_reg_2841 == 1'd0) & (grp_fu_811_p2 == 1'd0))) begin
        year_4_reg_2871 <= year_4_fu_1344_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) & (or_ln219_2_reg_3104 == 1'd0) & (or_ln219_1_reg_3095 == 1'd0) & (or_ln219_reg_3086 == 1'd0) & (grp_fu_811_p2 == 1'd0))) begin
        year_5_reg_3116 <= year_5_fu_2116_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        zext_ln180_reg_2962[9 : 0] <= zext_ln180_fu_1506_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        zext_ln230_reg_3121[16 : 0] <= zext_ln230_fu_2125_p1[16 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        zext_ln44_reg_2625[10 : 0] <= zext_ln44_fu_875_p1[10 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln44_reg_2641 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        if (((grp_fu_793_p2 == 1'd1) & (icmp_ln45_fu_895_p2 == 1'd0))) begin
            ap_phi_mux_fmt_0_phi_fu_533_p6 = 1'd1;
        end else if ((icmp_ln45_fu_895_p2 == 1'd1)) begin
            ap_phi_mux_fmt_0_phi_fu_533_p6 = 1'd0;
        end else begin
            ap_phi_mux_fmt_0_phi_fu_533_p6 = fmt_0_reg_529;
        end
    end else begin
        ap_phi_mux_fmt_0_phi_fu_533_p6 = fmt_0_reg_529;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (fmt_0_reg_529 == 1'd0))) begin
        if (((grp_fu_817_p2 == 1'd1) & (grp_fu_793_p2 == 1'd0))) begin
            ap_phi_mux_fmt_1_phi_fu_560_p4 = 2'd2;
        end else if (((grp_fu_793_p2 == 1'd1) & (icmp_ln73_fu_1035_p2 == 1'd0))) begin
            ap_phi_mux_fmt_1_phi_fu_560_p4 = 2'd1;
        end else begin
            ap_phi_mux_fmt_1_phi_fu_560_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_fmt_1_phi_fu_560_p4 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln156_reg_2890 == 1'd1) & (1'b1 == ap_CS_fsm_state26) & (icmp_ln175_fu_1481_p2 == 1'd0))) begin
        ap_phi_mux_mem_index_phi197_phi_fu_689_p4 = mem_index_phi_reg_677;
    end else begin
        ap_phi_mux_mem_index_phi197_phi_fu_689_p4 = mem_index_phi197_reg_686;
    end
end

always @ (*) begin
    if (((reg_853 == 8'd74) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln91_reg_2774 == 1'd0))) begin
        ap_phi_mux_month_0_phi_fu_611_p18 = select_ln91_fu_1112_p3;
    end else begin
        ap_phi_mux_month_0_phi_fu_611_p18 = month_0_reg_602;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (((grp_fu_817_p2 == 1'd1) & (fmt_0_reg_529 == 1'd0) & (grp_fu_793_p2 == 1'd0)) | ((grp_fu_793_p2 == 1'd1) & (fmt_0_reg_529 == 1'd0) & (icmp_ln73_fu_1035_p2 == 1'd0))))) begin
        ap_phi_mux_p_286_phi_fu_572_p4 = add_ln85_fu_1041_p2;
    end else begin
        ap_phi_mux_p_286_phi_fu_572_p4 = p_286_reg_569;
    end
end

always @ (*) begin
    if (((icmp_ln128_reg_2794 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        ap_phi_mux_p_488_phi_fu_643_p6 = 4'd8;
    end else begin
        ap_phi_mux_p_488_phi_fu_643_p6 = p_488_reg_638;
    end
end

always @ (*) begin
    if (((icmp_ln156_reg_2890 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        ap_phi_mux_year_2_phi_fu_711_p4 = year_5_reg_3116;
    end else begin
        ap_phi_mux_year_2_phi_fu_711_p4 = year_2_reg_708;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln235_fu_2180_p2 == 1'd1) & (1'd1 == and_ln234_fu_2168_p2) & (1'b1 == ap_CS_fsm_state41) & (or_ln230_1_fu_2150_p2 == 1'd0))) begin
        grp_fu_2186_ap_start = 1'b1;
    end else begin
        grp_fu_2186_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln235_fu_2180_p2 == 1'd1) & (1'd1 == and_ln234_fu_2168_p2) & (1'b1 == ap_CS_fsm_state41) & (or_ln230_1_fu_2150_p2 == 1'd0))) begin
        grp_fu_2192_ap_start = 1'b1;
    end else begin
        grp_fu_2192_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        value_r_address0 = select_ln219_3_fu_2052_p3;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        value_r_address0 = select_ln219_2_fu_2027_p3;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        value_r_address0 = select_ln219_1_fu_2002_p3;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        value_r_address0 = select_ln219_fu_1977_p3;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        value_r_address0 = select_ln215_fu_1952_p3;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        value_r_address0 = select_ln206_1_fu_1851_p3;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        value_r_address0 = select_ln206_fu_1826_p3;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        value_r_address0 = select_ln202_fu_1727_p3;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        value_r_address0 = select_ln195_1_fu_1702_p3;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        value_r_address0 = select_ln195_fu_1677_p3;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        value_r_address0 = select_ln191_fu_1576_p3;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        value_r_address0 = select_ln184_1_fu_1551_p3;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        value_r_address0 = select_ln184_fu_1526_p3;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        value_r_address0 = select_ln180_fu_1497_p3;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        value_r_address0 = zext_ln157_1_fu_1398_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        value_r_address0 = zext_ln157_fu_1382_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        value_r_address0 = zext_ln132_2_fu_1359_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        value_r_address0 = zext_ln135_2_fu_1284_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        value_r_address0 = zext_ln135_1_fu_1273_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        value_r_address0 = zext_ln135_fu_1262_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        value_r_address0 = zext_ln147_fu_1159_p1;
    end else if ((((1'b1 == ap_CS_fsm_state14) & (((icmp_ln128_1_reg_2798 == 1'd1) & (icmp_ln128_reg_2794 == 1'd1) & (icmp_ln128_2_reg_2802 == 1'd0)) | ((icmp_ln128_1_reg_2798 == 1'd1) & (icmp_ln128_reg_2794 == 1'd1) & (grp_fu_817_p2 == 1'd1)))) | ((icmp_ln128_2_reg_2802 == 1'd1) & (grp_fu_817_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14) & (icmp_ln128_reg_2794 == 1'd0)))) begin
        value_r_address0 = zext_ln132_fu_1154_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        value_r_address0 = p_2_reg_2789;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        value_r_address0 = zext_ln126_1_fu_1131_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        value_r_address0 = zext_ln91_1_fu_1101_p1;
    end else if (((value_r_q0 == 8'd74) & (1'b1 == ap_CS_fsm_state9))) begin
        value_r_address0 = zext_ln91_fu_1062_p1;
    end else if (((value_r_q0 == 8'd77) & (1'b1 == ap_CS_fsm_state9))) begin
        value_r_address0 = zext_ln99_fu_1057_p1;
    end else if (((value_r_q0 == 8'd65) & (1'b1 == ap_CS_fsm_state9))) begin
        value_r_address0 = zext_ln103_fu_1052_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        value_r_address0 = zext_ln55_fu_1047_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        value_r_address0 = add_ln70_fu_1025_p2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        value_r_address0 = zext_ln65_fu_970_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        value_r_address0 = p_reg_2677;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        value_r_address0 = add_ln55_1_fu_919_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        value_r_address0 = p_0_rec_cast_fu_879_p1;
    end else begin
        value_r_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state14) & (((icmp_ln128_1_reg_2798 == 1'd1) & (icmp_ln128_reg_2794 == 1'd1) & (icmp_ln128_2_reg_2802 == 1'd0)) | ((icmp_ln128_1_reg_2798 == 1'd1) & (icmp_ln128_reg_2794 == 1'd1) & (grp_fu_817_p2 == 1'd1)))) | ((icmp_ln128_2_reg_2802 == 1'd1) & (grp_fu_817_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14) & (icmp_ln128_reg_2794 == 1'd0)) | ((value_r_q0 == 8'd74) & (1'b1 == ap_CS_fsm_state9)) | ((value_r_q0 == 8'd77) & (1'b1 == ap_CS_fsm_state9)) | ((value_r_q0 == 8'd65) & (1'b1 == ap_CS_fsm_state9)))) begin
        value_r_ce0 = 1'b1;
    end else begin
        value_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & ((icmp_ln44_reg_2641 == 1'd0) | ((icmp_ln45_fu_895_p2 == 1'd1) | (grp_fu_793_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (((fmt_0_reg_529 == 1'd1) & (icmp_ln60_fu_959_p2 == 1'd0) & (icmp_ln55_reg_2682 == 1'd0)) | ((fmt_0_reg_529 == 1'd1) & (icmp_ln60_fu_959_p2 == 1'd0) & (grp_fu_793_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else if (((1'b1 == ap_CS_fsm_state5) & (((icmp_ln60_fu_959_p2 == 1'd0) & (fmt_0_reg_529 == 1'd0) & (icmp_ln55_reg_2682 == 1'd0)) | ((icmp_ln60_fu_959_p2 == 1'd0) & (fmt_0_reg_529 == 1'd0) & (grp_fu_793_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((1'b1 == ap_CS_fsm_state5) & (((icmp_ln60_fu_959_p2 == 1'd1) & (icmp_ln55_reg_2682 == 1'd0)) | ((icmp_ln60_fu_959_p2 == 1'd1) & (grp_fu_793_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & ((or_ln65_reg_2708 == 1'd1) | (grp_fu_811_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & ((fmt_0_reg_529 == 1'd1) | (((grp_fu_817_p2 == 1'd1) & (grp_fu_793_p2 == 1'd0)) | ((grp_fu_793_p2 == 1'd1) & (icmp_ln73_fu_1035_p2 == 1'd0)))))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end
        end
        ap_ST_fsm_state9 : begin
            if ((~(value_r_q0 == 8'd70) & ~(value_r_q0 == 8'd83) & ~(value_r_q0 == 8'd79) & ~(value_r_q0 == 8'd78) & ~(value_r_q0 == 8'd68) & ~(value_r_q0 == 8'd74) & ~(value_r_q0 == 8'd77) & ~(value_r_q0 == 8'd65) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else if (((1'b1 == ap_CS_fsm_state9) & ((value_r_q0 == 8'd70) | ((value_r_q0 == 8'd83) | ((value_r_q0 == 8'd79) | ((value_r_q0 == 8'd78) | (value_r_q0 == 8'd68))))))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if (((value_r_q0 == 8'd74) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln128_2_reg_2802 == 1'd0) & (icmp_ln128_reg_2794 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else if (((icmp_ln128_2_reg_2802 == 1'd1) & (grp_fu_817_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14) & (icmp_ln128_reg_2794 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((1'b1 == ap_CS_fsm_state14) & (((icmp_ln128_1_reg_2798 == 1'd1) & (icmp_ln128_reg_2794 == 1'd1) & (icmp_ln128_2_reg_2802 == 1'd0)) | ((icmp_ln128_1_reg_2798 == 1'd1) & (icmp_ln128_reg_2794 == 1'd1) & (grp_fu_817_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & ((or_ln147_reg_2814 == 1'd1) | (grp_fu_811_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state18 : begin
            if (((grp_fu_811_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((grp_fu_811_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & ((or_ln135_reg_2841 == 1'd1) | ((or_ln135_1_reg_2850 == 1'd1) | ((or_ln135_2_reg_2859 == 1'd1) | (grp_fu_811_p2 == 1'd1)))))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln156_fu_1364_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((grp_fu_811_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((grp_fu_811_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25) & (grp_fu_793_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln175_fu_1481_p2 == 1'd1) & (icmp_ln156_reg_2890 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            if (((1'b1 == ap_CS_fsm_state27) & (grp_fu_793_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((1'b1 == ap_CS_fsm_state29) & ((grp_fu_811_p2 == 1'd1) | (or_ln184_reg_2975 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((1'b1 == ap_CS_fsm_state30) & (grp_fu_847_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if (((1'b1 == ap_CS_fsm_state32) & ((grp_fu_811_p2 == 1'd1) | (or_ln195_reg_3010 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state33 : begin
            if (((1'b1 == ap_CS_fsm_state33) & (grp_fu_847_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((1'b1 == ap_CS_fsm_state35) & ((or_ln206_reg_3051 == 1'd1) | (grp_fu_811_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else if (((1'b1 == ap_CS_fsm_state35) & (or_ln206_reg_3051 == 1'd0) & (icmp_ln156_reg_2890 == 1'd0) & (grp_fu_811_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state36 : begin
            if (((1'b1 == ap_CS_fsm_state36) & (grp_fu_793_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state37 : begin
            if (((grp_fu_811_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state38 : begin
            if (((grp_fu_811_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            if (((1'b1 == ap_CS_fsm_state40) & ((or_ln219_reg_3086 == 1'd1) | ((or_ln219_1_reg_3095 == 1'd1) | ((or_ln219_2_reg_3104 == 1'd1) | (grp_fu_811_p2 == 1'd1)))))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state41 : begin
            if (((icmp_ln235_fu_2180_p2 == 1'd1) & (1'd1 == and_ln234_fu_2168_p2) & (1'b1 == ap_CS_fsm_state41) & (or_ln230_1_fu_2150_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else if (((1'b1 == ap_CS_fsm_state41) & (((1'd1 == and_ln234_fu_2168_p2) & (icmp_ln235_fu_2180_p2 == 1'd0) & (or_ln230_1_fu_2150_p2 == 1'd0)) | ((icmp_ln239_fu_2174_p2 == 1'd1) & (or_ln230_1_fu_2150_p2 == 1'd0) & (1'd0 == and_ln234_fu_2168_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            if (((1'b1 == ap_CS_fsm_state61) & (((1'd1 == and_ln234_reg_3130) & (icmp_ln235_reg_3138 == 1'd0)) | ((1'd1 == and_ln234_reg_3130) & (or_ln235_fu_2218_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln126_fu_1125_p2 = (p_286_reg_569 + 11'd3);

assign add_ln132_1_fu_1353_p2 = (p_286_reg_569 + zext_ln132_1_fu_1349_p1);

assign add_ln132_fu_1148_p2 = (p_286_reg_569 + 11'd4);

assign add_ln135_1_fu_1267_p2 = (p_286_reg_569 + 11'd6);

assign add_ln135_2_fu_1278_p2 = (p_286_reg_569 + 11'd7);

assign add_ln142_1_fu_1329_p2 = (zext_ln142_3_fu_1309_p1 + grp_fu_2550_p3);

assign add_ln151_1_fu_1212_p2 = (10'd496 + zext_ln151_2_fu_1192_p1);

assign add_ln151_2_fu_1218_p2 = (zext_ln151_3_fu_1196_p1 + shl_ln151_fu_1200_p2);

assign add_ln151_5_fu_1230_p2 = (grp_fu_841_p2 + add_ln151_2_fu_1218_p2);

assign add_ln151_fu_1206_p2 = (zext_ln151_fu_1176_p1 + zext_ln151_1_fu_1188_p1);

assign add_ln158_1_fu_1387_p2 = (11'd2 + add_ln132_1_reg_2876);

assign add_ln158_2_fu_1435_p2 = (11'd3 + add_ln132_1_reg_2876);

assign add_ln158_fu_1370_p2 = (add_ln132_1_reg_2876 + 11'd1);

assign add_ln172_1_fu_1456_p2 = ($signed(7'd80) + $signed(trunc_ln172_1_fu_1446_p1));

assign add_ln172_fu_1450_p2 = (shl_ln172_fu_1413_p2 + zext_ln172_fu_1431_p1);

assign add_ln180_fu_1510_p2 = (mem_index_phi197_reg_686 + 11'd1);

assign add_ln184_fu_1535_p2 = (mem_index_phi197_reg_686 + 11'd2);

assign add_ln188_1_fu_1633_p2 = (10'd496 + zext_ln188_2_fu_1613_p1);

assign add_ln188_2_fu_1639_p2 = (shl_ln188_fu_1621_p2 + zext_ln188_3_fu_1617_p1);

assign add_ln188_5_fu_1655_p2 = (add_ln188_2_fu_1639_p2 + grp_fu_865_p2);

assign add_ln188_fu_1627_p2 = (zext_ln188_1_fu_1609_p1 + zext_ln188_fu_1597_p1);

assign add_ln189_fu_1560_p2 = (11'd3 + mem_index_phi197_reg_686);

assign add_ln191_fu_1661_p2 = (11'd4 + mem_index_phi197_reg_686);

assign add_ln195_fu_1686_p2 = (mem_index_phi197_reg_686 + 11'd5);

assign add_ln199_1_fu_1792_p2 = ($signed(6'd48) + $signed(trunc_ln199_5_fu_1772_p1));

assign add_ln199_2_fu_1798_p2 = (shl_ln199_fu_1780_p2 + zext_ln199_fu_1776_p1);

assign add_ln199_4_fu_1804_p2 = (add_ln199_2_fu_1798_p2 + grp_fu_865_p2);

assign add_ln199_fu_1786_p2 = (trunc_ln199_2_fu_1764_p3 + trunc_ln199_1_fu_1740_p3);

assign add_ln200_fu_1711_p2 = (11'd6 + mem_index_phi197_reg_686);

assign add_ln202_fu_1810_p2 = (11'd7 + mem_index_phi197_reg_686);

assign add_ln206_fu_1835_p2 = (mem_index_phi197_reg_686 + 11'd8);

assign add_ln210_1_fu_1908_p2 = (10'd496 + zext_ln210_2_fu_1888_p1);

assign add_ln210_2_fu_1914_p2 = (zext_ln210_3_fu_1892_p1 + shl_ln210_fu_1896_p2);

assign add_ln210_5_fu_1930_p2 = (grp_fu_841_p2 + add_ln210_2_fu_1914_p2);

assign add_ln210_fu_1902_p2 = (zext_ln210_fu_1872_p1 + zext_ln210_1_fu_1884_p1);

assign add_ln213_fu_1936_p2 = (mem_index_phi197_reg_686 + 11'd9);

assign add_ln215_fu_1961_p2 = (mem_index_phi197_reg_686 + 11'd10);

assign add_ln219_1_fu_2011_p2 = (mem_index_phi197_reg_686 + 11'd12);

assign add_ln219_2_fu_2036_p2 = (mem_index_phi197_reg_686 + 11'd13);

assign add_ln219_fu_1986_p2 = (mem_index_phi197_reg_686 + 11'd11);

assign add_ln226_1_fu_2101_p2 = (zext_ln226_3_fu_2081_p1 + grp_fu_2568_p3);

assign add_ln255_1_fu_2514_p2 = ($signed(zext_ln180_reg_2962) + $signed(add_ln255_reg_3204));

assign add_ln255_2_fu_2493_p2 = (select_ln255_2_fu_2486_p3 + empty_11_fu_2449_p3);

assign add_ln255_3_fu_2499_p2 = ($signed(10'd994) + $signed(trunc_ln255_5_reg_3199));

assign add_ln255_4_fu_2508_p2 = (add_ln255_2_fu_2493_p2 + zext_ln255_3_fu_2504_p1);

assign add_ln255_5_fu_2521_p2 = ($signed(add_ln255_1_fu_2514_p2) + $signed(sext_ln255_3_fu_2518_p1));

assign add_ln255_6_fu_2258_p2 = (add_ln199_reg_3027 + add_ln199_1_reg_3032);

assign add_ln255_8_fu_2532_p2 = (mul_ln255_2_fu_2527_p2 + zext_ln210_4_reg_3063);

assign add_ln255_9_fu_2540_p2 = ($signed(sext_ln255_4_fu_2537_p1) + $signed(add_ln255_8_reg_3219));

assign add_ln44_fu_889_p2 = (p_0_rec_reg_517 + 63'd1);

assign add_ln55_1_fu_919_p2 = (add_ln55_fu_913_p2 + p_0_rec_cast_reg_2630);

assign add_ln55_2_fu_934_p2 = (11'd1 + trunc_ln55_1_fu_930_p1);

assign add_ln55_3_fu_940_p2 = (trunc_ln55_reg_2661 + add_ln55_2_fu_934_p2);

assign add_ln55_fu_913_p2 = (p_0_pn_rec_reg_545 + 64'd1);

assign add_ln60_fu_950_p2 = (trunc_ln55_1_fu_930_p1 + trunc_ln55_reg_2661);

assign add_ln65_fu_965_p2 = (add_ln60_reg_2699 + 11'd2);

assign add_ln69_1_fu_1013_p2 = (10'd496 + zext_ln69_2_fu_1003_p1);

assign add_ln69_fu_1007_p2 = (zext_ln69_1_fu_999_p1 + zext_ln69_fu_987_p1);

assign add_ln70_fu_1025_p2 = (64'd3 + p_0_sum_reg_2694);

assign add_ln85_fu_1041_p2 = (add_ln60_reg_2699 + 11'd4);

assign and_ln234_fu_2168_p2 = (icmp_ln234_fu_2156_p2 & icmp_ln234_1_fu_2162_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_return = p_0_reg_719;

assign day_3_fu_1407_p2 = ($signed(7'd80) + $signed(trunc_ln165_fu_1403_p1));

assign day_4_fu_1462_p2 = (add_ln172_1_fu_1456_p2 + add_ln172_fu_1450_p2);

assign day_fu_1019_p2 = (add_ln69_fu_1007_p2 + add_ln69_1_fu_1013_p2);

assign empty_10_fu_2436_p3 = ((tmp_3_reg_3186[0:0] === 1'b1) ? tmp_21_fu_2419_p1 : tmp_22_fu_2432_p1);

assign empty_11_fu_2449_p3 = ((tmp_3_reg_3186[0:0] === 1'b1) ? tmp_21_fu_2419_p1 : neg_ti468_fu_2443_p2);

assign empty_fu_2322_p1 = mul462_fu_2586_p2[38:0];

assign grp_fu_2186_p1 = 17'd100;

assign grp_fu_2192_p1 = 17'd400;

assign grp_fu_2550_p0 = 16'd1000;

assign grp_fu_2550_p1 = grp_fu_2550_p10;

assign grp_fu_2550_p10 = reg_853;

assign grp_fu_2550_p2 = grp_fu_2550_p20;

assign grp_fu_2550_p20 = shl_ln142_1_fu_1313_p3;

assign grp_fu_2559_p0 = 16'd100;

assign grp_fu_2559_p1 = grp_fu_2559_p10;

assign grp_fu_2559_p10 = reg_857;

assign grp_fu_2559_p2 = ($signed(17'd77744) + $signed(zext_ln142_5_fu_1325_p1));

assign grp_fu_2568_p0 = 16'd1000;

assign grp_fu_2568_p1 = grp_fu_2568_p10;

assign grp_fu_2568_p10 = reg_853;

assign grp_fu_2568_p2 = grp_fu_2568_p20;

assign grp_fu_2568_p20 = shl_ln226_1_fu_2085_p3;

assign grp_fu_2577_p0 = 16'd100;

assign grp_fu_2577_p1 = grp_fu_2577_p10;

assign grp_fu_2577_p10 = reg_857;

assign grp_fu_2577_p2 = ($signed(17'd77744) + $signed(zext_ln226_5_fu_2097_p1));

assign grp_fu_2609_p0 = 23'd3600;

assign grp_fu_2609_p1 = zext_ln188_4_reg_2992;

assign grp_fu_793_p2 = ((value_r_q0 == 8'd32) ? 1'b1 : 1'b0);

assign grp_fu_799_p2 = (($signed(value_r_q0) < $signed(8'd48)) ? 1'b1 : 1'b0);

assign grp_fu_805_p2 = (($signed(value_r_q0) > $signed(8'd57)) ? 1'b1 : 1'b0);

assign grp_fu_811_p2 = (grp_fu_805_p2 | grp_fu_799_p2);

assign grp_fu_817_p2 = ((value_r_q0 == 8'd45) ? 1'b1 : 1'b0);

assign grp_fu_823_p2 = (p_286_reg_569 + 11'd1);

assign grp_fu_829_p2 = (p_286_reg_569 + 11'd2);

assign grp_fu_835_p2 = (p_286_reg_569 + 11'd5);

assign grp_fu_841_p2 = ($signed(8'd240) + $signed(value_r_q0));

assign grp_fu_847_p2 = ((value_r_q0 == 8'd58) ? 1'b1 : 1'b0);

assign grp_fu_865_p2 = ($signed(8'd240) + $signed(reg_857));

assign hour_fu_1645_p2 = (add_ln188_1_fu_1633_p2 + add_ln188_fu_1627_p2);

assign icmp_ln103_fu_1067_p2 = ((value_r_q0 == 8'd112) ? 1'b1 : 1'b0);

assign icmp_ln128_2_fu_1142_p2 = ((fmt_2_reg_591 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln128_fu_1136_p2 = ((fmt_2_reg_591 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln152_fu_1236_p2 = (($signed(add_ln151_5_fu_1230_p2) < $signed(8'd70)) ? 1'b1 : 1'b0);

assign icmp_ln156_fu_1364_p2 = ((fmt_2_reg_591 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln175_fu_1481_p2 = (($signed(sub_ln175_fu_1476_p2) < $signed(12'd14)) ? 1'b1 : 1'b0);

assign icmp_ln180_1_fu_1491_p2 = ((ap_phi_mux_mem_index_phi197_phi_fu_689_p4 > 11'd999) ? 1'b1 : 1'b0);

assign icmp_ln184_4_fu_1520_p2 = ((add_ln180_fu_1510_p2 > 11'd999) ? 1'b1 : 1'b0);

assign icmp_ln184_5_fu_1545_p2 = ((add_ln184_fu_1535_p2 > 11'd999) ? 1'b1 : 1'b0);

assign icmp_ln191_1_fu_1570_p2 = ((add_ln189_fu_1560_p2 > 11'd999) ? 1'b1 : 1'b0);

assign icmp_ln195_4_fu_1671_p2 = ((add_ln191_fu_1661_p2 > 11'd999) ? 1'b1 : 1'b0);

assign icmp_ln195_5_fu_1696_p2 = ((add_ln195_fu_1686_p2 > 11'd999) ? 1'b1 : 1'b0);

assign icmp_ln202_1_fu_1721_p2 = ((add_ln200_fu_1711_p2 > 11'd999) ? 1'b1 : 1'b0);

assign icmp_ln206_4_fu_1820_p2 = ((add_ln202_fu_1810_p2 > 11'd999) ? 1'b1 : 1'b0);

assign icmp_ln206_5_fu_1845_p2 = ((add_ln206_fu_1835_p2 > 11'd999) ? 1'b1 : 1'b0);

assign icmp_ln215_1_fu_1946_p2 = ((add_ln213_fu_1936_p2 > 11'd999) ? 1'b1 : 1'b0);

assign icmp_ln219_10_fu_2021_p2 = ((add_ln219_1_fu_2011_p2 > 11'd999) ? 1'b1 : 1'b0);

assign icmp_ln219_11_fu_2046_p2 = ((add_ln219_2_fu_2036_p2 > 11'd999) ? 1'b1 : 1'b0);

assign icmp_ln219_8_fu_1971_p2 = ((add_ln215_fu_1961_p2 > 11'd999) ? 1'b1 : 1'b0);

assign icmp_ln219_9_fu_1996_p2 = ((add_ln219_fu_1986_p2 > 11'd999) ? 1'b1 : 1'b0);

assign icmp_ln230_1_fu_2134_p2 = (($signed(add_ln199_4_reg_3037) > $signed(8'd59)) ? 1'b1 : 1'b0);

assign icmp_ln230_2_fu_2139_p2 = (($signed(add_ln210_5_reg_3068) > $signed(8'd59)) ? 1'b1 : 1'b0);

assign icmp_ln230_fu_2129_p2 = (($signed(add_ln188_5_reg_2997) > $signed(8'd23)) ? 1'b1 : 1'b0);

assign icmp_ln234_1_fu_2162_p2 = ((month_0_reg_602 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln234_fu_2156_p2 = ((day_2_reg_697 == 10'd29) ? 1'b1 : 1'b0);

assign icmp_ln235_1_fu_2202_p2 = ((trunc_ln235_fu_2198_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln235_2_fu_2212_p2 = ((trunc_ln235_1_fu_2208_p1 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln235_fu_2180_p2 = ((trunc_ln230_fu_2121_p1 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln239_fu_2174_p2 = ((day_2_reg_697 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln248_fu_2229_p2 = (($signed(month_fu_2224_p2) < $signed(5'd1)) ? 1'b1 : 1'b0);

assign icmp_ln44_fu_884_p2 = (($signed(p_0_rec_cast_fu_879_p1) < $signed(len)) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_895_p2 = ((value_r_q0 == 8'd44) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_925_p2 = (($signed(add_ln55_1_fu_919_p2) < $signed(len)) ? 1'b1 : 1'b0);

assign icmp_ln60_fu_959_p2 = (($signed(sub_ln60_fu_955_p2) < $signed(64'd18)) ? 1'b1 : 1'b0);

assign icmp_ln73_fu_1035_p2 = (($signed(sub_ln73_fu_1031_p2) < $signed(64'd18)) ? 1'b1 : 1'b0);

assign icmp_ln91_1_fu_1106_p2 = ((value_r_q0 == 8'd110) ? 1'b1 : 1'b0);

assign icmp_ln91_fu_1095_p2 = ((value_r_q0 == 8'd97) ? 1'b1 : 1'b0);

assign icmp_ln99_fu_1081_p2 = ((value_r_q0 == 8'd114) ? 1'b1 : 1'b0);

assign month_1_fu_2235_p2 = (5'd11 + zext_ln126_reg_2783);

assign month_2_fu_2240_p3 = ((icmp_ln248_fu_2229_p2[0:0] === 1'b1) ? month_1_fu_2235_p2 : month_fu_2224_p2);

assign month_fu_2224_p2 = ($signed(5'd31) + $signed(zext_ln126_reg_2783));

assign mul462_fu_2586_p0 = 40'd671089;

assign mul_ln255_1_fu_2252_p1 = mul_ln255_1_fu_2252_p10;

assign mul_ln255_1_fu_2252_p10 = month_2_fu_2240_p3;

assign mul_ln255_1_fu_2252_p2 = (14'd367 * mul_ln255_1_fu_2252_p1);

assign mul_ln255_2_fu_2527_p2 = ($signed({{1'b0}, {32'd86400}}) * $signed(add_ln255_5_reg_3214));

assign mul_ln255_4_fu_2594_p0 = 30'd21846;

assign mul_ln255_4_fu_2594_p1 = mul_ln255_4_fu_2594_p10;

assign mul_ln255_4_fu_2594_p10 = mul_ln255_1_reg_3150;

assign neg_mul463_fu_2404_p2 = (39'd0 - empty_reg_3181);

assign neg_ti468_fu_2443_p2 = (19'd0 - empty_10_fu_2436_p3);

assign or_ln230_1_fu_2150_p2 = (or_ln230_fu_2144_p2 | icmp_ln230_fu_2129_p2);

assign or_ln230_fu_2144_p2 = (icmp_ln230_2_fu_2139_p2 | icmp_ln230_1_fu_2134_p2);

assign or_ln235_fu_2218_p2 = (icmp_ln235_2_fu_2212_p2 | icmp_ln235_1_fu_2202_p2);

assign p_0_rec_cast_fu_879_p1 = p_0_rec_reg_517;

assign p_0_sum_fu_945_p2 = (p_0_rec_cast_reg_2630 + p_0_pn_rec_reg_545);

assign sec_fu_1920_p2 = (add_ln210_fu_1902_p2 + add_ln210_1_fu_1908_p2);

assign select_ln103_fu_1073_p3 = ((icmp_ln103_fu_1067_p2[0:0] === 1'b1) ? 4'd3 : 4'd7);

assign select_ln152_fu_1245_p3 = ((icmp_ln152_reg_2831[0:0] === 1'b1) ? 12'd2000 : 12'd1900);

assign select_ln157_1_fu_1392_p3 = ((icmp_ln157_reg_2894[0:0] === 1'b1) ? add_ln158_1_fu_1387_p2 : add_ln158_reg_2900);

assign select_ln157_2_fu_1440_p3 = ((icmp_ln157_reg_2894[0:0] === 1'b1) ? add_ln158_2_fu_1435_p2 : add_ln158_1_reg_2913);

assign select_ln157_fu_1375_p3 = ((grp_fu_793_p2[0:0] === 1'b1) ? add_ln158_fu_1370_p2 : add_ln132_1_reg_2876);

assign select_ln180_fu_1497_p3 = ((icmp_ln180_1_fu_1491_p2[0:0] === 1'b1) ? 64'd999 : zext_ln180_1_fu_1487_p1);

assign select_ln184_1_fu_1551_p3 = ((icmp_ln184_5_fu_1545_p2[0:0] === 1'b1) ? 64'd999 : zext_ln184_fu_1541_p1);

assign select_ln184_fu_1526_p3 = ((icmp_ln184_4_fu_1520_p2[0:0] === 1'b1) ? 64'd999 : zext_ln180_2_fu_1516_p1);

assign select_ln191_fu_1576_p3 = ((icmp_ln191_1_fu_1570_p2[0:0] === 1'b1) ? 64'd999 : zext_ln189_fu_1566_p1);

assign select_ln195_1_fu_1702_p3 = ((icmp_ln195_5_fu_1696_p2[0:0] === 1'b1) ? 64'd999 : zext_ln195_fu_1692_p1);

assign select_ln195_fu_1677_p3 = ((icmp_ln195_4_fu_1671_p2[0:0] === 1'b1) ? 64'd999 : zext_ln191_fu_1667_p1);

assign select_ln202_fu_1727_p3 = ((icmp_ln202_1_fu_1721_p2[0:0] === 1'b1) ? 64'd999 : zext_ln200_fu_1717_p1);

assign select_ln206_1_fu_1851_p3 = ((icmp_ln206_5_fu_1845_p2[0:0] === 1'b1) ? 64'd999 : zext_ln206_fu_1841_p1);

assign select_ln206_fu_1826_p3 = ((icmp_ln206_4_fu_1820_p2[0:0] === 1'b1) ? 64'd999 : zext_ln202_fu_1816_p1);

assign select_ln215_fu_1952_p3 = ((icmp_ln215_1_fu_1946_p2[0:0] === 1'b1) ? 64'd999 : zext_ln213_fu_1942_p1);

assign select_ln219_1_fu_2002_p3 = ((icmp_ln219_9_fu_1996_p2[0:0] === 1'b1) ? 64'd999 : zext_ln219_fu_1992_p1);

assign select_ln219_2_fu_2027_p3 = ((icmp_ln219_10_fu_2021_p2[0:0] === 1'b1) ? 64'd999 : zext_ln219_1_fu_2017_p1);

assign select_ln219_3_fu_2052_p3 = ((icmp_ln219_11_fu_2046_p2[0:0] === 1'b1) ? 64'd999 : zext_ln219_2_fu_2042_p1);

assign select_ln219_fu_1977_p3 = ((icmp_ln219_8_fu_1971_p2[0:0] === 1'b1) ? 64'd999 : zext_ln215_fu_1967_p1);

assign select_ln255_1_fu_2473_p3 = ((tmp_3_reg_3186[0:0] === 1'b1) ? sext_ln255_6_fu_2466_p1 : sext_ln255_7_fu_2470_p1);

assign select_ln255_2_fu_2486_p3 = ((tmp_3_reg_3186[0:0] === 1'b1) ? sub_ln255_3_fu_2480_p2 : sext_ln255_7_fu_2470_p1);

assign select_ln255_fu_2393_p3 = ((tmp_reg_3166[0:0] === 1'b1) ? sub_ln255_1_fu_2380_p2 : zext_ln255_1_fu_2389_p1);

assign select_ln55_fu_901_p3 = ((ap_phi_mux_fmt_0_phi_fu_533_p6[0:0] === 1'b1) ? 2'd3 : 2'd0);

assign select_ln91_fu_1112_p3 = ((icmp_ln91_1_fu_1106_p2[0:0] === 1'b1) ? 4'd5 : 4'd6);

assign select_ln99_fu_1087_p3 = ((icmp_ln99_fu_1081_p2[0:0] === 1'b1) ? 4'd2 : 4'd4);

assign sext_ln255_1_fu_2386_p1 = $signed(tmp_2_reg_3171);

assign sext_ln255_3_fu_2518_p1 = $signed(add_ln255_4_reg_3209);

assign sext_ln255_4_fu_2537_p1 = $signed(sub_ln255_2_reg_3155);

assign sext_ln255_6_fu_2466_p1 = $signed(tmp_6_fu_2456_p4);

assign sext_ln255_7_fu_2470_p1 = $signed(tmp_7_reg_3194);

assign sext_ln255_fu_2372_p1 = $signed(tmp_1_fu_2362_p4);

assign shl_ln142_1_fu_1313_p3 = {{trunc_ln142_fu_1297_p1}, {1'd0}};

assign shl_ln151_1_fu_1180_p3 = {{trunc_ln151_fu_1164_p1}, {1'd0}};

assign shl_ln151_fu_1200_p2 = reg_853 << 8'd3;

assign shl_ln172_1_fu_1423_p3 = {{trunc_ln172_fu_1419_p1}, {1'd0}};

assign shl_ln172_fu_1413_p2 = day_3_fu_1407_p2 << 7'd3;

assign shl_ln188_1_fu_1601_p3 = {{trunc_ln188_fu_1585_p1}, {1'd0}};

assign shl_ln188_fu_1621_p2 = reg_853 << 8'd3;

assign shl_ln199_1_fu_1752_p3 = {{trunc_ln199_3_fu_1748_p1}, {1'd0}};

assign shl_ln199_fu_1780_p2 = reg_853 << 8'd3;

assign shl_ln1_fu_1168_p3 = {{trunc_ln151_fu_1164_p1}, {3'd0}};

assign shl_ln210_1_fu_1876_p3 = {{trunc_ln210_fu_1860_p1}, {1'd0}};

assign shl_ln210_fu_1896_p2 = reg_853 << 8'd3;

assign shl_ln226_1_fu_2085_p3 = {{trunc_ln226_fu_2069_p1}, {1'd0}};

assign shl_ln255_fu_2274_p2 = add_ln199_4_reg_3037 << 8'd2;

assign shl_ln2_fu_1301_p3 = {{trunc_ln142_fu_1297_p1}, {3'd0}};

assign shl_ln4_fu_1589_p3 = {{trunc_ln188_fu_1585_p1}, {3'd0}};

assign shl_ln5_fu_1864_p3 = {{trunc_ln210_fu_1860_p1}, {3'd0}};

assign shl_ln69_1_fu_991_p3 = {{trunc_ln69_fu_975_p1}, {1'd0}};

assign shl_ln6_fu_2073_p3 = {{trunc_ln226_fu_2069_p1}, {3'd0}};

assign shl_ln7_fu_2262_p3 = {{add_ln255_6_fu_2258_p2}, {6'd0}};

assign shl_ln_fu_979_p3 = {{trunc_ln69_fu_975_p1}, {3'd0}};

assign sub_ln175_fu_1476_p2 = (zext_ln44_reg_2625 - zext_ln175_1_fu_1468_p1);

assign sub_ln255_1_fu_2380_p2 = (31'd0 - zext_ln255_fu_2376_p1);

assign sub_ln255_2_fu_2283_p2 = (zext_ln255_6_fu_2270_p1 - zext_ln255_7_fu_2279_p1);

assign sub_ln255_3_fu_2480_p2 = (19'd0 - select_ln255_1_fu_2473_p3);

assign sub_ln255_fu_2357_p2 = ($signed(18'd0) - $signed(year_7_reg_3160));

assign sub_ln60_fu_955_p2 = (len - add_ln55_1_reg_2672);

assign sub_ln73_fu_1031_p2 = (len - add_ln70_reg_2725);

assign time_fu_2545_p2 = ($signed(grp_fu_2609_p3) + $signed(add_ln255_9_fu_2540_p2));

assign tmp_1_fu_2362_p4 = {{sub_ln255_fu_2357_p2[17:2]}};

assign tmp_21_fu_2419_p1 = $signed(tmp_4_fu_2409_p4);

assign tmp_22_fu_2432_p1 = $signed(tmp_5_fu_2423_p4);

assign tmp_4_fu_2409_p4 = {{neg_mul463_fu_2404_p2[38:26]}};

assign tmp_5_fu_2423_p4 = {{mul462_reg_3176[39:26]}};

assign tmp_6_fu_2456_p4 = {{neg_mul463_fu_2404_p2[38:28]}};

assign trunc_ln142_fu_1297_p1 = reg_861[5:0];

assign trunc_ln151_fu_1164_p1 = reg_853[5:0];

assign trunc_ln165_fu_1403_p1 = reg_853[6:0];

assign trunc_ln172_1_fu_1446_p1 = value_r_q0[6:0];

assign trunc_ln172_fu_1419_p1 = reg_853[3:0];

assign trunc_ln188_fu_1585_p1 = reg_853[5:0];

assign trunc_ln199_1_fu_1740_p3 = {{trunc_ln199_fu_1736_p1}, {3'd0}};

assign trunc_ln199_2_fu_1764_p3 = {{trunc_ln199_4_fu_1760_p1}, {1'd0}};

assign trunc_ln199_3_fu_1748_p1 = reg_853[5:0];

assign trunc_ln199_4_fu_1760_p1 = reg_853[4:0];

assign trunc_ln199_5_fu_1772_p1 = reg_857[5:0];

assign trunc_ln199_fu_1736_p1 = reg_853[2:0];

assign trunc_ln210_fu_1860_p1 = reg_853[5:0];

assign trunc_ln226_fu_2069_p1 = reg_861[5:0];

assign trunc_ln230_fu_2121_p1 = ap_phi_mux_year_2_phi_fu_711_p4[1:0];

assign trunc_ln235_1_fu_2208_p1 = grp_fu_2192_p2[9:0];

assign trunc_ln235_fu_2198_p1 = grp_fu_2186_p2[7:0];

assign trunc_ln44_fu_871_p1 = len[10:0];

assign trunc_ln55_1_fu_930_p1 = p_0_pn_rec_reg_545[10:0];

assign trunc_ln55_fu_909_p1 = p_0_rec_reg_517[10:0];

assign trunc_ln69_fu_975_p1 = reg_853[5:0];

assign year_3_fu_1252_p2 = (select_ln152_fu_1245_p3 + zext_ln151_4_fu_1242_p1);

assign year_4_fu_1344_p2 = (zext_ln142_6_fu_1334_p1 + grp_fu_2559_p3);

assign year_5_fu_2116_p2 = (zext_ln226_6_fu_2106_p1 + grp_fu_2577_p3);

assign year_6_fu_2289_p2 = ($signed(18'd262143) + $signed(zext_ln230_reg_3121));

assign year_7_fu_2294_p3 = ((icmp_ln248_reg_3145[0:0] === 1'b1) ? year_6_fu_2289_p2 : zext_ln230_reg_3121);

assign year_fu_1224_p2 = (add_ln151_fu_1206_p2 + add_ln151_1_fu_1212_p2);

assign zext_ln103_fu_1052_p1 = grp_fu_823_p2;

assign zext_ln126_1_fu_1131_p1 = add_ln126_fu_1125_p2;

assign zext_ln126_fu_1121_p1 = ap_phi_mux_month_0_phi_fu_611_p18;

assign zext_ln132_1_fu_1349_p1 = ap_phi_mux_p_488_phi_fu_643_p6;

assign zext_ln132_2_fu_1359_p1 = add_ln132_1_fu_1353_p2;

assign zext_ln132_fu_1154_p1 = add_ln132_fu_1148_p2;

assign zext_ln135_1_fu_1273_p1 = add_ln135_1_fu_1267_p2;

assign zext_ln135_2_fu_1284_p1 = add_ln135_2_fu_1278_p2;

assign zext_ln135_fu_1262_p1 = grp_fu_835_p2;

assign zext_ln142_3_fu_1309_p1 = shl_ln2_fu_1301_p3;

assign zext_ln142_5_fu_1325_p1 = value_r_q0;

assign zext_ln142_6_fu_1334_p1 = add_ln142_1_fu_1329_p2;

assign zext_ln147_fu_1159_p1 = grp_fu_835_p2;

assign zext_ln151_1_fu_1188_p1 = shl_ln151_1_fu_1180_p3;

assign zext_ln151_2_fu_1192_p1 = value_r_q0;

assign zext_ln151_3_fu_1196_p1 = shl_ln151_1_fu_1180_p3;

assign zext_ln151_4_fu_1242_p1 = year_reg_2826;

assign zext_ln151_fu_1176_p1 = shl_ln1_fu_1168_p3;

assign zext_ln152_fu_1258_p1 = year_3_fu_1252_p2;

assign zext_ln157_1_fu_1398_p1 = select_ln157_1_fu_1392_p3;

assign zext_ln157_fu_1382_p1 = select_ln157_fu_1375_p3;

assign zext_ln172_fu_1431_p1 = shl_ln172_1_fu_1423_p3;

assign zext_ln175_1_fu_1468_p1 = mem_index_phi_reg_677;

assign zext_ln175_fu_1472_p1 = day_1_reg_668;

assign zext_ln180_1_fu_1487_p1 = ap_phi_mux_mem_index_phi197_phi_fu_689_p4;

assign zext_ln180_2_fu_1516_p1 = add_ln180_fu_1510_p2;

assign zext_ln180_fu_1506_p1 = day_2_reg_697;

assign zext_ln184_fu_1541_p1 = add_ln184_fu_1535_p2;

assign zext_ln188_1_fu_1609_p1 = shl_ln188_1_fu_1601_p3;

assign zext_ln188_2_fu_1613_p1 = reg_857;

assign zext_ln188_3_fu_1617_p1 = shl_ln188_1_fu_1601_p3;

assign zext_ln188_4_fu_1651_p1 = hour_fu_1645_p2;

assign zext_ln188_fu_1597_p1 = shl_ln4_fu_1589_p3;

assign zext_ln189_fu_1566_p1 = add_ln189_fu_1560_p2;

assign zext_ln191_fu_1667_p1 = add_ln191_fu_1661_p2;

assign zext_ln195_fu_1692_p1 = add_ln195_fu_1686_p2;

assign zext_ln199_fu_1776_p1 = shl_ln199_1_fu_1752_p3;

assign zext_ln200_fu_1717_p1 = add_ln200_fu_1711_p2;

assign zext_ln202_fu_1816_p1 = add_ln202_fu_1810_p2;

assign zext_ln206_fu_1841_p1 = add_ln206_fu_1835_p2;

assign zext_ln210_1_fu_1884_p1 = shl_ln210_1_fu_1876_p3;

assign zext_ln210_2_fu_1888_p1 = value_r_q0;

assign zext_ln210_3_fu_1892_p1 = shl_ln210_1_fu_1876_p3;

assign zext_ln210_4_fu_1926_p1 = sec_fu_1920_p2;

assign zext_ln210_fu_1872_p1 = shl_ln5_fu_1864_p3;

assign zext_ln213_fu_1942_p1 = add_ln213_fu_1936_p2;

assign zext_ln215_fu_1967_p1 = add_ln215_fu_1961_p2;

assign zext_ln219_1_fu_2017_p1 = add_ln219_1_fu_2011_p2;

assign zext_ln219_2_fu_2042_p1 = add_ln219_2_fu_2036_p2;

assign zext_ln219_fu_1992_p1 = add_ln219_fu_1986_p2;

assign zext_ln226_3_fu_2081_p1 = shl_ln6_fu_2073_p3;

assign zext_ln226_5_fu_2097_p1 = value_r_q0;

assign zext_ln226_6_fu_2106_p1 = add_ln226_1_fu_2101_p2;

assign zext_ln230_fu_2125_p1 = ap_phi_mux_year_2_phi_fu_711_p4;

assign zext_ln255_1_fu_2389_p1 = $unsigned(sext_ln255_1_fu_2386_p1);

assign zext_ln255_3_fu_2504_p1 = add_ln255_3_fu_2499_p2;

assign zext_ln255_6_fu_2270_p1 = shl_ln7_fu_2262_p3;

assign zext_ln255_7_fu_2279_p1 = shl_ln255_fu_2274_p2;

assign zext_ln255_fu_2376_p1 = $unsigned(sext_ln255_fu_2372_p1);

assign zext_ln44_fu_875_p1 = trunc_ln44_fu_871_p1;

assign zext_ln55_fu_1047_p1 = ap_phi_mux_p_286_phi_fu_572_p4;

assign zext_ln65_fu_970_p1 = add_ln65_fu_965_p2;

assign zext_ln69_1_fu_999_p1 = shl_ln69_1_fu_991_p3;

assign zext_ln69_2_fu_1003_p1 = value_r_q0;

assign zext_ln69_fu_987_p1 = shl_ln_fu_979_p3;

assign zext_ln91_1_fu_1101_p1 = grp_fu_829_p2;

assign zext_ln91_fu_1062_p1 = grp_fu_823_p2;

assign zext_ln99_fu_1057_p1 = grp_fu_829_p2;

always @ (posedge ap_clk) begin
    zext_ln44_reg_2625[11] <= 1'b0;
    p_0_rec_cast_reg_2630[63] <= 1'b0;
    zext_ln126_reg_2783[4] <= 1'b0;
    zext_ln180_reg_2962[31:10] <= 22'b0000000000000000000000;
    zext_ln188_4_reg_2992[22:10] <= 13'b0000000000000;
    add_ln199_reg_3027[0] <= 1'b0;
    zext_ln210_4_reg_3063[31:10] <= 22'b0000000000000000000000;
    zext_ln230_reg_3121[17] <= 1'b0;
    sub_ln255_2_reg_3155[1:0] <= 2'b00;
    p_488_reg_638[0] <= 1'b0;
end

endmodule //ngx_http_parse_time
