<h1 align="center"> <span style="color:#7FFFD4">AppleDog VerilogVerse</span> </h1>


<p align="center">
  <em><strong>“A cosmos of logic, where silicon breathes in binary and dreams in Verilog.”</strong></em>  
</p>

<p align="center">
  <img src="https://octodex.github.com/images/daftpunktocat-thomas.gif" height="160px" width="160px">
  <img src="https://octodex.github.com/images/daftpunktocat-guy.gif" height="160px" width="160px">


  # Hey <img src="https://media.giphy.com/media/hvRJCLFzcasrR4ia7z/giphy.gif" width="10px" height="40px">, I'm <a href="https://achyutghosh.github.io/">Rahul</a> ! <!--<img src="https://media.giphy.com/media/12oufCB0MyZ1Go/giphy.gif" width="50">-->
</p>

<p align="center">
  <em>“ The silicon may be hard, but the logic is pure.”</em><br>
  — <strong>appledog 🐾</strong>
</p>

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=appledog&show_icons=true&theme=shadow_red&hide_title=true&bg_color=000000&title_color=FF3131&text_color=FAFAFA&icon_color=FF3131" alt="GitHub Stats" />
</p>

<p align="center">
  <img src="https://img.shields.io/badge/Language-Verilog-blue.svg"/>
  <img src="https://img.shields.io/badge/Field-VLSI-orange"/>
  <img src="https://img.shields.io/badge/Progress-Day--nth-green"/>
  <img src="https://img.shields.io/badge/Made%20with-%E2%9D%A4-red"/>
</p>




---

## 🚀 Mission Statement

Welcome to my **Verilogverse**!  
This repository chronicles my daily adventures into the world of **Verilog and VLSI**, capturing the essence of **learning, challenges, and breakthroughs**.

Each day unfolds a new chapter — building upon the last — all working toward mastery in **digital design**.

---

# ⚡ Verilogverse: A Digital Logic Design Playground

> A modular world of Verilog HDL experiments, focused on building blocks of digital electronics. Whether you're exploring gates or mastering sequential design, **Verilogverse** is your launchpad.

---

## 🌟 Overview

This folder contains categorized Verilog modules and testbenches:

| 🗂️ Category        | 🧩 Example Modules                        | 🔖 Tag     |
|--------------------|-------------------------------------------|------------|
| 🔌 Logic Gates      | `and.v`, `or.v`, `not.v`                  | `#GATES`   |
| 🔀 Combinational    | `mux.v`, `encoder.v`, `decoder.v`         | `#COMB`    |
| ⏱️ Sequential       | `counter.v`, `dff.v`, `shift_register.v`  | `#SEQ`     |
| 🧪 Testbenches      | `*_tb.v` files for all modules            | `#TB`      |

Use these files to simulate, modify, and learn digital circuit design step-by-step.

---

## 🔍 Quick Search Tips

Easily navigate the repository using these tags:

- `#GATES` – Basic logic gate modules  
- `#COMB` – Combinational circuits  
- `#SEQ` – Sequential designs  
- `#TB` – Testbenches for verification  

---



This repository is a personal journey into the world of digital logic and VLSI design. From basic logic gates to complex sequential circuits, each module is crafted in **Verilog** with a focus on clarity and practical application. Documentation is maintained as a **daily log**, offering insights into the development process, challenges, and learnings along the way.

- 💻 Developed entirely in **Verilog HDL**  
- 🎯 Emphasis on **practical VLSI Design**  
- 📈 Logged progressively as a **daily design journal**  
- ☕ Powered by **curiosity**, **coffee**, and **RTL simulations**  

---

## 📫 Connect with Me

Feel free to reach out or explore more of my work:

- 🔗 [**LinkedIn**](https://www.linkedin.com/in/rahul-a-rabinal-173802228)
- 💻 [**GitHub Profile**](https://github.com/appledog)

⭐ **Star the repo** if you find it insightful and want to support the journey!

---
