# Auto-generated Makefile for Verilog project

# Variables
DESIGN_FILES = alu_8bit.v
TESTBENCH_FILES = tb_alu_8bit.v
SIMULATOR = iverilog
SIMULATION_OPTIONS = -Wall

# Default target
all: compile simulate

# Compilation target
compile:
	$(SIMULATOR) $(SIMULATION_OPTIONS) -o alu_8bit_tb $(DESIGN_FILES) $(TESTBENCH_FILES)

# Simulation target
simulate: compile
	./alu_8bit_tb

# Clean target
clean:
	rm -f alu_8bit_tb
	rm -f *.vcd

# Help target
help:
	@echo "ALU 8-bit Build Script"
	@echo "Usage: make [target]"
	@echo "Targets:"
	@echo "  all      - Compile and simulate (default)"
	@echo "  compile  - Compile the design and testbench"
	@echo "  simulate - Run simulation"
	@echo "  clean    - Remove compiled files"
	@echo "  help     - Show this help message"