/*****************************************************************************
 Copyright 2022 Broadcom Limited.  All rights reserved.

 This program is the proprietary software of Broadcom Limited and/or its
 licensors, and may only be used, duplicated, modified or distributed pursuant
 to the terms and conditions of a separate, written license agreement executed
 between you and Broadcom (an "Authorized License").

 Except as set forth in an Authorized License, Broadcom grants no license
 (express or implied), right to use, or waiver of any kind with respect to the
 Software, and Broadcom expressly reserves all rights in and to the Software
 and all intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED
 LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD
 IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.

  Except as expressly set forth in the Authorized License,
 1. This program, including its structure, sequence and organization,
    constitutes the valuable trade secrets of Broadcom, and you shall use all
    reasonable efforts to protect the confidentiality thereof, and to use this
    information only in connection with your use of Broadcom integrated
    circuit products.

 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS,
    QUIET ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION.
    YOU ASSUME THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE
    SOFTWARE.

 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
******************************************************************************/
/**
    @file switch_rdb.h
    @brief RDB File for SWITCH

    @version Orion_A0_20201104_SWDEV
*/

#ifndef SWITCH_RDB_H
#define SWITCH_RDB_H

#include <stdint.h>

#include <compiler.h>


typedef uint8_t SWITCH_PAGE_00_G_PCTL_P0_TYPE;
#define SWITCH_PAGE_00_G_PCTL_P0_MISTP_STATE_MASK (0xe0U)
#define SWITCH_PAGE_00_G_PCTL_P0_MISTP_STATE_SHIFT (5U)
#define SWITCH_PAGE_00_G_PCTL_P0_RESERVED_MASK (0x1cU)
#define SWITCH_PAGE_00_G_PCTL_P0_RESERVED_SHIFT (2U)
#define SWITCH_PAGE_00_G_PCTL_P0_TX_DIS_MASK (0x2U)
#define SWITCH_PAGE_00_G_PCTL_P0_TX_DIS_SHIFT (1U)
#define SWITCH_PAGE_00_G_PCTL_P0_RX_DIS_MASK (0x1U)
#define SWITCH_PAGE_00_G_PCTL_P0_RX_DIS_SHIFT (0U)




typedef uint8_t SWITCH_PAGE_00_G_PCTL_P1_TYPE;
#define SWITCH_PAGE_00_G_PCTL_P1_MISTP_STATE_MASK (0xe0U)
#define SWITCH_PAGE_00_G_PCTL_P1_MISTP_STATE_SHIFT (5U)
#define SWITCH_PAGE_00_G_PCTL_P1_RESERVED_MASK (0x1cU)
#define SWITCH_PAGE_00_G_PCTL_P1_RESERVED_SHIFT (2U)
#define SWITCH_PAGE_00_G_PCTL_P1_TX_DIS_MASK (0x2U)
#define SWITCH_PAGE_00_G_PCTL_P1_TX_DIS_SHIFT (1U)
#define SWITCH_PAGE_00_G_PCTL_P1_RX_DIS_MASK (0x1U)
#define SWITCH_PAGE_00_G_PCTL_P1_RX_DIS_SHIFT (0U)




typedef uint8_t SWITCH_PAGE_00_G_PCTL_P2_TYPE;
#define SWITCH_PAGE_00_G_PCTL_P2_MISTP_STATE_MASK (0xe0U)
#define SWITCH_PAGE_00_G_PCTL_P2_MISTP_STATE_SHIFT (5U)
#define SWITCH_PAGE_00_G_PCTL_P2_RESERVED_MASK (0x1cU)
#define SWITCH_PAGE_00_G_PCTL_P2_RESERVED_SHIFT (2U)
#define SWITCH_PAGE_00_G_PCTL_P2_TX_DIS_MASK (0x2U)
#define SWITCH_PAGE_00_G_PCTL_P2_TX_DIS_SHIFT (1U)
#define SWITCH_PAGE_00_G_PCTL_P2_RX_DIS_MASK (0x1U)
#define SWITCH_PAGE_00_G_PCTL_P2_RX_DIS_SHIFT (0U)




typedef uint8_t SWITCH_PAGE_00_G_PCTL_P3_TYPE;
#define SWITCH_PAGE_00_G_PCTL_P3_MISTP_STATE_MASK (0xe0U)
#define SWITCH_PAGE_00_G_PCTL_P3_MISTP_STATE_SHIFT (5U)
#define SWITCH_PAGE_00_G_PCTL_P3_RESERVED_MASK (0x1cU)
#define SWITCH_PAGE_00_G_PCTL_P3_RESERVED_SHIFT (2U)
#define SWITCH_PAGE_00_G_PCTL_P3_TX_DIS_MASK (0x2U)
#define SWITCH_PAGE_00_G_PCTL_P3_TX_DIS_SHIFT (1U)
#define SWITCH_PAGE_00_G_PCTL_P3_RX_DIS_MASK (0x1U)
#define SWITCH_PAGE_00_G_PCTL_P3_RX_DIS_SHIFT (0U)




typedef uint8_t SWITCH_PAGE_00_G_PCTL_P4_TYPE;
#define SWITCH_PAGE_00_G_PCTL_P4_MISTP_STATE_MASK (0xe0U)
#define SWITCH_PAGE_00_G_PCTL_P4_MISTP_STATE_SHIFT (5U)
#define SWITCH_PAGE_00_G_PCTL_P4_RESERVED_MASK (0x1cU)
#define SWITCH_PAGE_00_G_PCTL_P4_RESERVED_SHIFT (2U)
#define SWITCH_PAGE_00_G_PCTL_P4_TX_DIS_MASK (0x2U)
#define SWITCH_PAGE_00_G_PCTL_P4_TX_DIS_SHIFT (1U)
#define SWITCH_PAGE_00_G_PCTL_P4_RX_DIS_MASK (0x1U)
#define SWITCH_PAGE_00_G_PCTL_P4_RX_DIS_SHIFT (0U)




typedef uint8_t SWITCH_PAGE_00_G_PCTL_P5_TYPE;
#define SWITCH_PAGE_00_G_PCTL_P5_MISTP_STATE_MASK (0xe0U)
#define SWITCH_PAGE_00_G_PCTL_P5_MISTP_STATE_SHIFT (5U)
#define SWITCH_PAGE_00_G_PCTL_P5_RESERVED_MASK (0x1cU)
#define SWITCH_PAGE_00_G_PCTL_P5_RESERVED_SHIFT (2U)
#define SWITCH_PAGE_00_G_PCTL_P5_TX_DIS_MASK (0x2U)
#define SWITCH_PAGE_00_G_PCTL_P5_TX_DIS_SHIFT (1U)
#define SWITCH_PAGE_00_G_PCTL_P5_RX_DIS_MASK (0x1U)
#define SWITCH_PAGE_00_G_PCTL_P5_RX_DIS_SHIFT (0U)




typedef uint8_t SWITCH_PAGE_00_G_PCTL_P6_TYPE;
#define SWITCH_PAGE_00_G_PCTL_P6_MISTP_STATE_MASK (0xe0U)
#define SWITCH_PAGE_00_G_PCTL_P6_MISTP_STATE_SHIFT (5U)
#define SWITCH_PAGE_00_G_PCTL_P6_RESERVED_MASK (0x1cU)
#define SWITCH_PAGE_00_G_PCTL_P6_RESERVED_SHIFT (2U)
#define SWITCH_PAGE_00_G_PCTL_P6_TX_DIS_MASK (0x2U)
#define SWITCH_PAGE_00_G_PCTL_P6_TX_DIS_SHIFT (1U)
#define SWITCH_PAGE_00_G_PCTL_P6_RX_DIS_MASK (0x1U)
#define SWITCH_PAGE_00_G_PCTL_P6_RX_DIS_SHIFT (0U)




typedef uint8_t SWITCH_PAGE_00_P7_CTL_TYPE;
#define SWITCH_PAGE_00_P7_CTL_G_MISTP_STATE_MASK (0xe0U)
#define SWITCH_PAGE_00_P7_CTL_G_MISTP_STATE_SHIFT (5U)
#define SWITCH_PAGE_00_P7_CTL_RESERVED_MASK (0x1cU)
#define SWITCH_PAGE_00_P7_CTL_RESERVED_SHIFT (2U)
#define SWITCH_PAGE_00_P7_CTL_TX_DIS_MASK (0x2U)
#define SWITCH_PAGE_00_P7_CTL_TX_DIS_SHIFT (1U)
#define SWITCH_PAGE_00_P7_CTL_RX_DIS_MASK (0x1U)
#define SWITCH_PAGE_00_P7_CTL_RX_DIS_SHIFT (0U)




typedef uint8_t SWITCH_PAGE_00_IMP_CTL_TYPE;
#define SWITCH_PAGE_00_IMP_CTL_RESERVED_MASK (0xe0U)
#define SWITCH_PAGE_00_IMP_CTL_RESERVED_SHIFT (5U)
#define SWITCH_PAGE_00_IMP_CTL_RX_UCST_EN_MASK (0x10U)
#define SWITCH_PAGE_00_IMP_CTL_RX_UCST_EN_SHIFT (4U)
#define SWITCH_PAGE_00_IMP_CTL_RX_MCST_EN_MASK (0x8U)
#define SWITCH_PAGE_00_IMP_CTL_RX_MCST_EN_SHIFT (3U)
#define SWITCH_PAGE_00_IMP_CTL_RX_BCST_EN_MASK (0x4U)
#define SWITCH_PAGE_00_IMP_CTL_RX_BCST_EN_SHIFT (2U)
#define SWITCH_PAGE_00_IMP_CTL_TX_DIS_MASK (0x2U)
#define SWITCH_PAGE_00_IMP_CTL_TX_DIS_SHIFT (1U)
#define SWITCH_PAGE_00_IMP_CTL_RX_DIS_MASK (0x1U)
#define SWITCH_PAGE_00_IMP_CTL_RX_DIS_SHIFT (0U)




typedef uint8_t SWITCH_RESERVED_TYPE;




typedef uint8_t SWITCH_P00RGC_TYPE;
#define SWITCH_P00RGC_PAGE_00_RX_GLOBAL_CTL_RESERVED_MASK (0x80U)
#define SWITCH_P00RGC_PAGE_00_RX_GLOBAL_CTL_RESERVED_SHIFT (7U)
#define SWITCH_P00RGC_PAGE_00_RX_GLOBAL_CTL_DIS_RX_MASK_MASK (0x40U)
#define SWITCH_P00RGC_PAGE_00_RX_GLOBAL_CTL_DIS_RX_MASK_SHIFT (6U)
#define SWITCH_P00RGC_PAGE_00_RX_GLOBAL_CTL_DIS_ECC_CHK_MASK (0x20U)
#define SWITCH_P00RGC_PAGE_00_RX_GLOBAL_CTL_DIS_ECC_CHK_SHIFT (5U)
#define SWITCH_P00RGC_PAGE_00_RX_GLOBAL_CTL_DIS_CRC_CHK_MASK (0x10U)
#define SWITCH_P00RGC_PAGE_00_RX_GLOBAL_CTL_DIS_CRC_CHK_SHIFT (4U)
#define SWITCH_P00RGC_PAGE_00_RX_GLOBAL_CTL_FMOK_LATENCY_CNT_MASK (0xfU)
#define SWITCH_P00RGC_PAGE_00_RX_GLOBAL_CTL_FMOK_LATENCY_CNT_SHIFT (0U)




typedef uint8_t SWITCH_PAGE_00_SWMODE_TYPE;
#define SWITCH_PAGE_00_SWMODE_RESERVED_MASK (0xe0U)
#define SWITCH_PAGE_00_SWMODE_RESERVED_SHIFT (5U)
#define SWITCH_PAGE_00_SWMODE_NOBLKCD_MASK (0x10U)
#define SWITCH_PAGE_00_SWMODE_NOBLKCD_SHIFT (4U)
#define SWITCH_PAGE_00_SWMODE_FAST_TXDESC_RERURN_MASK (0x8U)
#define SWITCH_PAGE_00_SWMODE_FAST_TXDESC_RERURN_SHIFT (3U)
#define SWITCH_PAGE_00_SWMODE_RTRY_LMT_DIS_MASK (0x4U)
#define SWITCH_PAGE_00_SWMODE_RTRY_LMT_DIS_SHIFT (2U)
#define SWITCH_PAGE_00_SWMODE_SW_FWDG_EN_MASK (0x2U)
#define SWITCH_PAGE_00_SWMODE_SW_FWDG_EN_SHIFT (1U)
#define SWITCH_PAGE_00_SWMODE_SW_FWDG_MODE_MASK (0x1U)
#define SWITCH_PAGE_00_SWMODE_SW_FWDG_MODE_SHIFT (0U)




typedef uint8_t SWITCH_P00LRC_TYPE;
#define SWITCH_P00LRC_PAGE_00_LED_REFLSH_CTL_LED_EN_MASK (0x80U)
#define SWITCH_P00LRC_PAGE_00_LED_REFLSH_CTL_LED_EN_SHIFT (7U)
#define SWITCH_P00LRC_PAGE_00_LED_REFLSH_CTL_LED_POST_EXEC_MASK (0x40U)
#define SWITCH_P00LRC_PAGE_00_LED_REFLSH_CTL_LED_POST_EXEC_SHIFT (6U)
#define SWITCH_P00LRC_PAGE_00_LED_REFLSH_CTL_LED_PSCAN_EN_MASK (0x20U)
#define SWITCH_P00LRC_PAGE_00_LED_REFLSH_CTL_LED_PSCAN_EN_SHIFT (5U)
#define SWITCH_P00LRC_PAGE_00_LED_REFLSH_CTL_LED_POST_CD_EN_MASK (0x10U)
#define SWITCH_P00LRC_PAGE_00_LED_REFLSH_CTL_LED_POST_CD_EN_SHIFT (4U)
#define SWITCH_P00LRC_PAGE_00_LED_REFLSH_CTL_LED_NORM_CD_EN_MASK (0x8U)
#define SWITCH_P00LRC_PAGE_00_LED_REFLSH_CTL_LED_NORM_CD_EN_SHIFT (3U)
#define SWITCH_P00LRC_PAGE_00_LED_REFLSH_CTL_LED_RFS_STOP_MASK (0x7U)
#define SWITCH_P00LRC_PAGE_00_LED_REFLSH_CTL_LED_RFS_STOP_SHIFT (0U)




typedef uint16_t SWITCH_P00LF0C_TYPE;
#define SWITCH_P00LF0C_PAGE_00_LED_FUNC0_CTL_LED_FUNC0_MASK (0xffffU)
#define SWITCH_P00LF0C_PAGE_00_LED_FUNC0_CTL_LED_FUNC0_SHIFT (0U)




typedef uint16_t SWITCH_P00LF1C_TYPE;
#define SWITCH_P00LF1C_PAGE_00_LED_FUNC1_CTL_LED_FUNC1_MASK (0xffffU)
#define SWITCH_P00LF1C_PAGE_00_LED_FUNC1_CTL_LED_FUNC1_SHIFT (0U)




typedef uint16_t SWITCH_P00LFM_TYPE;
#define SWITCH_P00LFM_PAGE_00_LED_FUNC_MAP_RESERVED_MASK (0xfe00U)
#define SWITCH_P00LFM_PAGE_00_LED_FUNC_MAP_RESERVED_SHIFT (9U)
#define SWITCH_P00LFM_PAGE_00_LED_FUNC_MAP_LED_FUNC_MAP_MASK (0x1ffU)
#define SWITCH_P00LFM_PAGE_00_LED_FUNC_MAP_LED_FUNC_MAP_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_00_LED_EN_MAP_TYPE;
#define SWITCH_PAGE_00_LED_EN_MAP_RESERVED_MASK (0xfe00U)
#define SWITCH_PAGE_00_LED_EN_MAP_RESERVED_SHIFT (9U)
#define SWITCH_PAGE_00_LED_EN_MAP_MAP_MASK (0x1ffU)
#define SWITCH_PAGE_00_LED_EN_MAP_MAP_SHIFT (0U)




typedef uint16_t SWITCH_P00LMM0_TYPE;
#define SWITCH_P00LMM0_PAGE_00_LED_MODE_MAP_0_RESERVED_MASK (0xfe00U)
#define SWITCH_P00LMM0_PAGE_00_LED_MODE_MAP_0_RESERVED_SHIFT (9U)
#define SWITCH_P00LMM0_PAGE_00_LED_MODE_MAP_0_LED_MODE_MAP0_MASK (0x1ffU)
#define SWITCH_P00LMM0_PAGE_00_LED_MODE_MAP_0_LED_MODE_MAP0_SHIFT (0U)




typedef uint16_t SWITCH_P00LMM1_TYPE;
#define SWITCH_P00LMM1_PAGE_00_LED_MODE_MAP_1_RESERVED_MASK (0xfe00U)
#define SWITCH_P00LMM1_PAGE_00_LED_MODE_MAP_1_RESERVED_SHIFT (9U)
#define SWITCH_P00LMM1_PAGE_00_LED_MODE_MAP_1_LED_MODE_MAP1_MASK (0x1ffU)
#define SWITCH_P00LMM1_PAGE_00_LED_MODE_MAP_1_LED_MODE_MAP1_SHIFT (0U)




typedef uint8_t SWITCH_P00PLC_TYPE;
#define SWITCH_P00PLC_PAGE_00_POST_LED_CTRL_ACT_LED_TRIGGER_MASK (0x80U)
#define SWITCH_P00PLC_PAGE_00_POST_LED_CTRL_ACT_LED_TRIGGER_SHIFT (7U)
#define SWITCH_P00PLC_PAGE_00_POST_LED_CTRL_RESERVED_MASK (0x70U)
#define SWITCH_P00PLC_PAGE_00_POST_LED_CTRL_RESERVED_SHIFT (4U)
#define SWITCH_P00PLC_PAGE_00_POST_LED_CTRL_POST_LED_TRIGGER_MASK (0xfU)
#define SWITCH_P00PLC_PAGE_00_POST_LED_CTRL_POST_LED_TRIGGER_SHIFT (0U)




typedef uint8_t SWITCH_P00DR_TYPE;
#define SWITCH_P00DR_PAGE_00_DEBUG_REG_PROBE_SOC_DMU_CLK_MASK (0x80U)
#define SWITCH_P00DR_PAGE_00_DEBUG_REG_PROBE_SOC_DMU_CLK_SHIFT (7U)
#define SWITCH_P00DR_PAGE_00_DEBUG_REG_DEBUG_SEL_MASK (0x7eU)
#define SWITCH_P00DR_PAGE_00_DEBUG_REG_DEBUG_SEL_SHIFT (1U)
#define SWITCH_P00DR_PAGE_00_DEBUG_REG_EN_DEBUG_MASK (0x1U)
#define SWITCH_P00DR_PAGE_00_DEBUG_REG_EN_DEBUG_SHIFT (0U)




typedef uint8_t SWITCH_P00NC_TYPE;
#define SWITCH_P00NC_PAGE_00_NEW_CTRL_MC_FWD_EN_MASK (0x80U)
#define SWITCH_P00NC_PAGE_00_NEW_CTRL_MC_FWD_EN_SHIFT (7U)
#define SWITCH_P00NC_PAGE_00_NEW_CTRL_UC_FWD_EN_MASK (0x40U)
#define SWITCH_P00NC_PAGE_00_NEW_CTRL_UC_FWD_EN_SHIFT (6U)
#define SWITCH_P00NC_PAGE_00_NEW_CTRL_EN_AUTO_PD_WAR_MASK (0x20U)
#define SWITCH_P00NC_PAGE_00_NEW_CTRL_EN_AUTO_PD_WAR_SHIFT (5U)
#define SWITCH_P00NC_PAGE_00_NEW_CTRL_OVERRIDE_AUTO_PD_WAR_MASK (0x10U)
#define SWITCH_P00NC_PAGE_00_NEW_CTRL_OVERRIDE_AUTO_PD_WAR_SHIFT (4U)
#define SWITCH_P00NC_PAGE_00_NEW_CTRL_CABLE_DIAG_LEN_MASK (0x8U)
#define SWITCH_P00NC_PAGE_00_NEW_CTRL_CABLE_DIAG_LEN_SHIFT (3U)
#define SWITCH_P00NC_PAGE_00_NEW_CTRL_INRANGEERR_DISCARD_MASK (0x4U)
#define SWITCH_P00NC_PAGE_00_NEW_CTRL_INRANGEERR_DISCARD_SHIFT (2U)
#define SWITCH_P00NC_PAGE_00_NEW_CTRL_OUTRANGEERR_DISCARD_MASK (0x2U)
#define SWITCH_P00NC_PAGE_00_NEW_CTRL_OUTRANGEERR_DISCARD_SHIFT (1U)
#define SWITCH_P00NC_PAGE_00_NEW_CTRL_IP_MC_MASK (0x1U)
#define SWITCH_P00NC_PAGE_00_NEW_CTRL_IP_MC_SHIFT (0U)




typedef uint16_t SWITCH_P00SC_TYPE;
#define SWITCH_P00SC_PAGE_00_CTRL_RESERVED_1_MASK (0xff80U)
#define SWITCH_P00SC_PAGE_00_CTRL_RESERVED_1_SHIFT (7U)
#define SWITCH_P00SC_PAGE_00_CTRL_MII_DUMB_FWDG_EN_MASK (0x40U)
#define SWITCH_P00SC_PAGE_00_CTRL_MII_DUMB_FWDG_EN_SHIFT (6U)
#define SWITCH_P00SC_PAGE_00_CTRL_RESERVED_0_MASK (0x3fU)
#define SWITCH_P00SC_PAGE_00_CTRL_RESERVED_0_SHIFT (0U)




typedef uint16_t SWITCH_P00PS_TYPE;
#define SWITCH_P00PS_PAGE_00_PROTECTED_SEL_RESERVED_MASK (0xfe00U)
#define SWITCH_P00PS_PAGE_00_PROTECTED_SEL_RESERVED_SHIFT (9U)
#define SWITCH_P00PS_PAGE_00_PROTECTED_SEL_PORT_SEL_MASK (0x1ffU)
#define SWITCH_P00PS_PAGE_00_PROTECTED_SEL_PORT_SEL_SHIFT (0U)




typedef uint16_t SWITCH_P00WPS_TYPE;
#define SWITCH_P00WPS_PAGE_00_WAN_PORT_SEL_RESERVED_1_MASK (0xfc00U)
#define SWITCH_P00WPS_PAGE_00_WAN_PORT_SEL_RESERVED_1_SHIFT (10U)
#define SWITCH_P00WPS_PAGE_00_WAN_PORT_SEL_EN_MAN2WAN_MASK (0x200U)
#define SWITCH_P00WPS_PAGE_00_WAN_PORT_SEL_EN_MAN2WAN_SHIFT (9U)
#define SWITCH_P00WPS_PAGE_00_WAN_PORT_SEL_RESERVED_0_MASK (0x100U)
#define SWITCH_P00WPS_PAGE_00_WAN_PORT_SEL_RESERVED_0_SHIFT (8U)
#define SWITCH_P00WPS_PAGE_00_WAN_PORT_SEL_WAN_SELECT_MASK (0xffU)
#define SWITCH_P00WPS_PAGE_00_WAN_PORT_SEL_WAN_SELECT_SHIFT (0U)




typedef uint8_t SWITCH_P00RMC_TYPE;
#define SWITCH_P00RMC_PAGE_00_RSV_MCAST_CTRL_EN_RES_MUL_LEARN_MASK (0x80U)
#define SWITCH_P00RMC_PAGE_00_RSV_MCAST_CTRL_EN_RES_MUL_LEARN_SHIFT (7U)
#define SWITCH_P00RMC_PAGE_00_RSV_MCAST_CTRL_RESERVED_MASK (0x60U)
#define SWITCH_P00RMC_PAGE_00_RSV_MCAST_CTRL_RESERVED_SHIFT (5U)
#define SWITCH_P00RMC_PAGE_00_RSV_MCAST_CTRL_EN_MUL_4_MASK (0x10U)
#define SWITCH_P00RMC_PAGE_00_RSV_MCAST_CTRL_EN_MUL_4_SHIFT (4U)
#define SWITCH_P00RMC_PAGE_00_RSV_MCAST_CTRL_EN_MUL_3_MASK (0x8U)
#define SWITCH_P00RMC_PAGE_00_RSV_MCAST_CTRL_EN_MUL_3_SHIFT (3U)
#define SWITCH_P00RMC_PAGE_00_RSV_MCAST_CTRL_EN_MUL_2_MASK (0x4U)
#define SWITCH_P00RMC_PAGE_00_RSV_MCAST_CTRL_EN_MUL_2_SHIFT (2U)
#define SWITCH_P00RMC_PAGE_00_RSV_MCAST_CTRL_EN_MUL_1_MASK (0x2U)
#define SWITCH_P00RMC_PAGE_00_RSV_MCAST_CTRL_EN_MUL_1_SHIFT (1U)
#define SWITCH_P00RMC_PAGE_00_RSV_MCAST_CTRL_EN_MUL_0_MASK (0x1U)
#define SWITCH_P00RMC_PAGE_00_RSV_MCAST_CTRL_EN_MUL_0_SHIFT (0U)




typedef uint8_t SWITCH_P00TFM_TYPE;
#define SWITCH_P00TFM_PAGE_00_TXQ_FLUSH_MODE_EN_NEW_BOFF_SEED_MASK (0x80U)
#define SWITCH_P00TFM_PAGE_00_TXQ_FLUSH_MODE_EN_NEW_BOFF_SEED_SHIFT (7U)
#define SWITCH_P00TFM_PAGE_00_TXQ_FLUSH_MODE_EN_LATECOL65_DROP_MASK (0x40U)
#define SWITCH_P00TFM_PAGE_00_TXQ_FLUSH_MODE_EN_LATECOL65_DROP_SHIFT (6U)
#define SWITCH_P00TFM_PAGE_00_TXQ_FLUSH_MODE_EN_ECOL_TXFM_MASK_MASK (0x20U)
#define SWITCH_P00TFM_PAGE_00_TXQ_FLUSH_MODE_EN_ECOL_TXFM_MASK_SHIFT (5U)
#define SWITCH_P00TFM_PAGE_00_TXQ_FLUSH_MODE_EN_LCOL_TXFM_MASK_MASK (0x10U)
#define SWITCH_P00TFM_PAGE_00_TXQ_FLUSH_MODE_EN_LCOL_TXFM_MASK_SHIFT (4U)
#define SWITCH_P00TFM_PAGE_00_TXQ_FLUSH_MODE_EN_RELOAD_ERR_PATH_MASK (0x8U)
#define SWITCH_P00TFM_PAGE_00_TXQ_FLUSH_MODE_EN_RELOAD_ERR_PATH_SHIFT (3U)
#define SWITCH_P00TFM_PAGE_00_TXQ_FLUSH_MODE_EN_LCOL_FLUSH_MASK (0x4U)
#define SWITCH_P00TFM_PAGE_00_TXQ_FLUSH_MODE_EN_LCOL_FLUSH_SHIFT (2U)
#define SWITCH_P00TFM_PAGE_00_TXQ_FLUSH_MODE_DIS_NEW_TXDIS_MASK (0x2U)
#define SWITCH_P00TFM_PAGE_00_TXQ_FLUSH_MODE_DIS_NEW_TXDIS_SHIFT (1U)
#define SWITCH_P00TFM_P00TFMBFP_MASK (0x1U)
#define SWITCH_P00TFM_P00TFMBFP_SHIFT (0U)




typedef uint16_t SWITCH_P00UDM_TYPE;
#define SWITCH_P00UDM_PAGE_00_ULF_DROP_MAP_RESERVED_MASK (0xfe00U)
#define SWITCH_P00UDM_PAGE_00_ULF_DROP_MAP_RESERVED_SHIFT (9U)
#define SWITCH_P00UDM_P00UDMULFFM_MASK (0x1ffU)
#define SWITCH_P00UDM_P00UDMULFFM_SHIFT (0U)




typedef uint16_t SWITCH_P00MDM_TYPE;
#define SWITCH_P00MDM_PAGE_00_MLF_DROP_MAP_RESERVED_MASK (0xfe00U)
#define SWITCH_P00MDM_PAGE_00_MLF_DROP_MAP_RESERVED_SHIFT (9U)
#define SWITCH_P00MDM_P00MDMMLFFM_MASK (0x1ffU)
#define SWITCH_P00MDM_P00MDMMLFFM_SHIFT (0U)




typedef uint16_t SWITCH_P00MIFM_TYPE;
#define SWITCH_P00MIFM_PAGE_00_MLF_IPMC_FWD_MAP_RESERVED_MASK (0xfe00U)
#define SWITCH_P00MIFM_PAGE_00_MLF_IPMC_FWD_MAP_RESERVED_SHIFT (9U)
#define SWITCH_P00MIFM_PAGE_00_MLF_IPMC_FWD_MAP_MLF_IPMC_FWD_MAP_MASK (0x1ffU)
#define SWITCH_P00MIFM_PAGE_00_MLF_IPMC_FWD_MAP_MLF_IPMC_FWD_MAP_SHIFT (0U)




typedef uint16_t SWITCH_P00RPP_TYPE;
#define SWITCH_P00RPP_PAGE_00_RX_PAUSE_PASS_RESERVED_1_MASK (0xfe00U)
#define SWITCH_P00RPP_PAGE_00_RX_PAUSE_PASS_RESERVED_1_SHIFT (9U)
#define SWITCH_P00RPP_PAGE_00_RX_PAUSE_PASS_RESERVED_0_MASK (0x100U)
#define SWITCH_P00RPP_PAGE_00_RX_PAUSE_PASS_RESERVED_0_SHIFT (8U)
#define SWITCH_P00RPP_PAGE_00_RX_PAUSE_PASS_RX_PAUSE_PASS_MASK (0xffU)
#define SWITCH_P00RPP_PAGE_00_RX_PAUSE_PASS_RX_PAUSE_PASS_SHIFT (0U)




typedef uint16_t SWITCH_P00TPP_TYPE;
#define SWITCH_P00TPP_PAGE_00_TX_PAUSE_PASS_RESERVED_MASK (0xfe00U)
#define SWITCH_P00TPP_PAGE_00_TX_PAUSE_PASS_RESERVED_SHIFT (9U)
#define SWITCH_P00TPP_PAGE_00_TX_PAUSE_PASS_TX_PAUSE_PASS_MASK (0x1ffU)
#define SWITCH_P00TPP_PAGE_00_TX_PAUSE_PASS_TX_PAUSE_PASS_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_00_DIS_LEARN_TYPE;
#define SWITCH_PAGE_00_DIS_LEARN_RESERVED_MASK (0xfe00U)
#define SWITCH_PAGE_00_DIS_LEARN_RESERVED_SHIFT (9U)
#define SWITCH_PAGE_00_DIS_LEARN_LEARN_MASK (0x1ffU)
#define SWITCH_PAGE_00_DIS_LEARN_LEARN_SHIFT (0U)




typedef uint16_t SWITCH_P00SLC_TYPE;
#define SWITCH_P00SLC_PAGE_00_SFT_LRN_CTL_RESERVED_MASK (0xfe00U)
#define SWITCH_P00SLC_PAGE_00_SFT_LRN_CTL_RESERVED_SHIFT (9U)
#define SWITCH_P00SLC_PAGE_00_SFT_LRN_CTL_SW_LEARN_CNTL_MASK (0x1ffU)
#define SWITCH_P00SLC_PAGE_00_SFT_LRN_CTL_SW_LEARN_CNTL_SHIFT (0U)




typedef uint32_t SWITCH_P00LPE1_TYPE;
#define SWITCH_P00LPE1_PAGE_00_LOW_POWER_EXP1_RESERVED_1_MASK (0xfe000000UL)
#define SWITCH_P00LPE1_PAGE_00_LOW_POWER_EXP1_RESERVED_1_SHIFT (25UL)
#define SWITCH_P00LPE1_PAGE_00_LOW_POWER_EXP1_SLEEP_MACCLK_PORT_MASK (0x1ff0000UL)
#define SWITCH_P00LPE1_PAGE_00_LOW_POWER_EXP1_SLEEP_MACCLK_PORT_SHIFT (16UL)
#define SWITCH_P00LPE1_PAGE_00_LOW_POWER_EXP1_RESERVED_0_MASK (0xfe00UL)
#define SWITCH_P00LPE1_PAGE_00_LOW_POWER_EXP1_RESERVED_0_SHIFT (9UL)
#define SWITCH_P00LPE1_PAGE_00_LOW_POWER_EXP1_SLEEP_SYSCLK_PORT_MASK (0x1ffUL)
#define SWITCH_P00LPE1_PAGE_00_LOW_POWER_EXP1_SLEEP_SYSCLK_PORT_SHIFT (0UL)




typedef uint16_t SWITCH_P00PIS_TYPE;
#define SWITCH_P00PIS_PAGE_00_PHY_INT_STS_CFP_TCAM_CHKSUM_ERR_MIR_MASK (0x8000U)
#define SWITCH_P00PIS_PAGE_00_PHY_INT_STS_CFP_TCAM_CHKSUM_ERR_MIR_SHIFT (15U)
#define SWITCH_P00PIS_PAGE_00_PHY_INT_STS_RESERVED_MASK (0x7ffeU)
#define SWITCH_P00PIS_PAGE_00_PHY_INT_STS_RESERVED_SHIFT (1U)
#define SWITCH_P00PIS_PAGE_00_PHY_INT_STS_ALL_PHY_INT_STS_MASK (0x1U)
#define SWITCH_P00PIS_PAGE_00_PHY_INT_STS_ALL_PHY_INT_STS_SHIFT (0U)




typedef uint32_t SWITCH_P00CRS_TYPE;
#define SWITCH_P00CRS_PAGE_00_CTLREG_REG_SPARE_CTLREG_REG_SPARE_MASK (0xffffffffUL)
#define SWITCH_P00CRS_PAGE_00_CTLREG_REG_SPARE_CTLREG_REG_SPARE_SHIFT (0UL)




typedef uint8_t SWITCH_P00MDA_TYPE;
#define SWITCH_P00MDA_PAGE_00_MDIO_DIRECT_ACCESS_RESERVED_MASK (0xfeU)
#define SWITCH_P00MDA_PAGE_00_MDIO_DIRECT_ACCESS_RESERVED_SHIFT (1U)
#define SWITCH_P00MDA_P00MDAMDA_MASK (0x1U)
#define SWITCH_P00MDA_P00MDAMDA_SHIFT (0U)




typedef uint8_t SWITCH_P00MP0A_TYPE;
#define SWITCH_P00MP0A_PAGE_00_MDIO_PORT0_ADDR_RESERVED_MASK (0xe0U)
#define SWITCH_P00MP0A_PAGE_00_MDIO_PORT0_ADDR_RESERVED_SHIFT (5U)
#define SWITCH_P00MP0A_PAGE_00_MDIO_PORT0_ADDR_ADDR_PORT_MASK (0x1fU)
#define SWITCH_P00MP0A_PAGE_00_MDIO_PORT0_ADDR_ADDR_PORT_SHIFT (0U)




typedef uint8_t SWITCH_P00MP1A_TYPE;
#define SWITCH_P00MP1A_PAGE_00_MDIO_PORT1_ADDR_RESERVED_MASK (0xe0U)
#define SWITCH_P00MP1A_PAGE_00_MDIO_PORT1_ADDR_RESERVED_SHIFT (5U)
#define SWITCH_P00MP1A_PAGE_00_MDIO_PORT1_ADDR_ADDR_PORT_MASK (0x1fU)
#define SWITCH_P00MP1A_PAGE_00_MDIO_PORT1_ADDR_ADDR_PORT_SHIFT (0U)




typedef uint8_t SWITCH_P00MP2A_TYPE;
#define SWITCH_P00MP2A_PAGE_00_MDIO_PORT2_ADDR_RESERVED_MASK (0xe0U)
#define SWITCH_P00MP2A_PAGE_00_MDIO_PORT2_ADDR_RESERVED_SHIFT (5U)
#define SWITCH_P00MP2A_PAGE_00_MDIO_PORT2_ADDR_ADDR_PORT_MASK (0x1fU)
#define SWITCH_P00MP2A_PAGE_00_MDIO_PORT2_ADDR_ADDR_PORT_SHIFT (0U)




typedef uint8_t SWITCH_P00MP3A_TYPE;
#define SWITCH_P00MP3A_PAGE_00_MDIO_PORT3_ADDR_RESERVED_MASK (0xe0U)
#define SWITCH_P00MP3A_PAGE_00_MDIO_PORT3_ADDR_RESERVED_SHIFT (5U)
#define SWITCH_P00MP3A_PAGE_00_MDIO_PORT3_ADDR_ADDR_PORT_MASK (0x1fU)
#define SWITCH_P00MP3A_PAGE_00_MDIO_PORT3_ADDR_ADDR_PORT_SHIFT (0U)




typedef uint8_t SWITCH_P00MP4A_TYPE;
#define SWITCH_P00MP4A_PAGE_00_MDIO_PORT4_ADDR_RESERVED_MASK (0xe0U)
#define SWITCH_P00MP4A_PAGE_00_MDIO_PORT4_ADDR_RESERVED_SHIFT (5U)
#define SWITCH_P00MP4A_PAGE_00_MDIO_PORT4_ADDR_ADDR_PORT4_MASK (0x1fU)
#define SWITCH_P00MP4A_PAGE_00_MDIO_PORT4_ADDR_ADDR_PORT4_SHIFT (0U)




typedef uint8_t SWITCH_P00MP5A_TYPE;
#define SWITCH_P00MP5A_PAGE_00_MDIO_PORT5_ADDR_RESERVED_MASK (0xe0U)
#define SWITCH_P00MP5A_PAGE_00_MDIO_PORT5_ADDR_RESERVED_SHIFT (5U)
#define SWITCH_P00MP5A_PAGE_00_MDIO_PORT5_ADDR_ADDR_PORT5_MASK (0x1fU)
#define SWITCH_P00MP5A_PAGE_00_MDIO_PORT5_ADDR_ADDR_PORT5_SHIFT (0U)




typedef uint8_t SWITCH_P00MP6A_TYPE;
#define SWITCH_P00MP6A_PAGE_00_MDIO_PORT6_ADDR_RESERVED_MASK (0xe0U)
#define SWITCH_P00MP6A_PAGE_00_MDIO_PORT6_ADDR_RESERVED_SHIFT (5U)
#define SWITCH_P00MP6A_PAGE_00_MDIO_PORT6_ADDR_ADDR_PORT6_MASK (0x1fU)
#define SWITCH_P00MP6A_PAGE_00_MDIO_PORT6_ADDR_ADDR_PORT6_SHIFT (0U)




typedef uint8_t SWITCH_P00MIA_TYPE;
#define SWITCH_P00MIA_PAGE_00_MDIO_IMP_ADDR_RESERVED_MASK (0xe0U)
#define SWITCH_P00MIA_PAGE_00_MDIO_IMP_ADDR_RESERVED_SHIFT (5U)
#define SWITCH_P00MIA_PAGE_00_MDIO_IMP_ADDR_ADDR_IMP_MASK (0x1fU)
#define SWITCH_P00MIA_PAGE_00_MDIO_IMP_ADDR_ADDR_IMP_SHIFT (0U)




typedef uint8_t SWITCH_P00WDC_TYPE;
#define SWITCH_P00WDC_PAGE_00_WATCH_DOG_CTRL_SOFTWARE_RESET_MASK (0x80U)
#define SWITCH_P00WDC_PAGE_00_WATCH_DOG_CTRL_SOFTWARE_RESET_SHIFT (7U)
#define SWITCH_P00WDC_PAGE_00_WATCH_DOG_CTRL_EN_CHIP_RST_MASK (0x40U)
#define SWITCH_P00WDC_PAGE_00_WATCH_DOG_CTRL_EN_CHIP_RST_SHIFT (6U)
#define SWITCH_P00WDC_PAGE_00_WATCH_DOG_CTRL_RESERVED_MASK (0x20U)
#define SWITCH_P00WDC_PAGE_00_WATCH_DOG_CTRL_RESERVED_SHIFT (5U)
#define SWITCH_P00WDC_PAGE_00_WATCH_DOG_CTRL_EN_SW_RESET_MASK (0x10U)
#define SWITCH_P00WDC_PAGE_00_WATCH_DOG_CTRL_EN_SW_RESET_SHIFT (4U)
#define SWITCH_P00WDC_PAGE_00_WATCH_DOG_CTRL_EN_AUTO_RST_MASK (0x8U)
#define SWITCH_P00WDC_PAGE_00_WATCH_DOG_CTRL_EN_AUTO_RST_SHIFT (3U)
#define SWITCH_P00WDC_PAGE_00_WATCH_DOG_CTRL_EN_RELOAD_EEPROM_MASK (0x4U)
#define SWITCH_P00WDC_PAGE_00_WATCH_DOG_CTRL_EN_RELOAD_EEPROM_SHIFT (2U)
#define SWITCH_P00WDC_PAGE_00_WATCH_DOG_CTRL_EN_RST_REGFILE_MASK (0x2U)
#define SWITCH_P00WDC_PAGE_00_WATCH_DOG_CTRL_EN_RST_REGFILE_SHIFT (1U)
#define SWITCH_P00WDC_PAGE_00_WATCH_DOG_CTRL_EN_RST_SWITCH_MASK (0x1U)
#define SWITCH_P00WDC_PAGE_00_WATCH_DOG_CTRL_EN_RST_SWITCH_SHIFT (0U)




typedef uint16_t SWITCH_P00WDR1_TYPE;
#define SWITCH_P00WDR1_PAGE_00_WATCH_DOG_RPT1_RESERVED_MASK (0xfe00U)
#define SWITCH_P00WDR1_PAGE_00_WATCH_DOG_RPT1_RESERVED_SHIFT (9U)
#define SWITCH_P00WDR1_P00WDR1TPHI_MASK (0x1ffU)
#define SWITCH_P00WDR1_P00WDR1TPHI_SHIFT (0U)




typedef uint16_t SWITCH_P00WDR2_TYPE;
#define SWITCH_P00WDR2_PAGE_00_WATCH_DOG_RPT2_RESERVED_MASK (0xfe00U)
#define SWITCH_P00WDR2_PAGE_00_WATCH_DOG_RPT2_RESERVED_SHIFT (9U)
#define SWITCH_P00WDR2_P00WDR2RPHI_MASK (0x1ffU)
#define SWITCH_P00WDR2_P00WDR2RPHI_SHIFT (0U)




typedef uint16_t SWITCH_P00WDR3_TYPE;
#define SWITCH_P00WDR3_PAGE_00_WATCH_DOG_RPT3_RESERVED_MASK (0xfe00U)
#define SWITCH_P00WDR3_PAGE_00_WATCH_DOG_RPT3_RESERVED_SHIFT (9U)
#define SWITCH_P00WDR3_PAGE_00_WATCH_DOG_RPT3_ARL_HUNG_INDICATOR_MASK (0x1ffU)
#define SWITCH_P00WDR3_PAGE_00_WATCH_DOG_RPT3_ARL_HUNG_INDICATOR_SHIFT (0U)




typedef uint8_t SWITCH_P00PFC_TYPE;
#define SWITCH_P00PFC_PAGE_00_PAUSE_FRM_CTRL_RESERVED_2_MASK (0xf8U)
#define SWITCH_P00PFC_PAGE_00_PAUSE_FRM_CTRL_RESERVED_2_SHIFT (3U)
#define SWITCH_P00PFC_PAGE_00_PAUSE_FRM_CTRL_RESERVED_1_MASK (0x6U)
#define SWITCH_P00PFC_PAGE_00_PAUSE_FRM_CTRL_RESERVED_1_SHIFT (1U)
#define SWITCH_P00PFC_PAGE_00_PAUSE_FRM_CTRL_PAUSE_IGNORE_DA_MASK (0x1U)
#define SWITCH_P00PFC_PAGE_00_PAUSE_FRM_CTRL_PAUSE_IGNORE_DA_SHIFT (0U)




typedef uint8_t SWITCH_P00FAC_TYPE;
#define SWITCH_P00FAC_PAGE_00_FAST_AGE_CTRL_FAST_AGE_STR_DONE_MASK (0x80U)
#define SWITCH_P00FAC_PAGE_00_FAST_AGE_CTRL_FAST_AGE_STR_DONE_SHIFT (7U)
#define SWITCH_P00FAC_PAGE_00_FAST_AGE_CTRL_RESERVED_MASK (0x40U)
#define SWITCH_P00FAC_PAGE_00_FAST_AGE_CTRL_RESERVED_SHIFT (6U)
#define SWITCH_P00FAC_PAGE_00_FAST_AGE_CTRL_EN_AGE_MCAST_MASK (0x20U)
#define SWITCH_P00FAC_PAGE_00_FAST_AGE_CTRL_EN_AGE_MCAST_SHIFT (5U)
#define SWITCH_P00FAC_PAGE_00_FAST_AGE_CTRL_EN_AGE_SPT_MASK (0x10U)
#define SWITCH_P00FAC_PAGE_00_FAST_AGE_CTRL_EN_AGE_SPT_SHIFT (4U)
#define SWITCH_P00FAC_PAGE_00_FAST_AGE_CTRL_EN_AGE_VLAN_MASK (0x8U)
#define SWITCH_P00FAC_PAGE_00_FAST_AGE_CTRL_EN_AGE_VLAN_SHIFT (3U)
#define SWITCH_P00FAC_PAGE_00_FAST_AGE_CTRL_EN_AGE_PORT_MASK (0x4U)
#define SWITCH_P00FAC_PAGE_00_FAST_AGE_CTRL_EN_AGE_PORT_SHIFT (2U)
#define SWITCH_P00FAC_PAGE_00_FAST_AGE_CTRL_EN_AGE_DYNAMIC_MASK (0x2U)
#define SWITCH_P00FAC_PAGE_00_FAST_AGE_CTRL_EN_AGE_DYNAMIC_SHIFT (1U)
#define SWITCH_P00FAC_PAGE_00_FAST_AGE_CTRL_EN_FAST_AGE_STATIC_MASK (0x1U)
#define SWITCH_P00FAC_PAGE_00_FAST_AGE_CTRL_EN_FAST_AGE_STATIC_SHIFT (0U)




typedef uint8_t SWITCH_P00FAP_TYPE;
#define SWITCH_P00FAP_PAGE_00_FAST_AGE_PORT_RESERVED_MASK (0xf0U)
#define SWITCH_P00FAP_PAGE_00_FAST_AGE_PORT_RESERVED_SHIFT (4U)
#define SWITCH_P00FAP_PAGE_00_FAST_AGE_PORT_AGE_PORT_MASK (0xfU)
#define SWITCH_P00FAP_PAGE_00_FAST_AGE_PORT_AGE_PORT_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_00_FAST_AGE_VID_TYPE;
#define SWITCH_PAGE_00_FAST_AGE_VID_PRESERVED_MASK (0xf000U)
#define SWITCH_PAGE_00_FAST_AGE_VID_PRESERVED_SHIFT (12U)
#define SWITCH_PAGE_00_FAST_AGE_VID_PVID_MASK (0xfffU)
#define SWITCH_PAGE_00_FAST_AGE_VID_PVID_SHIFT (0U)




typedef uint16_t SWITCH_P00LF0EC_TYPE;
#define SWITCH_P00LF0EC_PAGE_00_LED_FUNC0_EXTD_CTL_RESERVED_MASK (0xfffcU)
#define SWITCH_P00LF0EC_PAGE_00_LED_FUNC0_EXTD_CTL_RESERVED_SHIFT (2U)
#define SWITCH_P00LF0EC_PAGE_00_LED_FUNC0_EXTD_CTL_LED_FUNC0_EXTD_MASK (0x3U)
#define SWITCH_P00LF0EC_PAGE_00_LED_FUNC0_EXTD_CTL_LED_FUNC0_EXTD_SHIFT (0U)




typedef uint16_t SWITCH_P00LF1EC_TYPE;
#define SWITCH_P00LF1EC_PAGE_00_LED_FUNC1_EXTD_CTL_RESERVED_MASK (0xfffcU)
#define SWITCH_P00LF1EC_PAGE_00_LED_FUNC1_EXTD_CTL_RESERVED_SHIFT (2U)
#define SWITCH_P00LF1EC_PAGE_00_LED_FUNC1_EXTD_CTL_LED_FUNC1_EXTD_MASK (0x3U)
#define SWITCH_P00LF1EC_PAGE_00_LED_FUNC1_EXTD_CTL_LED_FUNC1_EXTD_SHIFT (0U)




typedef uint16_t SWITCH_P00LPC_TYPE;
#define SWITCH_P00LPC_PAGE_00_LOW_POWER_CTRL_RESERVED_1_MASK (0xff80U)
#define SWITCH_P00LPC_PAGE_00_LOW_POWER_CTRL_RESERVED_1_SHIFT (7U)
#define SWITCH_P00LPC_PAGE_00_LOW_POWER_CTRL_SLEEP_SYS_MASK (0x40U)
#define SWITCH_P00LPC_PAGE_00_LOW_POWER_CTRL_SLEEP_SYS_SHIFT (6U)
#define SWITCH_P00LPC_PAGE_00_LOW_POWER_CTRL_TIMER_DISABLE_MASK (0x20U)
#define SWITCH_P00LPC_PAGE_00_LOW_POWER_CTRL_TIMER_DISABLE_SHIFT (5U)
#define SWITCH_P00LPC_PAGE_00_LOW_POWER_CTRL_RESERVED_0_MASK (0x1fU)
#define SWITCH_P00LPC_PAGE_00_LOW_POWER_CTRL_RESERVED_0_SHIFT (0U)




typedef uint8_t SWITCH_PAGE_00_TCAM_CTRL_TYPE;
#define SWITCH_PAGE_00_TCAM_CTRL_EN_CHKSUM_MASK (0x80U)
#define SWITCH_PAGE_00_TCAM_CTRL_EN_CHKSUM_SHIFT (7U)
#define SWITCH_PAGE_00_TCAM_CTRL_RESERVED_MASK (0x7fU)
#define SWITCH_PAGE_00_TCAM_CTRL_RESERVED_SHIFT (0U)




typedef uint16_t SWITCH_P00TCS_TYPE;
#define SWITCH_P00TCS_PAGE_00_TCAM_CHKSUM_STS_CFP_TCAM_CHKSUM_ERR_MASK (0x8000U)
#define SWITCH_P00TCS_PAGE_00_TCAM_CHKSUM_STS_CFP_TCAM_CHKSUM_ERR_SHIFT (15U)
#define SWITCH_P00TCS_PAGE_00_TCAM_CHKSUM_STS_RESERVED_MASK (0x7e00U)
#define SWITCH_P00TCS_PAGE_00_TCAM_CHKSUM_STS_RESERVED_SHIFT (9U)
#define SWITCH_P00TCS_P00TCSCTCA_MASK (0x1ffU)
#define SWITCH_P00TCS_P00TCSCTCA_SHIFT (0U)




typedef uint32_t SWITCH_P00LC_TYPE;
#define SWITCH_P00LC_PAGE_00_LIGHTSTACK_CTRL_RESERVED_MASK (0xfffff800UL)
#define SWITCH_P00LC_PAGE_00_LIGHTSTACK_CTRL_RESERVED_SHIFT (11UL)
#define SWITCH_P00LC_PAGE_00_LIGHTSTACK_CTRL_LIGHTSTACK_PORT0_MASK (0x700UL)
#define SWITCH_P00LC_PAGE_00_LIGHTSTACK_CTRL_LIGHTSTACK_PORT0_SHIFT (8UL)
#define SWITCH_P00LC_PAGE_00_LIGHTSTACK_CTRL_RESERVED1_MASK (0x80UL)
#define SWITCH_P00LC_PAGE_00_LIGHTSTACK_CTRL_RESERVED1_SHIFT (7UL)
#define SWITCH_P00LC_PAGE_00_LIGHTSTACK_CTRL_LIGHTSTACK_PORT1_MASK (0x70UL)
#define SWITCH_P00LC_PAGE_00_LIGHTSTACK_CTRL_LIGHTSTACK_PORT1_SHIFT (4UL)
#define SWITCH_P00LC_PAGE_00_LIGHTSTACK_CTRL_RESERVED2_MASK (0x8UL)
#define SWITCH_P00LC_PAGE_00_LIGHTSTACK_CTRL_RESERVED2_SHIFT (3UL)
#define SWITCH_P00LC_PAGE_00_LIGHTSTACK_CTRL_LIGHTSTACK_PORT1_EN_MASK (0x4UL)
#define SWITCH_P00LC_PAGE_00_LIGHTSTACK_CTRL_LIGHTSTACK_PORT1_EN_SHIFT (2UL)
#define SWITCH_P00LC_PAGE_00_LIGHTSTACK_CTRL_LIGHTSTACK_MASTER_MASK (0x2UL)
#define SWITCH_P00LC_PAGE_00_LIGHTSTACK_CTRL_LIGHTSTACK_MASTER_SHIFT (1UL)
#define SWITCH_P00LC_PAGE_00_LIGHTSTACK_CTRL_LIGHTSTACK_EN_MASK (0x1UL)
#define SWITCH_P00LC_PAGE_00_LIGHTSTACK_CTRL_LIGHTSTACK_EN_SHIFT (0UL)




typedef uint16_t SWITCH_PAGE_01_LNKSTS_TYPE;
#define SWITCH_PAGE_01_LNKSTS_RESERVED_MASK (0xfe00U)
#define SWITCH_PAGE_01_LNKSTS_RESERVED_SHIFT (9U)
#define SWITCH_PAGE_01_LNKSTS_LNK_STS_MASK (0x1ffU)
#define SWITCH_PAGE_01_LNKSTS_LNK_STS_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_01_LNKSTSCHG_TYPE;
#define SWITCH_PAGE_01_LNKSTSCHG_RESERVED_MASK (0xfe00U)
#define SWITCH_PAGE_01_LNKSTSCHG_RESERVED_SHIFT (9U)
#define SWITCH_PAGE_01_LNKSTSCHG_LNK_STS_CHG_MASK (0x1ffU)
#define SWITCH_PAGE_01_LNKSTSCHG_LNK_STS_CHG_SHIFT (0U)




typedef uint32_t SWITCH_PAGE_01_SPDSTS_TYPE;
#define SWITCH_PAGE_01_SPDSTS_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_PAGE_01_SPDSTS_RESERVED_SHIFT (18UL)
#define SWITCH_PAGE_01_SPDSTS_PORT_SPD_MASK (0x3ffffUL)
#define SWITCH_PAGE_01_SPDSTS_PORT_SPD_SHIFT (0UL)




typedef uint16_t SWITCH_PAGE_01_DUPSTS_TYPE;
#define SWITCH_PAGE_01_DUPSTS_RESERVED_MASK (0xfe00U)
#define SWITCH_PAGE_01_DUPSTS_RESERVED_SHIFT (9U)
#define SWITCH_PAGE_01_DUPSTS_DUP_STS_MASK (0x1ffU)
#define SWITCH_PAGE_01_DUPSTS_DUP_STS_SHIFT (0U)




typedef uint32_t SWITCH_PAGE_01_PAUSESTS_TYPE;
#define SWITCH_PAGE_01_PAUSESTS_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_PAGE_01_PAUSESTS_RESERVED_SHIFT (18UL)
#define SWITCH_PAGE_01_PAUSESTS_PAUSE_STS_MASK (0x3ffffUL)
#define SWITCH_PAGE_01_PAUSESTS_PAUSE_STS_SHIFT (0UL)




typedef uint16_t SWITCH_P01S_TYPE;
#define SWITCH_P01S_PAGE_01_SRCADRCHG_RESERVED_MASK (0xfe00U)
#define SWITCH_P01S_PAGE_01_SRCADRCHG_RESERVED_SHIFT (9U)
#define SWITCH_P01S_PAGE_01_SRCADRCHG_SRC_ADDR_CHANGE_MASK (0x1ffU)
#define SWITCH_P01S_PAGE_01_SRCADRCHG_SRC_ADDR_CHANGE_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_01_BIST_STS1_TYPE;
#define SWITCH_PAGE_01_BIST_STS1_STS1_MASK (0xffffU)
#define SWITCH_PAGE_01_BIST_STS1_STS1_SHIFT (0U)




typedef uint32_t SWITCH_P01P1_TYPE;
#define SWITCH_P01P1_PAGE_01_PBPTRFIFO_1_RESERVED_1_MASK (0xff000000UL)
#define SWITCH_P01P1_PAGE_01_PBPTRFIFO_1_RESERVED_1_SHIFT (24UL)
#define SWITCH_P01P1_PAGE_01_PBPTRFIFO_1_VALID_CNT_P8_MASK (0xff0000UL)
#define SWITCH_P01P1_PAGE_01_PBPTRFIFO_1_VALID_CNT_P8_SHIFT (16UL)
#define SWITCH_P01P1_PAGE_01_PBPTRFIFO_1_VALID_CNT_P7_MASK (0xff00UL)
#define SWITCH_P01P1_PAGE_01_PBPTRFIFO_1_VALID_CNT_P7_SHIFT (8UL)
#define SWITCH_P01P1_PAGE_01_PBPTRFIFO_1_VALID_CNT_P6_MASK (0xffUL)
#define SWITCH_P01P1_PAGE_01_PBPTRFIFO_1_VALID_CNT_P6_SHIFT (0UL)




typedef uint16_t SWITCH_P01RS_TYPE;
#define SWITCH_P01RS_PAGE_01_RESET_STATUS_RESERVED_1_MASK (0xfc00U)
#define SWITCH_P01RS_PAGE_01_RESET_STATUS_RESERVED_1_SHIFT (10U)
#define SWITCH_P01RS_PAGE_01_RESET_STATUS_SW_CORE_RST_STS_MASK (0x200U)
#define SWITCH_P01RS_PAGE_01_RESET_STATUS_SW_CORE_RST_STS_SHIFT (9U)
#define SWITCH_P01RS_PAGE_01_RESET_STATUS_SW_REG_RST_STS_MASK (0x100U)
#define SWITCH_P01RS_PAGE_01_RESET_STATUS_SW_REG_RST_STS_SHIFT (8U)
#define SWITCH_P01RS_PAGE_01_RESET_STATUS_RESERVED_0_MASK (0xffU)
#define SWITCH_P01RS_PAGE_01_RESET_STATUS_RESERVED_0_SHIFT (0U)




typedef uint32_t SWITCH_P01SRS0_TYPE;
#define SWITCH_P01SRS0_PAGE_01_STREG_REG_SPARE0_STREG_REG_SPARE0_MASK (0xffffffffUL)
#define SWITCH_P01SRS0_PAGE_01_STREG_REG_SPARE0_STREG_REG_SPARE0_SHIFT (0UL)




typedef uint32_t SWITCH_P01SRS1_TYPE;
#define SWITCH_P01SRS1_PAGE_01_STREG_REG_SPARE1_STREG_REG_SPARE1_MASK (0xffffffffUL)
#define SWITCH_P01SRS1_PAGE_01_STREG_REG_SPARE1_STREG_REG_SPARE1_SHIFT (0UL)




typedef uint8_t SWITCH_PAGE_02_GMNGCFG_TYPE;
#define SWITCH_PAGE_02_GMNGCFG_FRM_MNGP_MASK (0xc0U)
#define SWITCH_PAGE_02_GMNGCFG_FRM_MNGP_SHIFT (6U)
#define SWITCH_PAGE_02_GMNGCFG_RESERVED_MASK (0x3cU)
#define SWITCH_PAGE_02_GMNGCFG_RESERVED_SHIFT (2U)
#define SWITCH_PAGE_02_GMNGCFG_RXBPDU_EN_MASK (0x2U)
#define SWITCH_PAGE_02_GMNGCFG_RXBPDU_EN_SHIFT (1U)
#define SWITCH_PAGE_02_GMNGCFG_RST_MIB_CNT_MASK (0x1U)
#define SWITCH_PAGE_02_GMNGCFG_RST_MIB_CNT_SHIFT (0U)




typedef uint8_t SWITCH_P02I0PI_TYPE;
#define SWITCH_P02I0PI_PAGE_02_IMP0_PRT_ID_RESERVED_MASK (0xf0U)
#define SWITCH_P02I0PI_PAGE_02_IMP0_PRT_ID_RESERVED_SHIFT (4U)
#define SWITCH_P02I0PI_PAGE_02_IMP0_PRT_ID_IMP0_PRT_ID_MASK (0xfU)
#define SWITCH_P02I0PI_PAGE_02_IMP0_PRT_ID_IMP0_PRT_ID_SHIFT (0U)




typedef uint8_t SWITCH_P02I1PI_TYPE;
#define SWITCH_P02I1PI_PAGE_02_IMP1_PRT_ID_RESERVED_MASK (0xf0U)
#define SWITCH_P02I1PI_PAGE_02_IMP1_PRT_ID_RESERVED_SHIFT (4U)
#define SWITCH_P02I1PI_PAGE_02_IMP1_PRT_ID_IMP1_PRT_ID_MASK (0xfU)
#define SWITCH_P02I1PI_PAGE_02_IMP1_PRT_ID_IMP1_PRT_ID_SHIFT (0U)




typedef uint8_t SWITCH_P02BHC_TYPE;
#define SWITCH_P02BHC_PAGE_02_BRCM_HDR_CTRL_RESERVED_MASK (0xf8U)
#define SWITCH_P02BHC_PAGE_02_BRCM_HDR_CTRL_RESERVED_SHIFT (3U)
#define SWITCH_P02BHC_PAGE_02_BRCM_HDR_CTRL_BRCM_HDR_EN_MASK (0x7U)
#define SWITCH_P02BHC_PAGE_02_BRCM_HDR_CTRL_BRCM_HDR_EN_SHIFT (0U)




typedef uint8_t SWITCH_P02GRPE0_TYPE;
#define SWITCH_P02GRPE0_P02GRPE0RPE_MASK (0xffU)
#define SWITCH_P02GRPE0_P02GRPE0RPE_SHIFT (0U)




typedef uint8_t SWITCH_P02GRPE1_TYPE;
#define SWITCH_P02GRPE1_PAGE_02_GMNGCFG_RXBPDU_PP_EN1_RESERVED_MASK (0xfeU)
#define SWITCH_P02GRPE1_PAGE_02_GMNGCFG_RXBPDU_PP_EN1_RESERVED_SHIFT (1U)
#define SWITCH_P02GRPE1_P02GRPE1RPE_MASK (0x1U)
#define SWITCH_P02GRPE1_P02GRPE1RPE_SHIFT (0U)




typedef uint32_t SWITCH_PAGE_02_SPTAGT_TYPE;
#define SWITCH_PAGE_02_SPTAGT_RESERVED_MASK (0xffe00000UL)
#define SWITCH_PAGE_02_SPTAGT_RESERVED_SHIFT (21UL)
#define SWITCH_PAGE_02_SPTAGT_AGE_CHANGE_EN_MASK (0x100000UL)
#define SWITCH_PAGE_02_SPTAGT_AGE_CHANGE_EN_SHIFT (20UL)
#define SWITCH_PAGE_02_SPTAGT_AGE_TIME_MASK (0xfffffUL)
#define SWITCH_PAGE_02_SPTAGT_AGE_TIME_SHIFT (0UL)




typedef uint16_t SWITCH_P02BHC2_TYPE;
#define SWITCH_P02BHC2_PAGE_02_BRCM_HDR_CTRL2_RESERVED_1_MASK (0xfe00U)
#define SWITCH_P02BHC2_PAGE_02_BRCM_HDR_CTRL2_RESERVED_1_SHIFT (9U)
#define SWITCH_P02BHC2_PAGE_02_BRCM_HDR_CTRL2_RESERVED_0_MASK (0x180U)
#define SWITCH_P02BHC2_PAGE_02_BRCM_HDR_CTRL2_RESERVED_0_SHIFT (7U)
#define SWITCH_P02BHC2_PAGE_02_BRCM_HDR_CTRL2_BRCM_HDR_EN_MASK (0x7fU)
#define SWITCH_P02BHC2_PAGE_02_BRCM_HDR_CTRL2_BRCM_HDR_EN_SHIFT (0U)




typedef uint32_t SWITCH_P02ISC_TYPE;
#define SWITCH_P02ISC_PAGE_02_IPG_SHRNK_CTRL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P02ISC_PAGE_02_IPG_SHRNK_CTRL_RESERVED_SHIFT (18UL)
#define SWITCH_P02ISC_PAGE_02_IPG_SHRNK_CTRL_IPG_SHKCTRL_MASK (0x3ffffUL)
#define SWITCH_P02ISC_PAGE_02_IPG_SHRNK_CTRL_IPG_SHKCTRL_SHIFT (0UL)




typedef uint16_t SWITCH_PAGE_02_MIRCAPCTL_TYPE;
#define SWITCH_PAGE_02_MIRCAPCTL_MIR_EN_MASK (0x8000U)
#define SWITCH_PAGE_02_MIRCAPCTL_MIR_EN_SHIFT (15U)
#define SWITCH_PAGE_02_MIRCAPCTL_BLK_NOT_MIR_MASK (0x4000U)
#define SWITCH_PAGE_02_MIRCAPCTL_BLK_NOT_MIR_SHIFT (14U)
#define SWITCH_PAGE_02_MIRCAPCTL_RESERVED_0_MASK (0x3fe0U)
#define SWITCH_PAGE_02_MIRCAPCTL_RESERVED_0_SHIFT (5U)
#define SWITCH_PAGE_02_MIRCAPCTL_MIR_PORT_LOC_MASK (0x10U)
#define SWITCH_PAGE_02_MIRCAPCTL_MIR_PORT_LOC_SHIFT (4U)
#define SWITCH_PAGE_02_MIRCAPCTL_SMIR_CAP_PORT_MASK (0xfU)
#define SWITCH_PAGE_02_MIRCAPCTL_SMIR_CAP_PORT_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_02_IGMIRCTL_TYPE;
#define SWITCH_PAGE_02_IGMIRCTL_IN_MIR_FLTR_MASK (0xc000U)
#define SWITCH_PAGE_02_IGMIRCTL_IN_MIR_FLTR_SHIFT (14U)
#define SWITCH_PAGE_02_IGMIRCTL_IN_DIV_EN_MASK (0x2000U)
#define SWITCH_PAGE_02_IGMIRCTL_IN_DIV_EN_SHIFT (13U)
#define SWITCH_PAGE_02_IGMIRCTL_RESERVED_MASK (0x1e00U)
#define SWITCH_PAGE_02_IGMIRCTL_RESERVED_SHIFT (9U)
#define SWITCH_PAGE_02_IGMIRCTL_IN_MIR_MSK_MASK (0x1ffU)
#define SWITCH_PAGE_02_IGMIRCTL_IN_MIR_MSK_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_02_IGMIRDIV_TYPE;
#define SWITCH_PAGE_02_IGMIRDIV_RESERVED_MASK (0xfc00U)
#define SWITCH_PAGE_02_IGMIRDIV_RESERVED_SHIFT (10U)
#define SWITCH_PAGE_02_IGMIRDIV_IN_MIR_DIV_MASK (0x3ffU)
#define SWITCH_PAGE_02_IGMIRDIV_IN_MIR_DIV_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_02_EGMIRCTL_TYPE;
#define SWITCH_PAGE_02_EGMIRCTL_OUT_MIR_FLTR_MASK (0xc000U)
#define SWITCH_PAGE_02_EGMIRCTL_OUT_MIR_FLTR_SHIFT (14U)
#define SWITCH_PAGE_02_EGMIRCTL_OUT_DIV_EN_MASK (0x2000U)
#define SWITCH_PAGE_02_EGMIRCTL_OUT_DIV_EN_SHIFT (13U)
#define SWITCH_PAGE_02_EGMIRCTL_RESERVED_MASK (0x1e00U)
#define SWITCH_PAGE_02_EGMIRCTL_RESERVED_SHIFT (9U)
#define SWITCH_PAGE_02_EGMIRCTL_OUT_MIR_MSK_MASK (0x1ffU)
#define SWITCH_PAGE_02_EGMIRCTL_OUT_MIR_MSK_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_02_EGMIRDIV_TYPE;
#define SWITCH_PAGE_02_EGMIRDIV_RESERVED_MASK (0xfc00U)
#define SWITCH_PAGE_02_EGMIRDIV_RESERVED_SHIFT (10U)
#define SWITCH_PAGE_02_EGMIRDIV_OUT_MIR_DIV_MASK (0x3ffU)
#define SWITCH_PAGE_02_EGMIRDIV_OUT_MIR_DIV_SHIFT (0U)




typedef uint32_t SWITCH_PAGE_02_SPAN_TYPE;
#define SWITCH_PAGE_02_SPAN_SPANCTL_SPAN_CTL_MASK (0xc0000000UL)
#define SWITCH_PAGE_02_SPAN_SPANCTL_SPAN_CTL_SHIFT (30UL)
#define SWITCH_PAGE_02_SPAN_SPANCTL_SPAN_SRC_TYPE_SELECT_MASK (0x30000000UL)
#define SWITCH_PAGE_02_SPAN_SPANCTL_SPAN_SRC_TYPE_SELECT_SHIFT (28UL)
#define SWITCH_PAGE_02_SPAN_SPANCTL_BLK_DST_PORT_MASK (0x8000000UL)
#define SWITCH_PAGE_02_SPAN_SPANCTL_BLK_DST_PORT_SHIFT (27UL)
#define SWITCH_PAGE_02_SPAN_SPANCTL_REF_PORT_EN_MASK (0x4000000UL)
#define SWITCH_PAGE_02_SPAN_SPANCTL_REF_PORT_EN_SHIFT (26UL)
#define SWITCH_PAGE_02_SPAN_SPANCTL_REF_PORT_MASK (0x3c00000UL)
#define SWITCH_PAGE_02_SPAN_SPANCTL_REF_PORT_SHIFT (22UL)
#define SWITCH_PAGE_02_SPAN_SPANCTL_INTER_SW_MASK (0x200000UL)
#define SWITCH_PAGE_02_SPAN_SPANCTL_INTER_SW_SHIFT (21UL)
#define SWITCH_PAGE_02_SPAN_SPANCTL_SPT_DROP_EN_MASK (0x100000UL)
#define SWITCH_PAGE_02_SPAN_SPANCTL_SPT_DROP_EN_SHIFT (20UL)
#define SWITCH_PAGE_02_SPAN_SPANCTL_EAP_DROP_EN_MASK (0x80000UL)
#define SWITCH_PAGE_02_SPAN_SPANCTL_EAP_DROP_EN_SHIFT (19UL)
#define SWITCH_PAGE_02_SPAN_SPANCTL_RESERVED_MASK (0x70000UL)
#define SWITCH_PAGE_02_SPAN_SPANCTL_RESERVED_SHIFT (16UL)
#define SWITCH_PAGE_02_SPAN_SPANCTL_SPAN_SRC_MASK (0xfff0UL)
#define SWITCH_PAGE_02_SPAN_SPANCTL_SPAN_SRC_SHIFT (4UL)
#define SWITCH_PAGE_02_SPAN_SPANCTL_SPAN_DST_PORT_ID_MASK (0xfUL)
#define SWITCH_PAGE_02_SPAN_SPANCTL_SPAN_DST_PORT_ID_SHIFT (0UL)




typedef uint16_t SWITCH_PAGE_02_RSPANVLAN_TYPE;
#define SWITCH_PAGE_02_RSPANVLAN_RESERVED_MASK (0x8000U)
#define SWITCH_PAGE_02_RSPANVLAN_RESERVED_SHIFT (15U)
#define SWITCH_PAGE_02_RSPANVLAN_RSPAN_IN_ORDER_MASK (0x4000U)
#define SWITCH_PAGE_02_RSPANVLAN_RSPAN_IN_ORDER_SHIFT (14U)
#define SWITCH_PAGE_02_RSPANVLAN_RMIRR_MODE_MASK (0x2000U)
#define SWITCH_PAGE_02_RSPANVLAN_RMIRR_MODE_SHIFT (13U)
#define SWITCH_PAGE_02_RSPANVLAN_REMOTE_MIRR_EN_MASK (0x1000U)
#define SWITCH_PAGE_02_RSPANVLAN_REMOTE_MIRR_EN_SHIFT (12U)
#define SWITCH_PAGE_02_RSPANVLAN_RSPAN_VLAN_MASK (0xfffU)
#define SWITCH_PAGE_02_RSPANVLAN_RSPAN_VLAN_SHIFT (0U)




typedef uint32_t SWITCH_PAGE_02_MODEL_ID_TYPE;
#define SWITCH_PAGE_02_MODEL_ID_MODELID_MASK (0xffffffffUL)
#define SWITCH_PAGE_02_MODEL_ID_MODELID_SHIFT (0UL)




typedef uint8_t SWITCH_PAGE_02_CHIP_REVID_TYPE;
#define SWITCH_PAGE_02_CHIP_REVID_REVID_MASK (0xffU)
#define SWITCH_PAGE_02_CHIP_REVID_REVID_SHIFT (0U)




typedef uint32_t SWITCH_P02APM_TYPE;
#define SWITCH_P02APM_PAGE_02_ARP_PP_MODE_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P02APM_PAGE_02_ARP_PP_MODE_RESERVED_SHIFT (18UL)
#define SWITCH_P02APM_PAGE_02_ARP_PP_MODE_ARP_PP_MODE_MASK (0x3ffffUL)
#define SWITCH_P02APM_PAGE_02_ARP_PP_MODE_ARP_PP_MODE_SHIFT (0UL)




typedef uint32_t SWITCH_P02DPM_TYPE;
#define SWITCH_P02DPM_PAGE_02_DHCP_PP_MODE_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P02DPM_PAGE_02_DHCP_PP_MODE_RESERVED_SHIFT (18UL)
#define SWITCH_P02DPM_PAGE_02_DHCP_PP_MODE_DHCP_PP_MODE_MASK (0x3ffffUL)
#define SWITCH_P02DPM_PAGE_02_DHCP_PP_MODE_DHCP_PP_MODE_SHIFT (0UL)




typedef uint32_t SWITCH_P02HPC_TYPE;
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_RESERVED_1_MASK (0xfff00000UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_RESERVED_1_SHIFT (20UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_P7_SNOOP_EN_MASK (0x80000UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_P7_SNOOP_EN_SHIFT (19UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_MLD_QRY_FWD_MODE_MASK (0x40000UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_MLD_QRY_FWD_MODE_SHIFT (18UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_MLD_QRY_EN_MASK (0x20000UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_MLD_QRY_EN_SHIFT (17UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_MLD_RPTDONE_FWD_MODE_MASK (0x10000UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_MLD_RPTDONE_FWD_MODE_SHIFT (16UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_MLD_RPTDONE_EN_MASK (0x8000UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_MLD_RPTDONE_EN_SHIFT (15UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_IGMP_UKN_FWD_MODE_MASK (0x4000UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_IGMP_UKN_FWD_MODE_SHIFT (14UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_IGMP_UKN_EN_MASK (0x2000UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_IGMP_UKN_EN_SHIFT (13UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_IGMP_QRY_FWD_MODE_MASK (0x1000UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_IGMP_QRY_FWD_MODE_SHIFT (12UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_IGMP_QRY_EN_MASK (0x800UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_IGMP_QRY_EN_SHIFT (11UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_IGMP_RPTLVE_FWD_MODE_MASK (0x400UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_IGMP_RPTLVE_FWD_MODE_SHIFT (10UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_IGMP_RPTLVE_EN_MASK (0x200UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_IGMP_RPTLVE_EN_SHIFT (9UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_IGMP_DIP_EN_MASK (0x100UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_IGMP_DIP_EN_SHIFT (8UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_RESERVED_0_MASK (0xc0UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_RESERVED_0_SHIFT (6UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_ICMPV6_FWD_MODE_MASK (0x20UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_ICMPV6_FWD_MODE_SHIFT (5UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_ICMPV6_EN_MASK (0x10UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_ICMPV6_EN_SHIFT (4UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_ICMPV4_EN_MASK (0x8UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_ICMPV4_EN_SHIFT (3UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_DHCP_EN_MASK (0x4UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_DHCP_EN_SHIFT (2UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_RARP_EN_MASK (0x2UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_RARP_EN_SHIFT (1UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_ARP_EN_MASK (0x1UL)
#define SWITCH_P02HPC_PAGE_02_HL_PRTC_CTRL_ARP_EN_SHIFT (0UL)




typedef uint16_t SWITCH_P02RMCE_TYPE;
#define SWITCH_P02RMCE_PAGE_02_RST_MIB_CNT_EN_RESERVED_MASK (0xfe00U)
#define SWITCH_P02RMCE_PAGE_02_RST_MIB_CNT_EN_RESERVED_SHIFT (9U)
#define SWITCH_P02RMCE_PAGE_02_RST_MIB_CNT_EN_RST_MIB_CNT_EN_MASK (0x1ffU)
#define SWITCH_P02RMCE_PAGE_02_RST_MIB_CNT_EN_RST_MIB_CNT_EN_SHIFT (0U)




typedef uint16_t SWITCH_P02IS2W_TYPE;
#define SWITCH_P02IS2W_PAGE_02_IPG_SHRINK_2G_WA_RESERVED_MASK (0xfe00U)
#define SWITCH_P02IS2W_PAGE_02_IPG_SHRINK_2G_WA_RESERVED_SHIFT (9U)
#define SWITCH_P02IS2W_PAGE_02_IPG_SHRINK_2G_WA_VLD2_COND_DIS_MASK (0x1ffU)
#define SWITCH_P02IS2W_PAGE_02_IPG_SHRINK_2G_WA_VLD2_COND_DIS_SHIFT (0U)




typedef uint32_t SWITCH_P02MRS0_TYPE;
#define SWITCH_P02MRS0_P02MRS0MRS0_MASK (0xffffffffUL)
#define SWITCH_P02MRS0_P02MRS0MRS0_SHIFT (0UL)




typedef uint32_t SWITCH_P02MRS1_TYPE;
#define SWITCH_P02MRS1_P02MRS1MRS1_MASK (0xffffffffUL)
#define SWITCH_P02MRS1_P02MRS1MRS1_SHIFT (0UL)




typedef uint16_t SWITCH_PAGE_02_IGMIRVLAN_TYPE;
#define SWITCH_PAGE_02_IGMIRVLAN_RESERVED_MASK (0xf000U)
#define SWITCH_PAGE_02_IGMIRVLAN_RESERVED_SHIFT (12U)
#define SWITCH_PAGE_02_IGMIRVLAN_IN_MIR_VLAN_MASK (0xfffU)
#define SWITCH_PAGE_02_IGMIRVLAN_IN_MIR_VLAN_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_02_EGMIRVLAN_TYPE;
#define SWITCH_PAGE_02_EGMIRVLAN_RESERVED_MASK (0xf000U)
#define SWITCH_PAGE_02_EGMIRVLAN_RESERVED_SHIFT (12U)
#define SWITCH_PAGE_02_EGMIRVLAN_OUT_MIR_VLAN_MASK (0xfffU)
#define SWITCH_PAGE_02_EGMIRVLAN_OUT_MIR_VLAN_SHIFT (0U)




typedef uint16_t SWITCH_P02ETC_TYPE;
#define SWITCH_P02ETC_PAGE_02_EARLY_TX_CTRL_RESERVED_MASK (0xfe00U)
#define SWITCH_P02ETC_PAGE_02_EARLY_TX_CTRL_RESERVED_SHIFT (9U)
#define SWITCH_P02ETC_PAGE_02_EARLY_TX_CTRL_EARLY_TXCTRL_MASK (0x1ffU)
#define SWITCH_P02ETC_PAGE_02_EARLY_TX_CTRL_EARLY_TXCTRL_SHIFT (0U)




typedef uint32_t SWITCH_PAGE_03_INT_STS_TYPE;
#define SWITCH_PAGE_03_INT_STS_STS_MASK (0xffffffffUL)
#define SWITCH_PAGE_03_INT_STS_STS_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_03_INT_EN_TYPE;
#define SWITCH_PAGE_03_INT_EN_EN_MASK (0xffffffffUL)
#define SWITCH_PAGE_03_INT_EN_EN_SHIFT (0UL)




typedef uint16_t SWITCH_P03IST_TYPE;
#define SWITCH_P03IST_PAGE_03_IMP_SLEEP_TIMER_RESERVED_MASK (0xe000U)
#define SWITCH_P03IST_PAGE_03_IMP_SLEEP_TIMER_RESERVED_SHIFT (13U)
#define SWITCH_P03IST_PAGE_03_IMP_SLEEP_TIMER_IMP_SLEEP_TIMER_MASK (0x1fffU)
#define SWITCH_P03IST_PAGE_03_IMP_SLEEP_TIMER_IMP_SLEEP_TIMER_SHIFT (0U)




typedef uint16_t SWITCH_P03P7ST_TYPE;
#define SWITCH_P03P7ST_PAGE_03_PORT7_SLEEP_TIMER_RESERVED_MASK (0xe000U)
#define SWITCH_P03P7ST_PAGE_03_PORT7_SLEEP_TIMER_RESERVED_SHIFT (13U)
#define SWITCH_P03P7ST_P03P7STP7ST_MASK (0x1fffU)
#define SWITCH_P03P7ST_P03P7STP7ST_SHIFT (0U)




typedef uint16_t SWITCH_P03WST_TYPE;
#define SWITCH_P03WST_PAGE_03_WAN_SLEEP_TIMER_RESERVED_MASK (0xe000U)
#define SWITCH_P03WST_PAGE_03_WAN_SLEEP_TIMER_RESERVED_SHIFT (13U)
#define SWITCH_P03WST_PAGE_03_WAN_SLEEP_TIMER_WAN_SLEEP_TIMER_MASK (0x1fffU)
#define SWITCH_P03WST_PAGE_03_WAN_SLEEP_TIMER_WAN_SLEEP_TIMER_SHIFT (0U)




typedef uint8_t SWITCH_P03PSS_TYPE;
#define SWITCH_P03PSS_PAGE_03_PORT_SLEEP_STS_RESERVED_MASK (0xf8U)
#define SWITCH_P03PSS_PAGE_03_PORT_SLEEP_STS_RESERVED_SHIFT (3U)
#define SWITCH_P03PSS_PAGE_03_PORT_SLEEP_STS_PORT7_SLEEP_STS_MASK (0x4U)
#define SWITCH_P03PSS_PAGE_03_PORT_SLEEP_STS_PORT7_SLEEP_STS_SHIFT (2U)
#define SWITCH_P03PSS_PAGE_03_PORT_SLEEP_STS_WAN_PORT_SLEEP_STS_MASK (0x2U)
#define SWITCH_P03PSS_PAGE_03_PORT_SLEEP_STS_WAN_PORT_SLEEP_STS_SHIFT (1U)
#define SWITCH_P03PSS_PAGE_03_PORT_SLEEP_STS_IMP_PORT_SLEEP_STS_MASK (0x1U)
#define SWITCH_P03PSS_PAGE_03_PORT_SLEEP_STS_IMP_PORT_SLEEP_STS_SHIFT (0U)




typedef uint32_t SWITCH_P03IT_TYPE;
#define SWITCH_P03IT_PAGE_03_INT_TRIGGER_RESERVED_MASK (0xfffffff8UL)
#define SWITCH_P03IT_PAGE_03_INT_TRIGGER_RESERVED_SHIFT (3UL)
#define SWITCH_P03IT_PAGE_03_INT_TRIGGER_INT_CPU_DOORBELL_MASK (0x4UL)
#define SWITCH_P03IT_PAGE_03_INT_TRIGGER_INT_CPU_DOORBELL_SHIFT (2UL)
#define SWITCH_P03IT_PAGE_03_INT_TRIGGER_EXT_CPU_DOORBELL_MASK (0x2UL)
#define SWITCH_P03IT_PAGE_03_INT_TRIGGER_EXT_CPU_DOORBELL_SHIFT (1UL)
#define SWITCH_P03IT_PAGE_03_INT_TRIGGER_EXT_CPU_INT_MASK (0x1UL)
#define SWITCH_P03IT_PAGE_03_INT_TRIGGER_EXT_CPU_INT_SHIFT (0UL)




typedef uint16_t SWITCH_P03LSIE_TYPE;
#define SWITCH_P03LSIE_PAGE_03_LINK_STS_INT_EN_RESERVED_MASK (0xfe00U)
#define SWITCH_P03LSIE_PAGE_03_LINK_STS_INT_EN_RESERVED_SHIFT (9U)
#define SWITCH_P03LSIE_PAGE_03_LINK_STS_INT_EN_LINK_STS_INT_EN_MASK (0x1ffU)
#define SWITCH_P03LSIE_PAGE_03_LINK_STS_INT_EN_LINK_STS_INT_EN_SHIFT (0U)




typedef uint16_t SWITCH_P03EDIE_TYPE;
#define SWITCH_P03EDIE_PAGE_03_ENG_DET_INT_EN_RESERVED_1_MASK (0xfe00U)
#define SWITCH_P03EDIE_PAGE_03_ENG_DET_INT_EN_RESERVED_1_SHIFT (9U)
#define SWITCH_P03EDIE_PAGE_03_ENG_DET_INT_EN_RESERVED_0_MASK (0x180U)
#define SWITCH_P03EDIE_PAGE_03_ENG_DET_INT_EN_RESERVED_0_SHIFT (7U)
#define SWITCH_P03EDIE_PAGE_03_ENG_DET_INT_EN_ENG_DET_INT_EN_MASK (0x7fU)
#define SWITCH_P03EDIE_PAGE_03_ENG_DET_INT_EN_ENG_DET_INT_EN_SHIFT (0U)




typedef uint16_t SWITCH_P03LSCIE_TYPE;
#define SWITCH_P03LSCIE_PAGE_03_LPI_STS_CHG_INT_EN_RESERVED_MASK (0xfe00U)
#define SWITCH_P03LSCIE_PAGE_03_LPI_STS_CHG_INT_EN_RESERVED_SHIFT (9U)
#define SWITCH_P03LSCIE_P03LSCIELSCIE_MASK (0x1ffU)
#define SWITCH_P03LSCIE_P03LSCIELSCIE_SHIFT (0U)




typedef uint8_t SWITCH_P03CRA_TYPE;
#define SWITCH_P03CRA_PAGE_03_CPU_RESOURCE_ARBITER_RESERVED_MASK (0xfcU)
#define SWITCH_P03CRA_PAGE_03_CPU_RESOURCE_ARBITER_RESERVED_SHIFT (2U)
#define SWITCH_P03CRA_PAGE_03_CPU_RESOURCE_ARBITER_EXT_CPU_REQ_MASK (0x2U)
#define SWITCH_P03CRA_PAGE_03_CPU_RESOURCE_ARBITER_EXT_CPU_REQ_SHIFT (1U)
#define SWITCH_P03CRA_PAGE_03_CPU_RESOURCE_ARBITER_EXT_CPU_GNT_MASK (0x1U)
#define SWITCH_P03CRA_PAGE_03_CPU_RESOURCE_ARBITER_EXT_CPU_GNT_SHIFT (0U)




typedef uint64_t SWITCH_P03CDS_TYPE;
#define SWITCH_P03CDS_PAGE_03_CPU_DATA_SHARE_CPU_DATA_SHARE_MASK (0xffffffffffffffffULL)
#define SWITCH_P03CDS_PAGE_03_CPU_DATA_SHARE_CPU_DATA_SHARE_SHIFT (0ULL)




typedef uint64_t SWITCH_P03CDS1_TYPE;
#define SWITCH_P03CDS1_PAGE_03_CPU_DATA_SHARE_1_CPU_DATA_SHARE_MASK (0xffffffffffffffffULL)
#define SWITCH_P03CDS1_PAGE_03_CPU_DATA_SHARE_1_CPU_DATA_SHARE_SHIFT (0ULL)




typedef uint16_t SWITCH_P03MEEIS_TYPE;
#define SWITCH_P03MEEIS_PAGE_03_MEM_ECC_ERR_INT_STS_RESERVED_MASK (0xc000U)
#define SWITCH_P03MEEIS_PAGE_03_MEM_ECC_ERR_INT_STS_RESERVED_SHIFT (14U)
#define SWITCH_P03MEEIS_P03MEEISPMQEEIS_MASK (0x2000U)
#define SWITCH_P03MEEIS_P03MEEISPMQEEIS_SHIFT (13U)
#define SWITCH_P03MEEIS_P03MEEISATEEIS_MASK (0x1000U)
#define SWITCH_P03MEEIS_P03MEEISATEEIS_SHIFT (12U)
#define SWITCH_P03MEEIS_P03MEEISASEDIS_MASK (0x800U)
#define SWITCH_P03MEEIS_P03MEEISASEDIS_SHIFT (11U)
#define SWITCH_P03MEEIS_P03MEEISTEDIS_MASK (0x400U)
#define SWITCH_P03MEEIS_P03MEEISTEDIS_SHIFT (10U)
#define SWITCH_P03MEEIS_P03MEEISMEDIS_MASK (0x200U)
#define SWITCH_P03MEEIS_P03MEEISMEDIS_SHIFT (9U)
#define SWITCH_P03MEEIS_P03MEEISEEDIS_MASK (0x100U)
#define SWITCH_P03MEEIS_P03MEEISEEDIS_SHIFT (8U)
#define SWITCH_P03MEEIS_P03MEEISSEDIS_MASK (0x80U)
#define SWITCH_P03MEEIS_P03MEEISSEDIS_SHIFT (7U)
#define SWITCH_P03MEEIS_P03MEEISAEDIS_MASK (0x40U)
#define SWITCH_P03MEEIS_P03MEEISAEDIS_SHIFT (6U)
#define SWITCH_P03MEEIS_P03MEEISTEDIS1_MASK (0x20U)
#define SWITCH_P03MEEIS_P03MEEISTEDIS1_SHIFT (5U)
#define SWITCH_P03MEEIS_P03MEEISFEDIS_MASK (0x10U)
#define SWITCH_P03MEEIS_P03MEEISFEDIS_SHIFT (4U)
#define SWITCH_P03MEEIS_P03MEEISBEDIS_MASK (0x8U)
#define SWITCH_P03MEEIS_P03MEEISBEDIS_SHIFT (3U)
#define SWITCH_P03MEEIS_P03MEEISVEDIS_MASK (0x4U)
#define SWITCH_P03MEEIS_P03MEEISVEDIS_SHIFT (2U)
#define SWITCH_P03MEEIS_P03MEEISASEDIS1_MASK (0x2U)
#define SWITCH_P03MEEIS_P03MEEISASEDIS1_SHIFT (1U)
#define SWITCH_P03MEEIS_P03MEEISAAEDIS_MASK (0x1U)
#define SWITCH_P03MEEIS_P03MEEISAAEDIS_SHIFT (0U)




typedef uint16_t SWITCH_P03MEEIE_TYPE;
#define SWITCH_P03MEEIE_PAGE_03_MEM_ECC_ERR_INT_EN_RESERVED_MASK (0xc000U)
#define SWITCH_P03MEEIE_PAGE_03_MEM_ECC_ERR_INT_EN_RESERVED_SHIFT (14U)
#define SWITCH_P03MEEIE_P03MEEIEPMQEEIE_MASK (0x2000U)
#define SWITCH_P03MEEIE_P03MEEIEPMQEEIE_SHIFT (13U)
#define SWITCH_P03MEEIE_P03MEEIEATEEIE_MASK (0x1000U)
#define SWITCH_P03MEEIE_P03MEEIEATEEIE_SHIFT (12U)
#define SWITCH_P03MEEIE_P03MEEIEASEDIE_MASK (0x800U)
#define SWITCH_P03MEEIE_P03MEEIEASEDIE_SHIFT (11U)
#define SWITCH_P03MEEIE_P03MEEIETEDIE_MASK (0x400U)
#define SWITCH_P03MEEIE_P03MEEIETEDIE_SHIFT (10U)
#define SWITCH_P03MEEIE_P03MEEIEMEDIE_MASK (0x200U)
#define SWITCH_P03MEEIE_P03MEEIEMEDIE_SHIFT (9U)
#define SWITCH_P03MEEIE_P03MEEIEEEDIE_MASK (0x100U)
#define SWITCH_P03MEEIE_P03MEEIEEEDIE_SHIFT (8U)
#define SWITCH_P03MEEIE_P03MEEIESEDIE_MASK (0x80U)
#define SWITCH_P03MEEIE_P03MEEIESEDIE_SHIFT (7U)
#define SWITCH_P03MEEIE_P03MEEIEAEDIE_MASK (0x40U)
#define SWITCH_P03MEEIE_P03MEEIEAEDIE_SHIFT (6U)
#define SWITCH_P03MEEIE_P03MEEIETEDIE1_MASK (0x20U)
#define SWITCH_P03MEEIE_P03MEEIETEDIE1_SHIFT (5U)
#define SWITCH_P03MEEIE_P03MEEIEFEDIE_MASK (0x10U)
#define SWITCH_P03MEEIE_P03MEEIEFEDIE_SHIFT (4U)
#define SWITCH_P03MEEIE_P03MEEIEBEDIE_MASK (0x8U)
#define SWITCH_P03MEEIE_P03MEEIEBEDIE_SHIFT (3U)
#define SWITCH_P03MEEIE_P03MEEIEVEDIE_MASK (0x4U)
#define SWITCH_P03MEEIE_P03MEEIEVEDIE_SHIFT (2U)
#define SWITCH_P03MEEIE_P03MEEIEASEDIE1_MASK (0x2U)
#define SWITCH_P03MEEIE_P03MEEIEASEDIE1_SHIFT (1U)
#define SWITCH_P03MEEIE_P03MEEIEAAEDIE_MASK (0x1U)
#define SWITCH_P03MEEIE_P03MEEIEAAEDIE_SHIFT (0U)




typedef uint16_t SWITCH_P03PEEES_TYPE;
#define SWITCH_P03PEEES_PAGE_03_PORT_EVT_ECC_ERR_STS_RESERVED_MASK (0xfe00U)
#define SWITCH_P03PEEES_PAGE_03_PORT_EVT_ECC_ERR_STS_RESERVED_SHIFT (9U)
#define SWITCH_P03PEEES_P03PEEESEEES_MASK (0x1ffU)
#define SWITCH_P03PEEES_P03PEEESEEES_SHIFT (0U)




typedef uint16_t SWITCH_P03PMEES_TYPE;
#define SWITCH_P03PMEES_PAGE_03_PORT_MIB_ECC_ERR_STS_RESERVED_MASK (0xfc00U)
#define SWITCH_P03PMEES_PAGE_03_PORT_MIB_ECC_ERR_STS_RESERVED_SHIFT (10U)
#define SWITCH_P03PMEES_P03PMEESMEES_MASK (0x3ffU)
#define SWITCH_P03PMEES_P03PMEESMEES_SHIFT (0U)




typedef uint16_t SWITCH_P03PTEES_TYPE;
#define SWITCH_P03PTEES_PAGE_03_PORT_TXQ_ECC_ERR_STS_RESERVED_MASK (0xfe00U)
#define SWITCH_P03PTEES_PAGE_03_PORT_TXQ_ECC_ERR_STS_RESERVED_SHIFT (9U)
#define SWITCH_P03PTEES_P03PTEESTEES_MASK (0x1ffU)
#define SWITCH_P03PTEES_P03PTEESTEES_SHIFT (0U)




typedef uint32_t SWITCH_P03PBC_TYPE;
#define SWITCH_P03PBC_PAGE_03_PROBE_BUS_CTL_PROBE_DEBUG_CTL_MASK (0xff000000UL)
#define SWITCH_P03PBC_PAGE_03_PROBE_BUS_CTL_PROBE_DEBUG_CTL_SHIFT (24UL)
#define SWITCH_P03PBC_PAGE_03_PROBE_BUS_CTL_PROBE_CLK_SEL_MASK (0xff0000UL)
#define SWITCH_P03PBC_PAGE_03_PROBE_BUS_CTL_PROBE_CLK_SEL_SHIFT (16UL)
#define SWITCH_P03PBC_PAGE_03_PROBE_BUS_CTL_PER_PORT_DEBUG_SEL_MASK (0xff00UL)
#define SWITCH_P03PBC_PAGE_03_PROBE_BUS_CTL_PER_PORT_DEBUG_SEL_SHIFT (8UL)
#define SWITCH_P03PBC_PAGE_03_PROBE_BUS_CTL_PER_PORT_PROBE_SEL_MASK (0xffUL)
#define SWITCH_P03PBC_PAGE_03_PROBE_BUS_CTL_PER_PORT_PROBE_SEL_SHIFT (0UL)




typedef uint8_t SWITCH_P03MEC_TYPE;
#define SWITCH_P03MEC_PAGE_03_MDC_EXTEND_CTRL_RESERVED_MASK (0xfeU)
#define SWITCH_P03MEC_PAGE_03_MDC_EXTEND_CTRL_RESERVED_SHIFT (1U)
#define SWITCH_P03MEC_PAGE_03_MDC_EXTEND_CTRL_EXTENDED_MDC_EN_MASK (0x1U)
#define SWITCH_P03MEC_PAGE_03_MDC_EXTEND_CTRL_EXTENDED_MDC_EN_SHIFT (0U)




typedef uint32_t SWITCH_P03PSPE_TYPE;
#define SWITCH_P03PSPE_PAGE_03_PPPOE_SESSION_PARSE_EN_RESERVED_MASK (0xfe000000UL)
#define SWITCH_P03PSPE_PAGE_03_PPPOE_SESSION_PARSE_EN_RESERVED_SHIFT (25UL)
#define SWITCH_P03PSPE_P03PSPEPSPE_MASK (0x1ff0000UL)
#define SWITCH_P03PSPE_P03PSPEPSPE_SHIFT (16UL)
#define SWITCH_P03PSPE_P03PSPEPSE_MASK (0xffffUL)
#define SWITCH_P03PSPE_P03PSPEPSE_SHIFT (0UL)




typedef uint32_t SWITCH_P03C1RS0_TYPE;
#define SWITCH_P03C1RS0_P03C1RS0C1RS0_MASK (0xffffffffUL)
#define SWITCH_P03C1RS0_P03C1RS0C1RS0_SHIFT (0UL)




typedef uint32_t SWITCH_P03C1RS1_TYPE;
#define SWITCH_P03C1RS1_P03C1RS1C1RS1_MASK (0xffffffffUL)
#define SWITCH_P03C1RS1_P03C1RS1C1RS1_SHIFT (0UL)




typedef uint32_t SWITCH_P03AIS_TYPE;
#define SWITCH_P03AIS_PAGE_03_ARL_INT_STS_RESERVED_MASK (0xffe00000UL)
#define SWITCH_P03AIS_PAGE_03_ARL_INT_STS_RESERVED_SHIFT (21UL)
#define SWITCH_P03AIS_PAGE_03_ARL_INT_STS_ARL_TCAM_FULL_INT_STS_MASK (0x100000UL)
#define SWITCH_P03AIS_PAGE_03_ARL_INT_STS_ARL_TCAM_FULL_INT_STS_SHIFT (20UL)
#define SWITCH_P03AIS_P03AISPVHDIS_MASK (0xff800UL)
#define SWITCH_P03AIS_P03AISPVHDIS_SHIFT (11UL)
#define SWITCH_P03AIS_PAGE_03_ARL_INT_STS_ARL_SA_MOVE_INT_STS_MASK (0x400UL)
#define SWITCH_P03AIS_PAGE_03_ARL_INT_STS_ARL_SA_MOVE_INT_STS_SHIFT (10UL)
#define SWITCH_P03AIS_P03AISATALIS_MASK (0x200UL)
#define SWITCH_P03AIS_P03AISATALIS_SHIFT (9UL)
#define SWITCH_P03AIS_PAGE_03_ARL_INT_STS_ARL_ADDR_LIMIT_INT_STS_MASK (0x1ffUL)
#define SWITCH_P03AIS_PAGE_03_ARL_INT_STS_ARL_ADDR_LIMIT_INT_STS_SHIFT (0UL)




typedef uint32_t SWITCH_P03AIE_TYPE;
#define SWITCH_P03AIE_PAGE_03_ARL_INT_EN_RESERVED_MASK (0xffe00000UL)
#define SWITCH_P03AIE_PAGE_03_ARL_INT_EN_RESERVED_SHIFT (21UL)
#define SWITCH_P03AIE_PAGE_03_ARL_INT_EN_ARL_TCAM_FULL_INT_EN_MASK (0x100000UL)
#define SWITCH_P03AIE_PAGE_03_ARL_INT_EN_ARL_TCAM_FULL_INT_EN_SHIFT (20UL)
#define SWITCH_P03AIE_P03AIEPVHDIE_MASK (0xff800UL)
#define SWITCH_P03AIE_P03AIEPVHDIE_SHIFT (11UL)
#define SWITCH_P03AIE_PAGE_03_ARL_INT_EN_ARL_SA_MOVE_INT_EN_MASK (0x400UL)
#define SWITCH_P03AIE_PAGE_03_ARL_INT_EN_ARL_SA_MOVE_INT_EN_SHIFT (10UL)
#define SWITCH_P03AIE_P03AIEATALIE_MASK (0x200UL)
#define SWITCH_P03AIE_P03AIEATALIE_SHIFT (9UL)
#define SWITCH_P03AIE_PAGE_03_ARL_INT_EN_ARL_ADDR_LIMIT_INT_EN_MASK (0x1ffUL)
#define SWITCH_P03AIE_PAGE_03_ARL_INT_EN_ARL_ADDR_LIMIT_INT_EN_SHIFT (0UL)




typedef uint32_t SWITCH_P03AIC_TYPE;
#define SWITCH_P03AIC_PAGE_03_ARL_INT_CLR_RESERVED_MASK (0xffe00000UL)
#define SWITCH_P03AIC_PAGE_03_ARL_INT_CLR_RESERVED_SHIFT (21UL)
#define SWITCH_P03AIC_PAGE_03_ARL_INT_CLR_ARL_TCAM_FULL_INT_CLR_MASK (0x100000UL)
#define SWITCH_P03AIC_PAGE_03_ARL_INT_CLR_ARL_TCAM_FULL_INT_CLR_SHIFT (20UL)
#define SWITCH_P03AIC_P03AICPVHDIC_MASK (0xff800UL)
#define SWITCH_P03AIC_P03AICPVHDIC_SHIFT (11UL)
#define SWITCH_P03AIC_PAGE_03_ARL_INT_CLR_ARL_SA_MOVE_INT_CLR_MASK (0x400UL)
#define SWITCH_P03AIC_PAGE_03_ARL_INT_CLR_ARL_SA_MOVE_INT_CLR_SHIFT (10UL)
#define SWITCH_P03AIC_P03AICATALIC_MASK (0x200UL)
#define SWITCH_P03AIC_P03AICATALIC_SHIFT (9UL)
#define SWITCH_P03AIC_PAGE_03_ARL_INT_CLR_ARL_ADDR_LIMIT_INT_CLR_MASK (0x1ffUL)
#define SWITCH_P03AIC_PAGE_03_ARL_INT_CLR_ARL_ADDR_LIMIT_INT_CLR_SHIFT (0UL)




typedef uint32_t SWITCH_P03IVIS_TYPE;
#define SWITCH_P03IVIS_PAGE_03_ING_VIOL_INT_STS_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P03IVIS_PAGE_03_ING_VIOL_INT_STS_RESERVED_SHIFT (18UL)
#define SWITCH_P03IVIS_P03IVISIBCIS_MASK (0x3fe00UL)
#define SWITCH_P03IVIS_P03IVISIBCIS_SHIFT (9UL)
#define SWITCH_P03IVIS_P03IVISIRCVIS_MASK (0x1ffUL)
#define SWITCH_P03IVIS_P03IVISIRCVIS_SHIFT (0UL)




typedef uint32_t SWITCH_P03IVIE_TYPE;
#define SWITCH_P03IVIE_PAGE_03_ING_VIOL_INT_EN_RESERVED_MASK (0xf0000000UL)
#define SWITCH_P03IVIE_PAGE_03_ING_VIOL_INT_EN_RESERVED_SHIFT (28UL)
#define SWITCH_P03IVIE_P03IVIEBCCT_MASK (0xffc0000UL)
#define SWITCH_P03IVIE_P03IVIEBCCT_SHIFT (18UL)
#define SWITCH_P03IVIE_PAGE_03_ING_VIOL_INT_EN_ING_BAD_CRC_INT_EN_MASK (0x3fe00UL)
#define SWITCH_P03IVIE_PAGE_03_ING_VIOL_INT_EN_ING_BAD_CRC_INT_EN_SHIFT (9UL)
#define SWITCH_P03IVIE_P03IVIEIRCVIE_MASK (0x1ffUL)
#define SWITCH_P03IVIE_P03IVIEIRCVIE_SHIFT (0UL)




typedef uint32_t SWITCH_P03IVIC_TYPE;
#define SWITCH_P03IVIC_PAGE_03_ING_VIOL_INT_CLR_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P03IVIC_PAGE_03_ING_VIOL_INT_CLR_RESERVED_SHIFT (18UL)
#define SWITCH_P03IVIC_P03IVICIBCIC_MASK (0x3fe00UL)
#define SWITCH_P03IVIC_P03IVICIBCIC_SHIFT (9UL)
#define SWITCH_P03IVIC_P03IVICIRCVIC_MASK (0x1ffUL)
#define SWITCH_P03IVIC_P03IVICIRCVIC_SHIFT (0UL)




typedef uint32_t SWITCH_P03LIS_TYPE;
#define SWITCH_P03LIS_PAGE_03_LINK_INT_STS_RESERVED_MASK (0xfffffe00UL)
#define SWITCH_P03LIS_PAGE_03_LINK_INT_STS_RESERVED_SHIFT (9UL)
#define SWITCH_P03LIS_PAGE_03_LINK_INT_STS_LINK_DOWN_INT_STS_MASK (0x1ffUL)
#define SWITCH_P03LIS_PAGE_03_LINK_INT_STS_LINK_DOWN_INT_STS_SHIFT (0UL)




typedef uint32_t SWITCH_P03LIE_TYPE;
#define SWITCH_P03LIE_PAGE_03_LINK_INT_EN_RESERVED_MASK (0xfff80000UL)
#define SWITCH_P03LIE_PAGE_03_LINK_INT_EN_RESERVED_SHIFT (19UL)
#define SWITCH_P03LIE_PAGE_03_LINK_INT_EN_BAD_LINK_DOWN_TRIGGER_MASK (0x7fe00UL)
#define SWITCH_P03LIE_PAGE_03_LINK_INT_EN_BAD_LINK_DOWN_TRIGGER_SHIFT (9UL)
#define SWITCH_P03LIE_PAGE_03_LINK_INT_EN_LINK_DOWN_INT_EN_MASK (0x1ffUL)
#define SWITCH_P03LIE_PAGE_03_LINK_INT_EN_LINK_DOWN_INT_EN_SHIFT (0UL)




typedef uint32_t SWITCH_P03LIC_TYPE;
#define SWITCH_P03LIC_PAGE_03_LINK_INT_CLR_RESERVED_MASK (0xfffffe00UL)
#define SWITCH_P03LIC_PAGE_03_LINK_INT_CLR_RESERVED_SHIFT (9UL)
#define SWITCH_P03LIC_PAGE_03_LINK_INT_CLR_LINK_DOWN_INT_CLR_MASK (0x1ffUL)
#define SWITCH_P03LIC_PAGE_03_LINK_INT_CLR_LINK_DOWN_INT_CLR_SHIFT (0UL)




typedef uint8_t SWITCH_PAGE_04_GARLCFG_TYPE;
#define SWITCH_PAGE_04_GARLCFG_RESERVED_1_MASK (0xf8U)
#define SWITCH_PAGE_04_GARLCFG_RESERVED_1_SHIFT (3U)
#define SWITCH_PAGE_04_GARLCFG_AGE_ACC_MASK (0x4U)
#define SWITCH_PAGE_04_GARLCFG_AGE_ACC_SHIFT (2U)
#define SWITCH_PAGE_04_GARLCFG_RESERVED_0_MASK (0x2U)
#define SWITCH_PAGE_04_GARLCFG_RESERVED_0_SHIFT (1U)
#define SWITCH_PAGE_04_GARLCFG_HASH_DISABLE_MASK (0x1U)
#define SWITCH_PAGE_04_GARLCFG_HASH_DISABLE_SHIFT (0U)




typedef uint64_t SWITCH_P04BM_TYPE;
#define SWITCH_P04BM_PAGE_04_BPDU_MCADDR_BPDU_MC_ADDR_MASK (0xffffffffffffULL)
#define SWITCH_P04BM_PAGE_04_BPDU_MCADDR_BPDU_MC_ADDR_SHIFT (0ULL)




typedef uint16_t SWITCH_P04MPC_TYPE;
#define SWITCH_P04MPC_PAGE_04_MULTI_PORT_CTL_MPORT0_TS_EN_MASK (0x8000U)
#define SWITCH_P04MPC_PAGE_04_MULTI_PORT_CTL_MPORT0_TS_EN_SHIFT (15U)
#define SWITCH_P04MPC_PAGE_04_MULTI_PORT_CTL_MPORT_DA_HIT_EN_MASK (0x4000U)
#define SWITCH_P04MPC_PAGE_04_MULTI_PORT_CTL_MPORT_DA_HIT_EN_SHIFT (14U)
#define SWITCH_P04MPC_PAGE_04_MULTI_PORT_CTL_RESERVED_MASK (0x3000U)
#define SWITCH_P04MPC_PAGE_04_MULTI_PORT_CTL_RESERVED_SHIFT (12U)
#define SWITCH_P04MPC_PAGE_04_MULTI_PORT_CTL_MPORT_CTRL5_MASK (0xc00U)
#define SWITCH_P04MPC_PAGE_04_MULTI_PORT_CTL_MPORT_CTRL5_SHIFT (10U)
#define SWITCH_P04MPC_PAGE_04_MULTI_PORT_CTL_MPORT_CTRL4_MASK (0x300U)
#define SWITCH_P04MPC_PAGE_04_MULTI_PORT_CTL_MPORT_CTRL4_SHIFT (8U)
#define SWITCH_P04MPC_PAGE_04_MULTI_PORT_CTL_MPORT_CTRL3_MASK (0xc0U)
#define SWITCH_P04MPC_PAGE_04_MULTI_PORT_CTL_MPORT_CTRL3_SHIFT (6U)
#define SWITCH_P04MPC_PAGE_04_MULTI_PORT_CTL_MPORT_CTRL2_MASK (0x30U)
#define SWITCH_P04MPC_PAGE_04_MULTI_PORT_CTL_MPORT_CTRL2_SHIFT (4U)
#define SWITCH_P04MPC_PAGE_04_MULTI_PORT_CTL_MPORT_CTRL1_MASK (0xcU)
#define SWITCH_P04MPC_PAGE_04_MULTI_PORT_CTL_MPORT_CTRL1_SHIFT (2U)
#define SWITCH_P04MPC_PAGE_04_MULTI_PORT_CTL_MPORT_CTRL0_MASK (0x3U)
#define SWITCH_P04MPC_PAGE_04_MULTI_PORT_CTL_MPORT_CTRL0_SHIFT (0U)




typedef uint64_t SWITCH_P04MA0_TYPE;
#define SWITCH_P04MA0_PAGE_04_MULTIPORT_ADDR0_MPORT_E_TYPE_MASK (0xffff000000000000ULL)
#define SWITCH_P04MA0_PAGE_04_MULTIPORT_ADDR0_MPORT_E_TYPE_SHIFT (48ULL)
#define SWITCH_P04MA0_PAGE_04_MULTIPORT_ADDR0_MPORT_ADDR_MASK (0xffffffffffffULL)
#define SWITCH_P04MA0_PAGE_04_MULTIPORT_ADDR0_MPORT_ADDR_SHIFT (0ULL)




typedef uint32_t SWITCH_PAGE_04_MPORTVEC0_TYPE;
#define SWITCH_PAGE_04_MPORTVEC0_RESERVED_MASK (0xfffffe00UL)
#define SWITCH_PAGE_04_MPORTVEC0_RESERVED_SHIFT (9UL)
#define SWITCH_PAGE_04_MPORTVEC0_PORT_VCTR_MASK (0x1ffUL)
#define SWITCH_PAGE_04_MPORTVEC0_PORT_VCTR_SHIFT (0UL)




typedef uint64_t SWITCH_P04MA1_TYPE;
#define SWITCH_P04MA1_PAGE_04_MULTIPORT_ADDR1_MPORT_E_TYPE_MASK (0xffff000000000000ULL)
#define SWITCH_P04MA1_PAGE_04_MULTIPORT_ADDR1_MPORT_E_TYPE_SHIFT (48ULL)
#define SWITCH_P04MA1_PAGE_04_MULTIPORT_ADDR1_MPORT_ADDR_MASK (0xffffffffffffULL)
#define SWITCH_P04MA1_PAGE_04_MULTIPORT_ADDR1_MPORT_ADDR_SHIFT (0ULL)




typedef uint32_t SWITCH_PAGE_04_MPORTVEC1_TYPE;
#define SWITCH_PAGE_04_MPORTVEC1_RESERVED_MASK (0xfffffe00UL)
#define SWITCH_PAGE_04_MPORTVEC1_RESERVED_SHIFT (9UL)
#define SWITCH_PAGE_04_MPORTVEC1_PORT_VCTR_MASK (0x1ffUL)
#define SWITCH_PAGE_04_MPORTVEC1_PORT_VCTR_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_04_MPORTAMSK1_TYPE;
#define SWITCH_PAGE_04_MPORTAMSK1_PORT_VCTR_MASK (0xffffffffUL)
#define SWITCH_PAGE_04_MPORTAMSK1_PORT_VCTR_SHIFT (0UL)




typedef uint64_t SWITCH_P04MA2_TYPE;
#define SWITCH_P04MA2_PAGE_04_MULTIPORT_ADDR2_MPORT_E_TYPE_MASK (0xffff000000000000ULL)
#define SWITCH_P04MA2_PAGE_04_MULTIPORT_ADDR2_MPORT_E_TYPE_SHIFT (48ULL)
#define SWITCH_P04MA2_PAGE_04_MULTIPORT_ADDR2_MPORT_ADDR_MASK (0xffffffffffffULL)
#define SWITCH_P04MA2_PAGE_04_MULTIPORT_ADDR2_MPORT_ADDR_SHIFT (0ULL)




typedef uint32_t SWITCH_PAGE_04_MPORTVEC2_TYPE;
#define SWITCH_PAGE_04_MPORTVEC2_RESERVED_MASK (0xfffffe00UL)
#define SWITCH_PAGE_04_MPORTVEC2_RESERVED_SHIFT (9UL)
#define SWITCH_PAGE_04_MPORTVEC2_PORT_VCTR_MASK (0x1ffUL)
#define SWITCH_PAGE_04_MPORTVEC2_PORT_VCTR_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_04_MPORTAMSK2_TYPE;
#define SWITCH_PAGE_04_MPORTAMSK2_PORT_VCTR_MASK (0xffffffffUL)
#define SWITCH_PAGE_04_MPORTAMSK2_PORT_VCTR_SHIFT (0UL)




typedef uint64_t SWITCH_P04MA3_TYPE;
#define SWITCH_P04MA3_PAGE_04_MULTIPORT_ADDR3_MPORT_E_TYPE_MASK (0xffff000000000000ULL)
#define SWITCH_P04MA3_PAGE_04_MULTIPORT_ADDR3_MPORT_E_TYPE_SHIFT (48ULL)
#define SWITCH_P04MA3_PAGE_04_MULTIPORT_ADDR3_MPORT_ADDR_MASK (0xffffffffffffULL)
#define SWITCH_P04MA3_PAGE_04_MULTIPORT_ADDR3_MPORT_ADDR_SHIFT (0ULL)




typedef uint32_t SWITCH_PAGE_04_MPORTVEC3_TYPE;
#define SWITCH_PAGE_04_MPORTVEC3_RESERVED_MASK (0xfffffe00UL)
#define SWITCH_PAGE_04_MPORTVEC3_RESERVED_SHIFT (9UL)
#define SWITCH_PAGE_04_MPORTVEC3_PORT_VCTR_MASK (0x1ffUL)
#define SWITCH_PAGE_04_MPORTVEC3_PORT_VCTR_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_04_MPORTAMSK3_TYPE;
#define SWITCH_PAGE_04_MPORTAMSK3_PORT_VCTR_MASK (0xffffffffUL)
#define SWITCH_PAGE_04_MPORTAMSK3_PORT_VCTR_SHIFT (0UL)




typedef uint64_t SWITCH_P04MA4_TYPE;
#define SWITCH_P04MA4_PAGE_04_MULTIPORT_ADDR4_MPORT_E_TYPE_MASK (0xffff000000000000ULL)
#define SWITCH_P04MA4_PAGE_04_MULTIPORT_ADDR4_MPORT_E_TYPE_SHIFT (48ULL)
#define SWITCH_P04MA4_PAGE_04_MULTIPORT_ADDR4_MPORT_ADDR_MASK (0xffffffffffffULL)
#define SWITCH_P04MA4_PAGE_04_MULTIPORT_ADDR4_MPORT_ADDR_SHIFT (0ULL)




typedef uint32_t SWITCH_PAGE_04_MPORTVEC4_TYPE;
#define SWITCH_PAGE_04_MPORTVEC4_RESERVED_MASK (0xfffffe00UL)
#define SWITCH_PAGE_04_MPORTVEC4_RESERVED_SHIFT (9UL)
#define SWITCH_PAGE_04_MPORTVEC4_PORT_VCTR_MASK (0x1ffUL)
#define SWITCH_PAGE_04_MPORTVEC4_PORT_VCTR_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_04_MPORTAMSK4_TYPE;
#define SWITCH_PAGE_04_MPORTAMSK4_PORT_VCTR_MASK (0xffffffffUL)
#define SWITCH_PAGE_04_MPORTAMSK4_PORT_VCTR_SHIFT (0UL)




typedef uint64_t SWITCH_P04MA5_TYPE;
#define SWITCH_P04MA5_PAGE_04_MULTIPORT_ADDR5_MPORT_E_TYPE_MASK (0xffff000000000000ULL)
#define SWITCH_P04MA5_PAGE_04_MULTIPORT_ADDR5_MPORT_E_TYPE_SHIFT (48ULL)
#define SWITCH_P04MA5_PAGE_04_MULTIPORT_ADDR5_MPORT_ADDR_MASK (0xffffffffffffULL)
#define SWITCH_P04MA5_PAGE_04_MULTIPORT_ADDR5_MPORT_ADDR_SHIFT (0ULL)




typedef uint32_t SWITCH_PAGE_04_MPORTVEC5_TYPE;
#define SWITCH_PAGE_04_MPORTVEC5_RESERVED_MASK (0xfffffe00UL)
#define SWITCH_PAGE_04_MPORTVEC5_RESERVED_SHIFT (9UL)
#define SWITCH_PAGE_04_MPORTVEC5_PORT_VCTR_MASK (0x1ffUL)
#define SWITCH_PAGE_04_MPORTVEC5_PORT_VCTR_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_04_MPORTAMSK5_TYPE;
#define SWITCH_PAGE_04_MPORTAMSK5_PORT_VCTR_MASK (0xffffffffUL)
#define SWITCH_PAGE_04_MPORTAMSK5_PORT_VCTR_SHIFT (0UL)




typedef uint32_t SWITCH_P04ABFC_TYPE;
#define SWITCH_P04ABFC_PAGE_04_ARL_BIN_FULL_CNTR_ARL_BIN_FUL_CNTR_MASK (0xffffffffUL)
#define SWITCH_P04ABFC_PAGE_04_ARL_BIN_FULL_CNTR_ARL_BIN_FUL_CNTR_SHIFT (0UL)




typedef uint16_t SWITCH_P04ABFF_TYPE;
#define SWITCH_P04ABFF_PAGE_04_ARL_BIN_FULL_FWD_RESERVED_MASK (0xfffeU)
#define SWITCH_P04ABFF_PAGE_04_ARL_BIN_FULL_FWD_RESERVED_SHIFT (1U)
#define SWITCH_P04ABFF_P04ABFFABFFE_MASK (0x1U)
#define SWITCH_P04ABFF_P04ABFFABFFE_SHIFT (0U)




typedef uint64_t SWITCH_PAGE_04_ARL_SEED_TYPE;
#define SWITCH_PAGE_04_ARL_SEED_RESERVED_MASK (0xf000000000000000ULL)
#define SWITCH_PAGE_04_ARL_SEED_RESERVED_SHIFT (60ULL)
#define SWITCH_PAGE_04_ARL_SEED_SEED_MASK (0xfffffffffffffffULL)
#define SWITCH_PAGE_04_ARL_SEED_SEED_SHIFT (0ULL)




typedef uint32_t SWITCH_P04ARS0_TYPE;
#define SWITCH_P04ARS0_P04ARS0ARS0_MASK (0xffffffffUL)
#define SWITCH_P04ARS0_P04ARS0ARS0_SHIFT (0UL)




typedef uint32_t SWITCH_P04ARS1_TYPE;
#define SWITCH_P04ARS1_P04ARS1ARS1_MASK (0xffffffffUL)
#define SWITCH_P04ARS1_P04ARS1ARS1_SHIFT (0UL)




typedef uint32_t SWITCH_P04AASR_TYPE;
#define SWITCH_P04AASR_PAGE_04_ARL_ARB_SETTINGS_REG_RESERVED_MASK (0xfffffffcUL)
#define SWITCH_P04AASR_PAGE_04_ARL_ARB_SETTINGS_REG_RESERVED_SHIFT (2UL)
#define SWITCH_P04AASR_PAGE_04_ARL_ARB_SETTINGS_REG_P8_P6_PRI_MASK (0x2UL)
#define SWITCH_P04AASR_PAGE_04_ARL_ARB_SETTINGS_REG_P8_P6_PRI_SHIFT (1UL)
#define SWITCH_P04AASR_PAGE_04_ARL_ARB_SETTINGS_REG_ARB_MODE_MASK (0x1UL)
#define SWITCH_P04AASR_PAGE_04_ARL_ARB_SETTINGS_REG_ARB_MODE_SHIFT (0UL)




typedef uint32_t SWITCH_P04ATC_TYPE;
#define SWITCH_P04ATC_PAGE_04_ARL_TCAM_CTRL_RESERVED_MASK (0xffffffe0UL)
#define SWITCH_P04ATC_PAGE_04_ARL_TCAM_CTRL_RESERVED_SHIFT (5UL)
#define SWITCH_P04ATC_PAGE_04_ARL_TCAM_CTRL_TCAM_MCAST_EN_MASK (0x10UL)
#define SWITCH_P04ATC_PAGE_04_ARL_TCAM_CTRL_TCAM_MCAST_EN_SHIFT (4UL)
#define SWITCH_P04ATC_PAGE_04_ARL_TCAM_CTRL_TCAM_AGE_EN_MASK (0x8UL)
#define SWITCH_P04ATC_PAGE_04_ARL_TCAM_CTRL_TCAM_AGE_EN_SHIFT (3UL)
#define SWITCH_P04ATC_PAGE_04_ARL_TCAM_CTRL_TCAM_ENC_DIS_MASK (0x4UL)
#define SWITCH_P04ATC_PAGE_04_ARL_TCAM_CTRL_TCAM_ENC_DIS_SHIFT (2UL)
#define SWITCH_P04ATC_PAGE_04_ARL_TCAM_CTRL_TCAM_CHK_EN_MASK (0x2UL)
#define SWITCH_P04ATC_PAGE_04_ARL_TCAM_CTRL_TCAM_CHK_EN_SHIFT (1UL)
#define SWITCH_P04ATC_PAGE_04_ARL_TCAM_CTRL_TCAM_EN_MASK (0x1UL)
#define SWITCH_P04ATC_PAGE_04_ARL_TCAM_CTRL_TCAM_EN_SHIFT (0UL)




typedef uint32_t SWITCH_P04ATS_TYPE;
#define SWITCH_P04ATS_PAGE_04_ARL_TCAM_STS_TCAM_ERR_FLAG_MASK (0x80000000UL)
#define SWITCH_P04ATS_PAGE_04_ARL_TCAM_STS_TCAM_ERR_FLAG_SHIFT (31UL)
#define SWITCH_P04ATS_PAGE_04_ARL_TCAM_STS_RESERVED_0_MASK (0x40000000UL)
#define SWITCH_P04ATS_PAGE_04_ARL_TCAM_STS_RESERVED_0_SHIFT (30UL)
#define SWITCH_P04ATS_PAGE_04_ARL_TCAM_STS_TCAM_CHK_ADDR_MASK (0x3fc00000UL)
#define SWITCH_P04ATS_PAGE_04_ARL_TCAM_STS_TCAM_CHK_ADDR_SHIFT (22UL)
#define SWITCH_P04ATS_PAGE_04_ARL_TCAM_STS_RESERVED_MASK (0x3fffffUL)
#define SWITCH_P04ATS_PAGE_04_ARL_TCAM_STS_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_P04ATFC_TYPE;
#define SWITCH_P04ATFC_P04ATFCATFC_MASK (0xffffffffUL)
#define SWITCH_P04ATFC_P04ATFCATFC_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_04_SPF_CTL_TYPE;
#define SWITCH_PAGE_04_SPF_CTL_RESERVED1_MASK (0xfffc0000UL)
#define SWITCH_PAGE_04_SPF_CTL_RESERVED1_SHIFT (18UL)
#define SWITCH_PAGE_04_SPF_CTL_DA_HIT_EN2_MASK (0x20000UL)
#define SWITCH_PAGE_04_SPF_CTL_DA_HIT_EN2_SHIFT (17UL)
#define SWITCH_PAGE_04_SPF_CTL_DA_HIT_EN1_MASK (0x10000UL)
#define SWITCH_PAGE_04_SPF_CTL_DA_HIT_EN1_SHIFT (16UL)
#define SWITCH_PAGE_04_SPF_CTL_RESERVED_MASK (0xfff0UL)
#define SWITCH_PAGE_04_SPF_CTL_RESERVED_SHIFT (4UL)
#define SWITCH_PAGE_04_SPF_CTL_CTRL2_MASK (0xcUL)
#define SWITCH_PAGE_04_SPF_CTL_CTRL2_SHIFT (2UL)
#define SWITCH_PAGE_04_SPF_CTL_CTRL1_MASK (0x3UL)
#define SWITCH_PAGE_04_SPF_CTL_CTRL1_SHIFT (0UL)




typedef uint64_t SWITCH_P04SA1M_TYPE;
#define SWITCH_P04SA1M_PAGE_04_SPF_ADDR1_MSB_SPF_E_TYPE_MASK (0xffff000000000000ULL)
#define SWITCH_P04SA1M_PAGE_04_SPF_ADDR1_MSB_SPF_E_TYPE_SHIFT (48ULL)
#define SWITCH_P04SA1M_PAGE_04_SPF_ADDR1_MSB_SPF_ADDR_MS32_MASK (0xffffffff0000ULL)
#define SWITCH_P04SA1M_PAGE_04_SPF_ADDR1_MSB_SPF_ADDR_MS32_SHIFT (16ULL)
#define SWITCH_P04SA1M_PAGE_04_SPF_ADDR1_MSB_RESERVED_MASK (0xffffULL)
#define SWITCH_P04SA1M_PAGE_04_SPF_ADDR1_MSB_RESERVED_SHIFT (0ULL)




typedef uint32_t SWITCH_P04SA1L_TYPE;
#define SWITCH_P04SA1L_PAGE_04_SPF_ADDR1_LSB_END_ADDR_MASK (0xffff0000UL)
#define SWITCH_P04SA1L_PAGE_04_SPF_ADDR1_LSB_END_ADDR_SHIFT (16UL)
#define SWITCH_P04SA1L_PAGE_04_SPF_ADDR1_LSB_START_ADDR_MASK (0xffffUL)
#define SWITCH_P04SA1L_PAGE_04_SPF_ADDR1_LSB_START_ADDR_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_04_SPFVEC1_TYPE;
#define SWITCH_PAGE_04_SPFVEC1_RESERVED_MASK (0xfffffe00UL)
#define SWITCH_PAGE_04_SPFVEC1_RESERVED_SHIFT (9UL)
#define SWITCH_PAGE_04_SPFVEC1_PORT_VCTR_MASK (0x1ffUL)
#define SWITCH_PAGE_04_SPFVEC1_PORT_VCTR_SHIFT (0UL)




typedef uint64_t SWITCH_P04SA2M_TYPE;
#define SWITCH_P04SA2M_PAGE_04_SPF_ADDR2_MSB_SPF_E_TYPE_MASK (0xffff000000000000ULL)
#define SWITCH_P04SA2M_PAGE_04_SPF_ADDR2_MSB_SPF_E_TYPE_SHIFT (48ULL)
#define SWITCH_P04SA2M_PAGE_04_SPF_ADDR2_MSB_SPF_ADDR_MS32_MASK (0xffffffff0000ULL)
#define SWITCH_P04SA2M_PAGE_04_SPF_ADDR2_MSB_SPF_ADDR_MS32_SHIFT (16ULL)
#define SWITCH_P04SA2M_PAGE_04_SPF_ADDR2_MSB_RESERVED_MASK (0xffffULL)
#define SWITCH_P04SA2M_PAGE_04_SPF_ADDR2_MSB_RESERVED_SHIFT (0ULL)




typedef uint32_t SWITCH_P04SA2L_TYPE;
#define SWITCH_P04SA2L_PAGE_04_SPF_ADDR2_LSB_END_ADDR_MASK (0xffff0000UL)
#define SWITCH_P04SA2L_PAGE_04_SPF_ADDR2_LSB_END_ADDR_SHIFT (16UL)
#define SWITCH_P04SA2L_PAGE_04_SPF_ADDR2_LSB_START_ADDR_MASK (0xffffUL)
#define SWITCH_P04SA2L_PAGE_04_SPF_ADDR2_LSB_START_ADDR_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_04_SPFVEC2_TYPE;
#define SWITCH_PAGE_04_SPFVEC2_RESERVED_MASK (0xfffffe00UL)
#define SWITCH_PAGE_04_SPFVEC2_RESERVED_SHIFT (9UL)
#define SWITCH_PAGE_04_SPFVEC2_PORT_VCTR_MASK (0x1ffUL)
#define SWITCH_PAGE_04_SPFVEC2_PORT_VCTR_SHIFT (0UL)




typedef uint32_t SWITCH_P04ASMC_TYPE;
#define SWITCH_P04ASMC_PAGE_04_ARL_SA_MOVE_CTL_RESERVED1_MASK (0xfe000000UL)
#define SWITCH_P04ASMC_PAGE_04_ARL_SA_MOVE_CTL_RESERVED1_SHIFT (25UL)
#define SWITCH_P04ASMC_PAGE_04_ARL_SA_MOVE_CTL_SA_MOVE_CTL_MASK (0x1ff0000UL)
#define SWITCH_P04ASMC_PAGE_04_ARL_SA_MOVE_CTL_SA_MOVE_CTL_SHIFT (16UL)
#define SWITCH_P04ASMC_PAGE_04_ARL_SA_MOVE_CTL_RESERVED0_MASK (0xfe00UL)
#define SWITCH_P04ASMC_PAGE_04_ARL_SA_MOVE_CTL_RESERVED0_SHIFT (9UL)
#define SWITCH_P04ASMC_PAGE_04_ARL_SA_MOVE_CTL_SA_MOVE_DIS_MASK (0x1ffUL)
#define SWITCH_P04ASMC_PAGE_04_ARL_SA_MOVE_CTL_SA_MOVE_DIS_SHIFT (0UL)




typedef uint32_t SWITCH_P04AAC_TYPE;
#define SWITCH_P04AAC_PAGE_04_ARL_AGEING_CTL_RESERVED1_MASK (0xfffffe00UL)
#define SWITCH_P04AAC_PAGE_04_ARL_AGEING_CTL_RESERVED1_SHIFT (9UL)
#define SWITCH_P04AAC_PAGE_04_ARL_AGEING_CTL_AGEING_DIS_MASK (0x1ffUL)
#define SWITCH_P04AAC_PAGE_04_ARL_AGEING_CTL_AGEING_DIS_SHIFT (0UL)




typedef uint8_t SWITCH_P05AR_TYPE;
#define SWITCH_P05AR_PAGE_05_ARLA_RWCTL_ARL_STRTDN_MASK (0x80U)
#define SWITCH_P05AR_PAGE_05_ARLA_RWCTL_ARL_STRTDN_SHIFT (7U)
#define SWITCH_P05AR_PAGE_05_ARLA_RWCTL_IVL_SVL_SELECT_MASK (0x40U)
#define SWITCH_P05AR_PAGE_05_ARLA_RWCTL_IVL_SVL_SELECT_SHIFT (6U)
#define SWITCH_P05AR_PAGE_05_ARLA_RWCTL_RESERVED_MASK (0x3eU)
#define SWITCH_P05AR_PAGE_05_ARLA_RWCTL_RESERVED_SHIFT (1U)
#define SWITCH_P05AR_PAGE_05_ARLA_RWCTL_ARL_RW_MASK (0x1U)
#define SWITCH_P05AR_PAGE_05_ARLA_RWCTL_ARL_RW_SHIFT (0U)




typedef uint16_t SWITCH_P05AV_TYPE;
#define SWITCH_P05AV_PAGE_05_ARLA_VID_ARLA_VIDTAB_RSRV0_MASK (0xf000U)
#define SWITCH_P05AV_PAGE_05_ARLA_VID_ARLA_VIDTAB_RSRV0_SHIFT (12U)
#define SWITCH_P05AV_PAGE_05_ARLA_VID_ARLA_VIDTAB_INDX_MASK (0xfffU)
#define SWITCH_P05AV_PAGE_05_ARLA_VID_ARLA_VIDTAB_INDX_SHIFT (0U)




typedef uint64_t SWITCH_P05AME0_TYPE;
#define SWITCH_P05AME0_PAGE_05_ARLA_MACVID_ENTRY0_RESERVED_MASK (0xf000000000000000ULL)
#define SWITCH_P05AME0_PAGE_05_ARLA_MACVID_ENTRY0_RESERVED_SHIFT (60ULL)
#define SWITCH_P05AME0_PAGE_05_ARLA_MACVID_ENTRY0_VID_MASK (0xfff000000000000ULL)
#define SWITCH_P05AME0_PAGE_05_ARLA_MACVID_ENTRY0_VID_SHIFT (48ULL)
#define SWITCH_P05AME0_PAGE_05_ARLA_MACVID_ENTRY0_ARL_MACADDR_MASK (0xffffffffffffULL)
#define SWITCH_P05AME0_PAGE_05_ARLA_MACVID_ENTRY0_ARL_MACADDR_SHIFT (0ULL)




typedef uint32_t SWITCH_P05AFE0_TYPE;
#define SWITCH_P05AFE0_PAGE_05_ARLA_FWD_ENTRY0_RESERVED_MASK (0xfffe0000UL)
#define SWITCH_P05AFE0_PAGE_05_ARLA_FWD_ENTRY0_RESERVED_SHIFT (17UL)
#define SWITCH_P05AFE0_PAGE_05_ARLA_FWD_ENTRY0_ARL_VALID_MASK (0x10000UL)
#define SWITCH_P05AFE0_PAGE_05_ARLA_FWD_ENTRY0_ARL_VALID_SHIFT (16UL)
#define SWITCH_P05AFE0_PAGE_05_ARLA_FWD_ENTRY0_ARL_STATIC_MASK (0x8000UL)
#define SWITCH_P05AFE0_PAGE_05_ARLA_FWD_ENTRY0_ARL_STATIC_SHIFT (15UL)
#define SWITCH_P05AFE0_PAGE_05_ARLA_FWD_ENTRY0_ARL_AGE_MASK (0x4000UL)
#define SWITCH_P05AFE0_PAGE_05_ARLA_FWD_ENTRY0_ARL_AGE_SHIFT (14UL)
#define SWITCH_P05AFE0_PAGE_05_ARLA_FWD_ENTRY0_ARL_PRI_MASK (0x3800UL)
#define SWITCH_P05AFE0_PAGE_05_ARLA_FWD_ENTRY0_ARL_PRI_SHIFT (11UL)
#define SWITCH_P05AFE0_PAGE_05_ARLA_FWD_ENTRY0_ARL_CON_MASK (0x600UL)
#define SWITCH_P05AFE0_PAGE_05_ARLA_FWD_ENTRY0_ARL_CON_SHIFT (9UL)
#define SWITCH_P05AFE0_PAGE_05_ARLA_FWD_ENTRY0_PORTID_MASK (0x1ffUL)
#define SWITCH_P05AFE0_PAGE_05_ARLA_FWD_ENTRY0_PORTID_SHIFT (0UL)




typedef uint64_t SWITCH_P05AME1_TYPE;
#define SWITCH_P05AME1_PAGE_05_ARLA_MACVID_ENTRY1_RESERVED_MASK (0xf000000000000000ULL)
#define SWITCH_P05AME1_PAGE_05_ARLA_MACVID_ENTRY1_RESERVED_SHIFT (60ULL)
#define SWITCH_P05AME1_PAGE_05_ARLA_MACVID_ENTRY1_VID_MASK (0xfff000000000000ULL)
#define SWITCH_P05AME1_PAGE_05_ARLA_MACVID_ENTRY1_VID_SHIFT (48ULL)
#define SWITCH_P05AME1_PAGE_05_ARLA_MACVID_ENTRY1_ARL_MACADDR_MASK (0xffffffffffffULL)
#define SWITCH_P05AME1_PAGE_05_ARLA_MACVID_ENTRY1_ARL_MACADDR_SHIFT (0ULL)




typedef uint32_t SWITCH_P05AFE1_TYPE;
#define SWITCH_P05AFE1_PAGE_05_ARLA_FWD_ENTRY1_RESERVED_MASK (0xfffe0000UL)
#define SWITCH_P05AFE1_PAGE_05_ARLA_FWD_ENTRY1_RESERVED_SHIFT (17UL)
#define SWITCH_P05AFE1_PAGE_05_ARLA_FWD_ENTRY1_ARL_VALID_MASK (0x10000UL)
#define SWITCH_P05AFE1_PAGE_05_ARLA_FWD_ENTRY1_ARL_VALID_SHIFT (16UL)
#define SWITCH_P05AFE1_PAGE_05_ARLA_FWD_ENTRY1_ARL_STATIC_MASK (0x8000UL)
#define SWITCH_P05AFE1_PAGE_05_ARLA_FWD_ENTRY1_ARL_STATIC_SHIFT (15UL)
#define SWITCH_P05AFE1_PAGE_05_ARLA_FWD_ENTRY1_ARL_AGE_MASK (0x4000UL)
#define SWITCH_P05AFE1_PAGE_05_ARLA_FWD_ENTRY1_ARL_AGE_SHIFT (14UL)
#define SWITCH_P05AFE1_PAGE_05_ARLA_FWD_ENTRY1_ARL_PRI_MASK (0x3800UL)
#define SWITCH_P05AFE1_PAGE_05_ARLA_FWD_ENTRY1_ARL_PRI_SHIFT (11UL)
#define SWITCH_P05AFE1_PAGE_05_ARLA_FWD_ENTRY1_ARL_CON_MASK (0x600UL)
#define SWITCH_P05AFE1_PAGE_05_ARLA_FWD_ENTRY1_ARL_CON_SHIFT (9UL)
#define SWITCH_P05AFE1_PAGE_05_ARLA_FWD_ENTRY1_PORTID_MASK (0x1ffUL)
#define SWITCH_P05AFE1_PAGE_05_ARLA_FWD_ENTRY1_PORTID_SHIFT (0UL)




typedef uint64_t SWITCH_P05AME2_TYPE;
#define SWITCH_P05AME2_PAGE_05_ARLA_MACVID_ENTRY2_RESERVED_MASK (0xf000000000000000ULL)
#define SWITCH_P05AME2_PAGE_05_ARLA_MACVID_ENTRY2_RESERVED_SHIFT (60ULL)
#define SWITCH_P05AME2_PAGE_05_ARLA_MACVID_ENTRY2_VID_MASK (0xfff000000000000ULL)
#define SWITCH_P05AME2_PAGE_05_ARLA_MACVID_ENTRY2_VID_SHIFT (48ULL)
#define SWITCH_P05AME2_PAGE_05_ARLA_MACVID_ENTRY2_ARL_MACADDR_MASK (0xffffffffffffULL)
#define SWITCH_P05AME2_PAGE_05_ARLA_MACVID_ENTRY2_ARL_MACADDR_SHIFT (0ULL)




typedef uint32_t SWITCH_P05AFE2_TYPE;
#define SWITCH_P05AFE2_PAGE_05_ARLA_FWD_ENTRY2_RESERVED_MASK (0xfffe0000UL)
#define SWITCH_P05AFE2_PAGE_05_ARLA_FWD_ENTRY2_RESERVED_SHIFT (17UL)
#define SWITCH_P05AFE2_PAGE_05_ARLA_FWD_ENTRY2_ARL_VALID_MASK (0x10000UL)
#define SWITCH_P05AFE2_PAGE_05_ARLA_FWD_ENTRY2_ARL_VALID_SHIFT (16UL)
#define SWITCH_P05AFE2_PAGE_05_ARLA_FWD_ENTRY2_ARL_STATIC_MASK (0x8000UL)
#define SWITCH_P05AFE2_PAGE_05_ARLA_FWD_ENTRY2_ARL_STATIC_SHIFT (15UL)
#define SWITCH_P05AFE2_PAGE_05_ARLA_FWD_ENTRY2_ARL_AGE_MASK (0x4000UL)
#define SWITCH_P05AFE2_PAGE_05_ARLA_FWD_ENTRY2_ARL_AGE_SHIFT (14UL)
#define SWITCH_P05AFE2_PAGE_05_ARLA_FWD_ENTRY2_ARL_PRI_MASK (0x3800UL)
#define SWITCH_P05AFE2_PAGE_05_ARLA_FWD_ENTRY2_ARL_PRI_SHIFT (11UL)
#define SWITCH_P05AFE2_PAGE_05_ARLA_FWD_ENTRY2_ARL_CON_MASK (0x600UL)
#define SWITCH_P05AFE2_PAGE_05_ARLA_FWD_ENTRY2_ARL_CON_SHIFT (9UL)
#define SWITCH_P05AFE2_PAGE_05_ARLA_FWD_ENTRY2_PORTID_MASK (0x1ffUL)
#define SWITCH_P05AFE2_PAGE_05_ARLA_FWD_ENTRY2_PORTID_SHIFT (0UL)




typedef uint64_t SWITCH_P05AME3_TYPE;
#define SWITCH_P05AME3_PAGE_05_ARLA_MACVID_ENTRY3_RESERVED_MASK (0xf000000000000000ULL)
#define SWITCH_P05AME3_PAGE_05_ARLA_MACVID_ENTRY3_RESERVED_SHIFT (60ULL)
#define SWITCH_P05AME3_PAGE_05_ARLA_MACVID_ENTRY3_VID_MASK (0xfff000000000000ULL)
#define SWITCH_P05AME3_PAGE_05_ARLA_MACVID_ENTRY3_VID_SHIFT (48ULL)
#define SWITCH_P05AME3_PAGE_05_ARLA_MACVID_ENTRY3_ARL_MACADDR_MASK (0xffffffffffffULL)
#define SWITCH_P05AME3_PAGE_05_ARLA_MACVID_ENTRY3_ARL_MACADDR_SHIFT (0ULL)




typedef uint32_t SWITCH_P05AFE3_TYPE;
#define SWITCH_P05AFE3_PAGE_05_ARLA_FWD_ENTRY3_RESERVED_MASK (0xfffe0000UL)
#define SWITCH_P05AFE3_PAGE_05_ARLA_FWD_ENTRY3_RESERVED_SHIFT (17UL)
#define SWITCH_P05AFE3_PAGE_05_ARLA_FWD_ENTRY3_ARL_VALID_MASK (0x10000UL)
#define SWITCH_P05AFE3_PAGE_05_ARLA_FWD_ENTRY3_ARL_VALID_SHIFT (16UL)
#define SWITCH_P05AFE3_PAGE_05_ARLA_FWD_ENTRY3_ARL_STATIC_MASK (0x8000UL)
#define SWITCH_P05AFE3_PAGE_05_ARLA_FWD_ENTRY3_ARL_STATIC_SHIFT (15UL)
#define SWITCH_P05AFE3_PAGE_05_ARLA_FWD_ENTRY3_ARL_AGE_MASK (0x4000UL)
#define SWITCH_P05AFE3_PAGE_05_ARLA_FWD_ENTRY3_ARL_AGE_SHIFT (14UL)
#define SWITCH_P05AFE3_PAGE_05_ARLA_FWD_ENTRY3_ARL_PRI_MASK (0x3800UL)
#define SWITCH_P05AFE3_PAGE_05_ARLA_FWD_ENTRY3_ARL_PRI_SHIFT (11UL)
#define SWITCH_P05AFE3_PAGE_05_ARLA_FWD_ENTRY3_ARL_CON_MASK (0x600UL)
#define SWITCH_P05AFE3_PAGE_05_ARLA_FWD_ENTRY3_ARL_CON_SHIFT (9UL)
#define SWITCH_P05AFE3_PAGE_05_ARLA_FWD_ENTRY3_PORTID_MASK (0x1ffUL)
#define SWITCH_P05AFE3_PAGE_05_ARLA_FWD_ENTRY3_PORTID_SHIFT (0UL)




typedef uint8_t SWITCH_P05ASC_TYPE;
#define SWITCH_P05ASC_PAGE_05_ARLA_SRCH_CTL_ARLA_SRCH_STDN_MASK (0x80U)
#define SWITCH_P05ASC_PAGE_05_ARLA_SRCH_CTL_ARLA_SRCH_STDN_SHIFT (7U)
#define SWITCH_P05ASC_PAGE_05_ARLA_SRCH_CTL_RESERVED_MASK (0x7eU)
#define SWITCH_P05ASC_PAGE_05_ARLA_SRCH_CTL_RESERVED_SHIFT (1U)
#define SWITCH_P05ASC_PAGE_05_ARLA_SRCH_CTL_ARLA_SRCH_VLID_MASK (0x1U)
#define SWITCH_P05ASC_PAGE_05_ARLA_SRCH_CTL_ARLA_SRCH_VLID_SHIFT (0U)




typedef uint16_t SWITCH_P05ASA_TYPE;
#define SWITCH_P05ASA_PAGE_05_ARLA_SRCH_ADR_ARLA_SRCH_ADR_VALID_MASK (0x8000U)
#define SWITCH_P05ASA_PAGE_05_ARLA_SRCH_ADR_ARLA_SRCH_ADR_VALID_SHIFT (15U)
#define SWITCH_P05ASA_PAGE_05_ARLA_SRCH_ADR_ARLA_SRCH_ADDRESS_MASK (0x7fffU)
#define SWITCH_P05ASA_PAGE_05_ARLA_SRCH_ADR_ARLA_SRCH_ADDRESS_SHIFT (0U)




typedef uint64_t SWITCH_P05ASR0M_TYPE;
#define SWITCH_P05ASR0M_PAGE_05_ARLA_SRCH_RSLT_0_MACVID_RESERVED_MASK (0xf000000000000000ULL)
#define SWITCH_P05ASR0M_PAGE_05_ARLA_SRCH_RSLT_0_MACVID_RESERVED_SHIFT (60ULL)
#define SWITCH_P05ASR0M_P05ASR0MASRV0_MASK (0xfff000000000000ULL)
#define SWITCH_P05ASR0M_P05ASR0MASRV0_SHIFT (48ULL)
#define SWITCH_P05ASR0M_P05ASR0MASM0_MASK (0xffffffffffffULL)
#define SWITCH_P05ASR0M_P05ASR0MASM0_SHIFT (0ULL)




typedef uint32_t SWITCH_P05ASR0_TYPE;
#define SWITCH_P05ASR0_PAGE_05_ARLA_SRCH_RSLT_0_RESERVED_MASK (0xe0000000UL)
#define SWITCH_P05ASR0_PAGE_05_ARLA_SRCH_RSLT_0_RESERVED_SHIFT (29UL)
#define SWITCH_P05ASR0_P05ASR0ASRIH0_MASK (0x1ff80000UL)
#define SWITCH_P05ASR0_P05ASR0ASRIH0_SHIFT (19UL)
#define SWITCH_P05ASR0_P05ASR0ASRICM0_MASK (0x40000UL)
#define SWITCH_P05ASR0_P05ASR0ASRICM0_SHIFT (18UL)
#define SWITCH_P05ASR0_P05ASR0ASRICV0_MASK (0x20000UL)
#define SWITCH_P05ASR0_P05ASR0ASRICV0_SHIFT (17UL)
#define SWITCH_P05ASR0_P05ASR0ASRV0_MASK (0x10000UL)
#define SWITCH_P05ASR0_P05ASR0ASRV0_SHIFT (16UL)
#define SWITCH_P05ASR0_P05ASR0ASRS0_MASK (0x8000UL)
#define SWITCH_P05ASR0_P05ASR0ASRS0_SHIFT (15UL)
#define SWITCH_P05ASR0_P05ASR0ASRA0_MASK (0x4000UL)
#define SWITCH_P05ASR0_P05ASR0ASRA0_SHIFT (14UL)
#define SWITCH_P05ASR0_P05ASR0ASRP0_MASK (0x3800UL)
#define SWITCH_P05ASR0_P05ASR0ASRP0_SHIFT (11UL)
#define SWITCH_P05ASR0_PAGE_05_ARLA_SRCH_RSLT_0_ARL_CON_0_MASK (0x600UL)
#define SWITCH_P05ASR0_PAGE_05_ARLA_SRCH_RSLT_0_ARL_CON_0_SHIFT (9UL)
#define SWITCH_P05ASR0_PAGE_05_ARLA_SRCH_RSLT_0_PORTID_0_MASK (0x1ffUL)
#define SWITCH_P05ASR0_PAGE_05_ARLA_SRCH_RSLT_0_PORTID_0_SHIFT (0UL)




typedef uint64_t SWITCH_P05ASR1M_TYPE;
#define SWITCH_P05ASR1M_PAGE_05_ARLA_SRCH_RSLT_1_MACVID_RESERVED_MASK (0xf000000000000000ULL)
#define SWITCH_P05ASR1M_PAGE_05_ARLA_SRCH_RSLT_1_MACVID_RESERVED_SHIFT (60ULL)
#define SWITCH_P05ASR1M_P05ASR1MASRV1_MASK (0xfff000000000000ULL)
#define SWITCH_P05ASR1M_P05ASR1MASRV1_SHIFT (48ULL)
#define SWITCH_P05ASR1M_P05ASR1MASM1_MASK (0xffffffffffffULL)
#define SWITCH_P05ASR1M_P05ASR1MASM1_SHIFT (0ULL)




typedef uint32_t SWITCH_P05ASR1_TYPE;
#define SWITCH_P05ASR1_PAGE_05_ARLA_SRCH_RSLT_1_RESERVED_MASK (0xe0000000UL)
#define SWITCH_P05ASR1_PAGE_05_ARLA_SRCH_RSLT_1_RESERVED_SHIFT (29UL)
#define SWITCH_P05ASR1_P05ASR1ASRIH1_MASK (0x1ff80000UL)
#define SWITCH_P05ASR1_P05ASR1ASRIH1_SHIFT (19UL)
#define SWITCH_P05ASR1_P05ASR1ASRICM1_MASK (0x40000UL)
#define SWITCH_P05ASR1_P05ASR1ASRICM1_SHIFT (18UL)
#define SWITCH_P05ASR1_P05ASR1ASRICV1_MASK (0x20000UL)
#define SWITCH_P05ASR1_P05ASR1ASRICV1_SHIFT (17UL)
#define SWITCH_P05ASR1_P05ASR1ASRV1_MASK (0x10000UL)
#define SWITCH_P05ASR1_P05ASR1ASRV1_SHIFT (16UL)
#define SWITCH_P05ASR1_P05ASR1ASRS1_MASK (0x8000UL)
#define SWITCH_P05ASR1_P05ASR1ASRS1_SHIFT (15UL)
#define SWITCH_P05ASR1_P05ASR1ASRA1_MASK (0x4000UL)
#define SWITCH_P05ASR1_P05ASR1ASRA1_SHIFT (14UL)
#define SWITCH_P05ASR1_P05ASR1ASRP1_MASK (0x3800UL)
#define SWITCH_P05ASR1_P05ASR1ASRP1_SHIFT (11UL)
#define SWITCH_P05ASR1_PAGE_05_ARLA_SRCH_RSLT_1_ARL_CON_1_MASK (0x600UL)
#define SWITCH_P05ASR1_PAGE_05_ARLA_SRCH_RSLT_1_ARL_CON_1_SHIFT (9UL)
#define SWITCH_P05ASR1_PAGE_05_ARLA_SRCH_RSLT_1_PORTID_1_MASK (0x1ffUL)
#define SWITCH_P05ASR1_PAGE_05_ARLA_SRCH_RSLT_1_PORTID_1_SHIFT (0UL)




typedef uint8_t SWITCH_P05AVR_TYPE;
#define SWITCH_P05AVR_PAGE_05_ARLA_VTBL_RWCTRL_ARLA_VTBL_STDN_MASK (0x80U)
#define SWITCH_P05AVR_PAGE_05_ARLA_VTBL_RWCTRL_ARLA_VTBL_STDN_SHIFT (7U)
#define SWITCH_P05AVR_PAGE_05_ARLA_VTBL_RWCTRL_RESERVED_MASK (0x7cU)
#define SWITCH_P05AVR_PAGE_05_ARLA_VTBL_RWCTRL_RESERVED_SHIFT (2U)
#define SWITCH_P05AVR_PAGE_05_ARLA_VTBL_RWCTRL_ARLA_VTBL_RW_CLR_MASK (0x3U)
#define SWITCH_P05AVR_PAGE_05_ARLA_VTBL_RWCTRL_ARLA_VTBL_RW_CLR_SHIFT (0U)




typedef uint16_t SWITCH_P05AVA_TYPE;
#define SWITCH_P05AVA_PAGE_05_ARLA_VTBL_ADDR_RESERVED_MASK (0xf000U)
#define SWITCH_P05AVA_PAGE_05_ARLA_VTBL_ADDR_RESERVED_SHIFT (12U)
#define SWITCH_P05AVA_PAGE_05_ARLA_VTBL_ADDR_VTBL_ADDR_INDEX_MASK (0xfffU)
#define SWITCH_P05AVA_PAGE_05_ARLA_VTBL_ADDR_VTBL_ADDR_INDEX_SHIFT (0U)




typedef uint32_t SWITCH_P05AVE_TYPE;
#define SWITCH_P05AVE_PAGE_05_ARLA_VTBL_ENTRY_RESERVED_MASK (0xc0000000UL)
#define SWITCH_P05AVE_PAGE_05_ARLA_VTBL_ENTRY_RESERVED_SHIFT (30UL)
#define SWITCH_P05AVE_PAGE_05_ARLA_VTBL_ENTRY_VLAN_SRID_V_MASK (0x20000000UL)
#define SWITCH_P05AVE_PAGE_05_ARLA_VTBL_ENTRY_VLAN_SRID_V_SHIFT (29UL)
#define SWITCH_P05AVE_PAGE_05_ARLA_VTBL_ENTRY_VLAN_SRID_MASK (0x1fc00000UL)
#define SWITCH_P05AVE_PAGE_05_ARLA_VTBL_ENTRY_VLAN_SRID_SHIFT (22UL)
#define SWITCH_P05AVE_PAGE_05_ARLA_VTBL_ENTRY_FWD_MODE_MASK (0x200000UL)
#define SWITCH_P05AVE_PAGE_05_ARLA_VTBL_ENTRY_FWD_MODE_SHIFT (21UL)
#define SWITCH_P05AVE_PAGE_05_ARLA_VTBL_ENTRY_MSPT_INDEX_MASK (0x1c0000UL)
#define SWITCH_P05AVE_PAGE_05_ARLA_VTBL_ENTRY_MSPT_INDEX_SHIFT (18UL)
#define SWITCH_P05AVE_PAGE_05_ARLA_VTBL_ENTRY_UNTAG_MAP_MASK (0x3fe00UL)
#define SWITCH_P05AVE_PAGE_05_ARLA_VTBL_ENTRY_UNTAG_MAP_SHIFT (9UL)
#define SWITCH_P05AVE_PAGE_05_ARLA_VTBL_ENTRY_FWD_MAP_MASK (0x1ffUL)
#define SWITCH_P05AVE_PAGE_05_ARLA_VTBL_ENTRY_FWD_MAP_SHIFT (0UL)




typedef uint32_t SWITCH_P05ARS0_TYPE;
#define SWITCH_P05ARS0_P05ARS0ARS0_MASK (0xffffffffUL)
#define SWITCH_P05ARS0_P05ARS0ARS0_SHIFT (0UL)




typedef uint32_t SWITCH_P05ARS1_TYPE;
#define SWITCH_P05ARS1_P05ARS1ARS1_MASK (0xffffffffUL)
#define SWITCH_P05ARS1_P05ARS1ARS1_SHIFT (0UL)




typedef uint16_t SWITCH_P05AIC0_TYPE;
#define SWITCH_P05AIC0_PAGE_05_ARL_IPHASH_CHECK_0_RESERVED_MASK (0xe000U)
#define SWITCH_P05AIC0_PAGE_05_ARL_IPHASH_CHECK_0_RESERVED_SHIFT (13U)
#define SWITCH_P05AIC0_PAGE_05_ARL_IPHASH_CHECK_0_ARL_IP_HASH_MASK (0x1ff8U)
#define SWITCH_P05AIC0_PAGE_05_ARL_IPHASH_CHECK_0_ARL_IP_HASH_SHIFT (3U)
#define SWITCH_P05AIC0_P05AIC0AIHC_MASK (0x4U)
#define SWITCH_P05AIC0_P05AIC0AIHC_SHIFT (2U)
#define SWITCH_P05AIC0_PAGE_05_ARL_IPHASH_CHECK_0_ARL_IP_CHK_MODE_MASK (0x2U)
#define SWITCH_P05AIC0_PAGE_05_ARL_IPHASH_CHECK_0_ARL_IP_CHK_MODE_SHIFT (1U)
#define SWITCH_P05AIC0_P05AIC0AICV_MASK (0x1U)
#define SWITCH_P05AIC0_P05AIC0AICV_SHIFT (0U)




typedef uint16_t SWITCH_P05AIC1_TYPE;
#define SWITCH_P05AIC1_PAGE_05_ARL_IPHASH_CHECK_1_RESERVED_MASK (0xe000U)
#define SWITCH_P05AIC1_PAGE_05_ARL_IPHASH_CHECK_1_RESERVED_SHIFT (13U)
#define SWITCH_P05AIC1_PAGE_05_ARL_IPHASH_CHECK_1_ARL_IP_HASH_MASK (0x1ff8U)
#define SWITCH_P05AIC1_PAGE_05_ARL_IPHASH_CHECK_1_ARL_IP_HASH_SHIFT (3U)
#define SWITCH_P05AIC1_P05AIC1AIHC_MASK (0x4U)
#define SWITCH_P05AIC1_P05AIC1AIHC_SHIFT (2U)
#define SWITCH_P05AIC1_PAGE_05_ARL_IPHASH_CHECK_1_ARL_IP_CHK_MODE_MASK (0x2U)
#define SWITCH_P05AIC1_PAGE_05_ARL_IPHASH_CHECK_1_ARL_IP_CHK_MODE_SHIFT (1U)
#define SWITCH_P05AIC1_P05AIC1AICV_MASK (0x1U)
#define SWITCH_P05AIC1_P05AIC1AICV_SHIFT (0U)




typedef uint16_t SWITCH_P05AIC2_TYPE;
#define SWITCH_P05AIC2_PAGE_05_ARL_IPHASH_CHECK_2_RESERVED_MASK (0xe000U)
#define SWITCH_P05AIC2_PAGE_05_ARL_IPHASH_CHECK_2_RESERVED_SHIFT (13U)
#define SWITCH_P05AIC2_PAGE_05_ARL_IPHASH_CHECK_2_ARL_IP_HASH_MASK (0x1ff8U)
#define SWITCH_P05AIC2_PAGE_05_ARL_IPHASH_CHECK_2_ARL_IP_HASH_SHIFT (3U)
#define SWITCH_P05AIC2_P05AIC2AIHC_MASK (0x4U)
#define SWITCH_P05AIC2_P05AIC2AIHC_SHIFT (2U)
#define SWITCH_P05AIC2_PAGE_05_ARL_IPHASH_CHECK_2_ARL_IP_CHK_MODE_MASK (0x2U)
#define SWITCH_P05AIC2_PAGE_05_ARL_IPHASH_CHECK_2_ARL_IP_CHK_MODE_SHIFT (1U)
#define SWITCH_P05AIC2_P05AIC2AICV_MASK (0x1U)
#define SWITCH_P05AIC2_P05AIC2AICV_SHIFT (0U)




typedef uint16_t SWITCH_P05AIC3_TYPE;
#define SWITCH_P05AIC3_PAGE_05_ARL_IPHASH_CHECK_3_RESERVED_MASK (0xe000U)
#define SWITCH_P05AIC3_PAGE_05_ARL_IPHASH_CHECK_3_RESERVED_SHIFT (13U)
#define SWITCH_P05AIC3_PAGE_05_ARL_IPHASH_CHECK_3_ARL_IP_HASH_MASK (0x1ff8U)
#define SWITCH_P05AIC3_PAGE_05_ARL_IPHASH_CHECK_3_ARL_IP_HASH_SHIFT (3U)
#define SWITCH_P05AIC3_P05AIC3AIHC_MASK (0x4U)
#define SWITCH_P05AIC3_P05AIC3AIHC_SHIFT (2U)
#define SWITCH_P05AIC3_PAGE_05_ARL_IPHASH_CHECK_3_ARL_IP_CHK_MODE_MASK (0x2U)
#define SWITCH_P05AIC3_PAGE_05_ARL_IPHASH_CHECK_3_ARL_IP_CHK_MODE_SHIFT (1U)
#define SWITCH_P05AIC3_P05AIC3AICV_MASK (0x1U)
#define SWITCH_P05AIC3_P05AIC3AICV_SHIFT (0U)




typedef uint64_t SWITCH_P05AIIL_TYPE;
#define SWITCH_P05AIIL_P05AIILAII_MASK (0xffffffffffffffffULL)
#define SWITCH_P05AIIL_P05AIILAII_SHIFT (0ULL)




typedef uint64_t SWITCH_P05AIIH_TYPE;
#define SWITCH_P05AIIH_P05AIIHAII_MASK (0xffffffffffffffffULL)
#define SWITCH_P05AIIH_P05AIIHAII_SHIFT (0ULL)




typedef uint64_t SWITCH_P06AMC0_TYPE;
#define SWITCH_P06AMC0_PAGE_06_ARL_MYDA_CTL0_RESERVED1_MASK (0xfe00000000000000ULL)
#define SWITCH_P06AMC0_PAGE_06_ARL_MYDA_CTL0_RESERVED1_SHIFT (57ULL)
#define SWITCH_P06AMC0_PAGE_06_ARL_MYDA_CTL0_SRC_PORT_MASK_MASK (0x1ff000000000000ULL)
#define SWITCH_P06AMC0_PAGE_06_ARL_MYDA_CTL0_SRC_PORT_MASK_SHIFT (48ULL)
#define SWITCH_P06AMC0_PAGE_06_ARL_MYDA_CTL0_MYDA_MAC_MASK (0xffffffffffffULL)
#define SWITCH_P06AMC0_PAGE_06_ARL_MYDA_CTL0_MYDA_MAC_SHIFT (0ULL)




typedef uint64_t SWITCH_P06AMC1_TYPE;
#define SWITCH_P06AMC1_PAGE_06_ARL_MYDA_CTL1_RESERVED1_MASK (0xfe00000000000000ULL)
#define SWITCH_P06AMC1_PAGE_06_ARL_MYDA_CTL1_RESERVED1_SHIFT (57ULL)
#define SWITCH_P06AMC1_PAGE_06_ARL_MYDA_CTL1_SRC_PORT_MASK_MASK (0x1ff000000000000ULL)
#define SWITCH_P06AMC1_PAGE_06_ARL_MYDA_CTL1_SRC_PORT_MASK_SHIFT (48ULL)
#define SWITCH_P06AMC1_PAGE_06_ARL_MYDA_CTL1_MYDA_MAC_MASK (0xffffffffffffULL)
#define SWITCH_P06AMC1_PAGE_06_ARL_MYDA_CTL1_MYDA_MAC_SHIFT (0ULL)




typedef uint64_t SWITCH_P06AMC2_TYPE;
#define SWITCH_P06AMC2_PAGE_06_ARL_MYDA_CTL2_RESERVED1_MASK (0xfe00000000000000ULL)
#define SWITCH_P06AMC2_PAGE_06_ARL_MYDA_CTL2_RESERVED1_SHIFT (57ULL)
#define SWITCH_P06AMC2_PAGE_06_ARL_MYDA_CTL2_SRC_PORT_MASK_MASK (0x1ff000000000000ULL)
#define SWITCH_P06AMC2_PAGE_06_ARL_MYDA_CTL2_SRC_PORT_MASK_SHIFT (48ULL)
#define SWITCH_P06AMC2_PAGE_06_ARL_MYDA_CTL2_MYDA_MAC_MASK (0xffffffffffffULL)
#define SWITCH_P06AMC2_PAGE_06_ARL_MYDA_CTL2_MYDA_MAC_SHIFT (0ULL)




typedef uint64_t SWITCH_P06AMC3_TYPE;
#define SWITCH_P06AMC3_PAGE_06_ARL_MYDA_CTL3_RESERVED1_MASK (0xfe00000000000000ULL)
#define SWITCH_P06AMC3_PAGE_06_ARL_MYDA_CTL3_RESERVED1_SHIFT (57ULL)
#define SWITCH_P06AMC3_PAGE_06_ARL_MYDA_CTL3_SRC_PORT_MASK_MASK (0x1ff000000000000ULL)
#define SWITCH_P06AMC3_PAGE_06_ARL_MYDA_CTL3_SRC_PORT_MASK_SHIFT (48ULL)
#define SWITCH_P06AMC3_PAGE_06_ARL_MYDA_CTL3_MYDA_MAC_MASK (0xffffffffffffULL)
#define SWITCH_P06AMC3_PAGE_06_ARL_MYDA_CTL3_MYDA_MAC_SHIFT (0ULL)




typedef uint64_t SWITCH_P06AMC4_TYPE;
#define SWITCH_P06AMC4_PAGE_06_ARL_MYDA_CTL4_RESERVED1_MASK (0xfe00000000000000ULL)
#define SWITCH_P06AMC4_PAGE_06_ARL_MYDA_CTL4_RESERVED1_SHIFT (57ULL)
#define SWITCH_P06AMC4_PAGE_06_ARL_MYDA_CTL4_SRC_PORT_MASK_MASK (0x1ff000000000000ULL)
#define SWITCH_P06AMC4_PAGE_06_ARL_MYDA_CTL4_SRC_PORT_MASK_SHIFT (48ULL)
#define SWITCH_P06AMC4_PAGE_06_ARL_MYDA_CTL4_MYDA_MAC_MASK (0xffffffffffffULL)
#define SWITCH_P06AMC4_PAGE_06_ARL_MYDA_CTL4_MYDA_MAC_SHIFT (0ULL)




typedef uint64_t SWITCH_P06AMC5_TYPE;
#define SWITCH_P06AMC5_PAGE_06_ARL_MYDA_CTL5_RESERVED1_MASK (0xfe00000000000000ULL)
#define SWITCH_P06AMC5_PAGE_06_ARL_MYDA_CTL5_RESERVED1_SHIFT (57ULL)
#define SWITCH_P06AMC5_PAGE_06_ARL_MYDA_CTL5_SRC_PORT_MASK_MASK (0x1ff000000000000ULL)
#define SWITCH_P06AMC5_PAGE_06_ARL_MYDA_CTL5_SRC_PORT_MASK_SHIFT (48ULL)
#define SWITCH_P06AMC5_PAGE_06_ARL_MYDA_CTL5_MYDA_MAC_MASK (0xffffffffffffULL)
#define SWITCH_P06AMC5_PAGE_06_ARL_MYDA_CTL5_MYDA_MAC_SHIFT (0ULL)




typedef uint64_t SWITCH_P06AMC6_TYPE;
#define SWITCH_P06AMC6_PAGE_06_ARL_MYDA_CTL6_RESERVED1_MASK (0xfe00000000000000ULL)
#define SWITCH_P06AMC6_PAGE_06_ARL_MYDA_CTL6_RESERVED1_SHIFT (57ULL)
#define SWITCH_P06AMC6_PAGE_06_ARL_MYDA_CTL6_SRC_PORT_MASK_MASK (0x1ff000000000000ULL)
#define SWITCH_P06AMC6_PAGE_06_ARL_MYDA_CTL6_SRC_PORT_MASK_SHIFT (48ULL)
#define SWITCH_P06AMC6_PAGE_06_ARL_MYDA_CTL6_MYDA_MAC_MASK (0xffffffffffffULL)
#define SWITCH_P06AMC6_PAGE_06_ARL_MYDA_CTL6_MYDA_MAC_SHIFT (0ULL)




typedef uint64_t SWITCH_P06AMC7_TYPE;
#define SWITCH_P06AMC7_PAGE_06_ARL_MYDA_CTL7_RESERVED1_MASK (0xfe00000000000000ULL)
#define SWITCH_P06AMC7_PAGE_06_ARL_MYDA_CTL7_RESERVED1_SHIFT (57ULL)
#define SWITCH_P06AMC7_PAGE_06_ARL_MYDA_CTL7_SRC_PORT_MASK_MASK (0x1ff000000000000ULL)
#define SWITCH_P06AMC7_PAGE_06_ARL_MYDA_CTL7_SRC_PORT_MASK_SHIFT (48ULL)
#define SWITCH_P06AMC7_PAGE_06_ARL_MYDA_CTL7_MYDA_MAC_MASK (0xffffffffffffULL)
#define SWITCH_P06AMC7_PAGE_06_ARL_MYDA_CTL7_MYDA_MAC_SHIFT (0ULL)




typedef uint32_t SWITCH_P06AMFC_TYPE;
#define SWITCH_P06AMFC_PAGE_06_ARL_MYDA_FWD_CTL_RESERVED_MASK (0xfffffffcUL)
#define SWITCH_P06AMFC_PAGE_06_ARL_MYDA_FWD_CTL_RESERVED_SHIFT (2UL)
#define SWITCH_P06AMFC_PAGE_06_ARL_MYDA_FWD_CTL_FWD_CTL_MASK (0x3UL)
#define SWITCH_P06AMFC_PAGE_06_ARL_MYDA_FWD_CTL_FWD_CTL_SHIFT (0UL)




typedef uint8_t SWITCH_PAGE_08_MEM_CTRL_TYPE;
#define SWITCH_PAGE_08_MEM_CTRL_TYPE_MASK (0xc0U)
#define SWITCH_PAGE_08_MEM_CTRL_TYPE_SHIFT (6U)
#define SWITCH_PAGE_08_MEM_CTRL_RESERVED_1_MASK (0x30U)
#define SWITCH_PAGE_08_MEM_CTRL_RESERVED_1_SHIFT (4U)
#define SWITCH_PAGE_08_MEM_CTRL_RESERVED_0_MASK (0xfU)
#define SWITCH_PAGE_08_MEM_CTRL_RESERVED_0_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_08_MEM_ADDR_TYPE;
#define SWITCH_PAGE_08_MEM_ADDR_STDN_MASK (0x8000U)
#define SWITCH_PAGE_08_MEM_ADDR_STDN_SHIFT (15U)
#define SWITCH_PAGE_08_MEM_ADDR_RW_MASK (0x4000U)
#define SWITCH_PAGE_08_MEM_ADDR_RW_SHIFT (14U)
#define SWITCH_PAGE_08_MEM_ADDR_ADR_MASK (0x3fffU)
#define SWITCH_PAGE_08_MEM_ADDR_ADR_SHIFT (0U)




typedef uint64_t SWITCH_P08MDD00_TYPE;
#define SWITCH_P08MDD00_PAGE_08_MEM_DEBUG_DATA_0_0_MEM_DAT_MASK (0xffffffffffffffffULL)
#define SWITCH_P08MDD00_PAGE_08_MEM_DEBUG_DATA_0_0_MEM_DAT_SHIFT (0ULL)




typedef uint16_t SWITCH_P08MDD01_TYPE;
#define SWITCH_P08MDD01_PAGE_08_MEM_DEBUG_DATA_0_1_MEM_DAT_MASK (0xffffU)
#define SWITCH_P08MDD01_PAGE_08_MEM_DEBUG_DATA_0_1_MEM_DAT_SHIFT (0U)




typedef uint64_t SWITCH_P08MDD10_TYPE;
#define SWITCH_P08MDD10_PAGE_08_MEM_DEBUG_DATA_1_0_MEM_DAT_MASK (0xffffffffffffffffULL)
#define SWITCH_P08MDD10_PAGE_08_MEM_DEBUG_DATA_1_0_MEM_DAT_SHIFT (0ULL)




typedef uint16_t SWITCH_P08MDD11_TYPE;
#define SWITCH_P08MDD11_PAGE_08_MEM_DEBUG_DATA_1_1_MEM_DAT_MASK (0xffffU)
#define SWITCH_P08MDD11_PAGE_08_MEM_DEBUG_DATA_1_1_MEM_DAT_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_08_MEM_FRM_ADDR_TYPE;
#define SWITCH_PAGE_08_MEM_FRM_ADDR_STDN_MASK (0x8000U)
#define SWITCH_PAGE_08_MEM_FRM_ADDR_STDN_SHIFT (15U)
#define SWITCH_PAGE_08_MEM_FRM_ADDR_RW_MASK (0x4000U)
#define SWITCH_PAGE_08_MEM_FRM_ADDR_RW_SHIFT (14U)
#define SWITCH_PAGE_08_MEM_FRM_ADDR_ADR_MASK (0x3fffU)
#define SWITCH_PAGE_08_MEM_FRM_ADDR_ADR_SHIFT (0U)




typedef uint64_t SWITCH_P08MFD0_TYPE;
#define SWITCH_P08MFD0_PAGE_08_MEM_FRM_DATA0_MEM_DATA_MASK (0xffffffffffffffffULL)
#define SWITCH_P08MFD0_PAGE_08_MEM_FRM_DATA0_MEM_DATA_SHIFT (0ULL)




typedef uint64_t SWITCH_P08MFD1_TYPE;
#define SWITCH_P08MFD1_PAGE_08_MEM_FRM_DATA1_MEM_DATA_MASK (0xffffffffffffffffULL)
#define SWITCH_P08MFD1_PAGE_08_MEM_FRM_DATA1_MEM_DATA_SHIFT (0ULL)




typedef uint64_t SWITCH_P08MFD2_TYPE;
#define SWITCH_P08MFD2_PAGE_08_MEM_FRM_DATA2_MEM_DATA_MASK (0xffffffffffffffffULL)
#define SWITCH_P08MFD2_PAGE_08_MEM_FRM_DATA2_MEM_DATA_SHIFT (0ULL)




typedef uint64_t SWITCH_P08MFD3_TYPE;
#define SWITCH_P08MFD3_PAGE_08_MEM_FRM_DATA3_MEM_DATA_MASK (0xffffffffffffffffULL)
#define SWITCH_P08MFD3_PAGE_08_MEM_FRM_DATA3_MEM_DATA_SHIFT (0ULL)




typedef uint64_t SWITCH_P08MBD0_TYPE;
#define SWITCH_P08MBD0_PAGE_08_MEM_BTM_DATA0_MEM_DATA_MASK (0xffffffffffffffffULL)
#define SWITCH_P08MBD0_PAGE_08_MEM_BTM_DATA0_MEM_DATA_SHIFT (0ULL)




typedef uint64_t SWITCH_P08MBD1_TYPE;
#define SWITCH_P08MBD1_PAGE_08_MEM_BTM_DATA1_MEM_DATA_MASK (0xffffffffffffffffULL)
#define SWITCH_P08MBD1_PAGE_08_MEM_BTM_DATA1_MEM_DATA_SHIFT (0ULL)




typedef uint16_t SWITCH_PAGE_08_MEM_BFC_ADDR_TYPE;
#define SWITCH_PAGE_08_MEM_BFC_ADDR_REQ_MASK (0x8000U)
#define SWITCH_PAGE_08_MEM_BFC_ADDR_REQ_SHIFT (15U)
#define SWITCH_PAGE_08_MEM_BFC_ADDR_RW_CTRL_MASK (0x4000U)
#define SWITCH_PAGE_08_MEM_BFC_ADDR_RW_CTRL_SHIFT (14U)
#define SWITCH_PAGE_08_MEM_BFC_ADDR_ADDR_MASK (0x3fffU)
#define SWITCH_PAGE_08_MEM_BFC_ADDR_ADDR_SHIFT (0U)




typedef uint64_t SWITCH_PAGE_08_MEM_BFC_DATA_TYPE;
#define SWITCH_PAGE_08_MEM_BFC_DATA_DATA_MASK (0xffffffffffffffffULL)
#define SWITCH_PAGE_08_MEM_BFC_DATA_DATA_SHIFT (0ULL)




typedef uint8_t SWITCH_P08PFDC_TYPE;
#define SWITCH_P08PFDC_PAGE_08_PRS_FIFO_DEBUG_CTRL_RESERVED_MASK (0xf0U)
#define SWITCH_P08PFDC_PAGE_08_PRS_FIFO_DEBUG_CTRL_RESERVED_SHIFT (4U)
#define SWITCH_P08PFDC_P08PFDCPFDC_MASK (0xfU)
#define SWITCH_P08PFDC_P08PFDCPFDC_SHIFT (0U)




typedef uint64_t SWITCH_P08PFDD_TYPE;
#define SWITCH_P08PFDD_P08PFDDPFDD_MASK (0xffffffffffffffffULL)
#define SWITCH_P08PFDD_P08PFDDPFDD_SHIFT (0ULL)




typedef uint8_t SWITCH_PAGE_08_MIBKILLOVR_TYPE;
#define SWITCH_PAGE_08_MIBKILLOVR_MIBKILLOVR_MASK (0xffU)
#define SWITCH_PAGE_08_MIBKILLOVR_MIBKILLOVR_SHIFT (0U)




typedef uint32_t SWITCH_P08MRS0_TYPE;
#define SWITCH_P08MRS0_PAGE_08_MEM_REG_SPARE0_MEM_REG_SPARE0_MASK (0xffffffffUL)
#define SWITCH_P08MRS0_PAGE_08_MEM_REG_SPARE0_MEM_REG_SPARE0_SHIFT (0UL)




typedef uint32_t SWITCH_P08MRS1_TYPE;
#define SWITCH_P08MRS1_PAGE_08_MEM_REG_SPARE1_MEM_REG_SPARE1_MASK (0xffffffffUL)
#define SWITCH_P08MRS1_PAGE_08_MEM_REG_SPARE1_MEM_REG_SPARE1_SHIFT (0UL)




typedef uint32_t SWITCH_P08MMC_TYPE;
#define SWITCH_P08MMC_PAGE_08_MEM_MISC_CTRL_RESERVED_MASK (0xffffffe0UL)
#define SWITCH_P08MMC_PAGE_08_MEM_MISC_CTRL_RESERVED_SHIFT (5UL)
#define SWITCH_P08MMC_PAGE_08_MEM_MISC_CTRL_TXQ_DCM_MASK (0x10UL)
#define SWITCH_P08MMC_PAGE_08_MEM_MISC_CTRL_TXQ_DCM_SHIFT (4UL)
#define SWITCH_P08MMC_PAGE_08_MEM_MISC_CTRL_PB_DCM_MASK (0x8UL)
#define SWITCH_P08MMC_PAGE_08_MEM_MISC_CTRL_PB_DCM_SHIFT (3UL)
#define SWITCH_P08MMC_PAGE_08_MEM_MISC_CTRL_BT_DCM_MASK (0x4UL)
#define SWITCH_P08MMC_PAGE_08_MEM_MISC_CTRL_BT_DCM_SHIFT (2UL)
#define SWITCH_P08MMC_PAGE_08_MEM_MISC_CTRL_ARL_DCM_MASK (0x2UL)
#define SWITCH_P08MMC_PAGE_08_MEM_MISC_CTRL_ARL_DCM_SHIFT (1UL)
#define SWITCH_P08MMC_PAGE_08_MEM_MISC_CTRL_CK_AON_MASK (0x1UL)
#define SWITCH_P08MMC_PAGE_08_MEM_MISC_CTRL_CK_AON_SHIFT (0UL)




typedef uint32_t SWITCH_P08MTC0_TYPE;
#define SWITCH_P08MTC0_PAGE_08_MEM_TEST_CTRL0_RESERVED_0_MASK (0x80000000UL)
#define SWITCH_P08MTC0_PAGE_08_MEM_TEST_CTRL0_RESERVED_0_SHIFT (31UL)
#define SWITCH_P08MTC0_PAGE_08_MEM_TEST_CTRL0_RESERVED_1_MASK (0x7f000000UL)
#define SWITCH_P08MTC0_PAGE_08_MEM_TEST_CTRL0_RESERVED_1_SHIFT (24UL)
#define SWITCH_P08MTC0_PAGE_08_MEM_TEST_CTRL0_VL_TM_MASK (0xfe0000UL)
#define SWITCH_P08MTC0_PAGE_08_MEM_TEST_CTRL0_VL_TM_SHIFT (17UL)
#define SWITCH_P08MTC0_PAGE_08_MEM_TEST_CTRL0_RESERVED_2_MASK (0x1fc00UL)
#define SWITCH_P08MTC0_PAGE_08_MEM_TEST_CTRL0_RESERVED_2_SHIFT (10UL)
#define SWITCH_P08MTC0_PAGE_08_MEM_TEST_CTRL0_ARL_TM_MASK (0x3ffUL)
#define SWITCH_P08MTC0_PAGE_08_MEM_TEST_CTRL0_ARL_TM_SHIFT (0UL)




typedef uint32_t SWITCH_P08MTC1_TYPE;
#define SWITCH_P08MTC1_PAGE_08_MEM_TEST_CTRL1_RESERVED_0_MASK (0x80000000UL)
#define SWITCH_P08MTC1_PAGE_08_MEM_TEST_CTRL1_RESERVED_0_SHIFT (31UL)
#define SWITCH_P08MTC1_PAGE_08_MEM_TEST_CTRL1_RESERVED_1_MASK (0x7f000000UL)
#define SWITCH_P08MTC1_PAGE_08_MEM_TEST_CTRL1_RESERVED_1_SHIFT (24UL)
#define SWITCH_P08MTC1_PAGE_08_MEM_TEST_CTRL1_ACTRAT_TM_MASK (0xfe0000UL)
#define SWITCH_P08MTC1_PAGE_08_MEM_TEST_CTRL1_ACTRAT_TM_SHIFT (17UL)
#define SWITCH_P08MTC1_PAGE_08_MEM_TEST_CTRL1_RESERVED_2_MASK (0x1fc00UL)
#define SWITCH_P08MTC1_PAGE_08_MEM_TEST_CTRL1_RESERVED_2_SHIFT (10UL)
#define SWITCH_P08MTC1_PAGE_08_MEM_TEST_CTRL1_BT_TM_MASK (0x3ffUL)
#define SWITCH_P08MTC1_PAGE_08_MEM_TEST_CTRL1_BT_TM_SHIFT (0UL)




typedef uint32_t SWITCH_P08MTC2_TYPE;
#define SWITCH_P08MTC2_PAGE_08_MEM_TEST_CTRL2_RESERVED_0_MASK (0x80000000UL)
#define SWITCH_P08MTC2_PAGE_08_MEM_TEST_CTRL2_RESERVED_0_SHIFT (31UL)
#define SWITCH_P08MTC2_PAGE_08_MEM_TEST_CTRL2_RESERVED_1_MASK (0x7f000000UL)
#define SWITCH_P08MTC2_PAGE_08_MEM_TEST_CTRL2_RESERVED_1_SHIFT (24UL)
#define SWITCH_P08MTC2_PAGE_08_MEM_TEST_CTRL2_STS_TM_MASK (0xfe0000UL)
#define SWITCH_P08MTC2_PAGE_08_MEM_TEST_CTRL2_STS_TM_SHIFT (17UL)
#define SWITCH_P08MTC2_PAGE_08_MEM_TEST_CTRL2_RESERVED_2_MASK (0x1fc00UL)
#define SWITCH_P08MTC2_PAGE_08_MEM_TEST_CTRL2_RESERVED_2_SHIFT (10UL)
#define SWITCH_P08MTC2_PAGE_08_MEM_TEST_CTRL2_PB_TM_MASK (0x3ffUL)
#define SWITCH_P08MTC2_PAGE_08_MEM_TEST_CTRL2_PB_TM_SHIFT (0UL)




typedef uint32_t SWITCH_P08MTC3_TYPE;
#define SWITCH_P08MTC3_PAGE_08_MEM_TEST_CTRL3_RESERVED_0_MASK (0x80000000UL)
#define SWITCH_P08MTC3_PAGE_08_MEM_TEST_CTRL3_RESERVED_0_SHIFT (31UL)
#define SWITCH_P08MTC3_PAGE_08_MEM_TEST_CTRL3_RESERVED_1_MASK (0x7f000000UL)
#define SWITCH_P08MTC3_PAGE_08_MEM_TEST_CTRL3_RESERVED_1_SHIFT (24UL)
#define SWITCH_P08MTC3_PAGE_08_MEM_TEST_CTRL3_EVT_TM_MASK (0xfe0000UL)
#define SWITCH_P08MTC3_PAGE_08_MEM_TEST_CTRL3_EVT_TM_SHIFT (17UL)
#define SWITCH_P08MTC3_PAGE_08_MEM_TEST_CTRL3_RESERVED_2_MASK (0x1fc00UL)
#define SWITCH_P08MTC3_PAGE_08_MEM_TEST_CTRL3_RESERVED_2_SHIFT (10UL)
#define SWITCH_P08MTC3_PAGE_08_MEM_TEST_CTRL3_TXQ_TM_MASK (0x3ffUL)
#define SWITCH_P08MTC3_PAGE_08_MEM_TEST_CTRL3_TXQ_TM_SHIFT (0UL)




typedef uint32_t SWITCH_P08MTC4_TYPE;
#define SWITCH_P08MTC4_PAGE_08_MEM_TEST_CTRL4_RESERVED_2_MASK (0xe0000000UL)
#define SWITCH_P08MTC4_PAGE_08_MEM_TEST_CTRL4_RESERVED_2_SHIFT (29UL)
#define SWITCH_P08MTC4_PAGE_08_MEM_TEST_CTRL4_ARL_TCAM_TM_MASK (0x1fff0000UL)
#define SWITCH_P08MTC4_PAGE_08_MEM_TEST_CTRL4_ARL_TCAM_TM_SHIFT (16UL)
#define SWITCH_P08MTC4_PAGE_08_MEM_TEST_CTRL4_RESERVED_1_MASK (0xe000UL)
#define SWITCH_P08MTC4_PAGE_08_MEM_TEST_CTRL4_RESERVED_1_SHIFT (13UL)
#define SWITCH_P08MTC4_PAGE_08_MEM_TEST_CTRL4_TCAM_TM_MASK (0x1fffUL)
#define SWITCH_P08MTC4_PAGE_08_MEM_TEST_CTRL4_TCAM_TM_SHIFT (0UL)




typedef uint32_t SWITCH_P08MTC5_TYPE;
#define SWITCH_P08MTC5_PAGE_08_MEM_TEST_CTRL5_RESERVED_2_MASK (0xc0000000UL)
#define SWITCH_P08MTC5_PAGE_08_MEM_TEST_CTRL5_RESERVED_2_SHIFT (30UL)
#define SWITCH_P08MTC5_PAGE_08_MEM_TEST_CTRL5_RESERVED_1_MASK (0x3f800000UL)
#define SWITCH_P08MTC5_PAGE_08_MEM_TEST_CTRL5_RESERVED_1_SHIFT (23UL)
#define SWITCH_P08MTC5_PAGE_08_MEM_TEST_CTRL5_TCAM_CHKSUM_TM_MASK (0x7f0000UL)
#define SWITCH_P08MTC5_PAGE_08_MEM_TEST_CTRL5_TCAM_CHKSUM_TM_SHIFT (16UL)
#define SWITCH_P08MTC5_PAGE_08_MEM_TEST_CTRL5_ARL_SEC_TM_MASK (0xffc0UL)
#define SWITCH_P08MTC5_PAGE_08_MEM_TEST_CTRL5_ARL_SEC_TM_SHIFT (6UL)
#define SWITCH_P08MTC5_PAGE_08_MEM_TEST_CTRL5_RESERVED_0_MASK (0x38UL)
#define SWITCH_P08MTC5_PAGE_08_MEM_TEST_CTRL5_RESERVED_0_SHIFT (3UL)
#define SWITCH_P08MTC5_PAGE_08_MEM_TEST_CTRL5_MIB_TM_MASK (0x7UL)
#define SWITCH_P08MTC5_PAGE_08_MEM_TEST_CTRL5_MIB_TM_SHIFT (0UL)




typedef uint32_t SWITCH_P08MTC6_TYPE;
#define SWITCH_P08MTC6_PAGE_08_MEM_TEST_CTRL6_RESERVED_1_MASK (0xff800000UL)
#define SWITCH_P08MTC6_PAGE_08_MEM_TEST_CTRL6_RESERVED_1_SHIFT (23UL)
#define SWITCH_P08MTC6_PAGE_08_MEM_TEST_CTRL6_QFM_TM_MASK (0x7f0000UL)
#define SWITCH_P08MTC6_PAGE_08_MEM_TEST_CTRL6_QFM_TM_SHIFT (16UL)
#define SWITCH_P08MTC6_PAGE_08_MEM_TEST_CTRL6_RESERVED_0_MASK (0xff80UL)
#define SWITCH_P08MTC6_PAGE_08_MEM_TEST_CTRL6_RESERVED_0_SHIFT (7UL)
#define SWITCH_P08MTC6_PAGE_08_MEM_TEST_CTRL6_MAP_TM_MASK (0x7fUL)
#define SWITCH_P08MTC6_PAGE_08_MEM_TEST_CTRL6_MAP_TM_SHIFT (0UL)




typedef uint32_t SWITCH_P08MTC7_TYPE;
#define SWITCH_P08MTC7_PAGE_08_MEM_TEST_CTRL7_RESERVED_1_MASK (0xfc000000UL)
#define SWITCH_P08MTC7_PAGE_08_MEM_TEST_CTRL7_RESERVED_1_SHIFT (26UL)
#define SWITCH_P08MTC7_PAGE_08_MEM_TEST_CTRL7_SGT_TM_MASK (0x3ff0000UL)
#define SWITCH_P08MTC7_PAGE_08_MEM_TEST_CTRL7_SGT_TM_SHIFT (16UL)
#define SWITCH_P08MTC7_PAGE_08_MEM_TEST_CTRL7_RESERVED_0_MASK (0xff80UL)
#define SWITCH_P08MTC7_PAGE_08_MEM_TEST_CTRL7_RESERVED_0_SHIFT (7UL)
#define SWITCH_P08MTC7_PAGE_08_MEM_TEST_CTRL7_QST_TM_MASK (0x7fUL)
#define SWITCH_P08MTC7_PAGE_08_MEM_TEST_CTRL7_QST_TM_SHIFT (0UL)




typedef uint32_t SWITCH_P08MPVC_TYPE;
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_SGT_PDA_MASK (0xff000000UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_SGT_PDA_SHIFT (24UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_QST_PDA_MASK (0x800000UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_QST_PDA_SHIFT (23UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_QFM_PDA_MASK (0x400000UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_QFM_PDA_SHIFT (22UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_MAP_PDA_MASK (0x200000UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_MAP_PDA_SHIFT (21UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_STS_PDA_MASK (0x100000UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_STS_PDA_SHIFT (20UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_RESERVED_19_MASK (0x80000UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_RESERVED_19_SHIFT (19UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_ACTRAT_PDA_MASK (0x40000UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_ACTRAT_PDA_SHIFT (18UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_RESERVED_17_MASK (0x20000UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_RESERVED_17_SHIFT (17UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_IMP_TXQ_PDA_MASK (0x10000UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_IMP_TXQ_PDA_SHIFT (16UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_RESERVED_15_MASK (0x8000UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_RESERVED_15_SHIFT (15UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_P7_TXQ_PDA_MASK (0x4000UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_P7_TXQ_PDA_SHIFT (14UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_RESERVED_13_MASK (0x2000UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_RESERVED_13_SHIFT (13UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_P6_TXQ_PDA_MASK (0x1000UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_P6_TXQ_PDA_SHIFT (12UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_RESERVED_11_MASK (0x800UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_RESERVED_11_SHIFT (11UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_P5_TXQ_PDA_MASK (0x400UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_P5_TXQ_PDA_SHIFT (10UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_RESERVED_9_MASK (0x200UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_RESERVED_9_SHIFT (9UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_P4_TXQ_PDA_MASK (0x100UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_P4_TXQ_PDA_SHIFT (8UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_RESERVED_7_MASK (0x80UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_RESERVED_7_SHIFT (7UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_P3_TXQ_PDA_MASK (0x40UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_P3_TXQ_PDA_SHIFT (6UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_RESERVED_5_MASK (0x20UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_RESERVED_5_SHIFT (5UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_P2_TXQ_PDA_MASK (0x10UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_P2_TXQ_PDA_SHIFT (4UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_RESERVED_3_MASK (0x8UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_RESERVED_3_SHIFT (3UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_P1_TXQ_PDA_MASK (0x4UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_P1_TXQ_PDA_SHIFT (2UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_RESERVED_1_MASK (0x2UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_RESERVED_1_SHIFT (1UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_P0_TXQ_PDA_MASK (0x1UL)
#define SWITCH_P08MPVC_PAGE_08_MEM_PSM_VDD_CTRL_P0_TXQ_PDA_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_09_PORT0_DEBUG_TYPE;
#define SWITCH_PAGE_09_PORT0_DEBUG_RESERVED_MASK (0xffffffffUL)
#define SWITCH_PAGE_09_PORT0_DEBUG_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_09_PORT1_DEBUG_TYPE;
#define SWITCH_PAGE_09_PORT1_DEBUG_RESERVED_MASK (0xffffffffUL)
#define SWITCH_PAGE_09_PORT1_DEBUG_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_09_PORT2_DEBUG_TYPE;
#define SWITCH_PAGE_09_PORT2_DEBUG_RESERVED_MASK (0xffffffffUL)
#define SWITCH_PAGE_09_PORT2_DEBUG_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_09_PORT3_DEBUG_TYPE;
#define SWITCH_PAGE_09_PORT3_DEBUG_RESERVED_MASK (0xffffffffUL)
#define SWITCH_PAGE_09_PORT3_DEBUG_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_09_PORT4_DEBUG_TYPE;
#define SWITCH_PAGE_09_PORT4_DEBUG_RESERVED_MASK (0xffffffffUL)
#define SWITCH_PAGE_09_PORT4_DEBUG_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_09_PORT5_DEBUG_TYPE;
#define SWITCH_PAGE_09_PORT5_DEBUG_RESERVED_MASK (0xffffffffUL)
#define SWITCH_PAGE_09_PORT5_DEBUG_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_09_PORT6_DEBUG_TYPE;
#define SWITCH_PAGE_09_PORT6_DEBUG_RESERVED_MASK (0xffffffffUL)
#define SWITCH_PAGE_09_PORT6_DEBUG_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_09_PORT7_DEBUG_TYPE;
#define SWITCH_PAGE_09_PORT7_DEBUG_RESERVED_MASK (0xffffffffUL)
#define SWITCH_PAGE_09_PORT7_DEBUG_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_09_PORT8_DEBUG_TYPE;
#define SWITCH_PAGE_09_PORT8_DEBUG_RESERVED_MASK (0xffffffffUL)
#define SWITCH_PAGE_09_PORT8_DEBUG_RESERVED_SHIFT (0UL)




typedef uint16_t SWITCH_P0FDC_TYPE;
#define SWITCH_P0FDC_PAGE_0A_FC_DIAG_CTRL_RESERVED_MASK (0xfff0U)
#define SWITCH_P0FDC_PAGE_0A_FC_DIAG_CTRL_RESERVED_SHIFT (4U)
#define SWITCH_P0FDC_PAGE_0A_FC_DIAG_CTRL_DIAG_FLOWCON_PORT_MASK (0xfU)
#define SWITCH_P0FDC_PAGE_0A_FC_DIAG_CTRL_DIAG_FLOWCON_PORT_SHIFT (0U)




typedef uint8_t SWITCH_PAGE_0A_FC_CTRL_MODE_TYPE;
#define SWITCH_PAGE_0A_FC_CTRL_MODE_RESERVED_MASK (0xfeU)
#define SWITCH_PAGE_0A_FC_CTRL_MODE_RESERVED_SHIFT (1U)
#define SWITCH_PAGE_0A_FC_CTRL_MODE_MODE_MASK (0x1U)
#define SWITCH_PAGE_0A_FC_CTRL_MODE_MODE_SHIFT (0U)




typedef uint8_t SWITCH_P0FCP_TYPE;
#define SWITCH_P0FCP_PAGE_0A_FC_CTRL_PORT_RESERVED_MASK (0xf0U)
#define SWITCH_P0FCP_PAGE_0A_FC_CTRL_PORT_RESERVED_SHIFT (4U)
#define SWITCH_P0FCP_PAGE_0A_FC_CTRL_PORT_FC_PORT_SEL_MASK (0xfU)
#define SWITCH_P0FCP_PAGE_0A_FC_CTRL_PORT_FC_PORT_SEL_SHIFT (0U)




typedef uint16_t SWITCH_P0FOPE_TYPE;
#define SWITCH_P0FOPE_PAGE_0A_FC_OOB_PAUSE_EN_RESERVED_MASK (0xfe00U)
#define SWITCH_P0FOPE_PAGE_0A_FC_OOB_PAUSE_EN_RESERVED_SHIFT (9U)
#define SWITCH_P0FOPE_PAGE_0A_FC_OOB_PAUSE_EN_OOB_PAUSE_EN_MASK (0x1ffU)
#define SWITCH_P0FOPE_PAGE_0A_FC_OOB_PAUSE_EN_OOB_PAUSE_EN_SHIFT (0U)




typedef uint8_t SWITCH_P0FRTCE_TYPE;
#define SWITCH_P0FRTCE_PAGE_0A_FC_RSRV_THRESH_CHECK_EN_RESERVED_MASK (0xfeU)
#define SWITCH_P0FRTCE_PAGE_0A_FC_RSRV_THRESH_CHECK_EN_RESERVED_SHIFT (1U)
#define SWITCH_P0FRTCE_P0FRTCEFRC_MASK (0x1U)
#define SWITCH_P0FRTCE_P0FRTCEFRC_SHIFT (0U)




typedef uint16_t SWITCH_P0PTM_TYPE;
#define SWITCH_P0PTM_PAGE_0A_PAUSE_TIME_MAX_PAUSE_TIME_MAX_MASK (0xffffU)
#define SWITCH_P0PTM_PAGE_0A_PAUSE_TIME_MAX_PAUSE_TIME_MAX_SHIFT (0U)




typedef uint16_t SWITCH_P0PTM1_TYPE;
#define SWITCH_P0PTM1_PAGE_0A_PAUSE_TIME_MIN_PAUSE_TIME_MIN_MASK (0xffffU)
#define SWITCH_P0PTM1_PAGE_0A_PAUSE_TIME_MIN_PAUSE_TIME_MIN_SHIFT (0U)




typedef uint16_t SWITCH_P0PTRT_TYPE;
#define SWITCH_P0PTRT_PAGE_0A_PAUSE_TIME_RESET_THD_RESERVED_MASK (0xf000U)
#define SWITCH_P0PTRT_PAGE_0A_PAUSE_TIME_RESET_THD_RESERVED_SHIFT (12U)
#define SWITCH_P0PTRT_P0PTRTPTRT_MASK (0xfffU)
#define SWITCH_P0PTRT_P0PTRTPTRT_SHIFT (0U)




typedef uint16_t SWITCH_P0PTUP_TYPE;
#define SWITCH_P0PTUP_P0PTUPPTUP_MASK (0xffffU)
#define SWITCH_P0PTUP_P0PTUPPTUP_SHIFT (0U)




typedef uint16_t SWITCH_P0PTD_TYPE;
#define SWITCH_P0PTD_P0PTDPTD_MASK (0xffffU)
#define SWITCH_P0PTD_P0PTDPTD_SHIFT (0U)




typedef uint16_t SWITCH_P0FMDC_TYPE;
#define SWITCH_P0FMDC_PAGE_0A_FC_MCAST_DROP_CTRL_RESERVED_MASK (0xfe00U)
#define SWITCH_P0FMDC_PAGE_0A_FC_MCAST_DROP_CTRL_RESERVED_SHIFT (9U)
#define SWITCH_P0FMDC_P0FMDCMPDE_MASK (0x1ffU)
#define SWITCH_P0FMDC_P0FMDCMPDE_SHIFT (0U)




typedef uint16_t SWITCH_P0FPDC_TYPE;
#define SWITCH_P0FPDC_PAGE_0A_FC_PAUSE_DROP_CTRL_RESERVED_MASK (0xe000U)
#define SWITCH_P0FPDC_PAGE_0A_FC_PAUSE_DROP_CTRL_RESERVED_SHIFT (13U)
#define SWITCH_P0FPDC_P0FPDCQBPE_MASK (0x1000U)
#define SWITCH_P0FPDC_P0FPDCQBPE_SHIFT (12U)
#define SWITCH_P0FPDC_P0FPDCTI0TPE_MASK (0x800U)
#define SWITCH_P0FPDC_P0FPDCTI0TPE_SHIFT (11U)
#define SWITCH_P0FPDC_P0FPDCTI0TPE1_MASK (0x400U)
#define SWITCH_P0FPDC_P0FPDCTI0TPE1_SHIFT (10U)
#define SWITCH_P0FPDC_P0FPDCTI1TPE_MASK (0x200U)
#define SWITCH_P0FPDC_P0FPDCTI1TPE_SHIFT (9U)
#define SWITCH_P0FPDC_P0FPDCTI1TPE1_MASK (0x100U)
#define SWITCH_P0FPDC_P0FPDCTI1TPE1_SHIFT (8U)
#define SWITCH_P0FPDC_P0FPDCTTPE_MASK (0x80U)
#define SWITCH_P0FPDC_P0FPDCTTPE_SHIFT (7U)
#define SWITCH_P0FPDC_PAGE_0A_FC_PAUSE_DROP_CTRL_TX_TXQ_PAUSE_EN_MASK (0x40U)
#define SWITCH_P0FPDC_PAGE_0A_FC_PAUSE_DROP_CTRL_TX_TXQ_PAUSE_EN_SHIFT (6U)
#define SWITCH_P0FPDC_PAGE_0A_FC_PAUSE_DROP_CTRL_RX_DROP_EN_MASK (0x20U)
#define SWITCH_P0FPDC_PAGE_0A_FC_PAUSE_DROP_CTRL_RX_DROP_EN_SHIFT (5U)
#define SWITCH_P0FPDC_PAGE_0A_FC_PAUSE_DROP_CTRL_TX_TOTAL_DROP_EN_MASK (0x10U)
#define SWITCH_P0FPDC_PAGE_0A_FC_PAUSE_DROP_CTRL_TX_TOTAL_DROP_EN_SHIFT (4U)
#define SWITCH_P0FPDC_PAGE_0A_FC_PAUSE_DROP_CTRL_TX_TXQ_DROP_EN_MASK (0x8U)
#define SWITCH_P0FPDC_PAGE_0A_FC_PAUSE_DROP_CTRL_TX_TXQ_DROP_EN_SHIFT (3U)
#define SWITCH_P0FPDC_PAGE_0A_FC_PAUSE_DROP_CTRL_RX_BASED_CTRL_EN_MASK (0x4U)
#define SWITCH_P0FPDC_PAGE_0A_FC_PAUSE_DROP_CTRL_RX_BASED_CTRL_EN_SHIFT (2U)
#define SWITCH_P0FPDC_P0FPDCTQCE_MASK (0x2U)
#define SWITCH_P0FPDC_P0FPDCTQCE_SHIFT (1U)
#define SWITCH_P0FPDC_PAGE_0A_FC_PAUSE_DROP_CTRL_TX_BASED_CTRL_EN_MASK (0x1U)
#define SWITCH_P0FPDC_PAGE_0A_FC_PAUSE_DROP_CTRL_TX_BASED_CTRL_EN_SHIFT (0U)




typedef uint16_t SWITCH_P0FTTPO_TYPE;
#define SWITCH_P0FTTPO_PAGE_0A_FC_TXQ_THD_PAUSE_OFF_RESERVED_MASK (0xf000U)
#define SWITCH_P0FTTPO_PAGE_0A_FC_TXQ_THD_PAUSE_OFF_RESERVED_SHIFT (12U)
#define SWITCH_P0FTTPO_P0FTTPOTTPO_MASK (0xfffU)
#define SWITCH_P0FTTPO_P0FTTPOTTPO_SHIFT (0U)




typedef uint16_t SWITCH_P0FRR_TYPE;
#define SWITCH_P0FRR_PAGE_0A_FC_RX_RUNOFF_RESERVED_MASK (0xf000U)
#define SWITCH_P0FRR_PAGE_0A_FC_RX_RUNOFF_RESERVED_SHIFT (12U)
#define SWITCH_P0FRR_PAGE_0A_FC_RX_RUNOFF_RX_RUN_OFF_THD_MASK (0xfffU)
#define SWITCH_P0FRR_PAGE_0A_FC_RX_RUNOFF_RX_RUN_OFF_THD_SHIFT (0U)




typedef uint16_t SWITCH_P0FRRT_TYPE;
#define SWITCH_P0FRRT_PAGE_0A_FC_RX_RSV_THD_RESERVED_MASK (0xf000U)
#define SWITCH_P0FRRT_PAGE_0A_FC_RX_RSV_THD_RESERVED_SHIFT (12U)
#define SWITCH_P0FRRT_PAGE_0A_FC_RX_RSV_THD_RX_RSV_THD_MASK (0xfffU)
#define SWITCH_P0FRRT_PAGE_0A_FC_RX_RSV_THD_RX_RSV_THD_SHIFT (0U)




typedef uint16_t SWITCH_P0FRHT_TYPE;
#define SWITCH_P0FRHT_PAGE_0A_FC_RX_HYST_THD_RESERVED_MASK (0xf000U)
#define SWITCH_P0FRHT_PAGE_0A_FC_RX_HYST_THD_RESERVED_SHIFT (12U)
#define SWITCH_P0FRHT_PAGE_0A_FC_RX_HYST_THD_RX_HYST_THD_MASK (0xfffU)
#define SWITCH_P0FRHT_PAGE_0A_FC_RX_HYST_THD_RX_HYST_THD_SHIFT (0U)




typedef uint16_t SWITCH_P0FRMP_TYPE;
#define SWITCH_P0FRMP_PAGE_0A_FC_RX_MAX_PTR_EN_REMAP_MASK (0x8000U)
#define SWITCH_P0FRMP_PAGE_0A_FC_RX_MAX_PTR_EN_REMAP_SHIFT (15U)
#define SWITCH_P0FRMP_PAGE_0A_FC_RX_MAX_PTR_RESERVED_MASK (0x7000U)
#define SWITCH_P0FRMP_PAGE_0A_FC_RX_MAX_PTR_RESERVED_SHIFT (12U)
#define SWITCH_P0FRMP_PAGE_0A_FC_RX_MAX_PTR_MAXBUF_REMAP_THD_MASK (0xfffU)
#define SWITCH_P0FRMP_PAGE_0A_FC_RX_MAX_PTR_MAXBUF_REMAP_THD_SHIFT (0U)




typedef uint16_t SWITCH_P0FSZR_TYPE;
#define SWITCH_P0FSZR_PAGE_0A_FC_SPARE_ZERO_REG_SPARE_ZERO_MASK (0xffffU)
#define SWITCH_P0FSZR_PAGE_0A_FC_SPARE_ZERO_REG_SPARE_ZERO_SHIFT (0U)




typedef uint16_t SWITCH_P0FSOR_TYPE;
#define SWITCH_P0FSOR_PAGE_0A_FC_SPARE_ONE_REG_SPARE_ONE_MASK (0xffffU)
#define SWITCH_P0FSOR_PAGE_0A_FC_SPARE_ONE_REG_SPARE_ONE_SHIFT (0U)




typedef uint16_t SWITCH_P0FMT0_TYPE;
#define SWITCH_P0FMT0_PAGE_0A_FC_MON_TXQ0_RESERVED_MASK (0xf800U)
#define SWITCH_P0FMT0_PAGE_0A_FC_MON_TXQ0_RESERVED_SHIFT (11U)
#define SWITCH_P0FMT0_PAGE_0A_FC_MON_TXQ0_MONITORED_TXQ_CNT_MASK (0x7ffU)
#define SWITCH_P0FMT0_PAGE_0A_FC_MON_TXQ0_MONITORED_TXQ_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P0FMT1_TYPE;
#define SWITCH_P0FMT1_PAGE_0A_FC_MON_TXQ1_RESERVED_MASK (0xf800U)
#define SWITCH_P0FMT1_PAGE_0A_FC_MON_TXQ1_RESERVED_SHIFT (11U)
#define SWITCH_P0FMT1_PAGE_0A_FC_MON_TXQ1_MONITORED_TXQ_CNT_MASK (0x7ffU)
#define SWITCH_P0FMT1_PAGE_0A_FC_MON_TXQ1_MONITORED_TXQ_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P0FMT2_TYPE;
#define SWITCH_P0FMT2_PAGE_0A_FC_MON_TXQ2_RESERVED_MASK (0xf800U)
#define SWITCH_P0FMT2_PAGE_0A_FC_MON_TXQ2_RESERVED_SHIFT (11U)
#define SWITCH_P0FMT2_PAGE_0A_FC_MON_TXQ2_MONITORED_TXQ_CNT_MASK (0x7ffU)
#define SWITCH_P0FMT2_PAGE_0A_FC_MON_TXQ2_MONITORED_TXQ_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P0FMT3_TYPE;
#define SWITCH_P0FMT3_PAGE_0A_FC_MON_TXQ3_RESERVED_MASK (0xf800U)
#define SWITCH_P0FMT3_PAGE_0A_FC_MON_TXQ3_RESERVED_SHIFT (11U)
#define SWITCH_P0FMT3_PAGE_0A_FC_MON_TXQ3_MONITORED_TXQ_CNT_MASK (0x7ffU)
#define SWITCH_P0FMT3_PAGE_0A_FC_MON_TXQ3_MONITORED_TXQ_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P0FMT4_TYPE;
#define SWITCH_P0FMT4_PAGE_0A_FC_MON_TXQ4_RESERVED_MASK (0xf800U)
#define SWITCH_P0FMT4_PAGE_0A_FC_MON_TXQ4_RESERVED_SHIFT (11U)
#define SWITCH_P0FMT4_PAGE_0A_FC_MON_TXQ4_MONITORED_TXQ_CNT_MASK (0x7ffU)
#define SWITCH_P0FMT4_PAGE_0A_FC_MON_TXQ4_MONITORED_TXQ_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P0FMT5_TYPE;
#define SWITCH_P0FMT5_PAGE_0A_FC_MON_TXQ5_RESERVED_MASK (0xf800U)
#define SWITCH_P0FMT5_PAGE_0A_FC_MON_TXQ5_RESERVED_SHIFT (11U)
#define SWITCH_P0FMT5_PAGE_0A_FC_MON_TXQ5_MONITORED_TXQ_CNT_MASK (0x7ffU)
#define SWITCH_P0FMT5_PAGE_0A_FC_MON_TXQ5_MONITORED_TXQ_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P0FMT6_TYPE;
#define SWITCH_P0FMT6_PAGE_0A_FC_MON_TXQ6_RESERVED_MASK (0xf800U)
#define SWITCH_P0FMT6_PAGE_0A_FC_MON_TXQ6_RESERVED_SHIFT (11U)
#define SWITCH_P0FMT6_PAGE_0A_FC_MON_TXQ6_MONITORED_TXQ_CNT_MASK (0x7ffU)
#define SWITCH_P0FMT6_PAGE_0A_FC_MON_TXQ6_MONITORED_TXQ_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P0FMT7_TYPE;
#define SWITCH_P0FMT7_PAGE_0A_FC_MON_TXQ7_RESERVED_MASK (0xf800U)
#define SWITCH_P0FMT7_PAGE_0A_FC_MON_TXQ7_RESERVED_SHIFT (11U)
#define SWITCH_P0FMT7_PAGE_0A_FC_MON_TXQ7_MONITORED_TXQ_CNT_MASK (0x7ffU)
#define SWITCH_P0FMT7_PAGE_0A_FC_MON_TXQ7_MONITORED_TXQ_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P0FPT0_TYPE;
#define SWITCH_P0FPT0_PAGE_0A_FC_PEAK_TXQ0_RESERVED_MASK (0xf800U)
#define SWITCH_P0FPT0_PAGE_0A_FC_PEAK_TXQ0_RESERVED_SHIFT (11U)
#define SWITCH_P0FPT0_PAGE_0A_FC_PEAK_TXQ0_PEAK_TXQ_CNT_MASK (0x7ffU)
#define SWITCH_P0FPT0_PAGE_0A_FC_PEAK_TXQ0_PEAK_TXQ_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P0FPT1_TYPE;
#define SWITCH_P0FPT1_PAGE_0A_FC_PEAK_TXQ1_RESERVED_MASK (0xf800U)
#define SWITCH_P0FPT1_PAGE_0A_FC_PEAK_TXQ1_RESERVED_SHIFT (11U)
#define SWITCH_P0FPT1_PAGE_0A_FC_PEAK_TXQ1_PEAK_TXQ_CNT_MASK (0x7ffU)
#define SWITCH_P0FPT1_PAGE_0A_FC_PEAK_TXQ1_PEAK_TXQ_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P0FPT2_TYPE;
#define SWITCH_P0FPT2_PAGE_0A_FC_PEAK_TXQ2_RESERVED_MASK (0xf800U)
#define SWITCH_P0FPT2_PAGE_0A_FC_PEAK_TXQ2_RESERVED_SHIFT (11U)
#define SWITCH_P0FPT2_PAGE_0A_FC_PEAK_TXQ2_PEAK_TXQ_CNT_MASK (0x7ffU)
#define SWITCH_P0FPT2_PAGE_0A_FC_PEAK_TXQ2_PEAK_TXQ_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P0FPT3_TYPE;
#define SWITCH_P0FPT3_PAGE_0A_FC_PEAK_TXQ3_RESERVED_MASK (0xf800U)
#define SWITCH_P0FPT3_PAGE_0A_FC_PEAK_TXQ3_RESERVED_SHIFT (11U)
#define SWITCH_P0FPT3_PAGE_0A_FC_PEAK_TXQ3_PEAK_TXQ_CNT_MASK (0x7ffU)
#define SWITCH_P0FPT3_PAGE_0A_FC_PEAK_TXQ3_PEAK_TXQ_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P0FPT4_TYPE;
#define SWITCH_P0FPT4_PAGE_0A_FC_PEAK_TXQ4_RESERVED_MASK (0xf800U)
#define SWITCH_P0FPT4_PAGE_0A_FC_PEAK_TXQ4_RESERVED_SHIFT (11U)
#define SWITCH_P0FPT4_PAGE_0A_FC_PEAK_TXQ4_PEAK_TXQ_CNT_MASK (0x7ffU)
#define SWITCH_P0FPT4_PAGE_0A_FC_PEAK_TXQ4_PEAK_TXQ_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P0FPT5_TYPE;
#define SWITCH_P0FPT5_PAGE_0A_FC_PEAK_TXQ5_RESERVED_MASK (0xf800U)
#define SWITCH_P0FPT5_PAGE_0A_FC_PEAK_TXQ5_RESERVED_SHIFT (11U)
#define SWITCH_P0FPT5_PAGE_0A_FC_PEAK_TXQ5_PEAK_TXQ_CNT_MASK (0x7ffU)
#define SWITCH_P0FPT5_PAGE_0A_FC_PEAK_TXQ5_PEAK_TXQ_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P0FPT6_TYPE;
#define SWITCH_P0FPT6_PAGE_0A_FC_PEAK_TXQ6_RESERVED_MASK (0xf800U)
#define SWITCH_P0FPT6_PAGE_0A_FC_PEAK_TXQ6_RESERVED_SHIFT (11U)
#define SWITCH_P0FPT6_PAGE_0A_FC_PEAK_TXQ6_PEAK_TXQ_CNT_MASK (0x7ffU)
#define SWITCH_P0FPT6_PAGE_0A_FC_PEAK_TXQ6_PEAK_TXQ_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P0FPT7_TYPE;
#define SWITCH_P0FPT7_PAGE_0A_FC_PEAK_TXQ7_RESERVED_MASK (0xf800U)
#define SWITCH_P0FPT7_PAGE_0A_FC_PEAK_TXQ7_RESERVED_SHIFT (11U)
#define SWITCH_P0FPT7_PAGE_0A_FC_PEAK_TXQ7_PEAK_TXQ_CNT_MASK (0x7ffU)
#define SWITCH_P0FPT7_PAGE_0A_FC_PEAK_TXQ7_PEAK_TXQ_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P0FPTU_TYPE;
#define SWITCH_P0FPTU_PAGE_0A_FC_PEAK_TOTAL_USED_RESERVED_MASK (0xf000U)
#define SWITCH_P0FPTU_PAGE_0A_FC_PEAK_TOTAL_USED_RESERVED_SHIFT (12U)
#define SWITCH_P0FPTU_P0FPTUPTUC_MASK (0xfffU)
#define SWITCH_P0FPTU_P0FPTUPTUC_SHIFT (0U)




typedef uint16_t SWITCH_P0FTU_TYPE;
#define SWITCH_P0FTU_PAGE_0A_FC_TOTAL_USED_RESERVED_MASK (0xf000U)
#define SWITCH_P0FTU_PAGE_0A_FC_TOTAL_USED_RESERVED_SHIFT (12U)
#define SWITCH_P0FTU_PAGE_0A_FC_TOTAL_USED_TOTAL_USE_CNT_MASK (0xfffU)
#define SWITCH_P0FTU_PAGE_0A_FC_TOTAL_USED_TOTAL_USE_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P0FPRC_TYPE;
#define SWITCH_P0FPRC_PAGE_0A_FC_PEAK_RX_CNT_RESERVED_MASK (0xf800U)
#define SWITCH_P0FPRC_PAGE_0A_FC_PEAK_RX_CNT_RESERVED_SHIFT (11U)
#define SWITCH_P0FPRC_PAGE_0A_FC_PEAK_RX_CNT_PEAK_RXBUF_CNT_MASK (0x7ffU)
#define SWITCH_P0FPRC_PAGE_0A_FC_PEAK_RX_CNT_PEAK_RXBUF_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLP_TYPE;
#define SWITCH_P0FLP_PAGE_0A_FC_LINK_PORTMAP_RESERVED_MASK (0xfe00U)
#define SWITCH_P0FLP_PAGE_0A_FC_LINK_PORTMAP_RESERVED_SHIFT (9U)
#define SWITCH_P0FLP_PAGE_0A_FC_LINK_PORTMAP_LINK_PORTMAP_MASK (0x1ffU)
#define SWITCH_P0FLP_PAGE_0A_FC_LINK_PORTMAP_LINK_PORTMAP_SHIFT (0U)




typedef uint16_t SWITCH_P0FGP_TYPE;
#define SWITCH_P0FGP_PAGE_0A_FC_GIGA_PORTMAP_RESERVED_MASK (0xfe00U)
#define SWITCH_P0FGP_PAGE_0A_FC_GIGA_PORTMAP_RESERVED_SHIFT (9U)
#define SWITCH_P0FGP_PAGE_0A_FC_GIGA_PORTMAP_GIGA_PORTMAP_MASK (0x1ffU)
#define SWITCH_P0FGP_PAGE_0A_FC_GIGA_PORTMAP_GIGA_PORTMAP_SHIFT (0U)




typedef uint16_t SWITCH_P0FCPP0_TYPE;
#define SWITCH_P0FCPP0_PAGE_0A_FC_CONG_PORTMAP_P0_CONGEST_PORTMAP_MASK (0xffffU)
#define SWITCH_P0FCPP0_PAGE_0A_FC_CONG_PORTMAP_P0_CONGEST_PORTMAP_SHIFT (0U)




typedef uint16_t SWITCH_P0FCPP1_TYPE;
#define SWITCH_P0FCPP1_PAGE_0A_FC_CONG_PORTMAP_P1_CONGEST_PORTMAP_MASK (0xffffU)
#define SWITCH_P0FCPP1_PAGE_0A_FC_CONG_PORTMAP_P1_CONGEST_PORTMAP_SHIFT (0U)




typedef uint16_t SWITCH_P0FCPP2_TYPE;
#define SWITCH_P0FCPP2_PAGE_0A_FC_CONG_PORTMAP_P2_CONGEST_PORTMAP_MASK (0xffffU)
#define SWITCH_P0FCPP2_PAGE_0A_FC_CONG_PORTMAP_P2_CONGEST_PORTMAP_SHIFT (0U)




typedef uint16_t SWITCH_P0FCPP3_TYPE;
#define SWITCH_P0FCPP3_PAGE_0A_FC_CONG_PORTMAP_P3_CONGEST_PORTMAP_MASK (0xffffU)
#define SWITCH_P0FCPP3_PAGE_0A_FC_CONG_PORTMAP_P3_CONGEST_PORTMAP_SHIFT (0U)




typedef uint16_t SWITCH_P0FCPP4_TYPE;
#define SWITCH_P0FCPP4_PAGE_0A_FC_CONG_PORTMAP_P4_CONGEST_PORTMAP_MASK (0xffffU)
#define SWITCH_P0FCPP4_PAGE_0A_FC_CONG_PORTMAP_P4_CONGEST_PORTMAP_SHIFT (0U)




typedef uint16_t SWITCH_P0FCPP5_TYPE;
#define SWITCH_P0FCPP5_PAGE_0A_FC_CONG_PORTMAP_P5_CONGEST_PORTMAP_MASK (0xffffU)
#define SWITCH_P0FCPP5_PAGE_0A_FC_CONG_PORTMAP_P5_CONGEST_PORTMAP_SHIFT (0U)




typedef uint16_t SWITCH_P0FCPP6_TYPE;
#define SWITCH_P0FCPP6_PAGE_0A_FC_CONG_PORTMAP_P6_CONGEST_PORTMAP_MASK (0xffffU)
#define SWITCH_P0FCPP6_PAGE_0A_FC_CONG_PORTMAP_P6_CONGEST_PORTMAP_SHIFT (0U)




typedef uint16_t SWITCH_P0FCPP7_TYPE;
#define SWITCH_P0FCPP7_PAGE_0A_FC_CONG_PORTMAP_P7_CONGEST_PORTMAP_MASK (0xffffU)
#define SWITCH_P0FCPP7_PAGE_0A_FC_CONG_PORTMAP_P7_CONGEST_PORTMAP_SHIFT (0U)




typedef uint16_t SWITCH_P0FCPP8_TYPE;
#define SWITCH_P0FCPP8_PAGE_0A_FC_CONG_PORTMAP_P8_CONGEST_PORTMAP_MASK (0xffffU)
#define SWITCH_P0FCPP8_PAGE_0A_FC_CONG_PORTMAP_P8_CONGEST_PORTMAP_SHIFT (0U)




typedef uint16_t SWITCH_P0FPH_TYPE;
#define SWITCH_P0FPH_PAGE_0A_FC_PAUSE_HIS_RESERVED_MASK (0xfe00U)
#define SWITCH_P0FPH_PAGE_0A_FC_PAUSE_HIS_RESERVED_SHIFT (9U)
#define SWITCH_P0FPH_PAGE_0A_FC_PAUSE_HIS_PAUSE_HIS_MASK (0x1ffU)
#define SWITCH_P0FPH_PAGE_0A_FC_PAUSE_HIS_PAUSE_HIS_SHIFT (0U)




typedef uint16_t SWITCH_P0FTQPH_TYPE;
#define SWITCH_P0FTQPH_PAGE_0A_FC_TX_QUANTUM_PAUSE_HIS_RESERVED_MASK (0xfe00U)
#define SWITCH_P0FTQPH_PAGE_0A_FC_TX_QUANTUM_PAUSE_HIS_RESERVED_SHIFT (9U)
#define SWITCH_P0FTQPH_P0FTQPHTQPH_MASK (0x1ffU)
#define SWITCH_P0FTQPH_P0FTQPHTQPH_SHIFT (0U)




typedef uint16_t SWITCH_P0FRPH_TYPE;
#define SWITCH_P0FRPH_PAGE_0A_FC_RX_PAUSE_HIS_RESERVED_MASK (0xfe00U)
#define SWITCH_P0FRPH_PAGE_0A_FC_RX_PAUSE_HIS_RESERVED_SHIFT (9U)
#define SWITCH_P0FRPH_PAGE_0A_FC_RX_PAUSE_HIS_RX_PAUSE_HIS_MASK (0x1ffU)
#define SWITCH_P0FRPH_PAGE_0A_FC_RX_PAUSE_HIS_RX_PAUSE_HIS_SHIFT (0U)




typedef uint16_t SWITCH_P0FREH_TYPE;
#define SWITCH_P0FREH_PAGE_0A_FC_RXBUF_ERR_HIS_RESERVED_MASK (0xfe00U)
#define SWITCH_P0FREH_PAGE_0A_FC_RXBUF_ERR_HIS_RESERVED_SHIFT (9U)
#define SWITCH_P0FREH_PAGE_0A_FC_RXBUF_ERR_HIS_RXBUF_ERR_HIS_MASK (0x1ffU)
#define SWITCH_P0FREH_PAGE_0A_FC_RXBUF_ERR_HIS_RXBUF_ERR_HIS_SHIFT (0U)




typedef uint16_t SWITCH_P0FTCPP0_TYPE;
#define SWITCH_P0FTCPP0_P0FTCPP0TCP_MASK (0xffffU)
#define SWITCH_P0FTCPP0_P0FTCPP0TCP_SHIFT (0U)




typedef uint16_t SWITCH_P0FTCPP1_TYPE;
#define SWITCH_P0FTCPP1_P0FTCPP1TCP_MASK (0xffffU)
#define SWITCH_P0FTCPP1_P0FTCPP1TCP_SHIFT (0U)




typedef uint16_t SWITCH_P0FTCPP2_TYPE;
#define SWITCH_P0FTCPP2_P0FTCPP2TCP_MASK (0xffffU)
#define SWITCH_P0FTCPP2_P0FTCPP2TCP_SHIFT (0U)




typedef uint16_t SWITCH_P0FTCPP3_TYPE;
#define SWITCH_P0FTCPP3_P0FTCPP3TCP_MASK (0xffffU)
#define SWITCH_P0FTCPP3_P0FTCPP3TCP_SHIFT (0U)




typedef uint16_t SWITCH_P0FTCPP4_TYPE;
#define SWITCH_P0FTCPP4_P0FTCPP4TCP_MASK (0xffffU)
#define SWITCH_P0FTCPP4_P0FTCPP4TCP_SHIFT (0U)




typedef uint16_t SWITCH_P0FTCPP5_TYPE;
#define SWITCH_P0FTCPP5_P0FTCPP5TCP_MASK (0xffffU)
#define SWITCH_P0FTCPP5_P0FTCPP5TCP_SHIFT (0U)




typedef uint16_t SWITCH_P0FTCPP6_TYPE;
#define SWITCH_P0FTCPP6_P0FTCPP6TCP_MASK (0xffffU)
#define SWITCH_P0FTCPP6_P0FTCPP6TCP_SHIFT (0U)




typedef uint16_t SWITCH_P0FTCPP7_TYPE;
#define SWITCH_P0FTCPP7_P0FTCPP7TCP_MASK (0xffffU)
#define SWITCH_P0FTCPP7_P0FTCPP7TCP_SHIFT (0U)




typedef uint16_t SWITCH_P0FTCPP8_TYPE;
#define SWITCH_P0FTCPP8_P0FTCPP8TCP_MASK (0xffffU)
#define SWITCH_P0FTCPP8_P0FTCPP8TCP_SHIFT (0U)




typedef uint16_t SWITCH_P0FTCPP01_TYPE;
#define SWITCH_P0FTCPP01_P0FTCPP0TCP_MASK (0xffffU)
#define SWITCH_P0FTCPP01_P0FTCPP0TCP_SHIFT (0U)




typedef uint16_t SWITCH_P0FTCPP11_TYPE;
#define SWITCH_P0FTCPP11_P0FTCPP1TCP_MASK (0xffffU)
#define SWITCH_P0FTCPP11_P0FTCPP1TCP_SHIFT (0U)




typedef uint16_t SWITCH_P0FTCPP21_TYPE;
#define SWITCH_P0FTCPP21_P0FTCPP2TCP_MASK (0xffffU)
#define SWITCH_P0FTCPP21_P0FTCPP2TCP_SHIFT (0U)




typedef uint16_t SWITCH_P0FTCPP31_TYPE;
#define SWITCH_P0FTCPP31_P0FTCPP3TCP_MASK (0xffffU)
#define SWITCH_P0FTCPP31_P0FTCPP3TCP_SHIFT (0U)




typedef uint16_t SWITCH_P0FTCPP41_TYPE;
#define SWITCH_P0FTCPP41_P0FTCPP4TCP_MASK (0xffffU)
#define SWITCH_P0FTCPP41_P0FTCPP4TCP_SHIFT (0U)




typedef uint16_t SWITCH_P0FTCPP51_TYPE;
#define SWITCH_P0FTCPP51_P0FTCPP5TCP_MASK (0xffffU)
#define SWITCH_P0FTCPP51_P0FTCPP5TCP_SHIFT (0U)




typedef uint16_t SWITCH_P0FTCPP61_TYPE;
#define SWITCH_P0FTCPP61_P0FTCPP6TCP_MASK (0xffffU)
#define SWITCH_P0FTCPP61_P0FTCPP6TCP_SHIFT (0U)




typedef uint16_t SWITCH_P0FTCPP71_TYPE;
#define SWITCH_P0FTCPP71_P0FTCPP7TCP_MASK (0xffffU)
#define SWITCH_P0FTCPP71_P0FTCPP7TCP_SHIFT (0U)




typedef uint16_t SWITCH_P0FTCPP81_TYPE;
#define SWITCH_P0FTCPP81_P0FTCPP8TCP_MASK (0xffffU)
#define SWITCH_P0FTCPP81_P0FTCPP8TCP_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTRQ0_TYPE;
#define SWITCH_P0FLTTRQ0_PAGE_0B_FC_LAN_TXQ_THD_RSV_Q0_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTRQ0_PAGE_0B_FC_LAN_TXQ_THD_RSV_Q0_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTRQ0_P0FLTTRQ0TRT_MASK (0xfffU)
#define SWITCH_P0FLTTRQ0_P0FLTTRQ0TRT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTRQ1_TYPE;
#define SWITCH_P0FLTTRQ1_PAGE_0B_FC_LAN_TXQ_THD_RSV_Q1_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTRQ1_PAGE_0B_FC_LAN_TXQ_THD_RSV_Q1_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTRQ1_P0FLTTRQ1TRT_MASK (0xfffU)
#define SWITCH_P0FLTTRQ1_P0FLTTRQ1TRT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTRQ2_TYPE;
#define SWITCH_P0FLTTRQ2_PAGE_0B_FC_LAN_TXQ_THD_RSV_Q2_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTRQ2_PAGE_0B_FC_LAN_TXQ_THD_RSV_Q2_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTRQ2_P0FLTTRQ2TRT_MASK (0xfffU)
#define SWITCH_P0FLTTRQ2_P0FLTTRQ2TRT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTRQ3_TYPE;
#define SWITCH_P0FLTTRQ3_PAGE_0B_FC_LAN_TXQ_THD_RSV_Q3_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTRQ3_PAGE_0B_FC_LAN_TXQ_THD_RSV_Q3_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTRQ3_P0FLTTRQ3TRT_MASK (0xfffU)
#define SWITCH_P0FLTTRQ3_P0FLTTRQ3TRT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTRQ4_TYPE;
#define SWITCH_P0FLTTRQ4_PAGE_0B_FC_LAN_TXQ_THD_RSV_Q4_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTRQ4_PAGE_0B_FC_LAN_TXQ_THD_RSV_Q4_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTRQ4_P0FLTTRQ4TRT_MASK (0xfffU)
#define SWITCH_P0FLTTRQ4_P0FLTTRQ4TRT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTRQ5_TYPE;
#define SWITCH_P0FLTTRQ5_PAGE_0B_FC_LAN_TXQ_THD_RSV_Q5_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTRQ5_PAGE_0B_FC_LAN_TXQ_THD_RSV_Q5_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTRQ5_P0FLTTRQ5TRT_MASK (0xfffU)
#define SWITCH_P0FLTTRQ5_P0FLTTRQ5TRT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTRQ6_TYPE;
#define SWITCH_P0FLTTRQ6_PAGE_0B_FC_LAN_TXQ_THD_RSV_Q6_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTRQ6_PAGE_0B_FC_LAN_TXQ_THD_RSV_Q6_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTRQ6_P0FLTTRQ6TRT_MASK (0xfffU)
#define SWITCH_P0FLTTRQ6_P0FLTTRQ6TRT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTRQ7_TYPE;
#define SWITCH_P0FLTTRQ7_PAGE_0B_FC_LAN_TXQ_THD_RSV_Q7_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTRQ7_PAGE_0B_FC_LAN_TXQ_THD_RSV_Q7_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTRQ7_P0FLTTRQ7TRT_MASK (0xfffU)
#define SWITCH_P0FLTTRQ7_P0FLTTRQ7TRT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTHQ0_TYPE;
#define SWITCH_P0FLTTHQ0_PAGE_0B_FC_LAN_TXQ_THD_HYST_Q0_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTHQ0_PAGE_0B_FC_LAN_TXQ_THD_HYST_Q0_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTHQ0_P0FLTTHQ0THT_MASK (0xfffU)
#define SWITCH_P0FLTTHQ0_P0FLTTHQ0THT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTHQ1_TYPE;
#define SWITCH_P0FLTTHQ1_PAGE_0B_FC_LAN_TXQ_THD_HYST_Q1_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTHQ1_PAGE_0B_FC_LAN_TXQ_THD_HYST_Q1_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTHQ1_P0FLTTHQ1THT_MASK (0xfffU)
#define SWITCH_P0FLTTHQ1_P0FLTTHQ1THT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTHQ2_TYPE;
#define SWITCH_P0FLTTHQ2_PAGE_0B_FC_LAN_TXQ_THD_HYST_Q2_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTHQ2_PAGE_0B_FC_LAN_TXQ_THD_HYST_Q2_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTHQ2_P0FLTTHQ2THT_MASK (0xfffU)
#define SWITCH_P0FLTTHQ2_P0FLTTHQ2THT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTHQ3_TYPE;
#define SWITCH_P0FLTTHQ3_PAGE_0B_FC_LAN_TXQ_THD_HYST_Q3_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTHQ3_PAGE_0B_FC_LAN_TXQ_THD_HYST_Q3_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTHQ3_P0FLTTHQ3THT_MASK (0xfffU)
#define SWITCH_P0FLTTHQ3_P0FLTTHQ3THT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTHQ4_TYPE;
#define SWITCH_P0FLTTHQ4_PAGE_0B_FC_LAN_TXQ_THD_HYST_Q4_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTHQ4_PAGE_0B_FC_LAN_TXQ_THD_HYST_Q4_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTHQ4_P0FLTTHQ4THT_MASK (0xfffU)
#define SWITCH_P0FLTTHQ4_P0FLTTHQ4THT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTHQ5_TYPE;
#define SWITCH_P0FLTTHQ5_PAGE_0B_FC_LAN_TXQ_THD_HYST_Q5_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTHQ5_PAGE_0B_FC_LAN_TXQ_THD_HYST_Q5_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTHQ5_P0FLTTHQ5THT_MASK (0xfffU)
#define SWITCH_P0FLTTHQ5_P0FLTTHQ5THT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTHQ6_TYPE;
#define SWITCH_P0FLTTHQ6_PAGE_0B_FC_LAN_TXQ_THD_HYST_Q6_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTHQ6_PAGE_0B_FC_LAN_TXQ_THD_HYST_Q6_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTHQ6_P0FLTTHQ6THT_MASK (0xfffU)
#define SWITCH_P0FLTTHQ6_P0FLTTHQ6THT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTHQ7_TYPE;
#define SWITCH_P0FLTTHQ7_PAGE_0B_FC_LAN_TXQ_THD_HYST_Q7_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTHQ7_PAGE_0B_FC_LAN_TXQ_THD_HYST_Q7_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTHQ7_P0FLTTHQ7THT_MASK (0xfffU)
#define SWITCH_P0FLTTHQ7_P0FLTTHQ7THT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTPQ0_TYPE;
#define SWITCH_P0FLTTPQ0_PAGE_0B_FC_LAN_TXQ_THD_PAUSE_Q0_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTPQ0_PAGE_0B_FC_LAN_TXQ_THD_PAUSE_Q0_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTPQ0_P0FLTTPQ0TPT_MASK (0xfffU)
#define SWITCH_P0FLTTPQ0_P0FLTTPQ0TPT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTPQ1_TYPE;
#define SWITCH_P0FLTTPQ1_PAGE_0B_FC_LAN_TXQ_THD_PAUSE_Q1_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTPQ1_PAGE_0B_FC_LAN_TXQ_THD_PAUSE_Q1_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTPQ1_P0FLTTPQ1TPT_MASK (0xfffU)
#define SWITCH_P0FLTTPQ1_P0FLTTPQ1TPT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTPQ2_TYPE;
#define SWITCH_P0FLTTPQ2_PAGE_0B_FC_LAN_TXQ_THD_PAUSE_Q2_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTPQ2_PAGE_0B_FC_LAN_TXQ_THD_PAUSE_Q2_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTPQ2_P0FLTTPQ2TPT_MASK (0xfffU)
#define SWITCH_P0FLTTPQ2_P0FLTTPQ2TPT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTPQ3_TYPE;
#define SWITCH_P0FLTTPQ3_PAGE_0B_FC_LAN_TXQ_THD_PAUSE_Q3_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTPQ3_PAGE_0B_FC_LAN_TXQ_THD_PAUSE_Q3_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTPQ3_P0FLTTPQ3TPT_MASK (0xfffU)
#define SWITCH_P0FLTTPQ3_P0FLTTPQ3TPT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTPQ4_TYPE;
#define SWITCH_P0FLTTPQ4_PAGE_0B_FC_LAN_TXQ_THD_PAUSE_Q4_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTPQ4_PAGE_0B_FC_LAN_TXQ_THD_PAUSE_Q4_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTPQ4_P0FLTTPQ4TPT_MASK (0xfffU)
#define SWITCH_P0FLTTPQ4_P0FLTTPQ4TPT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTPQ5_TYPE;
#define SWITCH_P0FLTTPQ5_PAGE_0B_FC_LAN_TXQ_THD_PAUSE_Q5_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTPQ5_PAGE_0B_FC_LAN_TXQ_THD_PAUSE_Q5_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTPQ5_P0FLTTPQ5TPT_MASK (0xfffU)
#define SWITCH_P0FLTTPQ5_P0FLTTPQ5TPT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTPQ6_TYPE;
#define SWITCH_P0FLTTPQ6_PAGE_0B_FC_LAN_TXQ_THD_PAUSE_Q6_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTPQ6_PAGE_0B_FC_LAN_TXQ_THD_PAUSE_Q6_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTPQ6_P0FLTTPQ6TPT_MASK (0xfffU)
#define SWITCH_P0FLTTPQ6_P0FLTTPQ6TPT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTPQ7_TYPE;
#define SWITCH_P0FLTTPQ7_PAGE_0B_FC_LAN_TXQ_THD_PAUSE_Q7_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTPQ7_PAGE_0B_FC_LAN_TXQ_THD_PAUSE_Q7_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTPQ7_P0FLTTPQ7TPT_MASK (0xfffU)
#define SWITCH_P0FLTTPQ7_P0FLTTPQ7TPT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTDQ0_TYPE;
#define SWITCH_P0FLTTDQ0_PAGE_0B_FC_LAN_TXQ_THD_DROP_Q0_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTDQ0_PAGE_0B_FC_LAN_TXQ_THD_DROP_Q0_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTDQ0_P0FLTTDQ0TDT_MASK (0xfffU)
#define SWITCH_P0FLTTDQ0_P0FLTTDQ0TDT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTDQ1_TYPE;
#define SWITCH_P0FLTTDQ1_PAGE_0B_FC_LAN_TXQ_THD_DROP_Q1_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTDQ1_PAGE_0B_FC_LAN_TXQ_THD_DROP_Q1_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTDQ1_P0FLTTDQ1TDT_MASK (0xfffU)
#define SWITCH_P0FLTTDQ1_P0FLTTDQ1TDT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTDQ2_TYPE;
#define SWITCH_P0FLTTDQ2_PAGE_0B_FC_LAN_TXQ_THD_DROP_Q2_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTDQ2_PAGE_0B_FC_LAN_TXQ_THD_DROP_Q2_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTDQ2_P0FLTTDQ2TDT_MASK (0xfffU)
#define SWITCH_P0FLTTDQ2_P0FLTTDQ2TDT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTDQ3_TYPE;
#define SWITCH_P0FLTTDQ3_PAGE_0B_FC_LAN_TXQ_THD_DROP_Q3_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTDQ3_PAGE_0B_FC_LAN_TXQ_THD_DROP_Q3_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTDQ3_P0FLTTDQ3TDT_MASK (0xfffU)
#define SWITCH_P0FLTTDQ3_P0FLTTDQ3TDT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTDQ4_TYPE;
#define SWITCH_P0FLTTDQ4_PAGE_0B_FC_LAN_TXQ_THD_DROP_Q4_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTDQ4_PAGE_0B_FC_LAN_TXQ_THD_DROP_Q4_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTDQ4_P0FLTTDQ4TDT_MASK (0xfffU)
#define SWITCH_P0FLTTDQ4_P0FLTTDQ4TDT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTDQ5_TYPE;
#define SWITCH_P0FLTTDQ5_PAGE_0B_FC_LAN_TXQ_THD_DROP_Q5_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTDQ5_PAGE_0B_FC_LAN_TXQ_THD_DROP_Q5_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTDQ5_P0FLTTDQ5TDT_MASK (0xfffU)
#define SWITCH_P0FLTTDQ5_P0FLTTDQ5TDT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTDQ6_TYPE;
#define SWITCH_P0FLTTDQ6_PAGE_0B_FC_LAN_TXQ_THD_DROP_Q6_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTDQ6_PAGE_0B_FC_LAN_TXQ_THD_DROP_Q6_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTDQ6_P0FLTTDQ6TDT_MASK (0xfffU)
#define SWITCH_P0FLTTDQ6_P0FLTTDQ6TDT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTDQ7_TYPE;
#define SWITCH_P0FLTTDQ7_PAGE_0B_FC_LAN_TXQ_THD_DROP_Q7_RESERVED_MASK (0xf000U)
#define SWITCH_P0FLTTDQ7_PAGE_0B_FC_LAN_TXQ_THD_DROP_Q7_RESERVED_SHIFT (12U)
#define SWITCH_P0FLTTDQ7_P0FLTTDQ7TDT_MASK (0xfffU)
#define SWITCH_P0FLTTDQ7_P0FLTTDQ7TDT_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTHQ01_TYPE;
#define SWITCH_P0FLTTHQ01_P0FLTTHQ0R_MASK (0xf000U)
#define SWITCH_P0FLTTHQ01_P0FLTTHQ0R_SHIFT (12U)
#define SWITCH_P0FLTTHQ01_P0FLTTHQ0THT1_MASK (0xfffU)
#define SWITCH_P0FLTTHQ01_P0FLTTHQ0THT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTHQ11_TYPE;
#define SWITCH_P0FLTTHQ11_P0FLTTHQ1R_MASK (0xf000U)
#define SWITCH_P0FLTTHQ11_P0FLTTHQ1R_SHIFT (12U)
#define SWITCH_P0FLTTHQ11_P0FLTTHQ1THT1_MASK (0xfffU)
#define SWITCH_P0FLTTHQ11_P0FLTTHQ1THT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTHQ21_TYPE;
#define SWITCH_P0FLTTHQ21_P0FLTTHQ2R_MASK (0xf000U)
#define SWITCH_P0FLTTHQ21_P0FLTTHQ2R_SHIFT (12U)
#define SWITCH_P0FLTTHQ21_P0FLTTHQ2THT1_MASK (0xfffU)
#define SWITCH_P0FLTTHQ21_P0FLTTHQ2THT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTHQ31_TYPE;
#define SWITCH_P0FLTTHQ31_P0FLTTHQ3R_MASK (0xf000U)
#define SWITCH_P0FLTTHQ31_P0FLTTHQ3R_SHIFT (12U)
#define SWITCH_P0FLTTHQ31_P0FLTTHQ3THT1_MASK (0xfffU)
#define SWITCH_P0FLTTHQ31_P0FLTTHQ3THT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTHQ41_TYPE;
#define SWITCH_P0FLTTHQ41_P0FLTTHQ4R_MASK (0xf000U)
#define SWITCH_P0FLTTHQ41_P0FLTTHQ4R_SHIFT (12U)
#define SWITCH_P0FLTTHQ41_P0FLTTHQ4THT1_MASK (0xfffU)
#define SWITCH_P0FLTTHQ41_P0FLTTHQ4THT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTHQ51_TYPE;
#define SWITCH_P0FLTTHQ51_P0FLTTHQ5R_MASK (0xf000U)
#define SWITCH_P0FLTTHQ51_P0FLTTHQ5R_SHIFT (12U)
#define SWITCH_P0FLTTHQ51_P0FLTTHQ5THT1_MASK (0xfffU)
#define SWITCH_P0FLTTHQ51_P0FLTTHQ5THT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTHQ61_TYPE;
#define SWITCH_P0FLTTHQ61_P0FLTTHQ6R_MASK (0xf000U)
#define SWITCH_P0FLTTHQ61_P0FLTTHQ6R_SHIFT (12U)
#define SWITCH_P0FLTTHQ61_P0FLTTHQ6THT1_MASK (0xfffU)
#define SWITCH_P0FLTTHQ61_P0FLTTHQ6THT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTHQ71_TYPE;
#define SWITCH_P0FLTTHQ71_P0FLTTHQ7R_MASK (0xf000U)
#define SWITCH_P0FLTTHQ71_P0FLTTHQ7R_SHIFT (12U)
#define SWITCH_P0FLTTHQ71_P0FLTTHQ7THT1_MASK (0xfffU)
#define SWITCH_P0FLTTHQ71_P0FLTTHQ7THT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTPQ01_TYPE;
#define SWITCH_P0FLTTPQ01_P0FLTTPQ0R_MASK (0xf000U)
#define SWITCH_P0FLTTPQ01_P0FLTTPQ0R_SHIFT (12U)
#define SWITCH_P0FLTTPQ01_P0FLTTPQ0TPT1_MASK (0xfffU)
#define SWITCH_P0FLTTPQ01_P0FLTTPQ0TPT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTPQ11_TYPE;
#define SWITCH_P0FLTTPQ11_P0FLTTPQ1R_MASK (0xf000U)
#define SWITCH_P0FLTTPQ11_P0FLTTPQ1R_SHIFT (12U)
#define SWITCH_P0FLTTPQ11_P0FLTTPQ1TPT1_MASK (0xfffU)
#define SWITCH_P0FLTTPQ11_P0FLTTPQ1TPT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTPQ21_TYPE;
#define SWITCH_P0FLTTPQ21_P0FLTTPQ2R_MASK (0xf000U)
#define SWITCH_P0FLTTPQ21_P0FLTTPQ2R_SHIFT (12U)
#define SWITCH_P0FLTTPQ21_P0FLTTPQ2TPT1_MASK (0xfffU)
#define SWITCH_P0FLTTPQ21_P0FLTTPQ2TPT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTPQ31_TYPE;
#define SWITCH_P0FLTTPQ31_P0FLTTPQ3R_MASK (0xf000U)
#define SWITCH_P0FLTTPQ31_P0FLTTPQ3R_SHIFT (12U)
#define SWITCH_P0FLTTPQ31_P0FLTTPQ3TPT1_MASK (0xfffU)
#define SWITCH_P0FLTTPQ31_P0FLTTPQ3TPT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTPQ41_TYPE;
#define SWITCH_P0FLTTPQ41_P0FLTTPQ4R_MASK (0xf000U)
#define SWITCH_P0FLTTPQ41_P0FLTTPQ4R_SHIFT (12U)
#define SWITCH_P0FLTTPQ41_P0FLTTPQ4TPT1_MASK (0xfffU)
#define SWITCH_P0FLTTPQ41_P0FLTTPQ4TPT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTPQ51_TYPE;
#define SWITCH_P0FLTTPQ51_P0FLTTPQ5R_MASK (0xf000U)
#define SWITCH_P0FLTTPQ51_P0FLTTPQ5R_SHIFT (12U)
#define SWITCH_P0FLTTPQ51_P0FLTTPQ5TPT1_MASK (0xfffU)
#define SWITCH_P0FLTTPQ51_P0FLTTPQ5TPT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTPQ61_TYPE;
#define SWITCH_P0FLTTPQ61_P0FLTTPQ6R_MASK (0xf000U)
#define SWITCH_P0FLTTPQ61_P0FLTTPQ6R_SHIFT (12U)
#define SWITCH_P0FLTTPQ61_P0FLTTPQ6TPT1_MASK (0xfffU)
#define SWITCH_P0FLTTPQ61_P0FLTTPQ6TPT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTPQ71_TYPE;
#define SWITCH_P0FLTTPQ71_P0FLTTPQ7R_MASK (0xf000U)
#define SWITCH_P0FLTTPQ71_P0FLTTPQ7R_SHIFT (12U)
#define SWITCH_P0FLTTPQ71_P0FLTTPQ7TPT1_MASK (0xfffU)
#define SWITCH_P0FLTTPQ71_P0FLTTPQ7TPT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTDQ01_TYPE;
#define SWITCH_P0FLTTDQ01_P0FLTTDQ0R_MASK (0xf000U)
#define SWITCH_P0FLTTDQ01_P0FLTTDQ0R_SHIFT (12U)
#define SWITCH_P0FLTTDQ01_P0FLTTDQ0TDT1_MASK (0xfffU)
#define SWITCH_P0FLTTDQ01_P0FLTTDQ0TDT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTDQ11_TYPE;
#define SWITCH_P0FLTTDQ11_P0FLTTDQ1R_MASK (0xf000U)
#define SWITCH_P0FLTTDQ11_P0FLTTDQ1R_SHIFT (12U)
#define SWITCH_P0FLTTDQ11_P0FLTTDQ1TDT1_MASK (0xfffU)
#define SWITCH_P0FLTTDQ11_P0FLTTDQ1TDT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTDQ21_TYPE;
#define SWITCH_P0FLTTDQ21_P0FLTTDQ2R_MASK (0xf000U)
#define SWITCH_P0FLTTDQ21_P0FLTTDQ2R_SHIFT (12U)
#define SWITCH_P0FLTTDQ21_P0FLTTDQ2TDT1_MASK (0xfffU)
#define SWITCH_P0FLTTDQ21_P0FLTTDQ2TDT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTDQ31_TYPE;
#define SWITCH_P0FLTTDQ31_P0FLTTDQ3R_MASK (0xf000U)
#define SWITCH_P0FLTTDQ31_P0FLTTDQ3R_SHIFT (12U)
#define SWITCH_P0FLTTDQ31_P0FLTTDQ3TDT1_MASK (0xfffU)
#define SWITCH_P0FLTTDQ31_P0FLTTDQ3TDT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTDQ41_TYPE;
#define SWITCH_P0FLTTDQ41_P0FLTTDQ4R_MASK (0xf000U)
#define SWITCH_P0FLTTDQ41_P0FLTTDQ4R_SHIFT (12U)
#define SWITCH_P0FLTTDQ41_P0FLTTDQ4TDT1_MASK (0xfffU)
#define SWITCH_P0FLTTDQ41_P0FLTTDQ4TDT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTDQ51_TYPE;
#define SWITCH_P0FLTTDQ51_P0FLTTDQ5R_MASK (0xf000U)
#define SWITCH_P0FLTTDQ51_P0FLTTDQ5R_SHIFT (12U)
#define SWITCH_P0FLTTDQ51_P0FLTTDQ5TDT1_MASK (0xfffU)
#define SWITCH_P0FLTTDQ51_P0FLTTDQ5TDT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTDQ61_TYPE;
#define SWITCH_P0FLTTDQ61_P0FLTTDQ6R_MASK (0xf000U)
#define SWITCH_P0FLTTDQ61_P0FLTTDQ6R_SHIFT (12U)
#define SWITCH_P0FLTTDQ61_P0FLTTDQ6TDT1_MASK (0xfffU)
#define SWITCH_P0FLTTDQ61_P0FLTTDQ6TDT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FLTTDQ71_TYPE;
#define SWITCH_P0FLTTDQ71_P0FLTTDQ7R_MASK (0xf000U)
#define SWITCH_P0FLTTDQ71_P0FLTTDQ7R_SHIFT (12U)
#define SWITCH_P0FLTTDQ71_P0FLTTDQ7TDT1_MASK (0xfffU)
#define SWITCH_P0FLTTDQ71_P0FLTTDQ7TDT1_SHIFT (0U)




typedef uint32_t SWITCH_PAGE_0C_P0_DEBUG_MUX_TYPE;
#define SWITCH_PAGE_0C_P0_DEBUG_MUX_RESERVED_MASK (0xffffffffUL)
#define SWITCH_PAGE_0C_P0_DEBUG_MUX_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_0C_P1_DEBUG_MUX_TYPE;
#define SWITCH_PAGE_0C_P1_DEBUG_MUX_RESERVED_MASK (0xffffffffUL)
#define SWITCH_PAGE_0C_P1_DEBUG_MUX_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_0C_P2_DEBUG_MUX_TYPE;
#define SWITCH_PAGE_0C_P2_DEBUG_MUX_RESERVED_MASK (0xffffffffUL)
#define SWITCH_PAGE_0C_P2_DEBUG_MUX_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_0C_P3_DEBUG_MUX_TYPE;
#define SWITCH_PAGE_0C_P3_DEBUG_MUX_RESERVED_MASK (0xffffffffUL)
#define SWITCH_PAGE_0C_P3_DEBUG_MUX_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_0C_P4_DEBUG_MUX_TYPE;
#define SWITCH_PAGE_0C_P4_DEBUG_MUX_RESERVED_MASK (0xffffffffUL)
#define SWITCH_PAGE_0C_P4_DEBUG_MUX_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_0C_P5_DEBUG_MUX_TYPE;
#define SWITCH_PAGE_0C_P5_DEBUG_MUX_RESERVED_MASK (0xffffffffUL)
#define SWITCH_PAGE_0C_P5_DEBUG_MUX_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_0C_P6_DEBUG_MUX_TYPE;
#define SWITCH_PAGE_0C_P6_DEBUG_MUX_RESERVED_MASK (0xffffffffUL)
#define SWITCH_PAGE_0C_P6_DEBUG_MUX_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_0C_P7_DEBUG_MUX_TYPE;
#define SWITCH_PAGE_0C_P7_DEBUG_MUX_RESERVED_MASK (0xffffffffUL)
#define SWITCH_PAGE_0C_P7_DEBUG_MUX_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_P0IDM_TYPE;
#define SWITCH_P0IDM_PAGE_0C_IMP_DEBUG_MUX_RESERVED_MASK (0xffffffffUL)
#define SWITCH_P0IDM_PAGE_0C_IMP_DEBUG_MUX_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_P0CDB0_TYPE;
#define SWITCH_P0CDB0_PAGE_0C_CFP_DEBUG_BUS_0_RESERVED_MASK (0xffffffffUL)
#define SWITCH_P0CDB0_PAGE_0C_CFP_DEBUG_BUS_0_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_P0CDB1_TYPE;
#define SWITCH_P0CDB1_PAGE_0C_CFP_DEBUG_BUS_1_RESERVED_MASK (0xffffffffUL)
#define SWITCH_P0CDB1_PAGE_0C_CFP_DEBUG_BUS_1_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_0C_WRED_DEBUG_0_TYPE;
#define SWITCH_PAGE_0C_WRED_DEBUG_0_RESERVED_MASK (0xffffffffUL)
#define SWITCH_PAGE_0C_WRED_DEBUG_0_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_0C_WRED_DEBUG_1_TYPE;
#define SWITCH_PAGE_0C_WRED_DEBUG_1_RESERVED_MASK (0xffffffffUL)
#define SWITCH_PAGE_0C_WRED_DEBUG_1_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_P0TMD0_TYPE;
#define SWITCH_P0TMD0_PAGE_0C_TOP_MISC_DEBUG_0_RESERVED_MASK (0xffffffffUL)
#define SWITCH_P0TMD0_PAGE_0C_TOP_MISC_DEBUG_0_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_P0TMD1_TYPE;
#define SWITCH_P0TMD1_PAGE_0C_TOP_MISC_DEBUG_1_RESERVED_MASK (0xffffffffUL)
#define SWITCH_P0TMD1_PAGE_0C_TOP_MISC_DEBUG_1_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_P0DB_TYPE;
#define SWITCH_P0DB_PAGE_0C_DIAGREG_BUFCON_RESERVED_MASK (0xffffffffUL)
#define SWITCH_P0DB_PAGE_0C_DIAGREG_BUFCON_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_P0TP1588_TYPE;
#define SWITCH_P0TP1588_PAGE_0C_TESTBUS_P1588_RESERVED_MASK (0xffffffffUL)
#define SWITCH_P0TP1588_PAGE_0C_TESTBUS_P1588_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_P0FDB_TYPE;
#define SWITCH_P0FDB_PAGE_0C_FLOWCON_DEBUG_BUS_RESERVED_MASK (0xffffffffUL)
#define SWITCH_P0FDB_PAGE_0C_FLOWCON_DEBUG_BUS_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_P0PDB0_TYPE;
#define SWITCH_P0PDB0_PAGE_0C_PSFP_DEBUG_BUS0_RESERVED_MASK (0xffffffffUL)
#define SWITCH_P0PDB0_PAGE_0C_PSFP_DEBUG_BUS0_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_P0PDB1_TYPE;
#define SWITCH_P0PDB1_PAGE_0C_PSFP_DEBUG_BUS1_RESERVED_MASK (0xffffffffUL)
#define SWITCH_P0PDB1_PAGE_0C_PSFP_DEBUG_BUS1_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_P0PDB2_TYPE;
#define SWITCH_P0PDB2_PAGE_0C_PSFP_DEBUG_BUS2_RESERVED_MASK (0xffffffffUL)
#define SWITCH_P0PDB2_PAGE_0C_PSFP_DEBUG_BUS2_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_P0PDB3_TYPE;
#define SWITCH_P0PDB3_PAGE_0C_PSFP_DEBUG_BUS3_RESERVED_MASK (0xffffffffUL)
#define SWITCH_P0PDB3_PAGE_0C_PSFP_DEBUG_BUS3_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_P0PDB4_TYPE;
#define SWITCH_P0PDB4_PAGE_0C_PSFP_DEBUG_BUS4_RESERVED_MASK (0xffffffffUL)
#define SWITCH_P0PDB4_PAGE_0C_PSFP_DEBUG_BUS4_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_P0PDB5_TYPE;
#define SWITCH_P0PDB5_PAGE_0C_PSFP_DEBUG_BUS5_RESERVED_MASK (0xffffffffUL)
#define SWITCH_P0PDB5_PAGE_0C_PSFP_DEBUG_BUS5_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_P0PDB6_TYPE;
#define SWITCH_P0PDB6_PAGE_0C_PSFP_DEBUG_BUS6_RESERVED_MASK (0xffffffffUL)
#define SWITCH_P0PDB6_PAGE_0C_PSFP_DEBUG_BUS6_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_P0PDB7_TYPE;
#define SWITCH_P0PDB7_PAGE_0C_PSFP_DEBUG_BUS7_RESERVED_MASK (0xffffffffUL)
#define SWITCH_P0PDB7_PAGE_0C_PSFP_DEBUG_BUS7_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_P0PDB8_TYPE;
#define SWITCH_P0PDB8_PAGE_0C_PSFP_DEBUG_BUS8_RESERVED_MASK (0xffffffffUL)
#define SWITCH_P0PDB8_PAGE_0C_PSFP_DEBUG_BUS8_RESERVED_SHIFT (0UL)




typedef uint32_t SWITCH_P0PDB9_TYPE;
#define SWITCH_P0PDB9_PAGE_0C_PSFP_DEBUG_BUS9_RESERVED_MASK (0xffffffffUL)
#define SWITCH_P0PDB9_PAGE_0C_PSFP_DEBUG_BUS9_RESERVED_SHIFT (0UL)




typedef uint16_t SWITCH_P0FI0TTRQ0_TYPE;
#define SWITCH_P0FI0TTRQ0_PAGE_0D_FC_IMP0_TXQ_THD_RSV_Q0_RESERVED_MASK (0xf000U)
#define SWITCH_P0FI0TTRQ0_PAGE_0D_FC_IMP0_TXQ_THD_RSV_Q0_RESERVED_SHIFT (12U)
#define SWITCH_P0FI0TTRQ0_P0FI0TTRQ0TRT_MASK (0xfffU)
#define SWITCH_P0FI0TTRQ0_P0FI0TTRQ0TRT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTRQ1_TYPE;
#define SWITCH_P0FI0TTRQ1_PAGE_0D_FC_IMP0_TXQ_THD_RSV_Q1_RESERVED_MASK (0xf000U)
#define SWITCH_P0FI0TTRQ1_PAGE_0D_FC_IMP0_TXQ_THD_RSV_Q1_RESERVED_SHIFT (12U)
#define SWITCH_P0FI0TTRQ1_P0FI0TTRQ1TRT_MASK (0xfffU)
#define SWITCH_P0FI0TTRQ1_P0FI0TTRQ1TRT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTRQ2_TYPE;
#define SWITCH_P0FI0TTRQ2_PAGE_0D_FC_IMP0_TXQ_THD_RSV_Q2_RESERVED_MASK (0xf000U)
#define SWITCH_P0FI0TTRQ2_PAGE_0D_FC_IMP0_TXQ_THD_RSV_Q2_RESERVED_SHIFT (12U)
#define SWITCH_P0FI0TTRQ2_P0FI0TTRQ2TRT_MASK (0xfffU)
#define SWITCH_P0FI0TTRQ2_P0FI0TTRQ2TRT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTRQ3_TYPE;
#define SWITCH_P0FI0TTRQ3_PAGE_0D_FC_IMP0_TXQ_THD_RSV_Q3_RESERVED_MASK (0xf000U)
#define SWITCH_P0FI0TTRQ3_PAGE_0D_FC_IMP0_TXQ_THD_RSV_Q3_RESERVED_SHIFT (12U)
#define SWITCH_P0FI0TTRQ3_P0FI0TTRQ3TRT_MASK (0xfffU)
#define SWITCH_P0FI0TTRQ3_P0FI0TTRQ3TRT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTRQ4_TYPE;
#define SWITCH_P0FI0TTRQ4_PAGE_0D_FC_IMP0_TXQ_THD_RSV_Q4_RESERVED_MASK (0xf000U)
#define SWITCH_P0FI0TTRQ4_PAGE_0D_FC_IMP0_TXQ_THD_RSV_Q4_RESERVED_SHIFT (12U)
#define SWITCH_P0FI0TTRQ4_P0FI0TTRQ4TRT_MASK (0xfffU)
#define SWITCH_P0FI0TTRQ4_P0FI0TTRQ4TRT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTRQ5_TYPE;
#define SWITCH_P0FI0TTRQ5_PAGE_0D_FC_IMP0_TXQ_THD_RSV_Q5_RESERVED_MASK (0xf000U)
#define SWITCH_P0FI0TTRQ5_PAGE_0D_FC_IMP0_TXQ_THD_RSV_Q5_RESERVED_SHIFT (12U)
#define SWITCH_P0FI0TTRQ5_P0FI0TTRQ5TRT_MASK (0xfffU)
#define SWITCH_P0FI0TTRQ5_P0FI0TTRQ5TRT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTRQ6_TYPE;
#define SWITCH_P0FI0TTRQ6_PAGE_0D_FC_IMP0_TXQ_THD_RSV_Q6_RESERVED_MASK (0xf000U)
#define SWITCH_P0FI0TTRQ6_PAGE_0D_FC_IMP0_TXQ_THD_RSV_Q6_RESERVED_SHIFT (12U)
#define SWITCH_P0FI0TTRQ6_P0FI0TTRQ6TRT_MASK (0xfffU)
#define SWITCH_P0FI0TTRQ6_P0FI0TTRQ6TRT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTRQ7_TYPE;
#define SWITCH_P0FI0TTRQ7_PAGE_0D_FC_IMP0_TXQ_THD_RSV_Q7_RESERVED_MASK (0xf000U)
#define SWITCH_P0FI0TTRQ7_PAGE_0D_FC_IMP0_TXQ_THD_RSV_Q7_RESERVED_SHIFT (12U)
#define SWITCH_P0FI0TTRQ7_P0FI0TTRQ7TRT_MASK (0xfffU)
#define SWITCH_P0FI0TTRQ7_P0FI0TTRQ7TRT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTHQ0_TYPE;
#define SWITCH_P0FI0TTHQ0_P0FI0TTHQ0R_MASK (0xf000U)
#define SWITCH_P0FI0TTHQ0_P0FI0TTHQ0R_SHIFT (12U)
#define SWITCH_P0FI0TTHQ0_P0FI0TTHQ0THT_MASK (0xfffU)
#define SWITCH_P0FI0TTHQ0_P0FI0TTHQ0THT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTHQ1_TYPE;
#define SWITCH_P0FI0TTHQ1_P0FI0TTHQ1R_MASK (0xf000U)
#define SWITCH_P0FI0TTHQ1_P0FI0TTHQ1R_SHIFT (12U)
#define SWITCH_P0FI0TTHQ1_P0FI0TTHQ1THT_MASK (0xfffU)
#define SWITCH_P0FI0TTHQ1_P0FI0TTHQ1THT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTHQ2_TYPE;
#define SWITCH_P0FI0TTHQ2_P0FI0TTHQ2R_MASK (0xf000U)
#define SWITCH_P0FI0TTHQ2_P0FI0TTHQ2R_SHIFT (12U)
#define SWITCH_P0FI0TTHQ2_P0FI0TTHQ2THT_MASK (0xfffU)
#define SWITCH_P0FI0TTHQ2_P0FI0TTHQ2THT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTHQ3_TYPE;
#define SWITCH_P0FI0TTHQ3_P0FI0TTHQ3R_MASK (0xf000U)
#define SWITCH_P0FI0TTHQ3_P0FI0TTHQ3R_SHIFT (12U)
#define SWITCH_P0FI0TTHQ3_P0FI0TTHQ3THT_MASK (0xfffU)
#define SWITCH_P0FI0TTHQ3_P0FI0TTHQ3THT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTHQ4_TYPE;
#define SWITCH_P0FI0TTHQ4_P0FI0TTHQ4R_MASK (0xf000U)
#define SWITCH_P0FI0TTHQ4_P0FI0TTHQ4R_SHIFT (12U)
#define SWITCH_P0FI0TTHQ4_P0FI0TTHQ4THT_MASK (0xfffU)
#define SWITCH_P0FI0TTHQ4_P0FI0TTHQ4THT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTHQ5_TYPE;
#define SWITCH_P0FI0TTHQ5_P0FI0TTHQ5R_MASK (0xf000U)
#define SWITCH_P0FI0TTHQ5_P0FI0TTHQ5R_SHIFT (12U)
#define SWITCH_P0FI0TTHQ5_P0FI0TTHQ5THT_MASK (0xfffU)
#define SWITCH_P0FI0TTHQ5_P0FI0TTHQ5THT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTHQ6_TYPE;
#define SWITCH_P0FI0TTHQ6_P0FI0TTHQ6R_MASK (0xf000U)
#define SWITCH_P0FI0TTHQ6_P0FI0TTHQ6R_SHIFT (12U)
#define SWITCH_P0FI0TTHQ6_P0FI0TTHQ6THT_MASK (0xfffU)
#define SWITCH_P0FI0TTHQ6_P0FI0TTHQ6THT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTHQ7_TYPE;
#define SWITCH_P0FI0TTHQ7_P0FI0TTHQ7R_MASK (0xf000U)
#define SWITCH_P0FI0TTHQ7_P0FI0TTHQ7R_SHIFT (12U)
#define SWITCH_P0FI0TTHQ7_P0FI0TTHQ7THT_MASK (0xfffU)
#define SWITCH_P0FI0TTHQ7_P0FI0TTHQ7THT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTPQ0_TYPE;
#define SWITCH_P0FI0TTPQ0_P0FI0TTPQ0R_MASK (0xf000U)
#define SWITCH_P0FI0TTPQ0_P0FI0TTPQ0R_SHIFT (12U)
#define SWITCH_P0FI0TTPQ0_P0FI0TTPQ0TPT_MASK (0xfffU)
#define SWITCH_P0FI0TTPQ0_P0FI0TTPQ0TPT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTPQ1_TYPE;
#define SWITCH_P0FI0TTPQ1_P0FI0TTPQ1R_MASK (0xf000U)
#define SWITCH_P0FI0TTPQ1_P0FI0TTPQ1R_SHIFT (12U)
#define SWITCH_P0FI0TTPQ1_P0FI0TTPQ1TPT_MASK (0xfffU)
#define SWITCH_P0FI0TTPQ1_P0FI0TTPQ1TPT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTPQ2_TYPE;
#define SWITCH_P0FI0TTPQ2_P0FI0TTPQ2R_MASK (0xf000U)
#define SWITCH_P0FI0TTPQ2_P0FI0TTPQ2R_SHIFT (12U)
#define SWITCH_P0FI0TTPQ2_P0FI0TTPQ2TPT_MASK (0xfffU)
#define SWITCH_P0FI0TTPQ2_P0FI0TTPQ2TPT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTPQ3_TYPE;
#define SWITCH_P0FI0TTPQ3_P0FI0TTPQ3R_MASK (0xf000U)
#define SWITCH_P0FI0TTPQ3_P0FI0TTPQ3R_SHIFT (12U)
#define SWITCH_P0FI0TTPQ3_P0FI0TTPQ3TPT_MASK (0xfffU)
#define SWITCH_P0FI0TTPQ3_P0FI0TTPQ3TPT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTPQ4_TYPE;
#define SWITCH_P0FI0TTPQ4_P0FI0TTPQ4R_MASK (0xf000U)
#define SWITCH_P0FI0TTPQ4_P0FI0TTPQ4R_SHIFT (12U)
#define SWITCH_P0FI0TTPQ4_P0FI0TTPQ4TPT_MASK (0xfffU)
#define SWITCH_P0FI0TTPQ4_P0FI0TTPQ4TPT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTPQ5_TYPE;
#define SWITCH_P0FI0TTPQ5_P0FI0TTPQ5R_MASK (0xf000U)
#define SWITCH_P0FI0TTPQ5_P0FI0TTPQ5R_SHIFT (12U)
#define SWITCH_P0FI0TTPQ5_P0FI0TTPQ5TPT_MASK (0xfffU)
#define SWITCH_P0FI0TTPQ5_P0FI0TTPQ5TPT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTPQ6_TYPE;
#define SWITCH_P0FI0TTPQ6_P0FI0TTPQ6R_MASK (0xf000U)
#define SWITCH_P0FI0TTPQ6_P0FI0TTPQ6R_SHIFT (12U)
#define SWITCH_P0FI0TTPQ6_P0FI0TTPQ6TPT_MASK (0xfffU)
#define SWITCH_P0FI0TTPQ6_P0FI0TTPQ6TPT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTPQ7_TYPE;
#define SWITCH_P0FI0TTPQ7_P0FI0TTPQ7R_MASK (0xf000U)
#define SWITCH_P0FI0TTPQ7_P0FI0TTPQ7R_SHIFT (12U)
#define SWITCH_P0FI0TTPQ7_P0FI0TTPQ7TPT_MASK (0xfffU)
#define SWITCH_P0FI0TTPQ7_P0FI0TTPQ7TPT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTDQ0_TYPE;
#define SWITCH_P0FI0TTDQ0_P0FI0TTDQ0R_MASK (0xf000U)
#define SWITCH_P0FI0TTDQ0_P0FI0TTDQ0R_SHIFT (12U)
#define SWITCH_P0FI0TTDQ0_P0FI0TTDQ0TDT_MASK (0xfffU)
#define SWITCH_P0FI0TTDQ0_P0FI0TTDQ0TDT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTDQ1_TYPE;
#define SWITCH_P0FI0TTDQ1_P0FI0TTDQ1R_MASK (0xf000U)
#define SWITCH_P0FI0TTDQ1_P0FI0TTDQ1R_SHIFT (12U)
#define SWITCH_P0FI0TTDQ1_P0FI0TTDQ1TDT_MASK (0xfffU)
#define SWITCH_P0FI0TTDQ1_P0FI0TTDQ1TDT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTDQ2_TYPE;
#define SWITCH_P0FI0TTDQ2_P0FI0TTDQ2R_MASK (0xf000U)
#define SWITCH_P0FI0TTDQ2_P0FI0TTDQ2R_SHIFT (12U)
#define SWITCH_P0FI0TTDQ2_P0FI0TTDQ2TDT_MASK (0xfffU)
#define SWITCH_P0FI0TTDQ2_P0FI0TTDQ2TDT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTDQ3_TYPE;
#define SWITCH_P0FI0TTDQ3_P0FI0TTDQ3R_MASK (0xf000U)
#define SWITCH_P0FI0TTDQ3_P0FI0TTDQ3R_SHIFT (12U)
#define SWITCH_P0FI0TTDQ3_P0FI0TTDQ3TDT_MASK (0xfffU)
#define SWITCH_P0FI0TTDQ3_P0FI0TTDQ3TDT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTDQ4_TYPE;
#define SWITCH_P0FI0TTDQ4_P0FI0TTDQ4R_MASK (0xf000U)
#define SWITCH_P0FI0TTDQ4_P0FI0TTDQ4R_SHIFT (12U)
#define SWITCH_P0FI0TTDQ4_P0FI0TTDQ4TDT_MASK (0xfffU)
#define SWITCH_P0FI0TTDQ4_P0FI0TTDQ4TDT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTDQ5_TYPE;
#define SWITCH_P0FI0TTDQ5_P0FI0TTDQ5R_MASK (0xf000U)
#define SWITCH_P0FI0TTDQ5_P0FI0TTDQ5R_SHIFT (12U)
#define SWITCH_P0FI0TTDQ5_P0FI0TTDQ5TDT_MASK (0xfffU)
#define SWITCH_P0FI0TTDQ5_P0FI0TTDQ5TDT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTDQ6_TYPE;
#define SWITCH_P0FI0TTDQ6_P0FI0TTDQ6R_MASK (0xf000U)
#define SWITCH_P0FI0TTDQ6_P0FI0TTDQ6R_SHIFT (12U)
#define SWITCH_P0FI0TTDQ6_P0FI0TTDQ6TDT_MASK (0xfffU)
#define SWITCH_P0FI0TTDQ6_P0FI0TTDQ6TDT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTDQ7_TYPE;
#define SWITCH_P0FI0TTDQ7_P0FI0TTDQ7R_MASK (0xf000U)
#define SWITCH_P0FI0TTDQ7_P0FI0TTDQ7R_SHIFT (12U)
#define SWITCH_P0FI0TTDQ7_P0FI0TTDQ7TDT_MASK (0xfffU)
#define SWITCH_P0FI0TTDQ7_P0FI0TTDQ7TDT_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTHQ01_TYPE;
#define SWITCH_P0FI0TTHQ01_P0FI0TTHQ0R_MASK (0xf000U)
#define SWITCH_P0FI0TTHQ01_P0FI0TTHQ0R_SHIFT (12U)
#define SWITCH_P0FI0TTHQ01_P0FI0TTHQ0THT1_MASK (0xfffU)
#define SWITCH_P0FI0TTHQ01_P0FI0TTHQ0THT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTHQ11_TYPE;
#define SWITCH_P0FI0TTHQ11_P0FI0TTHQ1R_MASK (0xf000U)
#define SWITCH_P0FI0TTHQ11_P0FI0TTHQ1R_SHIFT (12U)
#define SWITCH_P0FI0TTHQ11_P0FI0TTHQ1THT1_MASK (0xfffU)
#define SWITCH_P0FI0TTHQ11_P0FI0TTHQ1THT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTHQ21_TYPE;
#define SWITCH_P0FI0TTHQ21_P0FI0TTHQ2R_MASK (0xf000U)
#define SWITCH_P0FI0TTHQ21_P0FI0TTHQ2R_SHIFT (12U)
#define SWITCH_P0FI0TTHQ21_P0FI0TTHQ2THT1_MASK (0xfffU)
#define SWITCH_P0FI0TTHQ21_P0FI0TTHQ2THT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTHQ31_TYPE;
#define SWITCH_P0FI0TTHQ31_P0FI0TTHQ3R_MASK (0xf000U)
#define SWITCH_P0FI0TTHQ31_P0FI0TTHQ3R_SHIFT (12U)
#define SWITCH_P0FI0TTHQ31_P0FI0TTHQ3THT1_MASK (0xfffU)
#define SWITCH_P0FI0TTHQ31_P0FI0TTHQ3THT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTHQ41_TYPE;
#define SWITCH_P0FI0TTHQ41_P0FI0TTHQ4R_MASK (0xf000U)
#define SWITCH_P0FI0TTHQ41_P0FI0TTHQ4R_SHIFT (12U)
#define SWITCH_P0FI0TTHQ41_P0FI0TTHQ4THT1_MASK (0xfffU)
#define SWITCH_P0FI0TTHQ41_P0FI0TTHQ4THT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTHQ51_TYPE;
#define SWITCH_P0FI0TTHQ51_P0FI0TTHQ5R_MASK (0xf000U)
#define SWITCH_P0FI0TTHQ51_P0FI0TTHQ5R_SHIFT (12U)
#define SWITCH_P0FI0TTHQ51_P0FI0TTHQ5THT1_MASK (0xfffU)
#define SWITCH_P0FI0TTHQ51_P0FI0TTHQ5THT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTHQ61_TYPE;
#define SWITCH_P0FI0TTHQ61_P0FI0TTHQ6R_MASK (0xf000U)
#define SWITCH_P0FI0TTHQ61_P0FI0TTHQ6R_SHIFT (12U)
#define SWITCH_P0FI0TTHQ61_P0FI0TTHQ6THT1_MASK (0xfffU)
#define SWITCH_P0FI0TTHQ61_P0FI0TTHQ6THT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTHQ71_TYPE;
#define SWITCH_P0FI0TTHQ71_P0FI0TTHQ7R_MASK (0xf000U)
#define SWITCH_P0FI0TTHQ71_P0FI0TTHQ7R_SHIFT (12U)
#define SWITCH_P0FI0TTHQ71_P0FI0TTHQ7THT1_MASK (0xfffU)
#define SWITCH_P0FI0TTHQ71_P0FI0TTHQ7THT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTPQ01_TYPE;
#define SWITCH_P0FI0TTPQ01_P0FI0TTPQ0R_MASK (0xf000U)
#define SWITCH_P0FI0TTPQ01_P0FI0TTPQ0R_SHIFT (12U)
#define SWITCH_P0FI0TTPQ01_P0FI0TTPQ0TPT1_MASK (0xfffU)
#define SWITCH_P0FI0TTPQ01_P0FI0TTPQ0TPT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTPQ11_TYPE;
#define SWITCH_P0FI0TTPQ11_P0FI0TTPQ1R_MASK (0xf000U)
#define SWITCH_P0FI0TTPQ11_P0FI0TTPQ1R_SHIFT (12U)
#define SWITCH_P0FI0TTPQ11_P0FI0TTPQ1TPT1_MASK (0xfffU)
#define SWITCH_P0FI0TTPQ11_P0FI0TTPQ1TPT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTPQ21_TYPE;
#define SWITCH_P0FI0TTPQ21_P0FI0TTPQ2R_MASK (0xf000U)
#define SWITCH_P0FI0TTPQ21_P0FI0TTPQ2R_SHIFT (12U)
#define SWITCH_P0FI0TTPQ21_P0FI0TTPQ2TPT1_MASK (0xfffU)
#define SWITCH_P0FI0TTPQ21_P0FI0TTPQ2TPT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTPQ31_TYPE;
#define SWITCH_P0FI0TTPQ31_P0FI0TTPQ3R_MASK (0xf000U)
#define SWITCH_P0FI0TTPQ31_P0FI0TTPQ3R_SHIFT (12U)
#define SWITCH_P0FI0TTPQ31_P0FI0TTPQ3TPT1_MASK (0xfffU)
#define SWITCH_P0FI0TTPQ31_P0FI0TTPQ3TPT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTPQ41_TYPE;
#define SWITCH_P0FI0TTPQ41_P0FI0TTPQ4R_MASK (0xf000U)
#define SWITCH_P0FI0TTPQ41_P0FI0TTPQ4R_SHIFT (12U)
#define SWITCH_P0FI0TTPQ41_P0FI0TTPQ4TPT1_MASK (0xfffU)
#define SWITCH_P0FI0TTPQ41_P0FI0TTPQ4TPT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTPQ51_TYPE;
#define SWITCH_P0FI0TTPQ51_P0FI0TTPQ5R_MASK (0xf000U)
#define SWITCH_P0FI0TTPQ51_P0FI0TTPQ5R_SHIFT (12U)
#define SWITCH_P0FI0TTPQ51_P0FI0TTPQ5TPT1_MASK (0xfffU)
#define SWITCH_P0FI0TTPQ51_P0FI0TTPQ5TPT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTPQ61_TYPE;
#define SWITCH_P0FI0TTPQ61_P0FI0TTPQ6R_MASK (0xf000U)
#define SWITCH_P0FI0TTPQ61_P0FI0TTPQ6R_SHIFT (12U)
#define SWITCH_P0FI0TTPQ61_P0FI0TTPQ6TPT1_MASK (0xfffU)
#define SWITCH_P0FI0TTPQ61_P0FI0TTPQ6TPT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTPQ71_TYPE;
#define SWITCH_P0FI0TTPQ71_P0FI0TTPQ7R_MASK (0xf000U)
#define SWITCH_P0FI0TTPQ71_P0FI0TTPQ7R_SHIFT (12U)
#define SWITCH_P0FI0TTPQ71_P0FI0TTPQ7TPT1_MASK (0xfffU)
#define SWITCH_P0FI0TTPQ71_P0FI0TTPQ7TPT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTDQ01_TYPE;
#define SWITCH_P0FI0TTDQ01_P0FI0TTDQ0R_MASK (0xf000U)
#define SWITCH_P0FI0TTDQ01_P0FI0TTDQ0R_SHIFT (12U)
#define SWITCH_P0FI0TTDQ01_P0FI0TTDQ0TDT1_MASK (0xfffU)
#define SWITCH_P0FI0TTDQ01_P0FI0TTDQ0TDT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTDQ11_TYPE;
#define SWITCH_P0FI0TTDQ11_P0FI0TTDQ1R_MASK (0xf000U)
#define SWITCH_P0FI0TTDQ11_P0FI0TTDQ1R_SHIFT (12U)
#define SWITCH_P0FI0TTDQ11_P0FI0TTDQ1TDT1_MASK (0xfffU)
#define SWITCH_P0FI0TTDQ11_P0FI0TTDQ1TDT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTDQ21_TYPE;
#define SWITCH_P0FI0TTDQ21_P0FI0TTDQ2R_MASK (0xf000U)
#define SWITCH_P0FI0TTDQ21_P0FI0TTDQ2R_SHIFT (12U)
#define SWITCH_P0FI0TTDQ21_P0FI0TTDQ2TDT1_MASK (0xfffU)
#define SWITCH_P0FI0TTDQ21_P0FI0TTDQ2TDT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTDQ31_TYPE;
#define SWITCH_P0FI0TTDQ31_P0FI0TTDQ3R_MASK (0xf000U)
#define SWITCH_P0FI0TTDQ31_P0FI0TTDQ3R_SHIFT (12U)
#define SWITCH_P0FI0TTDQ31_P0FI0TTDQ3TDT1_MASK (0xfffU)
#define SWITCH_P0FI0TTDQ31_P0FI0TTDQ3TDT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTDQ41_TYPE;
#define SWITCH_P0FI0TTDQ41_P0FI0TTDQ4R_MASK (0xf000U)
#define SWITCH_P0FI0TTDQ41_P0FI0TTDQ4R_SHIFT (12U)
#define SWITCH_P0FI0TTDQ41_P0FI0TTDQ4TDT1_MASK (0xfffU)
#define SWITCH_P0FI0TTDQ41_P0FI0TTDQ4TDT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTDQ51_TYPE;
#define SWITCH_P0FI0TTDQ51_P0FI0TTDQ5R_MASK (0xf000U)
#define SWITCH_P0FI0TTDQ51_P0FI0TTDQ5R_SHIFT (12U)
#define SWITCH_P0FI0TTDQ51_P0FI0TTDQ5TDT1_MASK (0xfffU)
#define SWITCH_P0FI0TTDQ51_P0FI0TTDQ5TDT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTDQ61_TYPE;
#define SWITCH_P0FI0TTDQ61_P0FI0TTDQ6R_MASK (0xf000U)
#define SWITCH_P0FI0TTDQ61_P0FI0TTDQ6R_SHIFT (12U)
#define SWITCH_P0FI0TTDQ61_P0FI0TTDQ6TDT1_MASK (0xfffU)
#define SWITCH_P0FI0TTDQ61_P0FI0TTDQ6TDT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0TTDQ71_TYPE;
#define SWITCH_P0FI0TTDQ71_P0FI0TTDQ7R_MASK (0xf000U)
#define SWITCH_P0FI0TTDQ71_P0FI0TTDQ7R_SHIFT (12U)
#define SWITCH_P0FI0TTDQ71_P0FI0TTDQ7TDT1_MASK (0xfffU)
#define SWITCH_P0FI0TTDQ71_P0FI0TTDQ7TDT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0RS0_TYPE;
#define SWITCH_P0FI0RS0_P0FI0RS0FI0RS0_MASK (0xffffU)
#define SWITCH_P0FI0RS0_P0FI0RS0FI0RS0_SHIFT (0U)




typedef uint16_t SWITCH_P0FI0RS1_TYPE;
#define SWITCH_P0FI0RS1_P0FI0RS1FI0RS1_MASK (0xffffU)
#define SWITCH_P0FI0RS1_P0FI0RS1FI0RS1_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTRQ0_TYPE;
#define SWITCH_P0FWI1TTRQ0_P0FWI1TTRQ0R_MASK (0xf000U)
#define SWITCH_P0FWI1TTRQ0_P0FWI1TTRQ0R_SHIFT (12U)
#define SWITCH_P0FWI1TTRQ0_P0FWI1TTRQ0TRT_MASK (0xfffU)
#define SWITCH_P0FWI1TTRQ0_P0FWI1TTRQ0TRT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTRQ1_TYPE;
#define SWITCH_P0FWI1TTRQ1_P0FWI1TTRQ1R_MASK (0xf000U)
#define SWITCH_P0FWI1TTRQ1_P0FWI1TTRQ1R_SHIFT (12U)
#define SWITCH_P0FWI1TTRQ1_P0FWI1TTRQ1TRT_MASK (0xfffU)
#define SWITCH_P0FWI1TTRQ1_P0FWI1TTRQ1TRT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTRQ2_TYPE;
#define SWITCH_P0FWI1TTRQ2_P0FWI1TTRQ2R_MASK (0xf000U)
#define SWITCH_P0FWI1TTRQ2_P0FWI1TTRQ2R_SHIFT (12U)
#define SWITCH_P0FWI1TTRQ2_P0FWI1TTRQ2TRT_MASK (0xfffU)
#define SWITCH_P0FWI1TTRQ2_P0FWI1TTRQ2TRT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTRQ3_TYPE;
#define SWITCH_P0FWI1TTRQ3_P0FWI1TTRQ3R_MASK (0xf000U)
#define SWITCH_P0FWI1TTRQ3_P0FWI1TTRQ3R_SHIFT (12U)
#define SWITCH_P0FWI1TTRQ3_P0FWI1TTRQ3TRT_MASK (0xfffU)
#define SWITCH_P0FWI1TTRQ3_P0FWI1TTRQ3TRT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTRQ4_TYPE;
#define SWITCH_P0FWI1TTRQ4_P0FWI1TTRQ4R_MASK (0xf000U)
#define SWITCH_P0FWI1TTRQ4_P0FWI1TTRQ4R_SHIFT (12U)
#define SWITCH_P0FWI1TTRQ4_P0FWI1TTRQ4TRT_MASK (0xfffU)
#define SWITCH_P0FWI1TTRQ4_P0FWI1TTRQ4TRT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTRQ5_TYPE;
#define SWITCH_P0FWI1TTRQ5_P0FWI1TTRQ5R_MASK (0xf000U)
#define SWITCH_P0FWI1TTRQ5_P0FWI1TTRQ5R_SHIFT (12U)
#define SWITCH_P0FWI1TTRQ5_P0FWI1TTRQ5TRT_MASK (0xfffU)
#define SWITCH_P0FWI1TTRQ5_P0FWI1TTRQ5TRT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTRQ6_TYPE;
#define SWITCH_P0FWI1TTRQ6_P0FWI1TTRQ6R_MASK (0xf000U)
#define SWITCH_P0FWI1TTRQ6_P0FWI1TTRQ6R_SHIFT (12U)
#define SWITCH_P0FWI1TTRQ6_P0FWI1TTRQ6TRT_MASK (0xfffU)
#define SWITCH_P0FWI1TTRQ6_P0FWI1TTRQ6TRT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTRQ7_TYPE;
#define SWITCH_P0FWI1TTRQ7_P0FWI1TTRQ7R_MASK (0xf000U)
#define SWITCH_P0FWI1TTRQ7_P0FWI1TTRQ7R_SHIFT (12U)
#define SWITCH_P0FWI1TTRQ7_P0FWI1TTRQ7TRT_MASK (0xfffU)
#define SWITCH_P0FWI1TTRQ7_P0FWI1TTRQ7TRT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTHQ0_TYPE;
#define SWITCH_P0FWI1TTHQ0_P0FWI1TTHQ0R_MASK (0xf000U)
#define SWITCH_P0FWI1TTHQ0_P0FWI1TTHQ0R_SHIFT (12U)
#define SWITCH_P0FWI1TTHQ0_P0FWI1TTHQ0THT_MASK (0xfffU)
#define SWITCH_P0FWI1TTHQ0_P0FWI1TTHQ0THT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTHQ1_TYPE;
#define SWITCH_P0FWI1TTHQ1_P0FWI1TTHQ1R_MASK (0xf000U)
#define SWITCH_P0FWI1TTHQ1_P0FWI1TTHQ1R_SHIFT (12U)
#define SWITCH_P0FWI1TTHQ1_P0FWI1TTHQ1THT_MASK (0xfffU)
#define SWITCH_P0FWI1TTHQ1_P0FWI1TTHQ1THT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTHQ2_TYPE;
#define SWITCH_P0FWI1TTHQ2_P0FWI1TTHQ2R_MASK (0xf000U)
#define SWITCH_P0FWI1TTHQ2_P0FWI1TTHQ2R_SHIFT (12U)
#define SWITCH_P0FWI1TTHQ2_P0FWI1TTHQ2THT_MASK (0xfffU)
#define SWITCH_P0FWI1TTHQ2_P0FWI1TTHQ2THT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTHQ3_TYPE;
#define SWITCH_P0FWI1TTHQ3_P0FWI1TTHQ3R_MASK (0xf000U)
#define SWITCH_P0FWI1TTHQ3_P0FWI1TTHQ3R_SHIFT (12U)
#define SWITCH_P0FWI1TTHQ3_P0FWI1TTHQ3THT_MASK (0xfffU)
#define SWITCH_P0FWI1TTHQ3_P0FWI1TTHQ3THT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTHQ4_TYPE;
#define SWITCH_P0FWI1TTHQ4_P0FWI1TTHQ4R_MASK (0xf000U)
#define SWITCH_P0FWI1TTHQ4_P0FWI1TTHQ4R_SHIFT (12U)
#define SWITCH_P0FWI1TTHQ4_P0FWI1TTHQ4THT_MASK (0xfffU)
#define SWITCH_P0FWI1TTHQ4_P0FWI1TTHQ4THT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTHQ5_TYPE;
#define SWITCH_P0FWI1TTHQ5_P0FWI1TTHQ5R_MASK (0xf000U)
#define SWITCH_P0FWI1TTHQ5_P0FWI1TTHQ5R_SHIFT (12U)
#define SWITCH_P0FWI1TTHQ5_P0FWI1TTHQ5THT_MASK (0xfffU)
#define SWITCH_P0FWI1TTHQ5_P0FWI1TTHQ5THT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTHQ6_TYPE;
#define SWITCH_P0FWI1TTHQ6_P0FWI1TTHQ6R_MASK (0xf000U)
#define SWITCH_P0FWI1TTHQ6_P0FWI1TTHQ6R_SHIFT (12U)
#define SWITCH_P0FWI1TTHQ6_P0FWI1TTHQ6THT_MASK (0xfffU)
#define SWITCH_P0FWI1TTHQ6_P0FWI1TTHQ6THT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTHQ7_TYPE;
#define SWITCH_P0FWI1TTHQ7_P0FWI1TTHQ7R_MASK (0xf000U)
#define SWITCH_P0FWI1TTHQ7_P0FWI1TTHQ7R_SHIFT (12U)
#define SWITCH_P0FWI1TTHQ7_P0FWI1TTHQ7THT_MASK (0xfffU)
#define SWITCH_P0FWI1TTHQ7_P0FWI1TTHQ7THT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTPQ0_TYPE;
#define SWITCH_P0FWI1TTPQ0_P0FWI1TTPQ0R_MASK (0xf000U)
#define SWITCH_P0FWI1TTPQ0_P0FWI1TTPQ0R_SHIFT (12U)
#define SWITCH_P0FWI1TTPQ0_P0FWI1TTPQ0TPT_MASK (0xfffU)
#define SWITCH_P0FWI1TTPQ0_P0FWI1TTPQ0TPT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTPQ1_TYPE;
#define SWITCH_P0FWI1TTPQ1_P0FWI1TTPQ1R_MASK (0xf000U)
#define SWITCH_P0FWI1TTPQ1_P0FWI1TTPQ1R_SHIFT (12U)
#define SWITCH_P0FWI1TTPQ1_P0FWI1TTPQ1TPT_MASK (0xfffU)
#define SWITCH_P0FWI1TTPQ1_P0FWI1TTPQ1TPT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTPQ2_TYPE;
#define SWITCH_P0FWI1TTPQ2_P0FWI1TTPQ2R_MASK (0xf000U)
#define SWITCH_P0FWI1TTPQ2_P0FWI1TTPQ2R_SHIFT (12U)
#define SWITCH_P0FWI1TTPQ2_P0FWI1TTPQ2TPT_MASK (0xfffU)
#define SWITCH_P0FWI1TTPQ2_P0FWI1TTPQ2TPT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTPQ3_TYPE;
#define SWITCH_P0FWI1TTPQ3_P0FWI1TTPQ3R_MASK (0xf000U)
#define SWITCH_P0FWI1TTPQ3_P0FWI1TTPQ3R_SHIFT (12U)
#define SWITCH_P0FWI1TTPQ3_P0FWI1TTPQ3TPT_MASK (0xfffU)
#define SWITCH_P0FWI1TTPQ3_P0FWI1TTPQ3TPT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTPQ4_TYPE;
#define SWITCH_P0FWI1TTPQ4_P0FWI1TTPQ4R_MASK (0xf000U)
#define SWITCH_P0FWI1TTPQ4_P0FWI1TTPQ4R_SHIFT (12U)
#define SWITCH_P0FWI1TTPQ4_P0FWI1TTPQ4TPT_MASK (0xfffU)
#define SWITCH_P0FWI1TTPQ4_P0FWI1TTPQ4TPT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTPQ5_TYPE;
#define SWITCH_P0FWI1TTPQ5_P0FWI1TTPQ5R_MASK (0xf000U)
#define SWITCH_P0FWI1TTPQ5_P0FWI1TTPQ5R_SHIFT (12U)
#define SWITCH_P0FWI1TTPQ5_P0FWI1TTPQ5TPT_MASK (0xfffU)
#define SWITCH_P0FWI1TTPQ5_P0FWI1TTPQ5TPT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTPQ6_TYPE;
#define SWITCH_P0FWI1TTPQ6_P0FWI1TTPQ6R_MASK (0xf000U)
#define SWITCH_P0FWI1TTPQ6_P0FWI1TTPQ6R_SHIFT (12U)
#define SWITCH_P0FWI1TTPQ6_P0FWI1TTPQ6TPT_MASK (0xfffU)
#define SWITCH_P0FWI1TTPQ6_P0FWI1TTPQ6TPT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTPQ7_TYPE;
#define SWITCH_P0FWI1TTPQ7_P0FWI1TTPQ7R_MASK (0xf000U)
#define SWITCH_P0FWI1TTPQ7_P0FWI1TTPQ7R_SHIFT (12U)
#define SWITCH_P0FWI1TTPQ7_P0FWI1TTPQ7TPT_MASK (0xfffU)
#define SWITCH_P0FWI1TTPQ7_P0FWI1TTPQ7TPT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTDQ0_TYPE;
#define SWITCH_P0FWI1TTDQ0_P0FWI1TTDQ0R_MASK (0xf000U)
#define SWITCH_P0FWI1TTDQ0_P0FWI1TTDQ0R_SHIFT (12U)
#define SWITCH_P0FWI1TTDQ0_P0FWI1TTDQ0TDT_MASK (0xfffU)
#define SWITCH_P0FWI1TTDQ0_P0FWI1TTDQ0TDT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTDQ1_TYPE;
#define SWITCH_P0FWI1TTDQ1_P0FWI1TTDQ1R_MASK (0xf000U)
#define SWITCH_P0FWI1TTDQ1_P0FWI1TTDQ1R_SHIFT (12U)
#define SWITCH_P0FWI1TTDQ1_P0FWI1TTDQ1TDT_MASK (0xfffU)
#define SWITCH_P0FWI1TTDQ1_P0FWI1TTDQ1TDT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTDQ2_TYPE;
#define SWITCH_P0FWI1TTDQ2_P0FWI1TTDQ2R_MASK (0xf000U)
#define SWITCH_P0FWI1TTDQ2_P0FWI1TTDQ2R_SHIFT (12U)
#define SWITCH_P0FWI1TTDQ2_P0FWI1TTDQ2TDT_MASK (0xfffU)
#define SWITCH_P0FWI1TTDQ2_P0FWI1TTDQ2TDT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTDQ3_TYPE;
#define SWITCH_P0FWI1TTDQ3_P0FWI1TTDQ3R_MASK (0xf000U)
#define SWITCH_P0FWI1TTDQ3_P0FWI1TTDQ3R_SHIFT (12U)
#define SWITCH_P0FWI1TTDQ3_P0FWI1TTDQ3TDT_MASK (0xfffU)
#define SWITCH_P0FWI1TTDQ3_P0FWI1TTDQ3TDT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTDQ4_TYPE;
#define SWITCH_P0FWI1TTDQ4_P0FWI1TTDQ4R_MASK (0xf000U)
#define SWITCH_P0FWI1TTDQ4_P0FWI1TTDQ4R_SHIFT (12U)
#define SWITCH_P0FWI1TTDQ4_P0FWI1TTDQ4TDT_MASK (0xfffU)
#define SWITCH_P0FWI1TTDQ4_P0FWI1TTDQ4TDT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTDQ5_TYPE;
#define SWITCH_P0FWI1TTDQ5_P0FWI1TTDQ5R_MASK (0xf000U)
#define SWITCH_P0FWI1TTDQ5_P0FWI1TTDQ5R_SHIFT (12U)
#define SWITCH_P0FWI1TTDQ5_P0FWI1TTDQ5TDT_MASK (0xfffU)
#define SWITCH_P0FWI1TTDQ5_P0FWI1TTDQ5TDT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTDQ6_TYPE;
#define SWITCH_P0FWI1TTDQ6_P0FWI1TTDQ6R_MASK (0xf000U)
#define SWITCH_P0FWI1TTDQ6_P0FWI1TTDQ6R_SHIFT (12U)
#define SWITCH_P0FWI1TTDQ6_P0FWI1TTDQ6TDT_MASK (0xfffU)
#define SWITCH_P0FWI1TTDQ6_P0FWI1TTDQ6TDT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTDQ7_TYPE;
#define SWITCH_P0FWI1TTDQ7_P0FWI1TTDQ7R_MASK (0xf000U)
#define SWITCH_P0FWI1TTDQ7_P0FWI1TTDQ7R_SHIFT (12U)
#define SWITCH_P0FWI1TTDQ7_P0FWI1TTDQ7TDT_MASK (0xfffU)
#define SWITCH_P0FWI1TTDQ7_P0FWI1TTDQ7TDT_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTHQ01_TYPE;
#define SWITCH_P0FWI1TTHQ01_P0FWI1TTHQ0R_MASK (0xf000U)
#define SWITCH_P0FWI1TTHQ01_P0FWI1TTHQ0R_SHIFT (12U)
#define SWITCH_P0FWI1TTHQ01_P0FWI1TTHQ0THT1_MASK (0xfffU)
#define SWITCH_P0FWI1TTHQ01_P0FWI1TTHQ0THT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTHQ11_TYPE;
#define SWITCH_P0FWI1TTHQ11_P0FWI1TTHQ1R_MASK (0xf000U)
#define SWITCH_P0FWI1TTHQ11_P0FWI1TTHQ1R_SHIFT (12U)
#define SWITCH_P0FWI1TTHQ11_P0FWI1TTHQ1THT1_MASK (0xfffU)
#define SWITCH_P0FWI1TTHQ11_P0FWI1TTHQ1THT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTHQ21_TYPE;
#define SWITCH_P0FWI1TTHQ21_P0FWI1TTHQ2R_MASK (0xf000U)
#define SWITCH_P0FWI1TTHQ21_P0FWI1TTHQ2R_SHIFT (12U)
#define SWITCH_P0FWI1TTHQ21_P0FWI1TTHQ2THT1_MASK (0xfffU)
#define SWITCH_P0FWI1TTHQ21_P0FWI1TTHQ2THT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTHQ31_TYPE;
#define SWITCH_P0FWI1TTHQ31_P0FWI1TTHQ3R_MASK (0xf000U)
#define SWITCH_P0FWI1TTHQ31_P0FWI1TTHQ3R_SHIFT (12U)
#define SWITCH_P0FWI1TTHQ31_P0FWI1TTHQ3THT1_MASK (0xfffU)
#define SWITCH_P0FWI1TTHQ31_P0FWI1TTHQ3THT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTHQ41_TYPE;
#define SWITCH_P0FWI1TTHQ41_P0FWI1TTHQ4R_MASK (0xf000U)
#define SWITCH_P0FWI1TTHQ41_P0FWI1TTHQ4R_SHIFT (12U)
#define SWITCH_P0FWI1TTHQ41_P0FWI1TTHQ4THT1_MASK (0xfffU)
#define SWITCH_P0FWI1TTHQ41_P0FWI1TTHQ4THT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTHQ51_TYPE;
#define SWITCH_P0FWI1TTHQ51_P0FWI1TTHQ5R_MASK (0xf000U)
#define SWITCH_P0FWI1TTHQ51_P0FWI1TTHQ5R_SHIFT (12U)
#define SWITCH_P0FWI1TTHQ51_P0FWI1TTHQ5THT1_MASK (0xfffU)
#define SWITCH_P0FWI1TTHQ51_P0FWI1TTHQ5THT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTHQ61_TYPE;
#define SWITCH_P0FWI1TTHQ61_P0FWI1TTHQ6R_MASK (0xf000U)
#define SWITCH_P0FWI1TTHQ61_P0FWI1TTHQ6R_SHIFT (12U)
#define SWITCH_P0FWI1TTHQ61_P0FWI1TTHQ6THT1_MASK (0xfffU)
#define SWITCH_P0FWI1TTHQ61_P0FWI1TTHQ6THT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTHQ71_TYPE;
#define SWITCH_P0FWI1TTHQ71_P0FWI1TTHQ7R_MASK (0xf000U)
#define SWITCH_P0FWI1TTHQ71_P0FWI1TTHQ7R_SHIFT (12U)
#define SWITCH_P0FWI1TTHQ71_P0FWI1TTHQ7THT1_MASK (0xfffU)
#define SWITCH_P0FWI1TTHQ71_P0FWI1TTHQ7THT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTPQ01_TYPE;
#define SWITCH_P0FWI1TTPQ01_P0FWI1TTPQ0R_MASK (0xf000U)
#define SWITCH_P0FWI1TTPQ01_P0FWI1TTPQ0R_SHIFT (12U)
#define SWITCH_P0FWI1TTPQ01_P0FWI1TTPQ0TPT1_MASK (0xfffU)
#define SWITCH_P0FWI1TTPQ01_P0FWI1TTPQ0TPT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTPQ11_TYPE;
#define SWITCH_P0FWI1TTPQ11_P0FWI1TTPQ1R_MASK (0xf000U)
#define SWITCH_P0FWI1TTPQ11_P0FWI1TTPQ1R_SHIFT (12U)
#define SWITCH_P0FWI1TTPQ11_P0FWI1TTPQ1TPT1_MASK (0xfffU)
#define SWITCH_P0FWI1TTPQ11_P0FWI1TTPQ1TPT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTPQ21_TYPE;
#define SWITCH_P0FWI1TTPQ21_P0FWI1TTPQ2R_MASK (0xf000U)
#define SWITCH_P0FWI1TTPQ21_P0FWI1TTPQ2R_SHIFT (12U)
#define SWITCH_P0FWI1TTPQ21_P0FWI1TTPQ2TPT1_MASK (0xfffU)
#define SWITCH_P0FWI1TTPQ21_P0FWI1TTPQ2TPT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTPQ31_TYPE;
#define SWITCH_P0FWI1TTPQ31_P0FWI1TTPQ3R_MASK (0xf000U)
#define SWITCH_P0FWI1TTPQ31_P0FWI1TTPQ3R_SHIFT (12U)
#define SWITCH_P0FWI1TTPQ31_P0FWI1TTPQ3TPT1_MASK (0xfffU)
#define SWITCH_P0FWI1TTPQ31_P0FWI1TTPQ3TPT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTPQ41_TYPE;
#define SWITCH_P0FWI1TTPQ41_P0FWI1TTPQ4R_MASK (0xf000U)
#define SWITCH_P0FWI1TTPQ41_P0FWI1TTPQ4R_SHIFT (12U)
#define SWITCH_P0FWI1TTPQ41_P0FWI1TTPQ4TPT1_MASK (0xfffU)
#define SWITCH_P0FWI1TTPQ41_P0FWI1TTPQ4TPT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTPQ51_TYPE;
#define SWITCH_P0FWI1TTPQ51_P0FWI1TTPQ5R_MASK (0xf000U)
#define SWITCH_P0FWI1TTPQ51_P0FWI1TTPQ5R_SHIFT (12U)
#define SWITCH_P0FWI1TTPQ51_P0FWI1TTPQ5TPT1_MASK (0xfffU)
#define SWITCH_P0FWI1TTPQ51_P0FWI1TTPQ5TPT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTPQ61_TYPE;
#define SWITCH_P0FWI1TTPQ61_P0FWI1TTPQ6R_MASK (0xf000U)
#define SWITCH_P0FWI1TTPQ61_P0FWI1TTPQ6R_SHIFT (12U)
#define SWITCH_P0FWI1TTPQ61_P0FWI1TTPQ6TPT1_MASK (0xfffU)
#define SWITCH_P0FWI1TTPQ61_P0FWI1TTPQ6TPT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTPQ71_TYPE;
#define SWITCH_P0FWI1TTPQ71_P0FWI1TTPQ7R_MASK (0xf000U)
#define SWITCH_P0FWI1TTPQ71_P0FWI1TTPQ7R_SHIFT (12U)
#define SWITCH_P0FWI1TTPQ71_P0FWI1TTPQ7TPT1_MASK (0xfffU)
#define SWITCH_P0FWI1TTPQ71_P0FWI1TTPQ7TPT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTDQ01_TYPE;
#define SWITCH_P0FWI1TTDQ01_P0FWI1TTDQ0R_MASK (0xf000U)
#define SWITCH_P0FWI1TTDQ01_P0FWI1TTDQ0R_SHIFT (12U)
#define SWITCH_P0FWI1TTDQ01_P0FWI1TTDQ0TDT1_MASK (0xfffU)
#define SWITCH_P0FWI1TTDQ01_P0FWI1TTDQ0TDT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTDQ11_TYPE;
#define SWITCH_P0FWI1TTDQ11_P0FWI1TTDQ1R_MASK (0xf000U)
#define SWITCH_P0FWI1TTDQ11_P0FWI1TTDQ1R_SHIFT (12U)
#define SWITCH_P0FWI1TTDQ11_P0FWI1TTDQ1TDT1_MASK (0xfffU)
#define SWITCH_P0FWI1TTDQ11_P0FWI1TTDQ1TDT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTDQ21_TYPE;
#define SWITCH_P0FWI1TTDQ21_P0FWI1TTDQ2R_MASK (0xf000U)
#define SWITCH_P0FWI1TTDQ21_P0FWI1TTDQ2R_SHIFT (12U)
#define SWITCH_P0FWI1TTDQ21_P0FWI1TTDQ2TDT1_MASK (0xfffU)
#define SWITCH_P0FWI1TTDQ21_P0FWI1TTDQ2TDT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTDQ31_TYPE;
#define SWITCH_P0FWI1TTDQ31_P0FWI1TTDQ3R_MASK (0xf000U)
#define SWITCH_P0FWI1TTDQ31_P0FWI1TTDQ3R_SHIFT (12U)
#define SWITCH_P0FWI1TTDQ31_P0FWI1TTDQ3TDT1_MASK (0xfffU)
#define SWITCH_P0FWI1TTDQ31_P0FWI1TTDQ3TDT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTDQ41_TYPE;
#define SWITCH_P0FWI1TTDQ41_P0FWI1TTDQ4R_MASK (0xf000U)
#define SWITCH_P0FWI1TTDQ41_P0FWI1TTDQ4R_SHIFT (12U)
#define SWITCH_P0FWI1TTDQ41_P0FWI1TTDQ4TDT1_MASK (0xfffU)
#define SWITCH_P0FWI1TTDQ41_P0FWI1TTDQ4TDT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTDQ51_TYPE;
#define SWITCH_P0FWI1TTDQ51_P0FWI1TTDQ5R_MASK (0xf000U)
#define SWITCH_P0FWI1TTDQ51_P0FWI1TTDQ5R_SHIFT (12U)
#define SWITCH_P0FWI1TTDQ51_P0FWI1TTDQ5TDT1_MASK (0xfffU)
#define SWITCH_P0FWI1TTDQ51_P0FWI1TTDQ5TDT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTDQ61_TYPE;
#define SWITCH_P0FWI1TTDQ61_P0FWI1TTDQ6R_MASK (0xf000U)
#define SWITCH_P0FWI1TTDQ61_P0FWI1TTDQ6R_SHIFT (12U)
#define SWITCH_P0FWI1TTDQ61_P0FWI1TTDQ6TDT1_MASK (0xfffU)
#define SWITCH_P0FWI1TTDQ61_P0FWI1TTDQ6TDT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1TTDQ71_TYPE;
#define SWITCH_P0FWI1TTDQ71_P0FWI1TTDQ7R_MASK (0xf000U)
#define SWITCH_P0FWI1TTDQ71_P0FWI1TTDQ7R_SHIFT (12U)
#define SWITCH_P0FWI1TTDQ71_P0FWI1TTDQ7TDT1_MASK (0xfffU)
#define SWITCH_P0FWI1TTDQ71_P0FWI1TTDQ7TDT1_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1RS0_TYPE;
#define SWITCH_P0FWI1RS0_P0FWI1RS0FWI1RS0_MASK (0xffffU)
#define SWITCH_P0FWI1RS0_P0FWI1RS0FWI1RS0_SHIFT (0U)




typedef uint16_t SWITCH_P0FWI1RS1_TYPE;
#define SWITCH_P0FWI1RS1_P0FWI1RS1FWI1RS1_MASK (0xffffU)
#define SWITCH_P0FWI1RS1_P0FWI1RS1FWI1RS1_SHIFT (0U)




typedef uint8_t SWITCH_P0TMC_TYPE;
#define SWITCH_P0TMC_PAGE_0F_TEMP_MON_CTL_BIAS_ADJUST_MASK (0xfeU)
#define SWITCH_P0TMC_PAGE_0F_TEMP_MON_CTL_BIAS_ADJUST_SHIFT (1U)
#define SWITCH_P0TMC_PAGE_0F_TEMP_MON_CTL_ADC_TEST_EN_MASK (0x1U)
#define SWITCH_P0TMC_PAGE_0F_TEMP_MON_CTL_ADC_TEST_EN_SHIFT (0U)




typedef uint16_t SWITCH_P0TMR_TYPE;
#define SWITCH_P0TMR_PAGE_0F_TEMP_MON_RESU_RESERVED_MASK (0xfe00U)
#define SWITCH_P0TMR_PAGE_0F_TEMP_MON_RESU_RESERVED_SHIFT (9U)
#define SWITCH_P0TMR_PAGE_0F_TEMP_MON_RESU_TEMP_DATA_MASK (0x1ffU)
#define SWITCH_P0TMR_PAGE_0F_TEMP_MON_RESU_TEMP_DATA_SHIFT (0U)




typedef uint16_t SWITCH_P0PTMR_TYPE;
#define SWITCH_P0PTMR_PAGE_0F_PEAK_TEMP_MON_RESU_RESERVED_MASK (0xfe00U)
#define SWITCH_P0PTMR_PAGE_0F_PEAK_TEMP_MON_RESU_RESERVED_SHIFT (9U)
#define SWITCH_P0PTMR_PAGE_0F_PEAK_TEMP_MON_RESU_PEAK_TEMP_DATA_MASK (0x1ffU)
#define SWITCH_P0PTMR_PAGE_0F_PEAK_TEMP_MON_RESU_PEAK_TEMP_DATA_SHIFT (0U)




typedef uint16_t SWITCH_P0TMC1_TYPE;
#define SWITCH_P0TMC1_PAGE_0F_TEMP_MON_CAL_RESERVED_MASK (0xfe00U)
#define SWITCH_P0TMC1_PAGE_0F_TEMP_MON_CAL_RESERVED_SHIFT (9U)
#define SWITCH_P0TMC1_PAGE_0F_TEMP_MON_CAL_TEMP_DATA_25C_MASK (0x1ffU)
#define SWITCH_P0TMC1_PAGE_0F_TEMP_MON_CAL_TEMP_DATA_25C_SHIFT (0U)




typedef uint8_t SWITCH_P0TMSC_TYPE;
#define SWITCH_P0TMSC_PAGE_0F_TEMP_MON_SPEC_CTL_RESERVED_MASK (0xfeU)
#define SWITCH_P0TMSC_PAGE_0F_TEMP_MON_SPEC_CTL_RESERVED_SHIFT (1U)
#define SWITCH_P0TMSC_PAGE_0F_TEMP_MON_SPEC_CTL_TEMP_PWRDN_MASK (0x1U)
#define SWITCH_P0TMSC_PAGE_0F_TEMP_MON_SPEC_CTL_TEMP_PWRDN_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_10_G_MIICTL_TYPE;
#define SWITCH_PAGE_10_G_MIICTL_RESET_MASK (0x8000U)
#define SWITCH_PAGE_10_G_MIICTL_RESET_SHIFT (15U)
#define SWITCH_PAGE_10_G_MIICTL_LOOPBACK_MASK (0x4000U)
#define SWITCH_PAGE_10_G_MIICTL_LOOPBACK_SHIFT (14U)
#define SWITCH_PAGE_10_G_MIICTL_SPD_SEL_LSB_MASK (0x2000U)
#define SWITCH_PAGE_10_G_MIICTL_SPD_SEL_LSB_SHIFT (13U)
#define SWITCH_PAGE_10_G_MIICTL_AN_EN_MASK (0x1000U)
#define SWITCH_PAGE_10_G_MIICTL_AN_EN_SHIFT (12U)
#define SWITCH_PAGE_10_G_MIICTL_PWR_DOWN_MASK (0x800U)
#define SWITCH_PAGE_10_G_MIICTL_PWR_DOWN_SHIFT (11U)
#define SWITCH_PAGE_10_G_MIICTL_ISOLATE_MASK (0x400U)
#define SWITCH_PAGE_10_G_MIICTL_ISOLATE_SHIFT (10U)
#define SWITCH_PAGE_10_G_MIICTL_RE_AN_MASK (0x200U)
#define SWITCH_PAGE_10_G_MIICTL_RE_AN_SHIFT (9U)
#define SWITCH_PAGE_10_G_MIICTL_DUPLEX_MOD_MASK (0x100U)
#define SWITCH_PAGE_10_G_MIICTL_DUPLEX_MOD_SHIFT (8U)
#define SWITCH_PAGE_10_G_MIICTL_COL_TEST_MASK (0x80U)
#define SWITCH_PAGE_10_G_MIICTL_COL_TEST_SHIFT (7U)
#define SWITCH_PAGE_10_G_MIICTL_SPD_SEL_MSB_MASK (0x40U)
#define SWITCH_PAGE_10_G_MIICTL_SPD_SEL_MSB_SHIFT (6U)
#define SWITCH_PAGE_10_G_MIICTL_RESERVED_MASK (0x3fU)
#define SWITCH_PAGE_10_G_MIICTL_RESERVED_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_10_G_MIISTS_TYPE;
#define SWITCH_PAGE_10_G_MIISTS_B100T4_CAP_MASK (0x8000U)
#define SWITCH_PAGE_10_G_MIISTS_B100T4_CAP_SHIFT (15U)
#define SWITCH_PAGE_10_G_MIISTS_B100TX_FDX_CAP_MASK (0x4000U)
#define SWITCH_PAGE_10_G_MIISTS_B100TX_FDX_CAP_SHIFT (14U)
#define SWITCH_PAGE_10_G_MIISTS_B100TX_CAP_MASK (0x2000U)
#define SWITCH_PAGE_10_G_MIISTS_B100TX_CAP_SHIFT (13U)
#define SWITCH_PAGE_10_G_MIISTS_B10T_FDX_CAP_MASK (0x1000U)
#define SWITCH_PAGE_10_G_MIISTS_B10T_FDX_CAP_SHIFT (12U)
#define SWITCH_PAGE_10_G_MIISTS_B10T_CAP_MASK (0x800U)
#define SWITCH_PAGE_10_G_MIISTS_B10T_CAP_SHIFT (11U)
#define SWITCH_PAGE_10_G_MIISTS_B100T2_FD_CAP_MASK (0x400U)
#define SWITCH_PAGE_10_G_MIISTS_B100T2_FD_CAP_SHIFT (10U)
#define SWITCH_PAGE_10_G_MIISTS_B100T2_HD_CAP_MASK (0x200U)
#define SWITCH_PAGE_10_G_MIISTS_B100T2_HD_CAP_SHIFT (9U)
#define SWITCH_PAGE_10_G_MIISTS_EXT_STS_MASK (0x100U)
#define SWITCH_PAGE_10_G_MIISTS_EXT_STS_SHIFT (8U)
#define SWITCH_PAGE_10_G_MIISTS_RESERVED_MASK (0x80U)
#define SWITCH_PAGE_10_G_MIISTS_RESERVED_SHIFT (7U)
#define SWITCH_PAGE_10_G_MIISTS_MF_PRE_SUP_MASK (0x40U)
#define SWITCH_PAGE_10_G_MIISTS_MF_PRE_SUP_SHIFT (6U)
#define SWITCH_PAGE_10_G_MIISTS_AUTO_NEGO_COMP_MASK (0x20U)
#define SWITCH_PAGE_10_G_MIISTS_AUTO_NEGO_COMP_SHIFT (5U)
#define SWITCH_PAGE_10_G_MIISTS_REMOTE_FAULT_MASK (0x10U)
#define SWITCH_PAGE_10_G_MIISTS_REMOTE_FAULT_SHIFT (4U)
#define SWITCH_PAGE_10_G_MIISTS_AUTO_NEGO_CAP_MASK (0x8U)
#define SWITCH_PAGE_10_G_MIISTS_AUTO_NEGO_CAP_SHIFT (3U)
#define SWITCH_PAGE_10_G_MIISTS_LINK_STA_MASK (0x4U)
#define SWITCH_PAGE_10_G_MIISTS_LINK_STA_SHIFT (2U)
#define SWITCH_PAGE_10_G_MIISTS_JABBER_DET_MASK (0x2U)
#define SWITCH_PAGE_10_G_MIISTS_JABBER_DET_SHIFT (1U)
#define SWITCH_PAGE_10_G_MIISTS_EXT_CAP_MASK (0x1U)
#define SWITCH_PAGE_10_G_MIISTS_EXT_CAP_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_10_G_PHYIDH_TYPE;
#define SWITCH_PAGE_10_G_PHYIDH_OUI_MASK (0xffffU)
#define SWITCH_PAGE_10_G_PHYIDH_OUI_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_10_G_PHYIDL_TYPE;
#define SWITCH_PAGE_10_G_PHYIDL_OUI_MASK (0xfc00U)
#define SWITCH_PAGE_10_G_PHYIDL_OUI_SHIFT (10U)
#define SWITCH_PAGE_10_G_PHYIDL_MODEL_MASK (0x3f0U)
#define SWITCH_PAGE_10_G_PHYIDL_MODEL_SHIFT (4U)
#define SWITCH_PAGE_10_G_PHYIDL_REVISION_MASK (0xfU)
#define SWITCH_PAGE_10_G_PHYIDL_REVISION_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_10_G_ANADV_TYPE;
#define SWITCH_PAGE_10_G_ANADV_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_PAGE_10_G_ANADV_NEXT_PAGE_SHIFT (15U)
#define SWITCH_PAGE_10_G_ANADV_RESERVED_2_MASK (0x4000U)
#define SWITCH_PAGE_10_G_ANADV_RESERVED_2_SHIFT (14U)
#define SWITCH_PAGE_10_G_ANADV_REMOTE_FAULT_MASK (0x2000U)
#define SWITCH_PAGE_10_G_ANADV_REMOTE_FAULT_SHIFT (13U)
#define SWITCH_PAGE_10_G_ANADV_RESERVED_1_MASK (0x1000U)
#define SWITCH_PAGE_10_G_ANADV_RESERVED_1_SHIFT (12U)
#define SWITCH_PAGE_10_G_ANADV_ASY_PAUSE_MASK (0x800U)
#define SWITCH_PAGE_10_G_ANADV_ASY_PAUSE_SHIFT (11U)
#define SWITCH_PAGE_10_G_ANADV_ADV_PAUSE_CAP_MASK (0x400U)
#define SWITCH_PAGE_10_G_ANADV_ADV_PAUSE_CAP_SHIFT (10U)
#define SWITCH_PAGE_10_G_ANADV_B100T4_MASK (0x200U)
#define SWITCH_PAGE_10_G_ANADV_B100T4_SHIFT (9U)
#define SWITCH_PAGE_10_G_ANADV_ADV_B100_FDX_MASK (0x100U)
#define SWITCH_PAGE_10_G_ANADV_ADV_B100_FDX_SHIFT (8U)
#define SWITCH_PAGE_10_G_ANADV_ADV_B100X_MASK (0x80U)
#define SWITCH_PAGE_10_G_ANADV_ADV_B100X_SHIFT (7U)
#define SWITCH_PAGE_10_G_ANADV_ADV_B10T_FDX_MASK (0x40U)
#define SWITCH_PAGE_10_G_ANADV_ADV_B10T_FDX_SHIFT (6U)
#define SWITCH_PAGE_10_G_ANADV_ADV_B10T_MASK (0x20U)
#define SWITCH_PAGE_10_G_ANADV_ADV_B10T_SHIFT (5U)
#define SWITCH_PAGE_10_G_ANADV_PROTOCOL_SEL_MASK (0x1fU)
#define SWITCH_PAGE_10_G_ANADV_PROTOCOL_SEL_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_10_G_ANLPA_TYPE;
#define SWITCH_PAGE_10_G_ANLPA_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_PAGE_10_G_ANLPA_NEXT_PAGE_SHIFT (15U)
#define SWITCH_PAGE_10_G_ANLPA_ACKNOWLEDGE_MASK (0x4000U)
#define SWITCH_PAGE_10_G_ANLPA_ACKNOWLEDGE_SHIFT (14U)
#define SWITCH_PAGE_10_G_ANLPA_REMOTE_FAULT_MASK (0x2000U)
#define SWITCH_PAGE_10_G_ANLPA_REMOTE_FAULT_SHIFT (13U)
#define SWITCH_PAGE_10_G_ANLPA_RESERVED_1_MASK (0x1000U)
#define SWITCH_PAGE_10_G_ANLPA_RESERVED_1_SHIFT (12U)
#define SWITCH_PAGE_10_G_ANLPA_LK_PAR_ASYM_CAP_MASK (0x800U)
#define SWITCH_PAGE_10_G_ANLPA_LK_PAR_ASYM_CAP_SHIFT (11U)
#define SWITCH_PAGE_10_G_ANLPA_PAUSE_CAP_MASK (0x400U)
#define SWITCH_PAGE_10_G_ANLPA_PAUSE_CAP_SHIFT (10U)
#define SWITCH_PAGE_10_G_ANLPA_B100T4_CAP_MASK (0x200U)
#define SWITCH_PAGE_10_G_ANLPA_B100T4_CAP_SHIFT (9U)
#define SWITCH_PAGE_10_G_ANLPA_B100_TXFD_CAP_MASK (0x100U)
#define SWITCH_PAGE_10_G_ANLPA_B100_TXFD_CAP_SHIFT (8U)
#define SWITCH_PAGE_10_G_ANLPA_B100_TXHD_CAP_MASK (0x80U)
#define SWITCH_PAGE_10_G_ANLPA_B100_TXHD_CAP_SHIFT (7U)
#define SWITCH_PAGE_10_G_ANLPA_B10T_FD_CAP_MASK (0x40U)
#define SWITCH_PAGE_10_G_ANLPA_B10T_FD_CAP_SHIFT (6U)
#define SWITCH_PAGE_10_G_ANLPA_B10T_HD_CAP_MASK (0x20U)
#define SWITCH_PAGE_10_G_ANLPA_B10T_HD_CAP_SHIFT (5U)
#define SWITCH_PAGE_10_G_ANLPA_PROTOCOL_SEL_MASK (0x1fU)
#define SWITCH_PAGE_10_G_ANLPA_PROTOCOL_SEL_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_10_G_ANEXP_TYPE;
#define SWITCH_PAGE_10_G_ANEXP_RESERVED_1_MASK (0xff80U)
#define SWITCH_PAGE_10_G_ANEXP_RESERVED_1_SHIFT (7U)
#define SWITCH_PAGE_10_G_ANEXP_NEXT_ABLE_MASK (0x40U)
#define SWITCH_PAGE_10_G_ANEXP_NEXT_ABLE_SHIFT (6U)
#define SWITCH_PAGE_10_G_ANEXP_NEXT_PAGE_MASK (0x20U)
#define SWITCH_PAGE_10_G_ANEXP_NEXT_PAGE_SHIFT (5U)
#define SWITCH_PAGE_10_G_ANEXP_PAR_DET_FAIL_MASK (0x10U)
#define SWITCH_PAGE_10_G_ANEXP_PAR_DET_FAIL_SHIFT (4U)
#define SWITCH_PAGE_10_G_ANEXP_LP_NEXT_ABI_MASK (0x8U)
#define SWITCH_PAGE_10_G_ANEXP_LP_NEXT_ABI_SHIFT (3U)
#define SWITCH_PAGE_10_G_ANEXP_NEXT_ABI_MASK (0x4U)
#define SWITCH_PAGE_10_G_ANEXP_NEXT_ABI_SHIFT (2U)
#define SWITCH_PAGE_10_G_ANEXP_REC_MASK (0x2U)
#define SWITCH_PAGE_10_G_ANEXP_REC_SHIFT (1U)
#define SWITCH_PAGE_10_G_ANEXP_LP_AN_ABI_MASK (0x1U)
#define SWITCH_PAGE_10_G_ANEXP_LP_AN_ABI_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_10_G_ANNXP_TYPE;
#define SWITCH_PAGE_10_G_ANNXP_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_PAGE_10_G_ANNXP_NEXT_PAGE_SHIFT (15U)
#define SWITCH_PAGE_10_G_ANNXP_RESERVED_1_MASK (0x4000U)
#define SWITCH_PAGE_10_G_ANNXP_RESERVED_1_SHIFT (14U)
#define SWITCH_PAGE_10_G_ANNXP_MES_PAGE_MASK (0x2000U)
#define SWITCH_PAGE_10_G_ANNXP_MES_PAGE_SHIFT (13U)
#define SWITCH_PAGE_10_G_ANNXP_ACKNOWLEDGE_2_MASK (0x1000U)
#define SWITCH_PAGE_10_G_ANNXP_ACKNOWLEDGE_2_SHIFT (12U)
#define SWITCH_PAGE_10_G_ANNXP_TOGGLE_MASK (0x800U)
#define SWITCH_PAGE_10_G_ANNXP_TOGGLE_SHIFT (11U)
#define SWITCH_PAGE_10_G_ANNXP_CODE_FIELD_MASK (0x7ffU)
#define SWITCH_PAGE_10_G_ANNXP_CODE_FIELD_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_10_G_LPNXP_TYPE;
#define SWITCH_PAGE_10_G_LPNXP_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_PAGE_10_G_LPNXP_NEXT_PAGE_SHIFT (15U)
#define SWITCH_PAGE_10_G_LPNXP_ACK_MASK (0x4000U)
#define SWITCH_PAGE_10_G_LPNXP_ACK_SHIFT (14U)
#define SWITCH_PAGE_10_G_LPNXP_MES_PAGE_MASK (0x2000U)
#define SWITCH_PAGE_10_G_LPNXP_MES_PAGE_SHIFT (13U)
#define SWITCH_PAGE_10_G_LPNXP_ACKNOWLEDGE_2_MASK (0x1000U)
#define SWITCH_PAGE_10_G_LPNXP_ACKNOWLEDGE_2_SHIFT (12U)
#define SWITCH_PAGE_10_G_LPNXP_TOGGLE_MASK (0x800U)
#define SWITCH_PAGE_10_G_LPNXP_TOGGLE_SHIFT (11U)
#define SWITCH_PAGE_10_G_LPNXP_CODE_FIELD_MASK (0x7ffU)
#define SWITCH_PAGE_10_G_LPNXP_CODE_FIELD_SHIFT (0U)




typedef uint16_t SWITCH_P10GB1000C_TYPE;
#define SWITCH_P10GB1000C_PAGE_10_G_B1000T_CTL_TEST_MODE_MASK (0xe000U)
#define SWITCH_P10GB1000C_PAGE_10_G_B1000T_CTL_TEST_MODE_SHIFT (13U)
#define SWITCH_P10GB1000C_PAGE_10_G_B1000T_CTL_MAST_SLV_CONG_EN_MASK (0x1000U)
#define SWITCH_P10GB1000C_PAGE_10_G_B1000T_CTL_MAST_SLV_CONG_EN_SHIFT (12U)
#define SWITCH_P10GB1000C_P10GB1000CMSCV_MASK (0x800U)
#define SWITCH_P10GB1000C_P10GB1000CMSCV_SHIFT (11U)
#define SWITCH_P10GB1000C_PAGE_10_G_B1000T_CTL_REPEATER_DTE_MASK (0x400U)
#define SWITCH_P10GB1000C_PAGE_10_G_B1000T_CTL_REPEATER_DTE_SHIFT (10U)
#define SWITCH_P10GB1000C_PAGE_10_G_B1000T_CTL_ADV_B1000T_FD_MASK (0x200U)
#define SWITCH_P10GB1000C_PAGE_10_G_B1000T_CTL_ADV_B1000T_FD_SHIFT (9U)
#define SWITCH_P10GB1000C_PAGE_10_G_B1000T_CTL_ADV_B1000T_HD_MASK (0x100U)
#define SWITCH_P10GB1000C_PAGE_10_G_B1000T_CTL_ADV_B1000T_HD_SHIFT (8U)
#define SWITCH_P10GB1000C_PAGE_10_G_B1000T_CTL_RESERVED_MASK (0xffU)
#define SWITCH_P10GB1000C_PAGE_10_G_B1000T_CTL_RESERVED_SHIFT (0U)




typedef uint16_t SWITCH_P10GB1000S_TYPE;
#define SWITCH_P10GB1000S_P10GB1000SMSCF_MASK (0x8000U)
#define SWITCH_P10GB1000S_P10GB1000SMSCF_SHIFT (15U)
#define SWITCH_P10GB1000S_PAGE_10_G_B1000T_STS_MAST_SLV_CONG_STS_MASK (0x4000U)
#define SWITCH_P10GB1000S_PAGE_10_G_B1000T_STS_MAST_SLV_CONG_STS_SHIFT (14U)
#define SWITCH_P10GB1000S_PAGE_10_G_B1000T_STS_LOCAL_REC_STS_MASK (0x2000U)
#define SWITCH_P10GB1000S_PAGE_10_G_B1000T_STS_LOCAL_REC_STS_SHIFT (13U)
#define SWITCH_P10GB1000S_PAGE_10_G_B1000T_STS_REMOTE_REC_STS_MASK (0x1000U)
#define SWITCH_P10GB1000S_PAGE_10_G_B1000T_STS_REMOTE_REC_STS_SHIFT (12U)
#define SWITCH_P10GB1000S_PAGE_10_G_B1000T_STS_LP_B1000T_FD_CAP_MASK (0x800U)
#define SWITCH_P10GB1000S_PAGE_10_G_B1000T_STS_LP_B1000T_FD_CAP_SHIFT (11U)
#define SWITCH_P10GB1000S_PAGE_10_G_B1000T_STS_LP_B1000T_HD_CAP_MASK (0x400U)
#define SWITCH_P10GB1000S_PAGE_10_G_B1000T_STS_LP_B1000T_HD_CAP_SHIFT (10U)
#define SWITCH_P10GB1000S_PAGE_10_G_B1000T_STS_RESERVED_MASK (0x300U)
#define SWITCH_P10GB1000S_PAGE_10_G_B1000T_STS_RESERVED_SHIFT (8U)
#define SWITCH_P10GB1000S_PAGE_10_G_B1000T_STS_IDLE_ERR_CNT_MASK (0xffU)
#define SWITCH_P10GB1000S_PAGE_10_G_B1000T_STS_IDLE_ERR_CNT_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_10_G_EXT_STS_TYPE;
#define SWITCH_PAGE_10_G_EXT_STS_B1000X_FD_CAP_MASK (0x8000U)
#define SWITCH_PAGE_10_G_EXT_STS_B1000X_FD_CAP_SHIFT (15U)
#define SWITCH_PAGE_10_G_EXT_STS_B1000X_HD_CAP_MASK (0x4000U)
#define SWITCH_PAGE_10_G_EXT_STS_B1000X_HD_CAP_SHIFT (14U)
#define SWITCH_PAGE_10_G_EXT_STS_B1000T_FD_CAP_MASK (0x2000U)
#define SWITCH_PAGE_10_G_EXT_STS_B1000T_FD_CAP_SHIFT (13U)
#define SWITCH_PAGE_10_G_EXT_STS_B1000T_HD_CAP_MASK (0x1000U)
#define SWITCH_PAGE_10_G_EXT_STS_B1000T_HD_CAP_SHIFT (12U)
#define SWITCH_PAGE_10_G_EXT_STS_RESERVED_MASK (0xfffU)
#define SWITCH_PAGE_10_G_EXT_STS_RESERVED_SHIFT (0U)




typedef uint16_t SWITCH_P10GPEC_TYPE;
#define SWITCH_P10GPEC_PAGE_10_G_PHY_EXT_CTL_MAC_PHY_MODE_MASK (0x8000U)
#define SWITCH_P10GPEC_PAGE_10_G_PHY_EXT_CTL_MAC_PHY_MODE_SHIFT (15U)
#define SWITCH_P10GPEC_PAGE_10_G_PHY_EXT_CTL_DIS_AUTO_MDI_CROS_MASK (0x4000U)
#define SWITCH_P10GPEC_PAGE_10_G_PHY_EXT_CTL_DIS_AUTO_MDI_CROS_SHIFT (14U)
#define SWITCH_P10GPEC_PAGE_10_G_PHY_EXT_CTL_TRANSMIT_DIS_MASK (0x2000U)
#define SWITCH_P10GPEC_PAGE_10_G_PHY_EXT_CTL_TRANSMIT_DIS_SHIFT (13U)
#define SWITCH_P10GPEC_PAGE_10_G_PHY_EXT_CTL_INTERRUPT_DIS_MASK (0x1000U)
#define SWITCH_P10GPEC_PAGE_10_G_PHY_EXT_CTL_INTERRUPT_DIS_SHIFT (12U)
#define SWITCH_P10GPEC_PAGE_10_G_PHY_EXT_CTL_FORCE_INTERRUPT_MASK (0x800U)
#define SWITCH_P10GPEC_PAGE_10_G_PHY_EXT_CTL_FORCE_INTERRUPT_SHIFT (11U)
#define SWITCH_P10GPEC_PAGE_10_G_PHY_EXT_CTL_BYPASS_ENCODE_MASK (0x400U)
#define SWITCH_P10GPEC_PAGE_10_G_PHY_EXT_CTL_BYPASS_ENCODE_SHIFT (10U)
#define SWITCH_P10GPEC_PAGE_10_G_PHY_EXT_CTL_BYPASS_SCRAMBLER_MASK (0x200U)
#define SWITCH_P10GPEC_PAGE_10_G_PHY_EXT_CTL_BYPASS_SCRAMBLER_SHIFT (9U)
#define SWITCH_P10GPEC_PAGE_10_G_PHY_EXT_CTL_BYPASS_NRZI_MLT3_MASK (0x100U)
#define SWITCH_P10GPEC_PAGE_10_G_PHY_EXT_CTL_BYPASS_NRZI_MLT3_SHIFT (8U)
#define SWITCH_P10GPEC_PAGE_10_G_PHY_EXT_CTL_BYPASS_ALIGNMENT_MASK (0x80U)
#define SWITCH_P10GPEC_PAGE_10_G_PHY_EXT_CTL_BYPASS_ALIGNMENT_SHIFT (7U)
#define SWITCH_P10GPEC_PAGE_10_G_PHY_EXT_CTL_RST_SCRAMBLER_MASK (0x40U)
#define SWITCH_P10GPEC_PAGE_10_G_PHY_EXT_CTL_RST_SCRAMBLER_SHIFT (6U)
#define SWITCH_P10GPEC_PAGE_10_G_PHY_EXT_CTL_EN_LED_TRAFFIC_MOD_MASK (0x20U)
#define SWITCH_P10GPEC_PAGE_10_G_PHY_EXT_CTL_EN_LED_TRAFFIC_MOD_SHIFT (5U)
#define SWITCH_P10GPEC_PAGE_10_G_PHY_EXT_CTL_FORCE_LED_ON_MASK (0x10U)
#define SWITCH_P10GPEC_PAGE_10_G_PHY_EXT_CTL_FORCE_LED_ON_SHIFT (4U)
#define SWITCH_P10GPEC_PAGE_10_G_PHY_EXT_CTL_FORCE_LED_OFF_MASK (0x8U)
#define SWITCH_P10GPEC_PAGE_10_G_PHY_EXT_CTL_FORCE_LED_OFF_SHIFT (3U)
#define SWITCH_P10GPEC_PAGE_10_G_PHY_EXT_CTL_BLK_TXEN_MOD_MASK (0x4U)
#define SWITCH_P10GPEC_PAGE_10_G_PHY_EXT_CTL_BLK_TXEN_MOD_SHIFT (2U)
#define SWITCH_P10GPEC_PAGE_10_G_PHY_EXT_CTL_GMII_FIFO_MOD_MASK (0x2U)
#define SWITCH_P10GPEC_PAGE_10_G_PHY_EXT_CTL_GMII_FIFO_MOD_SHIFT (1U)
#define SWITCH_P10GPEC_P10GPECB1000PTF_MASK (0x1U)
#define SWITCH_P10GPEC_P10GPECB1000PTF_SHIFT (0U)




typedef uint16_t SWITCH_P10GPES_TYPE;
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_AN_PAGE_SEL_MISMATCH_MASK (0x8000U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_AN_PAGE_SEL_MISMATCH_SHIFT (15U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_WIRESPEED_DOWNGRADE_MASK (0x4000U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_WIRESPEED_DOWNGRADE_SHIFT (14U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_MDI_CROS_STATE_MASK (0x2000U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_MDI_CROS_STATE_SHIFT (13U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_INTERRUPT_STS_MASK (0x1000U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_INTERRUPT_STS_SHIFT (12U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_REMOTE_REC_STS_MASK (0x800U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_REMOTE_REC_STS_SHIFT (11U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_LOCAL_REC_STS_MASK (0x400U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_LOCAL_REC_STS_SHIFT (10U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_LOCK_MASK (0x200U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_LOCK_SHIFT (9U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_LINK_STS_MASK (0x100U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_LINK_STS_SHIFT (8U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_CRC_ERR_DET_MASK (0x80U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_CRC_ERR_DET_SHIFT (7U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_CARR_ERR_DET_MASK (0x40U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_CARR_ERR_DET_SHIFT (6U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_BAD_SSD_DET_MASK (0x20U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_BAD_SSD_DET_SHIFT (5U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_BAD_ESD_DET_MASK (0x10U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_BAD_ESD_DET_SHIFT (4U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_REC_ERR_DET_MASK (0x8U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_REC_ERR_DET_SHIFT (3U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_TRMIT_ERR_DET_MASK (0x4U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_TRMIT_ERR_DET_SHIFT (2U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_LCK_ERR_DET_MASK (0x2U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_LCK_ERR_DET_SHIFT (1U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_MLT3_ERR_DET_MASK (0x1U)
#define SWITCH_P10GPES_PAGE_10_G_PHY_EXT_STS_MLT3_ERR_DET_SHIFT (0U)




typedef uint16_t SWITCH_P10GREC_TYPE;
#define SWITCH_P10GREC_PAGE_10_G_REC_ERR_CNT_REC_ERR_CNT_MASK (0xffffU)
#define SWITCH_P10GREC_PAGE_10_G_REC_ERR_CNT_REC_ERR_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P10GFCC_TYPE;
#define SWITCH_P10GFCC_PAGE_10_G_FALSE_CARR_CNT_SERDES_BER_CNT_MASK (0xff00U)
#define SWITCH_P10GFCC_PAGE_10_G_FALSE_CARR_CNT_SERDES_BER_CNT_SHIFT (8U)
#define SWITCH_P10GFCC_PAGE_10_G_FALSE_CARR_CNT_REC_ERR_CNT_MASK (0xffU)
#define SWITCH_P10GFCC_PAGE_10_G_FALSE_CARR_CNT_REC_ERR_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P10GRNC_TYPE;
#define SWITCH_P10GRNC_P10GRNCLRNC_MASK (0xff00U)
#define SWITCH_P10GRNC_P10GRNCLRNC_SHIFT (8U)
#define SWITCH_P10GRNC_P10GRNCRRNC_MASK (0xffU)
#define SWITCH_P10GRNC_P10GRNCRRNC_SHIFT (0U)




typedef uint16_t SWITCH_P10GDC_TYPE;
#define SWITCH_P10GDC_PAGE_10_G_DSP_COEFFICIENT_DSP_COEFFICIENT_MASK (0xffffU)
#define SWITCH_P10GDC_PAGE_10_G_DSP_COEFFICIENT_DSP_COEFFICIENT_SHIFT (0U)




typedef uint16_t SWITCH_P10GDCA_TYPE;
#define SWITCH_P10GDCA_P10GDCAACC_MASK (0x8000U)
#define SWITCH_P10GDCA_P10GDCAACC_SHIFT (15U)
#define SWITCH_P10GDCA_PAGE_10_G_DSP_COEFFICIENT_ADDR_CHANNEL_SEL_MASK (0x6000U)
#define SWITCH_P10GDCA_PAGE_10_G_DSP_COEFFICIENT_ADDR_CHANNEL_SEL_SHIFT (13U)
#define SWITCH_P10GDCA_P10GDCAAFC_MASK (0x1000U)
#define SWITCH_P10GDCA_P10GDCAAFC_SHIFT (12U)
#define SWITCH_P10GDCA_PAGE_10_G_DSP_COEFFICIENT_ADDR_FILTER_SEL_MASK (0xf00U)
#define SWITCH_P10GDCA_PAGE_10_G_DSP_COEFFICIENT_ADDR_FILTER_SEL_SHIFT (8U)
#define SWITCH_P10GDCA_PAGE_10_G_DSP_COEFFICIENT_ADDR_TAP_NUM_MASK (0xffU)
#define SWITCH_P10GDCA_PAGE_10_G_DSP_COEFFICIENT_ADDR_TAP_NUM_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_10_G_AUX_CTL_TYPE;
#define SWITCH_PAGE_10_G_AUX_CTL_SHADOW_REG_MASK (0xffffU)
#define SWITCH_PAGE_10_G_AUX_CTL_SHADOW_REG_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_10_G_AUX_STS_TYPE;
#define SWITCH_PAGE_10_G_AUX_STS_STS_MASK (0xffffU)
#define SWITCH_PAGE_10_G_AUX_STS_STS_SHIFT (0U)




typedef uint16_t SWITCH_P10GIS_TYPE;
#define SWITCH_P10GIS_PAGE_10_G_INTERRUPT_STS_INTERRUPT_STS_MASK (0xffffU)
#define SWITCH_P10GIS_PAGE_10_G_INTERRUPT_STS_INTERRUPT_STS_SHIFT (0U)




typedef uint16_t SWITCH_P10GIM_TYPE;
#define SWITCH_P10GIM_PAGE_10_G_INTERRUPT_MSK_INTERRUPT_MSK_MASK (0xffffU)
#define SWITCH_P10GIM_PAGE_10_G_INTERRUPT_MSK_INTERRUPT_MSK_SHIFT (0U)




typedef uint16_t SWITCH_P10GMS_TYPE;
#define SWITCH_P10GMS_PAGE_10_G_MISC_SHADOW_INTERRUPT_MSK_MASK (0xffffU)
#define SWITCH_P10GMS_PAGE_10_G_MISC_SHADOW_INTERRUPT_MSK_SHIFT (0U)




typedef uint16_t SWITCH_P10GMSS_TYPE;
#define SWITCH_P10GMSS_PAGE_10_G_MASTER_SLAVE_SEED_SEED_MASK (0xffffU)
#define SWITCH_P10GMSS_PAGE_10_G_MASTER_SLAVE_SEED_SEED_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_10_G_TEST1_TYPE;
#define SWITCH_PAGE_10_G_TEST1_TEST_MASK (0xffffU)
#define SWITCH_PAGE_10_G_TEST1_TEST_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_10_G_TEST2_TYPE;
#define SWITCH_PAGE_10_G_TEST2_TEST_MASK (0xffffU)
#define SWITCH_PAGE_10_G_TEST2_TEST_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_11_G_MIICTL_TYPE;
#define SWITCH_PAGE_11_G_MIICTL_RESET_MASK (0x8000U)
#define SWITCH_PAGE_11_G_MIICTL_RESET_SHIFT (15U)
#define SWITCH_PAGE_11_G_MIICTL_LOOPBACK_MASK (0x4000U)
#define SWITCH_PAGE_11_G_MIICTL_LOOPBACK_SHIFT (14U)
#define SWITCH_PAGE_11_G_MIICTL_SPD_SEL_LSB_MASK (0x2000U)
#define SWITCH_PAGE_11_G_MIICTL_SPD_SEL_LSB_SHIFT (13U)
#define SWITCH_PAGE_11_G_MIICTL_AN_EN_MASK (0x1000U)
#define SWITCH_PAGE_11_G_MIICTL_AN_EN_SHIFT (12U)
#define SWITCH_PAGE_11_G_MIICTL_PWR_DOWN_MASK (0x800U)
#define SWITCH_PAGE_11_G_MIICTL_PWR_DOWN_SHIFT (11U)
#define SWITCH_PAGE_11_G_MIICTL_ISOLATE_MASK (0x400U)
#define SWITCH_PAGE_11_G_MIICTL_ISOLATE_SHIFT (10U)
#define SWITCH_PAGE_11_G_MIICTL_RE_AN_MASK (0x200U)
#define SWITCH_PAGE_11_G_MIICTL_RE_AN_SHIFT (9U)
#define SWITCH_PAGE_11_G_MIICTL_DUPLEX_MOD_MASK (0x100U)
#define SWITCH_PAGE_11_G_MIICTL_DUPLEX_MOD_SHIFT (8U)
#define SWITCH_PAGE_11_G_MIICTL_COL_TEST_MASK (0x80U)
#define SWITCH_PAGE_11_G_MIICTL_COL_TEST_SHIFT (7U)
#define SWITCH_PAGE_11_G_MIICTL_SPD_SEL_MSB_MASK (0x40U)
#define SWITCH_PAGE_11_G_MIICTL_SPD_SEL_MSB_SHIFT (6U)
#define SWITCH_PAGE_11_G_MIICTL_RESERVED_MASK (0x3fU)
#define SWITCH_PAGE_11_G_MIICTL_RESERVED_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_11_G_MIISTS_TYPE;
#define SWITCH_PAGE_11_G_MIISTS_B100T4_CAP_MASK (0x8000U)
#define SWITCH_PAGE_11_G_MIISTS_B100T4_CAP_SHIFT (15U)
#define SWITCH_PAGE_11_G_MIISTS_B100TX_FDX_CAP_MASK (0x4000U)
#define SWITCH_PAGE_11_G_MIISTS_B100TX_FDX_CAP_SHIFT (14U)
#define SWITCH_PAGE_11_G_MIISTS_B100TX_CAP_MASK (0x2000U)
#define SWITCH_PAGE_11_G_MIISTS_B100TX_CAP_SHIFT (13U)
#define SWITCH_PAGE_11_G_MIISTS_B10T_FDX_CAP_MASK (0x1000U)
#define SWITCH_PAGE_11_G_MIISTS_B10T_FDX_CAP_SHIFT (12U)
#define SWITCH_PAGE_11_G_MIISTS_B10T_CAP_MASK (0x800U)
#define SWITCH_PAGE_11_G_MIISTS_B10T_CAP_SHIFT (11U)
#define SWITCH_PAGE_11_G_MIISTS_B100T2_FD_CAP_MASK (0x400U)
#define SWITCH_PAGE_11_G_MIISTS_B100T2_FD_CAP_SHIFT (10U)
#define SWITCH_PAGE_11_G_MIISTS_B100T2_HD_CAP_MASK (0x200U)
#define SWITCH_PAGE_11_G_MIISTS_B100T2_HD_CAP_SHIFT (9U)
#define SWITCH_PAGE_11_G_MIISTS_EXT_STS_MASK (0x100U)
#define SWITCH_PAGE_11_G_MIISTS_EXT_STS_SHIFT (8U)
#define SWITCH_PAGE_11_G_MIISTS_RESERVED_MASK (0x80U)
#define SWITCH_PAGE_11_G_MIISTS_RESERVED_SHIFT (7U)
#define SWITCH_PAGE_11_G_MIISTS_MF_PRE_SUP_MASK (0x40U)
#define SWITCH_PAGE_11_G_MIISTS_MF_PRE_SUP_SHIFT (6U)
#define SWITCH_PAGE_11_G_MIISTS_AUTO_NEGO_COMP_MASK (0x20U)
#define SWITCH_PAGE_11_G_MIISTS_AUTO_NEGO_COMP_SHIFT (5U)
#define SWITCH_PAGE_11_G_MIISTS_REMOTE_FAULT_MASK (0x10U)
#define SWITCH_PAGE_11_G_MIISTS_REMOTE_FAULT_SHIFT (4U)
#define SWITCH_PAGE_11_G_MIISTS_AUTO_NEGO_CAP_MASK (0x8U)
#define SWITCH_PAGE_11_G_MIISTS_AUTO_NEGO_CAP_SHIFT (3U)
#define SWITCH_PAGE_11_G_MIISTS_LINK_STA_MASK (0x4U)
#define SWITCH_PAGE_11_G_MIISTS_LINK_STA_SHIFT (2U)
#define SWITCH_PAGE_11_G_MIISTS_JABBER_DET_MASK (0x2U)
#define SWITCH_PAGE_11_G_MIISTS_JABBER_DET_SHIFT (1U)
#define SWITCH_PAGE_11_G_MIISTS_EXT_CAP_MASK (0x1U)
#define SWITCH_PAGE_11_G_MIISTS_EXT_CAP_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_11_G_PHYIDH_TYPE;
#define SWITCH_PAGE_11_G_PHYIDH_OUI_MASK (0xffffU)
#define SWITCH_PAGE_11_G_PHYIDH_OUI_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_11_G_PHYIDL_TYPE;
#define SWITCH_PAGE_11_G_PHYIDL_OUI_MASK (0xfc00U)
#define SWITCH_PAGE_11_G_PHYIDL_OUI_SHIFT (10U)
#define SWITCH_PAGE_11_G_PHYIDL_MODEL_MASK (0x3f0U)
#define SWITCH_PAGE_11_G_PHYIDL_MODEL_SHIFT (4U)
#define SWITCH_PAGE_11_G_PHYIDL_REVISION_MASK (0xfU)
#define SWITCH_PAGE_11_G_PHYIDL_REVISION_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_11_G_ANADV_TYPE;
#define SWITCH_PAGE_11_G_ANADV_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_PAGE_11_G_ANADV_NEXT_PAGE_SHIFT (15U)
#define SWITCH_PAGE_11_G_ANADV_RESERVED_2_MASK (0x4000U)
#define SWITCH_PAGE_11_G_ANADV_RESERVED_2_SHIFT (14U)
#define SWITCH_PAGE_11_G_ANADV_REMOTE_FAULT_MASK (0x2000U)
#define SWITCH_PAGE_11_G_ANADV_REMOTE_FAULT_SHIFT (13U)
#define SWITCH_PAGE_11_G_ANADV_RESERVED_1_MASK (0x1000U)
#define SWITCH_PAGE_11_G_ANADV_RESERVED_1_SHIFT (12U)
#define SWITCH_PAGE_11_G_ANADV_ASY_PAUSE_MASK (0x800U)
#define SWITCH_PAGE_11_G_ANADV_ASY_PAUSE_SHIFT (11U)
#define SWITCH_PAGE_11_G_ANADV_ADV_PAUSE_CAP_MASK (0x400U)
#define SWITCH_PAGE_11_G_ANADV_ADV_PAUSE_CAP_SHIFT (10U)
#define SWITCH_PAGE_11_G_ANADV_B100T4_MASK (0x200U)
#define SWITCH_PAGE_11_G_ANADV_B100T4_SHIFT (9U)
#define SWITCH_PAGE_11_G_ANADV_ADV_B100_FDX_MASK (0x100U)
#define SWITCH_PAGE_11_G_ANADV_ADV_B100_FDX_SHIFT (8U)
#define SWITCH_PAGE_11_G_ANADV_ADV_B100X_MASK (0x80U)
#define SWITCH_PAGE_11_G_ANADV_ADV_B100X_SHIFT (7U)
#define SWITCH_PAGE_11_G_ANADV_ADV_B10T_FDX_MASK (0x40U)
#define SWITCH_PAGE_11_G_ANADV_ADV_B10T_FDX_SHIFT (6U)
#define SWITCH_PAGE_11_G_ANADV_ADV_B10T_MASK (0x20U)
#define SWITCH_PAGE_11_G_ANADV_ADV_B10T_SHIFT (5U)
#define SWITCH_PAGE_11_G_ANADV_PROTOCOL_SEL_MASK (0x1fU)
#define SWITCH_PAGE_11_G_ANADV_PROTOCOL_SEL_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_11_G_ANLPA_TYPE;
#define SWITCH_PAGE_11_G_ANLPA_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_PAGE_11_G_ANLPA_NEXT_PAGE_SHIFT (15U)
#define SWITCH_PAGE_11_G_ANLPA_ACKNOWLEDGE_MASK (0x4000U)
#define SWITCH_PAGE_11_G_ANLPA_ACKNOWLEDGE_SHIFT (14U)
#define SWITCH_PAGE_11_G_ANLPA_REMOTE_FAULT_MASK (0x2000U)
#define SWITCH_PAGE_11_G_ANLPA_REMOTE_FAULT_SHIFT (13U)
#define SWITCH_PAGE_11_G_ANLPA_RESERVED_1_MASK (0x1000U)
#define SWITCH_PAGE_11_G_ANLPA_RESERVED_1_SHIFT (12U)
#define SWITCH_PAGE_11_G_ANLPA_LK_PAR_ASYM_CAP_MASK (0x800U)
#define SWITCH_PAGE_11_G_ANLPA_LK_PAR_ASYM_CAP_SHIFT (11U)
#define SWITCH_PAGE_11_G_ANLPA_PAUSE_CAP_MASK (0x400U)
#define SWITCH_PAGE_11_G_ANLPA_PAUSE_CAP_SHIFT (10U)
#define SWITCH_PAGE_11_G_ANLPA_B100T4_CAP_MASK (0x200U)
#define SWITCH_PAGE_11_G_ANLPA_B100T4_CAP_SHIFT (9U)
#define SWITCH_PAGE_11_G_ANLPA_B100_TXFD_CAP_MASK (0x100U)
#define SWITCH_PAGE_11_G_ANLPA_B100_TXFD_CAP_SHIFT (8U)
#define SWITCH_PAGE_11_G_ANLPA_B100_TXHD_CAP_MASK (0x80U)
#define SWITCH_PAGE_11_G_ANLPA_B100_TXHD_CAP_SHIFT (7U)
#define SWITCH_PAGE_11_G_ANLPA_B10T_FD_CAP_MASK (0x40U)
#define SWITCH_PAGE_11_G_ANLPA_B10T_FD_CAP_SHIFT (6U)
#define SWITCH_PAGE_11_G_ANLPA_B10T_HD_CAP_MASK (0x20U)
#define SWITCH_PAGE_11_G_ANLPA_B10T_HD_CAP_SHIFT (5U)
#define SWITCH_PAGE_11_G_ANLPA_PROTOCOL_SEL_MASK (0x1fU)
#define SWITCH_PAGE_11_G_ANLPA_PROTOCOL_SEL_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_11_G_ANEXP_TYPE;
#define SWITCH_PAGE_11_G_ANEXP_RESERVED_1_MASK (0xff80U)
#define SWITCH_PAGE_11_G_ANEXP_RESERVED_1_SHIFT (7U)
#define SWITCH_PAGE_11_G_ANEXP_NEXT_ABLE_MASK (0x40U)
#define SWITCH_PAGE_11_G_ANEXP_NEXT_ABLE_SHIFT (6U)
#define SWITCH_PAGE_11_G_ANEXP_NEXT_PAGE_MASK (0x20U)
#define SWITCH_PAGE_11_G_ANEXP_NEXT_PAGE_SHIFT (5U)
#define SWITCH_PAGE_11_G_ANEXP_PAR_DET_FAIL_MASK (0x10U)
#define SWITCH_PAGE_11_G_ANEXP_PAR_DET_FAIL_SHIFT (4U)
#define SWITCH_PAGE_11_G_ANEXP_LP_NEXT_ABI_MASK (0x8U)
#define SWITCH_PAGE_11_G_ANEXP_LP_NEXT_ABI_SHIFT (3U)
#define SWITCH_PAGE_11_G_ANEXP_NEXT_ABI_MASK (0x4U)
#define SWITCH_PAGE_11_G_ANEXP_NEXT_ABI_SHIFT (2U)
#define SWITCH_PAGE_11_G_ANEXP_REC_MASK (0x2U)
#define SWITCH_PAGE_11_G_ANEXP_REC_SHIFT (1U)
#define SWITCH_PAGE_11_G_ANEXP_LP_AN_ABI_MASK (0x1U)
#define SWITCH_PAGE_11_G_ANEXP_LP_AN_ABI_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_11_G_ANNXP_TYPE;
#define SWITCH_PAGE_11_G_ANNXP_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_PAGE_11_G_ANNXP_NEXT_PAGE_SHIFT (15U)
#define SWITCH_PAGE_11_G_ANNXP_RESERVED_1_MASK (0x4000U)
#define SWITCH_PAGE_11_G_ANNXP_RESERVED_1_SHIFT (14U)
#define SWITCH_PAGE_11_G_ANNXP_MES_PAGE_MASK (0x2000U)
#define SWITCH_PAGE_11_G_ANNXP_MES_PAGE_SHIFT (13U)
#define SWITCH_PAGE_11_G_ANNXP_ACKNOWLEDGE_2_MASK (0x1000U)
#define SWITCH_PAGE_11_G_ANNXP_ACKNOWLEDGE_2_SHIFT (12U)
#define SWITCH_PAGE_11_G_ANNXP_TOGGLE_MASK (0x800U)
#define SWITCH_PAGE_11_G_ANNXP_TOGGLE_SHIFT (11U)
#define SWITCH_PAGE_11_G_ANNXP_CODE_FIELD_MASK (0x7ffU)
#define SWITCH_PAGE_11_G_ANNXP_CODE_FIELD_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_11_G_LPNXP_TYPE;
#define SWITCH_PAGE_11_G_LPNXP_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_PAGE_11_G_LPNXP_NEXT_PAGE_SHIFT (15U)
#define SWITCH_PAGE_11_G_LPNXP_ACK_MASK (0x4000U)
#define SWITCH_PAGE_11_G_LPNXP_ACK_SHIFT (14U)
#define SWITCH_PAGE_11_G_LPNXP_MES_PAGE_MASK (0x2000U)
#define SWITCH_PAGE_11_G_LPNXP_MES_PAGE_SHIFT (13U)
#define SWITCH_PAGE_11_G_LPNXP_ACKNOWLEDGE_2_MASK (0x1000U)
#define SWITCH_PAGE_11_G_LPNXP_ACKNOWLEDGE_2_SHIFT (12U)
#define SWITCH_PAGE_11_G_LPNXP_TOGGLE_MASK (0x800U)
#define SWITCH_PAGE_11_G_LPNXP_TOGGLE_SHIFT (11U)
#define SWITCH_PAGE_11_G_LPNXP_CODE_FIELD_MASK (0x7ffU)
#define SWITCH_PAGE_11_G_LPNXP_CODE_FIELD_SHIFT (0U)




typedef uint16_t SWITCH_P11GB1000C_TYPE;
#define SWITCH_P11GB1000C_PAGE_11_G_B1000T_CTL_TEST_MODE_MASK (0xe000U)
#define SWITCH_P11GB1000C_PAGE_11_G_B1000T_CTL_TEST_MODE_SHIFT (13U)
#define SWITCH_P11GB1000C_PAGE_11_G_B1000T_CTL_MAST_SLV_CONG_EN_MASK (0x1000U)
#define SWITCH_P11GB1000C_PAGE_11_G_B1000T_CTL_MAST_SLV_CONG_EN_SHIFT (12U)
#define SWITCH_P11GB1000C_P11GB1000CMSCV_MASK (0x800U)
#define SWITCH_P11GB1000C_P11GB1000CMSCV_SHIFT (11U)
#define SWITCH_P11GB1000C_PAGE_11_G_B1000T_CTL_REPEATER_DTE_MASK (0x400U)
#define SWITCH_P11GB1000C_PAGE_11_G_B1000T_CTL_REPEATER_DTE_SHIFT (10U)
#define SWITCH_P11GB1000C_PAGE_11_G_B1000T_CTL_ADV_B1000T_FD_MASK (0x200U)
#define SWITCH_P11GB1000C_PAGE_11_G_B1000T_CTL_ADV_B1000T_FD_SHIFT (9U)
#define SWITCH_P11GB1000C_PAGE_11_G_B1000T_CTL_ADV_B1000T_HD_MASK (0x100U)
#define SWITCH_P11GB1000C_PAGE_11_G_B1000T_CTL_ADV_B1000T_HD_SHIFT (8U)
#define SWITCH_P11GB1000C_PAGE_11_G_B1000T_CTL_RESERVED_MASK (0xffU)
#define SWITCH_P11GB1000C_PAGE_11_G_B1000T_CTL_RESERVED_SHIFT (0U)




typedef uint16_t SWITCH_P11GB1000S_TYPE;
#define SWITCH_P11GB1000S_P11GB1000SMSCF_MASK (0x8000U)
#define SWITCH_P11GB1000S_P11GB1000SMSCF_SHIFT (15U)
#define SWITCH_P11GB1000S_PAGE_11_G_B1000T_STS_MAST_SLV_CONG_STS_MASK (0x4000U)
#define SWITCH_P11GB1000S_PAGE_11_G_B1000T_STS_MAST_SLV_CONG_STS_SHIFT (14U)
#define SWITCH_P11GB1000S_PAGE_11_G_B1000T_STS_LOCAL_REC_STS_MASK (0x2000U)
#define SWITCH_P11GB1000S_PAGE_11_G_B1000T_STS_LOCAL_REC_STS_SHIFT (13U)
#define SWITCH_P11GB1000S_PAGE_11_G_B1000T_STS_REMOTE_REC_STS_MASK (0x1000U)
#define SWITCH_P11GB1000S_PAGE_11_G_B1000T_STS_REMOTE_REC_STS_SHIFT (12U)
#define SWITCH_P11GB1000S_PAGE_11_G_B1000T_STS_LP_B1000T_FD_CAP_MASK (0x800U)
#define SWITCH_P11GB1000S_PAGE_11_G_B1000T_STS_LP_B1000T_FD_CAP_SHIFT (11U)
#define SWITCH_P11GB1000S_PAGE_11_G_B1000T_STS_LP_B1000T_HD_CAP_MASK (0x400U)
#define SWITCH_P11GB1000S_PAGE_11_G_B1000T_STS_LP_B1000T_HD_CAP_SHIFT (10U)
#define SWITCH_P11GB1000S_PAGE_11_G_B1000T_STS_RESERVED_MASK (0x300U)
#define SWITCH_P11GB1000S_PAGE_11_G_B1000T_STS_RESERVED_SHIFT (8U)
#define SWITCH_P11GB1000S_PAGE_11_G_B1000T_STS_IDLE_ERR_CNT_MASK (0xffU)
#define SWITCH_P11GB1000S_PAGE_11_G_B1000T_STS_IDLE_ERR_CNT_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_11_G_EXT_STS_TYPE;
#define SWITCH_PAGE_11_G_EXT_STS_B1000X_FD_CAP_MASK (0x8000U)
#define SWITCH_PAGE_11_G_EXT_STS_B1000X_FD_CAP_SHIFT (15U)
#define SWITCH_PAGE_11_G_EXT_STS_B1000X_HD_CAP_MASK (0x4000U)
#define SWITCH_PAGE_11_G_EXT_STS_B1000X_HD_CAP_SHIFT (14U)
#define SWITCH_PAGE_11_G_EXT_STS_B1000T_FD_CAP_MASK (0x2000U)
#define SWITCH_PAGE_11_G_EXT_STS_B1000T_FD_CAP_SHIFT (13U)
#define SWITCH_PAGE_11_G_EXT_STS_B1000T_HD_CAP_MASK (0x1000U)
#define SWITCH_PAGE_11_G_EXT_STS_B1000T_HD_CAP_SHIFT (12U)
#define SWITCH_PAGE_11_G_EXT_STS_RESERVED_MASK (0xfffU)
#define SWITCH_PAGE_11_G_EXT_STS_RESERVED_SHIFT (0U)




typedef uint16_t SWITCH_P11GPEC_TYPE;
#define SWITCH_P11GPEC_PAGE_11_G_PHY_EXT_CTL_MAC_PHY_MODE_MASK (0x8000U)
#define SWITCH_P11GPEC_PAGE_11_G_PHY_EXT_CTL_MAC_PHY_MODE_SHIFT (15U)
#define SWITCH_P11GPEC_PAGE_11_G_PHY_EXT_CTL_DIS_AUTO_MDI_CROS_MASK (0x4000U)
#define SWITCH_P11GPEC_PAGE_11_G_PHY_EXT_CTL_DIS_AUTO_MDI_CROS_SHIFT (14U)
#define SWITCH_P11GPEC_PAGE_11_G_PHY_EXT_CTL_TRANSMIT_DIS_MASK (0x2000U)
#define SWITCH_P11GPEC_PAGE_11_G_PHY_EXT_CTL_TRANSMIT_DIS_SHIFT (13U)
#define SWITCH_P11GPEC_PAGE_11_G_PHY_EXT_CTL_INTERRUPT_DIS_MASK (0x1000U)
#define SWITCH_P11GPEC_PAGE_11_G_PHY_EXT_CTL_INTERRUPT_DIS_SHIFT (12U)
#define SWITCH_P11GPEC_PAGE_11_G_PHY_EXT_CTL_FORCE_INTERRUPT_MASK (0x800U)
#define SWITCH_P11GPEC_PAGE_11_G_PHY_EXT_CTL_FORCE_INTERRUPT_SHIFT (11U)
#define SWITCH_P11GPEC_PAGE_11_G_PHY_EXT_CTL_BYPASS_ENCODE_MASK (0x400U)
#define SWITCH_P11GPEC_PAGE_11_G_PHY_EXT_CTL_BYPASS_ENCODE_SHIFT (10U)
#define SWITCH_P11GPEC_PAGE_11_G_PHY_EXT_CTL_BYPASS_SCRAMBLER_MASK (0x200U)
#define SWITCH_P11GPEC_PAGE_11_G_PHY_EXT_CTL_BYPASS_SCRAMBLER_SHIFT (9U)
#define SWITCH_P11GPEC_PAGE_11_G_PHY_EXT_CTL_BYPASS_NRZI_MLT3_MASK (0x100U)
#define SWITCH_P11GPEC_PAGE_11_G_PHY_EXT_CTL_BYPASS_NRZI_MLT3_SHIFT (8U)
#define SWITCH_P11GPEC_PAGE_11_G_PHY_EXT_CTL_BYPASS_ALIGNMENT_MASK (0x80U)
#define SWITCH_P11GPEC_PAGE_11_G_PHY_EXT_CTL_BYPASS_ALIGNMENT_SHIFT (7U)
#define SWITCH_P11GPEC_PAGE_11_G_PHY_EXT_CTL_RST_SCRAMBLER_MASK (0x40U)
#define SWITCH_P11GPEC_PAGE_11_G_PHY_EXT_CTL_RST_SCRAMBLER_SHIFT (6U)
#define SWITCH_P11GPEC_PAGE_11_G_PHY_EXT_CTL_EN_LED_TRAFFIC_MOD_MASK (0x20U)
#define SWITCH_P11GPEC_PAGE_11_G_PHY_EXT_CTL_EN_LED_TRAFFIC_MOD_SHIFT (5U)
#define SWITCH_P11GPEC_PAGE_11_G_PHY_EXT_CTL_FORCE_LED_ON_MASK (0x10U)
#define SWITCH_P11GPEC_PAGE_11_G_PHY_EXT_CTL_FORCE_LED_ON_SHIFT (4U)
#define SWITCH_P11GPEC_PAGE_11_G_PHY_EXT_CTL_FORCE_LED_OFF_MASK (0x8U)
#define SWITCH_P11GPEC_PAGE_11_G_PHY_EXT_CTL_FORCE_LED_OFF_SHIFT (3U)
#define SWITCH_P11GPEC_PAGE_11_G_PHY_EXT_CTL_BLK_TXEN_MOD_MASK (0x4U)
#define SWITCH_P11GPEC_PAGE_11_G_PHY_EXT_CTL_BLK_TXEN_MOD_SHIFT (2U)
#define SWITCH_P11GPEC_PAGE_11_G_PHY_EXT_CTL_GMII_FIFO_MOD_MASK (0x2U)
#define SWITCH_P11GPEC_PAGE_11_G_PHY_EXT_CTL_GMII_FIFO_MOD_SHIFT (1U)
#define SWITCH_P11GPEC_P11GPECB1000PTF_MASK (0x1U)
#define SWITCH_P11GPEC_P11GPECB1000PTF_SHIFT (0U)




typedef uint16_t SWITCH_P11GPES_TYPE;
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_AN_PAGE_SEL_MISMATCH_MASK (0x8000U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_AN_PAGE_SEL_MISMATCH_SHIFT (15U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_WIRESPEED_DOWNGRADE_MASK (0x4000U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_WIRESPEED_DOWNGRADE_SHIFT (14U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_MDI_CROS_STATE_MASK (0x2000U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_MDI_CROS_STATE_SHIFT (13U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_INTERRUPT_STS_MASK (0x1000U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_INTERRUPT_STS_SHIFT (12U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_REMOTE_REC_STS_MASK (0x800U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_REMOTE_REC_STS_SHIFT (11U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_LOCAL_REC_STS_MASK (0x400U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_LOCAL_REC_STS_SHIFT (10U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_LOCK_MASK (0x200U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_LOCK_SHIFT (9U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_LINK_STS_MASK (0x100U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_LINK_STS_SHIFT (8U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_CRC_ERR_DET_MASK (0x80U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_CRC_ERR_DET_SHIFT (7U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_CARR_ERR_DET_MASK (0x40U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_CARR_ERR_DET_SHIFT (6U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_BAD_SSD_DET_MASK (0x20U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_BAD_SSD_DET_SHIFT (5U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_BAD_ESD_DET_MASK (0x10U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_BAD_ESD_DET_SHIFT (4U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_REC_ERR_DET_MASK (0x8U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_REC_ERR_DET_SHIFT (3U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_TRMIT_ERR_DET_MASK (0x4U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_TRMIT_ERR_DET_SHIFT (2U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_LCK_ERR_DET_MASK (0x2U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_LCK_ERR_DET_SHIFT (1U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_MLT3_ERR_DET_MASK (0x1U)
#define SWITCH_P11GPES_PAGE_11_G_PHY_EXT_STS_MLT3_ERR_DET_SHIFT (0U)




typedef uint16_t SWITCH_P11GREC_TYPE;
#define SWITCH_P11GREC_PAGE_11_G_REC_ERR_CNT_REC_ERR_CNT_MASK (0xffffU)
#define SWITCH_P11GREC_PAGE_11_G_REC_ERR_CNT_REC_ERR_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P11GFCC_TYPE;
#define SWITCH_P11GFCC_PAGE_11_G_FALSE_CARR_CNT_SERDES_BER_CNT_MASK (0xff00U)
#define SWITCH_P11GFCC_PAGE_11_G_FALSE_CARR_CNT_SERDES_BER_CNT_SHIFT (8U)
#define SWITCH_P11GFCC_PAGE_11_G_FALSE_CARR_CNT_REC_ERR_CNT_MASK (0xffU)
#define SWITCH_P11GFCC_PAGE_11_G_FALSE_CARR_CNT_REC_ERR_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P11GRNC_TYPE;
#define SWITCH_P11GRNC_P11GRNCLRNC_MASK (0xff00U)
#define SWITCH_P11GRNC_P11GRNCLRNC_SHIFT (8U)
#define SWITCH_P11GRNC_P11GRNCRRNC_MASK (0xffU)
#define SWITCH_P11GRNC_P11GRNCRRNC_SHIFT (0U)




typedef uint16_t SWITCH_P11GDC_TYPE;
#define SWITCH_P11GDC_PAGE_11_G_DSP_COEFFICIENT_DSP_COEFFICIENT_MASK (0xffffU)
#define SWITCH_P11GDC_PAGE_11_G_DSP_COEFFICIENT_DSP_COEFFICIENT_SHIFT (0U)




typedef uint16_t SWITCH_P11GDCA_TYPE;
#define SWITCH_P11GDCA_P11GDCAACC_MASK (0x8000U)
#define SWITCH_P11GDCA_P11GDCAACC_SHIFT (15U)
#define SWITCH_P11GDCA_PAGE_11_G_DSP_COEFFICIENT_ADDR_CHANNEL_SEL_MASK (0x6000U)
#define SWITCH_P11GDCA_PAGE_11_G_DSP_COEFFICIENT_ADDR_CHANNEL_SEL_SHIFT (13U)
#define SWITCH_P11GDCA_P11GDCAAFC_MASK (0x1000U)
#define SWITCH_P11GDCA_P11GDCAAFC_SHIFT (12U)
#define SWITCH_P11GDCA_PAGE_11_G_DSP_COEFFICIENT_ADDR_FILTER_SEL_MASK (0xf00U)
#define SWITCH_P11GDCA_PAGE_11_G_DSP_COEFFICIENT_ADDR_FILTER_SEL_SHIFT (8U)
#define SWITCH_P11GDCA_PAGE_11_G_DSP_COEFFICIENT_ADDR_TAP_NUM_MASK (0xffU)
#define SWITCH_P11GDCA_PAGE_11_G_DSP_COEFFICIENT_ADDR_TAP_NUM_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_11_G_AUX_CTL_TYPE;
#define SWITCH_PAGE_11_G_AUX_CTL_SHADOW_REG_MASK (0xffffU)
#define SWITCH_PAGE_11_G_AUX_CTL_SHADOW_REG_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_11_G_AUX_STS_TYPE;
#define SWITCH_PAGE_11_G_AUX_STS_STS_MASK (0xffffU)
#define SWITCH_PAGE_11_G_AUX_STS_STS_SHIFT (0U)




typedef uint16_t SWITCH_P11GIS_TYPE;
#define SWITCH_P11GIS_PAGE_11_G_INTERRUPT_STS_INTERRUPT_STS_MASK (0xffffU)
#define SWITCH_P11GIS_PAGE_11_G_INTERRUPT_STS_INTERRUPT_STS_SHIFT (0U)




typedef uint16_t SWITCH_P11GIM_TYPE;
#define SWITCH_P11GIM_PAGE_11_G_INTERRUPT_MSK_INTERRUPT_MSK_MASK (0xffffU)
#define SWITCH_P11GIM_PAGE_11_G_INTERRUPT_MSK_INTERRUPT_MSK_SHIFT (0U)




typedef uint16_t SWITCH_P11GMS_TYPE;
#define SWITCH_P11GMS_PAGE_11_G_MISC_SHADOW_INTERRUPT_MSK_MASK (0xffffU)
#define SWITCH_P11GMS_PAGE_11_G_MISC_SHADOW_INTERRUPT_MSK_SHIFT (0U)




typedef uint16_t SWITCH_P11GMSS_TYPE;
#define SWITCH_P11GMSS_PAGE_11_G_MASTER_SLAVE_SEED_SEED_MASK (0xffffU)
#define SWITCH_P11GMSS_PAGE_11_G_MASTER_SLAVE_SEED_SEED_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_11_G_TEST1_TYPE;
#define SWITCH_PAGE_11_G_TEST1_TEST_MASK (0xffffU)
#define SWITCH_PAGE_11_G_TEST1_TEST_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_11_G_TEST2_TYPE;
#define SWITCH_PAGE_11_G_TEST2_TEST_MASK (0xffffU)
#define SWITCH_PAGE_11_G_TEST2_TEST_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_12_G_MIICTL_TYPE;
#define SWITCH_PAGE_12_G_MIICTL_RESET_MASK (0x8000U)
#define SWITCH_PAGE_12_G_MIICTL_RESET_SHIFT (15U)
#define SWITCH_PAGE_12_G_MIICTL_LOOPBACK_MASK (0x4000U)
#define SWITCH_PAGE_12_G_MIICTL_LOOPBACK_SHIFT (14U)
#define SWITCH_PAGE_12_G_MIICTL_SPD_SEL_LSB_MASK (0x2000U)
#define SWITCH_PAGE_12_G_MIICTL_SPD_SEL_LSB_SHIFT (13U)
#define SWITCH_PAGE_12_G_MIICTL_AN_EN_MASK (0x1000U)
#define SWITCH_PAGE_12_G_MIICTL_AN_EN_SHIFT (12U)
#define SWITCH_PAGE_12_G_MIICTL_PWR_DOWN_MASK (0x800U)
#define SWITCH_PAGE_12_G_MIICTL_PWR_DOWN_SHIFT (11U)
#define SWITCH_PAGE_12_G_MIICTL_ISOLATE_MASK (0x400U)
#define SWITCH_PAGE_12_G_MIICTL_ISOLATE_SHIFT (10U)
#define SWITCH_PAGE_12_G_MIICTL_RE_AN_MASK (0x200U)
#define SWITCH_PAGE_12_G_MIICTL_RE_AN_SHIFT (9U)
#define SWITCH_PAGE_12_G_MIICTL_DUPLEX_MOD_MASK (0x100U)
#define SWITCH_PAGE_12_G_MIICTL_DUPLEX_MOD_SHIFT (8U)
#define SWITCH_PAGE_12_G_MIICTL_COL_TEST_MASK (0x80U)
#define SWITCH_PAGE_12_G_MIICTL_COL_TEST_SHIFT (7U)
#define SWITCH_PAGE_12_G_MIICTL_SPD_SEL_MSB_MASK (0x40U)
#define SWITCH_PAGE_12_G_MIICTL_SPD_SEL_MSB_SHIFT (6U)
#define SWITCH_PAGE_12_G_MIICTL_RESERVED_MASK (0x3fU)
#define SWITCH_PAGE_12_G_MIICTL_RESERVED_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_12_G_MIISTS_TYPE;
#define SWITCH_PAGE_12_G_MIISTS_B100T4_CAP_MASK (0x8000U)
#define SWITCH_PAGE_12_G_MIISTS_B100T4_CAP_SHIFT (15U)
#define SWITCH_PAGE_12_G_MIISTS_B100TX_FDX_CAP_MASK (0x4000U)
#define SWITCH_PAGE_12_G_MIISTS_B100TX_FDX_CAP_SHIFT (14U)
#define SWITCH_PAGE_12_G_MIISTS_B100TX_CAP_MASK (0x2000U)
#define SWITCH_PAGE_12_G_MIISTS_B100TX_CAP_SHIFT (13U)
#define SWITCH_PAGE_12_G_MIISTS_B10T_FDX_CAP_MASK (0x1000U)
#define SWITCH_PAGE_12_G_MIISTS_B10T_FDX_CAP_SHIFT (12U)
#define SWITCH_PAGE_12_G_MIISTS_B10T_CAP_MASK (0x800U)
#define SWITCH_PAGE_12_G_MIISTS_B10T_CAP_SHIFT (11U)
#define SWITCH_PAGE_12_G_MIISTS_B100T2_FD_CAP_MASK (0x400U)
#define SWITCH_PAGE_12_G_MIISTS_B100T2_FD_CAP_SHIFT (10U)
#define SWITCH_PAGE_12_G_MIISTS_B100T2_HD_CAP_MASK (0x200U)
#define SWITCH_PAGE_12_G_MIISTS_B100T2_HD_CAP_SHIFT (9U)
#define SWITCH_PAGE_12_G_MIISTS_EXT_STS_MASK (0x100U)
#define SWITCH_PAGE_12_G_MIISTS_EXT_STS_SHIFT (8U)
#define SWITCH_PAGE_12_G_MIISTS_RESERVED_MASK (0x80U)
#define SWITCH_PAGE_12_G_MIISTS_RESERVED_SHIFT (7U)
#define SWITCH_PAGE_12_G_MIISTS_MF_PRE_SUP_MASK (0x40U)
#define SWITCH_PAGE_12_G_MIISTS_MF_PRE_SUP_SHIFT (6U)
#define SWITCH_PAGE_12_G_MIISTS_AUTO_NEGO_COMP_MASK (0x20U)
#define SWITCH_PAGE_12_G_MIISTS_AUTO_NEGO_COMP_SHIFT (5U)
#define SWITCH_PAGE_12_G_MIISTS_REMOTE_FAULT_MASK (0x10U)
#define SWITCH_PAGE_12_G_MIISTS_REMOTE_FAULT_SHIFT (4U)
#define SWITCH_PAGE_12_G_MIISTS_AUTO_NEGO_CAP_MASK (0x8U)
#define SWITCH_PAGE_12_G_MIISTS_AUTO_NEGO_CAP_SHIFT (3U)
#define SWITCH_PAGE_12_G_MIISTS_LINK_STA_MASK (0x4U)
#define SWITCH_PAGE_12_G_MIISTS_LINK_STA_SHIFT (2U)
#define SWITCH_PAGE_12_G_MIISTS_JABBER_DET_MASK (0x2U)
#define SWITCH_PAGE_12_G_MIISTS_JABBER_DET_SHIFT (1U)
#define SWITCH_PAGE_12_G_MIISTS_EXT_CAP_MASK (0x1U)
#define SWITCH_PAGE_12_G_MIISTS_EXT_CAP_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_12_G_PHYIDH_TYPE;
#define SWITCH_PAGE_12_G_PHYIDH_OUI_MASK (0xffffU)
#define SWITCH_PAGE_12_G_PHYIDH_OUI_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_12_G_PHYIDL_TYPE;
#define SWITCH_PAGE_12_G_PHYIDL_OUI_MASK (0xfc00U)
#define SWITCH_PAGE_12_G_PHYIDL_OUI_SHIFT (10U)
#define SWITCH_PAGE_12_G_PHYIDL_MODEL_MASK (0x3f0U)
#define SWITCH_PAGE_12_G_PHYIDL_MODEL_SHIFT (4U)
#define SWITCH_PAGE_12_G_PHYIDL_REVISION_MASK (0xfU)
#define SWITCH_PAGE_12_G_PHYIDL_REVISION_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_12_G_ANADV_TYPE;
#define SWITCH_PAGE_12_G_ANADV_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_PAGE_12_G_ANADV_NEXT_PAGE_SHIFT (15U)
#define SWITCH_PAGE_12_G_ANADV_RESERVED_2_MASK (0x4000U)
#define SWITCH_PAGE_12_G_ANADV_RESERVED_2_SHIFT (14U)
#define SWITCH_PAGE_12_G_ANADV_REMOTE_FAULT_MASK (0x2000U)
#define SWITCH_PAGE_12_G_ANADV_REMOTE_FAULT_SHIFT (13U)
#define SWITCH_PAGE_12_G_ANADV_RESERVED_1_MASK (0x1000U)
#define SWITCH_PAGE_12_G_ANADV_RESERVED_1_SHIFT (12U)
#define SWITCH_PAGE_12_G_ANADV_ASY_PAUSE_MASK (0x800U)
#define SWITCH_PAGE_12_G_ANADV_ASY_PAUSE_SHIFT (11U)
#define SWITCH_PAGE_12_G_ANADV_ADV_PAUSE_CAP_MASK (0x400U)
#define SWITCH_PAGE_12_G_ANADV_ADV_PAUSE_CAP_SHIFT (10U)
#define SWITCH_PAGE_12_G_ANADV_B100T4_MASK (0x200U)
#define SWITCH_PAGE_12_G_ANADV_B100T4_SHIFT (9U)
#define SWITCH_PAGE_12_G_ANADV_ADV_B100_FDX_MASK (0x100U)
#define SWITCH_PAGE_12_G_ANADV_ADV_B100_FDX_SHIFT (8U)
#define SWITCH_PAGE_12_G_ANADV_ADV_B100X_MASK (0x80U)
#define SWITCH_PAGE_12_G_ANADV_ADV_B100X_SHIFT (7U)
#define SWITCH_PAGE_12_G_ANADV_ADV_B10T_FDX_MASK (0x40U)
#define SWITCH_PAGE_12_G_ANADV_ADV_B10T_FDX_SHIFT (6U)
#define SWITCH_PAGE_12_G_ANADV_ADV_B10T_MASK (0x20U)
#define SWITCH_PAGE_12_G_ANADV_ADV_B10T_SHIFT (5U)
#define SWITCH_PAGE_12_G_ANADV_PROTOCOL_SEL_MASK (0x1fU)
#define SWITCH_PAGE_12_G_ANADV_PROTOCOL_SEL_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_12_G_ANLPA_TYPE;
#define SWITCH_PAGE_12_G_ANLPA_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_PAGE_12_G_ANLPA_NEXT_PAGE_SHIFT (15U)
#define SWITCH_PAGE_12_G_ANLPA_ACKNOWLEDGE_MASK (0x4000U)
#define SWITCH_PAGE_12_G_ANLPA_ACKNOWLEDGE_SHIFT (14U)
#define SWITCH_PAGE_12_G_ANLPA_REMOTE_FAULT_MASK (0x2000U)
#define SWITCH_PAGE_12_G_ANLPA_REMOTE_FAULT_SHIFT (13U)
#define SWITCH_PAGE_12_G_ANLPA_RESERVED_1_MASK (0x1000U)
#define SWITCH_PAGE_12_G_ANLPA_RESERVED_1_SHIFT (12U)
#define SWITCH_PAGE_12_G_ANLPA_LK_PAR_ASYM_CAP_MASK (0x800U)
#define SWITCH_PAGE_12_G_ANLPA_LK_PAR_ASYM_CAP_SHIFT (11U)
#define SWITCH_PAGE_12_G_ANLPA_PAUSE_CAP_MASK (0x400U)
#define SWITCH_PAGE_12_G_ANLPA_PAUSE_CAP_SHIFT (10U)
#define SWITCH_PAGE_12_G_ANLPA_B100T4_CAP_MASK (0x200U)
#define SWITCH_PAGE_12_G_ANLPA_B100T4_CAP_SHIFT (9U)
#define SWITCH_PAGE_12_G_ANLPA_B100_TXFD_CAP_MASK (0x100U)
#define SWITCH_PAGE_12_G_ANLPA_B100_TXFD_CAP_SHIFT (8U)
#define SWITCH_PAGE_12_G_ANLPA_B100_TXHD_CAP_MASK (0x80U)
#define SWITCH_PAGE_12_G_ANLPA_B100_TXHD_CAP_SHIFT (7U)
#define SWITCH_PAGE_12_G_ANLPA_B10T_FD_CAP_MASK (0x40U)
#define SWITCH_PAGE_12_G_ANLPA_B10T_FD_CAP_SHIFT (6U)
#define SWITCH_PAGE_12_G_ANLPA_B10T_HD_CAP_MASK (0x20U)
#define SWITCH_PAGE_12_G_ANLPA_B10T_HD_CAP_SHIFT (5U)
#define SWITCH_PAGE_12_G_ANLPA_PROTOCOL_SEL_MASK (0x1fU)
#define SWITCH_PAGE_12_G_ANLPA_PROTOCOL_SEL_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_12_G_ANEXP_TYPE;
#define SWITCH_PAGE_12_G_ANEXP_RESERVED_1_MASK (0xff80U)
#define SWITCH_PAGE_12_G_ANEXP_RESERVED_1_SHIFT (7U)
#define SWITCH_PAGE_12_G_ANEXP_NEXT_ABLE_MASK (0x40U)
#define SWITCH_PAGE_12_G_ANEXP_NEXT_ABLE_SHIFT (6U)
#define SWITCH_PAGE_12_G_ANEXP_NEXT_PAGE_MASK (0x20U)
#define SWITCH_PAGE_12_G_ANEXP_NEXT_PAGE_SHIFT (5U)
#define SWITCH_PAGE_12_G_ANEXP_PAR_DET_FAIL_MASK (0x10U)
#define SWITCH_PAGE_12_G_ANEXP_PAR_DET_FAIL_SHIFT (4U)
#define SWITCH_PAGE_12_G_ANEXP_LP_NEXT_ABI_MASK (0x8U)
#define SWITCH_PAGE_12_G_ANEXP_LP_NEXT_ABI_SHIFT (3U)
#define SWITCH_PAGE_12_G_ANEXP_NEXT_ABI_MASK (0x4U)
#define SWITCH_PAGE_12_G_ANEXP_NEXT_ABI_SHIFT (2U)
#define SWITCH_PAGE_12_G_ANEXP_REC_MASK (0x2U)
#define SWITCH_PAGE_12_G_ANEXP_REC_SHIFT (1U)
#define SWITCH_PAGE_12_G_ANEXP_LP_AN_ABI_MASK (0x1U)
#define SWITCH_PAGE_12_G_ANEXP_LP_AN_ABI_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_12_G_ANNXP_TYPE;
#define SWITCH_PAGE_12_G_ANNXP_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_PAGE_12_G_ANNXP_NEXT_PAGE_SHIFT (15U)
#define SWITCH_PAGE_12_G_ANNXP_RESERVED_1_MASK (0x4000U)
#define SWITCH_PAGE_12_G_ANNXP_RESERVED_1_SHIFT (14U)
#define SWITCH_PAGE_12_G_ANNXP_MES_PAGE_MASK (0x2000U)
#define SWITCH_PAGE_12_G_ANNXP_MES_PAGE_SHIFT (13U)
#define SWITCH_PAGE_12_G_ANNXP_ACKNOWLEDGE_2_MASK (0x1000U)
#define SWITCH_PAGE_12_G_ANNXP_ACKNOWLEDGE_2_SHIFT (12U)
#define SWITCH_PAGE_12_G_ANNXP_TOGGLE_MASK (0x800U)
#define SWITCH_PAGE_12_G_ANNXP_TOGGLE_SHIFT (11U)
#define SWITCH_PAGE_12_G_ANNXP_CODE_FIELD_MASK (0x7ffU)
#define SWITCH_PAGE_12_G_ANNXP_CODE_FIELD_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_12_G_LPNXP_TYPE;
#define SWITCH_PAGE_12_G_LPNXP_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_PAGE_12_G_LPNXP_NEXT_PAGE_SHIFT (15U)
#define SWITCH_PAGE_12_G_LPNXP_ACK_MASK (0x4000U)
#define SWITCH_PAGE_12_G_LPNXP_ACK_SHIFT (14U)
#define SWITCH_PAGE_12_G_LPNXP_MES_PAGE_MASK (0x2000U)
#define SWITCH_PAGE_12_G_LPNXP_MES_PAGE_SHIFT (13U)
#define SWITCH_PAGE_12_G_LPNXP_ACKNOWLEDGE_2_MASK (0x1000U)
#define SWITCH_PAGE_12_G_LPNXP_ACKNOWLEDGE_2_SHIFT (12U)
#define SWITCH_PAGE_12_G_LPNXP_TOGGLE_MASK (0x800U)
#define SWITCH_PAGE_12_G_LPNXP_TOGGLE_SHIFT (11U)
#define SWITCH_PAGE_12_G_LPNXP_CODE_FIELD_MASK (0x7ffU)
#define SWITCH_PAGE_12_G_LPNXP_CODE_FIELD_SHIFT (0U)




typedef uint16_t SWITCH_P12GB1000C_TYPE;
#define SWITCH_P12GB1000C_PAGE_12_G_B1000T_CTL_TEST_MODE_MASK (0xe000U)
#define SWITCH_P12GB1000C_PAGE_12_G_B1000T_CTL_TEST_MODE_SHIFT (13U)
#define SWITCH_P12GB1000C_PAGE_12_G_B1000T_CTL_MAST_SLV_CONG_EN_MASK (0x1000U)
#define SWITCH_P12GB1000C_PAGE_12_G_B1000T_CTL_MAST_SLV_CONG_EN_SHIFT (12U)
#define SWITCH_P12GB1000C_P12GB1000CMSCV_MASK (0x800U)
#define SWITCH_P12GB1000C_P12GB1000CMSCV_SHIFT (11U)
#define SWITCH_P12GB1000C_PAGE_12_G_B1000T_CTL_REPEATER_DTE_MASK (0x400U)
#define SWITCH_P12GB1000C_PAGE_12_G_B1000T_CTL_REPEATER_DTE_SHIFT (10U)
#define SWITCH_P12GB1000C_PAGE_12_G_B1000T_CTL_ADV_B1000T_FD_MASK (0x200U)
#define SWITCH_P12GB1000C_PAGE_12_G_B1000T_CTL_ADV_B1000T_FD_SHIFT (9U)
#define SWITCH_P12GB1000C_PAGE_12_G_B1000T_CTL_ADV_B1000T_HD_MASK (0x100U)
#define SWITCH_P12GB1000C_PAGE_12_G_B1000T_CTL_ADV_B1000T_HD_SHIFT (8U)
#define SWITCH_P12GB1000C_PAGE_12_G_B1000T_CTL_RESERVED_MASK (0xffU)
#define SWITCH_P12GB1000C_PAGE_12_G_B1000T_CTL_RESERVED_SHIFT (0U)




typedef uint16_t SWITCH_P12GB1000S_TYPE;
#define SWITCH_P12GB1000S_P12GB1000SMSCF_MASK (0x8000U)
#define SWITCH_P12GB1000S_P12GB1000SMSCF_SHIFT (15U)
#define SWITCH_P12GB1000S_PAGE_12_G_B1000T_STS_MAST_SLV_CONG_STS_MASK (0x4000U)
#define SWITCH_P12GB1000S_PAGE_12_G_B1000T_STS_MAST_SLV_CONG_STS_SHIFT (14U)
#define SWITCH_P12GB1000S_PAGE_12_G_B1000T_STS_LOCAL_REC_STS_MASK (0x2000U)
#define SWITCH_P12GB1000S_PAGE_12_G_B1000T_STS_LOCAL_REC_STS_SHIFT (13U)
#define SWITCH_P12GB1000S_PAGE_12_G_B1000T_STS_REMOTE_REC_STS_MASK (0x1000U)
#define SWITCH_P12GB1000S_PAGE_12_G_B1000T_STS_REMOTE_REC_STS_SHIFT (12U)
#define SWITCH_P12GB1000S_PAGE_12_G_B1000T_STS_LP_B1000T_FD_CAP_MASK (0x800U)
#define SWITCH_P12GB1000S_PAGE_12_G_B1000T_STS_LP_B1000T_FD_CAP_SHIFT (11U)
#define SWITCH_P12GB1000S_PAGE_12_G_B1000T_STS_LP_B1000T_HD_CAP_MASK (0x400U)
#define SWITCH_P12GB1000S_PAGE_12_G_B1000T_STS_LP_B1000T_HD_CAP_SHIFT (10U)
#define SWITCH_P12GB1000S_PAGE_12_G_B1000T_STS_RESERVED_MASK (0x300U)
#define SWITCH_P12GB1000S_PAGE_12_G_B1000T_STS_RESERVED_SHIFT (8U)
#define SWITCH_P12GB1000S_PAGE_12_G_B1000T_STS_IDLE_ERR_CNT_MASK (0xffU)
#define SWITCH_P12GB1000S_PAGE_12_G_B1000T_STS_IDLE_ERR_CNT_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_12_G_EXT_STS_TYPE;
#define SWITCH_PAGE_12_G_EXT_STS_B1000X_FD_CAP_MASK (0x8000U)
#define SWITCH_PAGE_12_G_EXT_STS_B1000X_FD_CAP_SHIFT (15U)
#define SWITCH_PAGE_12_G_EXT_STS_B1000X_HD_CAP_MASK (0x4000U)
#define SWITCH_PAGE_12_G_EXT_STS_B1000X_HD_CAP_SHIFT (14U)
#define SWITCH_PAGE_12_G_EXT_STS_B1000T_FD_CAP_MASK (0x2000U)
#define SWITCH_PAGE_12_G_EXT_STS_B1000T_FD_CAP_SHIFT (13U)
#define SWITCH_PAGE_12_G_EXT_STS_B1000T_HD_CAP_MASK (0x1000U)
#define SWITCH_PAGE_12_G_EXT_STS_B1000T_HD_CAP_SHIFT (12U)
#define SWITCH_PAGE_12_G_EXT_STS_RESERVED_MASK (0xfffU)
#define SWITCH_PAGE_12_G_EXT_STS_RESERVED_SHIFT (0U)




typedef uint16_t SWITCH_P12GPEC_TYPE;
#define SWITCH_P12GPEC_PAGE_12_G_PHY_EXT_CTL_MAC_PHY_MODE_MASK (0x8000U)
#define SWITCH_P12GPEC_PAGE_12_G_PHY_EXT_CTL_MAC_PHY_MODE_SHIFT (15U)
#define SWITCH_P12GPEC_PAGE_12_G_PHY_EXT_CTL_DIS_AUTO_MDI_CROS_MASK (0x4000U)
#define SWITCH_P12GPEC_PAGE_12_G_PHY_EXT_CTL_DIS_AUTO_MDI_CROS_SHIFT (14U)
#define SWITCH_P12GPEC_PAGE_12_G_PHY_EXT_CTL_TRANSMIT_DIS_MASK (0x2000U)
#define SWITCH_P12GPEC_PAGE_12_G_PHY_EXT_CTL_TRANSMIT_DIS_SHIFT (13U)
#define SWITCH_P12GPEC_PAGE_12_G_PHY_EXT_CTL_INTERRUPT_DIS_MASK (0x1000U)
#define SWITCH_P12GPEC_PAGE_12_G_PHY_EXT_CTL_INTERRUPT_DIS_SHIFT (12U)
#define SWITCH_P12GPEC_PAGE_12_G_PHY_EXT_CTL_FORCE_INTERRUPT_MASK (0x800U)
#define SWITCH_P12GPEC_PAGE_12_G_PHY_EXT_CTL_FORCE_INTERRUPT_SHIFT (11U)
#define SWITCH_P12GPEC_PAGE_12_G_PHY_EXT_CTL_BYPASS_ENCODE_MASK (0x400U)
#define SWITCH_P12GPEC_PAGE_12_G_PHY_EXT_CTL_BYPASS_ENCODE_SHIFT (10U)
#define SWITCH_P12GPEC_PAGE_12_G_PHY_EXT_CTL_BYPASS_SCRAMBLER_MASK (0x200U)
#define SWITCH_P12GPEC_PAGE_12_G_PHY_EXT_CTL_BYPASS_SCRAMBLER_SHIFT (9U)
#define SWITCH_P12GPEC_PAGE_12_G_PHY_EXT_CTL_BYPASS_NRZI_MLT3_MASK (0x100U)
#define SWITCH_P12GPEC_PAGE_12_G_PHY_EXT_CTL_BYPASS_NRZI_MLT3_SHIFT (8U)
#define SWITCH_P12GPEC_PAGE_12_G_PHY_EXT_CTL_BYPASS_ALIGNMENT_MASK (0x80U)
#define SWITCH_P12GPEC_PAGE_12_G_PHY_EXT_CTL_BYPASS_ALIGNMENT_SHIFT (7U)
#define SWITCH_P12GPEC_PAGE_12_G_PHY_EXT_CTL_RST_SCRAMBLER_MASK (0x40U)
#define SWITCH_P12GPEC_PAGE_12_G_PHY_EXT_CTL_RST_SCRAMBLER_SHIFT (6U)
#define SWITCH_P12GPEC_PAGE_12_G_PHY_EXT_CTL_EN_LED_TRAFFIC_MOD_MASK (0x20U)
#define SWITCH_P12GPEC_PAGE_12_G_PHY_EXT_CTL_EN_LED_TRAFFIC_MOD_SHIFT (5U)
#define SWITCH_P12GPEC_PAGE_12_G_PHY_EXT_CTL_FORCE_LED_ON_MASK (0x10U)
#define SWITCH_P12GPEC_PAGE_12_G_PHY_EXT_CTL_FORCE_LED_ON_SHIFT (4U)
#define SWITCH_P12GPEC_PAGE_12_G_PHY_EXT_CTL_FORCE_LED_OFF_MASK (0x8U)
#define SWITCH_P12GPEC_PAGE_12_G_PHY_EXT_CTL_FORCE_LED_OFF_SHIFT (3U)
#define SWITCH_P12GPEC_PAGE_12_G_PHY_EXT_CTL_BLK_TXEN_MOD_MASK (0x4U)
#define SWITCH_P12GPEC_PAGE_12_G_PHY_EXT_CTL_BLK_TXEN_MOD_SHIFT (2U)
#define SWITCH_P12GPEC_PAGE_12_G_PHY_EXT_CTL_GMII_FIFO_MOD_MASK (0x2U)
#define SWITCH_P12GPEC_PAGE_12_G_PHY_EXT_CTL_GMII_FIFO_MOD_SHIFT (1U)
#define SWITCH_P12GPEC_P12GPECB1000PTF_MASK (0x1U)
#define SWITCH_P12GPEC_P12GPECB1000PTF_SHIFT (0U)




typedef uint16_t SWITCH_P12GPES_TYPE;
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_AN_PAGE_SEL_MISMATCH_MASK (0x8000U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_AN_PAGE_SEL_MISMATCH_SHIFT (15U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_WIRESPEED_DOWNGRADE_MASK (0x4000U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_WIRESPEED_DOWNGRADE_SHIFT (14U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_MDI_CROS_STATE_MASK (0x2000U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_MDI_CROS_STATE_SHIFT (13U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_INTERRUPT_STS_MASK (0x1000U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_INTERRUPT_STS_SHIFT (12U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_REMOTE_REC_STS_MASK (0x800U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_REMOTE_REC_STS_SHIFT (11U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_LOCAL_REC_STS_MASK (0x400U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_LOCAL_REC_STS_SHIFT (10U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_LOCK_MASK (0x200U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_LOCK_SHIFT (9U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_LINK_STS_MASK (0x100U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_LINK_STS_SHIFT (8U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_CRC_ERR_DET_MASK (0x80U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_CRC_ERR_DET_SHIFT (7U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_CARR_ERR_DET_MASK (0x40U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_CARR_ERR_DET_SHIFT (6U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_BAD_SSD_DET_MASK (0x20U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_BAD_SSD_DET_SHIFT (5U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_BAD_ESD_DET_MASK (0x10U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_BAD_ESD_DET_SHIFT (4U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_REC_ERR_DET_MASK (0x8U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_REC_ERR_DET_SHIFT (3U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_TRMIT_ERR_DET_MASK (0x4U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_TRMIT_ERR_DET_SHIFT (2U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_LCK_ERR_DET_MASK (0x2U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_LCK_ERR_DET_SHIFT (1U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_MLT3_ERR_DET_MASK (0x1U)
#define SWITCH_P12GPES_PAGE_12_G_PHY_EXT_STS_MLT3_ERR_DET_SHIFT (0U)




typedef uint16_t SWITCH_P12GREC_TYPE;
#define SWITCH_P12GREC_PAGE_12_G_REC_ERR_CNT_REC_ERR_CNT_MASK (0xffffU)
#define SWITCH_P12GREC_PAGE_12_G_REC_ERR_CNT_REC_ERR_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P12GFCC_TYPE;
#define SWITCH_P12GFCC_PAGE_12_G_FALSE_CARR_CNT_SERDES_BER_CNT_MASK (0xff00U)
#define SWITCH_P12GFCC_PAGE_12_G_FALSE_CARR_CNT_SERDES_BER_CNT_SHIFT (8U)
#define SWITCH_P12GFCC_PAGE_12_G_FALSE_CARR_CNT_REC_ERR_CNT_MASK (0xffU)
#define SWITCH_P12GFCC_PAGE_12_G_FALSE_CARR_CNT_REC_ERR_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P12GRNC_TYPE;
#define SWITCH_P12GRNC_P12GRNCLRNC_MASK (0xff00U)
#define SWITCH_P12GRNC_P12GRNCLRNC_SHIFT (8U)
#define SWITCH_P12GRNC_P12GRNCRRNC_MASK (0xffU)
#define SWITCH_P12GRNC_P12GRNCRRNC_SHIFT (0U)




typedef uint16_t SWITCH_P12GDC_TYPE;
#define SWITCH_P12GDC_PAGE_12_G_DSP_COEFFICIENT_DSP_COEFFICIENT_MASK (0xffffU)
#define SWITCH_P12GDC_PAGE_12_G_DSP_COEFFICIENT_DSP_COEFFICIENT_SHIFT (0U)




typedef uint16_t SWITCH_P12GDCA_TYPE;
#define SWITCH_P12GDCA_P12GDCAACC_MASK (0x8000U)
#define SWITCH_P12GDCA_P12GDCAACC_SHIFT (15U)
#define SWITCH_P12GDCA_PAGE_12_G_DSP_COEFFICIENT_ADDR_CHANNEL_SEL_MASK (0x6000U)
#define SWITCH_P12GDCA_PAGE_12_G_DSP_COEFFICIENT_ADDR_CHANNEL_SEL_SHIFT (13U)
#define SWITCH_P12GDCA_P12GDCAAFC_MASK (0x1000U)
#define SWITCH_P12GDCA_P12GDCAAFC_SHIFT (12U)
#define SWITCH_P12GDCA_PAGE_12_G_DSP_COEFFICIENT_ADDR_FILTER_SEL_MASK (0xf00U)
#define SWITCH_P12GDCA_PAGE_12_G_DSP_COEFFICIENT_ADDR_FILTER_SEL_SHIFT (8U)
#define SWITCH_P12GDCA_PAGE_12_G_DSP_COEFFICIENT_ADDR_TAP_NUM_MASK (0xffU)
#define SWITCH_P12GDCA_PAGE_12_G_DSP_COEFFICIENT_ADDR_TAP_NUM_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_12_G_AUX_CTL_TYPE;
#define SWITCH_PAGE_12_G_AUX_CTL_SHADOW_REG_MASK (0xffffU)
#define SWITCH_PAGE_12_G_AUX_CTL_SHADOW_REG_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_12_G_AUX_STS_TYPE;
#define SWITCH_PAGE_12_G_AUX_STS_STS_MASK (0xffffU)
#define SWITCH_PAGE_12_G_AUX_STS_STS_SHIFT (0U)




typedef uint16_t SWITCH_P12GIS_TYPE;
#define SWITCH_P12GIS_PAGE_12_G_INTERRUPT_STS_INTERRUPT_STS_MASK (0xffffU)
#define SWITCH_P12GIS_PAGE_12_G_INTERRUPT_STS_INTERRUPT_STS_SHIFT (0U)




typedef uint16_t SWITCH_P12GIM_TYPE;
#define SWITCH_P12GIM_PAGE_12_G_INTERRUPT_MSK_INTERRUPT_MSK_MASK (0xffffU)
#define SWITCH_P12GIM_PAGE_12_G_INTERRUPT_MSK_INTERRUPT_MSK_SHIFT (0U)




typedef uint16_t SWITCH_P12GMS_TYPE;
#define SWITCH_P12GMS_PAGE_12_G_MISC_SHADOW_INTERRUPT_MSK_MASK (0xffffU)
#define SWITCH_P12GMS_PAGE_12_G_MISC_SHADOW_INTERRUPT_MSK_SHIFT (0U)




typedef uint16_t SWITCH_P12GMSS_TYPE;
#define SWITCH_P12GMSS_PAGE_12_G_MASTER_SLAVE_SEED_SEED_MASK (0xffffU)
#define SWITCH_P12GMSS_PAGE_12_G_MASTER_SLAVE_SEED_SEED_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_12_G_TEST1_TYPE;
#define SWITCH_PAGE_12_G_TEST1_TEST_MASK (0xffffU)
#define SWITCH_PAGE_12_G_TEST1_TEST_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_12_G_TEST2_TYPE;
#define SWITCH_PAGE_12_G_TEST2_TEST_MASK (0xffffU)
#define SWITCH_PAGE_12_G_TEST2_TEST_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_13_G_MIICTL_TYPE;
#define SWITCH_PAGE_13_G_MIICTL_RESET_MASK (0x8000U)
#define SWITCH_PAGE_13_G_MIICTL_RESET_SHIFT (15U)
#define SWITCH_PAGE_13_G_MIICTL_LOOPBACK_MASK (0x4000U)
#define SWITCH_PAGE_13_G_MIICTL_LOOPBACK_SHIFT (14U)
#define SWITCH_PAGE_13_G_MIICTL_SPD_SEL_LSB_MASK (0x2000U)
#define SWITCH_PAGE_13_G_MIICTL_SPD_SEL_LSB_SHIFT (13U)
#define SWITCH_PAGE_13_G_MIICTL_AN_EN_MASK (0x1000U)
#define SWITCH_PAGE_13_G_MIICTL_AN_EN_SHIFT (12U)
#define SWITCH_PAGE_13_G_MIICTL_PWR_DOWN_MASK (0x800U)
#define SWITCH_PAGE_13_G_MIICTL_PWR_DOWN_SHIFT (11U)
#define SWITCH_PAGE_13_G_MIICTL_ISOLATE_MASK (0x400U)
#define SWITCH_PAGE_13_G_MIICTL_ISOLATE_SHIFT (10U)
#define SWITCH_PAGE_13_G_MIICTL_RE_AN_MASK (0x200U)
#define SWITCH_PAGE_13_G_MIICTL_RE_AN_SHIFT (9U)
#define SWITCH_PAGE_13_G_MIICTL_DUPLEX_MOD_MASK (0x100U)
#define SWITCH_PAGE_13_G_MIICTL_DUPLEX_MOD_SHIFT (8U)
#define SWITCH_PAGE_13_G_MIICTL_COL_TEST_MASK (0x80U)
#define SWITCH_PAGE_13_G_MIICTL_COL_TEST_SHIFT (7U)
#define SWITCH_PAGE_13_G_MIICTL_SPD_SEL_MSB_MASK (0x40U)
#define SWITCH_PAGE_13_G_MIICTL_SPD_SEL_MSB_SHIFT (6U)
#define SWITCH_PAGE_13_G_MIICTL_RESERVED_MASK (0x3fU)
#define SWITCH_PAGE_13_G_MIICTL_RESERVED_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_13_G_MIISTS_TYPE;
#define SWITCH_PAGE_13_G_MIISTS_B100T4_CAP_MASK (0x8000U)
#define SWITCH_PAGE_13_G_MIISTS_B100T4_CAP_SHIFT (15U)
#define SWITCH_PAGE_13_G_MIISTS_B100TX_FDX_CAP_MASK (0x4000U)
#define SWITCH_PAGE_13_G_MIISTS_B100TX_FDX_CAP_SHIFT (14U)
#define SWITCH_PAGE_13_G_MIISTS_B100TX_CAP_MASK (0x2000U)
#define SWITCH_PAGE_13_G_MIISTS_B100TX_CAP_SHIFT (13U)
#define SWITCH_PAGE_13_G_MIISTS_B10T_FDX_CAP_MASK (0x1000U)
#define SWITCH_PAGE_13_G_MIISTS_B10T_FDX_CAP_SHIFT (12U)
#define SWITCH_PAGE_13_G_MIISTS_B10T_CAP_MASK (0x800U)
#define SWITCH_PAGE_13_G_MIISTS_B10T_CAP_SHIFT (11U)
#define SWITCH_PAGE_13_G_MIISTS_B100T2_FD_CAP_MASK (0x400U)
#define SWITCH_PAGE_13_G_MIISTS_B100T2_FD_CAP_SHIFT (10U)
#define SWITCH_PAGE_13_G_MIISTS_B100T2_HD_CAP_MASK (0x200U)
#define SWITCH_PAGE_13_G_MIISTS_B100T2_HD_CAP_SHIFT (9U)
#define SWITCH_PAGE_13_G_MIISTS_EXT_STS_MASK (0x100U)
#define SWITCH_PAGE_13_G_MIISTS_EXT_STS_SHIFT (8U)
#define SWITCH_PAGE_13_G_MIISTS_RESERVED_MASK (0x80U)
#define SWITCH_PAGE_13_G_MIISTS_RESERVED_SHIFT (7U)
#define SWITCH_PAGE_13_G_MIISTS_MF_PRE_SUP_MASK (0x40U)
#define SWITCH_PAGE_13_G_MIISTS_MF_PRE_SUP_SHIFT (6U)
#define SWITCH_PAGE_13_G_MIISTS_AUTO_NEGO_COMP_MASK (0x20U)
#define SWITCH_PAGE_13_G_MIISTS_AUTO_NEGO_COMP_SHIFT (5U)
#define SWITCH_PAGE_13_G_MIISTS_REMOTE_FAULT_MASK (0x10U)
#define SWITCH_PAGE_13_G_MIISTS_REMOTE_FAULT_SHIFT (4U)
#define SWITCH_PAGE_13_G_MIISTS_AUTO_NEGO_CAP_MASK (0x8U)
#define SWITCH_PAGE_13_G_MIISTS_AUTO_NEGO_CAP_SHIFT (3U)
#define SWITCH_PAGE_13_G_MIISTS_LINK_STA_MASK (0x4U)
#define SWITCH_PAGE_13_G_MIISTS_LINK_STA_SHIFT (2U)
#define SWITCH_PAGE_13_G_MIISTS_JABBER_DET_MASK (0x2U)
#define SWITCH_PAGE_13_G_MIISTS_JABBER_DET_SHIFT (1U)
#define SWITCH_PAGE_13_G_MIISTS_EXT_CAP_MASK (0x1U)
#define SWITCH_PAGE_13_G_MIISTS_EXT_CAP_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_13_G_PHYIDH_TYPE;
#define SWITCH_PAGE_13_G_PHYIDH_OUI_MASK (0xffffU)
#define SWITCH_PAGE_13_G_PHYIDH_OUI_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_13_G_PHYIDL_TYPE;
#define SWITCH_PAGE_13_G_PHYIDL_OUI_MASK (0xfc00U)
#define SWITCH_PAGE_13_G_PHYIDL_OUI_SHIFT (10U)
#define SWITCH_PAGE_13_G_PHYIDL_MODEL_MASK (0x3f0U)
#define SWITCH_PAGE_13_G_PHYIDL_MODEL_SHIFT (4U)
#define SWITCH_PAGE_13_G_PHYIDL_REVISION_MASK (0xfU)
#define SWITCH_PAGE_13_G_PHYIDL_REVISION_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_13_G_ANADV_TYPE;
#define SWITCH_PAGE_13_G_ANADV_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_PAGE_13_G_ANADV_NEXT_PAGE_SHIFT (15U)
#define SWITCH_PAGE_13_G_ANADV_RESERVED_2_MASK (0x4000U)
#define SWITCH_PAGE_13_G_ANADV_RESERVED_2_SHIFT (14U)
#define SWITCH_PAGE_13_G_ANADV_REMOTE_FAULT_MASK (0x2000U)
#define SWITCH_PAGE_13_G_ANADV_REMOTE_FAULT_SHIFT (13U)
#define SWITCH_PAGE_13_G_ANADV_RESERVED_1_MASK (0x1000U)
#define SWITCH_PAGE_13_G_ANADV_RESERVED_1_SHIFT (12U)
#define SWITCH_PAGE_13_G_ANADV_ASY_PAUSE_MASK (0x800U)
#define SWITCH_PAGE_13_G_ANADV_ASY_PAUSE_SHIFT (11U)
#define SWITCH_PAGE_13_G_ANADV_ADV_PAUSE_CAP_MASK (0x400U)
#define SWITCH_PAGE_13_G_ANADV_ADV_PAUSE_CAP_SHIFT (10U)
#define SWITCH_PAGE_13_G_ANADV_B100T4_MASK (0x200U)
#define SWITCH_PAGE_13_G_ANADV_B100T4_SHIFT (9U)
#define SWITCH_PAGE_13_G_ANADV_ADV_B100_FDX_MASK (0x100U)
#define SWITCH_PAGE_13_G_ANADV_ADV_B100_FDX_SHIFT (8U)
#define SWITCH_PAGE_13_G_ANADV_ADV_B100X_MASK (0x80U)
#define SWITCH_PAGE_13_G_ANADV_ADV_B100X_SHIFT (7U)
#define SWITCH_PAGE_13_G_ANADV_ADV_B10T_FDX_MASK (0x40U)
#define SWITCH_PAGE_13_G_ANADV_ADV_B10T_FDX_SHIFT (6U)
#define SWITCH_PAGE_13_G_ANADV_ADV_B10T_MASK (0x20U)
#define SWITCH_PAGE_13_G_ANADV_ADV_B10T_SHIFT (5U)
#define SWITCH_PAGE_13_G_ANADV_PROTOCOL_SEL_MASK (0x1fU)
#define SWITCH_PAGE_13_G_ANADV_PROTOCOL_SEL_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_13_G_ANLPA_TYPE;
#define SWITCH_PAGE_13_G_ANLPA_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_PAGE_13_G_ANLPA_NEXT_PAGE_SHIFT (15U)
#define SWITCH_PAGE_13_G_ANLPA_ACKNOWLEDGE_MASK (0x4000U)
#define SWITCH_PAGE_13_G_ANLPA_ACKNOWLEDGE_SHIFT (14U)
#define SWITCH_PAGE_13_G_ANLPA_REMOTE_FAULT_MASK (0x2000U)
#define SWITCH_PAGE_13_G_ANLPA_REMOTE_FAULT_SHIFT (13U)
#define SWITCH_PAGE_13_G_ANLPA_RESERVED_1_MASK (0x1000U)
#define SWITCH_PAGE_13_G_ANLPA_RESERVED_1_SHIFT (12U)
#define SWITCH_PAGE_13_G_ANLPA_LK_PAR_ASYM_CAP_MASK (0x800U)
#define SWITCH_PAGE_13_G_ANLPA_LK_PAR_ASYM_CAP_SHIFT (11U)
#define SWITCH_PAGE_13_G_ANLPA_PAUSE_CAP_MASK (0x400U)
#define SWITCH_PAGE_13_G_ANLPA_PAUSE_CAP_SHIFT (10U)
#define SWITCH_PAGE_13_G_ANLPA_B100T4_CAP_MASK (0x200U)
#define SWITCH_PAGE_13_G_ANLPA_B100T4_CAP_SHIFT (9U)
#define SWITCH_PAGE_13_G_ANLPA_B100_TXFD_CAP_MASK (0x100U)
#define SWITCH_PAGE_13_G_ANLPA_B100_TXFD_CAP_SHIFT (8U)
#define SWITCH_PAGE_13_G_ANLPA_B100_TXHD_CAP_MASK (0x80U)
#define SWITCH_PAGE_13_G_ANLPA_B100_TXHD_CAP_SHIFT (7U)
#define SWITCH_PAGE_13_G_ANLPA_B10T_FD_CAP_MASK (0x40U)
#define SWITCH_PAGE_13_G_ANLPA_B10T_FD_CAP_SHIFT (6U)
#define SWITCH_PAGE_13_G_ANLPA_B10T_HD_CAP_MASK (0x20U)
#define SWITCH_PAGE_13_G_ANLPA_B10T_HD_CAP_SHIFT (5U)
#define SWITCH_PAGE_13_G_ANLPA_PROTOCOL_SEL_MASK (0x1fU)
#define SWITCH_PAGE_13_G_ANLPA_PROTOCOL_SEL_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_13_G_ANEXP_TYPE;
#define SWITCH_PAGE_13_G_ANEXP_RESERVED_1_MASK (0xff80U)
#define SWITCH_PAGE_13_G_ANEXP_RESERVED_1_SHIFT (7U)
#define SWITCH_PAGE_13_G_ANEXP_NEXT_ABLE_MASK (0x40U)
#define SWITCH_PAGE_13_G_ANEXP_NEXT_ABLE_SHIFT (6U)
#define SWITCH_PAGE_13_G_ANEXP_NEXT_PAGE_MASK (0x20U)
#define SWITCH_PAGE_13_G_ANEXP_NEXT_PAGE_SHIFT (5U)
#define SWITCH_PAGE_13_G_ANEXP_PAR_DET_FAIL_MASK (0x10U)
#define SWITCH_PAGE_13_G_ANEXP_PAR_DET_FAIL_SHIFT (4U)
#define SWITCH_PAGE_13_G_ANEXP_LP_NEXT_ABI_MASK (0x8U)
#define SWITCH_PAGE_13_G_ANEXP_LP_NEXT_ABI_SHIFT (3U)
#define SWITCH_PAGE_13_G_ANEXP_NEXT_ABI_MASK (0x4U)
#define SWITCH_PAGE_13_G_ANEXP_NEXT_ABI_SHIFT (2U)
#define SWITCH_PAGE_13_G_ANEXP_REC_MASK (0x2U)
#define SWITCH_PAGE_13_G_ANEXP_REC_SHIFT (1U)
#define SWITCH_PAGE_13_G_ANEXP_LP_AN_ABI_MASK (0x1U)
#define SWITCH_PAGE_13_G_ANEXP_LP_AN_ABI_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_13_G_ANNXP_TYPE;
#define SWITCH_PAGE_13_G_ANNXP_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_PAGE_13_G_ANNXP_NEXT_PAGE_SHIFT (15U)
#define SWITCH_PAGE_13_G_ANNXP_RESERVED_1_MASK (0x4000U)
#define SWITCH_PAGE_13_G_ANNXP_RESERVED_1_SHIFT (14U)
#define SWITCH_PAGE_13_G_ANNXP_MES_PAGE_MASK (0x2000U)
#define SWITCH_PAGE_13_G_ANNXP_MES_PAGE_SHIFT (13U)
#define SWITCH_PAGE_13_G_ANNXP_ACKNOWLEDGE_2_MASK (0x1000U)
#define SWITCH_PAGE_13_G_ANNXP_ACKNOWLEDGE_2_SHIFT (12U)
#define SWITCH_PAGE_13_G_ANNXP_TOGGLE_MASK (0x800U)
#define SWITCH_PAGE_13_G_ANNXP_TOGGLE_SHIFT (11U)
#define SWITCH_PAGE_13_G_ANNXP_CODE_FIELD_MASK (0x7ffU)
#define SWITCH_PAGE_13_G_ANNXP_CODE_FIELD_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_13_G_LPNXP_TYPE;
#define SWITCH_PAGE_13_G_LPNXP_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_PAGE_13_G_LPNXP_NEXT_PAGE_SHIFT (15U)
#define SWITCH_PAGE_13_G_LPNXP_ACK_MASK (0x4000U)
#define SWITCH_PAGE_13_G_LPNXP_ACK_SHIFT (14U)
#define SWITCH_PAGE_13_G_LPNXP_MES_PAGE_MASK (0x2000U)
#define SWITCH_PAGE_13_G_LPNXP_MES_PAGE_SHIFT (13U)
#define SWITCH_PAGE_13_G_LPNXP_ACKNOWLEDGE_2_MASK (0x1000U)
#define SWITCH_PAGE_13_G_LPNXP_ACKNOWLEDGE_2_SHIFT (12U)
#define SWITCH_PAGE_13_G_LPNXP_TOGGLE_MASK (0x800U)
#define SWITCH_PAGE_13_G_LPNXP_TOGGLE_SHIFT (11U)
#define SWITCH_PAGE_13_G_LPNXP_CODE_FIELD_MASK (0x7ffU)
#define SWITCH_PAGE_13_G_LPNXP_CODE_FIELD_SHIFT (0U)




typedef uint16_t SWITCH_P13GB1000C_TYPE;
#define SWITCH_P13GB1000C_PAGE_13_G_B1000T_CTL_TEST_MODE_MASK (0xe000U)
#define SWITCH_P13GB1000C_PAGE_13_G_B1000T_CTL_TEST_MODE_SHIFT (13U)
#define SWITCH_P13GB1000C_PAGE_13_G_B1000T_CTL_MAST_SLV_CONG_EN_MASK (0x1000U)
#define SWITCH_P13GB1000C_PAGE_13_G_B1000T_CTL_MAST_SLV_CONG_EN_SHIFT (12U)
#define SWITCH_P13GB1000C_P13GB1000CMSCV_MASK (0x800U)
#define SWITCH_P13GB1000C_P13GB1000CMSCV_SHIFT (11U)
#define SWITCH_P13GB1000C_PAGE_13_G_B1000T_CTL_REPEATER_DTE_MASK (0x400U)
#define SWITCH_P13GB1000C_PAGE_13_G_B1000T_CTL_REPEATER_DTE_SHIFT (10U)
#define SWITCH_P13GB1000C_PAGE_13_G_B1000T_CTL_ADV_B1000T_FD_MASK (0x200U)
#define SWITCH_P13GB1000C_PAGE_13_G_B1000T_CTL_ADV_B1000T_FD_SHIFT (9U)
#define SWITCH_P13GB1000C_PAGE_13_G_B1000T_CTL_ADV_B1000T_HD_MASK (0x100U)
#define SWITCH_P13GB1000C_PAGE_13_G_B1000T_CTL_ADV_B1000T_HD_SHIFT (8U)
#define SWITCH_P13GB1000C_PAGE_13_G_B1000T_CTL_RESERVED_MASK (0xffU)
#define SWITCH_P13GB1000C_PAGE_13_G_B1000T_CTL_RESERVED_SHIFT (0U)




typedef uint16_t SWITCH_P13GB1000S_TYPE;
#define SWITCH_P13GB1000S_P13GB1000SMSCF_MASK (0x8000U)
#define SWITCH_P13GB1000S_P13GB1000SMSCF_SHIFT (15U)
#define SWITCH_P13GB1000S_PAGE_13_G_B1000T_STS_MAST_SLV_CONG_STS_MASK (0x4000U)
#define SWITCH_P13GB1000S_PAGE_13_G_B1000T_STS_MAST_SLV_CONG_STS_SHIFT (14U)
#define SWITCH_P13GB1000S_PAGE_13_G_B1000T_STS_LOCAL_REC_STS_MASK (0x2000U)
#define SWITCH_P13GB1000S_PAGE_13_G_B1000T_STS_LOCAL_REC_STS_SHIFT (13U)
#define SWITCH_P13GB1000S_PAGE_13_G_B1000T_STS_REMOTE_REC_STS_MASK (0x1000U)
#define SWITCH_P13GB1000S_PAGE_13_G_B1000T_STS_REMOTE_REC_STS_SHIFT (12U)
#define SWITCH_P13GB1000S_PAGE_13_G_B1000T_STS_LP_B1000T_FD_CAP_MASK (0x800U)
#define SWITCH_P13GB1000S_PAGE_13_G_B1000T_STS_LP_B1000T_FD_CAP_SHIFT (11U)
#define SWITCH_P13GB1000S_PAGE_13_G_B1000T_STS_LP_B1000T_HD_CAP_MASK (0x400U)
#define SWITCH_P13GB1000S_PAGE_13_G_B1000T_STS_LP_B1000T_HD_CAP_SHIFT (10U)
#define SWITCH_P13GB1000S_PAGE_13_G_B1000T_STS_RESERVED_MASK (0x300U)
#define SWITCH_P13GB1000S_PAGE_13_G_B1000T_STS_RESERVED_SHIFT (8U)
#define SWITCH_P13GB1000S_PAGE_13_G_B1000T_STS_IDLE_ERR_CNT_MASK (0xffU)
#define SWITCH_P13GB1000S_PAGE_13_G_B1000T_STS_IDLE_ERR_CNT_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_13_G_EXT_STS_TYPE;
#define SWITCH_PAGE_13_G_EXT_STS_B1000X_FD_CAP_MASK (0x8000U)
#define SWITCH_PAGE_13_G_EXT_STS_B1000X_FD_CAP_SHIFT (15U)
#define SWITCH_PAGE_13_G_EXT_STS_B1000X_HD_CAP_MASK (0x4000U)
#define SWITCH_PAGE_13_G_EXT_STS_B1000X_HD_CAP_SHIFT (14U)
#define SWITCH_PAGE_13_G_EXT_STS_B1000T_FD_CAP_MASK (0x2000U)
#define SWITCH_PAGE_13_G_EXT_STS_B1000T_FD_CAP_SHIFT (13U)
#define SWITCH_PAGE_13_G_EXT_STS_B1000T_HD_CAP_MASK (0x1000U)
#define SWITCH_PAGE_13_G_EXT_STS_B1000T_HD_CAP_SHIFT (12U)
#define SWITCH_PAGE_13_G_EXT_STS_RESERVED_MASK (0xfffU)
#define SWITCH_PAGE_13_G_EXT_STS_RESERVED_SHIFT (0U)




typedef uint16_t SWITCH_P13GPEC_TYPE;
#define SWITCH_P13GPEC_PAGE_13_G_PHY_EXT_CTL_MAC_PHY_MODE_MASK (0x8000U)
#define SWITCH_P13GPEC_PAGE_13_G_PHY_EXT_CTL_MAC_PHY_MODE_SHIFT (15U)
#define SWITCH_P13GPEC_PAGE_13_G_PHY_EXT_CTL_DIS_AUTO_MDI_CROS_MASK (0x4000U)
#define SWITCH_P13GPEC_PAGE_13_G_PHY_EXT_CTL_DIS_AUTO_MDI_CROS_SHIFT (14U)
#define SWITCH_P13GPEC_PAGE_13_G_PHY_EXT_CTL_TRANSMIT_DIS_MASK (0x2000U)
#define SWITCH_P13GPEC_PAGE_13_G_PHY_EXT_CTL_TRANSMIT_DIS_SHIFT (13U)
#define SWITCH_P13GPEC_PAGE_13_G_PHY_EXT_CTL_INTERRUPT_DIS_MASK (0x1000U)
#define SWITCH_P13GPEC_PAGE_13_G_PHY_EXT_CTL_INTERRUPT_DIS_SHIFT (12U)
#define SWITCH_P13GPEC_PAGE_13_G_PHY_EXT_CTL_FORCE_INTERRUPT_MASK (0x800U)
#define SWITCH_P13GPEC_PAGE_13_G_PHY_EXT_CTL_FORCE_INTERRUPT_SHIFT (11U)
#define SWITCH_P13GPEC_PAGE_13_G_PHY_EXT_CTL_BYPASS_ENCODE_MASK (0x400U)
#define SWITCH_P13GPEC_PAGE_13_G_PHY_EXT_CTL_BYPASS_ENCODE_SHIFT (10U)
#define SWITCH_P13GPEC_PAGE_13_G_PHY_EXT_CTL_BYPASS_SCRAMBLER_MASK (0x200U)
#define SWITCH_P13GPEC_PAGE_13_G_PHY_EXT_CTL_BYPASS_SCRAMBLER_SHIFT (9U)
#define SWITCH_P13GPEC_PAGE_13_G_PHY_EXT_CTL_BYPASS_NRZI_MLT3_MASK (0x100U)
#define SWITCH_P13GPEC_PAGE_13_G_PHY_EXT_CTL_BYPASS_NRZI_MLT3_SHIFT (8U)
#define SWITCH_P13GPEC_PAGE_13_G_PHY_EXT_CTL_BYPASS_ALIGNMENT_MASK (0x80U)
#define SWITCH_P13GPEC_PAGE_13_G_PHY_EXT_CTL_BYPASS_ALIGNMENT_SHIFT (7U)
#define SWITCH_P13GPEC_PAGE_13_G_PHY_EXT_CTL_RST_SCRAMBLER_MASK (0x40U)
#define SWITCH_P13GPEC_PAGE_13_G_PHY_EXT_CTL_RST_SCRAMBLER_SHIFT (6U)
#define SWITCH_P13GPEC_PAGE_13_G_PHY_EXT_CTL_EN_LED_TRAFFIC_MOD_MASK (0x20U)
#define SWITCH_P13GPEC_PAGE_13_G_PHY_EXT_CTL_EN_LED_TRAFFIC_MOD_SHIFT (5U)
#define SWITCH_P13GPEC_PAGE_13_G_PHY_EXT_CTL_FORCE_LED_ON_MASK (0x10U)
#define SWITCH_P13GPEC_PAGE_13_G_PHY_EXT_CTL_FORCE_LED_ON_SHIFT (4U)
#define SWITCH_P13GPEC_PAGE_13_G_PHY_EXT_CTL_FORCE_LED_OFF_MASK (0x8U)
#define SWITCH_P13GPEC_PAGE_13_G_PHY_EXT_CTL_FORCE_LED_OFF_SHIFT (3U)
#define SWITCH_P13GPEC_PAGE_13_G_PHY_EXT_CTL_BLK_TXEN_MOD_MASK (0x4U)
#define SWITCH_P13GPEC_PAGE_13_G_PHY_EXT_CTL_BLK_TXEN_MOD_SHIFT (2U)
#define SWITCH_P13GPEC_PAGE_13_G_PHY_EXT_CTL_GMII_FIFO_MOD_MASK (0x2U)
#define SWITCH_P13GPEC_PAGE_13_G_PHY_EXT_CTL_GMII_FIFO_MOD_SHIFT (1U)
#define SWITCH_P13GPEC_P13GPECB1000PTF_MASK (0x1U)
#define SWITCH_P13GPEC_P13GPECB1000PTF_SHIFT (0U)




typedef uint16_t SWITCH_P13GPES_TYPE;
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_AN_PAGE_SEL_MISMATCH_MASK (0x8000U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_AN_PAGE_SEL_MISMATCH_SHIFT (15U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_WIRESPEED_DOWNGRADE_MASK (0x4000U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_WIRESPEED_DOWNGRADE_SHIFT (14U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_MDI_CROS_STATE_MASK (0x2000U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_MDI_CROS_STATE_SHIFT (13U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_INTERRUPT_STS_MASK (0x1000U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_INTERRUPT_STS_SHIFT (12U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_REMOTE_REC_STS_MASK (0x800U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_REMOTE_REC_STS_SHIFT (11U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_LOCAL_REC_STS_MASK (0x400U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_LOCAL_REC_STS_SHIFT (10U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_LOCK_MASK (0x200U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_LOCK_SHIFT (9U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_LINK_STS_MASK (0x100U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_LINK_STS_SHIFT (8U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_CRC_ERR_DET_MASK (0x80U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_CRC_ERR_DET_SHIFT (7U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_CARR_ERR_DET_MASK (0x40U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_CARR_ERR_DET_SHIFT (6U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_BAD_SSD_DET_MASK (0x20U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_BAD_SSD_DET_SHIFT (5U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_BAD_ESD_DET_MASK (0x10U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_BAD_ESD_DET_SHIFT (4U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_REC_ERR_DET_MASK (0x8U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_REC_ERR_DET_SHIFT (3U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_TRMIT_ERR_DET_MASK (0x4U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_TRMIT_ERR_DET_SHIFT (2U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_LCK_ERR_DET_MASK (0x2U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_LCK_ERR_DET_SHIFT (1U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_MLT3_ERR_DET_MASK (0x1U)
#define SWITCH_P13GPES_PAGE_13_G_PHY_EXT_STS_MLT3_ERR_DET_SHIFT (0U)




typedef uint16_t SWITCH_P13GREC_TYPE;
#define SWITCH_P13GREC_PAGE_13_G_REC_ERR_CNT_REC_ERR_CNT_MASK (0xffffU)
#define SWITCH_P13GREC_PAGE_13_G_REC_ERR_CNT_REC_ERR_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P13GFCC_TYPE;
#define SWITCH_P13GFCC_PAGE_13_G_FALSE_CARR_CNT_SERDES_BER_CNT_MASK (0xff00U)
#define SWITCH_P13GFCC_PAGE_13_G_FALSE_CARR_CNT_SERDES_BER_CNT_SHIFT (8U)
#define SWITCH_P13GFCC_PAGE_13_G_FALSE_CARR_CNT_REC_ERR_CNT_MASK (0xffU)
#define SWITCH_P13GFCC_PAGE_13_G_FALSE_CARR_CNT_REC_ERR_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P13GRNC_TYPE;
#define SWITCH_P13GRNC_P13GRNCLRNC_MASK (0xff00U)
#define SWITCH_P13GRNC_P13GRNCLRNC_SHIFT (8U)
#define SWITCH_P13GRNC_P13GRNCRRNC_MASK (0xffU)
#define SWITCH_P13GRNC_P13GRNCRRNC_SHIFT (0U)




typedef uint16_t SWITCH_P13GDC_TYPE;
#define SWITCH_P13GDC_PAGE_13_G_DSP_COEFFICIENT_DSP_COEFFICIENT_MASK (0xffffU)
#define SWITCH_P13GDC_PAGE_13_G_DSP_COEFFICIENT_DSP_COEFFICIENT_SHIFT (0U)




typedef uint16_t SWITCH_P13GDCA_TYPE;
#define SWITCH_P13GDCA_P13GDCAACC_MASK (0x8000U)
#define SWITCH_P13GDCA_P13GDCAACC_SHIFT (15U)
#define SWITCH_P13GDCA_PAGE_13_G_DSP_COEFFICIENT_ADDR_CHANNEL_SEL_MASK (0x6000U)
#define SWITCH_P13GDCA_PAGE_13_G_DSP_COEFFICIENT_ADDR_CHANNEL_SEL_SHIFT (13U)
#define SWITCH_P13GDCA_P13GDCAAFC_MASK (0x1000U)
#define SWITCH_P13GDCA_P13GDCAAFC_SHIFT (12U)
#define SWITCH_P13GDCA_PAGE_13_G_DSP_COEFFICIENT_ADDR_FILTER_SEL_MASK (0xf00U)
#define SWITCH_P13GDCA_PAGE_13_G_DSP_COEFFICIENT_ADDR_FILTER_SEL_SHIFT (8U)
#define SWITCH_P13GDCA_PAGE_13_G_DSP_COEFFICIENT_ADDR_TAP_NUM_MASK (0xffU)
#define SWITCH_P13GDCA_PAGE_13_G_DSP_COEFFICIENT_ADDR_TAP_NUM_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_13_G_AUX_CTL_TYPE;
#define SWITCH_PAGE_13_G_AUX_CTL_SHADOW_REG_MASK (0xffffU)
#define SWITCH_PAGE_13_G_AUX_CTL_SHADOW_REG_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_13_G_AUX_STS_TYPE;
#define SWITCH_PAGE_13_G_AUX_STS_STS_MASK (0xffffU)
#define SWITCH_PAGE_13_G_AUX_STS_STS_SHIFT (0U)




typedef uint16_t SWITCH_P13GIS_TYPE;
#define SWITCH_P13GIS_PAGE_13_G_INTERRUPT_STS_INTERRUPT_STS_MASK (0xffffU)
#define SWITCH_P13GIS_PAGE_13_G_INTERRUPT_STS_INTERRUPT_STS_SHIFT (0U)




typedef uint16_t SWITCH_P13GIM_TYPE;
#define SWITCH_P13GIM_PAGE_13_G_INTERRUPT_MSK_INTERRUPT_MSK_MASK (0xffffU)
#define SWITCH_P13GIM_PAGE_13_G_INTERRUPT_MSK_INTERRUPT_MSK_SHIFT (0U)




typedef uint16_t SWITCH_P13GMS_TYPE;
#define SWITCH_P13GMS_PAGE_13_G_MISC_SHADOW_INTERRUPT_MSK_MASK (0xffffU)
#define SWITCH_P13GMS_PAGE_13_G_MISC_SHADOW_INTERRUPT_MSK_SHIFT (0U)




typedef uint16_t SWITCH_P13GMSS_TYPE;
#define SWITCH_P13GMSS_PAGE_13_G_MASTER_SLAVE_SEED_SEED_MASK (0xffffU)
#define SWITCH_P13GMSS_PAGE_13_G_MASTER_SLAVE_SEED_SEED_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_13_G_TEST1_TYPE;
#define SWITCH_PAGE_13_G_TEST1_TEST_MASK (0xffffU)
#define SWITCH_PAGE_13_G_TEST1_TEST_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_13_G_TEST2_TYPE;
#define SWITCH_PAGE_13_G_TEST2_TEST_MASK (0xffffU)
#define SWITCH_PAGE_13_G_TEST2_TEST_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_14_G_MIICTL_TYPE;
#define SWITCH_PAGE_14_G_MIICTL_RESET_MASK (0x8000U)
#define SWITCH_PAGE_14_G_MIICTL_RESET_SHIFT (15U)
#define SWITCH_PAGE_14_G_MIICTL_LOOPBACK_MASK (0x4000U)
#define SWITCH_PAGE_14_G_MIICTL_LOOPBACK_SHIFT (14U)
#define SWITCH_PAGE_14_G_MIICTL_SPD_SEL_LSB_MASK (0x2000U)
#define SWITCH_PAGE_14_G_MIICTL_SPD_SEL_LSB_SHIFT (13U)
#define SWITCH_PAGE_14_G_MIICTL_AN_EN_MASK (0x1000U)
#define SWITCH_PAGE_14_G_MIICTL_AN_EN_SHIFT (12U)
#define SWITCH_PAGE_14_G_MIICTL_PWR_DOWN_MASK (0x800U)
#define SWITCH_PAGE_14_G_MIICTL_PWR_DOWN_SHIFT (11U)
#define SWITCH_PAGE_14_G_MIICTL_ISOLATE_MASK (0x400U)
#define SWITCH_PAGE_14_G_MIICTL_ISOLATE_SHIFT (10U)
#define SWITCH_PAGE_14_G_MIICTL_RE_AN_MASK (0x200U)
#define SWITCH_PAGE_14_G_MIICTL_RE_AN_SHIFT (9U)
#define SWITCH_PAGE_14_G_MIICTL_DUPLEX_MOD_MASK (0x100U)
#define SWITCH_PAGE_14_G_MIICTL_DUPLEX_MOD_SHIFT (8U)
#define SWITCH_PAGE_14_G_MIICTL_COL_TEST_MASK (0x80U)
#define SWITCH_PAGE_14_G_MIICTL_COL_TEST_SHIFT (7U)
#define SWITCH_PAGE_14_G_MIICTL_SPD_SEL_MSB_MASK (0x40U)
#define SWITCH_PAGE_14_G_MIICTL_SPD_SEL_MSB_SHIFT (6U)
#define SWITCH_PAGE_14_G_MIICTL_RESERVED_MASK (0x3fU)
#define SWITCH_PAGE_14_G_MIICTL_RESERVED_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_14_G_MIISTS_TYPE;
#define SWITCH_PAGE_14_G_MIISTS_B100T4_CAP_MASK (0x8000U)
#define SWITCH_PAGE_14_G_MIISTS_B100T4_CAP_SHIFT (15U)
#define SWITCH_PAGE_14_G_MIISTS_B100TX_FDX_CAP_MASK (0x4000U)
#define SWITCH_PAGE_14_G_MIISTS_B100TX_FDX_CAP_SHIFT (14U)
#define SWITCH_PAGE_14_G_MIISTS_B100TX_CAP_MASK (0x2000U)
#define SWITCH_PAGE_14_G_MIISTS_B100TX_CAP_SHIFT (13U)
#define SWITCH_PAGE_14_G_MIISTS_B10T_FDX_CAP_MASK (0x1000U)
#define SWITCH_PAGE_14_G_MIISTS_B10T_FDX_CAP_SHIFT (12U)
#define SWITCH_PAGE_14_G_MIISTS_B10T_CAP_MASK (0x800U)
#define SWITCH_PAGE_14_G_MIISTS_B10T_CAP_SHIFT (11U)
#define SWITCH_PAGE_14_G_MIISTS_B100T2_FD_CAP_MASK (0x400U)
#define SWITCH_PAGE_14_G_MIISTS_B100T2_FD_CAP_SHIFT (10U)
#define SWITCH_PAGE_14_G_MIISTS_B100T2_HD_CAP_MASK (0x200U)
#define SWITCH_PAGE_14_G_MIISTS_B100T2_HD_CAP_SHIFT (9U)
#define SWITCH_PAGE_14_G_MIISTS_EXT_STS_MASK (0x100U)
#define SWITCH_PAGE_14_G_MIISTS_EXT_STS_SHIFT (8U)
#define SWITCH_PAGE_14_G_MIISTS_RESERVED_MASK (0x80U)
#define SWITCH_PAGE_14_G_MIISTS_RESERVED_SHIFT (7U)
#define SWITCH_PAGE_14_G_MIISTS_MF_PRE_SUP_MASK (0x40U)
#define SWITCH_PAGE_14_G_MIISTS_MF_PRE_SUP_SHIFT (6U)
#define SWITCH_PAGE_14_G_MIISTS_AUTO_NEGO_COMP_MASK (0x20U)
#define SWITCH_PAGE_14_G_MIISTS_AUTO_NEGO_COMP_SHIFT (5U)
#define SWITCH_PAGE_14_G_MIISTS_REMOTE_FAULT_MASK (0x10U)
#define SWITCH_PAGE_14_G_MIISTS_REMOTE_FAULT_SHIFT (4U)
#define SWITCH_PAGE_14_G_MIISTS_AUTO_NEGO_CAP_MASK (0x8U)
#define SWITCH_PAGE_14_G_MIISTS_AUTO_NEGO_CAP_SHIFT (3U)
#define SWITCH_PAGE_14_G_MIISTS_LINK_STA_MASK (0x4U)
#define SWITCH_PAGE_14_G_MIISTS_LINK_STA_SHIFT (2U)
#define SWITCH_PAGE_14_G_MIISTS_JABBER_DET_MASK (0x2U)
#define SWITCH_PAGE_14_G_MIISTS_JABBER_DET_SHIFT (1U)
#define SWITCH_PAGE_14_G_MIISTS_EXT_CAP_MASK (0x1U)
#define SWITCH_PAGE_14_G_MIISTS_EXT_CAP_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_14_G_PHYIDH_TYPE;
#define SWITCH_PAGE_14_G_PHYIDH_OUI_MASK (0xffffU)
#define SWITCH_PAGE_14_G_PHYIDH_OUI_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_14_G_PHYIDL_TYPE;
#define SWITCH_PAGE_14_G_PHYIDL_OUI_MASK (0xfc00U)
#define SWITCH_PAGE_14_G_PHYIDL_OUI_SHIFT (10U)
#define SWITCH_PAGE_14_G_PHYIDL_MODEL_MASK (0x3f0U)
#define SWITCH_PAGE_14_G_PHYIDL_MODEL_SHIFT (4U)
#define SWITCH_PAGE_14_G_PHYIDL_REVISION_MASK (0xfU)
#define SWITCH_PAGE_14_G_PHYIDL_REVISION_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_14_G_ANADV_TYPE;
#define SWITCH_PAGE_14_G_ANADV_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_PAGE_14_G_ANADV_NEXT_PAGE_SHIFT (15U)
#define SWITCH_PAGE_14_G_ANADV_RESERVED_2_MASK (0x4000U)
#define SWITCH_PAGE_14_G_ANADV_RESERVED_2_SHIFT (14U)
#define SWITCH_PAGE_14_G_ANADV_REMOTE_FAULT_MASK (0x2000U)
#define SWITCH_PAGE_14_G_ANADV_REMOTE_FAULT_SHIFT (13U)
#define SWITCH_PAGE_14_G_ANADV_RESERVED_1_MASK (0x1000U)
#define SWITCH_PAGE_14_G_ANADV_RESERVED_1_SHIFT (12U)
#define SWITCH_PAGE_14_G_ANADV_ASY_PAUSE_MASK (0x800U)
#define SWITCH_PAGE_14_G_ANADV_ASY_PAUSE_SHIFT (11U)
#define SWITCH_PAGE_14_G_ANADV_ADV_PAUSE_CAP_MASK (0x400U)
#define SWITCH_PAGE_14_G_ANADV_ADV_PAUSE_CAP_SHIFT (10U)
#define SWITCH_PAGE_14_G_ANADV_B100T4_MASK (0x200U)
#define SWITCH_PAGE_14_G_ANADV_B100T4_SHIFT (9U)
#define SWITCH_PAGE_14_G_ANADV_ADV_B100_FDX_MASK (0x100U)
#define SWITCH_PAGE_14_G_ANADV_ADV_B100_FDX_SHIFT (8U)
#define SWITCH_PAGE_14_G_ANADV_ADV_B100X_MASK (0x80U)
#define SWITCH_PAGE_14_G_ANADV_ADV_B100X_SHIFT (7U)
#define SWITCH_PAGE_14_G_ANADV_ADV_B10T_FDX_MASK (0x40U)
#define SWITCH_PAGE_14_G_ANADV_ADV_B10T_FDX_SHIFT (6U)
#define SWITCH_PAGE_14_G_ANADV_ADV_B10T_MASK (0x20U)
#define SWITCH_PAGE_14_G_ANADV_ADV_B10T_SHIFT (5U)
#define SWITCH_PAGE_14_G_ANADV_PROTOCOL_SEL_MASK (0x1fU)
#define SWITCH_PAGE_14_G_ANADV_PROTOCOL_SEL_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_14_G_ANLPA_TYPE;
#define SWITCH_PAGE_14_G_ANLPA_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_PAGE_14_G_ANLPA_NEXT_PAGE_SHIFT (15U)
#define SWITCH_PAGE_14_G_ANLPA_ACKNOWLEDGE_MASK (0x4000U)
#define SWITCH_PAGE_14_G_ANLPA_ACKNOWLEDGE_SHIFT (14U)
#define SWITCH_PAGE_14_G_ANLPA_REMOTE_FAULT_MASK (0x2000U)
#define SWITCH_PAGE_14_G_ANLPA_REMOTE_FAULT_SHIFT (13U)
#define SWITCH_PAGE_14_G_ANLPA_RESERVED_1_MASK (0x1000U)
#define SWITCH_PAGE_14_G_ANLPA_RESERVED_1_SHIFT (12U)
#define SWITCH_PAGE_14_G_ANLPA_LK_PAR_ASYM_CAP_MASK (0x800U)
#define SWITCH_PAGE_14_G_ANLPA_LK_PAR_ASYM_CAP_SHIFT (11U)
#define SWITCH_PAGE_14_G_ANLPA_PAUSE_CAP_MASK (0x400U)
#define SWITCH_PAGE_14_G_ANLPA_PAUSE_CAP_SHIFT (10U)
#define SWITCH_PAGE_14_G_ANLPA_B100T4_CAP_MASK (0x200U)
#define SWITCH_PAGE_14_G_ANLPA_B100T4_CAP_SHIFT (9U)
#define SWITCH_PAGE_14_G_ANLPA_B100_TXFD_CAP_MASK (0x100U)
#define SWITCH_PAGE_14_G_ANLPA_B100_TXFD_CAP_SHIFT (8U)
#define SWITCH_PAGE_14_G_ANLPA_B100_TXHD_CAP_MASK (0x80U)
#define SWITCH_PAGE_14_G_ANLPA_B100_TXHD_CAP_SHIFT (7U)
#define SWITCH_PAGE_14_G_ANLPA_B10T_FD_CAP_MASK (0x40U)
#define SWITCH_PAGE_14_G_ANLPA_B10T_FD_CAP_SHIFT (6U)
#define SWITCH_PAGE_14_G_ANLPA_B10T_HD_CAP_MASK (0x20U)
#define SWITCH_PAGE_14_G_ANLPA_B10T_HD_CAP_SHIFT (5U)
#define SWITCH_PAGE_14_G_ANLPA_PROTOCOL_SEL_MASK (0x1fU)
#define SWITCH_PAGE_14_G_ANLPA_PROTOCOL_SEL_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_14_G_ANEXP_TYPE;
#define SWITCH_PAGE_14_G_ANEXP_RESERVED_1_MASK (0xff80U)
#define SWITCH_PAGE_14_G_ANEXP_RESERVED_1_SHIFT (7U)
#define SWITCH_PAGE_14_G_ANEXP_NEXT_ABLE_MASK (0x40U)
#define SWITCH_PAGE_14_G_ANEXP_NEXT_ABLE_SHIFT (6U)
#define SWITCH_PAGE_14_G_ANEXP_NEXT_PAGE_MASK (0x20U)
#define SWITCH_PAGE_14_G_ANEXP_NEXT_PAGE_SHIFT (5U)
#define SWITCH_PAGE_14_G_ANEXP_PAR_DET_FAIL_MASK (0x10U)
#define SWITCH_PAGE_14_G_ANEXP_PAR_DET_FAIL_SHIFT (4U)
#define SWITCH_PAGE_14_G_ANEXP_LP_NEXT_ABI_MASK (0x8U)
#define SWITCH_PAGE_14_G_ANEXP_LP_NEXT_ABI_SHIFT (3U)
#define SWITCH_PAGE_14_G_ANEXP_NEXT_ABI_MASK (0x4U)
#define SWITCH_PAGE_14_G_ANEXP_NEXT_ABI_SHIFT (2U)
#define SWITCH_PAGE_14_G_ANEXP_REC_MASK (0x2U)
#define SWITCH_PAGE_14_G_ANEXP_REC_SHIFT (1U)
#define SWITCH_PAGE_14_G_ANEXP_LP_AN_ABI_MASK (0x1U)
#define SWITCH_PAGE_14_G_ANEXP_LP_AN_ABI_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_14_G_ANNXP_TYPE;
#define SWITCH_PAGE_14_G_ANNXP_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_PAGE_14_G_ANNXP_NEXT_PAGE_SHIFT (15U)
#define SWITCH_PAGE_14_G_ANNXP_RESERVED_1_MASK (0x4000U)
#define SWITCH_PAGE_14_G_ANNXP_RESERVED_1_SHIFT (14U)
#define SWITCH_PAGE_14_G_ANNXP_MES_PAGE_MASK (0x2000U)
#define SWITCH_PAGE_14_G_ANNXP_MES_PAGE_SHIFT (13U)
#define SWITCH_PAGE_14_G_ANNXP_ACKNOWLEDGE_2_MASK (0x1000U)
#define SWITCH_PAGE_14_G_ANNXP_ACKNOWLEDGE_2_SHIFT (12U)
#define SWITCH_PAGE_14_G_ANNXP_TOGGLE_MASK (0x800U)
#define SWITCH_PAGE_14_G_ANNXP_TOGGLE_SHIFT (11U)
#define SWITCH_PAGE_14_G_ANNXP_CODE_FIELD_MASK (0x7ffU)
#define SWITCH_PAGE_14_G_ANNXP_CODE_FIELD_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_14_G_LPNXP_TYPE;
#define SWITCH_PAGE_14_G_LPNXP_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_PAGE_14_G_LPNXP_NEXT_PAGE_SHIFT (15U)
#define SWITCH_PAGE_14_G_LPNXP_ACK_MASK (0x4000U)
#define SWITCH_PAGE_14_G_LPNXP_ACK_SHIFT (14U)
#define SWITCH_PAGE_14_G_LPNXP_MES_PAGE_MASK (0x2000U)
#define SWITCH_PAGE_14_G_LPNXP_MES_PAGE_SHIFT (13U)
#define SWITCH_PAGE_14_G_LPNXP_ACKNOWLEDGE_2_MASK (0x1000U)
#define SWITCH_PAGE_14_G_LPNXP_ACKNOWLEDGE_2_SHIFT (12U)
#define SWITCH_PAGE_14_G_LPNXP_TOGGLE_MASK (0x800U)
#define SWITCH_PAGE_14_G_LPNXP_TOGGLE_SHIFT (11U)
#define SWITCH_PAGE_14_G_LPNXP_CODE_FIELD_MASK (0x7ffU)
#define SWITCH_PAGE_14_G_LPNXP_CODE_FIELD_SHIFT (0U)




typedef uint16_t SWITCH_P14GB1000C_TYPE;
#define SWITCH_P14GB1000C_PAGE_14_G_B1000T_CTL_TEST_MODE_MASK (0xe000U)
#define SWITCH_P14GB1000C_PAGE_14_G_B1000T_CTL_TEST_MODE_SHIFT (13U)
#define SWITCH_P14GB1000C_PAGE_14_G_B1000T_CTL_MAST_SLV_CONG_EN_MASK (0x1000U)
#define SWITCH_P14GB1000C_PAGE_14_G_B1000T_CTL_MAST_SLV_CONG_EN_SHIFT (12U)
#define SWITCH_P14GB1000C_P14GB1000CMSCV_MASK (0x800U)
#define SWITCH_P14GB1000C_P14GB1000CMSCV_SHIFT (11U)
#define SWITCH_P14GB1000C_PAGE_14_G_B1000T_CTL_REPEATER_DTE_MASK (0x400U)
#define SWITCH_P14GB1000C_PAGE_14_G_B1000T_CTL_REPEATER_DTE_SHIFT (10U)
#define SWITCH_P14GB1000C_PAGE_14_G_B1000T_CTL_ADV_B1000T_FD_MASK (0x200U)
#define SWITCH_P14GB1000C_PAGE_14_G_B1000T_CTL_ADV_B1000T_FD_SHIFT (9U)
#define SWITCH_P14GB1000C_PAGE_14_G_B1000T_CTL_ADV_B1000T_HD_MASK (0x100U)
#define SWITCH_P14GB1000C_PAGE_14_G_B1000T_CTL_ADV_B1000T_HD_SHIFT (8U)
#define SWITCH_P14GB1000C_PAGE_14_G_B1000T_CTL_RESERVED_MASK (0xffU)
#define SWITCH_P14GB1000C_PAGE_14_G_B1000T_CTL_RESERVED_SHIFT (0U)




typedef uint16_t SWITCH_P14GB1000S_TYPE;
#define SWITCH_P14GB1000S_P14GB1000SMSCF_MASK (0x8000U)
#define SWITCH_P14GB1000S_P14GB1000SMSCF_SHIFT (15U)
#define SWITCH_P14GB1000S_PAGE_14_G_B1000T_STS_MAST_SLV_CONG_STS_MASK (0x4000U)
#define SWITCH_P14GB1000S_PAGE_14_G_B1000T_STS_MAST_SLV_CONG_STS_SHIFT (14U)
#define SWITCH_P14GB1000S_PAGE_14_G_B1000T_STS_LOCAL_REC_STS_MASK (0x2000U)
#define SWITCH_P14GB1000S_PAGE_14_G_B1000T_STS_LOCAL_REC_STS_SHIFT (13U)
#define SWITCH_P14GB1000S_PAGE_14_G_B1000T_STS_REMOTE_REC_STS_MASK (0x1000U)
#define SWITCH_P14GB1000S_PAGE_14_G_B1000T_STS_REMOTE_REC_STS_SHIFT (12U)
#define SWITCH_P14GB1000S_PAGE_14_G_B1000T_STS_LP_B1000T_FD_CAP_MASK (0x800U)
#define SWITCH_P14GB1000S_PAGE_14_G_B1000T_STS_LP_B1000T_FD_CAP_SHIFT (11U)
#define SWITCH_P14GB1000S_PAGE_14_G_B1000T_STS_LP_B1000T_HD_CAP_MASK (0x400U)
#define SWITCH_P14GB1000S_PAGE_14_G_B1000T_STS_LP_B1000T_HD_CAP_SHIFT (10U)
#define SWITCH_P14GB1000S_PAGE_14_G_B1000T_STS_RESERVED_MASK (0x300U)
#define SWITCH_P14GB1000S_PAGE_14_G_B1000T_STS_RESERVED_SHIFT (8U)
#define SWITCH_P14GB1000S_PAGE_14_G_B1000T_STS_IDLE_ERR_CNT_MASK (0xffU)
#define SWITCH_P14GB1000S_PAGE_14_G_B1000T_STS_IDLE_ERR_CNT_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_14_G_EXT_STS_TYPE;
#define SWITCH_PAGE_14_G_EXT_STS_B1000X_FD_CAP_MASK (0x8000U)
#define SWITCH_PAGE_14_G_EXT_STS_B1000X_FD_CAP_SHIFT (15U)
#define SWITCH_PAGE_14_G_EXT_STS_B1000X_HD_CAP_MASK (0x4000U)
#define SWITCH_PAGE_14_G_EXT_STS_B1000X_HD_CAP_SHIFT (14U)
#define SWITCH_PAGE_14_G_EXT_STS_B1000T_FD_CAP_MASK (0x2000U)
#define SWITCH_PAGE_14_G_EXT_STS_B1000T_FD_CAP_SHIFT (13U)
#define SWITCH_PAGE_14_G_EXT_STS_B1000T_HD_CAP_MASK (0x1000U)
#define SWITCH_PAGE_14_G_EXT_STS_B1000T_HD_CAP_SHIFT (12U)
#define SWITCH_PAGE_14_G_EXT_STS_RESERVED_MASK (0xfffU)
#define SWITCH_PAGE_14_G_EXT_STS_RESERVED_SHIFT (0U)




typedef uint16_t SWITCH_P14GPEC_TYPE;
#define SWITCH_P14GPEC_PAGE_14_G_PHY_EXT_CTL_MAC_PHY_MODE_MASK (0x8000U)
#define SWITCH_P14GPEC_PAGE_14_G_PHY_EXT_CTL_MAC_PHY_MODE_SHIFT (15U)
#define SWITCH_P14GPEC_PAGE_14_G_PHY_EXT_CTL_DIS_AUTO_MDI_CROS_MASK (0x4000U)
#define SWITCH_P14GPEC_PAGE_14_G_PHY_EXT_CTL_DIS_AUTO_MDI_CROS_SHIFT (14U)
#define SWITCH_P14GPEC_PAGE_14_G_PHY_EXT_CTL_TRANSMIT_DIS_MASK (0x2000U)
#define SWITCH_P14GPEC_PAGE_14_G_PHY_EXT_CTL_TRANSMIT_DIS_SHIFT (13U)
#define SWITCH_P14GPEC_PAGE_14_G_PHY_EXT_CTL_INTERRUPT_DIS_MASK (0x1000U)
#define SWITCH_P14GPEC_PAGE_14_G_PHY_EXT_CTL_INTERRUPT_DIS_SHIFT (12U)
#define SWITCH_P14GPEC_PAGE_14_G_PHY_EXT_CTL_FORCE_INTERRUPT_MASK (0x800U)
#define SWITCH_P14GPEC_PAGE_14_G_PHY_EXT_CTL_FORCE_INTERRUPT_SHIFT (11U)
#define SWITCH_P14GPEC_PAGE_14_G_PHY_EXT_CTL_BYPASS_ENCODE_MASK (0x400U)
#define SWITCH_P14GPEC_PAGE_14_G_PHY_EXT_CTL_BYPASS_ENCODE_SHIFT (10U)
#define SWITCH_P14GPEC_PAGE_14_G_PHY_EXT_CTL_BYPASS_SCRAMBLER_MASK (0x200U)
#define SWITCH_P14GPEC_PAGE_14_G_PHY_EXT_CTL_BYPASS_SCRAMBLER_SHIFT (9U)
#define SWITCH_P14GPEC_PAGE_14_G_PHY_EXT_CTL_BYPASS_NRZI_MLT3_MASK (0x100U)
#define SWITCH_P14GPEC_PAGE_14_G_PHY_EXT_CTL_BYPASS_NRZI_MLT3_SHIFT (8U)
#define SWITCH_P14GPEC_PAGE_14_G_PHY_EXT_CTL_BYPASS_ALIGNMENT_MASK (0x80U)
#define SWITCH_P14GPEC_PAGE_14_G_PHY_EXT_CTL_BYPASS_ALIGNMENT_SHIFT (7U)
#define SWITCH_P14GPEC_PAGE_14_G_PHY_EXT_CTL_RST_SCRAMBLER_MASK (0x40U)
#define SWITCH_P14GPEC_PAGE_14_G_PHY_EXT_CTL_RST_SCRAMBLER_SHIFT (6U)
#define SWITCH_P14GPEC_PAGE_14_G_PHY_EXT_CTL_EN_LED_TRAFFIC_MOD_MASK (0x20U)
#define SWITCH_P14GPEC_PAGE_14_G_PHY_EXT_CTL_EN_LED_TRAFFIC_MOD_SHIFT (5U)
#define SWITCH_P14GPEC_PAGE_14_G_PHY_EXT_CTL_FORCE_LED_ON_MASK (0x10U)
#define SWITCH_P14GPEC_PAGE_14_G_PHY_EXT_CTL_FORCE_LED_ON_SHIFT (4U)
#define SWITCH_P14GPEC_PAGE_14_G_PHY_EXT_CTL_FORCE_LED_OFF_MASK (0x8U)
#define SWITCH_P14GPEC_PAGE_14_G_PHY_EXT_CTL_FORCE_LED_OFF_SHIFT (3U)
#define SWITCH_P14GPEC_PAGE_14_G_PHY_EXT_CTL_BLK_TXEN_MOD_MASK (0x4U)
#define SWITCH_P14GPEC_PAGE_14_G_PHY_EXT_CTL_BLK_TXEN_MOD_SHIFT (2U)
#define SWITCH_P14GPEC_PAGE_14_G_PHY_EXT_CTL_GMII_FIFO_MOD_MASK (0x2U)
#define SWITCH_P14GPEC_PAGE_14_G_PHY_EXT_CTL_GMII_FIFO_MOD_SHIFT (1U)
#define SWITCH_P14GPEC_P14GPECB1000PTF_MASK (0x1U)
#define SWITCH_P14GPEC_P14GPECB1000PTF_SHIFT (0U)




typedef uint16_t SWITCH_P14GPES_TYPE;
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_AN_PAGE_SEL_MISMATCH_MASK (0x8000U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_AN_PAGE_SEL_MISMATCH_SHIFT (15U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_WIRESPEED_DOWNGRADE_MASK (0x4000U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_WIRESPEED_DOWNGRADE_SHIFT (14U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_MDI_CROS_STATE_MASK (0x2000U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_MDI_CROS_STATE_SHIFT (13U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_INTERRUPT_STS_MASK (0x1000U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_INTERRUPT_STS_SHIFT (12U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_REMOTE_REC_STS_MASK (0x800U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_REMOTE_REC_STS_SHIFT (11U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_LOCAL_REC_STS_MASK (0x400U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_LOCAL_REC_STS_SHIFT (10U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_LOCK_MASK (0x200U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_LOCK_SHIFT (9U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_LINK_STS_MASK (0x100U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_LINK_STS_SHIFT (8U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_CRC_ERR_DET_MASK (0x80U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_CRC_ERR_DET_SHIFT (7U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_CARR_ERR_DET_MASK (0x40U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_CARR_ERR_DET_SHIFT (6U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_BAD_SSD_DET_MASK (0x20U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_BAD_SSD_DET_SHIFT (5U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_BAD_ESD_DET_MASK (0x10U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_BAD_ESD_DET_SHIFT (4U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_REC_ERR_DET_MASK (0x8U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_REC_ERR_DET_SHIFT (3U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_TRMIT_ERR_DET_MASK (0x4U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_TRMIT_ERR_DET_SHIFT (2U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_LCK_ERR_DET_MASK (0x2U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_LCK_ERR_DET_SHIFT (1U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_MLT3_ERR_DET_MASK (0x1U)
#define SWITCH_P14GPES_PAGE_14_G_PHY_EXT_STS_MLT3_ERR_DET_SHIFT (0U)




typedef uint16_t SWITCH_P14GREC_TYPE;
#define SWITCH_P14GREC_PAGE_14_G_REC_ERR_CNT_REC_ERR_CNT_MASK (0xffffU)
#define SWITCH_P14GREC_PAGE_14_G_REC_ERR_CNT_REC_ERR_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P14GFCC_TYPE;
#define SWITCH_P14GFCC_PAGE_14_G_FALSE_CARR_CNT_SERDES_BER_CNT_MASK (0xff00U)
#define SWITCH_P14GFCC_PAGE_14_G_FALSE_CARR_CNT_SERDES_BER_CNT_SHIFT (8U)
#define SWITCH_P14GFCC_PAGE_14_G_FALSE_CARR_CNT_REC_ERR_CNT_MASK (0xffU)
#define SWITCH_P14GFCC_PAGE_14_G_FALSE_CARR_CNT_REC_ERR_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P14GRNC_TYPE;
#define SWITCH_P14GRNC_P14GRNCLRNC_MASK (0xff00U)
#define SWITCH_P14GRNC_P14GRNCLRNC_SHIFT (8U)
#define SWITCH_P14GRNC_P14GRNCRRNC_MASK (0xffU)
#define SWITCH_P14GRNC_P14GRNCRRNC_SHIFT (0U)




typedef uint16_t SWITCH_P14GDC_TYPE;
#define SWITCH_P14GDC_PAGE_14_G_DSP_COEFFICIENT_DSP_COEFFICIENT_MASK (0xffffU)
#define SWITCH_P14GDC_PAGE_14_G_DSP_COEFFICIENT_DSP_COEFFICIENT_SHIFT (0U)




typedef uint16_t SWITCH_P14GDCA_TYPE;
#define SWITCH_P14GDCA_P14GDCAACC_MASK (0x8000U)
#define SWITCH_P14GDCA_P14GDCAACC_SHIFT (15U)
#define SWITCH_P14GDCA_PAGE_14_G_DSP_COEFFICIENT_ADDR_CHANNEL_SEL_MASK (0x6000U)
#define SWITCH_P14GDCA_PAGE_14_G_DSP_COEFFICIENT_ADDR_CHANNEL_SEL_SHIFT (13U)
#define SWITCH_P14GDCA_P14GDCAAFC_MASK (0x1000U)
#define SWITCH_P14GDCA_P14GDCAAFC_SHIFT (12U)
#define SWITCH_P14GDCA_PAGE_14_G_DSP_COEFFICIENT_ADDR_FILTER_SEL_MASK (0xf00U)
#define SWITCH_P14GDCA_PAGE_14_G_DSP_COEFFICIENT_ADDR_FILTER_SEL_SHIFT (8U)
#define SWITCH_P14GDCA_PAGE_14_G_DSP_COEFFICIENT_ADDR_TAP_NUM_MASK (0xffU)
#define SWITCH_P14GDCA_PAGE_14_G_DSP_COEFFICIENT_ADDR_TAP_NUM_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_14_G_AUX_CTL_TYPE;
#define SWITCH_PAGE_14_G_AUX_CTL_SHADOW_REG_MASK (0xffffU)
#define SWITCH_PAGE_14_G_AUX_CTL_SHADOW_REG_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_14_G_AUX_STS_TYPE;
#define SWITCH_PAGE_14_G_AUX_STS_STS_MASK (0xffffU)
#define SWITCH_PAGE_14_G_AUX_STS_STS_SHIFT (0U)




typedef uint16_t SWITCH_P14GIS_TYPE;
#define SWITCH_P14GIS_PAGE_14_G_INTERRUPT_STS_INTERRUPT_STS_MASK (0xffffU)
#define SWITCH_P14GIS_PAGE_14_G_INTERRUPT_STS_INTERRUPT_STS_SHIFT (0U)




typedef uint16_t SWITCH_P14GIM_TYPE;
#define SWITCH_P14GIM_PAGE_14_G_INTERRUPT_MSK_INTERRUPT_MSK_MASK (0xffffU)
#define SWITCH_P14GIM_PAGE_14_G_INTERRUPT_MSK_INTERRUPT_MSK_SHIFT (0U)




typedef uint16_t SWITCH_P14GMS_TYPE;
#define SWITCH_P14GMS_PAGE_14_G_MISC_SHADOW_INTERRUPT_MSK_MASK (0xffffU)
#define SWITCH_P14GMS_PAGE_14_G_MISC_SHADOW_INTERRUPT_MSK_SHIFT (0U)




typedef uint16_t SWITCH_P14GMSS_TYPE;
#define SWITCH_P14GMSS_PAGE_14_G_MASTER_SLAVE_SEED_SEED_MASK (0xffffU)
#define SWITCH_P14GMSS_PAGE_14_G_MASTER_SLAVE_SEED_SEED_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_14_G_TEST1_TYPE;
#define SWITCH_PAGE_14_G_TEST1_TEST_MASK (0xffffU)
#define SWITCH_PAGE_14_G_TEST1_TEST_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_14_G_TEST2_TYPE;
#define SWITCH_PAGE_14_G_TEST2_TEST_MASK (0xffffU)
#define SWITCH_PAGE_14_G_TEST2_TEST_SHIFT (0U)




typedef uint16_t SWITCH_P17GMP7_TYPE;
#define SWITCH_P17GMP7_PAGE_17_G_MIICTL_P7_RESET_MASK (0x8000U)
#define SWITCH_P17GMP7_PAGE_17_G_MIICTL_P7_RESET_SHIFT (15U)
#define SWITCH_P17GMP7_PAGE_17_G_MIICTL_P7_LOOPBACK_MASK (0x4000U)
#define SWITCH_P17GMP7_PAGE_17_G_MIICTL_P7_LOOPBACK_SHIFT (14U)
#define SWITCH_P17GMP7_PAGE_17_G_MIICTL_P7_SPD_SEL_LSB_MASK (0x2000U)
#define SWITCH_P17GMP7_PAGE_17_G_MIICTL_P7_SPD_SEL_LSB_SHIFT (13U)
#define SWITCH_P17GMP7_PAGE_17_G_MIICTL_P7_AN_EN_MASK (0x1000U)
#define SWITCH_P17GMP7_PAGE_17_G_MIICTL_P7_AN_EN_SHIFT (12U)
#define SWITCH_P17GMP7_PAGE_17_G_MIICTL_P7_PWR_DOWN_MASK (0x800U)
#define SWITCH_P17GMP7_PAGE_17_G_MIICTL_P7_PWR_DOWN_SHIFT (11U)
#define SWITCH_P17GMP7_PAGE_17_G_MIICTL_P7_ISOLATE_MASK (0x400U)
#define SWITCH_P17GMP7_PAGE_17_G_MIICTL_P7_ISOLATE_SHIFT (10U)
#define SWITCH_P17GMP7_PAGE_17_G_MIICTL_P7_RE_AN_MASK (0x200U)
#define SWITCH_P17GMP7_PAGE_17_G_MIICTL_P7_RE_AN_SHIFT (9U)
#define SWITCH_P17GMP7_PAGE_17_G_MIICTL_P7_DUPLEX_MOD_MASK (0x100U)
#define SWITCH_P17GMP7_PAGE_17_G_MIICTL_P7_DUPLEX_MOD_SHIFT (8U)
#define SWITCH_P17GMP7_PAGE_17_G_MIICTL_P7_COL_TEST_MASK (0x80U)
#define SWITCH_P17GMP7_PAGE_17_G_MIICTL_P7_COL_TEST_SHIFT (7U)
#define SWITCH_P17GMP7_PAGE_17_G_MIICTL_P7_SPD_SEL_MSB_MASK (0x40U)
#define SWITCH_P17GMP7_PAGE_17_G_MIICTL_P7_SPD_SEL_MSB_SHIFT (6U)
#define SWITCH_P17GMP7_PAGE_17_G_MIICTL_P7_RESERVED_MASK (0x3fU)
#define SWITCH_P17GMP7_PAGE_17_G_MIICTL_P7_RESERVED_SHIFT (0U)




typedef uint16_t SWITCH_P17GMP71_TYPE;
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_B100T4_CAP_MASK (0x8000U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_B100T4_CAP_SHIFT (15U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_B100TX_FDX_CAP_MASK (0x4000U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_B100TX_FDX_CAP_SHIFT (14U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_B100TX_CAP_MASK (0x2000U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_B100TX_CAP_SHIFT (13U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_B10T_FDX_CAP_MASK (0x1000U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_B10T_FDX_CAP_SHIFT (12U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_B10T_CAP_MASK (0x800U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_B10T_CAP_SHIFT (11U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_B100T2_FD_CAP_MASK (0x400U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_B100T2_FD_CAP_SHIFT (10U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_B100T2_HD_CAP_MASK (0x200U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_B100T2_HD_CAP_SHIFT (9U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_EXT_STS_MASK (0x100U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_EXT_STS_SHIFT (8U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_RESERVED_MASK (0x80U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_RESERVED_SHIFT (7U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_MF_PRE_SUP_MASK (0x40U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_MF_PRE_SUP_SHIFT (6U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_AUTO_NEGO_COMP_MASK (0x20U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_AUTO_NEGO_COMP_SHIFT (5U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_REMOTE_FAULT_MASK (0x10U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_REMOTE_FAULT_SHIFT (4U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_AUTO_NEGO_CAP_MASK (0x8U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_AUTO_NEGO_CAP_SHIFT (3U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_LINK_STA_MASK (0x4U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_LINK_STA_SHIFT (2U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_JABBER_DET_MASK (0x2U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_JABBER_DET_SHIFT (1U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_EXT_CAP_MASK (0x1U)
#define SWITCH_P17GMP71_PAGE_17_G_MIISTS_P7_EXT_CAP_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_17_G_PHYIDH_P7_TYPE;
#define SWITCH_PAGE_17_G_PHYIDH_P7_OUI_MASK (0xffffU)
#define SWITCH_PAGE_17_G_PHYIDH_P7_OUI_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_17_G_PHYIDL_P7_TYPE;
#define SWITCH_PAGE_17_G_PHYIDL_P7_OUI_MASK (0xfc00U)
#define SWITCH_PAGE_17_G_PHYIDL_P7_OUI_SHIFT (10U)
#define SWITCH_PAGE_17_G_PHYIDL_P7_MODEL_MASK (0x3f0U)
#define SWITCH_PAGE_17_G_PHYIDL_P7_MODEL_SHIFT (4U)
#define SWITCH_PAGE_17_G_PHYIDL_P7_REVISION_MASK (0xfU)
#define SWITCH_PAGE_17_G_PHYIDL_P7_REVISION_SHIFT (0U)




typedef uint16_t SWITCH_P17GAP7_TYPE;
#define SWITCH_P17GAP7_PAGE_17_G_ANADV_P7_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_P17GAP7_PAGE_17_G_ANADV_P7_NEXT_PAGE_SHIFT (15U)
#define SWITCH_P17GAP7_PAGE_17_G_ANADV_P7_RESERVED_2_MASK (0x4000U)
#define SWITCH_P17GAP7_PAGE_17_G_ANADV_P7_RESERVED_2_SHIFT (14U)
#define SWITCH_P17GAP7_PAGE_17_G_ANADV_P7_REMOTE_FAULT_MASK (0x2000U)
#define SWITCH_P17GAP7_PAGE_17_G_ANADV_P7_REMOTE_FAULT_SHIFT (13U)
#define SWITCH_P17GAP7_PAGE_17_G_ANADV_P7_RESERVED_1_MASK (0x1000U)
#define SWITCH_P17GAP7_PAGE_17_G_ANADV_P7_RESERVED_1_SHIFT (12U)
#define SWITCH_P17GAP7_PAGE_17_G_ANADV_P7_ASY_PAUSE_MASK (0x800U)
#define SWITCH_P17GAP7_PAGE_17_G_ANADV_P7_ASY_PAUSE_SHIFT (11U)
#define SWITCH_P17GAP7_PAGE_17_G_ANADV_P7_ADV_PAUSE_CAP_MASK (0x400U)
#define SWITCH_P17GAP7_PAGE_17_G_ANADV_P7_ADV_PAUSE_CAP_SHIFT (10U)
#define SWITCH_P17GAP7_PAGE_17_G_ANADV_P7_B100T4_MASK (0x200U)
#define SWITCH_P17GAP7_PAGE_17_G_ANADV_P7_B100T4_SHIFT (9U)
#define SWITCH_P17GAP7_PAGE_17_G_ANADV_P7_ADV_B100_FDX_MASK (0x100U)
#define SWITCH_P17GAP7_PAGE_17_G_ANADV_P7_ADV_B100_FDX_SHIFT (8U)
#define SWITCH_P17GAP7_PAGE_17_G_ANADV_P7_ADV_B100X_MASK (0x80U)
#define SWITCH_P17GAP7_PAGE_17_G_ANADV_P7_ADV_B100X_SHIFT (7U)
#define SWITCH_P17GAP7_PAGE_17_G_ANADV_P7_ADV_B10T_FDX_MASK (0x40U)
#define SWITCH_P17GAP7_PAGE_17_G_ANADV_P7_ADV_B10T_FDX_SHIFT (6U)
#define SWITCH_P17GAP7_PAGE_17_G_ANADV_P7_ADV_B10T_MASK (0x20U)
#define SWITCH_P17GAP7_PAGE_17_G_ANADV_P7_ADV_B10T_SHIFT (5U)
#define SWITCH_P17GAP7_PAGE_17_G_ANADV_P7_PROTOCOL_SEL_MASK (0x1fU)
#define SWITCH_P17GAP7_PAGE_17_G_ANADV_P7_PROTOCOL_SEL_SHIFT (0U)




typedef uint16_t SWITCH_P17GAP71_TYPE;
#define SWITCH_P17GAP71_PAGE_17_G_ANLPA_P7_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_P17GAP71_PAGE_17_G_ANLPA_P7_NEXT_PAGE_SHIFT (15U)
#define SWITCH_P17GAP71_PAGE_17_G_ANLPA_P7_ACKNOWLEDGE_MASK (0x4000U)
#define SWITCH_P17GAP71_PAGE_17_G_ANLPA_P7_ACKNOWLEDGE_SHIFT (14U)
#define SWITCH_P17GAP71_PAGE_17_G_ANLPA_P7_REMOTE_FAULT_MASK (0x2000U)
#define SWITCH_P17GAP71_PAGE_17_G_ANLPA_P7_REMOTE_FAULT_SHIFT (13U)
#define SWITCH_P17GAP71_PAGE_17_G_ANLPA_P7_RESERVED_1_MASK (0x1000U)
#define SWITCH_P17GAP71_PAGE_17_G_ANLPA_P7_RESERVED_1_SHIFT (12U)
#define SWITCH_P17GAP71_PAGE_17_G_ANLPA_P7_LK_PAR_ASYM_CAP_MASK (0x800U)
#define SWITCH_P17GAP71_PAGE_17_G_ANLPA_P7_LK_PAR_ASYM_CAP_SHIFT (11U)
#define SWITCH_P17GAP71_PAGE_17_G_ANLPA_P7_PAUSE_CAP_MASK (0x400U)
#define SWITCH_P17GAP71_PAGE_17_G_ANLPA_P7_PAUSE_CAP_SHIFT (10U)
#define SWITCH_P17GAP71_PAGE_17_G_ANLPA_P7_B100T4_CAP_MASK (0x200U)
#define SWITCH_P17GAP71_PAGE_17_G_ANLPA_P7_B100T4_CAP_SHIFT (9U)
#define SWITCH_P17GAP71_PAGE_17_G_ANLPA_P7_B100_TXFD_CAP_MASK (0x100U)
#define SWITCH_P17GAP71_PAGE_17_G_ANLPA_P7_B100_TXFD_CAP_SHIFT (8U)
#define SWITCH_P17GAP71_PAGE_17_G_ANLPA_P7_B100_TXHD_CAP_MASK (0x80U)
#define SWITCH_P17GAP71_PAGE_17_G_ANLPA_P7_B100_TXHD_CAP_SHIFT (7U)
#define SWITCH_P17GAP71_PAGE_17_G_ANLPA_P7_B10T_FD_CAP_MASK (0x40U)
#define SWITCH_P17GAP71_PAGE_17_G_ANLPA_P7_B10T_FD_CAP_SHIFT (6U)
#define SWITCH_P17GAP71_PAGE_17_G_ANLPA_P7_B10T_HD_CAP_MASK (0x20U)
#define SWITCH_P17GAP71_PAGE_17_G_ANLPA_P7_B10T_HD_CAP_SHIFT (5U)
#define SWITCH_P17GAP71_PAGE_17_G_ANLPA_P7_PROTOCOL_SEL_MASK (0x1fU)
#define SWITCH_P17GAP71_PAGE_17_G_ANLPA_P7_PROTOCOL_SEL_SHIFT (0U)




typedef uint16_t SWITCH_P17GAP72_TYPE;
#define SWITCH_P17GAP72_PAGE_17_G_ANEXP_P7_RESERVED_1_MASK (0xff80U)
#define SWITCH_P17GAP72_PAGE_17_G_ANEXP_P7_RESERVED_1_SHIFT (7U)
#define SWITCH_P17GAP72_PAGE_17_G_ANEXP_P7_NEXT_PAGE_ABLE_MASK (0x40U)
#define SWITCH_P17GAP72_PAGE_17_G_ANEXP_P7_NEXT_PAGE_ABLE_SHIFT (6U)
#define SWITCH_P17GAP72_PAGE_17_G_ANEXP_P7_NEXT_PAGE_MASK (0x20U)
#define SWITCH_P17GAP72_PAGE_17_G_ANEXP_P7_NEXT_PAGE_SHIFT (5U)
#define SWITCH_P17GAP72_PAGE_17_G_ANEXP_P7_PAR_DET_FAIL_MASK (0x10U)
#define SWITCH_P17GAP72_PAGE_17_G_ANEXP_P7_PAR_DET_FAIL_SHIFT (4U)
#define SWITCH_P17GAP72_PAGE_17_G_ANEXP_P7_LP_NEXT_PAGE_ABI_MASK (0x8U)
#define SWITCH_P17GAP72_PAGE_17_G_ANEXP_P7_LP_NEXT_PAGE_ABI_SHIFT (3U)
#define SWITCH_P17GAP72_PAGE_17_G_ANEXP_P7_NEXT_PAGE_ABI_MASK (0x4U)
#define SWITCH_P17GAP72_PAGE_17_G_ANEXP_P7_NEXT_PAGE_ABI_SHIFT (2U)
#define SWITCH_P17GAP72_PAGE_17_G_ANEXP_P7_PAGE_REC_MASK (0x2U)
#define SWITCH_P17GAP72_PAGE_17_G_ANEXP_P7_PAGE_REC_SHIFT (1U)
#define SWITCH_P17GAP72_PAGE_17_G_ANEXP_P7_LP_AN_ABI_MASK (0x1U)
#define SWITCH_P17GAP72_PAGE_17_G_ANEXP_P7_LP_AN_ABI_SHIFT (0U)




typedef uint16_t SWITCH_P17GAP73_TYPE;
#define SWITCH_P17GAP73_PAGE_17_G_ANNXP_P7_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_P17GAP73_PAGE_17_G_ANNXP_P7_NEXT_PAGE_SHIFT (15U)
#define SWITCH_P17GAP73_PAGE_17_G_ANNXP_P7_RESERVED_1_MASK (0x4000U)
#define SWITCH_P17GAP73_PAGE_17_G_ANNXP_P7_RESERVED_1_SHIFT (14U)
#define SWITCH_P17GAP73_PAGE_17_G_ANNXP_P7_MES_PAGE_MASK (0x2000U)
#define SWITCH_P17GAP73_PAGE_17_G_ANNXP_P7_MES_PAGE_SHIFT (13U)
#define SWITCH_P17GAP73_PAGE_17_G_ANNXP_P7_ACKNOWLEDGE_2_MASK (0x1000U)
#define SWITCH_P17GAP73_PAGE_17_G_ANNXP_P7_ACKNOWLEDGE_2_SHIFT (12U)
#define SWITCH_P17GAP73_PAGE_17_G_ANNXP_P7_TOGGLE_MASK (0x800U)
#define SWITCH_P17GAP73_PAGE_17_G_ANNXP_P7_TOGGLE_SHIFT (11U)
#define SWITCH_P17GAP73_PAGE_17_G_ANNXP_P7_CODE_FIELD_MASK (0x7ffU)
#define SWITCH_P17GAP73_PAGE_17_G_ANNXP_P7_CODE_FIELD_SHIFT (0U)




typedef uint16_t SWITCH_P17GLP7_TYPE;
#define SWITCH_P17GLP7_PAGE_17_G_LPNXP_P7_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_P17GLP7_PAGE_17_G_LPNXP_P7_NEXT_PAGE_SHIFT (15U)
#define SWITCH_P17GLP7_PAGE_17_G_LPNXP_P7_ACK_MASK (0x4000U)
#define SWITCH_P17GLP7_PAGE_17_G_LPNXP_P7_ACK_SHIFT (14U)
#define SWITCH_P17GLP7_PAGE_17_G_LPNXP_P7_MES_PAGE_MASK (0x2000U)
#define SWITCH_P17GLP7_PAGE_17_G_LPNXP_P7_MES_PAGE_SHIFT (13U)
#define SWITCH_P17GLP7_PAGE_17_G_LPNXP_P7_ACKNOWLEDGE_2_MASK (0x1000U)
#define SWITCH_P17GLP7_PAGE_17_G_LPNXP_P7_ACKNOWLEDGE_2_SHIFT (12U)
#define SWITCH_P17GLP7_PAGE_17_G_LPNXP_P7_TOGGLE_MASK (0x800U)
#define SWITCH_P17GLP7_PAGE_17_G_LPNXP_P7_TOGGLE_SHIFT (11U)
#define SWITCH_P17GLP7_PAGE_17_G_LPNXP_P7_CODE_FIELD_MASK (0x7ffU)
#define SWITCH_P17GLP7_PAGE_17_G_LPNXP_P7_CODE_FIELD_SHIFT (0U)




typedef uint16_t SWITCH_P17GB1000CP7_TYPE;
#define SWITCH_P17GB1000CP7_PAGE_17_G_B1000T_CTL_P7_TEST_MODE_MASK (0xe000U)
#define SWITCH_P17GB1000CP7_PAGE_17_G_B1000T_CTL_P7_TEST_MODE_SHIFT (13U)
#define SWITCH_P17GB1000CP7_P17GB1000CP7MSCE_MASK (0x1000U)
#define SWITCH_P17GB1000CP7_P17GB1000CP7MSCE_SHIFT (12U)
#define SWITCH_P17GB1000CP7_P17GB1000CP7MSCV_MASK (0x800U)
#define SWITCH_P17GB1000CP7_P17GB1000CP7MSCV_SHIFT (11U)
#define SWITCH_P17GB1000CP7_PAGE_17_G_B1000T_CTL_P7_REPEATER_DTE_MASK (0x400U)
#define SWITCH_P17GB1000CP7_PAGE_17_G_B1000T_CTL_P7_REPEATER_DTE_SHIFT (10U)
#define SWITCH_P17GB1000CP7_PAGE_17_G_B1000T_CTL_P7_ADV_B1000T_FD_MASK (0x200U)
#define SWITCH_P17GB1000CP7_PAGE_17_G_B1000T_CTL_P7_ADV_B1000T_FD_SHIFT (9U)
#define SWITCH_P17GB1000CP7_PAGE_17_G_B1000T_CTL_P7_ADV_B1000T_HD_MASK (0x100U)
#define SWITCH_P17GB1000CP7_PAGE_17_G_B1000T_CTL_P7_ADV_B1000T_HD_SHIFT (8U)
#define SWITCH_P17GB1000CP7_PAGE_17_G_B1000T_CTL_P7_RESERVED_MASK (0xffU)
#define SWITCH_P17GB1000CP7_PAGE_17_G_B1000T_CTL_P7_RESERVED_SHIFT (0U)




typedef uint16_t SWITCH_P17GB1000SP7_TYPE;
#define SWITCH_P17GB1000SP7_P17GB1000SP7MSCF_MASK (0x8000U)
#define SWITCH_P17GB1000SP7_P17GB1000SP7MSCF_SHIFT (15U)
#define SWITCH_P17GB1000SP7_P17GB1000SP7MSCS_MASK (0x4000U)
#define SWITCH_P17GB1000SP7_P17GB1000SP7MSCS_SHIFT (14U)
#define SWITCH_P17GB1000SP7_PAGE_17_G_B1000T_STS_P7_LOCAL_REC_STS_MASK (0x2000U)
#define SWITCH_P17GB1000SP7_PAGE_17_G_B1000T_STS_P7_LOCAL_REC_STS_SHIFT (13U)
#define SWITCH_P17GB1000SP7_P17GB1000SP7RRS_MASK (0x1000U)
#define SWITCH_P17GB1000SP7_P17GB1000SP7RRS_SHIFT (12U)
#define SWITCH_P17GB1000SP7_P17GB1000SP7LB1000FC_MASK (0x800U)
#define SWITCH_P17GB1000SP7_P17GB1000SP7LB1000FC_SHIFT (11U)
#define SWITCH_P17GB1000SP7_P17GB1000SP7LB1000HC_MASK (0x400U)
#define SWITCH_P17GB1000SP7_P17GB1000SP7LB1000HC_SHIFT (10U)
#define SWITCH_P17GB1000SP7_PAGE_17_G_B1000T_STS_P7_RESERVED_MASK (0x300U)
#define SWITCH_P17GB1000SP7_PAGE_17_G_B1000T_STS_P7_RESERVED_SHIFT (8U)
#define SWITCH_P17GB1000SP7_PAGE_17_G_B1000T_STS_P7_IDLE_ERR_CNT_MASK (0xffU)
#define SWITCH_P17GB1000SP7_PAGE_17_G_B1000T_STS_P7_IDLE_ERR_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P17GESP7_TYPE;
#define SWITCH_P17GESP7_PAGE_17_G_EXT_STS_P7_B1000X_FD_CAP_MASK (0x8000U)
#define SWITCH_P17GESP7_PAGE_17_G_EXT_STS_P7_B1000X_FD_CAP_SHIFT (15U)
#define SWITCH_P17GESP7_PAGE_17_G_EXT_STS_P7_B1000X_HD_CAP_MASK (0x4000U)
#define SWITCH_P17GESP7_PAGE_17_G_EXT_STS_P7_B1000X_HD_CAP_SHIFT (14U)
#define SWITCH_P17GESP7_PAGE_17_G_EXT_STS_P7_B1000T_FD_CAP_MASK (0x2000U)
#define SWITCH_P17GESP7_PAGE_17_G_EXT_STS_P7_B1000T_FD_CAP_SHIFT (13U)
#define SWITCH_P17GESP7_PAGE_17_G_EXT_STS_P7_B1000T_HD_CAP_MASK (0x1000U)
#define SWITCH_P17GESP7_PAGE_17_G_EXT_STS_P7_B1000T_HD_CAP_SHIFT (12U)
#define SWITCH_P17GESP7_PAGE_17_G_EXT_STS_P7_RESERVED_MASK (0xfffU)
#define SWITCH_P17GESP7_PAGE_17_G_EXT_STS_P7_RESERVED_SHIFT (0U)




typedef uint16_t SWITCH_P17GPECP7_TYPE;
#define SWITCH_P17GPECP7_PAGE_17_G_PHY_EXT_CTL_P7_MAC_PHY_MODE_MASK (0x8000U)
#define SWITCH_P17GPECP7_PAGE_17_G_PHY_EXT_CTL_P7_MAC_PHY_MODE_SHIFT (15U)
#define SWITCH_P17GPECP7_P17GPECP7DAMC_MASK (0x4000U)
#define SWITCH_P17GPECP7_P17GPECP7DAMC_SHIFT (14U)
#define SWITCH_P17GPECP7_PAGE_17_G_PHY_EXT_CTL_P7_TRANSMIT_DIS_MASK (0x2000U)
#define SWITCH_P17GPECP7_PAGE_17_G_PHY_EXT_CTL_P7_TRANSMIT_DIS_SHIFT (13U)
#define SWITCH_P17GPECP7_PAGE_17_G_PHY_EXT_CTL_P7_INTERRUPT_DIS_MASK (0x1000U)
#define SWITCH_P17GPECP7_PAGE_17_G_PHY_EXT_CTL_P7_INTERRUPT_DIS_SHIFT (12U)
#define SWITCH_P17GPECP7_PAGE_17_G_PHY_EXT_CTL_P7_FORCE_INTERRUPT_MASK (0x800U)
#define SWITCH_P17GPECP7_PAGE_17_G_PHY_EXT_CTL_P7_FORCE_INTERRUPT_SHIFT (11U)
#define SWITCH_P17GPECP7_PAGE_17_G_PHY_EXT_CTL_P7_BYPASS_ENCODE_MASK (0x400U)
#define SWITCH_P17GPECP7_PAGE_17_G_PHY_EXT_CTL_P7_BYPASS_ENCODE_SHIFT (10U)
#define SWITCH_P17GPECP7_P17GPECP7BS_MASK (0x200U)
#define SWITCH_P17GPECP7_P17GPECP7BS_SHIFT (9U)
#define SWITCH_P17GPECP7_P17GPECP7BNM3_MASK (0x100U)
#define SWITCH_P17GPECP7_P17GPECP7BNM3_SHIFT (8U)
#define SWITCH_P17GPECP7_P17GPECP7BA_MASK (0x80U)
#define SWITCH_P17GPECP7_P17GPECP7BA_SHIFT (7U)
#define SWITCH_P17GPECP7_PAGE_17_G_PHY_EXT_CTL_P7_RST_SCRAMBLER_MASK (0x40U)
#define SWITCH_P17GPECP7_PAGE_17_G_PHY_EXT_CTL_P7_RST_SCRAMBLER_SHIFT (6U)
#define SWITCH_P17GPECP7_P17GPECP7ELTM_MASK (0x20U)
#define SWITCH_P17GPECP7_P17GPECP7ELTM_SHIFT (5U)
#define SWITCH_P17GPECP7_PAGE_17_G_PHY_EXT_CTL_P7_FORCE_LED_ON_MASK (0x10U)
#define SWITCH_P17GPECP7_PAGE_17_G_PHY_EXT_CTL_P7_FORCE_LED_ON_SHIFT (4U)
#define SWITCH_P17GPECP7_PAGE_17_G_PHY_EXT_CTL_P7_FORCE_LED_OFF_MASK (0x8U)
#define SWITCH_P17GPECP7_PAGE_17_G_PHY_EXT_CTL_P7_FORCE_LED_OFF_SHIFT (3U)
#define SWITCH_P17GPECP7_PAGE_17_G_PHY_EXT_CTL_P7_BLK_TXEN_MOD_MASK (0x4U)
#define SWITCH_P17GPECP7_PAGE_17_G_PHY_EXT_CTL_P7_BLK_TXEN_MOD_SHIFT (2U)
#define SWITCH_P17GPECP7_PAGE_17_G_PHY_EXT_CTL_P7_GMII_FIFO_MOD_MASK (0x2U)
#define SWITCH_P17GPECP7_PAGE_17_G_PHY_EXT_CTL_P7_GMII_FIFO_MOD_SHIFT (1U)
#define SWITCH_P17GPECP7_P17GPECP7B1000PTF_MASK (0x1U)
#define SWITCH_P17GPECP7_P17GPECP7B1000PTF_SHIFT (0U)




typedef uint16_t SWITCH_P17GPESP7_TYPE;
#define SWITCH_P17GPESP7_P17GPESP7APSM_MASK (0x8000U)
#define SWITCH_P17GPESP7_P17GPESP7APSM_SHIFT (15U)
#define SWITCH_P17GPESP7_P17GPESP7WD_MASK (0x4000U)
#define SWITCH_P17GPESP7_P17GPESP7WD_SHIFT (14U)
#define SWITCH_P17GPESP7_PAGE_17_G_PHY_EXT_STS_P7_MDI_CROS_STATE_MASK (0x2000U)
#define SWITCH_P17GPESP7_PAGE_17_G_PHY_EXT_STS_P7_MDI_CROS_STATE_SHIFT (13U)
#define SWITCH_P17GPESP7_PAGE_17_G_PHY_EXT_STS_P7_INTERRUPT_STS_MASK (0x1000U)
#define SWITCH_P17GPESP7_PAGE_17_G_PHY_EXT_STS_P7_INTERRUPT_STS_SHIFT (12U)
#define SWITCH_P17GPESP7_PAGE_17_G_PHY_EXT_STS_P7_REMOTE_REC_STS_MASK (0x800U)
#define SWITCH_P17GPESP7_PAGE_17_G_PHY_EXT_STS_P7_REMOTE_REC_STS_SHIFT (11U)
#define SWITCH_P17GPESP7_PAGE_17_G_PHY_EXT_STS_P7_LOCAL_REC_STS_MASK (0x400U)
#define SWITCH_P17GPESP7_PAGE_17_G_PHY_EXT_STS_P7_LOCAL_REC_STS_SHIFT (10U)
#define SWITCH_P17GPESP7_PAGE_17_G_PHY_EXT_STS_P7_LOCK_MASK (0x200U)
#define SWITCH_P17GPESP7_PAGE_17_G_PHY_EXT_STS_P7_LOCK_SHIFT (9U)
#define SWITCH_P17GPESP7_PAGE_17_G_PHY_EXT_STS_P7_LINK_STS_MASK (0x100U)
#define SWITCH_P17GPESP7_PAGE_17_G_PHY_EXT_STS_P7_LINK_STS_SHIFT (8U)
#define SWITCH_P17GPESP7_PAGE_17_G_PHY_EXT_STS_P7_CRC_ERR_DET_MASK (0x80U)
#define SWITCH_P17GPESP7_PAGE_17_G_PHY_EXT_STS_P7_CRC_ERR_DET_SHIFT (7U)
#define SWITCH_P17GPESP7_PAGE_17_G_PHY_EXT_STS_P7_CARR_ERR_DET_MASK (0x40U)
#define SWITCH_P17GPESP7_PAGE_17_G_PHY_EXT_STS_P7_CARR_ERR_DET_SHIFT (6U)
#define SWITCH_P17GPESP7_PAGE_17_G_PHY_EXT_STS_P7_BAD_SSD_DET_MASK (0x20U)
#define SWITCH_P17GPESP7_PAGE_17_G_PHY_EXT_STS_P7_BAD_SSD_DET_SHIFT (5U)
#define SWITCH_P17GPESP7_PAGE_17_G_PHY_EXT_STS_P7_BAD_ESD_DET_MASK (0x10U)
#define SWITCH_P17GPESP7_PAGE_17_G_PHY_EXT_STS_P7_BAD_ESD_DET_SHIFT (4U)
#define SWITCH_P17GPESP7_PAGE_17_G_PHY_EXT_STS_P7_REC_ERR_DET_MASK (0x8U)
#define SWITCH_P17GPESP7_PAGE_17_G_PHY_EXT_STS_P7_REC_ERR_DET_SHIFT (3U)
#define SWITCH_P17GPESP7_PAGE_17_G_PHY_EXT_STS_P7_TRMIT_ERR_DET_MASK (0x4U)
#define SWITCH_P17GPESP7_PAGE_17_G_PHY_EXT_STS_P7_TRMIT_ERR_DET_SHIFT (2U)
#define SWITCH_P17GPESP7_PAGE_17_G_PHY_EXT_STS_P7_LCK_ERR_DET_MASK (0x2U)
#define SWITCH_P17GPESP7_PAGE_17_G_PHY_EXT_STS_P7_LCK_ERR_DET_SHIFT (1U)
#define SWITCH_P17GPESP7_PAGE_17_G_PHY_EXT_STS_P7_MLT3_ERR_DET_MASK (0x1U)
#define SWITCH_P17GPESP7_PAGE_17_G_PHY_EXT_STS_P7_MLT3_ERR_DET_SHIFT (0U)




typedef uint16_t SWITCH_P17GRECP7_TYPE;
#define SWITCH_P17GRECP7_PAGE_17_G_REC_ERR_CNT_P7_REC_ERR_CNT_MASK (0xffffU)
#define SWITCH_P17GRECP7_PAGE_17_G_REC_ERR_CNT_P7_REC_ERR_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P17GFCCP7_TYPE;
#define SWITCH_P17GFCCP7_P17GFCCP7SBC_MASK (0xff00U)
#define SWITCH_P17GFCCP7_P17GFCCP7SBC_SHIFT (8U)
#define SWITCH_P17GFCCP7_PAGE_17_G_FALSE_CARR_CNT_P7_REC_ERR_CNT_MASK (0xffU)
#define SWITCH_P17GFCCP7_PAGE_17_G_FALSE_CARR_CNT_P7_REC_ERR_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P17GRNCP7_TYPE;
#define SWITCH_P17GRNCP7_P17GRNCP7LRNC_MASK (0xff00U)
#define SWITCH_P17GRNCP7_P17GRNCP7LRNC_SHIFT (8U)
#define SWITCH_P17GRNCP7_P17GRNCP7RRNC_MASK (0xffU)
#define SWITCH_P17GRNCP7_P17GRNCP7RRNC_SHIFT (0U)




typedef uint16_t SWITCH_P17GDCP7_TYPE;
#define SWITCH_P17GDCP7_P17GDCP7DC_MASK (0xffffU)
#define SWITCH_P17GDCP7_P17GDCP7DC_SHIFT (0U)




typedef uint16_t SWITCH_P17GDCAP7_TYPE;
#define SWITCH_P17GDCAP7_P17GDCAP7ACC_MASK (0x8000U)
#define SWITCH_P17GDCAP7_P17GDCAP7ACC_SHIFT (15U)
#define SWITCH_P17GDCAP7_P17GDCAP7CS_MASK (0x6000U)
#define SWITCH_P17GDCAP7_P17GDCAP7CS_SHIFT (13U)
#define SWITCH_P17GDCAP7_P17GDCAP7AFC_MASK (0x1000U)
#define SWITCH_P17GDCAP7_P17GDCAP7AFC_SHIFT (12U)
#define SWITCH_P17GDCAP7_P17GDCAP7FS_MASK (0xf00U)
#define SWITCH_P17GDCAP7_P17GDCAP7FS_SHIFT (8U)
#define SWITCH_P17GDCAP7_P17GDCAP7TN_MASK (0xffU)
#define SWITCH_P17GDCAP7_P17GDCAP7TN_SHIFT (0U)




typedef uint16_t SWITCH_P17GACP7_TYPE;
#define SWITCH_P17GACP7_PAGE_17_G_AUX_CTL_P7_SHADOW_REG_MASK (0xffffU)
#define SWITCH_P17GACP7_PAGE_17_G_AUX_CTL_P7_SHADOW_REG_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_17_G_AUX_STS_P7_TYPE;
#define SWITCH_PAGE_17_G_AUX_STS_P7_STS_MASK (0xffffU)
#define SWITCH_PAGE_17_G_AUX_STS_P7_STS_SHIFT (0U)




typedef uint16_t SWITCH_P17GISP7_TYPE;
#define SWITCH_P17GISP7_PAGE_17_G_INTERRUPT_STS_P7_INTERRUPT_STS_MASK (0xffffU)
#define SWITCH_P17GISP7_PAGE_17_G_INTERRUPT_STS_P7_INTERRUPT_STS_SHIFT (0U)




typedef uint16_t SWITCH_P17GIMP7_TYPE;
#define SWITCH_P17GIMP7_PAGE_17_G_INTERRUPT_MSK_P7_INTERRUPT_MSK_MASK (0xffffU)
#define SWITCH_P17GIMP7_PAGE_17_G_INTERRUPT_MSK_P7_INTERRUPT_MSK_SHIFT (0U)




typedef uint16_t SWITCH_P17GMSP7_TYPE;
#define SWITCH_P17GMSP7_PAGE_17_G_MISC_SHADOW_P7_INTERRUPT_MSK_MASK (0xffffU)
#define SWITCH_P17GMSP7_PAGE_17_G_MISC_SHADOW_P7_INTERRUPT_MSK_SHIFT (0U)




typedef uint16_t SWITCH_P17GMSSP7_TYPE;
#define SWITCH_P17GMSSP7_PAGE_17_G_MASTER_SLAVE_SEED_P7_SEED_MASK (0xffffU)
#define SWITCH_P17GMSSP7_PAGE_17_G_MASTER_SLAVE_SEED_P7_SEED_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_17_G_TEST1_P7_TYPE;
#define SWITCH_PAGE_17_G_TEST1_P7_TEST_MASK (0xffffU)
#define SWITCH_PAGE_17_G_TEST1_P7_TEST_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_17_G_TEST2_P7_TYPE;
#define SWITCH_PAGE_17_G_TEST2_P7_TEST_MASK (0xffffU)
#define SWITCH_PAGE_17_G_TEST2_P7_TEST_SHIFT (0U)




typedef uint64_t SWITCH_PAGE_20_TXOCTETS_TYPE;
#define SWITCH_PAGE_20_TXOCTETS_COUNT_MASK (0xffffffffffffffffULL)
#define SWITCH_PAGE_20_TXOCTETS_COUNT_SHIFT (0ULL)




typedef uint32_t SWITCH_PAGE_20_TXDROPPKTS_TYPE;
#define SWITCH_PAGE_20_TXDROPPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_20_TXDROPPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_20_TXQPKTQ0_TYPE;
#define SWITCH_PAGE_20_TXQPKTQ0_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_20_TXQPKTQ0_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P20T_TYPE;
#define SWITCH_P20T_PAGE_20_TXBROADCASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P20T_PAGE_20_TXBROADCASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P20T1_TYPE;
#define SWITCH_P20T1_PAGE_20_TXMULTICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P20T1_PAGE_20_TXMULTICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_20_TXUNICASTPKTS_TYPE;
#define SWITCH_PAGE_20_TXUNICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_20_TXUNICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_20_TXCOLLISIONS_TYPE;
#define SWITCH_PAGE_20_TXCOLLISIONS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_20_TXCOLLISIONS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P20T2_TYPE;
#define SWITCH_P20T2_PAGE_20_TXSINGLECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P20T2_PAGE_20_TXSINGLECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P20T3_TYPE;
#define SWITCH_P20T3_PAGE_20_TXMULTIPLECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P20T3_PAGE_20_TXMULTIPLECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P20T4_TYPE;
#define SWITCH_P20T4_PAGE_20_TXDEFERREDTRANSMIT_COUNT_MASK (0xffffffffUL)
#define SWITCH_P20T4_PAGE_20_TXDEFERREDTRANSMIT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P20T5_TYPE;
#define SWITCH_P20T5_PAGE_20_TXLATECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P20T5_PAGE_20_TXLATECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P20T6_TYPE;
#define SWITCH_P20T6_PAGE_20_TXEXCESSIVECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P20T6_PAGE_20_TXEXCESSIVECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_20_TXFRAMEINDISC_TYPE;
#define SWITCH_PAGE_20_TXFRAMEINDISC_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_20_TXFRAMEINDISC_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_20_TXPAUSEPKTS_TYPE;
#define SWITCH_PAGE_20_TXPAUSEPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_20_TXPAUSEPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_20_TXQPKTQ1_TYPE;
#define SWITCH_PAGE_20_TXQPKTQ1_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_20_TXQPKTQ1_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_20_TXQPKTQ2_TYPE;
#define SWITCH_PAGE_20_TXQPKTQ2_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_20_TXQPKTQ2_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_20_TXQPKTQ3_TYPE;
#define SWITCH_PAGE_20_TXQPKTQ3_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_20_TXQPKTQ3_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_20_TXQPKTQ4_TYPE;
#define SWITCH_PAGE_20_TXQPKTQ4_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_20_TXQPKTQ4_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_20_TXQPKTQ5_TYPE;
#define SWITCH_PAGE_20_TXQPKTQ5_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_20_TXQPKTQ5_COUNT_SHIFT (0UL)




typedef uint64_t SWITCH_PAGE_20_RXOCTETS_TYPE;
#define SWITCH_PAGE_20_RXOCTETS_COUNT_MASK (0xffffffffffffffffULL)
#define SWITCH_PAGE_20_RXOCTETS_COUNT_SHIFT (0ULL)




typedef uint32_t SWITCH_P20R_TYPE;
#define SWITCH_P20R_PAGE_20_RXUNDERSIZEPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P20R_PAGE_20_RXUNDERSIZEPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_20_RXPAUSEPKTS_TYPE;
#define SWITCH_PAGE_20_RXPAUSEPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_20_RXPAUSEPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P20R64_TYPE;
#define SWITCH_P20R64_PAGE_20_RXPKTS64OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P20R64_PAGE_20_RXPKTS64OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P20R65127_TYPE;
#define SWITCH_P20R65127_PAGE_20_RXPKTS65TO127OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P20R65127_PAGE_20_RXPKTS65TO127OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P20R128255_TYPE;
#define SWITCH_P20R128255_PAGE_20_RXPKTS128TO255OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P20R128255_PAGE_20_RXPKTS128TO255OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P20R256511_TYPE;
#define SWITCH_P20R256511_PAGE_20_RXPKTS256TO511OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P20R256511_PAGE_20_RXPKTS256TO511OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P20R5121023_TYPE;
#define SWITCH_P20R5121023_PAGE_20_RXPKTS512TO1023OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P20R5121023_PAGE_20_RXPKTS512TO1023OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P20R1024_TYPE;
#define SWITCH_P20R1024_PAGE_20_RXPKTS1024TOMAXPKTOCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P20R1024_PAGE_20_RXPKTS1024TOMAXPKTOCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P20R1_TYPE;
#define SWITCH_P20R1_PAGE_20_RXOVERSIZEPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P20R1_PAGE_20_RXOVERSIZEPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_20_RXJABBERS_TYPE;
#define SWITCH_PAGE_20_RXJABBERS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_20_RXJABBERS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P20R2_TYPE;
#define SWITCH_P20R2_PAGE_20_RXALIGNMENTERRORS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P20R2_PAGE_20_RXALIGNMENTERRORS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_20_RXFCSERRORS_TYPE;
#define SWITCH_PAGE_20_RXFCSERRORS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_20_RXFCSERRORS_COUNT_SHIFT (0UL)




typedef uint64_t SWITCH_PAGE_20_RXGOODOCTETS_TYPE;
#define SWITCH_PAGE_20_RXGOODOCTETS_COUNT_MASK (0xffffffffffffffffULL)
#define SWITCH_PAGE_20_RXGOODOCTETS_COUNT_SHIFT (0ULL)




typedef uint32_t SWITCH_PAGE_20_RXDROPPKTS_TYPE;
#define SWITCH_PAGE_20_RXDROPPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_20_RXDROPPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_20_RXUNICASTPKTS_TYPE;
#define SWITCH_PAGE_20_RXUNICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_20_RXUNICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P20R3_TYPE;
#define SWITCH_P20R3_PAGE_20_RXMULTICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P20R3_PAGE_20_RXMULTICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P20R4_TYPE;
#define SWITCH_P20R4_PAGE_20_RXBROADCASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P20R4_PAGE_20_RXBROADCASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_20_RXSACHANGES_TYPE;
#define SWITCH_PAGE_20_RXSACHANGES_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_20_RXSACHANGES_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_20_RXFRAGMENTS_TYPE;
#define SWITCH_PAGE_20_RXFRAGMENTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_20_RXFRAGMENTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_20_RXJUMBOPKT_TYPE;
#define SWITCH_PAGE_20_RXJUMBOPKT_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_20_RXJUMBOPKT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_20_RXSYMBLERR_TYPE;
#define SWITCH_PAGE_20_RXSYMBLERR_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_20_RXSYMBLERR_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P20I_TYPE;
#define SWITCH_P20I_PAGE_20_INRANGEERRCOUNT_COUNT_MASK (0xffffffffUL)
#define SWITCH_P20I_PAGE_20_INRANGEERRCOUNT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P20O_TYPE;
#define SWITCH_P20O_PAGE_20_OUTRANGEERRCOUNT_COUNT_MASK (0xffffffffUL)
#define SWITCH_P20O_PAGE_20_OUTRANGEERRCOUNT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_20_EEE_LPI_EVENT_TYPE;
#define SWITCH_PAGE_20_EEE_LPI_EVENT_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_20_EEE_LPI_EVENT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P20ELD_TYPE;
#define SWITCH_P20ELD_PAGE_20_EEE_LPI_DURATION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P20ELD_PAGE_20_EEE_LPI_DURATION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_20_RXDISCARD_TYPE;
#define SWITCH_PAGE_20_RXDISCARD_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_20_RXDISCARD_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_20_TXQPKTQ6_TYPE;
#define SWITCH_PAGE_20_TXQPKTQ6_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_20_TXQPKTQ6_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_20_TXQPKTQ7_TYPE;
#define SWITCH_PAGE_20_TXQPKTQ7_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_20_TXQPKTQ7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P20T64_TYPE;
#define SWITCH_P20T64_PAGE_20_TXPKTS64OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P20T64_PAGE_20_TXPKTS64OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P20T65127_TYPE;
#define SWITCH_P20T65127_PAGE_20_TXPKTS65TO127OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P20T65127_PAGE_20_TXPKTS65TO127OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P20T128255_TYPE;
#define SWITCH_P20T128255_PAGE_20_TXPKTS128TO255OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P20T128255_PAGE_20_TXPKTS128TO255OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P20T256511_TYPE;
#define SWITCH_P20T256511_PAGE_20_TXPKTS256TO511OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P20T256511_PAGE_20_TXPKTS256TO511OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P20T5121023_TYPE;
#define SWITCH_P20T5121023_PAGE_20_TXPKTS512TO1023OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P20T5121023_PAGE_20_TXPKTS512TO1023OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P20T1024_TYPE;
#define SWITCH_P20T1024_PAGE_20_TXPKTS1024TOMAXPKTOCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P20T1024_PAGE_20_TXPKTS1024TOMAXPKTOCTETS_COUNT_SHIFT (0UL)




typedef uint64_t SWITCH_PAGE_21_TXOCTETS_TYPE;
#define SWITCH_PAGE_21_TXOCTETS_COUNT_MASK (0xffffffffffffffffULL)
#define SWITCH_PAGE_21_TXOCTETS_COUNT_SHIFT (0ULL)




typedef uint32_t SWITCH_PAGE_21_TXDROPPKTS_TYPE;
#define SWITCH_PAGE_21_TXDROPPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_21_TXDROPPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_21_TXQPKTQ0_TYPE;
#define SWITCH_PAGE_21_TXQPKTQ0_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_21_TXQPKTQ0_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P21T_TYPE;
#define SWITCH_P21T_PAGE_21_TXBROADCASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P21T_PAGE_21_TXBROADCASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P21T1_TYPE;
#define SWITCH_P21T1_PAGE_21_TXMULTICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P21T1_PAGE_21_TXMULTICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_21_TXUNICASTPKTS_TYPE;
#define SWITCH_PAGE_21_TXUNICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_21_TXUNICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_21_TXCOLLISIONS_TYPE;
#define SWITCH_PAGE_21_TXCOLLISIONS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_21_TXCOLLISIONS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P21T2_TYPE;
#define SWITCH_P21T2_PAGE_21_TXSINGLECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P21T2_PAGE_21_TXSINGLECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P21T3_TYPE;
#define SWITCH_P21T3_PAGE_21_TXMULTIPLECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P21T3_PAGE_21_TXMULTIPLECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P21T4_TYPE;
#define SWITCH_P21T4_PAGE_21_TXDEFERREDTRANSMIT_COUNT_MASK (0xffffffffUL)
#define SWITCH_P21T4_PAGE_21_TXDEFERREDTRANSMIT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P21T5_TYPE;
#define SWITCH_P21T5_PAGE_21_TXLATECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P21T5_PAGE_21_TXLATECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P21T6_TYPE;
#define SWITCH_P21T6_PAGE_21_TXEXCESSIVECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P21T6_PAGE_21_TXEXCESSIVECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_21_TXFRAMEINDISC_TYPE;
#define SWITCH_PAGE_21_TXFRAMEINDISC_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_21_TXFRAMEINDISC_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_21_TXPAUSEPKTS_TYPE;
#define SWITCH_PAGE_21_TXPAUSEPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_21_TXPAUSEPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_21_TXQPKTQ1_TYPE;
#define SWITCH_PAGE_21_TXQPKTQ1_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_21_TXQPKTQ1_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_21_TXQPKTQ2_TYPE;
#define SWITCH_PAGE_21_TXQPKTQ2_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_21_TXQPKTQ2_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_21_TXQPKTQ3_TYPE;
#define SWITCH_PAGE_21_TXQPKTQ3_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_21_TXQPKTQ3_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_21_TXQPKTQ4_TYPE;
#define SWITCH_PAGE_21_TXQPKTQ4_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_21_TXQPKTQ4_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_21_TXQPKTQ5_TYPE;
#define SWITCH_PAGE_21_TXQPKTQ5_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_21_TXQPKTQ5_COUNT_SHIFT (0UL)




typedef uint64_t SWITCH_PAGE_21_RXOCTETS_TYPE;
#define SWITCH_PAGE_21_RXOCTETS_COUNT_MASK (0xffffffffffffffffULL)
#define SWITCH_PAGE_21_RXOCTETS_COUNT_SHIFT (0ULL)




typedef uint32_t SWITCH_P21R_TYPE;
#define SWITCH_P21R_PAGE_21_RXUNDERSIZEPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P21R_PAGE_21_RXUNDERSIZEPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_21_RXPAUSEPKTS_TYPE;
#define SWITCH_PAGE_21_RXPAUSEPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_21_RXPAUSEPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P21R64_TYPE;
#define SWITCH_P21R64_PAGE_21_RXPKTS64OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P21R64_PAGE_21_RXPKTS64OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P21R65127_TYPE;
#define SWITCH_P21R65127_PAGE_21_RXPKTS65TO127OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P21R65127_PAGE_21_RXPKTS65TO127OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P21R128255_TYPE;
#define SWITCH_P21R128255_PAGE_21_RXPKTS128TO255OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P21R128255_PAGE_21_RXPKTS128TO255OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P21R256511_TYPE;
#define SWITCH_P21R256511_PAGE_21_RXPKTS256TO511OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P21R256511_PAGE_21_RXPKTS256TO511OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P21R5121023_TYPE;
#define SWITCH_P21R5121023_PAGE_21_RXPKTS512TO1023OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P21R5121023_PAGE_21_RXPKTS512TO1023OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P21R1024_TYPE;
#define SWITCH_P21R1024_PAGE_21_RXPKTS1024TOMAXPKTOCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P21R1024_PAGE_21_RXPKTS1024TOMAXPKTOCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P21R1_TYPE;
#define SWITCH_P21R1_PAGE_21_RXOVERSIZEPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P21R1_PAGE_21_RXOVERSIZEPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_21_RXJABBERS_TYPE;
#define SWITCH_PAGE_21_RXJABBERS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_21_RXJABBERS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P21R2_TYPE;
#define SWITCH_P21R2_PAGE_21_RXALIGNMENTERRORS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P21R2_PAGE_21_RXALIGNMENTERRORS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_21_RXFCSERRORS_TYPE;
#define SWITCH_PAGE_21_RXFCSERRORS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_21_RXFCSERRORS_COUNT_SHIFT (0UL)




typedef uint64_t SWITCH_PAGE_21_RXGOODOCTETS_TYPE;
#define SWITCH_PAGE_21_RXGOODOCTETS_COUNT_MASK (0xffffffffffffffffULL)
#define SWITCH_PAGE_21_RXGOODOCTETS_COUNT_SHIFT (0ULL)




typedef uint32_t SWITCH_PAGE_21_RXDROPPKTS_TYPE;
#define SWITCH_PAGE_21_RXDROPPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_21_RXDROPPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_21_RXUNICASTPKTS_TYPE;
#define SWITCH_PAGE_21_RXUNICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_21_RXUNICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P21R3_TYPE;
#define SWITCH_P21R3_PAGE_21_RXMULTICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P21R3_PAGE_21_RXMULTICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P21R4_TYPE;
#define SWITCH_P21R4_PAGE_21_RXBROADCASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P21R4_PAGE_21_RXBROADCASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_21_RXSACHANGES_TYPE;
#define SWITCH_PAGE_21_RXSACHANGES_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_21_RXSACHANGES_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_21_RXFRAGMENTS_TYPE;
#define SWITCH_PAGE_21_RXFRAGMENTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_21_RXFRAGMENTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_21_RXJUMBOPKT_TYPE;
#define SWITCH_PAGE_21_RXJUMBOPKT_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_21_RXJUMBOPKT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_21_RXSYMBLERR_TYPE;
#define SWITCH_PAGE_21_RXSYMBLERR_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_21_RXSYMBLERR_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P21I_TYPE;
#define SWITCH_P21I_PAGE_21_INRANGEERRCOUNT_COUNT_MASK (0xffffffffUL)
#define SWITCH_P21I_PAGE_21_INRANGEERRCOUNT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P21O_TYPE;
#define SWITCH_P21O_PAGE_21_OUTRANGEERRCOUNT_COUNT_MASK (0xffffffffUL)
#define SWITCH_P21O_PAGE_21_OUTRANGEERRCOUNT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_21_EEE_LPI_EVENT_TYPE;
#define SWITCH_PAGE_21_EEE_LPI_EVENT_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_21_EEE_LPI_EVENT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P21ELD_TYPE;
#define SWITCH_P21ELD_PAGE_21_EEE_LPI_DURATION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P21ELD_PAGE_21_EEE_LPI_DURATION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_21_RXDISCARD_TYPE;
#define SWITCH_PAGE_21_RXDISCARD_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_21_RXDISCARD_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_21_TXQPKTQ6_TYPE;
#define SWITCH_PAGE_21_TXQPKTQ6_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_21_TXQPKTQ6_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_21_TXQPKTQ7_TYPE;
#define SWITCH_PAGE_21_TXQPKTQ7_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_21_TXQPKTQ7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P21T64_TYPE;
#define SWITCH_P21T64_PAGE_21_TXPKTS64OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P21T64_PAGE_21_TXPKTS64OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P21T65127_TYPE;
#define SWITCH_P21T65127_PAGE_21_TXPKTS65TO127OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P21T65127_PAGE_21_TXPKTS65TO127OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P21T128255_TYPE;
#define SWITCH_P21T128255_PAGE_21_TXPKTS128TO255OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P21T128255_PAGE_21_TXPKTS128TO255OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P21T256511_TYPE;
#define SWITCH_P21T256511_PAGE_21_TXPKTS256TO511OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P21T256511_PAGE_21_TXPKTS256TO511OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P21T5121023_TYPE;
#define SWITCH_P21T5121023_PAGE_21_TXPKTS512TO1023OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P21T5121023_PAGE_21_TXPKTS512TO1023OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P21T1024_TYPE;
#define SWITCH_P21T1024_PAGE_21_TXPKTS1024TOMAXPKTOCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P21T1024_PAGE_21_TXPKTS1024TOMAXPKTOCTETS_COUNT_SHIFT (0UL)




typedef uint64_t SWITCH_PAGE_22_TXOCTETS_TYPE;
#define SWITCH_PAGE_22_TXOCTETS_COUNT_MASK (0xffffffffffffffffULL)
#define SWITCH_PAGE_22_TXOCTETS_COUNT_SHIFT (0ULL)




typedef uint32_t SWITCH_PAGE_22_TXDROPPKTS_TYPE;
#define SWITCH_PAGE_22_TXDROPPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_22_TXDROPPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_22_TXQPKTQ0_TYPE;
#define SWITCH_PAGE_22_TXQPKTQ0_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_22_TXQPKTQ0_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P22T_TYPE;
#define SWITCH_P22T_PAGE_22_TXBROADCASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P22T_PAGE_22_TXBROADCASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P22T1_TYPE;
#define SWITCH_P22T1_PAGE_22_TXMULTICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P22T1_PAGE_22_TXMULTICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_22_TXUNICASTPKTS_TYPE;
#define SWITCH_PAGE_22_TXUNICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_22_TXUNICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_22_TXCOLLISIONS_TYPE;
#define SWITCH_PAGE_22_TXCOLLISIONS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_22_TXCOLLISIONS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P22T2_TYPE;
#define SWITCH_P22T2_PAGE_22_TXSINGLECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P22T2_PAGE_22_TXSINGLECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P22T3_TYPE;
#define SWITCH_P22T3_PAGE_22_TXMULTIPLECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P22T3_PAGE_22_TXMULTIPLECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P22T4_TYPE;
#define SWITCH_P22T4_PAGE_22_TXDEFERREDTRANSMIT_COUNT_MASK (0xffffffffUL)
#define SWITCH_P22T4_PAGE_22_TXDEFERREDTRANSMIT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P22T5_TYPE;
#define SWITCH_P22T5_PAGE_22_TXLATECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P22T5_PAGE_22_TXLATECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P22T6_TYPE;
#define SWITCH_P22T6_PAGE_22_TXEXCESSIVECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P22T6_PAGE_22_TXEXCESSIVECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_22_TXFRAMEINDISC_TYPE;
#define SWITCH_PAGE_22_TXFRAMEINDISC_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_22_TXFRAMEINDISC_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_22_TXPAUSEPKTS_TYPE;
#define SWITCH_PAGE_22_TXPAUSEPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_22_TXPAUSEPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_22_TXQPKTQ1_TYPE;
#define SWITCH_PAGE_22_TXQPKTQ1_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_22_TXQPKTQ1_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_22_TXQPKTQ2_TYPE;
#define SWITCH_PAGE_22_TXQPKTQ2_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_22_TXQPKTQ2_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_22_TXQPKTQ3_TYPE;
#define SWITCH_PAGE_22_TXQPKTQ3_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_22_TXQPKTQ3_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_22_TXQPKTQ4_TYPE;
#define SWITCH_PAGE_22_TXQPKTQ4_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_22_TXQPKTQ4_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_22_TXQPKTQ5_TYPE;
#define SWITCH_PAGE_22_TXQPKTQ5_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_22_TXQPKTQ5_COUNT_SHIFT (0UL)




typedef uint64_t SWITCH_PAGE_22_RXOCTETS_TYPE;
#define SWITCH_PAGE_22_RXOCTETS_COUNT_MASK (0xffffffffffffffffULL)
#define SWITCH_PAGE_22_RXOCTETS_COUNT_SHIFT (0ULL)




typedef uint32_t SWITCH_P22R_TYPE;
#define SWITCH_P22R_PAGE_22_RXUNDERSIZEPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P22R_PAGE_22_RXUNDERSIZEPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_22_RXPAUSEPKTS_TYPE;
#define SWITCH_PAGE_22_RXPAUSEPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_22_RXPAUSEPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P22R64_TYPE;
#define SWITCH_P22R64_PAGE_22_RXPKTS64OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P22R64_PAGE_22_RXPKTS64OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P22R65127_TYPE;
#define SWITCH_P22R65127_PAGE_22_RXPKTS65TO127OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P22R65127_PAGE_22_RXPKTS65TO127OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P22R128255_TYPE;
#define SWITCH_P22R128255_PAGE_22_RXPKTS128TO255OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P22R128255_PAGE_22_RXPKTS128TO255OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P22R256511_TYPE;
#define SWITCH_P22R256511_PAGE_22_RXPKTS256TO511OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P22R256511_PAGE_22_RXPKTS256TO511OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P22R5121023_TYPE;
#define SWITCH_P22R5121023_PAGE_22_RXPKTS512TO1023OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P22R5121023_PAGE_22_RXPKTS512TO1023OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P22R1024_TYPE;
#define SWITCH_P22R1024_PAGE_22_RXPKTS1024TOMAXPKTOCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P22R1024_PAGE_22_RXPKTS1024TOMAXPKTOCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P22R1_TYPE;
#define SWITCH_P22R1_PAGE_22_RXOVERSIZEPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P22R1_PAGE_22_RXOVERSIZEPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_22_RXJABBERS_TYPE;
#define SWITCH_PAGE_22_RXJABBERS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_22_RXJABBERS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P22R2_TYPE;
#define SWITCH_P22R2_PAGE_22_RXALIGNMENTERRORS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P22R2_PAGE_22_RXALIGNMENTERRORS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_22_RXFCSERRORS_TYPE;
#define SWITCH_PAGE_22_RXFCSERRORS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_22_RXFCSERRORS_COUNT_SHIFT (0UL)




typedef uint64_t SWITCH_PAGE_22_RXGOODOCTETS_TYPE;
#define SWITCH_PAGE_22_RXGOODOCTETS_COUNT_MASK (0xffffffffffffffffULL)
#define SWITCH_PAGE_22_RXGOODOCTETS_COUNT_SHIFT (0ULL)




typedef uint32_t SWITCH_PAGE_22_RXDROPPKTS_TYPE;
#define SWITCH_PAGE_22_RXDROPPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_22_RXDROPPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_22_RXUNICASTPKTS_TYPE;
#define SWITCH_PAGE_22_RXUNICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_22_RXUNICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P22R3_TYPE;
#define SWITCH_P22R3_PAGE_22_RXMULTICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P22R3_PAGE_22_RXMULTICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P22R4_TYPE;
#define SWITCH_P22R4_PAGE_22_RXBROADCASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P22R4_PAGE_22_RXBROADCASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_22_RXSACHANGES_TYPE;
#define SWITCH_PAGE_22_RXSACHANGES_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_22_RXSACHANGES_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_22_RXFRAGMENTS_TYPE;
#define SWITCH_PAGE_22_RXFRAGMENTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_22_RXFRAGMENTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_22_RXJUMBOPKT_TYPE;
#define SWITCH_PAGE_22_RXJUMBOPKT_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_22_RXJUMBOPKT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_22_RXSYMBLERR_TYPE;
#define SWITCH_PAGE_22_RXSYMBLERR_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_22_RXSYMBLERR_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P22I_TYPE;
#define SWITCH_P22I_PAGE_22_INRANGEERRCOUNT_COUNT_MASK (0xffffffffUL)
#define SWITCH_P22I_PAGE_22_INRANGEERRCOUNT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P22O_TYPE;
#define SWITCH_P22O_PAGE_22_OUTRANGEERRCOUNT_COUNT_MASK (0xffffffffUL)
#define SWITCH_P22O_PAGE_22_OUTRANGEERRCOUNT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_22_EEE_LPI_EVENT_TYPE;
#define SWITCH_PAGE_22_EEE_LPI_EVENT_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_22_EEE_LPI_EVENT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P22ELD_TYPE;
#define SWITCH_P22ELD_PAGE_22_EEE_LPI_DURATION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P22ELD_PAGE_22_EEE_LPI_DURATION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_22_RXDISCARD_TYPE;
#define SWITCH_PAGE_22_RXDISCARD_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_22_RXDISCARD_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_22_TXQPKTQ6_TYPE;
#define SWITCH_PAGE_22_TXQPKTQ6_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_22_TXQPKTQ6_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_22_TXQPKTQ7_TYPE;
#define SWITCH_PAGE_22_TXQPKTQ7_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_22_TXQPKTQ7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P22T64_TYPE;
#define SWITCH_P22T64_PAGE_22_TXPKTS64OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P22T64_PAGE_22_TXPKTS64OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P22T65127_TYPE;
#define SWITCH_P22T65127_PAGE_22_TXPKTS65TO127OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P22T65127_PAGE_22_TXPKTS65TO127OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P22T128255_TYPE;
#define SWITCH_P22T128255_PAGE_22_TXPKTS128TO255OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P22T128255_PAGE_22_TXPKTS128TO255OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P22T256511_TYPE;
#define SWITCH_P22T256511_PAGE_22_TXPKTS256TO511OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P22T256511_PAGE_22_TXPKTS256TO511OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P22T5121023_TYPE;
#define SWITCH_P22T5121023_PAGE_22_TXPKTS512TO1023OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P22T5121023_PAGE_22_TXPKTS512TO1023OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P22T1024_TYPE;
#define SWITCH_P22T1024_PAGE_22_TXPKTS1024TOMAXPKTOCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P22T1024_PAGE_22_TXPKTS1024TOMAXPKTOCTETS_COUNT_SHIFT (0UL)




typedef uint64_t SWITCH_PAGE_23_TXOCTETS_TYPE;
#define SWITCH_PAGE_23_TXOCTETS_COUNT_MASK (0xffffffffffffffffULL)
#define SWITCH_PAGE_23_TXOCTETS_COUNT_SHIFT (0ULL)




typedef uint32_t SWITCH_PAGE_23_TXDROPPKTS_TYPE;
#define SWITCH_PAGE_23_TXDROPPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_23_TXDROPPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_23_TXQPKTQ0_TYPE;
#define SWITCH_PAGE_23_TXQPKTQ0_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_23_TXQPKTQ0_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P23T_TYPE;
#define SWITCH_P23T_PAGE_23_TXBROADCASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P23T_PAGE_23_TXBROADCASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P23T1_TYPE;
#define SWITCH_P23T1_PAGE_23_TXMULTICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P23T1_PAGE_23_TXMULTICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_23_TXUNICASTPKTS_TYPE;
#define SWITCH_PAGE_23_TXUNICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_23_TXUNICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_23_TXCOLLISIONS_TYPE;
#define SWITCH_PAGE_23_TXCOLLISIONS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_23_TXCOLLISIONS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P23T2_TYPE;
#define SWITCH_P23T2_PAGE_23_TXSINGLECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P23T2_PAGE_23_TXSINGLECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P23T3_TYPE;
#define SWITCH_P23T3_PAGE_23_TXMULTIPLECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P23T3_PAGE_23_TXMULTIPLECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P23T4_TYPE;
#define SWITCH_P23T4_PAGE_23_TXDEFERREDTRANSMIT_COUNT_MASK (0xffffffffUL)
#define SWITCH_P23T4_PAGE_23_TXDEFERREDTRANSMIT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P23T5_TYPE;
#define SWITCH_P23T5_PAGE_23_TXLATECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P23T5_PAGE_23_TXLATECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P23T6_TYPE;
#define SWITCH_P23T6_PAGE_23_TXEXCESSIVECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P23T6_PAGE_23_TXEXCESSIVECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_23_TXFRAMEINDISC_TYPE;
#define SWITCH_PAGE_23_TXFRAMEINDISC_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_23_TXFRAMEINDISC_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_23_TXPAUSEPKTS_TYPE;
#define SWITCH_PAGE_23_TXPAUSEPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_23_TXPAUSEPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_23_TXQPKTQ1_TYPE;
#define SWITCH_PAGE_23_TXQPKTQ1_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_23_TXQPKTQ1_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_23_TXQPKTQ2_TYPE;
#define SWITCH_PAGE_23_TXQPKTQ2_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_23_TXQPKTQ2_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_23_TXQPKTQ3_TYPE;
#define SWITCH_PAGE_23_TXQPKTQ3_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_23_TXQPKTQ3_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_23_TXQPKTQ4_TYPE;
#define SWITCH_PAGE_23_TXQPKTQ4_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_23_TXQPKTQ4_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_23_TXQPKTQ5_TYPE;
#define SWITCH_PAGE_23_TXQPKTQ5_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_23_TXQPKTQ5_COUNT_SHIFT (0UL)




typedef uint64_t SWITCH_PAGE_23_RXOCTETS_TYPE;
#define SWITCH_PAGE_23_RXOCTETS_COUNT_MASK (0xffffffffffffffffULL)
#define SWITCH_PAGE_23_RXOCTETS_COUNT_SHIFT (0ULL)




typedef uint32_t SWITCH_P23R_TYPE;
#define SWITCH_P23R_PAGE_23_RXUNDERSIZEPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P23R_PAGE_23_RXUNDERSIZEPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_23_RXPAUSEPKTS_TYPE;
#define SWITCH_PAGE_23_RXPAUSEPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_23_RXPAUSEPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P23R64_TYPE;
#define SWITCH_P23R64_PAGE_23_RXPKTS64OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P23R64_PAGE_23_RXPKTS64OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P23R65127_TYPE;
#define SWITCH_P23R65127_PAGE_23_RXPKTS65TO127OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P23R65127_PAGE_23_RXPKTS65TO127OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P23R128255_TYPE;
#define SWITCH_P23R128255_PAGE_23_RXPKTS128TO255OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P23R128255_PAGE_23_RXPKTS128TO255OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P23R256511_TYPE;
#define SWITCH_P23R256511_PAGE_23_RXPKTS256TO511OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P23R256511_PAGE_23_RXPKTS256TO511OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P23R5121023_TYPE;
#define SWITCH_P23R5121023_PAGE_23_RXPKTS512TO1023OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P23R5121023_PAGE_23_RXPKTS512TO1023OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P23R1024_TYPE;
#define SWITCH_P23R1024_PAGE_23_RXPKTS1024TOMAXPKTOCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P23R1024_PAGE_23_RXPKTS1024TOMAXPKTOCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P23R1_TYPE;
#define SWITCH_P23R1_PAGE_23_RXOVERSIZEPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P23R1_PAGE_23_RXOVERSIZEPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_23_RXJABBERS_TYPE;
#define SWITCH_PAGE_23_RXJABBERS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_23_RXJABBERS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P23R2_TYPE;
#define SWITCH_P23R2_PAGE_23_RXALIGNMENTERRORS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P23R2_PAGE_23_RXALIGNMENTERRORS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_23_RXFCSERRORS_TYPE;
#define SWITCH_PAGE_23_RXFCSERRORS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_23_RXFCSERRORS_COUNT_SHIFT (0UL)




typedef uint64_t SWITCH_PAGE_23_RXGOODOCTETS_TYPE;
#define SWITCH_PAGE_23_RXGOODOCTETS_COUNT_MASK (0xffffffffffffffffULL)
#define SWITCH_PAGE_23_RXGOODOCTETS_COUNT_SHIFT (0ULL)




typedef uint32_t SWITCH_PAGE_23_RXDROPPKTS_TYPE;
#define SWITCH_PAGE_23_RXDROPPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_23_RXDROPPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_23_RXUNICASTPKTS_TYPE;
#define SWITCH_PAGE_23_RXUNICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_23_RXUNICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P23R3_TYPE;
#define SWITCH_P23R3_PAGE_23_RXMULTICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P23R3_PAGE_23_RXMULTICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P23R4_TYPE;
#define SWITCH_P23R4_PAGE_23_RXBROADCASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P23R4_PAGE_23_RXBROADCASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_23_RXSACHANGES_TYPE;
#define SWITCH_PAGE_23_RXSACHANGES_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_23_RXSACHANGES_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_23_RXFRAGMENTS_TYPE;
#define SWITCH_PAGE_23_RXFRAGMENTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_23_RXFRAGMENTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_23_RXJUMBOPKT_TYPE;
#define SWITCH_PAGE_23_RXJUMBOPKT_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_23_RXJUMBOPKT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_23_RXSYMBLERR_TYPE;
#define SWITCH_PAGE_23_RXSYMBLERR_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_23_RXSYMBLERR_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P23I_TYPE;
#define SWITCH_P23I_PAGE_23_INRANGEERRCOUNT_COUNT_MASK (0xffffffffUL)
#define SWITCH_P23I_PAGE_23_INRANGEERRCOUNT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P23O_TYPE;
#define SWITCH_P23O_PAGE_23_OUTRANGEERRCOUNT_COUNT_MASK (0xffffffffUL)
#define SWITCH_P23O_PAGE_23_OUTRANGEERRCOUNT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_23_EEE_LPI_EVENT_TYPE;
#define SWITCH_PAGE_23_EEE_LPI_EVENT_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_23_EEE_LPI_EVENT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P23ELD_TYPE;
#define SWITCH_P23ELD_PAGE_23_EEE_LPI_DURATION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P23ELD_PAGE_23_EEE_LPI_DURATION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_23_RXDISCARD_TYPE;
#define SWITCH_PAGE_23_RXDISCARD_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_23_RXDISCARD_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_23_TXQPKTQ6_TYPE;
#define SWITCH_PAGE_23_TXQPKTQ6_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_23_TXQPKTQ6_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_23_TXQPKTQ7_TYPE;
#define SWITCH_PAGE_23_TXQPKTQ7_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_23_TXQPKTQ7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P23T64_TYPE;
#define SWITCH_P23T64_PAGE_23_TXPKTS64OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P23T64_PAGE_23_TXPKTS64OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P23T65127_TYPE;
#define SWITCH_P23T65127_PAGE_23_TXPKTS65TO127OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P23T65127_PAGE_23_TXPKTS65TO127OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P23T128255_TYPE;
#define SWITCH_P23T128255_PAGE_23_TXPKTS128TO255OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P23T128255_PAGE_23_TXPKTS128TO255OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P23T256511_TYPE;
#define SWITCH_P23T256511_PAGE_23_TXPKTS256TO511OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P23T256511_PAGE_23_TXPKTS256TO511OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P23T5121023_TYPE;
#define SWITCH_P23T5121023_PAGE_23_TXPKTS512TO1023OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P23T5121023_PAGE_23_TXPKTS512TO1023OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P23T1024_TYPE;
#define SWITCH_P23T1024_PAGE_23_TXPKTS1024TOMAXPKTOCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P23T1024_PAGE_23_TXPKTS1024TOMAXPKTOCTETS_COUNT_SHIFT (0UL)




typedef uint64_t SWITCH_PAGE_24_TXOCTETS_TYPE;
#define SWITCH_PAGE_24_TXOCTETS_COUNT_MASK (0xffffffffffffffffULL)
#define SWITCH_PAGE_24_TXOCTETS_COUNT_SHIFT (0ULL)




typedef uint32_t SWITCH_PAGE_24_TXDROPPKTS_TYPE;
#define SWITCH_PAGE_24_TXDROPPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_24_TXDROPPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_24_TXQPKTQ0_TYPE;
#define SWITCH_PAGE_24_TXQPKTQ0_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_24_TXQPKTQ0_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P24T_TYPE;
#define SWITCH_P24T_PAGE_24_TXBROADCASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P24T_PAGE_24_TXBROADCASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P24T1_TYPE;
#define SWITCH_P24T1_PAGE_24_TXMULTICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P24T1_PAGE_24_TXMULTICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_24_TXUNICASTPKTS_TYPE;
#define SWITCH_PAGE_24_TXUNICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_24_TXUNICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_24_TXCOLLISIONS_TYPE;
#define SWITCH_PAGE_24_TXCOLLISIONS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_24_TXCOLLISIONS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P24T2_TYPE;
#define SWITCH_P24T2_PAGE_24_TXSINGLECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P24T2_PAGE_24_TXSINGLECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P24T3_TYPE;
#define SWITCH_P24T3_PAGE_24_TXMULTIPLECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P24T3_PAGE_24_TXMULTIPLECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P24T4_TYPE;
#define SWITCH_P24T4_PAGE_24_TXDEFERREDTRANSMIT_COUNT_MASK (0xffffffffUL)
#define SWITCH_P24T4_PAGE_24_TXDEFERREDTRANSMIT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P24T5_TYPE;
#define SWITCH_P24T5_PAGE_24_TXLATECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P24T5_PAGE_24_TXLATECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P24T6_TYPE;
#define SWITCH_P24T6_PAGE_24_TXEXCESSIVECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P24T6_PAGE_24_TXEXCESSIVECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_24_TXFRAMEINDISC_TYPE;
#define SWITCH_PAGE_24_TXFRAMEINDISC_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_24_TXFRAMEINDISC_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_24_TXPAUSEPKTS_TYPE;
#define SWITCH_PAGE_24_TXPAUSEPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_24_TXPAUSEPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_24_TXQPKTQ1_TYPE;
#define SWITCH_PAGE_24_TXQPKTQ1_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_24_TXQPKTQ1_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_24_TXQPKTQ2_TYPE;
#define SWITCH_PAGE_24_TXQPKTQ2_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_24_TXQPKTQ2_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_24_TXQPKTQ3_TYPE;
#define SWITCH_PAGE_24_TXQPKTQ3_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_24_TXQPKTQ3_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_24_TXQPKTQ4_TYPE;
#define SWITCH_PAGE_24_TXQPKTQ4_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_24_TXQPKTQ4_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_24_TXQPKTQ5_TYPE;
#define SWITCH_PAGE_24_TXQPKTQ5_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_24_TXQPKTQ5_COUNT_SHIFT (0UL)




typedef uint64_t SWITCH_PAGE_24_RXOCTETS_TYPE;
#define SWITCH_PAGE_24_RXOCTETS_COUNT_MASK (0xffffffffffffffffULL)
#define SWITCH_PAGE_24_RXOCTETS_COUNT_SHIFT (0ULL)




typedef uint32_t SWITCH_P24R_TYPE;
#define SWITCH_P24R_PAGE_24_RXUNDERSIZEPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P24R_PAGE_24_RXUNDERSIZEPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_24_RXPAUSEPKTS_TYPE;
#define SWITCH_PAGE_24_RXPAUSEPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_24_RXPAUSEPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P24R64_TYPE;
#define SWITCH_P24R64_PAGE_24_RXPKTS64OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P24R64_PAGE_24_RXPKTS64OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P24R65127_TYPE;
#define SWITCH_P24R65127_PAGE_24_RXPKTS65TO127OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P24R65127_PAGE_24_RXPKTS65TO127OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P24R128255_TYPE;
#define SWITCH_P24R128255_PAGE_24_RXPKTS128TO255OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P24R128255_PAGE_24_RXPKTS128TO255OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P24R256511_TYPE;
#define SWITCH_P24R256511_PAGE_24_RXPKTS256TO511OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P24R256511_PAGE_24_RXPKTS256TO511OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P24R5121023_TYPE;
#define SWITCH_P24R5121023_PAGE_24_RXPKTS512TO1023OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P24R5121023_PAGE_24_RXPKTS512TO1023OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P24R1024_TYPE;
#define SWITCH_P24R1024_PAGE_24_RXPKTS1024TOMAXPKTOCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P24R1024_PAGE_24_RXPKTS1024TOMAXPKTOCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P24R1_TYPE;
#define SWITCH_P24R1_PAGE_24_RXOVERSIZEPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P24R1_PAGE_24_RXOVERSIZEPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_24_RXJABBERS_TYPE;
#define SWITCH_PAGE_24_RXJABBERS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_24_RXJABBERS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P24R2_TYPE;
#define SWITCH_P24R2_PAGE_24_RXALIGNMENTERRORS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P24R2_PAGE_24_RXALIGNMENTERRORS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_24_RXFCSERRORS_TYPE;
#define SWITCH_PAGE_24_RXFCSERRORS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_24_RXFCSERRORS_COUNT_SHIFT (0UL)




typedef uint64_t SWITCH_PAGE_24_RXGOODOCTETS_TYPE;
#define SWITCH_PAGE_24_RXGOODOCTETS_COUNT_MASK (0xffffffffffffffffULL)
#define SWITCH_PAGE_24_RXGOODOCTETS_COUNT_SHIFT (0ULL)




typedef uint32_t SWITCH_PAGE_24_RXDROPPKTS_TYPE;
#define SWITCH_PAGE_24_RXDROPPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_24_RXDROPPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_24_RXUNICASTPKTS_TYPE;
#define SWITCH_PAGE_24_RXUNICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_24_RXUNICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P24R3_TYPE;
#define SWITCH_P24R3_PAGE_24_RXMULTICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P24R3_PAGE_24_RXMULTICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P24R4_TYPE;
#define SWITCH_P24R4_PAGE_24_RXBROADCASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P24R4_PAGE_24_RXBROADCASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_24_RXSACHANGES_TYPE;
#define SWITCH_PAGE_24_RXSACHANGES_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_24_RXSACHANGES_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_24_RXFRAGMENTS_TYPE;
#define SWITCH_PAGE_24_RXFRAGMENTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_24_RXFRAGMENTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_24_RXJUMBOPKT_TYPE;
#define SWITCH_PAGE_24_RXJUMBOPKT_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_24_RXJUMBOPKT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_24_RXSYMBLERR_TYPE;
#define SWITCH_PAGE_24_RXSYMBLERR_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_24_RXSYMBLERR_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P24I_TYPE;
#define SWITCH_P24I_PAGE_24_INRANGEERRCOUNT_COUNT_MASK (0xffffffffUL)
#define SWITCH_P24I_PAGE_24_INRANGEERRCOUNT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P24O_TYPE;
#define SWITCH_P24O_PAGE_24_OUTRANGEERRCOUNT_COUNT_MASK (0xffffffffUL)
#define SWITCH_P24O_PAGE_24_OUTRANGEERRCOUNT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_24_EEE_LPI_EVENT_TYPE;
#define SWITCH_PAGE_24_EEE_LPI_EVENT_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_24_EEE_LPI_EVENT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P24ELD_TYPE;
#define SWITCH_P24ELD_PAGE_24_EEE_LPI_DURATION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P24ELD_PAGE_24_EEE_LPI_DURATION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_24_RXDISCARD_TYPE;
#define SWITCH_PAGE_24_RXDISCARD_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_24_RXDISCARD_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_24_TXQPKTQ6_TYPE;
#define SWITCH_PAGE_24_TXQPKTQ6_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_24_TXQPKTQ6_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_24_TXQPKTQ7_TYPE;
#define SWITCH_PAGE_24_TXQPKTQ7_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_24_TXQPKTQ7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P24T64_TYPE;
#define SWITCH_P24T64_PAGE_24_TXPKTS64OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P24T64_PAGE_24_TXPKTS64OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P24T65127_TYPE;
#define SWITCH_P24T65127_PAGE_24_TXPKTS65TO127OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P24T65127_PAGE_24_TXPKTS65TO127OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P24T128255_TYPE;
#define SWITCH_P24T128255_PAGE_24_TXPKTS128TO255OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P24T128255_PAGE_24_TXPKTS128TO255OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P24T256511_TYPE;
#define SWITCH_P24T256511_PAGE_24_TXPKTS256TO511OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P24T256511_PAGE_24_TXPKTS256TO511OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P24T5121023_TYPE;
#define SWITCH_P24T5121023_PAGE_24_TXPKTS512TO1023OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P24T5121023_PAGE_24_TXPKTS512TO1023OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P24T1024_TYPE;
#define SWITCH_P24T1024_PAGE_24_TXPKTS1024TOMAXPKTOCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P24T1024_PAGE_24_TXPKTS1024TOMAXPKTOCTETS_COUNT_SHIFT (0UL)




typedef uint64_t SWITCH_PAGE_25_TXOCTETS_TYPE;
#define SWITCH_PAGE_25_TXOCTETS_COUNT_MASK (0xffffffffffffffffULL)
#define SWITCH_PAGE_25_TXOCTETS_COUNT_SHIFT (0ULL)




typedef uint32_t SWITCH_PAGE_25_TXDROPPKTS_TYPE;
#define SWITCH_PAGE_25_TXDROPPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_25_TXDROPPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_25_TXQPKTQ0_TYPE;
#define SWITCH_PAGE_25_TXQPKTQ0_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_25_TXQPKTQ0_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P25T_TYPE;
#define SWITCH_P25T_PAGE_25_TXBROADCASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P25T_PAGE_25_TXBROADCASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P25T1_TYPE;
#define SWITCH_P25T1_PAGE_25_TXMULTICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P25T1_PAGE_25_TXMULTICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_25_TXUNICASTPKTS_TYPE;
#define SWITCH_PAGE_25_TXUNICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_25_TXUNICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_25_TXCOLLISIONS_TYPE;
#define SWITCH_PAGE_25_TXCOLLISIONS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_25_TXCOLLISIONS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P25T2_TYPE;
#define SWITCH_P25T2_PAGE_25_TXSINGLECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P25T2_PAGE_25_TXSINGLECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P25T3_TYPE;
#define SWITCH_P25T3_PAGE_25_TXMULTIPLECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P25T3_PAGE_25_TXMULTIPLECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P25T4_TYPE;
#define SWITCH_P25T4_PAGE_25_TXDEFERREDTRANSMIT_COUNT_MASK (0xffffffffUL)
#define SWITCH_P25T4_PAGE_25_TXDEFERREDTRANSMIT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P25T5_TYPE;
#define SWITCH_P25T5_PAGE_25_TXLATECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P25T5_PAGE_25_TXLATECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P25T6_TYPE;
#define SWITCH_P25T6_PAGE_25_TXEXCESSIVECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P25T6_PAGE_25_TXEXCESSIVECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_25_TXFRAMEINDISC_TYPE;
#define SWITCH_PAGE_25_TXFRAMEINDISC_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_25_TXFRAMEINDISC_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_25_TXPAUSEPKTS_TYPE;
#define SWITCH_PAGE_25_TXPAUSEPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_25_TXPAUSEPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_25_TXQPKTQ1_TYPE;
#define SWITCH_PAGE_25_TXQPKTQ1_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_25_TXQPKTQ1_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_25_TXQPKTQ2_TYPE;
#define SWITCH_PAGE_25_TXQPKTQ2_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_25_TXQPKTQ2_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_25_TXQPKTQ3_TYPE;
#define SWITCH_PAGE_25_TXQPKTQ3_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_25_TXQPKTQ3_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_25_TXQPKTQ4_TYPE;
#define SWITCH_PAGE_25_TXQPKTQ4_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_25_TXQPKTQ4_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_25_TXQPKTQ5_TYPE;
#define SWITCH_PAGE_25_TXQPKTQ5_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_25_TXQPKTQ5_COUNT_SHIFT (0UL)




typedef uint64_t SWITCH_PAGE_25_RXOCTETS_TYPE;
#define SWITCH_PAGE_25_RXOCTETS_COUNT_MASK (0xffffffffffffffffULL)
#define SWITCH_PAGE_25_RXOCTETS_COUNT_SHIFT (0ULL)




typedef uint32_t SWITCH_P25R_TYPE;
#define SWITCH_P25R_PAGE_25_RXUNDERSIZEPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P25R_PAGE_25_RXUNDERSIZEPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_25_RXPAUSEPKTS_TYPE;
#define SWITCH_PAGE_25_RXPAUSEPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_25_RXPAUSEPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P25R64_TYPE;
#define SWITCH_P25R64_PAGE_25_RXPKTS64OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P25R64_PAGE_25_RXPKTS64OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P25R65127_TYPE;
#define SWITCH_P25R65127_PAGE_25_RXPKTS65TO127OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P25R65127_PAGE_25_RXPKTS65TO127OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P25R128255_TYPE;
#define SWITCH_P25R128255_PAGE_25_RXPKTS128TO255OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P25R128255_PAGE_25_RXPKTS128TO255OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P25R256511_TYPE;
#define SWITCH_P25R256511_PAGE_25_RXPKTS256TO511OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P25R256511_PAGE_25_RXPKTS256TO511OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P25R5121023_TYPE;
#define SWITCH_P25R5121023_PAGE_25_RXPKTS512TO1023OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P25R5121023_PAGE_25_RXPKTS512TO1023OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P25R1024_TYPE;
#define SWITCH_P25R1024_PAGE_25_RXPKTS1024TOMAXPKTOCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P25R1024_PAGE_25_RXPKTS1024TOMAXPKTOCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P25R1_TYPE;
#define SWITCH_P25R1_PAGE_25_RXOVERSIZEPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P25R1_PAGE_25_RXOVERSIZEPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_25_RXJABBERS_TYPE;
#define SWITCH_PAGE_25_RXJABBERS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_25_RXJABBERS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P25R2_TYPE;
#define SWITCH_P25R2_PAGE_25_RXALIGNMENTERRORS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P25R2_PAGE_25_RXALIGNMENTERRORS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_25_RXFCSERRORS_TYPE;
#define SWITCH_PAGE_25_RXFCSERRORS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_25_RXFCSERRORS_COUNT_SHIFT (0UL)




typedef uint64_t SWITCH_PAGE_25_RXGOODOCTETS_TYPE;
#define SWITCH_PAGE_25_RXGOODOCTETS_COUNT_MASK (0xffffffffffffffffULL)
#define SWITCH_PAGE_25_RXGOODOCTETS_COUNT_SHIFT (0ULL)




typedef uint32_t SWITCH_PAGE_25_RXDROPPKTS_TYPE;
#define SWITCH_PAGE_25_RXDROPPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_25_RXDROPPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_25_RXUNICASTPKTS_TYPE;
#define SWITCH_PAGE_25_RXUNICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_25_RXUNICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P25R3_TYPE;
#define SWITCH_P25R3_PAGE_25_RXMULTICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P25R3_PAGE_25_RXMULTICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P25R4_TYPE;
#define SWITCH_P25R4_PAGE_25_RXBROADCASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P25R4_PAGE_25_RXBROADCASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_25_RXSACHANGES_TYPE;
#define SWITCH_PAGE_25_RXSACHANGES_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_25_RXSACHANGES_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_25_RXFRAGMENTS_TYPE;
#define SWITCH_PAGE_25_RXFRAGMENTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_25_RXFRAGMENTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_25_RXJUMBOPKT_TYPE;
#define SWITCH_PAGE_25_RXJUMBOPKT_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_25_RXJUMBOPKT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_25_RXSYMBLERR_TYPE;
#define SWITCH_PAGE_25_RXSYMBLERR_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_25_RXSYMBLERR_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P25I_TYPE;
#define SWITCH_P25I_PAGE_25_INRANGEERRCOUNT_COUNT_MASK (0xffffffffUL)
#define SWITCH_P25I_PAGE_25_INRANGEERRCOUNT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P25O_TYPE;
#define SWITCH_P25O_PAGE_25_OUTRANGEERRCOUNT_COUNT_MASK (0xffffffffUL)
#define SWITCH_P25O_PAGE_25_OUTRANGEERRCOUNT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_25_EEE_LPI_EVENT_TYPE;
#define SWITCH_PAGE_25_EEE_LPI_EVENT_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_25_EEE_LPI_EVENT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P25ELD_TYPE;
#define SWITCH_P25ELD_PAGE_25_EEE_LPI_DURATION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P25ELD_PAGE_25_EEE_LPI_DURATION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_25_RXDISCARD_TYPE;
#define SWITCH_PAGE_25_RXDISCARD_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_25_RXDISCARD_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_25_TXQPKTQ6_TYPE;
#define SWITCH_PAGE_25_TXQPKTQ6_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_25_TXQPKTQ6_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_25_TXQPKTQ7_TYPE;
#define SWITCH_PAGE_25_TXQPKTQ7_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_25_TXQPKTQ7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P25T64_TYPE;
#define SWITCH_P25T64_PAGE_25_TXPKTS64OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P25T64_PAGE_25_TXPKTS64OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P25T65127_TYPE;
#define SWITCH_P25T65127_PAGE_25_TXPKTS65TO127OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P25T65127_PAGE_25_TXPKTS65TO127OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P25T128255_TYPE;
#define SWITCH_P25T128255_PAGE_25_TXPKTS128TO255OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P25T128255_PAGE_25_TXPKTS128TO255OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P25T256511_TYPE;
#define SWITCH_P25T256511_PAGE_25_TXPKTS256TO511OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P25T256511_PAGE_25_TXPKTS256TO511OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P25T5121023_TYPE;
#define SWITCH_P25T5121023_PAGE_25_TXPKTS512TO1023OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P25T5121023_PAGE_25_TXPKTS512TO1023OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P25T1024_TYPE;
#define SWITCH_P25T1024_PAGE_25_TXPKTS1024TOMAXPKTOCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P25T1024_PAGE_25_TXPKTS1024TOMAXPKTOCTETS_COUNT_SHIFT (0UL)




typedef uint64_t SWITCH_PAGE_26_TXOCTETS_TYPE;
#define SWITCH_PAGE_26_TXOCTETS_COUNT_MASK (0xffffffffffffffffULL)
#define SWITCH_PAGE_26_TXOCTETS_COUNT_SHIFT (0ULL)




typedef uint32_t SWITCH_PAGE_26_TXDROPPKTS_TYPE;
#define SWITCH_PAGE_26_TXDROPPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_26_TXDROPPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_26_TXQPKTQ0_TYPE;
#define SWITCH_PAGE_26_TXQPKTQ0_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_26_TXQPKTQ0_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P26T_TYPE;
#define SWITCH_P26T_PAGE_26_TXBROADCASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P26T_PAGE_26_TXBROADCASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P26T1_TYPE;
#define SWITCH_P26T1_PAGE_26_TXMULTICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P26T1_PAGE_26_TXMULTICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_26_TXUNICASTPKTS_TYPE;
#define SWITCH_PAGE_26_TXUNICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_26_TXUNICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_26_TXCOLLISIONS_TYPE;
#define SWITCH_PAGE_26_TXCOLLISIONS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_26_TXCOLLISIONS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P26T2_TYPE;
#define SWITCH_P26T2_PAGE_26_TXSINGLECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P26T2_PAGE_26_TXSINGLECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P26T3_TYPE;
#define SWITCH_P26T3_PAGE_26_TXMULTIPLECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P26T3_PAGE_26_TXMULTIPLECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P26T4_TYPE;
#define SWITCH_P26T4_PAGE_26_TXDEFERREDTRANSMIT_COUNT_MASK (0xffffffffUL)
#define SWITCH_P26T4_PAGE_26_TXDEFERREDTRANSMIT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P26T5_TYPE;
#define SWITCH_P26T5_PAGE_26_TXLATECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P26T5_PAGE_26_TXLATECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P26T6_TYPE;
#define SWITCH_P26T6_PAGE_26_TXEXCESSIVECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P26T6_PAGE_26_TXEXCESSIVECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_26_TXFRAMEINDISC_TYPE;
#define SWITCH_PAGE_26_TXFRAMEINDISC_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_26_TXFRAMEINDISC_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_26_TXPAUSEPKTS_TYPE;
#define SWITCH_PAGE_26_TXPAUSEPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_26_TXPAUSEPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_26_TXQPKTQ1_TYPE;
#define SWITCH_PAGE_26_TXQPKTQ1_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_26_TXQPKTQ1_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_26_TXQPKTQ2_TYPE;
#define SWITCH_PAGE_26_TXQPKTQ2_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_26_TXQPKTQ2_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_26_TXQPKTQ3_TYPE;
#define SWITCH_PAGE_26_TXQPKTQ3_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_26_TXQPKTQ3_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_26_TXQPKTQ4_TYPE;
#define SWITCH_PAGE_26_TXQPKTQ4_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_26_TXQPKTQ4_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_26_TXQPKTQ5_TYPE;
#define SWITCH_PAGE_26_TXQPKTQ5_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_26_TXQPKTQ5_COUNT_SHIFT (0UL)




typedef uint64_t SWITCH_PAGE_26_RXOCTETS_TYPE;
#define SWITCH_PAGE_26_RXOCTETS_COUNT_MASK (0xffffffffffffffffULL)
#define SWITCH_PAGE_26_RXOCTETS_COUNT_SHIFT (0ULL)




typedef uint32_t SWITCH_P26R_TYPE;
#define SWITCH_P26R_PAGE_26_RXUNDERSIZEPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P26R_PAGE_26_RXUNDERSIZEPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_26_RXPAUSEPKTS_TYPE;
#define SWITCH_PAGE_26_RXPAUSEPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_26_RXPAUSEPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P26R64_TYPE;
#define SWITCH_P26R64_PAGE_26_RXPKTS64OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P26R64_PAGE_26_RXPKTS64OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P26R65127_TYPE;
#define SWITCH_P26R65127_PAGE_26_RXPKTS65TO127OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P26R65127_PAGE_26_RXPKTS65TO127OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P26R128255_TYPE;
#define SWITCH_P26R128255_PAGE_26_RXPKTS128TO255OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P26R128255_PAGE_26_RXPKTS128TO255OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P26R256511_TYPE;
#define SWITCH_P26R256511_PAGE_26_RXPKTS256TO511OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P26R256511_PAGE_26_RXPKTS256TO511OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P26R5121023_TYPE;
#define SWITCH_P26R5121023_PAGE_26_RXPKTS512TO1023OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P26R5121023_PAGE_26_RXPKTS512TO1023OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P26R1024_TYPE;
#define SWITCH_P26R1024_PAGE_26_RXPKTS1024TOMAXPKTOCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P26R1024_PAGE_26_RXPKTS1024TOMAXPKTOCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P26R1_TYPE;
#define SWITCH_P26R1_PAGE_26_RXOVERSIZEPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P26R1_PAGE_26_RXOVERSIZEPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_26_RXJABBERS_TYPE;
#define SWITCH_PAGE_26_RXJABBERS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_26_RXJABBERS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P26R2_TYPE;
#define SWITCH_P26R2_PAGE_26_RXALIGNMENTERRORS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P26R2_PAGE_26_RXALIGNMENTERRORS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_26_RXFCSERRORS_TYPE;
#define SWITCH_PAGE_26_RXFCSERRORS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_26_RXFCSERRORS_COUNT_SHIFT (0UL)




typedef uint64_t SWITCH_PAGE_26_RXGOODOCTETS_TYPE;
#define SWITCH_PAGE_26_RXGOODOCTETS_COUNT_MASK (0xffffffffffffffffULL)
#define SWITCH_PAGE_26_RXGOODOCTETS_COUNT_SHIFT (0ULL)




typedef uint32_t SWITCH_PAGE_26_RXDROPPKTS_TYPE;
#define SWITCH_PAGE_26_RXDROPPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_26_RXDROPPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_26_RXUNICASTPKTS_TYPE;
#define SWITCH_PAGE_26_RXUNICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_26_RXUNICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P26R3_TYPE;
#define SWITCH_P26R3_PAGE_26_RXMULTICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P26R3_PAGE_26_RXMULTICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P26R4_TYPE;
#define SWITCH_P26R4_PAGE_26_RXBROADCASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P26R4_PAGE_26_RXBROADCASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_26_RXSACHANGES_TYPE;
#define SWITCH_PAGE_26_RXSACHANGES_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_26_RXSACHANGES_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_26_RXFRAGMENTS_TYPE;
#define SWITCH_PAGE_26_RXFRAGMENTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_26_RXFRAGMENTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_26_RXJUMBOPKT_TYPE;
#define SWITCH_PAGE_26_RXJUMBOPKT_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_26_RXJUMBOPKT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_26_RXSYMBLERR_TYPE;
#define SWITCH_PAGE_26_RXSYMBLERR_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_26_RXSYMBLERR_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P26I_TYPE;
#define SWITCH_P26I_PAGE_26_INRANGEERRCOUNT_COUNT_MASK (0xffffffffUL)
#define SWITCH_P26I_PAGE_26_INRANGEERRCOUNT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P26O_TYPE;
#define SWITCH_P26O_PAGE_26_OUTRANGEERRCOUNT_COUNT_MASK (0xffffffffUL)
#define SWITCH_P26O_PAGE_26_OUTRANGEERRCOUNT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_26_EEE_LPI_EVENT_TYPE;
#define SWITCH_PAGE_26_EEE_LPI_EVENT_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_26_EEE_LPI_EVENT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P26ELD_TYPE;
#define SWITCH_P26ELD_PAGE_26_EEE_LPI_DURATION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P26ELD_PAGE_26_EEE_LPI_DURATION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_26_RXDISCARD_TYPE;
#define SWITCH_PAGE_26_RXDISCARD_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_26_RXDISCARD_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_26_TXQPKTQ6_TYPE;
#define SWITCH_PAGE_26_TXQPKTQ6_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_26_TXQPKTQ6_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_26_TXQPKTQ7_TYPE;
#define SWITCH_PAGE_26_TXQPKTQ7_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_26_TXQPKTQ7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P26T64_TYPE;
#define SWITCH_P26T64_PAGE_26_TXPKTS64OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P26T64_PAGE_26_TXPKTS64OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P26T65127_TYPE;
#define SWITCH_P26T65127_PAGE_26_TXPKTS65TO127OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P26T65127_PAGE_26_TXPKTS65TO127OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P26T128255_TYPE;
#define SWITCH_P26T128255_PAGE_26_TXPKTS128TO255OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P26T128255_PAGE_26_TXPKTS128TO255OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P26T256511_TYPE;
#define SWITCH_P26T256511_PAGE_26_TXPKTS256TO511OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P26T256511_PAGE_26_TXPKTS256TO511OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P26T5121023_TYPE;
#define SWITCH_P26T5121023_PAGE_26_TXPKTS512TO1023OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P26T5121023_PAGE_26_TXPKTS512TO1023OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P26T1024_TYPE;
#define SWITCH_P26T1024_PAGE_26_TXPKTS1024TOMAXPKTOCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P26T1024_PAGE_26_TXPKTS1024TOMAXPKTOCTETS_COUNT_SHIFT (0UL)




typedef uint64_t SWITCH_PAGE_27_TXOCTETS_P7_TYPE;
#define SWITCH_PAGE_27_TXOCTETS_P7_COUNT_MASK (0xffffffffffffffffULL)
#define SWITCH_PAGE_27_TXOCTETS_P7_COUNT_SHIFT (0ULL)




typedef uint32_t SWITCH_PAGE_27_TXDROPPKTS_P7_TYPE;
#define SWITCH_PAGE_27_TXDROPPKTS_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_27_TXDROPPKTS_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_27_TXQPKTQ0_P7_TYPE;
#define SWITCH_PAGE_27_TXQPKTQ0_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_27_TXQPKTQ0_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27TP7_TYPE;
#define SWITCH_P27TP7_PAGE_27_TXBROADCASTPKTS_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27TP7_PAGE_27_TXBROADCASTPKTS_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27TP71_TYPE;
#define SWITCH_P27TP71_PAGE_27_TXMULTICASTPKTS_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27TP71_PAGE_27_TXMULTICASTPKTS_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27TP72_TYPE;
#define SWITCH_P27TP72_PAGE_27_TXUNICASTPKTS_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27TP72_PAGE_27_TXUNICASTPKTS_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27TP73_TYPE;
#define SWITCH_P27TP73_PAGE_27_TXCOLLISIONS_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27TP73_PAGE_27_TXCOLLISIONS_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27TP74_TYPE;
#define SWITCH_P27TP74_PAGE_27_TXSINGLECOLLISION_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27TP74_PAGE_27_TXSINGLECOLLISION_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27TP75_TYPE;
#define SWITCH_P27TP75_PAGE_27_TXMULTIPLECOLLISION_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27TP75_PAGE_27_TXMULTIPLECOLLISION_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27TP76_TYPE;
#define SWITCH_P27TP76_PAGE_27_TXDEFERREDTRANSMIT_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27TP76_PAGE_27_TXDEFERREDTRANSMIT_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27TP77_TYPE;
#define SWITCH_P27TP77_PAGE_27_TXLATECOLLISION_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27TP77_PAGE_27_TXLATECOLLISION_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27TP78_TYPE;
#define SWITCH_P27TP78_PAGE_27_TXEXCESSIVECOLLISION_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27TP78_PAGE_27_TXEXCESSIVECOLLISION_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27TP79_TYPE;
#define SWITCH_P27TP79_PAGE_27_TXFRAMEINDISC_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27TP79_PAGE_27_TXFRAMEINDISC_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27TP710_TYPE;
#define SWITCH_P27TP710_PAGE_27_TXPAUSEPKTS_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27TP710_PAGE_27_TXPAUSEPKTS_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_27_TXQPKTQ1_P7_TYPE;
#define SWITCH_PAGE_27_TXQPKTQ1_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_27_TXQPKTQ1_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_27_TXQPKTQ2_P7_TYPE;
#define SWITCH_PAGE_27_TXQPKTQ2_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_27_TXQPKTQ2_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_27_TXQPKTQ3_P7_TYPE;
#define SWITCH_PAGE_27_TXQPKTQ3_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_27_TXQPKTQ3_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_27_TXQPKTQ4_P7_TYPE;
#define SWITCH_PAGE_27_TXQPKTQ4_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_27_TXQPKTQ4_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_27_TXQPKTQ5_P7_TYPE;
#define SWITCH_PAGE_27_TXQPKTQ5_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_27_TXQPKTQ5_P7_COUNT_SHIFT (0UL)




typedef uint64_t SWITCH_PAGE_27_RXOCTETS_P7_TYPE;
#define SWITCH_PAGE_27_RXOCTETS_P7_COUNT_MASK (0xffffffffffffffffULL)
#define SWITCH_PAGE_27_RXOCTETS_P7_COUNT_SHIFT (0ULL)




typedef uint32_t SWITCH_P27RP7_TYPE;
#define SWITCH_P27RP7_PAGE_27_RXUNDERSIZEPKTS_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27RP7_PAGE_27_RXUNDERSIZEPKTS_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27RP71_TYPE;
#define SWITCH_P27RP71_PAGE_27_RXPAUSEPKTS_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27RP71_PAGE_27_RXPAUSEPKTS_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27R64P7_TYPE;
#define SWITCH_P27R64P7_PAGE_27_RXPKTS64OCTETS_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27R64P7_PAGE_27_RXPKTS64OCTETS_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27R65127P7_TYPE;
#define SWITCH_P27R65127P7_PAGE_27_RXPKTS65TO127OCTETS_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27R65127P7_PAGE_27_RXPKTS65TO127OCTETS_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27R128255P7_TYPE;
#define SWITCH_P27R128255P7_PAGE_27_RXPKTS128TO255OCTETS_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27R128255P7_PAGE_27_RXPKTS128TO255OCTETS_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27R256511P7_TYPE;
#define SWITCH_P27R256511P7_PAGE_27_RXPKTS256TO511OCTETS_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27R256511P7_PAGE_27_RXPKTS256TO511OCTETS_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27R5121023P7_TYPE;
#define SWITCH_P27R5121023P7_P27R5121023P7C_MASK (0xffffffffUL)
#define SWITCH_P27R5121023P7_P27R5121023P7C_SHIFT (0UL)




typedef uint32_t SWITCH_P27R1024P7_TYPE;
#define SWITCH_P27R1024P7_P27R1024P7C_MASK (0xffffffffUL)
#define SWITCH_P27R1024P7_P27R1024P7C_SHIFT (0UL)




typedef uint32_t SWITCH_P27RP72_TYPE;
#define SWITCH_P27RP72_PAGE_27_RXOVERSIZEPKTS_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27RP72_PAGE_27_RXOVERSIZEPKTS_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_27_RXJABBERS_P7_TYPE;
#define SWITCH_PAGE_27_RXJABBERS_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_27_RXJABBERS_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27RP73_TYPE;
#define SWITCH_P27RP73_PAGE_27_RXALIGNMENTERRORS_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27RP73_PAGE_27_RXALIGNMENTERRORS_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27RP74_TYPE;
#define SWITCH_P27RP74_PAGE_27_RXFCSERRORS_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27RP74_PAGE_27_RXFCSERRORS_P7_COUNT_SHIFT (0UL)




typedef uint64_t SWITCH_P27RP75_TYPE;
#define SWITCH_P27RP75_PAGE_27_RXGOODOCTETS_P7_COUNT_MASK (0xffffffffffffffffULL)
#define SWITCH_P27RP75_PAGE_27_RXGOODOCTETS_P7_COUNT_SHIFT (0ULL)




typedef uint32_t SWITCH_PAGE_27_RXDROPPKTS_P7_TYPE;
#define SWITCH_PAGE_27_RXDROPPKTS_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_27_RXDROPPKTS_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27RP76_TYPE;
#define SWITCH_P27RP76_PAGE_27_RXUNICASTPKTS_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27RP76_PAGE_27_RXUNICASTPKTS_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27RP77_TYPE;
#define SWITCH_P27RP77_PAGE_27_RXMULTICASTPKTS_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27RP77_PAGE_27_RXMULTICASTPKTS_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27RP78_TYPE;
#define SWITCH_P27RP78_PAGE_27_RXBROADCASTPKTS_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27RP78_PAGE_27_RXBROADCASTPKTS_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27RP79_TYPE;
#define SWITCH_P27RP79_PAGE_27_RXSACHANGES_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27RP79_PAGE_27_RXSACHANGES_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27RP710_TYPE;
#define SWITCH_P27RP710_PAGE_27_RXFRAGMENTS_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27RP710_PAGE_27_RXFRAGMENTS_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_27_RXJUMBOPKT_P7_TYPE;
#define SWITCH_PAGE_27_RXJUMBOPKT_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_27_RXJUMBOPKT_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_27_RXSYMBLERR_P7_TYPE;
#define SWITCH_PAGE_27_RXSYMBLERR_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_27_RXSYMBLERR_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27IP7_TYPE;
#define SWITCH_P27IP7_PAGE_27_INRANGEERRCOUNT_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27IP7_PAGE_27_INRANGEERRCOUNT_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27OP7_TYPE;
#define SWITCH_P27OP7_PAGE_27_OUTRANGEERRCOUNT_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27OP7_PAGE_27_OUTRANGEERRCOUNT_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27ELEP7_TYPE;
#define SWITCH_P27ELEP7_PAGE_27_EEE_LPI_EVENT_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27ELEP7_PAGE_27_EEE_LPI_EVENT_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27ELDP7_TYPE;
#define SWITCH_P27ELDP7_PAGE_27_EEE_LPI_DURATION_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27ELDP7_PAGE_27_EEE_LPI_DURATION_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_27_RXDISCARD_P7_TYPE;
#define SWITCH_PAGE_27_RXDISCARD_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_27_RXDISCARD_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_27_TXQPKTQ6_P7_TYPE;
#define SWITCH_PAGE_27_TXQPKTQ6_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_27_TXQPKTQ6_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_27_TXQPKTQ7_P7_TYPE;
#define SWITCH_PAGE_27_TXQPKTQ7_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_27_TXQPKTQ7_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27T64P7_TYPE;
#define SWITCH_P27T64P7_PAGE_27_TXPKTS64OCTETS_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27T64P7_PAGE_27_TXPKTS64OCTETS_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27T65127P7_TYPE;
#define SWITCH_P27T65127P7_PAGE_27_TXPKTS65TO127OCTETS_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27T65127P7_PAGE_27_TXPKTS65TO127OCTETS_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27T128255P7_TYPE;
#define SWITCH_P27T128255P7_PAGE_27_TXPKTS128TO255OCTETS_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27T128255P7_PAGE_27_TXPKTS128TO255OCTETS_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27T256511P7_TYPE;
#define SWITCH_P27T256511P7_PAGE_27_TXPKTS256TO511OCTETS_P7_COUNT_MASK (0xffffffffUL)
#define SWITCH_P27T256511P7_PAGE_27_TXPKTS256TO511OCTETS_P7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P27T5121023P7_TYPE;
#define SWITCH_P27T5121023P7_P27T5121023P7C_MASK (0xffffffffUL)
#define SWITCH_P27T5121023P7_P27T5121023P7C_SHIFT (0UL)




typedef uint32_t SWITCH_P27T1024P7_TYPE;
#define SWITCH_P27T1024P7_P27T1024P7C_MASK (0xffffffffUL)
#define SWITCH_P27T1024P7_P27T1024P7C_SHIFT (0UL)




typedef uint64_t SWITCH_PAGE_28_TXOCTETS_IMP_TYPE;
#define SWITCH_PAGE_28_TXOCTETS_IMP_COUNT_MASK (0xffffffffffffffffULL)
#define SWITCH_PAGE_28_TXOCTETS_IMP_COUNT_SHIFT (0ULL)




typedef uint32_t SWITCH_P28TI_TYPE;
#define SWITCH_P28TI_PAGE_28_TXDROPPKTS_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28TI_PAGE_28_TXDROPPKTS_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_28_TXQPKTQ0_IMP_TYPE;
#define SWITCH_PAGE_28_TXQPKTQ0_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_28_TXQPKTQ0_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28TI1_TYPE;
#define SWITCH_P28TI1_PAGE_28_TXBROADCASTPKTS_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28TI1_PAGE_28_TXBROADCASTPKTS_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28TI2_TYPE;
#define SWITCH_P28TI2_PAGE_28_TXMULTICASTPKTS_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28TI2_PAGE_28_TXMULTICASTPKTS_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28TI3_TYPE;
#define SWITCH_P28TI3_PAGE_28_TXUNICASTPKTS_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28TI3_PAGE_28_TXUNICASTPKTS_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28TI4_TYPE;
#define SWITCH_P28TI4_PAGE_28_TXCOLLISIONS_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28TI4_PAGE_28_TXCOLLISIONS_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28TI5_TYPE;
#define SWITCH_P28TI5_PAGE_28_TXSINGLECOLLISION_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28TI5_PAGE_28_TXSINGLECOLLISION_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28TI6_TYPE;
#define SWITCH_P28TI6_PAGE_28_TXMULTIPLECOLLISION_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28TI6_PAGE_28_TXMULTIPLECOLLISION_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28TI7_TYPE;
#define SWITCH_P28TI7_PAGE_28_TXDEFERREDTRANSMIT_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28TI7_PAGE_28_TXDEFERREDTRANSMIT_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28TI8_TYPE;
#define SWITCH_P28TI8_PAGE_28_TXLATECOLLISION_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28TI8_PAGE_28_TXLATECOLLISION_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28TI9_TYPE;
#define SWITCH_P28TI9_PAGE_28_TXEXCESSIVECOLLISION_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28TI9_PAGE_28_TXEXCESSIVECOLLISION_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28TI10_TYPE;
#define SWITCH_P28TI10_PAGE_28_TXFRAMEINDISC_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28TI10_PAGE_28_TXFRAMEINDISC_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28TI11_TYPE;
#define SWITCH_P28TI11_PAGE_28_TXPAUSEPKTS_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28TI11_PAGE_28_TXPAUSEPKTS_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_28_TXQPKTQ1_IMP_TYPE;
#define SWITCH_PAGE_28_TXQPKTQ1_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_28_TXQPKTQ1_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_28_TXQPKTQ2_IMP_TYPE;
#define SWITCH_PAGE_28_TXQPKTQ2_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_28_TXQPKTQ2_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_28_TXQPKTQ3_IMP_TYPE;
#define SWITCH_PAGE_28_TXQPKTQ3_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_28_TXQPKTQ3_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_28_TXQPKTQ4_IMP_TYPE;
#define SWITCH_PAGE_28_TXQPKTQ4_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_28_TXQPKTQ4_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_28_TXQPKTQ5_IMP_TYPE;
#define SWITCH_PAGE_28_TXQPKTQ5_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_28_TXQPKTQ5_IMP_COUNT_SHIFT (0UL)




typedef uint64_t SWITCH_PAGE_28_RXOCTETS_IMP_TYPE;
#define SWITCH_PAGE_28_RXOCTETS_IMP_COUNT_MASK (0xffffffffffffffffULL)
#define SWITCH_PAGE_28_RXOCTETS_IMP_COUNT_SHIFT (0ULL)




typedef uint32_t SWITCH_P28RI_TYPE;
#define SWITCH_P28RI_PAGE_28_RXUNDERSIZEPKTS_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28RI_PAGE_28_RXUNDERSIZEPKTS_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28RI1_TYPE;
#define SWITCH_P28RI1_PAGE_28_RXPAUSEPKTS_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28RI1_PAGE_28_RXPAUSEPKTS_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28R64I_TYPE;
#define SWITCH_P28R64I_PAGE_28_RXPKTS64OCTETS_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28R64I_PAGE_28_RXPKTS64OCTETS_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28R65127I_TYPE;
#define SWITCH_P28R65127I_PAGE_28_RXPKTS65TO127OCTETS_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28R65127I_PAGE_28_RXPKTS65TO127OCTETS_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28R128255I_TYPE;
#define SWITCH_P28R128255I_PAGE_28_RXPKTS128TO255OCTETS_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28R128255I_PAGE_28_RXPKTS128TO255OCTETS_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28R256511I_TYPE;
#define SWITCH_P28R256511I_PAGE_28_RXPKTS256TO511OCTETS_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28R256511I_PAGE_28_RXPKTS256TO511OCTETS_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28R5121023I_TYPE;
#define SWITCH_P28R5121023I_P28R5121023IC_MASK (0xffffffffUL)
#define SWITCH_P28R5121023I_P28R5121023IC_SHIFT (0UL)




typedef uint32_t SWITCH_P28R1024I_TYPE;
#define SWITCH_P28R1024I_P28R1024IC_MASK (0xffffffffUL)
#define SWITCH_P28R1024I_P28R1024IC_SHIFT (0UL)




typedef uint32_t SWITCH_P28RI2_TYPE;
#define SWITCH_P28RI2_PAGE_28_RXOVERSIZEPKTS_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28RI2_PAGE_28_RXOVERSIZEPKTS_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_28_RXJABBERS_IMP_TYPE;
#define SWITCH_PAGE_28_RXJABBERS_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_28_RXJABBERS_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28RI3_TYPE;
#define SWITCH_P28RI3_PAGE_28_RXALIGNMENTERRORS_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28RI3_PAGE_28_RXALIGNMENTERRORS_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28RI4_TYPE;
#define SWITCH_P28RI4_PAGE_28_RXFCSERRORS_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28RI4_PAGE_28_RXFCSERRORS_IMP_COUNT_SHIFT (0UL)




typedef uint64_t SWITCH_P28RI5_TYPE;
#define SWITCH_P28RI5_PAGE_28_RXGOODOCTETS_IMP_COUNT_MASK (0xffffffffffffffffULL)
#define SWITCH_P28RI5_PAGE_28_RXGOODOCTETS_IMP_COUNT_SHIFT (0ULL)




typedef uint32_t SWITCH_P28RI6_TYPE;
#define SWITCH_P28RI6_PAGE_28_RXDROPPKTS_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28RI6_PAGE_28_RXDROPPKTS_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28RI7_TYPE;
#define SWITCH_P28RI7_PAGE_28_RXUNICASTPKTS_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28RI7_PAGE_28_RXUNICASTPKTS_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28RI8_TYPE;
#define SWITCH_P28RI8_PAGE_28_RXMULTICASTPKTS_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28RI8_PAGE_28_RXMULTICASTPKTS_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28RI9_TYPE;
#define SWITCH_P28RI9_PAGE_28_RXBROADCASTPKTS_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28RI9_PAGE_28_RXBROADCASTPKTS_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28RI10_TYPE;
#define SWITCH_P28RI10_PAGE_28_RXSACHANGES_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28RI10_PAGE_28_RXSACHANGES_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28RI11_TYPE;
#define SWITCH_P28RI11_PAGE_28_RXFRAGMENTS_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28RI11_PAGE_28_RXFRAGMENTS_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28RI12_TYPE;
#define SWITCH_P28RI12_PAGE_28_RXJUMBOPKT_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28RI12_PAGE_28_RXJUMBOPKT_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28RI13_TYPE;
#define SWITCH_P28RI13_PAGE_28_RXSYMBLERR_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28RI13_PAGE_28_RXSYMBLERR_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28II_TYPE;
#define SWITCH_P28II_PAGE_28_INRANGEERRCOUNT_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28II_PAGE_28_INRANGEERRCOUNT_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28OI_TYPE;
#define SWITCH_P28OI_PAGE_28_OUTRANGEERRCOUNT_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28OI_PAGE_28_OUTRANGEERRCOUNT_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28ELEI_TYPE;
#define SWITCH_P28ELEI_PAGE_28_EEE_LPI_EVENT_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28ELEI_PAGE_28_EEE_LPI_EVENT_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28ELDI_TYPE;
#define SWITCH_P28ELDI_PAGE_28_EEE_LPI_DURATION_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28ELDI_PAGE_28_EEE_LPI_DURATION_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_28_RXDISCARD_IMP_TYPE;
#define SWITCH_PAGE_28_RXDISCARD_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_28_RXDISCARD_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_28_TXQPKTQ6_IMP_TYPE;
#define SWITCH_PAGE_28_TXQPKTQ6_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_28_TXQPKTQ6_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_28_TXQPKTQ7_IMP_TYPE;
#define SWITCH_PAGE_28_TXQPKTQ7_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_28_TXQPKTQ7_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28T64I_TYPE;
#define SWITCH_P28T64I_PAGE_28_TXPKTS64OCTETS_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28T64I_PAGE_28_TXPKTS64OCTETS_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28T65127I_TYPE;
#define SWITCH_P28T65127I_PAGE_28_TXPKTS65TO127OCTETS_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28T65127I_PAGE_28_TXPKTS65TO127OCTETS_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28T128255I_TYPE;
#define SWITCH_P28T128255I_PAGE_28_TXPKTS128TO255OCTETS_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28T128255I_PAGE_28_TXPKTS128TO255OCTETS_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28T256511I_TYPE;
#define SWITCH_P28T256511I_PAGE_28_TXPKTS256TO511OCTETS_IMP_COUNT_MASK (0xffffffffUL)
#define SWITCH_P28T256511I_PAGE_28_TXPKTS256TO511OCTETS_IMP_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P28T5121023I_TYPE;
#define SWITCH_P28T5121023I_P28T5121023IC_MASK (0xffffffffUL)
#define SWITCH_P28T5121023I_P28T5121023IC_SHIFT (0UL)




typedef uint32_t SWITCH_P28T1024I_TYPE;
#define SWITCH_P28T1024I_P28T1024IC_MASK (0xffffffffUL)
#define SWITCH_P28T1024I_P28T1024IC_SHIFT (0UL)




typedef uint8_t SWITCH_P30QGC_TYPE;
#define SWITCH_P30QGC_PAGE_30_QOS_GLOBAL_CTRL_P8_AGGREGATION_MODE_MASK (0x80U)
#define SWITCH_P30QGC_PAGE_30_QOS_GLOBAL_CTRL_P8_AGGREGATION_MODE_SHIFT (7U)
#define SWITCH_P30QGC_PAGE_30_QOS_GLOBAL_CTRL_RESERVED_1_MASK (0x60U)
#define SWITCH_P30QGC_PAGE_30_QOS_GLOBAL_CTRL_RESERVED_1_SHIFT (5U)
#define SWITCH_P30QGC_PAGE_30_QOS_GLOBAL_CTRL_P5_AGGREGATION_MODE_MASK (0x10U)
#define SWITCH_P30QGC_PAGE_30_QOS_GLOBAL_CTRL_P5_AGGREGATION_MODE_SHIFT (4U)
#define SWITCH_P30QGC_PAGE_30_QOS_GLOBAL_CTRL_RESERVED_0_MASK (0xfU)
#define SWITCH_P30QGC_PAGE_30_QOS_GLOBAL_CTRL_RESERVED_0_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_30_QOS_1P_EN_TYPE;
#define SWITCH_PAGE_30_QOS_1P_EN_RESERVED_MASK (0xfe00U)
#define SWITCH_PAGE_30_QOS_1P_EN_RESERVED_SHIFT (9U)
#define SWITCH_PAGE_30_QOS_1P_EN_EN_MASK (0x1ffU)
#define SWITCH_PAGE_30_QOS_1P_EN_EN_SHIFT (0U)




typedef uint16_t SWITCH_P30QED_TYPE;
#define SWITCH_P30QED_PAGE_30_QOS_EN_DIFFSERV_RESERVED_MASK (0xfe00U)
#define SWITCH_P30QED_PAGE_30_QOS_EN_DIFFSERV_RESERVED_SHIFT (9U)
#define SWITCH_P30QED_PAGE_30_QOS_EN_DIFFSERV_QOS_EN_DIFFSERV_MASK (0x1ffU)
#define SWITCH_P30QED_PAGE_30_QOS_EN_DIFFSERV_QOS_EN_DIFFSERV_SHIFT (0U)




typedef uint32_t SWITCH_P30P0P2D0_TYPE;
#define SWITCH_P30P0P2D0_PAGE_30_P0_PCP2TC_DEI0_RESERVED_MASK (0xff000000UL)
#define SWITCH_P30P0P2D0_PAGE_30_P0_PCP2TC_DEI0_RESERVED_SHIFT (24UL)
#define SWITCH_P30P0P2D0_PAGE_30_P0_PCP2TC_DEI0_TAG111_PRI_MAP_MASK (0xe00000UL)
#define SWITCH_P30P0P2D0_PAGE_30_P0_PCP2TC_DEI0_TAG111_PRI_MAP_SHIFT (21UL)
#define SWITCH_P30P0P2D0_PAGE_30_P0_PCP2TC_DEI0_TAG110_PRI_MAP_MASK (0x1c0000UL)
#define SWITCH_P30P0P2D0_PAGE_30_P0_PCP2TC_DEI0_TAG110_PRI_MAP_SHIFT (18UL)
#define SWITCH_P30P0P2D0_PAGE_30_P0_PCP2TC_DEI0_TAG101_PRI_MAP_MASK (0x38000UL)
#define SWITCH_P30P0P2D0_PAGE_30_P0_PCP2TC_DEI0_TAG101_PRI_MAP_SHIFT (15UL)
#define SWITCH_P30P0P2D0_PAGE_30_P0_PCP2TC_DEI0_TAG100_PRI_MAP_MASK (0x7000UL)
#define SWITCH_P30P0P2D0_PAGE_30_P0_PCP2TC_DEI0_TAG100_PRI_MAP_SHIFT (12UL)
#define SWITCH_P30P0P2D0_PAGE_30_P0_PCP2TC_DEI0_TAG011_PRI_MAP_MASK (0xe00UL)
#define SWITCH_P30P0P2D0_PAGE_30_P0_PCP2TC_DEI0_TAG011_PRI_MAP_SHIFT (9UL)
#define SWITCH_P30P0P2D0_PAGE_30_P0_PCP2TC_DEI0_TAG010_PRI_MAP_MASK (0x1c0UL)
#define SWITCH_P30P0P2D0_PAGE_30_P0_PCP2TC_DEI0_TAG010_PRI_MAP_SHIFT (6UL)
#define SWITCH_P30P0P2D0_PAGE_30_P0_PCP2TC_DEI0_TAG001_PRI_MAP_MASK (0x38UL)
#define SWITCH_P30P0P2D0_PAGE_30_P0_PCP2TC_DEI0_TAG001_PRI_MAP_SHIFT (3UL)
#define SWITCH_P30P0P2D0_PAGE_30_P0_PCP2TC_DEI0_TAG000_PRI_MAP_MASK (0x7UL)
#define SWITCH_P30P0P2D0_PAGE_30_P0_PCP2TC_DEI0_TAG000_PRI_MAP_SHIFT (0UL)




typedef uint32_t SWITCH_P30P1P2D0_TYPE;
#define SWITCH_P30P1P2D0_PAGE_30_P1_PCP2TC_DEI0_RESERVED_MASK (0xff000000UL)
#define SWITCH_P30P1P2D0_PAGE_30_P1_PCP2TC_DEI0_RESERVED_SHIFT (24UL)
#define SWITCH_P30P1P2D0_PAGE_30_P1_PCP2TC_DEI0_TAG111_PRI_MAP_MASK (0xe00000UL)
#define SWITCH_P30P1P2D0_PAGE_30_P1_PCP2TC_DEI0_TAG111_PRI_MAP_SHIFT (21UL)
#define SWITCH_P30P1P2D0_PAGE_30_P1_PCP2TC_DEI0_TAG110_PRI_MAP_MASK (0x1c0000UL)
#define SWITCH_P30P1P2D0_PAGE_30_P1_PCP2TC_DEI0_TAG110_PRI_MAP_SHIFT (18UL)
#define SWITCH_P30P1P2D0_PAGE_30_P1_PCP2TC_DEI0_TAG101_PRI_MAP_MASK (0x38000UL)
#define SWITCH_P30P1P2D0_PAGE_30_P1_PCP2TC_DEI0_TAG101_PRI_MAP_SHIFT (15UL)
#define SWITCH_P30P1P2D0_PAGE_30_P1_PCP2TC_DEI0_TAG100_PRI_MAP_MASK (0x7000UL)
#define SWITCH_P30P1P2D0_PAGE_30_P1_PCP2TC_DEI0_TAG100_PRI_MAP_SHIFT (12UL)
#define SWITCH_P30P1P2D0_PAGE_30_P1_PCP2TC_DEI0_TAG011_PRI_MAP_MASK (0xe00UL)
#define SWITCH_P30P1P2D0_PAGE_30_P1_PCP2TC_DEI0_TAG011_PRI_MAP_SHIFT (9UL)
#define SWITCH_P30P1P2D0_PAGE_30_P1_PCP2TC_DEI0_TAG010_PRI_MAP_MASK (0x1c0UL)
#define SWITCH_P30P1P2D0_PAGE_30_P1_PCP2TC_DEI0_TAG010_PRI_MAP_SHIFT (6UL)
#define SWITCH_P30P1P2D0_PAGE_30_P1_PCP2TC_DEI0_TAG001_PRI_MAP_MASK (0x38UL)
#define SWITCH_P30P1P2D0_PAGE_30_P1_PCP2TC_DEI0_TAG001_PRI_MAP_SHIFT (3UL)
#define SWITCH_P30P1P2D0_PAGE_30_P1_PCP2TC_DEI0_TAG000_PRI_MAP_MASK (0x7UL)
#define SWITCH_P30P1P2D0_PAGE_30_P1_PCP2TC_DEI0_TAG000_PRI_MAP_SHIFT (0UL)




typedef uint32_t SWITCH_P30P2P2D0_TYPE;
#define SWITCH_P30P2P2D0_PAGE_30_P2_PCP2TC_DEI0_RESERVED_MASK (0xff000000UL)
#define SWITCH_P30P2P2D0_PAGE_30_P2_PCP2TC_DEI0_RESERVED_SHIFT (24UL)
#define SWITCH_P30P2P2D0_PAGE_30_P2_PCP2TC_DEI0_TAG111_PRI_MAP_MASK (0xe00000UL)
#define SWITCH_P30P2P2D0_PAGE_30_P2_PCP2TC_DEI0_TAG111_PRI_MAP_SHIFT (21UL)
#define SWITCH_P30P2P2D0_PAGE_30_P2_PCP2TC_DEI0_TAG110_PRI_MAP_MASK (0x1c0000UL)
#define SWITCH_P30P2P2D0_PAGE_30_P2_PCP2TC_DEI0_TAG110_PRI_MAP_SHIFT (18UL)
#define SWITCH_P30P2P2D0_PAGE_30_P2_PCP2TC_DEI0_TAG101_PRI_MAP_MASK (0x38000UL)
#define SWITCH_P30P2P2D0_PAGE_30_P2_PCP2TC_DEI0_TAG101_PRI_MAP_SHIFT (15UL)
#define SWITCH_P30P2P2D0_PAGE_30_P2_PCP2TC_DEI0_TAG100_PRI_MAP_MASK (0x7000UL)
#define SWITCH_P30P2P2D0_PAGE_30_P2_PCP2TC_DEI0_TAG100_PRI_MAP_SHIFT (12UL)
#define SWITCH_P30P2P2D0_PAGE_30_P2_PCP2TC_DEI0_TAG011_PRI_MAP_MASK (0xe00UL)
#define SWITCH_P30P2P2D0_PAGE_30_P2_PCP2TC_DEI0_TAG011_PRI_MAP_SHIFT (9UL)
#define SWITCH_P30P2P2D0_PAGE_30_P2_PCP2TC_DEI0_TAG010_PRI_MAP_MASK (0x1c0UL)
#define SWITCH_P30P2P2D0_PAGE_30_P2_PCP2TC_DEI0_TAG010_PRI_MAP_SHIFT (6UL)
#define SWITCH_P30P2P2D0_PAGE_30_P2_PCP2TC_DEI0_TAG001_PRI_MAP_MASK (0x38UL)
#define SWITCH_P30P2P2D0_PAGE_30_P2_PCP2TC_DEI0_TAG001_PRI_MAP_SHIFT (3UL)
#define SWITCH_P30P2P2D0_PAGE_30_P2_PCP2TC_DEI0_TAG000_PRI_MAP_MASK (0x7UL)
#define SWITCH_P30P2P2D0_PAGE_30_P2_PCP2TC_DEI0_TAG000_PRI_MAP_SHIFT (0UL)




typedef uint32_t SWITCH_P30P3P2D0_TYPE;
#define SWITCH_P30P3P2D0_PAGE_30_P3_PCP2TC_DEI0_RESERVED_MASK (0xff000000UL)
#define SWITCH_P30P3P2D0_PAGE_30_P3_PCP2TC_DEI0_RESERVED_SHIFT (24UL)
#define SWITCH_P30P3P2D0_PAGE_30_P3_PCP2TC_DEI0_TAG111_PRI_MAP_MASK (0xe00000UL)
#define SWITCH_P30P3P2D0_PAGE_30_P3_PCP2TC_DEI0_TAG111_PRI_MAP_SHIFT (21UL)
#define SWITCH_P30P3P2D0_PAGE_30_P3_PCP2TC_DEI0_TAG110_PRI_MAP_MASK (0x1c0000UL)
#define SWITCH_P30P3P2D0_PAGE_30_P3_PCP2TC_DEI0_TAG110_PRI_MAP_SHIFT (18UL)
#define SWITCH_P30P3P2D0_PAGE_30_P3_PCP2TC_DEI0_TAG101_PRI_MAP_MASK (0x38000UL)
#define SWITCH_P30P3P2D0_PAGE_30_P3_PCP2TC_DEI0_TAG101_PRI_MAP_SHIFT (15UL)
#define SWITCH_P30P3P2D0_PAGE_30_P3_PCP2TC_DEI0_TAG100_PRI_MAP_MASK (0x7000UL)
#define SWITCH_P30P3P2D0_PAGE_30_P3_PCP2TC_DEI0_TAG100_PRI_MAP_SHIFT (12UL)
#define SWITCH_P30P3P2D0_PAGE_30_P3_PCP2TC_DEI0_TAG011_PRI_MAP_MASK (0xe00UL)
#define SWITCH_P30P3P2D0_PAGE_30_P3_PCP2TC_DEI0_TAG011_PRI_MAP_SHIFT (9UL)
#define SWITCH_P30P3P2D0_PAGE_30_P3_PCP2TC_DEI0_TAG010_PRI_MAP_MASK (0x1c0UL)
#define SWITCH_P30P3P2D0_PAGE_30_P3_PCP2TC_DEI0_TAG010_PRI_MAP_SHIFT (6UL)
#define SWITCH_P30P3P2D0_PAGE_30_P3_PCP2TC_DEI0_TAG001_PRI_MAP_MASK (0x38UL)
#define SWITCH_P30P3P2D0_PAGE_30_P3_PCP2TC_DEI0_TAG001_PRI_MAP_SHIFT (3UL)
#define SWITCH_P30P3P2D0_PAGE_30_P3_PCP2TC_DEI0_TAG000_PRI_MAP_MASK (0x7UL)
#define SWITCH_P30P3P2D0_PAGE_30_P3_PCP2TC_DEI0_TAG000_PRI_MAP_SHIFT (0UL)




typedef uint32_t SWITCH_P30P4P2D0_TYPE;
#define SWITCH_P30P4P2D0_PAGE_30_P4_PCP2TC_DEI0_RESERVED_MASK (0xff000000UL)
#define SWITCH_P30P4P2D0_PAGE_30_P4_PCP2TC_DEI0_RESERVED_SHIFT (24UL)
#define SWITCH_P30P4P2D0_PAGE_30_P4_PCP2TC_DEI0_TAG111_PRI_MAP_MASK (0xe00000UL)
#define SWITCH_P30P4P2D0_PAGE_30_P4_PCP2TC_DEI0_TAG111_PRI_MAP_SHIFT (21UL)
#define SWITCH_P30P4P2D0_PAGE_30_P4_PCP2TC_DEI0_TAG110_PRI_MAP_MASK (0x1c0000UL)
#define SWITCH_P30P4P2D0_PAGE_30_P4_PCP2TC_DEI0_TAG110_PRI_MAP_SHIFT (18UL)
#define SWITCH_P30P4P2D0_PAGE_30_P4_PCP2TC_DEI0_TAG101_PRI_MAP_MASK (0x38000UL)
#define SWITCH_P30P4P2D0_PAGE_30_P4_PCP2TC_DEI0_TAG101_PRI_MAP_SHIFT (15UL)
#define SWITCH_P30P4P2D0_PAGE_30_P4_PCP2TC_DEI0_TAG100_PRI_MAP_MASK (0x7000UL)
#define SWITCH_P30P4P2D0_PAGE_30_P4_PCP2TC_DEI0_TAG100_PRI_MAP_SHIFT (12UL)
#define SWITCH_P30P4P2D0_PAGE_30_P4_PCP2TC_DEI0_TAG011_PRI_MAP_MASK (0xe00UL)
#define SWITCH_P30P4P2D0_PAGE_30_P4_PCP2TC_DEI0_TAG011_PRI_MAP_SHIFT (9UL)
#define SWITCH_P30P4P2D0_PAGE_30_P4_PCP2TC_DEI0_TAG010_PRI_MAP_MASK (0x1c0UL)
#define SWITCH_P30P4P2D0_PAGE_30_P4_PCP2TC_DEI0_TAG010_PRI_MAP_SHIFT (6UL)
#define SWITCH_P30P4P2D0_PAGE_30_P4_PCP2TC_DEI0_TAG001_PRI_MAP_MASK (0x38UL)
#define SWITCH_P30P4P2D0_PAGE_30_P4_PCP2TC_DEI0_TAG001_PRI_MAP_SHIFT (3UL)
#define SWITCH_P30P4P2D0_PAGE_30_P4_PCP2TC_DEI0_TAG000_PRI_MAP_MASK (0x7UL)
#define SWITCH_P30P4P2D0_PAGE_30_P4_PCP2TC_DEI0_TAG000_PRI_MAP_SHIFT (0UL)




typedef uint32_t SWITCH_P30P5P2D0_TYPE;
#define SWITCH_P30P5P2D0_PAGE_30_P5_PCP2TC_DEI0_RESERVED_MASK (0xff000000UL)
#define SWITCH_P30P5P2D0_PAGE_30_P5_PCP2TC_DEI0_RESERVED_SHIFT (24UL)
#define SWITCH_P30P5P2D0_PAGE_30_P5_PCP2TC_DEI0_TAG111_PRI_MAP_MASK (0xe00000UL)
#define SWITCH_P30P5P2D0_PAGE_30_P5_PCP2TC_DEI0_TAG111_PRI_MAP_SHIFT (21UL)
#define SWITCH_P30P5P2D0_PAGE_30_P5_PCP2TC_DEI0_TAG110_PRI_MAP_MASK (0x1c0000UL)
#define SWITCH_P30P5P2D0_PAGE_30_P5_PCP2TC_DEI0_TAG110_PRI_MAP_SHIFT (18UL)
#define SWITCH_P30P5P2D0_PAGE_30_P5_PCP2TC_DEI0_TAG101_PRI_MAP_MASK (0x38000UL)
#define SWITCH_P30P5P2D0_PAGE_30_P5_PCP2TC_DEI0_TAG101_PRI_MAP_SHIFT (15UL)
#define SWITCH_P30P5P2D0_PAGE_30_P5_PCP2TC_DEI0_TAG100_PRI_MAP_MASK (0x7000UL)
#define SWITCH_P30P5P2D0_PAGE_30_P5_PCP2TC_DEI0_TAG100_PRI_MAP_SHIFT (12UL)
#define SWITCH_P30P5P2D0_PAGE_30_P5_PCP2TC_DEI0_TAG011_PRI_MAP_MASK (0xe00UL)
#define SWITCH_P30P5P2D0_PAGE_30_P5_PCP2TC_DEI0_TAG011_PRI_MAP_SHIFT (9UL)
#define SWITCH_P30P5P2D0_PAGE_30_P5_PCP2TC_DEI0_TAG010_PRI_MAP_MASK (0x1c0UL)
#define SWITCH_P30P5P2D0_PAGE_30_P5_PCP2TC_DEI0_TAG010_PRI_MAP_SHIFT (6UL)
#define SWITCH_P30P5P2D0_PAGE_30_P5_PCP2TC_DEI0_TAG001_PRI_MAP_MASK (0x38UL)
#define SWITCH_P30P5P2D0_PAGE_30_P5_PCP2TC_DEI0_TAG001_PRI_MAP_SHIFT (3UL)
#define SWITCH_P30P5P2D0_PAGE_30_P5_PCP2TC_DEI0_TAG000_PRI_MAP_MASK (0x7UL)
#define SWITCH_P30P5P2D0_PAGE_30_P5_PCP2TC_DEI0_TAG000_PRI_MAP_SHIFT (0UL)




typedef uint32_t SWITCH_P30P6P2D0_TYPE;
#define SWITCH_P30P6P2D0_PAGE_30_P6_PCP2TC_DEI0_RESERVED_MASK (0xff000000UL)
#define SWITCH_P30P6P2D0_PAGE_30_P6_PCP2TC_DEI0_RESERVED_SHIFT (24UL)
#define SWITCH_P30P6P2D0_PAGE_30_P6_PCP2TC_DEI0_TAG111_PRI_MAP_MASK (0xe00000UL)
#define SWITCH_P30P6P2D0_PAGE_30_P6_PCP2TC_DEI0_TAG111_PRI_MAP_SHIFT (21UL)
#define SWITCH_P30P6P2D0_PAGE_30_P6_PCP2TC_DEI0_TAG110_PRI_MAP_MASK (0x1c0000UL)
#define SWITCH_P30P6P2D0_PAGE_30_P6_PCP2TC_DEI0_TAG110_PRI_MAP_SHIFT (18UL)
#define SWITCH_P30P6P2D0_PAGE_30_P6_PCP2TC_DEI0_TAG101_PRI_MAP_MASK (0x38000UL)
#define SWITCH_P30P6P2D0_PAGE_30_P6_PCP2TC_DEI0_TAG101_PRI_MAP_SHIFT (15UL)
#define SWITCH_P30P6P2D0_PAGE_30_P6_PCP2TC_DEI0_TAG100_PRI_MAP_MASK (0x7000UL)
#define SWITCH_P30P6P2D0_PAGE_30_P6_PCP2TC_DEI0_TAG100_PRI_MAP_SHIFT (12UL)
#define SWITCH_P30P6P2D0_PAGE_30_P6_PCP2TC_DEI0_TAG011_PRI_MAP_MASK (0xe00UL)
#define SWITCH_P30P6P2D0_PAGE_30_P6_PCP2TC_DEI0_TAG011_PRI_MAP_SHIFT (9UL)
#define SWITCH_P30P6P2D0_PAGE_30_P6_PCP2TC_DEI0_TAG010_PRI_MAP_MASK (0x1c0UL)
#define SWITCH_P30P6P2D0_PAGE_30_P6_PCP2TC_DEI0_TAG010_PRI_MAP_SHIFT (6UL)
#define SWITCH_P30P6P2D0_PAGE_30_P6_PCP2TC_DEI0_TAG001_PRI_MAP_MASK (0x38UL)
#define SWITCH_P30P6P2D0_PAGE_30_P6_PCP2TC_DEI0_TAG001_PRI_MAP_SHIFT (3UL)
#define SWITCH_P30P6P2D0_PAGE_30_P6_PCP2TC_DEI0_TAG000_PRI_MAP_MASK (0x7UL)
#define SWITCH_P30P6P2D0_PAGE_30_P6_PCP2TC_DEI0_TAG000_PRI_MAP_SHIFT (0UL)




typedef uint32_t SWITCH_P30P7P2D0_TYPE;
#define SWITCH_P30P7P2D0_PAGE_30_P7_PCP2TC_DEI0_RESERVED_MASK (0xff000000UL)
#define SWITCH_P30P7P2D0_PAGE_30_P7_PCP2TC_DEI0_RESERVED_SHIFT (24UL)
#define SWITCH_P30P7P2D0_PAGE_30_P7_PCP2TC_DEI0_TAG111_PRI_MAP_MASK (0xe00000UL)
#define SWITCH_P30P7P2D0_PAGE_30_P7_PCP2TC_DEI0_TAG111_PRI_MAP_SHIFT (21UL)
#define SWITCH_P30P7P2D0_PAGE_30_P7_PCP2TC_DEI0_TAG110_PRI_MAP_MASK (0x1c0000UL)
#define SWITCH_P30P7P2D0_PAGE_30_P7_PCP2TC_DEI0_TAG110_PRI_MAP_SHIFT (18UL)
#define SWITCH_P30P7P2D0_PAGE_30_P7_PCP2TC_DEI0_TAG101_PRI_MAP_MASK (0x38000UL)
#define SWITCH_P30P7P2D0_PAGE_30_P7_PCP2TC_DEI0_TAG101_PRI_MAP_SHIFT (15UL)
#define SWITCH_P30P7P2D0_PAGE_30_P7_PCP2TC_DEI0_TAG100_PRI_MAP_MASK (0x7000UL)
#define SWITCH_P30P7P2D0_PAGE_30_P7_PCP2TC_DEI0_TAG100_PRI_MAP_SHIFT (12UL)
#define SWITCH_P30P7P2D0_PAGE_30_P7_PCP2TC_DEI0_TAG011_PRI_MAP_MASK (0xe00UL)
#define SWITCH_P30P7P2D0_PAGE_30_P7_PCP2TC_DEI0_TAG011_PRI_MAP_SHIFT (9UL)
#define SWITCH_P30P7P2D0_PAGE_30_P7_PCP2TC_DEI0_TAG010_PRI_MAP_MASK (0x1c0UL)
#define SWITCH_P30P7P2D0_PAGE_30_P7_PCP2TC_DEI0_TAG010_PRI_MAP_SHIFT (6UL)
#define SWITCH_P30P7P2D0_PAGE_30_P7_PCP2TC_DEI0_TAG001_PRI_MAP_MASK (0x38UL)
#define SWITCH_P30P7P2D0_PAGE_30_P7_PCP2TC_DEI0_TAG001_PRI_MAP_SHIFT (3UL)
#define SWITCH_P30P7P2D0_PAGE_30_P7_PCP2TC_DEI0_TAG000_PRI_MAP_MASK (0x7UL)
#define SWITCH_P30P7P2D0_PAGE_30_P7_PCP2TC_DEI0_TAG000_PRI_MAP_SHIFT (0UL)




typedef uint32_t SWITCH_P30IP2D0_TYPE;
#define SWITCH_P30IP2D0_PAGE_30_IMP_PCP2TC_DEI0_RESERVED_MASK (0xff000000UL)
#define SWITCH_P30IP2D0_PAGE_30_IMP_PCP2TC_DEI0_RESERVED_SHIFT (24UL)
#define SWITCH_P30IP2D0_PAGE_30_IMP_PCP2TC_DEI0_TAG111_PRI_MAP_MASK (0xe00000UL)
#define SWITCH_P30IP2D0_PAGE_30_IMP_PCP2TC_DEI0_TAG111_PRI_MAP_SHIFT (21UL)
#define SWITCH_P30IP2D0_PAGE_30_IMP_PCP2TC_DEI0_TAG110_PRI_MAP_MASK (0x1c0000UL)
#define SWITCH_P30IP2D0_PAGE_30_IMP_PCP2TC_DEI0_TAG110_PRI_MAP_SHIFT (18UL)
#define SWITCH_P30IP2D0_PAGE_30_IMP_PCP2TC_DEI0_TAG101_PRI_MAP_MASK (0x38000UL)
#define SWITCH_P30IP2D0_PAGE_30_IMP_PCP2TC_DEI0_TAG101_PRI_MAP_SHIFT (15UL)
#define SWITCH_P30IP2D0_PAGE_30_IMP_PCP2TC_DEI0_TAG100_PRI_MAP_MASK (0x7000UL)
#define SWITCH_P30IP2D0_PAGE_30_IMP_PCP2TC_DEI0_TAG100_PRI_MAP_SHIFT (12UL)
#define SWITCH_P30IP2D0_PAGE_30_IMP_PCP2TC_DEI0_TAG011_PRI_MAP_MASK (0xe00UL)
#define SWITCH_P30IP2D0_PAGE_30_IMP_PCP2TC_DEI0_TAG011_PRI_MAP_SHIFT (9UL)
#define SWITCH_P30IP2D0_PAGE_30_IMP_PCP2TC_DEI0_TAG010_PRI_MAP_MASK (0x1c0UL)
#define SWITCH_P30IP2D0_PAGE_30_IMP_PCP2TC_DEI0_TAG010_PRI_MAP_SHIFT (6UL)
#define SWITCH_P30IP2D0_PAGE_30_IMP_PCP2TC_DEI0_TAG001_PRI_MAP_MASK (0x38UL)
#define SWITCH_P30IP2D0_PAGE_30_IMP_PCP2TC_DEI0_TAG001_PRI_MAP_SHIFT (3UL)
#define SWITCH_P30IP2D0_PAGE_30_IMP_PCP2TC_DEI0_TAG000_PRI_MAP_MASK (0x7UL)
#define SWITCH_P30IP2D0_PAGE_30_IMP_PCP2TC_DEI0_TAG000_PRI_MAP_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_30_PID2TC_TYPE;
#define SWITCH_PAGE_30_PID2TC_RESERVED_MASK (0xf8000000UL)
#define SWITCH_PAGE_30_PID2TC_RESERVED_SHIFT (27UL)
#define SWITCH_PAGE_30_PID2TC_PID2TC_MASK (0x7ffffffUL)
#define SWITCH_PAGE_30_PID2TC_PID2TC_SHIFT (0UL)




typedef uint16_t SWITCH_P30TSTP0_TYPE;
#define SWITCH_P30TSTP0_PAGE_30_TC_SEL_TABLE_P0_TC_SEL_7_MASK (0xc000U)
#define SWITCH_P30TSTP0_PAGE_30_TC_SEL_TABLE_P0_TC_SEL_7_SHIFT (14U)
#define SWITCH_P30TSTP0_PAGE_30_TC_SEL_TABLE_P0_TC_SEL_6_MASK (0x3000U)
#define SWITCH_P30TSTP0_PAGE_30_TC_SEL_TABLE_P0_TC_SEL_6_SHIFT (12U)
#define SWITCH_P30TSTP0_PAGE_30_TC_SEL_TABLE_P0_TC_SEL_5_MASK (0xc00U)
#define SWITCH_P30TSTP0_PAGE_30_TC_SEL_TABLE_P0_TC_SEL_5_SHIFT (10U)
#define SWITCH_P30TSTP0_PAGE_30_TC_SEL_TABLE_P0_TC_SEL_4_MASK (0x300U)
#define SWITCH_P30TSTP0_PAGE_30_TC_SEL_TABLE_P0_TC_SEL_4_SHIFT (8U)
#define SWITCH_P30TSTP0_PAGE_30_TC_SEL_TABLE_P0_TC_SEL_3_MASK (0xc0U)
#define SWITCH_P30TSTP0_PAGE_30_TC_SEL_TABLE_P0_TC_SEL_3_SHIFT (6U)
#define SWITCH_P30TSTP0_PAGE_30_TC_SEL_TABLE_P0_TC_SEL_2_MASK (0x30U)
#define SWITCH_P30TSTP0_PAGE_30_TC_SEL_TABLE_P0_TC_SEL_2_SHIFT (4U)
#define SWITCH_P30TSTP0_PAGE_30_TC_SEL_TABLE_P0_TC_SEL_1_MASK (0xcU)
#define SWITCH_P30TSTP0_PAGE_30_TC_SEL_TABLE_P0_TC_SEL_1_SHIFT (2U)
#define SWITCH_P30TSTP0_PAGE_30_TC_SEL_TABLE_P0_TC_SEL_0_MASK (0x3U)
#define SWITCH_P30TSTP0_PAGE_30_TC_SEL_TABLE_P0_TC_SEL_0_SHIFT (0U)




typedef uint16_t SWITCH_P30TSTP1_TYPE;
#define SWITCH_P30TSTP1_PAGE_30_TC_SEL_TABLE_P1_TC_SEL_7_MASK (0xc000U)
#define SWITCH_P30TSTP1_PAGE_30_TC_SEL_TABLE_P1_TC_SEL_7_SHIFT (14U)
#define SWITCH_P30TSTP1_PAGE_30_TC_SEL_TABLE_P1_TC_SEL_6_MASK (0x3000U)
#define SWITCH_P30TSTP1_PAGE_30_TC_SEL_TABLE_P1_TC_SEL_6_SHIFT (12U)
#define SWITCH_P30TSTP1_PAGE_30_TC_SEL_TABLE_P1_TC_SEL_5_MASK (0xc00U)
#define SWITCH_P30TSTP1_PAGE_30_TC_SEL_TABLE_P1_TC_SEL_5_SHIFT (10U)
#define SWITCH_P30TSTP1_PAGE_30_TC_SEL_TABLE_P1_TC_SEL_4_MASK (0x300U)
#define SWITCH_P30TSTP1_PAGE_30_TC_SEL_TABLE_P1_TC_SEL_4_SHIFT (8U)
#define SWITCH_P30TSTP1_PAGE_30_TC_SEL_TABLE_P1_TC_SEL_3_MASK (0xc0U)
#define SWITCH_P30TSTP1_PAGE_30_TC_SEL_TABLE_P1_TC_SEL_3_SHIFT (6U)
#define SWITCH_P30TSTP1_PAGE_30_TC_SEL_TABLE_P1_TC_SEL_2_MASK (0x30U)
#define SWITCH_P30TSTP1_PAGE_30_TC_SEL_TABLE_P1_TC_SEL_2_SHIFT (4U)
#define SWITCH_P30TSTP1_PAGE_30_TC_SEL_TABLE_P1_TC_SEL_1_MASK (0xcU)
#define SWITCH_P30TSTP1_PAGE_30_TC_SEL_TABLE_P1_TC_SEL_1_SHIFT (2U)
#define SWITCH_P30TSTP1_PAGE_30_TC_SEL_TABLE_P1_TC_SEL_0_MASK (0x3U)
#define SWITCH_P30TSTP1_PAGE_30_TC_SEL_TABLE_P1_TC_SEL_0_SHIFT (0U)




typedef uint16_t SWITCH_P30TSTP2_TYPE;
#define SWITCH_P30TSTP2_PAGE_30_TC_SEL_TABLE_P2_TC_SEL_7_MASK (0xc000U)
#define SWITCH_P30TSTP2_PAGE_30_TC_SEL_TABLE_P2_TC_SEL_7_SHIFT (14U)
#define SWITCH_P30TSTP2_PAGE_30_TC_SEL_TABLE_P2_TC_SEL_6_MASK (0x3000U)
#define SWITCH_P30TSTP2_PAGE_30_TC_SEL_TABLE_P2_TC_SEL_6_SHIFT (12U)
#define SWITCH_P30TSTP2_PAGE_30_TC_SEL_TABLE_P2_TC_SEL_5_MASK (0xc00U)
#define SWITCH_P30TSTP2_PAGE_30_TC_SEL_TABLE_P2_TC_SEL_5_SHIFT (10U)
#define SWITCH_P30TSTP2_PAGE_30_TC_SEL_TABLE_P2_TC_SEL_4_MASK (0x300U)
#define SWITCH_P30TSTP2_PAGE_30_TC_SEL_TABLE_P2_TC_SEL_4_SHIFT (8U)
#define SWITCH_P30TSTP2_PAGE_30_TC_SEL_TABLE_P2_TC_SEL_3_MASK (0xc0U)
#define SWITCH_P30TSTP2_PAGE_30_TC_SEL_TABLE_P2_TC_SEL_3_SHIFT (6U)
#define SWITCH_P30TSTP2_PAGE_30_TC_SEL_TABLE_P2_TC_SEL_2_MASK (0x30U)
#define SWITCH_P30TSTP2_PAGE_30_TC_SEL_TABLE_P2_TC_SEL_2_SHIFT (4U)
#define SWITCH_P30TSTP2_PAGE_30_TC_SEL_TABLE_P2_TC_SEL_1_MASK (0xcU)
#define SWITCH_P30TSTP2_PAGE_30_TC_SEL_TABLE_P2_TC_SEL_1_SHIFT (2U)
#define SWITCH_P30TSTP2_PAGE_30_TC_SEL_TABLE_P2_TC_SEL_0_MASK (0x3U)
#define SWITCH_P30TSTP2_PAGE_30_TC_SEL_TABLE_P2_TC_SEL_0_SHIFT (0U)




typedef uint16_t SWITCH_P30TSTP3_TYPE;
#define SWITCH_P30TSTP3_PAGE_30_TC_SEL_TABLE_P3_TC_SEL_7_MASK (0xc000U)
#define SWITCH_P30TSTP3_PAGE_30_TC_SEL_TABLE_P3_TC_SEL_7_SHIFT (14U)
#define SWITCH_P30TSTP3_PAGE_30_TC_SEL_TABLE_P3_TC_SEL_6_MASK (0x3000U)
#define SWITCH_P30TSTP3_PAGE_30_TC_SEL_TABLE_P3_TC_SEL_6_SHIFT (12U)
#define SWITCH_P30TSTP3_PAGE_30_TC_SEL_TABLE_P3_TC_SEL_5_MASK (0xc00U)
#define SWITCH_P30TSTP3_PAGE_30_TC_SEL_TABLE_P3_TC_SEL_5_SHIFT (10U)
#define SWITCH_P30TSTP3_PAGE_30_TC_SEL_TABLE_P3_TC_SEL_4_MASK (0x300U)
#define SWITCH_P30TSTP3_PAGE_30_TC_SEL_TABLE_P3_TC_SEL_4_SHIFT (8U)
#define SWITCH_P30TSTP3_PAGE_30_TC_SEL_TABLE_P3_TC_SEL_3_MASK (0xc0U)
#define SWITCH_P30TSTP3_PAGE_30_TC_SEL_TABLE_P3_TC_SEL_3_SHIFT (6U)
#define SWITCH_P30TSTP3_PAGE_30_TC_SEL_TABLE_P3_TC_SEL_2_MASK (0x30U)
#define SWITCH_P30TSTP3_PAGE_30_TC_SEL_TABLE_P3_TC_SEL_2_SHIFT (4U)
#define SWITCH_P30TSTP3_PAGE_30_TC_SEL_TABLE_P3_TC_SEL_1_MASK (0xcU)
#define SWITCH_P30TSTP3_PAGE_30_TC_SEL_TABLE_P3_TC_SEL_1_SHIFT (2U)
#define SWITCH_P30TSTP3_PAGE_30_TC_SEL_TABLE_P3_TC_SEL_0_MASK (0x3U)
#define SWITCH_P30TSTP3_PAGE_30_TC_SEL_TABLE_P3_TC_SEL_0_SHIFT (0U)




typedef uint16_t SWITCH_P30TSTP4_TYPE;
#define SWITCH_P30TSTP4_PAGE_30_TC_SEL_TABLE_P4_TC_SEL_7_MASK (0xc000U)
#define SWITCH_P30TSTP4_PAGE_30_TC_SEL_TABLE_P4_TC_SEL_7_SHIFT (14U)
#define SWITCH_P30TSTP4_PAGE_30_TC_SEL_TABLE_P4_TC_SEL_6_MASK (0x3000U)
#define SWITCH_P30TSTP4_PAGE_30_TC_SEL_TABLE_P4_TC_SEL_6_SHIFT (12U)
#define SWITCH_P30TSTP4_PAGE_30_TC_SEL_TABLE_P4_TC_SEL_5_MASK (0xc00U)
#define SWITCH_P30TSTP4_PAGE_30_TC_SEL_TABLE_P4_TC_SEL_5_SHIFT (10U)
#define SWITCH_P30TSTP4_PAGE_30_TC_SEL_TABLE_P4_TC_SEL_4_MASK (0x300U)
#define SWITCH_P30TSTP4_PAGE_30_TC_SEL_TABLE_P4_TC_SEL_4_SHIFT (8U)
#define SWITCH_P30TSTP4_PAGE_30_TC_SEL_TABLE_P4_TC_SEL_3_MASK (0xc0U)
#define SWITCH_P30TSTP4_PAGE_30_TC_SEL_TABLE_P4_TC_SEL_3_SHIFT (6U)
#define SWITCH_P30TSTP4_PAGE_30_TC_SEL_TABLE_P4_TC_SEL_2_MASK (0x30U)
#define SWITCH_P30TSTP4_PAGE_30_TC_SEL_TABLE_P4_TC_SEL_2_SHIFT (4U)
#define SWITCH_P30TSTP4_PAGE_30_TC_SEL_TABLE_P4_TC_SEL_1_MASK (0xcU)
#define SWITCH_P30TSTP4_PAGE_30_TC_SEL_TABLE_P4_TC_SEL_1_SHIFT (2U)
#define SWITCH_P30TSTP4_PAGE_30_TC_SEL_TABLE_P4_TC_SEL_0_MASK (0x3U)
#define SWITCH_P30TSTP4_PAGE_30_TC_SEL_TABLE_P4_TC_SEL_0_SHIFT (0U)




typedef uint16_t SWITCH_P30TSTP5_TYPE;
#define SWITCH_P30TSTP5_PAGE_30_TC_SEL_TABLE_P5_TC_SEL_7_MASK (0xc000U)
#define SWITCH_P30TSTP5_PAGE_30_TC_SEL_TABLE_P5_TC_SEL_7_SHIFT (14U)
#define SWITCH_P30TSTP5_PAGE_30_TC_SEL_TABLE_P5_TC_SEL_6_MASK (0x3000U)
#define SWITCH_P30TSTP5_PAGE_30_TC_SEL_TABLE_P5_TC_SEL_6_SHIFT (12U)
#define SWITCH_P30TSTP5_PAGE_30_TC_SEL_TABLE_P5_TC_SEL_5_MASK (0xc00U)
#define SWITCH_P30TSTP5_PAGE_30_TC_SEL_TABLE_P5_TC_SEL_5_SHIFT (10U)
#define SWITCH_P30TSTP5_PAGE_30_TC_SEL_TABLE_P5_TC_SEL_4_MASK (0x300U)
#define SWITCH_P30TSTP5_PAGE_30_TC_SEL_TABLE_P5_TC_SEL_4_SHIFT (8U)
#define SWITCH_P30TSTP5_PAGE_30_TC_SEL_TABLE_P5_TC_SEL_3_MASK (0xc0U)
#define SWITCH_P30TSTP5_PAGE_30_TC_SEL_TABLE_P5_TC_SEL_3_SHIFT (6U)
#define SWITCH_P30TSTP5_PAGE_30_TC_SEL_TABLE_P5_TC_SEL_2_MASK (0x30U)
#define SWITCH_P30TSTP5_PAGE_30_TC_SEL_TABLE_P5_TC_SEL_2_SHIFT (4U)
#define SWITCH_P30TSTP5_PAGE_30_TC_SEL_TABLE_P5_TC_SEL_1_MASK (0xcU)
#define SWITCH_P30TSTP5_PAGE_30_TC_SEL_TABLE_P5_TC_SEL_1_SHIFT (2U)
#define SWITCH_P30TSTP5_PAGE_30_TC_SEL_TABLE_P5_TC_SEL_0_MASK (0x3U)
#define SWITCH_P30TSTP5_PAGE_30_TC_SEL_TABLE_P5_TC_SEL_0_SHIFT (0U)




typedef uint16_t SWITCH_P30TSTP6_TYPE;
#define SWITCH_P30TSTP6_PAGE_30_TC_SEL_TABLE_P6_TC_SEL_7_MASK (0xc000U)
#define SWITCH_P30TSTP6_PAGE_30_TC_SEL_TABLE_P6_TC_SEL_7_SHIFT (14U)
#define SWITCH_P30TSTP6_PAGE_30_TC_SEL_TABLE_P6_TC_SEL_6_MASK (0x3000U)
#define SWITCH_P30TSTP6_PAGE_30_TC_SEL_TABLE_P6_TC_SEL_6_SHIFT (12U)
#define SWITCH_P30TSTP6_PAGE_30_TC_SEL_TABLE_P6_TC_SEL_5_MASK (0xc00U)
#define SWITCH_P30TSTP6_PAGE_30_TC_SEL_TABLE_P6_TC_SEL_5_SHIFT (10U)
#define SWITCH_P30TSTP6_PAGE_30_TC_SEL_TABLE_P6_TC_SEL_4_MASK (0x300U)
#define SWITCH_P30TSTP6_PAGE_30_TC_SEL_TABLE_P6_TC_SEL_4_SHIFT (8U)
#define SWITCH_P30TSTP6_PAGE_30_TC_SEL_TABLE_P6_TC_SEL_3_MASK (0xc0U)
#define SWITCH_P30TSTP6_PAGE_30_TC_SEL_TABLE_P6_TC_SEL_3_SHIFT (6U)
#define SWITCH_P30TSTP6_PAGE_30_TC_SEL_TABLE_P6_TC_SEL_2_MASK (0x30U)
#define SWITCH_P30TSTP6_PAGE_30_TC_SEL_TABLE_P6_TC_SEL_2_SHIFT (4U)
#define SWITCH_P30TSTP6_PAGE_30_TC_SEL_TABLE_P6_TC_SEL_1_MASK (0xcU)
#define SWITCH_P30TSTP6_PAGE_30_TC_SEL_TABLE_P6_TC_SEL_1_SHIFT (2U)
#define SWITCH_P30TSTP6_PAGE_30_TC_SEL_TABLE_P6_TC_SEL_0_MASK (0x3U)
#define SWITCH_P30TSTP6_PAGE_30_TC_SEL_TABLE_P6_TC_SEL_0_SHIFT (0U)




typedef uint16_t SWITCH_P30P7TST_TYPE;
#define SWITCH_P30P7TST_PAGE_30_P7_TC_SEL_TABLE_TC_SEL_7_MASK (0xc000U)
#define SWITCH_P30P7TST_PAGE_30_P7_TC_SEL_TABLE_TC_SEL_7_SHIFT (14U)
#define SWITCH_P30P7TST_PAGE_30_P7_TC_SEL_TABLE_TC_SEL_6_MASK (0x3000U)
#define SWITCH_P30P7TST_PAGE_30_P7_TC_SEL_TABLE_TC_SEL_6_SHIFT (12U)
#define SWITCH_P30P7TST_PAGE_30_P7_TC_SEL_TABLE_TC_SEL_5_MASK (0xc00U)
#define SWITCH_P30P7TST_PAGE_30_P7_TC_SEL_TABLE_TC_SEL_5_SHIFT (10U)
#define SWITCH_P30P7TST_PAGE_30_P7_TC_SEL_TABLE_TC_SEL_4_MASK (0x300U)
#define SWITCH_P30P7TST_PAGE_30_P7_TC_SEL_TABLE_TC_SEL_4_SHIFT (8U)
#define SWITCH_P30P7TST_PAGE_30_P7_TC_SEL_TABLE_TC_SEL_3_MASK (0xc0U)
#define SWITCH_P30P7TST_PAGE_30_P7_TC_SEL_TABLE_TC_SEL_3_SHIFT (6U)
#define SWITCH_P30P7TST_PAGE_30_P7_TC_SEL_TABLE_TC_SEL_2_MASK (0x30U)
#define SWITCH_P30P7TST_PAGE_30_P7_TC_SEL_TABLE_TC_SEL_2_SHIFT (4U)
#define SWITCH_P30P7TST_PAGE_30_P7_TC_SEL_TABLE_TC_SEL_1_MASK (0xcU)
#define SWITCH_P30P7TST_PAGE_30_P7_TC_SEL_TABLE_TC_SEL_1_SHIFT (2U)
#define SWITCH_P30P7TST_PAGE_30_P7_TC_SEL_TABLE_TC_SEL_0_MASK (0x3U)
#define SWITCH_P30P7TST_PAGE_30_P7_TC_SEL_TABLE_TC_SEL_0_SHIFT (0U)




typedef uint16_t SWITCH_P30ITST_TYPE;
#define SWITCH_P30ITST_PAGE_30_IMP_TC_SEL_TABLE_TC_SEL_7_MASK (0xc000U)
#define SWITCH_P30ITST_PAGE_30_IMP_TC_SEL_TABLE_TC_SEL_7_SHIFT (14U)
#define SWITCH_P30ITST_PAGE_30_IMP_TC_SEL_TABLE_TC_SEL_6_MASK (0x3000U)
#define SWITCH_P30ITST_PAGE_30_IMP_TC_SEL_TABLE_TC_SEL_6_SHIFT (12U)
#define SWITCH_P30ITST_PAGE_30_IMP_TC_SEL_TABLE_TC_SEL_5_MASK (0xc00U)
#define SWITCH_P30ITST_PAGE_30_IMP_TC_SEL_TABLE_TC_SEL_5_SHIFT (10U)
#define SWITCH_P30ITST_PAGE_30_IMP_TC_SEL_TABLE_TC_SEL_4_MASK (0x300U)
#define SWITCH_P30ITST_PAGE_30_IMP_TC_SEL_TABLE_TC_SEL_4_SHIFT (8U)
#define SWITCH_P30ITST_PAGE_30_IMP_TC_SEL_TABLE_TC_SEL_3_MASK (0xc0U)
#define SWITCH_P30ITST_PAGE_30_IMP_TC_SEL_TABLE_TC_SEL_3_SHIFT (6U)
#define SWITCH_P30ITST_PAGE_30_IMP_TC_SEL_TABLE_TC_SEL_2_MASK (0x30U)
#define SWITCH_P30ITST_PAGE_30_IMP_TC_SEL_TABLE_TC_SEL_2_SHIFT (4U)
#define SWITCH_P30ITST_PAGE_30_IMP_TC_SEL_TABLE_TC_SEL_1_MASK (0xcU)
#define SWITCH_P30ITST_PAGE_30_IMP_TC_SEL_TABLE_TC_SEL_1_SHIFT (2U)
#define SWITCH_P30ITST_PAGE_30_IMP_TC_SEL_TABLE_TC_SEL_0_MASK (0x3U)
#define SWITCH_P30ITST_PAGE_30_IMP_TC_SEL_TABLE_TC_SEL_0_SHIFT (0U)




typedef uint32_t SWITCH_PAGE_30_CPU2COS_MAP_TYPE;
#define SWITCH_PAGE_30_CPU2COS_MAP_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_PAGE_30_CPU2COS_MAP_RESERVED_SHIFT (18UL)
#define SWITCH_PAGE_30_CPU2COS_MAP_EXCPT_PRCS_MASK (0x38000UL)
#define SWITCH_PAGE_30_CPU2COS_MAP_EXCPT_PRCS_SHIFT (15UL)
#define SWITCH_PAGE_30_CPU2COS_MAP_PRTC_SNOOP_MASK (0x7000UL)
#define SWITCH_PAGE_30_CPU2COS_MAP_PRTC_SNOOP_SHIFT (12UL)
#define SWITCH_PAGE_30_CPU2COS_MAP_PRTC_TRMNT_MASK (0xe00UL)
#define SWITCH_PAGE_30_CPU2COS_MAP_PRTC_TRMNT_SHIFT (9UL)
#define SWITCH_PAGE_30_CPU2COS_MAP_SW_FLD_MASK (0x1c0UL)
#define SWITCH_PAGE_30_CPU2COS_MAP_SW_FLD_SHIFT (6UL)
#define SWITCH_PAGE_30_CPU2COS_MAP_SA_LRN_MASK (0x38UL)
#define SWITCH_PAGE_30_CPU2COS_MAP_SA_LRN_SHIFT (3UL)
#define SWITCH_PAGE_30_CPU2COS_MAP_MIRROR_MASK (0x7UL)
#define SWITCH_PAGE_30_CPU2COS_MAP_MIRROR_SHIFT (0UL)




typedef uint32_t SWITCH_P30P0T2M_TYPE;
#define SWITCH_P30P0T2M_PAGE_30_P0_TC2COS_MAP_BCAST_DLF_DROP_TC_MASK (0xff000000UL)
#define SWITCH_P30P0T2M_PAGE_30_P0_TC2COS_MAP_BCAST_DLF_DROP_TC_SHIFT (24UL)
#define SWITCH_P30P0T2M_PAGE_30_P0_TC2COS_MAP_PRT111_TO_QID_MASK (0xe00000UL)
#define SWITCH_P30P0T2M_PAGE_30_P0_TC2COS_MAP_PRT111_TO_QID_SHIFT (21UL)
#define SWITCH_P30P0T2M_PAGE_30_P0_TC2COS_MAP_PRT110_TO_QID_MASK (0x1c0000UL)
#define SWITCH_P30P0T2M_PAGE_30_P0_TC2COS_MAP_PRT110_TO_QID_SHIFT (18UL)
#define SWITCH_P30P0T2M_PAGE_30_P0_TC2COS_MAP_PRT101_TO_QID_MASK (0x38000UL)
#define SWITCH_P30P0T2M_PAGE_30_P0_TC2COS_MAP_PRT101_TO_QID_SHIFT (15UL)
#define SWITCH_P30P0T2M_PAGE_30_P0_TC2COS_MAP_PRT100_TO_QID_MASK (0x7000UL)
#define SWITCH_P30P0T2M_PAGE_30_P0_TC2COS_MAP_PRT100_TO_QID_SHIFT (12UL)
#define SWITCH_P30P0T2M_PAGE_30_P0_TC2COS_MAP_PRT011_TO_QID_MASK (0xe00UL)
#define SWITCH_P30P0T2M_PAGE_30_P0_TC2COS_MAP_PRT011_TO_QID_SHIFT (9UL)
#define SWITCH_P30P0T2M_PAGE_30_P0_TC2COS_MAP_PRT010_TO_QID_MASK (0x1c0UL)
#define SWITCH_P30P0T2M_PAGE_30_P0_TC2COS_MAP_PRT010_TO_QID_SHIFT (6UL)
#define SWITCH_P30P0T2M_PAGE_30_P0_TC2COS_MAP_PRT001_TO_QID_MASK (0x38UL)
#define SWITCH_P30P0T2M_PAGE_30_P0_TC2COS_MAP_PRT001_TO_QID_SHIFT (3UL)
#define SWITCH_P30P0T2M_PAGE_30_P0_TC2COS_MAP_PRT000_TO_QID_MASK (0x7UL)
#define SWITCH_P30P0T2M_PAGE_30_P0_TC2COS_MAP_PRT000_TO_QID_SHIFT (0UL)




typedef uint32_t SWITCH_P30P1T2M_TYPE;
#define SWITCH_P30P1T2M_PAGE_30_P1_TC2COS_MAP_BCAST_DLF_DROP_TC_MASK (0xff000000UL)
#define SWITCH_P30P1T2M_PAGE_30_P1_TC2COS_MAP_BCAST_DLF_DROP_TC_SHIFT (24UL)
#define SWITCH_P30P1T2M_PAGE_30_P1_TC2COS_MAP_PRT111_TO_QID_MASK (0xe00000UL)
#define SWITCH_P30P1T2M_PAGE_30_P1_TC2COS_MAP_PRT111_TO_QID_SHIFT (21UL)
#define SWITCH_P30P1T2M_PAGE_30_P1_TC2COS_MAP_PRT110_TO_QID_MASK (0x1c0000UL)
#define SWITCH_P30P1T2M_PAGE_30_P1_TC2COS_MAP_PRT110_TO_QID_SHIFT (18UL)
#define SWITCH_P30P1T2M_PAGE_30_P1_TC2COS_MAP_PRT101_TO_QID_MASK (0x38000UL)
#define SWITCH_P30P1T2M_PAGE_30_P1_TC2COS_MAP_PRT101_TO_QID_SHIFT (15UL)
#define SWITCH_P30P1T2M_PAGE_30_P1_TC2COS_MAP_PRT100_TO_QID_MASK (0x7000UL)
#define SWITCH_P30P1T2M_PAGE_30_P1_TC2COS_MAP_PRT100_TO_QID_SHIFT (12UL)
#define SWITCH_P30P1T2M_PAGE_30_P1_TC2COS_MAP_PRT011_TO_QID_MASK (0xe00UL)
#define SWITCH_P30P1T2M_PAGE_30_P1_TC2COS_MAP_PRT011_TO_QID_SHIFT (9UL)
#define SWITCH_P30P1T2M_PAGE_30_P1_TC2COS_MAP_PRT010_TO_QID_MASK (0x1c0UL)
#define SWITCH_P30P1T2M_PAGE_30_P1_TC2COS_MAP_PRT010_TO_QID_SHIFT (6UL)
#define SWITCH_P30P1T2M_PAGE_30_P1_TC2COS_MAP_PRT001_TO_QID_MASK (0x38UL)
#define SWITCH_P30P1T2M_PAGE_30_P1_TC2COS_MAP_PRT001_TO_QID_SHIFT (3UL)
#define SWITCH_P30P1T2M_PAGE_30_P1_TC2COS_MAP_PRT000_TO_QID_MASK (0x7UL)
#define SWITCH_P30P1T2M_PAGE_30_P1_TC2COS_MAP_PRT000_TO_QID_SHIFT (0UL)




typedef uint32_t SWITCH_P30P2T2M_TYPE;
#define SWITCH_P30P2T2M_PAGE_30_P2_TC2COS_MAP_BCAST_DLF_DROP_TC_MASK (0xff000000UL)
#define SWITCH_P30P2T2M_PAGE_30_P2_TC2COS_MAP_BCAST_DLF_DROP_TC_SHIFT (24UL)
#define SWITCH_P30P2T2M_PAGE_30_P2_TC2COS_MAP_PRT111_TO_QID_MASK (0xe00000UL)
#define SWITCH_P30P2T2M_PAGE_30_P2_TC2COS_MAP_PRT111_TO_QID_SHIFT (21UL)
#define SWITCH_P30P2T2M_PAGE_30_P2_TC2COS_MAP_PRT110_TO_QID_MASK (0x1c0000UL)
#define SWITCH_P30P2T2M_PAGE_30_P2_TC2COS_MAP_PRT110_TO_QID_SHIFT (18UL)
#define SWITCH_P30P2T2M_PAGE_30_P2_TC2COS_MAP_PRT101_TO_QID_MASK (0x38000UL)
#define SWITCH_P30P2T2M_PAGE_30_P2_TC2COS_MAP_PRT101_TO_QID_SHIFT (15UL)
#define SWITCH_P30P2T2M_PAGE_30_P2_TC2COS_MAP_PRT100_TO_QID_MASK (0x7000UL)
#define SWITCH_P30P2T2M_PAGE_30_P2_TC2COS_MAP_PRT100_TO_QID_SHIFT (12UL)
#define SWITCH_P30P2T2M_PAGE_30_P2_TC2COS_MAP_PRT011_TO_QID_MASK (0xe00UL)
#define SWITCH_P30P2T2M_PAGE_30_P2_TC2COS_MAP_PRT011_TO_QID_SHIFT (9UL)
#define SWITCH_P30P2T2M_PAGE_30_P2_TC2COS_MAP_PRT010_TO_QID_MASK (0x1c0UL)
#define SWITCH_P30P2T2M_PAGE_30_P2_TC2COS_MAP_PRT010_TO_QID_SHIFT (6UL)
#define SWITCH_P30P2T2M_PAGE_30_P2_TC2COS_MAP_PRT001_TO_QID_MASK (0x38UL)
#define SWITCH_P30P2T2M_PAGE_30_P2_TC2COS_MAP_PRT001_TO_QID_SHIFT (3UL)
#define SWITCH_P30P2T2M_PAGE_30_P2_TC2COS_MAP_PRT000_TO_QID_MASK (0x7UL)
#define SWITCH_P30P2T2M_PAGE_30_P2_TC2COS_MAP_PRT000_TO_QID_SHIFT (0UL)




typedef uint32_t SWITCH_P30P3T2M_TYPE;
#define SWITCH_P30P3T2M_PAGE_30_P3_TC2COS_MAP_BCAST_DLF_DROP_TC_MASK (0xff000000UL)
#define SWITCH_P30P3T2M_PAGE_30_P3_TC2COS_MAP_BCAST_DLF_DROP_TC_SHIFT (24UL)
#define SWITCH_P30P3T2M_PAGE_30_P3_TC2COS_MAP_PRT111_TO_QID_MASK (0xe00000UL)
#define SWITCH_P30P3T2M_PAGE_30_P3_TC2COS_MAP_PRT111_TO_QID_SHIFT (21UL)
#define SWITCH_P30P3T2M_PAGE_30_P3_TC2COS_MAP_PRT110_TO_QID_MASK (0x1c0000UL)
#define SWITCH_P30P3T2M_PAGE_30_P3_TC2COS_MAP_PRT110_TO_QID_SHIFT (18UL)
#define SWITCH_P30P3T2M_PAGE_30_P3_TC2COS_MAP_PRT101_TO_QID_MASK (0x38000UL)
#define SWITCH_P30P3T2M_PAGE_30_P3_TC2COS_MAP_PRT101_TO_QID_SHIFT (15UL)
#define SWITCH_P30P3T2M_PAGE_30_P3_TC2COS_MAP_PRT100_TO_QID_MASK (0x7000UL)
#define SWITCH_P30P3T2M_PAGE_30_P3_TC2COS_MAP_PRT100_TO_QID_SHIFT (12UL)
#define SWITCH_P30P3T2M_PAGE_30_P3_TC2COS_MAP_PRT011_TO_QID_MASK (0xe00UL)
#define SWITCH_P30P3T2M_PAGE_30_P3_TC2COS_MAP_PRT011_TO_QID_SHIFT (9UL)
#define SWITCH_P30P3T2M_PAGE_30_P3_TC2COS_MAP_PRT010_TO_QID_MASK (0x1c0UL)
#define SWITCH_P30P3T2M_PAGE_30_P3_TC2COS_MAP_PRT010_TO_QID_SHIFT (6UL)
#define SWITCH_P30P3T2M_PAGE_30_P3_TC2COS_MAP_PRT001_TO_QID_MASK (0x38UL)
#define SWITCH_P30P3T2M_PAGE_30_P3_TC2COS_MAP_PRT001_TO_QID_SHIFT (3UL)
#define SWITCH_P30P3T2M_PAGE_30_P3_TC2COS_MAP_PRT000_TO_QID_MASK (0x7UL)
#define SWITCH_P30P3T2M_PAGE_30_P3_TC2COS_MAP_PRT000_TO_QID_SHIFT (0UL)




typedef uint32_t SWITCH_P30P4T2M_TYPE;
#define SWITCH_P30P4T2M_PAGE_30_P4_TC2COS_MAP_BCAST_DLF_DROP_TC_MASK (0xff000000UL)
#define SWITCH_P30P4T2M_PAGE_30_P4_TC2COS_MAP_BCAST_DLF_DROP_TC_SHIFT (24UL)
#define SWITCH_P30P4T2M_PAGE_30_P4_TC2COS_MAP_PRT111_TO_QID_MASK (0xe00000UL)
#define SWITCH_P30P4T2M_PAGE_30_P4_TC2COS_MAP_PRT111_TO_QID_SHIFT (21UL)
#define SWITCH_P30P4T2M_PAGE_30_P4_TC2COS_MAP_PRT110_TO_QID_MASK (0x1c0000UL)
#define SWITCH_P30P4T2M_PAGE_30_P4_TC2COS_MAP_PRT110_TO_QID_SHIFT (18UL)
#define SWITCH_P30P4T2M_PAGE_30_P4_TC2COS_MAP_PRT101_TO_QID_MASK (0x38000UL)
#define SWITCH_P30P4T2M_PAGE_30_P4_TC2COS_MAP_PRT101_TO_QID_SHIFT (15UL)
#define SWITCH_P30P4T2M_PAGE_30_P4_TC2COS_MAP_PRT100_TO_QID_MASK (0x7000UL)
#define SWITCH_P30P4T2M_PAGE_30_P4_TC2COS_MAP_PRT100_TO_QID_SHIFT (12UL)
#define SWITCH_P30P4T2M_PAGE_30_P4_TC2COS_MAP_PRT011_TO_QID_MASK (0xe00UL)
#define SWITCH_P30P4T2M_PAGE_30_P4_TC2COS_MAP_PRT011_TO_QID_SHIFT (9UL)
#define SWITCH_P30P4T2M_PAGE_30_P4_TC2COS_MAP_PRT010_TO_QID_MASK (0x1c0UL)
#define SWITCH_P30P4T2M_PAGE_30_P4_TC2COS_MAP_PRT010_TO_QID_SHIFT (6UL)
#define SWITCH_P30P4T2M_PAGE_30_P4_TC2COS_MAP_PRT001_TO_QID_MASK (0x38UL)
#define SWITCH_P30P4T2M_PAGE_30_P4_TC2COS_MAP_PRT001_TO_QID_SHIFT (3UL)
#define SWITCH_P30P4T2M_PAGE_30_P4_TC2COS_MAP_PRT000_TO_QID_MASK (0x7UL)
#define SWITCH_P30P4T2M_PAGE_30_P4_TC2COS_MAP_PRT000_TO_QID_SHIFT (0UL)




typedef uint32_t SWITCH_P30P5T2M_TYPE;
#define SWITCH_P30P5T2M_PAGE_30_P5_TC2COS_MAP_BCAST_DLF_DROP_TC_MASK (0xff000000UL)
#define SWITCH_P30P5T2M_PAGE_30_P5_TC2COS_MAP_BCAST_DLF_DROP_TC_SHIFT (24UL)
#define SWITCH_P30P5T2M_PAGE_30_P5_TC2COS_MAP_PRT111_TO_QID_MASK (0xe00000UL)
#define SWITCH_P30P5T2M_PAGE_30_P5_TC2COS_MAP_PRT111_TO_QID_SHIFT (21UL)
#define SWITCH_P30P5T2M_PAGE_30_P5_TC2COS_MAP_PRT110_TO_QID_MASK (0x1c0000UL)
#define SWITCH_P30P5T2M_PAGE_30_P5_TC2COS_MAP_PRT110_TO_QID_SHIFT (18UL)
#define SWITCH_P30P5T2M_PAGE_30_P5_TC2COS_MAP_PRT101_TO_QID_MASK (0x38000UL)
#define SWITCH_P30P5T2M_PAGE_30_P5_TC2COS_MAP_PRT101_TO_QID_SHIFT (15UL)
#define SWITCH_P30P5T2M_PAGE_30_P5_TC2COS_MAP_PRT100_TO_QID_MASK (0x7000UL)
#define SWITCH_P30P5T2M_PAGE_30_P5_TC2COS_MAP_PRT100_TO_QID_SHIFT (12UL)
#define SWITCH_P30P5T2M_PAGE_30_P5_TC2COS_MAP_PRT011_TO_QID_MASK (0xe00UL)
#define SWITCH_P30P5T2M_PAGE_30_P5_TC2COS_MAP_PRT011_TO_QID_SHIFT (9UL)
#define SWITCH_P30P5T2M_PAGE_30_P5_TC2COS_MAP_PRT010_TO_QID_MASK (0x1c0UL)
#define SWITCH_P30P5T2M_PAGE_30_P5_TC2COS_MAP_PRT010_TO_QID_SHIFT (6UL)
#define SWITCH_P30P5T2M_PAGE_30_P5_TC2COS_MAP_PRT001_TO_QID_MASK (0x38UL)
#define SWITCH_P30P5T2M_PAGE_30_P5_TC2COS_MAP_PRT001_TO_QID_SHIFT (3UL)
#define SWITCH_P30P5T2M_PAGE_30_P5_TC2COS_MAP_PRT000_TO_QID_MASK (0x7UL)
#define SWITCH_P30P5T2M_PAGE_30_P5_TC2COS_MAP_PRT000_TO_QID_SHIFT (0UL)




typedef uint32_t SWITCH_P30P6T2M_TYPE;
#define SWITCH_P30P6T2M_PAGE_30_P6_TC2COS_MAP_BCAST_DLF_DROP_TC_MASK (0xff000000UL)
#define SWITCH_P30P6T2M_PAGE_30_P6_TC2COS_MAP_BCAST_DLF_DROP_TC_SHIFT (24UL)
#define SWITCH_P30P6T2M_PAGE_30_P6_TC2COS_MAP_PRT111_TO_QID_MASK (0xe00000UL)
#define SWITCH_P30P6T2M_PAGE_30_P6_TC2COS_MAP_PRT111_TO_QID_SHIFT (21UL)
#define SWITCH_P30P6T2M_PAGE_30_P6_TC2COS_MAP_PRT110_TO_QID_MASK (0x1c0000UL)
#define SWITCH_P30P6T2M_PAGE_30_P6_TC2COS_MAP_PRT110_TO_QID_SHIFT (18UL)
#define SWITCH_P30P6T2M_PAGE_30_P6_TC2COS_MAP_PRT101_TO_QID_MASK (0x38000UL)
#define SWITCH_P30P6T2M_PAGE_30_P6_TC2COS_MAP_PRT101_TO_QID_SHIFT (15UL)
#define SWITCH_P30P6T2M_PAGE_30_P6_TC2COS_MAP_PRT100_TO_QID_MASK (0x7000UL)
#define SWITCH_P30P6T2M_PAGE_30_P6_TC2COS_MAP_PRT100_TO_QID_SHIFT (12UL)
#define SWITCH_P30P6T2M_PAGE_30_P6_TC2COS_MAP_PRT011_TO_QID_MASK (0xe00UL)
#define SWITCH_P30P6T2M_PAGE_30_P6_TC2COS_MAP_PRT011_TO_QID_SHIFT (9UL)
#define SWITCH_P30P6T2M_PAGE_30_P6_TC2COS_MAP_PRT010_TO_QID_MASK (0x1c0UL)
#define SWITCH_P30P6T2M_PAGE_30_P6_TC2COS_MAP_PRT010_TO_QID_SHIFT (6UL)
#define SWITCH_P30P6T2M_PAGE_30_P6_TC2COS_MAP_PRT001_TO_QID_MASK (0x38UL)
#define SWITCH_P30P6T2M_PAGE_30_P6_TC2COS_MAP_PRT001_TO_QID_SHIFT (3UL)
#define SWITCH_P30P6T2M_PAGE_30_P6_TC2COS_MAP_PRT000_TO_QID_MASK (0x7UL)
#define SWITCH_P30P6T2M_PAGE_30_P6_TC2COS_MAP_PRT000_TO_QID_SHIFT (0UL)




typedef uint32_t SWITCH_P30P7T2M_TYPE;
#define SWITCH_P30P7T2M_PAGE_30_P7_TC2COS_MAP_BCAST_DLF_DROP_TC_MASK (0xff000000UL)
#define SWITCH_P30P7T2M_PAGE_30_P7_TC2COS_MAP_BCAST_DLF_DROP_TC_SHIFT (24UL)
#define SWITCH_P30P7T2M_PAGE_30_P7_TC2COS_MAP_PRT111_TO_QID_MASK (0xe00000UL)
#define SWITCH_P30P7T2M_PAGE_30_P7_TC2COS_MAP_PRT111_TO_QID_SHIFT (21UL)
#define SWITCH_P30P7T2M_PAGE_30_P7_TC2COS_MAP_PRT110_TO_QID_MASK (0x1c0000UL)
#define SWITCH_P30P7T2M_PAGE_30_P7_TC2COS_MAP_PRT110_TO_QID_SHIFT (18UL)
#define SWITCH_P30P7T2M_PAGE_30_P7_TC2COS_MAP_PRT101_TO_QID_MASK (0x38000UL)
#define SWITCH_P30P7T2M_PAGE_30_P7_TC2COS_MAP_PRT101_TO_QID_SHIFT (15UL)
#define SWITCH_P30P7T2M_PAGE_30_P7_TC2COS_MAP_PRT100_TO_QID_MASK (0x7000UL)
#define SWITCH_P30P7T2M_PAGE_30_P7_TC2COS_MAP_PRT100_TO_QID_SHIFT (12UL)
#define SWITCH_P30P7T2M_PAGE_30_P7_TC2COS_MAP_PRT011_TO_QID_MASK (0xe00UL)
#define SWITCH_P30P7T2M_PAGE_30_P7_TC2COS_MAP_PRT011_TO_QID_SHIFT (9UL)
#define SWITCH_P30P7T2M_PAGE_30_P7_TC2COS_MAP_PRT010_TO_QID_MASK (0x1c0UL)
#define SWITCH_P30P7T2M_PAGE_30_P7_TC2COS_MAP_PRT010_TO_QID_SHIFT (6UL)
#define SWITCH_P30P7T2M_PAGE_30_P7_TC2COS_MAP_PRT001_TO_QID_MASK (0x38UL)
#define SWITCH_P30P7T2M_PAGE_30_P7_TC2COS_MAP_PRT001_TO_QID_SHIFT (3UL)
#define SWITCH_P30P7T2M_PAGE_30_P7_TC2COS_MAP_PRT000_TO_QID_MASK (0x7UL)
#define SWITCH_P30P7T2M_PAGE_30_P7_TC2COS_MAP_PRT000_TO_QID_SHIFT (0UL)




typedef uint32_t SWITCH_P30IT2M_TYPE;
#define SWITCH_P30IT2M_PAGE_30_IMP_TC2COS_MAP_BCAST_DLF_DROP_TC_MASK (0xff000000UL)
#define SWITCH_P30IT2M_PAGE_30_IMP_TC2COS_MAP_BCAST_DLF_DROP_TC_SHIFT (24UL)
#define SWITCH_P30IT2M_PAGE_30_IMP_TC2COS_MAP_PRT111_TO_QID_MASK (0xe00000UL)
#define SWITCH_P30IT2M_PAGE_30_IMP_TC2COS_MAP_PRT111_TO_QID_SHIFT (21UL)
#define SWITCH_P30IT2M_PAGE_30_IMP_TC2COS_MAP_PRT110_TO_QID_MASK (0x1c0000UL)
#define SWITCH_P30IT2M_PAGE_30_IMP_TC2COS_MAP_PRT110_TO_QID_SHIFT (18UL)
#define SWITCH_P30IT2M_PAGE_30_IMP_TC2COS_MAP_PRT101_TO_QID_MASK (0x38000UL)
#define SWITCH_P30IT2M_PAGE_30_IMP_TC2COS_MAP_PRT101_TO_QID_SHIFT (15UL)
#define SWITCH_P30IT2M_PAGE_30_IMP_TC2COS_MAP_PRT100_TO_QID_MASK (0x7000UL)
#define SWITCH_P30IT2M_PAGE_30_IMP_TC2COS_MAP_PRT100_TO_QID_SHIFT (12UL)
#define SWITCH_P30IT2M_PAGE_30_IMP_TC2COS_MAP_PRT011_TO_QID_MASK (0xe00UL)
#define SWITCH_P30IT2M_PAGE_30_IMP_TC2COS_MAP_PRT011_TO_QID_SHIFT (9UL)
#define SWITCH_P30IT2M_PAGE_30_IMP_TC2COS_MAP_PRT010_TO_QID_MASK (0x1c0UL)
#define SWITCH_P30IT2M_PAGE_30_IMP_TC2COS_MAP_PRT010_TO_QID_SHIFT (6UL)
#define SWITCH_P30IT2M_PAGE_30_IMP_TC2COS_MAP_PRT001_TO_QID_MASK (0x38UL)
#define SWITCH_P30IT2M_PAGE_30_IMP_TC2COS_MAP_PRT001_TO_QID_SHIFT (3UL)
#define SWITCH_P30IT2M_PAGE_30_IMP_TC2COS_MAP_PRT000_TO_QID_MASK (0x7UL)
#define SWITCH_P30IT2M_PAGE_30_IMP_TC2COS_MAP_PRT000_TO_QID_SHIFT (0UL)




typedef uint32_t SWITCH_P30QRS0_TYPE;
#define SWITCH_P30QRS0_PAGE_30_QOS_REG_SPARE0_QOS_REG_SPARE0_MASK (0xffffffffUL)
#define SWITCH_P30QRS0_PAGE_30_QOS_REG_SPARE0_QOS_REG_SPARE0_SHIFT (0UL)




typedef uint32_t SWITCH_P30QRS1_TYPE;
#define SWITCH_P30QRS1_PAGE_30_QOS_REG_SPARE1_QOS_REG_SPARE1_MASK (0xffffffffUL)
#define SWITCH_P30QRS1_PAGE_30_QOS_REG_SPARE1_QOS_REG_SPARE1_SHIFT (0UL)




typedef uint32_t SWITCH_P30P0P2D1_TYPE;
#define SWITCH_P30P0P2D1_PAGE_30_P0_PCP2TC_DEI1_RESERVED_MASK (0xff000000UL)
#define SWITCH_P30P0P2D1_PAGE_30_P0_PCP2TC_DEI1_RESERVED_SHIFT (24UL)
#define SWITCH_P30P0P2D1_PAGE_30_P0_PCP2TC_DEI1_TAG111_PRI_MAP_MASK (0xe00000UL)
#define SWITCH_P30P0P2D1_PAGE_30_P0_PCP2TC_DEI1_TAG111_PRI_MAP_SHIFT (21UL)
#define SWITCH_P30P0P2D1_PAGE_30_P0_PCP2TC_DEI1_TAG110_PRI_MAP_MASK (0x1c0000UL)
#define SWITCH_P30P0P2D1_PAGE_30_P0_PCP2TC_DEI1_TAG110_PRI_MAP_SHIFT (18UL)
#define SWITCH_P30P0P2D1_PAGE_30_P0_PCP2TC_DEI1_TAG101_PRI_MAP_MASK (0x38000UL)
#define SWITCH_P30P0P2D1_PAGE_30_P0_PCP2TC_DEI1_TAG101_PRI_MAP_SHIFT (15UL)
#define SWITCH_P30P0P2D1_PAGE_30_P0_PCP2TC_DEI1_TAG100_PRI_MAP_MASK (0x7000UL)
#define SWITCH_P30P0P2D1_PAGE_30_P0_PCP2TC_DEI1_TAG100_PRI_MAP_SHIFT (12UL)
#define SWITCH_P30P0P2D1_PAGE_30_P0_PCP2TC_DEI1_TAG011_PRI_MAP_MASK (0xe00UL)
#define SWITCH_P30P0P2D1_PAGE_30_P0_PCP2TC_DEI1_TAG011_PRI_MAP_SHIFT (9UL)
#define SWITCH_P30P0P2D1_PAGE_30_P0_PCP2TC_DEI1_TAG010_PRI_MAP_MASK (0x1c0UL)
#define SWITCH_P30P0P2D1_PAGE_30_P0_PCP2TC_DEI1_TAG010_PRI_MAP_SHIFT (6UL)
#define SWITCH_P30P0P2D1_PAGE_30_P0_PCP2TC_DEI1_TAG001_PRI_MAP_MASK (0x38UL)
#define SWITCH_P30P0P2D1_PAGE_30_P0_PCP2TC_DEI1_TAG001_PRI_MAP_SHIFT (3UL)
#define SWITCH_P30P0P2D1_PAGE_30_P0_PCP2TC_DEI1_TAG000_PRI_MAP_MASK (0x7UL)
#define SWITCH_P30P0P2D1_PAGE_30_P0_PCP2TC_DEI1_TAG000_PRI_MAP_SHIFT (0UL)




typedef uint32_t SWITCH_P30P1P2D1_TYPE;
#define SWITCH_P30P1P2D1_PAGE_30_P1_PCP2TC_DEI1_RESERVED_MASK (0xff000000UL)
#define SWITCH_P30P1P2D1_PAGE_30_P1_PCP2TC_DEI1_RESERVED_SHIFT (24UL)
#define SWITCH_P30P1P2D1_PAGE_30_P1_PCP2TC_DEI1_TAG111_PRI_MAP_MASK (0xe00000UL)
#define SWITCH_P30P1P2D1_PAGE_30_P1_PCP2TC_DEI1_TAG111_PRI_MAP_SHIFT (21UL)
#define SWITCH_P30P1P2D1_PAGE_30_P1_PCP2TC_DEI1_TAG110_PRI_MAP_MASK (0x1c0000UL)
#define SWITCH_P30P1P2D1_PAGE_30_P1_PCP2TC_DEI1_TAG110_PRI_MAP_SHIFT (18UL)
#define SWITCH_P30P1P2D1_PAGE_30_P1_PCP2TC_DEI1_TAG101_PRI_MAP_MASK (0x38000UL)
#define SWITCH_P30P1P2D1_PAGE_30_P1_PCP2TC_DEI1_TAG101_PRI_MAP_SHIFT (15UL)
#define SWITCH_P30P1P2D1_PAGE_30_P1_PCP2TC_DEI1_TAG100_PRI_MAP_MASK (0x7000UL)
#define SWITCH_P30P1P2D1_PAGE_30_P1_PCP2TC_DEI1_TAG100_PRI_MAP_SHIFT (12UL)
#define SWITCH_P30P1P2D1_PAGE_30_P1_PCP2TC_DEI1_TAG011_PRI_MAP_MASK (0xe00UL)
#define SWITCH_P30P1P2D1_PAGE_30_P1_PCP2TC_DEI1_TAG011_PRI_MAP_SHIFT (9UL)
#define SWITCH_P30P1P2D1_PAGE_30_P1_PCP2TC_DEI1_TAG010_PRI_MAP_MASK (0x1c0UL)
#define SWITCH_P30P1P2D1_PAGE_30_P1_PCP2TC_DEI1_TAG010_PRI_MAP_SHIFT (6UL)
#define SWITCH_P30P1P2D1_PAGE_30_P1_PCP2TC_DEI1_TAG001_PRI_MAP_MASK (0x38UL)
#define SWITCH_P30P1P2D1_PAGE_30_P1_PCP2TC_DEI1_TAG001_PRI_MAP_SHIFT (3UL)
#define SWITCH_P30P1P2D1_PAGE_30_P1_PCP2TC_DEI1_TAG000_PRI_MAP_MASK (0x7UL)
#define SWITCH_P30P1P2D1_PAGE_30_P1_PCP2TC_DEI1_TAG000_PRI_MAP_SHIFT (0UL)




typedef uint32_t SWITCH_P30P2P2D1_TYPE;
#define SWITCH_P30P2P2D1_PAGE_30_P2_PCP2TC_DEI1_RESERVED_MASK (0xff000000UL)
#define SWITCH_P30P2P2D1_PAGE_30_P2_PCP2TC_DEI1_RESERVED_SHIFT (24UL)
#define SWITCH_P30P2P2D1_PAGE_30_P2_PCP2TC_DEI1_TAG111_PRI_MAP_MASK (0xe00000UL)
#define SWITCH_P30P2P2D1_PAGE_30_P2_PCP2TC_DEI1_TAG111_PRI_MAP_SHIFT (21UL)
#define SWITCH_P30P2P2D1_PAGE_30_P2_PCP2TC_DEI1_TAG110_PRI_MAP_MASK (0x1c0000UL)
#define SWITCH_P30P2P2D1_PAGE_30_P2_PCP2TC_DEI1_TAG110_PRI_MAP_SHIFT (18UL)
#define SWITCH_P30P2P2D1_PAGE_30_P2_PCP2TC_DEI1_TAG101_PRI_MAP_MASK (0x38000UL)
#define SWITCH_P30P2P2D1_PAGE_30_P2_PCP2TC_DEI1_TAG101_PRI_MAP_SHIFT (15UL)
#define SWITCH_P30P2P2D1_PAGE_30_P2_PCP2TC_DEI1_TAG100_PRI_MAP_MASK (0x7000UL)
#define SWITCH_P30P2P2D1_PAGE_30_P2_PCP2TC_DEI1_TAG100_PRI_MAP_SHIFT (12UL)
#define SWITCH_P30P2P2D1_PAGE_30_P2_PCP2TC_DEI1_TAG011_PRI_MAP_MASK (0xe00UL)
#define SWITCH_P30P2P2D1_PAGE_30_P2_PCP2TC_DEI1_TAG011_PRI_MAP_SHIFT (9UL)
#define SWITCH_P30P2P2D1_PAGE_30_P2_PCP2TC_DEI1_TAG010_PRI_MAP_MASK (0x1c0UL)
#define SWITCH_P30P2P2D1_PAGE_30_P2_PCP2TC_DEI1_TAG010_PRI_MAP_SHIFT (6UL)
#define SWITCH_P30P2P2D1_PAGE_30_P2_PCP2TC_DEI1_TAG001_PRI_MAP_MASK (0x38UL)
#define SWITCH_P30P2P2D1_PAGE_30_P2_PCP2TC_DEI1_TAG001_PRI_MAP_SHIFT (3UL)
#define SWITCH_P30P2P2D1_PAGE_30_P2_PCP2TC_DEI1_TAG000_PRI_MAP_MASK (0x7UL)
#define SWITCH_P30P2P2D1_PAGE_30_P2_PCP2TC_DEI1_TAG000_PRI_MAP_SHIFT (0UL)




typedef uint32_t SWITCH_P30P3P2D1_TYPE;
#define SWITCH_P30P3P2D1_PAGE_30_P3_PCP2TC_DEI1_RESERVED_MASK (0xff000000UL)
#define SWITCH_P30P3P2D1_PAGE_30_P3_PCP2TC_DEI1_RESERVED_SHIFT (24UL)
#define SWITCH_P30P3P2D1_PAGE_30_P3_PCP2TC_DEI1_TAG111_PRI_MAP_MASK (0xe00000UL)
#define SWITCH_P30P3P2D1_PAGE_30_P3_PCP2TC_DEI1_TAG111_PRI_MAP_SHIFT (21UL)
#define SWITCH_P30P3P2D1_PAGE_30_P3_PCP2TC_DEI1_TAG110_PRI_MAP_MASK (0x1c0000UL)
#define SWITCH_P30P3P2D1_PAGE_30_P3_PCP2TC_DEI1_TAG110_PRI_MAP_SHIFT (18UL)
#define SWITCH_P30P3P2D1_PAGE_30_P3_PCP2TC_DEI1_TAG101_PRI_MAP_MASK (0x38000UL)
#define SWITCH_P30P3P2D1_PAGE_30_P3_PCP2TC_DEI1_TAG101_PRI_MAP_SHIFT (15UL)
#define SWITCH_P30P3P2D1_PAGE_30_P3_PCP2TC_DEI1_TAG100_PRI_MAP_MASK (0x7000UL)
#define SWITCH_P30P3P2D1_PAGE_30_P3_PCP2TC_DEI1_TAG100_PRI_MAP_SHIFT (12UL)
#define SWITCH_P30P3P2D1_PAGE_30_P3_PCP2TC_DEI1_TAG011_PRI_MAP_MASK (0xe00UL)
#define SWITCH_P30P3P2D1_PAGE_30_P3_PCP2TC_DEI1_TAG011_PRI_MAP_SHIFT (9UL)
#define SWITCH_P30P3P2D1_PAGE_30_P3_PCP2TC_DEI1_TAG010_PRI_MAP_MASK (0x1c0UL)
#define SWITCH_P30P3P2D1_PAGE_30_P3_PCP2TC_DEI1_TAG010_PRI_MAP_SHIFT (6UL)
#define SWITCH_P30P3P2D1_PAGE_30_P3_PCP2TC_DEI1_TAG001_PRI_MAP_MASK (0x38UL)
#define SWITCH_P30P3P2D1_PAGE_30_P3_PCP2TC_DEI1_TAG001_PRI_MAP_SHIFT (3UL)
#define SWITCH_P30P3P2D1_PAGE_30_P3_PCP2TC_DEI1_TAG000_PRI_MAP_MASK (0x7UL)
#define SWITCH_P30P3P2D1_PAGE_30_P3_PCP2TC_DEI1_TAG000_PRI_MAP_SHIFT (0UL)




typedef uint32_t SWITCH_P30P4P2D1_TYPE;
#define SWITCH_P30P4P2D1_PAGE_30_P4_PCP2TC_DEI1_RESERVED_MASK (0xff000000UL)
#define SWITCH_P30P4P2D1_PAGE_30_P4_PCP2TC_DEI1_RESERVED_SHIFT (24UL)
#define SWITCH_P30P4P2D1_PAGE_30_P4_PCP2TC_DEI1_TAG111_PRI_MAP_MASK (0xe00000UL)
#define SWITCH_P30P4P2D1_PAGE_30_P4_PCP2TC_DEI1_TAG111_PRI_MAP_SHIFT (21UL)
#define SWITCH_P30P4P2D1_PAGE_30_P4_PCP2TC_DEI1_TAG110_PRI_MAP_MASK (0x1c0000UL)
#define SWITCH_P30P4P2D1_PAGE_30_P4_PCP2TC_DEI1_TAG110_PRI_MAP_SHIFT (18UL)
#define SWITCH_P30P4P2D1_PAGE_30_P4_PCP2TC_DEI1_TAG101_PRI_MAP_MASK (0x38000UL)
#define SWITCH_P30P4P2D1_PAGE_30_P4_PCP2TC_DEI1_TAG101_PRI_MAP_SHIFT (15UL)
#define SWITCH_P30P4P2D1_PAGE_30_P4_PCP2TC_DEI1_TAG100_PRI_MAP_MASK (0x7000UL)
#define SWITCH_P30P4P2D1_PAGE_30_P4_PCP2TC_DEI1_TAG100_PRI_MAP_SHIFT (12UL)
#define SWITCH_P30P4P2D1_PAGE_30_P4_PCP2TC_DEI1_TAG011_PRI_MAP_MASK (0xe00UL)
#define SWITCH_P30P4P2D1_PAGE_30_P4_PCP2TC_DEI1_TAG011_PRI_MAP_SHIFT (9UL)
#define SWITCH_P30P4P2D1_PAGE_30_P4_PCP2TC_DEI1_TAG010_PRI_MAP_MASK (0x1c0UL)
#define SWITCH_P30P4P2D1_PAGE_30_P4_PCP2TC_DEI1_TAG010_PRI_MAP_SHIFT (6UL)
#define SWITCH_P30P4P2D1_PAGE_30_P4_PCP2TC_DEI1_TAG001_PRI_MAP_MASK (0x38UL)
#define SWITCH_P30P4P2D1_PAGE_30_P4_PCP2TC_DEI1_TAG001_PRI_MAP_SHIFT (3UL)
#define SWITCH_P30P4P2D1_PAGE_30_P4_PCP2TC_DEI1_TAG000_PRI_MAP_MASK (0x7UL)
#define SWITCH_P30P4P2D1_PAGE_30_P4_PCP2TC_DEI1_TAG000_PRI_MAP_SHIFT (0UL)




typedef uint32_t SWITCH_P30P5P2D1_TYPE;
#define SWITCH_P30P5P2D1_PAGE_30_P5_PCP2TC_DEI1_RESERVED_MASK (0xff000000UL)
#define SWITCH_P30P5P2D1_PAGE_30_P5_PCP2TC_DEI1_RESERVED_SHIFT (24UL)
#define SWITCH_P30P5P2D1_PAGE_30_P5_PCP2TC_DEI1_TAG111_PRI_MAP_MASK (0xe00000UL)
#define SWITCH_P30P5P2D1_PAGE_30_P5_PCP2TC_DEI1_TAG111_PRI_MAP_SHIFT (21UL)
#define SWITCH_P30P5P2D1_PAGE_30_P5_PCP2TC_DEI1_TAG110_PRI_MAP_MASK (0x1c0000UL)
#define SWITCH_P30P5P2D1_PAGE_30_P5_PCP2TC_DEI1_TAG110_PRI_MAP_SHIFT (18UL)
#define SWITCH_P30P5P2D1_PAGE_30_P5_PCP2TC_DEI1_TAG101_PRI_MAP_MASK (0x38000UL)
#define SWITCH_P30P5P2D1_PAGE_30_P5_PCP2TC_DEI1_TAG101_PRI_MAP_SHIFT (15UL)
#define SWITCH_P30P5P2D1_PAGE_30_P5_PCP2TC_DEI1_TAG100_PRI_MAP_MASK (0x7000UL)
#define SWITCH_P30P5P2D1_PAGE_30_P5_PCP2TC_DEI1_TAG100_PRI_MAP_SHIFT (12UL)
#define SWITCH_P30P5P2D1_PAGE_30_P5_PCP2TC_DEI1_TAG011_PRI_MAP_MASK (0xe00UL)
#define SWITCH_P30P5P2D1_PAGE_30_P5_PCP2TC_DEI1_TAG011_PRI_MAP_SHIFT (9UL)
#define SWITCH_P30P5P2D1_PAGE_30_P5_PCP2TC_DEI1_TAG010_PRI_MAP_MASK (0x1c0UL)
#define SWITCH_P30P5P2D1_PAGE_30_P5_PCP2TC_DEI1_TAG010_PRI_MAP_SHIFT (6UL)
#define SWITCH_P30P5P2D1_PAGE_30_P5_PCP2TC_DEI1_TAG001_PRI_MAP_MASK (0x38UL)
#define SWITCH_P30P5P2D1_PAGE_30_P5_PCP2TC_DEI1_TAG001_PRI_MAP_SHIFT (3UL)
#define SWITCH_P30P5P2D1_PAGE_30_P5_PCP2TC_DEI1_TAG000_PRI_MAP_MASK (0x7UL)
#define SWITCH_P30P5P2D1_PAGE_30_P5_PCP2TC_DEI1_TAG000_PRI_MAP_SHIFT (0UL)




typedef uint32_t SWITCH_P30P6P2D1_TYPE;
#define SWITCH_P30P6P2D1_PAGE_30_P6_PCP2TC_DEI1_RESERVED_MASK (0xff000000UL)
#define SWITCH_P30P6P2D1_PAGE_30_P6_PCP2TC_DEI1_RESERVED_SHIFT (24UL)
#define SWITCH_P30P6P2D1_PAGE_30_P6_PCP2TC_DEI1_TAG111_PRI_MAP_MASK (0xe00000UL)
#define SWITCH_P30P6P2D1_PAGE_30_P6_PCP2TC_DEI1_TAG111_PRI_MAP_SHIFT (21UL)
#define SWITCH_P30P6P2D1_PAGE_30_P6_PCP2TC_DEI1_TAG110_PRI_MAP_MASK (0x1c0000UL)
#define SWITCH_P30P6P2D1_PAGE_30_P6_PCP2TC_DEI1_TAG110_PRI_MAP_SHIFT (18UL)
#define SWITCH_P30P6P2D1_PAGE_30_P6_PCP2TC_DEI1_TAG101_PRI_MAP_MASK (0x38000UL)
#define SWITCH_P30P6P2D1_PAGE_30_P6_PCP2TC_DEI1_TAG101_PRI_MAP_SHIFT (15UL)
#define SWITCH_P30P6P2D1_PAGE_30_P6_PCP2TC_DEI1_TAG100_PRI_MAP_MASK (0x7000UL)
#define SWITCH_P30P6P2D1_PAGE_30_P6_PCP2TC_DEI1_TAG100_PRI_MAP_SHIFT (12UL)
#define SWITCH_P30P6P2D1_PAGE_30_P6_PCP2TC_DEI1_TAG011_PRI_MAP_MASK (0xe00UL)
#define SWITCH_P30P6P2D1_PAGE_30_P6_PCP2TC_DEI1_TAG011_PRI_MAP_SHIFT (9UL)
#define SWITCH_P30P6P2D1_PAGE_30_P6_PCP2TC_DEI1_TAG010_PRI_MAP_MASK (0x1c0UL)
#define SWITCH_P30P6P2D1_PAGE_30_P6_PCP2TC_DEI1_TAG010_PRI_MAP_SHIFT (6UL)
#define SWITCH_P30P6P2D1_PAGE_30_P6_PCP2TC_DEI1_TAG001_PRI_MAP_MASK (0x38UL)
#define SWITCH_P30P6P2D1_PAGE_30_P6_PCP2TC_DEI1_TAG001_PRI_MAP_SHIFT (3UL)
#define SWITCH_P30P6P2D1_PAGE_30_P6_PCP2TC_DEI1_TAG000_PRI_MAP_MASK (0x7UL)
#define SWITCH_P30P6P2D1_PAGE_30_P6_PCP2TC_DEI1_TAG000_PRI_MAP_SHIFT (0UL)




typedef uint32_t SWITCH_P30P7P2D1_TYPE;
#define SWITCH_P30P7P2D1_PAGE_30_P7_PCP2TC_DEI1_RESERVED_MASK (0xff000000UL)
#define SWITCH_P30P7P2D1_PAGE_30_P7_PCP2TC_DEI1_RESERVED_SHIFT (24UL)
#define SWITCH_P30P7P2D1_PAGE_30_P7_PCP2TC_DEI1_TAG111_PRI_MAP_MASK (0xe00000UL)
#define SWITCH_P30P7P2D1_PAGE_30_P7_PCP2TC_DEI1_TAG111_PRI_MAP_SHIFT (21UL)
#define SWITCH_P30P7P2D1_PAGE_30_P7_PCP2TC_DEI1_TAG110_PRI_MAP_MASK (0x1c0000UL)
#define SWITCH_P30P7P2D1_PAGE_30_P7_PCP2TC_DEI1_TAG110_PRI_MAP_SHIFT (18UL)
#define SWITCH_P30P7P2D1_PAGE_30_P7_PCP2TC_DEI1_TAG101_PRI_MAP_MASK (0x38000UL)
#define SWITCH_P30P7P2D1_PAGE_30_P7_PCP2TC_DEI1_TAG101_PRI_MAP_SHIFT (15UL)
#define SWITCH_P30P7P2D1_PAGE_30_P7_PCP2TC_DEI1_TAG100_PRI_MAP_MASK (0x7000UL)
#define SWITCH_P30P7P2D1_PAGE_30_P7_PCP2TC_DEI1_TAG100_PRI_MAP_SHIFT (12UL)
#define SWITCH_P30P7P2D1_PAGE_30_P7_PCP2TC_DEI1_TAG011_PRI_MAP_MASK (0xe00UL)
#define SWITCH_P30P7P2D1_PAGE_30_P7_PCP2TC_DEI1_TAG011_PRI_MAP_SHIFT (9UL)
#define SWITCH_P30P7P2D1_PAGE_30_P7_PCP2TC_DEI1_TAG010_PRI_MAP_MASK (0x1c0UL)
#define SWITCH_P30P7P2D1_PAGE_30_P7_PCP2TC_DEI1_TAG010_PRI_MAP_SHIFT (6UL)
#define SWITCH_P30P7P2D1_PAGE_30_P7_PCP2TC_DEI1_TAG001_PRI_MAP_MASK (0x38UL)
#define SWITCH_P30P7P2D1_PAGE_30_P7_PCP2TC_DEI1_TAG001_PRI_MAP_SHIFT (3UL)
#define SWITCH_P30P7P2D1_PAGE_30_P7_PCP2TC_DEI1_TAG000_PRI_MAP_MASK (0x7UL)
#define SWITCH_P30P7P2D1_PAGE_30_P7_PCP2TC_DEI1_TAG000_PRI_MAP_SHIFT (0UL)




typedef uint32_t SWITCH_P30IP2D1_TYPE;
#define SWITCH_P30IP2D1_PAGE_30_IMP_PCP2TC_DEI1_RESERVED_MASK (0xff000000UL)
#define SWITCH_P30IP2D1_PAGE_30_IMP_PCP2TC_DEI1_RESERVED_SHIFT (24UL)
#define SWITCH_P30IP2D1_PAGE_30_IMP_PCP2TC_DEI1_TAG111_PRI_MAP_MASK (0xe00000UL)
#define SWITCH_P30IP2D1_PAGE_30_IMP_PCP2TC_DEI1_TAG111_PRI_MAP_SHIFT (21UL)
#define SWITCH_P30IP2D1_PAGE_30_IMP_PCP2TC_DEI1_TAG110_PRI_MAP_MASK (0x1c0000UL)
#define SWITCH_P30IP2D1_PAGE_30_IMP_PCP2TC_DEI1_TAG110_PRI_MAP_SHIFT (18UL)
#define SWITCH_P30IP2D1_PAGE_30_IMP_PCP2TC_DEI1_TAG101_PRI_MAP_MASK (0x38000UL)
#define SWITCH_P30IP2D1_PAGE_30_IMP_PCP2TC_DEI1_TAG101_PRI_MAP_SHIFT (15UL)
#define SWITCH_P30IP2D1_PAGE_30_IMP_PCP2TC_DEI1_TAG100_PRI_MAP_MASK (0x7000UL)
#define SWITCH_P30IP2D1_PAGE_30_IMP_PCP2TC_DEI1_TAG100_PRI_MAP_SHIFT (12UL)
#define SWITCH_P30IP2D1_PAGE_30_IMP_PCP2TC_DEI1_TAG011_PRI_MAP_MASK (0xe00UL)
#define SWITCH_P30IP2D1_PAGE_30_IMP_PCP2TC_DEI1_TAG011_PRI_MAP_SHIFT (9UL)
#define SWITCH_P30IP2D1_PAGE_30_IMP_PCP2TC_DEI1_TAG010_PRI_MAP_MASK (0x1c0UL)
#define SWITCH_P30IP2D1_PAGE_30_IMP_PCP2TC_DEI1_TAG010_PRI_MAP_SHIFT (6UL)
#define SWITCH_P30IP2D1_PAGE_30_IMP_PCP2TC_DEI1_TAG001_PRI_MAP_MASK (0x38UL)
#define SWITCH_P30IP2D1_PAGE_30_IMP_PCP2TC_DEI1_TAG001_PRI_MAP_SHIFT (3UL)
#define SWITCH_P30IP2D1_PAGE_30_IMP_PCP2TC_DEI1_TAG000_PRI_MAP_MASK (0x7UL)
#define SWITCH_P30IP2D1_PAGE_30_IMP_PCP2TC_DEI1_TAG000_PRI_MAP_SHIFT (0UL)




typedef uint16_t SWITCH_P31PVC0_TYPE;
#define SWITCH_P31PVC0_PAGE_31_PORT_VLAN_CTL0_RESERVED_MASK (0xfe00U)
#define SWITCH_P31PVC0_PAGE_31_PORT_VLAN_CTL0_RESERVED_SHIFT (9U)
#define SWITCH_P31PVC0_PAGE_31_PORT_VLAN_CTL0_PORT_EGRESS_EN_MASK (0x1ffU)
#define SWITCH_P31PVC0_PAGE_31_PORT_VLAN_CTL0_PORT_EGRESS_EN_SHIFT (0U)




typedef uint16_t SWITCH_P31PVC1_TYPE;
#define SWITCH_P31PVC1_PAGE_31_PORT_VLAN_CTL1_RESERVED_MASK (0xfe00U)
#define SWITCH_P31PVC1_PAGE_31_PORT_VLAN_CTL1_RESERVED_SHIFT (9U)
#define SWITCH_P31PVC1_PAGE_31_PORT_VLAN_CTL1_PORT_EGRESS_EN_MASK (0x1ffU)
#define SWITCH_P31PVC1_PAGE_31_PORT_VLAN_CTL1_PORT_EGRESS_EN_SHIFT (0U)




typedef uint16_t SWITCH_P31PVC2_TYPE;
#define SWITCH_P31PVC2_PAGE_31_PORT_VLAN_CTL2_RESERVED_MASK (0xfe00U)
#define SWITCH_P31PVC2_PAGE_31_PORT_VLAN_CTL2_RESERVED_SHIFT (9U)
#define SWITCH_P31PVC2_PAGE_31_PORT_VLAN_CTL2_PORT_EGRESS_EN_MASK (0x1ffU)
#define SWITCH_P31PVC2_PAGE_31_PORT_VLAN_CTL2_PORT_EGRESS_EN_SHIFT (0U)




typedef uint16_t SWITCH_P31PVC3_TYPE;
#define SWITCH_P31PVC3_PAGE_31_PORT_VLAN_CTL3_RESERVED_MASK (0xfe00U)
#define SWITCH_P31PVC3_PAGE_31_PORT_VLAN_CTL3_RESERVED_SHIFT (9U)
#define SWITCH_P31PVC3_PAGE_31_PORT_VLAN_CTL3_PORT_EGRESS_EN_MASK (0x1ffU)
#define SWITCH_P31PVC3_PAGE_31_PORT_VLAN_CTL3_PORT_EGRESS_EN_SHIFT (0U)




typedef uint16_t SWITCH_P31PVC4_TYPE;
#define SWITCH_P31PVC4_PAGE_31_PORT_VLAN_CTL4_RESERVED_MASK (0xfe00U)
#define SWITCH_P31PVC4_PAGE_31_PORT_VLAN_CTL4_RESERVED_SHIFT (9U)
#define SWITCH_P31PVC4_PAGE_31_PORT_VLAN_CTL4_PORT_EGRESS_EN_MASK (0x1ffU)
#define SWITCH_P31PVC4_PAGE_31_PORT_VLAN_CTL4_PORT_EGRESS_EN_SHIFT (0U)




typedef uint16_t SWITCH_P31PVC5_TYPE;
#define SWITCH_P31PVC5_PAGE_31_PORT_VLAN_CTL5_RESERVED_MASK (0xfe00U)
#define SWITCH_P31PVC5_PAGE_31_PORT_VLAN_CTL5_RESERVED_SHIFT (9U)
#define SWITCH_P31PVC5_PAGE_31_PORT_VLAN_CTL5_PORT_EGRESS_EN_MASK (0x1ffU)
#define SWITCH_P31PVC5_PAGE_31_PORT_VLAN_CTL5_PORT_EGRESS_EN_SHIFT (0U)




typedef uint16_t SWITCH_P31PVC6_TYPE;
#define SWITCH_P31PVC6_PAGE_31_PORT_VLAN_CTL6_RESERVED_MASK (0xfe00U)
#define SWITCH_P31PVC6_PAGE_31_PORT_VLAN_CTL6_RESERVED_SHIFT (9U)
#define SWITCH_P31PVC6_PAGE_31_PORT_VLAN_CTL6_PORT_EGRESS_EN_MASK (0x1ffU)
#define SWITCH_P31PVC6_PAGE_31_PORT_VLAN_CTL6_PORT_EGRESS_EN_SHIFT (0U)




typedef uint16_t SWITCH_P31PVCP7_TYPE;
#define SWITCH_P31PVCP7_PAGE_31_PORT_VLAN_CTL_P7_RESERVED_MASK (0xfe00U)
#define SWITCH_P31PVCP7_PAGE_31_PORT_VLAN_CTL_P7_RESERVED_SHIFT (9U)
#define SWITCH_P31PVCP7_PAGE_31_PORT_VLAN_CTL_P7_PORT_EGRESS_EN_MASK (0x1ffU)
#define SWITCH_P31PVCP7_PAGE_31_PORT_VLAN_CTL_P7_PORT_EGRESS_EN_SHIFT (0U)




typedef uint16_t SWITCH_P31PVCI_TYPE;
#define SWITCH_P31PVCI_PAGE_31_PORT_VLAN_CTL_IMP_RESERVED_MASK (0xfe00U)
#define SWITCH_P31PVCI_PAGE_31_PORT_VLAN_CTL_IMP_RESERVED_SHIFT (9U)
#define SWITCH_P31PVCI_PAGE_31_PORT_VLAN_CTL_IMP_PORT_EGRESS_EN_MASK (0x1ffU)
#define SWITCH_P31PVCI_PAGE_31_PORT_VLAN_CTL_IMP_PORT_EGRESS_EN_SHIFT (0U)




typedef uint32_t SWITCH_P31VRS0_TYPE;
#define SWITCH_P31VRS0_PAGE_31_VLAN_REG_SPARE0_VLAN_REG_SPARE0_MASK (0xffffffffUL)
#define SWITCH_P31VRS0_PAGE_31_VLAN_REG_SPARE0_VLAN_REG_SPARE0_SHIFT (0UL)




typedef uint32_t SWITCH_P31VRS1_TYPE;
#define SWITCH_P31VRS1_PAGE_31_VLAN_REG_SPARE1_VLAN_REG_SPARE1_MASK (0xffffffffUL)
#define SWITCH_P31VRS1_PAGE_31_VLAN_REG_SPARE1_VLAN_REG_SPARE1_SHIFT (0UL)




typedef uint8_t SWITCH_P32MTC_TYPE;
#define SWITCH_P32MTC_PAGE_32_MAC_TRUNK_CTL_SERVER_1_MASK (0xf0U)
#define SWITCH_P32MTC_PAGE_32_MAC_TRUNK_CTL_SERVER_1_SHIFT (4U)
#define SWITCH_P32MTC_PAGE_32_MAC_TRUNK_CTL_EN_TRUNK_LOCAL_MASK (0x8U)
#define SWITCH_P32MTC_PAGE_32_MAC_TRUNK_CTL_EN_TRUNK_LOCAL_SHIFT (3U)
#define SWITCH_P32MTC_PAGE_32_MAC_TRUNK_CTL_SERVER_0_MASK (0x4U)
#define SWITCH_P32MTC_PAGE_32_MAC_TRUNK_CTL_SERVER_0_SHIFT (2U)
#define SWITCH_P32MTC_PAGE_32_MAC_TRUNK_CTL_HASH_SEL_MASK (0x3U)
#define SWITCH_P32MTC_PAGE_32_MAC_TRUNK_CTL_HASH_SEL_SHIFT (0U)




typedef uint16_t SWITCH_P32TGC0_TYPE;
#define SWITCH_P32TGC0_PAGE_32_TRUNK_GRP_CTL0_RESERVED_MASK (0xfe00U)
#define SWITCH_P32TGC0_PAGE_32_TRUNK_GRP_CTL0_RESERVED_SHIFT (9U)
#define SWITCH_P32TGC0_PAGE_32_TRUNK_GRP_CTL0_EN_TRUNK_GRP_MASK (0x1ffU)
#define SWITCH_P32TGC0_PAGE_32_TRUNK_GRP_CTL0_EN_TRUNK_GRP_SHIFT (0U)




typedef uint16_t SWITCH_P32TGC1_TYPE;
#define SWITCH_P32TGC1_PAGE_32_TRUNK_GRP_CTL1_RESERVED_MASK (0xfe00U)
#define SWITCH_P32TGC1_PAGE_32_TRUNK_GRP_CTL1_RESERVED_SHIFT (9U)
#define SWITCH_P32TGC1_PAGE_32_TRUNK_GRP_CTL1_EN_TRUNK_GRP_MASK (0x1ffU)
#define SWITCH_P32TGC1_PAGE_32_TRUNK_GRP_CTL1_EN_TRUNK_GRP_SHIFT (0U)




typedef uint16_t SWITCH_P32TGC2_TYPE;
#define SWITCH_P32TGC2_PAGE_32_TRUNK_GRP_CTL2_RESERVED_MASK (0xfe00U)
#define SWITCH_P32TGC2_PAGE_32_TRUNK_GRP_CTL2_RESERVED_SHIFT (9U)
#define SWITCH_P32TGC2_PAGE_32_TRUNK_GRP_CTL2_EN_TRUNK_GRP_MASK (0x1ffU)
#define SWITCH_P32TGC2_PAGE_32_TRUNK_GRP_CTL2_EN_TRUNK_GRP_SHIFT (0U)




typedef uint16_t SWITCH_P32TGC3_TYPE;
#define SWITCH_P32TGC3_PAGE_32_TRUNK_GRP_CTL3_RESERVED_MASK (0xfe00U)
#define SWITCH_P32TGC3_PAGE_32_TRUNK_GRP_CTL3_RESERVED_SHIFT (9U)
#define SWITCH_P32TGC3_PAGE_32_TRUNK_GRP_CTL3_EN_TRUNK_GRP_MASK (0x1ffU)
#define SWITCH_P32TGC3_PAGE_32_TRUNK_GRP_CTL3_EN_TRUNK_GRP_SHIFT (0U)




typedef uint32_t SWITCH_P32TRS0_TYPE;
#define SWITCH_P32TRS0_PAGE_32_TRUNK_REG_SPARE0_TRUNK_REG_SPARE0_MASK (0xffffffffUL)
#define SWITCH_P32TRS0_PAGE_32_TRUNK_REG_SPARE0_TRUNK_REG_SPARE0_SHIFT (0UL)




typedef uint32_t SWITCH_P32TRS1_TYPE;
#define SWITCH_P32TRS1_PAGE_32_TRUNK_REG_SPARE1_TRUNK_REG_SPARE1_MASK (0xffffffffUL)
#define SWITCH_P32TRS1_PAGE_32_TRUNK_REG_SPARE1_TRUNK_REG_SPARE1_SHIFT (0UL)




typedef uint8_t SWITCH_P34VC0_TYPE;
#define SWITCH_P34VC0_PAGE_34_VLAN_CTRL0_VLAN_EN_MASK (0x80U)
#define SWITCH_P34VC0_PAGE_34_VLAN_CTRL0_VLAN_EN_SHIFT (7U)
#define SWITCH_P34VC0_PAGE_34_VLAN_CTRL0_VLAN_LEARN_MODE_MASK (0x60U)
#define SWITCH_P34VC0_PAGE_34_VLAN_CTRL0_VLAN_LEARN_MODE_SHIFT (5U)
#define SWITCH_P34VC0_PAGE_34_VLAN_CTRL0_RESERVED_1_MASK (0x10U)
#define SWITCH_P34VC0_PAGE_34_VLAN_CTRL0_RESERVED_1_SHIFT (4U)
#define SWITCH_P34VC0_PAGE_34_VLAN_CTRL0_CHANGE_1Q_VID_MASK (0x8U)
#define SWITCH_P34VC0_PAGE_34_VLAN_CTRL0_CHANGE_1Q_VID_SHIFT (3U)
#define SWITCH_P34VC0_PAGE_34_VLAN_CTRL0_GL_PCP_REMAP_EN_MASK (0x4U)
#define SWITCH_P34VC0_PAGE_34_VLAN_CTRL0_GL_PCP_REMAP_EN_SHIFT (2U)
#define SWITCH_P34VC0_PAGE_34_VLAN_CTRL0_CHANGE_1P_VID_OUTER_MASK (0x2U)
#define SWITCH_P34VC0_PAGE_34_VLAN_CTRL0_CHANGE_1P_VID_OUTER_SHIFT (1U)
#define SWITCH_P34VC0_PAGE_34_VLAN_CTRL0_CHANGE_1P_VID_INNER_MASK (0x1U)
#define SWITCH_P34VC0_PAGE_34_VLAN_CTRL0_CHANGE_1P_VID_INNER_SHIFT (0U)




typedef uint8_t SWITCH_P34VC1_TYPE;
#define SWITCH_P34VC1_PAGE_34_VLAN_CTRL1_RESERVED_3_MASK (0x80U)
#define SWITCH_P34VC1_PAGE_34_VLAN_CTRL1_RESERVED_3_SHIFT (7U)
#define SWITCH_P34VC1_PAGE_34_VLAN_CTRL1_EN_IPMC_BYPASS_UNTAG_MASK (0x40U)
#define SWITCH_P34VC1_PAGE_34_VLAN_CTRL1_EN_IPMC_BYPASS_UNTAG_SHIFT (6U)
#define SWITCH_P34VC1_PAGE_34_VLAN_CTRL1_EN_IPMC_BYPASS_FWDMAP_MASK (0x20U)
#define SWITCH_P34VC1_PAGE_34_VLAN_CTRL1_EN_IPMC_BYPASS_FWDMAP_SHIFT (5U)
#define SWITCH_P34VC1_PAGE_34_VLAN_CTRL1_RESERVED_2_MASK (0x10U)
#define SWITCH_P34VC1_PAGE_34_VLAN_CTRL1_RESERVED_2_SHIFT (4U)
#define SWITCH_P34VC1_PAGE_34_VLAN_CTRL1_EN_RSV_MCAST_UNTAG_MASK (0x8U)
#define SWITCH_P34VC1_PAGE_34_VLAN_CTRL1_EN_RSV_MCAST_UNTAG_SHIFT (3U)
#define SWITCH_P34VC1_PAGE_34_VLAN_CTRL1_EN_RSV_MCAST_FWDMAP_MASK (0x4U)
#define SWITCH_P34VC1_PAGE_34_VLAN_CTRL1_EN_RSV_MCAST_FWDMAP_SHIFT (2U)
#define SWITCH_P34VC1_PAGE_34_VLAN_CTRL1_RESERVED_1_MASK (0x2U)
#define SWITCH_P34VC1_PAGE_34_VLAN_CTRL1_RESERVED_1_SHIFT (1U)
#define SWITCH_P34VC1_PAGE_34_VLAN_CTRL1_RESERVED_0_MASK (0x1U)
#define SWITCH_P34VC1_PAGE_34_VLAN_CTRL1_RESERVED_0_SHIFT (0U)




typedef uint8_t SWITCH_P34VC2_TYPE;
#define SWITCH_P34VC2_PAGE_34_VLAN_CTRL2_RESERVED_MASK (0x80U)
#define SWITCH_P34VC2_PAGE_34_VLAN_CTRL2_RESERVED_SHIFT (7U)
#define SWITCH_P34VC2_PAGE_34_VLAN_CTRL2_EN_GMRP_GVRP_UNTAG_MAP_MASK (0x40U)
#define SWITCH_P34VC2_PAGE_34_VLAN_CTRL2_EN_GMRP_GVRP_UNTAG_MAP_SHIFT (6U)
#define SWITCH_P34VC2_PAGE_34_VLAN_CTRL2_EN_GMRP_GVRP_V_FWDMAP_MASK (0x20U)
#define SWITCH_P34VC2_PAGE_34_VLAN_CTRL2_EN_GMRP_GVRP_V_FWDMAP_SHIFT (5U)
#define SWITCH_P34VC2_PAGE_34_VLAN_CTRL2_RESERVED_2_MASK (0x18U)
#define SWITCH_P34VC2_PAGE_34_VLAN_CTRL2_RESERVED_2_SHIFT (3U)
#define SWITCH_P34VC2_PAGE_34_VLAN_CTRL2_EN_MIIM_BYPASS_V_FWDMAP_MASK (0x4U)
#define SWITCH_P34VC2_PAGE_34_VLAN_CTRL2_EN_MIIM_BYPASS_V_FWDMAP_SHIFT (2U)
#define SWITCH_P34VC2_PAGE_34_VLAN_CTRL2_RESERVED_0_MASK (0x3U)
#define SWITCH_P34VC2_PAGE_34_VLAN_CTRL2_RESERVED_0_SHIFT (0U)




typedef uint16_t SWITCH_P34VC3_TYPE;
#define SWITCH_P34VC3_PAGE_34_VLAN_CTRL3_RESERVED_MASK (0xfe00U)
#define SWITCH_P34VC3_PAGE_34_VLAN_CTRL3_RESERVED_SHIFT (9U)
#define SWITCH_P34VC3_PAGE_34_VLAN_CTRL3_EN_DROP_NON1Q_MASK (0x1ffU)
#define SWITCH_P34VC3_PAGE_34_VLAN_CTRL3_EN_DROP_NON1Q_SHIFT (0U)




typedef uint8_t SWITCH_P34VC4_TYPE;
#define SWITCH_P34VC4_PAGE_34_VLAN_CTRL4_INGR_VID_CHK_MASK (0xc0U)
#define SWITCH_P34VC4_PAGE_34_VLAN_CTRL4_INGR_VID_CHK_SHIFT (6U)
#define SWITCH_P34VC4_PAGE_34_VLAN_CTRL4_EN_MGE_REV_GVRP_MASK (0x20U)
#define SWITCH_P34VC4_PAGE_34_VLAN_CTRL4_EN_MGE_REV_GVRP_SHIFT (5U)
#define SWITCH_P34VC4_PAGE_34_VLAN_CTRL4_EN_MGE_REV_GMRP_MASK (0x10U)
#define SWITCH_P34VC4_PAGE_34_VLAN_CTRL4_EN_MGE_REV_GMRP_SHIFT (4U)
#define SWITCH_P34VC4_PAGE_34_VLAN_CTRL4_EN_DOUBLE_TAG_MASK (0xcU)
#define SWITCH_P34VC4_PAGE_34_VLAN_CTRL4_EN_DOUBLE_TAG_SHIFT (2U)
#define SWITCH_P34VC4_PAGE_34_VLAN_CTRL4_RESV_MCAST_FLOOD_MASK (0x2U)
#define SWITCH_P34VC4_PAGE_34_VLAN_CTRL4_RESV_MCAST_FLOOD_SHIFT (1U)
#define SWITCH_P34VC4_PAGE_34_VLAN_CTRL4_DOUBLE_TAG_FIX_MASK (0x1U)
#define SWITCH_P34VC4_PAGE_34_VLAN_CTRL4_DOUBLE_TAG_FIX_SHIFT (0U)




typedef uint8_t SWITCH_P34VC5_TYPE;
#define SWITCH_P34VC5_PAGE_34_VLAN_CTRL5_RESERVED_2_MASK (0x80U)
#define SWITCH_P34VC5_PAGE_34_VLAN_CTRL5_RESERVED_2_SHIFT (7U)
#define SWITCH_P34VC5_PAGE_34_VLAN_CTRL5_PRESV_NON1Q_MASK (0x40U)
#define SWITCH_P34VC5_PAGE_34_VLAN_CTRL5_PRESV_NON1Q_SHIFT (6U)
#define SWITCH_P34VC5_PAGE_34_VLAN_CTRL5_RESERVED_1_MASK (0x20U)
#define SWITCH_P34VC5_PAGE_34_VLAN_CTRL5_RESERVED_1_SHIFT (5U)
#define SWITCH_P34VC5_P34VC5EDFBTE_MASK (0x10U)
#define SWITCH_P34VC5_P34VC5EDFBTE_SHIFT (4U)
#define SWITCH_P34VC5_PAGE_34_VLAN_CTRL5_DROP_VTABLE_MISS_MASK (0x8U)
#define SWITCH_P34VC5_PAGE_34_VLAN_CTRL5_DROP_VTABLE_MISS_SHIFT (3U)
#define SWITCH_P34VC5_PAGE_34_VLAN_CTRL5_EN_VID_FFF_FWD_MASK (0x4U)
#define SWITCH_P34VC5_PAGE_34_VLAN_CTRL5_EN_VID_FFF_FWD_SHIFT (2U)
#define SWITCH_P34VC5_PAGE_34_VLAN_CTRL5_RESERVED_0_MASK (0x2U)
#define SWITCH_P34VC5_PAGE_34_VLAN_CTRL5_RESERVED_0_SHIFT (1U)
#define SWITCH_P34VC5_P34VC5ECRBIC_MASK (0x1U)
#define SWITCH_P34VC5_P34VC5ECRBIC_SHIFT (0U)




typedef uint8_t SWITCH_P34VC6_TYPE;
#define SWITCH_P34VC6_PAGE_34_VLAN_CTRL6_RESERVED_1_MASK (0xe0U)
#define SWITCH_P34VC6_PAGE_34_VLAN_CTRL6_RESERVED_1_SHIFT (5U)
#define SWITCH_P34VC6_PAGE_34_VLAN_CTRL6_DIS_ARL_BUST_LMT_MASK (0x10U)
#define SWITCH_P34VC6_PAGE_34_VLAN_CTRL6_DIS_ARL_BUST_LMT_SHIFT (4U)
#define SWITCH_P34VC6_PAGE_34_VLAN_CTRL6_RESERVED_0_MASK (0xeU)
#define SWITCH_P34VC6_PAGE_34_VLAN_CTRL6_RESERVED_0_SHIFT (1U)
#define SWITCH_P34VC6_PAGE_34_VLAN_CTRL6_STRICT_SFD_DETECT_MASK (0x1U)
#define SWITCH_P34VC6_PAGE_34_VLAN_CTRL6_STRICT_SFD_DETECT_SHIFT (0U)




typedef uint16_t SWITCH_P34VMPAC_TYPE;
#define SWITCH_P34VMPAC_P34VMPACES2UM_MASK (0x8000U)
#define SWITCH_P34VMPAC_P34VMPACES2UM_SHIFT (15U)
#define SWITCH_P34VMPAC_P34VMPACES2VFM_MASK (0x4000U)
#define SWITCH_P34VMPAC_P34VMPACES2VFM_SHIFT (14U)
#define SWITCH_P34VMPAC_P34VMPACES1UM_MASK (0x2000U)
#define SWITCH_P34VMPAC_P34VMPACES1UM_SHIFT (13U)
#define SWITCH_P34VMPAC_P34VMPACES1VFM_MASK (0x1000U)
#define SWITCH_P34VMPAC_P34VMPACES1VFM_SHIFT (12U)
#define SWITCH_P34VMPAC_P34VMPACEM5UM_MASK (0x800U)
#define SWITCH_P34VMPAC_P34VMPACEM5UM_SHIFT (11U)
#define SWITCH_P34VMPAC_P34VMPACEM5VFM_MASK (0x400U)
#define SWITCH_P34VMPAC_P34VMPACEM5VFM_SHIFT (10U)
#define SWITCH_P34VMPAC_P34VMPACEM4UM_MASK (0x200U)
#define SWITCH_P34VMPAC_P34VMPACEM4UM_SHIFT (9U)
#define SWITCH_P34VMPAC_P34VMPACEM4VFM_MASK (0x100U)
#define SWITCH_P34VMPAC_P34VMPACEM4VFM_SHIFT (8U)
#define SWITCH_P34VMPAC_P34VMPACEM3UM_MASK (0x80U)
#define SWITCH_P34VMPAC_P34VMPACEM3UM_SHIFT (7U)
#define SWITCH_P34VMPAC_P34VMPACEM3VFM_MASK (0x40U)
#define SWITCH_P34VMPAC_P34VMPACEM3VFM_SHIFT (6U)
#define SWITCH_P34VMPAC_P34VMPACEM2UM_MASK (0x20U)
#define SWITCH_P34VMPAC_P34VMPACEM2UM_SHIFT (5U)
#define SWITCH_P34VMPAC_P34VMPACEM2VFM_MASK (0x10U)
#define SWITCH_P34VMPAC_P34VMPACEM2VFM_SHIFT (4U)
#define SWITCH_P34VMPAC_P34VMPACEM1UM_MASK (0x8U)
#define SWITCH_P34VMPAC_P34VMPACEM1UM_SHIFT (3U)
#define SWITCH_P34VMPAC_P34VMPACEM1VFM_MASK (0x4U)
#define SWITCH_P34VMPAC_P34VMPACEM1VFM_SHIFT (2U)
#define SWITCH_P34VMPAC_P34VMPACEM0UM_MASK (0x2U)
#define SWITCH_P34VMPAC_P34VMPACEM0UM_SHIFT (1U)
#define SWITCH_P34VMPAC_P34VMPACEM0VFM_MASK (0x1U)
#define SWITCH_P34VMPAC_P34VMPACEM0VFM_SHIFT (0U)




typedef uint16_t SWITCH_P34D1TP0_TYPE;
#define SWITCH_P34D1TP0_PAGE_34_DEFAULT_1Q_TAG_P0_PRI_MASK (0xe000U)
#define SWITCH_P34D1TP0_PAGE_34_DEFAULT_1Q_TAG_P0_PRI_SHIFT (13U)
#define SWITCH_P34D1TP0_PAGE_34_DEFAULT_1Q_TAG_P0_CFI_MASK (0x1000U)
#define SWITCH_P34D1TP0_PAGE_34_DEFAULT_1Q_TAG_P0_CFI_SHIFT (12U)
#define SWITCH_P34D1TP0_PAGE_34_DEFAULT_1Q_TAG_P0_VID_MASK (0xfffU)
#define SWITCH_P34D1TP0_PAGE_34_DEFAULT_1Q_TAG_P0_VID_SHIFT (0U)




typedef uint16_t SWITCH_P34D1TP1_TYPE;
#define SWITCH_P34D1TP1_PAGE_34_DEFAULT_1Q_TAG_P1_PRI_MASK (0xe000U)
#define SWITCH_P34D1TP1_PAGE_34_DEFAULT_1Q_TAG_P1_PRI_SHIFT (13U)
#define SWITCH_P34D1TP1_PAGE_34_DEFAULT_1Q_TAG_P1_CFI_MASK (0x1000U)
#define SWITCH_P34D1TP1_PAGE_34_DEFAULT_1Q_TAG_P1_CFI_SHIFT (12U)
#define SWITCH_P34D1TP1_PAGE_34_DEFAULT_1Q_TAG_P1_VID_MASK (0xfffU)
#define SWITCH_P34D1TP1_PAGE_34_DEFAULT_1Q_TAG_P1_VID_SHIFT (0U)




typedef uint16_t SWITCH_P34D1TP2_TYPE;
#define SWITCH_P34D1TP2_PAGE_34_DEFAULT_1Q_TAG_P2_PRI_MASK (0xe000U)
#define SWITCH_P34D1TP2_PAGE_34_DEFAULT_1Q_TAG_P2_PRI_SHIFT (13U)
#define SWITCH_P34D1TP2_PAGE_34_DEFAULT_1Q_TAG_P2_CFI_MASK (0x1000U)
#define SWITCH_P34D1TP2_PAGE_34_DEFAULT_1Q_TAG_P2_CFI_SHIFT (12U)
#define SWITCH_P34D1TP2_PAGE_34_DEFAULT_1Q_TAG_P2_VID_MASK (0xfffU)
#define SWITCH_P34D1TP2_PAGE_34_DEFAULT_1Q_TAG_P2_VID_SHIFT (0U)




typedef uint16_t SWITCH_P34D1TP3_TYPE;
#define SWITCH_P34D1TP3_PAGE_34_DEFAULT_1Q_TAG_P3_PRI_MASK (0xe000U)
#define SWITCH_P34D1TP3_PAGE_34_DEFAULT_1Q_TAG_P3_PRI_SHIFT (13U)
#define SWITCH_P34D1TP3_PAGE_34_DEFAULT_1Q_TAG_P3_CFI_MASK (0x1000U)
#define SWITCH_P34D1TP3_PAGE_34_DEFAULT_1Q_TAG_P3_CFI_SHIFT (12U)
#define SWITCH_P34D1TP3_PAGE_34_DEFAULT_1Q_TAG_P3_VID_MASK (0xfffU)
#define SWITCH_P34D1TP3_PAGE_34_DEFAULT_1Q_TAG_P3_VID_SHIFT (0U)




typedef uint16_t SWITCH_P34D1TP4_TYPE;
#define SWITCH_P34D1TP4_PAGE_34_DEFAULT_1Q_TAG_P4_PRI_MASK (0xe000U)
#define SWITCH_P34D1TP4_PAGE_34_DEFAULT_1Q_TAG_P4_PRI_SHIFT (13U)
#define SWITCH_P34D1TP4_PAGE_34_DEFAULT_1Q_TAG_P4_CFI_MASK (0x1000U)
#define SWITCH_P34D1TP4_PAGE_34_DEFAULT_1Q_TAG_P4_CFI_SHIFT (12U)
#define SWITCH_P34D1TP4_PAGE_34_DEFAULT_1Q_TAG_P4_VID_MASK (0xfffU)
#define SWITCH_P34D1TP4_PAGE_34_DEFAULT_1Q_TAG_P4_VID_SHIFT (0U)




typedef uint16_t SWITCH_P34D1TP5_TYPE;
#define SWITCH_P34D1TP5_PAGE_34_DEFAULT_1Q_TAG_P5_PRI_MASK (0xe000U)
#define SWITCH_P34D1TP5_PAGE_34_DEFAULT_1Q_TAG_P5_PRI_SHIFT (13U)
#define SWITCH_P34D1TP5_PAGE_34_DEFAULT_1Q_TAG_P5_CFI_MASK (0x1000U)
#define SWITCH_P34D1TP5_PAGE_34_DEFAULT_1Q_TAG_P5_CFI_SHIFT (12U)
#define SWITCH_P34D1TP5_PAGE_34_DEFAULT_1Q_TAG_P5_VID_MASK (0xfffU)
#define SWITCH_P34D1TP5_PAGE_34_DEFAULT_1Q_TAG_P5_VID_SHIFT (0U)




typedef uint16_t SWITCH_P34D1TP6_TYPE;
#define SWITCH_P34D1TP6_PAGE_34_DEFAULT_1Q_TAG_P6_PRI_MASK (0xe000U)
#define SWITCH_P34D1TP6_PAGE_34_DEFAULT_1Q_TAG_P6_PRI_SHIFT (13U)
#define SWITCH_P34D1TP6_PAGE_34_DEFAULT_1Q_TAG_P6_CFI_MASK (0x1000U)
#define SWITCH_P34D1TP6_PAGE_34_DEFAULT_1Q_TAG_P6_CFI_SHIFT (12U)
#define SWITCH_P34D1TP6_PAGE_34_DEFAULT_1Q_TAG_P6_VID_MASK (0xfffU)
#define SWITCH_P34D1TP6_PAGE_34_DEFAULT_1Q_TAG_P6_VID_SHIFT (0U)




typedef uint16_t SWITCH_P34D1TP7_TYPE;
#define SWITCH_P34D1TP7_PAGE_34_DEFAULT_1Q_TAG_P7_PRI_MASK (0xe000U)
#define SWITCH_P34D1TP7_PAGE_34_DEFAULT_1Q_TAG_P7_PRI_SHIFT (13U)
#define SWITCH_P34D1TP7_PAGE_34_DEFAULT_1Q_TAG_P7_CFI_MASK (0x1000U)
#define SWITCH_P34D1TP7_PAGE_34_DEFAULT_1Q_TAG_P7_CFI_SHIFT (12U)
#define SWITCH_P34D1TP7_PAGE_34_DEFAULT_1Q_TAG_P7_VID_MASK (0xfffU)
#define SWITCH_P34D1TP7_PAGE_34_DEFAULT_1Q_TAG_P7_VID_SHIFT (0U)




typedef uint16_t SWITCH_P34D1TI_TYPE;
#define SWITCH_P34D1TI_PAGE_34_DEFAULT_1Q_TAG_IMP_PRI_MASK (0xe000U)
#define SWITCH_P34D1TI_PAGE_34_DEFAULT_1Q_TAG_IMP_PRI_SHIFT (13U)
#define SWITCH_P34D1TI_PAGE_34_DEFAULT_1Q_TAG_IMP_CFI_MASK (0x1000U)
#define SWITCH_P34D1TI_PAGE_34_DEFAULT_1Q_TAG_IMP_CFI_SHIFT (12U)
#define SWITCH_P34D1TI_PAGE_34_DEFAULT_1Q_TAG_IMP_VID_MASK (0xfffU)
#define SWITCH_P34D1TI_PAGE_34_DEFAULT_1Q_TAG_IMP_VID_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_34_DTAG_TPID_TYPE;
#define SWITCH_PAGE_34_DTAG_TPID_ISP_TPID_MASK (0xffffU)
#define SWITCH_PAGE_34_DTAG_TPID_ISP_TPID_SHIFT (0U)




typedef uint16_t SWITCH_P34ISP_TYPE;
#define SWITCH_P34ISP_PAGE_34_ISP_SEL_PORTMAP_RESERVED_MASK (0xfe00U)
#define SWITCH_P34ISP_PAGE_34_ISP_SEL_PORTMAP_RESERVED_SHIFT (9U)
#define SWITCH_P34ISP_PAGE_34_ISP_SEL_PORTMAP_ISP_PORTMAP_MASK (0x1ffU)
#define SWITCH_P34ISP_PAGE_34_ISP_SEL_PORTMAP_ISP_PORTMAP_SHIFT (0U)




typedef uint32_t SWITCH_P34EVRTA_TYPE;
#define SWITCH_P34EVRTA_P34EVRTAGWE_MASK (0x80000000UL)
#define SWITCH_P34EVRTA_P34EVRTAGWE_SHIFT (31UL)
#define SWITCH_P34EVRTA_PAGE_34_EGRESS_VID_RMK_TBL_ACS_RESERVED1_MASK (0x7fff0000UL)
#define SWITCH_P34EVRTA_PAGE_34_EGRESS_VID_RMK_TBL_ACS_RESERVED1_SHIFT (16UL)
#define SWITCH_P34EVRTA_PAGE_34_EGRESS_VID_RMK_TBL_ACS_TBL_ADDR_MASK (0xff00UL)
#define SWITCH_P34EVRTA_PAGE_34_EGRESS_VID_RMK_TBL_ACS_TBL_ADDR_SHIFT (8UL)
#define SWITCH_P34EVRTA_P34EVRTAEP_MASK (0xf0UL)
#define SWITCH_P34EVRTA_P34EVRTAEP_SHIFT (4UL)
#define SWITCH_P34EVRTA_PAGE_34_EGRESS_VID_RMK_TBL_ACS_RESERVED2_MASK (0x8UL)
#define SWITCH_P34EVRTA_PAGE_34_EGRESS_VID_RMK_TBL_ACS_RESERVED2_SHIFT (3UL)
#define SWITCH_P34EVRTA_PAGE_34_EGRESS_VID_RMK_TBL_ACS_RESET_EVT_MASK (0x4UL)
#define SWITCH_P34EVRTA_PAGE_34_EGRESS_VID_RMK_TBL_ACS_RESET_EVT_SHIFT (2UL)
#define SWITCH_P34EVRTA_PAGE_34_EGRESS_VID_RMK_TBL_ACS_OP_MASK (0x2UL)
#define SWITCH_P34EVRTA_PAGE_34_EGRESS_VID_RMK_TBL_ACS_OP_SHIFT (1UL)
#define SWITCH_P34EVRTA_PAGE_34_EGRESS_VID_RMK_TBL_ACS_START_DONE_MASK (0x1UL)
#define SWITCH_P34EVRTA_PAGE_34_EGRESS_VID_RMK_TBL_ACS_START_DONE_SHIFT (0UL)




typedef uint32_t SWITCH_P34EVRTD_TYPE;
#define SWITCH_P34EVRTD_PAGE_34_EGRESS_VID_RMK_TBL_DATA_RESERVED1_MASK (0xc0000000UL)
#define SWITCH_P34EVRTD_PAGE_34_EGRESS_VID_RMK_TBL_DATA_RESERVED1_SHIFT (30UL)
#define SWITCH_P34EVRTD_PAGE_34_EGRESS_VID_RMK_TBL_DATA_OUTER_OP_MASK (0x30000000UL)
#define SWITCH_P34EVRTD_PAGE_34_EGRESS_VID_RMK_TBL_DATA_OUTER_OP_SHIFT (28UL)
#define SWITCH_P34EVRTD_PAGE_34_EGRESS_VID_RMK_TBL_DATA_OUTER_VID_MASK (0xfff0000UL)
#define SWITCH_P34EVRTD_PAGE_34_EGRESS_VID_RMK_TBL_DATA_OUTER_VID_SHIFT (16UL)
#define SWITCH_P34EVRTD_PAGE_34_EGRESS_VID_RMK_TBL_DATA_RESERVED2_MASK (0xc000UL)
#define SWITCH_P34EVRTD_PAGE_34_EGRESS_VID_RMK_TBL_DATA_RESERVED2_SHIFT (14UL)
#define SWITCH_P34EVRTD_PAGE_34_EGRESS_VID_RMK_TBL_DATA_INNER_OP_MASK (0x3000UL)
#define SWITCH_P34EVRTD_PAGE_34_EGRESS_VID_RMK_TBL_DATA_INNER_OP_SHIFT (12UL)
#define SWITCH_P34EVRTD_PAGE_34_EGRESS_VID_RMK_TBL_DATA_INNER_VID_MASK (0xfffUL)
#define SWITCH_P34EVRTD_PAGE_34_EGRESS_VID_RMK_TBL_DATA_INNER_VID_SHIFT (0UL)




typedef uint16_t SWITCH_P34JAVE_TYPE;
#define SWITCH_P34JAVE_PAGE_34_JOIN_ALL_VLAN_EN_RESERVED_MASK (0xfe00U)
#define SWITCH_P34JAVE_PAGE_34_JOIN_ALL_VLAN_EN_RESERVED_SHIFT (9U)
#define SWITCH_P34JAVE_PAGE_34_JOIN_ALL_VLAN_EN_JOIN_ALL_VLAN_EN_MASK (0x1ffU)
#define SWITCH_P34JAVE_PAGE_34_JOIN_ALL_VLAN_EN_JOIN_ALL_VLAN_EN_SHIFT (0U)




typedef uint16_t SWITCH_P34PISC_TYPE;
#define SWITCH_P34PISC_PAGE_34_PORT_IVL_SVL_CTRL_PORT_IVL_SVL_EN_MASK (0x8000U)
#define SWITCH_P34PISC_PAGE_34_PORT_IVL_SVL_CTRL_PORT_IVL_SVL_EN_SHIFT (15U)
#define SWITCH_P34PISC_PAGE_34_PORT_IVL_SVL_CTRL_RESERVED_MASK (0x7e00U)
#define SWITCH_P34PISC_PAGE_34_PORT_IVL_SVL_CTRL_RESERVED_SHIFT (9U)
#define SWITCH_P34PISC_PAGE_34_PORT_IVL_SVL_CTRL_PORT_IVL_SVL_SEL_MASK (0x1ffU)
#define SWITCH_P34PISC_PAGE_34_PORT_IVL_SVL_CTRL_PORT_IVL_SVL_SEL_SHIFT (0U)




typedef uint32_t SWITCH_P34B8021RS0_TYPE;
#define SWITCH_P34B8021RS0_P34B8021RS0B8021RS0_MASK (0xffffffffUL)
#define SWITCH_P34B8021RS0_P34B8021RS0B8021RS0_SHIFT (0UL)




typedef uint32_t SWITCH_P34B8021RS1_TYPE;
#define SWITCH_P34B8021RS1_P34B8021RS1B8021RS1_MASK (0xffffffffUL)
#define SWITCH_P34B8021RS1_P34B8021RS1B8021RS1_SHIFT (0UL)




typedef uint32_t SWITCH_P34VRC_TYPE;
#define SWITCH_P34VRC_PAGE_34_VID_REMAP_CTL_RESERVED_MASK (0xfffffe00UL)
#define SWITCH_P34VRC_PAGE_34_VID_REMAP_CTL_RESERVED_SHIFT (9UL)
#define SWITCH_P34VRC_PAGE_34_VID_REMAP_CTL_VLAN_ID_REMAP_EN_MASK (0x1ffUL)
#define SWITCH_P34VRC_PAGE_34_VID_REMAP_CTL_VLAN_ID_REMAP_EN_SHIFT (0UL)




typedef uint32_t SWITCH_P34PRC_TYPE;
#define SWITCH_P34PRC_PAGE_34_PCP_REMAP_CTL_RESERVED_MASK (0xfffffe00UL)
#define SWITCH_P34PRC_PAGE_34_PCP_REMAP_CTL_RESERVED_SHIFT (9UL)
#define SWITCH_P34PRC_PAGE_34_PCP_REMAP_CTL_PCP_REMAP_EN_MASK (0x1ffUL)
#define SWITCH_P34PRC_PAGE_34_PCP_REMAP_CTL_PCP_REMAP_EN_SHIFT (0UL)




typedef uint32_t SWITCH_P35EVRTA_TYPE;
#define SWITCH_P35EVRTA_PAGE_35_EGRESS_VID_RMP_TBL_ACS_RESERVED1_MASK (0xfffe0000UL)
#define SWITCH_P35EVRTA_PAGE_35_EGRESS_VID_RMP_TBL_ACS_RESERVED1_SHIFT (17UL)
#define SWITCH_P35EVRTA_PAGE_35_EGRESS_VID_RMP_TBL_ACS_PRT_MASK_MASK (0x1ff00UL)
#define SWITCH_P35EVRTA_PAGE_35_EGRESS_VID_RMP_TBL_ACS_PRT_MASK_SHIFT (8UL)
#define SWITCH_P35EVRTA_PAGE_35_EGRESS_VID_RMP_TBL_ACS_TBL_ADDR_MASK (0xf0UL)
#define SWITCH_P35EVRTA_PAGE_35_EGRESS_VID_RMP_TBL_ACS_TBL_ADDR_SHIFT (4UL)
#define SWITCH_P35EVRTA_PAGE_35_EGRESS_VID_RMP_TBL_ACS_RESERVED2_MASK (0x8UL)
#define SWITCH_P35EVRTA_PAGE_35_EGRESS_VID_RMP_TBL_ACS_RESERVED2_SHIFT (3UL)
#define SWITCH_P35EVRTA_PAGE_35_EGRESS_VID_RMP_TBL_ACS_RESET_EVT_MASK (0x4UL)
#define SWITCH_P35EVRTA_PAGE_35_EGRESS_VID_RMP_TBL_ACS_RESET_EVT_SHIFT (2UL)
#define SWITCH_P35EVRTA_PAGE_35_EGRESS_VID_RMP_TBL_ACS_OP_MASK (0x2UL)
#define SWITCH_P35EVRTA_PAGE_35_EGRESS_VID_RMP_TBL_ACS_OP_SHIFT (1UL)
#define SWITCH_P35EVRTA_PAGE_35_EGRESS_VID_RMP_TBL_ACS_START_DONE_MASK (0x1UL)
#define SWITCH_P35EVRTA_PAGE_35_EGRESS_VID_RMP_TBL_ACS_START_DONE_SHIFT (0UL)




typedef uint64_t SWITCH_P35EVRTD_TYPE;
#define SWITCH_P35EVRTD_PAGE_35_EGRESS_VID_RMP_TBL_DATA_RESERVED_MASK (0xfffffffc00000000ULL)
#define SWITCH_P35EVRTD_PAGE_35_EGRESS_VID_RMP_TBL_DATA_RESERVED_SHIFT (34ULL)
#define SWITCH_P35EVRTD_PAGE_35_EGRESS_VID_RMP_TBL_DATA_PORT_MASK_MASK (0x3fe000000ULL)
#define SWITCH_P35EVRTD_PAGE_35_EGRESS_VID_RMP_TBL_DATA_PORT_MASK_SHIFT (25ULL)
#define SWITCH_P35EVRTD_P35EVRTDVE_MASK (0x1000000ULL)
#define SWITCH_P35EVRTD_P35EVRTDVE_SHIFT (24ULL)
#define SWITCH_P35EVRTD_PAGE_35_EGRESS_VID_RMP_TBL_DATA_REMAP_VID_MASK (0xfff000ULL)
#define SWITCH_P35EVRTD_PAGE_35_EGRESS_VID_RMP_TBL_DATA_REMAP_VID_SHIFT (12ULL)
#define SWITCH_P35EVRTD_PAGE_35_EGRESS_VID_RMP_TBL_DATA_INPUT_VID_MASK (0xfffULL)
#define SWITCH_P35EVRTD_PAGE_35_EGRESS_VID_RMP_TBL_DATA_INPUT_VID_SHIFT (0ULL)




typedef uint32_t SWITCH_P36DC_TYPE;
#define SWITCH_P36DC_PAGE_36_DOS_CTRL_RESERVED_1_MASK (0xffffc000UL)
#define SWITCH_P36DC_PAGE_36_DOS_CTRL_RESERVED_1_SHIFT (14UL)
#define SWITCH_P36DC_PAGE_36_DOS_CTRL_ICMPV6_LONG_PING_DROP_EN_MASK (0x2000UL)
#define SWITCH_P36DC_PAGE_36_DOS_CTRL_ICMPV6_LONG_PING_DROP_EN_SHIFT (13UL)
#define SWITCH_P36DC_PAGE_36_DOS_CTRL_ICMPV4_LONG_PING_DROP_EN_MASK (0x1000UL)
#define SWITCH_P36DC_PAGE_36_DOS_CTRL_ICMPV4_LONG_PING_DROP_EN_SHIFT (12UL)
#define SWITCH_P36DC_PAGE_36_DOS_CTRL_ICMPV6_FRAGMENT_DROP_EN_MASK (0x800UL)
#define SWITCH_P36DC_PAGE_36_DOS_CTRL_ICMPV6_FRAGMENT_DROP_EN_SHIFT (11UL)
#define SWITCH_P36DC_PAGE_36_DOS_CTRL_ICMPV4_FRAGMENT_DROP_EN_MASK (0x400UL)
#define SWITCH_P36DC_PAGE_36_DOS_CTRL_ICMPV4_FRAGMENT_DROP_EN_SHIFT (10UL)
#define SWITCH_P36DC_PAGE_36_DOS_CTRL_TCP_FRAG_ERR_DROP_EN_MASK (0x200UL)
#define SWITCH_P36DC_PAGE_36_DOS_CTRL_TCP_FRAG_ERR_DROP_EN_SHIFT (9UL)
#define SWITCH_P36DC_PAGE_36_DOS_CTRL_TCP_SHORT_HDR_DROP_EN_MASK (0x100UL)
#define SWITCH_P36DC_PAGE_36_DOS_CTRL_TCP_SHORT_HDR_DROP_EN_SHIFT (8UL)
#define SWITCH_P36DC_PAGE_36_DOS_CTRL_TCP_SYN_ERR_DROP_EN_MASK (0x80UL)
#define SWITCH_P36DC_PAGE_36_DOS_CTRL_TCP_SYN_ERR_DROP_EN_SHIFT (7UL)
#define SWITCH_P36DC_PAGE_36_DOS_CTRL_TCP_SYNFIN_SCAN_DROP_EN_MASK (0x40UL)
#define SWITCH_P36DC_PAGE_36_DOS_CTRL_TCP_SYNFIN_SCAN_DROP_EN_SHIFT (6UL)
#define SWITCH_P36DC_PAGE_36_DOS_CTRL_TCP_XMASS_SCAN_DROP_EN_MASK (0x20UL)
#define SWITCH_P36DC_PAGE_36_DOS_CTRL_TCP_XMASS_SCAN_DROP_EN_SHIFT (5UL)
#define SWITCH_P36DC_PAGE_36_DOS_CTRL_TCP_NULL_SCAN_DROP_EN_MASK (0x10UL)
#define SWITCH_P36DC_PAGE_36_DOS_CTRL_TCP_NULL_SCAN_DROP_EN_SHIFT (4UL)
#define SWITCH_P36DC_PAGE_36_DOS_CTRL_UDP_BLAT_DROP_EN_MASK (0x8UL)
#define SWITCH_P36DC_PAGE_36_DOS_CTRL_UDP_BLAT_DROP_EN_SHIFT (3UL)
#define SWITCH_P36DC_PAGE_36_DOS_CTRL_TCP_BLAT_DROP_EN_MASK (0x4UL)
#define SWITCH_P36DC_PAGE_36_DOS_CTRL_TCP_BLAT_DROP_EN_SHIFT (2UL)
#define SWITCH_P36DC_PAGE_36_DOS_CTRL_IP_LAND_DROP_EN_MASK (0x2UL)
#define SWITCH_P36DC_PAGE_36_DOS_CTRL_IP_LAND_DROP_EN_SHIFT (1UL)
#define SWITCH_P36DC_PAGE_36_DOS_CTRL_RESERVED_0_MASK (0x1UL)
#define SWITCH_P36DC_PAGE_36_DOS_CTRL_RESERVED_0_SHIFT (0UL)




typedef uint8_t SWITCH_P36MTHS_TYPE;
#define SWITCH_P36MTHS_PAGE_36_MINIMUM_TCP_HDR_SZ_MIN_TCP_HDR_SZ_MASK (0xffU)
#define SWITCH_P36MTHS_PAGE_36_MINIMUM_TCP_HDR_SZ_MIN_TCP_HDR_SZ_SHIFT (0U)




typedef uint32_t SWITCH_P36MI4SR_TYPE;
#define SWITCH_P36MI4SR_P36MI4SRMI4S_MASK (0xffffffffUL)
#define SWITCH_P36MI4SR_P36MI4SRMI4S_SHIFT (0UL)




typedef uint32_t SWITCH_P36MI6SR_TYPE;
#define SWITCH_P36MI6SR_P36MI6SRMI6S_MASK (0xffffffffUL)
#define SWITCH_P36MI6SR_P36MI6SRMI6S_SHIFT (0UL)




typedef uint8_t SWITCH_P36DDLR_TYPE;
#define SWITCH_P36DDLR_PAGE_36_DOS_DIS_LRN_REG_RESERVED_MASK (0xfeU)
#define SWITCH_P36DDLR_PAGE_36_DOS_DIS_LRN_REG_RESERVED_SHIFT (1U)
#define SWITCH_P36DDLR_PAGE_36_DOS_DIS_LRN_REG_DOS_DIS_LRN_MASK (0x1U)
#define SWITCH_P36DDLR_PAGE_36_DOS_DIS_LRN_REG_DOS_DIS_LRN_SHIFT (0U)




typedef uint32_t SWITCH_P36DRS0_TYPE;
#define SWITCH_P36DRS0_PAGE_36_DOS_REG_SPARE0_DOS_REG_SPARE0_MASK (0xffffffffUL)
#define SWITCH_P36DRS0_PAGE_36_DOS_REG_SPARE0_DOS_REG_SPARE0_SHIFT (0UL)




typedef uint32_t SWITCH_P36DRS1_TYPE;
#define SWITCH_P36DRS1_PAGE_36_DOS_REG_SPARE1_DOS_REG_SPARE1_MASK (0xffffffffUL)
#define SWITCH_P36DRS1_PAGE_36_DOS_REG_SPARE1_DOS_REG_SPARE1_SHIFT (0UL)




typedef uint32_t SWITCH_P36DISR_TYPE;
#define SWITCH_P36DISR_PAGE_36_DOS_INTR_STS_REG_RESERVED_MASK (0xffffc000UL)
#define SWITCH_P36DISR_PAGE_36_DOS_INTR_STS_REG_RESERVED_SHIFT (14UL)
#define SWITCH_P36DISR_P36DISRI6LPIS_MASK (0x2000UL)
#define SWITCH_P36DISR_P36DISRI6LPIS_SHIFT (13UL)
#define SWITCH_P36DISR_P36DISRI4LPIS_MASK (0x1000UL)
#define SWITCH_P36DISR_P36DISRI4LPIS_SHIFT (12UL)
#define SWITCH_P36DISR_P36DISRI6FIS_MASK (0x800UL)
#define SWITCH_P36DISR_P36DISRI6FIS_SHIFT (11UL)
#define SWITCH_P36DISR_P36DISRI4FIS_MASK (0x400UL)
#define SWITCH_P36DISR_P36DISRI4FIS_SHIFT (10UL)
#define SWITCH_P36DISR_P36DISRTFEIS_MASK (0x200UL)
#define SWITCH_P36DISR_P36DISRTFEIS_SHIFT (9UL)
#define SWITCH_P36DISR_P36DISRTSHIS_MASK (0x100UL)
#define SWITCH_P36DISR_P36DISRTSHIS_SHIFT (8UL)
#define SWITCH_P36DISR_P36DISRTSEIS_MASK (0x80UL)
#define SWITCH_P36DISR_P36DISRTSEIS_SHIFT (7UL)
#define SWITCH_P36DISR_P36DISRTSSIS_MASK (0x40UL)
#define SWITCH_P36DISR_P36DISRTSSIS_SHIFT (6UL)
#define SWITCH_P36DISR_P36DISRTXSIS_MASK (0x20UL)
#define SWITCH_P36DISR_P36DISRTXSIS_SHIFT (5UL)
#define SWITCH_P36DISR_P36DISRTNSIS_MASK (0x10UL)
#define SWITCH_P36DISR_P36DISRTNSIS_SHIFT (4UL)
#define SWITCH_P36DISR_PAGE_36_DOS_INTR_STS_REG_UDP_BLAT_INTR_STS_MASK (0x8UL)
#define SWITCH_P36DISR_PAGE_36_DOS_INTR_STS_REG_UDP_BLAT_INTR_STS_SHIFT (3UL)
#define SWITCH_P36DISR_PAGE_36_DOS_INTR_STS_REG_TCP_BLAT_INTR_STS_MASK (0x4UL)
#define SWITCH_P36DISR_PAGE_36_DOS_INTR_STS_REG_TCP_BLAT_INTR_STS_SHIFT (2UL)
#define SWITCH_P36DISR_PAGE_36_DOS_INTR_STS_REG_IP_LAND_INTR_STS_MASK (0x2UL)
#define SWITCH_P36DISR_PAGE_36_DOS_INTR_STS_REG_IP_LAND_INTR_STS_SHIFT (1UL)
#define SWITCH_P36DISR_PAGE_36_DOS_INTR_STS_REG_RESERVED_0_MASK (0x1UL)
#define SWITCH_P36DISR_PAGE_36_DOS_INTR_STS_REG_RESERVED_0_SHIFT (0UL)




typedef uint32_t SWITCH_P36DIER_TYPE;
#define SWITCH_P36DIER_PAGE_36_DOS_INTR_EN_REG_RESERVED_MASK (0xffffc000UL)
#define SWITCH_P36DIER_PAGE_36_DOS_INTR_EN_REG_RESERVED_SHIFT (14UL)
#define SWITCH_P36DIER_P36DIERI6LPIE_MASK (0x2000UL)
#define SWITCH_P36DIER_P36DIERI6LPIE_SHIFT (13UL)
#define SWITCH_P36DIER_P36DIERI4LPIE_MASK (0x1000UL)
#define SWITCH_P36DIER_P36DIERI4LPIE_SHIFT (12UL)
#define SWITCH_P36DIER_P36DIERI6FIE_MASK (0x800UL)
#define SWITCH_P36DIER_P36DIERI6FIE_SHIFT (11UL)
#define SWITCH_P36DIER_P36DIERI4FIE_MASK (0x400UL)
#define SWITCH_P36DIER_P36DIERI4FIE_SHIFT (10UL)
#define SWITCH_P36DIER_P36DIERTFEIE_MASK (0x200UL)
#define SWITCH_P36DIER_P36DIERTFEIE_SHIFT (9UL)
#define SWITCH_P36DIER_P36DIERTSHIE_MASK (0x100UL)
#define SWITCH_P36DIER_P36DIERTSHIE_SHIFT (8UL)
#define SWITCH_P36DIER_P36DIERTSEIE_MASK (0x80UL)
#define SWITCH_P36DIER_P36DIERTSEIE_SHIFT (7UL)
#define SWITCH_P36DIER_P36DIERTSSIE_MASK (0x40UL)
#define SWITCH_P36DIER_P36DIERTSSIE_SHIFT (6UL)
#define SWITCH_P36DIER_P36DIERTXSIE_MASK (0x20UL)
#define SWITCH_P36DIER_P36DIERTXSIE_SHIFT (5UL)
#define SWITCH_P36DIER_P36DIERTNSIE_MASK (0x10UL)
#define SWITCH_P36DIER_P36DIERTNSIE_SHIFT (4UL)
#define SWITCH_P36DIER_PAGE_36_DOS_INTR_EN_REG_UDP_BLAT_INTR_EN_MASK (0x8UL)
#define SWITCH_P36DIER_PAGE_36_DOS_INTR_EN_REG_UDP_BLAT_INTR_EN_SHIFT (3UL)
#define SWITCH_P36DIER_PAGE_36_DOS_INTR_EN_REG_TCP_BLAT_INTR_EN_MASK (0x4UL)
#define SWITCH_P36DIER_PAGE_36_DOS_INTR_EN_REG_TCP_BLAT_INTR_EN_SHIFT (2UL)
#define SWITCH_P36DIER_PAGE_36_DOS_INTR_EN_REG_IP_LAND_INTR_EN_MASK (0x2UL)
#define SWITCH_P36DIER_PAGE_36_DOS_INTR_EN_REG_IP_LAND_INTR_EN_SHIFT (1UL)
#define SWITCH_P36DIER_PAGE_36_DOS_INTR_EN_REG_RESERVED_0_MASK (0x1UL)
#define SWITCH_P36DIER_PAGE_36_DOS_INTR_EN_REG_RESERVED_0_SHIFT (0UL)




typedef uint32_t SWITCH_P36DICR_TYPE;
#define SWITCH_P36DICR_PAGE_36_DOS_INTR_CLR_REG_RESERVED_MASK (0xffffc000UL)
#define SWITCH_P36DICR_PAGE_36_DOS_INTR_CLR_REG_RESERVED_SHIFT (14UL)
#define SWITCH_P36DICR_P36DICRI6LPIC_MASK (0x2000UL)
#define SWITCH_P36DICR_P36DICRI6LPIC_SHIFT (13UL)
#define SWITCH_P36DICR_P36DICRI4LPIC_MASK (0x1000UL)
#define SWITCH_P36DICR_P36DICRI4LPIC_SHIFT (12UL)
#define SWITCH_P36DICR_P36DICRI6FIC_MASK (0x800UL)
#define SWITCH_P36DICR_P36DICRI6FIC_SHIFT (11UL)
#define SWITCH_P36DICR_P36DICRI4FIC_MASK (0x400UL)
#define SWITCH_P36DICR_P36DICRI4FIC_SHIFT (10UL)
#define SWITCH_P36DICR_P36DICRTFEIC_MASK (0x200UL)
#define SWITCH_P36DICR_P36DICRTFEIC_SHIFT (9UL)
#define SWITCH_P36DICR_P36DICRTSHIC_MASK (0x100UL)
#define SWITCH_P36DICR_P36DICRTSHIC_SHIFT (8UL)
#define SWITCH_P36DICR_P36DICRTSEIC_MASK (0x80UL)
#define SWITCH_P36DICR_P36DICRTSEIC_SHIFT (7UL)
#define SWITCH_P36DICR_P36DICRTSSIC_MASK (0x40UL)
#define SWITCH_P36DICR_P36DICRTSSIC_SHIFT (6UL)
#define SWITCH_P36DICR_P36DICRTXSIC_MASK (0x20UL)
#define SWITCH_P36DICR_P36DICRTXSIC_SHIFT (5UL)
#define SWITCH_P36DICR_P36DICRTNSIC_MASK (0x10UL)
#define SWITCH_P36DICR_P36DICRTNSIC_SHIFT (4UL)
#define SWITCH_P36DICR_PAGE_36_DOS_INTR_CLR_REG_UDP_BLAT_INTR_CLR_MASK (0x8UL)
#define SWITCH_P36DICR_PAGE_36_DOS_INTR_CLR_REG_UDP_BLAT_INTR_CLR_SHIFT (3UL)
#define SWITCH_P36DICR_PAGE_36_DOS_INTR_CLR_REG_TCP_BLAT_INTR_CLR_MASK (0x4UL)
#define SWITCH_P36DICR_PAGE_36_DOS_INTR_CLR_REG_TCP_BLAT_INTR_CLR_SHIFT (2UL)
#define SWITCH_P36DICR_PAGE_36_DOS_INTR_CLR_REG_IP_LAND_INTR_CLR_MASK (0x2UL)
#define SWITCH_P36DICR_PAGE_36_DOS_INTR_CLR_REG_IP_LAND_INTR_CLR_SHIFT (1UL)
#define SWITCH_P36DICR_PAGE_36_DOS_INTR_CLR_REG_RESERVED_0_MASK (0x1UL)
#define SWITCH_P36DICR_PAGE_36_DOS_INTR_CLR_REG_RESERVED_0_SHIFT (0UL)




typedef uint32_t SWITCH_P36DILECR_TYPE;
#define SWITCH_P36DILECR_P36DILECRDILEC_MASK (0xffffffffUL)
#define SWITCH_P36DILECR_P36DILECRDILEC_SHIFT (0UL)




typedef uint32_t SWITCH_P36DTBECR_TYPE;
#define SWITCH_P36DTBECR_P36DTBECRDTBEC_MASK (0xffffffffUL)
#define SWITCH_P36DTBECR_P36DTBECRDTBEC_SHIFT (0UL)




typedef uint32_t SWITCH_P36DUBECR_TYPE;
#define SWITCH_P36DUBECR_P36DUBECRDUBEC_MASK (0xffffffffUL)
#define SWITCH_P36DUBECR_P36DUBECRDUBEC_SHIFT (0UL)




typedef uint32_t SWITCH_P36DTNSECR_TYPE;
#define SWITCH_P36DTNSECR_P36DTNSECRDTNSEC_MASK (0xffffffffUL)
#define SWITCH_P36DTNSECR_P36DTNSECRDTNSEC_SHIFT (0UL)




typedef uint32_t SWITCH_P36DTXSECR_TYPE;
#define SWITCH_P36DTXSECR_P36DTXSECRDTXSEC_MASK (0xffffffffUL)
#define SWITCH_P36DTXSECR_P36DTXSECRDTXSEC_SHIFT (0UL)




typedef uint32_t SWITCH_P36DTSSECR_TYPE;
#define SWITCH_P36DTSSECR_P36DTSSECRDTSSEC_MASK (0xffffffffUL)
#define SWITCH_P36DTSSECR_P36DTSSECRDTSSEC_SHIFT (0UL)




typedef uint32_t SWITCH_P36DTSEECR_TYPE;
#define SWITCH_P36DTSEECR_P36DTSEECRDTSEEC_MASK (0xffffffffUL)
#define SWITCH_P36DTSEECR_P36DTSEECRDTSEEC_SHIFT (0UL)




typedef uint32_t SWITCH_P36DTSHECR_TYPE;
#define SWITCH_P36DTSHECR_P36DTSHECRDTSHEC_MASK (0xffffffffUL)
#define SWITCH_P36DTSHECR_P36DTSHECRDTSHEC_SHIFT (0UL)




typedef uint32_t SWITCH_P36DTFEECR_TYPE;
#define SWITCH_P36DTFEECR_P36DTFEECRDTFEEC_MASK (0xffffffffUL)
#define SWITCH_P36DTFEECR_P36DTFEECRDTFEEC_SHIFT (0UL)




typedef uint32_t SWITCH_P36DI4FECR_TYPE;
#define SWITCH_P36DI4FECR_P36DI4FECRDI4FEC_MASK (0xffffffffUL)
#define SWITCH_P36DI4FECR_P36DI4FECRDI4FEC_SHIFT (0UL)




typedef uint32_t SWITCH_P36DI6FECR_TYPE;
#define SWITCH_P36DI6FECR_P36DI6FECRDI6FEC_MASK (0xffffffffUL)
#define SWITCH_P36DI6FECR_P36DI6FECRDI6FEC_SHIFT (0UL)




typedef uint32_t SWITCH_P36DI4LPECR_TYPE;
#define SWITCH_P36DI4LPECR_P36DI4LPECRDI4LPEC_MASK (0xffffffffUL)
#define SWITCH_P36DI4LPECR_P36DI4LPECRDI4LPEC_SHIFT (0UL)




typedef uint32_t SWITCH_P36DI6LPECR_TYPE;
#define SWITCH_P36DI6LPECR_P36DI6LPECRDI6LPEC_MASK (0xffffffffUL)
#define SWITCH_P36DI6LPECR_P36DI6LPECRDI6LPEC_SHIFT (0UL)




typedef uint32_t SWITCH_P36DCER_TYPE;
#define SWITCH_P36DCER_PAGE_36_DOS_CNT_EN_REG_RESERVED_MASK (0xffffc000UL)
#define SWITCH_P36DCER_PAGE_36_DOS_CNT_EN_REG_RESERVED_SHIFT (14UL)
#define SWITCH_P36DCER_P36DCERI6LPCE_MASK (0x2000UL)
#define SWITCH_P36DCER_P36DCERI6LPCE_SHIFT (13UL)
#define SWITCH_P36DCER_P36DCERI4LPCE_MASK (0x1000UL)
#define SWITCH_P36DCER_P36DCERI4LPCE_SHIFT (12UL)
#define SWITCH_P36DCER_P36DCERI6FCE_MASK (0x800UL)
#define SWITCH_P36DCER_P36DCERI6FCE_SHIFT (11UL)
#define SWITCH_P36DCER_P36DCERI4FCE_MASK (0x400UL)
#define SWITCH_P36DCER_P36DCERI4FCE_SHIFT (10UL)
#define SWITCH_P36DCER_PAGE_36_DOS_CNT_EN_REG_TCP_FRAG_ERR_CNT_EN_MASK (0x200UL)
#define SWITCH_P36DCER_PAGE_36_DOS_CNT_EN_REG_TCP_FRAG_ERR_CNT_EN_SHIFT (9UL)
#define SWITCH_P36DCER_P36DCERTSHCE_MASK (0x100UL)
#define SWITCH_P36DCER_P36DCERTSHCE_SHIFT (8UL)
#define SWITCH_P36DCER_PAGE_36_DOS_CNT_EN_REG_TCP_SYN_ERR_CNT_EN_MASK (0x80UL)
#define SWITCH_P36DCER_PAGE_36_DOS_CNT_EN_REG_TCP_SYN_ERR_CNT_EN_SHIFT (7UL)
#define SWITCH_P36DCER_P36DCERTSSCE_MASK (0x40UL)
#define SWITCH_P36DCER_P36DCERTSSCE_SHIFT (6UL)
#define SWITCH_P36DCER_P36DCERTXSCE_MASK (0x20UL)
#define SWITCH_P36DCER_P36DCERTXSCE_SHIFT (5UL)
#define SWITCH_P36DCER_P36DCERTNSCE_MASK (0x10UL)
#define SWITCH_P36DCER_P36DCERTNSCE_SHIFT (4UL)
#define SWITCH_P36DCER_PAGE_36_DOS_CNT_EN_REG_UDP_BLAT_CNT_EN_MASK (0x8UL)
#define SWITCH_P36DCER_PAGE_36_DOS_CNT_EN_REG_UDP_BLAT_CNT_EN_SHIFT (3UL)
#define SWITCH_P36DCER_PAGE_36_DOS_CNT_EN_REG_TCP_BLAT_CNT_EN_MASK (0x4UL)
#define SWITCH_P36DCER_PAGE_36_DOS_CNT_EN_REG_TCP_BLAT_CNT_EN_SHIFT (2UL)
#define SWITCH_P36DCER_PAGE_36_DOS_CNT_EN_REG_IP_LAND_CNT_EN_MASK (0x2UL)
#define SWITCH_P36DCER_PAGE_36_DOS_CNT_EN_REG_IP_LAND_CNT_EN_SHIFT (1UL)
#define SWITCH_P36DCER_PAGE_36_DOS_CNT_EN_REG_RESERVED_0_MASK (0x1UL)
#define SWITCH_P36DCER_PAGE_36_DOS_CNT_EN_REG_RESERVED_0_SHIFT (0UL)




typedef uint32_t SWITCH_P36DCCR_TYPE;
#define SWITCH_P36DCCR_PAGE_36_DOS_CNT_CLR_REG_RESERVED_MASK (0xffffc000UL)
#define SWITCH_P36DCCR_PAGE_36_DOS_CNT_CLR_REG_RESERVED_SHIFT (14UL)
#define SWITCH_P36DCCR_P36DCCRI6LPCC_MASK (0x2000UL)
#define SWITCH_P36DCCR_P36DCCRI6LPCC_SHIFT (13UL)
#define SWITCH_P36DCCR_P36DCCRI4LPCC_MASK (0x1000UL)
#define SWITCH_P36DCCR_P36DCCRI4LPCC_SHIFT (12UL)
#define SWITCH_P36DCCR_P36DCCRI6FCC_MASK (0x800UL)
#define SWITCH_P36DCCR_P36DCCRI6FCC_SHIFT (11UL)
#define SWITCH_P36DCCR_P36DCCRI4FCC_MASK (0x400UL)
#define SWITCH_P36DCCR_P36DCCRI4FCC_SHIFT (10UL)
#define SWITCH_P36DCCR_P36DCCRTFECC_MASK (0x200UL)
#define SWITCH_P36DCCR_P36DCCRTFECC_SHIFT (9UL)
#define SWITCH_P36DCCR_P36DCCRTSHCC_MASK (0x100UL)
#define SWITCH_P36DCCR_P36DCCRTSHCC_SHIFT (8UL)
#define SWITCH_P36DCCR_P36DCCRTSECC_MASK (0x80UL)
#define SWITCH_P36DCCR_P36DCCRTSECC_SHIFT (7UL)
#define SWITCH_P36DCCR_P36DCCRTSSCC_MASK (0x40UL)
#define SWITCH_P36DCCR_P36DCCRTSSCC_SHIFT (6UL)
#define SWITCH_P36DCCR_P36DCCRTXSCC_MASK (0x20UL)
#define SWITCH_P36DCCR_P36DCCRTXSCC_SHIFT (5UL)
#define SWITCH_P36DCCR_P36DCCRTNSCC_MASK (0x10UL)
#define SWITCH_P36DCCR_P36DCCRTNSCC_SHIFT (4UL)
#define SWITCH_P36DCCR_PAGE_36_DOS_CNT_CLR_REG_UDP_BLAT_CNT_CLR_MASK (0x8UL)
#define SWITCH_P36DCCR_PAGE_36_DOS_CNT_CLR_REG_UDP_BLAT_CNT_CLR_SHIFT (3UL)
#define SWITCH_P36DCCR_PAGE_36_DOS_CNT_CLR_REG_TCP_BLAT_CNT_CLR_MASK (0x4UL)
#define SWITCH_P36DCCR_PAGE_36_DOS_CNT_CLR_REG_TCP_BLAT_CNT_CLR_SHIFT (2UL)
#define SWITCH_P36DCCR_PAGE_36_DOS_CNT_CLR_REG_IP_LAND_CNT_CLR_MASK (0x2UL)
#define SWITCH_P36DCCR_PAGE_36_DOS_CNT_CLR_REG_IP_LAND_CNT_CLR_SHIFT (1UL)
#define SWITCH_P36DCCR_PAGE_36_DOS_CNT_CLR_REG_RESERVED_0_MASK (0x1UL)
#define SWITCH_P36DCCR_PAGE_36_DOS_CNT_CLR_REG_RESERVED_0_SHIFT (0UL)




typedef uint32_t SWITCH_P36DICSR_TYPE;
#define SWITCH_P36DICSR_PAGE_36_DOS_INTR_CNT_SRC_REG_RESERVED_MASK (0xffffff00UL)
#define SWITCH_P36DICSR_PAGE_36_DOS_INTR_CNT_SRC_REG_RESERVED_SHIFT (8UL)
#define SWITCH_P36DICSR_P36DICSRDCEO_MASK (0x80UL)
#define SWITCH_P36DICSR_P36DICSRDCEO_SHIFT (7UL)
#define SWITCH_P36DICSR_P36DICSRDCER_MASK (0x40UL)
#define SWITCH_P36DICSR_P36DICSRDCER_SHIFT (6UL)
#define SWITCH_P36DICSR_P36DICSRDIEO_MASK (0x20UL)
#define SWITCH_P36DICSR_P36DICSRDIEO_SHIFT (5UL)
#define SWITCH_P36DICSR_P36DICSRDIER_MASK (0x10UL)
#define SWITCH_P36DICSR_P36DICSRDIER_SHIFT (4UL)
#define SWITCH_P36DICSR_P36DICSRDICSP_MASK (0xfUL)
#define SWITCH_P36DICSR_P36DICSRDICSP_SHIFT (0UL)




typedef uint32_t SWITCH_P36DIPS_TYPE;
#define SWITCH_P36DIPS_PAGE_36_DOS_INTR_PORT_STS_RESERVED_MASK (0xfffffe00UL)
#define SWITCH_P36DIPS_PAGE_36_DOS_INTR_PORT_STS_RESERVED_SHIFT (9UL)
#define SWITCH_P36DIPS_P36DIPSDIPS_MASK (0x1ffUL)
#define SWITCH_P36DIPS_P36DIPSDIPS_SHIFT (0UL)




typedef uint8_t SWITCH_P37VC_TYPE;
#define SWITCH_P37VC_PAGE_37_VLANHOP_CTRL_RESERVED_MASK (0xfcU)
#define SWITCH_P37VC_PAGE_37_VLANHOP_CTRL_RESERVED_SHIFT (2U)
#define SWITCH_P37VC_PAGE_37_VLANHOP_CTRL_VLAN_HOP_ACT_MASK (0x2U)
#define SWITCH_P37VC_PAGE_37_VLANHOP_CTRL_VLAN_HOP_ACT_SHIFT (1U)
#define SWITCH_P37VC_PAGE_37_VLANHOP_CTRL_VLAN_HOP_DET_EN_MASK (0x1U)
#define SWITCH_P37VC_PAGE_37_VLANHOP_CTRL_VLAN_HOP_DET_EN_SHIFT (0U)




typedef uint32_t SWITCH_P40JPM_TYPE;
#define SWITCH_P40JPM_PAGE_40_JUMBO_PORT_MASK_RESERVED_1_MASK (0xfe000000UL)
#define SWITCH_P40JPM_PAGE_40_JUMBO_PORT_MASK_RESERVED_1_SHIFT (25UL)
#define SWITCH_P40JPM_PAGE_40_JUMBO_PORT_MASK_EN_10_100_JUMBO_MASK (0x1000000UL)
#define SWITCH_P40JPM_PAGE_40_JUMBO_PORT_MASK_EN_10_100_JUMBO_SHIFT (24UL)
#define SWITCH_P40JPM_PAGE_40_JUMBO_PORT_MASK_RESERVED_0_MASK (0xfffe00UL)
#define SWITCH_P40JPM_PAGE_40_JUMBO_PORT_MASK_RESERVED_0_SHIFT (9UL)
#define SWITCH_P40JPM_PAGE_40_JUMBO_PORT_MASK_JUMBO_FM_PORT_MASK_MASK (0x1ffUL)
#define SWITCH_P40JPM_PAGE_40_JUMBO_PORT_MASK_JUMBO_FM_PORT_MASK_SHIFT (0UL)




typedef uint16_t SWITCH_P40MGFMS_TYPE;
#define SWITCH_P40MGFMS_PAGE_40_MIB_GD_FM_MAX_SIZE_RESERVED_MASK (0xc000U)
#define SWITCH_P40MGFMS_PAGE_40_MIB_GD_FM_MAX_SIZE_RESERVED_SHIFT (14U)
#define SWITCH_P40MGFMS_PAGE_40_MIB_GD_FM_MAX_SIZE_MAX_SIZE_MASK (0x3fffU)
#define SWITCH_P40MGFMS_PAGE_40_MIB_GD_FM_MAX_SIZE_MAX_SIZE_SHIFT (0U)




typedef uint32_t SWITCH_P40JCRS0_TYPE;
#define SWITCH_P40JCRS0_P40JCRS0JCRS0_MASK (0xffffffffUL)
#define SWITCH_P40JCRS0_P40JCRS0JCRS0_SHIFT (0UL)




typedef uint32_t SWITCH_P40JCRS1_TYPE;
#define SWITCH_P40JCRS1_P40JCRS1JCRS1_MASK (0xffffffffUL)
#define SWITCH_P40JCRS1_P40JCRS1JCRS1_SHIFT (0UL)




typedef uint32_t SWITCH_P41CIC_TYPE;
#define SWITCH_P41CIC_PAGE_41_COMM_IRC_CON_RESERVED_2_MASK (0xfffc0000UL)
#define SWITCH_P41CIC_PAGE_41_COMM_IRC_CON_RESERVED_2_SHIFT (18UL)
#define SWITCH_P41CIC_PAGE_41_COMM_IRC_CON_RATE_TYPE1_MASK (0x20000UL)
#define SWITCH_P41CIC_PAGE_41_COMM_IRC_CON_RATE_TYPE1_SHIFT (17UL)
#define SWITCH_P41CIC_PAGE_41_COMM_IRC_CON_RESERVED_1_MASK (0x1fe00UL)
#define SWITCH_P41CIC_PAGE_41_COMM_IRC_CON_RESERVED_1_SHIFT (9UL)
#define SWITCH_P41CIC_PAGE_41_COMM_IRC_CON_RATE_TYPE0_MASK (0x100UL)
#define SWITCH_P41CIC_PAGE_41_COMM_IRC_CON_RATE_TYPE0_SHIFT (8UL)
#define SWITCH_P41CIC_PAGE_41_COMM_IRC_CON_IRC_CFP_BUG_FIX_DIS_MASK (0x80UL)
#define SWITCH_P41CIC_PAGE_41_COMM_IRC_CON_IRC_CFP_BUG_FIX_DIS_SHIFT (7UL)
#define SWITCH_P41CIC_P41CICICBFRD_MASK (0x40UL)
#define SWITCH_P41CIC_P41CICICBFRD_SHIFT (6UL)
#define SWITCH_P41CIC_PAGE_41_COMM_IRC_CON_RESERVED_0_MASK (0x3fUL)
#define SWITCH_P41CIC_PAGE_41_COMM_IRC_CON_RESERVED_0_SHIFT (0UL)




typedef uint16_t SWITCH_P41IVZT_TYPE;
#define SWITCH_P41IVZT_P41IVZTIVZT_MASK (0xffffU)
#define SWITCH_P41IVZT_P41IVZTIVZT_SHIFT (0U)




typedef uint16_t SWITCH_P41IAT_TYPE;
#define SWITCH_P41IAT_PAGE_41_IRC_ALARM_THD_IRC_ALARM_THD_MASK (0xffffU)
#define SWITCH_P41IAT_PAGE_41_IRC_ALARM_THD_IRC_ALARM_THD_SHIFT (0U)




typedef uint32_t SWITCH_P41BSRP0_TYPE;
#define SWITCH_P41BSRP0_PAGE_41_BC_SUP_RATECTRL_P0_RESERVED_1_MASK (0x80000000UL)
#define SWITCH_P41BSRP0_PAGE_41_BC_SUP_RATECTRL_P0_RESERVED_1_SHIFT (31UL)
#define SWITCH_P41BSRP0_PAGE_41_BC_SUP_RATECTRL_P0_BUCKET_MODE1_MASK (0x40000000UL)
#define SWITCH_P41BSRP0_PAGE_41_BC_SUP_RATECTRL_P0_BUCKET_MODE1_SHIFT (30UL)
#define SWITCH_P41BSRP0_PAGE_41_BC_SUP_RATECTRL_P0_BUCKET_MODE0_MASK (0x20000000UL)
#define SWITCH_P41BSRP0_PAGE_41_BC_SUP_RATECTRL_P0_BUCKET_MODE0_SHIFT (29UL)
#define SWITCH_P41BSRP0_PAGE_41_BC_SUP_RATECTRL_P0_RESERVED_0_MASK (0x1f000000UL)
#define SWITCH_P41BSRP0_PAGE_41_BC_SUP_RATECTRL_P0_RESERVED_0_SHIFT (24UL)
#define SWITCH_P41BSRP0_PAGE_41_BC_SUP_RATECTRL_P0_EN_BUCKET1_MASK (0x800000UL)
#define SWITCH_P41BSRP0_PAGE_41_BC_SUP_RATECTRL_P0_EN_BUCKET1_SHIFT (23UL)
#define SWITCH_P41BSRP0_PAGE_41_BC_SUP_RATECTRL_P0_EN_BUCKET0_MASK (0x400000UL)
#define SWITCH_P41BSRP0_PAGE_41_BC_SUP_RATECTRL_P0_EN_BUCKET0_SHIFT (22UL)
#define SWITCH_P41BSRP0_PAGE_41_BC_SUP_RATECTRL_P0_BUCKET1_SIZE_MASK (0x380000UL)
#define SWITCH_P41BSRP0_PAGE_41_BC_SUP_RATECTRL_P0_BUCKET1_SIZE_SHIFT (19UL)
#define SWITCH_P41BSRP0_P41BSRP0B1RC_MASK (0x7f800UL)
#define SWITCH_P41BSRP0_P41BSRP0B1RC_SHIFT (11UL)
#define SWITCH_P41BSRP0_PAGE_41_BC_SUP_RATECTRL_P0_BUCKET0_SIZE_MASK (0x700UL)
#define SWITCH_P41BSRP0_PAGE_41_BC_SUP_RATECTRL_P0_BUCKET0_SIZE_SHIFT (8UL)
#define SWITCH_P41BSRP0_P41BSRP0B0RC_MASK (0xffUL)
#define SWITCH_P41BSRP0_P41BSRP0B0RC_SHIFT (0UL)




typedef uint32_t SWITCH_P41BSRP1_TYPE;
#define SWITCH_P41BSRP1_PAGE_41_BC_SUP_RATECTRL_P1_RESERVED_1_MASK (0x80000000UL)
#define SWITCH_P41BSRP1_PAGE_41_BC_SUP_RATECTRL_P1_RESERVED_1_SHIFT (31UL)
#define SWITCH_P41BSRP1_PAGE_41_BC_SUP_RATECTRL_P1_BUCKET_MODE1_MASK (0x40000000UL)
#define SWITCH_P41BSRP1_PAGE_41_BC_SUP_RATECTRL_P1_BUCKET_MODE1_SHIFT (30UL)
#define SWITCH_P41BSRP1_PAGE_41_BC_SUP_RATECTRL_P1_BUCKET_MODE0_MASK (0x20000000UL)
#define SWITCH_P41BSRP1_PAGE_41_BC_SUP_RATECTRL_P1_BUCKET_MODE0_SHIFT (29UL)
#define SWITCH_P41BSRP1_PAGE_41_BC_SUP_RATECTRL_P1_RESERVED_0_MASK (0x1f000000UL)
#define SWITCH_P41BSRP1_PAGE_41_BC_SUP_RATECTRL_P1_RESERVED_0_SHIFT (24UL)
#define SWITCH_P41BSRP1_PAGE_41_BC_SUP_RATECTRL_P1_EN_BUCKET1_MASK (0x800000UL)
#define SWITCH_P41BSRP1_PAGE_41_BC_SUP_RATECTRL_P1_EN_BUCKET1_SHIFT (23UL)
#define SWITCH_P41BSRP1_PAGE_41_BC_SUP_RATECTRL_P1_EN_BUCKET0_MASK (0x400000UL)
#define SWITCH_P41BSRP1_PAGE_41_BC_SUP_RATECTRL_P1_EN_BUCKET0_SHIFT (22UL)
#define SWITCH_P41BSRP1_PAGE_41_BC_SUP_RATECTRL_P1_BUCKET1_SIZE_MASK (0x380000UL)
#define SWITCH_P41BSRP1_PAGE_41_BC_SUP_RATECTRL_P1_BUCKET1_SIZE_SHIFT (19UL)
#define SWITCH_P41BSRP1_P41BSRP1B1RC_MASK (0x7f800UL)
#define SWITCH_P41BSRP1_P41BSRP1B1RC_SHIFT (11UL)
#define SWITCH_P41BSRP1_PAGE_41_BC_SUP_RATECTRL_P1_BUCKET0_SIZE_MASK (0x700UL)
#define SWITCH_P41BSRP1_PAGE_41_BC_SUP_RATECTRL_P1_BUCKET0_SIZE_SHIFT (8UL)
#define SWITCH_P41BSRP1_P41BSRP1B0RC_MASK (0xffUL)
#define SWITCH_P41BSRP1_P41BSRP1B0RC_SHIFT (0UL)




typedef uint32_t SWITCH_P41BSRP2_TYPE;
#define SWITCH_P41BSRP2_PAGE_41_BC_SUP_RATECTRL_P2_RESERVED_1_MASK (0x80000000UL)
#define SWITCH_P41BSRP2_PAGE_41_BC_SUP_RATECTRL_P2_RESERVED_1_SHIFT (31UL)
#define SWITCH_P41BSRP2_PAGE_41_BC_SUP_RATECTRL_P2_BUCKET_MODE1_MASK (0x40000000UL)
#define SWITCH_P41BSRP2_PAGE_41_BC_SUP_RATECTRL_P2_BUCKET_MODE1_SHIFT (30UL)
#define SWITCH_P41BSRP2_PAGE_41_BC_SUP_RATECTRL_P2_BUCKET_MODE0_MASK (0x20000000UL)
#define SWITCH_P41BSRP2_PAGE_41_BC_SUP_RATECTRL_P2_BUCKET_MODE0_SHIFT (29UL)
#define SWITCH_P41BSRP2_PAGE_41_BC_SUP_RATECTRL_P2_RESERVED_0_MASK (0x1f000000UL)
#define SWITCH_P41BSRP2_PAGE_41_BC_SUP_RATECTRL_P2_RESERVED_0_SHIFT (24UL)
#define SWITCH_P41BSRP2_PAGE_41_BC_SUP_RATECTRL_P2_EN_BUCKET1_MASK (0x800000UL)
#define SWITCH_P41BSRP2_PAGE_41_BC_SUP_RATECTRL_P2_EN_BUCKET1_SHIFT (23UL)
#define SWITCH_P41BSRP2_PAGE_41_BC_SUP_RATECTRL_P2_EN_BUCKET0_MASK (0x400000UL)
#define SWITCH_P41BSRP2_PAGE_41_BC_SUP_RATECTRL_P2_EN_BUCKET0_SHIFT (22UL)
#define SWITCH_P41BSRP2_PAGE_41_BC_SUP_RATECTRL_P2_BUCKET1_SIZE_MASK (0x380000UL)
#define SWITCH_P41BSRP2_PAGE_41_BC_SUP_RATECTRL_P2_BUCKET1_SIZE_SHIFT (19UL)
#define SWITCH_P41BSRP2_P41BSRP2B1RC_MASK (0x7f800UL)
#define SWITCH_P41BSRP2_P41BSRP2B1RC_SHIFT (11UL)
#define SWITCH_P41BSRP2_PAGE_41_BC_SUP_RATECTRL_P2_BUCKET0_SIZE_MASK (0x700UL)
#define SWITCH_P41BSRP2_PAGE_41_BC_SUP_RATECTRL_P2_BUCKET0_SIZE_SHIFT (8UL)
#define SWITCH_P41BSRP2_P41BSRP2B0RC_MASK (0xffUL)
#define SWITCH_P41BSRP2_P41BSRP2B0RC_SHIFT (0UL)




typedef uint32_t SWITCH_P41BSRP3_TYPE;
#define SWITCH_P41BSRP3_PAGE_41_BC_SUP_RATECTRL_P3_RESERVED_1_MASK (0x80000000UL)
#define SWITCH_P41BSRP3_PAGE_41_BC_SUP_RATECTRL_P3_RESERVED_1_SHIFT (31UL)
#define SWITCH_P41BSRP3_PAGE_41_BC_SUP_RATECTRL_P3_BUCKET_MODE1_MASK (0x40000000UL)
#define SWITCH_P41BSRP3_PAGE_41_BC_SUP_RATECTRL_P3_BUCKET_MODE1_SHIFT (30UL)
#define SWITCH_P41BSRP3_PAGE_41_BC_SUP_RATECTRL_P3_BUCKET_MODE0_MASK (0x20000000UL)
#define SWITCH_P41BSRP3_PAGE_41_BC_SUP_RATECTRL_P3_BUCKET_MODE0_SHIFT (29UL)
#define SWITCH_P41BSRP3_PAGE_41_BC_SUP_RATECTRL_P3_RESERVED_0_MASK (0x1f000000UL)
#define SWITCH_P41BSRP3_PAGE_41_BC_SUP_RATECTRL_P3_RESERVED_0_SHIFT (24UL)
#define SWITCH_P41BSRP3_PAGE_41_BC_SUP_RATECTRL_P3_EN_BUCKET1_MASK (0x800000UL)
#define SWITCH_P41BSRP3_PAGE_41_BC_SUP_RATECTRL_P3_EN_BUCKET1_SHIFT (23UL)
#define SWITCH_P41BSRP3_PAGE_41_BC_SUP_RATECTRL_P3_EN_BUCKET0_MASK (0x400000UL)
#define SWITCH_P41BSRP3_PAGE_41_BC_SUP_RATECTRL_P3_EN_BUCKET0_SHIFT (22UL)
#define SWITCH_P41BSRP3_PAGE_41_BC_SUP_RATECTRL_P3_BUCKET1_SIZE_MASK (0x380000UL)
#define SWITCH_P41BSRP3_PAGE_41_BC_SUP_RATECTRL_P3_BUCKET1_SIZE_SHIFT (19UL)
#define SWITCH_P41BSRP3_P41BSRP3B1RC_MASK (0x7f800UL)
#define SWITCH_P41BSRP3_P41BSRP3B1RC_SHIFT (11UL)
#define SWITCH_P41BSRP3_PAGE_41_BC_SUP_RATECTRL_P3_BUCKET0_SIZE_MASK (0x700UL)
#define SWITCH_P41BSRP3_PAGE_41_BC_SUP_RATECTRL_P3_BUCKET0_SIZE_SHIFT (8UL)
#define SWITCH_P41BSRP3_P41BSRP3B0RC_MASK (0xffUL)
#define SWITCH_P41BSRP3_P41BSRP3B0RC_SHIFT (0UL)




typedef uint32_t SWITCH_P41BSRP4_TYPE;
#define SWITCH_P41BSRP4_PAGE_41_BC_SUP_RATECTRL_P4_RESERVED_1_MASK (0x80000000UL)
#define SWITCH_P41BSRP4_PAGE_41_BC_SUP_RATECTRL_P4_RESERVED_1_SHIFT (31UL)
#define SWITCH_P41BSRP4_PAGE_41_BC_SUP_RATECTRL_P4_BUCKET_MODE1_MASK (0x40000000UL)
#define SWITCH_P41BSRP4_PAGE_41_BC_SUP_RATECTRL_P4_BUCKET_MODE1_SHIFT (30UL)
#define SWITCH_P41BSRP4_PAGE_41_BC_SUP_RATECTRL_P4_BUCKET_MODE0_MASK (0x20000000UL)
#define SWITCH_P41BSRP4_PAGE_41_BC_SUP_RATECTRL_P4_BUCKET_MODE0_SHIFT (29UL)
#define SWITCH_P41BSRP4_PAGE_41_BC_SUP_RATECTRL_P4_RESERVED_0_MASK (0x1f000000UL)
#define SWITCH_P41BSRP4_PAGE_41_BC_SUP_RATECTRL_P4_RESERVED_0_SHIFT (24UL)
#define SWITCH_P41BSRP4_PAGE_41_BC_SUP_RATECTRL_P4_EN_BUCKET1_MASK (0x800000UL)
#define SWITCH_P41BSRP4_PAGE_41_BC_SUP_RATECTRL_P4_EN_BUCKET1_SHIFT (23UL)
#define SWITCH_P41BSRP4_PAGE_41_BC_SUP_RATECTRL_P4_EN_BUCKET0_MASK (0x400000UL)
#define SWITCH_P41BSRP4_PAGE_41_BC_SUP_RATECTRL_P4_EN_BUCKET0_SHIFT (22UL)
#define SWITCH_P41BSRP4_PAGE_41_BC_SUP_RATECTRL_P4_BUCKET1_SIZE_MASK (0x380000UL)
#define SWITCH_P41BSRP4_PAGE_41_BC_SUP_RATECTRL_P4_BUCKET1_SIZE_SHIFT (19UL)
#define SWITCH_P41BSRP4_P41BSRP4B1RC_MASK (0x7f800UL)
#define SWITCH_P41BSRP4_P41BSRP4B1RC_SHIFT (11UL)
#define SWITCH_P41BSRP4_PAGE_41_BC_SUP_RATECTRL_P4_BUCKET0_SIZE_MASK (0x700UL)
#define SWITCH_P41BSRP4_PAGE_41_BC_SUP_RATECTRL_P4_BUCKET0_SIZE_SHIFT (8UL)
#define SWITCH_P41BSRP4_P41BSRP4B0RC_MASK (0xffUL)
#define SWITCH_P41BSRP4_P41BSRP4B0RC_SHIFT (0UL)




typedef uint32_t SWITCH_P41BSRP5_TYPE;
#define SWITCH_P41BSRP5_PAGE_41_BC_SUP_RATECTRL_P5_RESERVED_1_MASK (0x80000000UL)
#define SWITCH_P41BSRP5_PAGE_41_BC_SUP_RATECTRL_P5_RESERVED_1_SHIFT (31UL)
#define SWITCH_P41BSRP5_PAGE_41_BC_SUP_RATECTRL_P5_BUCKET_MODE1_MASK (0x40000000UL)
#define SWITCH_P41BSRP5_PAGE_41_BC_SUP_RATECTRL_P5_BUCKET_MODE1_SHIFT (30UL)
#define SWITCH_P41BSRP5_PAGE_41_BC_SUP_RATECTRL_P5_BUCKET_MODE0_MASK (0x20000000UL)
#define SWITCH_P41BSRP5_PAGE_41_BC_SUP_RATECTRL_P5_BUCKET_MODE0_SHIFT (29UL)
#define SWITCH_P41BSRP5_PAGE_41_BC_SUP_RATECTRL_P5_RESERVED_0_MASK (0x1f000000UL)
#define SWITCH_P41BSRP5_PAGE_41_BC_SUP_RATECTRL_P5_RESERVED_0_SHIFT (24UL)
#define SWITCH_P41BSRP5_PAGE_41_BC_SUP_RATECTRL_P5_EN_BUCKET1_MASK (0x800000UL)
#define SWITCH_P41BSRP5_PAGE_41_BC_SUP_RATECTRL_P5_EN_BUCKET1_SHIFT (23UL)
#define SWITCH_P41BSRP5_PAGE_41_BC_SUP_RATECTRL_P5_EN_BUCKET0_MASK (0x400000UL)
#define SWITCH_P41BSRP5_PAGE_41_BC_SUP_RATECTRL_P5_EN_BUCKET0_SHIFT (22UL)
#define SWITCH_P41BSRP5_PAGE_41_BC_SUP_RATECTRL_P5_BUCKET1_SIZE_MASK (0x380000UL)
#define SWITCH_P41BSRP5_PAGE_41_BC_SUP_RATECTRL_P5_BUCKET1_SIZE_SHIFT (19UL)
#define SWITCH_P41BSRP5_P41BSRP5B1RC_MASK (0x7f800UL)
#define SWITCH_P41BSRP5_P41BSRP5B1RC_SHIFT (11UL)
#define SWITCH_P41BSRP5_PAGE_41_BC_SUP_RATECTRL_P5_BUCKET0_SIZE_MASK (0x700UL)
#define SWITCH_P41BSRP5_PAGE_41_BC_SUP_RATECTRL_P5_BUCKET0_SIZE_SHIFT (8UL)
#define SWITCH_P41BSRP5_P41BSRP5B0RC_MASK (0xffUL)
#define SWITCH_P41BSRP5_P41BSRP5B0RC_SHIFT (0UL)




typedef uint32_t SWITCH_P41BSRP6_TYPE;
#define SWITCH_P41BSRP6_PAGE_41_BC_SUP_RATECTRL_P6_RESERVED_1_MASK (0x80000000UL)
#define SWITCH_P41BSRP6_PAGE_41_BC_SUP_RATECTRL_P6_RESERVED_1_SHIFT (31UL)
#define SWITCH_P41BSRP6_PAGE_41_BC_SUP_RATECTRL_P6_BUCKET_MODE1_MASK (0x40000000UL)
#define SWITCH_P41BSRP6_PAGE_41_BC_SUP_RATECTRL_P6_BUCKET_MODE1_SHIFT (30UL)
#define SWITCH_P41BSRP6_PAGE_41_BC_SUP_RATECTRL_P6_BUCKET_MODE0_MASK (0x20000000UL)
#define SWITCH_P41BSRP6_PAGE_41_BC_SUP_RATECTRL_P6_BUCKET_MODE0_SHIFT (29UL)
#define SWITCH_P41BSRP6_PAGE_41_BC_SUP_RATECTRL_P6_RESERVED_0_MASK (0x1f000000UL)
#define SWITCH_P41BSRP6_PAGE_41_BC_SUP_RATECTRL_P6_RESERVED_0_SHIFT (24UL)
#define SWITCH_P41BSRP6_PAGE_41_BC_SUP_RATECTRL_P6_EN_BUCKET1_MASK (0x800000UL)
#define SWITCH_P41BSRP6_PAGE_41_BC_SUP_RATECTRL_P6_EN_BUCKET1_SHIFT (23UL)
#define SWITCH_P41BSRP6_PAGE_41_BC_SUP_RATECTRL_P6_EN_BUCKET0_MASK (0x400000UL)
#define SWITCH_P41BSRP6_PAGE_41_BC_SUP_RATECTRL_P6_EN_BUCKET0_SHIFT (22UL)
#define SWITCH_P41BSRP6_PAGE_41_BC_SUP_RATECTRL_P6_BUCKET1_SIZE_MASK (0x380000UL)
#define SWITCH_P41BSRP6_PAGE_41_BC_SUP_RATECTRL_P6_BUCKET1_SIZE_SHIFT (19UL)
#define SWITCH_P41BSRP6_P41BSRP6B1RC_MASK (0x7f800UL)
#define SWITCH_P41BSRP6_P41BSRP6B1RC_SHIFT (11UL)
#define SWITCH_P41BSRP6_PAGE_41_BC_SUP_RATECTRL_P6_BUCKET0_SIZE_MASK (0x700UL)
#define SWITCH_P41BSRP6_PAGE_41_BC_SUP_RATECTRL_P6_BUCKET0_SIZE_SHIFT (8UL)
#define SWITCH_P41BSRP6_P41BSRP6B0RC_MASK (0xffUL)
#define SWITCH_P41BSRP6_P41BSRP6B0RC_SHIFT (0UL)




typedef uint32_t SWITCH_P41BSRP7_TYPE;
#define SWITCH_P41BSRP7_PAGE_41_BC_SUP_RATECTRL_P7_RESERVED_1_MASK (0x80000000UL)
#define SWITCH_P41BSRP7_PAGE_41_BC_SUP_RATECTRL_P7_RESERVED_1_SHIFT (31UL)
#define SWITCH_P41BSRP7_PAGE_41_BC_SUP_RATECTRL_P7_BUCKET_MODE1_MASK (0x40000000UL)
#define SWITCH_P41BSRP7_PAGE_41_BC_SUP_RATECTRL_P7_BUCKET_MODE1_SHIFT (30UL)
#define SWITCH_P41BSRP7_PAGE_41_BC_SUP_RATECTRL_P7_BUCKET_MODE0_MASK (0x20000000UL)
#define SWITCH_P41BSRP7_PAGE_41_BC_SUP_RATECTRL_P7_BUCKET_MODE0_SHIFT (29UL)
#define SWITCH_P41BSRP7_PAGE_41_BC_SUP_RATECTRL_P7_RESERVED_0_MASK (0x1f000000UL)
#define SWITCH_P41BSRP7_PAGE_41_BC_SUP_RATECTRL_P7_RESERVED_0_SHIFT (24UL)
#define SWITCH_P41BSRP7_PAGE_41_BC_SUP_RATECTRL_P7_EN_BUCKET1_MASK (0x800000UL)
#define SWITCH_P41BSRP7_PAGE_41_BC_SUP_RATECTRL_P7_EN_BUCKET1_SHIFT (23UL)
#define SWITCH_P41BSRP7_PAGE_41_BC_SUP_RATECTRL_P7_EN_BUCKET0_MASK (0x400000UL)
#define SWITCH_P41BSRP7_PAGE_41_BC_SUP_RATECTRL_P7_EN_BUCKET0_SHIFT (22UL)
#define SWITCH_P41BSRP7_PAGE_41_BC_SUP_RATECTRL_P7_BUCKET1_SIZE_MASK (0x380000UL)
#define SWITCH_P41BSRP7_PAGE_41_BC_SUP_RATECTRL_P7_BUCKET1_SIZE_SHIFT (19UL)
#define SWITCH_P41BSRP7_P41BSRP7B1RC_MASK (0x7f800UL)
#define SWITCH_P41BSRP7_P41BSRP7B1RC_SHIFT (11UL)
#define SWITCH_P41BSRP7_PAGE_41_BC_SUP_RATECTRL_P7_BUCKET0_SIZE_MASK (0x700UL)
#define SWITCH_P41BSRP7_PAGE_41_BC_SUP_RATECTRL_P7_BUCKET0_SIZE_SHIFT (8UL)
#define SWITCH_P41BSRP7_P41BSRP7B0RC_MASK (0xffUL)
#define SWITCH_P41BSRP7_P41BSRP7B0RC_SHIFT (0UL)




typedef uint32_t SWITCH_P41BSRI_TYPE;
#define SWITCH_P41BSRI_PAGE_41_BC_SUP_RATECTRL_IMP_RESERVED_1_MASK (0x80000000UL)
#define SWITCH_P41BSRI_PAGE_41_BC_SUP_RATECTRL_IMP_RESERVED_1_SHIFT (31UL)
#define SWITCH_P41BSRI_PAGE_41_BC_SUP_RATECTRL_IMP_BUCKET_MODE1_MASK (0x40000000UL)
#define SWITCH_P41BSRI_PAGE_41_BC_SUP_RATECTRL_IMP_BUCKET_MODE1_SHIFT (30UL)
#define SWITCH_P41BSRI_PAGE_41_BC_SUP_RATECTRL_IMP_BUCKET_MODE0_MASK (0x20000000UL)
#define SWITCH_P41BSRI_PAGE_41_BC_SUP_RATECTRL_IMP_BUCKET_MODE0_SHIFT (29UL)
#define SWITCH_P41BSRI_PAGE_41_BC_SUP_RATECTRL_IMP_RESERVED_0_MASK (0x1f000000UL)
#define SWITCH_P41BSRI_PAGE_41_BC_SUP_RATECTRL_IMP_RESERVED_0_SHIFT (24UL)
#define SWITCH_P41BSRI_PAGE_41_BC_SUP_RATECTRL_IMP_EN_BUCKET1_MASK (0x800000UL)
#define SWITCH_P41BSRI_PAGE_41_BC_SUP_RATECTRL_IMP_EN_BUCKET1_SHIFT (23UL)
#define SWITCH_P41BSRI_PAGE_41_BC_SUP_RATECTRL_IMP_EN_BUCKET0_MASK (0x400000UL)
#define SWITCH_P41BSRI_PAGE_41_BC_SUP_RATECTRL_IMP_EN_BUCKET0_SHIFT (22UL)
#define SWITCH_P41BSRI_PAGE_41_BC_SUP_RATECTRL_IMP_BUCKET1_SIZE_MASK (0x380000UL)
#define SWITCH_P41BSRI_PAGE_41_BC_SUP_RATECTRL_IMP_BUCKET1_SIZE_SHIFT (19UL)
#define SWITCH_P41BSRI_P41BSRIB1RC_MASK (0x7f800UL)
#define SWITCH_P41BSRI_P41BSRIB1RC_SHIFT (11UL)
#define SWITCH_P41BSRI_PAGE_41_BC_SUP_RATECTRL_IMP_BUCKET0_SIZE_MASK (0x700UL)
#define SWITCH_P41BSRI_PAGE_41_BC_SUP_RATECTRL_IMP_BUCKET0_SIZE_SHIFT (8UL)
#define SWITCH_P41BSRI_P41BSRIB0RC_MASK (0xffUL)
#define SWITCH_P41BSRI_P41BSRIB0RC_SHIFT (0UL)




typedef uint16_t SWITCH_P41BSR1P0_TYPE;
#define SWITCH_P41BSR1P0_PAGE_41_BC_SUP_RATECTRL_1_P0_IFG_BYTES1_MASK (0x8000U)
#define SWITCH_P41BSR1P0_PAGE_41_BC_SUP_RATECTRL_1_P0_IFG_BYTES1_SHIFT (15U)
#define SWITCH_P41BSR1P0_PAGE_41_BC_SUP_RATECTRL_1_P0_PKT_MSK1_MASK (0x7f00U)
#define SWITCH_P41BSR1P0_PAGE_41_BC_SUP_RATECTRL_1_P0_PKT_MSK1_SHIFT (8U)
#define SWITCH_P41BSR1P0_PAGE_41_BC_SUP_RATECTRL_1_P0_IFG_BYTES0_MASK (0x80U)
#define SWITCH_P41BSR1P0_PAGE_41_BC_SUP_RATECTRL_1_P0_IFG_BYTES0_SHIFT (7U)
#define SWITCH_P41BSR1P0_PAGE_41_BC_SUP_RATECTRL_1_P0_PKT_MSK0_MASK (0x7fU)
#define SWITCH_P41BSR1P0_PAGE_41_BC_SUP_RATECTRL_1_P0_PKT_MSK0_SHIFT (0U)




typedef uint16_t SWITCH_P41BSR1P1_TYPE;
#define SWITCH_P41BSR1P1_PAGE_41_BC_SUP_RATECTRL_1_P1_IFG_BYTES1_MASK (0x8000U)
#define SWITCH_P41BSR1P1_PAGE_41_BC_SUP_RATECTRL_1_P1_IFG_BYTES1_SHIFT (15U)
#define SWITCH_P41BSR1P1_PAGE_41_BC_SUP_RATECTRL_1_P1_PKT_MSK1_MASK (0x7f00U)
#define SWITCH_P41BSR1P1_PAGE_41_BC_SUP_RATECTRL_1_P1_PKT_MSK1_SHIFT (8U)
#define SWITCH_P41BSR1P1_PAGE_41_BC_SUP_RATECTRL_1_P1_IFG_BYTES0_MASK (0x80U)
#define SWITCH_P41BSR1P1_PAGE_41_BC_SUP_RATECTRL_1_P1_IFG_BYTES0_SHIFT (7U)
#define SWITCH_P41BSR1P1_PAGE_41_BC_SUP_RATECTRL_1_P1_PKT_MSK0_MASK (0x7fU)
#define SWITCH_P41BSR1P1_PAGE_41_BC_SUP_RATECTRL_1_P1_PKT_MSK0_SHIFT (0U)




typedef uint16_t SWITCH_P41BSR1P2_TYPE;
#define SWITCH_P41BSR1P2_PAGE_41_BC_SUP_RATECTRL_1_P2_IFG_BYTES1_MASK (0x8000U)
#define SWITCH_P41BSR1P2_PAGE_41_BC_SUP_RATECTRL_1_P2_IFG_BYTES1_SHIFT (15U)
#define SWITCH_P41BSR1P2_PAGE_41_BC_SUP_RATECTRL_1_P2_PKT_MSK1_MASK (0x7f00U)
#define SWITCH_P41BSR1P2_PAGE_41_BC_SUP_RATECTRL_1_P2_PKT_MSK1_SHIFT (8U)
#define SWITCH_P41BSR1P2_PAGE_41_BC_SUP_RATECTRL_1_P2_IFG_BYTES0_MASK (0x80U)
#define SWITCH_P41BSR1P2_PAGE_41_BC_SUP_RATECTRL_1_P2_IFG_BYTES0_SHIFT (7U)
#define SWITCH_P41BSR1P2_PAGE_41_BC_SUP_RATECTRL_1_P2_PKT_MSK0_MASK (0x7fU)
#define SWITCH_P41BSR1P2_PAGE_41_BC_SUP_RATECTRL_1_P2_PKT_MSK0_SHIFT (0U)




typedef uint16_t SWITCH_P41BSR1P3_TYPE;
#define SWITCH_P41BSR1P3_PAGE_41_BC_SUP_RATECTRL_1_P3_IFG_BYTES1_MASK (0x8000U)
#define SWITCH_P41BSR1P3_PAGE_41_BC_SUP_RATECTRL_1_P3_IFG_BYTES1_SHIFT (15U)
#define SWITCH_P41BSR1P3_PAGE_41_BC_SUP_RATECTRL_1_P3_PKT_MSK1_MASK (0x7f00U)
#define SWITCH_P41BSR1P3_PAGE_41_BC_SUP_RATECTRL_1_P3_PKT_MSK1_SHIFT (8U)
#define SWITCH_P41BSR1P3_PAGE_41_BC_SUP_RATECTRL_1_P3_IFG_BYTES0_MASK (0x80U)
#define SWITCH_P41BSR1P3_PAGE_41_BC_SUP_RATECTRL_1_P3_IFG_BYTES0_SHIFT (7U)
#define SWITCH_P41BSR1P3_PAGE_41_BC_SUP_RATECTRL_1_P3_PKT_MSK0_MASK (0x7fU)
#define SWITCH_P41BSR1P3_PAGE_41_BC_SUP_RATECTRL_1_P3_PKT_MSK0_SHIFT (0U)




typedef uint16_t SWITCH_P41BSR1P4_TYPE;
#define SWITCH_P41BSR1P4_PAGE_41_BC_SUP_RATECTRL_1_P4_IFG_BYTES1_MASK (0x8000U)
#define SWITCH_P41BSR1P4_PAGE_41_BC_SUP_RATECTRL_1_P4_IFG_BYTES1_SHIFT (15U)
#define SWITCH_P41BSR1P4_PAGE_41_BC_SUP_RATECTRL_1_P4_PKT_MSK1_MASK (0x7f00U)
#define SWITCH_P41BSR1P4_PAGE_41_BC_SUP_RATECTRL_1_P4_PKT_MSK1_SHIFT (8U)
#define SWITCH_P41BSR1P4_PAGE_41_BC_SUP_RATECTRL_1_P4_IFG_BYTES0_MASK (0x80U)
#define SWITCH_P41BSR1P4_PAGE_41_BC_SUP_RATECTRL_1_P4_IFG_BYTES0_SHIFT (7U)
#define SWITCH_P41BSR1P4_PAGE_41_BC_SUP_RATECTRL_1_P4_PKT_MSK0_MASK (0x7fU)
#define SWITCH_P41BSR1P4_PAGE_41_BC_SUP_RATECTRL_1_P4_PKT_MSK0_SHIFT (0U)




typedef uint16_t SWITCH_P41BSR1P5_TYPE;
#define SWITCH_P41BSR1P5_PAGE_41_BC_SUP_RATECTRL_1_P5_IFG_BYTES1_MASK (0x8000U)
#define SWITCH_P41BSR1P5_PAGE_41_BC_SUP_RATECTRL_1_P5_IFG_BYTES1_SHIFT (15U)
#define SWITCH_P41BSR1P5_PAGE_41_BC_SUP_RATECTRL_1_P5_PKT_MSK1_MASK (0x7f00U)
#define SWITCH_P41BSR1P5_PAGE_41_BC_SUP_RATECTRL_1_P5_PKT_MSK1_SHIFT (8U)
#define SWITCH_P41BSR1P5_PAGE_41_BC_SUP_RATECTRL_1_P5_IFG_BYTES0_MASK (0x80U)
#define SWITCH_P41BSR1P5_PAGE_41_BC_SUP_RATECTRL_1_P5_IFG_BYTES0_SHIFT (7U)
#define SWITCH_P41BSR1P5_PAGE_41_BC_SUP_RATECTRL_1_P5_PKT_MSK0_MASK (0x7fU)
#define SWITCH_P41BSR1P5_PAGE_41_BC_SUP_RATECTRL_1_P5_PKT_MSK0_SHIFT (0U)




typedef uint16_t SWITCH_P41BSR1P6_TYPE;
#define SWITCH_P41BSR1P6_PAGE_41_BC_SUP_RATECTRL_1_P6_IFG_BYTES1_MASK (0x8000U)
#define SWITCH_P41BSR1P6_PAGE_41_BC_SUP_RATECTRL_1_P6_IFG_BYTES1_SHIFT (15U)
#define SWITCH_P41BSR1P6_PAGE_41_BC_SUP_RATECTRL_1_P6_PKT_MSK1_MASK (0x7f00U)
#define SWITCH_P41BSR1P6_PAGE_41_BC_SUP_RATECTRL_1_P6_PKT_MSK1_SHIFT (8U)
#define SWITCH_P41BSR1P6_PAGE_41_BC_SUP_RATECTRL_1_P6_IFG_BYTES0_MASK (0x80U)
#define SWITCH_P41BSR1P6_PAGE_41_BC_SUP_RATECTRL_1_P6_IFG_BYTES0_SHIFT (7U)
#define SWITCH_P41BSR1P6_PAGE_41_BC_SUP_RATECTRL_1_P6_PKT_MSK0_MASK (0x7fU)
#define SWITCH_P41BSR1P6_PAGE_41_BC_SUP_RATECTRL_1_P6_PKT_MSK0_SHIFT (0U)




typedef uint16_t SWITCH_P41BSR1P7_TYPE;
#define SWITCH_P41BSR1P7_PAGE_41_BC_SUP_RATECTRL_1_P7_IFG_BYTES1_MASK (0x8000U)
#define SWITCH_P41BSR1P7_PAGE_41_BC_SUP_RATECTRL_1_P7_IFG_BYTES1_SHIFT (15U)
#define SWITCH_P41BSR1P7_PAGE_41_BC_SUP_RATECTRL_1_P7_PKT_MSK1_MASK (0x7f00U)
#define SWITCH_P41BSR1P7_PAGE_41_BC_SUP_RATECTRL_1_P7_PKT_MSK1_SHIFT (8U)
#define SWITCH_P41BSR1P7_PAGE_41_BC_SUP_RATECTRL_1_P7_IFG_BYTES0_MASK (0x80U)
#define SWITCH_P41BSR1P7_PAGE_41_BC_SUP_RATECTRL_1_P7_IFG_BYTES0_SHIFT (7U)
#define SWITCH_P41BSR1P7_PAGE_41_BC_SUP_RATECTRL_1_P7_PKT_MSK0_MASK (0x7fU)
#define SWITCH_P41BSR1P7_PAGE_41_BC_SUP_RATECTRL_1_P7_PKT_MSK0_SHIFT (0U)




typedef uint16_t SWITCH_P41BSR1I_TYPE;
#define SWITCH_P41BSR1I_PAGE_41_BC_SUP_RATECTRL_1_IMP_IFG_BYTES1_MASK (0x8000U)
#define SWITCH_P41BSR1I_PAGE_41_BC_SUP_RATECTRL_1_IMP_IFG_BYTES1_SHIFT (15U)
#define SWITCH_P41BSR1I_PAGE_41_BC_SUP_RATECTRL_1_IMP_PKT_MSK1_MASK (0x7f00U)
#define SWITCH_P41BSR1I_PAGE_41_BC_SUP_RATECTRL_1_IMP_PKT_MSK1_SHIFT (8U)
#define SWITCH_P41BSR1I_PAGE_41_BC_SUP_RATECTRL_1_IMP_IFG_BYTES0_MASK (0x80U)
#define SWITCH_P41BSR1I_PAGE_41_BC_SUP_RATECTRL_1_IMP_IFG_BYTES0_SHIFT (7U)
#define SWITCH_P41BSR1I_PAGE_41_BC_SUP_RATECTRL_1_IMP_PKT_MSK0_MASK (0x7fU)
#define SWITCH_P41BSR1I_PAGE_41_BC_SUP_RATECTRL_1_IMP_PKT_MSK0_SHIFT (0U)




typedef uint32_t SWITCH_P41BSPCP0_TYPE;
#define SWITCH_P41BSPCP0_P41BSPCP0PDC_MASK (0xffffffffUL)
#define SWITCH_P41BSPCP0_P41BSPCP0PDC_SHIFT (0UL)




typedef uint32_t SWITCH_P41BSPCP1_TYPE;
#define SWITCH_P41BSPCP1_P41BSPCP1PDC_MASK (0xffffffffUL)
#define SWITCH_P41BSPCP1_P41BSPCP1PDC_SHIFT (0UL)




typedef uint32_t SWITCH_P41BSPCP2_TYPE;
#define SWITCH_P41BSPCP2_P41BSPCP2PDC_MASK (0xffffffffUL)
#define SWITCH_P41BSPCP2_P41BSPCP2PDC_SHIFT (0UL)




typedef uint32_t SWITCH_P41BSPCP3_TYPE;
#define SWITCH_P41BSPCP3_P41BSPCP3PDC_MASK (0xffffffffUL)
#define SWITCH_P41BSPCP3_P41BSPCP3PDC_SHIFT (0UL)




typedef uint32_t SWITCH_P41BSPCP4_TYPE;
#define SWITCH_P41BSPCP4_P41BSPCP4PDC_MASK (0xffffffffUL)
#define SWITCH_P41BSPCP4_P41BSPCP4PDC_SHIFT (0UL)




typedef uint32_t SWITCH_P41BSPCP5_TYPE;
#define SWITCH_P41BSPCP5_P41BSPCP5PDC_MASK (0xffffffffUL)
#define SWITCH_P41BSPCP5_P41BSPCP5PDC_SHIFT (0UL)




typedef uint32_t SWITCH_P41BSPCP6_TYPE;
#define SWITCH_P41BSPCP6_P41BSPCP6PDC_MASK (0xffffffffUL)
#define SWITCH_P41BSPCP6_P41BSPCP6PDC_SHIFT (0UL)




typedef uint32_t SWITCH_P41BSPCP7_TYPE;
#define SWITCH_P41BSPCP7_P41BSPCP7PDC_MASK (0xffffffffUL)
#define SWITCH_P41BSPCP7_P41BSPCP7PDC_SHIFT (0UL)




typedef uint32_t SWITCH_P41BSPCI_TYPE;
#define SWITCH_P41BSPCI_P41BSPCIPDC_MASK (0xffffffffUL)
#define SWITCH_P41BSPCI_P41BSPCIPDC_SHIFT (0UL)




typedef uint32_t SWITCH_P41PACCR_TYPE;
#define SWITCH_P41PACCR_PAGE_41_PKT_ABORT_CNT_CTRL_REG_RESERVED_0_MASK (0xfe000000UL)
#define SWITCH_P41PACCR_PAGE_41_PKT_ABORT_CNT_CTRL_REG_RESERVED_0_SHIFT (25UL)
#define SWITCH_P41PACCR_PAGE_41_PKT_ABORT_CNT_CTRL_REG_CNT_CLR_MASK (0x1ff0000UL)
#define SWITCH_P41PACCR_PAGE_41_PKT_ABORT_CNT_CTRL_REG_CNT_CLR_SHIFT (16UL)
#define SWITCH_P41PACCR_PAGE_41_PKT_ABORT_CNT_CTRL_REG_RESERVED_1_MASK (0xfe00UL)
#define SWITCH_P41PACCR_PAGE_41_PKT_ABORT_CNT_CTRL_REG_RESERVED_1_SHIFT (9UL)
#define SWITCH_P41PACCR_PAGE_41_PKT_ABORT_CNT_CTRL_REG_CNT_START_MASK (0x1ffUL)
#define SWITCH_P41PACCR_PAGE_41_PKT_ABORT_CNT_CTRL_REG_CNT_START_SHIFT (0UL)




typedef uint32_t SWITCH_P41PACR0_TYPE;
#define SWITCH_P41PACR0_PAGE_41_PKT_ABORT_CNT_REG0_CNT_VAL_MASK (0xffffffffUL)
#define SWITCH_P41PACR0_PAGE_41_PKT_ABORT_CNT_REG0_CNT_VAL_SHIFT (0UL)




typedef uint32_t SWITCH_P41PACR1_TYPE;
#define SWITCH_P41PACR1_PAGE_41_PKT_ABORT_CNT_REG1_CNT_VAL_MASK (0xffffffffUL)
#define SWITCH_P41PACR1_PAGE_41_PKT_ABORT_CNT_REG1_CNT_VAL_SHIFT (0UL)




typedef uint32_t SWITCH_P41PACR2_TYPE;
#define SWITCH_P41PACR2_PAGE_41_PKT_ABORT_CNT_REG2_CNT_VAL_MASK (0xffffffffUL)
#define SWITCH_P41PACR2_PAGE_41_PKT_ABORT_CNT_REG2_CNT_VAL_SHIFT (0UL)




typedef uint32_t SWITCH_P41PACR3_TYPE;
#define SWITCH_P41PACR3_PAGE_41_PKT_ABORT_CNT_REG3_CNT_VAL_MASK (0xffffffffUL)
#define SWITCH_P41PACR3_PAGE_41_PKT_ABORT_CNT_REG3_CNT_VAL_SHIFT (0UL)




typedef uint32_t SWITCH_P41PACR4_TYPE;
#define SWITCH_P41PACR4_PAGE_41_PKT_ABORT_CNT_REG4_CNT_VAL_MASK (0xffffffffUL)
#define SWITCH_P41PACR4_PAGE_41_PKT_ABORT_CNT_REG4_CNT_VAL_SHIFT (0UL)




typedef uint32_t SWITCH_P41PACR5_TYPE;
#define SWITCH_P41PACR5_PAGE_41_PKT_ABORT_CNT_REG5_CNT_VAL_MASK (0xffffffffUL)
#define SWITCH_P41PACR5_PAGE_41_PKT_ABORT_CNT_REG5_CNT_VAL_SHIFT (0UL)




typedef uint32_t SWITCH_P41PACR6_TYPE;
#define SWITCH_P41PACR6_PAGE_41_PKT_ABORT_CNT_REG6_CNT_VAL_MASK (0xffffffffUL)
#define SWITCH_P41PACR6_PAGE_41_PKT_ABORT_CNT_REG6_CNT_VAL_SHIFT (0UL)




typedef uint32_t SWITCH_P41PACR7_TYPE;
#define SWITCH_P41PACR7_PAGE_41_PKT_ABORT_CNT_REG7_CNT_VAL_MASK (0xffffffffUL)
#define SWITCH_P41PACR7_PAGE_41_PKT_ABORT_CNT_REG7_CNT_VAL_SHIFT (0UL)




typedef uint32_t SWITCH_P41PACR8_TYPE;
#define SWITCH_P41PACR8_PAGE_41_PKT_ABORT_CNT_REG8_CNT_VAL_MASK (0xffffffffUL)
#define SWITCH_P41PACR8_PAGE_41_PKT_ABORT_CNT_REG8_CNT_VAL_SHIFT (0UL)




typedef uint32_t SWITCH_P41BSRS0_TYPE;
#define SWITCH_P41BSRS0_P41BSRS0BSRS0_MASK (0xffffffffUL)
#define SWITCH_P41BSRS0_P41BSRS0BSRS0_SHIFT (0UL)




typedef uint32_t SWITCH_P41BSRS1_TYPE;
#define SWITCH_P41BSRS1_P41BSRS1BSRS1_MASK (0xffffffffUL)
#define SWITCH_P41BSRS1_P41BSRS1BSRS1_SHIFT (0UL)




typedef uint8_t SWITCH_PAGE_42_EAP_GLO_CON_TYPE;
#define SWITCH_PAGE_42_EAP_GLO_CON_RESERVED_0_MASK (0x80U)
#define SWITCH_PAGE_42_EAP_GLO_CON_RESERVED_0_SHIFT (7U)
#define SWITCH_PAGE_42_EAP_GLO_CON_EN_RARP_MASK (0x40U)
#define SWITCH_PAGE_42_EAP_GLO_CON_EN_RARP_SHIFT (6U)
#define SWITCH_PAGE_42_EAP_GLO_CON_EN_BPDU_MASK (0x20U)
#define SWITCH_PAGE_42_EAP_GLO_CON_EN_BPDU_SHIFT (5U)
#define SWITCH_PAGE_42_EAP_GLO_CON_EN_RMC_MASK (0x10U)
#define SWITCH_PAGE_42_EAP_GLO_CON_EN_RMC_SHIFT (4U)
#define SWITCH_PAGE_42_EAP_GLO_CON_EN_DHCP_MASK (0x8U)
#define SWITCH_PAGE_42_EAP_GLO_CON_EN_DHCP_SHIFT (3U)
#define SWITCH_PAGE_42_EAP_GLO_CON_EN_ARP_MASK (0x4U)
#define SWITCH_PAGE_42_EAP_GLO_CON_EN_ARP_SHIFT (2U)
#define SWITCH_PAGE_42_EAP_GLO_CON_EN_2_DIP_MASK (0x2U)
#define SWITCH_PAGE_42_EAP_GLO_CON_EN_2_DIP_SHIFT (1U)
#define SWITCH_PAGE_42_EAP_GLO_CON_RESERVED_MASK (0x1U)
#define SWITCH_PAGE_42_EAP_GLO_CON_RESERVED_SHIFT (0U)




typedef uint8_t SWITCH_P42EMAC_TYPE;
#define SWITCH_P42EMAC_PAGE_42_EAP_MULTI_ADDR_CTRL_EN_SPF2_MASK (0x80U)
#define SWITCH_P42EMAC_PAGE_42_EAP_MULTI_ADDR_CTRL_EN_SPF2_SHIFT (7U)
#define SWITCH_P42EMAC_PAGE_42_EAP_MULTI_ADDR_CTRL_EN_SPF1_MASK (0x40U)
#define SWITCH_P42EMAC_PAGE_42_EAP_MULTI_ADDR_CTRL_EN_SPF1_SHIFT (6U)
#define SWITCH_P42EMAC_PAGE_42_EAP_MULTI_ADDR_CTRL_EN_MPORT5_MASK (0x20U)
#define SWITCH_P42EMAC_PAGE_42_EAP_MULTI_ADDR_CTRL_EN_MPORT5_SHIFT (5U)
#define SWITCH_P42EMAC_PAGE_42_EAP_MULTI_ADDR_CTRL_EN_MPORT4_MASK (0x10U)
#define SWITCH_P42EMAC_PAGE_42_EAP_MULTI_ADDR_CTRL_EN_MPORT4_SHIFT (4U)
#define SWITCH_P42EMAC_PAGE_42_EAP_MULTI_ADDR_CTRL_EN_MPORT3_MASK (0x8U)
#define SWITCH_P42EMAC_PAGE_42_EAP_MULTI_ADDR_CTRL_EN_MPORT3_SHIFT (3U)
#define SWITCH_P42EMAC_PAGE_42_EAP_MULTI_ADDR_CTRL_EN_MPORT2_MASK (0x4U)
#define SWITCH_P42EMAC_PAGE_42_EAP_MULTI_ADDR_CTRL_EN_MPORT2_SHIFT (2U)
#define SWITCH_P42EMAC_PAGE_42_EAP_MULTI_ADDR_CTRL_EN_MPORT1_MASK (0x2U)
#define SWITCH_P42EMAC_PAGE_42_EAP_MULTI_ADDR_CTRL_EN_MPORT1_SHIFT (1U)
#define SWITCH_P42EMAC_PAGE_42_EAP_MULTI_ADDR_CTRL_EN_MPORT0_MASK (0x1U)
#define SWITCH_P42EMAC_PAGE_42_EAP_MULTI_ADDR_CTRL_EN_MPORT0_SHIFT (0U)




typedef uint64_t SWITCH_PAGE_42_EAP_DIP0_TYPE;
#define SWITCH_PAGE_42_EAP_DIP0_DIP_SUB_REG_MASK (0xffffffff00000000ULL)
#define SWITCH_PAGE_42_EAP_DIP0_DIP_SUB_REG_SHIFT (32ULL)
#define SWITCH_PAGE_42_EAP_DIP0_DIP_MASK_REG_MASK (0xffffffffULL)
#define SWITCH_PAGE_42_EAP_DIP0_DIP_MASK_REG_SHIFT (0ULL)




typedef uint64_t SWITCH_PAGE_42_EAP_DIP1_TYPE;
#define SWITCH_PAGE_42_EAP_DIP1_DIP_SUB_REG_MASK (0xffffffff00000000ULL)
#define SWITCH_PAGE_42_EAP_DIP1_DIP_SUB_REG_SHIFT (32ULL)
#define SWITCH_PAGE_42_EAP_DIP1_DIP_MASK_REG_MASK (0xffffffffULL)
#define SWITCH_PAGE_42_EAP_DIP1_DIP_MASK_REG_SHIFT (0ULL)




typedef uint64_t SWITCH_P42PECP0_TYPE;
#define SWITCH_P42PECP0_PAGE_42_PORT_EAP_CON_P0_RESERVED_MASK (0xffe0000000000000ULL)
#define SWITCH_P42PECP0_PAGE_42_PORT_EAP_CON_P0_RESERVED_SHIFT (53ULL)
#define SWITCH_P42PECP0_PAGE_42_PORT_EAP_CON_P0_EAP_MODE_MASK (0x18000000000000ULL)
#define SWITCH_P42PECP0_PAGE_42_PORT_EAP_CON_P0_EAP_MODE_SHIFT (51ULL)
#define SWITCH_P42PECP0_PAGE_42_PORT_EAP_CON_P0_EAP_BLK_MODE_MASK (0x6000000000000ULL)
#define SWITCH_P42PECP0_PAGE_42_PORT_EAP_CON_P0_EAP_BLK_MODE_SHIFT (49ULL)
#define SWITCH_P42PECP0_PAGE_42_PORT_EAP_CON_P0_EAP_EN_UNI_DA_MASK (0x1000000000000ULL)
#define SWITCH_P42PECP0_PAGE_42_PORT_EAP_CON_P0_EAP_EN_UNI_DA_SHIFT (48ULL)
#define SWITCH_P42PECP0_PAGE_42_PORT_EAP_CON_P0_EAP_UNI_DA_MASK (0xffffffffffffULL)
#define SWITCH_P42PECP0_PAGE_42_PORT_EAP_CON_P0_EAP_UNI_DA_SHIFT (0ULL)




typedef uint32_t SWITCH_P42I8021RS0_TYPE;
#define SWITCH_P42I8021RS0_P42I8021RS0I8021RS0_MASK (0xffffffffUL)
#define SWITCH_P42I8021RS0_P42I8021RS0I8021RS0_SHIFT (0UL)




typedef uint32_t SWITCH_P42I8021RS1_TYPE;
#define SWITCH_P42I8021RS1_P42I8021RS1I8021RS1_MASK (0xffffffffUL)
#define SWITCH_P42I8021RS1_P42I8021RS1I8021RS1_SHIFT (0UL)




typedef uint8_t SWITCH_PAGE_43_MST_CON_TYPE;
#define SWITCH_PAGE_43_MST_CON_RESERVED_MASK (0xfeU)
#define SWITCH_PAGE_43_MST_CON_RESERVED_SHIFT (1U)
#define SWITCH_PAGE_43_MST_CON_EN_802_1S_MASK (0x1U)
#define SWITCH_PAGE_43_MST_CON_EN_802_1S_SHIFT (0U)




typedef uint32_t SWITCH_PAGE_43_MST_AGE_TYPE;
#define SWITCH_PAGE_43_MST_AGE_PRESERVED_MASK (0xffffff00UL)
#define SWITCH_PAGE_43_MST_AGE_PRESERVED_SHIFT (8UL)
#define SWITCH_PAGE_43_MST_AGE_PEN_PRT_MASK (0xffUL)
#define SWITCH_PAGE_43_MST_AGE_PEN_PRT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_43_MST_TAB0_TYPE;
#define SWITCH_PAGE_43_MST_TAB0_TAB_RSRV_MASK (0xf8000000UL)
#define SWITCH_PAGE_43_MST_TAB0_TAB_RSRV_SHIFT (27UL)
#define SWITCH_PAGE_43_MST_TAB0_RESERVED_1_MASK (0x7000000UL)
#define SWITCH_PAGE_43_MST_TAB0_RESERVED_1_SHIFT (24UL)
#define SWITCH_PAGE_43_MST_TAB0_SPT_STA7_MASK (0xe00000UL)
#define SWITCH_PAGE_43_MST_TAB0_SPT_STA7_SHIFT (21UL)
#define SWITCH_PAGE_43_MST_TAB0_SPT_STA6_MASK (0x1c0000UL)
#define SWITCH_PAGE_43_MST_TAB0_SPT_STA6_SHIFT (18UL)
#define SWITCH_PAGE_43_MST_TAB0_SPT_STA5_MASK (0x38000UL)
#define SWITCH_PAGE_43_MST_TAB0_SPT_STA5_SHIFT (15UL)
#define SWITCH_PAGE_43_MST_TAB0_SPT_STA4_MASK (0x7000UL)
#define SWITCH_PAGE_43_MST_TAB0_SPT_STA4_SHIFT (12UL)
#define SWITCH_PAGE_43_MST_TAB0_SPT_STA3_MASK (0xe00UL)
#define SWITCH_PAGE_43_MST_TAB0_SPT_STA3_SHIFT (9UL)
#define SWITCH_PAGE_43_MST_TAB0_SPT_STA2_MASK (0x1c0UL)
#define SWITCH_PAGE_43_MST_TAB0_SPT_STA2_SHIFT (6UL)
#define SWITCH_PAGE_43_MST_TAB0_SPT_STA1_MASK (0x38UL)
#define SWITCH_PAGE_43_MST_TAB0_SPT_STA1_SHIFT (3UL)
#define SWITCH_PAGE_43_MST_TAB0_SPT_STA0_MASK (0x7UL)
#define SWITCH_PAGE_43_MST_TAB0_SPT_STA0_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_43_MST_TAB1_TYPE;
#define SWITCH_PAGE_43_MST_TAB1_TAB_RSRV_MASK (0xf8000000UL)
#define SWITCH_PAGE_43_MST_TAB1_TAB_RSRV_SHIFT (27UL)
#define SWITCH_PAGE_43_MST_TAB1_RESERVED_1_MASK (0x7000000UL)
#define SWITCH_PAGE_43_MST_TAB1_RESERVED_1_SHIFT (24UL)
#define SWITCH_PAGE_43_MST_TAB1_SPT_STA7_MASK (0xe00000UL)
#define SWITCH_PAGE_43_MST_TAB1_SPT_STA7_SHIFT (21UL)
#define SWITCH_PAGE_43_MST_TAB1_SPT_STA6_MASK (0x1c0000UL)
#define SWITCH_PAGE_43_MST_TAB1_SPT_STA6_SHIFT (18UL)
#define SWITCH_PAGE_43_MST_TAB1_SPT_STA5_MASK (0x38000UL)
#define SWITCH_PAGE_43_MST_TAB1_SPT_STA5_SHIFT (15UL)
#define SWITCH_PAGE_43_MST_TAB1_SPT_STA4_MASK (0x7000UL)
#define SWITCH_PAGE_43_MST_TAB1_SPT_STA4_SHIFT (12UL)
#define SWITCH_PAGE_43_MST_TAB1_SPT_STA3_MASK (0xe00UL)
#define SWITCH_PAGE_43_MST_TAB1_SPT_STA3_SHIFT (9UL)
#define SWITCH_PAGE_43_MST_TAB1_SPT_STA2_MASK (0x1c0UL)
#define SWITCH_PAGE_43_MST_TAB1_SPT_STA2_SHIFT (6UL)
#define SWITCH_PAGE_43_MST_TAB1_SPT_STA1_MASK (0x38UL)
#define SWITCH_PAGE_43_MST_TAB1_SPT_STA1_SHIFT (3UL)
#define SWITCH_PAGE_43_MST_TAB1_SPT_STA0_MASK (0x7UL)
#define SWITCH_PAGE_43_MST_TAB1_SPT_STA0_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_43_MST_TAB2_TYPE;
#define SWITCH_PAGE_43_MST_TAB2_TAB_RSRV_MASK (0xf8000000UL)
#define SWITCH_PAGE_43_MST_TAB2_TAB_RSRV_SHIFT (27UL)
#define SWITCH_PAGE_43_MST_TAB2_RESERVED_1_MASK (0x7000000UL)
#define SWITCH_PAGE_43_MST_TAB2_RESERVED_1_SHIFT (24UL)
#define SWITCH_PAGE_43_MST_TAB2_SPT_STA7_MASK (0xe00000UL)
#define SWITCH_PAGE_43_MST_TAB2_SPT_STA7_SHIFT (21UL)
#define SWITCH_PAGE_43_MST_TAB2_SPT_STA6_MASK (0x1c0000UL)
#define SWITCH_PAGE_43_MST_TAB2_SPT_STA6_SHIFT (18UL)
#define SWITCH_PAGE_43_MST_TAB2_SPT_STA5_MASK (0x38000UL)
#define SWITCH_PAGE_43_MST_TAB2_SPT_STA5_SHIFT (15UL)
#define SWITCH_PAGE_43_MST_TAB2_SPT_STA4_MASK (0x7000UL)
#define SWITCH_PAGE_43_MST_TAB2_SPT_STA4_SHIFT (12UL)
#define SWITCH_PAGE_43_MST_TAB2_SPT_STA3_MASK (0xe00UL)
#define SWITCH_PAGE_43_MST_TAB2_SPT_STA3_SHIFT (9UL)
#define SWITCH_PAGE_43_MST_TAB2_SPT_STA2_MASK (0x1c0UL)
#define SWITCH_PAGE_43_MST_TAB2_SPT_STA2_SHIFT (6UL)
#define SWITCH_PAGE_43_MST_TAB2_SPT_STA1_MASK (0x38UL)
#define SWITCH_PAGE_43_MST_TAB2_SPT_STA1_SHIFT (3UL)
#define SWITCH_PAGE_43_MST_TAB2_SPT_STA0_MASK (0x7UL)
#define SWITCH_PAGE_43_MST_TAB2_SPT_STA0_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_43_MST_TAB3_TYPE;
#define SWITCH_PAGE_43_MST_TAB3_TAB_RSRV_MASK (0xf8000000UL)
#define SWITCH_PAGE_43_MST_TAB3_TAB_RSRV_SHIFT (27UL)
#define SWITCH_PAGE_43_MST_TAB3_RESERVED_1_MASK (0x7000000UL)
#define SWITCH_PAGE_43_MST_TAB3_RESERVED_1_SHIFT (24UL)
#define SWITCH_PAGE_43_MST_TAB3_SPT_STA7_MASK (0xe00000UL)
#define SWITCH_PAGE_43_MST_TAB3_SPT_STA7_SHIFT (21UL)
#define SWITCH_PAGE_43_MST_TAB3_SPT_STA6_MASK (0x1c0000UL)
#define SWITCH_PAGE_43_MST_TAB3_SPT_STA6_SHIFT (18UL)
#define SWITCH_PAGE_43_MST_TAB3_SPT_STA5_MASK (0x38000UL)
#define SWITCH_PAGE_43_MST_TAB3_SPT_STA5_SHIFT (15UL)
#define SWITCH_PAGE_43_MST_TAB3_SPT_STA4_MASK (0x7000UL)
#define SWITCH_PAGE_43_MST_TAB3_SPT_STA4_SHIFT (12UL)
#define SWITCH_PAGE_43_MST_TAB3_SPT_STA3_MASK (0xe00UL)
#define SWITCH_PAGE_43_MST_TAB3_SPT_STA3_SHIFT (9UL)
#define SWITCH_PAGE_43_MST_TAB3_SPT_STA2_MASK (0x1c0UL)
#define SWITCH_PAGE_43_MST_TAB3_SPT_STA2_SHIFT (6UL)
#define SWITCH_PAGE_43_MST_TAB3_SPT_STA1_MASK (0x38UL)
#define SWITCH_PAGE_43_MST_TAB3_SPT_STA1_SHIFT (3UL)
#define SWITCH_PAGE_43_MST_TAB3_SPT_STA0_MASK (0x7UL)
#define SWITCH_PAGE_43_MST_TAB3_SPT_STA0_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_43_MST_TAB4_TYPE;
#define SWITCH_PAGE_43_MST_TAB4_TAB_RSRV_MASK (0xf8000000UL)
#define SWITCH_PAGE_43_MST_TAB4_TAB_RSRV_SHIFT (27UL)
#define SWITCH_PAGE_43_MST_TAB4_RESERVED_1_MASK (0x7000000UL)
#define SWITCH_PAGE_43_MST_TAB4_RESERVED_1_SHIFT (24UL)
#define SWITCH_PAGE_43_MST_TAB4_SPT_STA7_MASK (0xe00000UL)
#define SWITCH_PAGE_43_MST_TAB4_SPT_STA7_SHIFT (21UL)
#define SWITCH_PAGE_43_MST_TAB4_SPT_STA6_MASK (0x1c0000UL)
#define SWITCH_PAGE_43_MST_TAB4_SPT_STA6_SHIFT (18UL)
#define SWITCH_PAGE_43_MST_TAB4_SPT_STA5_MASK (0x38000UL)
#define SWITCH_PAGE_43_MST_TAB4_SPT_STA5_SHIFT (15UL)
#define SWITCH_PAGE_43_MST_TAB4_SPT_STA4_MASK (0x7000UL)
#define SWITCH_PAGE_43_MST_TAB4_SPT_STA4_SHIFT (12UL)
#define SWITCH_PAGE_43_MST_TAB4_SPT_STA3_MASK (0xe00UL)
#define SWITCH_PAGE_43_MST_TAB4_SPT_STA3_SHIFT (9UL)
#define SWITCH_PAGE_43_MST_TAB4_SPT_STA2_MASK (0x1c0UL)
#define SWITCH_PAGE_43_MST_TAB4_SPT_STA2_SHIFT (6UL)
#define SWITCH_PAGE_43_MST_TAB4_SPT_STA1_MASK (0x38UL)
#define SWITCH_PAGE_43_MST_TAB4_SPT_STA1_SHIFT (3UL)
#define SWITCH_PAGE_43_MST_TAB4_SPT_STA0_MASK (0x7UL)
#define SWITCH_PAGE_43_MST_TAB4_SPT_STA0_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_43_MST_TAB5_TYPE;
#define SWITCH_PAGE_43_MST_TAB5_TAB_RSRV_MASK (0xf8000000UL)
#define SWITCH_PAGE_43_MST_TAB5_TAB_RSRV_SHIFT (27UL)
#define SWITCH_PAGE_43_MST_TAB5_RESERVED_1_MASK (0x7000000UL)
#define SWITCH_PAGE_43_MST_TAB5_RESERVED_1_SHIFT (24UL)
#define SWITCH_PAGE_43_MST_TAB5_SPT_STA7_MASK (0xe00000UL)
#define SWITCH_PAGE_43_MST_TAB5_SPT_STA7_SHIFT (21UL)
#define SWITCH_PAGE_43_MST_TAB5_SPT_STA6_MASK (0x1c0000UL)
#define SWITCH_PAGE_43_MST_TAB5_SPT_STA6_SHIFT (18UL)
#define SWITCH_PAGE_43_MST_TAB5_SPT_STA5_MASK (0x38000UL)
#define SWITCH_PAGE_43_MST_TAB5_SPT_STA5_SHIFT (15UL)
#define SWITCH_PAGE_43_MST_TAB5_SPT_STA4_MASK (0x7000UL)
#define SWITCH_PAGE_43_MST_TAB5_SPT_STA4_SHIFT (12UL)
#define SWITCH_PAGE_43_MST_TAB5_SPT_STA3_MASK (0xe00UL)
#define SWITCH_PAGE_43_MST_TAB5_SPT_STA3_SHIFT (9UL)
#define SWITCH_PAGE_43_MST_TAB5_SPT_STA2_MASK (0x1c0UL)
#define SWITCH_PAGE_43_MST_TAB5_SPT_STA2_SHIFT (6UL)
#define SWITCH_PAGE_43_MST_TAB5_SPT_STA1_MASK (0x38UL)
#define SWITCH_PAGE_43_MST_TAB5_SPT_STA1_SHIFT (3UL)
#define SWITCH_PAGE_43_MST_TAB5_SPT_STA0_MASK (0x7UL)
#define SWITCH_PAGE_43_MST_TAB5_SPT_STA0_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_43_MST_TAB6_TYPE;
#define SWITCH_PAGE_43_MST_TAB6_TAB_RSRV_MASK (0xf8000000UL)
#define SWITCH_PAGE_43_MST_TAB6_TAB_RSRV_SHIFT (27UL)
#define SWITCH_PAGE_43_MST_TAB6_RESERVED_1_MASK (0x7000000UL)
#define SWITCH_PAGE_43_MST_TAB6_RESERVED_1_SHIFT (24UL)
#define SWITCH_PAGE_43_MST_TAB6_SPT_STA7_MASK (0xe00000UL)
#define SWITCH_PAGE_43_MST_TAB6_SPT_STA7_SHIFT (21UL)
#define SWITCH_PAGE_43_MST_TAB6_SPT_STA6_MASK (0x1c0000UL)
#define SWITCH_PAGE_43_MST_TAB6_SPT_STA6_SHIFT (18UL)
#define SWITCH_PAGE_43_MST_TAB6_SPT_STA5_MASK (0x38000UL)
#define SWITCH_PAGE_43_MST_TAB6_SPT_STA5_SHIFT (15UL)
#define SWITCH_PAGE_43_MST_TAB6_SPT_STA4_MASK (0x7000UL)
#define SWITCH_PAGE_43_MST_TAB6_SPT_STA4_SHIFT (12UL)
#define SWITCH_PAGE_43_MST_TAB6_SPT_STA3_MASK (0xe00UL)
#define SWITCH_PAGE_43_MST_TAB6_SPT_STA3_SHIFT (9UL)
#define SWITCH_PAGE_43_MST_TAB6_SPT_STA2_MASK (0x1c0UL)
#define SWITCH_PAGE_43_MST_TAB6_SPT_STA2_SHIFT (6UL)
#define SWITCH_PAGE_43_MST_TAB6_SPT_STA1_MASK (0x38UL)
#define SWITCH_PAGE_43_MST_TAB6_SPT_STA1_SHIFT (3UL)
#define SWITCH_PAGE_43_MST_TAB6_SPT_STA0_MASK (0x7UL)
#define SWITCH_PAGE_43_MST_TAB6_SPT_STA0_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_43_MST_TAB7_TYPE;
#define SWITCH_PAGE_43_MST_TAB7_TAB_RSRV_MASK (0xf8000000UL)
#define SWITCH_PAGE_43_MST_TAB7_TAB_RSRV_SHIFT (27UL)
#define SWITCH_PAGE_43_MST_TAB7_RESERVED_1_MASK (0x7000000UL)
#define SWITCH_PAGE_43_MST_TAB7_RESERVED_1_SHIFT (24UL)
#define SWITCH_PAGE_43_MST_TAB7_SPT_STA7_MASK (0xe00000UL)
#define SWITCH_PAGE_43_MST_TAB7_SPT_STA7_SHIFT (21UL)
#define SWITCH_PAGE_43_MST_TAB7_SPT_STA6_MASK (0x1c0000UL)
#define SWITCH_PAGE_43_MST_TAB7_SPT_STA6_SHIFT (18UL)
#define SWITCH_PAGE_43_MST_TAB7_SPT_STA5_MASK (0x38000UL)
#define SWITCH_PAGE_43_MST_TAB7_SPT_STA5_SHIFT (15UL)
#define SWITCH_PAGE_43_MST_TAB7_SPT_STA4_MASK (0x7000UL)
#define SWITCH_PAGE_43_MST_TAB7_SPT_STA4_SHIFT (12UL)
#define SWITCH_PAGE_43_MST_TAB7_SPT_STA3_MASK (0xe00UL)
#define SWITCH_PAGE_43_MST_TAB7_SPT_STA3_SHIFT (9UL)
#define SWITCH_PAGE_43_MST_TAB7_SPT_STA2_MASK (0x1c0UL)
#define SWITCH_PAGE_43_MST_TAB7_SPT_STA2_SHIFT (6UL)
#define SWITCH_PAGE_43_MST_TAB7_SPT_STA1_MASK (0x38UL)
#define SWITCH_PAGE_43_MST_TAB7_SPT_STA1_SHIFT (3UL)
#define SWITCH_PAGE_43_MST_TAB7_SPT_STA0_MASK (0x7UL)
#define SWITCH_PAGE_43_MST_TAB7_SPT_STA0_SHIFT (0UL)




typedef uint16_t SWITCH_P43SMABC_TYPE;
#define SWITCH_P43SMABC_PAGE_43_SPT_MULTI_ADDR_BPS_CTRL_RESERVED_MASK (0xff00U)
#define SWITCH_P43SMABC_PAGE_43_SPT_MULTI_ADDR_BPS_CTRL_RESERVED_SHIFT (8U)
#define SWITCH_P43SMABC_P43SMABCES2BS_MASK (0x80U)
#define SWITCH_P43SMABC_P43SMABCES2BS_SHIFT (7U)
#define SWITCH_P43SMABC_P43SMABCES1BS_MASK (0x40U)
#define SWITCH_P43SMABC_P43SMABCES1BS_SHIFT (6U)
#define SWITCH_P43SMABC_P43SMABCEM5BS_MASK (0x20U)
#define SWITCH_P43SMABC_P43SMABCEM5BS_SHIFT (5U)
#define SWITCH_P43SMABC_P43SMABCEM4BS_MASK (0x10U)
#define SWITCH_P43SMABC_P43SMABCEM4BS_SHIFT (4U)
#define SWITCH_P43SMABC_P43SMABCEM3BS_MASK (0x8U)
#define SWITCH_P43SMABC_P43SMABCEM3BS_SHIFT (3U)
#define SWITCH_P43SMABC_P43SMABCEM2BS_MASK (0x4U)
#define SWITCH_P43SMABC_P43SMABCEM2BS_SHIFT (2U)
#define SWITCH_P43SMABC_P43SMABCEM1BS_MASK (0x2U)
#define SWITCH_P43SMABC_P43SMABCEM1BS_SHIFT (1U)
#define SWITCH_P43SMABC_P43SMABCEM0BS_MASK (0x1U)
#define SWITCH_P43SMABC_P43SMABCEM0BS_SHIFT (0U)




typedef uint32_t SWITCH_P43I8021RS0_TYPE;
#define SWITCH_P43I8021RS0_P43I8021RS0I8021RS0_MASK (0xffffffffUL)
#define SWITCH_P43I8021RS0_P43I8021RS0I8021RS0_SHIFT (0UL)




typedef uint32_t SWITCH_P43I8021RS1_TYPE;
#define SWITCH_P43I8021RS1_P43I8021RS1I8021RS1_MASK (0xffffffffUL)
#define SWITCH_P43I8021RS1_P43I8021RS1I8021RS1_SHIFT (0UL)




typedef uint16_t SWITCH_P45SLE_TYPE;
#define SWITCH_P45SLE_PAGE_45_SA_LIMIT_ENABLE_RESERVED_MASK (0xfe00U)
#define SWITCH_P45SLE_PAGE_45_SA_LIMIT_ENABLE_RESERVED_SHIFT (9U)
#define SWITCH_P45SLE_PAGE_45_SA_LIMIT_ENABLE_SA_LIMIT_EN_MASK (0x1ffU)
#define SWITCH_P45SLE_PAGE_45_SA_LIMIT_ENABLE_SA_LIMIT_EN_SHIFT (0U)




typedef uint16_t SWITCH_P45SLCR_TYPE;
#define SWITCH_P45SLCR_P45SLCRTSLCR_MASK (0x8000U)
#define SWITCH_P45SLCR_P45SLCRTSLCR_SHIFT (15U)
#define SWITCH_P45SLCR_PAGE_45_SA_LRN_CNTR_RST_RESERVED_MASK (0x7e00U)
#define SWITCH_P45SLCR_PAGE_45_SA_LRN_CNTR_RST_RESERVED_SHIFT (9U)
#define SWITCH_P45SLCR_P45SLCRPSLCR_MASK (0x1ffU)
#define SWITCH_P45SLCR_P45SLCRPSLCR_SHIFT (0U)




typedef uint16_t SWITCH_P45SOCR_TYPE;
#define SWITCH_P45SOCR_PAGE_45_SA_OVERLIMIT_CNTR_RST_RESERVED_MASK (0xfe00U)
#define SWITCH_P45SOCR_PAGE_45_SA_OVERLIMIT_CNTR_RST_RESERVED_SHIFT (9U)
#define SWITCH_P45SOCR_P45SOCRPSOLCR_MASK (0x1ffU)
#define SWITCH_P45SOCR_P45SOCRPSOLCR_SHIFT (0U)




typedef uint16_t SWITCH_P45TSLC_TYPE;
#define SWITCH_P45TSLC_PAGE_45_TOTAL_SA_LIMIT_CTL_RESERVED_MASK (0xe000U)
#define SWITCH_P45TSLC_PAGE_45_TOTAL_SA_LIMIT_CTL_RESERVED_SHIFT (13U)
#define SWITCH_P45TSLC_P45TSLCTSLCL_MASK (0x1fffU)
#define SWITCH_P45TSLC_P45TSLCTSLCL_SHIFT (0U)




typedef uint16_t SWITCH_P45P0SLC_TYPE;
#define SWITCH_P45P0SLC_P45P0SLCOLA_MASK (0xc000U)
#define SWITCH_P45P0SLC_P45P0SLCOLA_SHIFT (14U)
#define SWITCH_P45P0SLC_PAGE_45_PORT_0_SA_LIMIT_CTL_RESERVED_MASK (0x2000U)
#define SWITCH_P45P0SLC_PAGE_45_PORT_0_SA_LIMIT_CTL_RESERVED_SHIFT (13U)
#define SWITCH_P45P0SLC_P45P0SLCSLCL_MASK (0x1fffU)
#define SWITCH_P45P0SLC_P45P0SLCSLCL_SHIFT (0U)




typedef uint16_t SWITCH_P45TSLC1_TYPE;
#define SWITCH_P45TSLC1_PAGE_45_TOTAL_SA_LRN_CNTR_RESERVED_MASK (0xe000U)
#define SWITCH_P45TSLC1_PAGE_45_TOTAL_SA_LRN_CNTR_RESERVED_SHIFT (13U)
#define SWITCH_P45TSLC1_P45TSLCTSLCN_MASK (0x1fffU)
#define SWITCH_P45TSLC1_P45TSLCTSLCN_SHIFT (0U)




typedef uint16_t SWITCH_P45P0SLC1_TYPE;
#define SWITCH_P45P0SLC1_PAGE_45_PORT_0_SA_LRN_CNTR_RESERVED_MASK (0xe000U)
#define SWITCH_P45P0SLC1_PAGE_45_PORT_0_SA_LRN_CNTR_RESERVED_SHIFT (13U)
#define SWITCH_P45P0SLC1_PAGE_45_PORT_0_SA_LRN_CNTR_SA_LRN_CNT_NO_MASK (0x1fffU)
#define SWITCH_P45P0SLC1_PAGE_45_PORT_0_SA_LRN_CNTR_SA_LRN_CNT_NO_SHIFT (0U)




typedef uint32_t SWITCH_P45P0SOC_TYPE;
#define SWITCH_P45P0SOC_P45P0SOCSOLC_MASK (0xffffffffUL)
#define SWITCH_P45P0SOC_P45P0SOCSOLC_SHIFT (0UL)




typedef uint16_t SWITCH_P45SOLCR_TYPE;
#define SWITCH_P45SOLCR_P45SOLCRR_MASK (0xfff0U)
#define SWITCH_P45SOLCR_P45SOLCRR_SHIFT (4U)
#define SWITCH_P45SOLCR_P45SOLCRCRPI_MASK (0xfU)
#define SWITCH_P45SOLCR_P45SOLCRCRPI_SHIFT (0U)




typedef uint32_t SWITCH_P45MLRS0_TYPE;
#define SWITCH_P45MLRS0_P45MLRS0MLRS0_MASK (0xffffffffUL)
#define SWITCH_P45MLRS0_P45MLRS0MLRS0_SHIFT (0UL)




typedef uint32_t SWITCH_P45MLRS1_TYPE;
#define SWITCH_P45MLRS1_P45MLRS1MLRS1_MASK (0xffffffffUL)
#define SWITCH_P45MLRS1_P45MLRS1MLRS1_SHIFT (0UL)




typedef uint8_t SWITCH_P46P0QPC_TYPE;
#define SWITCH_P46P0QPC_P46P0QPCTESS_MASK (0x80U)
#define SWITCH_P46P0QPC_P46P0QPCTESS_SHIFT (7U)
#define SWITCH_P46P0QPC_PAGE_46_P0_QOS_PRI_CTL_RESERVED_MASK (0x40U)
#define SWITCH_P46P0QPC_PAGE_46_P0_QOS_PRI_CTL_RESERVED_SHIFT (6U)
#define SWITCH_P46P0QPC_P46P0QPCNCCD_MASK (0x20U)
#define SWITCH_P46P0QPC_P46P0QPCNCCD_SHIFT (5U)
#define SWITCH_P46P0QPC_P46P0QPCRBME_MASK (0x10U)
#define SWITCH_P46P0QPC_P46P0QPCRBME_SHIFT (4U)
#define SWITCH_P46P0QPC_PAGE_46_P0_QOS_PRI_CTL_WDRR_GRANULARITY_MASK (0x8U)
#define SWITCH_P46P0QPC_PAGE_46_P0_QOS_PRI_CTL_WDRR_GRANULARITY_SHIFT (3U)
#define SWITCH_P46P0QPC_PAGE_46_P0_QOS_PRI_CTL_SCHEDULER_SELECT_MASK (0x7U)
#define SWITCH_P46P0QPC_PAGE_46_P0_QOS_PRI_CTL_SCHEDULER_SELECT_SHIFT (0U)




typedef uint8_t SWITCH_P46P1QPC_TYPE;
#define SWITCH_P46P1QPC_P46P1QPCTESS_MASK (0x80U)
#define SWITCH_P46P1QPC_P46P1QPCTESS_SHIFT (7U)
#define SWITCH_P46P1QPC_PAGE_46_P1_QOS_PRI_CTL_RESERVED_MASK (0x40U)
#define SWITCH_P46P1QPC_PAGE_46_P1_QOS_PRI_CTL_RESERVED_SHIFT (6U)
#define SWITCH_P46P1QPC_P46P1QPCNCCD_MASK (0x20U)
#define SWITCH_P46P1QPC_P46P1QPCNCCD_SHIFT (5U)
#define SWITCH_P46P1QPC_P46P1QPCRBME_MASK (0x10U)
#define SWITCH_P46P1QPC_P46P1QPCRBME_SHIFT (4U)
#define SWITCH_P46P1QPC_PAGE_46_P1_QOS_PRI_CTL_WDRR_GRANULARITY_MASK (0x8U)
#define SWITCH_P46P1QPC_PAGE_46_P1_QOS_PRI_CTL_WDRR_GRANULARITY_SHIFT (3U)
#define SWITCH_P46P1QPC_PAGE_46_P1_QOS_PRI_CTL_SCHEDULER_SELECT_MASK (0x7U)
#define SWITCH_P46P1QPC_PAGE_46_P1_QOS_PRI_CTL_SCHEDULER_SELECT_SHIFT (0U)




typedef uint8_t SWITCH_P46P2QPC_TYPE;
#define SWITCH_P46P2QPC_P46P2QPCTESS_MASK (0x80U)
#define SWITCH_P46P2QPC_P46P2QPCTESS_SHIFT (7U)
#define SWITCH_P46P2QPC_PAGE_46_P2_QOS_PRI_CTL_RESERVED_MASK (0x40U)
#define SWITCH_P46P2QPC_PAGE_46_P2_QOS_PRI_CTL_RESERVED_SHIFT (6U)
#define SWITCH_P46P2QPC_P46P2QPCNCCD_MASK (0x20U)
#define SWITCH_P46P2QPC_P46P2QPCNCCD_SHIFT (5U)
#define SWITCH_P46P2QPC_P46P2QPCRBME_MASK (0x10U)
#define SWITCH_P46P2QPC_P46P2QPCRBME_SHIFT (4U)
#define SWITCH_P46P2QPC_PAGE_46_P2_QOS_PRI_CTL_WDRR_GRANULARITY_MASK (0x8U)
#define SWITCH_P46P2QPC_PAGE_46_P2_QOS_PRI_CTL_WDRR_GRANULARITY_SHIFT (3U)
#define SWITCH_P46P2QPC_PAGE_46_P2_QOS_PRI_CTL_SCHEDULER_SELECT_MASK (0x7U)
#define SWITCH_P46P2QPC_PAGE_46_P2_QOS_PRI_CTL_SCHEDULER_SELECT_SHIFT (0U)




typedef uint8_t SWITCH_P46P3QPC_TYPE;
#define SWITCH_P46P3QPC_P46P3QPCTESS_MASK (0x80U)
#define SWITCH_P46P3QPC_P46P3QPCTESS_SHIFT (7U)
#define SWITCH_P46P3QPC_PAGE_46_P3_QOS_PRI_CTL_RESERVED_MASK (0x40U)
#define SWITCH_P46P3QPC_PAGE_46_P3_QOS_PRI_CTL_RESERVED_SHIFT (6U)
#define SWITCH_P46P3QPC_P46P3QPCNCCD_MASK (0x20U)
#define SWITCH_P46P3QPC_P46P3QPCNCCD_SHIFT (5U)
#define SWITCH_P46P3QPC_P46P3QPCRBME_MASK (0x10U)
#define SWITCH_P46P3QPC_P46P3QPCRBME_SHIFT (4U)
#define SWITCH_P46P3QPC_PAGE_46_P3_QOS_PRI_CTL_WDRR_GRANULARITY_MASK (0x8U)
#define SWITCH_P46P3QPC_PAGE_46_P3_QOS_PRI_CTL_WDRR_GRANULARITY_SHIFT (3U)
#define SWITCH_P46P3QPC_PAGE_46_P3_QOS_PRI_CTL_SCHEDULER_SELECT_MASK (0x7U)
#define SWITCH_P46P3QPC_PAGE_46_P3_QOS_PRI_CTL_SCHEDULER_SELECT_SHIFT (0U)




typedef uint8_t SWITCH_P46P4QPC_TYPE;
#define SWITCH_P46P4QPC_P46P4QPCTESS_MASK (0x80U)
#define SWITCH_P46P4QPC_P46P4QPCTESS_SHIFT (7U)
#define SWITCH_P46P4QPC_PAGE_46_P4_QOS_PRI_CTL_RESERVED_MASK (0x40U)
#define SWITCH_P46P4QPC_PAGE_46_P4_QOS_PRI_CTL_RESERVED_SHIFT (6U)
#define SWITCH_P46P4QPC_P46P4QPCNCCD_MASK (0x20U)
#define SWITCH_P46P4QPC_P46P4QPCNCCD_SHIFT (5U)
#define SWITCH_P46P4QPC_P46P4QPCRBME_MASK (0x10U)
#define SWITCH_P46P4QPC_P46P4QPCRBME_SHIFT (4U)
#define SWITCH_P46P4QPC_PAGE_46_P4_QOS_PRI_CTL_WDRR_GRANULARITY_MASK (0x8U)
#define SWITCH_P46P4QPC_PAGE_46_P4_QOS_PRI_CTL_WDRR_GRANULARITY_SHIFT (3U)
#define SWITCH_P46P4QPC_PAGE_46_P4_QOS_PRI_CTL_SCHEDULER_SELECT_MASK (0x7U)
#define SWITCH_P46P4QPC_PAGE_46_P4_QOS_PRI_CTL_SCHEDULER_SELECT_SHIFT (0U)




typedef uint8_t SWITCH_P46P5QPC_TYPE;
#define SWITCH_P46P5QPC_P46P5QPCTESS_MASK (0x80U)
#define SWITCH_P46P5QPC_P46P5QPCTESS_SHIFT (7U)
#define SWITCH_P46P5QPC_PAGE_46_P5_QOS_PRI_CTL_RESERVED_MASK (0x40U)
#define SWITCH_P46P5QPC_PAGE_46_P5_QOS_PRI_CTL_RESERVED_SHIFT (6U)
#define SWITCH_P46P5QPC_P46P5QPCNCCD_MASK (0x20U)
#define SWITCH_P46P5QPC_P46P5QPCNCCD_SHIFT (5U)
#define SWITCH_P46P5QPC_P46P5QPCRBME_MASK (0x10U)
#define SWITCH_P46P5QPC_P46P5QPCRBME_SHIFT (4U)
#define SWITCH_P46P5QPC_PAGE_46_P5_QOS_PRI_CTL_WDRR_GRANULARITY_MASK (0x8U)
#define SWITCH_P46P5QPC_PAGE_46_P5_QOS_PRI_CTL_WDRR_GRANULARITY_SHIFT (3U)
#define SWITCH_P46P5QPC_PAGE_46_P5_QOS_PRI_CTL_SCHEDULER_SELECT_MASK (0x7U)
#define SWITCH_P46P5QPC_PAGE_46_P5_QOS_PRI_CTL_SCHEDULER_SELECT_SHIFT (0U)




typedef uint8_t SWITCH_P46P6QPC_TYPE;
#define SWITCH_P46P6QPC_P46P6QPCTESS_MASK (0x80U)
#define SWITCH_P46P6QPC_P46P6QPCTESS_SHIFT (7U)
#define SWITCH_P46P6QPC_PAGE_46_P6_QOS_PRI_CTL_RESERVED_MASK (0x40U)
#define SWITCH_P46P6QPC_PAGE_46_P6_QOS_PRI_CTL_RESERVED_SHIFT (6U)
#define SWITCH_P46P6QPC_P46P6QPCNCCD_MASK (0x20U)
#define SWITCH_P46P6QPC_P46P6QPCNCCD_SHIFT (5U)
#define SWITCH_P46P6QPC_P46P6QPCRBME_MASK (0x10U)
#define SWITCH_P46P6QPC_P46P6QPCRBME_SHIFT (4U)
#define SWITCH_P46P6QPC_PAGE_46_P6_QOS_PRI_CTL_WDRR_GRANULARITY_MASK (0x8U)
#define SWITCH_P46P6QPC_PAGE_46_P6_QOS_PRI_CTL_WDRR_GRANULARITY_SHIFT (3U)
#define SWITCH_P46P6QPC_PAGE_46_P6_QOS_PRI_CTL_SCHEDULER_SELECT_MASK (0x7U)
#define SWITCH_P46P6QPC_PAGE_46_P6_QOS_PRI_CTL_SCHEDULER_SELECT_SHIFT (0U)




typedef uint8_t SWITCH_P46P7QPC_TYPE;
#define SWITCH_P46P7QPC_P46P7QPCTESS_MASK (0x80U)
#define SWITCH_P46P7QPC_P46P7QPCTESS_SHIFT (7U)
#define SWITCH_P46P7QPC_PAGE_46_P7_QOS_PRI_CTL_RESERVED_MASK (0x40U)
#define SWITCH_P46P7QPC_PAGE_46_P7_QOS_PRI_CTL_RESERVED_SHIFT (6U)
#define SWITCH_P46P7QPC_P46P7QPCNCCD_MASK (0x20U)
#define SWITCH_P46P7QPC_P46P7QPCNCCD_SHIFT (5U)
#define SWITCH_P46P7QPC_P46P7QPCRBME_MASK (0x10U)
#define SWITCH_P46P7QPC_P46P7QPCRBME_SHIFT (4U)
#define SWITCH_P46P7QPC_PAGE_46_P7_QOS_PRI_CTL_WDRR_GRANULARITY_MASK (0x8U)
#define SWITCH_P46P7QPC_PAGE_46_P7_QOS_PRI_CTL_WDRR_GRANULARITY_SHIFT (3U)
#define SWITCH_P46P7QPC_PAGE_46_P7_QOS_PRI_CTL_SCHEDULER_SELECT_MASK (0x7U)
#define SWITCH_P46P7QPC_PAGE_46_P7_QOS_PRI_CTL_SCHEDULER_SELECT_SHIFT (0U)




typedef uint8_t SWITCH_P46IQPC_TYPE;
#define SWITCH_P46IQPC_P46IQPCTESS_MASK (0x80U)
#define SWITCH_P46IQPC_P46IQPCTESS_SHIFT (7U)
#define SWITCH_P46IQPC_PAGE_46_IMP_QOS_PRI_CTL_RESERVED_MASK (0x40U)
#define SWITCH_P46IQPC_PAGE_46_IMP_QOS_PRI_CTL_RESERVED_SHIFT (6U)
#define SWITCH_P46IQPC_P46IQPCNCCD_MASK (0x20U)
#define SWITCH_P46IQPC_P46IQPCNCCD_SHIFT (5U)
#define SWITCH_P46IQPC_P46IQPCRBME_MASK (0x10U)
#define SWITCH_P46IQPC_P46IQPCRBME_SHIFT (4U)
#define SWITCH_P46IQPC_PAGE_46_IMP_QOS_PRI_CTL_WDRR_GRANULARITY_MASK (0x8U)
#define SWITCH_P46IQPC_PAGE_46_IMP_QOS_PRI_CTL_WDRR_GRANULARITY_SHIFT (3U)
#define SWITCH_P46IQPC_PAGE_46_IMP_QOS_PRI_CTL_SCHEDULER_SELECT_MASK (0x7U)
#define SWITCH_P46IQPC_PAGE_46_IMP_QOS_PRI_CTL_SCHEDULER_SELECT_SHIFT (0U)




typedef uint64_t SWITCH_P46P0QW_TYPE;
#define SWITCH_P46P0QW_PAGE_46_P0_QOS_WEIGHT_Q7_WEIGHT_MASK (0xff00000000000000ULL)
#define SWITCH_P46P0QW_PAGE_46_P0_QOS_WEIGHT_Q7_WEIGHT_SHIFT (56ULL)
#define SWITCH_P46P0QW_PAGE_46_P0_QOS_WEIGHT_Q6_WEIGHT_MASK (0xff000000000000ULL)
#define SWITCH_P46P0QW_PAGE_46_P0_QOS_WEIGHT_Q6_WEIGHT_SHIFT (48ULL)
#define SWITCH_P46P0QW_PAGE_46_P0_QOS_WEIGHT_Q5_WEIGHT_MASK (0xff0000000000ULL)
#define SWITCH_P46P0QW_PAGE_46_P0_QOS_WEIGHT_Q5_WEIGHT_SHIFT (40ULL)
#define SWITCH_P46P0QW_PAGE_46_P0_QOS_WEIGHT_Q4_WEIGHT_MASK (0xff00000000ULL)
#define SWITCH_P46P0QW_PAGE_46_P0_QOS_WEIGHT_Q4_WEIGHT_SHIFT (32ULL)
#define SWITCH_P46P0QW_PAGE_46_P0_QOS_WEIGHT_Q3_WEIGHT_MASK (0xff000000ULL)
#define SWITCH_P46P0QW_PAGE_46_P0_QOS_WEIGHT_Q3_WEIGHT_SHIFT (24ULL)
#define SWITCH_P46P0QW_PAGE_46_P0_QOS_WEIGHT_Q2_WEIGHT_MASK (0xff0000ULL)
#define SWITCH_P46P0QW_PAGE_46_P0_QOS_WEIGHT_Q2_WEIGHT_SHIFT (16ULL)
#define SWITCH_P46P0QW_PAGE_46_P0_QOS_WEIGHT_Q1_WEIGHT_MASK (0xff00ULL)
#define SWITCH_P46P0QW_PAGE_46_P0_QOS_WEIGHT_Q1_WEIGHT_SHIFT (8ULL)
#define SWITCH_P46P0QW_PAGE_46_P0_QOS_WEIGHT_Q0_WEIGHT_MASK (0xffULL)
#define SWITCH_P46P0QW_PAGE_46_P0_QOS_WEIGHT_Q0_WEIGHT_SHIFT (0ULL)




typedef uint64_t SWITCH_P46P1QW_TYPE;
#define SWITCH_P46P1QW_PAGE_46_P1_QOS_WEIGHT_Q7_WEIGHT_MASK (0xff00000000000000ULL)
#define SWITCH_P46P1QW_PAGE_46_P1_QOS_WEIGHT_Q7_WEIGHT_SHIFT (56ULL)
#define SWITCH_P46P1QW_PAGE_46_P1_QOS_WEIGHT_Q6_WEIGHT_MASK (0xff000000000000ULL)
#define SWITCH_P46P1QW_PAGE_46_P1_QOS_WEIGHT_Q6_WEIGHT_SHIFT (48ULL)
#define SWITCH_P46P1QW_PAGE_46_P1_QOS_WEIGHT_Q5_WEIGHT_MASK (0xff0000000000ULL)
#define SWITCH_P46P1QW_PAGE_46_P1_QOS_WEIGHT_Q5_WEIGHT_SHIFT (40ULL)
#define SWITCH_P46P1QW_PAGE_46_P1_QOS_WEIGHT_Q4_WEIGHT_MASK (0xff00000000ULL)
#define SWITCH_P46P1QW_PAGE_46_P1_QOS_WEIGHT_Q4_WEIGHT_SHIFT (32ULL)
#define SWITCH_P46P1QW_PAGE_46_P1_QOS_WEIGHT_Q3_WEIGHT_MASK (0xff000000ULL)
#define SWITCH_P46P1QW_PAGE_46_P1_QOS_WEIGHT_Q3_WEIGHT_SHIFT (24ULL)
#define SWITCH_P46P1QW_PAGE_46_P1_QOS_WEIGHT_Q2_WEIGHT_MASK (0xff0000ULL)
#define SWITCH_P46P1QW_PAGE_46_P1_QOS_WEIGHT_Q2_WEIGHT_SHIFT (16ULL)
#define SWITCH_P46P1QW_PAGE_46_P1_QOS_WEIGHT_Q1_WEIGHT_MASK (0xff00ULL)
#define SWITCH_P46P1QW_PAGE_46_P1_QOS_WEIGHT_Q1_WEIGHT_SHIFT (8ULL)
#define SWITCH_P46P1QW_PAGE_46_P1_QOS_WEIGHT_Q0_WEIGHT_MASK (0xffULL)
#define SWITCH_P46P1QW_PAGE_46_P1_QOS_WEIGHT_Q0_WEIGHT_SHIFT (0ULL)




typedef uint64_t SWITCH_P46P2QW_TYPE;
#define SWITCH_P46P2QW_PAGE_46_P2_QOS_WEIGHT_Q7_WEIGHT_MASK (0xff00000000000000ULL)
#define SWITCH_P46P2QW_PAGE_46_P2_QOS_WEIGHT_Q7_WEIGHT_SHIFT (56ULL)
#define SWITCH_P46P2QW_PAGE_46_P2_QOS_WEIGHT_Q6_WEIGHT_MASK (0xff000000000000ULL)
#define SWITCH_P46P2QW_PAGE_46_P2_QOS_WEIGHT_Q6_WEIGHT_SHIFT (48ULL)
#define SWITCH_P46P2QW_PAGE_46_P2_QOS_WEIGHT_Q5_WEIGHT_MASK (0xff0000000000ULL)
#define SWITCH_P46P2QW_PAGE_46_P2_QOS_WEIGHT_Q5_WEIGHT_SHIFT (40ULL)
#define SWITCH_P46P2QW_PAGE_46_P2_QOS_WEIGHT_Q4_WEIGHT_MASK (0xff00000000ULL)
#define SWITCH_P46P2QW_PAGE_46_P2_QOS_WEIGHT_Q4_WEIGHT_SHIFT (32ULL)
#define SWITCH_P46P2QW_PAGE_46_P2_QOS_WEIGHT_Q3_WEIGHT_MASK (0xff000000ULL)
#define SWITCH_P46P2QW_PAGE_46_P2_QOS_WEIGHT_Q3_WEIGHT_SHIFT (24ULL)
#define SWITCH_P46P2QW_PAGE_46_P2_QOS_WEIGHT_Q2_WEIGHT_MASK (0xff0000ULL)
#define SWITCH_P46P2QW_PAGE_46_P2_QOS_WEIGHT_Q2_WEIGHT_SHIFT (16ULL)
#define SWITCH_P46P2QW_PAGE_46_P2_QOS_WEIGHT_Q1_WEIGHT_MASK (0xff00ULL)
#define SWITCH_P46P2QW_PAGE_46_P2_QOS_WEIGHT_Q1_WEIGHT_SHIFT (8ULL)
#define SWITCH_P46P2QW_PAGE_46_P2_QOS_WEIGHT_Q0_WEIGHT_MASK (0xffULL)
#define SWITCH_P46P2QW_PAGE_46_P2_QOS_WEIGHT_Q0_WEIGHT_SHIFT (0ULL)




typedef uint64_t SWITCH_P46P3QW_TYPE;
#define SWITCH_P46P3QW_PAGE_46_P3_QOS_WEIGHT_Q7_WEIGHT_MASK (0xff00000000000000ULL)
#define SWITCH_P46P3QW_PAGE_46_P3_QOS_WEIGHT_Q7_WEIGHT_SHIFT (56ULL)
#define SWITCH_P46P3QW_PAGE_46_P3_QOS_WEIGHT_Q6_WEIGHT_MASK (0xff000000000000ULL)
#define SWITCH_P46P3QW_PAGE_46_P3_QOS_WEIGHT_Q6_WEIGHT_SHIFT (48ULL)
#define SWITCH_P46P3QW_PAGE_46_P3_QOS_WEIGHT_Q5_WEIGHT_MASK (0xff0000000000ULL)
#define SWITCH_P46P3QW_PAGE_46_P3_QOS_WEIGHT_Q5_WEIGHT_SHIFT (40ULL)
#define SWITCH_P46P3QW_PAGE_46_P3_QOS_WEIGHT_Q4_WEIGHT_MASK (0xff00000000ULL)
#define SWITCH_P46P3QW_PAGE_46_P3_QOS_WEIGHT_Q4_WEIGHT_SHIFT (32ULL)
#define SWITCH_P46P3QW_PAGE_46_P3_QOS_WEIGHT_Q3_WEIGHT_MASK (0xff000000ULL)
#define SWITCH_P46P3QW_PAGE_46_P3_QOS_WEIGHT_Q3_WEIGHT_SHIFT (24ULL)
#define SWITCH_P46P3QW_PAGE_46_P3_QOS_WEIGHT_Q2_WEIGHT_MASK (0xff0000ULL)
#define SWITCH_P46P3QW_PAGE_46_P3_QOS_WEIGHT_Q2_WEIGHT_SHIFT (16ULL)
#define SWITCH_P46P3QW_PAGE_46_P3_QOS_WEIGHT_Q1_WEIGHT_MASK (0xff00ULL)
#define SWITCH_P46P3QW_PAGE_46_P3_QOS_WEIGHT_Q1_WEIGHT_SHIFT (8ULL)
#define SWITCH_P46P3QW_PAGE_46_P3_QOS_WEIGHT_Q0_WEIGHT_MASK (0xffULL)
#define SWITCH_P46P3QW_PAGE_46_P3_QOS_WEIGHT_Q0_WEIGHT_SHIFT (0ULL)




typedef uint64_t SWITCH_P46P4QW_TYPE;
#define SWITCH_P46P4QW_PAGE_46_P4_QOS_WEIGHT_Q7_WEIGHT_MASK (0xff00000000000000ULL)
#define SWITCH_P46P4QW_PAGE_46_P4_QOS_WEIGHT_Q7_WEIGHT_SHIFT (56ULL)
#define SWITCH_P46P4QW_PAGE_46_P4_QOS_WEIGHT_Q6_WEIGHT_MASK (0xff000000000000ULL)
#define SWITCH_P46P4QW_PAGE_46_P4_QOS_WEIGHT_Q6_WEIGHT_SHIFT (48ULL)
#define SWITCH_P46P4QW_PAGE_46_P4_QOS_WEIGHT_Q5_WEIGHT_MASK (0xff0000000000ULL)
#define SWITCH_P46P4QW_PAGE_46_P4_QOS_WEIGHT_Q5_WEIGHT_SHIFT (40ULL)
#define SWITCH_P46P4QW_PAGE_46_P4_QOS_WEIGHT_Q4_WEIGHT_MASK (0xff00000000ULL)
#define SWITCH_P46P4QW_PAGE_46_P4_QOS_WEIGHT_Q4_WEIGHT_SHIFT (32ULL)
#define SWITCH_P46P4QW_PAGE_46_P4_QOS_WEIGHT_Q3_WEIGHT_MASK (0xff000000ULL)
#define SWITCH_P46P4QW_PAGE_46_P4_QOS_WEIGHT_Q3_WEIGHT_SHIFT (24ULL)
#define SWITCH_P46P4QW_PAGE_46_P4_QOS_WEIGHT_Q2_WEIGHT_MASK (0xff0000ULL)
#define SWITCH_P46P4QW_PAGE_46_P4_QOS_WEIGHT_Q2_WEIGHT_SHIFT (16ULL)
#define SWITCH_P46P4QW_PAGE_46_P4_QOS_WEIGHT_Q1_WEIGHT_MASK (0xff00ULL)
#define SWITCH_P46P4QW_PAGE_46_P4_QOS_WEIGHT_Q1_WEIGHT_SHIFT (8ULL)
#define SWITCH_P46P4QW_PAGE_46_P4_QOS_WEIGHT_Q0_WEIGHT_MASK (0xffULL)
#define SWITCH_P46P4QW_PAGE_46_P4_QOS_WEIGHT_Q0_WEIGHT_SHIFT (0ULL)




typedef uint64_t SWITCH_P46P5QW_TYPE;
#define SWITCH_P46P5QW_PAGE_46_P5_QOS_WEIGHT_Q7_WEIGHT_MASK (0xff00000000000000ULL)
#define SWITCH_P46P5QW_PAGE_46_P5_QOS_WEIGHT_Q7_WEIGHT_SHIFT (56ULL)
#define SWITCH_P46P5QW_PAGE_46_P5_QOS_WEIGHT_Q6_WEIGHT_MASK (0xff000000000000ULL)
#define SWITCH_P46P5QW_PAGE_46_P5_QOS_WEIGHT_Q6_WEIGHT_SHIFT (48ULL)
#define SWITCH_P46P5QW_PAGE_46_P5_QOS_WEIGHT_Q5_WEIGHT_MASK (0xff0000000000ULL)
#define SWITCH_P46P5QW_PAGE_46_P5_QOS_WEIGHT_Q5_WEIGHT_SHIFT (40ULL)
#define SWITCH_P46P5QW_PAGE_46_P5_QOS_WEIGHT_Q4_WEIGHT_MASK (0xff00000000ULL)
#define SWITCH_P46P5QW_PAGE_46_P5_QOS_WEIGHT_Q4_WEIGHT_SHIFT (32ULL)
#define SWITCH_P46P5QW_PAGE_46_P5_QOS_WEIGHT_Q3_WEIGHT_MASK (0xff000000ULL)
#define SWITCH_P46P5QW_PAGE_46_P5_QOS_WEIGHT_Q3_WEIGHT_SHIFT (24ULL)
#define SWITCH_P46P5QW_PAGE_46_P5_QOS_WEIGHT_Q2_WEIGHT_MASK (0xff0000ULL)
#define SWITCH_P46P5QW_PAGE_46_P5_QOS_WEIGHT_Q2_WEIGHT_SHIFT (16ULL)
#define SWITCH_P46P5QW_PAGE_46_P5_QOS_WEIGHT_Q1_WEIGHT_MASK (0xff00ULL)
#define SWITCH_P46P5QW_PAGE_46_P5_QOS_WEIGHT_Q1_WEIGHT_SHIFT (8ULL)
#define SWITCH_P46P5QW_PAGE_46_P5_QOS_WEIGHT_Q0_WEIGHT_MASK (0xffULL)
#define SWITCH_P46P5QW_PAGE_46_P5_QOS_WEIGHT_Q0_WEIGHT_SHIFT (0ULL)




typedef uint64_t SWITCH_P46P6QW_TYPE;
#define SWITCH_P46P6QW_PAGE_46_P6_QOS_WEIGHT_Q7_WEIGHT_MASK (0xff00000000000000ULL)
#define SWITCH_P46P6QW_PAGE_46_P6_QOS_WEIGHT_Q7_WEIGHT_SHIFT (56ULL)
#define SWITCH_P46P6QW_PAGE_46_P6_QOS_WEIGHT_Q6_WEIGHT_MASK (0xff000000000000ULL)
#define SWITCH_P46P6QW_PAGE_46_P6_QOS_WEIGHT_Q6_WEIGHT_SHIFT (48ULL)
#define SWITCH_P46P6QW_PAGE_46_P6_QOS_WEIGHT_Q5_WEIGHT_MASK (0xff0000000000ULL)
#define SWITCH_P46P6QW_PAGE_46_P6_QOS_WEIGHT_Q5_WEIGHT_SHIFT (40ULL)
#define SWITCH_P46P6QW_PAGE_46_P6_QOS_WEIGHT_Q4_WEIGHT_MASK (0xff00000000ULL)
#define SWITCH_P46P6QW_PAGE_46_P6_QOS_WEIGHT_Q4_WEIGHT_SHIFT (32ULL)
#define SWITCH_P46P6QW_PAGE_46_P6_QOS_WEIGHT_Q3_WEIGHT_MASK (0xff000000ULL)
#define SWITCH_P46P6QW_PAGE_46_P6_QOS_WEIGHT_Q3_WEIGHT_SHIFT (24ULL)
#define SWITCH_P46P6QW_PAGE_46_P6_QOS_WEIGHT_Q2_WEIGHT_MASK (0xff0000ULL)
#define SWITCH_P46P6QW_PAGE_46_P6_QOS_WEIGHT_Q2_WEIGHT_SHIFT (16ULL)
#define SWITCH_P46P6QW_PAGE_46_P6_QOS_WEIGHT_Q1_WEIGHT_MASK (0xff00ULL)
#define SWITCH_P46P6QW_PAGE_46_P6_QOS_WEIGHT_Q1_WEIGHT_SHIFT (8ULL)
#define SWITCH_P46P6QW_PAGE_46_P6_QOS_WEIGHT_Q0_WEIGHT_MASK (0xffULL)
#define SWITCH_P46P6QW_PAGE_46_P6_QOS_WEIGHT_Q0_WEIGHT_SHIFT (0ULL)




typedef uint64_t SWITCH_P46P7QW_TYPE;
#define SWITCH_P46P7QW_PAGE_46_P7_QOS_WEIGHT_Q7_WEIGHT_MASK (0xff00000000000000ULL)
#define SWITCH_P46P7QW_PAGE_46_P7_QOS_WEIGHT_Q7_WEIGHT_SHIFT (56ULL)
#define SWITCH_P46P7QW_PAGE_46_P7_QOS_WEIGHT_Q6_WEIGHT_MASK (0xff000000000000ULL)
#define SWITCH_P46P7QW_PAGE_46_P7_QOS_WEIGHT_Q6_WEIGHT_SHIFT (48ULL)
#define SWITCH_P46P7QW_PAGE_46_P7_QOS_WEIGHT_Q5_WEIGHT_MASK (0xff0000000000ULL)
#define SWITCH_P46P7QW_PAGE_46_P7_QOS_WEIGHT_Q5_WEIGHT_SHIFT (40ULL)
#define SWITCH_P46P7QW_PAGE_46_P7_QOS_WEIGHT_Q4_WEIGHT_MASK (0xff00000000ULL)
#define SWITCH_P46P7QW_PAGE_46_P7_QOS_WEIGHT_Q4_WEIGHT_SHIFT (32ULL)
#define SWITCH_P46P7QW_PAGE_46_P7_QOS_WEIGHT_Q3_WEIGHT_MASK (0xff000000ULL)
#define SWITCH_P46P7QW_PAGE_46_P7_QOS_WEIGHT_Q3_WEIGHT_SHIFT (24ULL)
#define SWITCH_P46P7QW_PAGE_46_P7_QOS_WEIGHT_Q2_WEIGHT_MASK (0xff0000ULL)
#define SWITCH_P46P7QW_PAGE_46_P7_QOS_WEIGHT_Q2_WEIGHT_SHIFT (16ULL)
#define SWITCH_P46P7QW_PAGE_46_P7_QOS_WEIGHT_Q1_WEIGHT_MASK (0xff00ULL)
#define SWITCH_P46P7QW_PAGE_46_P7_QOS_WEIGHT_Q1_WEIGHT_SHIFT (8ULL)
#define SWITCH_P46P7QW_PAGE_46_P7_QOS_WEIGHT_Q0_WEIGHT_MASK (0xffULL)
#define SWITCH_P46P7QW_PAGE_46_P7_QOS_WEIGHT_Q0_WEIGHT_SHIFT (0ULL)




typedef uint64_t SWITCH_P46IQW_TYPE;
#define SWITCH_P46IQW_PAGE_46_IMP_QOS_WEIGHT_Q7_WEIGHT_MASK (0xff00000000000000ULL)
#define SWITCH_P46IQW_PAGE_46_IMP_QOS_WEIGHT_Q7_WEIGHT_SHIFT (56ULL)
#define SWITCH_P46IQW_PAGE_46_IMP_QOS_WEIGHT_Q6_WEIGHT_MASK (0xff000000000000ULL)
#define SWITCH_P46IQW_PAGE_46_IMP_QOS_WEIGHT_Q6_WEIGHT_SHIFT (48ULL)
#define SWITCH_P46IQW_PAGE_46_IMP_QOS_WEIGHT_Q5_WEIGHT_MASK (0xff0000000000ULL)
#define SWITCH_P46IQW_PAGE_46_IMP_QOS_WEIGHT_Q5_WEIGHT_SHIFT (40ULL)
#define SWITCH_P46IQW_PAGE_46_IMP_QOS_WEIGHT_Q4_WEIGHT_MASK (0xff00000000ULL)
#define SWITCH_P46IQW_PAGE_46_IMP_QOS_WEIGHT_Q4_WEIGHT_SHIFT (32ULL)
#define SWITCH_P46IQW_PAGE_46_IMP_QOS_WEIGHT_Q3_WEIGHT_MASK (0xff000000ULL)
#define SWITCH_P46IQW_PAGE_46_IMP_QOS_WEIGHT_Q3_WEIGHT_SHIFT (24ULL)
#define SWITCH_P46IQW_PAGE_46_IMP_QOS_WEIGHT_Q2_WEIGHT_MASK (0xff0000ULL)
#define SWITCH_P46IQW_PAGE_46_IMP_QOS_WEIGHT_Q2_WEIGHT_SHIFT (16ULL)
#define SWITCH_P46IQW_PAGE_46_IMP_QOS_WEIGHT_Q1_WEIGHT_MASK (0xff00ULL)
#define SWITCH_P46IQW_PAGE_46_IMP_QOS_WEIGHT_Q1_WEIGHT_SHIFT (8ULL)
#define SWITCH_P46IQW_PAGE_46_IMP_QOS_WEIGHT_Q0_WEIGHT_MASK (0xffULL)
#define SWITCH_P46IQW_PAGE_46_IMP_QOS_WEIGHT_Q0_WEIGHT_SHIFT (0ULL)




typedef uint16_t SWITCH_P46P0WP_TYPE;
#define SWITCH_P46P0WP_P46P0WPPIC_MASK (0xff00U)
#define SWITCH_P46P0WP_P46P0WPPIC_SHIFT (8U)
#define SWITCH_P46P0WP_P46P0WPPB2P_MASK (0xffU)
#define SWITCH_P46P0WP_P46P0WPPB2P_SHIFT (0U)




typedef uint16_t SWITCH_P46P1WP_TYPE;
#define SWITCH_P46P1WP_P46P1WPPIC_MASK (0xff00U)
#define SWITCH_P46P1WP_P46P1WPPIC_SHIFT (8U)
#define SWITCH_P46P1WP_P46P1WPPB2P_MASK (0xffU)
#define SWITCH_P46P1WP_P46P1WPPB2P_SHIFT (0U)




typedef uint16_t SWITCH_P46P2WP_TYPE;
#define SWITCH_P46P2WP_P46P2WPPIC_MASK (0xff00U)
#define SWITCH_P46P2WP_P46P2WPPIC_SHIFT (8U)
#define SWITCH_P46P2WP_P46P2WPPB2P_MASK (0xffU)
#define SWITCH_P46P2WP_P46P2WPPB2P_SHIFT (0U)




typedef uint16_t SWITCH_P46P3WP_TYPE;
#define SWITCH_P46P3WP_P46P3WPPIC_MASK (0xff00U)
#define SWITCH_P46P3WP_P46P3WPPIC_SHIFT (8U)
#define SWITCH_P46P3WP_P46P3WPPB2P_MASK (0xffU)
#define SWITCH_P46P3WP_P46P3WPPB2P_SHIFT (0U)




typedef uint16_t SWITCH_P46P4WP_TYPE;
#define SWITCH_P46P4WP_P46P4WPPIC_MASK (0xff00U)
#define SWITCH_P46P4WP_P46P4WPPIC_SHIFT (8U)
#define SWITCH_P46P4WP_P46P4WPPB2P_MASK (0xffU)
#define SWITCH_P46P4WP_P46P4WPPB2P_SHIFT (0U)




typedef uint16_t SWITCH_P46P5WP_TYPE;
#define SWITCH_P46P5WP_P46P5WPPIC_MASK (0xff00U)
#define SWITCH_P46P5WP_P46P5WPPIC_SHIFT (8U)
#define SWITCH_P46P5WP_P46P5WPPB2P_MASK (0xffU)
#define SWITCH_P46P5WP_P46P5WPPB2P_SHIFT (0U)




typedef uint16_t SWITCH_P46P6WP_TYPE;
#define SWITCH_P46P6WP_P46P6WPPIC_MASK (0xff00U)
#define SWITCH_P46P6WP_P46P6WPPIC_SHIFT (8U)
#define SWITCH_P46P6WP_P46P6WPPB2P_MASK (0xffU)
#define SWITCH_P46P6WP_P46P6WPPB2P_SHIFT (0U)




typedef uint16_t SWITCH_P46P7WP_TYPE;
#define SWITCH_P46P7WP_P46P7WPPIC_MASK (0xff00U)
#define SWITCH_P46P7WP_P46P7WPPIC_SHIFT (8U)
#define SWITCH_P46P7WP_P46P7WPPB2P_MASK (0xffU)
#define SWITCH_P46P7WP_P46P7WPPB2P_SHIFT (0U)




typedef uint16_t SWITCH_P46P8WP_TYPE;
#define SWITCH_P46P8WP_P46P8WPPIC_MASK (0xff00U)
#define SWITCH_P46P8WP_P46P8WPPIC_SHIFT (8U)
#define SWITCH_P46P8WP_P46P8WPPB2P_MASK (0xffU)
#define SWITCH_P46P8WP_P46P8WPPB2P_SHIFT (0U)




typedef uint32_t SWITCH_P46SRS0_TYPE;
#define SWITCH_P46SRS0_P46SRS0SRS0_MASK (0xffffffffUL)
#define SWITCH_P46SRS0_P46SRS0SRS0_SHIFT (0UL)




typedef uint32_t SWITCH_P46SRS1_TYPE;
#define SWITCH_P46SRS1_P46SRS1SRS1_MASK (0xffffffffUL)
#define SWITCH_P46SRS1_P46SRS1SRS1_SHIFT (0UL)




typedef uint32_t SWITCH_P47P0PSBBMR_TYPE;
#define SWITCH_P47P0PSBBMR_P47P0PSBBMRR_MASK (0xfffc0000UL)
#define SWITCH_P47P0PSBBMR_P47P0PSBBMRR_SHIFT (18UL)
#define SWITCH_P47P0PSBBMR_P47P0PSBBMRMR_MASK (0x3ffffUL)
#define SWITCH_P47P0PSBBMR_P47P0PSBBMRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P47P1PSBBMR_TYPE;
#define SWITCH_P47P1PSBBMR_P47P1PSBBMRR_MASK (0xfffc0000UL)
#define SWITCH_P47P1PSBBMR_P47P1PSBBMRR_SHIFT (18UL)
#define SWITCH_P47P1PSBBMR_P47P1PSBBMRMR_MASK (0x3ffffUL)
#define SWITCH_P47P1PSBBMR_P47P1PSBBMRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P47P2PSBBMR_TYPE;
#define SWITCH_P47P2PSBBMR_P47P2PSBBMRR_MASK (0xfffc0000UL)
#define SWITCH_P47P2PSBBMR_P47P2PSBBMRR_SHIFT (18UL)
#define SWITCH_P47P2PSBBMR_P47P2PSBBMRMR_MASK (0x3ffffUL)
#define SWITCH_P47P2PSBBMR_P47P2PSBBMRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P47P3PSBBMR_TYPE;
#define SWITCH_P47P3PSBBMR_P47P3PSBBMRR_MASK (0xfffc0000UL)
#define SWITCH_P47P3PSBBMR_P47P3PSBBMRR_SHIFT (18UL)
#define SWITCH_P47P3PSBBMR_P47P3PSBBMRMR_MASK (0x3ffffUL)
#define SWITCH_P47P3PSBBMR_P47P3PSBBMRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P47P4PSBBMR_TYPE;
#define SWITCH_P47P4PSBBMR_P47P4PSBBMRR_MASK (0xfffc0000UL)
#define SWITCH_P47P4PSBBMR_P47P4PSBBMRR_SHIFT (18UL)
#define SWITCH_P47P4PSBBMR_P47P4PSBBMRMR_MASK (0x3ffffUL)
#define SWITCH_P47P4PSBBMR_P47P4PSBBMRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P47P5PSBBMR_TYPE;
#define SWITCH_P47P5PSBBMR_P47P5PSBBMRR_MASK (0xfffc0000UL)
#define SWITCH_P47P5PSBBMR_P47P5PSBBMRR_SHIFT (18UL)
#define SWITCH_P47P5PSBBMR_P47P5PSBBMRMR_MASK (0x3ffffUL)
#define SWITCH_P47P5PSBBMR_P47P5PSBBMRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P47P6PSBBMR_TYPE;
#define SWITCH_P47P6PSBBMR_P47P6PSBBMRR_MASK (0xfffc0000UL)
#define SWITCH_P47P6PSBBMR_P47P6PSBBMRR_SHIFT (18UL)
#define SWITCH_P47P6PSBBMR_P47P6PSBBMRMR_MASK (0x3ffffUL)
#define SWITCH_P47P6PSBBMR_P47P6PSBBMRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P47P7PSBBMR_TYPE;
#define SWITCH_P47P7PSBBMR_P47P7PSBBMRR_MASK (0xfffc0000UL)
#define SWITCH_P47P7PSBBMR_P47P7PSBBMRR_SHIFT (18UL)
#define SWITCH_P47P7PSBBMR_P47P7PSBBMRMR_MASK (0x3ffffUL)
#define SWITCH_P47P7PSBBMR_P47P7PSBBMRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P47IPSBBMR_TYPE;
#define SWITCH_P47IPSBBMR_P47IPSBBMRR_MASK (0xfffc0000UL)
#define SWITCH_P47IPSBBMR_P47IPSBBMRR_SHIFT (18UL)
#define SWITCH_P47IPSBBMR_P47IPSBBMRMR_MASK (0x3ffffUL)
#define SWITCH_P47IPSBBMR_P47IPSBBMRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P47P0PSBBMTS_TYPE;
#define SWITCH_P47P0PSBBMTS_P47P0PSBBMTSR_MASK (0xfffc0000UL)
#define SWITCH_P47P0PSBBMTS_P47P0PSBBMTSR_SHIFT (18UL)
#define SWITCH_P47P0PSBBMTS_P47P0PSBBMTSMTS_MASK (0x3ffffUL)
#define SWITCH_P47P0PSBBMTS_P47P0PSBBMTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P47P1PSBBMTS_TYPE;
#define SWITCH_P47P1PSBBMTS_P47P1PSBBMTSR_MASK (0xfffc0000UL)
#define SWITCH_P47P1PSBBMTS_P47P1PSBBMTSR_SHIFT (18UL)
#define SWITCH_P47P1PSBBMTS_P47P1PSBBMTSMTS_MASK (0x3ffffUL)
#define SWITCH_P47P1PSBBMTS_P47P1PSBBMTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P47P2PSBBMTS_TYPE;
#define SWITCH_P47P2PSBBMTS_P47P2PSBBMTSR_MASK (0xfffc0000UL)
#define SWITCH_P47P2PSBBMTS_P47P2PSBBMTSR_SHIFT (18UL)
#define SWITCH_P47P2PSBBMTS_P47P2PSBBMTSMTS_MASK (0x3ffffUL)
#define SWITCH_P47P2PSBBMTS_P47P2PSBBMTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P47P3PSBBMTS_TYPE;
#define SWITCH_P47P3PSBBMTS_P47P3PSBBMTSR_MASK (0xfffc0000UL)
#define SWITCH_P47P3PSBBMTS_P47P3PSBBMTSR_SHIFT (18UL)
#define SWITCH_P47P3PSBBMTS_P47P3PSBBMTSMTS_MASK (0x3ffffUL)
#define SWITCH_P47P3PSBBMTS_P47P3PSBBMTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P47P4PSBBMTS_TYPE;
#define SWITCH_P47P4PSBBMTS_P47P4PSBBMTSR_MASK (0xfffc0000UL)
#define SWITCH_P47P4PSBBMTS_P47P4PSBBMTSR_SHIFT (18UL)
#define SWITCH_P47P4PSBBMTS_P47P4PSBBMTSMTS_MASK (0x3ffffUL)
#define SWITCH_P47P4PSBBMTS_P47P4PSBBMTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P47P5PSBBMTS_TYPE;
#define SWITCH_P47P5PSBBMTS_P47P5PSBBMTSR_MASK (0xfffc0000UL)
#define SWITCH_P47P5PSBBMTS_P47P5PSBBMTSR_SHIFT (18UL)
#define SWITCH_P47P5PSBBMTS_P47P5PSBBMTSMTS_MASK (0x3ffffUL)
#define SWITCH_P47P5PSBBMTS_P47P5PSBBMTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P47P6PSBBMTS_TYPE;
#define SWITCH_P47P6PSBBMTS_P47P6PSBBMTSR_MASK (0xfffc0000UL)
#define SWITCH_P47P6PSBBMTS_P47P6PSBBMTSR_SHIFT (18UL)
#define SWITCH_P47P6PSBBMTS_P47P6PSBBMTSMTS_MASK (0x3ffffUL)
#define SWITCH_P47P6PSBBMTS_P47P6PSBBMTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P47P7PSBBMTS_TYPE;
#define SWITCH_P47P7PSBBMTS_P47P7PSBBMTSR_MASK (0xfffc0000UL)
#define SWITCH_P47P7PSBBMTS_P47P7PSBBMTSR_SHIFT (18UL)
#define SWITCH_P47P7PSBBMTS_P47P7PSBBMTSMTS_MASK (0x3ffffUL)
#define SWITCH_P47P7PSBBMTS_P47P7PSBBMTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P47IPSBBMTS_TYPE;
#define SWITCH_P47IPSBBMTS_P47IPSBBMTSR_MASK (0xfffc0000UL)
#define SWITCH_P47IPSBBMTS_P47IPSBBMTSR_SHIFT (18UL)
#define SWITCH_P47IPSBBMTS_P47IPSBBMTSMTS_MASK (0x3ffffUL)
#define SWITCH_P47IPSBBMTS_P47IPSBBMTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P47P0PSS_TYPE;
#define SWITCH_P47P0PSS_P47P0PSSIPF_MASK (0x80000000UL)
#define SWITCH_P47P0PSS_P47P0PSSIPF_SHIFT (31UL)
#define SWITCH_P47P0PSS_PAGE_47_P0_PORT_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P47P0PSS_PAGE_47_P0_PORT_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P47P0PSS_PAGE_47_P0_PORT_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P47P0PSS_PAGE_47_P0_PORT_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P47P1PSS_TYPE;
#define SWITCH_P47P1PSS_P47P1PSSIPF_MASK (0x80000000UL)
#define SWITCH_P47P1PSS_P47P1PSSIPF_SHIFT (31UL)
#define SWITCH_P47P1PSS_PAGE_47_P1_PORT_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P47P1PSS_PAGE_47_P1_PORT_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P47P1PSS_PAGE_47_P1_PORT_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P47P1PSS_PAGE_47_P1_PORT_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P47P2PSS_TYPE;
#define SWITCH_P47P2PSS_P47P2PSSIPF_MASK (0x80000000UL)
#define SWITCH_P47P2PSS_P47P2PSSIPF_SHIFT (31UL)
#define SWITCH_P47P2PSS_PAGE_47_P2_PORT_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P47P2PSS_PAGE_47_P2_PORT_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P47P2PSS_PAGE_47_P2_PORT_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P47P2PSS_PAGE_47_P2_PORT_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P47P3PSS_TYPE;
#define SWITCH_P47P3PSS_P47P3PSSIPF_MASK (0x80000000UL)
#define SWITCH_P47P3PSS_P47P3PSSIPF_SHIFT (31UL)
#define SWITCH_P47P3PSS_PAGE_47_P3_PORT_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P47P3PSS_PAGE_47_P3_PORT_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P47P3PSS_PAGE_47_P3_PORT_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P47P3PSS_PAGE_47_P3_PORT_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P47P4PSS_TYPE;
#define SWITCH_P47P4PSS_P47P4PSSIPF_MASK (0x80000000UL)
#define SWITCH_P47P4PSS_P47P4PSSIPF_SHIFT (31UL)
#define SWITCH_P47P4PSS_PAGE_47_P4_PORT_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P47P4PSS_PAGE_47_P4_PORT_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P47P4PSS_PAGE_47_P4_PORT_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P47P4PSS_PAGE_47_P4_PORT_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P47P5PSS_TYPE;
#define SWITCH_P47P5PSS_P47P5PSSIPF_MASK (0x80000000UL)
#define SWITCH_P47P5PSS_P47P5PSSIPF_SHIFT (31UL)
#define SWITCH_P47P5PSS_PAGE_47_P5_PORT_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P47P5PSS_PAGE_47_P5_PORT_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P47P5PSS_PAGE_47_P5_PORT_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P47P5PSS_PAGE_47_P5_PORT_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P47P6PSS_TYPE;
#define SWITCH_P47P6PSS_P47P6PSSIPF_MASK (0x80000000UL)
#define SWITCH_P47P6PSS_P47P6PSSIPF_SHIFT (31UL)
#define SWITCH_P47P6PSS_PAGE_47_P6_PORT_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P47P6PSS_PAGE_47_P6_PORT_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P47P6PSS_PAGE_47_P6_PORT_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P47P6PSS_PAGE_47_P6_PORT_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P47P7PSS_TYPE;
#define SWITCH_P47P7PSS_P47P7PSSIPF_MASK (0x80000000UL)
#define SWITCH_P47P7PSS_P47P7PSSIPF_SHIFT (31UL)
#define SWITCH_P47P7PSS_PAGE_47_P7_PORT_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P47P7PSS_PAGE_47_P7_PORT_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P47P7PSS_PAGE_47_P7_PORT_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P47P7PSS_PAGE_47_P7_PORT_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P47IPSS_TYPE;
#define SWITCH_P47IPSS_P47IPSSIPF_MASK (0x80000000UL)
#define SWITCH_P47IPSS_P47IPSSIPF_SHIFT (31UL)
#define SWITCH_P47IPSS_PAGE_47_IMP_PORT_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P47IPSS_PAGE_47_IMP_PORT_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P47IPSS_PAGE_47_IMP_PORT_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P47IPSS_PAGE_47_IMP_PORT_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P47P0PSPBMR_TYPE;
#define SWITCH_P47P0PSPBMR_P47P0PSPBMRR_MASK (0xfffc0000UL)
#define SWITCH_P47P0PSPBMR_P47P0PSPBMRR_SHIFT (18UL)
#define SWITCH_P47P0PSPBMR_P47P0PSPBMRMR_MASK (0x3ffffUL)
#define SWITCH_P47P0PSPBMR_P47P0PSPBMRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P47P1PSPBMR_TYPE;
#define SWITCH_P47P1PSPBMR_P47P1PSPBMRR_MASK (0xfffc0000UL)
#define SWITCH_P47P1PSPBMR_P47P1PSPBMRR_SHIFT (18UL)
#define SWITCH_P47P1PSPBMR_P47P1PSPBMRMR_MASK (0x3ffffUL)
#define SWITCH_P47P1PSPBMR_P47P1PSPBMRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P47P2PSPBMR_TYPE;
#define SWITCH_P47P2PSPBMR_P47P2PSPBMRR_MASK (0xfffc0000UL)
#define SWITCH_P47P2PSPBMR_P47P2PSPBMRR_SHIFT (18UL)
#define SWITCH_P47P2PSPBMR_P47P2PSPBMRMR_MASK (0x3ffffUL)
#define SWITCH_P47P2PSPBMR_P47P2PSPBMRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P47P3PSPBMR_TYPE;
#define SWITCH_P47P3PSPBMR_P47P3PSPBMRR_MASK (0xfffc0000UL)
#define SWITCH_P47P3PSPBMR_P47P3PSPBMRR_SHIFT (18UL)
#define SWITCH_P47P3PSPBMR_P47P3PSPBMRMR_MASK (0x3ffffUL)
#define SWITCH_P47P3PSPBMR_P47P3PSPBMRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P47P4PSPBMR_TYPE;
#define SWITCH_P47P4PSPBMR_P47P4PSPBMRR_MASK (0xfffc0000UL)
#define SWITCH_P47P4PSPBMR_P47P4PSPBMRR_SHIFT (18UL)
#define SWITCH_P47P4PSPBMR_P47P4PSPBMRMR_MASK (0x3ffffUL)
#define SWITCH_P47P4PSPBMR_P47P4PSPBMRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P47P5PSPBMR_TYPE;
#define SWITCH_P47P5PSPBMR_P47P5PSPBMRR_MASK (0xfffc0000UL)
#define SWITCH_P47P5PSPBMR_P47P5PSPBMRR_SHIFT (18UL)
#define SWITCH_P47P5PSPBMR_P47P5PSPBMRMR_MASK (0x3ffffUL)
#define SWITCH_P47P5PSPBMR_P47P5PSPBMRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P47P6PSPBMR_TYPE;
#define SWITCH_P47P6PSPBMR_P47P6PSPBMRR_MASK (0xfffc0000UL)
#define SWITCH_P47P6PSPBMR_P47P6PSPBMRR_SHIFT (18UL)
#define SWITCH_P47P6PSPBMR_P47P6PSPBMRMR_MASK (0x3ffffUL)
#define SWITCH_P47P6PSPBMR_P47P6PSPBMRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P47P7PSPBMR_TYPE;
#define SWITCH_P47P7PSPBMR_P47P7PSPBMRR_MASK (0xfffc0000UL)
#define SWITCH_P47P7PSPBMR_P47P7PSPBMRR_SHIFT (18UL)
#define SWITCH_P47P7PSPBMR_P47P7PSPBMRMR_MASK (0x3ffffUL)
#define SWITCH_P47P7PSPBMR_P47P7PSPBMRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P47IPSPBMR_TYPE;
#define SWITCH_P47IPSPBMR_P47IPSPBMRR_MASK (0xfffc0000UL)
#define SWITCH_P47IPSPBMR_P47IPSPBMRR_SHIFT (18UL)
#define SWITCH_P47IPSPBMR_P47IPSPBMRMR_MASK (0x3ffffUL)
#define SWITCH_P47IPSPBMR_P47IPSPBMRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P47ESCRS0_TYPE;
#define SWITCH_P47ESCRS0_P47ESCRS0ESCRS0_MASK (0xffffffffUL)
#define SWITCH_P47ESCRS0_P47ESCRS0ESCRS0_SHIFT (0UL)




typedef uint32_t SWITCH_P47ESCRS1_TYPE;
#define SWITCH_P47ESCRS1_P47ESCRS1ESCRS1_MASK (0xffffffffUL)
#define SWITCH_P47ESCRS1_P47ESCRS1ESCRS1_SHIFT (0UL)




typedef uint32_t SWITCH_P47P0PSPBMTS_TYPE;
#define SWITCH_P47P0PSPBMTS_P47P0PSPBMTSR_MASK (0xfffc0000UL)
#define SWITCH_P47P0PSPBMTS_P47P0PSPBMTSR_SHIFT (18UL)
#define SWITCH_P47P0PSPBMTS_P47P0PSPBMTSMTS_MASK (0x3ffffUL)
#define SWITCH_P47P0PSPBMTS_P47P0PSPBMTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P47P1PSPBMTS_TYPE;
#define SWITCH_P47P1PSPBMTS_P47P1PSPBMTSR_MASK (0xfffc0000UL)
#define SWITCH_P47P1PSPBMTS_P47P1PSPBMTSR_SHIFT (18UL)
#define SWITCH_P47P1PSPBMTS_P47P1PSPBMTSMTS_MASK (0x3ffffUL)
#define SWITCH_P47P1PSPBMTS_P47P1PSPBMTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P47P2PSPBMTS_TYPE;
#define SWITCH_P47P2PSPBMTS_P47P2PSPBMTSR_MASK (0xfffc0000UL)
#define SWITCH_P47P2PSPBMTS_P47P2PSPBMTSR_SHIFT (18UL)
#define SWITCH_P47P2PSPBMTS_P47P2PSPBMTSMTS_MASK (0x3ffffUL)
#define SWITCH_P47P2PSPBMTS_P47P2PSPBMTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P47P3PSPBMTS_TYPE;
#define SWITCH_P47P3PSPBMTS_P47P3PSPBMTSR_MASK (0xfffc0000UL)
#define SWITCH_P47P3PSPBMTS_P47P3PSPBMTSR_SHIFT (18UL)
#define SWITCH_P47P3PSPBMTS_P47P3PSPBMTSMTS_MASK (0x3ffffUL)
#define SWITCH_P47P3PSPBMTS_P47P3PSPBMTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P47P4PSPBMTS_TYPE;
#define SWITCH_P47P4PSPBMTS_P47P4PSPBMTSR_MASK (0xfffc0000UL)
#define SWITCH_P47P4PSPBMTS_P47P4PSPBMTSR_SHIFT (18UL)
#define SWITCH_P47P4PSPBMTS_P47P4PSPBMTSMTS_MASK (0x3ffffUL)
#define SWITCH_P47P4PSPBMTS_P47P4PSPBMTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P47P5PSPBMTS_TYPE;
#define SWITCH_P47P5PSPBMTS_P47P5PSPBMTSR_MASK (0xfffc0000UL)
#define SWITCH_P47P5PSPBMTS_P47P5PSPBMTSR_SHIFT (18UL)
#define SWITCH_P47P5PSPBMTS_P47P5PSPBMTSMTS_MASK (0x3ffffUL)
#define SWITCH_P47P5PSPBMTS_P47P5PSPBMTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P47P6PSPBMTS_TYPE;
#define SWITCH_P47P6PSPBMTS_P47P6PSPBMTSR_MASK (0xfffc0000UL)
#define SWITCH_P47P6PSPBMTS_P47P6PSPBMTSR_SHIFT (18UL)
#define SWITCH_P47P6PSPBMTS_P47P6PSPBMTSMTS_MASK (0x3ffffUL)
#define SWITCH_P47P6PSPBMTS_P47P6PSPBMTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P47P7PSPBMTS_TYPE;
#define SWITCH_P47P7PSPBMTS_P47P7PSPBMTSR_MASK (0xfffc0000UL)
#define SWITCH_P47P7PSPBMTS_P47P7PSPBMTSR_SHIFT (18UL)
#define SWITCH_P47P7PSPBMTS_P47P7PSPBMTSMTS_MASK (0x3ffffUL)
#define SWITCH_P47P7PSPBMTS_P47P7PSPBMTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P47IPSPBMTS_TYPE;
#define SWITCH_P47IPSPBMTS_P47IPSPBMTSR_MASK (0xfffc0000UL)
#define SWITCH_P47IPSPBMTS_P47IPSPBMTSR_SHIFT (18UL)
#define SWITCH_P47IPSPBMTS_P47IPSPBMTSMTS_MASK (0x3ffffUL)
#define SWITCH_P47IPSPBMTS_P47IPSPBMTSMTS_SHIFT (0UL)




typedef uint16_t SWITCH_P47PSASM_TYPE;
#define SWITCH_P47PSASM_P47PSASMR_MASK (0xfe00U)
#define SWITCH_P47PSASM_P47PSASMR_SHIFT (9U)
#define SWITCH_P47PSASM_P47PSASMPSASM_MASK (0x1ffU)
#define SWITCH_P47PSASM_P47PSASMPSASM_SHIFT (0U)




typedef uint16_t SWITCH_P47PSE_TYPE;
#define SWITCH_P47PSE_PAGE_47_PORT_SHAPER_ENABLE_RESERVED_MASK (0xfe00U)
#define SWITCH_P47PSE_PAGE_47_PORT_SHAPER_ENABLE_RESERVED_SHIFT (9U)
#define SWITCH_P47PSE_P47PSEPSE_MASK (0x1ffU)
#define SWITCH_P47PSE_P47PSEPSE_SHIFT (0U)




typedef uint16_t SWITCH_P47PSBCS_TYPE;
#define SWITCH_P47PSBCS_P47PSBCSR_MASK (0xfe00U)
#define SWITCH_P47PSBCS_P47PSBCSR_SHIFT (9U)
#define SWITCH_P47PSBCS_P47PSBCSPSBCS_MASK (0x1ffU)
#define SWITCH_P47PSBCS_P47PSBCSPSBCS_SHIFT (0U)




typedef uint16_t SWITCH_P47PSB_TYPE;
#define SWITCH_P47PSB_PAGE_47_PORT_SHAPER_BLOCKING_RESERVED_MASK (0xfe00U)
#define SWITCH_P47PSB_PAGE_47_PORT_SHAPER_BLOCKING_RESERVED_SHIFT (9U)
#define SWITCH_P47PSB_P47PSBPSB_MASK (0x1ffU)
#define SWITCH_P47PSB_P47PSBPSB_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_47_IFG_BYTES_TYPE;
#define SWITCH_PAGE_47_IFG_BYTES_RESERVED_MASK (0xfe00U)
#define SWITCH_PAGE_47_IFG_BYTES_RESERVED_SHIFT (9U)
#define SWITCH_PAGE_47_IFG_BYTES_BYTES_MASK (0x1ffU)
#define SWITCH_PAGE_47_IFG_BYTES_BYTES_SHIFT (0U)




typedef uint32_t SWITCH_P48P0Q0MR_TYPE;
#define SWITCH_P48P0Q0MR_PAGE_48_P0_QUEUE0_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P48P0Q0MR_PAGE_48_P0_QUEUE0_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P48P0Q0MR_P48P0Q0MRMR_MASK (0x3ffffUL)
#define SWITCH_P48P0Q0MR_P48P0Q0MRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P48P1Q0MR_TYPE;
#define SWITCH_P48P1Q0MR_PAGE_48_P1_QUEUE0_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P48P1Q0MR_PAGE_48_P1_QUEUE0_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P48P1Q0MR_P48P1Q0MRMR_MASK (0x3ffffUL)
#define SWITCH_P48P1Q0MR_P48P1Q0MRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P48P2Q0MR_TYPE;
#define SWITCH_P48P2Q0MR_PAGE_48_P2_QUEUE0_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P48P2Q0MR_PAGE_48_P2_QUEUE0_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P48P2Q0MR_P48P2Q0MRMR_MASK (0x3ffffUL)
#define SWITCH_P48P2Q0MR_P48P2Q0MRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P48P3Q0MR_TYPE;
#define SWITCH_P48P3Q0MR_PAGE_48_P3_QUEUE0_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P48P3Q0MR_PAGE_48_P3_QUEUE0_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P48P3Q0MR_P48P3Q0MRMR_MASK (0x3ffffUL)
#define SWITCH_P48P3Q0MR_P48P3Q0MRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P48P4Q0MR_TYPE;
#define SWITCH_P48P4Q0MR_PAGE_48_P4_QUEUE0_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P48P4Q0MR_PAGE_48_P4_QUEUE0_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P48P4Q0MR_P48P4Q0MRMR_MASK (0x3ffffUL)
#define SWITCH_P48P4Q0MR_P48P4Q0MRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P48P5Q0MR_TYPE;
#define SWITCH_P48P5Q0MR_PAGE_48_P5_QUEUE0_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P48P5Q0MR_PAGE_48_P5_QUEUE0_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P48P5Q0MR_P48P5Q0MRMR_MASK (0x3ffffUL)
#define SWITCH_P48P5Q0MR_P48P5Q0MRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P48P6Q0MR_TYPE;
#define SWITCH_P48P6Q0MR_PAGE_48_P6_QUEUE0_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P48P6Q0MR_PAGE_48_P6_QUEUE0_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P48P6Q0MR_P48P6Q0MRMR_MASK (0x3ffffUL)
#define SWITCH_P48P6Q0MR_P48P6Q0MRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P48P7Q0MR_TYPE;
#define SWITCH_P48P7Q0MR_PAGE_48_P7_QUEUE0_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P48P7Q0MR_PAGE_48_P7_QUEUE0_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P48P7Q0MR_P48P7Q0MRMR_MASK (0x3ffffUL)
#define SWITCH_P48P7Q0MR_P48P7Q0MRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P48IQ0MR_TYPE;
#define SWITCH_P48IQ0MR_PAGE_48_IMP_QUEUE0_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P48IQ0MR_PAGE_48_IMP_QUEUE0_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P48IQ0MR_P48IQ0MRMR_MASK (0x3ffffUL)
#define SWITCH_P48IQ0MR_P48IQ0MRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P48P0Q0MTS_TYPE;
#define SWITCH_P48P0Q0MTS_PAGE_48_P0_QUEUE0_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P48P0Q0MTS_PAGE_48_P0_QUEUE0_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P48P0Q0MTS_P48P0Q0MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P48P0Q0MTS_P48P0Q0MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P48P1Q0MTS_TYPE;
#define SWITCH_P48P1Q0MTS_PAGE_48_P1_QUEUE0_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P48P1Q0MTS_PAGE_48_P1_QUEUE0_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P48P1Q0MTS_P48P1Q0MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P48P1Q0MTS_P48P1Q0MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P48P2Q0MTS_TYPE;
#define SWITCH_P48P2Q0MTS_PAGE_48_P2_QUEUE0_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P48P2Q0MTS_PAGE_48_P2_QUEUE0_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P48P2Q0MTS_P48P2Q0MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P48P2Q0MTS_P48P2Q0MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P48P3Q0MTS_TYPE;
#define SWITCH_P48P3Q0MTS_PAGE_48_P3_QUEUE0_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P48P3Q0MTS_PAGE_48_P3_QUEUE0_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P48P3Q0MTS_P48P3Q0MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P48P3Q0MTS_P48P3Q0MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P48P4Q0MTS_TYPE;
#define SWITCH_P48P4Q0MTS_PAGE_48_P4_QUEUE0_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P48P4Q0MTS_PAGE_48_P4_QUEUE0_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P48P4Q0MTS_P48P4Q0MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P48P4Q0MTS_P48P4Q0MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P48P5Q0MTS_TYPE;
#define SWITCH_P48P5Q0MTS_PAGE_48_P5_QUEUE0_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P48P5Q0MTS_PAGE_48_P5_QUEUE0_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P48P5Q0MTS_P48P5Q0MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P48P5Q0MTS_P48P5Q0MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P48P6Q0MTS_TYPE;
#define SWITCH_P48P6Q0MTS_PAGE_48_P6_QUEUE0_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P48P6Q0MTS_PAGE_48_P6_QUEUE0_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P48P6Q0MTS_P48P6Q0MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P48P6Q0MTS_P48P6Q0MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P48P7Q0MTS_TYPE;
#define SWITCH_P48P7Q0MTS_PAGE_48_P7_QUEUE0_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P48P7Q0MTS_PAGE_48_P7_QUEUE0_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P48P7Q0MTS_P48P7Q0MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P48P7Q0MTS_P48P7Q0MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P48IQ0MTS_TYPE;
#define SWITCH_P48IQ0MTS_PAGE_48_IMP_QUEUE0_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P48IQ0MTS_PAGE_48_IMP_QUEUE0_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P48IQ0MTS_P48IQ0MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P48IQ0MTS_P48IQ0MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P48P0Q0SS_TYPE;
#define SWITCH_P48P0Q0SS_P48P0Q0SSIPF_MASK (0x80000000UL)
#define SWITCH_P48P0Q0SS_P48P0Q0SSIPF_SHIFT (31UL)
#define SWITCH_P48P0Q0SS_PAGE_48_P0_QUEUE0_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P48P0Q0SS_PAGE_48_P0_QUEUE0_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P48P0Q0SS_PAGE_48_P0_QUEUE0_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P48P0Q0SS_PAGE_48_P0_QUEUE0_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P48P1Q0SS_TYPE;
#define SWITCH_P48P1Q0SS_P48P1Q0SSIPF_MASK (0x80000000UL)
#define SWITCH_P48P1Q0SS_P48P1Q0SSIPF_SHIFT (31UL)
#define SWITCH_P48P1Q0SS_PAGE_48_P1_QUEUE0_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P48P1Q0SS_PAGE_48_P1_QUEUE0_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P48P1Q0SS_PAGE_48_P1_QUEUE0_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P48P1Q0SS_PAGE_48_P1_QUEUE0_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P48P2Q0SS_TYPE;
#define SWITCH_P48P2Q0SS_P48P2Q0SSIPF_MASK (0x80000000UL)
#define SWITCH_P48P2Q0SS_P48P2Q0SSIPF_SHIFT (31UL)
#define SWITCH_P48P2Q0SS_PAGE_48_P2_QUEUE0_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P48P2Q0SS_PAGE_48_P2_QUEUE0_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P48P2Q0SS_PAGE_48_P2_QUEUE0_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P48P2Q0SS_PAGE_48_P2_QUEUE0_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P48P3Q0SS_TYPE;
#define SWITCH_P48P3Q0SS_P48P3Q0SSIPF_MASK (0x80000000UL)
#define SWITCH_P48P3Q0SS_P48P3Q0SSIPF_SHIFT (31UL)
#define SWITCH_P48P3Q0SS_PAGE_48_P3_QUEUE0_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P48P3Q0SS_PAGE_48_P3_QUEUE0_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P48P3Q0SS_PAGE_48_P3_QUEUE0_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P48P3Q0SS_PAGE_48_P3_QUEUE0_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P48P4Q0SS_TYPE;
#define SWITCH_P48P4Q0SS_P48P4Q0SSIPF_MASK (0x80000000UL)
#define SWITCH_P48P4Q0SS_P48P4Q0SSIPF_SHIFT (31UL)
#define SWITCH_P48P4Q0SS_PAGE_48_P4_QUEUE0_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P48P4Q0SS_PAGE_48_P4_QUEUE0_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P48P4Q0SS_PAGE_48_P4_QUEUE0_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P48P4Q0SS_PAGE_48_P4_QUEUE0_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P48P5Q0SS_TYPE;
#define SWITCH_P48P5Q0SS_P48P5Q0SSIPF_MASK (0x80000000UL)
#define SWITCH_P48P5Q0SS_P48P5Q0SSIPF_SHIFT (31UL)
#define SWITCH_P48P5Q0SS_PAGE_48_P5_QUEUE0_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P48P5Q0SS_PAGE_48_P5_QUEUE0_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P48P5Q0SS_PAGE_48_P5_QUEUE0_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P48P5Q0SS_PAGE_48_P5_QUEUE0_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P48P6Q0SS_TYPE;
#define SWITCH_P48P6Q0SS_P48P6Q0SSIPF_MASK (0x80000000UL)
#define SWITCH_P48P6Q0SS_P48P6Q0SSIPF_SHIFT (31UL)
#define SWITCH_P48P6Q0SS_PAGE_48_P6_QUEUE0_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P48P6Q0SS_PAGE_48_P6_QUEUE0_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P48P6Q0SS_PAGE_48_P6_QUEUE0_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P48P6Q0SS_PAGE_48_P6_QUEUE0_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P48P7Q0SS_TYPE;
#define SWITCH_P48P7Q0SS_P48P7Q0SSIPF_MASK (0x80000000UL)
#define SWITCH_P48P7Q0SS_P48P7Q0SSIPF_SHIFT (31UL)
#define SWITCH_P48P7Q0SS_PAGE_48_P7_QUEUE0_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P48P7Q0SS_PAGE_48_P7_QUEUE0_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P48P7Q0SS_PAGE_48_P7_QUEUE0_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P48P7Q0SS_PAGE_48_P7_QUEUE0_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P48IQ0SS_TYPE;
#define SWITCH_P48IQ0SS_P48IQ0SSIPF_MASK (0x80000000UL)
#define SWITCH_P48IQ0SS_P48IQ0SSIPF_SHIFT (31UL)
#define SWITCH_P48IQ0SS_PAGE_48_IMP_QUEUE0_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P48IQ0SS_PAGE_48_IMP_QUEUE0_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P48IQ0SS_PAGE_48_IMP_QUEUE0_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P48IQ0SS_PAGE_48_IMP_QUEUE0_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P48P0Q0MPR_TYPE;
#define SWITCH_P48P0Q0MPR_P48P0Q0MPRR_MASK (0xfffc0000UL)
#define SWITCH_P48P0Q0MPR_P48P0Q0MPRR_SHIFT (18UL)
#define SWITCH_P48P0Q0MPR_P48P0Q0MPRMR_MASK (0x3ffffUL)
#define SWITCH_P48P0Q0MPR_P48P0Q0MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P48P1Q0MPR_TYPE;
#define SWITCH_P48P1Q0MPR_P48P1Q0MPRR_MASK (0xfffc0000UL)
#define SWITCH_P48P1Q0MPR_P48P1Q0MPRR_SHIFT (18UL)
#define SWITCH_P48P1Q0MPR_P48P1Q0MPRMR_MASK (0x3ffffUL)
#define SWITCH_P48P1Q0MPR_P48P1Q0MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P48P2Q0MPR_TYPE;
#define SWITCH_P48P2Q0MPR_P48P2Q0MPRR_MASK (0xfffc0000UL)
#define SWITCH_P48P2Q0MPR_P48P2Q0MPRR_SHIFT (18UL)
#define SWITCH_P48P2Q0MPR_P48P2Q0MPRMR_MASK (0x3ffffUL)
#define SWITCH_P48P2Q0MPR_P48P2Q0MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P48P3Q0MPR_TYPE;
#define SWITCH_P48P3Q0MPR_P48P3Q0MPRR_MASK (0xfffc0000UL)
#define SWITCH_P48P3Q0MPR_P48P3Q0MPRR_SHIFT (18UL)
#define SWITCH_P48P3Q0MPR_P48P3Q0MPRMR_MASK (0x3ffffUL)
#define SWITCH_P48P3Q0MPR_P48P3Q0MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P48P4Q0MPR_TYPE;
#define SWITCH_P48P4Q0MPR_P48P4Q0MPRR_MASK (0xfffc0000UL)
#define SWITCH_P48P4Q0MPR_P48P4Q0MPRR_SHIFT (18UL)
#define SWITCH_P48P4Q0MPR_P48P4Q0MPRMR_MASK (0x3ffffUL)
#define SWITCH_P48P4Q0MPR_P48P4Q0MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P48P5Q0MPR_TYPE;
#define SWITCH_P48P5Q0MPR_P48P5Q0MPRR_MASK (0xfffc0000UL)
#define SWITCH_P48P5Q0MPR_P48P5Q0MPRR_SHIFT (18UL)
#define SWITCH_P48P5Q0MPR_P48P5Q0MPRMR_MASK (0x3ffffUL)
#define SWITCH_P48P5Q0MPR_P48P5Q0MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P48P6Q0MPR_TYPE;
#define SWITCH_P48P6Q0MPR_P48P6Q0MPRR_MASK (0xfffc0000UL)
#define SWITCH_P48P6Q0MPR_P48P6Q0MPRR_SHIFT (18UL)
#define SWITCH_P48P6Q0MPR_P48P6Q0MPRMR_MASK (0x3ffffUL)
#define SWITCH_P48P6Q0MPR_P48P6Q0MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P48P7Q0MPR_TYPE;
#define SWITCH_P48P7Q0MPR_P48P7Q0MPRR_MASK (0xfffc0000UL)
#define SWITCH_P48P7Q0MPR_P48P7Q0MPRR_SHIFT (18UL)
#define SWITCH_P48P7Q0MPR_P48P7Q0MPRMR_MASK (0x3ffffUL)
#define SWITCH_P48P7Q0MPR_P48P7Q0MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P48IQ0MPR_TYPE;
#define SWITCH_P48IQ0MPR_P48IQ0MPRR_MASK (0xfffc0000UL)
#define SWITCH_P48IQ0MPR_P48IQ0MPRR_SHIFT (18UL)
#define SWITCH_P48IQ0MPR_P48IQ0MPRMR_MASK (0x3ffffUL)
#define SWITCH_P48IQ0MPR_P48IQ0MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P48ESQ0CRS0_TYPE;
#define SWITCH_P48ESQ0CRS0_P48ESQ0CRS0ESQ0CRS0_MASK (0xffffffffUL)
#define SWITCH_P48ESQ0CRS0_P48ESQ0CRS0ESQ0CRS0_SHIFT (0UL)




typedef uint32_t SWITCH_P48ESQ0CRS1_TYPE;
#define SWITCH_P48ESQ0CRS1_P48ESQ0CRS1ESQ0CRS1_MASK (0xffffffffUL)
#define SWITCH_P48ESQ0CRS1_P48ESQ0CRS1ESQ0CRS1_SHIFT (0UL)




typedef uint32_t SWITCH_P48P0Q0MPTS_TYPE;
#define SWITCH_P48P0Q0MPTS_P48P0Q0MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P48P0Q0MPTS_P48P0Q0MPTSR_SHIFT (18UL)
#define SWITCH_P48P0Q0MPTS_P48P0Q0MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P48P0Q0MPTS_P48P0Q0MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P48P1Q0MPTS_TYPE;
#define SWITCH_P48P1Q0MPTS_P48P1Q0MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P48P1Q0MPTS_P48P1Q0MPTSR_SHIFT (18UL)
#define SWITCH_P48P1Q0MPTS_P48P1Q0MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P48P1Q0MPTS_P48P1Q0MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P48P2Q0MPTS_TYPE;
#define SWITCH_P48P2Q0MPTS_P48P2Q0MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P48P2Q0MPTS_P48P2Q0MPTSR_SHIFT (18UL)
#define SWITCH_P48P2Q0MPTS_P48P2Q0MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P48P2Q0MPTS_P48P2Q0MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P48P3Q0MPTS_TYPE;
#define SWITCH_P48P3Q0MPTS_P48P3Q0MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P48P3Q0MPTS_P48P3Q0MPTSR_SHIFT (18UL)
#define SWITCH_P48P3Q0MPTS_P48P3Q0MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P48P3Q0MPTS_P48P3Q0MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P48P4Q0MPTS_TYPE;
#define SWITCH_P48P4Q0MPTS_P48P4Q0MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P48P4Q0MPTS_P48P4Q0MPTSR_SHIFT (18UL)
#define SWITCH_P48P4Q0MPTS_P48P4Q0MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P48P4Q0MPTS_P48P4Q0MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P48P5Q0MPTS_TYPE;
#define SWITCH_P48P5Q0MPTS_P48P5Q0MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P48P5Q0MPTS_P48P5Q0MPTSR_SHIFT (18UL)
#define SWITCH_P48P5Q0MPTS_P48P5Q0MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P48P5Q0MPTS_P48P5Q0MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P48P6Q0MPTS_TYPE;
#define SWITCH_P48P6Q0MPTS_P48P6Q0MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P48P6Q0MPTS_P48P6Q0MPTSR_SHIFT (18UL)
#define SWITCH_P48P6Q0MPTS_P48P6Q0MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P48P6Q0MPTS_P48P6Q0MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P48P7Q0MPTS_TYPE;
#define SWITCH_P48P7Q0MPTS_P48P7Q0MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P48P7Q0MPTS_P48P7Q0MPTSR_SHIFT (18UL)
#define SWITCH_P48P7Q0MPTS_P48P7Q0MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P48P7Q0MPTS_P48P7Q0MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P48IQ0MPTS_TYPE;
#define SWITCH_P48IQ0MPTS_P48IQ0MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P48IQ0MPTS_P48IQ0MPTSR_SHIFT (18UL)
#define SWITCH_P48IQ0MPTS_P48IQ0MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P48IQ0MPTS_P48IQ0MPTSMTS_SHIFT (0UL)




typedef uint16_t SWITCH_P48Q0ASM_TYPE;
#define SWITCH_P48Q0ASM_PAGE_48_QUEUE0_AVB_SHAPING_MODE_RESERVED_MASK (0xfe00U)
#define SWITCH_P48Q0ASM_PAGE_48_QUEUE0_AVB_SHAPING_MODE_RESERVED_SHIFT (9U)
#define SWITCH_P48Q0ASM_P48Q0ASMQ0ASM_MASK (0x1ffU)
#define SWITCH_P48Q0ASM_P48Q0ASMQ0ASM_SHIFT (0U)




typedef uint16_t SWITCH_P48Q0SE_TYPE;
#define SWITCH_P48Q0SE_PAGE_48_QUEUE0_SHAPER_ENABLE_RESERVED_MASK (0xfe00U)
#define SWITCH_P48Q0SE_PAGE_48_QUEUE0_SHAPER_ENABLE_RESERVED_SHIFT (9U)
#define SWITCH_P48Q0SE_P48Q0SEQ0SE_MASK (0x1ffU)
#define SWITCH_P48Q0SE_P48Q0SEQ0SE_SHIFT (0U)




typedef uint16_t SWITCH_P48Q0SBCS_TYPE;
#define SWITCH_P48Q0SBCS_P48Q0SBCSR_MASK (0xfe00U)
#define SWITCH_P48Q0SBCS_P48Q0SBCSR_SHIFT (9U)
#define SWITCH_P48Q0SBCS_P48Q0SBCSQ0SBCS_MASK (0x1ffU)
#define SWITCH_P48Q0SBCS_P48Q0SBCSQ0SBCS_SHIFT (0U)




typedef uint16_t SWITCH_P48Q0SB_TYPE;
#define SWITCH_P48Q0SB_PAGE_48_QUEUE0_SHAPER_BLOCKING_RESERVED_MASK (0xfe00U)
#define SWITCH_P48Q0SB_PAGE_48_QUEUE0_SHAPER_BLOCKING_RESERVED_SHIFT (9U)
#define SWITCH_P48Q0SB_P48Q0SBQ0SB_MASK (0x1ffU)
#define SWITCH_P48Q0SB_P48Q0SBQ0SB_SHIFT (0U)




typedef uint32_t SWITCH_P49P0Q1MR_TYPE;
#define SWITCH_P49P0Q1MR_PAGE_49_P0_QUEUE1_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P49P0Q1MR_PAGE_49_P0_QUEUE1_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P49P0Q1MR_P49P0Q1MRMR_MASK (0x3ffffUL)
#define SWITCH_P49P0Q1MR_P49P0Q1MRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P49P1Q1MR_TYPE;
#define SWITCH_P49P1Q1MR_PAGE_49_P1_QUEUE1_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P49P1Q1MR_PAGE_49_P1_QUEUE1_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P49P1Q1MR_P49P1Q1MRMR_MASK (0x3ffffUL)
#define SWITCH_P49P1Q1MR_P49P1Q1MRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P49P2Q1MR_TYPE;
#define SWITCH_P49P2Q1MR_PAGE_49_P2_QUEUE1_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P49P2Q1MR_PAGE_49_P2_QUEUE1_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P49P2Q1MR_P49P2Q1MRMR_MASK (0x3ffffUL)
#define SWITCH_P49P2Q1MR_P49P2Q1MRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P49P3Q1MR_TYPE;
#define SWITCH_P49P3Q1MR_PAGE_49_P3_QUEUE1_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P49P3Q1MR_PAGE_49_P3_QUEUE1_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P49P3Q1MR_P49P3Q1MRMR_MASK (0x3ffffUL)
#define SWITCH_P49P3Q1MR_P49P3Q1MRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P49P4Q1MR_TYPE;
#define SWITCH_P49P4Q1MR_PAGE_49_P4_QUEUE1_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P49P4Q1MR_PAGE_49_P4_QUEUE1_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P49P4Q1MR_P49P4Q1MRMR_MASK (0x3ffffUL)
#define SWITCH_P49P4Q1MR_P49P4Q1MRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P49P5Q1MR_TYPE;
#define SWITCH_P49P5Q1MR_PAGE_49_P5_QUEUE1_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P49P5Q1MR_PAGE_49_P5_QUEUE1_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P49P5Q1MR_P49P5Q1MRMR_MASK (0x3ffffUL)
#define SWITCH_P49P5Q1MR_P49P5Q1MRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P49P6Q1MR_TYPE;
#define SWITCH_P49P6Q1MR_PAGE_49_P6_QUEUE1_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P49P6Q1MR_PAGE_49_P6_QUEUE1_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P49P6Q1MR_P49P6Q1MRMR_MASK (0x3ffffUL)
#define SWITCH_P49P6Q1MR_P49P6Q1MRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P49P7Q1MR_TYPE;
#define SWITCH_P49P7Q1MR_PAGE_49_P7_QUEUE1_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P49P7Q1MR_PAGE_49_P7_QUEUE1_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P49P7Q1MR_P49P7Q1MRMR_MASK (0x3ffffUL)
#define SWITCH_P49P7Q1MR_P49P7Q1MRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P49IQ1MR_TYPE;
#define SWITCH_P49IQ1MR_PAGE_49_IMP_QUEUE1_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P49IQ1MR_PAGE_49_IMP_QUEUE1_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P49IQ1MR_P49IQ1MRMR_MASK (0x3ffffUL)
#define SWITCH_P49IQ1MR_P49IQ1MRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P49P0Q1MTS_TYPE;
#define SWITCH_P49P0Q1MTS_PAGE_49_P0_QUEUE1_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P49P0Q1MTS_PAGE_49_P0_QUEUE1_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P49P0Q1MTS_P49P0Q1MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P49P0Q1MTS_P49P0Q1MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P49P1Q1MTS_TYPE;
#define SWITCH_P49P1Q1MTS_PAGE_49_P1_QUEUE1_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P49P1Q1MTS_PAGE_49_P1_QUEUE1_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P49P1Q1MTS_P49P1Q1MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P49P1Q1MTS_P49P1Q1MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P49P2Q1MTS_TYPE;
#define SWITCH_P49P2Q1MTS_PAGE_49_P2_QUEUE1_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P49P2Q1MTS_PAGE_49_P2_QUEUE1_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P49P2Q1MTS_P49P2Q1MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P49P2Q1MTS_P49P2Q1MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P49P3Q1MTS_TYPE;
#define SWITCH_P49P3Q1MTS_PAGE_49_P3_QUEUE1_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P49P3Q1MTS_PAGE_49_P3_QUEUE1_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P49P3Q1MTS_P49P3Q1MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P49P3Q1MTS_P49P3Q1MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P49P4Q1MTS_TYPE;
#define SWITCH_P49P4Q1MTS_PAGE_49_P4_QUEUE1_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P49P4Q1MTS_PAGE_49_P4_QUEUE1_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P49P4Q1MTS_P49P4Q1MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P49P4Q1MTS_P49P4Q1MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P49P5Q1MTS_TYPE;
#define SWITCH_P49P5Q1MTS_PAGE_49_P5_QUEUE1_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P49P5Q1MTS_PAGE_49_P5_QUEUE1_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P49P5Q1MTS_P49P5Q1MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P49P5Q1MTS_P49P5Q1MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P49P6Q1MTS_TYPE;
#define SWITCH_P49P6Q1MTS_PAGE_49_P6_QUEUE1_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P49P6Q1MTS_PAGE_49_P6_QUEUE1_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P49P6Q1MTS_P49P6Q1MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P49P6Q1MTS_P49P6Q1MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P49P7Q1MTS_TYPE;
#define SWITCH_P49P7Q1MTS_PAGE_49_P7_QUEUE1_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P49P7Q1MTS_PAGE_49_P7_QUEUE1_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P49P7Q1MTS_P49P7Q1MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P49P7Q1MTS_P49P7Q1MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P49IQ1MTS_TYPE;
#define SWITCH_P49IQ1MTS_PAGE_49_IMP_QUEUE1_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P49IQ1MTS_PAGE_49_IMP_QUEUE1_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P49IQ1MTS_P49IQ1MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P49IQ1MTS_P49IQ1MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P49P0Q1SS_TYPE;
#define SWITCH_P49P0Q1SS_P49P0Q1SSIPF_MASK (0x80000000UL)
#define SWITCH_P49P0Q1SS_P49P0Q1SSIPF_SHIFT (31UL)
#define SWITCH_P49P0Q1SS_PAGE_49_P0_QUEUE1_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P49P0Q1SS_PAGE_49_P0_QUEUE1_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P49P0Q1SS_PAGE_49_P0_QUEUE1_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P49P0Q1SS_PAGE_49_P0_QUEUE1_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P49P1Q1SS_TYPE;
#define SWITCH_P49P1Q1SS_P49P1Q1SSIPF_MASK (0x80000000UL)
#define SWITCH_P49P1Q1SS_P49P1Q1SSIPF_SHIFT (31UL)
#define SWITCH_P49P1Q1SS_PAGE_49_P1_QUEUE1_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P49P1Q1SS_PAGE_49_P1_QUEUE1_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P49P1Q1SS_PAGE_49_P1_QUEUE1_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P49P1Q1SS_PAGE_49_P1_QUEUE1_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P49P2Q1SS_TYPE;
#define SWITCH_P49P2Q1SS_P49P2Q1SSIPF_MASK (0x80000000UL)
#define SWITCH_P49P2Q1SS_P49P2Q1SSIPF_SHIFT (31UL)
#define SWITCH_P49P2Q1SS_PAGE_49_P2_QUEUE1_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P49P2Q1SS_PAGE_49_P2_QUEUE1_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P49P2Q1SS_PAGE_49_P2_QUEUE1_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P49P2Q1SS_PAGE_49_P2_QUEUE1_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P49P3Q1SS_TYPE;
#define SWITCH_P49P3Q1SS_P49P3Q1SSIPF_MASK (0x80000000UL)
#define SWITCH_P49P3Q1SS_P49P3Q1SSIPF_SHIFT (31UL)
#define SWITCH_P49P3Q1SS_PAGE_49_P3_QUEUE1_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P49P3Q1SS_PAGE_49_P3_QUEUE1_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P49P3Q1SS_PAGE_49_P3_QUEUE1_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P49P3Q1SS_PAGE_49_P3_QUEUE1_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P49P4Q1SS_TYPE;
#define SWITCH_P49P4Q1SS_P49P4Q1SSIPF_MASK (0x80000000UL)
#define SWITCH_P49P4Q1SS_P49P4Q1SSIPF_SHIFT (31UL)
#define SWITCH_P49P4Q1SS_PAGE_49_P4_QUEUE1_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P49P4Q1SS_PAGE_49_P4_QUEUE1_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P49P4Q1SS_PAGE_49_P4_QUEUE1_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P49P4Q1SS_PAGE_49_P4_QUEUE1_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P49P5Q1SS_TYPE;
#define SWITCH_P49P5Q1SS_P49P5Q1SSIPF_MASK (0x80000000UL)
#define SWITCH_P49P5Q1SS_P49P5Q1SSIPF_SHIFT (31UL)
#define SWITCH_P49P5Q1SS_PAGE_49_P5_QUEUE1_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P49P5Q1SS_PAGE_49_P5_QUEUE1_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P49P5Q1SS_PAGE_49_P5_QUEUE1_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P49P5Q1SS_PAGE_49_P5_QUEUE1_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P49P6Q1SS_TYPE;
#define SWITCH_P49P6Q1SS_P49P6Q1SSIPF_MASK (0x80000000UL)
#define SWITCH_P49P6Q1SS_P49P6Q1SSIPF_SHIFT (31UL)
#define SWITCH_P49P6Q1SS_PAGE_49_P6_QUEUE1_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P49P6Q1SS_PAGE_49_P6_QUEUE1_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P49P6Q1SS_PAGE_49_P6_QUEUE1_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P49P6Q1SS_PAGE_49_P6_QUEUE1_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P49P7Q1SS_TYPE;
#define SWITCH_P49P7Q1SS_P49P7Q1SSIPF_MASK (0x80000000UL)
#define SWITCH_P49P7Q1SS_P49P7Q1SSIPF_SHIFT (31UL)
#define SWITCH_P49P7Q1SS_PAGE_49_P7_QUEUE1_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P49P7Q1SS_PAGE_49_P7_QUEUE1_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P49P7Q1SS_PAGE_49_P7_QUEUE1_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P49P7Q1SS_PAGE_49_P7_QUEUE1_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P49IQ1SS_TYPE;
#define SWITCH_P49IQ1SS_P49IQ1SSIPF_MASK (0x80000000UL)
#define SWITCH_P49IQ1SS_P49IQ1SSIPF_SHIFT (31UL)
#define SWITCH_P49IQ1SS_PAGE_49_IMP_QUEUE1_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P49IQ1SS_PAGE_49_IMP_QUEUE1_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P49IQ1SS_PAGE_49_IMP_QUEUE1_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P49IQ1SS_PAGE_49_IMP_QUEUE1_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P49P0Q1MPR_TYPE;
#define SWITCH_P49P0Q1MPR_P49P0Q1MPRR_MASK (0xfffc0000UL)
#define SWITCH_P49P0Q1MPR_P49P0Q1MPRR_SHIFT (18UL)
#define SWITCH_P49P0Q1MPR_P49P0Q1MPRMR_MASK (0x3ffffUL)
#define SWITCH_P49P0Q1MPR_P49P0Q1MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P49P1Q1MPR_TYPE;
#define SWITCH_P49P1Q1MPR_P49P1Q1MPRR_MASK (0xfffc0000UL)
#define SWITCH_P49P1Q1MPR_P49P1Q1MPRR_SHIFT (18UL)
#define SWITCH_P49P1Q1MPR_P49P1Q1MPRMR_MASK (0x3ffffUL)
#define SWITCH_P49P1Q1MPR_P49P1Q1MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P49P2Q1MPR_TYPE;
#define SWITCH_P49P2Q1MPR_P49P2Q1MPRR_MASK (0xfffc0000UL)
#define SWITCH_P49P2Q1MPR_P49P2Q1MPRR_SHIFT (18UL)
#define SWITCH_P49P2Q1MPR_P49P2Q1MPRMR_MASK (0x3ffffUL)
#define SWITCH_P49P2Q1MPR_P49P2Q1MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P49P3Q1MPR_TYPE;
#define SWITCH_P49P3Q1MPR_P49P3Q1MPRR_MASK (0xfffc0000UL)
#define SWITCH_P49P3Q1MPR_P49P3Q1MPRR_SHIFT (18UL)
#define SWITCH_P49P3Q1MPR_P49P3Q1MPRMR_MASK (0x3ffffUL)
#define SWITCH_P49P3Q1MPR_P49P3Q1MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P49P4Q1MPR_TYPE;
#define SWITCH_P49P4Q1MPR_P49P4Q1MPRR_MASK (0xfffc0000UL)
#define SWITCH_P49P4Q1MPR_P49P4Q1MPRR_SHIFT (18UL)
#define SWITCH_P49P4Q1MPR_P49P4Q1MPRMR_MASK (0x3ffffUL)
#define SWITCH_P49P4Q1MPR_P49P4Q1MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P49P5Q1MPR_TYPE;
#define SWITCH_P49P5Q1MPR_P49P5Q1MPRR_MASK (0xfffc0000UL)
#define SWITCH_P49P5Q1MPR_P49P5Q1MPRR_SHIFT (18UL)
#define SWITCH_P49P5Q1MPR_P49P5Q1MPRMR_MASK (0x3ffffUL)
#define SWITCH_P49P5Q1MPR_P49P5Q1MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P49P6Q1MPR_TYPE;
#define SWITCH_P49P6Q1MPR_P49P6Q1MPRR_MASK (0xfffc0000UL)
#define SWITCH_P49P6Q1MPR_P49P6Q1MPRR_SHIFT (18UL)
#define SWITCH_P49P6Q1MPR_P49P6Q1MPRMR_MASK (0x3ffffUL)
#define SWITCH_P49P6Q1MPR_P49P6Q1MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P49P7Q1MPR_TYPE;
#define SWITCH_P49P7Q1MPR_P49P7Q1MPRR_MASK (0xfffc0000UL)
#define SWITCH_P49P7Q1MPR_P49P7Q1MPRR_SHIFT (18UL)
#define SWITCH_P49P7Q1MPR_P49P7Q1MPRMR_MASK (0x3ffffUL)
#define SWITCH_P49P7Q1MPR_P49P7Q1MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P49IQ1MPR_TYPE;
#define SWITCH_P49IQ1MPR_P49IQ1MPRR_MASK (0xfffc0000UL)
#define SWITCH_P49IQ1MPR_P49IQ1MPRR_SHIFT (18UL)
#define SWITCH_P49IQ1MPR_P49IQ1MPRMR_MASK (0x3ffffUL)
#define SWITCH_P49IQ1MPR_P49IQ1MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P49ESQ1CRS0_TYPE;
#define SWITCH_P49ESQ1CRS0_P49ESQ1CRS0ESQ1CRS0_MASK (0xffffffffUL)
#define SWITCH_P49ESQ1CRS0_P49ESQ1CRS0ESQ1CRS0_SHIFT (0UL)




typedef uint32_t SWITCH_P49ESQ1CRS1_TYPE;
#define SWITCH_P49ESQ1CRS1_P49ESQ1CRS1ESQ1CRS1_MASK (0xffffffffUL)
#define SWITCH_P49ESQ1CRS1_P49ESQ1CRS1ESQ1CRS1_SHIFT (0UL)




typedef uint32_t SWITCH_P49P0Q1MPTS_TYPE;
#define SWITCH_P49P0Q1MPTS_P49P0Q1MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P49P0Q1MPTS_P49P0Q1MPTSR_SHIFT (18UL)
#define SWITCH_P49P0Q1MPTS_P49P0Q1MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P49P0Q1MPTS_P49P0Q1MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P49P1Q1MPTS_TYPE;
#define SWITCH_P49P1Q1MPTS_P49P1Q1MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P49P1Q1MPTS_P49P1Q1MPTSR_SHIFT (18UL)
#define SWITCH_P49P1Q1MPTS_P49P1Q1MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P49P1Q1MPTS_P49P1Q1MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P49P2Q1MPTS_TYPE;
#define SWITCH_P49P2Q1MPTS_P49P2Q1MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P49P2Q1MPTS_P49P2Q1MPTSR_SHIFT (18UL)
#define SWITCH_P49P2Q1MPTS_P49P2Q1MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P49P2Q1MPTS_P49P2Q1MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P49P3Q1MPTS_TYPE;
#define SWITCH_P49P3Q1MPTS_P49P3Q1MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P49P3Q1MPTS_P49P3Q1MPTSR_SHIFT (18UL)
#define SWITCH_P49P3Q1MPTS_P49P3Q1MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P49P3Q1MPTS_P49P3Q1MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P49P4Q1MPTS_TYPE;
#define SWITCH_P49P4Q1MPTS_P49P4Q1MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P49P4Q1MPTS_P49P4Q1MPTSR_SHIFT (18UL)
#define SWITCH_P49P4Q1MPTS_P49P4Q1MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P49P4Q1MPTS_P49P4Q1MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P49P5Q1MPTS_TYPE;
#define SWITCH_P49P5Q1MPTS_P49P5Q1MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P49P5Q1MPTS_P49P5Q1MPTSR_SHIFT (18UL)
#define SWITCH_P49P5Q1MPTS_P49P5Q1MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P49P5Q1MPTS_P49P5Q1MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P49P6Q1MPTS_TYPE;
#define SWITCH_P49P6Q1MPTS_P49P6Q1MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P49P6Q1MPTS_P49P6Q1MPTSR_SHIFT (18UL)
#define SWITCH_P49P6Q1MPTS_P49P6Q1MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P49P6Q1MPTS_P49P6Q1MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P49P7Q1MPTS_TYPE;
#define SWITCH_P49P7Q1MPTS_P49P7Q1MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P49P7Q1MPTS_P49P7Q1MPTSR_SHIFT (18UL)
#define SWITCH_P49P7Q1MPTS_P49P7Q1MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P49P7Q1MPTS_P49P7Q1MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P49IQ1MPTS_TYPE;
#define SWITCH_P49IQ1MPTS_P49IQ1MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P49IQ1MPTS_P49IQ1MPTSR_SHIFT (18UL)
#define SWITCH_P49IQ1MPTS_P49IQ1MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P49IQ1MPTS_P49IQ1MPTSMTS_SHIFT (0UL)




typedef uint16_t SWITCH_P49Q1ASM_TYPE;
#define SWITCH_P49Q1ASM_PAGE_49_QUEUE1_AVB_SHAPING_MODE_RESERVED_MASK (0xfe00U)
#define SWITCH_P49Q1ASM_PAGE_49_QUEUE1_AVB_SHAPING_MODE_RESERVED_SHIFT (9U)
#define SWITCH_P49Q1ASM_P49Q1ASMQ1ASM_MASK (0x1ffU)
#define SWITCH_P49Q1ASM_P49Q1ASMQ1ASM_SHIFT (0U)




typedef uint16_t SWITCH_P49Q1SE_TYPE;
#define SWITCH_P49Q1SE_PAGE_49_QUEUE1_SHAPER_ENABLE_RESERVED_MASK (0xfe00U)
#define SWITCH_P49Q1SE_PAGE_49_QUEUE1_SHAPER_ENABLE_RESERVED_SHIFT (9U)
#define SWITCH_P49Q1SE_P49Q1SEQ1SE_MASK (0x1ffU)
#define SWITCH_P49Q1SE_P49Q1SEQ1SE_SHIFT (0U)




typedef uint16_t SWITCH_P49Q1SBCS_TYPE;
#define SWITCH_P49Q1SBCS_P49Q1SBCSR_MASK (0xfe00U)
#define SWITCH_P49Q1SBCS_P49Q1SBCSR_SHIFT (9U)
#define SWITCH_P49Q1SBCS_P49Q1SBCSQ1SBCS_MASK (0x1ffU)
#define SWITCH_P49Q1SBCS_P49Q1SBCSQ1SBCS_SHIFT (0U)




typedef uint16_t SWITCH_P49Q1SB_TYPE;
#define SWITCH_P49Q1SB_PAGE_49_QUEUE1_SHAPER_BLOCKING_RESERVED_MASK (0xfe00U)
#define SWITCH_P49Q1SB_PAGE_49_QUEUE1_SHAPER_BLOCKING_RESERVED_SHIFT (9U)
#define SWITCH_P49Q1SB_P49Q1SBQ1SB_MASK (0x1ffU)
#define SWITCH_P49Q1SB_P49Q1SBQ1SB_SHIFT (0U)




typedef uint32_t SWITCH_P4P0Q2MR_TYPE;
#define SWITCH_P4P0Q2MR_PAGE_4A_P0_QUEUE2_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P0Q2MR_PAGE_4A_P0_QUEUE2_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P0Q2MR_PAGE_4A_P0_QUEUE2_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P0Q2MR_PAGE_4A_P0_QUEUE2_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P1Q2MR_TYPE;
#define SWITCH_P4P1Q2MR_PAGE_4A_P1_QUEUE2_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P1Q2MR_PAGE_4A_P1_QUEUE2_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P1Q2MR_PAGE_4A_P1_QUEUE2_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P1Q2MR_PAGE_4A_P1_QUEUE2_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P2Q2MR_TYPE;
#define SWITCH_P4P2Q2MR_PAGE_4A_P2_QUEUE2_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P2Q2MR_PAGE_4A_P2_QUEUE2_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P2Q2MR_PAGE_4A_P2_QUEUE2_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P2Q2MR_PAGE_4A_P2_QUEUE2_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P3Q2MR_TYPE;
#define SWITCH_P4P3Q2MR_PAGE_4A_P3_QUEUE2_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P3Q2MR_PAGE_4A_P3_QUEUE2_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P3Q2MR_PAGE_4A_P3_QUEUE2_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P3Q2MR_PAGE_4A_P3_QUEUE2_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P4Q2MR_TYPE;
#define SWITCH_P4P4Q2MR_PAGE_4A_P4_QUEUE2_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P4Q2MR_PAGE_4A_P4_QUEUE2_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P4Q2MR_PAGE_4A_P4_QUEUE2_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P4Q2MR_PAGE_4A_P4_QUEUE2_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P5Q2MR_TYPE;
#define SWITCH_P4P5Q2MR_PAGE_4A_P5_QUEUE2_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P5Q2MR_PAGE_4A_P5_QUEUE2_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P5Q2MR_PAGE_4A_P5_QUEUE2_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P5Q2MR_PAGE_4A_P5_QUEUE2_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P6Q2MR_TYPE;
#define SWITCH_P4P6Q2MR_PAGE_4A_P6_QUEUE2_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P6Q2MR_PAGE_4A_P6_QUEUE2_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P6Q2MR_PAGE_4A_P6_QUEUE2_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P6Q2MR_PAGE_4A_P6_QUEUE2_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P7Q2MR_TYPE;
#define SWITCH_P4P7Q2MR_PAGE_4A_P7_QUEUE2_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P7Q2MR_PAGE_4A_P7_QUEUE2_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P7Q2MR_PAGE_4A_P7_QUEUE2_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P7Q2MR_PAGE_4A_P7_QUEUE2_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4IQ2MR_TYPE;
#define SWITCH_P4IQ2MR_PAGE_4A_IMP_QUEUE2_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4IQ2MR_PAGE_4A_IMP_QUEUE2_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4IQ2MR_PAGE_4A_IMP_QUEUE2_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4IQ2MR_PAGE_4A_IMP_QUEUE2_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P0Q2MTS_TYPE;
#define SWITCH_P4P0Q2MTS_PAGE_4A_P0_QUEUE2_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P0Q2MTS_PAGE_4A_P0_QUEUE2_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P0Q2MTS_P4P0Q2MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P0Q2MTS_P4P0Q2MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P1Q2MTS_TYPE;
#define SWITCH_P4P1Q2MTS_PAGE_4A_P1_QUEUE2_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P1Q2MTS_PAGE_4A_P1_QUEUE2_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P1Q2MTS_P4P1Q2MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P1Q2MTS_P4P1Q2MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P2Q2MTS_TYPE;
#define SWITCH_P4P2Q2MTS_PAGE_4A_P2_QUEUE2_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P2Q2MTS_PAGE_4A_P2_QUEUE2_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P2Q2MTS_P4P2Q2MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P2Q2MTS_P4P2Q2MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P3Q2MTS_TYPE;
#define SWITCH_P4P3Q2MTS_PAGE_4A_P3_QUEUE2_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P3Q2MTS_PAGE_4A_P3_QUEUE2_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P3Q2MTS_P4P3Q2MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P3Q2MTS_P4P3Q2MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P4Q2MTS_TYPE;
#define SWITCH_P4P4Q2MTS_PAGE_4A_P4_QUEUE2_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P4Q2MTS_PAGE_4A_P4_QUEUE2_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P4Q2MTS_P4P4Q2MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P4Q2MTS_P4P4Q2MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P5Q2MTS_TYPE;
#define SWITCH_P4P5Q2MTS_PAGE_4A_P5_QUEUE2_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P5Q2MTS_PAGE_4A_P5_QUEUE2_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P5Q2MTS_P4P5Q2MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P5Q2MTS_P4P5Q2MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P6Q2MTS_TYPE;
#define SWITCH_P4P6Q2MTS_PAGE_4A_P6_QUEUE2_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P6Q2MTS_PAGE_4A_P6_QUEUE2_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P6Q2MTS_P4P6Q2MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P6Q2MTS_P4P6Q2MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P7Q2MTS_TYPE;
#define SWITCH_P4P7Q2MTS_PAGE_4A_P7_QUEUE2_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P7Q2MTS_PAGE_4A_P7_QUEUE2_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P7Q2MTS_P4P7Q2MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P7Q2MTS_P4P7Q2MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4IQ2MTS_TYPE;
#define SWITCH_P4IQ2MTS_PAGE_4A_IMP_QUEUE2_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4IQ2MTS_PAGE_4A_IMP_QUEUE2_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4IQ2MTS_P4IQ2MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4IQ2MTS_P4IQ2MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P0Q2SS_TYPE;
#define SWITCH_P4P0Q2SS_P4P0Q2SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P0Q2SS_P4P0Q2SSIPF_SHIFT (31UL)
#define SWITCH_P4P0Q2SS_PAGE_4A_P0_QUEUE2_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P0Q2SS_PAGE_4A_P0_QUEUE2_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P0Q2SS_PAGE_4A_P0_QUEUE2_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P0Q2SS_PAGE_4A_P0_QUEUE2_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P1Q2SS_TYPE;
#define SWITCH_P4P1Q2SS_P4P1Q2SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P1Q2SS_P4P1Q2SSIPF_SHIFT (31UL)
#define SWITCH_P4P1Q2SS_PAGE_4A_P1_QUEUE2_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P1Q2SS_PAGE_4A_P1_QUEUE2_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P1Q2SS_PAGE_4A_P1_QUEUE2_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P1Q2SS_PAGE_4A_P1_QUEUE2_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P2Q2SS_TYPE;
#define SWITCH_P4P2Q2SS_P4P2Q2SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P2Q2SS_P4P2Q2SSIPF_SHIFT (31UL)
#define SWITCH_P4P2Q2SS_PAGE_4A_P2_QUEUE2_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P2Q2SS_PAGE_4A_P2_QUEUE2_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P2Q2SS_PAGE_4A_P2_QUEUE2_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P2Q2SS_PAGE_4A_P2_QUEUE2_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P3Q2SS_TYPE;
#define SWITCH_P4P3Q2SS_P4P3Q2SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P3Q2SS_P4P3Q2SSIPF_SHIFT (31UL)
#define SWITCH_P4P3Q2SS_PAGE_4A_P3_QUEUE2_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P3Q2SS_PAGE_4A_P3_QUEUE2_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P3Q2SS_PAGE_4A_P3_QUEUE2_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P3Q2SS_PAGE_4A_P3_QUEUE2_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P4Q2SS_TYPE;
#define SWITCH_P4P4Q2SS_P4P4Q2SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P4Q2SS_P4P4Q2SSIPF_SHIFT (31UL)
#define SWITCH_P4P4Q2SS_PAGE_4A_P4_QUEUE2_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P4Q2SS_PAGE_4A_P4_QUEUE2_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P4Q2SS_PAGE_4A_P4_QUEUE2_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P4Q2SS_PAGE_4A_P4_QUEUE2_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P5Q2SS_TYPE;
#define SWITCH_P4P5Q2SS_P4P5Q2SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P5Q2SS_P4P5Q2SSIPF_SHIFT (31UL)
#define SWITCH_P4P5Q2SS_PAGE_4A_P5_QUEUE2_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P5Q2SS_PAGE_4A_P5_QUEUE2_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P5Q2SS_PAGE_4A_P5_QUEUE2_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P5Q2SS_PAGE_4A_P5_QUEUE2_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P6Q2SS_TYPE;
#define SWITCH_P4P6Q2SS_P4P6Q2SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P6Q2SS_P4P6Q2SSIPF_SHIFT (31UL)
#define SWITCH_P4P6Q2SS_PAGE_4A_P6_QUEUE2_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P6Q2SS_PAGE_4A_P6_QUEUE2_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P6Q2SS_PAGE_4A_P6_QUEUE2_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P6Q2SS_PAGE_4A_P6_QUEUE2_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P7Q2SS_TYPE;
#define SWITCH_P4P7Q2SS_P4P7Q2SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P7Q2SS_P4P7Q2SSIPF_SHIFT (31UL)
#define SWITCH_P4P7Q2SS_PAGE_4A_P7_QUEUE2_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P7Q2SS_PAGE_4A_P7_QUEUE2_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P7Q2SS_PAGE_4A_P7_QUEUE2_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P7Q2SS_PAGE_4A_P7_QUEUE2_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4IQ2SS_TYPE;
#define SWITCH_P4IQ2SS_P4IQ2SSIPF_MASK (0x80000000UL)
#define SWITCH_P4IQ2SS_P4IQ2SSIPF_SHIFT (31UL)
#define SWITCH_P4IQ2SS_PAGE_4A_IMP_QUEUE2_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4IQ2SS_PAGE_4A_IMP_QUEUE2_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4IQ2SS_PAGE_4A_IMP_QUEUE2_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4IQ2SS_PAGE_4A_IMP_QUEUE2_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P0Q2MPR_TYPE;
#define SWITCH_P4P0Q2MPR_P4P0Q2MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P0Q2MPR_P4P0Q2MPRR_SHIFT (18UL)
#define SWITCH_P4P0Q2MPR_P4P0Q2MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P0Q2MPR_P4P0Q2MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P1Q2MPR_TYPE;
#define SWITCH_P4P1Q2MPR_P4P1Q2MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P1Q2MPR_P4P1Q2MPRR_SHIFT (18UL)
#define SWITCH_P4P1Q2MPR_P4P1Q2MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P1Q2MPR_P4P1Q2MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P2Q2MPR_TYPE;
#define SWITCH_P4P2Q2MPR_P4P2Q2MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P2Q2MPR_P4P2Q2MPRR_SHIFT (18UL)
#define SWITCH_P4P2Q2MPR_P4P2Q2MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P2Q2MPR_P4P2Q2MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P3Q2MPR_TYPE;
#define SWITCH_P4P3Q2MPR_P4P3Q2MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P3Q2MPR_P4P3Q2MPRR_SHIFT (18UL)
#define SWITCH_P4P3Q2MPR_P4P3Q2MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P3Q2MPR_P4P3Q2MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P4Q2MPR_TYPE;
#define SWITCH_P4P4Q2MPR_P4P4Q2MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P4Q2MPR_P4P4Q2MPRR_SHIFT (18UL)
#define SWITCH_P4P4Q2MPR_P4P4Q2MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P4Q2MPR_P4P4Q2MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P5Q2MPR_TYPE;
#define SWITCH_P4P5Q2MPR_P4P5Q2MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P5Q2MPR_P4P5Q2MPRR_SHIFT (18UL)
#define SWITCH_P4P5Q2MPR_P4P5Q2MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P5Q2MPR_P4P5Q2MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P6Q2MPR_TYPE;
#define SWITCH_P4P6Q2MPR_P4P6Q2MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P6Q2MPR_P4P6Q2MPRR_SHIFT (18UL)
#define SWITCH_P4P6Q2MPR_P4P6Q2MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P6Q2MPR_P4P6Q2MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P7Q2MPR_TYPE;
#define SWITCH_P4P7Q2MPR_P4P7Q2MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P7Q2MPR_P4P7Q2MPRR_SHIFT (18UL)
#define SWITCH_P4P7Q2MPR_P4P7Q2MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P7Q2MPR_P4P7Q2MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4IQ2MPR_TYPE;
#define SWITCH_P4IQ2MPR_P4IQ2MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4IQ2MPR_P4IQ2MPRR_SHIFT (18UL)
#define SWITCH_P4IQ2MPR_P4IQ2MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4IQ2MPR_P4IQ2MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4ESQ2CRS0_TYPE;
#define SWITCH_P4ESQ2CRS0_P4ESQ2CRS0ESQ2CRS0_MASK (0xffffffffUL)
#define SWITCH_P4ESQ2CRS0_P4ESQ2CRS0ESQ2CRS0_SHIFT (0UL)




typedef uint32_t SWITCH_P4ESQ2CRS1_TYPE;
#define SWITCH_P4ESQ2CRS1_P4ESQ2CRS1ESQ2CRS1_MASK (0xffffffffUL)
#define SWITCH_P4ESQ2CRS1_P4ESQ2CRS1ESQ2CRS1_SHIFT (0UL)




typedef uint32_t SWITCH_P4P0Q2MPTS_TYPE;
#define SWITCH_P4P0Q2MPTS_P4P0Q2MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P0Q2MPTS_P4P0Q2MPTSR_SHIFT (18UL)
#define SWITCH_P4P0Q2MPTS_P4P0Q2MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P0Q2MPTS_P4P0Q2MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P1Q2MPTS_TYPE;
#define SWITCH_P4P1Q2MPTS_P4P1Q2MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P1Q2MPTS_P4P1Q2MPTSR_SHIFT (18UL)
#define SWITCH_P4P1Q2MPTS_P4P1Q2MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P1Q2MPTS_P4P1Q2MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P2Q2MPTS_TYPE;
#define SWITCH_P4P2Q2MPTS_P4P2Q2MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P2Q2MPTS_P4P2Q2MPTSR_SHIFT (18UL)
#define SWITCH_P4P2Q2MPTS_P4P2Q2MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P2Q2MPTS_P4P2Q2MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P3Q2MPTS_TYPE;
#define SWITCH_P4P3Q2MPTS_P4P3Q2MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P3Q2MPTS_P4P3Q2MPTSR_SHIFT (18UL)
#define SWITCH_P4P3Q2MPTS_P4P3Q2MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P3Q2MPTS_P4P3Q2MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P4Q2MPTS_TYPE;
#define SWITCH_P4P4Q2MPTS_P4P4Q2MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P4Q2MPTS_P4P4Q2MPTSR_SHIFT (18UL)
#define SWITCH_P4P4Q2MPTS_P4P4Q2MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P4Q2MPTS_P4P4Q2MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P5Q2MPTS_TYPE;
#define SWITCH_P4P5Q2MPTS_P4P5Q2MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P5Q2MPTS_P4P5Q2MPTSR_SHIFT (18UL)
#define SWITCH_P4P5Q2MPTS_P4P5Q2MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P5Q2MPTS_P4P5Q2MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P6Q2MPTS_TYPE;
#define SWITCH_P4P6Q2MPTS_P4P6Q2MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P6Q2MPTS_P4P6Q2MPTSR_SHIFT (18UL)
#define SWITCH_P4P6Q2MPTS_P4P6Q2MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P6Q2MPTS_P4P6Q2MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P7Q2MPTS_TYPE;
#define SWITCH_P4P7Q2MPTS_P4P7Q2MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P7Q2MPTS_P4P7Q2MPTSR_SHIFT (18UL)
#define SWITCH_P4P7Q2MPTS_P4P7Q2MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P7Q2MPTS_P4P7Q2MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4IQ2MPTS_TYPE;
#define SWITCH_P4IQ2MPTS_P4IQ2MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4IQ2MPTS_P4IQ2MPTSR_SHIFT (18UL)
#define SWITCH_P4IQ2MPTS_P4IQ2MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4IQ2MPTS_P4IQ2MPTSMTS_SHIFT (0UL)




typedef uint16_t SWITCH_P4Q2ASM_TYPE;
#define SWITCH_P4Q2ASM_PAGE_4A_QUEUE2_AVB_SHAPING_MODE_RESERVED_MASK (0xfe00U)
#define SWITCH_P4Q2ASM_PAGE_4A_QUEUE2_AVB_SHAPING_MODE_RESERVED_SHIFT (9U)
#define SWITCH_P4Q2ASM_P4Q2ASMQ2ASM_MASK (0x1ffU)
#define SWITCH_P4Q2ASM_P4Q2ASMQ2ASM_SHIFT (0U)




typedef uint16_t SWITCH_P4Q2SE_TYPE;
#define SWITCH_P4Q2SE_PAGE_4A_QUEUE2_SHAPER_ENABLE_RESERVED_MASK (0xfe00U)
#define SWITCH_P4Q2SE_PAGE_4A_QUEUE2_SHAPER_ENABLE_RESERVED_SHIFT (9U)
#define SWITCH_P4Q2SE_P4Q2SEQ2SE_MASK (0x1ffU)
#define SWITCH_P4Q2SE_P4Q2SEQ2SE_SHIFT (0U)




typedef uint16_t SWITCH_P4Q2SBCS_TYPE;
#define SWITCH_P4Q2SBCS_P4Q2SBCSR_MASK (0xfe00U)
#define SWITCH_P4Q2SBCS_P4Q2SBCSR_SHIFT (9U)
#define SWITCH_P4Q2SBCS_P4Q2SBCSQ2SBCS_MASK (0x1ffU)
#define SWITCH_P4Q2SBCS_P4Q2SBCSQ2SBCS_SHIFT (0U)




typedef uint16_t SWITCH_P4Q2SB_TYPE;
#define SWITCH_P4Q2SB_PAGE_4A_QUEUE2_SHAPER_BLOCKING_RESERVED_MASK (0xfe00U)
#define SWITCH_P4Q2SB_PAGE_4A_QUEUE2_SHAPER_BLOCKING_RESERVED_SHIFT (9U)
#define SWITCH_P4Q2SB_P4Q2SBQ2SB_MASK (0x1ffU)
#define SWITCH_P4Q2SB_P4Q2SBQ2SB_SHIFT (0U)




typedef uint32_t SWITCH_P4P0Q3MR_TYPE;
#define SWITCH_P4P0Q3MR_PAGE_4B_P0_QUEUE3_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P0Q3MR_PAGE_4B_P0_QUEUE3_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P0Q3MR_PAGE_4B_P0_QUEUE3_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P0Q3MR_PAGE_4B_P0_QUEUE3_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P1Q3MR_TYPE;
#define SWITCH_P4P1Q3MR_PAGE_4B_P1_QUEUE3_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P1Q3MR_PAGE_4B_P1_QUEUE3_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P1Q3MR_PAGE_4B_P1_QUEUE3_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P1Q3MR_PAGE_4B_P1_QUEUE3_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P2Q3MR_TYPE;
#define SWITCH_P4P2Q3MR_PAGE_4B_P2_QUEUE3_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P2Q3MR_PAGE_4B_P2_QUEUE3_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P2Q3MR_PAGE_4B_P2_QUEUE3_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P2Q3MR_PAGE_4B_P2_QUEUE3_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P3Q3MR_TYPE;
#define SWITCH_P4P3Q3MR_PAGE_4B_P3_QUEUE3_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P3Q3MR_PAGE_4B_P3_QUEUE3_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P3Q3MR_PAGE_4B_P3_QUEUE3_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P3Q3MR_PAGE_4B_P3_QUEUE3_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P4Q3MR_TYPE;
#define SWITCH_P4P4Q3MR_PAGE_4B_P4_QUEUE3_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P4Q3MR_PAGE_4B_P4_QUEUE3_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P4Q3MR_PAGE_4B_P4_QUEUE3_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P4Q3MR_PAGE_4B_P4_QUEUE3_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P5Q3MR_TYPE;
#define SWITCH_P4P5Q3MR_PAGE_4B_P5_QUEUE3_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P5Q3MR_PAGE_4B_P5_QUEUE3_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P5Q3MR_PAGE_4B_P5_QUEUE3_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P5Q3MR_PAGE_4B_P5_QUEUE3_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P6Q3MR_TYPE;
#define SWITCH_P4P6Q3MR_PAGE_4B_P6_QUEUE3_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P6Q3MR_PAGE_4B_P6_QUEUE3_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P6Q3MR_PAGE_4B_P6_QUEUE3_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P6Q3MR_PAGE_4B_P6_QUEUE3_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P7Q3MR_TYPE;
#define SWITCH_P4P7Q3MR_PAGE_4B_P7_QUEUE3_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P7Q3MR_PAGE_4B_P7_QUEUE3_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P7Q3MR_PAGE_4B_P7_QUEUE3_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P7Q3MR_PAGE_4B_P7_QUEUE3_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4IQ3MR_TYPE;
#define SWITCH_P4IQ3MR_PAGE_4B_IMP_QUEUE3_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4IQ3MR_PAGE_4B_IMP_QUEUE3_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4IQ3MR_PAGE_4B_IMP_QUEUE3_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4IQ3MR_PAGE_4B_IMP_QUEUE3_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P0Q3MTS_TYPE;
#define SWITCH_P4P0Q3MTS_PAGE_4B_P0_QUEUE3_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P0Q3MTS_PAGE_4B_P0_QUEUE3_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P0Q3MTS_P4P0Q3MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P0Q3MTS_P4P0Q3MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P1Q3MTS_TYPE;
#define SWITCH_P4P1Q3MTS_PAGE_4B_P1_QUEUE3_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P1Q3MTS_PAGE_4B_P1_QUEUE3_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P1Q3MTS_P4P1Q3MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P1Q3MTS_P4P1Q3MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P2Q3MTS_TYPE;
#define SWITCH_P4P2Q3MTS_PAGE_4B_P2_QUEUE3_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P2Q3MTS_PAGE_4B_P2_QUEUE3_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P2Q3MTS_P4P2Q3MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P2Q3MTS_P4P2Q3MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P3Q3MTS_TYPE;
#define SWITCH_P4P3Q3MTS_PAGE_4B_P3_QUEUE3_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P3Q3MTS_PAGE_4B_P3_QUEUE3_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P3Q3MTS_P4P3Q3MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P3Q3MTS_P4P3Q3MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P4Q3MTS_TYPE;
#define SWITCH_P4P4Q3MTS_PAGE_4B_P4_QUEUE3_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P4Q3MTS_PAGE_4B_P4_QUEUE3_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P4Q3MTS_P4P4Q3MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P4Q3MTS_P4P4Q3MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P5Q3MTS_TYPE;
#define SWITCH_P4P5Q3MTS_PAGE_4B_P5_QUEUE3_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P5Q3MTS_PAGE_4B_P5_QUEUE3_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P5Q3MTS_P4P5Q3MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P5Q3MTS_P4P5Q3MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P6Q3MTS_TYPE;
#define SWITCH_P4P6Q3MTS_PAGE_4B_P6_QUEUE3_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P6Q3MTS_PAGE_4B_P6_QUEUE3_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P6Q3MTS_P4P6Q3MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P6Q3MTS_P4P6Q3MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P7Q3MTS_TYPE;
#define SWITCH_P4P7Q3MTS_PAGE_4B_P7_QUEUE3_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P7Q3MTS_PAGE_4B_P7_QUEUE3_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P7Q3MTS_P4P7Q3MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P7Q3MTS_P4P7Q3MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4IQ3MTS_TYPE;
#define SWITCH_P4IQ3MTS_PAGE_4B_IMP_QUEUE3_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4IQ3MTS_PAGE_4B_IMP_QUEUE3_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4IQ3MTS_P4IQ3MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4IQ3MTS_P4IQ3MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P0Q3SS_TYPE;
#define SWITCH_P4P0Q3SS_P4P0Q3SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P0Q3SS_P4P0Q3SSIPF_SHIFT (31UL)
#define SWITCH_P4P0Q3SS_PAGE_4B_P0_QUEUE3_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P0Q3SS_PAGE_4B_P0_QUEUE3_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P0Q3SS_PAGE_4B_P0_QUEUE3_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P0Q3SS_PAGE_4B_P0_QUEUE3_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P1Q3SS_TYPE;
#define SWITCH_P4P1Q3SS_P4P1Q3SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P1Q3SS_P4P1Q3SSIPF_SHIFT (31UL)
#define SWITCH_P4P1Q3SS_PAGE_4B_P1_QUEUE3_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P1Q3SS_PAGE_4B_P1_QUEUE3_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P1Q3SS_PAGE_4B_P1_QUEUE3_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P1Q3SS_PAGE_4B_P1_QUEUE3_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P2Q3SS_TYPE;
#define SWITCH_P4P2Q3SS_P4P2Q3SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P2Q3SS_P4P2Q3SSIPF_SHIFT (31UL)
#define SWITCH_P4P2Q3SS_PAGE_4B_P2_QUEUE3_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P2Q3SS_PAGE_4B_P2_QUEUE3_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P2Q3SS_PAGE_4B_P2_QUEUE3_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P2Q3SS_PAGE_4B_P2_QUEUE3_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P3Q3SS_TYPE;
#define SWITCH_P4P3Q3SS_P4P3Q3SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P3Q3SS_P4P3Q3SSIPF_SHIFT (31UL)
#define SWITCH_P4P3Q3SS_PAGE_4B_P3_QUEUE3_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P3Q3SS_PAGE_4B_P3_QUEUE3_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P3Q3SS_PAGE_4B_P3_QUEUE3_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P3Q3SS_PAGE_4B_P3_QUEUE3_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P4Q3SS_TYPE;
#define SWITCH_P4P4Q3SS_P4P4Q3SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P4Q3SS_P4P4Q3SSIPF_SHIFT (31UL)
#define SWITCH_P4P4Q3SS_PAGE_4B_P4_QUEUE3_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P4Q3SS_PAGE_4B_P4_QUEUE3_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P4Q3SS_PAGE_4B_P4_QUEUE3_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P4Q3SS_PAGE_4B_P4_QUEUE3_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P5Q3SS_TYPE;
#define SWITCH_P4P5Q3SS_P4P5Q3SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P5Q3SS_P4P5Q3SSIPF_SHIFT (31UL)
#define SWITCH_P4P5Q3SS_PAGE_4B_P5_QUEUE3_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P5Q3SS_PAGE_4B_P5_QUEUE3_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P5Q3SS_PAGE_4B_P5_QUEUE3_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P5Q3SS_PAGE_4B_P5_QUEUE3_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P6Q3SS_TYPE;
#define SWITCH_P4P6Q3SS_P4P6Q3SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P6Q3SS_P4P6Q3SSIPF_SHIFT (31UL)
#define SWITCH_P4P6Q3SS_PAGE_4B_P6_QUEUE3_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P6Q3SS_PAGE_4B_P6_QUEUE3_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P6Q3SS_PAGE_4B_P6_QUEUE3_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P6Q3SS_PAGE_4B_P6_QUEUE3_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P7Q3SS_TYPE;
#define SWITCH_P4P7Q3SS_P4P7Q3SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P7Q3SS_P4P7Q3SSIPF_SHIFT (31UL)
#define SWITCH_P4P7Q3SS_PAGE_4B_P7_QUEUE3_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P7Q3SS_PAGE_4B_P7_QUEUE3_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P7Q3SS_PAGE_4B_P7_QUEUE3_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P7Q3SS_PAGE_4B_P7_QUEUE3_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4IQ3SS_TYPE;
#define SWITCH_P4IQ3SS_P4IQ3SSIPF_MASK (0x80000000UL)
#define SWITCH_P4IQ3SS_P4IQ3SSIPF_SHIFT (31UL)
#define SWITCH_P4IQ3SS_PAGE_4B_IMP_QUEUE3_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4IQ3SS_PAGE_4B_IMP_QUEUE3_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4IQ3SS_PAGE_4B_IMP_QUEUE3_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4IQ3SS_PAGE_4B_IMP_QUEUE3_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P0Q3MPR_TYPE;
#define SWITCH_P4P0Q3MPR_P4P0Q3MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P0Q3MPR_P4P0Q3MPRR_SHIFT (18UL)
#define SWITCH_P4P0Q3MPR_P4P0Q3MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P0Q3MPR_P4P0Q3MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P1Q3MPR_TYPE;
#define SWITCH_P4P1Q3MPR_P4P1Q3MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P1Q3MPR_P4P1Q3MPRR_SHIFT (18UL)
#define SWITCH_P4P1Q3MPR_P4P1Q3MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P1Q3MPR_P4P1Q3MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P2Q3MPR_TYPE;
#define SWITCH_P4P2Q3MPR_P4P2Q3MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P2Q3MPR_P4P2Q3MPRR_SHIFT (18UL)
#define SWITCH_P4P2Q3MPR_P4P2Q3MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P2Q3MPR_P4P2Q3MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P3Q3MPR_TYPE;
#define SWITCH_P4P3Q3MPR_P4P3Q3MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P3Q3MPR_P4P3Q3MPRR_SHIFT (18UL)
#define SWITCH_P4P3Q3MPR_P4P3Q3MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P3Q3MPR_P4P3Q3MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P4Q3MPR_TYPE;
#define SWITCH_P4P4Q3MPR_P4P4Q3MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P4Q3MPR_P4P4Q3MPRR_SHIFT (18UL)
#define SWITCH_P4P4Q3MPR_P4P4Q3MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P4Q3MPR_P4P4Q3MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P5Q3MPR_TYPE;
#define SWITCH_P4P5Q3MPR_P4P5Q3MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P5Q3MPR_P4P5Q3MPRR_SHIFT (18UL)
#define SWITCH_P4P5Q3MPR_P4P5Q3MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P5Q3MPR_P4P5Q3MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P6Q3MPR_TYPE;
#define SWITCH_P4P6Q3MPR_P4P6Q3MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P6Q3MPR_P4P6Q3MPRR_SHIFT (18UL)
#define SWITCH_P4P6Q3MPR_P4P6Q3MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P6Q3MPR_P4P6Q3MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P7Q3MPR_TYPE;
#define SWITCH_P4P7Q3MPR_P4P7Q3MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P7Q3MPR_P4P7Q3MPRR_SHIFT (18UL)
#define SWITCH_P4P7Q3MPR_P4P7Q3MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P7Q3MPR_P4P7Q3MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4IQ3MPR_TYPE;
#define SWITCH_P4IQ3MPR_P4IQ3MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4IQ3MPR_P4IQ3MPRR_SHIFT (18UL)
#define SWITCH_P4IQ3MPR_P4IQ3MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4IQ3MPR_P4IQ3MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4ESQ3CRS0_TYPE;
#define SWITCH_P4ESQ3CRS0_P4ESQ3CRS0ESQ3CRS0_MASK (0xffffffffUL)
#define SWITCH_P4ESQ3CRS0_P4ESQ3CRS0ESQ3CRS0_SHIFT (0UL)




typedef uint32_t SWITCH_P4ESQ3CRS1_TYPE;
#define SWITCH_P4ESQ3CRS1_P4ESQ3CRS1ESQ3CRS1_MASK (0xffffffffUL)
#define SWITCH_P4ESQ3CRS1_P4ESQ3CRS1ESQ3CRS1_SHIFT (0UL)




typedef uint32_t SWITCH_P4P0Q3MPTS_TYPE;
#define SWITCH_P4P0Q3MPTS_P4P0Q3MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P0Q3MPTS_P4P0Q3MPTSR_SHIFT (18UL)
#define SWITCH_P4P0Q3MPTS_P4P0Q3MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P0Q3MPTS_P4P0Q3MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P1Q3MPTS_TYPE;
#define SWITCH_P4P1Q3MPTS_P4P1Q3MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P1Q3MPTS_P4P1Q3MPTSR_SHIFT (18UL)
#define SWITCH_P4P1Q3MPTS_P4P1Q3MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P1Q3MPTS_P4P1Q3MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P2Q3MPTS_TYPE;
#define SWITCH_P4P2Q3MPTS_P4P2Q3MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P2Q3MPTS_P4P2Q3MPTSR_SHIFT (18UL)
#define SWITCH_P4P2Q3MPTS_P4P2Q3MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P2Q3MPTS_P4P2Q3MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P3Q3MPTS_TYPE;
#define SWITCH_P4P3Q3MPTS_P4P3Q3MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P3Q3MPTS_P4P3Q3MPTSR_SHIFT (18UL)
#define SWITCH_P4P3Q3MPTS_P4P3Q3MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P3Q3MPTS_P4P3Q3MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P4Q3MPTS_TYPE;
#define SWITCH_P4P4Q3MPTS_P4P4Q3MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P4Q3MPTS_P4P4Q3MPTSR_SHIFT (18UL)
#define SWITCH_P4P4Q3MPTS_P4P4Q3MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P4Q3MPTS_P4P4Q3MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P5Q3MPTS_TYPE;
#define SWITCH_P4P5Q3MPTS_P4P5Q3MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P5Q3MPTS_P4P5Q3MPTSR_SHIFT (18UL)
#define SWITCH_P4P5Q3MPTS_P4P5Q3MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P5Q3MPTS_P4P5Q3MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P6Q3MPTS_TYPE;
#define SWITCH_P4P6Q3MPTS_P4P6Q3MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P6Q3MPTS_P4P6Q3MPTSR_SHIFT (18UL)
#define SWITCH_P4P6Q3MPTS_P4P6Q3MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P6Q3MPTS_P4P6Q3MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P7Q3MPTS_TYPE;
#define SWITCH_P4P7Q3MPTS_P4P7Q3MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P7Q3MPTS_P4P7Q3MPTSR_SHIFT (18UL)
#define SWITCH_P4P7Q3MPTS_P4P7Q3MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P7Q3MPTS_P4P7Q3MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4IQ3MPTS_TYPE;
#define SWITCH_P4IQ3MPTS_P4IQ3MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4IQ3MPTS_P4IQ3MPTSR_SHIFT (18UL)
#define SWITCH_P4IQ3MPTS_P4IQ3MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4IQ3MPTS_P4IQ3MPTSMTS_SHIFT (0UL)




typedef uint16_t SWITCH_P4Q3ASM_TYPE;
#define SWITCH_P4Q3ASM_PAGE_4B_QUEUE3_AVB_SHAPING_MODE_RESERVED_MASK (0xfe00U)
#define SWITCH_P4Q3ASM_PAGE_4B_QUEUE3_AVB_SHAPING_MODE_RESERVED_SHIFT (9U)
#define SWITCH_P4Q3ASM_P4Q3ASMQ3ASM_MASK (0x1ffU)
#define SWITCH_P4Q3ASM_P4Q3ASMQ3ASM_SHIFT (0U)




typedef uint16_t SWITCH_P4Q3SE_TYPE;
#define SWITCH_P4Q3SE_PAGE_4B_QUEUE3_SHAPER_ENABLE_RESERVED_MASK (0xfe00U)
#define SWITCH_P4Q3SE_PAGE_4B_QUEUE3_SHAPER_ENABLE_RESERVED_SHIFT (9U)
#define SWITCH_P4Q3SE_P4Q3SEQ3SE_MASK (0x1ffU)
#define SWITCH_P4Q3SE_P4Q3SEQ3SE_SHIFT (0U)




typedef uint16_t SWITCH_P4Q3SBCS_TYPE;
#define SWITCH_P4Q3SBCS_P4Q3SBCSR_MASK (0xfe00U)
#define SWITCH_P4Q3SBCS_P4Q3SBCSR_SHIFT (9U)
#define SWITCH_P4Q3SBCS_P4Q3SBCSQ3SBCS_MASK (0x1ffU)
#define SWITCH_P4Q3SBCS_P4Q3SBCSQ3SBCS_SHIFT (0U)




typedef uint16_t SWITCH_P4Q3SB_TYPE;
#define SWITCH_P4Q3SB_PAGE_4B_QUEUE3_SHAPER_BLOCKING_RESERVED_MASK (0xfe00U)
#define SWITCH_P4Q3SB_PAGE_4B_QUEUE3_SHAPER_BLOCKING_RESERVED_SHIFT (9U)
#define SWITCH_P4Q3SB_P4Q3SBQ3SB_MASK (0x1ffU)
#define SWITCH_P4Q3SB_P4Q3SBQ3SB_SHIFT (0U)




typedef uint32_t SWITCH_P4P0Q4MR_TYPE;
#define SWITCH_P4P0Q4MR_PAGE_4C_P0_QUEUE4_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P0Q4MR_PAGE_4C_P0_QUEUE4_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P0Q4MR_PAGE_4C_P0_QUEUE4_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P0Q4MR_PAGE_4C_P0_QUEUE4_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P1Q4MR_TYPE;
#define SWITCH_P4P1Q4MR_PAGE_4C_P1_QUEUE4_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P1Q4MR_PAGE_4C_P1_QUEUE4_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P1Q4MR_PAGE_4C_P1_QUEUE4_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P1Q4MR_PAGE_4C_P1_QUEUE4_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P2Q4MR_TYPE;
#define SWITCH_P4P2Q4MR_PAGE_4C_P2_QUEUE4_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P2Q4MR_PAGE_4C_P2_QUEUE4_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P2Q4MR_PAGE_4C_P2_QUEUE4_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P2Q4MR_PAGE_4C_P2_QUEUE4_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P3Q4MR_TYPE;
#define SWITCH_P4P3Q4MR_PAGE_4C_P3_QUEUE4_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P3Q4MR_PAGE_4C_P3_QUEUE4_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P3Q4MR_PAGE_4C_P3_QUEUE4_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P3Q4MR_PAGE_4C_P3_QUEUE4_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P4Q4MR_TYPE;
#define SWITCH_P4P4Q4MR_PAGE_4C_P4_QUEUE4_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P4Q4MR_PAGE_4C_P4_QUEUE4_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P4Q4MR_PAGE_4C_P4_QUEUE4_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P4Q4MR_PAGE_4C_P4_QUEUE4_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P5Q4MR_TYPE;
#define SWITCH_P4P5Q4MR_PAGE_4C_P5_QUEUE4_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P5Q4MR_PAGE_4C_P5_QUEUE4_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P5Q4MR_PAGE_4C_P5_QUEUE4_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P5Q4MR_PAGE_4C_P5_QUEUE4_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P6Q4MR_TYPE;
#define SWITCH_P4P6Q4MR_PAGE_4C_P6_QUEUE4_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P6Q4MR_PAGE_4C_P6_QUEUE4_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P6Q4MR_PAGE_4C_P6_QUEUE4_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P6Q4MR_PAGE_4C_P6_QUEUE4_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P7Q4MR_TYPE;
#define SWITCH_P4P7Q4MR_PAGE_4C_P7_QUEUE4_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P7Q4MR_PAGE_4C_P7_QUEUE4_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P7Q4MR_PAGE_4C_P7_QUEUE4_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P7Q4MR_PAGE_4C_P7_QUEUE4_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4IQ4MR_TYPE;
#define SWITCH_P4IQ4MR_PAGE_4C_IMP_QUEUE4_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4IQ4MR_PAGE_4C_IMP_QUEUE4_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4IQ4MR_PAGE_4C_IMP_QUEUE4_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4IQ4MR_PAGE_4C_IMP_QUEUE4_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P0Q4MTS_TYPE;
#define SWITCH_P4P0Q4MTS_PAGE_4C_P0_QUEUE4_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P0Q4MTS_PAGE_4C_P0_QUEUE4_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P0Q4MTS_P4P0Q4MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P0Q4MTS_P4P0Q4MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P1Q4MTS_TYPE;
#define SWITCH_P4P1Q4MTS_PAGE_4C_P1_QUEUE4_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P1Q4MTS_PAGE_4C_P1_QUEUE4_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P1Q4MTS_P4P1Q4MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P1Q4MTS_P4P1Q4MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P2Q4MTS_TYPE;
#define SWITCH_P4P2Q4MTS_PAGE_4C_P2_QUEUE4_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P2Q4MTS_PAGE_4C_P2_QUEUE4_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P2Q4MTS_P4P2Q4MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P2Q4MTS_P4P2Q4MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P3Q4MTS_TYPE;
#define SWITCH_P4P3Q4MTS_PAGE_4C_P3_QUEUE4_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P3Q4MTS_PAGE_4C_P3_QUEUE4_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P3Q4MTS_P4P3Q4MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P3Q4MTS_P4P3Q4MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P4Q4MTS_TYPE;
#define SWITCH_P4P4Q4MTS_PAGE_4C_P4_QUEUE4_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P4Q4MTS_PAGE_4C_P4_QUEUE4_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P4Q4MTS_P4P4Q4MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P4Q4MTS_P4P4Q4MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P5Q4MTS_TYPE;
#define SWITCH_P4P5Q4MTS_PAGE_4C_P5_QUEUE4_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P5Q4MTS_PAGE_4C_P5_QUEUE4_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P5Q4MTS_P4P5Q4MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P5Q4MTS_P4P5Q4MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P6Q4MTS_TYPE;
#define SWITCH_P4P6Q4MTS_PAGE_4C_P6_QUEUE4_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P6Q4MTS_PAGE_4C_P6_QUEUE4_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P6Q4MTS_P4P6Q4MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P6Q4MTS_P4P6Q4MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P7Q4MTS_TYPE;
#define SWITCH_P4P7Q4MTS_PAGE_4C_P7_QUEUE4_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P7Q4MTS_PAGE_4C_P7_QUEUE4_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P7Q4MTS_P4P7Q4MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P7Q4MTS_P4P7Q4MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4IQ4MTS_TYPE;
#define SWITCH_P4IQ4MTS_PAGE_4C_IMP_QUEUE4_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4IQ4MTS_PAGE_4C_IMP_QUEUE4_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4IQ4MTS_P4IQ4MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4IQ4MTS_P4IQ4MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P0Q4SS_TYPE;
#define SWITCH_P4P0Q4SS_P4P0Q4SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P0Q4SS_P4P0Q4SSIPF_SHIFT (31UL)
#define SWITCH_P4P0Q4SS_PAGE_4C_P0_QUEUE4_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P0Q4SS_PAGE_4C_P0_QUEUE4_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P0Q4SS_PAGE_4C_P0_QUEUE4_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P0Q4SS_PAGE_4C_P0_QUEUE4_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P1Q4SS_TYPE;
#define SWITCH_P4P1Q4SS_P4P1Q4SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P1Q4SS_P4P1Q4SSIPF_SHIFT (31UL)
#define SWITCH_P4P1Q4SS_PAGE_4C_P1_QUEUE4_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P1Q4SS_PAGE_4C_P1_QUEUE4_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P1Q4SS_PAGE_4C_P1_QUEUE4_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P1Q4SS_PAGE_4C_P1_QUEUE4_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P2Q4SS_TYPE;
#define SWITCH_P4P2Q4SS_P4P2Q4SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P2Q4SS_P4P2Q4SSIPF_SHIFT (31UL)
#define SWITCH_P4P2Q4SS_PAGE_4C_P2_QUEUE4_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P2Q4SS_PAGE_4C_P2_QUEUE4_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P2Q4SS_PAGE_4C_P2_QUEUE4_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P2Q4SS_PAGE_4C_P2_QUEUE4_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P3Q4SS_TYPE;
#define SWITCH_P4P3Q4SS_P4P3Q4SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P3Q4SS_P4P3Q4SSIPF_SHIFT (31UL)
#define SWITCH_P4P3Q4SS_PAGE_4C_P3_QUEUE4_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P3Q4SS_PAGE_4C_P3_QUEUE4_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P3Q4SS_PAGE_4C_P3_QUEUE4_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P3Q4SS_PAGE_4C_P3_QUEUE4_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P4Q4SS_TYPE;
#define SWITCH_P4P4Q4SS_P4P4Q4SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P4Q4SS_P4P4Q4SSIPF_SHIFT (31UL)
#define SWITCH_P4P4Q4SS_PAGE_4C_P4_QUEUE4_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P4Q4SS_PAGE_4C_P4_QUEUE4_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P4Q4SS_PAGE_4C_P4_QUEUE4_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P4Q4SS_PAGE_4C_P4_QUEUE4_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P5Q4SS_TYPE;
#define SWITCH_P4P5Q4SS_P4P5Q4SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P5Q4SS_P4P5Q4SSIPF_SHIFT (31UL)
#define SWITCH_P4P5Q4SS_PAGE_4C_P5_QUEUE4_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P5Q4SS_PAGE_4C_P5_QUEUE4_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P5Q4SS_PAGE_4C_P5_QUEUE4_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P5Q4SS_PAGE_4C_P5_QUEUE4_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P6Q4SS_TYPE;
#define SWITCH_P4P6Q4SS_P4P6Q4SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P6Q4SS_P4P6Q4SSIPF_SHIFT (31UL)
#define SWITCH_P4P6Q4SS_PAGE_4C_P6_QUEUE4_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P6Q4SS_PAGE_4C_P6_QUEUE4_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P6Q4SS_PAGE_4C_P6_QUEUE4_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P6Q4SS_PAGE_4C_P6_QUEUE4_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P7Q4SS_TYPE;
#define SWITCH_P4P7Q4SS_P4P7Q4SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P7Q4SS_P4P7Q4SSIPF_SHIFT (31UL)
#define SWITCH_P4P7Q4SS_PAGE_4C_P7_QUEUE4_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P7Q4SS_PAGE_4C_P7_QUEUE4_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P7Q4SS_PAGE_4C_P7_QUEUE4_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P7Q4SS_PAGE_4C_P7_QUEUE4_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4IQ4SS_TYPE;
#define SWITCH_P4IQ4SS_P4IQ4SSIPF_MASK (0x80000000UL)
#define SWITCH_P4IQ4SS_P4IQ4SSIPF_SHIFT (31UL)
#define SWITCH_P4IQ4SS_PAGE_4C_IMP_QUEUE4_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4IQ4SS_PAGE_4C_IMP_QUEUE4_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4IQ4SS_PAGE_4C_IMP_QUEUE4_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4IQ4SS_PAGE_4C_IMP_QUEUE4_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P0Q4MPR_TYPE;
#define SWITCH_P4P0Q4MPR_P4P0Q4MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P0Q4MPR_P4P0Q4MPRR_SHIFT (18UL)
#define SWITCH_P4P0Q4MPR_P4P0Q4MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P0Q4MPR_P4P0Q4MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P1Q4MPR_TYPE;
#define SWITCH_P4P1Q4MPR_P4P1Q4MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P1Q4MPR_P4P1Q4MPRR_SHIFT (18UL)
#define SWITCH_P4P1Q4MPR_P4P1Q4MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P1Q4MPR_P4P1Q4MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P2Q4MPR_TYPE;
#define SWITCH_P4P2Q4MPR_P4P2Q4MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P2Q4MPR_P4P2Q4MPRR_SHIFT (18UL)
#define SWITCH_P4P2Q4MPR_P4P2Q4MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P2Q4MPR_P4P2Q4MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P3Q4MPR_TYPE;
#define SWITCH_P4P3Q4MPR_P4P3Q4MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P3Q4MPR_P4P3Q4MPRR_SHIFT (18UL)
#define SWITCH_P4P3Q4MPR_P4P3Q4MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P3Q4MPR_P4P3Q4MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P4Q4MPR_TYPE;
#define SWITCH_P4P4Q4MPR_P4P4Q4MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P4Q4MPR_P4P4Q4MPRR_SHIFT (18UL)
#define SWITCH_P4P4Q4MPR_P4P4Q4MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P4Q4MPR_P4P4Q4MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P5Q4MPR_TYPE;
#define SWITCH_P4P5Q4MPR_P4P5Q4MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P5Q4MPR_P4P5Q4MPRR_SHIFT (18UL)
#define SWITCH_P4P5Q4MPR_P4P5Q4MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P5Q4MPR_P4P5Q4MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P6Q4MPR_TYPE;
#define SWITCH_P4P6Q4MPR_P4P6Q4MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P6Q4MPR_P4P6Q4MPRR_SHIFT (18UL)
#define SWITCH_P4P6Q4MPR_P4P6Q4MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P6Q4MPR_P4P6Q4MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P7Q4MPR_TYPE;
#define SWITCH_P4P7Q4MPR_P4P7Q4MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P7Q4MPR_P4P7Q4MPRR_SHIFT (18UL)
#define SWITCH_P4P7Q4MPR_P4P7Q4MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P7Q4MPR_P4P7Q4MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4IQ4MPR_TYPE;
#define SWITCH_P4IQ4MPR_P4IQ4MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4IQ4MPR_P4IQ4MPRR_SHIFT (18UL)
#define SWITCH_P4IQ4MPR_P4IQ4MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4IQ4MPR_P4IQ4MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4ESQ4CRS0_TYPE;
#define SWITCH_P4ESQ4CRS0_P4ESQ4CRS0ESQ4CRS0_MASK (0xffffffffUL)
#define SWITCH_P4ESQ4CRS0_P4ESQ4CRS0ESQ4CRS0_SHIFT (0UL)




typedef uint32_t SWITCH_P4ESQ4CRS1_TYPE;
#define SWITCH_P4ESQ4CRS1_P4ESQ4CRS1ESQ4CRS1_MASK (0xffffffffUL)
#define SWITCH_P4ESQ4CRS1_P4ESQ4CRS1ESQ4CRS1_SHIFT (0UL)




typedef uint32_t SWITCH_P4P0Q4MPTS_TYPE;
#define SWITCH_P4P0Q4MPTS_P4P0Q4MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P0Q4MPTS_P4P0Q4MPTSR_SHIFT (18UL)
#define SWITCH_P4P0Q4MPTS_P4P0Q4MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P0Q4MPTS_P4P0Q4MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P1Q4MPTS_TYPE;
#define SWITCH_P4P1Q4MPTS_P4P1Q4MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P1Q4MPTS_P4P1Q4MPTSR_SHIFT (18UL)
#define SWITCH_P4P1Q4MPTS_P4P1Q4MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P1Q4MPTS_P4P1Q4MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P2Q4MPTS_TYPE;
#define SWITCH_P4P2Q4MPTS_P4P2Q4MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P2Q4MPTS_P4P2Q4MPTSR_SHIFT (18UL)
#define SWITCH_P4P2Q4MPTS_P4P2Q4MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P2Q4MPTS_P4P2Q4MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P3Q4MPTS_TYPE;
#define SWITCH_P4P3Q4MPTS_P4P3Q4MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P3Q4MPTS_P4P3Q4MPTSR_SHIFT (18UL)
#define SWITCH_P4P3Q4MPTS_P4P3Q4MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P3Q4MPTS_P4P3Q4MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P4Q4MPTS_TYPE;
#define SWITCH_P4P4Q4MPTS_P4P4Q4MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P4Q4MPTS_P4P4Q4MPTSR_SHIFT (18UL)
#define SWITCH_P4P4Q4MPTS_P4P4Q4MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P4Q4MPTS_P4P4Q4MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P5Q4MPTS_TYPE;
#define SWITCH_P4P5Q4MPTS_P4P5Q4MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P5Q4MPTS_P4P5Q4MPTSR_SHIFT (18UL)
#define SWITCH_P4P5Q4MPTS_P4P5Q4MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P5Q4MPTS_P4P5Q4MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P6Q4MPTS_TYPE;
#define SWITCH_P4P6Q4MPTS_P4P6Q4MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P6Q4MPTS_P4P6Q4MPTSR_SHIFT (18UL)
#define SWITCH_P4P6Q4MPTS_P4P6Q4MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P6Q4MPTS_P4P6Q4MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P7Q4MPTS_TYPE;
#define SWITCH_P4P7Q4MPTS_P4P7Q4MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P7Q4MPTS_P4P7Q4MPTSR_SHIFT (18UL)
#define SWITCH_P4P7Q4MPTS_P4P7Q4MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P7Q4MPTS_P4P7Q4MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4IQ4MPTS_TYPE;
#define SWITCH_P4IQ4MPTS_P4IQ4MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4IQ4MPTS_P4IQ4MPTSR_SHIFT (18UL)
#define SWITCH_P4IQ4MPTS_P4IQ4MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4IQ4MPTS_P4IQ4MPTSMTS_SHIFT (0UL)




typedef uint16_t SWITCH_P4Q4ASM_TYPE;
#define SWITCH_P4Q4ASM_PAGE_4C_QUEUE4_AVB_SHAPING_MODE_RESERVED_MASK (0xfe00U)
#define SWITCH_P4Q4ASM_PAGE_4C_QUEUE4_AVB_SHAPING_MODE_RESERVED_SHIFT (9U)
#define SWITCH_P4Q4ASM_P4Q4ASMQ4ASM_MASK (0x1ffU)
#define SWITCH_P4Q4ASM_P4Q4ASMQ4ASM_SHIFT (0U)




typedef uint16_t SWITCH_P4Q4SE_TYPE;
#define SWITCH_P4Q4SE_PAGE_4C_QUEUE4_SHAPER_ENABLE_RESERVED_MASK (0xfe00U)
#define SWITCH_P4Q4SE_PAGE_4C_QUEUE4_SHAPER_ENABLE_RESERVED_SHIFT (9U)
#define SWITCH_P4Q4SE_P4Q4SEQ4SE_MASK (0x1ffU)
#define SWITCH_P4Q4SE_P4Q4SEQ4SE_SHIFT (0U)




typedef uint16_t SWITCH_P4Q4SBCS_TYPE;
#define SWITCH_P4Q4SBCS_P4Q4SBCSR_MASK (0xfe00U)
#define SWITCH_P4Q4SBCS_P4Q4SBCSR_SHIFT (9U)
#define SWITCH_P4Q4SBCS_P4Q4SBCSQ4SBCS_MASK (0x1ffU)
#define SWITCH_P4Q4SBCS_P4Q4SBCSQ4SBCS_SHIFT (0U)




typedef uint16_t SWITCH_P4Q4SB_TYPE;
#define SWITCH_P4Q4SB_PAGE_4C_QUEUE4_SHAPER_BLOCKING_RESERVED_MASK (0xfe00U)
#define SWITCH_P4Q4SB_PAGE_4C_QUEUE4_SHAPER_BLOCKING_RESERVED_SHIFT (9U)
#define SWITCH_P4Q4SB_P4Q4SBQ4SB_MASK (0x1ffU)
#define SWITCH_P4Q4SB_P4Q4SBQ4SB_SHIFT (0U)




typedef uint32_t SWITCH_P4P0Q5MR_TYPE;
#define SWITCH_P4P0Q5MR_PAGE_4D_P0_QUEUE5_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P0Q5MR_PAGE_4D_P0_QUEUE5_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P0Q5MR_PAGE_4D_P0_QUEUE5_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P0Q5MR_PAGE_4D_P0_QUEUE5_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P1Q5MR_TYPE;
#define SWITCH_P4P1Q5MR_PAGE_4D_P1_QUEUE5_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P1Q5MR_PAGE_4D_P1_QUEUE5_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P1Q5MR_PAGE_4D_P1_QUEUE5_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P1Q5MR_PAGE_4D_P1_QUEUE5_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P2Q5MR_TYPE;
#define SWITCH_P4P2Q5MR_PAGE_4D_P2_QUEUE5_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P2Q5MR_PAGE_4D_P2_QUEUE5_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P2Q5MR_PAGE_4D_P2_QUEUE5_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P2Q5MR_PAGE_4D_P2_QUEUE5_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P3Q5MR_TYPE;
#define SWITCH_P4P3Q5MR_PAGE_4D_P3_QUEUE5_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P3Q5MR_PAGE_4D_P3_QUEUE5_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P3Q5MR_PAGE_4D_P3_QUEUE5_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P3Q5MR_PAGE_4D_P3_QUEUE5_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P4Q5MR_TYPE;
#define SWITCH_P4P4Q5MR_PAGE_4D_P4_QUEUE5_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P4Q5MR_PAGE_4D_P4_QUEUE5_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P4Q5MR_PAGE_4D_P4_QUEUE5_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P4Q5MR_PAGE_4D_P4_QUEUE5_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P5Q5MR_TYPE;
#define SWITCH_P4P5Q5MR_PAGE_4D_P5_QUEUE5_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P5Q5MR_PAGE_4D_P5_QUEUE5_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P5Q5MR_PAGE_4D_P5_QUEUE5_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P5Q5MR_PAGE_4D_P5_QUEUE5_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P6Q5MR_TYPE;
#define SWITCH_P4P6Q5MR_PAGE_4D_P6_QUEUE5_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P6Q5MR_PAGE_4D_P6_QUEUE5_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P6Q5MR_PAGE_4D_P6_QUEUE5_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P6Q5MR_PAGE_4D_P6_QUEUE5_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P7Q5MR_TYPE;
#define SWITCH_P4P7Q5MR_PAGE_4D_P7_QUEUE5_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P7Q5MR_PAGE_4D_P7_QUEUE5_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P7Q5MR_PAGE_4D_P7_QUEUE5_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P7Q5MR_PAGE_4D_P7_QUEUE5_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4IQ5MR_TYPE;
#define SWITCH_P4IQ5MR_PAGE_4D_IMP_QUEUE5_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4IQ5MR_PAGE_4D_IMP_QUEUE5_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4IQ5MR_PAGE_4D_IMP_QUEUE5_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4IQ5MR_PAGE_4D_IMP_QUEUE5_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P0Q5MTS_TYPE;
#define SWITCH_P4P0Q5MTS_PAGE_4D_P0_QUEUE5_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P0Q5MTS_PAGE_4D_P0_QUEUE5_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P0Q5MTS_P4P0Q5MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P0Q5MTS_P4P0Q5MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P1Q5MTS_TYPE;
#define SWITCH_P4P1Q5MTS_PAGE_4D_P1_QUEUE5_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P1Q5MTS_PAGE_4D_P1_QUEUE5_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P1Q5MTS_P4P1Q5MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P1Q5MTS_P4P1Q5MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P2Q5MTS_TYPE;
#define SWITCH_P4P2Q5MTS_PAGE_4D_P2_QUEUE5_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P2Q5MTS_PAGE_4D_P2_QUEUE5_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P2Q5MTS_P4P2Q5MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P2Q5MTS_P4P2Q5MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P3Q5MTS_TYPE;
#define SWITCH_P4P3Q5MTS_PAGE_4D_P3_QUEUE5_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P3Q5MTS_PAGE_4D_P3_QUEUE5_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P3Q5MTS_P4P3Q5MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P3Q5MTS_P4P3Q5MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P4Q5MTS_TYPE;
#define SWITCH_P4P4Q5MTS_PAGE_4D_P4_QUEUE5_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P4Q5MTS_PAGE_4D_P4_QUEUE5_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P4Q5MTS_P4P4Q5MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P4Q5MTS_P4P4Q5MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P5Q5MTS_TYPE;
#define SWITCH_P4P5Q5MTS_PAGE_4D_P5_QUEUE5_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P5Q5MTS_PAGE_4D_P5_QUEUE5_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P5Q5MTS_P4P5Q5MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P5Q5MTS_P4P5Q5MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P6Q5MTS_TYPE;
#define SWITCH_P4P6Q5MTS_PAGE_4D_P6_QUEUE5_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P6Q5MTS_PAGE_4D_P6_QUEUE5_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P6Q5MTS_P4P6Q5MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P6Q5MTS_P4P6Q5MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P7Q5MTS_TYPE;
#define SWITCH_P4P7Q5MTS_PAGE_4D_P7_QUEUE5_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P7Q5MTS_PAGE_4D_P7_QUEUE5_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P7Q5MTS_P4P7Q5MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P7Q5MTS_P4P7Q5MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4IQ5MTS_TYPE;
#define SWITCH_P4IQ5MTS_PAGE_4D_IMP_QUEUE5_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4IQ5MTS_PAGE_4D_IMP_QUEUE5_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4IQ5MTS_P4IQ5MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4IQ5MTS_P4IQ5MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P0Q5SS_TYPE;
#define SWITCH_P4P0Q5SS_P4P0Q5SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P0Q5SS_P4P0Q5SSIPF_SHIFT (31UL)
#define SWITCH_P4P0Q5SS_PAGE_4D_P0_QUEUE5_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P0Q5SS_PAGE_4D_P0_QUEUE5_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P0Q5SS_PAGE_4D_P0_QUEUE5_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P0Q5SS_PAGE_4D_P0_QUEUE5_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P1Q5SS_TYPE;
#define SWITCH_P4P1Q5SS_P4P1Q5SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P1Q5SS_P4P1Q5SSIPF_SHIFT (31UL)
#define SWITCH_P4P1Q5SS_PAGE_4D_P1_QUEUE5_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P1Q5SS_PAGE_4D_P1_QUEUE5_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P1Q5SS_PAGE_4D_P1_QUEUE5_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P1Q5SS_PAGE_4D_P1_QUEUE5_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P2Q5SS_TYPE;
#define SWITCH_P4P2Q5SS_P4P2Q5SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P2Q5SS_P4P2Q5SSIPF_SHIFT (31UL)
#define SWITCH_P4P2Q5SS_PAGE_4D_P2_QUEUE5_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P2Q5SS_PAGE_4D_P2_QUEUE5_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P2Q5SS_PAGE_4D_P2_QUEUE5_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P2Q5SS_PAGE_4D_P2_QUEUE5_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P3Q5SS_TYPE;
#define SWITCH_P4P3Q5SS_P4P3Q5SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P3Q5SS_P4P3Q5SSIPF_SHIFT (31UL)
#define SWITCH_P4P3Q5SS_PAGE_4D_P3_QUEUE5_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P3Q5SS_PAGE_4D_P3_QUEUE5_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P3Q5SS_PAGE_4D_P3_QUEUE5_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P3Q5SS_PAGE_4D_P3_QUEUE5_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P4Q5SS_TYPE;
#define SWITCH_P4P4Q5SS_P4P4Q5SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P4Q5SS_P4P4Q5SSIPF_SHIFT (31UL)
#define SWITCH_P4P4Q5SS_PAGE_4D_P4_QUEUE5_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P4Q5SS_PAGE_4D_P4_QUEUE5_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P4Q5SS_PAGE_4D_P4_QUEUE5_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P4Q5SS_PAGE_4D_P4_QUEUE5_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P5Q5SS_TYPE;
#define SWITCH_P4P5Q5SS_P4P5Q5SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P5Q5SS_P4P5Q5SSIPF_SHIFT (31UL)
#define SWITCH_P4P5Q5SS_PAGE_4D_P5_QUEUE5_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P5Q5SS_PAGE_4D_P5_QUEUE5_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P5Q5SS_PAGE_4D_P5_QUEUE5_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P5Q5SS_PAGE_4D_P5_QUEUE5_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P6Q5SS_TYPE;
#define SWITCH_P4P6Q5SS_P4P6Q5SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P6Q5SS_P4P6Q5SSIPF_SHIFT (31UL)
#define SWITCH_P4P6Q5SS_PAGE_4D_P6_QUEUE5_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P6Q5SS_PAGE_4D_P6_QUEUE5_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P6Q5SS_PAGE_4D_P6_QUEUE5_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P6Q5SS_PAGE_4D_P6_QUEUE5_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P7Q5SS_TYPE;
#define SWITCH_P4P7Q5SS_P4P7Q5SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P7Q5SS_P4P7Q5SSIPF_SHIFT (31UL)
#define SWITCH_P4P7Q5SS_PAGE_4D_P7_QUEUE5_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P7Q5SS_PAGE_4D_P7_QUEUE5_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P7Q5SS_PAGE_4D_P7_QUEUE5_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P7Q5SS_PAGE_4D_P7_QUEUE5_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4IQ5SS_TYPE;
#define SWITCH_P4IQ5SS_P4IQ5SSIPF_MASK (0x80000000UL)
#define SWITCH_P4IQ5SS_P4IQ5SSIPF_SHIFT (31UL)
#define SWITCH_P4IQ5SS_PAGE_4D_IMP_QUEUE5_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4IQ5SS_PAGE_4D_IMP_QUEUE5_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4IQ5SS_PAGE_4D_IMP_QUEUE5_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4IQ5SS_PAGE_4D_IMP_QUEUE5_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P0Q5MPR_TYPE;
#define SWITCH_P4P0Q5MPR_P4P0Q5MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P0Q5MPR_P4P0Q5MPRR_SHIFT (18UL)
#define SWITCH_P4P0Q5MPR_P4P0Q5MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P0Q5MPR_P4P0Q5MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P1Q5MPR_TYPE;
#define SWITCH_P4P1Q5MPR_P4P1Q5MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P1Q5MPR_P4P1Q5MPRR_SHIFT (18UL)
#define SWITCH_P4P1Q5MPR_P4P1Q5MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P1Q5MPR_P4P1Q5MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P2Q5MPR_TYPE;
#define SWITCH_P4P2Q5MPR_P4P2Q5MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P2Q5MPR_P4P2Q5MPRR_SHIFT (18UL)
#define SWITCH_P4P2Q5MPR_P4P2Q5MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P2Q5MPR_P4P2Q5MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P3Q5MPR_TYPE;
#define SWITCH_P4P3Q5MPR_P4P3Q5MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P3Q5MPR_P4P3Q5MPRR_SHIFT (18UL)
#define SWITCH_P4P3Q5MPR_P4P3Q5MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P3Q5MPR_P4P3Q5MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P4Q5MPR_TYPE;
#define SWITCH_P4P4Q5MPR_P4P4Q5MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P4Q5MPR_P4P4Q5MPRR_SHIFT (18UL)
#define SWITCH_P4P4Q5MPR_P4P4Q5MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P4Q5MPR_P4P4Q5MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P5Q5MPR_TYPE;
#define SWITCH_P4P5Q5MPR_P4P5Q5MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P5Q5MPR_P4P5Q5MPRR_SHIFT (18UL)
#define SWITCH_P4P5Q5MPR_P4P5Q5MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P5Q5MPR_P4P5Q5MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P6Q5MPR_TYPE;
#define SWITCH_P4P6Q5MPR_P4P6Q5MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P6Q5MPR_P4P6Q5MPRR_SHIFT (18UL)
#define SWITCH_P4P6Q5MPR_P4P6Q5MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P6Q5MPR_P4P6Q5MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P7Q5MPR_TYPE;
#define SWITCH_P4P7Q5MPR_P4P7Q5MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P7Q5MPR_P4P7Q5MPRR_SHIFT (18UL)
#define SWITCH_P4P7Q5MPR_P4P7Q5MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P7Q5MPR_P4P7Q5MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4IQ5MPR_TYPE;
#define SWITCH_P4IQ5MPR_P4IQ5MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4IQ5MPR_P4IQ5MPRR_SHIFT (18UL)
#define SWITCH_P4IQ5MPR_P4IQ5MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4IQ5MPR_P4IQ5MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4ESQ5CRS0_TYPE;
#define SWITCH_P4ESQ5CRS0_P4ESQ5CRS0ESQ5CRS0_MASK (0xffffffffUL)
#define SWITCH_P4ESQ5CRS0_P4ESQ5CRS0ESQ5CRS0_SHIFT (0UL)




typedef uint32_t SWITCH_P4ESQ5CRS1_TYPE;
#define SWITCH_P4ESQ5CRS1_P4ESQ5CRS1ESQ5CRS1_MASK (0xffffffffUL)
#define SWITCH_P4ESQ5CRS1_P4ESQ5CRS1ESQ5CRS1_SHIFT (0UL)




typedef uint32_t SWITCH_P4P0Q5MPTS_TYPE;
#define SWITCH_P4P0Q5MPTS_P4P0Q5MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P0Q5MPTS_P4P0Q5MPTSR_SHIFT (18UL)
#define SWITCH_P4P0Q5MPTS_P4P0Q5MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P0Q5MPTS_P4P0Q5MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P1Q5MPTS_TYPE;
#define SWITCH_P4P1Q5MPTS_P4P1Q5MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P1Q5MPTS_P4P1Q5MPTSR_SHIFT (18UL)
#define SWITCH_P4P1Q5MPTS_P4P1Q5MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P1Q5MPTS_P4P1Q5MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P2Q5MPTS_TYPE;
#define SWITCH_P4P2Q5MPTS_P4P2Q5MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P2Q5MPTS_P4P2Q5MPTSR_SHIFT (18UL)
#define SWITCH_P4P2Q5MPTS_P4P2Q5MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P2Q5MPTS_P4P2Q5MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P3Q5MPTS_TYPE;
#define SWITCH_P4P3Q5MPTS_P4P3Q5MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P3Q5MPTS_P4P3Q5MPTSR_SHIFT (18UL)
#define SWITCH_P4P3Q5MPTS_P4P3Q5MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P3Q5MPTS_P4P3Q5MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P4Q5MPTS_TYPE;
#define SWITCH_P4P4Q5MPTS_P4P4Q5MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P4Q5MPTS_P4P4Q5MPTSR_SHIFT (18UL)
#define SWITCH_P4P4Q5MPTS_P4P4Q5MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P4Q5MPTS_P4P4Q5MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P5Q5MPTS_TYPE;
#define SWITCH_P4P5Q5MPTS_P4P5Q5MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P5Q5MPTS_P4P5Q5MPTSR_SHIFT (18UL)
#define SWITCH_P4P5Q5MPTS_P4P5Q5MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P5Q5MPTS_P4P5Q5MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P6Q5MPTS_TYPE;
#define SWITCH_P4P6Q5MPTS_P4P6Q5MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P6Q5MPTS_P4P6Q5MPTSR_SHIFT (18UL)
#define SWITCH_P4P6Q5MPTS_P4P6Q5MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P6Q5MPTS_P4P6Q5MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P7Q5MPTS_TYPE;
#define SWITCH_P4P7Q5MPTS_P4P7Q5MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P7Q5MPTS_P4P7Q5MPTSR_SHIFT (18UL)
#define SWITCH_P4P7Q5MPTS_P4P7Q5MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P7Q5MPTS_P4P7Q5MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4IQ5MPTS_TYPE;
#define SWITCH_P4IQ5MPTS_P4IQ5MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4IQ5MPTS_P4IQ5MPTSR_SHIFT (18UL)
#define SWITCH_P4IQ5MPTS_P4IQ5MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4IQ5MPTS_P4IQ5MPTSMTS_SHIFT (0UL)




typedef uint16_t SWITCH_P4Q5ASM_TYPE;
#define SWITCH_P4Q5ASM_PAGE_4D_QUEUE5_AVB_SHAPING_MODE_RESERVED_MASK (0xfe00U)
#define SWITCH_P4Q5ASM_PAGE_4D_QUEUE5_AVB_SHAPING_MODE_RESERVED_SHIFT (9U)
#define SWITCH_P4Q5ASM_P4Q5ASMQ5ASM_MASK (0x1ffU)
#define SWITCH_P4Q5ASM_P4Q5ASMQ5ASM_SHIFT (0U)




typedef uint16_t SWITCH_P4Q5SE_TYPE;
#define SWITCH_P4Q5SE_PAGE_4D_QUEUE5_SHAPER_ENABLE_RESERVED_MASK (0xfe00U)
#define SWITCH_P4Q5SE_PAGE_4D_QUEUE5_SHAPER_ENABLE_RESERVED_SHIFT (9U)
#define SWITCH_P4Q5SE_P4Q5SEQ5SE_MASK (0x1ffU)
#define SWITCH_P4Q5SE_P4Q5SEQ5SE_SHIFT (0U)




typedef uint16_t SWITCH_P4Q5SBCS_TYPE;
#define SWITCH_P4Q5SBCS_P4Q5SBCSR_MASK (0xfe00U)
#define SWITCH_P4Q5SBCS_P4Q5SBCSR_SHIFT (9U)
#define SWITCH_P4Q5SBCS_P4Q5SBCSQ5SBCS_MASK (0x1ffU)
#define SWITCH_P4Q5SBCS_P4Q5SBCSQ5SBCS_SHIFT (0U)




typedef uint16_t SWITCH_P4Q5SB_TYPE;
#define SWITCH_P4Q5SB_PAGE_4D_QUEUE5_SHAPER_BLOCKING_RESERVED_MASK (0xfe00U)
#define SWITCH_P4Q5SB_PAGE_4D_QUEUE5_SHAPER_BLOCKING_RESERVED_SHIFT (9U)
#define SWITCH_P4Q5SB_P4Q5SBQ5SB_MASK (0x1ffU)
#define SWITCH_P4Q5SB_P4Q5SBQ5SB_SHIFT (0U)




typedef uint32_t SWITCH_P4P0Q6MR_TYPE;
#define SWITCH_P4P0Q6MR_PAGE_4E_P0_QUEUE6_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P0Q6MR_PAGE_4E_P0_QUEUE6_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P0Q6MR_PAGE_4E_P0_QUEUE6_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P0Q6MR_PAGE_4E_P0_QUEUE6_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P1Q6MR_TYPE;
#define SWITCH_P4P1Q6MR_PAGE_4E_P1_QUEUE6_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P1Q6MR_PAGE_4E_P1_QUEUE6_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P1Q6MR_PAGE_4E_P1_QUEUE6_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P1Q6MR_PAGE_4E_P1_QUEUE6_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P2Q6MR_TYPE;
#define SWITCH_P4P2Q6MR_PAGE_4E_P2_QUEUE6_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P2Q6MR_PAGE_4E_P2_QUEUE6_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P2Q6MR_PAGE_4E_P2_QUEUE6_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P2Q6MR_PAGE_4E_P2_QUEUE6_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P3Q6MR_TYPE;
#define SWITCH_P4P3Q6MR_PAGE_4E_P3_QUEUE6_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P3Q6MR_PAGE_4E_P3_QUEUE6_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P3Q6MR_PAGE_4E_P3_QUEUE6_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P3Q6MR_PAGE_4E_P3_QUEUE6_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P4Q6MR_TYPE;
#define SWITCH_P4P4Q6MR_PAGE_4E_P4_QUEUE6_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P4Q6MR_PAGE_4E_P4_QUEUE6_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P4Q6MR_PAGE_4E_P4_QUEUE6_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P4Q6MR_PAGE_4E_P4_QUEUE6_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P5Q6MR_TYPE;
#define SWITCH_P4P5Q6MR_PAGE_4E_P5_QUEUE6_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P5Q6MR_PAGE_4E_P5_QUEUE6_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P5Q6MR_PAGE_4E_P5_QUEUE6_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P5Q6MR_PAGE_4E_P5_QUEUE6_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P6Q6MR_TYPE;
#define SWITCH_P4P6Q6MR_PAGE_4E_P6_QUEUE6_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P6Q6MR_PAGE_4E_P6_QUEUE6_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P6Q6MR_PAGE_4E_P6_QUEUE6_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P6Q6MR_PAGE_4E_P6_QUEUE6_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P7Q6MR_TYPE;
#define SWITCH_P4P7Q6MR_PAGE_4E_P7_QUEUE6_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P7Q6MR_PAGE_4E_P7_QUEUE6_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P7Q6MR_PAGE_4E_P7_QUEUE6_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P7Q6MR_PAGE_4E_P7_QUEUE6_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4IQ6MR_TYPE;
#define SWITCH_P4IQ6MR_PAGE_4E_IMP_QUEUE6_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4IQ6MR_PAGE_4E_IMP_QUEUE6_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4IQ6MR_PAGE_4E_IMP_QUEUE6_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4IQ6MR_PAGE_4E_IMP_QUEUE6_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P0Q6MTS_TYPE;
#define SWITCH_P4P0Q6MTS_PAGE_4E_P0_QUEUE6_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P0Q6MTS_PAGE_4E_P0_QUEUE6_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P0Q6MTS_P4P0Q6MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P0Q6MTS_P4P0Q6MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P1Q6MTS_TYPE;
#define SWITCH_P4P1Q6MTS_PAGE_4E_P1_QUEUE6_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P1Q6MTS_PAGE_4E_P1_QUEUE6_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P1Q6MTS_P4P1Q6MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P1Q6MTS_P4P1Q6MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P2Q6MTS_TYPE;
#define SWITCH_P4P2Q6MTS_PAGE_4E_P2_QUEUE6_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P2Q6MTS_PAGE_4E_P2_QUEUE6_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P2Q6MTS_P4P2Q6MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P2Q6MTS_P4P2Q6MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P3Q6MTS_TYPE;
#define SWITCH_P4P3Q6MTS_PAGE_4E_P3_QUEUE6_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P3Q6MTS_PAGE_4E_P3_QUEUE6_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P3Q6MTS_P4P3Q6MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P3Q6MTS_P4P3Q6MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P4Q6MTS_TYPE;
#define SWITCH_P4P4Q6MTS_PAGE_4E_P4_QUEUE6_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P4Q6MTS_PAGE_4E_P4_QUEUE6_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P4Q6MTS_P4P4Q6MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P4Q6MTS_P4P4Q6MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P5Q6MTS_TYPE;
#define SWITCH_P4P5Q6MTS_PAGE_4E_P5_QUEUE6_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P5Q6MTS_PAGE_4E_P5_QUEUE6_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P5Q6MTS_P4P5Q6MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P5Q6MTS_P4P5Q6MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P6Q6MTS_TYPE;
#define SWITCH_P4P6Q6MTS_PAGE_4E_P6_QUEUE6_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P6Q6MTS_PAGE_4E_P6_QUEUE6_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P6Q6MTS_P4P6Q6MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P6Q6MTS_P4P6Q6MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P7Q6MTS_TYPE;
#define SWITCH_P4P7Q6MTS_PAGE_4E_P7_QUEUE6_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P7Q6MTS_PAGE_4E_P7_QUEUE6_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P7Q6MTS_P4P7Q6MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P7Q6MTS_P4P7Q6MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4IQ6MTS_TYPE;
#define SWITCH_P4IQ6MTS_PAGE_4E_IMP_QUEUE6_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4IQ6MTS_PAGE_4E_IMP_QUEUE6_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4IQ6MTS_P4IQ6MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4IQ6MTS_P4IQ6MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P0Q6SS_TYPE;
#define SWITCH_P4P0Q6SS_P4P0Q6SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P0Q6SS_P4P0Q6SSIPF_SHIFT (31UL)
#define SWITCH_P4P0Q6SS_PAGE_4E_P0_QUEUE6_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P0Q6SS_PAGE_4E_P0_QUEUE6_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P0Q6SS_PAGE_4E_P0_QUEUE6_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P0Q6SS_PAGE_4E_P0_QUEUE6_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P1Q6SS_TYPE;
#define SWITCH_P4P1Q6SS_P4P1Q6SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P1Q6SS_P4P1Q6SSIPF_SHIFT (31UL)
#define SWITCH_P4P1Q6SS_PAGE_4E_P1_QUEUE6_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P1Q6SS_PAGE_4E_P1_QUEUE6_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P1Q6SS_PAGE_4E_P1_QUEUE6_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P1Q6SS_PAGE_4E_P1_QUEUE6_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P2Q6SS_TYPE;
#define SWITCH_P4P2Q6SS_P4P2Q6SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P2Q6SS_P4P2Q6SSIPF_SHIFT (31UL)
#define SWITCH_P4P2Q6SS_PAGE_4E_P2_QUEUE6_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P2Q6SS_PAGE_4E_P2_QUEUE6_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P2Q6SS_PAGE_4E_P2_QUEUE6_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P2Q6SS_PAGE_4E_P2_QUEUE6_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P3Q6SS_TYPE;
#define SWITCH_P4P3Q6SS_P4P3Q6SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P3Q6SS_P4P3Q6SSIPF_SHIFT (31UL)
#define SWITCH_P4P3Q6SS_PAGE_4E_P3_QUEUE6_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P3Q6SS_PAGE_4E_P3_QUEUE6_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P3Q6SS_PAGE_4E_P3_QUEUE6_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P3Q6SS_PAGE_4E_P3_QUEUE6_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P4Q6SS_TYPE;
#define SWITCH_P4P4Q6SS_P4P4Q6SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P4Q6SS_P4P4Q6SSIPF_SHIFT (31UL)
#define SWITCH_P4P4Q6SS_PAGE_4E_P4_QUEUE6_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P4Q6SS_PAGE_4E_P4_QUEUE6_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P4Q6SS_PAGE_4E_P4_QUEUE6_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P4Q6SS_PAGE_4E_P4_QUEUE6_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P5Q6SS_TYPE;
#define SWITCH_P4P5Q6SS_P4P5Q6SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P5Q6SS_P4P5Q6SSIPF_SHIFT (31UL)
#define SWITCH_P4P5Q6SS_PAGE_4E_P5_QUEUE6_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P5Q6SS_PAGE_4E_P5_QUEUE6_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P5Q6SS_PAGE_4E_P5_QUEUE6_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P5Q6SS_PAGE_4E_P5_QUEUE6_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P6Q6SS_TYPE;
#define SWITCH_P4P6Q6SS_P4P6Q6SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P6Q6SS_P4P6Q6SSIPF_SHIFT (31UL)
#define SWITCH_P4P6Q6SS_PAGE_4E_P6_QUEUE6_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P6Q6SS_PAGE_4E_P6_QUEUE6_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P6Q6SS_PAGE_4E_P6_QUEUE6_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P6Q6SS_PAGE_4E_P6_QUEUE6_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P7Q6SS_TYPE;
#define SWITCH_P4P7Q6SS_P4P7Q6SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P7Q6SS_P4P7Q6SSIPF_SHIFT (31UL)
#define SWITCH_P4P7Q6SS_PAGE_4E_P7_QUEUE6_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P7Q6SS_PAGE_4E_P7_QUEUE6_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P7Q6SS_PAGE_4E_P7_QUEUE6_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P7Q6SS_PAGE_4E_P7_QUEUE6_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4IQ6SS_TYPE;
#define SWITCH_P4IQ6SS_P4IQ6SSIPF_MASK (0x80000000UL)
#define SWITCH_P4IQ6SS_P4IQ6SSIPF_SHIFT (31UL)
#define SWITCH_P4IQ6SS_PAGE_4E_IMP_QUEUE6_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4IQ6SS_PAGE_4E_IMP_QUEUE6_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4IQ6SS_PAGE_4E_IMP_QUEUE6_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4IQ6SS_PAGE_4E_IMP_QUEUE6_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P0Q6MPR_TYPE;
#define SWITCH_P4P0Q6MPR_P4P0Q6MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P0Q6MPR_P4P0Q6MPRR_SHIFT (18UL)
#define SWITCH_P4P0Q6MPR_P4P0Q6MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P0Q6MPR_P4P0Q6MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P1Q6MPR_TYPE;
#define SWITCH_P4P1Q6MPR_P4P1Q6MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P1Q6MPR_P4P1Q6MPRR_SHIFT (18UL)
#define SWITCH_P4P1Q6MPR_P4P1Q6MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P1Q6MPR_P4P1Q6MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P2Q6MPR_TYPE;
#define SWITCH_P4P2Q6MPR_P4P2Q6MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P2Q6MPR_P4P2Q6MPRR_SHIFT (18UL)
#define SWITCH_P4P2Q6MPR_P4P2Q6MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P2Q6MPR_P4P2Q6MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P3Q6MPR_TYPE;
#define SWITCH_P4P3Q6MPR_P4P3Q6MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P3Q6MPR_P4P3Q6MPRR_SHIFT (18UL)
#define SWITCH_P4P3Q6MPR_P4P3Q6MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P3Q6MPR_P4P3Q6MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P4Q6MPR_TYPE;
#define SWITCH_P4P4Q6MPR_P4P4Q6MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P4Q6MPR_P4P4Q6MPRR_SHIFT (18UL)
#define SWITCH_P4P4Q6MPR_P4P4Q6MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P4Q6MPR_P4P4Q6MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P5Q6MPR_TYPE;
#define SWITCH_P4P5Q6MPR_P4P5Q6MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P5Q6MPR_P4P5Q6MPRR_SHIFT (18UL)
#define SWITCH_P4P5Q6MPR_P4P5Q6MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P5Q6MPR_P4P5Q6MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P6Q6MPR_TYPE;
#define SWITCH_P4P6Q6MPR_P4P6Q6MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P6Q6MPR_P4P6Q6MPRR_SHIFT (18UL)
#define SWITCH_P4P6Q6MPR_P4P6Q6MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P6Q6MPR_P4P6Q6MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P7Q6MPR_TYPE;
#define SWITCH_P4P7Q6MPR_P4P7Q6MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P7Q6MPR_P4P7Q6MPRR_SHIFT (18UL)
#define SWITCH_P4P7Q6MPR_P4P7Q6MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P7Q6MPR_P4P7Q6MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4IQ6MPR_TYPE;
#define SWITCH_P4IQ6MPR_P4IQ6MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4IQ6MPR_P4IQ6MPRR_SHIFT (18UL)
#define SWITCH_P4IQ6MPR_P4IQ6MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4IQ6MPR_P4IQ6MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4ESQ6CRS0_TYPE;
#define SWITCH_P4ESQ6CRS0_P4ESQ6CRS0ESQ6CRS0_MASK (0xffffffffUL)
#define SWITCH_P4ESQ6CRS0_P4ESQ6CRS0ESQ6CRS0_SHIFT (0UL)




typedef uint32_t SWITCH_P4ESQ6CRS1_TYPE;
#define SWITCH_P4ESQ6CRS1_P4ESQ6CRS1ESQ6CRS1_MASK (0xffffffffUL)
#define SWITCH_P4ESQ6CRS1_P4ESQ6CRS1ESQ6CRS1_SHIFT (0UL)




typedef uint32_t SWITCH_P4P0Q6MPTS_TYPE;
#define SWITCH_P4P0Q6MPTS_P4P0Q6MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P0Q6MPTS_P4P0Q6MPTSR_SHIFT (18UL)
#define SWITCH_P4P0Q6MPTS_P4P0Q6MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P0Q6MPTS_P4P0Q6MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P1Q6MPTS_TYPE;
#define SWITCH_P4P1Q6MPTS_P4P1Q6MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P1Q6MPTS_P4P1Q6MPTSR_SHIFT (18UL)
#define SWITCH_P4P1Q6MPTS_P4P1Q6MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P1Q6MPTS_P4P1Q6MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P2Q6MPTS_TYPE;
#define SWITCH_P4P2Q6MPTS_P4P2Q6MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P2Q6MPTS_P4P2Q6MPTSR_SHIFT (18UL)
#define SWITCH_P4P2Q6MPTS_P4P2Q6MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P2Q6MPTS_P4P2Q6MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P3Q6MPTS_TYPE;
#define SWITCH_P4P3Q6MPTS_P4P3Q6MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P3Q6MPTS_P4P3Q6MPTSR_SHIFT (18UL)
#define SWITCH_P4P3Q6MPTS_P4P3Q6MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P3Q6MPTS_P4P3Q6MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P4Q6MPTS_TYPE;
#define SWITCH_P4P4Q6MPTS_P4P4Q6MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P4Q6MPTS_P4P4Q6MPTSR_SHIFT (18UL)
#define SWITCH_P4P4Q6MPTS_P4P4Q6MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P4Q6MPTS_P4P4Q6MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P5Q6MPTS_TYPE;
#define SWITCH_P4P5Q6MPTS_P4P5Q6MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P5Q6MPTS_P4P5Q6MPTSR_SHIFT (18UL)
#define SWITCH_P4P5Q6MPTS_P4P5Q6MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P5Q6MPTS_P4P5Q6MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P6Q6MPTS_TYPE;
#define SWITCH_P4P6Q6MPTS_P4P6Q6MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P6Q6MPTS_P4P6Q6MPTSR_SHIFT (18UL)
#define SWITCH_P4P6Q6MPTS_P4P6Q6MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P6Q6MPTS_P4P6Q6MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P7Q6MPTS_TYPE;
#define SWITCH_P4P7Q6MPTS_P4P7Q6MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P7Q6MPTS_P4P7Q6MPTSR_SHIFT (18UL)
#define SWITCH_P4P7Q6MPTS_P4P7Q6MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P7Q6MPTS_P4P7Q6MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4IQ6MPTS_TYPE;
#define SWITCH_P4IQ6MPTS_P4IQ6MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4IQ6MPTS_P4IQ6MPTSR_SHIFT (18UL)
#define SWITCH_P4IQ6MPTS_P4IQ6MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4IQ6MPTS_P4IQ6MPTSMTS_SHIFT (0UL)




typedef uint16_t SWITCH_P4Q6ASM_TYPE;
#define SWITCH_P4Q6ASM_PAGE_4E_QUEUE6_AVB_SHAPING_MODE_RESERVED_MASK (0xfe00U)
#define SWITCH_P4Q6ASM_PAGE_4E_QUEUE6_AVB_SHAPING_MODE_RESERVED_SHIFT (9U)
#define SWITCH_P4Q6ASM_P4Q6ASMQ6ASM_MASK (0x1ffU)
#define SWITCH_P4Q6ASM_P4Q6ASMQ6ASM_SHIFT (0U)




typedef uint16_t SWITCH_P4Q6SE_TYPE;
#define SWITCH_P4Q6SE_PAGE_4E_QUEUE6_SHAPER_ENABLE_RESERVED_MASK (0xfe00U)
#define SWITCH_P4Q6SE_PAGE_4E_QUEUE6_SHAPER_ENABLE_RESERVED_SHIFT (9U)
#define SWITCH_P4Q6SE_P4Q6SEQ6SE_MASK (0x1ffU)
#define SWITCH_P4Q6SE_P4Q6SEQ6SE_SHIFT (0U)




typedef uint16_t SWITCH_P4Q6SBCS_TYPE;
#define SWITCH_P4Q6SBCS_P4Q6SBCSR_MASK (0xfe00U)
#define SWITCH_P4Q6SBCS_P4Q6SBCSR_SHIFT (9U)
#define SWITCH_P4Q6SBCS_P4Q6SBCSQ6SBCS_MASK (0x1ffU)
#define SWITCH_P4Q6SBCS_P4Q6SBCSQ6SBCS_SHIFT (0U)




typedef uint16_t SWITCH_P4Q6SB_TYPE;
#define SWITCH_P4Q6SB_PAGE_4E_QUEUE6_SHAPER_BLOCKING_RESERVED_MASK (0xfe00U)
#define SWITCH_P4Q6SB_PAGE_4E_QUEUE6_SHAPER_BLOCKING_RESERVED_SHIFT (9U)
#define SWITCH_P4Q6SB_P4Q6SBQ6SB_MASK (0x1ffU)
#define SWITCH_P4Q6SB_P4Q6SBQ6SB_SHIFT (0U)




typedef uint32_t SWITCH_P4P0Q7MR_TYPE;
#define SWITCH_P4P0Q7MR_PAGE_4F_P0_QUEUE7_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P0Q7MR_PAGE_4F_P0_QUEUE7_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P0Q7MR_PAGE_4F_P0_QUEUE7_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P0Q7MR_PAGE_4F_P0_QUEUE7_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P1Q7MR_TYPE;
#define SWITCH_P4P1Q7MR_PAGE_4F_P1_QUEUE7_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P1Q7MR_PAGE_4F_P1_QUEUE7_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P1Q7MR_PAGE_4F_P1_QUEUE7_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P1Q7MR_PAGE_4F_P1_QUEUE7_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P2Q7MR_TYPE;
#define SWITCH_P4P2Q7MR_PAGE_4F_P2_QUEUE7_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P2Q7MR_PAGE_4F_P2_QUEUE7_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P2Q7MR_PAGE_4F_P2_QUEUE7_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P2Q7MR_PAGE_4F_P2_QUEUE7_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P3Q7MR_TYPE;
#define SWITCH_P4P3Q7MR_PAGE_4F_P3_QUEUE7_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P3Q7MR_PAGE_4F_P3_QUEUE7_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P3Q7MR_PAGE_4F_P3_QUEUE7_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P3Q7MR_PAGE_4F_P3_QUEUE7_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P4Q7MR_TYPE;
#define SWITCH_P4P4Q7MR_PAGE_4F_P4_QUEUE7_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P4Q7MR_PAGE_4F_P4_QUEUE7_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P4Q7MR_PAGE_4F_P4_QUEUE7_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P4Q7MR_PAGE_4F_P4_QUEUE7_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P5Q7MR_TYPE;
#define SWITCH_P4P5Q7MR_PAGE_4F_P5_QUEUE7_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P5Q7MR_PAGE_4F_P5_QUEUE7_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P5Q7MR_PAGE_4F_P5_QUEUE7_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P5Q7MR_PAGE_4F_P5_QUEUE7_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P6Q7MR_TYPE;
#define SWITCH_P4P6Q7MR_PAGE_4F_P6_QUEUE7_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P6Q7MR_PAGE_4F_P6_QUEUE7_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P6Q7MR_PAGE_4F_P6_QUEUE7_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P6Q7MR_PAGE_4F_P6_QUEUE7_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P7Q7MR_TYPE;
#define SWITCH_P4P7Q7MR_PAGE_4F_P7_QUEUE7_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P7Q7MR_PAGE_4F_P7_QUEUE7_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4P7Q7MR_PAGE_4F_P7_QUEUE7_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4P7Q7MR_PAGE_4F_P7_QUEUE7_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4IQ7MR_TYPE;
#define SWITCH_P4IQ7MR_PAGE_4F_IMP_QUEUE7_MAX_REFRESH_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4IQ7MR_PAGE_4F_IMP_QUEUE7_MAX_REFRESH_RESERVED_SHIFT (18UL)
#define SWITCH_P4IQ7MR_PAGE_4F_IMP_QUEUE7_MAX_REFRESH_MAX_REFRESH_MASK (0x3ffffUL)
#define SWITCH_P4IQ7MR_PAGE_4F_IMP_QUEUE7_MAX_REFRESH_MAX_REFRESH_SHIFT (0UL)




typedef uint32_t SWITCH_P4P0Q7MTS_TYPE;
#define SWITCH_P4P0Q7MTS_PAGE_4F_P0_QUEUE7_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P0Q7MTS_PAGE_4F_P0_QUEUE7_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P0Q7MTS_P4P0Q7MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P0Q7MTS_P4P0Q7MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P1Q7MTS_TYPE;
#define SWITCH_P4P1Q7MTS_PAGE_4F_P1_QUEUE7_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P1Q7MTS_PAGE_4F_P1_QUEUE7_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P1Q7MTS_P4P1Q7MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P1Q7MTS_P4P1Q7MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P2Q7MTS_TYPE;
#define SWITCH_P4P2Q7MTS_PAGE_4F_P2_QUEUE7_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P2Q7MTS_PAGE_4F_P2_QUEUE7_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P2Q7MTS_P4P2Q7MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P2Q7MTS_P4P2Q7MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P3Q7MTS_TYPE;
#define SWITCH_P4P3Q7MTS_PAGE_4F_P3_QUEUE7_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P3Q7MTS_PAGE_4F_P3_QUEUE7_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P3Q7MTS_P4P3Q7MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P3Q7MTS_P4P3Q7MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P4Q7MTS_TYPE;
#define SWITCH_P4P4Q7MTS_PAGE_4F_P4_QUEUE7_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P4Q7MTS_PAGE_4F_P4_QUEUE7_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P4Q7MTS_P4P4Q7MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P4Q7MTS_P4P4Q7MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P5Q7MTS_TYPE;
#define SWITCH_P4P5Q7MTS_PAGE_4F_P5_QUEUE7_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P5Q7MTS_PAGE_4F_P5_QUEUE7_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P5Q7MTS_P4P5Q7MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P5Q7MTS_P4P5Q7MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P6Q7MTS_TYPE;
#define SWITCH_P4P6Q7MTS_PAGE_4F_P6_QUEUE7_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P6Q7MTS_PAGE_4F_P6_QUEUE7_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P6Q7MTS_P4P6Q7MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P6Q7MTS_P4P6Q7MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P7Q7MTS_TYPE;
#define SWITCH_P4P7Q7MTS_PAGE_4F_P7_QUEUE7_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4P7Q7MTS_PAGE_4F_P7_QUEUE7_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4P7Q7MTS_P4P7Q7MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P7Q7MTS_P4P7Q7MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4IQ7MTS_TYPE;
#define SWITCH_P4IQ7MTS_PAGE_4F_IMP_QUEUE7_MAX_THD_SEL_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_P4IQ7MTS_PAGE_4F_IMP_QUEUE7_MAX_THD_SEL_RESERVED_SHIFT (18UL)
#define SWITCH_P4IQ7MTS_P4IQ7MTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4IQ7MTS_P4IQ7MTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P0Q7SS_TYPE;
#define SWITCH_P4P0Q7SS_P4P0Q7SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P0Q7SS_P4P0Q7SSIPF_SHIFT (31UL)
#define SWITCH_P4P0Q7SS_PAGE_4F_P0_QUEUE7_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P0Q7SS_PAGE_4F_P0_QUEUE7_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P0Q7SS_PAGE_4F_P0_QUEUE7_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P0Q7SS_PAGE_4F_P0_QUEUE7_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P1Q7SS_TYPE;
#define SWITCH_P4P1Q7SS_P4P1Q7SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P1Q7SS_P4P1Q7SSIPF_SHIFT (31UL)
#define SWITCH_P4P1Q7SS_PAGE_4F_P1_QUEUE7_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P1Q7SS_PAGE_4F_P1_QUEUE7_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P1Q7SS_PAGE_4F_P1_QUEUE7_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P1Q7SS_PAGE_4F_P1_QUEUE7_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P2Q7SS_TYPE;
#define SWITCH_P4P2Q7SS_P4P2Q7SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P2Q7SS_P4P2Q7SSIPF_SHIFT (31UL)
#define SWITCH_P4P2Q7SS_PAGE_4F_P2_QUEUE7_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P2Q7SS_PAGE_4F_P2_QUEUE7_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P2Q7SS_PAGE_4F_P2_QUEUE7_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P2Q7SS_PAGE_4F_P2_QUEUE7_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P3Q7SS_TYPE;
#define SWITCH_P4P3Q7SS_P4P3Q7SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P3Q7SS_P4P3Q7SSIPF_SHIFT (31UL)
#define SWITCH_P4P3Q7SS_PAGE_4F_P3_QUEUE7_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P3Q7SS_PAGE_4F_P3_QUEUE7_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P3Q7SS_PAGE_4F_P3_QUEUE7_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P3Q7SS_PAGE_4F_P3_QUEUE7_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P4Q7SS_TYPE;
#define SWITCH_P4P4Q7SS_P4P4Q7SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P4Q7SS_P4P4Q7SSIPF_SHIFT (31UL)
#define SWITCH_P4P4Q7SS_PAGE_4F_P4_QUEUE7_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P4Q7SS_PAGE_4F_P4_QUEUE7_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P4Q7SS_PAGE_4F_P4_QUEUE7_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P4Q7SS_PAGE_4F_P4_QUEUE7_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P5Q7SS_TYPE;
#define SWITCH_P4P5Q7SS_P4P5Q7SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P5Q7SS_P4P5Q7SSIPF_SHIFT (31UL)
#define SWITCH_P4P5Q7SS_PAGE_4F_P5_QUEUE7_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P5Q7SS_PAGE_4F_P5_QUEUE7_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P5Q7SS_PAGE_4F_P5_QUEUE7_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P5Q7SS_PAGE_4F_P5_QUEUE7_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P6Q7SS_TYPE;
#define SWITCH_P4P6Q7SS_P4P6Q7SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P6Q7SS_P4P6Q7SSIPF_SHIFT (31UL)
#define SWITCH_P4P6Q7SS_PAGE_4F_P6_QUEUE7_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P6Q7SS_PAGE_4F_P6_QUEUE7_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P6Q7SS_PAGE_4F_P6_QUEUE7_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P6Q7SS_PAGE_4F_P6_QUEUE7_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P7Q7SS_TYPE;
#define SWITCH_P4P7Q7SS_P4P7Q7SSIPF_MASK (0x80000000UL)
#define SWITCH_P4P7Q7SS_P4P7Q7SSIPF_SHIFT (31UL)
#define SWITCH_P4P7Q7SS_PAGE_4F_P7_QUEUE7_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4P7Q7SS_PAGE_4F_P7_QUEUE7_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4P7Q7SS_PAGE_4F_P7_QUEUE7_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4P7Q7SS_PAGE_4F_P7_QUEUE7_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4IQ7SS_TYPE;
#define SWITCH_P4IQ7SS_P4IQ7SSIPF_MASK (0x80000000UL)
#define SWITCH_P4IQ7SS_P4IQ7SSIPF_SHIFT (31UL)
#define SWITCH_P4IQ7SS_PAGE_4F_IMP_QUEUE7_SHAPER_STS_RESERVED_MASK (0x60000000UL)
#define SWITCH_P4IQ7SS_PAGE_4F_IMP_QUEUE7_SHAPER_STS_RESERVED_SHIFT (29UL)
#define SWITCH_P4IQ7SS_PAGE_4F_IMP_QUEUE7_SHAPER_STS_BUCKET_CNT_MASK (0x1fffffffUL)
#define SWITCH_P4IQ7SS_PAGE_4F_IMP_QUEUE7_SHAPER_STS_BUCKET_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_P4P0Q7MPR_TYPE;
#define SWITCH_P4P0Q7MPR_P4P0Q7MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P0Q7MPR_P4P0Q7MPRR_SHIFT (18UL)
#define SWITCH_P4P0Q7MPR_P4P0Q7MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P0Q7MPR_P4P0Q7MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P1Q7MPR_TYPE;
#define SWITCH_P4P1Q7MPR_P4P1Q7MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P1Q7MPR_P4P1Q7MPRR_SHIFT (18UL)
#define SWITCH_P4P1Q7MPR_P4P1Q7MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P1Q7MPR_P4P1Q7MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P2Q7MPR_TYPE;
#define SWITCH_P4P2Q7MPR_P4P2Q7MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P2Q7MPR_P4P2Q7MPRR_SHIFT (18UL)
#define SWITCH_P4P2Q7MPR_P4P2Q7MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P2Q7MPR_P4P2Q7MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P3Q7MPR_TYPE;
#define SWITCH_P4P3Q7MPR_P4P3Q7MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P3Q7MPR_P4P3Q7MPRR_SHIFT (18UL)
#define SWITCH_P4P3Q7MPR_P4P3Q7MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P3Q7MPR_P4P3Q7MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P4Q7MPR_TYPE;
#define SWITCH_P4P4Q7MPR_P4P4Q7MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P4Q7MPR_P4P4Q7MPRR_SHIFT (18UL)
#define SWITCH_P4P4Q7MPR_P4P4Q7MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P4Q7MPR_P4P4Q7MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P5Q7MPR_TYPE;
#define SWITCH_P4P5Q7MPR_P4P5Q7MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P5Q7MPR_P4P5Q7MPRR_SHIFT (18UL)
#define SWITCH_P4P5Q7MPR_P4P5Q7MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P5Q7MPR_P4P5Q7MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P6Q7MPR_TYPE;
#define SWITCH_P4P6Q7MPR_P4P6Q7MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P6Q7MPR_P4P6Q7MPRR_SHIFT (18UL)
#define SWITCH_P4P6Q7MPR_P4P6Q7MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P6Q7MPR_P4P6Q7MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4P7Q7MPR_TYPE;
#define SWITCH_P4P7Q7MPR_P4P7Q7MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4P7Q7MPR_P4P7Q7MPRR_SHIFT (18UL)
#define SWITCH_P4P7Q7MPR_P4P7Q7MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4P7Q7MPR_P4P7Q7MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4IQ7MPR_TYPE;
#define SWITCH_P4IQ7MPR_P4IQ7MPRR_MASK (0xfffc0000UL)
#define SWITCH_P4IQ7MPR_P4IQ7MPRR_SHIFT (18UL)
#define SWITCH_P4IQ7MPR_P4IQ7MPRMR_MASK (0x3ffffUL)
#define SWITCH_P4IQ7MPR_P4IQ7MPRMR_SHIFT (0UL)




typedef uint32_t SWITCH_P4ESQ7CRS0_TYPE;
#define SWITCH_P4ESQ7CRS0_P4ESQ7CRS0ESQ7CRS0_MASK (0xffffffffUL)
#define SWITCH_P4ESQ7CRS0_P4ESQ7CRS0ESQ7CRS0_SHIFT (0UL)




typedef uint32_t SWITCH_P4ESQ7CRS1_TYPE;
#define SWITCH_P4ESQ7CRS1_P4ESQ7CRS1ESQ7CRS1_MASK (0xffffffffUL)
#define SWITCH_P4ESQ7CRS1_P4ESQ7CRS1ESQ7CRS1_SHIFT (0UL)




typedef uint32_t SWITCH_P4P0Q7MPTS_TYPE;
#define SWITCH_P4P0Q7MPTS_P4P0Q7MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P0Q7MPTS_P4P0Q7MPTSR_SHIFT (18UL)
#define SWITCH_P4P0Q7MPTS_P4P0Q7MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P0Q7MPTS_P4P0Q7MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P1Q7MPTS_TYPE;
#define SWITCH_P4P1Q7MPTS_P4P1Q7MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P1Q7MPTS_P4P1Q7MPTSR_SHIFT (18UL)
#define SWITCH_P4P1Q7MPTS_P4P1Q7MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P1Q7MPTS_P4P1Q7MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P2Q7MPTS_TYPE;
#define SWITCH_P4P2Q7MPTS_P4P2Q7MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P2Q7MPTS_P4P2Q7MPTSR_SHIFT (18UL)
#define SWITCH_P4P2Q7MPTS_P4P2Q7MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P2Q7MPTS_P4P2Q7MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P3Q7MPTS_TYPE;
#define SWITCH_P4P3Q7MPTS_P4P3Q7MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P3Q7MPTS_P4P3Q7MPTSR_SHIFT (18UL)
#define SWITCH_P4P3Q7MPTS_P4P3Q7MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P3Q7MPTS_P4P3Q7MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P4Q7MPTS_TYPE;
#define SWITCH_P4P4Q7MPTS_P4P4Q7MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P4Q7MPTS_P4P4Q7MPTSR_SHIFT (18UL)
#define SWITCH_P4P4Q7MPTS_P4P4Q7MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P4Q7MPTS_P4P4Q7MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P5Q7MPTS_TYPE;
#define SWITCH_P4P5Q7MPTS_P4P5Q7MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P5Q7MPTS_P4P5Q7MPTSR_SHIFT (18UL)
#define SWITCH_P4P5Q7MPTS_P4P5Q7MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P5Q7MPTS_P4P5Q7MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P6Q7MPTS_TYPE;
#define SWITCH_P4P6Q7MPTS_P4P6Q7MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P6Q7MPTS_P4P6Q7MPTSR_SHIFT (18UL)
#define SWITCH_P4P6Q7MPTS_P4P6Q7MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P6Q7MPTS_P4P6Q7MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4P7Q7MPTS_TYPE;
#define SWITCH_P4P7Q7MPTS_P4P7Q7MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4P7Q7MPTS_P4P7Q7MPTSR_SHIFT (18UL)
#define SWITCH_P4P7Q7MPTS_P4P7Q7MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4P7Q7MPTS_P4P7Q7MPTSMTS_SHIFT (0UL)




typedef uint32_t SWITCH_P4IQ7MPTS_TYPE;
#define SWITCH_P4IQ7MPTS_P4IQ7MPTSR_MASK (0xfffc0000UL)
#define SWITCH_P4IQ7MPTS_P4IQ7MPTSR_SHIFT (18UL)
#define SWITCH_P4IQ7MPTS_P4IQ7MPTSMTS_MASK (0x3ffffUL)
#define SWITCH_P4IQ7MPTS_P4IQ7MPTSMTS_SHIFT (0UL)




typedef uint16_t SWITCH_P4Q7ASM_TYPE;
#define SWITCH_P4Q7ASM_PAGE_4F_QUEUE7_AVB_SHAPING_MODE_RESERVED_MASK (0xfe00U)
#define SWITCH_P4Q7ASM_PAGE_4F_QUEUE7_AVB_SHAPING_MODE_RESERVED_SHIFT (9U)
#define SWITCH_P4Q7ASM_P4Q7ASMQ7ASM_MASK (0x1ffU)
#define SWITCH_P4Q7ASM_P4Q7ASMQ7ASM_SHIFT (0U)




typedef uint16_t SWITCH_P4Q7SE_TYPE;
#define SWITCH_P4Q7SE_PAGE_4F_QUEUE7_SHAPER_ENABLE_RESERVED_MASK (0xfe00U)
#define SWITCH_P4Q7SE_PAGE_4F_QUEUE7_SHAPER_ENABLE_RESERVED_SHIFT (9U)
#define SWITCH_P4Q7SE_P4Q7SEQ7SE_MASK (0x1ffU)
#define SWITCH_P4Q7SE_P4Q7SEQ7SE_SHIFT (0U)




typedef uint16_t SWITCH_P4Q7SBCS_TYPE;
#define SWITCH_P4Q7SBCS_P4Q7SBCSR_MASK (0xfe00U)
#define SWITCH_P4Q7SBCS_P4Q7SBCSR_SHIFT (9U)
#define SWITCH_P4Q7SBCS_P4Q7SBCSQ7SBCS_MASK (0x1ffU)
#define SWITCH_P4Q7SBCS_P4Q7SBCSQ7SBCS_SHIFT (0U)




typedef uint16_t SWITCH_P4Q7SB_TYPE;
#define SWITCH_P4Q7SB_PAGE_4F_QUEUE7_SHAPER_BLOCKING_RESERVED_MASK (0xfe00U)
#define SWITCH_P4Q7SB_PAGE_4F_QUEUE7_SHAPER_BLOCKING_RESERVED_SHIFT (9U)
#define SWITCH_P4Q7SB_P4Q7SBQ7SB_MASK (0x1ffU)
#define SWITCH_P4Q7SB_P4Q7SBQ7SB_SHIFT (0U)




typedef uint8_t SWITCH_P70MSC_TYPE;
#define SWITCH_P70MSC_PAGE_70_MIB_SNAPSHOT_CTL_SNAPSHOT_STDONE_MASK (0x80U)
#define SWITCH_P70MSC_PAGE_70_MIB_SNAPSHOT_CTL_SNAPSHOT_STDONE_SHIFT (7U)
#define SWITCH_P70MSC_PAGE_70_MIB_SNAPSHOT_CTL_SNAPSHOT_MIRROR_MASK (0x40U)
#define SWITCH_P70MSC_PAGE_70_MIB_SNAPSHOT_CTL_SNAPSHOT_MIRROR_SHIFT (6U)
#define SWITCH_P70MSC_PAGE_70_MIB_SNAPSHOT_CTL_RESERVED_MASK (0x20U)
#define SWITCH_P70MSC_PAGE_70_MIB_SNAPSHOT_CTL_RESERVED_SHIFT (5U)
#define SWITCH_P70MSC_P70MSCRMSCE_MASK (0x10U)
#define SWITCH_P70MSC_P70MSCRMSCE_SHIFT (4U)
#define SWITCH_P70MSC_PAGE_70_MIB_SNAPSHOT_CTL_SNAPSHOT_PORT_MASK (0xfU)
#define SWITCH_P70MSC_PAGE_70_MIB_SNAPSHOT_CTL_SNAPSHOT_PORT_SHIFT (0U)




typedef uint64_t SWITCH_PAGE_71_S_TXOCTETS_TYPE;
#define SWITCH_PAGE_71_S_TXOCTETS_TXOCTETCOUNT_MASK (0xffffffffffffffffULL)
#define SWITCH_PAGE_71_S_TXOCTETS_TXOCTETCOUNT_SHIFT (0ULL)




typedef uint32_t SWITCH_PAGE_71_S_TXDROPPKTS_TYPE;
#define SWITCH_PAGE_71_S_TXDROPPKTS_TXDROPPKTCOUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_71_S_TXDROPPKTS_TXDROPPKTCOUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_71_S_TXQPKTQ0_TYPE;
#define SWITCH_PAGE_71_S_TXQPKTQ0_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_71_S_TXQPKTQ0_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71ST_TYPE;
#define SWITCH_P71ST_PAGE_71_S_TXBROADCASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71ST_PAGE_71_S_TXBROADCASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71ST1_TYPE;
#define SWITCH_P71ST1_PAGE_71_S_TXMULTICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71ST1_PAGE_71_S_TXMULTICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71ST2_TYPE;
#define SWITCH_P71ST2_PAGE_71_S_TXUNICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71ST2_PAGE_71_S_TXUNICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71ST3_TYPE;
#define SWITCH_P71ST3_PAGE_71_S_TXCOLLISIONS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71ST3_PAGE_71_S_TXCOLLISIONS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71ST4_TYPE;
#define SWITCH_P71ST4_PAGE_71_S_TXSINGLECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71ST4_PAGE_71_S_TXSINGLECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71ST5_TYPE;
#define SWITCH_P71ST5_PAGE_71_S_TXMULTIPLECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71ST5_PAGE_71_S_TXMULTIPLECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71ST6_TYPE;
#define SWITCH_P71ST6_PAGE_71_S_TXDEFERREDTRANSMIT_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71ST6_PAGE_71_S_TXDEFERREDTRANSMIT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71ST7_TYPE;
#define SWITCH_P71ST7_PAGE_71_S_TXLATECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71ST7_PAGE_71_S_TXLATECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71ST8_TYPE;
#define SWITCH_P71ST8_PAGE_71_S_TXEXCESSIVECOLLISION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71ST8_PAGE_71_S_TXEXCESSIVECOLLISION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71ST9_TYPE;
#define SWITCH_P71ST9_PAGE_71_S_TXFRAMEINDISC_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71ST9_PAGE_71_S_TXFRAMEINDISC_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_71_S_TXPAUSEPKTS_TYPE;
#define SWITCH_PAGE_71_S_TXPAUSEPKTS_TXPAUSEPKTCOUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_71_S_TXPAUSEPKTS_TXPAUSEPKTCOUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_71_S_TXQPKTQ1_TYPE;
#define SWITCH_PAGE_71_S_TXQPKTQ1_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_71_S_TXQPKTQ1_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_71_S_TXQPKTQ2_TYPE;
#define SWITCH_PAGE_71_S_TXQPKTQ2_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_71_S_TXQPKTQ2_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_71_S_TXQPKTQ3_TYPE;
#define SWITCH_PAGE_71_S_TXQPKTQ3_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_71_S_TXQPKTQ3_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_71_S_TXQPKTQ4_TYPE;
#define SWITCH_PAGE_71_S_TXQPKTQ4_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_71_S_TXQPKTQ4_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_71_S_TXQPKTQ5_TYPE;
#define SWITCH_PAGE_71_S_TXQPKTQ5_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_71_S_TXQPKTQ5_COUNT_SHIFT (0UL)




typedef uint64_t SWITCH_PAGE_71_S_RXOCTETS_TYPE;
#define SWITCH_PAGE_71_S_RXOCTETS_RXOCTETCOUNT_MASK (0xffffffffffffffffULL)
#define SWITCH_PAGE_71_S_RXOCTETS_RXOCTETCOUNT_SHIFT (0ULL)




typedef uint32_t SWITCH_P71SR_TYPE;
#define SWITCH_P71SR_PAGE_71_S_RXUNDERSIZEPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71SR_PAGE_71_S_RXUNDERSIZEPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_71_S_RXPAUSEPKTS_TYPE;
#define SWITCH_PAGE_71_S_RXPAUSEPKTS_RXPAUSEPKTCOUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_71_S_RXPAUSEPKTS_RXPAUSEPKTCOUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71SR64_TYPE;
#define SWITCH_P71SR64_PAGE_71_S_RXPKTS64OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71SR64_PAGE_71_S_RXPKTS64OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71SR65127_TYPE;
#define SWITCH_P71SR65127_PAGE_71_S_RXPKTS65TO127OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71SR65127_PAGE_71_S_RXPKTS65TO127OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71SR128255_TYPE;
#define SWITCH_P71SR128255_PAGE_71_S_RXPKTS128TO255OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71SR128255_PAGE_71_S_RXPKTS128TO255OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71SR256511_TYPE;
#define SWITCH_P71SR256511_PAGE_71_S_RXPKTS256TO511OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71SR256511_PAGE_71_S_RXPKTS256TO511OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71SR5121023_TYPE;
#define SWITCH_P71SR5121023_PAGE_71_S_RXPKTS512TO1023OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71SR5121023_PAGE_71_S_RXPKTS512TO1023OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71SR1024_TYPE;
#define SWITCH_P71SR1024_PAGE_71_S_RXPKTS1024TOMAXPKTOCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71SR1024_PAGE_71_S_RXPKTS1024TOMAXPKTOCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71SR1_TYPE;
#define SWITCH_P71SR1_PAGE_71_S_RXOVERSIZEPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71SR1_PAGE_71_S_RXOVERSIZEPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_71_S_RXJABBERS_TYPE;
#define SWITCH_PAGE_71_S_RXJABBERS_RXJABBERCOUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_71_S_RXJABBERS_RXJABBERCOUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71SR2_TYPE;
#define SWITCH_P71SR2_PAGE_71_S_RXALIGNMENTERRORS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71SR2_PAGE_71_S_RXALIGNMENTERRORS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_71_S_RXFCSERRORS_TYPE;
#define SWITCH_PAGE_71_S_RXFCSERRORS_RXFCSERRORCOUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_71_S_RXFCSERRORS_RXFCSERRORCOUNT_SHIFT (0UL)




typedef uint64_t SWITCH_P71SR3_TYPE;
#define SWITCH_P71SR3_PAGE_71_S_RXGOODOCTETS_COUNT_MASK (0xffffffffffffffffULL)
#define SWITCH_P71SR3_PAGE_71_S_RXGOODOCTETS_COUNT_SHIFT (0ULL)




typedef uint32_t SWITCH_PAGE_71_S_RXDROPPKTS_TYPE;
#define SWITCH_PAGE_71_S_RXDROPPKTS_RXDROPPKTCOUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_71_S_RXDROPPKTS_RXDROPPKTCOUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71SR4_TYPE;
#define SWITCH_P71SR4_PAGE_71_S_RXUNICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71SR4_PAGE_71_S_RXUNICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71SR5_TYPE;
#define SWITCH_P71SR5_PAGE_71_S_RXMULTICASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71SR5_PAGE_71_S_RXMULTICASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71SR6_TYPE;
#define SWITCH_P71SR6_PAGE_71_S_RXBROADCASTPKTS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71SR6_PAGE_71_S_RXBROADCASTPKTS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_71_S_RXSACHANGES_TYPE;
#define SWITCH_PAGE_71_S_RXSACHANGES_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_71_S_RXSACHANGES_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_71_S_RXFRAGMENTS_TYPE;
#define SWITCH_PAGE_71_S_RXFRAGMENTS_RXFRAGMENTCOUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_71_S_RXFRAGMENTS_RXFRAGMENTCOUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_71_S_RXJUMBOPKT_TYPE;
#define SWITCH_PAGE_71_S_RXJUMBOPKT_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_71_S_RXJUMBOPKT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_71_S_RXSYMBLERR_TYPE;
#define SWITCH_PAGE_71_S_RXSYMBLERR_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_71_S_RXSYMBLERR_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71SI_TYPE;
#define SWITCH_P71SI_PAGE_71_S_INRANGEERRCOUNT_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71SI_PAGE_71_S_INRANGEERRCOUNT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71SO_TYPE;
#define SWITCH_P71SO_PAGE_71_S_OUTRANGEERRCOUNT_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71SO_PAGE_71_S_OUTRANGEERRCOUNT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71SELE_TYPE;
#define SWITCH_P71SELE_PAGE_71_S_EEE_LPI_EVENT_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71SELE_PAGE_71_S_EEE_LPI_EVENT_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71SELD_TYPE;
#define SWITCH_P71SELD_PAGE_71_S_EEE_LPI_DURATION_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71SELD_PAGE_71_S_EEE_LPI_DURATION_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_71_S_RXDISCARD_TYPE;
#define SWITCH_PAGE_71_S_RXDISCARD_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_71_S_RXDISCARD_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_71_S_TXQPKTQ6_TYPE;
#define SWITCH_PAGE_71_S_TXQPKTQ6_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_71_S_TXQPKTQ6_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_71_S_TXQPKTQ7_TYPE;
#define SWITCH_PAGE_71_S_TXQPKTQ7_COUNT_MASK (0xffffffffUL)
#define SWITCH_PAGE_71_S_TXQPKTQ7_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71ST64_TYPE;
#define SWITCH_P71ST64_PAGE_71_S_TXPKTS64OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71ST64_PAGE_71_S_TXPKTS64OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71ST65127_TYPE;
#define SWITCH_P71ST65127_PAGE_71_S_TXPKTS65TO127OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71ST65127_PAGE_71_S_TXPKTS65TO127OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71ST128255_TYPE;
#define SWITCH_P71ST128255_PAGE_71_S_TXPKTS128TO255OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71ST128255_PAGE_71_S_TXPKTS128TO255OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71ST256511_TYPE;
#define SWITCH_P71ST256511_PAGE_71_S_TXPKTS256TO511OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71ST256511_PAGE_71_S_TXPKTS256TO511OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71ST5121023_TYPE;
#define SWITCH_P71ST5121023_PAGE_71_S_TXPKTS512TO1023OCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71ST5121023_PAGE_71_S_TXPKTS512TO1023OCTETS_COUNT_SHIFT (0UL)




typedef uint32_t SWITCH_P71ST1024_TYPE;
#define SWITCH_P71ST1024_PAGE_71_S_TXPKTS1024TOMAXPKTOCTETS_COUNT_MASK (0xffffffffUL)
#define SWITCH_P71ST1024_PAGE_71_S_TXPKTS1024TOMAXPKTOCTETS_COUNT_SHIFT (0UL)




typedef uint16_t SWITCH_PAGE_72_LPDET_CFG_TYPE;
#define SWITCH_PAGE_72_LPDET_CFG_RESERVED_MASK (0x8000U)
#define SWITCH_PAGE_72_LPDET_CFG_RESERVED_SHIFT (15U)
#define SWITCH_PAGE_72_LPDET_CFG_DFQ_SEL2_MASK (0x4000U)
#define SWITCH_PAGE_72_LPDET_CFG_DFQ_SEL2_SHIFT (14U)
#define SWITCH_PAGE_72_LPDET_CFG_EN_TXPASS_MASK (0x2000U)
#define SWITCH_PAGE_72_LPDET_CFG_EN_TXPASS_SHIFT (13U)
#define SWITCH_PAGE_72_LPDET_CFG_EN_LPDET_MASK (0x1000U)
#define SWITCH_PAGE_72_LPDET_CFG_EN_LPDET_SHIFT (12U)
#define SWITCH_PAGE_72_LPDET_CFG_LOOP_IMP_SEL_MASK (0x800U)
#define SWITCH_PAGE_72_LPDET_CFG_LOOP_IMP_SEL_SHIFT (11U)
#define SWITCH_PAGE_72_LPDET_CFG_LED_RST_CTL_MASK (0x7f8U)
#define SWITCH_PAGE_72_LPDET_CFG_LED_RST_CTL_SHIFT (3U)
#define SWITCH_PAGE_72_LPDET_CFG_OV_PAUSE_ON_MASK (0x4U)
#define SWITCH_PAGE_72_LPDET_CFG_OV_PAUSE_ON_SHIFT (2U)
#define SWITCH_PAGE_72_LPDET_CFG_DFQ_SEL_MASK (0x3U)
#define SWITCH_PAGE_72_LPDET_CFG_DFQ_SEL_SHIFT (0U)




typedef uint8_t SWITCH_PAGE_72_DF_TIMER_TYPE;
#define SWITCH_PAGE_72_DF_TIMER_RESERVED_MASK (0xf0U)
#define SWITCH_PAGE_72_DF_TIMER_RESERVED_SHIFT (4U)
#define SWITCH_PAGE_72_DF_TIMER_TIME_MASK (0xfU)
#define SWITCH_PAGE_72_DF_TIMER_TIME_SHIFT (0U)




typedef uint16_t SWITCH_P72LP_TYPE;
#define SWITCH_P72LP_PAGE_72_LED_PORTMAP_RESERVED_MASK (0xfe00U)
#define SWITCH_P72LP_PAGE_72_LED_PORTMAP_RESERVED_SHIFT (9U)
#define SWITCH_P72LP_PAGE_72_LED_PORTMAP_LED_WARNING_PORTMAP_MASK (0x1ffU)
#define SWITCH_P72LP_PAGE_72_LED_PORTMAP_LED_WARNING_PORTMAP_SHIFT (0U)




typedef uint64_t SWITCH_PAGE_72_LPDET_SA_TYPE;
#define SWITCH_PAGE_72_LPDET_SA_SA_MASK (0xffffffffffffULL)
#define SWITCH_PAGE_72_LPDET_SA_SA_SHIFT (0ULL)




typedef uint32_t SWITCH_P72LRS0_TYPE;
#define SWITCH_P72LRS0_PAGE_72_LPDET_REG_SPARE0_LPDET_REG_SPARE0_MASK (0xffffffffUL)
#define SWITCH_P72LRS0_PAGE_72_LPDET_REG_SPARE0_LPDET_REG_SPARE0_SHIFT (0UL)




typedef uint32_t SWITCH_P72LRS1_TYPE;
#define SWITCH_P72LRS1_PAGE_72_LPDET_REG_SPARE1_LPDET_REG_SPARE1_MASK (0xffffffffUL)
#define SWITCH_P72LRS1_PAGE_72_LPDET_REG_SPARE1_LPDET_REG_SPARE1_SHIFT (0UL)




typedef uint8_t SWITCH_P73BC_TYPE;
#define SWITCH_P73BC_PAGE_73_BPM_CTRL_RESERVED_MASK (0xe0U)
#define SWITCH_P73BC_PAGE_73_BPM_CTRL_RESERVED_SHIFT (5U)
#define SWITCH_P73BC_PAGE_73_BPM_CTRL_RX_PORT_KEEP2PAGE_MASK (0x10U)
#define SWITCH_P73BC_PAGE_73_BPM_CTRL_RX_PORT_KEEP2PAGE_SHIFT (4U)
#define SWITCH_P73BC_PAGE_73_BPM_CTRL_PDA_CHG_OPT_MASK (0x8U)
#define SWITCH_P73BC_PAGE_73_BPM_CTRL_PDA_CHG_OPT_SHIFT (3U)
#define SWITCH_P73BC_PAGE_73_BPM_CTRL_BFCFIFO_RECYCLE_EN_MASK (0x4U)
#define SWITCH_P73BC_PAGE_73_BPM_CTRL_BFCFIFO_RECYCLE_EN_SHIFT (2U)
#define SWITCH_P73BC_PAGE_73_BPM_CTRL_PTR_RECYCLE_EN_MASK (0x2U)
#define SWITCH_P73BC_PAGE_73_BPM_CTRL_PTR_RECYCLE_EN_SHIFT (1U)
#define SWITCH_P73BC_PAGE_73_BPM_CTRL_PSM_SW_EN_MASK (0x1U)
#define SWITCH_P73BC_PAGE_73_BPM_CTRL_PSM_SW_EN_SHIFT (0U)




typedef uint8_t SWITCH_P73BPOC_TYPE;
#define SWITCH_P73BPOC_P73BPOCPSOE_MASK (0x80U)
#define SWITCH_P73BPOC_P73BPOCPSOE_SHIFT (7U)
#define SWITCH_P73BPOC_PAGE_73_BPM_PSM_OVR_CTRL_RESERVED_MASK (0x70U)
#define SWITCH_P73BPOC_PAGE_73_BPM_PSM_OVR_CTRL_RESERVED_SHIFT (4U)
#define SWITCH_P73BPOC_PAGE_73_BPM_PSM_OVR_CTRL_PSM_SW_OVERRIDE_MASK (0xfU)
#define SWITCH_P73BPOC_PAGE_73_BPM_PSM_OVR_CTRL_PSM_SW_OVERRIDE_SHIFT (0U)




typedef uint16_t SWITCH_P73BPTC_TYPE;
#define SWITCH_P73BPTC_PAGE_73_BPM_PSM_TIME_CFG_DPSM_CNT_MASK (0xff00U)
#define SWITCH_P73BPTC_PAGE_73_BPM_PSM_TIME_CFG_DPSM_CNT_SHIFT (8U)
#define SWITCH_P73BPTC_PAGE_73_BPM_PSM_TIME_CFG_MPSM_CNT_MASK (0xffU)
#define SWITCH_P73BPTC_PAGE_73_BPM_PSM_TIME_CFG_MPSM_CNT_SHIFT (0U)




typedef uint32_t SWITCH_P73BPTC1_TYPE;
#define SWITCH_P73BPTC1_PAGE_73_BPM_PSM_THD_CFG_RESERVED_1_MASK (0xf0000000UL)
#define SWITCH_P73BPTC1_PAGE_73_BPM_PSM_THD_CFG_RESERVED_1_SHIFT (28UL)
#define SWITCH_P73BPTC1_PAGE_73_BPM_PSM_THD_CFG_PSM_ON_THD_MASK (0xfff0000UL)
#define SWITCH_P73BPTC1_PAGE_73_BPM_PSM_THD_CFG_PSM_ON_THD_SHIFT (16UL)
#define SWITCH_P73BPTC1_PAGE_73_BPM_PSM_THD_CFG_RESERVED_0_MASK (0xf000UL)
#define SWITCH_P73BPTC1_PAGE_73_BPM_PSM_THD_CFG_RESERVED_0_SHIFT (12UL)
#define SWITCH_P73BPTC1_PAGE_73_BPM_PSM_THD_CFG_PSM_OFF_THD_MASK (0xfffUL)
#define SWITCH_P73BPTC1_PAGE_73_BPM_PSM_THD_CFG_PSM_OFF_THD_SHIFT (0UL)




typedef uint16_t SWITCH_P73RVOC_TYPE;
#define SWITCH_P73RVOC_PAGE_73_ROW_VMASK_OVR_CTRL_OVERRIDE_EN_MASK (0x8000U)
#define SWITCH_P73RVOC_PAGE_73_ROW_VMASK_OVR_CTRL_OVERRIDE_EN_SHIFT (15U)
#define SWITCH_P73RVOC_PAGE_73_ROW_VMASK_OVR_CTRL_RESERVED_MASK (0x7000U)
#define SWITCH_P73RVOC_PAGE_73_ROW_VMASK_OVR_CTRL_RESERVED_SHIFT (12U)
#define SWITCH_P73RVOC_PAGE_73_ROW_VMASK_OVR_CTRL_OVERRIDE_VAL_MASK (0xfffU)
#define SWITCH_P73RVOC_PAGE_73_ROW_VMASK_OVR_CTRL_OVERRIDE_VAL_SHIFT (0U)




typedef uint16_t SWITCH_P73BS0_TYPE;
#define SWITCH_P73BS0_P73BS0RVOCOV_MASK (0xf000U)
#define SWITCH_P73BS0_P73BS0RVOCOV_SHIFT (12U)
#define SWITCH_P73BS0_PAGE_73_BPM_STS0_ROW_USE_STS_MASK (0xf00U)
#define SWITCH_P73BS0_PAGE_73_BPM_STS0_ROW_USE_STS_SHIFT (8U)
#define SWITCH_P73BS0_PAGE_73_BPM_STS0_ROW_VMASK_MASK (0xf0U)
#define SWITCH_P73BS0_PAGE_73_BPM_STS0_ROW_VMASK_SHIFT (4U)
#define SWITCH_P73BS0_PAGE_73_BPM_STS0_PDA_OVR_CTRL_OVERRIDE_VAL_MASK (0xfU)
#define SWITCH_P73BS0_PAGE_73_BPM_STS0_PDA_OVR_CTRL_OVERRIDE_VAL_SHIFT (0U)




typedef uint32_t SWITCH_PAGE_73_BPM_STS_TYPE;
#define SWITCH_PAGE_73_BPM_STS_PBB_PWR_STS_MASK (0xf0000000UL)
#define SWITCH_PAGE_73_BPM_STS_PBB_PWR_STS_SHIFT (28UL)
#define SWITCH_PAGE_73_BPM_STS_ROW_USE_STS_MASK (0xfff0000UL)
#define SWITCH_PAGE_73_BPM_STS_ROW_USE_STS_SHIFT (16UL)
#define SWITCH_PAGE_73_BPM_STS_RESERVED_0_MASK (0xc000UL)
#define SWITCH_PAGE_73_BPM_STS_RESERVED_0_SHIFT (14UL)
#define SWITCH_PAGE_73_BPM_STS_CUR_PBB_MASK (0x3000UL)
#define SWITCH_PAGE_73_BPM_STS_CUR_PBB_SHIFT (12UL)
#define SWITCH_PAGE_73_BPM_STS_ROW_VMASK_MASK (0xfffUL)
#define SWITCH_PAGE_73_BPM_STS_ROW_VMASK_SHIFT (0UL)




typedef uint16_t SWITCH_P73BPOC1_TYPE;
#define SWITCH_P73BPOC1_PAGE_73_BPM_PDA_OVR_CTRL_OVERRIDE_EN_MASK (0x8000U)
#define SWITCH_P73BPOC1_PAGE_73_BPM_PDA_OVR_CTRL_OVERRIDE_EN_SHIFT (15U)
#define SWITCH_P73BPOC1_PAGE_73_BPM_PDA_OVR_CTRL_OVERRIDE_DONE_MASK (0x4000U)
#define SWITCH_P73BPOC1_PAGE_73_BPM_PDA_OVR_CTRL_OVERRIDE_DONE_SHIFT (14U)
#define SWITCH_P73BPOC1_PAGE_73_BPM_PDA_OVR_CTRL_RESERVED_MASK (0x3000U)
#define SWITCH_P73BPOC1_PAGE_73_BPM_PDA_OVR_CTRL_RESERVED_SHIFT (12U)
#define SWITCH_P73BPOC1_PAGE_73_BPM_PDA_OVR_CTRL_OVERRIDE_VAL_MASK (0xfffU)
#define SWITCH_P73BPOC1_PAGE_73_BPM_PDA_OVR_CTRL_OVERRIDE_VAL_SHIFT (0U)




typedef uint16_t SWITCH_P73PTC_TYPE;
#define SWITCH_P73PTC_PAGE_73_PDA_TIMEOUT_CFG_PDA_TIMEOUT_CNT_MASK (0xffffU)
#define SWITCH_P73PTC_PAGE_73_PDA_TIMEOUT_CFG_PDA_TIMEOUT_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P73PSTC_TYPE;
#define SWITCH_P73PSTC_PAGE_73_PDA_SETUP_TIME_CFG_RESERVED_MASK (0xf800U)
#define SWITCH_P73PSTC_PAGE_73_PDA_SETUP_TIME_CFG_RESERVED_SHIFT (11U)
#define SWITCH_P73PSTC_PAGE_73_PDA_SETUP_TIME_CFG_SETUP_TIME_MASK (0x7ffU)
#define SWITCH_P73PSTC_PAGE_73_PDA_SETUP_TIME_CFG_SETUP_TIME_SHIFT (0U)




typedef uint16_t SWITCH_P73PHTC_TYPE;
#define SWITCH_P73PHTC_PAGE_73_PDA_HOLD_TIME_CFG_RESERVED_MASK (0xf800U)
#define SWITCH_P73PHTC_PAGE_73_PDA_HOLD_TIME_CFG_RESERVED_SHIFT (11U)
#define SWITCH_P73PHTC_PAGE_73_PDA_HOLD_TIME_CFG_HOLD_TIME_MASK (0x7ffU)
#define SWITCH_P73PHTC_PAGE_73_PDA_HOLD_TIME_CFG_HOLD_TIME_SHIFT (0U)




typedef uint16_t SWITCH_P73PV0_TYPE;
#define SWITCH_P73PV0_PAGE_73_PBB_VBUFCNT_0_RESERVED_MASK (0xfc00U)
#define SWITCH_P73PV0_PAGE_73_PBB_VBUFCNT_0_RESERVED_SHIFT (10U)
#define SWITCH_P73PV0_PAGE_73_PBB_VBUFCNT_0_VALID_BUF_CNT_MASK (0x3ffU)
#define SWITCH_P73PV0_PAGE_73_PBB_VBUFCNT_0_VALID_BUF_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P73PV1_TYPE;
#define SWITCH_P73PV1_PAGE_73_PBB_VBUFCNT_1_RESERVED_MASK (0xfc00U)
#define SWITCH_P73PV1_PAGE_73_PBB_VBUFCNT_1_RESERVED_SHIFT (10U)
#define SWITCH_P73PV1_PAGE_73_PBB_VBUFCNT_1_VALID_BUF_CNT_MASK (0x3ffU)
#define SWITCH_P73PV1_PAGE_73_PBB_VBUFCNT_1_VALID_BUF_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P73PV2_TYPE;
#define SWITCH_P73PV2_PAGE_73_PBB_VBUFCNT_2_RESERVED_MASK (0xfc00U)
#define SWITCH_P73PV2_PAGE_73_PBB_VBUFCNT_2_RESERVED_SHIFT (10U)
#define SWITCH_P73PV2_PAGE_73_PBB_VBUFCNT_2_VALID_BUF_CNT_MASK (0x3ffU)
#define SWITCH_P73PV2_PAGE_73_PBB_VBUFCNT_2_VALID_BUF_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P73PV3_TYPE;
#define SWITCH_P73PV3_PAGE_73_PBB_VBUFCNT_3_RESERVED_MASK (0xfc00U)
#define SWITCH_P73PV3_PAGE_73_PBB_VBUFCNT_3_RESERVED_SHIFT (10U)
#define SWITCH_P73PV3_PAGE_73_PBB_VBUFCNT_3_VALID_BUF_CNT_MASK (0x3ffU)
#define SWITCH_P73PV3_PAGE_73_PBB_VBUFCNT_3_VALID_BUF_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P73PPMC_TYPE;
#define SWITCH_P73PPMC_PAGE_73_PBB_PWRDWN_MON_CTRL_MON_PERIOD_MASK (0xff00U)
#define SWITCH_P73PPMC_PAGE_73_PBB_PWRDWN_MON_CTRL_MON_PERIOD_SHIFT (8U)
#define SWITCH_P73PPMC_PAGE_73_PBB_PWRDWN_MON_CTRL_MON_TIME_UNIT_MASK (0xf8U)
#define SWITCH_P73PPMC_PAGE_73_PBB_PWRDWN_MON_CTRL_MON_TIME_UNIT_SHIFT (3U)
#define SWITCH_P73PPMC_PAGE_73_PBB_PWRDWN_MON_CTRL_MON_DONE_MASK (0x4U)
#define SWITCH_P73PPMC_PAGE_73_PBB_PWRDWN_MON_CTRL_MON_DONE_SHIFT (2U)
#define SWITCH_P73PPMC_PAGE_73_PBB_PWRDWN_MON_CTRL_MON_CLR_MASK (0x2U)
#define SWITCH_P73PPMC_PAGE_73_PBB_PWRDWN_MON_CTRL_MON_CLR_SHIFT (1U)
#define SWITCH_P73PPMC_PAGE_73_PBB_PWRDWN_MON_CTRL_MON_EN_MASK (0x1U)
#define SWITCH_P73PPMC_PAGE_73_PBB_PWRDWN_MON_CTRL_MON_EN_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_73_RCY_TIME_CFG_TYPE;
#define SWITCH_PAGE_73_RCY_TIME_CFG_CHK_TIME_MASK (0xffffU)
#define SWITCH_PAGE_73_RCY_TIME_CFG_CHK_TIME_SHIFT (0U)




typedef uint64_t SWITCH_P73PPM0_TYPE;
#define SWITCH_P73PPM0_PAGE_73_PBB_PWRDWN_MON_0_PWRDWN_CNT_MASK (0xffffffffffffffffULL)
#define SWITCH_P73PPM0_PAGE_73_PBB_PWRDWN_MON_0_PWRDWN_CNT_SHIFT (0ULL)




typedef uint64_t SWITCH_P73PPM1_TYPE;
#define SWITCH_P73PPM1_PAGE_73_PBB_PWRDWN_MON_1_PWRDWN_CNT_MASK (0xffffffffffffffffULL)
#define SWITCH_P73PPM1_PAGE_73_PBB_PWRDWN_MON_1_PWRDWN_CNT_SHIFT (0ULL)




typedef uint64_t SWITCH_P73PPM2_TYPE;
#define SWITCH_P73PPM2_PAGE_73_PBB_PWRDWN_MON_2_PWRDWN_CNT_MASK (0xffffffffffffffffULL)
#define SWITCH_P73PPM2_PAGE_73_PBB_PWRDWN_MON_2_PWRDWN_CNT_SHIFT (0ULL)




typedef uint64_t SWITCH_P73PPM3_TYPE;
#define SWITCH_P73PPM3_PAGE_73_PBB_PWRDWN_MON_3_PWRDWN_CNT_MASK (0xffffffffffffffffULL)
#define SWITCH_P73PPM3_PAGE_73_PBB_PWRDWN_MON_3_PWRDWN_CNT_SHIFT (0ULL)




typedef uint32_t SWITCH_P73BRS0_TYPE;
#define SWITCH_P73BRS0_PAGE_73_BPM_REG_SPARE0_BPM_REG_SPARE0_MASK (0xffffffffUL)
#define SWITCH_P73BRS0_PAGE_73_BPM_REG_SPARE0_BPM_REG_SPARE0_SHIFT (0UL)




typedef uint32_t SWITCH_P73BRS1_TYPE;
#define SWITCH_P73BRS1_PAGE_73_BPM_REG_SPARE1_BPM_REG_SPARE1_MASK (0xffffffffUL)
#define SWITCH_P73BRS1_PAGE_73_BPM_REG_SPARE1_BPM_REG_SPARE1_SHIFT (0UL)




typedef uint16_t SWITCH_P85GMEP5_TYPE;
#define SWITCH_P85GMEP5_PAGE_85_G_MIICTL_EXT_P5_RESET_MASK (0x8000U)
#define SWITCH_P85GMEP5_PAGE_85_G_MIICTL_EXT_P5_RESET_SHIFT (15U)
#define SWITCH_P85GMEP5_PAGE_85_G_MIICTL_EXT_P5_LOOPBACK_MASK (0x4000U)
#define SWITCH_P85GMEP5_PAGE_85_G_MIICTL_EXT_P5_LOOPBACK_SHIFT (14U)
#define SWITCH_P85GMEP5_PAGE_85_G_MIICTL_EXT_P5_SPD_SEL_LSB_MASK (0x2000U)
#define SWITCH_P85GMEP5_PAGE_85_G_MIICTL_EXT_P5_SPD_SEL_LSB_SHIFT (13U)
#define SWITCH_P85GMEP5_PAGE_85_G_MIICTL_EXT_P5_AN_EN_MASK (0x1000U)
#define SWITCH_P85GMEP5_PAGE_85_G_MIICTL_EXT_P5_AN_EN_SHIFT (12U)
#define SWITCH_P85GMEP5_PAGE_85_G_MIICTL_EXT_P5_PWR_DOWN_MASK (0x800U)
#define SWITCH_P85GMEP5_PAGE_85_G_MIICTL_EXT_P5_PWR_DOWN_SHIFT (11U)
#define SWITCH_P85GMEP5_PAGE_85_G_MIICTL_EXT_P5_ISOLATE_MASK (0x400U)
#define SWITCH_P85GMEP5_PAGE_85_G_MIICTL_EXT_P5_ISOLATE_SHIFT (10U)
#define SWITCH_P85GMEP5_PAGE_85_G_MIICTL_EXT_P5_RE_AN_MASK (0x200U)
#define SWITCH_P85GMEP5_PAGE_85_G_MIICTL_EXT_P5_RE_AN_SHIFT (9U)
#define SWITCH_P85GMEP5_PAGE_85_G_MIICTL_EXT_P5_DUPLEX_MOD_MASK (0x100U)
#define SWITCH_P85GMEP5_PAGE_85_G_MIICTL_EXT_P5_DUPLEX_MOD_SHIFT (8U)
#define SWITCH_P85GMEP5_PAGE_85_G_MIICTL_EXT_P5_COL_TEST_MASK (0x80U)
#define SWITCH_P85GMEP5_PAGE_85_G_MIICTL_EXT_P5_COL_TEST_SHIFT (7U)
#define SWITCH_P85GMEP5_PAGE_85_G_MIICTL_EXT_P5_SPD_SEL_MSB_MASK (0x40U)
#define SWITCH_P85GMEP5_PAGE_85_G_MIICTL_EXT_P5_SPD_SEL_MSB_SHIFT (6U)
#define SWITCH_P85GMEP5_PAGE_85_G_MIICTL_EXT_P5_RESERVED_MASK (0x3fU)
#define SWITCH_P85GMEP5_PAGE_85_G_MIICTL_EXT_P5_RESERVED_SHIFT (0U)




typedef uint16_t SWITCH_P85GMEP51_TYPE;
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_B100T4_CAP_MASK (0x8000U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_B100T4_CAP_SHIFT (15U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_B100TX_FDX_CAP_MASK (0x4000U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_B100TX_FDX_CAP_SHIFT (14U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_B100TX_CAP_MASK (0x2000U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_B100TX_CAP_SHIFT (13U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_B10T_FDX_CAP_MASK (0x1000U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_B10T_FDX_CAP_SHIFT (12U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_B10T_CAP_MASK (0x800U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_B10T_CAP_SHIFT (11U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_B100T2_FD_CAP_MASK (0x400U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_B100T2_FD_CAP_SHIFT (10U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_B100T2_HD_CAP_MASK (0x200U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_B100T2_HD_CAP_SHIFT (9U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_EXT_STS_MASK (0x100U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_EXT_STS_SHIFT (8U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_RESERVED_MASK (0x80U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_RESERVED_SHIFT (7U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_MF_PRE_SUP_MASK (0x40U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_MF_PRE_SUP_SHIFT (6U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_AUTO_NEGO_COMP_MASK (0x20U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_AUTO_NEGO_COMP_SHIFT (5U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_REMOTE_FAULT_MASK (0x10U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_REMOTE_FAULT_SHIFT (4U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_AUTO_NEGO_CAP_MASK (0x8U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_AUTO_NEGO_CAP_SHIFT (3U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_LINK_STA_MASK (0x4U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_LINK_STA_SHIFT (2U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_JABBER_DET_MASK (0x2U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_JABBER_DET_SHIFT (1U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_EXT_CAP_MASK (0x1U)
#define SWITCH_P85GMEP51_PAGE_85_G_MIISTS_EXT_P5_EXT_CAP_SHIFT (0U)




typedef uint16_t SWITCH_P85GPEP5_TYPE;
#define SWITCH_P85GPEP5_PAGE_85_G_PHYIDH_EXT_P5_OUI_MASK (0xffffU)
#define SWITCH_P85GPEP5_PAGE_85_G_PHYIDH_EXT_P5_OUI_SHIFT (0U)




typedef uint16_t SWITCH_P85GPEP51_TYPE;
#define SWITCH_P85GPEP51_PAGE_85_G_PHYIDL_EXT_P5_OUI_MASK (0xfc00U)
#define SWITCH_P85GPEP51_PAGE_85_G_PHYIDL_EXT_P5_OUI_SHIFT (10U)
#define SWITCH_P85GPEP51_PAGE_85_G_PHYIDL_EXT_P5_MODEL_MASK (0x3f0U)
#define SWITCH_P85GPEP51_PAGE_85_G_PHYIDL_EXT_P5_MODEL_SHIFT (4U)
#define SWITCH_P85GPEP51_PAGE_85_G_PHYIDL_EXT_P5_REVISION_MASK (0xfU)
#define SWITCH_P85GPEP51_PAGE_85_G_PHYIDL_EXT_P5_REVISION_SHIFT (0U)




typedef uint16_t SWITCH_P85GAEP5_TYPE;
#define SWITCH_P85GAEP5_PAGE_85_G_ANADV_EXT_P5_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_P85GAEP5_PAGE_85_G_ANADV_EXT_P5_NEXT_PAGE_SHIFT (15U)
#define SWITCH_P85GAEP5_PAGE_85_G_ANADV_EXT_P5_RESERVED_2_MASK (0x4000U)
#define SWITCH_P85GAEP5_PAGE_85_G_ANADV_EXT_P5_RESERVED_2_SHIFT (14U)
#define SWITCH_P85GAEP5_PAGE_85_G_ANADV_EXT_P5_REMOTE_FAULT_MASK (0x2000U)
#define SWITCH_P85GAEP5_PAGE_85_G_ANADV_EXT_P5_REMOTE_FAULT_SHIFT (13U)
#define SWITCH_P85GAEP5_PAGE_85_G_ANADV_EXT_P5_RESERVED_1_MASK (0x1000U)
#define SWITCH_P85GAEP5_PAGE_85_G_ANADV_EXT_P5_RESERVED_1_SHIFT (12U)
#define SWITCH_P85GAEP5_PAGE_85_G_ANADV_EXT_P5_ASY_PAUSE_MASK (0x800U)
#define SWITCH_P85GAEP5_PAGE_85_G_ANADV_EXT_P5_ASY_PAUSE_SHIFT (11U)
#define SWITCH_P85GAEP5_PAGE_85_G_ANADV_EXT_P5_ADV_PAUSE_CAP_MASK (0x400U)
#define SWITCH_P85GAEP5_PAGE_85_G_ANADV_EXT_P5_ADV_PAUSE_CAP_SHIFT (10U)
#define SWITCH_P85GAEP5_PAGE_85_G_ANADV_EXT_P5_B100T4_MASK (0x200U)
#define SWITCH_P85GAEP5_PAGE_85_G_ANADV_EXT_P5_B100T4_SHIFT (9U)
#define SWITCH_P85GAEP5_PAGE_85_G_ANADV_EXT_P5_ADV_B100_FDX_MASK (0x100U)
#define SWITCH_P85GAEP5_PAGE_85_G_ANADV_EXT_P5_ADV_B100_FDX_SHIFT (8U)
#define SWITCH_P85GAEP5_PAGE_85_G_ANADV_EXT_P5_ADV_B100X_MASK (0x80U)
#define SWITCH_P85GAEP5_PAGE_85_G_ANADV_EXT_P5_ADV_B100X_SHIFT (7U)
#define SWITCH_P85GAEP5_PAGE_85_G_ANADV_EXT_P5_ADV_B10T_FDX_MASK (0x40U)
#define SWITCH_P85GAEP5_PAGE_85_G_ANADV_EXT_P5_ADV_B10T_FDX_SHIFT (6U)
#define SWITCH_P85GAEP5_PAGE_85_G_ANADV_EXT_P5_ADV_B10T_MASK (0x20U)
#define SWITCH_P85GAEP5_PAGE_85_G_ANADV_EXT_P5_ADV_B10T_SHIFT (5U)
#define SWITCH_P85GAEP5_PAGE_85_G_ANADV_EXT_P5_PROTOCOL_SEL_MASK (0x1fU)
#define SWITCH_P85GAEP5_PAGE_85_G_ANADV_EXT_P5_PROTOCOL_SEL_SHIFT (0U)




typedef uint16_t SWITCH_P85GAEP51_TYPE;
#define SWITCH_P85GAEP51_PAGE_85_G_ANLPA_EXT_P5_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_P85GAEP51_PAGE_85_G_ANLPA_EXT_P5_NEXT_PAGE_SHIFT (15U)
#define SWITCH_P85GAEP51_PAGE_85_G_ANLPA_EXT_P5_ACKNOWLEDGE_MASK (0x4000U)
#define SWITCH_P85GAEP51_PAGE_85_G_ANLPA_EXT_P5_ACKNOWLEDGE_SHIFT (14U)
#define SWITCH_P85GAEP51_PAGE_85_G_ANLPA_EXT_P5_REMOTE_FAULT_MASK (0x2000U)
#define SWITCH_P85GAEP51_PAGE_85_G_ANLPA_EXT_P5_REMOTE_FAULT_SHIFT (13U)
#define SWITCH_P85GAEP51_PAGE_85_G_ANLPA_EXT_P5_RESERVED_1_MASK (0x1000U)
#define SWITCH_P85GAEP51_PAGE_85_G_ANLPA_EXT_P5_RESERVED_1_SHIFT (12U)
#define SWITCH_P85GAEP51_PAGE_85_G_ANLPA_EXT_P5_LK_PAR_ASYM_CAP_MASK (0x800U)
#define SWITCH_P85GAEP51_PAGE_85_G_ANLPA_EXT_P5_LK_PAR_ASYM_CAP_SHIFT (11U)
#define SWITCH_P85GAEP51_PAGE_85_G_ANLPA_EXT_P5_PAUSE_CAP_MASK (0x400U)
#define SWITCH_P85GAEP51_PAGE_85_G_ANLPA_EXT_P5_PAUSE_CAP_SHIFT (10U)
#define SWITCH_P85GAEP51_PAGE_85_G_ANLPA_EXT_P5_B100T4_CAP_MASK (0x200U)
#define SWITCH_P85GAEP51_PAGE_85_G_ANLPA_EXT_P5_B100T4_CAP_SHIFT (9U)
#define SWITCH_P85GAEP51_PAGE_85_G_ANLPA_EXT_P5_B100_TXFD_CAP_MASK (0x100U)
#define SWITCH_P85GAEP51_PAGE_85_G_ANLPA_EXT_P5_B100_TXFD_CAP_SHIFT (8U)
#define SWITCH_P85GAEP51_PAGE_85_G_ANLPA_EXT_P5_B100_TXHD_CAP_MASK (0x80U)
#define SWITCH_P85GAEP51_PAGE_85_G_ANLPA_EXT_P5_B100_TXHD_CAP_SHIFT (7U)
#define SWITCH_P85GAEP51_PAGE_85_G_ANLPA_EXT_P5_B10T_FD_CAP_MASK (0x40U)
#define SWITCH_P85GAEP51_PAGE_85_G_ANLPA_EXT_P5_B10T_FD_CAP_SHIFT (6U)
#define SWITCH_P85GAEP51_PAGE_85_G_ANLPA_EXT_P5_B10T_HD_CAP_MASK (0x20U)
#define SWITCH_P85GAEP51_PAGE_85_G_ANLPA_EXT_P5_B10T_HD_CAP_SHIFT (5U)
#define SWITCH_P85GAEP51_PAGE_85_G_ANLPA_EXT_P5_PROTOCOL_SEL_MASK (0x1fU)
#define SWITCH_P85GAEP51_PAGE_85_G_ANLPA_EXT_P5_PROTOCOL_SEL_SHIFT (0U)




typedef uint16_t SWITCH_P85GAEP52_TYPE;
#define SWITCH_P85GAEP52_PAGE_85_G_ANEXP_EXT_P5_RESERVED_1_MASK (0xff80U)
#define SWITCH_P85GAEP52_PAGE_85_G_ANEXP_EXT_P5_RESERVED_1_SHIFT (7U)
#define SWITCH_P85GAEP52_PAGE_85_G_ANEXP_EXT_P5_NEXT_PAGE_ABLE_MASK (0x40U)
#define SWITCH_P85GAEP52_PAGE_85_G_ANEXP_EXT_P5_NEXT_PAGE_ABLE_SHIFT (6U)
#define SWITCH_P85GAEP52_PAGE_85_G_ANEXP_EXT_P5_NEXT_PAGE_MASK (0x20U)
#define SWITCH_P85GAEP52_PAGE_85_G_ANEXP_EXT_P5_NEXT_PAGE_SHIFT (5U)
#define SWITCH_P85GAEP52_PAGE_85_G_ANEXP_EXT_P5_PAR_DET_FAIL_MASK (0x10U)
#define SWITCH_P85GAEP52_PAGE_85_G_ANEXP_EXT_P5_PAR_DET_FAIL_SHIFT (4U)
#define SWITCH_P85GAEP52_PAGE_85_G_ANEXP_EXT_P5_LP_NEXT_PAGE_ABI_MASK (0x8U)
#define SWITCH_P85GAEP52_PAGE_85_G_ANEXP_EXT_P5_LP_NEXT_PAGE_ABI_SHIFT (3U)
#define SWITCH_P85GAEP52_PAGE_85_G_ANEXP_EXT_P5_NEXT_PAGE_ABI_MASK (0x4U)
#define SWITCH_P85GAEP52_PAGE_85_G_ANEXP_EXT_P5_NEXT_PAGE_ABI_SHIFT (2U)
#define SWITCH_P85GAEP52_PAGE_85_G_ANEXP_EXT_P5_PAGE_REC_MASK (0x2U)
#define SWITCH_P85GAEP52_PAGE_85_G_ANEXP_EXT_P5_PAGE_REC_SHIFT (1U)
#define SWITCH_P85GAEP52_PAGE_85_G_ANEXP_EXT_P5_LP_AN_ABI_MASK (0x1U)
#define SWITCH_P85GAEP52_PAGE_85_G_ANEXP_EXT_P5_LP_AN_ABI_SHIFT (0U)




typedef uint16_t SWITCH_P85GAEP53_TYPE;
#define SWITCH_P85GAEP53_PAGE_85_G_ANNXP_EXT_P5_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_P85GAEP53_PAGE_85_G_ANNXP_EXT_P5_NEXT_PAGE_SHIFT (15U)
#define SWITCH_P85GAEP53_PAGE_85_G_ANNXP_EXT_P5_RESERVED_1_MASK (0x4000U)
#define SWITCH_P85GAEP53_PAGE_85_G_ANNXP_EXT_P5_RESERVED_1_SHIFT (14U)
#define SWITCH_P85GAEP53_PAGE_85_G_ANNXP_EXT_P5_MES_PAGE_MASK (0x2000U)
#define SWITCH_P85GAEP53_PAGE_85_G_ANNXP_EXT_P5_MES_PAGE_SHIFT (13U)
#define SWITCH_P85GAEP53_PAGE_85_G_ANNXP_EXT_P5_ACKNOWLEDGE_2_MASK (0x1000U)
#define SWITCH_P85GAEP53_PAGE_85_G_ANNXP_EXT_P5_ACKNOWLEDGE_2_SHIFT (12U)
#define SWITCH_P85GAEP53_PAGE_85_G_ANNXP_EXT_P5_TOGGLE_MASK (0x800U)
#define SWITCH_P85GAEP53_PAGE_85_G_ANNXP_EXT_P5_TOGGLE_SHIFT (11U)
#define SWITCH_P85GAEP53_PAGE_85_G_ANNXP_EXT_P5_CODE_FIELD_MASK (0x7ffU)
#define SWITCH_P85GAEP53_PAGE_85_G_ANNXP_EXT_P5_CODE_FIELD_SHIFT (0U)




typedef uint16_t SWITCH_P85GLEP5_TYPE;
#define SWITCH_P85GLEP5_PAGE_85_G_LPNXP_EXT_P5_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_P85GLEP5_PAGE_85_G_LPNXP_EXT_P5_NEXT_PAGE_SHIFT (15U)
#define SWITCH_P85GLEP5_PAGE_85_G_LPNXP_EXT_P5_ACK_MASK (0x4000U)
#define SWITCH_P85GLEP5_PAGE_85_G_LPNXP_EXT_P5_ACK_SHIFT (14U)
#define SWITCH_P85GLEP5_PAGE_85_G_LPNXP_EXT_P5_MES_PAGE_MASK (0x2000U)
#define SWITCH_P85GLEP5_PAGE_85_G_LPNXP_EXT_P5_MES_PAGE_SHIFT (13U)
#define SWITCH_P85GLEP5_PAGE_85_G_LPNXP_EXT_P5_ACKNOWLEDGE_2_MASK (0x1000U)
#define SWITCH_P85GLEP5_PAGE_85_G_LPNXP_EXT_P5_ACKNOWLEDGE_2_SHIFT (12U)
#define SWITCH_P85GLEP5_PAGE_85_G_LPNXP_EXT_P5_TOGGLE_MASK (0x800U)
#define SWITCH_P85GLEP5_PAGE_85_G_LPNXP_EXT_P5_TOGGLE_SHIFT (11U)
#define SWITCH_P85GLEP5_PAGE_85_G_LPNXP_EXT_P5_CODE_FIELD_MASK (0x7ffU)
#define SWITCH_P85GLEP5_PAGE_85_G_LPNXP_EXT_P5_CODE_FIELD_SHIFT (0U)




typedef uint16_t SWITCH_P85GB1000CEP5_TYPE;
#define SWITCH_P85GB1000CEP5_P85GB1000CEP5TM_MASK (0xe000U)
#define SWITCH_P85GB1000CEP5_P85GB1000CEP5TM_SHIFT (13U)
#define SWITCH_P85GB1000CEP5_P85GB1000CEP5MSCE_MASK (0x1000U)
#define SWITCH_P85GB1000CEP5_P85GB1000CEP5MSCE_SHIFT (12U)
#define SWITCH_P85GB1000CEP5_P85GB1000CEP5MSCV_MASK (0x800U)
#define SWITCH_P85GB1000CEP5_P85GB1000CEP5MSCV_SHIFT (11U)
#define SWITCH_P85GB1000CEP5_P85GB1000CEP5RD_MASK (0x400U)
#define SWITCH_P85GB1000CEP5_P85GB1000CEP5RD_SHIFT (10U)
#define SWITCH_P85GB1000CEP5_P85GB1000CEP5AB1000F_MASK (0x200U)
#define SWITCH_P85GB1000CEP5_P85GB1000CEP5AB1000F_SHIFT (9U)
#define SWITCH_P85GB1000CEP5_P85GB1000CEP5AB1000H_MASK (0x100U)
#define SWITCH_P85GB1000CEP5_P85GB1000CEP5AB1000H_SHIFT (8U)
#define SWITCH_P85GB1000CEP5_PAGE_85_G_B1000T_CTL_EXT_P5_RESERVED_MASK (0xffU)
#define SWITCH_P85GB1000CEP5_PAGE_85_G_B1000T_CTL_EXT_P5_RESERVED_SHIFT (0U)




typedef uint16_t SWITCH_P85GB1000SEP5_TYPE;
#define SWITCH_P85GB1000SEP5_P85GB1000SEP5MSCF_MASK (0x8000U)
#define SWITCH_P85GB1000SEP5_P85GB1000SEP5MSCF_SHIFT (15U)
#define SWITCH_P85GB1000SEP5_P85GB1000SEP5MSCS_MASK (0x4000U)
#define SWITCH_P85GB1000SEP5_P85GB1000SEP5MSCS_SHIFT (14U)
#define SWITCH_P85GB1000SEP5_P85GB1000SEP5LRS_MASK (0x2000U)
#define SWITCH_P85GB1000SEP5_P85GB1000SEP5LRS_SHIFT (13U)
#define SWITCH_P85GB1000SEP5_P85GB1000SEP5RRS_MASK (0x1000U)
#define SWITCH_P85GB1000SEP5_P85GB1000SEP5RRS_SHIFT (12U)
#define SWITCH_P85GB1000SEP5_P85GB1000SEP5LB1000FC_MASK (0x800U)
#define SWITCH_P85GB1000SEP5_P85GB1000SEP5LB1000FC_SHIFT (11U)
#define SWITCH_P85GB1000SEP5_P85GB1000SEP5LB1000HC_MASK (0x400U)
#define SWITCH_P85GB1000SEP5_P85GB1000SEP5LB1000HC_SHIFT (10U)
#define SWITCH_P85GB1000SEP5_PAGE_85_G_B1000T_STS_EXT_P5_RESERVED_MASK (0x300U)
#define SWITCH_P85GB1000SEP5_PAGE_85_G_B1000T_STS_EXT_P5_RESERVED_SHIFT (8U)
#define SWITCH_P85GB1000SEP5_P85GB1000SEP5IEC_MASK (0xffU)
#define SWITCH_P85GB1000SEP5_P85GB1000SEP5IEC_SHIFT (0U)




typedef uint16_t SWITCH_P85GESEP5_TYPE;
#define SWITCH_P85GESEP5_PAGE_85_G_EXT_STS_EXT_P5_B1000X_FD_CAP_MASK (0x8000U)
#define SWITCH_P85GESEP5_PAGE_85_G_EXT_STS_EXT_P5_B1000X_FD_CAP_SHIFT (15U)
#define SWITCH_P85GESEP5_PAGE_85_G_EXT_STS_EXT_P5_B1000X_HD_CAP_MASK (0x4000U)
#define SWITCH_P85GESEP5_PAGE_85_G_EXT_STS_EXT_P5_B1000X_HD_CAP_SHIFT (14U)
#define SWITCH_P85GESEP5_PAGE_85_G_EXT_STS_EXT_P5_B1000T_FD_CAP_MASK (0x2000U)
#define SWITCH_P85GESEP5_PAGE_85_G_EXT_STS_EXT_P5_B1000T_FD_CAP_SHIFT (13U)
#define SWITCH_P85GESEP5_PAGE_85_G_EXT_STS_EXT_P5_B1000T_HD_CAP_MASK (0x1000U)
#define SWITCH_P85GESEP5_PAGE_85_G_EXT_STS_EXT_P5_B1000T_HD_CAP_SHIFT (12U)
#define SWITCH_P85GESEP5_PAGE_85_G_EXT_STS_EXT_P5_RESERVED_MASK (0xfffU)
#define SWITCH_P85GESEP5_PAGE_85_G_EXT_STS_EXT_P5_RESERVED_SHIFT (0U)




typedef uint16_t SWITCH_P85GPECEP5_TYPE;
#define SWITCH_P85GPECEP5_P85GPECEP5MPM_MASK (0x8000U)
#define SWITCH_P85GPECEP5_P85GPECEP5MPM_SHIFT (15U)
#define SWITCH_P85GPECEP5_P85GPECEP5DAMC_MASK (0x4000U)
#define SWITCH_P85GPECEP5_P85GPECEP5DAMC_SHIFT (14U)
#define SWITCH_P85GPECEP5_P85GPECEP5TD_MASK (0x2000U)
#define SWITCH_P85GPECEP5_P85GPECEP5TD_SHIFT (13U)
#define SWITCH_P85GPECEP5_P85GPECEP5ID_MASK (0x1000U)
#define SWITCH_P85GPECEP5_P85GPECEP5ID_SHIFT (12U)
#define SWITCH_P85GPECEP5_P85GPECEP5FI_MASK (0x800U)
#define SWITCH_P85GPECEP5_P85GPECEP5FI_SHIFT (11U)
#define SWITCH_P85GPECEP5_P85GPECEP5BE_MASK (0x400U)
#define SWITCH_P85GPECEP5_P85GPECEP5BE_SHIFT (10U)
#define SWITCH_P85GPECEP5_P85GPECEP5BS_MASK (0x200U)
#define SWITCH_P85GPECEP5_P85GPECEP5BS_SHIFT (9U)
#define SWITCH_P85GPECEP5_P85GPECEP5BNM3_MASK (0x100U)
#define SWITCH_P85GPECEP5_P85GPECEP5BNM3_SHIFT (8U)
#define SWITCH_P85GPECEP5_P85GPECEP5BA_MASK (0x80U)
#define SWITCH_P85GPECEP5_P85GPECEP5BA_SHIFT (7U)
#define SWITCH_P85GPECEP5_P85GPECEP5RS_MASK (0x40U)
#define SWITCH_P85GPECEP5_P85GPECEP5RS_SHIFT (6U)
#define SWITCH_P85GPECEP5_P85GPECEP5ELTM_MASK (0x20U)
#define SWITCH_P85GPECEP5_P85GPECEP5ELTM_SHIFT (5U)
#define SWITCH_P85GPECEP5_P85GPECEP5FLO_MASK (0x10U)
#define SWITCH_P85GPECEP5_P85GPECEP5FLO_SHIFT (4U)
#define SWITCH_P85GPECEP5_P85GPECEP5FLO1_MASK (0x8U)
#define SWITCH_P85GPECEP5_P85GPECEP5FLO1_SHIFT (3U)
#define SWITCH_P85GPECEP5_P85GPECEP5BTM_MASK (0x4U)
#define SWITCH_P85GPECEP5_P85GPECEP5BTM_SHIFT (2U)
#define SWITCH_P85GPECEP5_P85GPECEP5GFM_MASK (0x2U)
#define SWITCH_P85GPECEP5_P85GPECEP5GFM_SHIFT (1U)
#define SWITCH_P85GPECEP5_P85GPECEP5B1000PTF_MASK (0x1U)
#define SWITCH_P85GPECEP5_P85GPECEP5B1000PTF_SHIFT (0U)




typedef uint16_t SWITCH_P85GPESEP5_TYPE;
#define SWITCH_P85GPESEP5_P85GPESEP5APSM_MASK (0x8000U)
#define SWITCH_P85GPESEP5_P85GPESEP5APSM_SHIFT (15U)
#define SWITCH_P85GPESEP5_P85GPESEP5WD_MASK (0x4000U)
#define SWITCH_P85GPESEP5_P85GPESEP5WD_SHIFT (14U)
#define SWITCH_P85GPESEP5_P85GPESEP5MCS_MASK (0x2000U)
#define SWITCH_P85GPESEP5_P85GPESEP5MCS_SHIFT (13U)
#define SWITCH_P85GPESEP5_P85GPESEP5IS_MASK (0x1000U)
#define SWITCH_P85GPESEP5_P85GPESEP5IS_SHIFT (12U)
#define SWITCH_P85GPESEP5_P85GPESEP5RRS_MASK (0x800U)
#define SWITCH_P85GPESEP5_P85GPESEP5RRS_SHIFT (11U)
#define SWITCH_P85GPESEP5_P85GPESEP5LRS_MASK (0x400U)
#define SWITCH_P85GPESEP5_P85GPESEP5LRS_SHIFT (10U)
#define SWITCH_P85GPESEP5_PAGE_85_G_PHY_EXT_STS_EXT_P5_LOCK_MASK (0x200U)
#define SWITCH_P85GPESEP5_PAGE_85_G_PHY_EXT_STS_EXT_P5_LOCK_SHIFT (9U)
#define SWITCH_P85GPESEP5_PAGE_85_G_PHY_EXT_STS_EXT_P5_LINK_STS_MASK (0x100U)
#define SWITCH_P85GPESEP5_PAGE_85_G_PHY_EXT_STS_EXT_P5_LINK_STS_SHIFT (8U)
#define SWITCH_P85GPESEP5_P85GPESEP5CED_MASK (0x80U)
#define SWITCH_P85GPESEP5_P85GPESEP5CED_SHIFT (7U)
#define SWITCH_P85GPESEP5_P85GPESEP5CED1_MASK (0x40U)
#define SWITCH_P85GPESEP5_P85GPESEP5CED1_SHIFT (6U)
#define SWITCH_P85GPESEP5_P85GPESEP5BSD_MASK (0x20U)
#define SWITCH_P85GPESEP5_P85GPESEP5BSD_SHIFT (5U)
#define SWITCH_P85GPESEP5_P85GPESEP5BED_MASK (0x10U)
#define SWITCH_P85GPESEP5_P85GPESEP5BED_SHIFT (4U)
#define SWITCH_P85GPESEP5_P85GPESEP5RED_MASK (0x8U)
#define SWITCH_P85GPESEP5_P85GPESEP5RED_SHIFT (3U)
#define SWITCH_P85GPESEP5_P85GPESEP5TED_MASK (0x4U)
#define SWITCH_P85GPESEP5_P85GPESEP5TED_SHIFT (2U)
#define SWITCH_P85GPESEP5_P85GPESEP5LED_MASK (0x2U)
#define SWITCH_P85GPESEP5_P85GPESEP5LED_SHIFT (1U)
#define SWITCH_P85GPESEP5_P85GPESEP5M3ED_MASK (0x1U)
#define SWITCH_P85GPESEP5_P85GPESEP5M3ED_SHIFT (0U)




typedef uint16_t SWITCH_P85GRECEP5_TYPE;
#define SWITCH_P85GRECEP5_P85GRECEP5REC_MASK (0xffffU)
#define SWITCH_P85GRECEP5_P85GRECEP5REC_SHIFT (0U)




typedef uint16_t SWITCH_P85GFCCEP5_TYPE;
#define SWITCH_P85GFCCEP5_P85GFCCEP5SBC_MASK (0xff00U)
#define SWITCH_P85GFCCEP5_P85GFCCEP5SBC_SHIFT (8U)
#define SWITCH_P85GFCCEP5_P85GFCCEP5REC_MASK (0xffU)
#define SWITCH_P85GFCCEP5_P85GFCCEP5REC_SHIFT (0U)




typedef uint16_t SWITCH_P85GRNCEP5_TYPE;
#define SWITCH_P85GRNCEP5_P85GRNCEP5LRNC_MASK (0xff00U)
#define SWITCH_P85GRNCEP5_P85GRNCEP5LRNC_SHIFT (8U)
#define SWITCH_P85GRNCEP5_P85GRNCEP5RRNC_MASK (0xffU)
#define SWITCH_P85GRNCEP5_P85GRNCEP5RRNC_SHIFT (0U)




typedef uint16_t SWITCH_P85GDCEP5_TYPE;
#define SWITCH_P85GDCEP5_P85GDCEP5DC_MASK (0xffffU)
#define SWITCH_P85GDCEP5_P85GDCEP5DC_SHIFT (0U)




typedef uint16_t SWITCH_P85GDCAEP5_TYPE;
#define SWITCH_P85GDCAEP5_P85GDCAEP5ACC_MASK (0x8000U)
#define SWITCH_P85GDCAEP5_P85GDCAEP5ACC_SHIFT (15U)
#define SWITCH_P85GDCAEP5_P85GDCAEP5CS_MASK (0x6000U)
#define SWITCH_P85GDCAEP5_P85GDCAEP5CS_SHIFT (13U)
#define SWITCH_P85GDCAEP5_P85GDCAEP5AFC_MASK (0x1000U)
#define SWITCH_P85GDCAEP5_P85GDCAEP5AFC_SHIFT (12U)
#define SWITCH_P85GDCAEP5_P85GDCAEP5FS_MASK (0xf00U)
#define SWITCH_P85GDCAEP5_P85GDCAEP5FS_SHIFT (8U)
#define SWITCH_P85GDCAEP5_P85GDCAEP5TN_MASK (0xffU)
#define SWITCH_P85GDCAEP5_P85GDCAEP5TN_SHIFT (0U)




typedef uint16_t SWITCH_P85GACEP5_TYPE;
#define SWITCH_P85GACEP5_PAGE_85_G_AUX_CTL_EXT_P5_SHADOW_REG_MASK (0xffffU)
#define SWITCH_P85GACEP5_PAGE_85_G_AUX_CTL_EXT_P5_SHADOW_REG_SHIFT (0U)




typedef uint16_t SWITCH_P85GASEP5_TYPE;
#define SWITCH_P85GASEP5_PAGE_85_G_AUX_STS_EXT_P5_AUX_STS_MASK (0xffffU)
#define SWITCH_P85GASEP5_PAGE_85_G_AUX_STS_EXT_P5_AUX_STS_SHIFT (0U)




typedef uint16_t SWITCH_P85GISEP5_TYPE;
#define SWITCH_P85GISEP5_P85GISEP5IS_MASK (0xffffU)
#define SWITCH_P85GISEP5_P85GISEP5IS_SHIFT (0U)




typedef uint16_t SWITCH_P85GIMEP5_TYPE;
#define SWITCH_P85GIMEP5_P85GIMEP5IM_MASK (0xffffU)
#define SWITCH_P85GIMEP5_P85GIMEP5IM_SHIFT (0U)




typedef uint16_t SWITCH_P85GMSEP5_TYPE;
#define SWITCH_P85GMSEP5_P85GMSEP5IM_MASK (0xffffU)
#define SWITCH_P85GMSEP5_P85GMSEP5IM_SHIFT (0U)




typedef uint16_t SWITCH_P85GMSSEP5_TYPE;
#define SWITCH_P85GMSSEP5_PAGE_85_G_MASTER_SLAVE_SEED_EXT_P5_SEED_MASK (0xffffU)
#define SWITCH_P85GMSSEP5_PAGE_85_G_MASTER_SLAVE_SEED_EXT_P5_SEED_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_85_G_TEST1_EXT_P5_TYPE;
#define SWITCH_PAGE_85_G_TEST1_EXT_P5_TEST_MASK (0xffffU)
#define SWITCH_PAGE_85_G_TEST1_EXT_P5_TEST_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_85_G_TEST2_EXT_P5_TYPE;
#define SWITCH_PAGE_85_G_TEST2_EXT_P5_TEST_MASK (0xffffU)
#define SWITCH_PAGE_85_G_TEST2_EXT_P5_TEST_SHIFT (0U)




typedef uint16_t SWITCH_P88GME_TYPE;
#define SWITCH_P88GME_PAGE_88_G_MIICTL_EXT_RESET_MASK (0x8000U)
#define SWITCH_P88GME_PAGE_88_G_MIICTL_EXT_RESET_SHIFT (15U)
#define SWITCH_P88GME_PAGE_88_G_MIICTL_EXT_LOOPBACK_MASK (0x4000U)
#define SWITCH_P88GME_PAGE_88_G_MIICTL_EXT_LOOPBACK_SHIFT (14U)
#define SWITCH_P88GME_PAGE_88_G_MIICTL_EXT_SPD_SEL_LSB_MASK (0x2000U)
#define SWITCH_P88GME_PAGE_88_G_MIICTL_EXT_SPD_SEL_LSB_SHIFT (13U)
#define SWITCH_P88GME_PAGE_88_G_MIICTL_EXT_AN_EN_MASK (0x1000U)
#define SWITCH_P88GME_PAGE_88_G_MIICTL_EXT_AN_EN_SHIFT (12U)
#define SWITCH_P88GME_PAGE_88_G_MIICTL_EXT_PWR_DOWN_MASK (0x800U)
#define SWITCH_P88GME_PAGE_88_G_MIICTL_EXT_PWR_DOWN_SHIFT (11U)
#define SWITCH_P88GME_PAGE_88_G_MIICTL_EXT_ISOLATE_MASK (0x400U)
#define SWITCH_P88GME_PAGE_88_G_MIICTL_EXT_ISOLATE_SHIFT (10U)
#define SWITCH_P88GME_PAGE_88_G_MIICTL_EXT_RE_AN_MASK (0x200U)
#define SWITCH_P88GME_PAGE_88_G_MIICTL_EXT_RE_AN_SHIFT (9U)
#define SWITCH_P88GME_PAGE_88_G_MIICTL_EXT_DUPLEX_MOD_MASK (0x100U)
#define SWITCH_P88GME_PAGE_88_G_MIICTL_EXT_DUPLEX_MOD_SHIFT (8U)
#define SWITCH_P88GME_PAGE_88_G_MIICTL_EXT_COL_TEST_MASK (0x80U)
#define SWITCH_P88GME_PAGE_88_G_MIICTL_EXT_COL_TEST_SHIFT (7U)
#define SWITCH_P88GME_PAGE_88_G_MIICTL_EXT_SPD_SEL_MSB_MASK (0x40U)
#define SWITCH_P88GME_PAGE_88_G_MIICTL_EXT_SPD_SEL_MSB_SHIFT (6U)
#define SWITCH_P88GME_PAGE_88_G_MIICTL_EXT_RESERVED_MASK (0x3fU)
#define SWITCH_P88GME_PAGE_88_G_MIICTL_EXT_RESERVED_SHIFT (0U)




typedef uint16_t SWITCH_P88GME1_TYPE;
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_B100T4_CAP_MASK (0x8000U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_B100T4_CAP_SHIFT (15U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_B100TX_FDX_CAP_MASK (0x4000U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_B100TX_FDX_CAP_SHIFT (14U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_B100TX_CAP_MASK (0x2000U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_B100TX_CAP_SHIFT (13U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_B10T_FDX_CAP_MASK (0x1000U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_B10T_FDX_CAP_SHIFT (12U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_B10T_CAP_MASK (0x800U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_B10T_CAP_SHIFT (11U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_B100T2_FD_CAP_MASK (0x400U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_B100T2_FD_CAP_SHIFT (10U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_B100T2_HD_CAP_MASK (0x200U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_B100T2_HD_CAP_SHIFT (9U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_EXT_STS_MASK (0x100U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_EXT_STS_SHIFT (8U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_RESERVED_MASK (0x80U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_RESERVED_SHIFT (7U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_MF_PRE_SUP_MASK (0x40U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_MF_PRE_SUP_SHIFT (6U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_AUTO_NEGO_COMP_MASK (0x20U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_AUTO_NEGO_COMP_SHIFT (5U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_REMOTE_FAULT_MASK (0x10U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_REMOTE_FAULT_SHIFT (4U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_AUTO_NEGO_CAP_MASK (0x8U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_AUTO_NEGO_CAP_SHIFT (3U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_LINK_STA_MASK (0x4U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_LINK_STA_SHIFT (2U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_JABBER_DET_MASK (0x2U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_JABBER_DET_SHIFT (1U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_EXT_CAP_MASK (0x1U)
#define SWITCH_P88GME1_PAGE_88_G_MIISTS_EXT_EXT_CAP_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_88_G_PHYIDH_EXT_TYPE;
#define SWITCH_PAGE_88_G_PHYIDH_EXT_OUI_MASK (0xffffU)
#define SWITCH_PAGE_88_G_PHYIDH_EXT_OUI_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_88_G_PHYIDL_EXT_TYPE;
#define SWITCH_PAGE_88_G_PHYIDL_EXT_OUI_MASK (0xfc00U)
#define SWITCH_PAGE_88_G_PHYIDL_EXT_OUI_SHIFT (10U)
#define SWITCH_PAGE_88_G_PHYIDL_EXT_MODEL_MASK (0x3f0U)
#define SWITCH_PAGE_88_G_PHYIDL_EXT_MODEL_SHIFT (4U)
#define SWITCH_PAGE_88_G_PHYIDL_EXT_REVISION_MASK (0xfU)
#define SWITCH_PAGE_88_G_PHYIDL_EXT_REVISION_SHIFT (0U)




typedef uint16_t SWITCH_P88GAE_TYPE;
#define SWITCH_P88GAE_PAGE_88_G_ANADV_EXT_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_P88GAE_PAGE_88_G_ANADV_EXT_NEXT_PAGE_SHIFT (15U)
#define SWITCH_P88GAE_PAGE_88_G_ANADV_EXT_RESERVED_2_MASK (0x4000U)
#define SWITCH_P88GAE_PAGE_88_G_ANADV_EXT_RESERVED_2_SHIFT (14U)
#define SWITCH_P88GAE_PAGE_88_G_ANADV_EXT_REMOTE_FAULT_MASK (0x2000U)
#define SWITCH_P88GAE_PAGE_88_G_ANADV_EXT_REMOTE_FAULT_SHIFT (13U)
#define SWITCH_P88GAE_PAGE_88_G_ANADV_EXT_RESERVED_1_MASK (0x1000U)
#define SWITCH_P88GAE_PAGE_88_G_ANADV_EXT_RESERVED_1_SHIFT (12U)
#define SWITCH_P88GAE_PAGE_88_G_ANADV_EXT_ASY_PAUSE_MASK (0x800U)
#define SWITCH_P88GAE_PAGE_88_G_ANADV_EXT_ASY_PAUSE_SHIFT (11U)
#define SWITCH_P88GAE_PAGE_88_G_ANADV_EXT_ADV_PAUSE_CAP_MASK (0x400U)
#define SWITCH_P88GAE_PAGE_88_G_ANADV_EXT_ADV_PAUSE_CAP_SHIFT (10U)
#define SWITCH_P88GAE_PAGE_88_G_ANADV_EXT_B100T4_MASK (0x200U)
#define SWITCH_P88GAE_PAGE_88_G_ANADV_EXT_B100T4_SHIFT (9U)
#define SWITCH_P88GAE_PAGE_88_G_ANADV_EXT_ADV_B100_FDX_MASK (0x100U)
#define SWITCH_P88GAE_PAGE_88_G_ANADV_EXT_ADV_B100_FDX_SHIFT (8U)
#define SWITCH_P88GAE_PAGE_88_G_ANADV_EXT_ADV_B100X_MASK (0x80U)
#define SWITCH_P88GAE_PAGE_88_G_ANADV_EXT_ADV_B100X_SHIFT (7U)
#define SWITCH_P88GAE_PAGE_88_G_ANADV_EXT_ADV_B10T_FDX_MASK (0x40U)
#define SWITCH_P88GAE_PAGE_88_G_ANADV_EXT_ADV_B10T_FDX_SHIFT (6U)
#define SWITCH_P88GAE_PAGE_88_G_ANADV_EXT_ADV_B10T_MASK (0x20U)
#define SWITCH_P88GAE_PAGE_88_G_ANADV_EXT_ADV_B10T_SHIFT (5U)
#define SWITCH_P88GAE_PAGE_88_G_ANADV_EXT_PROTOCOL_SEL_MASK (0x1fU)
#define SWITCH_P88GAE_PAGE_88_G_ANADV_EXT_PROTOCOL_SEL_SHIFT (0U)




typedef uint16_t SWITCH_P88GAE1_TYPE;
#define SWITCH_P88GAE1_PAGE_88_G_ANLPA_EXT_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_P88GAE1_PAGE_88_G_ANLPA_EXT_NEXT_PAGE_SHIFT (15U)
#define SWITCH_P88GAE1_PAGE_88_G_ANLPA_EXT_ACKNOWLEDGE_MASK (0x4000U)
#define SWITCH_P88GAE1_PAGE_88_G_ANLPA_EXT_ACKNOWLEDGE_SHIFT (14U)
#define SWITCH_P88GAE1_PAGE_88_G_ANLPA_EXT_REMOTE_FAULT_MASK (0x2000U)
#define SWITCH_P88GAE1_PAGE_88_G_ANLPA_EXT_REMOTE_FAULT_SHIFT (13U)
#define SWITCH_P88GAE1_PAGE_88_G_ANLPA_EXT_RESERVED_1_MASK (0x1000U)
#define SWITCH_P88GAE1_PAGE_88_G_ANLPA_EXT_RESERVED_1_SHIFT (12U)
#define SWITCH_P88GAE1_PAGE_88_G_ANLPA_EXT_LK_PAR_ASYM_CAP_MASK (0x800U)
#define SWITCH_P88GAE1_PAGE_88_G_ANLPA_EXT_LK_PAR_ASYM_CAP_SHIFT (11U)
#define SWITCH_P88GAE1_PAGE_88_G_ANLPA_EXT_PAUSE_CAP_MASK (0x400U)
#define SWITCH_P88GAE1_PAGE_88_G_ANLPA_EXT_PAUSE_CAP_SHIFT (10U)
#define SWITCH_P88GAE1_PAGE_88_G_ANLPA_EXT_B100T4_CAP_MASK (0x200U)
#define SWITCH_P88GAE1_PAGE_88_G_ANLPA_EXT_B100T4_CAP_SHIFT (9U)
#define SWITCH_P88GAE1_PAGE_88_G_ANLPA_EXT_B100_TXFD_CAP_MASK (0x100U)
#define SWITCH_P88GAE1_PAGE_88_G_ANLPA_EXT_B100_TXFD_CAP_SHIFT (8U)
#define SWITCH_P88GAE1_PAGE_88_G_ANLPA_EXT_B100_TXHD_CAP_MASK (0x80U)
#define SWITCH_P88GAE1_PAGE_88_G_ANLPA_EXT_B100_TXHD_CAP_SHIFT (7U)
#define SWITCH_P88GAE1_PAGE_88_G_ANLPA_EXT_B10T_FD_CAP_MASK (0x40U)
#define SWITCH_P88GAE1_PAGE_88_G_ANLPA_EXT_B10T_FD_CAP_SHIFT (6U)
#define SWITCH_P88GAE1_PAGE_88_G_ANLPA_EXT_B10T_HD_CAP_MASK (0x20U)
#define SWITCH_P88GAE1_PAGE_88_G_ANLPA_EXT_B10T_HD_CAP_SHIFT (5U)
#define SWITCH_P88GAE1_PAGE_88_G_ANLPA_EXT_PROTOCOL_SEL_MASK (0x1fU)
#define SWITCH_P88GAE1_PAGE_88_G_ANLPA_EXT_PROTOCOL_SEL_SHIFT (0U)




typedef uint16_t SWITCH_P88GAE2_TYPE;
#define SWITCH_P88GAE2_PAGE_88_G_ANEXP_EXT_RESERVED_1_MASK (0xff80U)
#define SWITCH_P88GAE2_PAGE_88_G_ANEXP_EXT_RESERVED_1_SHIFT (7U)
#define SWITCH_P88GAE2_PAGE_88_G_ANEXP_EXT_NEXT_PAGE_ABLE_MASK (0x40U)
#define SWITCH_P88GAE2_PAGE_88_G_ANEXP_EXT_NEXT_PAGE_ABLE_SHIFT (6U)
#define SWITCH_P88GAE2_PAGE_88_G_ANEXP_EXT_NEXT_PAGE_MASK (0x20U)
#define SWITCH_P88GAE2_PAGE_88_G_ANEXP_EXT_NEXT_PAGE_SHIFT (5U)
#define SWITCH_P88GAE2_PAGE_88_G_ANEXP_EXT_PAR_DET_FAIL_MASK (0x10U)
#define SWITCH_P88GAE2_PAGE_88_G_ANEXP_EXT_PAR_DET_FAIL_SHIFT (4U)
#define SWITCH_P88GAE2_PAGE_88_G_ANEXP_EXT_LP_NEXT_PAGE_ABI_MASK (0x8U)
#define SWITCH_P88GAE2_PAGE_88_G_ANEXP_EXT_LP_NEXT_PAGE_ABI_SHIFT (3U)
#define SWITCH_P88GAE2_PAGE_88_G_ANEXP_EXT_NEXT_PAGE_ABI_MASK (0x4U)
#define SWITCH_P88GAE2_PAGE_88_G_ANEXP_EXT_NEXT_PAGE_ABI_SHIFT (2U)
#define SWITCH_P88GAE2_PAGE_88_G_ANEXP_EXT_PAGE_REC_MASK (0x2U)
#define SWITCH_P88GAE2_PAGE_88_G_ANEXP_EXT_PAGE_REC_SHIFT (1U)
#define SWITCH_P88GAE2_PAGE_88_G_ANEXP_EXT_LP_AN_ABI_MASK (0x1U)
#define SWITCH_P88GAE2_PAGE_88_G_ANEXP_EXT_LP_AN_ABI_SHIFT (0U)




typedef uint16_t SWITCH_P88GAE3_TYPE;
#define SWITCH_P88GAE3_PAGE_88_G_ANNXP_EXT_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_P88GAE3_PAGE_88_G_ANNXP_EXT_NEXT_PAGE_SHIFT (15U)
#define SWITCH_P88GAE3_PAGE_88_G_ANNXP_EXT_RESERVED_1_MASK (0x4000U)
#define SWITCH_P88GAE3_PAGE_88_G_ANNXP_EXT_RESERVED_1_SHIFT (14U)
#define SWITCH_P88GAE3_PAGE_88_G_ANNXP_EXT_MES_PAGE_MASK (0x2000U)
#define SWITCH_P88GAE3_PAGE_88_G_ANNXP_EXT_MES_PAGE_SHIFT (13U)
#define SWITCH_P88GAE3_PAGE_88_G_ANNXP_EXT_ACKNOWLEDGE_2_MASK (0x1000U)
#define SWITCH_P88GAE3_PAGE_88_G_ANNXP_EXT_ACKNOWLEDGE_2_SHIFT (12U)
#define SWITCH_P88GAE3_PAGE_88_G_ANNXP_EXT_TOGGLE_MASK (0x800U)
#define SWITCH_P88GAE3_PAGE_88_G_ANNXP_EXT_TOGGLE_SHIFT (11U)
#define SWITCH_P88GAE3_PAGE_88_G_ANNXP_EXT_CODE_FIELD_MASK (0x7ffU)
#define SWITCH_P88GAE3_PAGE_88_G_ANNXP_EXT_CODE_FIELD_SHIFT (0U)




typedef uint16_t SWITCH_P88GLE_TYPE;
#define SWITCH_P88GLE_PAGE_88_G_LPNXP_EXT_NEXT_PAGE_MASK (0x8000U)
#define SWITCH_P88GLE_PAGE_88_G_LPNXP_EXT_NEXT_PAGE_SHIFT (15U)
#define SWITCH_P88GLE_PAGE_88_G_LPNXP_EXT_ACK_MASK (0x4000U)
#define SWITCH_P88GLE_PAGE_88_G_LPNXP_EXT_ACK_SHIFT (14U)
#define SWITCH_P88GLE_PAGE_88_G_LPNXP_EXT_MES_PAGE_MASK (0x2000U)
#define SWITCH_P88GLE_PAGE_88_G_LPNXP_EXT_MES_PAGE_SHIFT (13U)
#define SWITCH_P88GLE_PAGE_88_G_LPNXP_EXT_ACKNOWLEDGE_2_MASK (0x1000U)
#define SWITCH_P88GLE_PAGE_88_G_LPNXP_EXT_ACKNOWLEDGE_2_SHIFT (12U)
#define SWITCH_P88GLE_PAGE_88_G_LPNXP_EXT_TOGGLE_MASK (0x800U)
#define SWITCH_P88GLE_PAGE_88_G_LPNXP_EXT_TOGGLE_SHIFT (11U)
#define SWITCH_P88GLE_PAGE_88_G_LPNXP_EXT_CODE_FIELD_MASK (0x7ffU)
#define SWITCH_P88GLE_PAGE_88_G_LPNXP_EXT_CODE_FIELD_SHIFT (0U)




typedef uint16_t SWITCH_P88GB1000CE_TYPE;
#define SWITCH_P88GB1000CE_PAGE_88_G_B1000T_CTL_EXT_TEST_MODE_MASK (0xe000U)
#define SWITCH_P88GB1000CE_PAGE_88_G_B1000T_CTL_EXT_TEST_MODE_SHIFT (13U)
#define SWITCH_P88GB1000CE_P88GB1000CEMSCE_MASK (0x1000U)
#define SWITCH_P88GB1000CE_P88GB1000CEMSCE_SHIFT (12U)
#define SWITCH_P88GB1000CE_P88GB1000CEMSCV_MASK (0x800U)
#define SWITCH_P88GB1000CE_P88GB1000CEMSCV_SHIFT (11U)
#define SWITCH_P88GB1000CE_PAGE_88_G_B1000T_CTL_EXT_REPEATER_DTE_MASK (0x400U)
#define SWITCH_P88GB1000CE_PAGE_88_G_B1000T_CTL_EXT_REPEATER_DTE_SHIFT (10U)
#define SWITCH_P88GB1000CE_PAGE_88_G_B1000T_CTL_EXT_ADV_B1000T_FD_MASK (0x200U)
#define SWITCH_P88GB1000CE_PAGE_88_G_B1000T_CTL_EXT_ADV_B1000T_FD_SHIFT (9U)
#define SWITCH_P88GB1000CE_PAGE_88_G_B1000T_CTL_EXT_ADV_B1000T_HD_MASK (0x100U)
#define SWITCH_P88GB1000CE_PAGE_88_G_B1000T_CTL_EXT_ADV_B1000T_HD_SHIFT (8U)
#define SWITCH_P88GB1000CE_PAGE_88_G_B1000T_CTL_EXT_RESERVED_MASK (0xffU)
#define SWITCH_P88GB1000CE_PAGE_88_G_B1000T_CTL_EXT_RESERVED_SHIFT (0U)




typedef uint16_t SWITCH_P88GB1000SE_TYPE;
#define SWITCH_P88GB1000SE_P88GB1000SEMSCF_MASK (0x8000U)
#define SWITCH_P88GB1000SE_P88GB1000SEMSCF_SHIFT (15U)
#define SWITCH_P88GB1000SE_P88GB1000SEMSCS_MASK (0x4000U)
#define SWITCH_P88GB1000SE_P88GB1000SEMSCS_SHIFT (14U)
#define SWITCH_P88GB1000SE_PAGE_88_G_B1000T_STS_EXT_LOCAL_REC_STS_MASK (0x2000U)
#define SWITCH_P88GB1000SE_PAGE_88_G_B1000T_STS_EXT_LOCAL_REC_STS_SHIFT (13U)
#define SWITCH_P88GB1000SE_P88GB1000SERRS_MASK (0x1000U)
#define SWITCH_P88GB1000SE_P88GB1000SERRS_SHIFT (12U)
#define SWITCH_P88GB1000SE_P88GB1000SELB1000FC_MASK (0x800U)
#define SWITCH_P88GB1000SE_P88GB1000SELB1000FC_SHIFT (11U)
#define SWITCH_P88GB1000SE_P88GB1000SELB1000HC_MASK (0x400U)
#define SWITCH_P88GB1000SE_P88GB1000SELB1000HC_SHIFT (10U)
#define SWITCH_P88GB1000SE_PAGE_88_G_B1000T_STS_EXT_RESERVED_MASK (0x300U)
#define SWITCH_P88GB1000SE_PAGE_88_G_B1000T_STS_EXT_RESERVED_SHIFT (8U)
#define SWITCH_P88GB1000SE_PAGE_88_G_B1000T_STS_EXT_IDLE_ERR_CNT_MASK (0xffU)
#define SWITCH_P88GB1000SE_PAGE_88_G_B1000T_STS_EXT_IDLE_ERR_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P88GESE_TYPE;
#define SWITCH_P88GESE_PAGE_88_G_EXT_STS_EXT_B1000X_FD_CAP_MASK (0x8000U)
#define SWITCH_P88GESE_PAGE_88_G_EXT_STS_EXT_B1000X_FD_CAP_SHIFT (15U)
#define SWITCH_P88GESE_PAGE_88_G_EXT_STS_EXT_B1000X_HD_CAP_MASK (0x4000U)
#define SWITCH_P88GESE_PAGE_88_G_EXT_STS_EXT_B1000X_HD_CAP_SHIFT (14U)
#define SWITCH_P88GESE_PAGE_88_G_EXT_STS_EXT_B1000T_FD_CAP_MASK (0x2000U)
#define SWITCH_P88GESE_PAGE_88_G_EXT_STS_EXT_B1000T_FD_CAP_SHIFT (13U)
#define SWITCH_P88GESE_PAGE_88_G_EXT_STS_EXT_B1000T_HD_CAP_MASK (0x1000U)
#define SWITCH_P88GESE_PAGE_88_G_EXT_STS_EXT_B1000T_HD_CAP_SHIFT (12U)
#define SWITCH_P88GESE_PAGE_88_G_EXT_STS_EXT_RESERVED_MASK (0xfffU)
#define SWITCH_P88GESE_PAGE_88_G_EXT_STS_EXT_RESERVED_SHIFT (0U)




typedef uint16_t SWITCH_P88GPECE_TYPE;
#define SWITCH_P88GPECE_PAGE_88_G_PHY_EXT_CTL_EXT_MAC_PHY_MODE_MASK (0x8000U)
#define SWITCH_P88GPECE_PAGE_88_G_PHY_EXT_CTL_EXT_MAC_PHY_MODE_SHIFT (15U)
#define SWITCH_P88GPECE_P88GPECEDAMC_MASK (0x4000U)
#define SWITCH_P88GPECE_P88GPECEDAMC_SHIFT (14U)
#define SWITCH_P88GPECE_PAGE_88_G_PHY_EXT_CTL_EXT_TRANSMIT_DIS_MASK (0x2000U)
#define SWITCH_P88GPECE_PAGE_88_G_PHY_EXT_CTL_EXT_TRANSMIT_DIS_SHIFT (13U)
#define SWITCH_P88GPECE_PAGE_88_G_PHY_EXT_CTL_EXT_INTERRUPT_DIS_MASK (0x1000U)
#define SWITCH_P88GPECE_PAGE_88_G_PHY_EXT_CTL_EXT_INTERRUPT_DIS_SHIFT (12U)
#define SWITCH_P88GPECE_PAGE_88_G_PHY_EXT_CTL_EXT_FORCE_INTERRUPT_MASK (0x800U)
#define SWITCH_P88GPECE_PAGE_88_G_PHY_EXT_CTL_EXT_FORCE_INTERRUPT_SHIFT (11U)
#define SWITCH_P88GPECE_PAGE_88_G_PHY_EXT_CTL_EXT_BYPASS_ENCODE_MASK (0x400U)
#define SWITCH_P88GPECE_PAGE_88_G_PHY_EXT_CTL_EXT_BYPASS_ENCODE_SHIFT (10U)
#define SWITCH_P88GPECE_P88GPECEBS_MASK (0x200U)
#define SWITCH_P88GPECE_P88GPECEBS_SHIFT (9U)
#define SWITCH_P88GPECE_P88GPECEBNM3_MASK (0x100U)
#define SWITCH_P88GPECE_P88GPECEBNM3_SHIFT (8U)
#define SWITCH_P88GPECE_P88GPECEBA_MASK (0x80U)
#define SWITCH_P88GPECE_P88GPECEBA_SHIFT (7U)
#define SWITCH_P88GPECE_PAGE_88_G_PHY_EXT_CTL_EXT_RST_SCRAMBLER_MASK (0x40U)
#define SWITCH_P88GPECE_PAGE_88_G_PHY_EXT_CTL_EXT_RST_SCRAMBLER_SHIFT (6U)
#define SWITCH_P88GPECE_P88GPECEELTM_MASK (0x20U)
#define SWITCH_P88GPECE_P88GPECEELTM_SHIFT (5U)
#define SWITCH_P88GPECE_PAGE_88_G_PHY_EXT_CTL_EXT_FORCE_LED_ON_MASK (0x10U)
#define SWITCH_P88GPECE_PAGE_88_G_PHY_EXT_CTL_EXT_FORCE_LED_ON_SHIFT (4U)
#define SWITCH_P88GPECE_PAGE_88_G_PHY_EXT_CTL_EXT_FORCE_LED_OFF_MASK (0x8U)
#define SWITCH_P88GPECE_PAGE_88_G_PHY_EXT_CTL_EXT_FORCE_LED_OFF_SHIFT (3U)
#define SWITCH_P88GPECE_PAGE_88_G_PHY_EXT_CTL_EXT_BLK_TXEN_MOD_MASK (0x4U)
#define SWITCH_P88GPECE_PAGE_88_G_PHY_EXT_CTL_EXT_BLK_TXEN_MOD_SHIFT (2U)
#define SWITCH_P88GPECE_PAGE_88_G_PHY_EXT_CTL_EXT_GMII_FIFO_MOD_MASK (0x2U)
#define SWITCH_P88GPECE_PAGE_88_G_PHY_EXT_CTL_EXT_GMII_FIFO_MOD_SHIFT (1U)
#define SWITCH_P88GPECE_P88GPECEB1000PTF_MASK (0x1U)
#define SWITCH_P88GPECE_P88GPECEB1000PTF_SHIFT (0U)




typedef uint16_t SWITCH_P88GPESE_TYPE;
#define SWITCH_P88GPESE_P88GPESEAPSM_MASK (0x8000U)
#define SWITCH_P88GPESE_P88GPESEAPSM_SHIFT (15U)
#define SWITCH_P88GPESE_P88GPESEWD_MASK (0x4000U)
#define SWITCH_P88GPESE_P88GPESEWD_SHIFT (14U)
#define SWITCH_P88GPESE_PAGE_88_G_PHY_EXT_STS_EXT_MDI_CROS_STATE_MASK (0x2000U)
#define SWITCH_P88GPESE_PAGE_88_G_PHY_EXT_STS_EXT_MDI_CROS_STATE_SHIFT (13U)
#define SWITCH_P88GPESE_PAGE_88_G_PHY_EXT_STS_EXT_INTERRUPT_STS_MASK (0x1000U)
#define SWITCH_P88GPESE_PAGE_88_G_PHY_EXT_STS_EXT_INTERRUPT_STS_SHIFT (12U)
#define SWITCH_P88GPESE_PAGE_88_G_PHY_EXT_STS_EXT_REMOTE_REC_STS_MASK (0x800U)
#define SWITCH_P88GPESE_PAGE_88_G_PHY_EXT_STS_EXT_REMOTE_REC_STS_SHIFT (11U)
#define SWITCH_P88GPESE_PAGE_88_G_PHY_EXT_STS_EXT_LOCAL_REC_STS_MASK (0x400U)
#define SWITCH_P88GPESE_PAGE_88_G_PHY_EXT_STS_EXT_LOCAL_REC_STS_SHIFT (10U)
#define SWITCH_P88GPESE_PAGE_88_G_PHY_EXT_STS_EXT_LOCK_MASK (0x200U)
#define SWITCH_P88GPESE_PAGE_88_G_PHY_EXT_STS_EXT_LOCK_SHIFT (9U)
#define SWITCH_P88GPESE_PAGE_88_G_PHY_EXT_STS_EXT_LINK_STS_MASK (0x100U)
#define SWITCH_P88GPESE_PAGE_88_G_PHY_EXT_STS_EXT_LINK_STS_SHIFT (8U)
#define SWITCH_P88GPESE_PAGE_88_G_PHY_EXT_STS_EXT_CRC_ERR_DET_MASK (0x80U)
#define SWITCH_P88GPESE_PAGE_88_G_PHY_EXT_STS_EXT_CRC_ERR_DET_SHIFT (7U)
#define SWITCH_P88GPESE_PAGE_88_G_PHY_EXT_STS_EXT_CARR_ERR_DET_MASK (0x40U)
#define SWITCH_P88GPESE_PAGE_88_G_PHY_EXT_STS_EXT_CARR_ERR_DET_SHIFT (6U)
#define SWITCH_P88GPESE_PAGE_88_G_PHY_EXT_STS_EXT_BAD_SSD_DET_MASK (0x20U)
#define SWITCH_P88GPESE_PAGE_88_G_PHY_EXT_STS_EXT_BAD_SSD_DET_SHIFT (5U)
#define SWITCH_P88GPESE_PAGE_88_G_PHY_EXT_STS_EXT_BAD_ESD_DET_MASK (0x10U)
#define SWITCH_P88GPESE_PAGE_88_G_PHY_EXT_STS_EXT_BAD_ESD_DET_SHIFT (4U)
#define SWITCH_P88GPESE_PAGE_88_G_PHY_EXT_STS_EXT_REC_ERR_DET_MASK (0x8U)
#define SWITCH_P88GPESE_PAGE_88_G_PHY_EXT_STS_EXT_REC_ERR_DET_SHIFT (3U)
#define SWITCH_P88GPESE_PAGE_88_G_PHY_EXT_STS_EXT_TRMIT_ERR_DET_MASK (0x4U)
#define SWITCH_P88GPESE_PAGE_88_G_PHY_EXT_STS_EXT_TRMIT_ERR_DET_SHIFT (2U)
#define SWITCH_P88GPESE_PAGE_88_G_PHY_EXT_STS_EXT_LCK_ERR_DET_MASK (0x2U)
#define SWITCH_P88GPESE_PAGE_88_G_PHY_EXT_STS_EXT_LCK_ERR_DET_SHIFT (1U)
#define SWITCH_P88GPESE_PAGE_88_G_PHY_EXT_STS_EXT_MLT3_ERR_DET_MASK (0x1U)
#define SWITCH_P88GPESE_PAGE_88_G_PHY_EXT_STS_EXT_MLT3_ERR_DET_SHIFT (0U)




typedef uint16_t SWITCH_P88GRECE_TYPE;
#define SWITCH_P88GRECE_PAGE_88_G_REC_ERR_CNT_EXT_REC_ERR_CNT_MASK (0xffffU)
#define SWITCH_P88GRECE_PAGE_88_G_REC_ERR_CNT_EXT_REC_ERR_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P88GFCCE_TYPE;
#define SWITCH_P88GFCCE_P88GFCCESBC_MASK (0xff00U)
#define SWITCH_P88GFCCE_P88GFCCESBC_SHIFT (8U)
#define SWITCH_P88GFCCE_PAGE_88_G_FALSE_CARR_CNT_EXT_REC_ERR_CNT_MASK (0xffU)
#define SWITCH_P88GFCCE_PAGE_88_G_FALSE_CARR_CNT_EXT_REC_ERR_CNT_SHIFT (0U)




typedef uint16_t SWITCH_P88GRNCE_TYPE;
#define SWITCH_P88GRNCE_P88GRNCELRNC_MASK (0xff00U)
#define SWITCH_P88GRNCE_P88GRNCELRNC_SHIFT (8U)
#define SWITCH_P88GRNCE_P88GRNCERRNC_MASK (0xffU)
#define SWITCH_P88GRNCE_P88GRNCERRNC_SHIFT (0U)




typedef uint16_t SWITCH_P88GDCE_TYPE;
#define SWITCH_P88GDCE_P88GDCEDC_MASK (0xffffU)
#define SWITCH_P88GDCE_P88GDCEDC_SHIFT (0U)




typedef uint16_t SWITCH_P88GDCAE_TYPE;
#define SWITCH_P88GDCAE_P88GDCAEACC_MASK (0x8000U)
#define SWITCH_P88GDCAE_P88GDCAEACC_SHIFT (15U)
#define SWITCH_P88GDCAE_P88GDCAECS_MASK (0x6000U)
#define SWITCH_P88GDCAE_P88GDCAECS_SHIFT (13U)
#define SWITCH_P88GDCAE_P88GDCAEAFC_MASK (0x1000U)
#define SWITCH_P88GDCAE_P88GDCAEAFC_SHIFT (12U)
#define SWITCH_P88GDCAE_P88GDCAEFS_MASK (0xf00U)
#define SWITCH_P88GDCAE_P88GDCAEFS_SHIFT (8U)
#define SWITCH_P88GDCAE_P88GDCAETN_MASK (0xffU)
#define SWITCH_P88GDCAE_P88GDCAETN_SHIFT (0U)




typedef uint16_t SWITCH_P88GACE_TYPE;
#define SWITCH_P88GACE_PAGE_88_G_AUX_CTL_EXT_SHADOW_REG_MASK (0xffffU)
#define SWITCH_P88GACE_PAGE_88_G_AUX_CTL_EXT_SHADOW_REG_SHIFT (0U)




typedef uint16_t SWITCH_P88GASE_TYPE;
#define SWITCH_P88GASE_PAGE_88_G_AUX_STS_EXT_AUX_STS_MASK (0xffffU)
#define SWITCH_P88GASE_PAGE_88_G_AUX_STS_EXT_AUX_STS_SHIFT (0U)




typedef uint16_t SWITCH_P88GISE_TYPE;
#define SWITCH_P88GISE_PAGE_88_G_INTERRUPT_STS_EXT_INTERRUPT_STS_MASK (0xffffU)
#define SWITCH_P88GISE_PAGE_88_G_INTERRUPT_STS_EXT_INTERRUPT_STS_SHIFT (0U)




typedef uint16_t SWITCH_P88GIME_TYPE;
#define SWITCH_P88GIME_PAGE_88_G_INTERRUPT_MSK_EXT_INTERRUPT_MSK_MASK (0xffffU)
#define SWITCH_P88GIME_PAGE_88_G_INTERRUPT_MSK_EXT_INTERRUPT_MSK_SHIFT (0U)




typedef uint16_t SWITCH_P88GMSE_TYPE;
#define SWITCH_P88GMSE_PAGE_88_G_MISC_SHADOW_EXT_INTERRUPT_MSK_MASK (0xffffU)
#define SWITCH_P88GMSE_PAGE_88_G_MISC_SHADOW_EXT_INTERRUPT_MSK_SHIFT (0U)




typedef uint16_t SWITCH_P88GMSSE_TYPE;
#define SWITCH_P88GMSSE_PAGE_88_G_MASTER_SLAVE_SEED_EXT_SEED_MASK (0xffffU)
#define SWITCH_P88GMSSE_PAGE_88_G_MASTER_SLAVE_SEED_EXT_SEED_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_88_G_TEST1_EXT_TYPE;
#define SWITCH_PAGE_88_G_TEST1_EXT_TEST_MASK (0xffffU)
#define SWITCH_PAGE_88_G_TEST1_EXT_TEST_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_88_G_TEST2_EXT_TYPE;
#define SWITCH_PAGE_88_G_TEST2_EXT_TEST_MASK (0xffffU)
#define SWITCH_PAGE_88_G_TEST2_EXT_TEST_SHIFT (0U)




typedef uint16_t SWITCH_P90ATSE_TYPE;
#define SWITCH_P90ATSE_PAGE_90_AVB_TIME_STAMP_EN_RESERVED_MASK (0xffc0U)
#define SWITCH_P90ATSE_PAGE_90_AVB_TIME_STAMP_EN_RESERVED_SHIFT (6U)
#define SWITCH_P90ATSE_P90ATSEATSE_MASK (0x3fU)
#define SWITCH_P90ATSE_P90ATSEATSE_SHIFT (0U)




typedef uint8_t SWITCH_P90TSRC_TYPE;
#define SWITCH_P90TSRC_PAGE_90_TM_STAMP_RPT_CTRL_RESERVED_MASK (0xfeU)
#define SWITCH_P90TSRC_PAGE_90_TM_STAMP_RPT_CTRL_RESERVED_SHIFT (1U)
#define SWITCH_P90TSRC_PAGE_90_TM_STAMP_RPT_CTRL_TSRPT_PKT_EN_MASK (0x1U)
#define SWITCH_P90TSRC_PAGE_90_TM_STAMP_RPT_CTRL_TSRPT_PKT_EN_SHIFT (0U)




typedef uint32_t SWITCH_PAGE_90_AVB_TM_BASE_TYPE;
#define SWITCH_PAGE_90_AVB_TM_BASE_BASE_MASK (0xffffffffUL)
#define SWITCH_PAGE_90_AVB_TM_BASE_BASE_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_90_AVB_TM_ADJ_TYPE;
#define SWITCH_PAGE_90_AVB_TM_ADJ_RESERVED_0_MASK (0xfffff000UL)
#define SWITCH_PAGE_90_AVB_TM_ADJ_RESERVED_0_SHIFT (12UL)
#define SWITCH_PAGE_90_AVB_TM_ADJ_PRD_MASK (0xf00UL)
#define SWITCH_PAGE_90_AVB_TM_ADJ_PRD_SHIFT (8UL)
#define SWITCH_PAGE_90_AVB_TM_ADJ_RESERVED_1_MASK (0xc0UL)
#define SWITCH_PAGE_90_AVB_TM_ADJ_RESERVED_1_SHIFT (6UL)
#define SWITCH_PAGE_90_AVB_TM_ADJ_INC_MASK (0x3fUL)
#define SWITCH_PAGE_90_AVB_TM_ADJ_INC_SHIFT (0UL)




typedef uint32_t SWITCH_P90AST_TYPE;
#define SWITCH_P90AST_PAGE_90_AVB_SLOT_TICK_RESERVED_0_MASK (0xf0000000UL)
#define SWITCH_P90AST_PAGE_90_AVB_SLOT_TICK_RESERVED_0_SHIFT (28UL)
#define SWITCH_P90AST_PAGE_90_AVB_SLOT_TICK_TICK_CNTR_MASK (0xfff0000UL)
#define SWITCH_P90AST_PAGE_90_AVB_SLOT_TICK_TICK_CNTR_SHIFT (16UL)
#define SWITCH_P90AST_PAGE_90_AVB_SLOT_TICK_RESERVED_1_MASK (0xffe0UL)
#define SWITCH_P90AST_PAGE_90_AVB_SLOT_TICK_RESERVED_1_SHIFT (5UL)
#define SWITCH_P90AST_PAGE_90_AVB_SLOT_TICK_SLOT_NUM_MASK (0x1fUL)
#define SWITCH_P90AST_PAGE_90_AVB_SLOT_TICK_SLOT_NUM_SHIFT (0UL)




typedef uint32_t SWITCH_P90ASA_TYPE;
#define SWITCH_P90ASA_PAGE_90_AVB_SLOT_ADJ_RESERVED_0_MASK (0xfffc0000UL)
#define SWITCH_P90ASA_PAGE_90_AVB_SLOT_ADJ_RESERVED_0_SHIFT (18UL)
#define SWITCH_P90ASA_PAGE_90_AVB_SLOT_ADJ_MCRO_SLOT_PRD_MASK (0x30000UL)
#define SWITCH_P90ASA_PAGE_90_AVB_SLOT_ADJ_MCRO_SLOT_PRD_SHIFT (16UL)
#define SWITCH_P90ASA_PAGE_90_AVB_SLOT_ADJ_RESERVED_1_MASK (0xf000UL)
#define SWITCH_P90ASA_PAGE_90_AVB_SLOT_ADJ_RESERVED_1_SHIFT (12UL)
#define SWITCH_P90ASA_PAGE_90_AVB_SLOT_ADJ_SLOT_ADJ_PRD_MASK (0xf00UL)
#define SWITCH_P90ASA_PAGE_90_AVB_SLOT_ADJ_SLOT_ADJ_PRD_SHIFT (8UL)
#define SWITCH_P90ASA_PAGE_90_AVB_SLOT_ADJ_RESERVED_2_MASK (0xfcUL)
#define SWITCH_P90ASA_PAGE_90_AVB_SLOT_ADJ_RESERVED_2_SHIFT (2UL)
#define SWITCH_P90ASA_PAGE_90_AVB_SLOT_ADJ_SLOT_ADJ_MASK (0x3UL)
#define SWITCH_P90ASA_PAGE_90_AVB_SLOT_ADJ_SLOT_ADJ_SHIFT (0UL)




typedef uint32_t SWITCH_P90AETS0_TYPE;
#define SWITCH_P90AETS0_P90AETS0ETTS_MASK (0xffffffffUL)
#define SWITCH_P90AETS0_P90AETS0ETTS_SHIFT (0UL)




typedef uint32_t SWITCH_P90AETS1_TYPE;
#define SWITCH_P90AETS1_P90AETS1ETTS_MASK (0xffffffffUL)
#define SWITCH_P90AETS1_P90AETS1ETTS_SHIFT (0UL)




typedef uint32_t SWITCH_P90AETS2_TYPE;
#define SWITCH_P90AETS2_P90AETS2ETTS_MASK (0xffffffffUL)
#define SWITCH_P90AETS2_P90AETS2ETTS_SHIFT (0UL)




typedef uint32_t SWITCH_P90AETS3_TYPE;
#define SWITCH_P90AETS3_P90AETS3ETTS_MASK (0xffffffffUL)
#define SWITCH_P90AETS3_P90AETS3ETTS_SHIFT (0UL)




typedef uint32_t SWITCH_P90AETS4_TYPE;
#define SWITCH_P90AETS4_P90AETS4ETTS_MASK (0xffffffffUL)
#define SWITCH_P90AETS4_P90AETS4ETTS_SHIFT (0UL)




typedef uint32_t SWITCH_P90AETS5_TYPE;
#define SWITCH_P90AETS5_P90AETS5ETTS_MASK (0xffffffffUL)
#define SWITCH_P90AETS5_P90AETS5ETTS_SHIFT (0UL)




typedef uint32_t SWITCH_P90AETS6_TYPE;
#define SWITCH_P90AETS6_P90AETS6ETTS_MASK (0xffffffffUL)
#define SWITCH_P90AETS6_P90AETS6ETTS_SHIFT (0UL)




typedef uint8_t SWITCH_P90TSS_TYPE;
#define SWITCH_P90TSS_PAGE_90_TM_STAMP_STATUS_VALID_STATUS_MASK (0xffU)
#define SWITCH_P90TSS_PAGE_90_TM_STAMP_STATUS_VALID_STATUS_SHIFT (0U)




typedef uint16_t SWITCH_P90ELS_TYPE;
#define SWITCH_P90ELS_PAGE_90_EAV_LNK_STATUS_RESERVED_MASK (0xffc0U)
#define SWITCH_P90ELS_PAGE_90_EAV_LNK_STATUS_RESERVED_SHIFT (6U)
#define SWITCH_P90ELS_PAGE_90_EAV_LNK_STATUS_PT_EAV_LNK_STATUS_MASK (0x3fU)
#define SWITCH_P90ELS_PAGE_90_EAV_LNK_STATUS_PT_EAV_LNK_STATUS_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_90_P1588_CTRL_TYPE;
#define SWITCH_PAGE_90_P1588_CTRL_RESERVED_MASK (0xfe00U)
#define SWITCH_PAGE_90_P1588_CTRL_RESERVED_SHIFT (9U)
#define SWITCH_PAGE_90_P1588_CTRL_SOP_SEL_MASK (0x1ffU)
#define SWITCH_PAGE_90_P1588_CTRL_SOP_SEL_SHIFT (0U)




typedef uint16_t SWITCH_P90ATC_TYPE;
#define SWITCH_P90ATC_PAGE_90_AVB_TICK_CTRL_RESERVED_MASK (0xfff8U)
#define SWITCH_P90ATC_PAGE_90_AVB_TICK_CTRL_RESERVED_SHIFT (3U)
#define SWITCH_P90ATC_PAGE_90_AVB_TICK_CTRL_TICK_SEL_MASK (0x7U)
#define SWITCH_P90ATC_PAGE_90_AVB_TICK_CTRL_TICK_SEL_SHIFT (0U)




typedef uint32_t SWITCH_P90ARS0_TYPE;
#define SWITCH_P90ARS0_PAGE_90_AVB_REG_SPARE0_AVB_REG_SPARE0_MASK (0xffffffffUL)
#define SWITCH_P90ARS0_PAGE_90_AVB_REG_SPARE0_AVB_REG_SPARE0_SHIFT (0UL)




typedef uint32_t SWITCH_P90ARS1_TYPE;
#define SWITCH_P90ARS1_PAGE_90_AVB_REG_SPARE1_AVB_REG_SPARE1_MASK (0xffffffffUL)
#define SWITCH_P90ARS1_PAGE_90_AVB_REG_SPARE1_AVB_REG_SPARE1_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_91_TRREG_CTRL0_TYPE;
#define SWITCH_PAGE_91_TRREG_CTRL0_RESERVED_1_MASK (0xfe000000UL)
#define SWITCH_PAGE_91_TRREG_CTRL0_RESERVED_1_SHIFT (25UL)
#define SWITCH_PAGE_91_TRREG_CTRL0_PCP_RMK_EN_MASK (0x1ff0000UL)
#define SWITCH_PAGE_91_TRREG_CTRL0_PCP_RMK_EN_SHIFT (16UL)
#define SWITCH_PAGE_91_TRREG_CTRL0_RESERVED_0_MASK (0xfe00UL)
#define SWITCH_PAGE_91_TRREG_CTRL0_RESERVED_0_SHIFT (9UL)
#define SWITCH_PAGE_91_TRREG_CTRL0_CFI_RMK_EN_MASK (0x1ffUL)
#define SWITCH_PAGE_91_TRREG_CTRL0_CFI_RMK_EN_SHIFT (0UL)




typedef uint32_t SWITCH_P91TC1_TYPE;
#define SWITCH_P91TC1_PAGE_91_TRREG_CTRL1_RESERVED_1_MASK (0xfe000000UL)
#define SWITCH_P91TC1_PAGE_91_TRREG_CTRL1_RESERVED_1_SHIFT (25UL)
#define SWITCH_P91TC1_PAGE_91_TRREG_CTRL1_DEI_RMK_EN_MASK (0x1ff0000UL)
#define SWITCH_P91TC1_PAGE_91_TRREG_CTRL1_DEI_RMK_EN_SHIFT (16UL)
#define SWITCH_P91TC1_PAGE_91_TRREG_CTRL1_PPPOE_DSCP_RMK_EN_MASK (0x8000UL)
#define SWITCH_P91TC1_PAGE_91_TRREG_CTRL1_PPPOE_DSCP_RMK_EN_SHIFT (15UL)
#define SWITCH_P91TC1_PAGE_91_TRREG_CTRL1_RESERVED_0_MASK (0x7e00UL)
#define SWITCH_P91TC1_PAGE_91_TRREG_CTRL1_RESERVED_0_SHIFT (9UL)
#define SWITCH_P91TC1_PAGE_91_TRREG_CTRL1_DSCP_RMK_EN_MASK (0x1ffUL)
#define SWITCH_P91TC1_PAGE_91_TRREG_CTRL1_DSCP_RMK_EN_SHIFT (0UL)




typedef uint32_t SWITCH_P91TC2_TYPE;
#define SWITCH_P91TC2_PAGE_91_TRREG_CTRL2_RESERVED_1_MASK (0xfe000000UL)
#define SWITCH_P91TC2_PAGE_91_TRREG_CTRL2_RESERVED_1_SHIFT (25UL)
#define SWITCH_P91TC2_PAGE_91_TRREG_CTRL2_C_PCP_RMK_EN_MASK (0x1ff0000UL)
#define SWITCH_P91TC2_PAGE_91_TRREG_CTRL2_C_PCP_RMK_EN_SHIFT (16UL)
#define SWITCH_P91TC2_PAGE_91_TRREG_CTRL2_RESERVED_0_MASK (0xfe00UL)
#define SWITCH_P91TC2_PAGE_91_TRREG_CTRL2_RESERVED_0_SHIFT (9UL)
#define SWITCH_P91TC2_PAGE_91_TRREG_CTRL2_S_PCP_RMK_EN_MASK (0x1ffUL)
#define SWITCH_P91TC2_PAGE_91_TRREG_CTRL2_S_PCP_RMK_EN_SHIFT (0UL)




typedef uint64_t SWITCH_P91P0EPT2M_TYPE;
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR1T7_MASK (0xf000000000000000ULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR1T7_SHIFT (60ULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR1T6_MASK (0xf00000000000000ULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR1T6_SHIFT (56ULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR1T5_MASK (0xf0000000000000ULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR1T5_SHIFT (52ULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR1T4_MASK (0xf000000000000ULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR1T4_SHIFT (48ULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR1T3_MASK (0xf00000000000ULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR1T3_SHIFT (44ULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR1T2_MASK (0xf0000000000ULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR1T2_SHIFT (40ULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR1T1_MASK (0xf000000000ULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR1T1_SHIFT (36ULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR1T0_MASK (0xf00000000ULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR1T0_SHIFT (32ULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR0T7_MASK (0xf0000000ULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR0T7_SHIFT (28ULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR0T6_MASK (0xf000000ULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR0T6_SHIFT (24ULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR0T5_MASK (0xf00000ULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR0T5_SHIFT (20ULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR0T4_MASK (0xf0000ULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR0T4_SHIFT (16ULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR0T3_MASK (0xf000ULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR0T3_SHIFT (12ULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR0T2_MASK (0xf00ULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR0T2_SHIFT (8ULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR0T1_MASK (0xf0ULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR0T1_SHIFT (4ULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR0T0_MASK (0xfULL)
#define SWITCH_P91P0EPT2M_P91P0EPT2MPFR0T0_SHIFT (0ULL)




typedef uint64_t SWITCH_P91P1EPT2M_TYPE;
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR1T7_MASK (0xf000000000000000ULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR1T7_SHIFT (60ULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR1T6_MASK (0xf00000000000000ULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR1T6_SHIFT (56ULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR1T5_MASK (0xf0000000000000ULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR1T5_SHIFT (52ULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR1T4_MASK (0xf000000000000ULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR1T4_SHIFT (48ULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR1T3_MASK (0xf00000000000ULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR1T3_SHIFT (44ULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR1T2_MASK (0xf0000000000ULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR1T2_SHIFT (40ULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR1T1_MASK (0xf000000000ULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR1T1_SHIFT (36ULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR1T0_MASK (0xf00000000ULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR1T0_SHIFT (32ULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR0T7_MASK (0xf0000000ULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR0T7_SHIFT (28ULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR0T6_MASK (0xf000000ULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR0T6_SHIFT (24ULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR0T5_MASK (0xf00000ULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR0T5_SHIFT (20ULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR0T4_MASK (0xf0000ULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR0T4_SHIFT (16ULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR0T3_MASK (0xf000ULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR0T3_SHIFT (12ULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR0T2_MASK (0xf00ULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR0T2_SHIFT (8ULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR0T1_MASK (0xf0ULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR0T1_SHIFT (4ULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR0T0_MASK (0xfULL)
#define SWITCH_P91P1EPT2M_P91P1EPT2MPFR0T0_SHIFT (0ULL)




typedef uint64_t SWITCH_P91P2EPT2M_TYPE;
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR1T7_MASK (0xf000000000000000ULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR1T7_SHIFT (60ULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR1T6_MASK (0xf00000000000000ULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR1T6_SHIFT (56ULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR1T5_MASK (0xf0000000000000ULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR1T5_SHIFT (52ULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR1T4_MASK (0xf000000000000ULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR1T4_SHIFT (48ULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR1T3_MASK (0xf00000000000ULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR1T3_SHIFT (44ULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR1T2_MASK (0xf0000000000ULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR1T2_SHIFT (40ULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR1T1_MASK (0xf000000000ULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR1T1_SHIFT (36ULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR1T0_MASK (0xf00000000ULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR1T0_SHIFT (32ULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR0T7_MASK (0xf0000000ULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR0T7_SHIFT (28ULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR0T6_MASK (0xf000000ULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR0T6_SHIFT (24ULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR0T5_MASK (0xf00000ULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR0T5_SHIFT (20ULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR0T4_MASK (0xf0000ULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR0T4_SHIFT (16ULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR0T3_MASK (0xf000ULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR0T3_SHIFT (12ULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR0T2_MASK (0xf00ULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR0T2_SHIFT (8ULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR0T1_MASK (0xf0ULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR0T1_SHIFT (4ULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR0T0_MASK (0xfULL)
#define SWITCH_P91P2EPT2M_P91P2EPT2MPFR0T0_SHIFT (0ULL)




typedef uint64_t SWITCH_P91P3EPT2M_TYPE;
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR1T7_MASK (0xf000000000000000ULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR1T7_SHIFT (60ULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR1T6_MASK (0xf00000000000000ULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR1T6_SHIFT (56ULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR1T5_MASK (0xf0000000000000ULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR1T5_SHIFT (52ULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR1T4_MASK (0xf000000000000ULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR1T4_SHIFT (48ULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR1T3_MASK (0xf00000000000ULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR1T3_SHIFT (44ULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR1T2_MASK (0xf0000000000ULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR1T2_SHIFT (40ULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR1T1_MASK (0xf000000000ULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR1T1_SHIFT (36ULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR1T0_MASK (0xf00000000ULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR1T0_SHIFT (32ULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR0T7_MASK (0xf0000000ULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR0T7_SHIFT (28ULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR0T6_MASK (0xf000000ULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR0T6_SHIFT (24ULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR0T5_MASK (0xf00000ULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR0T5_SHIFT (20ULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR0T4_MASK (0xf0000ULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR0T4_SHIFT (16ULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR0T3_MASK (0xf000ULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR0T3_SHIFT (12ULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR0T2_MASK (0xf00ULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR0T2_SHIFT (8ULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR0T1_MASK (0xf0ULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR0T1_SHIFT (4ULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR0T0_MASK (0xfULL)
#define SWITCH_P91P3EPT2M_P91P3EPT2MPFR0T0_SHIFT (0ULL)




typedef uint64_t SWITCH_P91P4EPT2M_TYPE;
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR1T7_MASK (0xf000000000000000ULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR1T7_SHIFT (60ULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR1T6_MASK (0xf00000000000000ULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR1T6_SHIFT (56ULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR1T5_MASK (0xf0000000000000ULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR1T5_SHIFT (52ULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR1T4_MASK (0xf000000000000ULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR1T4_SHIFT (48ULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR1T3_MASK (0xf00000000000ULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR1T3_SHIFT (44ULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR1T2_MASK (0xf0000000000ULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR1T2_SHIFT (40ULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR1T1_MASK (0xf000000000ULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR1T1_SHIFT (36ULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR1T0_MASK (0xf00000000ULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR1T0_SHIFT (32ULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR0T7_MASK (0xf0000000ULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR0T7_SHIFT (28ULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR0T6_MASK (0xf000000ULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR0T6_SHIFT (24ULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR0T5_MASK (0xf00000ULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR0T5_SHIFT (20ULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR0T4_MASK (0xf0000ULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR0T4_SHIFT (16ULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR0T3_MASK (0xf000ULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR0T3_SHIFT (12ULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR0T2_MASK (0xf00ULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR0T2_SHIFT (8ULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR0T1_MASK (0xf0ULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR0T1_SHIFT (4ULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR0T0_MASK (0xfULL)
#define SWITCH_P91P4EPT2M_P91P4EPT2MPFR0T0_SHIFT (0ULL)




typedef uint64_t SWITCH_P91P5EPT2M_TYPE;
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR1T7_MASK (0xf000000000000000ULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR1T7_SHIFT (60ULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR1T6_MASK (0xf00000000000000ULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR1T6_SHIFT (56ULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR1T5_MASK (0xf0000000000000ULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR1T5_SHIFT (52ULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR1T4_MASK (0xf000000000000ULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR1T4_SHIFT (48ULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR1T3_MASK (0xf00000000000ULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR1T3_SHIFT (44ULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR1T2_MASK (0xf0000000000ULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR1T2_SHIFT (40ULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR1T1_MASK (0xf000000000ULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR1T1_SHIFT (36ULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR1T0_MASK (0xf00000000ULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR1T0_SHIFT (32ULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR0T7_MASK (0xf0000000ULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR0T7_SHIFT (28ULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR0T6_MASK (0xf000000ULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR0T6_SHIFT (24ULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR0T5_MASK (0xf00000ULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR0T5_SHIFT (20ULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR0T4_MASK (0xf0000ULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR0T4_SHIFT (16ULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR0T3_MASK (0xf000ULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR0T3_SHIFT (12ULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR0T2_MASK (0xf00ULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR0T2_SHIFT (8ULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR0T1_MASK (0xf0ULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR0T1_SHIFT (4ULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR0T0_MASK (0xfULL)
#define SWITCH_P91P5EPT2M_P91P5EPT2MPFR0T0_SHIFT (0ULL)




typedef uint64_t SWITCH_P91P6EPT2M_TYPE;
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR1T7_MASK (0xf000000000000000ULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR1T7_SHIFT (60ULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR1T6_MASK (0xf00000000000000ULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR1T6_SHIFT (56ULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR1T5_MASK (0xf0000000000000ULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR1T5_SHIFT (52ULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR1T4_MASK (0xf000000000000ULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR1T4_SHIFT (48ULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR1T3_MASK (0xf00000000000ULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR1T3_SHIFT (44ULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR1T2_MASK (0xf0000000000ULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR1T2_SHIFT (40ULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR1T1_MASK (0xf000000000ULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR1T1_SHIFT (36ULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR1T0_MASK (0xf00000000ULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR1T0_SHIFT (32ULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR0T7_MASK (0xf0000000ULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR0T7_SHIFT (28ULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR0T6_MASK (0xf000000ULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR0T6_SHIFT (24ULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR0T5_MASK (0xf00000ULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR0T5_SHIFT (20ULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR0T4_MASK (0xf0000ULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR0T4_SHIFT (16ULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR0T3_MASK (0xf000ULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR0T3_SHIFT (12ULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR0T2_MASK (0xf00ULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR0T2_SHIFT (8ULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR0T1_MASK (0xf0ULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR0T1_SHIFT (4ULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR0T0_MASK (0xfULL)
#define SWITCH_P91P6EPT2M_P91P6EPT2MPFR0T0_SHIFT (0ULL)




typedef uint64_t SWITCH_P91P7EPT2M_TYPE;
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR1T7_MASK (0xf000000000000000ULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR1T7_SHIFT (60ULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR1T6_MASK (0xf00000000000000ULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR1T6_SHIFT (56ULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR1T5_MASK (0xf0000000000000ULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR1T5_SHIFT (52ULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR1T4_MASK (0xf000000000000ULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR1T4_SHIFT (48ULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR1T3_MASK (0xf00000000000ULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR1T3_SHIFT (44ULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR1T2_MASK (0xf0000000000ULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR1T2_SHIFT (40ULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR1T1_MASK (0xf000000000ULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR1T1_SHIFT (36ULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR1T0_MASK (0xf00000000ULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR1T0_SHIFT (32ULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR0T7_MASK (0xf0000000ULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR0T7_SHIFT (28ULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR0T6_MASK (0xf000000ULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR0T6_SHIFT (24ULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR0T5_MASK (0xf00000ULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR0T5_SHIFT (20ULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR0T4_MASK (0xf0000ULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR0T4_SHIFT (16ULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR0T3_MASK (0xf000ULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR0T3_SHIFT (12ULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR0T2_MASK (0xf00ULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR0T2_SHIFT (8ULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR0T1_MASK (0xf0ULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR0T1_SHIFT (4ULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR0T0_MASK (0xfULL)
#define SWITCH_P91P7EPT2M_P91P7EPT2MPFR0T0_SHIFT (0ULL)




typedef uint64_t SWITCH_P91IEPT2M_TYPE;
#define SWITCH_P91IEPT2M_P91IEPT2MPFR1T7_MASK (0xf000000000000000ULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR1T7_SHIFT (60ULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR1T6_MASK (0xf00000000000000ULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR1T6_SHIFT (56ULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR1T5_MASK (0xf0000000000000ULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR1T5_SHIFT (52ULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR1T4_MASK (0xf000000000000ULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR1T4_SHIFT (48ULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR1T3_MASK (0xf00000000000ULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR1T3_SHIFT (44ULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR1T2_MASK (0xf0000000000ULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR1T2_SHIFT (40ULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR1T1_MASK (0xf000000000ULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR1T1_SHIFT (36ULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR1T0_MASK (0xf00000000ULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR1T0_SHIFT (32ULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR0T7_MASK (0xf0000000ULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR0T7_SHIFT (28ULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR0T6_MASK (0xf000000ULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR0T6_SHIFT (24ULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR0T5_MASK (0xf00000ULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR0T5_SHIFT (20ULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR0T4_MASK (0xf0000ULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR0T4_SHIFT (16ULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR0T3_MASK (0xf000ULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR0T3_SHIFT (12ULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR0T2_MASK (0xf00ULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR0T2_SHIFT (8ULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR0T1_MASK (0xf0ULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR0T1_SHIFT (4ULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR0T0_MASK (0xfULL)
#define SWITCH_P91IEPT2M_P91IEPT2MPFR0T0_SHIFT (0ULL)




typedef uint64_t SWITCH_P91P0EPT2M1_TYPE;
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR15_MASK (0x8000000000000000ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR15_SHIFT (63ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR1T7_MASK (0x7000000000000000ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR1T7_SHIFT (60ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR14_MASK (0x800000000000000ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR14_SHIFT (59ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR1T6_MASK (0x700000000000000ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR1T6_SHIFT (56ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR13_MASK (0x80000000000000ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR13_SHIFT (55ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR1T5_MASK (0x70000000000000ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR1T5_SHIFT (52ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR12_MASK (0x8000000000000ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR12_SHIFT (51ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR1T4_MASK (0x7000000000000ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR1T4_SHIFT (48ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR11_MASK (0x800000000000ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR11_SHIFT (47ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR1T3_MASK (0x700000000000ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR1T3_SHIFT (44ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR10_MASK (0x80000000000ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR10_SHIFT (43ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR1T2_MASK (0x70000000000ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR1T2_SHIFT (40ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR9_MASK (0x8000000000ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR9_SHIFT (39ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR1T1_MASK (0x7000000000ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR1T1_SHIFT (36ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR8_MASK (0x800000000ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR8_SHIFT (35ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR1T0_MASK (0x700000000ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR1T0_SHIFT (32ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR7_MASK (0x80000000ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR7_SHIFT (31ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR0T7_MASK (0x70000000ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR0T7_SHIFT (28ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR6_MASK (0x8000000ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR6_SHIFT (27ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR0T6_MASK (0x7000000ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR0T6_SHIFT (24ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR5_MASK (0x800000ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR5_SHIFT (23ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR0T5_MASK (0x700000ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR0T5_SHIFT (20ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR4_MASK (0x80000ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR4_SHIFT (19ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR0T4_MASK (0x70000ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR0T4_SHIFT (16ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR3_MASK (0x8000ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR3_SHIFT (15ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR0T3_MASK (0x7000ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR0T3_SHIFT (12ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR2_MASK (0x800ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR2_SHIFT (11ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR0T2_MASK (0x700ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR0T2_SHIFT (8ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR1_MASK (0x80ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR1_SHIFT (7ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR0T1_MASK (0x70ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR0T1_SHIFT (4ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR0_MASK (0x8ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MR0_SHIFT (3ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR0T0_MASK (0x7ULL)
#define SWITCH_P91P0EPT2M1_P91P0EPT2MCFR0T0_SHIFT (0ULL)




typedef uint64_t SWITCH_P91P1EPT2M1_TYPE;
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR15_MASK (0x8000000000000000ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR15_SHIFT (63ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR1T7_MASK (0x7000000000000000ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR1T7_SHIFT (60ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR14_MASK (0x800000000000000ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR14_SHIFT (59ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR1T6_MASK (0x700000000000000ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR1T6_SHIFT (56ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR13_MASK (0x80000000000000ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR13_SHIFT (55ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR1T5_MASK (0x70000000000000ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR1T5_SHIFT (52ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR12_MASK (0x8000000000000ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR12_SHIFT (51ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR1T4_MASK (0x7000000000000ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR1T4_SHIFT (48ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR11_MASK (0x800000000000ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR11_SHIFT (47ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR1T3_MASK (0x700000000000ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR1T3_SHIFT (44ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR10_MASK (0x80000000000ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR10_SHIFT (43ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR1T2_MASK (0x70000000000ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR1T2_SHIFT (40ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR9_MASK (0x8000000000ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR9_SHIFT (39ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR1T1_MASK (0x7000000000ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR1T1_SHIFT (36ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR8_MASK (0x800000000ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR8_SHIFT (35ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR1T0_MASK (0x700000000ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR1T0_SHIFT (32ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR7_MASK (0x80000000ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR7_SHIFT (31ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR0T7_MASK (0x70000000ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR0T7_SHIFT (28ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR6_MASK (0x8000000ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR6_SHIFT (27ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR0T6_MASK (0x7000000ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR0T6_SHIFT (24ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR5_MASK (0x800000ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR5_SHIFT (23ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR0T5_MASK (0x700000ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR0T5_SHIFT (20ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR4_MASK (0x80000ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR4_SHIFT (19ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR0T4_MASK (0x70000ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR0T4_SHIFT (16ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR3_MASK (0x8000ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR3_SHIFT (15ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR0T3_MASK (0x7000ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR0T3_SHIFT (12ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR2_MASK (0x800ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR2_SHIFT (11ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR0T2_MASK (0x700ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR0T2_SHIFT (8ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR1_MASK (0x80ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR1_SHIFT (7ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR0T1_MASK (0x70ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR0T1_SHIFT (4ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR0_MASK (0x8ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MR0_SHIFT (3ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR0T0_MASK (0x7ULL)
#define SWITCH_P91P1EPT2M1_P91P1EPT2MCFR0T0_SHIFT (0ULL)




typedef uint64_t SWITCH_P91P2EPT2M1_TYPE;
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR15_MASK (0x8000000000000000ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR15_SHIFT (63ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR1T7_MASK (0x7000000000000000ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR1T7_SHIFT (60ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR14_MASK (0x800000000000000ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR14_SHIFT (59ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR1T6_MASK (0x700000000000000ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR1T6_SHIFT (56ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR13_MASK (0x80000000000000ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR13_SHIFT (55ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR1T5_MASK (0x70000000000000ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR1T5_SHIFT (52ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR12_MASK (0x8000000000000ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR12_SHIFT (51ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR1T4_MASK (0x7000000000000ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR1T4_SHIFT (48ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR11_MASK (0x800000000000ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR11_SHIFT (47ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR1T3_MASK (0x700000000000ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR1T3_SHIFT (44ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR10_MASK (0x80000000000ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR10_SHIFT (43ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR1T2_MASK (0x70000000000ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR1T2_SHIFT (40ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR9_MASK (0x8000000000ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR9_SHIFT (39ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR1T1_MASK (0x7000000000ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR1T1_SHIFT (36ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR8_MASK (0x800000000ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR8_SHIFT (35ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR1T0_MASK (0x700000000ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR1T0_SHIFT (32ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR7_MASK (0x80000000ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR7_SHIFT (31ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR0T7_MASK (0x70000000ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR0T7_SHIFT (28ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR6_MASK (0x8000000ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR6_SHIFT (27ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR0T6_MASK (0x7000000ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR0T6_SHIFT (24ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR5_MASK (0x800000ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR5_SHIFT (23ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR0T5_MASK (0x700000ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR0T5_SHIFT (20ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR4_MASK (0x80000ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR4_SHIFT (19ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR0T4_MASK (0x70000ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR0T4_SHIFT (16ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR3_MASK (0x8000ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR3_SHIFT (15ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR0T3_MASK (0x7000ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR0T3_SHIFT (12ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR2_MASK (0x800ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR2_SHIFT (11ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR0T2_MASK (0x700ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR0T2_SHIFT (8ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR1_MASK (0x80ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR1_SHIFT (7ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR0T1_MASK (0x70ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR0T1_SHIFT (4ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR0_MASK (0x8ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MR0_SHIFT (3ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR0T0_MASK (0x7ULL)
#define SWITCH_P91P2EPT2M1_P91P2EPT2MCFR0T0_SHIFT (0ULL)




typedef uint64_t SWITCH_P91P3EPT2M1_TYPE;
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR15_MASK (0x8000000000000000ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR15_SHIFT (63ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR1T7_MASK (0x7000000000000000ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR1T7_SHIFT (60ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR14_MASK (0x800000000000000ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR14_SHIFT (59ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR1T6_MASK (0x700000000000000ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR1T6_SHIFT (56ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR13_MASK (0x80000000000000ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR13_SHIFT (55ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR1T5_MASK (0x70000000000000ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR1T5_SHIFT (52ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR12_MASK (0x8000000000000ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR12_SHIFT (51ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR1T4_MASK (0x7000000000000ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR1T4_SHIFT (48ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR11_MASK (0x800000000000ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR11_SHIFT (47ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR1T3_MASK (0x700000000000ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR1T3_SHIFT (44ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR10_MASK (0x80000000000ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR10_SHIFT (43ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR1T2_MASK (0x70000000000ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR1T2_SHIFT (40ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR9_MASK (0x8000000000ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR9_SHIFT (39ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR1T1_MASK (0x7000000000ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR1T1_SHIFT (36ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR8_MASK (0x800000000ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR8_SHIFT (35ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR1T0_MASK (0x700000000ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR1T0_SHIFT (32ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR7_MASK (0x80000000ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR7_SHIFT (31ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR0T7_MASK (0x70000000ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR0T7_SHIFT (28ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR6_MASK (0x8000000ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR6_SHIFT (27ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR0T6_MASK (0x7000000ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR0T6_SHIFT (24ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR5_MASK (0x800000ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR5_SHIFT (23ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR0T5_MASK (0x700000ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR0T5_SHIFT (20ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR4_MASK (0x80000ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR4_SHIFT (19ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR0T4_MASK (0x70000ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR0T4_SHIFT (16ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR3_MASK (0x8000ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR3_SHIFT (15ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR0T3_MASK (0x7000ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR0T3_SHIFT (12ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR2_MASK (0x800ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR2_SHIFT (11ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR0T2_MASK (0x700ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR0T2_SHIFT (8ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR1_MASK (0x80ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR1_SHIFT (7ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR0T1_MASK (0x70ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR0T1_SHIFT (4ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR0_MASK (0x8ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MR0_SHIFT (3ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR0T0_MASK (0x7ULL)
#define SWITCH_P91P3EPT2M1_P91P3EPT2MCFR0T0_SHIFT (0ULL)




typedef uint64_t SWITCH_P91P4EPT2M1_TYPE;
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR15_MASK (0x8000000000000000ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR15_SHIFT (63ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR1T7_MASK (0x7000000000000000ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR1T7_SHIFT (60ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR14_MASK (0x800000000000000ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR14_SHIFT (59ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR1T6_MASK (0x700000000000000ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR1T6_SHIFT (56ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR13_MASK (0x80000000000000ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR13_SHIFT (55ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR1T5_MASK (0x70000000000000ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR1T5_SHIFT (52ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR12_MASK (0x8000000000000ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR12_SHIFT (51ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR1T4_MASK (0x7000000000000ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR1T4_SHIFT (48ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR11_MASK (0x800000000000ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR11_SHIFT (47ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR1T3_MASK (0x700000000000ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR1T3_SHIFT (44ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR10_MASK (0x80000000000ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR10_SHIFT (43ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR1T2_MASK (0x70000000000ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR1T2_SHIFT (40ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR9_MASK (0x8000000000ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR9_SHIFT (39ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR1T1_MASK (0x7000000000ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR1T1_SHIFT (36ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR8_MASK (0x800000000ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR8_SHIFT (35ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR1T0_MASK (0x700000000ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR1T0_SHIFT (32ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR7_MASK (0x80000000ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR7_SHIFT (31ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR0T7_MASK (0x70000000ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR0T7_SHIFT (28ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR6_MASK (0x8000000ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR6_SHIFT (27ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR0T6_MASK (0x7000000ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR0T6_SHIFT (24ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR5_MASK (0x800000ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR5_SHIFT (23ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR0T5_MASK (0x700000ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR0T5_SHIFT (20ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR4_MASK (0x80000ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR4_SHIFT (19ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR0T4_MASK (0x70000ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR0T4_SHIFT (16ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR3_MASK (0x8000ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR3_SHIFT (15ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR0T3_MASK (0x7000ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR0T3_SHIFT (12ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR2_MASK (0x800ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR2_SHIFT (11ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR0T2_MASK (0x700ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR0T2_SHIFT (8ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR1_MASK (0x80ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR1_SHIFT (7ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR0T1_MASK (0x70ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR0T1_SHIFT (4ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR0_MASK (0x8ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MR0_SHIFT (3ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR0T0_MASK (0x7ULL)
#define SWITCH_P91P4EPT2M1_P91P4EPT2MCFR0T0_SHIFT (0ULL)




typedef uint64_t SWITCH_P91P5EPT2M1_TYPE;
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR15_MASK (0x8000000000000000ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR15_SHIFT (63ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR1T7_MASK (0x7000000000000000ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR1T7_SHIFT (60ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR14_MASK (0x800000000000000ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR14_SHIFT (59ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR1T6_MASK (0x700000000000000ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR1T6_SHIFT (56ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR13_MASK (0x80000000000000ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR13_SHIFT (55ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR1T5_MASK (0x70000000000000ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR1T5_SHIFT (52ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR12_MASK (0x8000000000000ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR12_SHIFT (51ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR1T4_MASK (0x7000000000000ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR1T4_SHIFT (48ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR11_MASK (0x800000000000ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR11_SHIFT (47ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR1T3_MASK (0x700000000000ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR1T3_SHIFT (44ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR10_MASK (0x80000000000ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR10_SHIFT (43ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR1T2_MASK (0x70000000000ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR1T2_SHIFT (40ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR9_MASK (0x8000000000ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR9_SHIFT (39ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR1T1_MASK (0x7000000000ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR1T1_SHIFT (36ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR8_MASK (0x800000000ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR8_SHIFT (35ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR1T0_MASK (0x700000000ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR1T0_SHIFT (32ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR7_MASK (0x80000000ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR7_SHIFT (31ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR0T7_MASK (0x70000000ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR0T7_SHIFT (28ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR6_MASK (0x8000000ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR6_SHIFT (27ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR0T6_MASK (0x7000000ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR0T6_SHIFT (24ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR5_MASK (0x800000ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR5_SHIFT (23ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR0T5_MASK (0x700000ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR0T5_SHIFT (20ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR4_MASK (0x80000ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR4_SHIFT (19ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR0T4_MASK (0x70000ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR0T4_SHIFT (16ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR3_MASK (0x8000ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR3_SHIFT (15ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR0T3_MASK (0x7000ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR0T3_SHIFT (12ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR2_MASK (0x800ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR2_SHIFT (11ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR0T2_MASK (0x700ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR0T2_SHIFT (8ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR1_MASK (0x80ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR1_SHIFT (7ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR0T1_MASK (0x70ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR0T1_SHIFT (4ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR0_MASK (0x8ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MR0_SHIFT (3ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR0T0_MASK (0x7ULL)
#define SWITCH_P91P5EPT2M1_P91P5EPT2MCFR0T0_SHIFT (0ULL)




typedef uint64_t SWITCH_P91P6EPT2M1_TYPE;
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR15_MASK (0x8000000000000000ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR15_SHIFT (63ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR1T7_MASK (0x7000000000000000ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR1T7_SHIFT (60ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR14_MASK (0x800000000000000ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR14_SHIFT (59ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR1T6_MASK (0x700000000000000ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR1T6_SHIFT (56ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR13_MASK (0x80000000000000ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR13_SHIFT (55ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR1T5_MASK (0x70000000000000ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR1T5_SHIFT (52ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR12_MASK (0x8000000000000ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR12_SHIFT (51ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR1T4_MASK (0x7000000000000ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR1T4_SHIFT (48ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR11_MASK (0x800000000000ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR11_SHIFT (47ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR1T3_MASK (0x700000000000ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR1T3_SHIFT (44ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR10_MASK (0x80000000000ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR10_SHIFT (43ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR1T2_MASK (0x70000000000ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR1T2_SHIFT (40ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR9_MASK (0x8000000000ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR9_SHIFT (39ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR1T1_MASK (0x7000000000ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR1T1_SHIFT (36ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR8_MASK (0x800000000ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR8_SHIFT (35ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR1T0_MASK (0x700000000ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR1T0_SHIFT (32ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR7_MASK (0x80000000ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR7_SHIFT (31ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR0T7_MASK (0x70000000ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR0T7_SHIFT (28ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR6_MASK (0x8000000ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR6_SHIFT (27ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR0T6_MASK (0x7000000ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR0T6_SHIFT (24ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR5_MASK (0x800000ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR5_SHIFT (23ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR0T5_MASK (0x700000ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR0T5_SHIFT (20ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR4_MASK (0x80000ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR4_SHIFT (19ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR0T4_MASK (0x70000ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR0T4_SHIFT (16ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR3_MASK (0x8000ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR3_SHIFT (15ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR0T3_MASK (0x7000ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR0T3_SHIFT (12ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR2_MASK (0x800ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR2_SHIFT (11ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR0T2_MASK (0x700ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR0T2_SHIFT (8ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR1_MASK (0x80ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR1_SHIFT (7ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR0T1_MASK (0x70ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR0T1_SHIFT (4ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR0_MASK (0x8ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MR0_SHIFT (3ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR0T0_MASK (0x7ULL)
#define SWITCH_P91P6EPT2M1_P91P6EPT2MCFR0T0_SHIFT (0ULL)




typedef uint64_t SWITCH_P91P7EPT2M1_TYPE;
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR15_MASK (0x8000000000000000ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR15_SHIFT (63ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR1T7_MASK (0x7000000000000000ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR1T7_SHIFT (60ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR14_MASK (0x800000000000000ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR14_SHIFT (59ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR1T6_MASK (0x700000000000000ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR1T6_SHIFT (56ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR13_MASK (0x80000000000000ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR13_SHIFT (55ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR1T5_MASK (0x70000000000000ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR1T5_SHIFT (52ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR12_MASK (0x8000000000000ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR12_SHIFT (51ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR1T4_MASK (0x7000000000000ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR1T4_SHIFT (48ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR11_MASK (0x800000000000ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR11_SHIFT (47ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR1T3_MASK (0x700000000000ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR1T3_SHIFT (44ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR10_MASK (0x80000000000ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR10_SHIFT (43ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR1T2_MASK (0x70000000000ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR1T2_SHIFT (40ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR9_MASK (0x8000000000ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR9_SHIFT (39ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR1T1_MASK (0x7000000000ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR1T1_SHIFT (36ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR8_MASK (0x800000000ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR8_SHIFT (35ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR1T0_MASK (0x700000000ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR1T0_SHIFT (32ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR7_MASK (0x80000000ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR7_SHIFT (31ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR0T7_MASK (0x70000000ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR0T7_SHIFT (28ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR6_MASK (0x8000000ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR6_SHIFT (27ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR0T6_MASK (0x7000000ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR0T6_SHIFT (24ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR5_MASK (0x800000ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR5_SHIFT (23ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR0T5_MASK (0x700000ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR0T5_SHIFT (20ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR4_MASK (0x80000ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR4_SHIFT (19ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR0T4_MASK (0x70000ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR0T4_SHIFT (16ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR3_MASK (0x8000ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR3_SHIFT (15ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR0T3_MASK (0x7000ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR0T3_SHIFT (12ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR2_MASK (0x800ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR2_SHIFT (11ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR0T2_MASK (0x700ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR0T2_SHIFT (8ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR1_MASK (0x80ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR1_SHIFT (7ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR0T1_MASK (0x70ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR0T1_SHIFT (4ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR0_MASK (0x8ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MR0_SHIFT (3ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR0T0_MASK (0x7ULL)
#define SWITCH_P91P7EPT2M1_P91P7EPT2MCFR0T0_SHIFT (0ULL)




typedef uint64_t SWITCH_P91IEPT2M1_TYPE;
#define SWITCH_P91IEPT2M1_P91IEPT2MR15_MASK (0x8000000000000000ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR15_SHIFT (63ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR1T7_MASK (0x7000000000000000ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR1T7_SHIFT (60ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR14_MASK (0x800000000000000ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR14_SHIFT (59ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR1T6_MASK (0x700000000000000ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR1T6_SHIFT (56ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR13_MASK (0x80000000000000ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR13_SHIFT (55ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR1T5_MASK (0x70000000000000ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR1T5_SHIFT (52ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR12_MASK (0x8000000000000ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR12_SHIFT (51ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR1T4_MASK (0x7000000000000ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR1T4_SHIFT (48ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR11_MASK (0x800000000000ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR11_SHIFT (47ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR1T3_MASK (0x700000000000ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR1T3_SHIFT (44ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR10_MASK (0x80000000000ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR10_SHIFT (43ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR1T2_MASK (0x70000000000ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR1T2_SHIFT (40ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR9_MASK (0x8000000000ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR9_SHIFT (39ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR1T1_MASK (0x7000000000ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR1T1_SHIFT (36ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR8_MASK (0x800000000ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR8_SHIFT (35ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR1T0_MASK (0x700000000ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR1T0_SHIFT (32ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR7_MASK (0x80000000ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR7_SHIFT (31ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR0T7_MASK (0x70000000ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR0T7_SHIFT (28ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR6_MASK (0x8000000ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR6_SHIFT (27ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR0T6_MASK (0x7000000ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR0T6_SHIFT (24ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR5_MASK (0x800000ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR5_SHIFT (23ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR0T5_MASK (0x700000ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR0T5_SHIFT (20ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR4_MASK (0x80000ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR4_SHIFT (19ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR0T4_MASK (0x70000ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR0T4_SHIFT (16ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR3_MASK (0x8000ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR3_SHIFT (15ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR0T3_MASK (0x7000ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR0T3_SHIFT (12ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR2_MASK (0x800ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR2_SHIFT (11ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR0T2_MASK (0x700ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR0T2_SHIFT (8ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR1_MASK (0x80ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR1_SHIFT (7ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR0T1_MASK (0x70ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR0T1_SHIFT (4ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR0_MASK (0x8ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MR0_SHIFT (3ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR0T0_MASK (0x7ULL)
#define SWITCH_P91IEPT2M1_P91IEPT2MCFR0T0_SHIFT (0ULL)




typedef uint32_t SWITCH_P91TRS0_TYPE;
#define SWITCH_P91TRS0_PAGE_91_TRREG_REG_SPARE0_TRREG_REG_SPARE0_MASK (0xffffffffUL)
#define SWITCH_P91TRS0_PAGE_91_TRREG_REG_SPARE0_TRREG_REG_SPARE0_SHIFT (0UL)




typedef uint32_t SWITCH_P91TRS1_TYPE;
#define SWITCH_P91TRS1_PAGE_91_TRREG_REG_SPARE1_TRREG_REG_SPARE1_MASK (0xffffffffUL)
#define SWITCH_P91TRS1_PAGE_91_TRREG_REG_SPARE1_TRREG_REG_SPARE1_SHIFT (0UL)




typedef uint16_t SWITCH_PAGE_92_EEE_EN_CTRL_TYPE;
#define SWITCH_PAGE_92_EEE_EN_CTRL_RESERVED_MASK (0xfe00U)
#define SWITCH_PAGE_92_EEE_EN_CTRL_RESERVED_SHIFT (9U)
#define SWITCH_PAGE_92_EEE_EN_CTRL_EEE_MASK (0x1ffU)
#define SWITCH_PAGE_92_EEE_EN_CTRL_EEE_SHIFT (0U)




typedef uint16_t SWITCH_P92ELA_TYPE;
#define SWITCH_P92ELA_PAGE_92_EEE_LPI_ASSERT_RESERVED_MASK (0xfe00U)
#define SWITCH_P92ELA_PAGE_92_EEE_LPI_ASSERT_RESERVED_SHIFT (9U)
#define SWITCH_P92ELA_PAGE_92_EEE_LPI_ASSERT_LPI_ASSERT_MASK (0x1ffU)
#define SWITCH_P92ELA_PAGE_92_EEE_LPI_ASSERT_LPI_ASSERT_SHIFT (0U)




typedef uint16_t SWITCH_P92ELI_TYPE;
#define SWITCH_P92ELI_PAGE_92_EEE_LPI_INDICATE_RESERVED_MASK (0xfe00U)
#define SWITCH_P92ELI_PAGE_92_EEE_LPI_INDICATE_RESERVED_SHIFT (9U)
#define SWITCH_P92ELI_PAGE_92_EEE_LPI_INDICATE_LPI_INDICATE_MASK (0x1ffU)
#define SWITCH_P92ELI_PAGE_92_EEE_LPI_INDICATE_LPI_INDICATE_SHIFT (0U)




typedef uint16_t SWITCH_P92ERIS_TYPE;
#define SWITCH_P92ERIS_PAGE_92_EEE_RX_IDLE_SYMBOL_RESERVED_MASK (0xfe00U)
#define SWITCH_P92ERIS_PAGE_92_EEE_RX_IDLE_SYMBOL_RESERVED_SHIFT (9U)
#define SWITCH_P92ERIS_PAGE_92_EEE_RX_IDLE_SYMBOL_RX_IDLE_SYMBOL_MASK (0x1ffU)
#define SWITCH_P92ERIS_PAGE_92_EEE_RX_IDLE_SYMBOL_RX_IDLE_SYMBOL_SHIFT (0U)




typedef uint16_t SWITCH_P92ELSTD_TYPE;
#define SWITCH_P92ELSTD_P92ELSTDR_MASK (0xfe00U)
#define SWITCH_P92ELSTD_P92ELSTDR_SHIFT (9U)
#define SWITCH_P92ELSTD_P92ELSTDELSTD_MASK (0x1ffU)
#define SWITCH_P92ELSTD_P92ELSTDELSTD_SHIFT (0U)




typedef uint32_t SWITCH_P92EPT_TYPE;
#define SWITCH_P92EPT_PAGE_92_EEE_PIPELINE_TIMER_PIPELINE_TIMER_MASK (0xffffffffUL)
#define SWITCH_P92EPT_PAGE_92_EEE_PIPELINE_TIMER_PIPELINE_TIMER_SHIFT (0UL)




typedef uint32_t SWITCH_P92ESTGP0_TYPE;
#define SWITCH_P92ESTGP0_P92ESTGP0STG_MASK (0xffffffffUL)
#define SWITCH_P92ESTGP0_P92ESTGP0STG_SHIFT (0UL)




typedef uint32_t SWITCH_P92ESTGP1_TYPE;
#define SWITCH_P92ESTGP1_P92ESTGP1STG_MASK (0xffffffffUL)
#define SWITCH_P92ESTGP1_P92ESTGP1STG_SHIFT (0UL)




typedef uint32_t SWITCH_P92ESTGP2_TYPE;
#define SWITCH_P92ESTGP2_P92ESTGP2STG_MASK (0xffffffffUL)
#define SWITCH_P92ESTGP2_P92ESTGP2STG_SHIFT (0UL)




typedef uint32_t SWITCH_P92ESTGP3_TYPE;
#define SWITCH_P92ESTGP3_P92ESTGP3STG_MASK (0xffffffffUL)
#define SWITCH_P92ESTGP3_P92ESTGP3STG_SHIFT (0UL)




typedef uint32_t SWITCH_P92ESTGP4_TYPE;
#define SWITCH_P92ESTGP4_P92ESTGP4STG_MASK (0xffffffffUL)
#define SWITCH_P92ESTGP4_P92ESTGP4STG_SHIFT (0UL)




typedef uint32_t SWITCH_P92ESTGP5_TYPE;
#define SWITCH_P92ESTGP5_P92ESTGP5STG_MASK (0xffffffffUL)
#define SWITCH_P92ESTGP5_P92ESTGP5STG_SHIFT (0UL)




typedef uint32_t SWITCH_P92ESTGP6_TYPE;
#define SWITCH_P92ESTGP6_P92ESTGP6STG_MASK (0xffffffffUL)
#define SWITCH_P92ESTGP6_P92ESTGP6STG_SHIFT (0UL)




typedef uint32_t SWITCH_P92ESTGP7_TYPE;
#define SWITCH_P92ESTGP7_P92ESTGP7STG_MASK (0xffffffffUL)
#define SWITCH_P92ESTGP7_P92ESTGP7STG_SHIFT (0UL)




typedef uint32_t SWITCH_P92ESTGI_TYPE;
#define SWITCH_P92ESTGI_P92ESTGISTGI_MASK (0xffffffffUL)
#define SWITCH_P92ESTGI_P92ESTGISTGI_SHIFT (0UL)




typedef uint32_t SWITCH_P92ESTHP0_TYPE;
#define SWITCH_P92ESTHP0_P92ESTHP0STH_MASK (0xffffffffUL)
#define SWITCH_P92ESTHP0_P92ESTHP0STH_SHIFT (0UL)




typedef uint32_t SWITCH_P92ESTHP1_TYPE;
#define SWITCH_P92ESTHP1_P92ESTHP1STH_MASK (0xffffffffUL)
#define SWITCH_P92ESTHP1_P92ESTHP1STH_SHIFT (0UL)




typedef uint32_t SWITCH_P92ESTHP2_TYPE;
#define SWITCH_P92ESTHP2_P92ESTHP2STH_MASK (0xffffffffUL)
#define SWITCH_P92ESTHP2_P92ESTHP2STH_SHIFT (0UL)




typedef uint32_t SWITCH_P92ESTHP3_TYPE;
#define SWITCH_P92ESTHP3_P92ESTHP3STH_MASK (0xffffffffUL)
#define SWITCH_P92ESTHP3_P92ESTHP3STH_SHIFT (0UL)




typedef uint32_t SWITCH_P92ESTHP4_TYPE;
#define SWITCH_P92ESTHP4_P92ESTHP4STH_MASK (0xffffffffUL)
#define SWITCH_P92ESTHP4_P92ESTHP4STH_SHIFT (0UL)




typedef uint32_t SWITCH_P92ESTHP5_TYPE;
#define SWITCH_P92ESTHP5_P92ESTHP5STH_MASK (0xffffffffUL)
#define SWITCH_P92ESTHP5_P92ESTHP5STH_SHIFT (0UL)




typedef uint32_t SWITCH_P92ESTHP6_TYPE;
#define SWITCH_P92ESTHP6_P92ESTHP6STH_MASK (0xffffffffUL)
#define SWITCH_P92ESTHP6_P92ESTHP6STH_SHIFT (0UL)




typedef uint32_t SWITCH_P92ESTHP7_TYPE;
#define SWITCH_P92ESTHP7_P92ESTHP7STH_MASK (0xffffffffUL)
#define SWITCH_P92ESTHP7_P92ESTHP7STH_SHIFT (0UL)




typedef uint32_t SWITCH_P92ESTHI_TYPE;
#define SWITCH_P92ESTHI_P92ESTHISTHI_MASK (0xffffffffUL)
#define SWITCH_P92ESTHI_P92ESTHISTHI_SHIFT (0UL)




typedef uint32_t SWITCH_P92EMLTGP0_TYPE;
#define SWITCH_P92EMLTGP0_P92EMLTGP0MLTG_MASK (0xffffffffUL)
#define SWITCH_P92EMLTGP0_P92EMLTGP0MLTG_SHIFT (0UL)




typedef uint32_t SWITCH_P92EMLTGP1_TYPE;
#define SWITCH_P92EMLTGP1_P92EMLTGP1MLTG_MASK (0xffffffffUL)
#define SWITCH_P92EMLTGP1_P92EMLTGP1MLTG_SHIFT (0UL)




typedef uint32_t SWITCH_P92EMLTGP2_TYPE;
#define SWITCH_P92EMLTGP2_P92EMLTGP2MLTG_MASK (0xffffffffUL)
#define SWITCH_P92EMLTGP2_P92EMLTGP2MLTG_SHIFT (0UL)




typedef uint32_t SWITCH_P92EMLTGP3_TYPE;
#define SWITCH_P92EMLTGP3_P92EMLTGP3MLTG_MASK (0xffffffffUL)
#define SWITCH_P92EMLTGP3_P92EMLTGP3MLTG_SHIFT (0UL)




typedef uint32_t SWITCH_P92EMLTGP4_TYPE;
#define SWITCH_P92EMLTGP4_P92EMLTGP4MLTG_MASK (0xffffffffUL)
#define SWITCH_P92EMLTGP4_P92EMLTGP4MLTG_SHIFT (0UL)




typedef uint32_t SWITCH_P92EMLTGP5_TYPE;
#define SWITCH_P92EMLTGP5_P92EMLTGP5MLTG_MASK (0xffffffffUL)
#define SWITCH_P92EMLTGP5_P92EMLTGP5MLTG_SHIFT (0UL)




typedef uint32_t SWITCH_P92EMLTGP6_TYPE;
#define SWITCH_P92EMLTGP6_P92EMLTGP6MLTG_MASK (0xffffffffUL)
#define SWITCH_P92EMLTGP6_P92EMLTGP6MLTG_SHIFT (0UL)




typedef uint32_t SWITCH_P92EMLTGP7_TYPE;
#define SWITCH_P92EMLTGP7_P92EMLTGP7MLTG_MASK (0xffffffffUL)
#define SWITCH_P92EMLTGP7_P92EMLTGP7MLTG_SHIFT (0UL)




typedef uint32_t SWITCH_P92EMLTGI_TYPE;
#define SWITCH_P92EMLTGI_P92EMLTGIMLTGI_MASK (0xffffffffUL)
#define SWITCH_P92EMLTGI_P92EMLTGIMLTGI_SHIFT (0UL)




typedef uint32_t SWITCH_P92EMLTHP0_TYPE;
#define SWITCH_P92EMLTHP0_P92EMLTHP0MLTH_MASK (0xffffffffUL)
#define SWITCH_P92EMLTHP0_P92EMLTHP0MLTH_SHIFT (0UL)




typedef uint32_t SWITCH_P92EMLTHP1_TYPE;
#define SWITCH_P92EMLTHP1_P92EMLTHP1MLTH_MASK (0xffffffffUL)
#define SWITCH_P92EMLTHP1_P92EMLTHP1MLTH_SHIFT (0UL)




typedef uint32_t SWITCH_P92EMLTHP2_TYPE;
#define SWITCH_P92EMLTHP2_P92EMLTHP2MLTH_MASK (0xffffffffUL)
#define SWITCH_P92EMLTHP2_P92EMLTHP2MLTH_SHIFT (0UL)




typedef uint32_t SWITCH_P92EMLTHP3_TYPE;
#define SWITCH_P92EMLTHP3_P92EMLTHP3MLTH_MASK (0xffffffffUL)
#define SWITCH_P92EMLTHP3_P92EMLTHP3MLTH_SHIFT (0UL)




typedef uint32_t SWITCH_P92EMLTHP4_TYPE;
#define SWITCH_P92EMLTHP4_P92EMLTHP4MLTH_MASK (0xffffffffUL)
#define SWITCH_P92EMLTHP4_P92EMLTHP4MLTH_SHIFT (0UL)




typedef uint32_t SWITCH_P92EMLTHP5_TYPE;
#define SWITCH_P92EMLTHP5_P92EMLTHP5MLTH_MASK (0xffffffffUL)
#define SWITCH_P92EMLTHP5_P92EMLTHP5MLTH_SHIFT (0UL)




typedef uint32_t SWITCH_P92EMLTHP6_TYPE;
#define SWITCH_P92EMLTHP6_P92EMLTHP6MLTH_MASK (0xffffffffUL)
#define SWITCH_P92EMLTHP6_P92EMLTHP6MLTH_SHIFT (0UL)




typedef uint32_t SWITCH_P92EMLTHP7_TYPE;
#define SWITCH_P92EMLTHP7_P92EMLTHP7MLTH_MASK (0xffffffffUL)
#define SWITCH_P92EMLTHP7_P92EMLTHP7MLTH_SHIFT (0UL)




typedef uint32_t SWITCH_P92EMLTHI_TYPE;
#define SWITCH_P92EMLTHI_P92EMLTHIMLTHI_MASK (0xffffffffUL)
#define SWITCH_P92EMLTHI_P92EMLTHIMLTHI_SHIFT (0UL)




typedef uint16_t SWITCH_P92EWTGP0_TYPE;
#define SWITCH_P92EWTGP0_PAGE_92_EEE_WAKE_TIMER_G_P0_WAKE_TIMER_G_MASK (0xffffU)
#define SWITCH_P92EWTGP0_PAGE_92_EEE_WAKE_TIMER_G_P0_WAKE_TIMER_G_SHIFT (0U)




typedef uint16_t SWITCH_P92EWTGP1_TYPE;
#define SWITCH_P92EWTGP1_PAGE_92_EEE_WAKE_TIMER_G_P1_WAKE_TIMER_G_MASK (0xffffU)
#define SWITCH_P92EWTGP1_PAGE_92_EEE_WAKE_TIMER_G_P1_WAKE_TIMER_G_SHIFT (0U)




typedef uint16_t SWITCH_P92EWTGP2_TYPE;
#define SWITCH_P92EWTGP2_PAGE_92_EEE_WAKE_TIMER_G_P2_WAKE_TIMER_G_MASK (0xffffU)
#define SWITCH_P92EWTGP2_PAGE_92_EEE_WAKE_TIMER_G_P2_WAKE_TIMER_G_SHIFT (0U)




typedef uint16_t SWITCH_P92EWTGP3_TYPE;
#define SWITCH_P92EWTGP3_PAGE_92_EEE_WAKE_TIMER_G_P3_WAKE_TIMER_G_MASK (0xffffU)
#define SWITCH_P92EWTGP3_PAGE_92_EEE_WAKE_TIMER_G_P3_WAKE_TIMER_G_SHIFT (0U)




typedef uint16_t SWITCH_P92EWTGP4_TYPE;
#define SWITCH_P92EWTGP4_PAGE_92_EEE_WAKE_TIMER_G_P4_WAKE_TIMER_G_MASK (0xffffU)
#define SWITCH_P92EWTGP4_PAGE_92_EEE_WAKE_TIMER_G_P4_WAKE_TIMER_G_SHIFT (0U)




typedef uint16_t SWITCH_P92EWTGP5_TYPE;
#define SWITCH_P92EWTGP5_PAGE_92_EEE_WAKE_TIMER_G_P5_WAKE_TIMER_G_MASK (0xffffU)
#define SWITCH_P92EWTGP5_PAGE_92_EEE_WAKE_TIMER_G_P5_WAKE_TIMER_G_SHIFT (0U)




typedef uint16_t SWITCH_P92EWTGP6_TYPE;
#define SWITCH_P92EWTGP6_PAGE_92_EEE_WAKE_TIMER_G_P6_WAKE_TIMER_G_MASK (0xffffU)
#define SWITCH_P92EWTGP6_PAGE_92_EEE_WAKE_TIMER_G_P6_WAKE_TIMER_G_SHIFT (0U)




typedef uint16_t SWITCH_P92EWTGP7_TYPE;
#define SWITCH_P92EWTGP7_PAGE_92_EEE_WAKE_TIMER_G_P7_WAKE_TIMER_G_MASK (0xffffU)
#define SWITCH_P92EWTGP7_PAGE_92_EEE_WAKE_TIMER_G_P7_WAKE_TIMER_G_SHIFT (0U)




typedef uint16_t SWITCH_P92EWTGI_TYPE;
#define SWITCH_P92EWTGI_P92EWTGIWTGI_MASK (0xffffU)
#define SWITCH_P92EWTGI_P92EWTGIWTGI_SHIFT (0U)




typedef uint16_t SWITCH_P92EWTHP0_TYPE;
#define SWITCH_P92EWTHP0_PAGE_92_EEE_WAKE_TIMER_H_P0_WAKE_TIMER_H_MASK (0xffffU)
#define SWITCH_P92EWTHP0_PAGE_92_EEE_WAKE_TIMER_H_P0_WAKE_TIMER_H_SHIFT (0U)




typedef uint16_t SWITCH_P92EWTHP1_TYPE;
#define SWITCH_P92EWTHP1_PAGE_92_EEE_WAKE_TIMER_H_P1_WAKE_TIMER_H_MASK (0xffffU)
#define SWITCH_P92EWTHP1_PAGE_92_EEE_WAKE_TIMER_H_P1_WAKE_TIMER_H_SHIFT (0U)




typedef uint16_t SWITCH_P92EWTHP2_TYPE;
#define SWITCH_P92EWTHP2_PAGE_92_EEE_WAKE_TIMER_H_P2_WAKE_TIMER_H_MASK (0xffffU)
#define SWITCH_P92EWTHP2_PAGE_92_EEE_WAKE_TIMER_H_P2_WAKE_TIMER_H_SHIFT (0U)




typedef uint16_t SWITCH_P92EWTHP3_TYPE;
#define SWITCH_P92EWTHP3_PAGE_92_EEE_WAKE_TIMER_H_P3_WAKE_TIMER_H_MASK (0xffffU)
#define SWITCH_P92EWTHP3_PAGE_92_EEE_WAKE_TIMER_H_P3_WAKE_TIMER_H_SHIFT (0U)




typedef uint16_t SWITCH_P92EWTHP4_TYPE;
#define SWITCH_P92EWTHP4_PAGE_92_EEE_WAKE_TIMER_H_P4_WAKE_TIMER_H_MASK (0xffffU)
#define SWITCH_P92EWTHP4_PAGE_92_EEE_WAKE_TIMER_H_P4_WAKE_TIMER_H_SHIFT (0U)




typedef uint16_t SWITCH_P92EWTHP5_TYPE;
#define SWITCH_P92EWTHP5_PAGE_92_EEE_WAKE_TIMER_H_P5_WAKE_TIMER_H_MASK (0xffffU)
#define SWITCH_P92EWTHP5_PAGE_92_EEE_WAKE_TIMER_H_P5_WAKE_TIMER_H_SHIFT (0U)




typedef uint16_t SWITCH_P92EWTHP6_TYPE;
#define SWITCH_P92EWTHP6_PAGE_92_EEE_WAKE_TIMER_H_P6_WAKE_TIMER_H_MASK (0xffffU)
#define SWITCH_P92EWTHP6_PAGE_92_EEE_WAKE_TIMER_H_P6_WAKE_TIMER_H_SHIFT (0U)




typedef uint16_t SWITCH_P92EWTHP7_TYPE;
#define SWITCH_P92EWTHP7_PAGE_92_EEE_WAKE_TIMER_H_P7_WAKE_TIMER_H_MASK (0xffffU)
#define SWITCH_P92EWTHP7_PAGE_92_EEE_WAKE_TIMER_H_P7_WAKE_TIMER_H_SHIFT (0U)




typedef uint16_t SWITCH_P92EWTHI_TYPE;
#define SWITCH_P92EWTHI_P92EWTHIWTHI_MASK (0xffffU)
#define SWITCH_P92EWTHI_P92EWTHIWTHI_SHIFT (0U)




typedef uint16_t SWITCH_P92EGCT_TYPE;
#define SWITCH_P92EGCT_PAGE_92_EEE_GLB_CONG_TH_RESERVED_MASK (0xf000U)
#define SWITCH_P92EGCT_PAGE_92_EEE_GLB_CONG_TH_RESERVED_SHIFT (12U)
#define SWITCH_P92EGCT_PAGE_92_EEE_GLB_CONG_TH_GLB_CONG_TH_MASK (0xfffU)
#define SWITCH_P92EGCT_PAGE_92_EEE_GLB_CONG_TH_GLB_CONG_TH_SHIFT (0U)




typedef uint16_t SWITCH_P92ETCT0_TYPE;
#define SWITCH_P92ETCT0_PAGE_92_EEE_TXQ_CONG_TH0_RESERVED_MASK (0xf000U)
#define SWITCH_P92ETCT0_PAGE_92_EEE_TXQ_CONG_TH0_RESERVED_SHIFT (12U)
#define SWITCH_P92ETCT0_PAGE_92_EEE_TXQ_CONG_TH0_TXQ_CONG_TH_MASK (0xfffU)
#define SWITCH_P92ETCT0_PAGE_92_EEE_TXQ_CONG_TH0_TXQ_CONG_TH_SHIFT (0U)




typedef uint16_t SWITCH_P92ETCT1_TYPE;
#define SWITCH_P92ETCT1_PAGE_92_EEE_TXQ_CONG_TH1_RESERVED_MASK (0xf000U)
#define SWITCH_P92ETCT1_PAGE_92_EEE_TXQ_CONG_TH1_RESERVED_SHIFT (12U)
#define SWITCH_P92ETCT1_PAGE_92_EEE_TXQ_CONG_TH1_TXQ_CONG_TH_MASK (0xfffU)
#define SWITCH_P92ETCT1_PAGE_92_EEE_TXQ_CONG_TH1_TXQ_CONG_TH_SHIFT (0U)




typedef uint16_t SWITCH_P92ETCT2_TYPE;
#define SWITCH_P92ETCT2_PAGE_92_EEE_TXQ_CONG_TH2_RESERVED_MASK (0xf000U)
#define SWITCH_P92ETCT2_PAGE_92_EEE_TXQ_CONG_TH2_RESERVED_SHIFT (12U)
#define SWITCH_P92ETCT2_PAGE_92_EEE_TXQ_CONG_TH2_TXQ_CONG_TH_MASK (0xfffU)
#define SWITCH_P92ETCT2_PAGE_92_EEE_TXQ_CONG_TH2_TXQ_CONG_TH_SHIFT (0U)




typedef uint16_t SWITCH_P92ETCT3_TYPE;
#define SWITCH_P92ETCT3_PAGE_92_EEE_TXQ_CONG_TH3_RESERVED_MASK (0xf000U)
#define SWITCH_P92ETCT3_PAGE_92_EEE_TXQ_CONG_TH3_RESERVED_SHIFT (12U)
#define SWITCH_P92ETCT3_PAGE_92_EEE_TXQ_CONG_TH3_TXQ_CONG_TH_MASK (0xfffU)
#define SWITCH_P92ETCT3_PAGE_92_EEE_TXQ_CONG_TH3_TXQ_CONG_TH_SHIFT (0U)




typedef uint16_t SWITCH_P92ETCT4_TYPE;
#define SWITCH_P92ETCT4_PAGE_92_EEE_TXQ_CONG_TH4_RESERVED_MASK (0xf000U)
#define SWITCH_P92ETCT4_PAGE_92_EEE_TXQ_CONG_TH4_RESERVED_SHIFT (12U)
#define SWITCH_P92ETCT4_PAGE_92_EEE_TXQ_CONG_TH4_TXQ_CONG_TH_MASK (0xfffU)
#define SWITCH_P92ETCT4_PAGE_92_EEE_TXQ_CONG_TH4_TXQ_CONG_TH_SHIFT (0U)




typedef uint16_t SWITCH_P92ETCT5_TYPE;
#define SWITCH_P92ETCT5_PAGE_92_EEE_TXQ_CONG_TH5_RESERVED_MASK (0xf000U)
#define SWITCH_P92ETCT5_PAGE_92_EEE_TXQ_CONG_TH5_RESERVED_SHIFT (12U)
#define SWITCH_P92ETCT5_PAGE_92_EEE_TXQ_CONG_TH5_TXQ_CONG_TH_MASK (0xfffU)
#define SWITCH_P92ETCT5_PAGE_92_EEE_TXQ_CONG_TH5_TXQ_CONG_TH_SHIFT (0U)




typedef uint16_t SWITCH_P92ETCT6_TYPE;
#define SWITCH_P92ETCT6_PAGE_92_EEE_TXQ_CONG_TH6_RESERVED_MASK (0xf000U)
#define SWITCH_P92ETCT6_PAGE_92_EEE_TXQ_CONG_TH6_RESERVED_SHIFT (12U)
#define SWITCH_P92ETCT6_PAGE_92_EEE_TXQ_CONG_TH6_TXQ_CONG_TH_MASK (0xfffU)
#define SWITCH_P92ETCT6_PAGE_92_EEE_TXQ_CONG_TH6_TXQ_CONG_TH_SHIFT (0U)




typedef uint16_t SWITCH_P92ETCT7_TYPE;
#define SWITCH_P92ETCT7_PAGE_92_EEE_TXQ_CONG_TH7_RESERVED_MASK (0xf000U)
#define SWITCH_P92ETCT7_PAGE_92_EEE_TXQ_CONG_TH7_RESERVED_SHIFT (12U)
#define SWITCH_P92ETCT7_PAGE_92_EEE_TXQ_CONG_TH7_TXQ_CONG_TH_MASK (0xfffU)
#define SWITCH_P92ETCT7_PAGE_92_EEE_TXQ_CONG_TH7_TXQ_CONG_TH_SHIFT (0U)




typedef uint32_t SWITCH_P92ECRS0_TYPE;
#define SWITCH_P92ECRS0_P92ECRS0ECRS0_MASK (0xffffffffUL)
#define SWITCH_P92ECRS0_P92ECRS0ECRS0_SHIFT (0UL)




typedef uint32_t SWITCH_P92ECRS1_TYPE;
#define SWITCH_P92ECRS1_P92ECRS1ECRS1_MASK (0xffffffffUL)
#define SWITCH_P92ECRS1_P92ECRS1ECRS1_SHIFT (0UL)




typedef uint8_t SWITCH_P92ED_TYPE;
#define SWITCH_P92ED_PAGE_92_EEE_DEBUG_RESERVED_MASK (0xfcU)
#define SWITCH_P92ED_PAGE_92_EEE_DEBUG_RESERVED_SHIFT (2U)
#define SWITCH_P92ED_PAGE_92_EEE_DEBUG_DIS_EXIT_LPI_FLOW_CON_TX_MASK (0x2U)
#define SWITCH_P92ED_PAGE_92_EEE_DEBUG_DIS_EXIT_LPI_FLOW_CON_TX_SHIFT (1U)
#define SWITCH_P92ED_PAGE_92_EEE_DEBUG_DIS_EMPTY_FLOW_CON_MASK (0x1U)
#define SWITCH_P92ED_PAGE_92_EEE_DEBUG_DIS_EMPTY_FLOW_CON_SHIFT (0U)




typedef uint32_t SWITCH_P92ELDT_TYPE;
#define SWITCH_P92ELDT_PAGE_92_EEE_LINK_DLY_TIMER_LINK_DLY_TIMER_MASK (0xffffffffUL)
#define SWITCH_P92ELDT_PAGE_92_EEE_LINK_DLY_TIMER_LINK_DLY_TIMER_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_92_EEE_STATE_TYPE;
#define SWITCH_PAGE_92_EEE_STATE_RESERVED_MASK (0xf8000000UL)
#define SWITCH_PAGE_92_EEE_STATE_RESERVED_SHIFT (27UL)
#define SWITCH_PAGE_92_EEE_STATE_STATE_MASK (0x7ffffffUL)
#define SWITCH_PAGE_92_EEE_STATE_STATE_SHIFT (0UL)




typedef uint16_t SWITCH_P93PE_TYPE;
#define SWITCH_P93PE_PAGE_93_PORT_ENABLE_RX_PORT_1588_EN_MASK (0xff00U)
#define SWITCH_P93PE_PAGE_93_PORT_ENABLE_RX_PORT_1588_EN_SHIFT (8U)
#define SWITCH_P93PE_PAGE_93_PORT_ENABLE_TX_PORT_1588_EN_MASK (0xffU)
#define SWITCH_P93PE_PAGE_93_PORT_ENABLE_TX_PORT_1588_EN_SHIFT (0U)




typedef uint16_t SWITCH_P93TMPP0_TYPE;
#define SWITCH_P93TMPP0_PAGE_93_TX_MODE_PORT_P0_RESERVED_MASK (0xff00U)
#define SWITCH_P93TMPP0_PAGE_93_TX_MODE_PORT_P0_RESERVED_SHIFT (8U)
#define SWITCH_P93TMPP0_PAGE_93_TX_MODE_PORT_P0_TX_MODE1_M3_MASK (0xc0U)
#define SWITCH_P93TMPP0_PAGE_93_TX_MODE_PORT_P0_TX_MODE1_M3_SHIFT (6U)
#define SWITCH_P93TMPP0_PAGE_93_TX_MODE_PORT_P0_TX_MODE1_M2_MASK (0x30U)
#define SWITCH_P93TMPP0_PAGE_93_TX_MODE_PORT_P0_TX_MODE1_M2_SHIFT (4U)
#define SWITCH_P93TMPP0_PAGE_93_TX_MODE_PORT_P0_TX_MODE1_M1_MASK (0xcU)
#define SWITCH_P93TMPP0_PAGE_93_TX_MODE_PORT_P0_TX_MODE1_M1_SHIFT (2U)
#define SWITCH_P93TMPP0_PAGE_93_TX_MODE_PORT_P0_TX_MODE1_M0_MASK (0x3U)
#define SWITCH_P93TMPP0_PAGE_93_TX_MODE_PORT_P0_TX_MODE1_M0_SHIFT (0U)




typedef uint16_t SWITCH_P93TMPP1_TYPE;
#define SWITCH_P93TMPP1_PAGE_93_TX_MODE_PORT_P1_RESERVED_MASK (0xff00U)
#define SWITCH_P93TMPP1_PAGE_93_TX_MODE_PORT_P1_RESERVED_SHIFT (8U)
#define SWITCH_P93TMPP1_PAGE_93_TX_MODE_PORT_P1_TX_MODE1_M3_MASK (0xc0U)
#define SWITCH_P93TMPP1_PAGE_93_TX_MODE_PORT_P1_TX_MODE1_M3_SHIFT (6U)
#define SWITCH_P93TMPP1_PAGE_93_TX_MODE_PORT_P1_TX_MODE1_M2_MASK (0x30U)
#define SWITCH_P93TMPP1_PAGE_93_TX_MODE_PORT_P1_TX_MODE1_M2_SHIFT (4U)
#define SWITCH_P93TMPP1_PAGE_93_TX_MODE_PORT_P1_TX_MODE1_M1_MASK (0xcU)
#define SWITCH_P93TMPP1_PAGE_93_TX_MODE_PORT_P1_TX_MODE1_M1_SHIFT (2U)
#define SWITCH_P93TMPP1_PAGE_93_TX_MODE_PORT_P1_TX_MODE1_M0_MASK (0x3U)
#define SWITCH_P93TMPP1_PAGE_93_TX_MODE_PORT_P1_TX_MODE1_M0_SHIFT (0U)




typedef uint16_t SWITCH_P93TMPP2_TYPE;
#define SWITCH_P93TMPP2_PAGE_93_TX_MODE_PORT_P2_RESERVED_MASK (0xff00U)
#define SWITCH_P93TMPP2_PAGE_93_TX_MODE_PORT_P2_RESERVED_SHIFT (8U)
#define SWITCH_P93TMPP2_PAGE_93_TX_MODE_PORT_P2_TX_MODE1_M3_MASK (0xc0U)
#define SWITCH_P93TMPP2_PAGE_93_TX_MODE_PORT_P2_TX_MODE1_M3_SHIFT (6U)
#define SWITCH_P93TMPP2_PAGE_93_TX_MODE_PORT_P2_TX_MODE1_M2_MASK (0x30U)
#define SWITCH_P93TMPP2_PAGE_93_TX_MODE_PORT_P2_TX_MODE1_M2_SHIFT (4U)
#define SWITCH_P93TMPP2_PAGE_93_TX_MODE_PORT_P2_TX_MODE1_M1_MASK (0xcU)
#define SWITCH_P93TMPP2_PAGE_93_TX_MODE_PORT_P2_TX_MODE1_M1_SHIFT (2U)
#define SWITCH_P93TMPP2_PAGE_93_TX_MODE_PORT_P2_TX_MODE1_M0_MASK (0x3U)
#define SWITCH_P93TMPP2_PAGE_93_TX_MODE_PORT_P2_TX_MODE1_M0_SHIFT (0U)




typedef uint16_t SWITCH_P93TMPP3_TYPE;
#define SWITCH_P93TMPP3_PAGE_93_TX_MODE_PORT_P3_RESERVED_MASK (0xff00U)
#define SWITCH_P93TMPP3_PAGE_93_TX_MODE_PORT_P3_RESERVED_SHIFT (8U)
#define SWITCH_P93TMPP3_PAGE_93_TX_MODE_PORT_P3_TX_MODE1_M3_MASK (0xc0U)
#define SWITCH_P93TMPP3_PAGE_93_TX_MODE_PORT_P3_TX_MODE1_M3_SHIFT (6U)
#define SWITCH_P93TMPP3_PAGE_93_TX_MODE_PORT_P3_TX_MODE1_M2_MASK (0x30U)
#define SWITCH_P93TMPP3_PAGE_93_TX_MODE_PORT_P3_TX_MODE1_M2_SHIFT (4U)
#define SWITCH_P93TMPP3_PAGE_93_TX_MODE_PORT_P3_TX_MODE1_M1_MASK (0xcU)
#define SWITCH_P93TMPP3_PAGE_93_TX_MODE_PORT_P3_TX_MODE1_M1_SHIFT (2U)
#define SWITCH_P93TMPP3_PAGE_93_TX_MODE_PORT_P3_TX_MODE1_M0_MASK (0x3U)
#define SWITCH_P93TMPP3_PAGE_93_TX_MODE_PORT_P3_TX_MODE1_M0_SHIFT (0U)




typedef uint16_t SWITCH_P93TMPP4_TYPE;
#define SWITCH_P93TMPP4_PAGE_93_TX_MODE_PORT_P4_RESERVED_MASK (0xff00U)
#define SWITCH_P93TMPP4_PAGE_93_TX_MODE_PORT_P4_RESERVED_SHIFT (8U)
#define SWITCH_P93TMPP4_PAGE_93_TX_MODE_PORT_P4_TX_MODE1_M3_MASK (0xc0U)
#define SWITCH_P93TMPP4_PAGE_93_TX_MODE_PORT_P4_TX_MODE1_M3_SHIFT (6U)
#define SWITCH_P93TMPP4_PAGE_93_TX_MODE_PORT_P4_TX_MODE1_M2_MASK (0x30U)
#define SWITCH_P93TMPP4_PAGE_93_TX_MODE_PORT_P4_TX_MODE1_M2_SHIFT (4U)
#define SWITCH_P93TMPP4_PAGE_93_TX_MODE_PORT_P4_TX_MODE1_M1_MASK (0xcU)
#define SWITCH_P93TMPP4_PAGE_93_TX_MODE_PORT_P4_TX_MODE1_M1_SHIFT (2U)
#define SWITCH_P93TMPP4_PAGE_93_TX_MODE_PORT_P4_TX_MODE1_M0_MASK (0x3U)
#define SWITCH_P93TMPP4_PAGE_93_TX_MODE_PORT_P4_TX_MODE1_M0_SHIFT (0U)




typedef uint16_t SWITCH_P93TMPP5_TYPE;
#define SWITCH_P93TMPP5_PAGE_93_TX_MODE_PORT_P5_RESERVED_MASK (0xff00U)
#define SWITCH_P93TMPP5_PAGE_93_TX_MODE_PORT_P5_RESERVED_SHIFT (8U)
#define SWITCH_P93TMPP5_PAGE_93_TX_MODE_PORT_P5_TX_MODE1_M3_MASK (0xc0U)
#define SWITCH_P93TMPP5_PAGE_93_TX_MODE_PORT_P5_TX_MODE1_M3_SHIFT (6U)
#define SWITCH_P93TMPP5_PAGE_93_TX_MODE_PORT_P5_TX_MODE1_M2_MASK (0x30U)
#define SWITCH_P93TMPP5_PAGE_93_TX_MODE_PORT_P5_TX_MODE1_M2_SHIFT (4U)
#define SWITCH_P93TMPP5_PAGE_93_TX_MODE_PORT_P5_TX_MODE1_M1_MASK (0xcU)
#define SWITCH_P93TMPP5_PAGE_93_TX_MODE_PORT_P5_TX_MODE1_M1_SHIFT (2U)
#define SWITCH_P93TMPP5_PAGE_93_TX_MODE_PORT_P5_TX_MODE1_M0_MASK (0x3U)
#define SWITCH_P93TMPP5_PAGE_93_TX_MODE_PORT_P5_TX_MODE1_M0_SHIFT (0U)




typedef uint16_t SWITCH_P93TMPP7_TYPE;
#define SWITCH_P93TMPP7_PAGE_93_TX_MODE_PORT_P7_RESERVED_MASK (0xff00U)
#define SWITCH_P93TMPP7_PAGE_93_TX_MODE_PORT_P7_RESERVED_SHIFT (8U)
#define SWITCH_P93TMPP7_PAGE_93_TX_MODE_PORT_P7_TX_MODE1_M3_MASK (0xc0U)
#define SWITCH_P93TMPP7_PAGE_93_TX_MODE_PORT_P7_TX_MODE1_M3_SHIFT (6U)
#define SWITCH_P93TMPP7_PAGE_93_TX_MODE_PORT_P7_TX_MODE1_M2_MASK (0x30U)
#define SWITCH_P93TMPP7_PAGE_93_TX_MODE_PORT_P7_TX_MODE1_M2_SHIFT (4U)
#define SWITCH_P93TMPP7_PAGE_93_TX_MODE_PORT_P7_TX_MODE1_M1_MASK (0xcU)
#define SWITCH_P93TMPP7_PAGE_93_TX_MODE_PORT_P7_TX_MODE1_M1_SHIFT (2U)
#define SWITCH_P93TMPP7_PAGE_93_TX_MODE_PORT_P7_TX_MODE1_M0_MASK (0x3U)
#define SWITCH_P93TMPP7_PAGE_93_TX_MODE_PORT_P7_TX_MODE1_M0_SHIFT (0U)




typedef uint16_t SWITCH_P93TMPI_TYPE;
#define SWITCH_P93TMPI_PAGE_93_TX_MODE_PORT_IMP_RESERVED_MASK (0xff00U)
#define SWITCH_P93TMPI_PAGE_93_TX_MODE_PORT_IMP_RESERVED_SHIFT (8U)
#define SWITCH_P93TMPI_PAGE_93_TX_MODE_PORT_IMP_TX_MODE1_M3_MASK (0xc0U)
#define SWITCH_P93TMPI_PAGE_93_TX_MODE_PORT_IMP_TX_MODE1_M3_SHIFT (6U)
#define SWITCH_P93TMPI_PAGE_93_TX_MODE_PORT_IMP_TX_MODE1_M2_MASK (0x30U)
#define SWITCH_P93TMPI_PAGE_93_TX_MODE_PORT_IMP_TX_MODE1_M2_SHIFT (4U)
#define SWITCH_P93TMPI_PAGE_93_TX_MODE_PORT_IMP_TX_MODE1_M1_MASK (0xcU)
#define SWITCH_P93TMPI_PAGE_93_TX_MODE_PORT_IMP_TX_MODE1_M1_SHIFT (2U)
#define SWITCH_P93TMPI_PAGE_93_TX_MODE_PORT_IMP_TX_MODE1_M0_MASK (0x3U)
#define SWITCH_P93TMPI_PAGE_93_TX_MODE_PORT_IMP_TX_MODE1_M0_SHIFT (0U)




typedef uint16_t SWITCH_P93RMPP0_TYPE;
#define SWITCH_P93RMPP0_PAGE_93_RX_MODE_PORT_P0_RESERVED_MASK (0xff00U)
#define SWITCH_P93RMPP0_PAGE_93_RX_MODE_PORT_P0_RESERVED_SHIFT (8U)
#define SWITCH_P93RMPP0_PAGE_93_RX_MODE_PORT_P0_RX_MODE1_M3_MASK (0xc0U)
#define SWITCH_P93RMPP0_PAGE_93_RX_MODE_PORT_P0_RX_MODE1_M3_SHIFT (6U)
#define SWITCH_P93RMPP0_PAGE_93_RX_MODE_PORT_P0_RX_MODE1_M2_MASK (0x30U)
#define SWITCH_P93RMPP0_PAGE_93_RX_MODE_PORT_P0_RX_MODE1_M2_SHIFT (4U)
#define SWITCH_P93RMPP0_PAGE_93_RX_MODE_PORT_P0_RX_MODE1_M1_MASK (0xcU)
#define SWITCH_P93RMPP0_PAGE_93_RX_MODE_PORT_P0_RX_MODE1_M1_SHIFT (2U)
#define SWITCH_P93RMPP0_PAGE_93_RX_MODE_PORT_P0_RX_MODE1_M0_MASK (0x3U)
#define SWITCH_P93RMPP0_PAGE_93_RX_MODE_PORT_P0_RX_MODE1_M0_SHIFT (0U)




typedef uint16_t SWITCH_P93RMPP1_TYPE;
#define SWITCH_P93RMPP1_PAGE_93_RX_MODE_PORT_P1_RESERVED_MASK (0xff00U)
#define SWITCH_P93RMPP1_PAGE_93_RX_MODE_PORT_P1_RESERVED_SHIFT (8U)
#define SWITCH_P93RMPP1_PAGE_93_RX_MODE_PORT_P1_RX_MODE1_M3_MASK (0xc0U)
#define SWITCH_P93RMPP1_PAGE_93_RX_MODE_PORT_P1_RX_MODE1_M3_SHIFT (6U)
#define SWITCH_P93RMPP1_PAGE_93_RX_MODE_PORT_P1_RX_MODE1_M2_MASK (0x30U)
#define SWITCH_P93RMPP1_PAGE_93_RX_MODE_PORT_P1_RX_MODE1_M2_SHIFT (4U)
#define SWITCH_P93RMPP1_PAGE_93_RX_MODE_PORT_P1_RX_MODE1_M1_MASK (0xcU)
#define SWITCH_P93RMPP1_PAGE_93_RX_MODE_PORT_P1_RX_MODE1_M1_SHIFT (2U)
#define SWITCH_P93RMPP1_PAGE_93_RX_MODE_PORT_P1_RX_MODE1_M0_MASK (0x3U)
#define SWITCH_P93RMPP1_PAGE_93_RX_MODE_PORT_P1_RX_MODE1_M0_SHIFT (0U)




typedef uint16_t SWITCH_P93RMPP2_TYPE;
#define SWITCH_P93RMPP2_PAGE_93_RX_MODE_PORT_P2_RESERVED_MASK (0xff00U)
#define SWITCH_P93RMPP2_PAGE_93_RX_MODE_PORT_P2_RESERVED_SHIFT (8U)
#define SWITCH_P93RMPP2_PAGE_93_RX_MODE_PORT_P2_RX_MODE1_M3_MASK (0xc0U)
#define SWITCH_P93RMPP2_PAGE_93_RX_MODE_PORT_P2_RX_MODE1_M3_SHIFT (6U)
#define SWITCH_P93RMPP2_PAGE_93_RX_MODE_PORT_P2_RX_MODE1_M2_MASK (0x30U)
#define SWITCH_P93RMPP2_PAGE_93_RX_MODE_PORT_P2_RX_MODE1_M2_SHIFT (4U)
#define SWITCH_P93RMPP2_PAGE_93_RX_MODE_PORT_P2_RX_MODE1_M1_MASK (0xcU)
#define SWITCH_P93RMPP2_PAGE_93_RX_MODE_PORT_P2_RX_MODE1_M1_SHIFT (2U)
#define SWITCH_P93RMPP2_PAGE_93_RX_MODE_PORT_P2_RX_MODE1_M0_MASK (0x3U)
#define SWITCH_P93RMPP2_PAGE_93_RX_MODE_PORT_P2_RX_MODE1_M0_SHIFT (0U)




typedef uint16_t SWITCH_P93RMPP3_TYPE;
#define SWITCH_P93RMPP3_PAGE_93_RX_MODE_PORT_P3_RESERVED_MASK (0xff00U)
#define SWITCH_P93RMPP3_PAGE_93_RX_MODE_PORT_P3_RESERVED_SHIFT (8U)
#define SWITCH_P93RMPP3_PAGE_93_RX_MODE_PORT_P3_RX_MODE1_M3_MASK (0xc0U)
#define SWITCH_P93RMPP3_PAGE_93_RX_MODE_PORT_P3_RX_MODE1_M3_SHIFT (6U)
#define SWITCH_P93RMPP3_PAGE_93_RX_MODE_PORT_P3_RX_MODE1_M2_MASK (0x30U)
#define SWITCH_P93RMPP3_PAGE_93_RX_MODE_PORT_P3_RX_MODE1_M2_SHIFT (4U)
#define SWITCH_P93RMPP3_PAGE_93_RX_MODE_PORT_P3_RX_MODE1_M1_MASK (0xcU)
#define SWITCH_P93RMPP3_PAGE_93_RX_MODE_PORT_P3_RX_MODE1_M1_SHIFT (2U)
#define SWITCH_P93RMPP3_PAGE_93_RX_MODE_PORT_P3_RX_MODE1_M0_MASK (0x3U)
#define SWITCH_P93RMPP3_PAGE_93_RX_MODE_PORT_P3_RX_MODE1_M0_SHIFT (0U)




typedef uint16_t SWITCH_P93RMPP4_TYPE;
#define SWITCH_P93RMPP4_PAGE_93_RX_MODE_PORT_P4_RESERVED_MASK (0xff00U)
#define SWITCH_P93RMPP4_PAGE_93_RX_MODE_PORT_P4_RESERVED_SHIFT (8U)
#define SWITCH_P93RMPP4_PAGE_93_RX_MODE_PORT_P4_RX_MODE1_M3_MASK (0xc0U)
#define SWITCH_P93RMPP4_PAGE_93_RX_MODE_PORT_P4_RX_MODE1_M3_SHIFT (6U)
#define SWITCH_P93RMPP4_PAGE_93_RX_MODE_PORT_P4_RX_MODE1_M2_MASK (0x30U)
#define SWITCH_P93RMPP4_PAGE_93_RX_MODE_PORT_P4_RX_MODE1_M2_SHIFT (4U)
#define SWITCH_P93RMPP4_PAGE_93_RX_MODE_PORT_P4_RX_MODE1_M1_MASK (0xcU)
#define SWITCH_P93RMPP4_PAGE_93_RX_MODE_PORT_P4_RX_MODE1_M1_SHIFT (2U)
#define SWITCH_P93RMPP4_PAGE_93_RX_MODE_PORT_P4_RX_MODE1_M0_MASK (0x3U)
#define SWITCH_P93RMPP4_PAGE_93_RX_MODE_PORT_P4_RX_MODE1_M0_SHIFT (0U)




typedef uint16_t SWITCH_P93RMPP5_TYPE;
#define SWITCH_P93RMPP5_PAGE_93_RX_MODE_PORT_P5_RESERVED_MASK (0xff00U)
#define SWITCH_P93RMPP5_PAGE_93_RX_MODE_PORT_P5_RESERVED_SHIFT (8U)
#define SWITCH_P93RMPP5_PAGE_93_RX_MODE_PORT_P5_RX_MODE1_M3_MASK (0xc0U)
#define SWITCH_P93RMPP5_PAGE_93_RX_MODE_PORT_P5_RX_MODE1_M3_SHIFT (6U)
#define SWITCH_P93RMPP5_PAGE_93_RX_MODE_PORT_P5_RX_MODE1_M2_MASK (0x30U)
#define SWITCH_P93RMPP5_PAGE_93_RX_MODE_PORT_P5_RX_MODE1_M2_SHIFT (4U)
#define SWITCH_P93RMPP5_PAGE_93_RX_MODE_PORT_P5_RX_MODE1_M1_MASK (0xcU)
#define SWITCH_P93RMPP5_PAGE_93_RX_MODE_PORT_P5_RX_MODE1_M1_SHIFT (2U)
#define SWITCH_P93RMPP5_PAGE_93_RX_MODE_PORT_P5_RX_MODE1_M0_MASK (0x3U)
#define SWITCH_P93RMPP5_PAGE_93_RX_MODE_PORT_P5_RX_MODE1_M0_SHIFT (0U)




typedef uint16_t SWITCH_P93RMPP7_TYPE;
#define SWITCH_P93RMPP7_PAGE_93_RX_MODE_PORT_P7_RESERVED_MASK (0xff00U)
#define SWITCH_P93RMPP7_PAGE_93_RX_MODE_PORT_P7_RESERVED_SHIFT (8U)
#define SWITCH_P93RMPP7_PAGE_93_RX_MODE_PORT_P7_RX_MODE1_M3_MASK (0xc0U)
#define SWITCH_P93RMPP7_PAGE_93_RX_MODE_PORT_P7_RX_MODE1_M3_SHIFT (6U)
#define SWITCH_P93RMPP7_PAGE_93_RX_MODE_PORT_P7_RX_MODE1_M2_MASK (0x30U)
#define SWITCH_P93RMPP7_PAGE_93_RX_MODE_PORT_P7_RX_MODE1_M2_SHIFT (4U)
#define SWITCH_P93RMPP7_PAGE_93_RX_MODE_PORT_P7_RX_MODE1_M1_MASK (0xcU)
#define SWITCH_P93RMPP7_PAGE_93_RX_MODE_PORT_P7_RX_MODE1_M1_SHIFT (2U)
#define SWITCH_P93RMPP7_PAGE_93_RX_MODE_PORT_P7_RX_MODE1_M0_MASK (0x3U)
#define SWITCH_P93RMPP7_PAGE_93_RX_MODE_PORT_P7_RX_MODE1_M0_SHIFT (0U)




typedef uint16_t SWITCH_P93RMPI_TYPE;
#define SWITCH_P93RMPI_PAGE_93_RX_MODE_PORT_IMP_RESERVED_MASK (0xff00U)
#define SWITCH_P93RMPI_PAGE_93_RX_MODE_PORT_IMP_RESERVED_SHIFT (8U)
#define SWITCH_P93RMPI_PAGE_93_RX_MODE_PORT_IMP_RX_MODE1_M3_MASK (0xc0U)
#define SWITCH_P93RMPI_PAGE_93_RX_MODE_PORT_IMP_RX_MODE1_M3_SHIFT (6U)
#define SWITCH_P93RMPI_PAGE_93_RX_MODE_PORT_IMP_RX_MODE1_M2_MASK (0x30U)
#define SWITCH_P93RMPI_PAGE_93_RX_MODE_PORT_IMP_RX_MODE1_M2_SHIFT (4U)
#define SWITCH_P93RMPI_PAGE_93_RX_MODE_PORT_IMP_RX_MODE1_M1_MASK (0xcU)
#define SWITCH_P93RMPI_PAGE_93_RX_MODE_PORT_IMP_RX_MODE1_M1_SHIFT (2U)
#define SWITCH_P93RMPI_PAGE_93_RX_MODE_PORT_IMP_RX_MODE1_M0_MASK (0x3U)
#define SWITCH_P93RMPI_PAGE_93_RX_MODE_PORT_IMP_RX_MODE1_M0_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_93_TX_TS_CAP_TYPE;
#define SWITCH_PAGE_93_TX_TS_CAP_CS_DIS_MASK (0xff00U)
#define SWITCH_PAGE_93_TX_TS_CAP_CS_DIS_SHIFT (8U)
#define SWITCH_PAGE_93_TX_TS_CAP_CAP_MASK (0xffU)
#define SWITCH_PAGE_93_TX_TS_CAP_CAP_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_93_RX_TS_CAP_TYPE;
#define SWITCH_PAGE_93_RX_TS_CAP_CS_DIS_MASK (0xff00U)
#define SWITCH_PAGE_93_RX_TS_CAP_CS_DIS_SHIFT (8U)
#define SWITCH_PAGE_93_RX_TS_CAP_CAP_MASK (0xffU)
#define SWITCH_PAGE_93_RX_TS_CAP_CAP_SHIFT (0U)




typedef uint16_t SWITCH_P93RTO_TYPE;
#define SWITCH_P93RTO_PAGE_93_RX_TX_OPTION_SPARE_REG1_MASK (0xf800U)
#define SWITCH_P93RTO_PAGE_93_RX_TX_OPTION_SPARE_REG1_SHIFT (11U)
#define SWITCH_P93RTO_PAGE_93_RX_TX_OPTION_RX_PTP_VER_DIS_MASK (0x400U)
#define SWITCH_P93RTO_PAGE_93_RX_TX_OPTION_RX_PTP_VER_DIS_SHIFT (10U)
#define SWITCH_P93RTO_PAGE_93_RX_TX_OPTION_RX_TIMECODE_ADD_IN_MASK (0x200U)
#define SWITCH_P93RTO_PAGE_93_RX_TX_OPTION_RX_TIMECODE_ADD_IN_SHIFT (9U)
#define SWITCH_P93RTO_PAGE_93_RX_TX_OPTION_RX_CRC_KEEP_MASK (0x100U)
#define SWITCH_P93RTO_PAGE_93_RX_TX_OPTION_RX_CRC_KEEP_SHIFT (8U)
#define SWITCH_P93RTO_PAGE_93_RX_TX_OPTION_SPARE_REG0_MASK (0xf8U)
#define SWITCH_P93RTO_PAGE_93_RX_TX_OPTION_SPARE_REG0_SHIFT (3U)
#define SWITCH_P93RTO_PAGE_93_RX_TX_OPTION_TX_PTP_VER_DIS_MASK (0x4U)
#define SWITCH_P93RTO_PAGE_93_RX_TX_OPTION_TX_PTP_VER_DIS_SHIFT (2U)
#define SWITCH_P93RTO_PAGE_93_RX_TX_OPTION_TX_TIMECODE_ADD_IN_MASK (0x2U)
#define SWITCH_P93RTO_PAGE_93_RX_TX_OPTION_TX_TIMECODE_ADD_IN_SHIFT (1U)
#define SWITCH_P93RTO_PAGE_93_RX_TX_OPTION_TX_CRC_KEEP_MASK (0x1U)
#define SWITCH_P93RTO_PAGE_93_RX_TX_OPTION_TX_CRC_KEEP_SHIFT (0U)




typedef uint16_t SWITCH_P93RP0LDL_TYPE;
#define SWITCH_P93RP0LDL_P93RP0LDLRLDL_MASK (0xffffU)
#define SWITCH_P93RP0LDL_P93RP0LDLRLDL_SHIFT (0U)




typedef uint16_t SWITCH_P93RP0LDM_TYPE;
#define SWITCH_P93RP0LDM_P93RP0LDMRLDM_MASK (0xffffU)
#define SWITCH_P93RP0LDM_P93RP0LDMRLDM_SHIFT (0U)




typedef uint16_t SWITCH_P93RP1LDL_TYPE;
#define SWITCH_P93RP1LDL_P93RP1LDLRLDL_MASK (0xffffU)
#define SWITCH_P93RP1LDL_P93RP1LDLRLDL_SHIFT (0U)




typedef uint16_t SWITCH_P93RP1LDM_TYPE;
#define SWITCH_P93RP1LDM_P93RP1LDMRLDM_MASK (0xffffU)
#define SWITCH_P93RP1LDM_P93RP1LDMRLDM_SHIFT (0U)




typedef uint16_t SWITCH_P93RP2LDL_TYPE;
#define SWITCH_P93RP2LDL_P93RP2LDLRLDL_MASK (0xffffU)
#define SWITCH_P93RP2LDL_P93RP2LDLRLDL_SHIFT (0U)




typedef uint16_t SWITCH_P93RP2LDM_TYPE;
#define SWITCH_P93RP2LDM_P93RP2LDMRLDM_MASK (0xffffU)
#define SWITCH_P93RP2LDM_P93RP2LDMRLDM_SHIFT (0U)




typedef uint16_t SWITCH_P93RP3LDL_TYPE;
#define SWITCH_P93RP3LDL_P93RP3LDLRLDL_MASK (0xffffU)
#define SWITCH_P93RP3LDL_P93RP3LDLRLDL_SHIFT (0U)




typedef uint16_t SWITCH_P93RP3LDM_TYPE;
#define SWITCH_P93RP3LDM_P93RP3LDMRLDM_MASK (0xffffU)
#define SWITCH_P93RP3LDM_P93RP3LDMRLDM_SHIFT (0U)




typedef uint16_t SWITCH_P93RP4LDL_TYPE;
#define SWITCH_P93RP4LDL_P93RP4LDLRLDL_MASK (0xffffU)
#define SWITCH_P93RP4LDL_P93RP4LDLRLDL_SHIFT (0U)




typedef uint16_t SWITCH_P93RP4LDM_TYPE;
#define SWITCH_P93RP4LDM_P93RP4LDMRLDM_MASK (0xffffU)
#define SWITCH_P93RP4LDM_P93RP4LDMRLDM_SHIFT (0U)




typedef uint16_t SWITCH_P93RP5LDL_TYPE;
#define SWITCH_P93RP5LDL_P93RP5LDLRLDL_MASK (0xffffU)
#define SWITCH_P93RP5LDL_P93RP5LDLRLDL_SHIFT (0U)




typedef uint16_t SWITCH_P93RP5LDM_TYPE;
#define SWITCH_P93RP5LDM_P93RP5LDMRLDM_MASK (0xffffU)
#define SWITCH_P93RP5LDM_P93RP5LDMRLDM_SHIFT (0U)




typedef uint16_t SWITCH_P93RP7LDL_TYPE;
#define SWITCH_P93RP7LDL_P93RP7LDLRLDL_MASK (0xffffU)
#define SWITCH_P93RP7LDL_P93RP7LDLRLDL_SHIFT (0U)




typedef uint16_t SWITCH_P93RP7LDM_TYPE;
#define SWITCH_P93RP7LDM_P93RP7LDMRLDM_MASK (0xffffU)
#define SWITCH_P93RP7LDM_P93RP7LDMRLDM_SHIFT (0U)




typedef uint16_t SWITCH_P93RP8LDL_TYPE;
#define SWITCH_P93RP8LDL_P93RP8LDLRLDL_MASK (0xffffU)
#define SWITCH_P93RP8LDL_P93RP8LDLRLDL_SHIFT (0U)




typedef uint16_t SWITCH_P93RP8LDM_TYPE;
#define SWITCH_P93RP8LDM_P93RP8LDMRLDM_MASK (0xffffU)
#define SWITCH_P93RP8LDM_P93RP8LDMRLDM_SHIFT (0U)




typedef uint16_t SWITCH_P93RP0TOL_TYPE;
#define SWITCH_P93RP0TOL_P93RP0TOLTORL_MASK (0xffffU)
#define SWITCH_P93RP0TOL_P93RP0TOLTORL_SHIFT (0U)




typedef uint16_t SWITCH_P93RP0TOM_TYPE;
#define SWITCH_P93RP0TOM_P93RP0TOMR1_MASK (0xf000U)
#define SWITCH_P93RP0TOM_P93RP0TOMR1_SHIFT (12U)
#define SWITCH_P93RP0TOM_PAGE_93_RX_PORT_0_TS_OFFSET_MSB_TS_CAP_MASK (0xf00U)
#define SWITCH_P93RP0TOM_PAGE_93_RX_PORT_0_TS_OFFSET_MSB_TS_CAP_SHIFT (8U)
#define SWITCH_P93RP0TOM_P93RP0TOMR0_MASK (0xf0U)
#define SWITCH_P93RP0TOM_P93RP0TOMR0_SHIFT (4U)
#define SWITCH_P93RP0TOM_P93RP0TOMTORM_MASK (0xfU)
#define SWITCH_P93RP0TOM_P93RP0TOMTORM_SHIFT (0U)




typedef uint16_t SWITCH_P93RP1TOL_TYPE;
#define SWITCH_P93RP1TOL_P93RP1TOLTORL_MASK (0xffffU)
#define SWITCH_P93RP1TOL_P93RP1TOLTORL_SHIFT (0U)




typedef uint16_t SWITCH_P93RP1TOM_TYPE;
#define SWITCH_P93RP1TOM_P93RP1TOMR1_MASK (0xf000U)
#define SWITCH_P93RP1TOM_P93RP1TOMR1_SHIFT (12U)
#define SWITCH_P93RP1TOM_PAGE_93_RX_PORT_1_TS_OFFSET_MSB_TS_CAP_MASK (0xf00U)
#define SWITCH_P93RP1TOM_PAGE_93_RX_PORT_1_TS_OFFSET_MSB_TS_CAP_SHIFT (8U)
#define SWITCH_P93RP1TOM_P93RP1TOMR0_MASK (0xf0U)
#define SWITCH_P93RP1TOM_P93RP1TOMR0_SHIFT (4U)
#define SWITCH_P93RP1TOM_P93RP1TOMTORM_MASK (0xfU)
#define SWITCH_P93RP1TOM_P93RP1TOMTORM_SHIFT (0U)




typedef uint16_t SWITCH_P93RP2TOL_TYPE;
#define SWITCH_P93RP2TOL_P93RP2TOLTORL_MASK (0xffffU)
#define SWITCH_P93RP2TOL_P93RP2TOLTORL_SHIFT (0U)




typedef uint16_t SWITCH_P93RP2TOM_TYPE;
#define SWITCH_P93RP2TOM_P93RP2TOMR1_MASK (0xf000U)
#define SWITCH_P93RP2TOM_P93RP2TOMR1_SHIFT (12U)
#define SWITCH_P93RP2TOM_PAGE_93_RX_PORT_2_TS_OFFSET_MSB_TS_CAP_MASK (0xf00U)
#define SWITCH_P93RP2TOM_PAGE_93_RX_PORT_2_TS_OFFSET_MSB_TS_CAP_SHIFT (8U)
#define SWITCH_P93RP2TOM_P93RP2TOMR0_MASK (0xf0U)
#define SWITCH_P93RP2TOM_P93RP2TOMR0_SHIFT (4U)
#define SWITCH_P93RP2TOM_P93RP2TOMTORM_MASK (0xfU)
#define SWITCH_P93RP2TOM_P93RP2TOMTORM_SHIFT (0U)




typedef uint16_t SWITCH_P93RP3TOL_TYPE;
#define SWITCH_P93RP3TOL_P93RP3TOLTORL_MASK (0xffffU)
#define SWITCH_P93RP3TOL_P93RP3TOLTORL_SHIFT (0U)




typedef uint16_t SWITCH_P93RP3TOM_TYPE;
#define SWITCH_P93RP3TOM_P93RP3TOMR1_MASK (0xf000U)
#define SWITCH_P93RP3TOM_P93RP3TOMR1_SHIFT (12U)
#define SWITCH_P93RP3TOM_PAGE_93_RX_PORT_3_TS_OFFSET_MSB_TS_CAP_MASK (0xf00U)
#define SWITCH_P93RP3TOM_PAGE_93_RX_PORT_3_TS_OFFSET_MSB_TS_CAP_SHIFT (8U)
#define SWITCH_P93RP3TOM_P93RP3TOMR0_MASK (0xf0U)
#define SWITCH_P93RP3TOM_P93RP3TOMR0_SHIFT (4U)
#define SWITCH_P93RP3TOM_P93RP3TOMTORM_MASK (0xfU)
#define SWITCH_P93RP3TOM_P93RP3TOMTORM_SHIFT (0U)




typedef uint16_t SWITCH_P93RP4TOL_TYPE;
#define SWITCH_P93RP4TOL_P93RP4TOLTORL_MASK (0xffffU)
#define SWITCH_P93RP4TOL_P93RP4TOLTORL_SHIFT (0U)




typedef uint16_t SWITCH_P93RP4TOM_TYPE;
#define SWITCH_P93RP4TOM_P93RP4TOMR1_MASK (0xf000U)
#define SWITCH_P93RP4TOM_P93RP4TOMR1_SHIFT (12U)
#define SWITCH_P93RP4TOM_PAGE_93_RX_PORT_4_TS_OFFSET_MSB_TS_CAP_MASK (0xf00U)
#define SWITCH_P93RP4TOM_PAGE_93_RX_PORT_4_TS_OFFSET_MSB_TS_CAP_SHIFT (8U)
#define SWITCH_P93RP4TOM_P93RP4TOMR0_MASK (0xf0U)
#define SWITCH_P93RP4TOM_P93RP4TOMR0_SHIFT (4U)
#define SWITCH_P93RP4TOM_P93RP4TOMTORM_MASK (0xfU)
#define SWITCH_P93RP4TOM_P93RP4TOMTORM_SHIFT (0U)




typedef uint16_t SWITCH_P93RP5TOL_TYPE;
#define SWITCH_P93RP5TOL_P93RP5TOLTORL_MASK (0xffffU)
#define SWITCH_P93RP5TOL_P93RP5TOLTORL_SHIFT (0U)




typedef uint16_t SWITCH_P93RP5TOM_TYPE;
#define SWITCH_P93RP5TOM_P93RP5TOMR1_MASK (0xf000U)
#define SWITCH_P93RP5TOM_P93RP5TOMR1_SHIFT (12U)
#define SWITCH_P93RP5TOM_PAGE_93_RX_PORT_5_TS_OFFSET_MSB_TS_CAP_MASK (0xf00U)
#define SWITCH_P93RP5TOM_PAGE_93_RX_PORT_5_TS_OFFSET_MSB_TS_CAP_SHIFT (8U)
#define SWITCH_P93RP5TOM_P93RP5TOMR0_MASK (0xf0U)
#define SWITCH_P93RP5TOM_P93RP5TOMR0_SHIFT (4U)
#define SWITCH_P93RP5TOM_P93RP5TOMTORM_MASK (0xfU)
#define SWITCH_P93RP5TOM_P93RP5TOMTORM_SHIFT (0U)




typedef uint16_t SWITCH_P93RP7TOL_TYPE;
#define SWITCH_P93RP7TOL_P93RP7TOLTORL_MASK (0xffffU)
#define SWITCH_P93RP7TOL_P93RP7TOLTORL_SHIFT (0U)




typedef uint16_t SWITCH_P93RP7TOM_TYPE;
#define SWITCH_P93RP7TOM_P93RP7TOMR1_MASK (0xf000U)
#define SWITCH_P93RP7TOM_P93RP7TOMR1_SHIFT (12U)
#define SWITCH_P93RP7TOM_PAGE_93_RX_PORT_7_TS_OFFSET_MSB_TS_CAP_MASK (0xf00U)
#define SWITCH_P93RP7TOM_PAGE_93_RX_PORT_7_TS_OFFSET_MSB_TS_CAP_SHIFT (8U)
#define SWITCH_P93RP7TOM_P93RP7TOMR0_MASK (0xf0U)
#define SWITCH_P93RP7TOM_P93RP7TOMR0_SHIFT (4U)
#define SWITCH_P93RP7TOM_P93RP7TOMTORM_MASK (0xfU)
#define SWITCH_P93RP7TOM_P93RP7TOMTORM_SHIFT (0U)




typedef uint16_t SWITCH_P93RP8TOL_TYPE;
#define SWITCH_P93RP8TOL_P93RP8TOLTORL_MASK (0xffffU)
#define SWITCH_P93RP8TOL_P93RP8TOLTORL_SHIFT (0U)




typedef uint16_t SWITCH_P93RP8TOM_TYPE;
#define SWITCH_P93RP8TOM_P93RP8TOMR1_MASK (0xf000U)
#define SWITCH_P93RP8TOM_P93RP8TOMR1_SHIFT (12U)
#define SWITCH_P93RP8TOM_PAGE_93_RX_PORT_8_TS_OFFSET_MSB_TS_CAP_MASK (0xf00U)
#define SWITCH_P93RP8TOM_PAGE_93_RX_PORT_8_TS_OFFSET_MSB_TS_CAP_SHIFT (8U)
#define SWITCH_P93RP8TOM_P93RP8TOMR0_MASK (0xf0U)
#define SWITCH_P93RP8TOM_P93RP8TOMR0_SHIFT (4U)
#define SWITCH_P93RP8TOM_P93RP8TOMTORM_MASK (0xfU)
#define SWITCH_P93RP8TOM_P93RP8TOMTORM_SHIFT (0U)




typedef uint16_t SWITCH_P93TP0TOL_TYPE;
#define SWITCH_P93TP0TOL_P93TP0TOLTOTL_MASK (0xffffU)
#define SWITCH_P93TP0TOL_P93TP0TOLTOTL_SHIFT (0U)




typedef uint16_t SWITCH_P93TP0TOM_TYPE;
#define SWITCH_P93TP0TOM_PAGE_93_TX_PORT_0_TS_OFFSET_MSB_RESERVED_MASK (0xf000U)
#define SWITCH_P93TP0TOM_PAGE_93_TX_PORT_0_TS_OFFSET_MSB_RESERVED_SHIFT (12U)
#define SWITCH_P93TP0TOM_PAGE_93_TX_PORT_0_TS_OFFSET_MSB_TS_CAP_MASK (0xf00U)
#define SWITCH_P93TP0TOM_PAGE_93_TX_PORT_0_TS_OFFSET_MSB_TS_CAP_SHIFT (8U)
#define SWITCH_P93TP0TOM_PAGE_93_TX_PORT_0_TS_OFFSET_MSB_TS_LD_MASK (0xf0U)
#define SWITCH_P93TP0TOM_PAGE_93_TX_PORT_0_TS_OFFSET_MSB_TS_LD_SHIFT (4U)
#define SWITCH_P93TP0TOM_P93TP0TOMTOTM_MASK (0xfU)
#define SWITCH_P93TP0TOM_P93TP0TOMTOTM_SHIFT (0U)




typedef uint16_t SWITCH_P93TP1TOL_TYPE;
#define SWITCH_P93TP1TOL_P93TP1TOLTOTL_MASK (0xffffU)
#define SWITCH_P93TP1TOL_P93TP1TOLTOTL_SHIFT (0U)




typedef uint16_t SWITCH_P93TP1TOM_TYPE;
#define SWITCH_P93TP1TOM_PAGE_93_TX_PORT_1_TS_OFFSET_MSB_RESERVED_MASK (0xf000U)
#define SWITCH_P93TP1TOM_PAGE_93_TX_PORT_1_TS_OFFSET_MSB_RESERVED_SHIFT (12U)
#define SWITCH_P93TP1TOM_PAGE_93_TX_PORT_1_TS_OFFSET_MSB_TS_CAP_MASK (0xf00U)
#define SWITCH_P93TP1TOM_PAGE_93_TX_PORT_1_TS_OFFSET_MSB_TS_CAP_SHIFT (8U)
#define SWITCH_P93TP1TOM_PAGE_93_TX_PORT_1_TS_OFFSET_MSB_TS_LD_MASK (0xf0U)
#define SWITCH_P93TP1TOM_PAGE_93_TX_PORT_1_TS_OFFSET_MSB_TS_LD_SHIFT (4U)
#define SWITCH_P93TP1TOM_P93TP1TOMTOTM_MASK (0xfU)
#define SWITCH_P93TP1TOM_P93TP1TOMTOTM_SHIFT (0U)




typedef uint16_t SWITCH_P93TP2TOL_TYPE;
#define SWITCH_P93TP2TOL_P93TP2TOLTOTL_MASK (0xffffU)
#define SWITCH_P93TP2TOL_P93TP2TOLTOTL_SHIFT (0U)




typedef uint16_t SWITCH_P93TP2TOM_TYPE;
#define SWITCH_P93TP2TOM_PAGE_93_TX_PORT_2_TS_OFFSET_MSB_RESERVED_MASK (0xf000U)
#define SWITCH_P93TP2TOM_PAGE_93_TX_PORT_2_TS_OFFSET_MSB_RESERVED_SHIFT (12U)
#define SWITCH_P93TP2TOM_PAGE_93_TX_PORT_2_TS_OFFSET_MSB_TS_CAP_MASK (0xf00U)
#define SWITCH_P93TP2TOM_PAGE_93_TX_PORT_2_TS_OFFSET_MSB_TS_CAP_SHIFT (8U)
#define SWITCH_P93TP2TOM_PAGE_93_TX_PORT_2_TS_OFFSET_MSB_TS_LD_MASK (0xf0U)
#define SWITCH_P93TP2TOM_PAGE_93_TX_PORT_2_TS_OFFSET_MSB_TS_LD_SHIFT (4U)
#define SWITCH_P93TP2TOM_P93TP2TOMTOTM_MASK (0xfU)
#define SWITCH_P93TP2TOM_P93TP2TOMTOTM_SHIFT (0U)




typedef uint16_t SWITCH_P93TP3TOL_TYPE;
#define SWITCH_P93TP3TOL_P93TP3TOLTOTL_MASK (0xffffU)
#define SWITCH_P93TP3TOL_P93TP3TOLTOTL_SHIFT (0U)




typedef uint16_t SWITCH_P93TP3TOM_TYPE;
#define SWITCH_P93TP3TOM_PAGE_93_TX_PORT_3_TS_OFFSET_MSB_RESERVED_MASK (0xf000U)
#define SWITCH_P93TP3TOM_PAGE_93_TX_PORT_3_TS_OFFSET_MSB_RESERVED_SHIFT (12U)
#define SWITCH_P93TP3TOM_PAGE_93_TX_PORT_3_TS_OFFSET_MSB_TS_CAP_MASK (0xf00U)
#define SWITCH_P93TP3TOM_PAGE_93_TX_PORT_3_TS_OFFSET_MSB_TS_CAP_SHIFT (8U)
#define SWITCH_P93TP3TOM_PAGE_93_TX_PORT_3_TS_OFFSET_MSB_TS_LD_MASK (0xf0U)
#define SWITCH_P93TP3TOM_PAGE_93_TX_PORT_3_TS_OFFSET_MSB_TS_LD_SHIFT (4U)
#define SWITCH_P93TP3TOM_P93TP3TOMTOTM_MASK (0xfU)
#define SWITCH_P93TP3TOM_P93TP3TOMTOTM_SHIFT (0U)




typedef uint16_t SWITCH_P93TP4TOL_TYPE;
#define SWITCH_P93TP4TOL_P93TP4TOLTOTL_MASK (0xffffU)
#define SWITCH_P93TP4TOL_P93TP4TOLTOTL_SHIFT (0U)




typedef uint16_t SWITCH_P93TP4TOM_TYPE;
#define SWITCH_P93TP4TOM_PAGE_93_TX_PORT_4_TS_OFFSET_MSB_RESERVED_MASK (0xf000U)
#define SWITCH_P93TP4TOM_PAGE_93_TX_PORT_4_TS_OFFSET_MSB_RESERVED_SHIFT (12U)
#define SWITCH_P93TP4TOM_PAGE_93_TX_PORT_4_TS_OFFSET_MSB_TS_CAP_MASK (0xf00U)
#define SWITCH_P93TP4TOM_PAGE_93_TX_PORT_4_TS_OFFSET_MSB_TS_CAP_SHIFT (8U)
#define SWITCH_P93TP4TOM_PAGE_93_TX_PORT_4_TS_OFFSET_MSB_TS_LD_MASK (0xf0U)
#define SWITCH_P93TP4TOM_PAGE_93_TX_PORT_4_TS_OFFSET_MSB_TS_LD_SHIFT (4U)
#define SWITCH_P93TP4TOM_P93TP4TOMTOTM_MASK (0xfU)
#define SWITCH_P93TP4TOM_P93TP4TOMTOTM_SHIFT (0U)




typedef uint16_t SWITCH_P93TP5TOL_TYPE;
#define SWITCH_P93TP5TOL_P93TP5TOLTOTL_MASK (0xffffU)
#define SWITCH_P93TP5TOL_P93TP5TOLTOTL_SHIFT (0U)




typedef uint16_t SWITCH_P93TP5TOM_TYPE;
#define SWITCH_P93TP5TOM_PAGE_93_TX_PORT_5_TS_OFFSET_MSB_RESERVED_MASK (0xf000U)
#define SWITCH_P93TP5TOM_PAGE_93_TX_PORT_5_TS_OFFSET_MSB_RESERVED_SHIFT (12U)
#define SWITCH_P93TP5TOM_PAGE_93_TX_PORT_5_TS_OFFSET_MSB_TS_CAP_MASK (0xf00U)
#define SWITCH_P93TP5TOM_PAGE_93_TX_PORT_5_TS_OFFSET_MSB_TS_CAP_SHIFT (8U)
#define SWITCH_P93TP5TOM_PAGE_93_TX_PORT_5_TS_OFFSET_MSB_TS_LD_MASK (0xf0U)
#define SWITCH_P93TP5TOM_PAGE_93_TX_PORT_5_TS_OFFSET_MSB_TS_LD_SHIFT (4U)
#define SWITCH_P93TP5TOM_P93TP5TOMTOTM_MASK (0xfU)
#define SWITCH_P93TP5TOM_P93TP5TOMTOTM_SHIFT (0U)




typedef uint16_t SWITCH_P93TP7TOL_TYPE;
#define SWITCH_P93TP7TOL_P93TP7TOLTOTL_MASK (0xffffU)
#define SWITCH_P93TP7TOL_P93TP7TOLTOTL_SHIFT (0U)




typedef uint16_t SWITCH_P93TP7TOM_TYPE;
#define SWITCH_P93TP7TOM_PAGE_93_TX_PORT_7_TS_OFFSET_MSB_RESERVED_MASK (0xf000U)
#define SWITCH_P93TP7TOM_PAGE_93_TX_PORT_7_TS_OFFSET_MSB_RESERVED_SHIFT (12U)
#define SWITCH_P93TP7TOM_PAGE_93_TX_PORT_7_TS_OFFSET_MSB_TS_CAP_MASK (0xf00U)
#define SWITCH_P93TP7TOM_PAGE_93_TX_PORT_7_TS_OFFSET_MSB_TS_CAP_SHIFT (8U)
#define SWITCH_P93TP7TOM_PAGE_93_TX_PORT_7_TS_OFFSET_MSB_TS_LD_MASK (0xf0U)
#define SWITCH_P93TP7TOM_PAGE_93_TX_PORT_7_TS_OFFSET_MSB_TS_LD_SHIFT (4U)
#define SWITCH_P93TP7TOM_P93TP7TOMTOTM_MASK (0xfU)
#define SWITCH_P93TP7TOM_P93TP7TOMTOTM_SHIFT (0U)




typedef uint16_t SWITCH_P93TP8TOL_TYPE;
#define SWITCH_P93TP8TOL_P93TP8TOLTOTL_MASK (0xffffU)
#define SWITCH_P93TP8TOL_P93TP8TOLTOTL_SHIFT (0U)




typedef uint16_t SWITCH_P93TP8TOM_TYPE;
#define SWITCH_P93TP8TOM_PAGE_93_TX_PORT_8_TS_OFFSET_MSB_RESERVED_MASK (0xf000U)
#define SWITCH_P93TP8TOM_PAGE_93_TX_PORT_8_TS_OFFSET_MSB_RESERVED_SHIFT (12U)
#define SWITCH_P93TP8TOM_PAGE_93_TX_PORT_8_TS_OFFSET_MSB_TS_CAP_MASK (0xf00U)
#define SWITCH_P93TP8TOM_PAGE_93_TX_PORT_8_TS_OFFSET_MSB_TS_CAP_SHIFT (8U)
#define SWITCH_P93TP8TOM_PAGE_93_TX_PORT_8_TS_OFFSET_MSB_TS_LD_MASK (0xf0U)
#define SWITCH_P93TP8TOM_PAGE_93_TX_PORT_8_TS_OFFSET_MSB_TS_LD_SHIFT (4U)
#define SWITCH_P93TP8TOM_P93TP8TOMTOTM_MASK (0xfU)
#define SWITCH_P93TP8TOM_P93TP8TOMTOTM_SHIFT (0U)




typedef uint16_t SWITCH_P93TC0_TYPE;
#define SWITCH_P93TC0_PAGE_93_TIME_CODE_0_TIME_CODE_N_MASK (0xffffU)
#define SWITCH_P93TC0_PAGE_93_TIME_CODE_0_TIME_CODE_N_SHIFT (0U)




typedef uint16_t SWITCH_P93TC1_TYPE;
#define SWITCH_P93TC1_PAGE_93_TIME_CODE_1_TIME_CODE_N_MASK (0xffffU)
#define SWITCH_P93TC1_PAGE_93_TIME_CODE_1_TIME_CODE_N_SHIFT (0U)




typedef uint16_t SWITCH_P93TC2_TYPE;
#define SWITCH_P93TC2_PAGE_93_TIME_CODE_2_TIME_CODE_N_MASK (0xffffU)
#define SWITCH_P93TC2_PAGE_93_TIME_CODE_2_TIME_CODE_N_SHIFT (0U)




typedef uint16_t SWITCH_P93TC3_TYPE;
#define SWITCH_P93TC3_PAGE_93_TIME_CODE_3_TIME_CODE_N_MASK (0xffffU)
#define SWITCH_P93TC3_PAGE_93_TIME_CODE_3_TIME_CODE_N_SHIFT (0U)




typedef uint16_t SWITCH_P93TC4_TYPE;
#define SWITCH_P93TC4_PAGE_93_TIME_CODE_4_TIME_CODE_N_MASK (0xffffU)
#define SWITCH_P93TC4_PAGE_93_TIME_CODE_4_TIME_CODE_N_SHIFT (0U)




typedef uint16_t SWITCH_P93DDL_TYPE;
#define SWITCH_P93DDL_PAGE_93_DPLL_DB_LSB_DPLL_DB_LSB_MASK (0xffffU)
#define SWITCH_P93DDL_PAGE_93_DPLL_DB_LSB_DPLL_DB_LSB_SHIFT (0U)




typedef uint16_t SWITCH_P93DDM_TYPE;
#define SWITCH_P93DDM_PAGE_93_DPLL_DB_MSB_DPLL_DB_MSB_MASK (0xffffU)
#define SWITCH_P93DDM_PAGE_93_DPLL_DB_MSB_DPLL_DB_MSB_SHIFT (0U)




typedef uint16_t SWITCH_P93DDS_TYPE;
#define SWITCH_P93DDS_PAGE_93_DPLL_DB_SEL_RESERVED_MASK (0xff00U)
#define SWITCH_P93DDS_PAGE_93_DPLL_DB_SEL_RESERVED_SHIFT (8U)
#define SWITCH_P93DDS_PAGE_93_DPLL_DB_SEL_SPARE_REG_MASK (0xfeU)
#define SWITCH_P93DDS_PAGE_93_DPLL_DB_SEL_SPARE_REG_SHIFT (1U)
#define SWITCH_P93DDS_PAGE_93_DPLL_DB_SEL_DPLL_DB_SEL_MASK (0x1U)
#define SWITCH_P93DDS_PAGE_93_DPLL_DB_SEL_DPLL_DB_SEL_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_93_SHD_CTL_TYPE;
#define SWITCH_PAGE_93_SHD_CTL_PAGE_93_SHD_CTL_F16_C_MASK (0x8000U)
#define SWITCH_PAGE_93_SHD_CTL_PAGE_93_SHD_CTL_F16_C_SHIFT (15U)
#define SWITCH_PAGE_93_SHD_CTL_PAGE_93_SHD_CTL_F15_C_MASK (0x4000U)
#define SWITCH_PAGE_93_SHD_CTL_PAGE_93_SHD_CTL_F15_C_SHIFT (14U)
#define SWITCH_PAGE_93_SHD_CTL_PAGE_93_SHD_CTL_F14_C_MASK (0x2000U)
#define SWITCH_PAGE_93_SHD_CTL_PAGE_93_SHD_CTL_F14_C_SHIFT (13U)
#define SWITCH_PAGE_93_SHD_CTL_PAGE_93_SHD_CTL_F13_C_MASK (0x1000U)
#define SWITCH_PAGE_93_SHD_CTL_PAGE_93_SHD_CTL_F13_C_SHIFT (12U)
#define SWITCH_PAGE_93_SHD_CTL_P93SCI1588TCC_MASK (0x800U)
#define SWITCH_PAGE_93_SHD_CTL_P93SCI1588TCC_SHIFT (11U)
#define SWITCH_PAGE_93_SHD_CTL_PAGE_93_SHD_CTL_TIME_CODE_CTRL_MASK (0x400U)
#define SWITCH_PAGE_93_SHD_CTL_PAGE_93_SHD_CTL_TIME_CODE_CTRL_SHIFT (10U)
#define SWITCH_PAGE_93_SHD_CTL_PAGE_93_SHD_CTL_SYNCOUT_CTRL_MASK (0x200U)
#define SWITCH_PAGE_93_SHD_CTL_PAGE_93_SHD_CTL_SYNCOUT_CTRL_SHIFT (9U)
#define SWITCH_PAGE_93_SHD_CTL_PAGE_93_SHD_CTL_NCO_DIVIDER_CTRL_MASK (0x100U)
#define SWITCH_PAGE_93_SHD_CTL_PAGE_93_SHD_CTL_NCO_DIVIDER_CTRL_SHIFT (8U)
#define SWITCH_PAGE_93_SHD_CTL_PAGE_93_SHD_CTL_LOCAL_TIME_CTRL_MASK (0x80U)
#define SWITCH_PAGE_93_SHD_CTL_PAGE_93_SHD_CTL_LOCAL_TIME_CTRL_SHIFT (7U)
#define SWITCH_PAGE_93_SHD_CTL_PAGE_93_SHD_CTL_FREQ_CTRL_MASK (0x40U)
#define SWITCH_PAGE_93_SHD_CTL_PAGE_93_SHD_CTL_FREQ_CTRL_SHIFT (6U)
#define SWITCH_PAGE_93_SHD_CTL_P93SCDLFC_MASK (0x20U)
#define SWITCH_PAGE_93_SHD_CTL_P93SCDLFC_SHIFT (5U)
#define SWITCH_PAGE_93_SHD_CTL_P93SCDRPC_MASK (0x10U)
#define SWITCH_PAGE_93_SHD_CTL_P93SCDRPC_SHIFT (4U)
#define SWITCH_PAGE_93_SHD_CTL_P93SCDRPDC_MASK (0x8U)
#define SWITCH_PAGE_93_SHD_CTL_P93SCDRPDC_SHIFT (3U)
#define SWITCH_PAGE_93_SHD_CTL_PAGE_93_SHD_CTL_DPLL_K3_CTRL_MASK (0x4U)
#define SWITCH_PAGE_93_SHD_CTL_PAGE_93_SHD_CTL_DPLL_K3_CTRL_SHIFT (2U)
#define SWITCH_PAGE_93_SHD_CTL_PAGE_93_SHD_CTL_DPLL_K2_CTRL_MASK (0x2U)
#define SWITCH_PAGE_93_SHD_CTL_PAGE_93_SHD_CTL_DPLL_K2_CTRL_SHIFT (1U)
#define SWITCH_PAGE_93_SHD_CTL_PAGE_93_SHD_CTL_DPLL_K1_CTRL_MASK (0x1U)
#define SWITCH_PAGE_93_SHD_CTL_PAGE_93_SHD_CTL_DPLL_K1_CTRL_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_93_SHD_LD_TYPE;
#define SWITCH_PAGE_93_SHD_LD_PAGE_93_SHD_LD_F16_L_MASK (0x8000U)
#define SWITCH_PAGE_93_SHD_LD_PAGE_93_SHD_LD_F16_L_SHIFT (15U)
#define SWITCH_PAGE_93_SHD_LD_PAGE_93_SHD_LD_F15_L_MASK (0x4000U)
#define SWITCH_PAGE_93_SHD_LD_PAGE_93_SHD_LD_F15_L_SHIFT (14U)
#define SWITCH_PAGE_93_SHD_LD_PAGE_93_SHD_LD_F14_L_MASK (0x2000U)
#define SWITCH_PAGE_93_SHD_LD_PAGE_93_SHD_LD_F14_L_SHIFT (13U)
#define SWITCH_PAGE_93_SHD_LD_PAGE_93_SHD_LD_F13_L_MASK (0x1000U)
#define SWITCH_PAGE_93_SHD_LD_PAGE_93_SHD_LD_F13_L_SHIFT (12U)
#define SWITCH_PAGE_93_SHD_LD_P93SLI1588TCL_MASK (0x800U)
#define SWITCH_PAGE_93_SHD_LD_P93SLI1588TCL_SHIFT (11U)
#define SWITCH_PAGE_93_SHD_LD_PAGE_93_SHD_LD_TIME_CODE_LOAD_MASK (0x400U)
#define SWITCH_PAGE_93_SHD_LD_PAGE_93_SHD_LD_TIME_CODE_LOAD_SHIFT (10U)
#define SWITCH_PAGE_93_SHD_LD_PAGE_93_SHD_LD_SYNCOUT_LOAD_MASK (0x200U)
#define SWITCH_PAGE_93_SHD_LD_PAGE_93_SHD_LD_SYNCOUT_LOAD_SHIFT (9U)
#define SWITCH_PAGE_93_SHD_LD_PAGE_93_SHD_LD_NCO_DIVIDER_LOAD_MASK (0x100U)
#define SWITCH_PAGE_93_SHD_LD_PAGE_93_SHD_LD_NCO_DIVIDER_LOAD_SHIFT (8U)
#define SWITCH_PAGE_93_SHD_LD_PAGE_93_SHD_LD_LOCAL_TIME_LOAD_MASK (0x80U)
#define SWITCH_PAGE_93_SHD_LD_PAGE_93_SHD_LD_LOCAL_TIME_LOAD_SHIFT (7U)
#define SWITCH_PAGE_93_SHD_LD_PAGE_93_SHD_LD_FREQ_LOAD_MASK (0x40U)
#define SWITCH_PAGE_93_SHD_LD_PAGE_93_SHD_LD_FREQ_LOAD_SHIFT (6U)
#define SWITCH_PAGE_93_SHD_LD_P93SLDLFL_MASK (0x20U)
#define SWITCH_PAGE_93_SHD_LD_P93SLDLFL_SHIFT (5U)
#define SWITCH_PAGE_93_SHD_LD_PAGE_93_SHD_LD_DPLL_REF_PHASE_LOAD_MASK (0x10U)
#define SWITCH_PAGE_93_SHD_LD_PAGE_93_SHD_LD_DPLL_REF_PHASE_LOAD_SHIFT (4U)
#define SWITCH_PAGE_93_SHD_LD_P93SLDRPDL_MASK (0x8U)
#define SWITCH_PAGE_93_SHD_LD_P93SLDRPDL_SHIFT (3U)
#define SWITCH_PAGE_93_SHD_LD_PAGE_93_SHD_LD_DPLL_K3_LOAD_MASK (0x4U)
#define SWITCH_PAGE_93_SHD_LD_PAGE_93_SHD_LD_DPLL_K3_LOAD_SHIFT (2U)
#define SWITCH_PAGE_93_SHD_LD_PAGE_93_SHD_LD_DPLL_K2_LOAD_MASK (0x2U)
#define SWITCH_PAGE_93_SHD_LD_PAGE_93_SHD_LD_DPLL_K2_LOAD_SHIFT (1U)
#define SWITCH_PAGE_93_SHD_LD_PAGE_93_SHD_LD_DPLL_K1_LOAD_MASK (0x1U)
#define SWITCH_PAGE_93_SHD_LD_PAGE_93_SHD_LD_DPLL_K1_LOAD_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_93_INT_MASK_TYPE;
#define SWITCH_PAGE_93_INT_MASK_RESERVED_MASK (0xf800U)
#define SWITCH_PAGE_93_INT_MASK_RESERVED_SHIFT (11U)
#define SWITCH_PAGE_93_INT_MASK_SPARE_REG_MASK (0x600U)
#define SWITCH_PAGE_93_INT_MASK_SPARE_REG_SHIFT (9U)
#define SWITCH_PAGE_93_INT_MASK_INTC_SOP_MASK_MASK (0x1feU)
#define SWITCH_PAGE_93_INT_MASK_INTC_SOP_MASK_SHIFT (1U)
#define SWITCH_PAGE_93_INT_MASK_INTC_FSYNC_MASK_MASK (0x1U)
#define SWITCH_PAGE_93_INT_MASK_INTC_FSYNC_MASK_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_93_INT_STAT_TYPE;
#define SWITCH_PAGE_93_INT_STAT_RESERVED_MASK (0xf800U)
#define SWITCH_PAGE_93_INT_STAT_RESERVED_SHIFT (11U)
#define SWITCH_PAGE_93_INT_STAT_INTC_RESERVED_MASK (0x600U)
#define SWITCH_PAGE_93_INT_STAT_INTC_RESERVED_SHIFT (9U)
#define SWITCH_PAGE_93_INT_STAT_INTC_SOP_MASK (0x1feU)
#define SWITCH_PAGE_93_INT_STAT_INTC_SOP_SHIFT (1U)
#define SWITCH_PAGE_93_INT_STAT_INTC_FSYNC_MASK (0x1U)
#define SWITCH_PAGE_93_INT_STAT_INTC_FSYNC_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_93_TX_CTL_TYPE;
#define SWITCH_PAGE_93_TX_CTL_PAGE_93_TX_CTL_RESERVED_MASK (0xff00U)
#define SWITCH_PAGE_93_TX_CTL_PAGE_93_TX_CTL_RESERVED_SHIFT (8U)
#define SWITCH_PAGE_93_TX_CTL_PAGE_93_TX_CTL_TX_AS_SA_EN_MASK (0x80U)
#define SWITCH_PAGE_93_TX_CTL_PAGE_93_TX_CTL_TX_AS_SA_EN_SHIFT (7U)
#define SWITCH_PAGE_93_TX_CTL_PAGE_93_TX_CTL_TX_L2_SA_EN_MASK (0x40U)
#define SWITCH_PAGE_93_TX_CTL_PAGE_93_TX_CTL_TX_L2_SA_EN_SHIFT (6U)
#define SWITCH_PAGE_93_TX_CTL_PAGE_93_TX_CTL_TX_L4_IP_ADDRESS_EN_MASK (0x20U)
#define SWITCH_PAGE_93_TX_CTL_PAGE_93_TX_CTL_TX_L4_IP_ADDRESS_EN_SHIFT (5U)
#define SWITCH_PAGE_93_TX_CTL_P93TCTL4I6AE_MASK (0x10U)
#define SWITCH_PAGE_93_TX_CTL_P93TCTL4I6AE_SHIFT (4U)
#define SWITCH_PAGE_93_TX_CTL_PAGE_93_TX_CTL_TX_AS_EN_MASK (0x8U)
#define SWITCH_PAGE_93_TX_CTL_PAGE_93_TX_CTL_TX_AS_EN_SHIFT (3U)
#define SWITCH_PAGE_93_TX_CTL_PAGE_93_TX_CTL_TX_L2_EN_MASK (0x4U)
#define SWITCH_PAGE_93_TX_CTL_PAGE_93_TX_CTL_TX_L2_EN_SHIFT (2U)
#define SWITCH_PAGE_93_TX_CTL_PAGE_93_TX_CTL_TX_IPV4_UDP_EN_MASK (0x2U)
#define SWITCH_PAGE_93_TX_CTL_PAGE_93_TX_CTL_TX_IPV4_UDP_EN_SHIFT (1U)
#define SWITCH_PAGE_93_TX_CTL_PAGE_93_TX_CTL_TX_IPV6_UDP_EN_MASK (0x1U)
#define SWITCH_PAGE_93_TX_CTL_PAGE_93_TX_CTL_TX_IPV6_UDP_EN_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_93_RX_CTL_TYPE;
#define SWITCH_PAGE_93_RX_CTL_PAGE_93_RX_CTL_RESERVED_MASK (0xff00U)
#define SWITCH_PAGE_93_RX_CTL_PAGE_93_RX_CTL_RESERVED_SHIFT (8U)
#define SWITCH_PAGE_93_RX_CTL_PAGE_93_RX_CTL_RX_AS_DA_EN_MASK (0x80U)
#define SWITCH_PAGE_93_RX_CTL_PAGE_93_RX_CTL_RX_AS_DA_EN_SHIFT (7U)
#define SWITCH_PAGE_93_RX_CTL_PAGE_93_RX_CTL_RX_L2_DA_EN_MASK (0x40U)
#define SWITCH_PAGE_93_RX_CTL_PAGE_93_RX_CTL_RX_L2_DA_EN_SHIFT (6U)
#define SWITCH_PAGE_93_RX_CTL_PAGE_93_RX_CTL_RX_L4_IP_ADDRESS_EN_MASK (0x20U)
#define SWITCH_PAGE_93_RX_CTL_PAGE_93_RX_CTL_RX_L4_IP_ADDRESS_EN_SHIFT (5U)
#define SWITCH_PAGE_93_RX_CTL_P93RCRL4I6AE_MASK (0x10U)
#define SWITCH_PAGE_93_RX_CTL_P93RCRL4I6AE_SHIFT (4U)
#define SWITCH_PAGE_93_RX_CTL_PAGE_93_RX_CTL_RX_AS_EN_MASK (0x8U)
#define SWITCH_PAGE_93_RX_CTL_PAGE_93_RX_CTL_RX_AS_EN_SHIFT (3U)
#define SWITCH_PAGE_93_RX_CTL_PAGE_93_RX_CTL_RX_L2_EN_MASK (0x4U)
#define SWITCH_PAGE_93_RX_CTL_PAGE_93_RX_CTL_RX_L2_EN_SHIFT (2U)
#define SWITCH_PAGE_93_RX_CTL_PAGE_93_RX_CTL_RX_IPV4_UDP_EN_MASK (0x2U)
#define SWITCH_PAGE_93_RX_CTL_PAGE_93_RX_CTL_RX_IPV4_UDP_EN_SHIFT (1U)
#define SWITCH_PAGE_93_RX_CTL_PAGE_93_RX_CTL_RX_IPV6_UDP_EN_MASK (0x1U)
#define SWITCH_PAGE_93_RX_CTL_PAGE_93_RX_CTL_RX_IPV6_UDP_EN_SHIFT (0U)




typedef uint16_t SWITCH_P93RTC_TYPE;
#define SWITCH_P93RTC_PAGE_93_RX_TX_CTL_RESERVED_MASK (0xff00U)
#define SWITCH_P93RTC_PAGE_93_RX_TX_CTL_RESERVED_SHIFT (8U)
#define SWITCH_P93RTC_PAGE_93_RX_TX_CTL_TX_CRC_EN_MASK (0x80U)
#define SWITCH_P93RTC_PAGE_93_RX_TX_CTL_TX_CRC_EN_SHIFT (7U)
#define SWITCH_P93RTC_PAGE_93_RX_TX_CTL_TX_L4_IP_ADDRESS_SEL_MASK (0x70U)
#define SWITCH_P93RTC_PAGE_93_RX_TX_CTL_TX_L4_IP_ADDRESS_SEL_SHIFT (4U)
#define SWITCH_P93RTC_PAGE_93_RX_TX_CTL_RX_CRC_EN_MASK (0x8U)
#define SWITCH_P93RTC_PAGE_93_RX_TX_CTL_RX_CRC_EN_SHIFT (3U)
#define SWITCH_P93RTC_PAGE_93_RX_TX_CTL_RX_L4_IP_ADDRESS_SEL_MASK (0x7U)
#define SWITCH_P93RTC_PAGE_93_RX_TX_CTL_RX_L4_IP_ADDRESS_SEL_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_93_VLAN_ITPID_TYPE;
#define SWITCH_PAGE_93_VLAN_ITPID_ITPID_MASK (0xffffU)
#define SWITCH_PAGE_93_VLAN_ITPID_ITPID_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_93_VLAN_OTPID_TYPE;
#define SWITCH_PAGE_93_VLAN_OTPID_OTPID_MASK (0xffffU)
#define SWITCH_PAGE_93_VLAN_OTPID_OTPID_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_93_OTHER_OTPID_TYPE;
#define SWITCH_PAGE_93_OTHER_OTPID_2_MASK (0xffffU)
#define SWITCH_PAGE_93_OTHER_OTPID_2_SHIFT (0U)




typedef uint16_t SWITCH_P93ND1_TYPE;
#define SWITCH_P93ND1_PAGE_93_NSE_DPLL_1_SPARE_REG1_MASK (0xf000U)
#define SWITCH_P93ND1_PAGE_93_NSE_DPLL_1_SPARE_REG1_SHIFT (12U)
#define SWITCH_P93ND1_PAGE_93_NSE_DPLL_1_TS_DEBUG_MASK (0xe00U)
#define SWITCH_P93ND1_PAGE_93_NSE_DPLL_1_TS_DEBUG_SHIFT (9U)
#define SWITCH_P93ND1_PAGE_93_NSE_DPLL_1_TS_DEBUG_EN_MASK (0x100U)
#define SWITCH_P93ND1_PAGE_93_NSE_DPLL_1_TS_DEBUG_EN_SHIFT (8U)
#define SWITCH_P93ND1_PAGE_93_NSE_DPLL_1_RX_TEST_SEL_MASK (0x80U)
#define SWITCH_P93ND1_PAGE_93_NSE_DPLL_1_RX_TEST_SEL_SHIFT (7U)
#define SWITCH_P93ND1_PAGE_93_NSE_DPLL_1_SPARE_REG0_MASK (0x40U)
#define SWITCH_P93ND1_PAGE_93_NSE_DPLL_1_SPARE_REG0_SHIFT (6U)
#define SWITCH_P93ND1_PAGE_93_NSE_DPLL_1_TEST_BUS_SEL_MASK (0x3eU)
#define SWITCH_P93ND1_PAGE_93_NSE_DPLL_1_TEST_BUS_SEL_SHIFT (1U)
#define SWITCH_P93ND1_PAGE_93_NSE_DPLL_1_DPLL_SELECT_MODE_MASK (0x1U)
#define SWITCH_P93ND1_PAGE_93_NSE_DPLL_1_DPLL_SELECT_MODE_SHIFT (0U)




typedef uint16_t SWITCH_P93ND20_TYPE;
#define SWITCH_P93ND20_PAGE_93_NSE_DPLL_2_0_REF_PHASE_N_MASK (0xffffU)
#define SWITCH_P93ND20_PAGE_93_NSE_DPLL_2_0_REF_PHASE_N_SHIFT (0U)




typedef uint16_t SWITCH_P93ND21_TYPE;
#define SWITCH_P93ND21_PAGE_93_NSE_DPLL_2_1_REF_PHASE_N_MASK (0xffffU)
#define SWITCH_P93ND21_PAGE_93_NSE_DPLL_2_1_REF_PHASE_N_SHIFT (0U)




typedef uint16_t SWITCH_P93ND22_TYPE;
#define SWITCH_P93ND22_PAGE_93_NSE_DPLL_2_2_REF_PHASE_N_MASK (0xffffU)
#define SWITCH_P93ND22_PAGE_93_NSE_DPLL_2_2_REF_PHASE_N_SHIFT (0U)




typedef uint16_t SWITCH_P93ND30_TYPE;
#define SWITCH_P93ND30_PAGE_93_NSE_DPLL_3_0_REF_PHASE_DELTA_N_MASK (0xffffU)
#define SWITCH_P93ND30_PAGE_93_NSE_DPLL_3_0_REF_PHASE_DELTA_N_SHIFT (0U)




typedef uint16_t SWITCH_P93ND31_TYPE;
#define SWITCH_P93ND31_PAGE_93_NSE_DPLL_3_1_REF_PHASE_DELTA_N_MASK (0xffffU)
#define SWITCH_P93ND31_PAGE_93_NSE_DPLL_3_1_REF_PHASE_DELTA_N_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_93_NSE_DPLL_4_TYPE;
#define SWITCH_PAGE_93_NSE_DPLL_4_RESERVED_MASK (0xff00U)
#define SWITCH_PAGE_93_NSE_DPLL_4_RESERVED_SHIFT (8U)
#define SWITCH_PAGE_93_NSE_DPLL_4_K1_MASK (0xffU)
#define SWITCH_PAGE_93_NSE_DPLL_4_K1_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_93_NSE_DPLL_5_TYPE;
#define SWITCH_PAGE_93_NSE_DPLL_5_RESERVED_MASK (0xff00U)
#define SWITCH_PAGE_93_NSE_DPLL_5_RESERVED_SHIFT (8U)
#define SWITCH_PAGE_93_NSE_DPLL_5_K2_MASK (0xffU)
#define SWITCH_PAGE_93_NSE_DPLL_5_K2_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_93_NSE_DPLL_6_TYPE;
#define SWITCH_PAGE_93_NSE_DPLL_6_RESERVED_MASK (0xff00U)
#define SWITCH_PAGE_93_NSE_DPLL_6_RESERVED_SHIFT (8U)
#define SWITCH_PAGE_93_NSE_DPLL_6_K3_MASK (0xffU)
#define SWITCH_PAGE_93_NSE_DPLL_6_K3_SHIFT (0U)




typedef uint16_t SWITCH_P93ND70_TYPE;
#define SWITCH_P93ND70_PAGE_93_NSE_DPLL_7_0_LOOP_FILTER_N_MASK (0xffffU)
#define SWITCH_P93ND70_PAGE_93_NSE_DPLL_7_0_LOOP_FILTER_N_SHIFT (0U)




typedef uint16_t SWITCH_P93ND71_TYPE;
#define SWITCH_P93ND71_PAGE_93_NSE_DPLL_7_1_LOOP_FILTER_N_MASK (0xffffU)
#define SWITCH_P93ND71_PAGE_93_NSE_DPLL_7_1_LOOP_FILTER_N_SHIFT (0U)




typedef uint16_t SWITCH_P93ND72_TYPE;
#define SWITCH_P93ND72_PAGE_93_NSE_DPLL_7_2_LOOP_FILTER_N_MASK (0xffffU)
#define SWITCH_P93ND72_PAGE_93_NSE_DPLL_7_2_LOOP_FILTER_N_SHIFT (0U)




typedef uint16_t SWITCH_P93ND73_TYPE;
#define SWITCH_P93ND73_PAGE_93_NSE_DPLL_7_3_LOOP_FILTER_N_MASK (0xffffU)
#define SWITCH_P93ND73_PAGE_93_NSE_DPLL_7_3_LOOP_FILTER_N_SHIFT (0U)




typedef uint16_t SWITCH_P93NN10_TYPE;
#define SWITCH_P93NN10_P93NN10NRNFN_MASK (0xffffU)
#define SWITCH_P93NN10_P93NN10NRNFN_SHIFT (0U)




typedef uint16_t SWITCH_P93NN11_TYPE;
#define SWITCH_P93NN11_P93NN11NRNFN_MASK (0xffffU)
#define SWITCH_P93NN11_P93NN11NRNFN_SHIFT (0U)




typedef uint16_t SWITCH_P93NN20_TYPE;
#define SWITCH_P93NN20_PAGE_93_NSE_NCO_2_0_LOCAL_TIME_UP_N_MASK (0xffffU)
#define SWITCH_P93NN20_PAGE_93_NSE_NCO_2_0_LOCAL_TIME_UP_N_SHIFT (0U)




typedef uint16_t SWITCH_P93NN21_TYPE;
#define SWITCH_P93NN21_PAGE_93_NSE_NCO_2_1_LOCAL_TIME_UP_N_MASK (0xffffU)
#define SWITCH_P93NN21_PAGE_93_NSE_NCO_2_1_LOCAL_TIME_UP_N_SHIFT (0U)




typedef uint16_t SWITCH_P93NN22_TYPE;
#define SWITCH_P93NN22_PAGE_93_NSE_NCO_2_2_LOCAL_TIME_UP_N_MASK (0xffffU)
#define SWITCH_P93NN22_PAGE_93_NSE_NCO_2_2_LOCAL_TIME_UP_N_SHIFT (0U)




typedef uint16_t SWITCH_P93NN30_TYPE;
#define SWITCH_P93NN30_PAGE_93_NSE_NCO_3_0_INTERVAL_LENGTH_0_MASK (0xffffU)
#define SWITCH_P93NN30_PAGE_93_NSE_NCO_3_0_INTERVAL_LENGTH_0_SHIFT (0U)




typedef uint16_t SWITCH_P93NN31_TYPE;
#define SWITCH_P93NN31_PAGE_93_NSE_NCO_3_1_PULSE_TRAIN_LENGTH_0_MASK (0xc000U)
#define SWITCH_P93NN31_PAGE_93_NSE_NCO_3_1_PULSE_TRAIN_LENGTH_0_SHIFT (14U)
#define SWITCH_P93NN31_PAGE_93_NSE_NCO_3_1_INTERVAL_LENGTH_1_MASK (0x3fffU)
#define SWITCH_P93NN31_PAGE_93_NSE_NCO_3_1_INTERVAL_LENGTH_1_SHIFT (0U)




typedef uint16_t SWITCH_P93NN32_TYPE;
#define SWITCH_P93NN32_PAGE_93_NSE_NCO_3_2_FRMSYNC_PULSE_LENGTH_MASK (0xff80U)
#define SWITCH_P93NN32_PAGE_93_NSE_NCO_3_2_FRMSYNC_PULSE_LENGTH_SHIFT (7U)
#define SWITCH_P93NN32_PAGE_93_NSE_NCO_3_2_PULSE_TRAIN_LENGTH_1_MASK (0x7fU)
#define SWITCH_P93NN32_PAGE_93_NSE_NCO_3_2_PULSE_TRAIN_LENGTH_1_SHIFT (0U)




typedef uint16_t SWITCH_P93NN4_TYPE;
#define SWITCH_P93NN4_PAGE_93_NSE_NCO_4_RESERVED_MASK (0xf000U)
#define SWITCH_P93NN4_PAGE_93_NSE_NCO_4_RESERVED_SHIFT (12U)
#define SWITCH_P93NN4_PAGE_93_NSE_NCO_4_NSE_REG_TS_DIVIDER_MASK (0xfffU)
#define SWITCH_P93NN4_PAGE_93_NSE_NCO_4_NSE_REG_TS_DIVIDER_SHIFT (0U)




typedef uint16_t SWITCH_P93NN50_TYPE;
#define SWITCH_P93NN50_PAGE_93_NSE_NCO_5_0_SYNOUT_TS_REG_0_MASK (0xfff0U)
#define SWITCH_P93NN50_PAGE_93_NSE_NCO_5_0_SYNOUT_TS_REG_0_SHIFT (4U)
#define SWITCH_P93NN50_PAGE_93_NSE_NCO_5_0_SPARE_REG_MASK (0xfU)
#define SWITCH_P93NN50_PAGE_93_NSE_NCO_5_0_SPARE_REG_SHIFT (0U)




typedef uint16_t SWITCH_P93NN51_TYPE;
#define SWITCH_P93NN51_PAGE_93_NSE_NCO_5_1_SYNOUT_TS_REG_1_MASK (0xffffU)
#define SWITCH_P93NN51_PAGE_93_NSE_NCO_5_1_SYNOUT_TS_REG_1_SHIFT (0U)




typedef uint16_t SWITCH_P93NN52_TYPE;
#define SWITCH_P93NN52_PAGE_93_NSE_NCO_5_2_SYNOUT_TS_REG_2_MASK (0xffffU)
#define SWITCH_P93NN52_PAGE_93_NSE_NCO_5_2_SYNOUT_TS_REG_2_SHIFT (0U)




typedef uint16_t SWITCH_P93NN6_TYPE;
#define SWITCH_P93NN6_PAGE_93_NSE_NCO_6_GMODE_MASK (0xc000U)
#define SWITCH_P93NN6_PAGE_93_NSE_NCO_6_GMODE_SHIFT (14U)
#define SWITCH_P93NN6_PAGE_93_NSE_NCO_6_TS_CAPTURE_MASK (0x2000U)
#define SWITCH_P93NN6_PAGE_93_NSE_NCO_6_TS_CAPTURE_SHIFT (13U)
#define SWITCH_P93NN6_PAGE_93_NSE_NCO_6_NSE_INIT_MASK (0x1000U)
#define SWITCH_P93NN6_PAGE_93_NSE_NCO_6_NSE_INIT_SHIFT (12U)
#define SWITCH_P93NN6_PAGE_93_NSE_NCO_6_M34_LOCAL_SYNC_DIS_MASK (0x800U)
#define SWITCH_P93NN6_PAGE_93_NSE_NCO_6_M34_LOCAL_SYNC_DIS_SHIFT (11U)
#define SWITCH_P93NN6_PAGE_93_NSE_NCO_6_SPARE_REG1_MASK (0x400U)
#define SWITCH_P93NN6_PAGE_93_NSE_NCO_6_SPARE_REG1_SHIFT (10U)
#define SWITCH_P93NN6_PAGE_93_NSE_NCO_6_RESET_LOCK_STATE_MASK (0x200U)
#define SWITCH_P93NN6_PAGE_93_NSE_NCO_6_RESET_LOCK_STATE_SHIFT (9U)
#define SWITCH_P93NN6_PAGE_93_NSE_NCO_6_RESET_SYNCIN_STATE_MASK (0x100U)
#define SWITCH_P93NN6_PAGE_93_NSE_NCO_6_RESET_SYNCIN_STATE_SHIFT (8U)
#define SWITCH_P93NN6_PAGE_93_NSE_NCO_6_RESET_SYNC_STATE_MASK (0x80U)
#define SWITCH_P93NN6_PAGE_93_NSE_NCO_6_RESET_SYNC_STATE_SHIFT (7U)
#define SWITCH_P93NN6_PAGE_93_NSE_NCO_6_SPARE_REG0_MASK (0x40U)
#define SWITCH_P93NN6_PAGE_93_NSE_NCO_6_SPARE_REG0_SHIFT (6U)
#define SWITCH_P93NN6_PAGE_93_NSE_NCO_6_FRAMESYN_MODE_MASK (0x3cU)
#define SWITCH_P93NN6_PAGE_93_NSE_NCO_6_FRAMESYN_MODE_SHIFT (2U)
#define SWITCH_P93NN6_PAGE_93_NSE_NCO_6_SYNOUT_MODE_MASK (0x3U)
#define SWITCH_P93NN6_PAGE_93_NSE_NCO_6_SYNOUT_MODE_SHIFT (0U)




typedef uint16_t SWITCH_P93NN70_TYPE;
#define SWITCH_P93NN70_PAGE_93_NSE_NCO_7_0_LENGTH_THRESHOLD_MASK (0xffffU)
#define SWITCH_P93NN70_PAGE_93_NSE_NCO_7_0_LENGTH_THRESHOLD_SHIFT (0U)




typedef uint16_t SWITCH_P93NN71_TYPE;
#define SWITCH_P93NN71_PAGE_93_NSE_NCO_7_1_EVENT_OFFSET_MASK (0xffffU)
#define SWITCH_P93NN71_PAGE_93_NSE_NCO_7_1_EVENT_OFFSET_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_93_TX_COUNTER_TYPE;
#define SWITCH_PAGE_93_TX_COUNTER_COUNTER_MASK (0xffffU)
#define SWITCH_PAGE_93_TX_COUNTER_COUNTER_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_93_RX_COUNTER_TYPE;
#define SWITCH_PAGE_93_RX_COUNTER_COUNTER_MASK (0xffffU)
#define SWITCH_PAGE_93_RX_COUNTER_COUNTER_SHIFT (0U)




typedef uint16_t SWITCH_P93RT1588C_TYPE;
#define SWITCH_P93RT1588C_P93RT1588CR1588C_MASK (0xff00U)
#define SWITCH_P93RT1588C_P93RT1588CR1588C_SHIFT (8U)
#define SWITCH_P93RT1588C_P93RT1588CT1588C_MASK (0xffU)
#define SWITCH_P93RT1588C_P93RT1588CT1588C_SHIFT (0U)




typedef uint16_t SWITCH_P94TRSE_TYPE;
#define SWITCH_P94TRSE_P94TRSEP8TRE_MASK (0x8000U)
#define SWITCH_P94TRSE_P94TRSEP8TRE_SHIFT (15U)
#define SWITCH_P94TRSE_P94TRSEP8TRS_MASK (0x4000U)
#define SWITCH_P94TRSE_P94TRSEP8TRS_SHIFT (14U)
#define SWITCH_P94TRSE_P94TRSEP7TRE_MASK (0x2000U)
#define SWITCH_P94TRSE_P94TRSEP7TRE_SHIFT (13U)
#define SWITCH_P94TRSE_P94TRSEP7TRS_MASK (0x1000U)
#define SWITCH_P94TRSE_P94TRSEP7TRS_SHIFT (12U)
#define SWITCH_P94TRSE_P94TRSEP5TRE_MASK (0x800U)
#define SWITCH_P94TRSE_P94TRSEP5TRE_SHIFT (11U)
#define SWITCH_P94TRSE_P94TRSEP5TRS_MASK (0x400U)
#define SWITCH_P94TRSE_P94TRSEP5TRS_SHIFT (10U)
#define SWITCH_P94TRSE_P94TRSEP4TRE_MASK (0x200U)
#define SWITCH_P94TRSE_P94TRSEP4TRE_SHIFT (9U)
#define SWITCH_P94TRSE_P94TRSEP4TRS_MASK (0x100U)
#define SWITCH_P94TRSE_P94TRSEP4TRS_SHIFT (8U)
#define SWITCH_P94TRSE_P94TRSEP3TRE_MASK (0x80U)
#define SWITCH_P94TRSE_P94TRSEP3TRE_SHIFT (7U)
#define SWITCH_P94TRSE_P94TRSEP3TRS_MASK (0x40U)
#define SWITCH_P94TRSE_P94TRSEP3TRS_SHIFT (6U)
#define SWITCH_P94TRSE_P94TRSEP2TRE_MASK (0x20U)
#define SWITCH_P94TRSE_P94TRSEP2TRE_SHIFT (5U)
#define SWITCH_P94TRSE_P94TRSEP2TRS_MASK (0x10U)
#define SWITCH_P94TRSE_P94TRSEP2TRS_SHIFT (4U)
#define SWITCH_P94TRSE_P94TRSEP1TRE_MASK (0x8U)
#define SWITCH_P94TRSE_P94TRSEP1TRE_SHIFT (3U)
#define SWITCH_P94TRSE_P94TRSEP1TRS_MASK (0x4U)
#define SWITCH_P94TRSE_P94TRSEP1TRS_SHIFT (2U)
#define SWITCH_P94TRSE_P94TRSEP0TRE_MASK (0x2U)
#define SWITCH_P94TRSE_P94TRSEP0TRE_SHIFT (1U)
#define SWITCH_P94TRSE_P94TRSEP0TRS_MASK (0x1U)
#define SWITCH_P94TRSE_P94TRSEP0TRS_SHIFT (0U)




typedef uint16_t SWITCH_P94H0_TYPE;
#define SWITCH_P94H0_PAGE_94_HEARTBEAT_0_HEARTBEAT_N_MASK (0xffffU)
#define SWITCH_P94H0_PAGE_94_HEARTBEAT_0_HEARTBEAT_N_SHIFT (0U)




typedef uint16_t SWITCH_P94H1_TYPE;
#define SWITCH_P94H1_PAGE_94_HEARTBEAT_1_HEARTBEAT_N_MASK (0xffffU)
#define SWITCH_P94H1_PAGE_94_HEARTBEAT_1_HEARTBEAT_N_SHIFT (0U)




typedef uint16_t SWITCH_P94H2_TYPE;
#define SWITCH_P94H2_PAGE_94_HEARTBEAT_2_HEARTBEAT_N_MASK (0xffffU)
#define SWITCH_P94H2_PAGE_94_HEARTBEAT_2_HEARTBEAT_N_SHIFT (0U)




typedef uint16_t SWITCH_P94TS0_TYPE;
#define SWITCH_P94TS0_PAGE_94_TIME_STAMP_0_TIME_STAMP_N_MASK (0xffffU)
#define SWITCH_P94TS0_PAGE_94_TIME_STAMP_0_TIME_STAMP_N_SHIFT (0U)




typedef uint16_t SWITCH_P94TS1_TYPE;
#define SWITCH_P94TS1_PAGE_94_TIME_STAMP_1_TIME_STAMP_N_MASK (0xffffU)
#define SWITCH_P94TS1_PAGE_94_TIME_STAMP_1_TIME_STAMP_N_SHIFT (0U)




typedef uint16_t SWITCH_P94TS2_TYPE;
#define SWITCH_P94TS2_PAGE_94_TIME_STAMP_2_TIME_STAMP_N_MASK (0xffffU)
#define SWITCH_P94TS2_PAGE_94_TIME_STAMP_2_TIME_STAMP_N_SHIFT (0U)




typedef uint16_t SWITCH_P94TSI0_TYPE;
#define SWITCH_P94TSI0_P94TSI0TSIN_MASK (0xffffU)
#define SWITCH_P94TSI0_P94TSI0TSIN_SHIFT (0U)




typedef uint16_t SWITCH_P94TSI1_TYPE;
#define SWITCH_P94TSI1_P94TSI1TSIN_MASK (0xffffU)
#define SWITCH_P94TSI1_P94TSI1TSIN_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_94_CNTR_DBG_TYPE;
#define SWITCH_PAGE_94_CNTR_DBG_RESERVED_MASK (0xf000U)
#define SWITCH_PAGE_94_CNTR_DBG_RESERVED_SHIFT (12U)
#define SWITCH_PAGE_94_CNTR_DBG_HB_CNTL_MASK (0xc00U)
#define SWITCH_PAGE_94_CNTR_DBG_HB_CNTL_SHIFT (10U)
#define SWITCH_PAGE_94_CNTR_DBG_TS_SLICE_SEL_MASK (0x380U)
#define SWITCH_PAGE_94_CNTR_DBG_TS_SLICE_SEL_SHIFT (7U)
#define SWITCH_PAGE_94_CNTR_DBG_TC_80_LEAP_MASK (0x60U)
#define SWITCH_PAGE_94_CNTR_DBG_TC_80_LEAP_SHIFT (5U)
#define SWITCH_PAGE_94_CNTR_DBG_SLICE_SEL_MASK (0x1cU)
#define SWITCH_PAGE_94_CNTR_DBG_SLICE_SEL_SHIFT (2U)
#define SWITCH_PAGE_94_CNTR_DBG_RST_RX_CNTR_MASK (0x2U)
#define SWITCH_PAGE_94_CNTR_DBG_RST_RX_CNTR_SHIFT (1U)
#define SWITCH_PAGE_94_CNTR_DBG_RST_TX_CNTR_MASK (0x1U)
#define SWITCH_PAGE_94_CNTR_DBG_RST_TX_CNTR_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_94_RX_CF_SPEC_TYPE;
#define SWITCH_PAGE_94_RX_CF_SPEC_RESERVED_MASK (0xff00U)
#define SWITCH_PAGE_94_RX_CF_SPEC_RESERVED_SHIFT (8U)
#define SWITCH_PAGE_94_RX_CF_SPEC_SPEC_MASK (0xffU)
#define SWITCH_PAGE_94_RX_CF_SPEC_SPEC_SHIFT (0U)




typedef uint16_t SWITCH_P94TS_TYPE;
#define SWITCH_P94TS_PAGE_94_TIMECODE_SEL_RX_TIMECODE_SEL_MASK (0xff00U)
#define SWITCH_P94TS_PAGE_94_TIMECODE_SEL_RX_TIMECODE_SEL_SHIFT (8U)
#define SWITCH_P94TS_PAGE_94_TIMECODE_SEL_TX_TIMECODE_SEL_MASK (0xffU)
#define SWITCH_P94TS_PAGE_94_TIMECODE_SEL_TX_TIMECODE_SEL_SHIFT (0U)




typedef uint16_t SWITCH_P94TS3_TYPE;
#define SWITCH_P94TS3_PAGE_94_TIME_STAMP_3_TIME_STAMP_3_MASK (0xffffU)
#define SWITCH_P94TS3_PAGE_94_TIME_STAMP_3_TIME_STAMP_3_SHIFT (0U)




typedef uint16_t SWITCH_PAGE_95_RED_CONTROL_TYPE;
#define SWITCH_PAGE_95_RED_CONTROL_RESERVED_MASK (0xfe00U)
#define SWITCH_PAGE_95_RED_CONTROL_RESERVED_SHIFT (9U)
#define SWITCH_PAGE_95_RED_CONTROL_EN_MASK (0x1ffU)
#define SWITCH_PAGE_95_RED_CONTROL_EN_SHIFT (0U)




typedef uint16_t SWITCH_P95T2PT_TYPE;
#define SWITCH_P95T2PT_P95T2PTT2TWR_MASK (0x8000U)
#define SWITCH_P95T2PT_P95T2PTT2TWR_SHIFT (15U)
#define SWITCH_P95T2PT_PAGE_95_TC2RED_PROFILE_TABLE_RESERVED_MASK (0x6000U)
#define SWITCH_P95T2PT_PAGE_95_TC2RED_PROFILE_TABLE_RESERVED_SHIFT (13U)
#define SWITCH_P95T2PT_P95T2PTT2TA_MASK (0x1ff0U)
#define SWITCH_P95T2PT_P95T2PTT2TA_SHIFT (4U)
#define SWITCH_P95T2PT_P95T2PTT2TD_MASK (0xfU)
#define SWITCH_P95T2PT_P95T2PTT2TD_SHIFT (0U)




typedef uint16_t SWITCH_P95REB_TYPE;
#define SWITCH_P95REB_PAGE_95_RED_EGRESS_BYPASS_RESERVED_MASK (0xfe00U)
#define SWITCH_P95REB_PAGE_95_RED_EGRESS_BYPASS_RESERVED_SHIFT (9U)
#define SWITCH_P95REB_PAGE_95_RED_EGRESS_BYPASS_RED_EGRESS_BYPASS_MASK (0x1ffU)
#define SWITCH_P95REB_PAGE_95_RED_EGRESS_BYPASS_RED_EGRESS_BYPASS_SHIFT (0U)




typedef uint16_t SWITCH_P95RAC_TYPE;
#define SWITCH_P95RAC_PAGE_95_RED_AQD_CONTROL_RESERVED_2_MASK (0xf000U)
#define SWITCH_P95RAC_PAGE_95_RED_AQD_CONTROL_RESERVED_2_SHIFT (12U)
#define SWITCH_P95RAC_PAGE_95_RED_AQD_CONTROL_AQD_PERIOD_MASK (0xf00U)
#define SWITCH_P95RAC_PAGE_95_RED_AQD_CONTROL_AQD_PERIOD_SHIFT (8U)
#define SWITCH_P95RAC_PAGE_95_RED_AQD_CONTROL_RESERVED_1_MASK (0xc0U)
#define SWITCH_P95RAC_PAGE_95_RED_AQD_CONTROL_RESERVED_1_SHIFT (6U)
#define SWITCH_P95RAC_PAGE_95_RED_AQD_CONTROL_AQD_RST_MASK (0x20U)
#define SWITCH_P95RAC_PAGE_95_RED_AQD_CONTROL_AQD_RST_SHIFT (5U)
#define SWITCH_P95RAC_PAGE_95_RED_AQD_CONTROL_RED_FAST_CORR_MASK (0x10U)
#define SWITCH_P95RAC_PAGE_95_RED_AQD_CONTROL_RED_FAST_CORR_SHIFT (4U)
#define SWITCH_P95RAC_PAGE_95_RED_AQD_CONTROL_RESERVED_0_MASK (0xfU)
#define SWITCH_P95RAC_PAGE_95_RED_AQD_CONTROL_RESERVED_0_SHIFT (0U)




typedef uint16_t SWITCH_P95RE_TYPE;
#define SWITCH_P95RE_PAGE_95_RED_EXPONENT_RESERVED_MASK (0xff00U)
#define SWITCH_P95RE_PAGE_95_RED_EXPONENT_RESERVED_SHIFT (8U)
#define SWITCH_P95RE_PAGE_95_RED_EXPONENT_RED_EXPONENT_MASK (0xffU)
#define SWITCH_P95RE_PAGE_95_RED_EXPONENT_RED_EXPONENT_SHIFT (0U)




typedef uint16_t SWITCH_P95RDATM_TYPE;
#define SWITCH_P95RDATM_PAGE_95_RED_DROP_ADD_TO_MIB_RESERVED_MASK (0xfe00U)
#define SWITCH_P95RDATM_PAGE_95_RED_DROP_ADD_TO_MIB_RESERVED_SHIFT (9U)
#define SWITCH_P95RDATM_P95RDATMRDATM_MASK (0x1ffU)
#define SWITCH_P95RDATM_P95RDATMRDATM_SHIFT (0U)




typedef uint32_t SWITCH_P95RPD_TYPE;
#define SWITCH_P95RPD_PAGE_95_RED_PROFILE_DEFAULT_RESERVED_MASK (0xfffffff0UL)
#define SWITCH_P95RPD_PAGE_95_RED_PROFILE_DEFAULT_RESERVED_SHIFT (4UL)
#define SWITCH_P95RPD_P95RPDRPD_MASK (0xfUL)
#define SWITCH_P95RPD_P95RPDRPD_SHIFT (0UL)




typedef uint32_t SWITCH_P95WRS0_TYPE;
#define SWITCH_P95WRS0_PAGE_95_WRED_REG_SPARE0_WRED_REG_SPARE0_MASK (0xffffffffUL)
#define SWITCH_P95WRS0_PAGE_95_WRED_REG_SPARE0_WRED_REG_SPARE0_SHIFT (0UL)




typedef uint32_t SWITCH_P95WRS1_TYPE;
#define SWITCH_P95WRS1_PAGE_95_WRED_REG_SPARE1_WRED_REG_SPARE1_MASK (0xffffffffUL)
#define SWITCH_P95WRS1_PAGE_95_WRED_REG_SPARE1_WRED_REG_SPARE1_SHIFT (0UL)




typedef uint32_t SWITCH_P95RP0_TYPE;
#define SWITCH_P95RP0_PAGE_95_RED_PROFILE_0_RESERVED_MASK (0xfc000000UL)
#define SWITCH_P95RP0_PAGE_95_RED_PROFILE_0_RESERVED_SHIFT (26UL)
#define SWITCH_P95RP0_PAGE_95_RED_PROFILE_0_RED_DROP_PROB_MASK (0x3c00000UL)
#define SWITCH_P95RP0_PAGE_95_RED_PROFILE_0_RED_DROP_PROB_SHIFT (22UL)
#define SWITCH_P95RP0_PAGE_95_RED_PROFILE_0_RED_MAX_THD_MASK (0x3ff800UL)
#define SWITCH_P95RP0_PAGE_95_RED_PROFILE_0_RED_MAX_THD_SHIFT (11UL)
#define SWITCH_P95RP0_PAGE_95_RED_PROFILE_0_RED_MIN_THD_MASK (0x7ffUL)
#define SWITCH_P95RP0_PAGE_95_RED_PROFILE_0_RED_MIN_THD_SHIFT (0UL)




typedef uint32_t SWITCH_P95RP1_TYPE;
#define SWITCH_P95RP1_PAGE_95_RED_PROFILE_1_RESERVED_MASK (0xfc000000UL)
#define SWITCH_P95RP1_PAGE_95_RED_PROFILE_1_RESERVED_SHIFT (26UL)
#define SWITCH_P95RP1_PAGE_95_RED_PROFILE_1_RED_DROP_PROB_MASK (0x3c00000UL)
#define SWITCH_P95RP1_PAGE_95_RED_PROFILE_1_RED_DROP_PROB_SHIFT (22UL)
#define SWITCH_P95RP1_PAGE_95_RED_PROFILE_1_RED_MAX_THD_MASK (0x3ff800UL)
#define SWITCH_P95RP1_PAGE_95_RED_PROFILE_1_RED_MAX_THD_SHIFT (11UL)
#define SWITCH_P95RP1_PAGE_95_RED_PROFILE_1_RED_MIN_THD_MASK (0x7ffUL)
#define SWITCH_P95RP1_PAGE_95_RED_PROFILE_1_RED_MIN_THD_SHIFT (0UL)




typedef uint32_t SWITCH_P95RP2_TYPE;
#define SWITCH_P95RP2_PAGE_95_RED_PROFILE_2_RESERVED_MASK (0xfc000000UL)
#define SWITCH_P95RP2_PAGE_95_RED_PROFILE_2_RESERVED_SHIFT (26UL)
#define SWITCH_P95RP2_PAGE_95_RED_PROFILE_2_RED_DROP_PROB_MASK (0x3c00000UL)
#define SWITCH_P95RP2_PAGE_95_RED_PROFILE_2_RED_DROP_PROB_SHIFT (22UL)
#define SWITCH_P95RP2_PAGE_95_RED_PROFILE_2_RED_MAX_THD_MASK (0x3ff800UL)
#define SWITCH_P95RP2_PAGE_95_RED_PROFILE_2_RED_MAX_THD_SHIFT (11UL)
#define SWITCH_P95RP2_PAGE_95_RED_PROFILE_2_RED_MIN_THD_MASK (0x7ffUL)
#define SWITCH_P95RP2_PAGE_95_RED_PROFILE_2_RED_MIN_THD_SHIFT (0UL)




typedef uint32_t SWITCH_P95RP3_TYPE;
#define SWITCH_P95RP3_PAGE_95_RED_PROFILE_3_RESERVED_MASK (0xfc000000UL)
#define SWITCH_P95RP3_PAGE_95_RED_PROFILE_3_RESERVED_SHIFT (26UL)
#define SWITCH_P95RP3_PAGE_95_RED_PROFILE_3_RED_DROP_PROB_MASK (0x3c00000UL)
#define SWITCH_P95RP3_PAGE_95_RED_PROFILE_3_RED_DROP_PROB_SHIFT (22UL)
#define SWITCH_P95RP3_PAGE_95_RED_PROFILE_3_RED_MAX_THD_MASK (0x3ff800UL)
#define SWITCH_P95RP3_PAGE_95_RED_PROFILE_3_RED_MAX_THD_SHIFT (11UL)
#define SWITCH_P95RP3_PAGE_95_RED_PROFILE_3_RED_MIN_THD_MASK (0x7ffUL)
#define SWITCH_P95RP3_PAGE_95_RED_PROFILE_3_RED_MIN_THD_SHIFT (0UL)




typedef uint32_t SWITCH_P95RP4_TYPE;
#define SWITCH_P95RP4_PAGE_95_RED_PROFILE_4_RESERVED_MASK (0xfc000000UL)
#define SWITCH_P95RP4_PAGE_95_RED_PROFILE_4_RESERVED_SHIFT (26UL)
#define SWITCH_P95RP4_PAGE_95_RED_PROFILE_4_RED_DROP_PROB_MASK (0x3c00000UL)
#define SWITCH_P95RP4_PAGE_95_RED_PROFILE_4_RED_DROP_PROB_SHIFT (22UL)
#define SWITCH_P95RP4_PAGE_95_RED_PROFILE_4_RED_MAX_THD_MASK (0x3ff800UL)
#define SWITCH_P95RP4_PAGE_95_RED_PROFILE_4_RED_MAX_THD_SHIFT (11UL)
#define SWITCH_P95RP4_PAGE_95_RED_PROFILE_4_RED_MIN_THD_MASK (0x7ffUL)
#define SWITCH_P95RP4_PAGE_95_RED_PROFILE_4_RED_MIN_THD_SHIFT (0UL)




typedef uint32_t SWITCH_P95RP5_TYPE;
#define SWITCH_P95RP5_PAGE_95_RED_PROFILE_5_RESERVED_MASK (0xfc000000UL)
#define SWITCH_P95RP5_PAGE_95_RED_PROFILE_5_RESERVED_SHIFT (26UL)
#define SWITCH_P95RP5_PAGE_95_RED_PROFILE_5_RED_DROP_PROB_MASK (0x3c00000UL)
#define SWITCH_P95RP5_PAGE_95_RED_PROFILE_5_RED_DROP_PROB_SHIFT (22UL)
#define SWITCH_P95RP5_PAGE_95_RED_PROFILE_5_RED_MAX_THD_MASK (0x3ff800UL)
#define SWITCH_P95RP5_PAGE_95_RED_PROFILE_5_RED_MAX_THD_SHIFT (11UL)
#define SWITCH_P95RP5_PAGE_95_RED_PROFILE_5_RED_MIN_THD_MASK (0x7ffUL)
#define SWITCH_P95RP5_PAGE_95_RED_PROFILE_5_RED_MIN_THD_SHIFT (0UL)




typedef uint32_t SWITCH_P95RP6_TYPE;
#define SWITCH_P95RP6_PAGE_95_RED_PROFILE_6_RESERVED_MASK (0xfc000000UL)
#define SWITCH_P95RP6_PAGE_95_RED_PROFILE_6_RESERVED_SHIFT (26UL)
#define SWITCH_P95RP6_PAGE_95_RED_PROFILE_6_RED_DROP_PROB_MASK (0x3c00000UL)
#define SWITCH_P95RP6_PAGE_95_RED_PROFILE_6_RED_DROP_PROB_SHIFT (22UL)
#define SWITCH_P95RP6_PAGE_95_RED_PROFILE_6_RED_MAX_THD_MASK (0x3ff800UL)
#define SWITCH_P95RP6_PAGE_95_RED_PROFILE_6_RED_MAX_THD_SHIFT (11UL)
#define SWITCH_P95RP6_PAGE_95_RED_PROFILE_6_RED_MIN_THD_MASK (0x7ffUL)
#define SWITCH_P95RP6_PAGE_95_RED_PROFILE_6_RED_MIN_THD_SHIFT (0UL)




typedef uint32_t SWITCH_P95RP7_TYPE;
#define SWITCH_P95RP7_PAGE_95_RED_PROFILE_7_RESERVED_MASK (0xfc000000UL)
#define SWITCH_P95RP7_PAGE_95_RED_PROFILE_7_RESERVED_SHIFT (26UL)
#define SWITCH_P95RP7_PAGE_95_RED_PROFILE_7_RED_DROP_PROB_MASK (0x3c00000UL)
#define SWITCH_P95RP7_PAGE_95_RED_PROFILE_7_RED_DROP_PROB_SHIFT (22UL)
#define SWITCH_P95RP7_PAGE_95_RED_PROFILE_7_RED_MAX_THD_MASK (0x3ff800UL)
#define SWITCH_P95RP7_PAGE_95_RED_PROFILE_7_RED_MAX_THD_SHIFT (11UL)
#define SWITCH_P95RP7_PAGE_95_RED_PROFILE_7_RED_MIN_THD_MASK (0x7ffUL)
#define SWITCH_P95RP7_PAGE_95_RED_PROFILE_7_RED_MIN_THD_SHIFT (0UL)




typedef uint32_t SWITCH_P95RP8_TYPE;
#define SWITCH_P95RP8_PAGE_95_RED_PROFILE_8_RESERVED_MASK (0xfc000000UL)
#define SWITCH_P95RP8_PAGE_95_RED_PROFILE_8_RESERVED_SHIFT (26UL)
#define SWITCH_P95RP8_PAGE_95_RED_PROFILE_8_RED_DROP_PROB_MASK (0x3c00000UL)
#define SWITCH_P95RP8_PAGE_95_RED_PROFILE_8_RED_DROP_PROB_SHIFT (22UL)
#define SWITCH_P95RP8_PAGE_95_RED_PROFILE_8_RED_MAX_THD_MASK (0x3ff800UL)
#define SWITCH_P95RP8_PAGE_95_RED_PROFILE_8_RED_MAX_THD_SHIFT (11UL)
#define SWITCH_P95RP8_PAGE_95_RED_PROFILE_8_RED_MIN_THD_MASK (0x7ffUL)
#define SWITCH_P95RP8_PAGE_95_RED_PROFILE_8_RED_MIN_THD_SHIFT (0UL)




typedef uint32_t SWITCH_P95RP9_TYPE;
#define SWITCH_P95RP9_PAGE_95_RED_PROFILE_9_RESERVED_MASK (0xfc000000UL)
#define SWITCH_P95RP9_PAGE_95_RED_PROFILE_9_RESERVED_SHIFT (26UL)
#define SWITCH_P95RP9_PAGE_95_RED_PROFILE_9_RED_DROP_PROB_MASK (0x3c00000UL)
#define SWITCH_P95RP9_PAGE_95_RED_PROFILE_9_RED_DROP_PROB_SHIFT (22UL)
#define SWITCH_P95RP9_PAGE_95_RED_PROFILE_9_RED_MAX_THD_MASK (0x3ff800UL)
#define SWITCH_P95RP9_PAGE_95_RED_PROFILE_9_RED_MAX_THD_SHIFT (11UL)
#define SWITCH_P95RP9_PAGE_95_RED_PROFILE_9_RED_MIN_THD_MASK (0x7ffUL)
#define SWITCH_P95RP9_PAGE_95_RED_PROFILE_9_RED_MIN_THD_SHIFT (0UL)




typedef uint32_t SWITCH_P95RP10_TYPE;
#define SWITCH_P95RP10_PAGE_95_RED_PROFILE_10_RESERVED_MASK (0xfc000000UL)
#define SWITCH_P95RP10_PAGE_95_RED_PROFILE_10_RESERVED_SHIFT (26UL)
#define SWITCH_P95RP10_PAGE_95_RED_PROFILE_10_RED_DROP_PROB_MASK (0x3c00000UL)
#define SWITCH_P95RP10_PAGE_95_RED_PROFILE_10_RED_DROP_PROB_SHIFT (22UL)
#define SWITCH_P95RP10_PAGE_95_RED_PROFILE_10_RED_MAX_THD_MASK (0x3ff800UL)
#define SWITCH_P95RP10_PAGE_95_RED_PROFILE_10_RED_MAX_THD_SHIFT (11UL)
#define SWITCH_P95RP10_PAGE_95_RED_PROFILE_10_RED_MIN_THD_MASK (0x7ffUL)
#define SWITCH_P95RP10_PAGE_95_RED_PROFILE_10_RED_MIN_THD_SHIFT (0UL)




typedef uint32_t SWITCH_P95RP11_TYPE;
#define SWITCH_P95RP11_PAGE_95_RED_PROFILE_11_RESERVED_MASK (0xfc000000UL)
#define SWITCH_P95RP11_PAGE_95_RED_PROFILE_11_RESERVED_SHIFT (26UL)
#define SWITCH_P95RP11_PAGE_95_RED_PROFILE_11_RED_DROP_PROB_MASK (0x3c00000UL)
#define SWITCH_P95RP11_PAGE_95_RED_PROFILE_11_RED_DROP_PROB_SHIFT (22UL)
#define SWITCH_P95RP11_PAGE_95_RED_PROFILE_11_RED_MAX_THD_MASK (0x3ff800UL)
#define SWITCH_P95RP11_PAGE_95_RED_PROFILE_11_RED_MAX_THD_SHIFT (11UL)
#define SWITCH_P95RP11_PAGE_95_RED_PROFILE_11_RED_MIN_THD_MASK (0x7ffUL)
#define SWITCH_P95RP11_PAGE_95_RED_PROFILE_11_RED_MIN_THD_SHIFT (0UL)




typedef uint32_t SWITCH_P95RP12_TYPE;
#define SWITCH_P95RP12_PAGE_95_RED_PROFILE_12_RESERVED_MASK (0xfc000000UL)
#define SWITCH_P95RP12_PAGE_95_RED_PROFILE_12_RESERVED_SHIFT (26UL)
#define SWITCH_P95RP12_PAGE_95_RED_PROFILE_12_RED_DROP_PROB_MASK (0x3c00000UL)
#define SWITCH_P95RP12_PAGE_95_RED_PROFILE_12_RED_DROP_PROB_SHIFT (22UL)
#define SWITCH_P95RP12_PAGE_95_RED_PROFILE_12_RED_MAX_THD_MASK (0x3ff800UL)
#define SWITCH_P95RP12_PAGE_95_RED_PROFILE_12_RED_MAX_THD_SHIFT (11UL)
#define SWITCH_P95RP12_PAGE_95_RED_PROFILE_12_RED_MIN_THD_MASK (0x7ffUL)
#define SWITCH_P95RP12_PAGE_95_RED_PROFILE_12_RED_MIN_THD_SHIFT (0UL)




typedef uint32_t SWITCH_P95RP13_TYPE;
#define SWITCH_P95RP13_PAGE_95_RED_PROFILE_13_RESERVED_MASK (0xfc000000UL)
#define SWITCH_P95RP13_PAGE_95_RED_PROFILE_13_RESERVED_SHIFT (26UL)
#define SWITCH_P95RP13_PAGE_95_RED_PROFILE_13_RED_DROP_PROB_MASK (0x3c00000UL)
#define SWITCH_P95RP13_PAGE_95_RED_PROFILE_13_RED_DROP_PROB_SHIFT (22UL)
#define SWITCH_P95RP13_PAGE_95_RED_PROFILE_13_RED_MAX_THD_MASK (0x3ff800UL)
#define SWITCH_P95RP13_PAGE_95_RED_PROFILE_13_RED_MAX_THD_SHIFT (11UL)
#define SWITCH_P95RP13_PAGE_95_RED_PROFILE_13_RED_MIN_THD_MASK (0x7ffUL)
#define SWITCH_P95RP13_PAGE_95_RED_PROFILE_13_RED_MIN_THD_SHIFT (0UL)




typedef uint32_t SWITCH_P95RP14_TYPE;
#define SWITCH_P95RP14_PAGE_95_RED_PROFILE_14_RESERVED_MASK (0xfc000000UL)
#define SWITCH_P95RP14_PAGE_95_RED_PROFILE_14_RESERVED_SHIFT (26UL)
#define SWITCH_P95RP14_PAGE_95_RED_PROFILE_14_RED_DROP_PROB_MASK (0x3c00000UL)
#define SWITCH_P95RP14_PAGE_95_RED_PROFILE_14_RED_DROP_PROB_SHIFT (22UL)
#define SWITCH_P95RP14_PAGE_95_RED_PROFILE_14_RED_MAX_THD_MASK (0x3ff800UL)
#define SWITCH_P95RP14_PAGE_95_RED_PROFILE_14_RED_MAX_THD_SHIFT (11UL)
#define SWITCH_P95RP14_PAGE_95_RED_PROFILE_14_RED_MIN_THD_MASK (0x7ffUL)
#define SWITCH_P95RP14_PAGE_95_RED_PROFILE_14_RED_MIN_THD_SHIFT (0UL)




typedef uint32_t SWITCH_P95RP15_TYPE;
#define SWITCH_P95RP15_PAGE_95_RED_PROFILE_15_RESERVED_MASK (0xfc000000UL)
#define SWITCH_P95RP15_PAGE_95_RED_PROFILE_15_RESERVED_SHIFT (26UL)
#define SWITCH_P95RP15_PAGE_95_RED_PROFILE_15_RED_DROP_PROB_MASK (0x3c00000UL)
#define SWITCH_P95RP15_PAGE_95_RED_PROFILE_15_RED_DROP_PROB_SHIFT (22UL)
#define SWITCH_P95RP15_PAGE_95_RED_PROFILE_15_RED_MAX_THD_MASK (0x3ff800UL)
#define SWITCH_P95RP15_PAGE_95_RED_PROFILE_15_RED_MAX_THD_SHIFT (11UL)
#define SWITCH_P95RP15_PAGE_95_RED_PROFILE_15_RED_MIN_THD_MASK (0x7ffUL)
#define SWITCH_P95RP15_PAGE_95_RED_PROFILE_15_RED_MIN_THD_SHIFT (0UL)




typedef uint16_t SWITCH_P95RDCR_TYPE;
#define SWITCH_P95RDCR_PAGE_95_RED_DROP_CNTR_RST_RESERVED_MASK (0xfe00U)
#define SWITCH_P95RDCR_PAGE_95_RED_DROP_CNTR_RST_RESERVED_SHIFT (9U)
#define SWITCH_P95RDCR_P95RDCRRDCR_MASK (0x1ffU)
#define SWITCH_P95RDCR_P95RDCRRDCR_SHIFT (0U)




typedef uint32_t SWITCH_P95PPRPDC0_TYPE;
#define SWITCH_P95PPRPDC0_P95PPRPDC0RPDC_MASK (0xffffffffUL)
#define SWITCH_P95PPRPDC0_P95PPRPDC0RPDC_SHIFT (0UL)




typedef uint32_t SWITCH_P95PPRPDC1_TYPE;
#define SWITCH_P95PPRPDC1_P95PPRPDC1RPDC_MASK (0xffffffffUL)
#define SWITCH_P95PPRPDC1_P95PPRPDC1RPDC_SHIFT (0UL)




typedef uint32_t SWITCH_P95PPRPDC2_TYPE;
#define SWITCH_P95PPRPDC2_P95PPRPDC2RPDC_MASK (0xffffffffUL)
#define SWITCH_P95PPRPDC2_P95PPRPDC2RPDC_SHIFT (0UL)




typedef uint32_t SWITCH_P95PPRPDC3_TYPE;
#define SWITCH_P95PPRPDC3_P95PPRPDC3RPDC_MASK (0xffffffffUL)
#define SWITCH_P95PPRPDC3_P95PPRPDC3RPDC_SHIFT (0UL)




typedef uint32_t SWITCH_P95PPRPDC4_TYPE;
#define SWITCH_P95PPRPDC4_P95PPRPDC4RPDC_MASK (0xffffffffUL)
#define SWITCH_P95PPRPDC4_P95PPRPDC4RPDC_SHIFT (0UL)




typedef uint32_t SWITCH_P95PPRPDC5_TYPE;
#define SWITCH_P95PPRPDC5_P95PPRPDC5RPDC_MASK (0xffffffffUL)
#define SWITCH_P95PPRPDC5_P95PPRPDC5RPDC_SHIFT (0UL)




typedef uint32_t SWITCH_P95PPRPDC6_TYPE;
#define SWITCH_P95PPRPDC6_P95PPRPDC6RPDC_MASK (0xffffffffUL)
#define SWITCH_P95PPRPDC6_P95PPRPDC6RPDC_SHIFT (0UL)




typedef uint32_t SWITCH_P95P7PRPDC_TYPE;
#define SWITCH_P95P7PRPDC_P95P7PRPDCRPDC_MASK (0xffffffffUL)
#define SWITCH_P95P7PRPDC_P95P7PRPDCRPDC_SHIFT (0UL)




typedef uint32_t SWITCH_P95IPRPDC_TYPE;
#define SWITCH_P95IPRPDC_P95IPRPDCRPDC_MASK (0xffffffffUL)
#define SWITCH_P95IPRPDC_P95IPRPDCRPDC_SHIFT (0UL)




typedef uint64_t SWITCH_P95PPRBDC0_TYPE;
#define SWITCH_P95PPRBDC0_P95PPRBDC0RBDC_MASK (0xffffffffffffffffULL)
#define SWITCH_P95PPRBDC0_P95PPRBDC0RBDC_SHIFT (0ULL)




typedef uint64_t SWITCH_P95PPRBDC1_TYPE;
#define SWITCH_P95PPRBDC1_P95PPRBDC1RBDC_MASK (0xffffffffffffffffULL)
#define SWITCH_P95PPRBDC1_P95PPRBDC1RBDC_SHIFT (0ULL)




typedef uint64_t SWITCH_P95PPRBDC2_TYPE;
#define SWITCH_P95PPRBDC2_P95PPRBDC2RBDC_MASK (0xffffffffffffffffULL)
#define SWITCH_P95PPRBDC2_P95PPRBDC2RBDC_SHIFT (0ULL)




typedef uint64_t SWITCH_P95PPRBDC3_TYPE;
#define SWITCH_P95PPRBDC3_P95PPRBDC3RBDC_MASK (0xffffffffffffffffULL)
#define SWITCH_P95PPRBDC3_P95PPRBDC3RBDC_SHIFT (0ULL)




typedef uint64_t SWITCH_P95PPRBDC4_TYPE;
#define SWITCH_P95PPRBDC4_P95PPRBDC4RBDC_MASK (0xffffffffffffffffULL)
#define SWITCH_P95PPRBDC4_P95PPRBDC4RBDC_SHIFT (0ULL)




typedef uint64_t SWITCH_P95PPRBDC5_TYPE;
#define SWITCH_P95PPRBDC5_P95PPRBDC5RBDC_MASK (0xffffffffffffffffULL)
#define SWITCH_P95PPRBDC5_P95PPRBDC5RBDC_SHIFT (0ULL)




typedef uint64_t SWITCH_P95PPRBDC6_TYPE;
#define SWITCH_P95PPRBDC6_P95PPRBDC6RBDC_MASK (0xffffffffffffffffULL)
#define SWITCH_P95PPRBDC6_P95PPRBDC6RBDC_SHIFT (0ULL)




typedef uint64_t SWITCH_P95P7PRBDC_TYPE;
#define SWITCH_P95P7PRBDC_P95P7PRBDCRBDC_MASK (0xffffffffffffffffULL)
#define SWITCH_P95P7PRBDC_P95P7PRBDCRBDC_SHIFT (0ULL)




typedef uint64_t SWITCH_P95IPRBDC_TYPE;
#define SWITCH_P95IPRBDC_P95IPRBDCRBDC_MASK (0xffffffffffffffffULL)
#define SWITCH_P95IPRBDC_P95IPRBDCRBDC_SHIFT (0ULL)




typedef uint32_t SWITCH_PAGE_A0_CFP_ACC_TYPE;
#define SWITCH_PAGE_A0_CFP_ACC_RD_STS_MASK (0xf0000000UL)
#define SWITCH_PAGE_A0_CFP_ACC_RD_STS_SHIFT (28UL)
#define SWITCH_PAGE_A0_CFP_ACC_SERCH_STS_MASK (0x8000000UL)
#define SWITCH_PAGE_A0_CFP_ACC_SERCH_STS_SHIFT (27UL)
#define SWITCH_PAGE_A0_CFP_ACC_RESERVED_1_MASK (0x6000000UL)
#define SWITCH_PAGE_A0_CFP_ACC_RESERVED_1_SHIFT (25UL)
#define SWITCH_PAGE_A0_CFP_ACC_XCESS_ADDR_MASK (0x1ff0000UL)
#define SWITCH_PAGE_A0_CFP_ACC_XCESS_ADDR_SHIFT (16UL)
#define SWITCH_PAGE_A0_CFP_ACC_TCAM_RST_MASK (0x8000UL)
#define SWITCH_PAGE_A0_CFP_ACC_TCAM_RST_SHIFT (15UL)
#define SWITCH_PAGE_A0_CFP_ACC_RAM_SEL_MASK (0x7c00UL)
#define SWITCH_PAGE_A0_CFP_ACC_RAM_SEL_SHIFT (10UL)
#define SWITCH_PAGE_A0_CFP_ACC_PSFP_RAM_SEL_MASK (0x3c0UL)
#define SWITCH_PAGE_A0_CFP_ACC_PSFP_RAM_SEL_SHIFT (6UL)
#define SWITCH_PAGE_A0_CFP_ACC_KEY_0_1_RAW_ENC_MASK (0x20UL)
#define SWITCH_PAGE_A0_CFP_ACC_KEY_0_1_RAW_ENC_SHIFT (5UL)
#define SWITCH_PAGE_A0_CFP_ACC_RAM_CLEAR_MASK (0x10UL)
#define SWITCH_PAGE_A0_CFP_ACC_RAM_CLEAR_SHIFT (4UL)
#define SWITCH_PAGE_A0_CFP_ACC_OP_SEL_MASK (0xeUL)
#define SWITCH_PAGE_A0_CFP_ACC_OP_SEL_SHIFT (1UL)
#define SWITCH_PAGE_A0_CFP_ACC_OP_STR_DONE_MASK (0x1UL)
#define SWITCH_PAGE_A0_CFP_ACC_OP_STR_DONE_SHIFT (0UL)




typedef uint16_t SWITCH_PA0RMGC_TYPE;
#define SWITCH_PA0RMGC_PA0RMGCRW_MASK (0xfff8U)
#define SWITCH_PA0RMGC_PA0RMGCRW_SHIFT (3U)
#define SWITCH_PA0RMGC_PA0RMGCRRE_MASK (0x4U)
#define SWITCH_PA0RMGC_PA0RMGCRRE_SHIFT (2U)
#define SWITCH_PA0RMGC_PAGE_A0_RATE_METER_GLOBAL_CTL_PKT_LEN_CORR_MASK (0x3U)
#define SWITCH_PA0RMGC_PAGE_A0_RATE_METER_GLOBAL_CTL_PKT_LEN_CORR_SHIFT (0U)




typedef uint32_t SWITCH_PA0CRS0_TYPE;
#define SWITCH_PA0CRS0_PAGE_A0_CFP_REG_SPARE0_CFP_REG_SPARE0_MASK (0xffffffffUL)
#define SWITCH_PA0CRS0_PAGE_A0_CFP_REG_SPARE0_CFP_REG_SPARE0_SHIFT (0UL)




typedef uint32_t SWITCH_PA0CRS1_TYPE;
#define SWITCH_PA0CRS1_PAGE_A0_CFP_REG_SPARE1_CFP_REG_SPARE1_MASK (0xffffffffUL)
#define SWITCH_PA0CRS1_PAGE_A0_CFP_REG_SPARE1_CFP_REG_SPARE1_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_A0_CFP_DATA0_TYPE;
#define SWITCH_PAGE_A0_CFP_DATA0_DATTCAM_DATA_MASK (0xffffffffUL)
#define SWITCH_PAGE_A0_CFP_DATA0_DATTCAM_DATA_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_A0_CFP_DATA1_TYPE;
#define SWITCH_PAGE_A0_CFP_DATA1_TCAM_DATA_MASK (0xffffffffUL)
#define SWITCH_PAGE_A0_CFP_DATA1_TCAM_DATA_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_A0_CFP_DATA2_TYPE;
#define SWITCH_PAGE_A0_CFP_DATA2_TCAM_DATA_MASK (0xffffffffUL)
#define SWITCH_PAGE_A0_CFP_DATA2_TCAM_DATA_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_A0_CFP_DATA3_TYPE;
#define SWITCH_PAGE_A0_CFP_DATA3_TCAM_DATA_MASK (0xffffffffUL)
#define SWITCH_PAGE_A0_CFP_DATA3_TCAM_DATA_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_A0_CFP_DATA4_TYPE;
#define SWITCH_PAGE_A0_CFP_DATA4_TCAM_DATA_MASK (0xffffffffUL)
#define SWITCH_PAGE_A0_CFP_DATA4_TCAM_DATA_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_A0_CFP_DATA5_TYPE;
#define SWITCH_PAGE_A0_CFP_DATA5_TCAM_DATA_MASK (0xffffffffUL)
#define SWITCH_PAGE_A0_CFP_DATA5_TCAM_DATA_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_A0_CFP_DATA6_TYPE;
#define SWITCH_PAGE_A0_CFP_DATA6_TCAM_DATA_MASK (0xffffffffUL)
#define SWITCH_PAGE_A0_CFP_DATA6_TCAM_DATA_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_A0_CFP_DATA7_TYPE;
#define SWITCH_PAGE_A0_CFP_DATA7_TCAM_DATA_MASK (0xffffffffUL)
#define SWITCH_PAGE_A0_CFP_DATA7_TCAM_DATA_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_A0_CFP_MASK0_TYPE;
#define SWITCH_PAGE_A0_CFP_MASK0_TCAM_MASK_MASK (0xffffffffUL)
#define SWITCH_PAGE_A0_CFP_MASK0_TCAM_MASK_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_A0_CFP_MASK1_TYPE;
#define SWITCH_PAGE_A0_CFP_MASK1_TCAM_MASK_MASK (0xffffffffUL)
#define SWITCH_PAGE_A0_CFP_MASK1_TCAM_MASK_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_A0_CFP_MASK2_TYPE;
#define SWITCH_PAGE_A0_CFP_MASK2_TCAM_MASK_MASK (0xffffffffUL)
#define SWITCH_PAGE_A0_CFP_MASK2_TCAM_MASK_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_A0_CFP_MASK3_TYPE;
#define SWITCH_PAGE_A0_CFP_MASK3_TCAM_MASK_MASK (0xffffffffUL)
#define SWITCH_PAGE_A0_CFP_MASK3_TCAM_MASK_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_A0_CFP_MASK4_TYPE;
#define SWITCH_PAGE_A0_CFP_MASK4_TCAM_MASK_MASK (0xffffffffUL)
#define SWITCH_PAGE_A0_CFP_MASK4_TCAM_MASK_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_A0_CFP_MASK5_TYPE;
#define SWITCH_PAGE_A0_CFP_MASK5_TCAM_MASK_MASK (0xffffffffUL)
#define SWITCH_PAGE_A0_CFP_MASK5_TCAM_MASK_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_A0_CFP_MASK6_TYPE;
#define SWITCH_PAGE_A0_CFP_MASK6_TCAM_MASK_MASK (0xffffffffUL)
#define SWITCH_PAGE_A0_CFP_MASK6_TCAM_MASK_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_A0_CFP_MASK7_TYPE;
#define SWITCH_PAGE_A0_CFP_MASK7_TCAM_MASK_MASK (0xffffffffUL)
#define SWITCH_PAGE_A0_CFP_MASK7_TCAM_MASK_SHIFT (0UL)




typedef uint32_t SWITCH_PA0APD0_TYPE;
#define SWITCH_PA0APD0_PAGE_A0_ACT_POL_DATA0_NEW_DSCP_IB_MASK (0xfc000000UL)
#define SWITCH_PA0APD0_PAGE_A0_ACT_POL_DATA0_NEW_DSCP_IB_SHIFT (26UL)
#define SWITCH_PA0APD0_PAGE_A0_ACT_POL_DATA0_CHANGE_FWRD_MAP_IB_MASK (0x3000000UL)
#define SWITCH_PA0APD0_PAGE_A0_ACT_POL_DATA0_CHANGE_FWRD_MAP_IB_SHIFT (24UL)
#define SWITCH_PA0APD0_PAGE_A0_ACT_POL_DATA0_DST_MAP_IB_MASK (0xffc000UL)
#define SWITCH_PA0APD0_PAGE_A0_ACT_POL_DATA0_DST_MAP_IB_SHIFT (14UL)
#define SWITCH_PA0APD0_PAGE_A0_ACT_POL_DATA0_CHANGE_TC_MASK (0x2000UL)
#define SWITCH_PA0APD0_PAGE_A0_ACT_POL_DATA0_CHANGE_TC_SHIFT (13UL)
#define SWITCH_PA0APD0_PAGE_A0_ACT_POL_DATA0_NEW_TC_MASK (0x1c00UL)
#define SWITCH_PA0APD0_PAGE_A0_ACT_POL_DATA0_NEW_TC_SHIFT (10UL)
#define SWITCH_PA0APD0_PAGE_A0_ACT_POL_DATA0_LOOP_BK_EN_MASK (0x200UL)
#define SWITCH_PA0APD0_PAGE_A0_ACT_POL_DATA0_LOOP_BK_EN_SHIFT (9UL)
#define SWITCH_PA0APD0_PAGE_A0_ACT_POL_DATA0_REASON_CODE_MASK (0x1f8UL)
#define SWITCH_PA0APD0_PAGE_A0_ACT_POL_DATA0_REASON_CODE_SHIFT (3UL)
#define SWITCH_PA0APD0_PAGE_A0_ACT_POL_DATA0_STP_BYP_MASK (0x4UL)
#define SWITCH_PA0APD0_PAGE_A0_ACT_POL_DATA0_STP_BYP_SHIFT (2UL)
#define SWITCH_PA0APD0_PAGE_A0_ACT_POL_DATA0_EAP_BYP_MASK (0x2UL)
#define SWITCH_PA0APD0_PAGE_A0_ACT_POL_DATA0_EAP_BYP_SHIFT (1UL)
#define SWITCH_PA0APD0_PAGE_A0_ACT_POL_DATA0_VLAN_BYP_MASK (0x1UL)
#define SWITCH_PA0APD0_PAGE_A0_ACT_POL_DATA0_VLAN_BYP_SHIFT (0UL)




typedef uint32_t SWITCH_PA0APD1_TYPE;
#define SWITCH_PA0APD1_PAGE_A0_ACT_POL_DATA1_NEW_COLOR_MASK (0xc0000000UL)
#define SWITCH_PA0APD1_PAGE_A0_ACT_POL_DATA1_NEW_COLOR_SHIFT (30UL)
#define SWITCH_PA0APD1_PAGE_A0_ACT_POL_DATA1_CHANGE_COLOR_MASK (0x20000000UL)
#define SWITCH_PA0APD1_PAGE_A0_ACT_POL_DATA1_CHANGE_COLOR_SHIFT (29UL)
#define SWITCH_PA0APD1_PAGE_A0_ACT_POL_DATA1_CHAIN_ID_MASK (0x1ff00000UL)
#define SWITCH_PA0APD1_PAGE_A0_ACT_POL_DATA1_CHAIN_ID_SHIFT (20UL)
#define SWITCH_PA0APD1_PAGE_A0_ACT_POL_DATA1_CHANGE_DSCP_OB_MASK (0x80000UL)
#define SWITCH_PA0APD1_PAGE_A0_ACT_POL_DATA1_CHANGE_DSCP_OB_SHIFT (19UL)
#define SWITCH_PA0APD1_PAGE_A0_ACT_POL_DATA1_NEW_DSCP_OB_MASK (0x7e000UL)
#define SWITCH_PA0APD1_PAGE_A0_ACT_POL_DATA1_NEW_DSCP_OB_SHIFT (13UL)
#define SWITCH_PA0APD1_PAGE_A0_ACT_POL_DATA1_CHANGE_FWRD_MAP_OB_MASK (0x1800UL)
#define SWITCH_PA0APD1_PAGE_A0_ACT_POL_DATA1_CHANGE_FWRD_MAP_OB_SHIFT (11UL)
#define SWITCH_PA0APD1_PAGE_A0_ACT_POL_DATA1_DST_MAP_OB_MASK (0x7feUL)
#define SWITCH_PA0APD1_PAGE_A0_ACT_POL_DATA1_DST_MAP_OB_SHIFT (1UL)
#define SWITCH_PA0APD1_PAGE_A0_ACT_POL_DATA1_CHANGE_DSCP_IB_MASK (0x1UL)
#define SWITCH_PA0APD1_PAGE_A0_ACT_POL_DATA1_CHANGE_DSCP_IB_SHIFT (0UL)




typedef uint32_t SWITCH_PA0APD2_TYPE;
#define SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_RESERVED_MASK (0xfffff800UL)
#define SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_RESERVED_SHIFT (11UL)
#define SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_MIR_ENABLE_OB_MASK (0x400UL)
#define SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_MIR_ENABLE_OB_SHIFT (10UL)
#define SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_MIR_ENABLE_IB_MASK (0x200UL)
#define SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_MIR_ENABLE_IB_SHIFT (9UL)
#define SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_DEI_RMK_DISABLE_MASK (0x100UL)
#define SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_DEI_RMK_DISABLE_SHIFT (8UL)
#define SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_CPCP_RMK_DISABLE_MASK (0x80UL)
#define SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_CPCP_RMK_DISABLE_SHIFT (7UL)
#define SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_SPCP_RMK_DISABLE_MASK (0x40UL)
#define SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_SPCP_RMK_DISABLE_SHIFT (6UL)
#define SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_NEW_TC_O_MASK (0x38UL)
#define SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_NEW_TC_O_SHIFT (3UL)
#define SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_CHANGE_TC_O_MASK (0x4UL)
#define SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_CHANGE_TC_O_SHIFT (2UL)
#define SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_MAC_LIMIT_BYPASS_MASK (0x2UL)
#define SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_MAC_LIMIT_BYPASS_SHIFT (1UL)
#define SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_RED_DEFAULT_MASK (0x1UL)
#define SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_RED_DEFAULT_SHIFT (0UL)




typedef uint32_t SWITCH_PA0RM0_TYPE;
#define SWITCH_PA0RM0_PAGE_A0_RATE_METER0_RESERVED_MASK (0xffffffe0UL)
#define SWITCH_PA0RM0_PAGE_A0_RATE_METER0_RESERVED_SHIFT (5UL)
#define SWITCH_PA0RM0_PAGE_A0_RATE_METER0_POLICER_MODE_MASK (0x18UL)
#define SWITCH_PA0RM0_PAGE_A0_RATE_METER0_POLICER_MODE_SHIFT (3UL)
#define SWITCH_PA0RM0_PAGE_A0_RATE_METER0_CF_MASK (0x4UL)
#define SWITCH_PA0RM0_PAGE_A0_RATE_METER0_CF_SHIFT (2UL)
#define SWITCH_PA0RM0_PAGE_A0_RATE_METER0_POLICER_ACTION_MASK (0x2UL)
#define SWITCH_PA0RM0_PAGE_A0_RATE_METER0_POLICER_ACTION_SHIFT (1UL)
#define SWITCH_PA0RM0_PAGE_A0_RATE_METER0_CM_MASK (0x1UL)
#define SWITCH_PA0RM0_PAGE_A0_RATE_METER0_CM_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_A0_RATE_METER1_TYPE;
#define SWITCH_PAGE_A0_RATE_METER1_RESERVED_MASK (0xff800000UL)
#define SWITCH_PAGE_A0_RATE_METER1_RESERVED_SHIFT (23UL)
#define SWITCH_PAGE_A0_RATE_METER1_EIR_TK_BKT_MASK (0x7fffffUL)
#define SWITCH_PAGE_A0_RATE_METER1_EIR_TK_BKT_SHIFT (0UL)




typedef uint32_t SWITCH_PA0RM2_TYPE;
#define SWITCH_PA0RM2_PAGE_A0_RATE_METER2_RESERVED_MASK (0xfff00000UL)
#define SWITCH_PA0RM2_PAGE_A0_RATE_METER2_RESERVED_SHIFT (20UL)
#define SWITCH_PA0RM2_PAGE_A0_RATE_METER2_EIR_BKT_SIZE_MASK (0xfffffUL)
#define SWITCH_PA0RM2_PAGE_A0_RATE_METER2_EIR_BKT_SIZE_SHIFT (0UL)




typedef uint32_t SWITCH_PA0RM3_TYPE;
#define SWITCH_PA0RM3_PAGE_A0_RATE_METER3_RESERVED_MASK (0xfff80000UL)
#define SWITCH_PA0RM3_PAGE_A0_RATE_METER3_RESERVED_SHIFT (19UL)
#define SWITCH_PA0RM3_PAGE_A0_RATE_METER3_EIR_REF_CNT_MASK (0x7ffffUL)
#define SWITCH_PA0RM3_PAGE_A0_RATE_METER3_EIR_REF_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_A0_RATE_METER4_TYPE;
#define SWITCH_PAGE_A0_RATE_METER4_RESERVED_MASK (0xff800000UL)
#define SWITCH_PAGE_A0_RATE_METER4_RESERVED_SHIFT (23UL)
#define SWITCH_PAGE_A0_RATE_METER4_CIR_TK_BKT_MASK (0x7fffffUL)
#define SWITCH_PAGE_A0_RATE_METER4_CIR_TK_BKT_SHIFT (0UL)




typedef uint32_t SWITCH_PA0RM5_TYPE;
#define SWITCH_PA0RM5_PAGE_A0_RATE_METER5_RESERVED_MASK (0xfff00000UL)
#define SWITCH_PA0RM5_PAGE_A0_RATE_METER5_RESERVED_SHIFT (20UL)
#define SWITCH_PA0RM5_PAGE_A0_RATE_METER5_CIR_BKT_SIZE_MASK (0xfffffUL)
#define SWITCH_PA0RM5_PAGE_A0_RATE_METER5_CIR_BKT_SIZE_SHIFT (0UL)




typedef uint32_t SWITCH_PA0RM6_TYPE;
#define SWITCH_PA0RM6_PAGE_A0_RATE_METER6_RESERVED_MASK (0xfff80000UL)
#define SWITCH_PA0RM6_PAGE_A0_RATE_METER6_RESERVED_SHIFT (19UL)
#define SWITCH_PA0RM6_PAGE_A0_RATE_METER6_CIR_REF_CNT_MASK (0x7ffffUL)
#define SWITCH_PA0RM6_PAGE_A0_RATE_METER6_CIR_REF_CNT_SHIFT (0UL)




typedef uint16_t SWITCH_PA0T2_TYPE;
#define SWITCH_PA0T2_PAGE_A0_TC2COLOR_RESERVED_MASK (0xf800U)
#define SWITCH_PA0T2_PAGE_A0_TC2COLOR_RESERVED_SHIFT (11U)
#define SWITCH_PA0T2_PAGE_A0_TC2COLOR_TC2COLOR_MAP_COLOR_MASK (0x600U)
#define SWITCH_PA0T2_PAGE_A0_TC2COLOR_TC2COLOR_MAP_COLOR_SHIFT (9U)
#define SWITCH_PA0T2_PAGE_A0_TC2COLOR_TC2COLOR_MAP_DEI_MASK (0x100U)
#define SWITCH_PA0T2_PAGE_A0_TC2COLOR_TC2COLOR_MAP_DEI_SHIFT (8U)
#define SWITCH_PA0T2_PAGE_A0_TC2COLOR_TC2COLOR_MAP_TC_MASK (0xe0U)
#define SWITCH_PA0T2_PAGE_A0_TC2COLOR_TC2COLOR_MAP_TC_SHIFT (5U)
#define SWITCH_PA0T2_PAGE_A0_TC2COLOR_TC2COLOR_MAP_ING_PORT_MASK (0x1eU)
#define SWITCH_PA0T2_PAGE_A0_TC2COLOR_TC2COLOR_MAP_ING_PORT_SHIFT (1U)
#define SWITCH_PA0T2_PAGE_A0_TC2COLOR_TC2COLOR_MAP_RW_MASK (0x1U)
#define SWITCH_PA0T2_PAGE_A0_TC2COLOR_TC2COLOR_MAP_RW_SHIFT (0U)




typedef uint32_t SWITCH_PA0SGC_TYPE;
#define SWITCH_PA0SGC_PAGE_A0_STAT_GREEN_CNTR_GREEN_CNTR_MASK (0xffffffffUL)
#define SWITCH_PA0SGC_PAGE_A0_STAT_GREEN_CNTR_GREEN_CNTR_SHIFT (0UL)




typedef uint32_t SWITCH_PA0SYC_TYPE;
#define SWITCH_PA0SYC_PAGE_A0_STAT_YELLOW_CNTR_YELLOW_CNTR_MASK (0xffffffffUL)
#define SWITCH_PA0SYC_PAGE_A0_STAT_YELLOW_CNTR_YELLOW_CNTR_SHIFT (0UL)




typedef uint32_t SWITCH_PA0SRC_TYPE;
#define SWITCH_PA0SRC_PAGE_A0_STAT_RED_CNTR_RED_CNTR_MASK (0xffffffffUL)
#define SWITCH_PA0SRC_PAGE_A0_STAT_RED_CNTR_RED_CNTR_SHIFT (0UL)




typedef uint32_t SWITCH_PA0PM_TYPE;
#define SWITCH_PA0PM_PAGE_A0_PSFP_MAPRAM_STREAMFRERENABLE_MASK (0x80000000UL)
#define SWITCH_PA0PM_PAGE_A0_PSFP_MAPRAM_STREAMFRERENABLE_SHIFT (31UL)
#define SWITCH_PA0PM_PAGE_A0_PSFP_MAPRAM_MAXSDUCHECKENABLE_MASK (0x40000000UL)
#define SWITCH_PA0PM_PAGE_A0_PSFP_MAPRAM_MAXSDUCHECKENABLE_SHIFT (30UL)
#define SWITCH_PA0PM_PAGE_A0_PSFP_MAPRAM_FLOWMETERCHECKENABLE_MASK (0x20000000UL)
#define SWITCH_PA0PM_PAGE_A0_PSFP_MAPRAM_FLOWMETERCHECKENABLE_SHIFT (29UL)
#define SWITCH_PA0PM_PAGE_A0_PSFP_MAPRAM_GATECHECKENABLE_MASK (0x10000000UL)
#define SWITCH_PA0PM_PAGE_A0_PSFP_MAPRAM_GATECHECKENABLE_SHIFT (28UL)
#define SWITCH_PA0PM_PA0PMS_MASK (0x8000000UL)
#define SWITCH_PA0PM_PA0PMS_SHIFT (27UL)
#define SWITCH_PA0PM_PA0PMS1_MASK (0x4000000UL)
#define SWITCH_PA0PM_PA0PMS1_SHIFT (26UL)
#define SWITCH_PA0PM_PAGE_A0_PSFP_MAPRAM_MAXSDUSIZE_MASK (0x3ff8000UL)
#define SWITCH_PA0PM_PAGE_A0_PSFP_MAPRAM_MAXSDUSIZE_SHIFT (15UL)
#define SWITCH_PA0PM_PAGE_A0_PSFP_MAPRAM_FLOWMETERID_MASK (0x7f80UL)
#define SWITCH_PA0PM_PAGE_A0_PSFP_MAPRAM_FLOWMETERID_SHIFT (7UL)
#define SWITCH_PA0PM_PAGE_A0_PSFP_MAPRAM_GATEINSTANCEID_MASK (0x7fUL)
#define SWITCH_PA0PM_PAGE_A0_PSFP_MAPRAM_GATEINSTANCEID_SHIFT (0UL)




typedef uint32_t SWITCH_PA0PGC_TYPE;
#define SWITCH_PA0PGC_PAGE_A0_PSFP_GLOBAL_CTL_RESERVED_MASK (0xffe00000UL)
#define SWITCH_PA0PGC_PAGE_A0_PSFP_GLOBAL_CTL_RESERVED_SHIFT (21UL)
#define SWITCH_PA0PGC_PAGE_A0_PSFP_GLOBAL_CTL_PSFP_MASTER_ENABLE_MASK (0x100000UL)
#define SWITCH_PA0PGC_PAGE_A0_PSFP_GLOBAL_CTL_PSFP_MASTER_ENABLE_SHIFT (20UL)
#define SWITCH_PA0PGC_PAGE_A0_PSFP_GLOBAL_CTL_GATE_DROP_EN_MASK (0x80000UL)
#define SWITCH_PA0PGC_PAGE_A0_PSFP_GLOBAL_CTL_GATE_DROP_EN_SHIFT (19UL)
#define SWITCH_PA0PGC_PAGE_A0_PSFP_GLOBAL_CTL_FLOW_METER_DROP_EN_MASK (0x40000UL)
#define SWITCH_PA0PGC_PAGE_A0_PSFP_GLOBAL_CTL_FLOW_METER_DROP_EN_SHIFT (18UL)
#define SWITCH_PA0PGC_PAGE_A0_PSFP_GLOBAL_CTL_MAXSDU_DROP_EN_MASK (0x20000UL)
#define SWITCH_PA0PGC_PAGE_A0_PSFP_GLOBAL_CTL_MAXSDU_DROP_EN_SHIFT (17UL)
#define SWITCH_PA0PGC_PAGE_A0_PSFP_GLOBAL_CTL_RATE_REFRESH_EN_MASK (0x10000UL)
#define SWITCH_PA0PGC_PAGE_A0_PSFP_GLOBAL_CTL_RATE_REFRESH_EN_SHIFT (16UL)
#define SWITCH_PA0PGC_PAGE_A0_PSFP_GLOBAL_CTL_PSFP_REFRESH_WINDOW_MASK (0xfff8UL)
#define SWITCH_PA0PGC_PAGE_A0_PSFP_GLOBAL_CTL_PSFP_REFRESH_WINDOW_SHIFT (3UL)
#define SWITCH_PA0PGC_PA0PGCPPSE_MASK (0x4UL)
#define SWITCH_PA0PGC_PA0PGCPPSE_SHIFT (2UL)
#define SWITCH_PA0PGC_PA0PGCPVSE_MASK (0x2UL)
#define SWITCH_PA0PGC_PA0PGCPVSE_SHIFT (1UL)
#define SWITCH_PA0PGC_PAGE_A0_PSFP_GLOBAL_CTL_PSFP_ENABLE_MASK (0x1UL)
#define SWITCH_PA0PGC_PAGE_A0_PSFP_GLOBAL_CTL_PSFP_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PA0COIAR_TYPE;
#define SWITCH_PA0COIAR_PAGE_A0_CFP_OB_INTR_ACC_REG_RESERVED_MASK (0xfffffff0UL)
#define SWITCH_PA0COIAR_PAGE_A0_CFP_OB_INTR_ACC_REG_RESERVED_SHIFT (4UL)
#define SWITCH_PA0COIAR_PA0COIARCOIS_MASK (0xfUL)
#define SWITCH_PA0COIAR_PA0COIARCOIS_SHIFT (0UL)




typedef uint32_t SWITCH_PA0COISR_TYPE;
#define SWITCH_PA0COISR_PA0COISRCOIS_MASK (0xffffffffUL)
#define SWITCH_PA0COISR_PA0COISRCOIS_SHIFT (0UL)




typedef uint32_t SWITCH_PA0COIER_TYPE;
#define SWITCH_PA0COIER_PAGE_A0_CFP_OB_INTR_EN_REG_CFP_OB_INTR_EN_MASK (0xffffffffUL)
#define SWITCH_PA0COIER_PAGE_A0_CFP_OB_INTR_EN_REG_CFP_OB_INTR_EN_SHIFT (0UL)




typedef uint32_t SWITCH_PA0TBC_TYPE;
#define SWITCH_PA0TBC_PAGE_A0_TCAM_BIST_CONTROL_TCAM_BIST_DONE_MASK (0x80000000UL)
#define SWITCH_PA0TBC_PAGE_A0_TCAM_BIST_CONTROL_TCAM_BIST_DONE_SHIFT (31UL)
#define SWITCH_PA0TBC_PAGE_A0_TCAM_BIST_CONTROL_RESERVED_1_MASK (0x7ffe0000UL)
#define SWITCH_PA0TBC_PAGE_A0_TCAM_BIST_CONTROL_RESERVED_1_SHIFT (17UL)
#define SWITCH_PA0TBC_PAGE_A0_TCAM_BIST_CONTROL_TCAM_TEST_COMPARE_MASK (0x10000UL)
#define SWITCH_PA0TBC_PAGE_A0_TCAM_BIST_CONTROL_TCAM_TEST_COMPARE_SHIFT (16UL)
#define SWITCH_PA0TBC_PA0TBCTBSEC_MASK (0xff00UL)
#define SWITCH_PA0TBC_PA0TBCTBSEC_SHIFT (8UL)
#define SWITCH_PA0TBC_PA0TBCTBSS_MASK (0xf0UL)
#define SWITCH_PA0TBC_PA0TBCTBSS_SHIFT (4UL)
#define SWITCH_PA0TBC_PAGE_A0_TCAM_BIST_CONTROL_RESERVED_0_MASK (0x8UL)
#define SWITCH_PA0TBC_PAGE_A0_TCAM_BIST_CONTROL_RESERVED_0_SHIFT (3UL)
#define SWITCH_PA0TBC_PAGE_A0_TCAM_BIST_CONTROL_TCAM_SEL_MASK (0x6UL)
#define SWITCH_PA0TBC_PAGE_A0_TCAM_BIST_CONTROL_TCAM_SEL_SHIFT (1UL)
#define SWITCH_PA0TBC_PAGE_A0_TCAM_BIST_CONTROL_TCAM_BIST_EN_MASK (0x1UL)
#define SWITCH_PA0TBC_PAGE_A0_TCAM_BIST_CONTROL_TCAM_BIST_EN_SHIFT (0UL)




typedef uint32_t SWITCH_PA0TBS_TYPE;
#define SWITCH_PA0TBS_PAGE_A0_TCAM_BIST_STATUS_RESERVED_MASK (0xffff0000UL)
#define SWITCH_PA0TBS_PAGE_A0_TCAM_BIST_STATUS_RESERVED_SHIFT (16UL)
#define SWITCH_PA0TBS_PAGE_A0_TCAM_BIST_STATUS_TCAM_BIST_STATUS_MASK (0xffffUL)
#define SWITCH_PA0TBS_PAGE_A0_TCAM_BIST_STATUS_TCAM_BIST_STATUS_SHIFT (0UL)




typedef uint32_t SWITCH_PA0TTCS_TYPE;
#define SWITCH_PA0TTCS_PA0TTCSR1_MASK (0xffff0000UL)
#define SWITCH_PA0TTCS_PA0TTCSR1_SHIFT (16UL)
#define SWITCH_PA0TTCS_PAGE_A0_TCAM_TEST_COMPARE_STATUS_TCAM_HIT_MASK (0x8000UL)
#define SWITCH_PA0TTCS_PAGE_A0_TCAM_TEST_COMPARE_STATUS_TCAM_HIT_SHIFT (15UL)
#define SWITCH_PA0TTCS_PA0TTCSR0_MASK (0x7e00UL)
#define SWITCH_PA0TTCS_PA0TTCSR0_SHIFT (9UL)
#define SWITCH_PA0TTCS_PA0TTCSTHA_MASK (0x1ffUL)
#define SWITCH_PA0TTCS_PA0TTCSTHA_SHIFT (0UL)




typedef uint32_t SWITCH_PA0PM0_TYPE;
#define SWITCH_PA0PM0_PAGE_A0_PSFP_METER0_RESERVED_MASK (0xffffff80UL)
#define SWITCH_PA0PM0_PAGE_A0_PSFP_METER0_RESERVED_SHIFT (7UL)
#define SWITCH_PA0PM0_PAGE_A0_PSFP_METER0_MARK_ALL_FRAMES_RED_MASK (0x40UL)
#define SWITCH_PA0PM0_PAGE_A0_PSFP_METER0_MARK_ALL_FRAMES_RED_SHIFT (6UL)
#define SWITCH_PA0PM0_PA0PM0MAFRE_MASK (0x20UL)
#define SWITCH_PA0PM0_PA0PM0MAFRE_SHIFT (5UL)
#define SWITCH_PA0PM0_PAGE_A0_PSFP_METER0_DROP_ON_YELLOW_MASK (0x10UL)
#define SWITCH_PA0PM0_PAGE_A0_PSFP_METER0_DROP_ON_YELLOW_SHIFT (4UL)
#define SWITCH_PA0PM0_PAGE_A0_PSFP_METER0_POLICER_MODE_MASK (0x8UL)
#define SWITCH_PA0PM0_PAGE_A0_PSFP_METER0_POLICER_MODE_SHIFT (3UL)
#define SWITCH_PA0PM0_PAGE_A0_PSFP_METER0_CF_MASK (0x4UL)
#define SWITCH_PA0PM0_PAGE_A0_PSFP_METER0_CF_SHIFT (2UL)
#define SWITCH_PA0PM0_PAGE_A0_PSFP_METER0_POLICER_ACTION_MASK (0x2UL)
#define SWITCH_PA0PM0_PAGE_A0_PSFP_METER0_POLICER_ACTION_SHIFT (1UL)
#define SWITCH_PA0PM0_PAGE_A0_PSFP_METER0_CM_MASK (0x1UL)
#define SWITCH_PA0PM0_PAGE_A0_PSFP_METER0_CM_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_A0_PSFP_METER1_TYPE;
#define SWITCH_PAGE_A0_PSFP_METER1_RESERVED_MASK (0xff000000UL)
#define SWITCH_PAGE_A0_PSFP_METER1_RESERVED_SHIFT (24UL)
#define SWITCH_PAGE_A0_PSFP_METER1_EIR_TK_BKT_MASK (0xffffffUL)
#define SWITCH_PAGE_A0_PSFP_METER1_EIR_TK_BKT_SHIFT (0UL)




typedef uint32_t SWITCH_PA0PM2_TYPE;
#define SWITCH_PA0PM2_PAGE_A0_PSFP_METER2_RESERVED_MASK (0xffe00000UL)
#define SWITCH_PA0PM2_PAGE_A0_PSFP_METER2_RESERVED_SHIFT (21UL)
#define SWITCH_PA0PM2_PAGE_A0_PSFP_METER2_EIR_BKT_SIZE_MASK (0x1fffffUL)
#define SWITCH_PA0PM2_PAGE_A0_PSFP_METER2_EIR_BKT_SIZE_SHIFT (0UL)




typedef uint32_t SWITCH_PA0PM3_TYPE;
#define SWITCH_PA0PM3_PAGE_A0_PSFP_METER3_RESERVED_MASK (0xfff00000UL)
#define SWITCH_PA0PM3_PAGE_A0_PSFP_METER3_RESERVED_SHIFT (20UL)
#define SWITCH_PA0PM3_PAGE_A0_PSFP_METER3_EIR_REF_CNT_MASK (0xfffffUL)
#define SWITCH_PA0PM3_PAGE_A0_PSFP_METER3_EIR_REF_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_A0_PSFP_METER4_TYPE;
#define SWITCH_PAGE_A0_PSFP_METER4_RESERVED_MASK (0xff000000UL)
#define SWITCH_PAGE_A0_PSFP_METER4_RESERVED_SHIFT (24UL)
#define SWITCH_PAGE_A0_PSFP_METER4_CIR_TK_BKT_MASK (0xffffffUL)
#define SWITCH_PAGE_A0_PSFP_METER4_CIR_TK_BKT_SHIFT (0UL)




typedef uint32_t SWITCH_PA0PM5_TYPE;
#define SWITCH_PA0PM5_PAGE_A0_PSFP_METER5_RESERVED_MASK (0xffe00000UL)
#define SWITCH_PA0PM5_PAGE_A0_PSFP_METER5_RESERVED_SHIFT (21UL)
#define SWITCH_PA0PM5_PAGE_A0_PSFP_METER5_CIR_BKT_SIZE_MASK (0x1fffffUL)
#define SWITCH_PA0PM5_PAGE_A0_PSFP_METER5_CIR_BKT_SIZE_SHIFT (0UL)




typedef uint32_t SWITCH_PA0PM6_TYPE;
#define SWITCH_PA0PM6_PAGE_A0_PSFP_METER6_RESERVED_MASK (0xfff00000UL)
#define SWITCH_PA0PM6_PAGE_A0_PSFP_METER6_RESERVED_SHIFT (20UL)
#define SWITCH_PA0PM6_PAGE_A0_PSFP_METER6_CIR_REF_CNT_MASK (0xfffffUL)
#define SWITCH_PA0PM6_PAGE_A0_PSFP_METER6_CIR_REF_CNT_SHIFT (0UL)




typedef uint32_t SWITCH_PA0PQD0R_TYPE;
#define SWITCH_PA0PQD0R_PAGE_A0_PSFP_QSTRAM_DATA0_REG_QST_TOTAL_MASK (0xffffffffUL)
#define SWITCH_PA0PQD0R_PAGE_A0_PSFP_QSTRAM_DATA0_REG_QST_TOTAL_SHIFT (0UL)




typedef uint32_t SWITCH_PA0PQD1R_TYPE;
#define SWITCH_PA0PQD1R_PA0PQD1RQFS_MASK (0xffffffffUL)
#define SWITCH_PA0PQD1R_PA0PQD1RQFS_SHIFT (0UL)




typedef uint32_t SWITCH_PA0PQD2R_TYPE;
#define SWITCH_PA0PQD2R_PA0PQD2RQFG_MASK (0xffffffffUL)
#define SWITCH_PA0PQD2R_PA0PQD2RQFG_SHIFT (0UL)




typedef uint32_t SWITCH_PA0PQD3R_TYPE;
#define SWITCH_PA0PQD3R_PA0PQD3RQFFM_MASK (0xffffffffUL)
#define SWITCH_PA0PQD3R_PA0PQD3RQFFM_SHIFT (0UL)




typedef uint32_t SWITCH_PA0PQD4R_TYPE;
#define SWITCH_PA0PQD4R_PA0PQD4RQFSOG_MASK (0xffffffffUL)
#define SWITCH_PA0PQD4R_PA0PQD4RQFSOG_SHIFT (0UL)




typedef uint32_t SWITCH_PA0PQD5R_TYPE;
#define SWITCH_PA0PQD5R_PA0PQD5RQFSOFM_MASK (0xffffffffUL)
#define SWITCH_PA0PQD5R_PA0PQD5RQFSOFM_SHIFT (0UL)




typedef uint32_t SWITCH_PA0PQD6R_TYPE;
#define SWITCH_PA0PQD6R_PA0PQD6RQFGOFM_MASK (0xffffffffUL)
#define SWITCH_PA0PQD6R_PA0PQD6RQFGOFM_SHIFT (0UL)




typedef uint32_t SWITCH_PA0PQD7R_TYPE;
#define SWITCH_PA0PQD7R_PA0PQD7RQFA_MASK (0xffffffffUL)
#define SWITCH_PA0PQD7R_PA0PQD7RQFA_SHIFT (0UL)




typedef uint32_t SWITCH_PA0PDSR_TYPE;
#define SWITCH_PA0PDSR_PAGE_A0_PSFP_DED_STATUS_REG_RESERVED_MASK (0xffffffc0UL)
#define SWITCH_PA0PDSR_PAGE_A0_PSFP_DED_STATUS_REG_RESERVED_SHIFT (6UL)
#define SWITCH_PA0PDSR_PA0PDSRQD1S_MASK (0x20UL)
#define SWITCH_PA0PDSR_PA0PDSRQD1S_SHIFT (5UL)
#define SWITCH_PA0PDSR_PA0PDSRQD0S_MASK (0x10UL)
#define SWITCH_PA0PDSR_PA0PDSRQD0S_SHIFT (4UL)
#define SWITCH_PA0PDSR_PA0PDSRSDBS_MASK (0x8UL)
#define SWITCH_PA0PDSR_PA0PDSRSDBS_SHIFT (3UL)
#define SWITCH_PA0PDSR_PA0PDSRSDAS_MASK (0x4UL)
#define SWITCH_PA0PDSR_PA0PDSRSDAS_SHIFT (2UL)
#define SWITCH_PA0PDSR_PA0PDSRQDS_MASK (0x2UL)
#define SWITCH_PA0PDSR_PA0PDSRQDS_SHIFT (1UL)
#define SWITCH_PA0PDSR_PA0PDSRMDS_MASK (0x1UL)
#define SWITCH_PA0PDSR_PA0PDSRMDS_SHIFT (0UL)




typedef uint16_t SWITCH_PAGE_A1_CFP_CTL_REG_TYPE;
#define SWITCH_PAGE_A1_CFP_CTL_REG_RESERVED_MASK (0xfe00U)
#define SWITCH_PAGE_A1_CFP_CTL_REG_RESERVED_SHIFT (9U)
#define SWITCH_PAGE_A1_CFP_CTL_REG_EN_MAP_MASK (0x1ffU)
#define SWITCH_PAGE_A1_CFP_CTL_REG_EN_MAP_SHIFT (0U)




typedef uint16_t SWITCH_PA1PCR_TYPE;
#define SWITCH_PA1PCR_PAGE_A1_PSFP_CTL_REG_RESERVED_MASK (0xfe00U)
#define SWITCH_PA1PCR_PAGE_A1_PSFP_CTL_REG_RESERVED_SHIFT (9U)
#define SWITCH_PA1PCR_PAGE_A1_PSFP_CTL_REG_PSFP_EN_MAP_MASK (0x1ffU)
#define SWITCH_PA1PCR_PAGE_A1_PSFP_CTL_REG_PSFP_EN_MAP_SHIFT (0U)




typedef uint16_t SWITCH_PA1CUCR_TYPE;
#define SWITCH_PA1CUCR_PAGE_A1_CFP_UDF_CTL_REG_RESERVED_MASK (0xfffeU)
#define SWITCH_PA1CUCR_PAGE_A1_CFP_UDF_CTL_REG_RESERVED_SHIFT (1U)
#define SWITCH_PA1CUCR_PAGE_A1_CFP_UDF_CTL_REG_END_OF_L2_FIX_EN_MASK (0x1U)
#define SWITCH_PA1CUCR_PAGE_A1_CFP_UDF_CTL_REG_END_OF_L2_FIX_EN_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0A0_TYPE;
#define SWITCH_PA1U0A0_PAGE_A1_UDF_0_A_0_CFG_UDF_0_A_0_8_MASK (0xffU)
#define SWITCH_PA1U0A0_PAGE_A1_UDF_0_A_0_CFG_UDF_0_A_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0A1_TYPE;
#define SWITCH_PA1U0A1_PAGE_A1_UDF_0_A_1_CFG_UDF_0_A_0_8_MASK (0xffU)
#define SWITCH_PA1U0A1_PAGE_A1_UDF_0_A_1_CFG_UDF_0_A_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0A2_TYPE;
#define SWITCH_PA1U0A2_PAGE_A1_UDF_0_A_2_CFG_UDF_0_A_0_8_MASK (0xffU)
#define SWITCH_PA1U0A2_PAGE_A1_UDF_0_A_2_CFG_UDF_0_A_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0A3_TYPE;
#define SWITCH_PA1U0A3_PAGE_A1_UDF_0_A_3_CFG_UDF_0_A_0_8_MASK (0xffU)
#define SWITCH_PA1U0A3_PAGE_A1_UDF_0_A_3_CFG_UDF_0_A_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0A4_TYPE;
#define SWITCH_PA1U0A4_PAGE_A1_UDF_0_A_4_CFG_UDF_0_A_0_8_MASK (0xffU)
#define SWITCH_PA1U0A4_PAGE_A1_UDF_0_A_4_CFG_UDF_0_A_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0A5_TYPE;
#define SWITCH_PA1U0A5_PAGE_A1_UDF_0_A_5_CFG_UDF_0_A_0_8_MASK (0xffU)
#define SWITCH_PA1U0A5_PAGE_A1_UDF_0_A_5_CFG_UDF_0_A_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0A6_TYPE;
#define SWITCH_PA1U0A6_PAGE_A1_UDF_0_A_6_CFG_UDF_0_A_0_8_MASK (0xffU)
#define SWITCH_PA1U0A6_PAGE_A1_UDF_0_A_6_CFG_UDF_0_A_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0A7_TYPE;
#define SWITCH_PA1U0A7_PAGE_A1_UDF_0_A_7_CFG_UDF_0_A_0_8_MASK (0xffU)
#define SWITCH_PA1U0A7_PAGE_A1_UDF_0_A_7_CFG_UDF_0_A_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0A8_TYPE;
#define SWITCH_PA1U0A8_PAGE_A1_UDF_0_A_8_CFG_UDF_0_A_0_8_MASK (0xffU)
#define SWITCH_PA1U0A8_PAGE_A1_UDF_0_A_8_CFG_UDF_0_A_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U1A0_TYPE;
#define SWITCH_PA1U1A0_PAGE_A1_UDF_1_A_0_CFG_UDF_1_A_0_8_MASK (0xffU)
#define SWITCH_PA1U1A0_PAGE_A1_UDF_1_A_0_CFG_UDF_1_A_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U1A1_TYPE;
#define SWITCH_PA1U1A1_PAGE_A1_UDF_1_A_1_CFG_UDF_1_A_0_8_MASK (0xffU)
#define SWITCH_PA1U1A1_PAGE_A1_UDF_1_A_1_CFG_UDF_1_A_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U1A2_TYPE;
#define SWITCH_PA1U1A2_PAGE_A1_UDF_1_A_2_CFG_UDF_1_A_0_8_MASK (0xffU)
#define SWITCH_PA1U1A2_PAGE_A1_UDF_1_A_2_CFG_UDF_1_A_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U1A3_TYPE;
#define SWITCH_PA1U1A3_PAGE_A1_UDF_1_A_3_CFG_UDF_1_A_0_8_MASK (0xffU)
#define SWITCH_PA1U1A3_PAGE_A1_UDF_1_A_3_CFG_UDF_1_A_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U1A4_TYPE;
#define SWITCH_PA1U1A4_PAGE_A1_UDF_1_A_4_CFG_UDF_1_A_0_8_MASK (0xffU)
#define SWITCH_PA1U1A4_PAGE_A1_UDF_1_A_4_CFG_UDF_1_A_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U1A5_TYPE;
#define SWITCH_PA1U1A5_PAGE_A1_UDF_1_A_5_CFG_UDF_1_A_0_8_MASK (0xffU)
#define SWITCH_PA1U1A5_PAGE_A1_UDF_1_A_5_CFG_UDF_1_A_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U1A6_TYPE;
#define SWITCH_PA1U1A6_PAGE_A1_UDF_1_A_6_CFG_UDF_1_A_0_8_MASK (0xffU)
#define SWITCH_PA1U1A6_PAGE_A1_UDF_1_A_6_CFG_UDF_1_A_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U1A7_TYPE;
#define SWITCH_PA1U1A7_PAGE_A1_UDF_1_A_7_CFG_UDF_1_A_0_8_MASK (0xffU)
#define SWITCH_PA1U1A7_PAGE_A1_UDF_1_A_7_CFG_UDF_1_A_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U1A8_TYPE;
#define SWITCH_PA1U1A8_PAGE_A1_UDF_1_A_8_CFG_UDF_1_A_0_8_MASK (0xffU)
#define SWITCH_PA1U1A8_PAGE_A1_UDF_1_A_8_CFG_UDF_1_A_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U2A0_TYPE;
#define SWITCH_PA1U2A0_PAGE_A1_UDF_2_A_0_CFG_UDF_2_A_0_8_MASK (0xffU)
#define SWITCH_PA1U2A0_PAGE_A1_UDF_2_A_0_CFG_UDF_2_A_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U2A1_TYPE;
#define SWITCH_PA1U2A1_PAGE_A1_UDF_2_A_1_CFG_UDF_2_A_0_8_MASK (0xffU)
#define SWITCH_PA1U2A1_PAGE_A1_UDF_2_A_1_CFG_UDF_2_A_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U2A2_TYPE;
#define SWITCH_PA1U2A2_PAGE_A1_UDF_2_A_2_CFG_UDF_2_A_0_8_MASK (0xffU)
#define SWITCH_PA1U2A2_PAGE_A1_UDF_2_A_2_CFG_UDF_2_A_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U2A3_TYPE;
#define SWITCH_PA1U2A3_PAGE_A1_UDF_2_A_3_CFG_UDF_2_A_0_8_MASK (0xffU)
#define SWITCH_PA1U2A3_PAGE_A1_UDF_2_A_3_CFG_UDF_2_A_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U2A4_TYPE;
#define SWITCH_PA1U2A4_PAGE_A1_UDF_2_A_4_CFG_UDF_2_A_0_8_MASK (0xffU)
#define SWITCH_PA1U2A4_PAGE_A1_UDF_2_A_4_CFG_UDF_2_A_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U2A5_TYPE;
#define SWITCH_PA1U2A5_PAGE_A1_UDF_2_A_5_CFG_UDF_2_A_0_8_MASK (0xffU)
#define SWITCH_PA1U2A5_PAGE_A1_UDF_2_A_5_CFG_UDF_2_A_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U2A6_TYPE;
#define SWITCH_PA1U2A6_PAGE_A1_UDF_2_A_6_CFG_UDF_2_A_0_8_MASK (0xffU)
#define SWITCH_PA1U2A6_PAGE_A1_UDF_2_A_6_CFG_UDF_2_A_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U2A7_TYPE;
#define SWITCH_PA1U2A7_PAGE_A1_UDF_2_A_7_CFG_UDF_2_A_0_8_MASK (0xffU)
#define SWITCH_PA1U2A7_PAGE_A1_UDF_2_A_7_CFG_UDF_2_A_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U2A8_TYPE;
#define SWITCH_PA1U2A8_PAGE_A1_UDF_2_A_8_CFG_UDF_2_A_0_8_MASK (0xffU)
#define SWITCH_PA1U2A8_PAGE_A1_UDF_2_A_8_CFG_UDF_2_A_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0B0_TYPE;
#define SWITCH_PA1U0B0_PAGE_A1_UDF_0_B_0_CFG_UDF_0_B_0_8_MASK (0xffU)
#define SWITCH_PA1U0B0_PAGE_A1_UDF_0_B_0_CFG_UDF_0_B_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0B1_TYPE;
#define SWITCH_PA1U0B1_PAGE_A1_UDF_0_B_1_CFG_UDF_0_B_0_8_MASK (0xffU)
#define SWITCH_PA1U0B1_PAGE_A1_UDF_0_B_1_CFG_UDF_0_B_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0B2_TYPE;
#define SWITCH_PA1U0B2_PAGE_A1_UDF_0_B_2_CFG_UDF_0_B_0_8_MASK (0xffU)
#define SWITCH_PA1U0B2_PAGE_A1_UDF_0_B_2_CFG_UDF_0_B_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0B3_TYPE;
#define SWITCH_PA1U0B3_PAGE_A1_UDF_0_B_3_CFG_UDF_0_B_0_8_MASK (0xffU)
#define SWITCH_PA1U0B3_PAGE_A1_UDF_0_B_3_CFG_UDF_0_B_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0B4_TYPE;
#define SWITCH_PA1U0B4_PAGE_A1_UDF_0_B_4_CFG_UDF_0_B_0_8_MASK (0xffU)
#define SWITCH_PA1U0B4_PAGE_A1_UDF_0_B_4_CFG_UDF_0_B_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0B5_TYPE;
#define SWITCH_PA1U0B5_PAGE_A1_UDF_0_B_5_CFG_UDF_0_B_0_8_MASK (0xffU)
#define SWITCH_PA1U0B5_PAGE_A1_UDF_0_B_5_CFG_UDF_0_B_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0B6_TYPE;
#define SWITCH_PA1U0B6_PAGE_A1_UDF_0_B_6_CFG_UDF_0_B_0_8_MASK (0xffU)
#define SWITCH_PA1U0B6_PAGE_A1_UDF_0_B_6_CFG_UDF_0_B_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0B7_TYPE;
#define SWITCH_PA1U0B7_PAGE_A1_UDF_0_B_7_CFG_UDF_0_B_0_8_MASK (0xffU)
#define SWITCH_PA1U0B7_PAGE_A1_UDF_0_B_7_CFG_UDF_0_B_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0B8_TYPE;
#define SWITCH_PA1U0B8_PAGE_A1_UDF_0_B_8_CFG_UDF_0_B_0_8_MASK (0xffU)
#define SWITCH_PA1U0B8_PAGE_A1_UDF_0_B_8_CFG_UDF_0_B_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U1B0_TYPE;
#define SWITCH_PA1U1B0_PAGE_A1_UDF_1_B_0_CFG_UDF_1_B_0_8_MASK (0xffU)
#define SWITCH_PA1U1B0_PAGE_A1_UDF_1_B_0_CFG_UDF_1_B_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U1B1_TYPE;
#define SWITCH_PA1U1B1_PAGE_A1_UDF_1_B_1_CFG_UDF_1_B_0_8_MASK (0xffU)
#define SWITCH_PA1U1B1_PAGE_A1_UDF_1_B_1_CFG_UDF_1_B_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U1B2_TYPE;
#define SWITCH_PA1U1B2_PAGE_A1_UDF_1_B_2_CFG_UDF_1_B_0_8_MASK (0xffU)
#define SWITCH_PA1U1B2_PAGE_A1_UDF_1_B_2_CFG_UDF_1_B_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U1B3_TYPE;
#define SWITCH_PA1U1B3_PAGE_A1_UDF_1_B_3_CFG_UDF_1_B_0_8_MASK (0xffU)
#define SWITCH_PA1U1B3_PAGE_A1_UDF_1_B_3_CFG_UDF_1_B_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U1B4_TYPE;
#define SWITCH_PA1U1B4_PAGE_A1_UDF_1_B_4_CFG_UDF_1_B_0_8_MASK (0xffU)
#define SWITCH_PA1U1B4_PAGE_A1_UDF_1_B_4_CFG_UDF_1_B_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U1B5_TYPE;
#define SWITCH_PA1U1B5_PAGE_A1_UDF_1_B_5_CFG_UDF_1_B_0_8_MASK (0xffU)
#define SWITCH_PA1U1B5_PAGE_A1_UDF_1_B_5_CFG_UDF_1_B_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U1B6_TYPE;
#define SWITCH_PA1U1B6_PAGE_A1_UDF_1_B_6_CFG_UDF_1_B_0_8_MASK (0xffU)
#define SWITCH_PA1U1B6_PAGE_A1_UDF_1_B_6_CFG_UDF_1_B_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U1B7_TYPE;
#define SWITCH_PA1U1B7_PAGE_A1_UDF_1_B_7_CFG_UDF_1_B_0_8_MASK (0xffU)
#define SWITCH_PA1U1B7_PAGE_A1_UDF_1_B_7_CFG_UDF_1_B_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U1B8_TYPE;
#define SWITCH_PA1U1B8_PAGE_A1_UDF_1_B_8_CFG_UDF_1_B_0_8_MASK (0xffU)
#define SWITCH_PA1U1B8_PAGE_A1_UDF_1_B_8_CFG_UDF_1_B_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U2B0_TYPE;
#define SWITCH_PA1U2B0_PAGE_A1_UDF_2_B_0_CFG_UDF_2_B_0_8_MASK (0xffU)
#define SWITCH_PA1U2B0_PAGE_A1_UDF_2_B_0_CFG_UDF_2_B_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U2B1_TYPE;
#define SWITCH_PA1U2B1_PAGE_A1_UDF_2_B_1_CFG_UDF_2_B_0_8_MASK (0xffU)
#define SWITCH_PA1U2B1_PAGE_A1_UDF_2_B_1_CFG_UDF_2_B_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U2B2_TYPE;
#define SWITCH_PA1U2B2_PAGE_A1_UDF_2_B_2_CFG_UDF_2_B_0_8_MASK (0xffU)
#define SWITCH_PA1U2B2_PAGE_A1_UDF_2_B_2_CFG_UDF_2_B_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U2B3_TYPE;
#define SWITCH_PA1U2B3_PAGE_A1_UDF_2_B_3_CFG_UDF_2_B_0_8_MASK (0xffU)
#define SWITCH_PA1U2B3_PAGE_A1_UDF_2_B_3_CFG_UDF_2_B_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U2B4_TYPE;
#define SWITCH_PA1U2B4_PAGE_A1_UDF_2_B_4_CFG_UDF_2_B_0_8_MASK (0xffU)
#define SWITCH_PA1U2B4_PAGE_A1_UDF_2_B_4_CFG_UDF_2_B_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U2B5_TYPE;
#define SWITCH_PA1U2B5_PAGE_A1_UDF_2_B_5_CFG_UDF_2_B_0_8_MASK (0xffU)
#define SWITCH_PA1U2B5_PAGE_A1_UDF_2_B_5_CFG_UDF_2_B_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U2B6_TYPE;
#define SWITCH_PA1U2B6_PAGE_A1_UDF_2_B_6_CFG_UDF_2_B_0_8_MASK (0xffU)
#define SWITCH_PA1U2B6_PAGE_A1_UDF_2_B_6_CFG_UDF_2_B_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U2B7_TYPE;
#define SWITCH_PA1U2B7_PAGE_A1_UDF_2_B_7_CFG_UDF_2_B_0_8_MASK (0xffU)
#define SWITCH_PA1U2B7_PAGE_A1_UDF_2_B_7_CFG_UDF_2_B_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U2B8_TYPE;
#define SWITCH_PA1U2B8_PAGE_A1_UDF_2_B_8_CFG_UDF_2_B_0_8_MASK (0xffU)
#define SWITCH_PA1U2B8_PAGE_A1_UDF_2_B_8_CFG_UDF_2_B_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0C0_TYPE;
#define SWITCH_PA1U0C0_PAGE_A1_UDF_0_C_0_CFG_UDF_0_C_0_8_MASK (0xffU)
#define SWITCH_PA1U0C0_PAGE_A1_UDF_0_C_0_CFG_UDF_0_C_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0C1_TYPE;
#define SWITCH_PA1U0C1_PAGE_A1_UDF_0_C_1_CFG_UDF_0_C_0_8_MASK (0xffU)
#define SWITCH_PA1U0C1_PAGE_A1_UDF_0_C_1_CFG_UDF_0_C_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0C2_TYPE;
#define SWITCH_PA1U0C2_PAGE_A1_UDF_0_C_2_CFG_UDF_0_C_0_8_MASK (0xffU)
#define SWITCH_PA1U0C2_PAGE_A1_UDF_0_C_2_CFG_UDF_0_C_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0C3_TYPE;
#define SWITCH_PA1U0C3_PAGE_A1_UDF_0_C_3_CFG_UDF_0_C_0_8_MASK (0xffU)
#define SWITCH_PA1U0C3_PAGE_A1_UDF_0_C_3_CFG_UDF_0_C_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0C4_TYPE;
#define SWITCH_PA1U0C4_PAGE_A1_UDF_0_C_4_CFG_UDF_0_C_0_8_MASK (0xffU)
#define SWITCH_PA1U0C4_PAGE_A1_UDF_0_C_4_CFG_UDF_0_C_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0C5_TYPE;
#define SWITCH_PA1U0C5_PAGE_A1_UDF_0_C_5_CFG_UDF_0_C_0_8_MASK (0xffU)
#define SWITCH_PA1U0C5_PAGE_A1_UDF_0_C_5_CFG_UDF_0_C_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0C6_TYPE;
#define SWITCH_PA1U0C6_PAGE_A1_UDF_0_C_6_CFG_UDF_0_C_0_8_MASK (0xffU)
#define SWITCH_PA1U0C6_PAGE_A1_UDF_0_C_6_CFG_UDF_0_C_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0C7_TYPE;
#define SWITCH_PA1U0C7_PAGE_A1_UDF_0_C_7_CFG_UDF_0_C_0_8_MASK (0xffU)
#define SWITCH_PA1U0C7_PAGE_A1_UDF_0_C_7_CFG_UDF_0_C_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0C8_TYPE;
#define SWITCH_PA1U0C8_PAGE_A1_UDF_0_C_8_CFG_UDF_0_C_0_8_MASK (0xffU)
#define SWITCH_PA1U0C8_PAGE_A1_UDF_0_C_8_CFG_UDF_0_C_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U1C0_TYPE;
#define SWITCH_PA1U1C0_PAGE_A1_UDF_1_C_0_CFG_UDF_1_C_0_8_MASK (0xffU)
#define SWITCH_PA1U1C0_PAGE_A1_UDF_1_C_0_CFG_UDF_1_C_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U1C1_TYPE;
#define SWITCH_PA1U1C1_PAGE_A1_UDF_1_C_1_CFG_UDF_1_C_0_8_MASK (0xffU)
#define SWITCH_PA1U1C1_PAGE_A1_UDF_1_C_1_CFG_UDF_1_C_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U1C2_TYPE;
#define SWITCH_PA1U1C2_PAGE_A1_UDF_1_C_2_CFG_UDF_1_C_0_8_MASK (0xffU)
#define SWITCH_PA1U1C2_PAGE_A1_UDF_1_C_2_CFG_UDF_1_C_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U1C3_TYPE;
#define SWITCH_PA1U1C3_PAGE_A1_UDF_1_C_3_CFG_UDF_1_C_0_8_MASK (0xffU)
#define SWITCH_PA1U1C3_PAGE_A1_UDF_1_C_3_CFG_UDF_1_C_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U1C4_TYPE;
#define SWITCH_PA1U1C4_PAGE_A1_UDF_1_C_4_CFG_UDF_1_C_0_8_MASK (0xffU)
#define SWITCH_PA1U1C4_PAGE_A1_UDF_1_C_4_CFG_UDF_1_C_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U1C5_TYPE;
#define SWITCH_PA1U1C5_PAGE_A1_UDF_1_C_5_CFG_UDF_1_C_0_8_MASK (0xffU)
#define SWITCH_PA1U1C5_PAGE_A1_UDF_1_C_5_CFG_UDF_1_C_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U1C6_TYPE;
#define SWITCH_PA1U1C6_PAGE_A1_UDF_1_C_6_CFG_UDF_1_C_0_8_MASK (0xffU)
#define SWITCH_PA1U1C6_PAGE_A1_UDF_1_C_6_CFG_UDF_1_C_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U1C7_TYPE;
#define SWITCH_PA1U1C7_PAGE_A1_UDF_1_C_7_CFG_UDF_1_C_0_8_MASK (0xffU)
#define SWITCH_PA1U1C7_PAGE_A1_UDF_1_C_7_CFG_UDF_1_C_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U1C8_TYPE;
#define SWITCH_PA1U1C8_PAGE_A1_UDF_1_C_8_CFG_UDF_1_C_0_8_MASK (0xffU)
#define SWITCH_PA1U1C8_PAGE_A1_UDF_1_C_8_CFG_UDF_1_C_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U2C0_TYPE;
#define SWITCH_PA1U2C0_PAGE_A1_UDF_2_C_0_CFG_UDF_1_C_0_8_MASK (0xffU)
#define SWITCH_PA1U2C0_PAGE_A1_UDF_2_C_0_CFG_UDF_1_C_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U2C1_TYPE;
#define SWITCH_PA1U2C1_PAGE_A1_UDF_2_C_1_CFG_UDF_1_C_0_8_MASK (0xffU)
#define SWITCH_PA1U2C1_PAGE_A1_UDF_2_C_1_CFG_UDF_1_C_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U2C2_TYPE;
#define SWITCH_PA1U2C2_PAGE_A1_UDF_2_C_2_CFG_UDF_1_C_0_8_MASK (0xffU)
#define SWITCH_PA1U2C2_PAGE_A1_UDF_2_C_2_CFG_UDF_1_C_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U2C3_TYPE;
#define SWITCH_PA1U2C3_PAGE_A1_UDF_2_C_3_CFG_UDF_1_C_0_8_MASK (0xffU)
#define SWITCH_PA1U2C3_PAGE_A1_UDF_2_C_3_CFG_UDF_1_C_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U2C4_TYPE;
#define SWITCH_PA1U2C4_PAGE_A1_UDF_2_C_4_CFG_UDF_1_C_0_8_MASK (0xffU)
#define SWITCH_PA1U2C4_PAGE_A1_UDF_2_C_4_CFG_UDF_1_C_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U2C5_TYPE;
#define SWITCH_PA1U2C5_PAGE_A1_UDF_2_C_5_CFG_UDF_1_C_0_8_MASK (0xffU)
#define SWITCH_PA1U2C5_PAGE_A1_UDF_2_C_5_CFG_UDF_1_C_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U2C6_TYPE;
#define SWITCH_PA1U2C6_PAGE_A1_UDF_2_C_6_CFG_UDF_1_C_0_8_MASK (0xffU)
#define SWITCH_PA1U2C6_PAGE_A1_UDF_2_C_6_CFG_UDF_1_C_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U2C7_TYPE;
#define SWITCH_PA1U2C7_PAGE_A1_UDF_2_C_7_CFG_UDF_1_C_0_8_MASK (0xffU)
#define SWITCH_PA1U2C7_PAGE_A1_UDF_2_C_7_CFG_UDF_1_C_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U2C8_TYPE;
#define SWITCH_PA1U2C8_PAGE_A1_UDF_2_C_8_CFG_UDF_1_C_0_8_MASK (0xffU)
#define SWITCH_PA1U2C8_PAGE_A1_UDF_2_C_8_CFG_UDF_1_C_0_8_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0D00_TYPE;
#define SWITCH_PA1U0D00_PAGE_A1_UDF_0_D_00_CFG_UDF_0_D_0_11_MASK (0xffU)
#define SWITCH_PA1U0D00_PAGE_A1_UDF_0_D_00_CFG_UDF_0_D_0_11_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0D01_TYPE;
#define SWITCH_PA1U0D01_PAGE_A1_UDF_0_D_01_CFG_UDF_0_D_0_11_MASK (0xffU)
#define SWITCH_PA1U0D01_PAGE_A1_UDF_0_D_01_CFG_UDF_0_D_0_11_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0D02_TYPE;
#define SWITCH_PA1U0D02_PAGE_A1_UDF_0_D_02_CFG_UDF_0_D_0_11_MASK (0xffU)
#define SWITCH_PA1U0D02_PAGE_A1_UDF_0_D_02_CFG_UDF_0_D_0_11_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0D03_TYPE;
#define SWITCH_PA1U0D03_PAGE_A1_UDF_0_D_03_CFG_UDF_0_D_0_11_MASK (0xffU)
#define SWITCH_PA1U0D03_PAGE_A1_UDF_0_D_03_CFG_UDF_0_D_0_11_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0D04_TYPE;
#define SWITCH_PA1U0D04_PAGE_A1_UDF_0_D_04_CFG_UDF_0_D_0_11_MASK (0xffU)
#define SWITCH_PA1U0D04_PAGE_A1_UDF_0_D_04_CFG_UDF_0_D_0_11_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0D05_TYPE;
#define SWITCH_PA1U0D05_PAGE_A1_UDF_0_D_05_CFG_UDF_0_D_0_11_MASK (0xffU)
#define SWITCH_PA1U0D05_PAGE_A1_UDF_0_D_05_CFG_UDF_0_D_0_11_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0D06_TYPE;
#define SWITCH_PA1U0D06_PAGE_A1_UDF_0_D_06_CFG_UDF_0_D_0_11_MASK (0xffU)
#define SWITCH_PA1U0D06_PAGE_A1_UDF_0_D_06_CFG_UDF_0_D_0_11_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0D07_TYPE;
#define SWITCH_PA1U0D07_PAGE_A1_UDF_0_D_07_CFG_UDF_0_D_0_11_MASK (0xffU)
#define SWITCH_PA1U0D07_PAGE_A1_UDF_0_D_07_CFG_UDF_0_D_0_11_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0D08_TYPE;
#define SWITCH_PA1U0D08_PAGE_A1_UDF_0_D_08_CFG_UDF_0_D_0_11_MASK (0xffU)
#define SWITCH_PA1U0D08_PAGE_A1_UDF_0_D_08_CFG_UDF_0_D_0_11_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0D09_TYPE;
#define SWITCH_PA1U0D09_PAGE_A1_UDF_0_D_09_CFG_UDF_0_D_0_11_MASK (0xffU)
#define SWITCH_PA1U0D09_PAGE_A1_UDF_0_D_09_CFG_UDF_0_D_0_11_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0D010_TYPE;
#define SWITCH_PA1U0D010_PAGE_A1_UDF_0_D_010_CFG_UDF_0_D_0_11_MASK (0xffU)
#define SWITCH_PA1U0D010_PAGE_A1_UDF_0_D_010_CFG_UDF_0_D_0_11_SHIFT (0U)




typedef uint8_t SWITCH_PA1U0D011_TYPE;
#define SWITCH_PA1U0D011_PAGE_A1_UDF_0_D_011_CFG_UDF_0_D_0_11_MASK (0xffU)
#define SWITCH_PA1U0D011_PAGE_A1_UDF_0_D_011_CFG_UDF_0_D_0_11_SHIFT (0U)




typedef uint32_t SWITCH_PB0ATA_TYPE;
#define SWITCH_PB0ATA_PAGE_B0_ARL_TCAM_ACC_TCAM_RD_STS_MASK (0x80000000UL)
#define SWITCH_PB0ATA_PAGE_B0_ARL_TCAM_ACC_TCAM_RD_STS_SHIFT (31UL)
#define SWITCH_PB0ATA_PAGE_B0_ARL_TCAM_ACC_SMEM_RD_STS_MASK (0x40000000UL)
#define SWITCH_PB0ATA_PAGE_B0_ARL_TCAM_ACC_SMEM_RD_STS_SHIFT (30UL)
#define SWITCH_PB0ATA_PAGE_B0_ARL_TCAM_ACC_RESERVED_MASK (0x3f000000UL)
#define SWITCH_PB0ATA_PAGE_B0_ARL_TCAM_ACC_RESERVED_SHIFT (24UL)
#define SWITCH_PB0ATA_PAGE_B0_ARL_TCAM_ACC_XCESS_ADDR_MASK (0xff0000UL)
#define SWITCH_PB0ATA_PAGE_B0_ARL_TCAM_ACC_XCESS_ADDR_SHIFT (16UL)
#define SWITCH_PB0ATA_PAGE_B0_ARL_TCAM_ACC_RESERVED_1_MASK (0xfff0UL)
#define SWITCH_PB0ATA_PAGE_B0_ARL_TCAM_ACC_RESERVED_1_SHIFT (4UL)
#define SWITCH_PB0ATA_PAGE_B0_ARL_TCAM_ACC_TCAM_RST_MASK (0x8UL)
#define SWITCH_PB0ATA_PAGE_B0_ARL_TCAM_ACC_TCAM_RST_SHIFT (3UL)
#define SWITCH_PB0ATA_PAGE_B0_ARL_TCAM_ACC_OP_SEL_MASK (0x6UL)
#define SWITCH_PB0ATA_PAGE_B0_ARL_TCAM_ACC_OP_SEL_SHIFT (1UL)
#define SWITCH_PB0ATA_PAGE_B0_ARL_TCAM_ACC_OP_STR_DONE_MASK (0x1UL)
#define SWITCH_PB0ATA_PAGE_B0_ARL_TCAM_ACC_OP_STR_DONE_SHIFT (0UL)




typedef uint32_t SWITCH_PB0ATD0_TYPE;
#define SWITCH_PB0ATD0_PAGE_B0_ARL_TCAM_DATA0_TCAM_DATA_MASK (0xffffffffUL)
#define SWITCH_PB0ATD0_PAGE_B0_ARL_TCAM_DATA0_TCAM_DATA_SHIFT (0UL)




typedef uint32_t SWITCH_PB0ATD1_TYPE;
#define SWITCH_PB0ATD1_PAGE_B0_ARL_TCAM_DATA1_TCAM_DATA_MASK (0xffffffffUL)
#define SWITCH_PB0ATD1_PAGE_B0_ARL_TCAM_DATA1_TCAM_DATA_SHIFT (0UL)




typedef uint32_t SWITCH_PB0ASD_TYPE;
#define SWITCH_PB0ASD_PAGE_B0_ARL_SMEM_DATA_RESERVED_MASK (0xfffe0000UL)
#define SWITCH_PB0ASD_PAGE_B0_ARL_SMEM_DATA_RESERVED_SHIFT (17UL)
#define SWITCH_PB0ASD_PAGE_B0_ARL_SMEM_DATA_SMEM_DATA_MASK (0x1ffffUL)
#define SWITCH_PB0ASD_PAGE_B0_ARL_SMEM_DATA_SMEM_DATA_SHIFT (0UL)




typedef uint16_t SWITCH_PB0ATIC_TYPE;
#define SWITCH_PB0ATIC_PAGE_B0_ARL_TCAM_IPHASH_CHECK_RESERVED_MASK (0xe000U)
#define SWITCH_PB0ATIC_PAGE_B0_ARL_TCAM_IPHASH_CHECK_RESERVED_SHIFT (13U)
#define SWITCH_PB0ATIC_PB0ATICATIH_MASK (0x1ff8U)
#define SWITCH_PB0ATIC_PB0ATICATIH_SHIFT (3U)
#define SWITCH_PB0ATIC_PB0ATICATIHC_MASK (0x4U)
#define SWITCH_PB0ATIC_PB0ATICATIHC_SHIFT (2U)
#define SWITCH_PB0ATIC_PB0ATICATICM_MASK (0x2U)
#define SWITCH_PB0ATIC_PB0ATICATICM_SHIFT (1U)
#define SWITCH_PB0ATIC_PB0ATICATICV_MASK (0x1U)
#define SWITCH_PB0ATIC_PB0ATICATICV_SHIFT (0U)




typedef uint32_t SWITCH_PB0ATBC_TYPE;
#define SWITCH_PB0ATBC_PAGE_B0_ARL_TCAM_BIST_CTRL_TCAM_BIST_DONE_MASK (0x80000000UL)
#define SWITCH_PB0ATBC_PAGE_B0_ARL_TCAM_BIST_CTRL_TCAM_BIST_DONE_SHIFT (31UL)
#define SWITCH_PB0ATBC_PAGE_B0_ARL_TCAM_BIST_CTRL_RESERVED_1_MASK (0x7fff0000UL)
#define SWITCH_PB0ATBC_PAGE_B0_ARL_TCAM_BIST_CTRL_RESERVED_1_SHIFT (16UL)
#define SWITCH_PB0ATBC_PB0ATBCTBSEC_MASK (0xff00UL)
#define SWITCH_PB0ATBC_PB0ATBCTBSEC_SHIFT (8UL)
#define SWITCH_PB0ATBC_PB0ATBCTBSS_MASK (0xf0UL)
#define SWITCH_PB0ATBC_PB0ATBCTBSS_SHIFT (4UL)
#define SWITCH_PB0ATBC_PAGE_B0_ARL_TCAM_BIST_CTRL_RESERVED_0_MASK (0xeUL)
#define SWITCH_PB0ATBC_PAGE_B0_ARL_TCAM_BIST_CTRL_RESERVED_0_SHIFT (1UL)
#define SWITCH_PB0ATBC_PAGE_B0_ARL_TCAM_BIST_CTRL_TCAM_BIST_EN_MASK (0x1UL)
#define SWITCH_PB0ATBC_PAGE_B0_ARL_TCAM_BIST_CTRL_TCAM_BIST_EN_SHIFT (0UL)




typedef uint32_t SWITCH_PB0ATBS_TYPE;
#define SWITCH_PB0ATBS_PAGE_B0_ARL_TCAM_BIST_STS_TCAM_BIST_STATUS_MASK (0xffffffffUL)
#define SWITCH_PB0ATBS_PAGE_B0_ARL_TCAM_BIST_STS_TCAM_BIST_STATUS_SHIFT (0UL)




typedef uint8_t SWITCH_PB1PU0A0_TYPE;
#define SWITCH_PB1PU0A0_PB1PU0A0CPU0A08_MASK (0xffU)
#define SWITCH_PB1PU0A0_PB1PU0A0CPU0A08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0A1_TYPE;
#define SWITCH_PB1PU0A1_PB1PU0A1CPU0A08_MASK (0xffU)
#define SWITCH_PB1PU0A1_PB1PU0A1CPU0A08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0A2_TYPE;
#define SWITCH_PB1PU0A2_PB1PU0A2CPU0A08_MASK (0xffU)
#define SWITCH_PB1PU0A2_PB1PU0A2CPU0A08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0A3_TYPE;
#define SWITCH_PB1PU0A3_PB1PU0A3CPU0A08_MASK (0xffU)
#define SWITCH_PB1PU0A3_PB1PU0A3CPU0A08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0A4_TYPE;
#define SWITCH_PB1PU0A4_PB1PU0A4CPU0A08_MASK (0xffU)
#define SWITCH_PB1PU0A4_PB1PU0A4CPU0A08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0A5_TYPE;
#define SWITCH_PB1PU0A5_PB1PU0A5CPU0A08_MASK (0xffU)
#define SWITCH_PB1PU0A5_PB1PU0A5CPU0A08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0A6_TYPE;
#define SWITCH_PB1PU0A6_PB1PU0A6CPU0A08_MASK (0xffU)
#define SWITCH_PB1PU0A6_PB1PU0A6CPU0A08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0A7_TYPE;
#define SWITCH_PB1PU0A7_PB1PU0A7CPU0A08_MASK (0xffU)
#define SWITCH_PB1PU0A7_PB1PU0A7CPU0A08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0A8_TYPE;
#define SWITCH_PB1PU0A8_PB1PU0A8CPU0A08_MASK (0xffU)
#define SWITCH_PB1PU0A8_PB1PU0A8CPU0A08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU1A0_TYPE;
#define SWITCH_PB1PU1A0_PB1PU1A0CPU1A08_MASK (0xffU)
#define SWITCH_PB1PU1A0_PB1PU1A0CPU1A08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU1A1_TYPE;
#define SWITCH_PB1PU1A1_PB1PU1A1CPU1A08_MASK (0xffU)
#define SWITCH_PB1PU1A1_PB1PU1A1CPU1A08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU1A2_TYPE;
#define SWITCH_PB1PU1A2_PB1PU1A2CPU1A08_MASK (0xffU)
#define SWITCH_PB1PU1A2_PB1PU1A2CPU1A08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU1A3_TYPE;
#define SWITCH_PB1PU1A3_PB1PU1A3CPU1A08_MASK (0xffU)
#define SWITCH_PB1PU1A3_PB1PU1A3CPU1A08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU1A4_TYPE;
#define SWITCH_PB1PU1A4_PB1PU1A4CPU1A08_MASK (0xffU)
#define SWITCH_PB1PU1A4_PB1PU1A4CPU1A08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU1A5_TYPE;
#define SWITCH_PB1PU1A5_PB1PU1A5CPU1A08_MASK (0xffU)
#define SWITCH_PB1PU1A5_PB1PU1A5CPU1A08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU1A6_TYPE;
#define SWITCH_PB1PU1A6_PB1PU1A6CPU1A08_MASK (0xffU)
#define SWITCH_PB1PU1A6_PB1PU1A6CPU1A08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU1A7_TYPE;
#define SWITCH_PB1PU1A7_PB1PU1A7CPU1A08_MASK (0xffU)
#define SWITCH_PB1PU1A7_PB1PU1A7CPU1A08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU1A8_TYPE;
#define SWITCH_PB1PU1A8_PB1PU1A8CPU1A08_MASK (0xffU)
#define SWITCH_PB1PU1A8_PB1PU1A8CPU1A08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU2A0_TYPE;
#define SWITCH_PB1PU2A0_PB1PU2A0CPU2A08_MASK (0xffU)
#define SWITCH_PB1PU2A0_PB1PU2A0CPU2A08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU2A1_TYPE;
#define SWITCH_PB1PU2A1_PB1PU2A1CPU2A08_MASK (0xffU)
#define SWITCH_PB1PU2A1_PB1PU2A1CPU2A08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU2A2_TYPE;
#define SWITCH_PB1PU2A2_PB1PU2A2CPU2A08_MASK (0xffU)
#define SWITCH_PB1PU2A2_PB1PU2A2CPU2A08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU2A3_TYPE;
#define SWITCH_PB1PU2A3_PB1PU2A3CPU2A08_MASK (0xffU)
#define SWITCH_PB1PU2A3_PB1PU2A3CPU2A08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU2A4_TYPE;
#define SWITCH_PB1PU2A4_PB1PU2A4CPU2A08_MASK (0xffU)
#define SWITCH_PB1PU2A4_PB1PU2A4CPU2A08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU2A5_TYPE;
#define SWITCH_PB1PU2A5_PB1PU2A5CPU2A08_MASK (0xffU)
#define SWITCH_PB1PU2A5_PB1PU2A5CPU2A08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU2A6_TYPE;
#define SWITCH_PB1PU2A6_PB1PU2A6CPU2A08_MASK (0xffU)
#define SWITCH_PB1PU2A6_PB1PU2A6CPU2A08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU2A7_TYPE;
#define SWITCH_PB1PU2A7_PB1PU2A7CPU2A08_MASK (0xffU)
#define SWITCH_PB1PU2A7_PB1PU2A7CPU2A08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU2A8_TYPE;
#define SWITCH_PB1PU2A8_PB1PU2A8CPU2A08_MASK (0xffU)
#define SWITCH_PB1PU2A8_PB1PU2A8CPU2A08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0B0_TYPE;
#define SWITCH_PB1PU0B0_PB1PU0B0CPU0B08_MASK (0xffU)
#define SWITCH_PB1PU0B0_PB1PU0B0CPU0B08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0B1_TYPE;
#define SWITCH_PB1PU0B1_PB1PU0B1CPU0B08_MASK (0xffU)
#define SWITCH_PB1PU0B1_PB1PU0B1CPU0B08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0B2_TYPE;
#define SWITCH_PB1PU0B2_PB1PU0B2CPU0B08_MASK (0xffU)
#define SWITCH_PB1PU0B2_PB1PU0B2CPU0B08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0B3_TYPE;
#define SWITCH_PB1PU0B3_PB1PU0B3CPU0B08_MASK (0xffU)
#define SWITCH_PB1PU0B3_PB1PU0B3CPU0B08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0B4_TYPE;
#define SWITCH_PB1PU0B4_PB1PU0B4CPU0B08_MASK (0xffU)
#define SWITCH_PB1PU0B4_PB1PU0B4CPU0B08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0B5_TYPE;
#define SWITCH_PB1PU0B5_PB1PU0B5CPU0B08_MASK (0xffU)
#define SWITCH_PB1PU0B5_PB1PU0B5CPU0B08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0B6_TYPE;
#define SWITCH_PB1PU0B6_PB1PU0B6CPU0B08_MASK (0xffU)
#define SWITCH_PB1PU0B6_PB1PU0B6CPU0B08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0B7_TYPE;
#define SWITCH_PB1PU0B7_PB1PU0B7CPU0B08_MASK (0xffU)
#define SWITCH_PB1PU0B7_PB1PU0B7CPU0B08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0B8_TYPE;
#define SWITCH_PB1PU0B8_PB1PU0B8CPU0B08_MASK (0xffU)
#define SWITCH_PB1PU0B8_PB1PU0B8CPU0B08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU1B0_TYPE;
#define SWITCH_PB1PU1B0_PB1PU1B0CPU1B08_MASK (0xffU)
#define SWITCH_PB1PU1B0_PB1PU1B0CPU1B08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU1B1_TYPE;
#define SWITCH_PB1PU1B1_PB1PU1B1CPU1B08_MASK (0xffU)
#define SWITCH_PB1PU1B1_PB1PU1B1CPU1B08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU1B2_TYPE;
#define SWITCH_PB1PU1B2_PB1PU1B2CPU1B08_MASK (0xffU)
#define SWITCH_PB1PU1B2_PB1PU1B2CPU1B08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU1B3_TYPE;
#define SWITCH_PB1PU1B3_PB1PU1B3CPU1B08_MASK (0xffU)
#define SWITCH_PB1PU1B3_PB1PU1B3CPU1B08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU1B4_TYPE;
#define SWITCH_PB1PU1B4_PB1PU1B4CPU1B08_MASK (0xffU)
#define SWITCH_PB1PU1B4_PB1PU1B4CPU1B08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU1B5_TYPE;
#define SWITCH_PB1PU1B5_PB1PU1B5CPU1B08_MASK (0xffU)
#define SWITCH_PB1PU1B5_PB1PU1B5CPU1B08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU1B6_TYPE;
#define SWITCH_PB1PU1B6_PB1PU1B6CPU1B08_MASK (0xffU)
#define SWITCH_PB1PU1B6_PB1PU1B6CPU1B08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU1B7_TYPE;
#define SWITCH_PB1PU1B7_PB1PU1B7CPU1B08_MASK (0xffU)
#define SWITCH_PB1PU1B7_PB1PU1B7CPU1B08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU1B8_TYPE;
#define SWITCH_PB1PU1B8_PB1PU1B8CPU1B08_MASK (0xffU)
#define SWITCH_PB1PU1B8_PB1PU1B8CPU1B08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU2B0_TYPE;
#define SWITCH_PB1PU2B0_PB1PU2B0CPU2B08_MASK (0xffU)
#define SWITCH_PB1PU2B0_PB1PU2B0CPU2B08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU2B1_TYPE;
#define SWITCH_PB1PU2B1_PB1PU2B1CPU2B08_MASK (0xffU)
#define SWITCH_PB1PU2B1_PB1PU2B1CPU2B08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU2B2_TYPE;
#define SWITCH_PB1PU2B2_PB1PU2B2CPU2B08_MASK (0xffU)
#define SWITCH_PB1PU2B2_PB1PU2B2CPU2B08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU2B3_TYPE;
#define SWITCH_PB1PU2B3_PB1PU2B3CPU2B08_MASK (0xffU)
#define SWITCH_PB1PU2B3_PB1PU2B3CPU2B08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU2B4_TYPE;
#define SWITCH_PB1PU2B4_PB1PU2B4CPU2B08_MASK (0xffU)
#define SWITCH_PB1PU2B4_PB1PU2B4CPU2B08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU2B5_TYPE;
#define SWITCH_PB1PU2B5_PB1PU2B5CPU2B08_MASK (0xffU)
#define SWITCH_PB1PU2B5_PB1PU2B5CPU2B08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU2B6_TYPE;
#define SWITCH_PB1PU2B6_PB1PU2B6CPU2B08_MASK (0xffU)
#define SWITCH_PB1PU2B6_PB1PU2B6CPU2B08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU2B7_TYPE;
#define SWITCH_PB1PU2B7_PB1PU2B7CPU2B08_MASK (0xffU)
#define SWITCH_PB1PU2B7_PB1PU2B7CPU2B08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU2B8_TYPE;
#define SWITCH_PB1PU2B8_PB1PU2B8CPU2B08_MASK (0xffU)
#define SWITCH_PB1PU2B8_PB1PU2B8CPU2B08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0C0_TYPE;
#define SWITCH_PB1PU0C0_PB1PU0C0CPU0C08_MASK (0xffU)
#define SWITCH_PB1PU0C0_PB1PU0C0CPU0C08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0C1_TYPE;
#define SWITCH_PB1PU0C1_PB1PU0C1CPU0C08_MASK (0xffU)
#define SWITCH_PB1PU0C1_PB1PU0C1CPU0C08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0C2_TYPE;
#define SWITCH_PB1PU0C2_PB1PU0C2CPU0C08_MASK (0xffU)
#define SWITCH_PB1PU0C2_PB1PU0C2CPU0C08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0C3_TYPE;
#define SWITCH_PB1PU0C3_PB1PU0C3CPU0C08_MASK (0xffU)
#define SWITCH_PB1PU0C3_PB1PU0C3CPU0C08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0C4_TYPE;
#define SWITCH_PB1PU0C4_PB1PU0C4CPU0C08_MASK (0xffU)
#define SWITCH_PB1PU0C4_PB1PU0C4CPU0C08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0C5_TYPE;
#define SWITCH_PB1PU0C5_PB1PU0C5CPU0C08_MASK (0xffU)
#define SWITCH_PB1PU0C5_PB1PU0C5CPU0C08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0C6_TYPE;
#define SWITCH_PB1PU0C6_PB1PU0C6CPU0C08_MASK (0xffU)
#define SWITCH_PB1PU0C6_PB1PU0C6CPU0C08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0C7_TYPE;
#define SWITCH_PB1PU0C7_PB1PU0C7CPU0C08_MASK (0xffU)
#define SWITCH_PB1PU0C7_PB1PU0C7CPU0C08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0C8_TYPE;
#define SWITCH_PB1PU0C8_PB1PU0C8CPU0C08_MASK (0xffU)
#define SWITCH_PB1PU0C8_PB1PU0C8CPU0C08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU1C0_TYPE;
#define SWITCH_PB1PU1C0_PB1PU1C0CPU1C08_MASK (0xffU)
#define SWITCH_PB1PU1C0_PB1PU1C0CPU1C08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU1C1_TYPE;
#define SWITCH_PB1PU1C1_PB1PU1C1CPU1C08_MASK (0xffU)
#define SWITCH_PB1PU1C1_PB1PU1C1CPU1C08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU1C2_TYPE;
#define SWITCH_PB1PU1C2_PB1PU1C2CPU1C08_MASK (0xffU)
#define SWITCH_PB1PU1C2_PB1PU1C2CPU1C08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU1C3_TYPE;
#define SWITCH_PB1PU1C3_PB1PU1C3CPU1C08_MASK (0xffU)
#define SWITCH_PB1PU1C3_PB1PU1C3CPU1C08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU1C4_TYPE;
#define SWITCH_PB1PU1C4_PB1PU1C4CPU1C08_MASK (0xffU)
#define SWITCH_PB1PU1C4_PB1PU1C4CPU1C08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU1C5_TYPE;
#define SWITCH_PB1PU1C5_PB1PU1C5CPU1C08_MASK (0xffU)
#define SWITCH_PB1PU1C5_PB1PU1C5CPU1C08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU1C6_TYPE;
#define SWITCH_PB1PU1C6_PB1PU1C6CPU1C08_MASK (0xffU)
#define SWITCH_PB1PU1C6_PB1PU1C6CPU1C08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU1C7_TYPE;
#define SWITCH_PB1PU1C7_PB1PU1C7CPU1C08_MASK (0xffU)
#define SWITCH_PB1PU1C7_PB1PU1C7CPU1C08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU1C8_TYPE;
#define SWITCH_PB1PU1C8_PB1PU1C8CPU1C08_MASK (0xffU)
#define SWITCH_PB1PU1C8_PB1PU1C8CPU1C08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU2C0_TYPE;
#define SWITCH_PB1PU2C0_PB1PU2C0CPU1C08_MASK (0xffU)
#define SWITCH_PB1PU2C0_PB1PU2C0CPU1C08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU2C1_TYPE;
#define SWITCH_PB1PU2C1_PB1PU2C1CPU1C08_MASK (0xffU)
#define SWITCH_PB1PU2C1_PB1PU2C1CPU1C08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU2C2_TYPE;
#define SWITCH_PB1PU2C2_PB1PU2C2CPU1C08_MASK (0xffU)
#define SWITCH_PB1PU2C2_PB1PU2C2CPU1C08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU2C3_TYPE;
#define SWITCH_PB1PU2C3_PB1PU2C3CPU1C08_MASK (0xffU)
#define SWITCH_PB1PU2C3_PB1PU2C3CPU1C08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU2C4_TYPE;
#define SWITCH_PB1PU2C4_PB1PU2C4CPU1C08_MASK (0xffU)
#define SWITCH_PB1PU2C4_PB1PU2C4CPU1C08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU2C5_TYPE;
#define SWITCH_PB1PU2C5_PB1PU2C5CPU1C08_MASK (0xffU)
#define SWITCH_PB1PU2C5_PB1PU2C5CPU1C08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU2C6_TYPE;
#define SWITCH_PB1PU2C6_PB1PU2C6CPU1C08_MASK (0xffU)
#define SWITCH_PB1PU2C6_PB1PU2C6CPU1C08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU2C7_TYPE;
#define SWITCH_PB1PU2C7_PB1PU2C7CPU1C08_MASK (0xffU)
#define SWITCH_PB1PU2C7_PB1PU2C7CPU1C08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU2C8_TYPE;
#define SWITCH_PB1PU2C8_PB1PU2C8CPU1C08_MASK (0xffU)
#define SWITCH_PB1PU2C8_PB1PU2C8CPU1C08_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0D00_TYPE;
#define SWITCH_PB1PU0D00_PB1PU0D00CPU0D011_MASK (0xffU)
#define SWITCH_PB1PU0D00_PB1PU0D00CPU0D011_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0D01_TYPE;
#define SWITCH_PB1PU0D01_PB1PU0D01CPU0D011_MASK (0xffU)
#define SWITCH_PB1PU0D01_PB1PU0D01CPU0D011_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0D02_TYPE;
#define SWITCH_PB1PU0D02_PB1PU0D02CPU0D011_MASK (0xffU)
#define SWITCH_PB1PU0D02_PB1PU0D02CPU0D011_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0D03_TYPE;
#define SWITCH_PB1PU0D03_PB1PU0D03CPU0D011_MASK (0xffU)
#define SWITCH_PB1PU0D03_PB1PU0D03CPU0D011_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0D04_TYPE;
#define SWITCH_PB1PU0D04_PB1PU0D04CPU0D011_MASK (0xffU)
#define SWITCH_PB1PU0D04_PB1PU0D04CPU0D011_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0D05_TYPE;
#define SWITCH_PB1PU0D05_PB1PU0D05CPU0D011_MASK (0xffU)
#define SWITCH_PB1PU0D05_PB1PU0D05CPU0D011_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0D06_TYPE;
#define SWITCH_PB1PU0D06_PB1PU0D06CPU0D011_MASK (0xffU)
#define SWITCH_PB1PU0D06_PB1PU0D06CPU0D011_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0D07_TYPE;
#define SWITCH_PB1PU0D07_PB1PU0D07CPU0D011_MASK (0xffU)
#define SWITCH_PB1PU0D07_PB1PU0D07CPU0D011_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0D08_TYPE;
#define SWITCH_PB1PU0D08_PB1PU0D08CPU0D011_MASK (0xffU)
#define SWITCH_PB1PU0D08_PB1PU0D08CPU0D011_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0D09_TYPE;
#define SWITCH_PB1PU0D09_PB1PU0D09CPU0D011_MASK (0xffU)
#define SWITCH_PB1PU0D09_PB1PU0D09CPU0D011_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0D010_TYPE;
#define SWITCH_PB1PU0D010_PB1PU0D010CPU0D011_MASK (0xffU)
#define SWITCH_PB1PU0D010_PB1PU0D010CPU0D011_SHIFT (0U)




typedef uint8_t SWITCH_PB1PU0D011_TYPE;
#define SWITCH_PB1PU0D011_PB1PU0D011CPU0D011_MASK (0xffU)
#define SWITCH_PB1PU0D011_PB1PU0D011CPU0D011_SHIFT (0U)




typedef uint8_t SWITCH_PB1PP2P0_TYPE;
#define SWITCH_PB1PP2P0_PB1PP2P0CPP2V_MASK (0x80U)
#define SWITCH_PB1PP2P0_PB1PP2P0CPP2V_SHIFT (7U)
#define SWITCH_PB1PP2P0_PB1PP2P0CPP2_MASK (0x7fU)
#define SWITCH_PB1PP2P0_PB1PP2P0CPP2_SHIFT (0U)




typedef uint8_t SWITCH_PB1PP2P1_TYPE;
#define SWITCH_PB1PP2P1_PB1PP2P1CPP2V_MASK (0x80U)
#define SWITCH_PB1PP2P1_PB1PP2P1CPP2V_SHIFT (7U)
#define SWITCH_PB1PP2P1_PB1PP2P1CPP2_MASK (0x7fU)
#define SWITCH_PB1PP2P1_PB1PP2P1CPP2_SHIFT (0U)




typedef uint8_t SWITCH_PB1PP2P2_TYPE;
#define SWITCH_PB1PP2P2_PB1PP2P2CPP2V_MASK (0x80U)
#define SWITCH_PB1PP2P2_PB1PP2P2CPP2V_SHIFT (7U)
#define SWITCH_PB1PP2P2_PB1PP2P2CPP2_MASK (0x7fU)
#define SWITCH_PB1PP2P2_PB1PP2P2CPP2_SHIFT (0U)




typedef uint8_t SWITCH_PB1PP2P3_TYPE;
#define SWITCH_PB1PP2P3_PB1PP2P3CPP2V_MASK (0x80U)
#define SWITCH_PB1PP2P3_PB1PP2P3CPP2V_SHIFT (7U)
#define SWITCH_PB1PP2P3_PB1PP2P3CPP2_MASK (0x7fU)
#define SWITCH_PB1PP2P3_PB1PP2P3CPP2_SHIFT (0U)




typedef uint8_t SWITCH_PB1PP2P4_TYPE;
#define SWITCH_PB1PP2P4_PB1PP2P4CPP2V_MASK (0x80U)
#define SWITCH_PB1PP2P4_PB1PP2P4CPP2V_SHIFT (7U)
#define SWITCH_PB1PP2P4_PB1PP2P4CPP2_MASK (0x7fU)
#define SWITCH_PB1PP2P4_PB1PP2P4CPP2_SHIFT (0U)




typedef uint8_t SWITCH_PB1PP2P5_TYPE;
#define SWITCH_PB1PP2P5_PB1PP2P5CPP2V_MASK (0x80U)
#define SWITCH_PB1PP2P5_PB1PP2P5CPP2V_SHIFT (7U)
#define SWITCH_PB1PP2P5_PB1PP2P5CPP2_MASK (0x7fU)
#define SWITCH_PB1PP2P5_PB1PP2P5CPP2_SHIFT (0U)




typedef uint8_t SWITCH_PB1PP2P6_TYPE;
#define SWITCH_PB1PP2P6_PB1PP2P6CPP2V_MASK (0x80U)
#define SWITCH_PB1PP2P6_PB1PP2P6CPP2V_SHIFT (7U)
#define SWITCH_PB1PP2P6_PB1PP2P6CPP2_MASK (0x7fU)
#define SWITCH_PB1PP2P6_PB1PP2P6CPP2_SHIFT (0U)




typedef uint8_t SWITCH_PB1PP2P7_TYPE;
#define SWITCH_PB1PP2P7_PB1PP2P7CPP2V_MASK (0x80U)
#define SWITCH_PB1PP2P7_PB1PP2P7CPP2V_SHIFT (7U)
#define SWITCH_PB1PP2P7_PB1PP2P7CPP2_MASK (0x7fU)
#define SWITCH_PB1PP2P7_PB1PP2P7CPP2_SHIFT (0U)




typedef uint8_t SWITCH_PB1PP2P8_TYPE;
#define SWITCH_PB1PP2P8_PB1PP2P8CPP2V_MASK (0x80U)
#define SWITCH_PB1PP2P8_PB1PP2P8CPP2V_SHIFT (7U)
#define SWITCH_PB1PP2P8_PB1PP2P8CPP2_MASK (0x7fU)
#define SWITCH_PB1PP2P8_PB1PP2P8CPP2_SHIFT (0U)




typedef uint32_t SWITCH_PB2BTS00R0_TYPE;
#define SWITCH_PB2BTS00R0_PAGE_B2_BASE_TIME_SEC_0_0_REG0_RESERVED_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R0_PAGE_B2_BASE_TIME_SEC_0_0_REG0_RESERVED_SHIFT (6UL)
#define SWITCH_PB2BTS00R0_PB2BTS00R0BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R0_PB2BTS00R0BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R1_TYPE;
#define SWITCH_PB2BTS00R1_PAGE_B2_BASE_TIME_SEC_0_0_REG1_RESERVED_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R1_PAGE_B2_BASE_TIME_SEC_0_0_REG1_RESERVED_SHIFT (6UL)
#define SWITCH_PB2BTS00R1_PB2BTS00R1BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R1_PB2BTS00R1BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R2_TYPE;
#define SWITCH_PB2BTS00R2_PAGE_B2_BASE_TIME_SEC_0_0_REG2_RESERVED_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R2_PAGE_B2_BASE_TIME_SEC_0_0_REG2_RESERVED_SHIFT (6UL)
#define SWITCH_PB2BTS00R2_PB2BTS00R2BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R2_PB2BTS00R2BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R3_TYPE;
#define SWITCH_PB2BTS00R3_PAGE_B2_BASE_TIME_SEC_0_0_REG3_RESERVED_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R3_PAGE_B2_BASE_TIME_SEC_0_0_REG3_RESERVED_SHIFT (6UL)
#define SWITCH_PB2BTS00R3_PB2BTS00R3BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R3_PB2BTS00R3BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R4_TYPE;
#define SWITCH_PB2BTS00R4_PAGE_B2_BASE_TIME_SEC_0_0_REG4_RESERVED_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R4_PAGE_B2_BASE_TIME_SEC_0_0_REG4_RESERVED_SHIFT (6UL)
#define SWITCH_PB2BTS00R4_PB2BTS00R4BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R4_PB2BTS00R4BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R5_TYPE;
#define SWITCH_PB2BTS00R5_PAGE_B2_BASE_TIME_SEC_0_0_REG5_RESERVED_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R5_PAGE_B2_BASE_TIME_SEC_0_0_REG5_RESERVED_SHIFT (6UL)
#define SWITCH_PB2BTS00R5_PB2BTS00R5BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R5_PB2BTS00R5BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R6_TYPE;
#define SWITCH_PB2BTS00R6_PAGE_B2_BASE_TIME_SEC_0_0_REG6_RESERVED_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R6_PAGE_B2_BASE_TIME_SEC_0_0_REG6_RESERVED_SHIFT (6UL)
#define SWITCH_PB2BTS00R6_PB2BTS00R6BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R6_PB2BTS00R6BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R7_TYPE;
#define SWITCH_PB2BTS00R7_PAGE_B2_BASE_TIME_SEC_0_0_REG7_RESERVED_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R7_PAGE_B2_BASE_TIME_SEC_0_0_REG7_RESERVED_SHIFT (6UL)
#define SWITCH_PB2BTS00R7_PB2BTS00R7BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R7_PB2BTS00R7BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R8_TYPE;
#define SWITCH_PB2BTS00R8_PAGE_B2_BASE_TIME_SEC_0_0_REG8_RESERVED_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R8_PAGE_B2_BASE_TIME_SEC_0_0_REG8_RESERVED_SHIFT (6UL)
#define SWITCH_PB2BTS00R8_PB2BTS00R8BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R8_PB2BTS00R8BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R9_TYPE;
#define SWITCH_PB2BTS00R9_PAGE_B2_BASE_TIME_SEC_0_0_REG9_RESERVED_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R9_PAGE_B2_BASE_TIME_SEC_0_0_REG9_RESERVED_SHIFT (6UL)
#define SWITCH_PB2BTS00R9_PB2BTS00R9BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R9_PB2BTS00R9BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R10_TYPE;
#define SWITCH_PB2BTS00R10_PB2BTS00R10R_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R10_PB2BTS00R10R_SHIFT (6UL)
#define SWITCH_PB2BTS00R10_PB2BTS00R10BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R10_PB2BTS00R10BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R11_TYPE;
#define SWITCH_PB2BTS00R11_PB2BTS00R11R_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R11_PB2BTS00R11R_SHIFT (6UL)
#define SWITCH_PB2BTS00R11_PB2BTS00R11BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R11_PB2BTS00R11BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R12_TYPE;
#define SWITCH_PB2BTS00R12_PB2BTS00R12R_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R12_PB2BTS00R12R_SHIFT (6UL)
#define SWITCH_PB2BTS00R12_PB2BTS00R12BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R12_PB2BTS00R12BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R13_TYPE;
#define SWITCH_PB2BTS00R13_PB2BTS00R13R_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R13_PB2BTS00R13R_SHIFT (6UL)
#define SWITCH_PB2BTS00R13_PB2BTS00R13BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R13_PB2BTS00R13BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R14_TYPE;
#define SWITCH_PB2BTS00R14_PB2BTS00R14R_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R14_PB2BTS00R14R_SHIFT (6UL)
#define SWITCH_PB2BTS00R14_PB2BTS00R14BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R14_PB2BTS00R14BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R15_TYPE;
#define SWITCH_PB2BTS00R15_PB2BTS00R15R_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R15_PB2BTS00R15R_SHIFT (6UL)
#define SWITCH_PB2BTS00R15_PB2BTS00R15BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R15_PB2BTS00R15BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R16_TYPE;
#define SWITCH_PB2BTS00R16_PB2BTS00R16R_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R16_PB2BTS00R16R_SHIFT (6UL)
#define SWITCH_PB2BTS00R16_PB2BTS00R16BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R16_PB2BTS00R16BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R17_TYPE;
#define SWITCH_PB2BTS00R17_PB2BTS00R17R_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R17_PB2BTS00R17R_SHIFT (6UL)
#define SWITCH_PB2BTS00R17_PB2BTS00R17BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R17_PB2BTS00R17BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R18_TYPE;
#define SWITCH_PB2BTS00R18_PB2BTS00R18R_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R18_PB2BTS00R18R_SHIFT (6UL)
#define SWITCH_PB2BTS00R18_PB2BTS00R18BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R18_PB2BTS00R18BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R19_TYPE;
#define SWITCH_PB2BTS00R19_PB2BTS00R19R_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R19_PB2BTS00R19R_SHIFT (6UL)
#define SWITCH_PB2BTS00R19_PB2BTS00R19BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R19_PB2BTS00R19BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R20_TYPE;
#define SWITCH_PB2BTS00R20_PB2BTS00R20R_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R20_PB2BTS00R20R_SHIFT (6UL)
#define SWITCH_PB2BTS00R20_PB2BTS00R20BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R20_PB2BTS00R20BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R21_TYPE;
#define SWITCH_PB2BTS00R21_PB2BTS00R21R_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R21_PB2BTS00R21R_SHIFT (6UL)
#define SWITCH_PB2BTS00R21_PB2BTS00R21BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R21_PB2BTS00R21BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R22_TYPE;
#define SWITCH_PB2BTS00R22_PB2BTS00R22R_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R22_PB2BTS00R22R_SHIFT (6UL)
#define SWITCH_PB2BTS00R22_PB2BTS00R22BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R22_PB2BTS00R22BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R23_TYPE;
#define SWITCH_PB2BTS00R23_PB2BTS00R23R_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R23_PB2BTS00R23R_SHIFT (6UL)
#define SWITCH_PB2BTS00R23_PB2BTS00R23BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R23_PB2BTS00R23BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R24_TYPE;
#define SWITCH_PB2BTS00R24_PB2BTS00R24R_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R24_PB2BTS00R24R_SHIFT (6UL)
#define SWITCH_PB2BTS00R24_PB2BTS00R24BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R24_PB2BTS00R24BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R25_TYPE;
#define SWITCH_PB2BTS00R25_PB2BTS00R25R_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R25_PB2BTS00R25R_SHIFT (6UL)
#define SWITCH_PB2BTS00R25_PB2BTS00R25BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R25_PB2BTS00R25BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R26_TYPE;
#define SWITCH_PB2BTS00R26_PB2BTS00R26R_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R26_PB2BTS00R26R_SHIFT (6UL)
#define SWITCH_PB2BTS00R26_PB2BTS00R26BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R26_PB2BTS00R26BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R27_TYPE;
#define SWITCH_PB2BTS00R27_PB2BTS00R27R_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R27_PB2BTS00R27R_SHIFT (6UL)
#define SWITCH_PB2BTS00R27_PB2BTS00R27BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R27_PB2BTS00R27BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R28_TYPE;
#define SWITCH_PB2BTS00R28_PB2BTS00R28R_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R28_PB2BTS00R28R_SHIFT (6UL)
#define SWITCH_PB2BTS00R28_PB2BTS00R28BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R28_PB2BTS00R28BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R29_TYPE;
#define SWITCH_PB2BTS00R29_PB2BTS00R29R_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R29_PB2BTS00R29R_SHIFT (6UL)
#define SWITCH_PB2BTS00R29_PB2BTS00R29BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R29_PB2BTS00R29BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R30_TYPE;
#define SWITCH_PB2BTS00R30_PB2BTS00R30R_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R30_PB2BTS00R30R_SHIFT (6UL)
#define SWITCH_PB2BTS00R30_PB2BTS00R30BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R30_PB2BTS00R30BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB2BTS00R31_TYPE;
#define SWITCH_PB2BTS00R31_PB2BTS00R31R_MASK (0xffffffc0UL)
#define SWITCH_PB2BTS00R31_PB2BTS00R31R_SHIFT (6UL)
#define SWITCH_PB2BTS00R31_PB2BTS00R31BTS_MASK (0x3fUL)
#define SWITCH_PB2BTS00R31_PB2BTS00R31BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R32_TYPE;
#define SWITCH_PB3BTS01R32_PB3BTS01R32R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R32_PB3BTS01R32R_SHIFT (6UL)
#define SWITCH_PB3BTS01R32_PB3BTS01R32BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R32_PB3BTS01R32BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R33_TYPE;
#define SWITCH_PB3BTS01R33_PB3BTS01R33R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R33_PB3BTS01R33R_SHIFT (6UL)
#define SWITCH_PB3BTS01R33_PB3BTS01R33BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R33_PB3BTS01R33BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R34_TYPE;
#define SWITCH_PB3BTS01R34_PB3BTS01R34R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R34_PB3BTS01R34R_SHIFT (6UL)
#define SWITCH_PB3BTS01R34_PB3BTS01R34BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R34_PB3BTS01R34BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R35_TYPE;
#define SWITCH_PB3BTS01R35_PB3BTS01R35R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R35_PB3BTS01R35R_SHIFT (6UL)
#define SWITCH_PB3BTS01R35_PB3BTS01R35BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R35_PB3BTS01R35BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R36_TYPE;
#define SWITCH_PB3BTS01R36_PB3BTS01R36R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R36_PB3BTS01R36R_SHIFT (6UL)
#define SWITCH_PB3BTS01R36_PB3BTS01R36BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R36_PB3BTS01R36BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R37_TYPE;
#define SWITCH_PB3BTS01R37_PB3BTS01R37R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R37_PB3BTS01R37R_SHIFT (6UL)
#define SWITCH_PB3BTS01R37_PB3BTS01R37BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R37_PB3BTS01R37BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R38_TYPE;
#define SWITCH_PB3BTS01R38_PB3BTS01R38R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R38_PB3BTS01R38R_SHIFT (6UL)
#define SWITCH_PB3BTS01R38_PB3BTS01R38BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R38_PB3BTS01R38BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R39_TYPE;
#define SWITCH_PB3BTS01R39_PB3BTS01R39R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R39_PB3BTS01R39R_SHIFT (6UL)
#define SWITCH_PB3BTS01R39_PB3BTS01R39BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R39_PB3BTS01R39BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R40_TYPE;
#define SWITCH_PB3BTS01R40_PB3BTS01R40R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R40_PB3BTS01R40R_SHIFT (6UL)
#define SWITCH_PB3BTS01R40_PB3BTS01R40BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R40_PB3BTS01R40BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R41_TYPE;
#define SWITCH_PB3BTS01R41_PB3BTS01R41R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R41_PB3BTS01R41R_SHIFT (6UL)
#define SWITCH_PB3BTS01R41_PB3BTS01R41BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R41_PB3BTS01R41BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R42_TYPE;
#define SWITCH_PB3BTS01R42_PB3BTS01R42R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R42_PB3BTS01R42R_SHIFT (6UL)
#define SWITCH_PB3BTS01R42_PB3BTS01R42BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R42_PB3BTS01R42BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R43_TYPE;
#define SWITCH_PB3BTS01R43_PB3BTS01R43R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R43_PB3BTS01R43R_SHIFT (6UL)
#define SWITCH_PB3BTS01R43_PB3BTS01R43BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R43_PB3BTS01R43BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R44_TYPE;
#define SWITCH_PB3BTS01R44_PB3BTS01R44R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R44_PB3BTS01R44R_SHIFT (6UL)
#define SWITCH_PB3BTS01R44_PB3BTS01R44BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R44_PB3BTS01R44BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R45_TYPE;
#define SWITCH_PB3BTS01R45_PB3BTS01R45R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R45_PB3BTS01R45R_SHIFT (6UL)
#define SWITCH_PB3BTS01R45_PB3BTS01R45BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R45_PB3BTS01R45BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R46_TYPE;
#define SWITCH_PB3BTS01R46_PB3BTS01R46R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R46_PB3BTS01R46R_SHIFT (6UL)
#define SWITCH_PB3BTS01R46_PB3BTS01R46BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R46_PB3BTS01R46BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R47_TYPE;
#define SWITCH_PB3BTS01R47_PB3BTS01R47R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R47_PB3BTS01R47R_SHIFT (6UL)
#define SWITCH_PB3BTS01R47_PB3BTS01R47BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R47_PB3BTS01R47BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R48_TYPE;
#define SWITCH_PB3BTS01R48_PB3BTS01R48R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R48_PB3BTS01R48R_SHIFT (6UL)
#define SWITCH_PB3BTS01R48_PB3BTS01R48BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R48_PB3BTS01R48BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R49_TYPE;
#define SWITCH_PB3BTS01R49_PB3BTS01R49R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R49_PB3BTS01R49R_SHIFT (6UL)
#define SWITCH_PB3BTS01R49_PB3BTS01R49BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R49_PB3BTS01R49BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R50_TYPE;
#define SWITCH_PB3BTS01R50_PB3BTS01R50R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R50_PB3BTS01R50R_SHIFT (6UL)
#define SWITCH_PB3BTS01R50_PB3BTS01R50BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R50_PB3BTS01R50BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R51_TYPE;
#define SWITCH_PB3BTS01R51_PB3BTS01R51R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R51_PB3BTS01R51R_SHIFT (6UL)
#define SWITCH_PB3BTS01R51_PB3BTS01R51BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R51_PB3BTS01R51BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R52_TYPE;
#define SWITCH_PB3BTS01R52_PB3BTS01R52R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R52_PB3BTS01R52R_SHIFT (6UL)
#define SWITCH_PB3BTS01R52_PB3BTS01R52BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R52_PB3BTS01R52BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R53_TYPE;
#define SWITCH_PB3BTS01R53_PB3BTS01R53R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R53_PB3BTS01R53R_SHIFT (6UL)
#define SWITCH_PB3BTS01R53_PB3BTS01R53BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R53_PB3BTS01R53BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R54_TYPE;
#define SWITCH_PB3BTS01R54_PB3BTS01R54R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R54_PB3BTS01R54R_SHIFT (6UL)
#define SWITCH_PB3BTS01R54_PB3BTS01R54BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R54_PB3BTS01R54BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R55_TYPE;
#define SWITCH_PB3BTS01R55_PB3BTS01R55R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R55_PB3BTS01R55R_SHIFT (6UL)
#define SWITCH_PB3BTS01R55_PB3BTS01R55BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R55_PB3BTS01R55BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R56_TYPE;
#define SWITCH_PB3BTS01R56_PB3BTS01R56R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R56_PB3BTS01R56R_SHIFT (6UL)
#define SWITCH_PB3BTS01R56_PB3BTS01R56BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R56_PB3BTS01R56BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R57_TYPE;
#define SWITCH_PB3BTS01R57_PB3BTS01R57R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R57_PB3BTS01R57R_SHIFT (6UL)
#define SWITCH_PB3BTS01R57_PB3BTS01R57BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R57_PB3BTS01R57BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R58_TYPE;
#define SWITCH_PB3BTS01R58_PB3BTS01R58R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R58_PB3BTS01R58R_SHIFT (6UL)
#define SWITCH_PB3BTS01R58_PB3BTS01R58BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R58_PB3BTS01R58BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R59_TYPE;
#define SWITCH_PB3BTS01R59_PB3BTS01R59R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R59_PB3BTS01R59R_SHIFT (6UL)
#define SWITCH_PB3BTS01R59_PB3BTS01R59BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R59_PB3BTS01R59BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R60_TYPE;
#define SWITCH_PB3BTS01R60_PB3BTS01R60R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R60_PB3BTS01R60R_SHIFT (6UL)
#define SWITCH_PB3BTS01R60_PB3BTS01R60BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R60_PB3BTS01R60BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R61_TYPE;
#define SWITCH_PB3BTS01R61_PB3BTS01R61R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R61_PB3BTS01R61R_SHIFT (6UL)
#define SWITCH_PB3BTS01R61_PB3BTS01R61BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R61_PB3BTS01R61BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R62_TYPE;
#define SWITCH_PB3BTS01R62_PB3BTS01R62R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R62_PB3BTS01R62R_SHIFT (6UL)
#define SWITCH_PB3BTS01R62_PB3BTS01R62BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R62_PB3BTS01R62BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB3BTS01R63_TYPE;
#define SWITCH_PB3BTS01R63_PB3BTS01R63R_MASK (0xffffffc0UL)
#define SWITCH_PB3BTS01R63_PB3BTS01R63R_SHIFT (6UL)
#define SWITCH_PB3BTS01R63_PB3BTS01R63BTS_MASK (0x3fUL)
#define SWITCH_PB3BTS01R63_PB3BTS01R63BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R0_TYPE;
#define SWITCH_PB4BTS10R0_PAGE_B4_BASE_TIME_SEC_1_0_REG0_RESERVED_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R0_PAGE_B4_BASE_TIME_SEC_1_0_REG0_RESERVED_SHIFT (6UL)
#define SWITCH_PB4BTS10R0_PB4BTS10R0BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R0_PB4BTS10R0BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R1_TYPE;
#define SWITCH_PB4BTS10R1_PAGE_B4_BASE_TIME_SEC_1_0_REG1_RESERVED_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R1_PAGE_B4_BASE_TIME_SEC_1_0_REG1_RESERVED_SHIFT (6UL)
#define SWITCH_PB4BTS10R1_PB4BTS10R1BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R1_PB4BTS10R1BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R2_TYPE;
#define SWITCH_PB4BTS10R2_PAGE_B4_BASE_TIME_SEC_1_0_REG2_RESERVED_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R2_PAGE_B4_BASE_TIME_SEC_1_0_REG2_RESERVED_SHIFT (6UL)
#define SWITCH_PB4BTS10R2_PB4BTS10R2BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R2_PB4BTS10R2BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R3_TYPE;
#define SWITCH_PB4BTS10R3_PAGE_B4_BASE_TIME_SEC_1_0_REG3_RESERVED_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R3_PAGE_B4_BASE_TIME_SEC_1_0_REG3_RESERVED_SHIFT (6UL)
#define SWITCH_PB4BTS10R3_PB4BTS10R3BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R3_PB4BTS10R3BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R4_TYPE;
#define SWITCH_PB4BTS10R4_PAGE_B4_BASE_TIME_SEC_1_0_REG4_RESERVED_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R4_PAGE_B4_BASE_TIME_SEC_1_0_REG4_RESERVED_SHIFT (6UL)
#define SWITCH_PB4BTS10R4_PB4BTS10R4BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R4_PB4BTS10R4BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R5_TYPE;
#define SWITCH_PB4BTS10R5_PAGE_B4_BASE_TIME_SEC_1_0_REG5_RESERVED_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R5_PAGE_B4_BASE_TIME_SEC_1_0_REG5_RESERVED_SHIFT (6UL)
#define SWITCH_PB4BTS10R5_PB4BTS10R5BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R5_PB4BTS10R5BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R6_TYPE;
#define SWITCH_PB4BTS10R6_PAGE_B4_BASE_TIME_SEC_1_0_REG6_RESERVED_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R6_PAGE_B4_BASE_TIME_SEC_1_0_REG6_RESERVED_SHIFT (6UL)
#define SWITCH_PB4BTS10R6_PB4BTS10R6BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R6_PB4BTS10R6BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R7_TYPE;
#define SWITCH_PB4BTS10R7_PAGE_B4_BASE_TIME_SEC_1_0_REG7_RESERVED_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R7_PAGE_B4_BASE_TIME_SEC_1_0_REG7_RESERVED_SHIFT (6UL)
#define SWITCH_PB4BTS10R7_PB4BTS10R7BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R7_PB4BTS10R7BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R8_TYPE;
#define SWITCH_PB4BTS10R8_PAGE_B4_BASE_TIME_SEC_1_0_REG8_RESERVED_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R8_PAGE_B4_BASE_TIME_SEC_1_0_REG8_RESERVED_SHIFT (6UL)
#define SWITCH_PB4BTS10R8_PB4BTS10R8BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R8_PB4BTS10R8BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R9_TYPE;
#define SWITCH_PB4BTS10R9_PAGE_B4_BASE_TIME_SEC_1_0_REG9_RESERVED_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R9_PAGE_B4_BASE_TIME_SEC_1_0_REG9_RESERVED_SHIFT (6UL)
#define SWITCH_PB4BTS10R9_PB4BTS10R9BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R9_PB4BTS10R9BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R10_TYPE;
#define SWITCH_PB4BTS10R10_PB4BTS10R10R_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R10_PB4BTS10R10R_SHIFT (6UL)
#define SWITCH_PB4BTS10R10_PB4BTS10R10BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R10_PB4BTS10R10BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R11_TYPE;
#define SWITCH_PB4BTS10R11_PB4BTS10R11R_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R11_PB4BTS10R11R_SHIFT (6UL)
#define SWITCH_PB4BTS10R11_PB4BTS10R11BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R11_PB4BTS10R11BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R12_TYPE;
#define SWITCH_PB4BTS10R12_PB4BTS10R12R_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R12_PB4BTS10R12R_SHIFT (6UL)
#define SWITCH_PB4BTS10R12_PB4BTS10R12BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R12_PB4BTS10R12BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R13_TYPE;
#define SWITCH_PB4BTS10R13_PB4BTS10R13R_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R13_PB4BTS10R13R_SHIFT (6UL)
#define SWITCH_PB4BTS10R13_PB4BTS10R13BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R13_PB4BTS10R13BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R14_TYPE;
#define SWITCH_PB4BTS10R14_PB4BTS10R14R_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R14_PB4BTS10R14R_SHIFT (6UL)
#define SWITCH_PB4BTS10R14_PB4BTS10R14BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R14_PB4BTS10R14BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R15_TYPE;
#define SWITCH_PB4BTS10R15_PB4BTS10R15R_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R15_PB4BTS10R15R_SHIFT (6UL)
#define SWITCH_PB4BTS10R15_PB4BTS10R15BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R15_PB4BTS10R15BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R16_TYPE;
#define SWITCH_PB4BTS10R16_PB4BTS10R16R_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R16_PB4BTS10R16R_SHIFT (6UL)
#define SWITCH_PB4BTS10R16_PB4BTS10R16BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R16_PB4BTS10R16BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R17_TYPE;
#define SWITCH_PB4BTS10R17_PB4BTS10R17R_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R17_PB4BTS10R17R_SHIFT (6UL)
#define SWITCH_PB4BTS10R17_PB4BTS10R17BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R17_PB4BTS10R17BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R18_TYPE;
#define SWITCH_PB4BTS10R18_PB4BTS10R18R_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R18_PB4BTS10R18R_SHIFT (6UL)
#define SWITCH_PB4BTS10R18_PB4BTS10R18BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R18_PB4BTS10R18BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R19_TYPE;
#define SWITCH_PB4BTS10R19_PB4BTS10R19R_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R19_PB4BTS10R19R_SHIFT (6UL)
#define SWITCH_PB4BTS10R19_PB4BTS10R19BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R19_PB4BTS10R19BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R20_TYPE;
#define SWITCH_PB4BTS10R20_PB4BTS10R20R_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R20_PB4BTS10R20R_SHIFT (6UL)
#define SWITCH_PB4BTS10R20_PB4BTS10R20BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R20_PB4BTS10R20BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R21_TYPE;
#define SWITCH_PB4BTS10R21_PB4BTS10R21R_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R21_PB4BTS10R21R_SHIFT (6UL)
#define SWITCH_PB4BTS10R21_PB4BTS10R21BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R21_PB4BTS10R21BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R22_TYPE;
#define SWITCH_PB4BTS10R22_PB4BTS10R22R_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R22_PB4BTS10R22R_SHIFT (6UL)
#define SWITCH_PB4BTS10R22_PB4BTS10R22BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R22_PB4BTS10R22BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R23_TYPE;
#define SWITCH_PB4BTS10R23_PB4BTS10R23R_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R23_PB4BTS10R23R_SHIFT (6UL)
#define SWITCH_PB4BTS10R23_PB4BTS10R23BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R23_PB4BTS10R23BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R24_TYPE;
#define SWITCH_PB4BTS10R24_PB4BTS10R24R_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R24_PB4BTS10R24R_SHIFT (6UL)
#define SWITCH_PB4BTS10R24_PB4BTS10R24BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R24_PB4BTS10R24BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R25_TYPE;
#define SWITCH_PB4BTS10R25_PB4BTS10R25R_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R25_PB4BTS10R25R_SHIFT (6UL)
#define SWITCH_PB4BTS10R25_PB4BTS10R25BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R25_PB4BTS10R25BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R26_TYPE;
#define SWITCH_PB4BTS10R26_PB4BTS10R26R_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R26_PB4BTS10R26R_SHIFT (6UL)
#define SWITCH_PB4BTS10R26_PB4BTS10R26BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R26_PB4BTS10R26BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R27_TYPE;
#define SWITCH_PB4BTS10R27_PB4BTS10R27R_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R27_PB4BTS10R27R_SHIFT (6UL)
#define SWITCH_PB4BTS10R27_PB4BTS10R27BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R27_PB4BTS10R27BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R28_TYPE;
#define SWITCH_PB4BTS10R28_PB4BTS10R28R_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R28_PB4BTS10R28R_SHIFT (6UL)
#define SWITCH_PB4BTS10R28_PB4BTS10R28BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R28_PB4BTS10R28BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R29_TYPE;
#define SWITCH_PB4BTS10R29_PB4BTS10R29R_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R29_PB4BTS10R29R_SHIFT (6UL)
#define SWITCH_PB4BTS10R29_PB4BTS10R29BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R29_PB4BTS10R29BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R30_TYPE;
#define SWITCH_PB4BTS10R30_PB4BTS10R30R_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R30_PB4BTS10R30R_SHIFT (6UL)
#define SWITCH_PB4BTS10R30_PB4BTS10R30BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R30_PB4BTS10R30BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB4BTS10R31_TYPE;
#define SWITCH_PB4BTS10R31_PB4BTS10R31R_MASK (0xffffffc0UL)
#define SWITCH_PB4BTS10R31_PB4BTS10R31R_SHIFT (6UL)
#define SWITCH_PB4BTS10R31_PB4BTS10R31BTS_MASK (0x3fUL)
#define SWITCH_PB4BTS10R31_PB4BTS10R31BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R32_TYPE;
#define SWITCH_PB5BTS11R32_PB5BTS11R32R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R32_PB5BTS11R32R_SHIFT (6UL)
#define SWITCH_PB5BTS11R32_PB5BTS11R32BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R32_PB5BTS11R32BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R33_TYPE;
#define SWITCH_PB5BTS11R33_PB5BTS11R33R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R33_PB5BTS11R33R_SHIFT (6UL)
#define SWITCH_PB5BTS11R33_PB5BTS11R33BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R33_PB5BTS11R33BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R34_TYPE;
#define SWITCH_PB5BTS11R34_PB5BTS11R34R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R34_PB5BTS11R34R_SHIFT (6UL)
#define SWITCH_PB5BTS11R34_PB5BTS11R34BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R34_PB5BTS11R34BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R35_TYPE;
#define SWITCH_PB5BTS11R35_PB5BTS11R35R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R35_PB5BTS11R35R_SHIFT (6UL)
#define SWITCH_PB5BTS11R35_PB5BTS11R35BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R35_PB5BTS11R35BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R36_TYPE;
#define SWITCH_PB5BTS11R36_PB5BTS11R36R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R36_PB5BTS11R36R_SHIFT (6UL)
#define SWITCH_PB5BTS11R36_PB5BTS11R36BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R36_PB5BTS11R36BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R37_TYPE;
#define SWITCH_PB5BTS11R37_PB5BTS11R37R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R37_PB5BTS11R37R_SHIFT (6UL)
#define SWITCH_PB5BTS11R37_PB5BTS11R37BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R37_PB5BTS11R37BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R38_TYPE;
#define SWITCH_PB5BTS11R38_PB5BTS11R38R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R38_PB5BTS11R38R_SHIFT (6UL)
#define SWITCH_PB5BTS11R38_PB5BTS11R38BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R38_PB5BTS11R38BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R39_TYPE;
#define SWITCH_PB5BTS11R39_PB5BTS11R39R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R39_PB5BTS11R39R_SHIFT (6UL)
#define SWITCH_PB5BTS11R39_PB5BTS11R39BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R39_PB5BTS11R39BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R40_TYPE;
#define SWITCH_PB5BTS11R40_PB5BTS11R40R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R40_PB5BTS11R40R_SHIFT (6UL)
#define SWITCH_PB5BTS11R40_PB5BTS11R40BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R40_PB5BTS11R40BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R41_TYPE;
#define SWITCH_PB5BTS11R41_PB5BTS11R41R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R41_PB5BTS11R41R_SHIFT (6UL)
#define SWITCH_PB5BTS11R41_PB5BTS11R41BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R41_PB5BTS11R41BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R42_TYPE;
#define SWITCH_PB5BTS11R42_PB5BTS11R42R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R42_PB5BTS11R42R_SHIFT (6UL)
#define SWITCH_PB5BTS11R42_PB5BTS11R42BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R42_PB5BTS11R42BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R43_TYPE;
#define SWITCH_PB5BTS11R43_PB5BTS11R43R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R43_PB5BTS11R43R_SHIFT (6UL)
#define SWITCH_PB5BTS11R43_PB5BTS11R43BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R43_PB5BTS11R43BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R44_TYPE;
#define SWITCH_PB5BTS11R44_PB5BTS11R44R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R44_PB5BTS11R44R_SHIFT (6UL)
#define SWITCH_PB5BTS11R44_PB5BTS11R44BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R44_PB5BTS11R44BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R45_TYPE;
#define SWITCH_PB5BTS11R45_PB5BTS11R45R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R45_PB5BTS11R45R_SHIFT (6UL)
#define SWITCH_PB5BTS11R45_PB5BTS11R45BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R45_PB5BTS11R45BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R46_TYPE;
#define SWITCH_PB5BTS11R46_PB5BTS11R46R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R46_PB5BTS11R46R_SHIFT (6UL)
#define SWITCH_PB5BTS11R46_PB5BTS11R46BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R46_PB5BTS11R46BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R47_TYPE;
#define SWITCH_PB5BTS11R47_PB5BTS11R47R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R47_PB5BTS11R47R_SHIFT (6UL)
#define SWITCH_PB5BTS11R47_PB5BTS11R47BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R47_PB5BTS11R47BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R48_TYPE;
#define SWITCH_PB5BTS11R48_PB5BTS11R48R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R48_PB5BTS11R48R_SHIFT (6UL)
#define SWITCH_PB5BTS11R48_PB5BTS11R48BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R48_PB5BTS11R48BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R49_TYPE;
#define SWITCH_PB5BTS11R49_PB5BTS11R49R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R49_PB5BTS11R49R_SHIFT (6UL)
#define SWITCH_PB5BTS11R49_PB5BTS11R49BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R49_PB5BTS11R49BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R50_TYPE;
#define SWITCH_PB5BTS11R50_PB5BTS11R50R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R50_PB5BTS11R50R_SHIFT (6UL)
#define SWITCH_PB5BTS11R50_PB5BTS11R50BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R50_PB5BTS11R50BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R51_TYPE;
#define SWITCH_PB5BTS11R51_PB5BTS11R51R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R51_PB5BTS11R51R_SHIFT (6UL)
#define SWITCH_PB5BTS11R51_PB5BTS11R51BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R51_PB5BTS11R51BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R52_TYPE;
#define SWITCH_PB5BTS11R52_PB5BTS11R52R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R52_PB5BTS11R52R_SHIFT (6UL)
#define SWITCH_PB5BTS11R52_PB5BTS11R52BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R52_PB5BTS11R52BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R53_TYPE;
#define SWITCH_PB5BTS11R53_PB5BTS11R53R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R53_PB5BTS11R53R_SHIFT (6UL)
#define SWITCH_PB5BTS11R53_PB5BTS11R53BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R53_PB5BTS11R53BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R54_TYPE;
#define SWITCH_PB5BTS11R54_PB5BTS11R54R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R54_PB5BTS11R54R_SHIFT (6UL)
#define SWITCH_PB5BTS11R54_PB5BTS11R54BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R54_PB5BTS11R54BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R55_TYPE;
#define SWITCH_PB5BTS11R55_PB5BTS11R55R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R55_PB5BTS11R55R_SHIFT (6UL)
#define SWITCH_PB5BTS11R55_PB5BTS11R55BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R55_PB5BTS11R55BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R56_TYPE;
#define SWITCH_PB5BTS11R56_PB5BTS11R56R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R56_PB5BTS11R56R_SHIFT (6UL)
#define SWITCH_PB5BTS11R56_PB5BTS11R56BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R56_PB5BTS11R56BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R57_TYPE;
#define SWITCH_PB5BTS11R57_PB5BTS11R57R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R57_PB5BTS11R57R_SHIFT (6UL)
#define SWITCH_PB5BTS11R57_PB5BTS11R57BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R57_PB5BTS11R57BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R58_TYPE;
#define SWITCH_PB5BTS11R58_PB5BTS11R58R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R58_PB5BTS11R58R_SHIFT (6UL)
#define SWITCH_PB5BTS11R58_PB5BTS11R58BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R58_PB5BTS11R58BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R59_TYPE;
#define SWITCH_PB5BTS11R59_PB5BTS11R59R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R59_PB5BTS11R59R_SHIFT (6UL)
#define SWITCH_PB5BTS11R59_PB5BTS11R59BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R59_PB5BTS11R59BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R60_TYPE;
#define SWITCH_PB5BTS11R60_PB5BTS11R60R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R60_PB5BTS11R60R_SHIFT (6UL)
#define SWITCH_PB5BTS11R60_PB5BTS11R60BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R60_PB5BTS11R60BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R61_TYPE;
#define SWITCH_PB5BTS11R61_PB5BTS11R61R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R61_PB5BTS11R61R_SHIFT (6UL)
#define SWITCH_PB5BTS11R61_PB5BTS11R61BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R61_PB5BTS11R61BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R62_TYPE;
#define SWITCH_PB5BTS11R62_PB5BTS11R62R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R62_PB5BTS11R62R_SHIFT (6UL)
#define SWITCH_PB5BTS11R62_PB5BTS11R62BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R62_PB5BTS11R62BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB5BTS11R63_TYPE;
#define SWITCH_PB5BTS11R63_PB5BTS11R63R_MASK (0xffffffc0UL)
#define SWITCH_PB5BTS11R63_PB5BTS11R63R_SHIFT (6UL)
#define SWITCH_PB5BTS11R63_PB5BTS11R63BTS_MASK (0x3fUL)
#define SWITCH_PB5BTS11R63_PB5BTS11R63BTS_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R0_TYPE;
#define SWITCH_PB6BTF00R0_PB6BTF00R0R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R0_PB6BTF00R0R_SHIFT (30UL)
#define SWITCH_PB6BTF00R0_PB6BTF00R0BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R0_PB6BTF00R0BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R1_TYPE;
#define SWITCH_PB6BTF00R1_PB6BTF00R1R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R1_PB6BTF00R1R_SHIFT (30UL)
#define SWITCH_PB6BTF00R1_PB6BTF00R1BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R1_PB6BTF00R1BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R2_TYPE;
#define SWITCH_PB6BTF00R2_PB6BTF00R2R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R2_PB6BTF00R2R_SHIFT (30UL)
#define SWITCH_PB6BTF00R2_PB6BTF00R2BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R2_PB6BTF00R2BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R3_TYPE;
#define SWITCH_PB6BTF00R3_PB6BTF00R3R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R3_PB6BTF00R3R_SHIFT (30UL)
#define SWITCH_PB6BTF00R3_PB6BTF00R3BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R3_PB6BTF00R3BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R4_TYPE;
#define SWITCH_PB6BTF00R4_PB6BTF00R4R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R4_PB6BTF00R4R_SHIFT (30UL)
#define SWITCH_PB6BTF00R4_PB6BTF00R4BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R4_PB6BTF00R4BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R5_TYPE;
#define SWITCH_PB6BTF00R5_PB6BTF00R5R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R5_PB6BTF00R5R_SHIFT (30UL)
#define SWITCH_PB6BTF00R5_PB6BTF00R5BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R5_PB6BTF00R5BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R6_TYPE;
#define SWITCH_PB6BTF00R6_PB6BTF00R6R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R6_PB6BTF00R6R_SHIFT (30UL)
#define SWITCH_PB6BTF00R6_PB6BTF00R6BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R6_PB6BTF00R6BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R7_TYPE;
#define SWITCH_PB6BTF00R7_PB6BTF00R7R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R7_PB6BTF00R7R_SHIFT (30UL)
#define SWITCH_PB6BTF00R7_PB6BTF00R7BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R7_PB6BTF00R7BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R8_TYPE;
#define SWITCH_PB6BTF00R8_PB6BTF00R8R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R8_PB6BTF00R8R_SHIFT (30UL)
#define SWITCH_PB6BTF00R8_PB6BTF00R8BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R8_PB6BTF00R8BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R9_TYPE;
#define SWITCH_PB6BTF00R9_PB6BTF00R9R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R9_PB6BTF00R9R_SHIFT (30UL)
#define SWITCH_PB6BTF00R9_PB6BTF00R9BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R9_PB6BTF00R9BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R10_TYPE;
#define SWITCH_PB6BTF00R10_PB6BTF00R10R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R10_PB6BTF00R10R_SHIFT (30UL)
#define SWITCH_PB6BTF00R10_PB6BTF00R10BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R10_PB6BTF00R10BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R11_TYPE;
#define SWITCH_PB6BTF00R11_PB6BTF00R11R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R11_PB6BTF00R11R_SHIFT (30UL)
#define SWITCH_PB6BTF00R11_PB6BTF00R11BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R11_PB6BTF00R11BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R12_TYPE;
#define SWITCH_PB6BTF00R12_PB6BTF00R12R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R12_PB6BTF00R12R_SHIFT (30UL)
#define SWITCH_PB6BTF00R12_PB6BTF00R12BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R12_PB6BTF00R12BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R13_TYPE;
#define SWITCH_PB6BTF00R13_PB6BTF00R13R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R13_PB6BTF00R13R_SHIFT (30UL)
#define SWITCH_PB6BTF00R13_PB6BTF00R13BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R13_PB6BTF00R13BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R14_TYPE;
#define SWITCH_PB6BTF00R14_PB6BTF00R14R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R14_PB6BTF00R14R_SHIFT (30UL)
#define SWITCH_PB6BTF00R14_PB6BTF00R14BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R14_PB6BTF00R14BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R15_TYPE;
#define SWITCH_PB6BTF00R15_PB6BTF00R15R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R15_PB6BTF00R15R_SHIFT (30UL)
#define SWITCH_PB6BTF00R15_PB6BTF00R15BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R15_PB6BTF00R15BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R16_TYPE;
#define SWITCH_PB6BTF00R16_PB6BTF00R16R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R16_PB6BTF00R16R_SHIFT (30UL)
#define SWITCH_PB6BTF00R16_PB6BTF00R16BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R16_PB6BTF00R16BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R17_TYPE;
#define SWITCH_PB6BTF00R17_PB6BTF00R17R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R17_PB6BTF00R17R_SHIFT (30UL)
#define SWITCH_PB6BTF00R17_PB6BTF00R17BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R17_PB6BTF00R17BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R18_TYPE;
#define SWITCH_PB6BTF00R18_PB6BTF00R18R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R18_PB6BTF00R18R_SHIFT (30UL)
#define SWITCH_PB6BTF00R18_PB6BTF00R18BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R18_PB6BTF00R18BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R19_TYPE;
#define SWITCH_PB6BTF00R19_PB6BTF00R19R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R19_PB6BTF00R19R_SHIFT (30UL)
#define SWITCH_PB6BTF00R19_PB6BTF00R19BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R19_PB6BTF00R19BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R20_TYPE;
#define SWITCH_PB6BTF00R20_PB6BTF00R20R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R20_PB6BTF00R20R_SHIFT (30UL)
#define SWITCH_PB6BTF00R20_PB6BTF00R20BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R20_PB6BTF00R20BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R21_TYPE;
#define SWITCH_PB6BTF00R21_PB6BTF00R21R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R21_PB6BTF00R21R_SHIFT (30UL)
#define SWITCH_PB6BTF00R21_PB6BTF00R21BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R21_PB6BTF00R21BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R22_TYPE;
#define SWITCH_PB6BTF00R22_PB6BTF00R22R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R22_PB6BTF00R22R_SHIFT (30UL)
#define SWITCH_PB6BTF00R22_PB6BTF00R22BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R22_PB6BTF00R22BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R23_TYPE;
#define SWITCH_PB6BTF00R23_PB6BTF00R23R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R23_PB6BTF00R23R_SHIFT (30UL)
#define SWITCH_PB6BTF00R23_PB6BTF00R23BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R23_PB6BTF00R23BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R24_TYPE;
#define SWITCH_PB6BTF00R24_PB6BTF00R24R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R24_PB6BTF00R24R_SHIFT (30UL)
#define SWITCH_PB6BTF00R24_PB6BTF00R24BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R24_PB6BTF00R24BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R25_TYPE;
#define SWITCH_PB6BTF00R25_PB6BTF00R25R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R25_PB6BTF00R25R_SHIFT (30UL)
#define SWITCH_PB6BTF00R25_PB6BTF00R25BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R25_PB6BTF00R25BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R26_TYPE;
#define SWITCH_PB6BTF00R26_PB6BTF00R26R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R26_PB6BTF00R26R_SHIFT (30UL)
#define SWITCH_PB6BTF00R26_PB6BTF00R26BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R26_PB6BTF00R26BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R27_TYPE;
#define SWITCH_PB6BTF00R27_PB6BTF00R27R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R27_PB6BTF00R27R_SHIFT (30UL)
#define SWITCH_PB6BTF00R27_PB6BTF00R27BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R27_PB6BTF00R27BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R28_TYPE;
#define SWITCH_PB6BTF00R28_PB6BTF00R28R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R28_PB6BTF00R28R_SHIFT (30UL)
#define SWITCH_PB6BTF00R28_PB6BTF00R28BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R28_PB6BTF00R28BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R29_TYPE;
#define SWITCH_PB6BTF00R29_PB6BTF00R29R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R29_PB6BTF00R29R_SHIFT (30UL)
#define SWITCH_PB6BTF00R29_PB6BTF00R29BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R29_PB6BTF00R29BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R30_TYPE;
#define SWITCH_PB6BTF00R30_PB6BTF00R30R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R30_PB6BTF00R30R_SHIFT (30UL)
#define SWITCH_PB6BTF00R30_PB6BTF00R30BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R30_PB6BTF00R30BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB6BTF00R31_TYPE;
#define SWITCH_PB6BTF00R31_PB6BTF00R31R_MASK (0xc0000000UL)
#define SWITCH_PB6BTF00R31_PB6BTF00R31R_SHIFT (30UL)
#define SWITCH_PB6BTF00R31_PB6BTF00R31BTF_MASK (0x3fffffffUL)
#define SWITCH_PB6BTF00R31_PB6BTF00R31BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R32_TYPE;
#define SWITCH_PB7BTF01R32_PB7BTF01R32R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R32_PB7BTF01R32R_SHIFT (30UL)
#define SWITCH_PB7BTF01R32_PB7BTF01R32BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R32_PB7BTF01R32BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R33_TYPE;
#define SWITCH_PB7BTF01R33_PB7BTF01R33R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R33_PB7BTF01R33R_SHIFT (30UL)
#define SWITCH_PB7BTF01R33_PB7BTF01R33BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R33_PB7BTF01R33BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R34_TYPE;
#define SWITCH_PB7BTF01R34_PB7BTF01R34R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R34_PB7BTF01R34R_SHIFT (30UL)
#define SWITCH_PB7BTF01R34_PB7BTF01R34BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R34_PB7BTF01R34BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R35_TYPE;
#define SWITCH_PB7BTF01R35_PB7BTF01R35R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R35_PB7BTF01R35R_SHIFT (30UL)
#define SWITCH_PB7BTF01R35_PB7BTF01R35BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R35_PB7BTF01R35BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R36_TYPE;
#define SWITCH_PB7BTF01R36_PB7BTF01R36R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R36_PB7BTF01R36R_SHIFT (30UL)
#define SWITCH_PB7BTF01R36_PB7BTF01R36BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R36_PB7BTF01R36BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R37_TYPE;
#define SWITCH_PB7BTF01R37_PB7BTF01R37R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R37_PB7BTF01R37R_SHIFT (30UL)
#define SWITCH_PB7BTF01R37_PB7BTF01R37BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R37_PB7BTF01R37BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R38_TYPE;
#define SWITCH_PB7BTF01R38_PB7BTF01R38R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R38_PB7BTF01R38R_SHIFT (30UL)
#define SWITCH_PB7BTF01R38_PB7BTF01R38BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R38_PB7BTF01R38BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R39_TYPE;
#define SWITCH_PB7BTF01R39_PB7BTF01R39R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R39_PB7BTF01R39R_SHIFT (30UL)
#define SWITCH_PB7BTF01R39_PB7BTF01R39BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R39_PB7BTF01R39BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R40_TYPE;
#define SWITCH_PB7BTF01R40_PB7BTF01R40R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R40_PB7BTF01R40R_SHIFT (30UL)
#define SWITCH_PB7BTF01R40_PB7BTF01R40BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R40_PB7BTF01R40BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R41_TYPE;
#define SWITCH_PB7BTF01R41_PB7BTF01R41R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R41_PB7BTF01R41R_SHIFT (30UL)
#define SWITCH_PB7BTF01R41_PB7BTF01R41BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R41_PB7BTF01R41BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R42_TYPE;
#define SWITCH_PB7BTF01R42_PB7BTF01R42R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R42_PB7BTF01R42R_SHIFT (30UL)
#define SWITCH_PB7BTF01R42_PB7BTF01R42BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R42_PB7BTF01R42BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R43_TYPE;
#define SWITCH_PB7BTF01R43_PB7BTF01R43R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R43_PB7BTF01R43R_SHIFT (30UL)
#define SWITCH_PB7BTF01R43_PB7BTF01R43BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R43_PB7BTF01R43BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R44_TYPE;
#define SWITCH_PB7BTF01R44_PB7BTF01R44R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R44_PB7BTF01R44R_SHIFT (30UL)
#define SWITCH_PB7BTF01R44_PB7BTF01R44BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R44_PB7BTF01R44BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R45_TYPE;
#define SWITCH_PB7BTF01R45_PB7BTF01R45R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R45_PB7BTF01R45R_SHIFT (30UL)
#define SWITCH_PB7BTF01R45_PB7BTF01R45BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R45_PB7BTF01R45BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R46_TYPE;
#define SWITCH_PB7BTF01R46_PB7BTF01R46R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R46_PB7BTF01R46R_SHIFT (30UL)
#define SWITCH_PB7BTF01R46_PB7BTF01R46BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R46_PB7BTF01R46BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R47_TYPE;
#define SWITCH_PB7BTF01R47_PB7BTF01R47R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R47_PB7BTF01R47R_SHIFT (30UL)
#define SWITCH_PB7BTF01R47_PB7BTF01R47BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R47_PB7BTF01R47BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R48_TYPE;
#define SWITCH_PB7BTF01R48_PB7BTF01R48R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R48_PB7BTF01R48R_SHIFT (30UL)
#define SWITCH_PB7BTF01R48_PB7BTF01R48BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R48_PB7BTF01R48BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R49_TYPE;
#define SWITCH_PB7BTF01R49_PB7BTF01R49R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R49_PB7BTF01R49R_SHIFT (30UL)
#define SWITCH_PB7BTF01R49_PB7BTF01R49BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R49_PB7BTF01R49BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R50_TYPE;
#define SWITCH_PB7BTF01R50_PB7BTF01R50R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R50_PB7BTF01R50R_SHIFT (30UL)
#define SWITCH_PB7BTF01R50_PB7BTF01R50BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R50_PB7BTF01R50BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R51_TYPE;
#define SWITCH_PB7BTF01R51_PB7BTF01R51R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R51_PB7BTF01R51R_SHIFT (30UL)
#define SWITCH_PB7BTF01R51_PB7BTF01R51BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R51_PB7BTF01R51BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R52_TYPE;
#define SWITCH_PB7BTF01R52_PB7BTF01R52R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R52_PB7BTF01R52R_SHIFT (30UL)
#define SWITCH_PB7BTF01R52_PB7BTF01R52BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R52_PB7BTF01R52BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R53_TYPE;
#define SWITCH_PB7BTF01R53_PB7BTF01R53R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R53_PB7BTF01R53R_SHIFT (30UL)
#define SWITCH_PB7BTF01R53_PB7BTF01R53BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R53_PB7BTF01R53BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R54_TYPE;
#define SWITCH_PB7BTF01R54_PB7BTF01R54R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R54_PB7BTF01R54R_SHIFT (30UL)
#define SWITCH_PB7BTF01R54_PB7BTF01R54BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R54_PB7BTF01R54BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R55_TYPE;
#define SWITCH_PB7BTF01R55_PB7BTF01R55R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R55_PB7BTF01R55R_SHIFT (30UL)
#define SWITCH_PB7BTF01R55_PB7BTF01R55BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R55_PB7BTF01R55BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R56_TYPE;
#define SWITCH_PB7BTF01R56_PB7BTF01R56R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R56_PB7BTF01R56R_SHIFT (30UL)
#define SWITCH_PB7BTF01R56_PB7BTF01R56BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R56_PB7BTF01R56BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R57_TYPE;
#define SWITCH_PB7BTF01R57_PB7BTF01R57R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R57_PB7BTF01R57R_SHIFT (30UL)
#define SWITCH_PB7BTF01R57_PB7BTF01R57BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R57_PB7BTF01R57BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R58_TYPE;
#define SWITCH_PB7BTF01R58_PB7BTF01R58R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R58_PB7BTF01R58R_SHIFT (30UL)
#define SWITCH_PB7BTF01R58_PB7BTF01R58BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R58_PB7BTF01R58BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R59_TYPE;
#define SWITCH_PB7BTF01R59_PB7BTF01R59R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R59_PB7BTF01R59R_SHIFT (30UL)
#define SWITCH_PB7BTF01R59_PB7BTF01R59BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R59_PB7BTF01R59BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R60_TYPE;
#define SWITCH_PB7BTF01R60_PB7BTF01R60R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R60_PB7BTF01R60R_SHIFT (30UL)
#define SWITCH_PB7BTF01R60_PB7BTF01R60BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R60_PB7BTF01R60BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R61_TYPE;
#define SWITCH_PB7BTF01R61_PB7BTF01R61R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R61_PB7BTF01R61R_SHIFT (30UL)
#define SWITCH_PB7BTF01R61_PB7BTF01R61BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R61_PB7BTF01R61BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R62_TYPE;
#define SWITCH_PB7BTF01R62_PB7BTF01R62R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R62_PB7BTF01R62R_SHIFT (30UL)
#define SWITCH_PB7BTF01R62_PB7BTF01R62BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R62_PB7BTF01R62BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB7BTF01R63_TYPE;
#define SWITCH_PB7BTF01R63_PB7BTF01R63R_MASK (0xc0000000UL)
#define SWITCH_PB7BTF01R63_PB7BTF01R63R_SHIFT (30UL)
#define SWITCH_PB7BTF01R63_PB7BTF01R63BTF_MASK (0x3fffffffUL)
#define SWITCH_PB7BTF01R63_PB7BTF01R63BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R0_TYPE;
#define SWITCH_PB8BTF10R0_PB8BTF10R0R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R0_PB8BTF10R0R_SHIFT (30UL)
#define SWITCH_PB8BTF10R0_PB8BTF10R0BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R0_PB8BTF10R0BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R1_TYPE;
#define SWITCH_PB8BTF10R1_PB8BTF10R1R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R1_PB8BTF10R1R_SHIFT (30UL)
#define SWITCH_PB8BTF10R1_PB8BTF10R1BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R1_PB8BTF10R1BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R2_TYPE;
#define SWITCH_PB8BTF10R2_PB8BTF10R2R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R2_PB8BTF10R2R_SHIFT (30UL)
#define SWITCH_PB8BTF10R2_PB8BTF10R2BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R2_PB8BTF10R2BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R3_TYPE;
#define SWITCH_PB8BTF10R3_PB8BTF10R3R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R3_PB8BTF10R3R_SHIFT (30UL)
#define SWITCH_PB8BTF10R3_PB8BTF10R3BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R3_PB8BTF10R3BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R4_TYPE;
#define SWITCH_PB8BTF10R4_PB8BTF10R4R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R4_PB8BTF10R4R_SHIFT (30UL)
#define SWITCH_PB8BTF10R4_PB8BTF10R4BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R4_PB8BTF10R4BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R5_TYPE;
#define SWITCH_PB8BTF10R5_PB8BTF10R5R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R5_PB8BTF10R5R_SHIFT (30UL)
#define SWITCH_PB8BTF10R5_PB8BTF10R5BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R5_PB8BTF10R5BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R6_TYPE;
#define SWITCH_PB8BTF10R6_PB8BTF10R6R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R6_PB8BTF10R6R_SHIFT (30UL)
#define SWITCH_PB8BTF10R6_PB8BTF10R6BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R6_PB8BTF10R6BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R7_TYPE;
#define SWITCH_PB8BTF10R7_PB8BTF10R7R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R7_PB8BTF10R7R_SHIFT (30UL)
#define SWITCH_PB8BTF10R7_PB8BTF10R7BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R7_PB8BTF10R7BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R8_TYPE;
#define SWITCH_PB8BTF10R8_PB8BTF10R8R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R8_PB8BTF10R8R_SHIFT (30UL)
#define SWITCH_PB8BTF10R8_PB8BTF10R8BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R8_PB8BTF10R8BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R9_TYPE;
#define SWITCH_PB8BTF10R9_PB8BTF10R9R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R9_PB8BTF10R9R_SHIFT (30UL)
#define SWITCH_PB8BTF10R9_PB8BTF10R9BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R9_PB8BTF10R9BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R10_TYPE;
#define SWITCH_PB8BTF10R10_PB8BTF10R10R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R10_PB8BTF10R10R_SHIFT (30UL)
#define SWITCH_PB8BTF10R10_PB8BTF10R10BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R10_PB8BTF10R10BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R11_TYPE;
#define SWITCH_PB8BTF10R11_PB8BTF10R11R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R11_PB8BTF10R11R_SHIFT (30UL)
#define SWITCH_PB8BTF10R11_PB8BTF10R11BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R11_PB8BTF10R11BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R12_TYPE;
#define SWITCH_PB8BTF10R12_PB8BTF10R12R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R12_PB8BTF10R12R_SHIFT (30UL)
#define SWITCH_PB8BTF10R12_PB8BTF10R12BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R12_PB8BTF10R12BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R13_TYPE;
#define SWITCH_PB8BTF10R13_PB8BTF10R13R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R13_PB8BTF10R13R_SHIFT (30UL)
#define SWITCH_PB8BTF10R13_PB8BTF10R13BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R13_PB8BTF10R13BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R14_TYPE;
#define SWITCH_PB8BTF10R14_PB8BTF10R14R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R14_PB8BTF10R14R_SHIFT (30UL)
#define SWITCH_PB8BTF10R14_PB8BTF10R14BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R14_PB8BTF10R14BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R15_TYPE;
#define SWITCH_PB8BTF10R15_PB8BTF10R15R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R15_PB8BTF10R15R_SHIFT (30UL)
#define SWITCH_PB8BTF10R15_PB8BTF10R15BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R15_PB8BTF10R15BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R16_TYPE;
#define SWITCH_PB8BTF10R16_PB8BTF10R16R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R16_PB8BTF10R16R_SHIFT (30UL)
#define SWITCH_PB8BTF10R16_PB8BTF10R16BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R16_PB8BTF10R16BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R17_TYPE;
#define SWITCH_PB8BTF10R17_PB8BTF10R17R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R17_PB8BTF10R17R_SHIFT (30UL)
#define SWITCH_PB8BTF10R17_PB8BTF10R17BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R17_PB8BTF10R17BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R18_TYPE;
#define SWITCH_PB8BTF10R18_PB8BTF10R18R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R18_PB8BTF10R18R_SHIFT (30UL)
#define SWITCH_PB8BTF10R18_PB8BTF10R18BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R18_PB8BTF10R18BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R19_TYPE;
#define SWITCH_PB8BTF10R19_PB8BTF10R19R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R19_PB8BTF10R19R_SHIFT (30UL)
#define SWITCH_PB8BTF10R19_PB8BTF10R19BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R19_PB8BTF10R19BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R20_TYPE;
#define SWITCH_PB8BTF10R20_PB8BTF10R20R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R20_PB8BTF10R20R_SHIFT (30UL)
#define SWITCH_PB8BTF10R20_PB8BTF10R20BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R20_PB8BTF10R20BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R21_TYPE;
#define SWITCH_PB8BTF10R21_PB8BTF10R21R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R21_PB8BTF10R21R_SHIFT (30UL)
#define SWITCH_PB8BTF10R21_PB8BTF10R21BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R21_PB8BTF10R21BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R22_TYPE;
#define SWITCH_PB8BTF10R22_PB8BTF10R22R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R22_PB8BTF10R22R_SHIFT (30UL)
#define SWITCH_PB8BTF10R22_PB8BTF10R22BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R22_PB8BTF10R22BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R23_TYPE;
#define SWITCH_PB8BTF10R23_PB8BTF10R23R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R23_PB8BTF10R23R_SHIFT (30UL)
#define SWITCH_PB8BTF10R23_PB8BTF10R23BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R23_PB8BTF10R23BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R24_TYPE;
#define SWITCH_PB8BTF10R24_PB8BTF10R24R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R24_PB8BTF10R24R_SHIFT (30UL)
#define SWITCH_PB8BTF10R24_PB8BTF10R24BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R24_PB8BTF10R24BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R25_TYPE;
#define SWITCH_PB8BTF10R25_PB8BTF10R25R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R25_PB8BTF10R25R_SHIFT (30UL)
#define SWITCH_PB8BTF10R25_PB8BTF10R25BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R25_PB8BTF10R25BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R26_TYPE;
#define SWITCH_PB8BTF10R26_PB8BTF10R26R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R26_PB8BTF10R26R_SHIFT (30UL)
#define SWITCH_PB8BTF10R26_PB8BTF10R26BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R26_PB8BTF10R26BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R27_TYPE;
#define SWITCH_PB8BTF10R27_PB8BTF10R27R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R27_PB8BTF10R27R_SHIFT (30UL)
#define SWITCH_PB8BTF10R27_PB8BTF10R27BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R27_PB8BTF10R27BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R28_TYPE;
#define SWITCH_PB8BTF10R28_PB8BTF10R28R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R28_PB8BTF10R28R_SHIFT (30UL)
#define SWITCH_PB8BTF10R28_PB8BTF10R28BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R28_PB8BTF10R28BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R29_TYPE;
#define SWITCH_PB8BTF10R29_PB8BTF10R29R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R29_PB8BTF10R29R_SHIFT (30UL)
#define SWITCH_PB8BTF10R29_PB8BTF10R29BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R29_PB8BTF10R29BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R30_TYPE;
#define SWITCH_PB8BTF10R30_PB8BTF10R30R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R30_PB8BTF10R30R_SHIFT (30UL)
#define SWITCH_PB8BTF10R30_PB8BTF10R30BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R30_PB8BTF10R30BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB8BTF10R31_TYPE;
#define SWITCH_PB8BTF10R31_PB8BTF10R31R_MASK (0xc0000000UL)
#define SWITCH_PB8BTF10R31_PB8BTF10R31R_SHIFT (30UL)
#define SWITCH_PB8BTF10R31_PB8BTF10R31BTF_MASK (0x3fffffffUL)
#define SWITCH_PB8BTF10R31_PB8BTF10R31BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R32_TYPE;
#define SWITCH_PB9BTF11R32_PB9BTF11R32R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R32_PB9BTF11R32R_SHIFT (30UL)
#define SWITCH_PB9BTF11R32_PB9BTF11R32BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R32_PB9BTF11R32BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R33_TYPE;
#define SWITCH_PB9BTF11R33_PB9BTF11R33R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R33_PB9BTF11R33R_SHIFT (30UL)
#define SWITCH_PB9BTF11R33_PB9BTF11R33BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R33_PB9BTF11R33BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R34_TYPE;
#define SWITCH_PB9BTF11R34_PB9BTF11R34R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R34_PB9BTF11R34R_SHIFT (30UL)
#define SWITCH_PB9BTF11R34_PB9BTF11R34BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R34_PB9BTF11R34BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R35_TYPE;
#define SWITCH_PB9BTF11R35_PB9BTF11R35R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R35_PB9BTF11R35R_SHIFT (30UL)
#define SWITCH_PB9BTF11R35_PB9BTF11R35BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R35_PB9BTF11R35BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R36_TYPE;
#define SWITCH_PB9BTF11R36_PB9BTF11R36R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R36_PB9BTF11R36R_SHIFT (30UL)
#define SWITCH_PB9BTF11R36_PB9BTF11R36BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R36_PB9BTF11R36BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R37_TYPE;
#define SWITCH_PB9BTF11R37_PB9BTF11R37R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R37_PB9BTF11R37R_SHIFT (30UL)
#define SWITCH_PB9BTF11R37_PB9BTF11R37BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R37_PB9BTF11R37BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R38_TYPE;
#define SWITCH_PB9BTF11R38_PB9BTF11R38R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R38_PB9BTF11R38R_SHIFT (30UL)
#define SWITCH_PB9BTF11R38_PB9BTF11R38BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R38_PB9BTF11R38BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R39_TYPE;
#define SWITCH_PB9BTF11R39_PB9BTF11R39R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R39_PB9BTF11R39R_SHIFT (30UL)
#define SWITCH_PB9BTF11R39_PB9BTF11R39BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R39_PB9BTF11R39BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R40_TYPE;
#define SWITCH_PB9BTF11R40_PB9BTF11R40R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R40_PB9BTF11R40R_SHIFT (30UL)
#define SWITCH_PB9BTF11R40_PB9BTF11R40BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R40_PB9BTF11R40BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R41_TYPE;
#define SWITCH_PB9BTF11R41_PB9BTF11R41R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R41_PB9BTF11R41R_SHIFT (30UL)
#define SWITCH_PB9BTF11R41_PB9BTF11R41BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R41_PB9BTF11R41BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R42_TYPE;
#define SWITCH_PB9BTF11R42_PB9BTF11R42R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R42_PB9BTF11R42R_SHIFT (30UL)
#define SWITCH_PB9BTF11R42_PB9BTF11R42BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R42_PB9BTF11R42BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R43_TYPE;
#define SWITCH_PB9BTF11R43_PB9BTF11R43R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R43_PB9BTF11R43R_SHIFT (30UL)
#define SWITCH_PB9BTF11R43_PB9BTF11R43BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R43_PB9BTF11R43BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R44_TYPE;
#define SWITCH_PB9BTF11R44_PB9BTF11R44R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R44_PB9BTF11R44R_SHIFT (30UL)
#define SWITCH_PB9BTF11R44_PB9BTF11R44BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R44_PB9BTF11R44BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R45_TYPE;
#define SWITCH_PB9BTF11R45_PB9BTF11R45R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R45_PB9BTF11R45R_SHIFT (30UL)
#define SWITCH_PB9BTF11R45_PB9BTF11R45BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R45_PB9BTF11R45BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R46_TYPE;
#define SWITCH_PB9BTF11R46_PB9BTF11R46R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R46_PB9BTF11R46R_SHIFT (30UL)
#define SWITCH_PB9BTF11R46_PB9BTF11R46BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R46_PB9BTF11R46BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R47_TYPE;
#define SWITCH_PB9BTF11R47_PB9BTF11R47R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R47_PB9BTF11R47R_SHIFT (30UL)
#define SWITCH_PB9BTF11R47_PB9BTF11R47BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R47_PB9BTF11R47BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R48_TYPE;
#define SWITCH_PB9BTF11R48_PB9BTF11R48R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R48_PB9BTF11R48R_SHIFT (30UL)
#define SWITCH_PB9BTF11R48_PB9BTF11R48BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R48_PB9BTF11R48BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R49_TYPE;
#define SWITCH_PB9BTF11R49_PB9BTF11R49R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R49_PB9BTF11R49R_SHIFT (30UL)
#define SWITCH_PB9BTF11R49_PB9BTF11R49BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R49_PB9BTF11R49BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R50_TYPE;
#define SWITCH_PB9BTF11R50_PB9BTF11R50R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R50_PB9BTF11R50R_SHIFT (30UL)
#define SWITCH_PB9BTF11R50_PB9BTF11R50BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R50_PB9BTF11R50BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R51_TYPE;
#define SWITCH_PB9BTF11R51_PB9BTF11R51R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R51_PB9BTF11R51R_SHIFT (30UL)
#define SWITCH_PB9BTF11R51_PB9BTF11R51BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R51_PB9BTF11R51BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R52_TYPE;
#define SWITCH_PB9BTF11R52_PB9BTF11R52R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R52_PB9BTF11R52R_SHIFT (30UL)
#define SWITCH_PB9BTF11R52_PB9BTF11R52BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R52_PB9BTF11R52BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R53_TYPE;
#define SWITCH_PB9BTF11R53_PB9BTF11R53R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R53_PB9BTF11R53R_SHIFT (30UL)
#define SWITCH_PB9BTF11R53_PB9BTF11R53BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R53_PB9BTF11R53BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R54_TYPE;
#define SWITCH_PB9BTF11R54_PB9BTF11R54R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R54_PB9BTF11R54R_SHIFT (30UL)
#define SWITCH_PB9BTF11R54_PB9BTF11R54BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R54_PB9BTF11R54BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R55_TYPE;
#define SWITCH_PB9BTF11R55_PB9BTF11R55R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R55_PB9BTF11R55R_SHIFT (30UL)
#define SWITCH_PB9BTF11R55_PB9BTF11R55BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R55_PB9BTF11R55BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R56_TYPE;
#define SWITCH_PB9BTF11R56_PB9BTF11R56R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R56_PB9BTF11R56R_SHIFT (30UL)
#define SWITCH_PB9BTF11R56_PB9BTF11R56BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R56_PB9BTF11R56BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R57_TYPE;
#define SWITCH_PB9BTF11R57_PB9BTF11R57R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R57_PB9BTF11R57R_SHIFT (30UL)
#define SWITCH_PB9BTF11R57_PB9BTF11R57BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R57_PB9BTF11R57BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R58_TYPE;
#define SWITCH_PB9BTF11R58_PB9BTF11R58R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R58_PB9BTF11R58R_SHIFT (30UL)
#define SWITCH_PB9BTF11R58_PB9BTF11R58BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R58_PB9BTF11R58BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R59_TYPE;
#define SWITCH_PB9BTF11R59_PB9BTF11R59R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R59_PB9BTF11R59R_SHIFT (30UL)
#define SWITCH_PB9BTF11R59_PB9BTF11R59BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R59_PB9BTF11R59BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R60_TYPE;
#define SWITCH_PB9BTF11R60_PB9BTF11R60R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R60_PB9BTF11R60R_SHIFT (30UL)
#define SWITCH_PB9BTF11R60_PB9BTF11R60BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R60_PB9BTF11R60BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R61_TYPE;
#define SWITCH_PB9BTF11R61_PB9BTF11R61R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R61_PB9BTF11R61R_SHIFT (30UL)
#define SWITCH_PB9BTF11R61_PB9BTF11R61BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R61_PB9BTF11R61BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R62_TYPE;
#define SWITCH_PB9BTF11R62_PB9BTF11R62R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R62_PB9BTF11R62R_SHIFT (30UL)
#define SWITCH_PB9BTF11R62_PB9BTF11R62BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R62_PB9BTF11R62BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PB9BTF11R63_TYPE;
#define SWITCH_PB9BTF11R63_PB9BTF11R63R_MASK (0xc0000000UL)
#define SWITCH_PB9BTF11R63_PB9BTF11R63R_SHIFT (30UL)
#define SWITCH_PB9BTF11R63_PB9BTF11R63BTF_MASK (0x3fffffffUL)
#define SWITCH_PB9BTF11R63_PB9BTF11R63BTF_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R0_TYPE;
#define SWITCH_PBCT00R0_PAGE_BA_CYCLE_TIME_0_0_REG0_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R0_PAGE_BA_CYCLE_TIME_0_0_REG0_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R0_PAGE_BA_CYCLE_TIME_0_0_REG0_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R0_PAGE_BA_CYCLE_TIME_0_0_REG0_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R1_TYPE;
#define SWITCH_PBCT00R1_PAGE_BA_CYCLE_TIME_0_0_REG1_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R1_PAGE_BA_CYCLE_TIME_0_0_REG1_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R1_PAGE_BA_CYCLE_TIME_0_0_REG1_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R1_PAGE_BA_CYCLE_TIME_0_0_REG1_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R2_TYPE;
#define SWITCH_PBCT00R2_PAGE_BA_CYCLE_TIME_0_0_REG2_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R2_PAGE_BA_CYCLE_TIME_0_0_REG2_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R2_PAGE_BA_CYCLE_TIME_0_0_REG2_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R2_PAGE_BA_CYCLE_TIME_0_0_REG2_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R3_TYPE;
#define SWITCH_PBCT00R3_PAGE_BA_CYCLE_TIME_0_0_REG3_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R3_PAGE_BA_CYCLE_TIME_0_0_REG3_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R3_PAGE_BA_CYCLE_TIME_0_0_REG3_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R3_PAGE_BA_CYCLE_TIME_0_0_REG3_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R4_TYPE;
#define SWITCH_PBCT00R4_PAGE_BA_CYCLE_TIME_0_0_REG4_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R4_PAGE_BA_CYCLE_TIME_0_0_REG4_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R4_PAGE_BA_CYCLE_TIME_0_0_REG4_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R4_PAGE_BA_CYCLE_TIME_0_0_REG4_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R5_TYPE;
#define SWITCH_PBCT00R5_PAGE_BA_CYCLE_TIME_0_0_REG5_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R5_PAGE_BA_CYCLE_TIME_0_0_REG5_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R5_PAGE_BA_CYCLE_TIME_0_0_REG5_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R5_PAGE_BA_CYCLE_TIME_0_0_REG5_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R6_TYPE;
#define SWITCH_PBCT00R6_PAGE_BA_CYCLE_TIME_0_0_REG6_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R6_PAGE_BA_CYCLE_TIME_0_0_REG6_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R6_PAGE_BA_CYCLE_TIME_0_0_REG6_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R6_PAGE_BA_CYCLE_TIME_0_0_REG6_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R7_TYPE;
#define SWITCH_PBCT00R7_PAGE_BA_CYCLE_TIME_0_0_REG7_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R7_PAGE_BA_CYCLE_TIME_0_0_REG7_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R7_PAGE_BA_CYCLE_TIME_0_0_REG7_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R7_PAGE_BA_CYCLE_TIME_0_0_REG7_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R8_TYPE;
#define SWITCH_PBCT00R8_PAGE_BA_CYCLE_TIME_0_0_REG8_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R8_PAGE_BA_CYCLE_TIME_0_0_REG8_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R8_PAGE_BA_CYCLE_TIME_0_0_REG8_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R8_PAGE_BA_CYCLE_TIME_0_0_REG8_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R9_TYPE;
#define SWITCH_PBCT00R9_PAGE_BA_CYCLE_TIME_0_0_REG9_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R9_PAGE_BA_CYCLE_TIME_0_0_REG9_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R9_PAGE_BA_CYCLE_TIME_0_0_REG9_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R9_PAGE_BA_CYCLE_TIME_0_0_REG9_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R10_TYPE;
#define SWITCH_PBCT00R10_PAGE_BA_CYCLE_TIME_0_0_REG10_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R10_PAGE_BA_CYCLE_TIME_0_0_REG10_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R10_PAGE_BA_CYCLE_TIME_0_0_REG10_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R10_PAGE_BA_CYCLE_TIME_0_0_REG10_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R11_TYPE;
#define SWITCH_PBCT00R11_PAGE_BA_CYCLE_TIME_0_0_REG11_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R11_PAGE_BA_CYCLE_TIME_0_0_REG11_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R11_PAGE_BA_CYCLE_TIME_0_0_REG11_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R11_PAGE_BA_CYCLE_TIME_0_0_REG11_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R12_TYPE;
#define SWITCH_PBCT00R12_PAGE_BA_CYCLE_TIME_0_0_REG12_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R12_PAGE_BA_CYCLE_TIME_0_0_REG12_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R12_PAGE_BA_CYCLE_TIME_0_0_REG12_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R12_PAGE_BA_CYCLE_TIME_0_0_REG12_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R13_TYPE;
#define SWITCH_PBCT00R13_PAGE_BA_CYCLE_TIME_0_0_REG13_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R13_PAGE_BA_CYCLE_TIME_0_0_REG13_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R13_PAGE_BA_CYCLE_TIME_0_0_REG13_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R13_PAGE_BA_CYCLE_TIME_0_0_REG13_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R14_TYPE;
#define SWITCH_PBCT00R14_PAGE_BA_CYCLE_TIME_0_0_REG14_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R14_PAGE_BA_CYCLE_TIME_0_0_REG14_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R14_PAGE_BA_CYCLE_TIME_0_0_REG14_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R14_PAGE_BA_CYCLE_TIME_0_0_REG14_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R15_TYPE;
#define SWITCH_PBCT00R15_PAGE_BA_CYCLE_TIME_0_0_REG15_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R15_PAGE_BA_CYCLE_TIME_0_0_REG15_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R15_PAGE_BA_CYCLE_TIME_0_0_REG15_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R15_PAGE_BA_CYCLE_TIME_0_0_REG15_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R16_TYPE;
#define SWITCH_PBCT00R16_PAGE_BA_CYCLE_TIME_0_0_REG16_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R16_PAGE_BA_CYCLE_TIME_0_0_REG16_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R16_PAGE_BA_CYCLE_TIME_0_0_REG16_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R16_PAGE_BA_CYCLE_TIME_0_0_REG16_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R17_TYPE;
#define SWITCH_PBCT00R17_PAGE_BA_CYCLE_TIME_0_0_REG17_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R17_PAGE_BA_CYCLE_TIME_0_0_REG17_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R17_PAGE_BA_CYCLE_TIME_0_0_REG17_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R17_PAGE_BA_CYCLE_TIME_0_0_REG17_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R18_TYPE;
#define SWITCH_PBCT00R18_PAGE_BA_CYCLE_TIME_0_0_REG18_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R18_PAGE_BA_CYCLE_TIME_0_0_REG18_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R18_PAGE_BA_CYCLE_TIME_0_0_REG18_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R18_PAGE_BA_CYCLE_TIME_0_0_REG18_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R19_TYPE;
#define SWITCH_PBCT00R19_PAGE_BA_CYCLE_TIME_0_0_REG19_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R19_PAGE_BA_CYCLE_TIME_0_0_REG19_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R19_PAGE_BA_CYCLE_TIME_0_0_REG19_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R19_PAGE_BA_CYCLE_TIME_0_0_REG19_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R20_TYPE;
#define SWITCH_PBCT00R20_PAGE_BA_CYCLE_TIME_0_0_REG20_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R20_PAGE_BA_CYCLE_TIME_0_0_REG20_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R20_PAGE_BA_CYCLE_TIME_0_0_REG20_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R20_PAGE_BA_CYCLE_TIME_0_0_REG20_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R21_TYPE;
#define SWITCH_PBCT00R21_PAGE_BA_CYCLE_TIME_0_0_REG21_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R21_PAGE_BA_CYCLE_TIME_0_0_REG21_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R21_PAGE_BA_CYCLE_TIME_0_0_REG21_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R21_PAGE_BA_CYCLE_TIME_0_0_REG21_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R22_TYPE;
#define SWITCH_PBCT00R22_PAGE_BA_CYCLE_TIME_0_0_REG22_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R22_PAGE_BA_CYCLE_TIME_0_0_REG22_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R22_PAGE_BA_CYCLE_TIME_0_0_REG22_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R22_PAGE_BA_CYCLE_TIME_0_0_REG22_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R23_TYPE;
#define SWITCH_PBCT00R23_PAGE_BA_CYCLE_TIME_0_0_REG23_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R23_PAGE_BA_CYCLE_TIME_0_0_REG23_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R23_PAGE_BA_CYCLE_TIME_0_0_REG23_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R23_PAGE_BA_CYCLE_TIME_0_0_REG23_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R24_TYPE;
#define SWITCH_PBCT00R24_PAGE_BA_CYCLE_TIME_0_0_REG24_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R24_PAGE_BA_CYCLE_TIME_0_0_REG24_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R24_PAGE_BA_CYCLE_TIME_0_0_REG24_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R24_PAGE_BA_CYCLE_TIME_0_0_REG24_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R25_TYPE;
#define SWITCH_PBCT00R25_PAGE_BA_CYCLE_TIME_0_0_REG25_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R25_PAGE_BA_CYCLE_TIME_0_0_REG25_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R25_PAGE_BA_CYCLE_TIME_0_0_REG25_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R25_PAGE_BA_CYCLE_TIME_0_0_REG25_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R26_TYPE;
#define SWITCH_PBCT00R26_PAGE_BA_CYCLE_TIME_0_0_REG26_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R26_PAGE_BA_CYCLE_TIME_0_0_REG26_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R26_PAGE_BA_CYCLE_TIME_0_0_REG26_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R26_PAGE_BA_CYCLE_TIME_0_0_REG26_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R27_TYPE;
#define SWITCH_PBCT00R27_PAGE_BA_CYCLE_TIME_0_0_REG27_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R27_PAGE_BA_CYCLE_TIME_0_0_REG27_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R27_PAGE_BA_CYCLE_TIME_0_0_REG27_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R27_PAGE_BA_CYCLE_TIME_0_0_REG27_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R28_TYPE;
#define SWITCH_PBCT00R28_PAGE_BA_CYCLE_TIME_0_0_REG28_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R28_PAGE_BA_CYCLE_TIME_0_0_REG28_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R28_PAGE_BA_CYCLE_TIME_0_0_REG28_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R28_PAGE_BA_CYCLE_TIME_0_0_REG28_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R29_TYPE;
#define SWITCH_PBCT00R29_PAGE_BA_CYCLE_TIME_0_0_REG29_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R29_PAGE_BA_CYCLE_TIME_0_0_REG29_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R29_PAGE_BA_CYCLE_TIME_0_0_REG29_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R29_PAGE_BA_CYCLE_TIME_0_0_REG29_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R30_TYPE;
#define SWITCH_PBCT00R30_PAGE_BA_CYCLE_TIME_0_0_REG30_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R30_PAGE_BA_CYCLE_TIME_0_0_REG30_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R30_PAGE_BA_CYCLE_TIME_0_0_REG30_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R30_PAGE_BA_CYCLE_TIME_0_0_REG30_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT00R31_TYPE;
#define SWITCH_PBCT00R31_PAGE_BA_CYCLE_TIME_0_0_REG31_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT00R31_PAGE_BA_CYCLE_TIME_0_0_REG31_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT00R31_PAGE_BA_CYCLE_TIME_0_0_REG31_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT00R31_PAGE_BA_CYCLE_TIME_0_0_REG31_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R32_TYPE;
#define SWITCH_PBCT01R32_PAGE_BB_CYCLE_TIME_0_1_REG32_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R32_PAGE_BB_CYCLE_TIME_0_1_REG32_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R32_PAGE_BB_CYCLE_TIME_0_1_REG32_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R32_PAGE_BB_CYCLE_TIME_0_1_REG32_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R33_TYPE;
#define SWITCH_PBCT01R33_PAGE_BB_CYCLE_TIME_0_1_REG33_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R33_PAGE_BB_CYCLE_TIME_0_1_REG33_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R33_PAGE_BB_CYCLE_TIME_0_1_REG33_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R33_PAGE_BB_CYCLE_TIME_0_1_REG33_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R34_TYPE;
#define SWITCH_PBCT01R34_PAGE_BB_CYCLE_TIME_0_1_REG34_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R34_PAGE_BB_CYCLE_TIME_0_1_REG34_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R34_PAGE_BB_CYCLE_TIME_0_1_REG34_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R34_PAGE_BB_CYCLE_TIME_0_1_REG34_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R35_TYPE;
#define SWITCH_PBCT01R35_PAGE_BB_CYCLE_TIME_0_1_REG35_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R35_PAGE_BB_CYCLE_TIME_0_1_REG35_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R35_PAGE_BB_CYCLE_TIME_0_1_REG35_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R35_PAGE_BB_CYCLE_TIME_0_1_REG35_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R36_TYPE;
#define SWITCH_PBCT01R36_PAGE_BB_CYCLE_TIME_0_1_REG36_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R36_PAGE_BB_CYCLE_TIME_0_1_REG36_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R36_PAGE_BB_CYCLE_TIME_0_1_REG36_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R36_PAGE_BB_CYCLE_TIME_0_1_REG36_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R37_TYPE;
#define SWITCH_PBCT01R37_PAGE_BB_CYCLE_TIME_0_1_REG37_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R37_PAGE_BB_CYCLE_TIME_0_1_REG37_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R37_PAGE_BB_CYCLE_TIME_0_1_REG37_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R37_PAGE_BB_CYCLE_TIME_0_1_REG37_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R38_TYPE;
#define SWITCH_PBCT01R38_PAGE_BB_CYCLE_TIME_0_1_REG38_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R38_PAGE_BB_CYCLE_TIME_0_1_REG38_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R38_PAGE_BB_CYCLE_TIME_0_1_REG38_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R38_PAGE_BB_CYCLE_TIME_0_1_REG38_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R39_TYPE;
#define SWITCH_PBCT01R39_PAGE_BB_CYCLE_TIME_0_1_REG39_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R39_PAGE_BB_CYCLE_TIME_0_1_REG39_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R39_PAGE_BB_CYCLE_TIME_0_1_REG39_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R39_PAGE_BB_CYCLE_TIME_0_1_REG39_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R40_TYPE;
#define SWITCH_PBCT01R40_PAGE_BB_CYCLE_TIME_0_1_REG40_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R40_PAGE_BB_CYCLE_TIME_0_1_REG40_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R40_PAGE_BB_CYCLE_TIME_0_1_REG40_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R40_PAGE_BB_CYCLE_TIME_0_1_REG40_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R41_TYPE;
#define SWITCH_PBCT01R41_PAGE_BB_CYCLE_TIME_0_1_REG41_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R41_PAGE_BB_CYCLE_TIME_0_1_REG41_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R41_PAGE_BB_CYCLE_TIME_0_1_REG41_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R41_PAGE_BB_CYCLE_TIME_0_1_REG41_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R42_TYPE;
#define SWITCH_PBCT01R42_PAGE_BB_CYCLE_TIME_0_1_REG42_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R42_PAGE_BB_CYCLE_TIME_0_1_REG42_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R42_PAGE_BB_CYCLE_TIME_0_1_REG42_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R42_PAGE_BB_CYCLE_TIME_0_1_REG42_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R43_TYPE;
#define SWITCH_PBCT01R43_PAGE_BB_CYCLE_TIME_0_1_REG43_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R43_PAGE_BB_CYCLE_TIME_0_1_REG43_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R43_PAGE_BB_CYCLE_TIME_0_1_REG43_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R43_PAGE_BB_CYCLE_TIME_0_1_REG43_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R44_TYPE;
#define SWITCH_PBCT01R44_PAGE_BB_CYCLE_TIME_0_1_REG44_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R44_PAGE_BB_CYCLE_TIME_0_1_REG44_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R44_PAGE_BB_CYCLE_TIME_0_1_REG44_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R44_PAGE_BB_CYCLE_TIME_0_1_REG44_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R45_TYPE;
#define SWITCH_PBCT01R45_PAGE_BB_CYCLE_TIME_0_1_REG45_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R45_PAGE_BB_CYCLE_TIME_0_1_REG45_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R45_PAGE_BB_CYCLE_TIME_0_1_REG45_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R45_PAGE_BB_CYCLE_TIME_0_1_REG45_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R46_TYPE;
#define SWITCH_PBCT01R46_PAGE_BB_CYCLE_TIME_0_1_REG46_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R46_PAGE_BB_CYCLE_TIME_0_1_REG46_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R46_PAGE_BB_CYCLE_TIME_0_1_REG46_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R46_PAGE_BB_CYCLE_TIME_0_1_REG46_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R47_TYPE;
#define SWITCH_PBCT01R47_PAGE_BB_CYCLE_TIME_0_1_REG47_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R47_PAGE_BB_CYCLE_TIME_0_1_REG47_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R47_PAGE_BB_CYCLE_TIME_0_1_REG47_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R47_PAGE_BB_CYCLE_TIME_0_1_REG47_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R48_TYPE;
#define SWITCH_PBCT01R48_PAGE_BB_CYCLE_TIME_0_1_REG48_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R48_PAGE_BB_CYCLE_TIME_0_1_REG48_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R48_PAGE_BB_CYCLE_TIME_0_1_REG48_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R48_PAGE_BB_CYCLE_TIME_0_1_REG48_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R49_TYPE;
#define SWITCH_PBCT01R49_PAGE_BB_CYCLE_TIME_0_1_REG49_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R49_PAGE_BB_CYCLE_TIME_0_1_REG49_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R49_PAGE_BB_CYCLE_TIME_0_1_REG49_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R49_PAGE_BB_CYCLE_TIME_0_1_REG49_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R50_TYPE;
#define SWITCH_PBCT01R50_PAGE_BB_CYCLE_TIME_0_1_REG50_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R50_PAGE_BB_CYCLE_TIME_0_1_REG50_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R50_PAGE_BB_CYCLE_TIME_0_1_REG50_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R50_PAGE_BB_CYCLE_TIME_0_1_REG50_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R51_TYPE;
#define SWITCH_PBCT01R51_PAGE_BB_CYCLE_TIME_0_1_REG51_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R51_PAGE_BB_CYCLE_TIME_0_1_REG51_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R51_PAGE_BB_CYCLE_TIME_0_1_REG51_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R51_PAGE_BB_CYCLE_TIME_0_1_REG51_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R52_TYPE;
#define SWITCH_PBCT01R52_PAGE_BB_CYCLE_TIME_0_1_REG52_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R52_PAGE_BB_CYCLE_TIME_0_1_REG52_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R52_PAGE_BB_CYCLE_TIME_0_1_REG52_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R52_PAGE_BB_CYCLE_TIME_0_1_REG52_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R53_TYPE;
#define SWITCH_PBCT01R53_PAGE_BB_CYCLE_TIME_0_1_REG53_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R53_PAGE_BB_CYCLE_TIME_0_1_REG53_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R53_PAGE_BB_CYCLE_TIME_0_1_REG53_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R53_PAGE_BB_CYCLE_TIME_0_1_REG53_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R54_TYPE;
#define SWITCH_PBCT01R54_PAGE_BB_CYCLE_TIME_0_1_REG54_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R54_PAGE_BB_CYCLE_TIME_0_1_REG54_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R54_PAGE_BB_CYCLE_TIME_0_1_REG54_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R54_PAGE_BB_CYCLE_TIME_0_1_REG54_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R55_TYPE;
#define SWITCH_PBCT01R55_PAGE_BB_CYCLE_TIME_0_1_REG55_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R55_PAGE_BB_CYCLE_TIME_0_1_REG55_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R55_PAGE_BB_CYCLE_TIME_0_1_REG55_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R55_PAGE_BB_CYCLE_TIME_0_1_REG55_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R56_TYPE;
#define SWITCH_PBCT01R56_PAGE_BB_CYCLE_TIME_0_1_REG56_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R56_PAGE_BB_CYCLE_TIME_0_1_REG56_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R56_PAGE_BB_CYCLE_TIME_0_1_REG56_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R56_PAGE_BB_CYCLE_TIME_0_1_REG56_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R57_TYPE;
#define SWITCH_PBCT01R57_PAGE_BB_CYCLE_TIME_0_1_REG57_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R57_PAGE_BB_CYCLE_TIME_0_1_REG57_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R57_PAGE_BB_CYCLE_TIME_0_1_REG57_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R57_PAGE_BB_CYCLE_TIME_0_1_REG57_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R58_TYPE;
#define SWITCH_PBCT01R58_PAGE_BB_CYCLE_TIME_0_1_REG58_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R58_PAGE_BB_CYCLE_TIME_0_1_REG58_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R58_PAGE_BB_CYCLE_TIME_0_1_REG58_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R58_PAGE_BB_CYCLE_TIME_0_1_REG58_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R59_TYPE;
#define SWITCH_PBCT01R59_PAGE_BB_CYCLE_TIME_0_1_REG59_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R59_PAGE_BB_CYCLE_TIME_0_1_REG59_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R59_PAGE_BB_CYCLE_TIME_0_1_REG59_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R59_PAGE_BB_CYCLE_TIME_0_1_REG59_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R60_TYPE;
#define SWITCH_PBCT01R60_PAGE_BB_CYCLE_TIME_0_1_REG60_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R60_PAGE_BB_CYCLE_TIME_0_1_REG60_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R60_PAGE_BB_CYCLE_TIME_0_1_REG60_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R60_PAGE_BB_CYCLE_TIME_0_1_REG60_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R61_TYPE;
#define SWITCH_PBCT01R61_PAGE_BB_CYCLE_TIME_0_1_REG61_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R61_PAGE_BB_CYCLE_TIME_0_1_REG61_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R61_PAGE_BB_CYCLE_TIME_0_1_REG61_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R61_PAGE_BB_CYCLE_TIME_0_1_REG61_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R62_TYPE;
#define SWITCH_PBCT01R62_PAGE_BB_CYCLE_TIME_0_1_REG62_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R62_PAGE_BB_CYCLE_TIME_0_1_REG62_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R62_PAGE_BB_CYCLE_TIME_0_1_REG62_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R62_PAGE_BB_CYCLE_TIME_0_1_REG62_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT01R63_TYPE;
#define SWITCH_PBCT01R63_PAGE_BB_CYCLE_TIME_0_1_REG63_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT01R63_PAGE_BB_CYCLE_TIME_0_1_REG63_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT01R63_PAGE_BB_CYCLE_TIME_0_1_REG63_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT01R63_PAGE_BB_CYCLE_TIME_0_1_REG63_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R0_TYPE;
#define SWITCH_PBCT10R0_PAGE_BC_CYCLE_TIME_1_0_REG0_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R0_PAGE_BC_CYCLE_TIME_1_0_REG0_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R0_PAGE_BC_CYCLE_TIME_1_0_REG0_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R0_PAGE_BC_CYCLE_TIME_1_0_REG0_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R1_TYPE;
#define SWITCH_PBCT10R1_PAGE_BC_CYCLE_TIME_1_0_REG1_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R1_PAGE_BC_CYCLE_TIME_1_0_REG1_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R1_PAGE_BC_CYCLE_TIME_1_0_REG1_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R1_PAGE_BC_CYCLE_TIME_1_0_REG1_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R2_TYPE;
#define SWITCH_PBCT10R2_PAGE_BC_CYCLE_TIME_1_0_REG2_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R2_PAGE_BC_CYCLE_TIME_1_0_REG2_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R2_PAGE_BC_CYCLE_TIME_1_0_REG2_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R2_PAGE_BC_CYCLE_TIME_1_0_REG2_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R3_TYPE;
#define SWITCH_PBCT10R3_PAGE_BC_CYCLE_TIME_1_0_REG3_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R3_PAGE_BC_CYCLE_TIME_1_0_REG3_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R3_PAGE_BC_CYCLE_TIME_1_0_REG3_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R3_PAGE_BC_CYCLE_TIME_1_0_REG3_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R4_TYPE;
#define SWITCH_PBCT10R4_PAGE_BC_CYCLE_TIME_1_0_REG4_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R4_PAGE_BC_CYCLE_TIME_1_0_REG4_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R4_PAGE_BC_CYCLE_TIME_1_0_REG4_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R4_PAGE_BC_CYCLE_TIME_1_0_REG4_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R5_TYPE;
#define SWITCH_PBCT10R5_PAGE_BC_CYCLE_TIME_1_0_REG5_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R5_PAGE_BC_CYCLE_TIME_1_0_REG5_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R5_PAGE_BC_CYCLE_TIME_1_0_REG5_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R5_PAGE_BC_CYCLE_TIME_1_0_REG5_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R6_TYPE;
#define SWITCH_PBCT10R6_PAGE_BC_CYCLE_TIME_1_0_REG6_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R6_PAGE_BC_CYCLE_TIME_1_0_REG6_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R6_PAGE_BC_CYCLE_TIME_1_0_REG6_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R6_PAGE_BC_CYCLE_TIME_1_0_REG6_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R7_TYPE;
#define SWITCH_PBCT10R7_PAGE_BC_CYCLE_TIME_1_0_REG7_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R7_PAGE_BC_CYCLE_TIME_1_0_REG7_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R7_PAGE_BC_CYCLE_TIME_1_0_REG7_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R7_PAGE_BC_CYCLE_TIME_1_0_REG7_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R8_TYPE;
#define SWITCH_PBCT10R8_PAGE_BC_CYCLE_TIME_1_0_REG8_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R8_PAGE_BC_CYCLE_TIME_1_0_REG8_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R8_PAGE_BC_CYCLE_TIME_1_0_REG8_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R8_PAGE_BC_CYCLE_TIME_1_0_REG8_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R9_TYPE;
#define SWITCH_PBCT10R9_PAGE_BC_CYCLE_TIME_1_0_REG9_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R9_PAGE_BC_CYCLE_TIME_1_0_REG9_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R9_PAGE_BC_CYCLE_TIME_1_0_REG9_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R9_PAGE_BC_CYCLE_TIME_1_0_REG9_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R10_TYPE;
#define SWITCH_PBCT10R10_PAGE_BC_CYCLE_TIME_1_0_REG10_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R10_PAGE_BC_CYCLE_TIME_1_0_REG10_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R10_PAGE_BC_CYCLE_TIME_1_0_REG10_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R10_PAGE_BC_CYCLE_TIME_1_0_REG10_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R11_TYPE;
#define SWITCH_PBCT10R11_PAGE_BC_CYCLE_TIME_1_0_REG11_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R11_PAGE_BC_CYCLE_TIME_1_0_REG11_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R11_PAGE_BC_CYCLE_TIME_1_0_REG11_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R11_PAGE_BC_CYCLE_TIME_1_0_REG11_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R12_TYPE;
#define SWITCH_PBCT10R12_PAGE_BC_CYCLE_TIME_1_0_REG12_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R12_PAGE_BC_CYCLE_TIME_1_0_REG12_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R12_PAGE_BC_CYCLE_TIME_1_0_REG12_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R12_PAGE_BC_CYCLE_TIME_1_0_REG12_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R13_TYPE;
#define SWITCH_PBCT10R13_PAGE_BC_CYCLE_TIME_1_0_REG13_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R13_PAGE_BC_CYCLE_TIME_1_0_REG13_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R13_PAGE_BC_CYCLE_TIME_1_0_REG13_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R13_PAGE_BC_CYCLE_TIME_1_0_REG13_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R14_TYPE;
#define SWITCH_PBCT10R14_PAGE_BC_CYCLE_TIME_1_0_REG14_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R14_PAGE_BC_CYCLE_TIME_1_0_REG14_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R14_PAGE_BC_CYCLE_TIME_1_0_REG14_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R14_PAGE_BC_CYCLE_TIME_1_0_REG14_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R15_TYPE;
#define SWITCH_PBCT10R15_PAGE_BC_CYCLE_TIME_1_0_REG15_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R15_PAGE_BC_CYCLE_TIME_1_0_REG15_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R15_PAGE_BC_CYCLE_TIME_1_0_REG15_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R15_PAGE_BC_CYCLE_TIME_1_0_REG15_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R16_TYPE;
#define SWITCH_PBCT10R16_PAGE_BC_CYCLE_TIME_1_0_REG16_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R16_PAGE_BC_CYCLE_TIME_1_0_REG16_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R16_PAGE_BC_CYCLE_TIME_1_0_REG16_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R16_PAGE_BC_CYCLE_TIME_1_0_REG16_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R17_TYPE;
#define SWITCH_PBCT10R17_PAGE_BC_CYCLE_TIME_1_0_REG17_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R17_PAGE_BC_CYCLE_TIME_1_0_REG17_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R17_PAGE_BC_CYCLE_TIME_1_0_REG17_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R17_PAGE_BC_CYCLE_TIME_1_0_REG17_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R18_TYPE;
#define SWITCH_PBCT10R18_PAGE_BC_CYCLE_TIME_1_0_REG18_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R18_PAGE_BC_CYCLE_TIME_1_0_REG18_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R18_PAGE_BC_CYCLE_TIME_1_0_REG18_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R18_PAGE_BC_CYCLE_TIME_1_0_REG18_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R19_TYPE;
#define SWITCH_PBCT10R19_PAGE_BC_CYCLE_TIME_1_0_REG19_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R19_PAGE_BC_CYCLE_TIME_1_0_REG19_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R19_PAGE_BC_CYCLE_TIME_1_0_REG19_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R19_PAGE_BC_CYCLE_TIME_1_0_REG19_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R20_TYPE;
#define SWITCH_PBCT10R20_PAGE_BC_CYCLE_TIME_1_0_REG20_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R20_PAGE_BC_CYCLE_TIME_1_0_REG20_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R20_PAGE_BC_CYCLE_TIME_1_0_REG20_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R20_PAGE_BC_CYCLE_TIME_1_0_REG20_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R21_TYPE;
#define SWITCH_PBCT10R21_PAGE_BC_CYCLE_TIME_1_0_REG21_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R21_PAGE_BC_CYCLE_TIME_1_0_REG21_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R21_PAGE_BC_CYCLE_TIME_1_0_REG21_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R21_PAGE_BC_CYCLE_TIME_1_0_REG21_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R22_TYPE;
#define SWITCH_PBCT10R22_PAGE_BC_CYCLE_TIME_1_0_REG22_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R22_PAGE_BC_CYCLE_TIME_1_0_REG22_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R22_PAGE_BC_CYCLE_TIME_1_0_REG22_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R22_PAGE_BC_CYCLE_TIME_1_0_REG22_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R23_TYPE;
#define SWITCH_PBCT10R23_PAGE_BC_CYCLE_TIME_1_0_REG23_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R23_PAGE_BC_CYCLE_TIME_1_0_REG23_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R23_PAGE_BC_CYCLE_TIME_1_0_REG23_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R23_PAGE_BC_CYCLE_TIME_1_0_REG23_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R24_TYPE;
#define SWITCH_PBCT10R24_PAGE_BC_CYCLE_TIME_1_0_REG24_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R24_PAGE_BC_CYCLE_TIME_1_0_REG24_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R24_PAGE_BC_CYCLE_TIME_1_0_REG24_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R24_PAGE_BC_CYCLE_TIME_1_0_REG24_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R25_TYPE;
#define SWITCH_PBCT10R25_PAGE_BC_CYCLE_TIME_1_0_REG25_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R25_PAGE_BC_CYCLE_TIME_1_0_REG25_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R25_PAGE_BC_CYCLE_TIME_1_0_REG25_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R25_PAGE_BC_CYCLE_TIME_1_0_REG25_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R26_TYPE;
#define SWITCH_PBCT10R26_PAGE_BC_CYCLE_TIME_1_0_REG26_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R26_PAGE_BC_CYCLE_TIME_1_0_REG26_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R26_PAGE_BC_CYCLE_TIME_1_0_REG26_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R26_PAGE_BC_CYCLE_TIME_1_0_REG26_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R27_TYPE;
#define SWITCH_PBCT10R27_PAGE_BC_CYCLE_TIME_1_0_REG27_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R27_PAGE_BC_CYCLE_TIME_1_0_REG27_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R27_PAGE_BC_CYCLE_TIME_1_0_REG27_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R27_PAGE_BC_CYCLE_TIME_1_0_REG27_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R28_TYPE;
#define SWITCH_PBCT10R28_PAGE_BC_CYCLE_TIME_1_0_REG28_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R28_PAGE_BC_CYCLE_TIME_1_0_REG28_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R28_PAGE_BC_CYCLE_TIME_1_0_REG28_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R28_PAGE_BC_CYCLE_TIME_1_0_REG28_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R29_TYPE;
#define SWITCH_PBCT10R29_PAGE_BC_CYCLE_TIME_1_0_REG29_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R29_PAGE_BC_CYCLE_TIME_1_0_REG29_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R29_PAGE_BC_CYCLE_TIME_1_0_REG29_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R29_PAGE_BC_CYCLE_TIME_1_0_REG29_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R30_TYPE;
#define SWITCH_PBCT10R30_PAGE_BC_CYCLE_TIME_1_0_REG30_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R30_PAGE_BC_CYCLE_TIME_1_0_REG30_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R30_PAGE_BC_CYCLE_TIME_1_0_REG30_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R30_PAGE_BC_CYCLE_TIME_1_0_REG30_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT10R31_TYPE;
#define SWITCH_PBCT10R31_PAGE_BC_CYCLE_TIME_1_0_REG31_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT10R31_PAGE_BC_CYCLE_TIME_1_0_REG31_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT10R31_PAGE_BC_CYCLE_TIME_1_0_REG31_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT10R31_PAGE_BC_CYCLE_TIME_1_0_REG31_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R32_TYPE;
#define SWITCH_PBCT11R32_PAGE_BD_CYCLE_TIME_1_1_REG32_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R32_PAGE_BD_CYCLE_TIME_1_1_REG32_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R32_PAGE_BD_CYCLE_TIME_1_1_REG32_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R32_PAGE_BD_CYCLE_TIME_1_1_REG32_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R33_TYPE;
#define SWITCH_PBCT11R33_PAGE_BD_CYCLE_TIME_1_1_REG33_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R33_PAGE_BD_CYCLE_TIME_1_1_REG33_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R33_PAGE_BD_CYCLE_TIME_1_1_REG33_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R33_PAGE_BD_CYCLE_TIME_1_1_REG33_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R34_TYPE;
#define SWITCH_PBCT11R34_PAGE_BD_CYCLE_TIME_1_1_REG34_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R34_PAGE_BD_CYCLE_TIME_1_1_REG34_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R34_PAGE_BD_CYCLE_TIME_1_1_REG34_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R34_PAGE_BD_CYCLE_TIME_1_1_REG34_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R35_TYPE;
#define SWITCH_PBCT11R35_PAGE_BD_CYCLE_TIME_1_1_REG35_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R35_PAGE_BD_CYCLE_TIME_1_1_REG35_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R35_PAGE_BD_CYCLE_TIME_1_1_REG35_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R35_PAGE_BD_CYCLE_TIME_1_1_REG35_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R36_TYPE;
#define SWITCH_PBCT11R36_PAGE_BD_CYCLE_TIME_1_1_REG36_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R36_PAGE_BD_CYCLE_TIME_1_1_REG36_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R36_PAGE_BD_CYCLE_TIME_1_1_REG36_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R36_PAGE_BD_CYCLE_TIME_1_1_REG36_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R37_TYPE;
#define SWITCH_PBCT11R37_PAGE_BD_CYCLE_TIME_1_1_REG37_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R37_PAGE_BD_CYCLE_TIME_1_1_REG37_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R37_PAGE_BD_CYCLE_TIME_1_1_REG37_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R37_PAGE_BD_CYCLE_TIME_1_1_REG37_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R38_TYPE;
#define SWITCH_PBCT11R38_PAGE_BD_CYCLE_TIME_1_1_REG38_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R38_PAGE_BD_CYCLE_TIME_1_1_REG38_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R38_PAGE_BD_CYCLE_TIME_1_1_REG38_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R38_PAGE_BD_CYCLE_TIME_1_1_REG38_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R39_TYPE;
#define SWITCH_PBCT11R39_PAGE_BD_CYCLE_TIME_1_1_REG39_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R39_PAGE_BD_CYCLE_TIME_1_1_REG39_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R39_PAGE_BD_CYCLE_TIME_1_1_REG39_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R39_PAGE_BD_CYCLE_TIME_1_1_REG39_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R40_TYPE;
#define SWITCH_PBCT11R40_PAGE_BD_CYCLE_TIME_1_1_REG40_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R40_PAGE_BD_CYCLE_TIME_1_1_REG40_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R40_PAGE_BD_CYCLE_TIME_1_1_REG40_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R40_PAGE_BD_CYCLE_TIME_1_1_REG40_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R41_TYPE;
#define SWITCH_PBCT11R41_PAGE_BD_CYCLE_TIME_1_1_REG41_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R41_PAGE_BD_CYCLE_TIME_1_1_REG41_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R41_PAGE_BD_CYCLE_TIME_1_1_REG41_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R41_PAGE_BD_CYCLE_TIME_1_1_REG41_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R42_TYPE;
#define SWITCH_PBCT11R42_PAGE_BD_CYCLE_TIME_1_1_REG42_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R42_PAGE_BD_CYCLE_TIME_1_1_REG42_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R42_PAGE_BD_CYCLE_TIME_1_1_REG42_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R42_PAGE_BD_CYCLE_TIME_1_1_REG42_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R43_TYPE;
#define SWITCH_PBCT11R43_PAGE_BD_CYCLE_TIME_1_1_REG43_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R43_PAGE_BD_CYCLE_TIME_1_1_REG43_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R43_PAGE_BD_CYCLE_TIME_1_1_REG43_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R43_PAGE_BD_CYCLE_TIME_1_1_REG43_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R44_TYPE;
#define SWITCH_PBCT11R44_PAGE_BD_CYCLE_TIME_1_1_REG44_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R44_PAGE_BD_CYCLE_TIME_1_1_REG44_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R44_PAGE_BD_CYCLE_TIME_1_1_REG44_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R44_PAGE_BD_CYCLE_TIME_1_1_REG44_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R45_TYPE;
#define SWITCH_PBCT11R45_PAGE_BD_CYCLE_TIME_1_1_REG45_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R45_PAGE_BD_CYCLE_TIME_1_1_REG45_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R45_PAGE_BD_CYCLE_TIME_1_1_REG45_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R45_PAGE_BD_CYCLE_TIME_1_1_REG45_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R46_TYPE;
#define SWITCH_PBCT11R46_PAGE_BD_CYCLE_TIME_1_1_REG46_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R46_PAGE_BD_CYCLE_TIME_1_1_REG46_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R46_PAGE_BD_CYCLE_TIME_1_1_REG46_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R46_PAGE_BD_CYCLE_TIME_1_1_REG46_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R47_TYPE;
#define SWITCH_PBCT11R47_PAGE_BD_CYCLE_TIME_1_1_REG47_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R47_PAGE_BD_CYCLE_TIME_1_1_REG47_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R47_PAGE_BD_CYCLE_TIME_1_1_REG47_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R47_PAGE_BD_CYCLE_TIME_1_1_REG47_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R48_TYPE;
#define SWITCH_PBCT11R48_PAGE_BD_CYCLE_TIME_1_1_REG48_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R48_PAGE_BD_CYCLE_TIME_1_1_REG48_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R48_PAGE_BD_CYCLE_TIME_1_1_REG48_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R48_PAGE_BD_CYCLE_TIME_1_1_REG48_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R49_TYPE;
#define SWITCH_PBCT11R49_PAGE_BD_CYCLE_TIME_1_1_REG49_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R49_PAGE_BD_CYCLE_TIME_1_1_REG49_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R49_PAGE_BD_CYCLE_TIME_1_1_REG49_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R49_PAGE_BD_CYCLE_TIME_1_1_REG49_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R50_TYPE;
#define SWITCH_PBCT11R50_PAGE_BD_CYCLE_TIME_1_1_REG50_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R50_PAGE_BD_CYCLE_TIME_1_1_REG50_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R50_PAGE_BD_CYCLE_TIME_1_1_REG50_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R50_PAGE_BD_CYCLE_TIME_1_1_REG50_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R51_TYPE;
#define SWITCH_PBCT11R51_PAGE_BD_CYCLE_TIME_1_1_REG51_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R51_PAGE_BD_CYCLE_TIME_1_1_REG51_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R51_PAGE_BD_CYCLE_TIME_1_1_REG51_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R51_PAGE_BD_CYCLE_TIME_1_1_REG51_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R52_TYPE;
#define SWITCH_PBCT11R52_PAGE_BD_CYCLE_TIME_1_1_REG52_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R52_PAGE_BD_CYCLE_TIME_1_1_REG52_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R52_PAGE_BD_CYCLE_TIME_1_1_REG52_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R52_PAGE_BD_CYCLE_TIME_1_1_REG52_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R53_TYPE;
#define SWITCH_PBCT11R53_PAGE_BD_CYCLE_TIME_1_1_REG53_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R53_PAGE_BD_CYCLE_TIME_1_1_REG53_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R53_PAGE_BD_CYCLE_TIME_1_1_REG53_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R53_PAGE_BD_CYCLE_TIME_1_1_REG53_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R54_TYPE;
#define SWITCH_PBCT11R54_PAGE_BD_CYCLE_TIME_1_1_REG54_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R54_PAGE_BD_CYCLE_TIME_1_1_REG54_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R54_PAGE_BD_CYCLE_TIME_1_1_REG54_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R54_PAGE_BD_CYCLE_TIME_1_1_REG54_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R55_TYPE;
#define SWITCH_PBCT11R55_PAGE_BD_CYCLE_TIME_1_1_REG55_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R55_PAGE_BD_CYCLE_TIME_1_1_REG55_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R55_PAGE_BD_CYCLE_TIME_1_1_REG55_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R55_PAGE_BD_CYCLE_TIME_1_1_REG55_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R56_TYPE;
#define SWITCH_PBCT11R56_PAGE_BD_CYCLE_TIME_1_1_REG56_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R56_PAGE_BD_CYCLE_TIME_1_1_REG56_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R56_PAGE_BD_CYCLE_TIME_1_1_REG56_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R56_PAGE_BD_CYCLE_TIME_1_1_REG56_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R57_TYPE;
#define SWITCH_PBCT11R57_PAGE_BD_CYCLE_TIME_1_1_REG57_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R57_PAGE_BD_CYCLE_TIME_1_1_REG57_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R57_PAGE_BD_CYCLE_TIME_1_1_REG57_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R57_PAGE_BD_CYCLE_TIME_1_1_REG57_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R58_TYPE;
#define SWITCH_PBCT11R58_PAGE_BD_CYCLE_TIME_1_1_REG58_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R58_PAGE_BD_CYCLE_TIME_1_1_REG58_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R58_PAGE_BD_CYCLE_TIME_1_1_REG58_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R58_PAGE_BD_CYCLE_TIME_1_1_REG58_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R59_TYPE;
#define SWITCH_PBCT11R59_PAGE_BD_CYCLE_TIME_1_1_REG59_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R59_PAGE_BD_CYCLE_TIME_1_1_REG59_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R59_PAGE_BD_CYCLE_TIME_1_1_REG59_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R59_PAGE_BD_CYCLE_TIME_1_1_REG59_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R60_TYPE;
#define SWITCH_PBCT11R60_PAGE_BD_CYCLE_TIME_1_1_REG60_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R60_PAGE_BD_CYCLE_TIME_1_1_REG60_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R60_PAGE_BD_CYCLE_TIME_1_1_REG60_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R60_PAGE_BD_CYCLE_TIME_1_1_REG60_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R61_TYPE;
#define SWITCH_PBCT11R61_PAGE_BD_CYCLE_TIME_1_1_REG61_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R61_PAGE_BD_CYCLE_TIME_1_1_REG61_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R61_PAGE_BD_CYCLE_TIME_1_1_REG61_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R61_PAGE_BD_CYCLE_TIME_1_1_REG61_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R62_TYPE;
#define SWITCH_PBCT11R62_PAGE_BD_CYCLE_TIME_1_1_REG62_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R62_PAGE_BD_CYCLE_TIME_1_1_REG62_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R62_PAGE_BD_CYCLE_TIME_1_1_REG62_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R62_PAGE_BD_CYCLE_TIME_1_1_REG62_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCT11R63_TYPE;
#define SWITCH_PBCT11R63_PAGE_BD_CYCLE_TIME_1_1_REG63_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PBCT11R63_PAGE_BD_CYCLE_TIME_1_1_REG63_RESERVED_SHIFT (30UL)
#define SWITCH_PBCT11R63_PAGE_BD_CYCLE_TIME_1_1_REG63_CYCLE_TIME_MASK (0x3fffffffUL)
#define SWITCH_PBCT11R63_PAGE_BD_CYCLE_TIME_1_1_REG63_CYCLE_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R0_TYPE;
#define SWITCH_PBCTE00R0_PBCTE00R0R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R0_PBCTE00R0R_SHIFT (30UL)
#define SWITCH_PBCTE00R0_PBCTE00R0CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R0_PBCTE00R0CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R1_TYPE;
#define SWITCH_PBCTE00R1_PBCTE00R1R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R1_PBCTE00R1R_SHIFT (30UL)
#define SWITCH_PBCTE00R1_PBCTE00R1CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R1_PBCTE00R1CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R2_TYPE;
#define SWITCH_PBCTE00R2_PBCTE00R2R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R2_PBCTE00R2R_SHIFT (30UL)
#define SWITCH_PBCTE00R2_PBCTE00R2CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R2_PBCTE00R2CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R3_TYPE;
#define SWITCH_PBCTE00R3_PBCTE00R3R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R3_PBCTE00R3R_SHIFT (30UL)
#define SWITCH_PBCTE00R3_PBCTE00R3CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R3_PBCTE00R3CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R4_TYPE;
#define SWITCH_PBCTE00R4_PBCTE00R4R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R4_PBCTE00R4R_SHIFT (30UL)
#define SWITCH_PBCTE00R4_PBCTE00R4CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R4_PBCTE00R4CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R5_TYPE;
#define SWITCH_PBCTE00R5_PBCTE00R5R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R5_PBCTE00R5R_SHIFT (30UL)
#define SWITCH_PBCTE00R5_PBCTE00R5CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R5_PBCTE00R5CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R6_TYPE;
#define SWITCH_PBCTE00R6_PBCTE00R6R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R6_PBCTE00R6R_SHIFT (30UL)
#define SWITCH_PBCTE00R6_PBCTE00R6CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R6_PBCTE00R6CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R7_TYPE;
#define SWITCH_PBCTE00R7_PBCTE00R7R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R7_PBCTE00R7R_SHIFT (30UL)
#define SWITCH_PBCTE00R7_PBCTE00R7CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R7_PBCTE00R7CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R8_TYPE;
#define SWITCH_PBCTE00R8_PBCTE00R8R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R8_PBCTE00R8R_SHIFT (30UL)
#define SWITCH_PBCTE00R8_PBCTE00R8CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R8_PBCTE00R8CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R9_TYPE;
#define SWITCH_PBCTE00R9_PBCTE00R9R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R9_PBCTE00R9R_SHIFT (30UL)
#define SWITCH_PBCTE00R9_PBCTE00R9CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R9_PBCTE00R9CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R10_TYPE;
#define SWITCH_PBCTE00R10_PBCTE00R10R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R10_PBCTE00R10R_SHIFT (30UL)
#define SWITCH_PBCTE00R10_PBCTE00R10CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R10_PBCTE00R10CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R11_TYPE;
#define SWITCH_PBCTE00R11_PBCTE00R11R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R11_PBCTE00R11R_SHIFT (30UL)
#define SWITCH_PBCTE00R11_PBCTE00R11CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R11_PBCTE00R11CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R12_TYPE;
#define SWITCH_PBCTE00R12_PBCTE00R12R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R12_PBCTE00R12R_SHIFT (30UL)
#define SWITCH_PBCTE00R12_PBCTE00R12CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R12_PBCTE00R12CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R13_TYPE;
#define SWITCH_PBCTE00R13_PBCTE00R13R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R13_PBCTE00R13R_SHIFT (30UL)
#define SWITCH_PBCTE00R13_PBCTE00R13CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R13_PBCTE00R13CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R14_TYPE;
#define SWITCH_PBCTE00R14_PBCTE00R14R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R14_PBCTE00R14R_SHIFT (30UL)
#define SWITCH_PBCTE00R14_PBCTE00R14CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R14_PBCTE00R14CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R15_TYPE;
#define SWITCH_PBCTE00R15_PBCTE00R15R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R15_PBCTE00R15R_SHIFT (30UL)
#define SWITCH_PBCTE00R15_PBCTE00R15CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R15_PBCTE00R15CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R16_TYPE;
#define SWITCH_PBCTE00R16_PBCTE00R16R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R16_PBCTE00R16R_SHIFT (30UL)
#define SWITCH_PBCTE00R16_PBCTE00R16CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R16_PBCTE00R16CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R17_TYPE;
#define SWITCH_PBCTE00R17_PBCTE00R17R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R17_PBCTE00R17R_SHIFT (30UL)
#define SWITCH_PBCTE00R17_PBCTE00R17CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R17_PBCTE00R17CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R18_TYPE;
#define SWITCH_PBCTE00R18_PBCTE00R18R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R18_PBCTE00R18R_SHIFT (30UL)
#define SWITCH_PBCTE00R18_PBCTE00R18CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R18_PBCTE00R18CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R19_TYPE;
#define SWITCH_PBCTE00R19_PBCTE00R19R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R19_PBCTE00R19R_SHIFT (30UL)
#define SWITCH_PBCTE00R19_PBCTE00R19CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R19_PBCTE00R19CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R20_TYPE;
#define SWITCH_PBCTE00R20_PBCTE00R20R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R20_PBCTE00R20R_SHIFT (30UL)
#define SWITCH_PBCTE00R20_PBCTE00R20CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R20_PBCTE00R20CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R21_TYPE;
#define SWITCH_PBCTE00R21_PBCTE00R21R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R21_PBCTE00R21R_SHIFT (30UL)
#define SWITCH_PBCTE00R21_PBCTE00R21CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R21_PBCTE00R21CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R22_TYPE;
#define SWITCH_PBCTE00R22_PBCTE00R22R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R22_PBCTE00R22R_SHIFT (30UL)
#define SWITCH_PBCTE00R22_PBCTE00R22CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R22_PBCTE00R22CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R23_TYPE;
#define SWITCH_PBCTE00R23_PBCTE00R23R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R23_PBCTE00R23R_SHIFT (30UL)
#define SWITCH_PBCTE00R23_PBCTE00R23CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R23_PBCTE00R23CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R24_TYPE;
#define SWITCH_PBCTE00R24_PBCTE00R24R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R24_PBCTE00R24R_SHIFT (30UL)
#define SWITCH_PBCTE00R24_PBCTE00R24CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R24_PBCTE00R24CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R25_TYPE;
#define SWITCH_PBCTE00R25_PBCTE00R25R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R25_PBCTE00R25R_SHIFT (30UL)
#define SWITCH_PBCTE00R25_PBCTE00R25CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R25_PBCTE00R25CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R26_TYPE;
#define SWITCH_PBCTE00R26_PBCTE00R26R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R26_PBCTE00R26R_SHIFT (30UL)
#define SWITCH_PBCTE00R26_PBCTE00R26CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R26_PBCTE00R26CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R27_TYPE;
#define SWITCH_PBCTE00R27_PBCTE00R27R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R27_PBCTE00R27R_SHIFT (30UL)
#define SWITCH_PBCTE00R27_PBCTE00R27CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R27_PBCTE00R27CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R28_TYPE;
#define SWITCH_PBCTE00R28_PBCTE00R28R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R28_PBCTE00R28R_SHIFT (30UL)
#define SWITCH_PBCTE00R28_PBCTE00R28CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R28_PBCTE00R28CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R29_TYPE;
#define SWITCH_PBCTE00R29_PBCTE00R29R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R29_PBCTE00R29R_SHIFT (30UL)
#define SWITCH_PBCTE00R29_PBCTE00R29CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R29_PBCTE00R29CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R30_TYPE;
#define SWITCH_PBCTE00R30_PBCTE00R30R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R30_PBCTE00R30R_SHIFT (30UL)
#define SWITCH_PBCTE00R30_PBCTE00R30CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R30_PBCTE00R30CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE00R31_TYPE;
#define SWITCH_PBCTE00R31_PBCTE00R31R_MASK (0xc0000000UL)
#define SWITCH_PBCTE00R31_PBCTE00R31R_SHIFT (30UL)
#define SWITCH_PBCTE00R31_PBCTE00R31CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE00R31_PBCTE00R31CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R32_TYPE;
#define SWITCH_PBCTE01R32_PBCTE01R32R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R32_PBCTE01R32R_SHIFT (30UL)
#define SWITCH_PBCTE01R32_PBCTE01R32CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R32_PBCTE01R32CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R33_TYPE;
#define SWITCH_PBCTE01R33_PBCTE01R33R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R33_PBCTE01R33R_SHIFT (30UL)
#define SWITCH_PBCTE01R33_PBCTE01R33CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R33_PBCTE01R33CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R34_TYPE;
#define SWITCH_PBCTE01R34_PBCTE01R34R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R34_PBCTE01R34R_SHIFT (30UL)
#define SWITCH_PBCTE01R34_PBCTE01R34CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R34_PBCTE01R34CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R35_TYPE;
#define SWITCH_PBCTE01R35_PBCTE01R35R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R35_PBCTE01R35R_SHIFT (30UL)
#define SWITCH_PBCTE01R35_PBCTE01R35CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R35_PBCTE01R35CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R36_TYPE;
#define SWITCH_PBCTE01R36_PBCTE01R36R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R36_PBCTE01R36R_SHIFT (30UL)
#define SWITCH_PBCTE01R36_PBCTE01R36CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R36_PBCTE01R36CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R37_TYPE;
#define SWITCH_PBCTE01R37_PBCTE01R37R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R37_PBCTE01R37R_SHIFT (30UL)
#define SWITCH_PBCTE01R37_PBCTE01R37CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R37_PBCTE01R37CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R38_TYPE;
#define SWITCH_PBCTE01R38_PBCTE01R38R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R38_PBCTE01R38R_SHIFT (30UL)
#define SWITCH_PBCTE01R38_PBCTE01R38CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R38_PBCTE01R38CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R39_TYPE;
#define SWITCH_PBCTE01R39_PBCTE01R39R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R39_PBCTE01R39R_SHIFT (30UL)
#define SWITCH_PBCTE01R39_PBCTE01R39CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R39_PBCTE01R39CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R40_TYPE;
#define SWITCH_PBCTE01R40_PBCTE01R40R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R40_PBCTE01R40R_SHIFT (30UL)
#define SWITCH_PBCTE01R40_PBCTE01R40CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R40_PBCTE01R40CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R41_TYPE;
#define SWITCH_PBCTE01R41_PBCTE01R41R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R41_PBCTE01R41R_SHIFT (30UL)
#define SWITCH_PBCTE01R41_PBCTE01R41CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R41_PBCTE01R41CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R42_TYPE;
#define SWITCH_PBCTE01R42_PBCTE01R42R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R42_PBCTE01R42R_SHIFT (30UL)
#define SWITCH_PBCTE01R42_PBCTE01R42CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R42_PBCTE01R42CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R43_TYPE;
#define SWITCH_PBCTE01R43_PBCTE01R43R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R43_PBCTE01R43R_SHIFT (30UL)
#define SWITCH_PBCTE01R43_PBCTE01R43CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R43_PBCTE01R43CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R44_TYPE;
#define SWITCH_PBCTE01R44_PBCTE01R44R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R44_PBCTE01R44R_SHIFT (30UL)
#define SWITCH_PBCTE01R44_PBCTE01R44CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R44_PBCTE01R44CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R45_TYPE;
#define SWITCH_PBCTE01R45_PBCTE01R45R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R45_PBCTE01R45R_SHIFT (30UL)
#define SWITCH_PBCTE01R45_PBCTE01R45CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R45_PBCTE01R45CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R46_TYPE;
#define SWITCH_PBCTE01R46_PBCTE01R46R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R46_PBCTE01R46R_SHIFT (30UL)
#define SWITCH_PBCTE01R46_PBCTE01R46CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R46_PBCTE01R46CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R47_TYPE;
#define SWITCH_PBCTE01R47_PBCTE01R47R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R47_PBCTE01R47R_SHIFT (30UL)
#define SWITCH_PBCTE01R47_PBCTE01R47CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R47_PBCTE01R47CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R48_TYPE;
#define SWITCH_PBCTE01R48_PBCTE01R48R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R48_PBCTE01R48R_SHIFT (30UL)
#define SWITCH_PBCTE01R48_PBCTE01R48CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R48_PBCTE01R48CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R49_TYPE;
#define SWITCH_PBCTE01R49_PBCTE01R49R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R49_PBCTE01R49R_SHIFT (30UL)
#define SWITCH_PBCTE01R49_PBCTE01R49CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R49_PBCTE01R49CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R50_TYPE;
#define SWITCH_PBCTE01R50_PBCTE01R50R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R50_PBCTE01R50R_SHIFT (30UL)
#define SWITCH_PBCTE01R50_PBCTE01R50CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R50_PBCTE01R50CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R51_TYPE;
#define SWITCH_PBCTE01R51_PBCTE01R51R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R51_PBCTE01R51R_SHIFT (30UL)
#define SWITCH_PBCTE01R51_PBCTE01R51CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R51_PBCTE01R51CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R52_TYPE;
#define SWITCH_PBCTE01R52_PBCTE01R52R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R52_PBCTE01R52R_SHIFT (30UL)
#define SWITCH_PBCTE01R52_PBCTE01R52CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R52_PBCTE01R52CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R53_TYPE;
#define SWITCH_PBCTE01R53_PBCTE01R53R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R53_PBCTE01R53R_SHIFT (30UL)
#define SWITCH_PBCTE01R53_PBCTE01R53CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R53_PBCTE01R53CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R54_TYPE;
#define SWITCH_PBCTE01R54_PBCTE01R54R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R54_PBCTE01R54R_SHIFT (30UL)
#define SWITCH_PBCTE01R54_PBCTE01R54CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R54_PBCTE01R54CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R55_TYPE;
#define SWITCH_PBCTE01R55_PBCTE01R55R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R55_PBCTE01R55R_SHIFT (30UL)
#define SWITCH_PBCTE01R55_PBCTE01R55CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R55_PBCTE01R55CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R56_TYPE;
#define SWITCH_PBCTE01R56_PBCTE01R56R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R56_PBCTE01R56R_SHIFT (30UL)
#define SWITCH_PBCTE01R56_PBCTE01R56CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R56_PBCTE01R56CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R57_TYPE;
#define SWITCH_PBCTE01R57_PBCTE01R57R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R57_PBCTE01R57R_SHIFT (30UL)
#define SWITCH_PBCTE01R57_PBCTE01R57CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R57_PBCTE01R57CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R58_TYPE;
#define SWITCH_PBCTE01R58_PBCTE01R58R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R58_PBCTE01R58R_SHIFT (30UL)
#define SWITCH_PBCTE01R58_PBCTE01R58CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R58_PBCTE01R58CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R59_TYPE;
#define SWITCH_PBCTE01R59_PBCTE01R59R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R59_PBCTE01R59R_SHIFT (30UL)
#define SWITCH_PBCTE01R59_PBCTE01R59CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R59_PBCTE01R59CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R60_TYPE;
#define SWITCH_PBCTE01R60_PBCTE01R60R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R60_PBCTE01R60R_SHIFT (30UL)
#define SWITCH_PBCTE01R60_PBCTE01R60CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R60_PBCTE01R60CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R61_TYPE;
#define SWITCH_PBCTE01R61_PBCTE01R61R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R61_PBCTE01R61R_SHIFT (30UL)
#define SWITCH_PBCTE01R61_PBCTE01R61CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R61_PBCTE01R61CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R62_TYPE;
#define SWITCH_PBCTE01R62_PBCTE01R62R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R62_PBCTE01R62R_SHIFT (30UL)
#define SWITCH_PBCTE01R62_PBCTE01R62CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R62_PBCTE01R62CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PBCTE01R63_TYPE;
#define SWITCH_PBCTE01R63_PBCTE01R63R_MASK (0xc0000000UL)
#define SWITCH_PBCTE01R63_PBCTE01R63R_SHIFT (30UL)
#define SWITCH_PBCTE01R63_PBCTE01R63CTE_MASK (0x3fffffffUL)
#define SWITCH_PBCTE01R63_PBCTE01R63CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R0_TYPE;
#define SWITCH_PC0CTE10R0_PC0CTE10R0R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R0_PC0CTE10R0R_SHIFT (30UL)
#define SWITCH_PC0CTE10R0_PC0CTE10R0CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R0_PC0CTE10R0CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R1_TYPE;
#define SWITCH_PC0CTE10R1_PC0CTE10R1R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R1_PC0CTE10R1R_SHIFT (30UL)
#define SWITCH_PC0CTE10R1_PC0CTE10R1CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R1_PC0CTE10R1CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R2_TYPE;
#define SWITCH_PC0CTE10R2_PC0CTE10R2R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R2_PC0CTE10R2R_SHIFT (30UL)
#define SWITCH_PC0CTE10R2_PC0CTE10R2CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R2_PC0CTE10R2CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R3_TYPE;
#define SWITCH_PC0CTE10R3_PC0CTE10R3R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R3_PC0CTE10R3R_SHIFT (30UL)
#define SWITCH_PC0CTE10R3_PC0CTE10R3CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R3_PC0CTE10R3CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R4_TYPE;
#define SWITCH_PC0CTE10R4_PC0CTE10R4R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R4_PC0CTE10R4R_SHIFT (30UL)
#define SWITCH_PC0CTE10R4_PC0CTE10R4CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R4_PC0CTE10R4CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R5_TYPE;
#define SWITCH_PC0CTE10R5_PC0CTE10R5R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R5_PC0CTE10R5R_SHIFT (30UL)
#define SWITCH_PC0CTE10R5_PC0CTE10R5CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R5_PC0CTE10R5CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R6_TYPE;
#define SWITCH_PC0CTE10R6_PC0CTE10R6R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R6_PC0CTE10R6R_SHIFT (30UL)
#define SWITCH_PC0CTE10R6_PC0CTE10R6CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R6_PC0CTE10R6CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R7_TYPE;
#define SWITCH_PC0CTE10R7_PC0CTE10R7R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R7_PC0CTE10R7R_SHIFT (30UL)
#define SWITCH_PC0CTE10R7_PC0CTE10R7CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R7_PC0CTE10R7CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R8_TYPE;
#define SWITCH_PC0CTE10R8_PC0CTE10R8R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R8_PC0CTE10R8R_SHIFT (30UL)
#define SWITCH_PC0CTE10R8_PC0CTE10R8CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R8_PC0CTE10R8CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R9_TYPE;
#define SWITCH_PC0CTE10R9_PC0CTE10R9R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R9_PC0CTE10R9R_SHIFT (30UL)
#define SWITCH_PC0CTE10R9_PC0CTE10R9CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R9_PC0CTE10R9CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R10_TYPE;
#define SWITCH_PC0CTE10R10_PC0CTE10R10R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R10_PC0CTE10R10R_SHIFT (30UL)
#define SWITCH_PC0CTE10R10_PC0CTE10R10CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R10_PC0CTE10R10CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R11_TYPE;
#define SWITCH_PC0CTE10R11_PC0CTE10R11R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R11_PC0CTE10R11R_SHIFT (30UL)
#define SWITCH_PC0CTE10R11_PC0CTE10R11CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R11_PC0CTE10R11CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R12_TYPE;
#define SWITCH_PC0CTE10R12_PC0CTE10R12R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R12_PC0CTE10R12R_SHIFT (30UL)
#define SWITCH_PC0CTE10R12_PC0CTE10R12CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R12_PC0CTE10R12CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R13_TYPE;
#define SWITCH_PC0CTE10R13_PC0CTE10R13R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R13_PC0CTE10R13R_SHIFT (30UL)
#define SWITCH_PC0CTE10R13_PC0CTE10R13CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R13_PC0CTE10R13CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R14_TYPE;
#define SWITCH_PC0CTE10R14_PC0CTE10R14R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R14_PC0CTE10R14R_SHIFT (30UL)
#define SWITCH_PC0CTE10R14_PC0CTE10R14CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R14_PC0CTE10R14CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R15_TYPE;
#define SWITCH_PC0CTE10R15_PC0CTE10R15R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R15_PC0CTE10R15R_SHIFT (30UL)
#define SWITCH_PC0CTE10R15_PC0CTE10R15CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R15_PC0CTE10R15CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R16_TYPE;
#define SWITCH_PC0CTE10R16_PC0CTE10R16R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R16_PC0CTE10R16R_SHIFT (30UL)
#define SWITCH_PC0CTE10R16_PC0CTE10R16CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R16_PC0CTE10R16CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R17_TYPE;
#define SWITCH_PC0CTE10R17_PC0CTE10R17R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R17_PC0CTE10R17R_SHIFT (30UL)
#define SWITCH_PC0CTE10R17_PC0CTE10R17CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R17_PC0CTE10R17CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R18_TYPE;
#define SWITCH_PC0CTE10R18_PC0CTE10R18R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R18_PC0CTE10R18R_SHIFT (30UL)
#define SWITCH_PC0CTE10R18_PC0CTE10R18CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R18_PC0CTE10R18CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R19_TYPE;
#define SWITCH_PC0CTE10R19_PC0CTE10R19R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R19_PC0CTE10R19R_SHIFT (30UL)
#define SWITCH_PC0CTE10R19_PC0CTE10R19CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R19_PC0CTE10R19CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R20_TYPE;
#define SWITCH_PC0CTE10R20_PC0CTE10R20R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R20_PC0CTE10R20R_SHIFT (30UL)
#define SWITCH_PC0CTE10R20_PC0CTE10R20CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R20_PC0CTE10R20CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R21_TYPE;
#define SWITCH_PC0CTE10R21_PC0CTE10R21R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R21_PC0CTE10R21R_SHIFT (30UL)
#define SWITCH_PC0CTE10R21_PC0CTE10R21CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R21_PC0CTE10R21CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R22_TYPE;
#define SWITCH_PC0CTE10R22_PC0CTE10R22R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R22_PC0CTE10R22R_SHIFT (30UL)
#define SWITCH_PC0CTE10R22_PC0CTE10R22CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R22_PC0CTE10R22CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R23_TYPE;
#define SWITCH_PC0CTE10R23_PC0CTE10R23R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R23_PC0CTE10R23R_SHIFT (30UL)
#define SWITCH_PC0CTE10R23_PC0CTE10R23CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R23_PC0CTE10R23CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R24_TYPE;
#define SWITCH_PC0CTE10R24_PC0CTE10R24R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R24_PC0CTE10R24R_SHIFT (30UL)
#define SWITCH_PC0CTE10R24_PC0CTE10R24CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R24_PC0CTE10R24CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R25_TYPE;
#define SWITCH_PC0CTE10R25_PC0CTE10R25R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R25_PC0CTE10R25R_SHIFT (30UL)
#define SWITCH_PC0CTE10R25_PC0CTE10R25CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R25_PC0CTE10R25CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R26_TYPE;
#define SWITCH_PC0CTE10R26_PC0CTE10R26R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R26_PC0CTE10R26R_SHIFT (30UL)
#define SWITCH_PC0CTE10R26_PC0CTE10R26CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R26_PC0CTE10R26CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R27_TYPE;
#define SWITCH_PC0CTE10R27_PC0CTE10R27R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R27_PC0CTE10R27R_SHIFT (30UL)
#define SWITCH_PC0CTE10R27_PC0CTE10R27CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R27_PC0CTE10R27CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R28_TYPE;
#define SWITCH_PC0CTE10R28_PC0CTE10R28R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R28_PC0CTE10R28R_SHIFT (30UL)
#define SWITCH_PC0CTE10R28_PC0CTE10R28CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R28_PC0CTE10R28CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R29_TYPE;
#define SWITCH_PC0CTE10R29_PC0CTE10R29R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R29_PC0CTE10R29R_SHIFT (30UL)
#define SWITCH_PC0CTE10R29_PC0CTE10R29CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R29_PC0CTE10R29CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R30_TYPE;
#define SWITCH_PC0CTE10R30_PC0CTE10R30R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R30_PC0CTE10R30R_SHIFT (30UL)
#define SWITCH_PC0CTE10R30_PC0CTE10R30CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R30_PC0CTE10R30CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC0CTE10R31_TYPE;
#define SWITCH_PC0CTE10R31_PC0CTE10R31R_MASK (0xc0000000UL)
#define SWITCH_PC0CTE10R31_PC0CTE10R31R_SHIFT (30UL)
#define SWITCH_PC0CTE10R31_PC0CTE10R31CTE_MASK (0x3fffffffUL)
#define SWITCH_PC0CTE10R31_PC0CTE10R31CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R32_TYPE;
#define SWITCH_PC1CTE11R32_PC1CTE11R32R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R32_PC1CTE11R32R_SHIFT (30UL)
#define SWITCH_PC1CTE11R32_PC1CTE11R32CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R32_PC1CTE11R32CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R33_TYPE;
#define SWITCH_PC1CTE11R33_PC1CTE11R33R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R33_PC1CTE11R33R_SHIFT (30UL)
#define SWITCH_PC1CTE11R33_PC1CTE11R33CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R33_PC1CTE11R33CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R34_TYPE;
#define SWITCH_PC1CTE11R34_PC1CTE11R34R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R34_PC1CTE11R34R_SHIFT (30UL)
#define SWITCH_PC1CTE11R34_PC1CTE11R34CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R34_PC1CTE11R34CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R35_TYPE;
#define SWITCH_PC1CTE11R35_PC1CTE11R35R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R35_PC1CTE11R35R_SHIFT (30UL)
#define SWITCH_PC1CTE11R35_PC1CTE11R35CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R35_PC1CTE11R35CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R36_TYPE;
#define SWITCH_PC1CTE11R36_PC1CTE11R36R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R36_PC1CTE11R36R_SHIFT (30UL)
#define SWITCH_PC1CTE11R36_PC1CTE11R36CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R36_PC1CTE11R36CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R37_TYPE;
#define SWITCH_PC1CTE11R37_PC1CTE11R37R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R37_PC1CTE11R37R_SHIFT (30UL)
#define SWITCH_PC1CTE11R37_PC1CTE11R37CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R37_PC1CTE11R37CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R38_TYPE;
#define SWITCH_PC1CTE11R38_PC1CTE11R38R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R38_PC1CTE11R38R_SHIFT (30UL)
#define SWITCH_PC1CTE11R38_PC1CTE11R38CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R38_PC1CTE11R38CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R39_TYPE;
#define SWITCH_PC1CTE11R39_PC1CTE11R39R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R39_PC1CTE11R39R_SHIFT (30UL)
#define SWITCH_PC1CTE11R39_PC1CTE11R39CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R39_PC1CTE11R39CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R40_TYPE;
#define SWITCH_PC1CTE11R40_PC1CTE11R40R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R40_PC1CTE11R40R_SHIFT (30UL)
#define SWITCH_PC1CTE11R40_PC1CTE11R40CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R40_PC1CTE11R40CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R41_TYPE;
#define SWITCH_PC1CTE11R41_PC1CTE11R41R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R41_PC1CTE11R41R_SHIFT (30UL)
#define SWITCH_PC1CTE11R41_PC1CTE11R41CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R41_PC1CTE11R41CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R42_TYPE;
#define SWITCH_PC1CTE11R42_PC1CTE11R42R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R42_PC1CTE11R42R_SHIFT (30UL)
#define SWITCH_PC1CTE11R42_PC1CTE11R42CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R42_PC1CTE11R42CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R43_TYPE;
#define SWITCH_PC1CTE11R43_PC1CTE11R43R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R43_PC1CTE11R43R_SHIFT (30UL)
#define SWITCH_PC1CTE11R43_PC1CTE11R43CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R43_PC1CTE11R43CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R44_TYPE;
#define SWITCH_PC1CTE11R44_PC1CTE11R44R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R44_PC1CTE11R44R_SHIFT (30UL)
#define SWITCH_PC1CTE11R44_PC1CTE11R44CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R44_PC1CTE11R44CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R45_TYPE;
#define SWITCH_PC1CTE11R45_PC1CTE11R45R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R45_PC1CTE11R45R_SHIFT (30UL)
#define SWITCH_PC1CTE11R45_PC1CTE11R45CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R45_PC1CTE11R45CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R46_TYPE;
#define SWITCH_PC1CTE11R46_PC1CTE11R46R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R46_PC1CTE11R46R_SHIFT (30UL)
#define SWITCH_PC1CTE11R46_PC1CTE11R46CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R46_PC1CTE11R46CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R47_TYPE;
#define SWITCH_PC1CTE11R47_PC1CTE11R47R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R47_PC1CTE11R47R_SHIFT (30UL)
#define SWITCH_PC1CTE11R47_PC1CTE11R47CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R47_PC1CTE11R47CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R48_TYPE;
#define SWITCH_PC1CTE11R48_PC1CTE11R48R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R48_PC1CTE11R48R_SHIFT (30UL)
#define SWITCH_PC1CTE11R48_PC1CTE11R48CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R48_PC1CTE11R48CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R49_TYPE;
#define SWITCH_PC1CTE11R49_PC1CTE11R49R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R49_PC1CTE11R49R_SHIFT (30UL)
#define SWITCH_PC1CTE11R49_PC1CTE11R49CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R49_PC1CTE11R49CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R50_TYPE;
#define SWITCH_PC1CTE11R50_PC1CTE11R50R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R50_PC1CTE11R50R_SHIFT (30UL)
#define SWITCH_PC1CTE11R50_PC1CTE11R50CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R50_PC1CTE11R50CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R51_TYPE;
#define SWITCH_PC1CTE11R51_PC1CTE11R51R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R51_PC1CTE11R51R_SHIFT (30UL)
#define SWITCH_PC1CTE11R51_PC1CTE11R51CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R51_PC1CTE11R51CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R52_TYPE;
#define SWITCH_PC1CTE11R52_PC1CTE11R52R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R52_PC1CTE11R52R_SHIFT (30UL)
#define SWITCH_PC1CTE11R52_PC1CTE11R52CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R52_PC1CTE11R52CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R53_TYPE;
#define SWITCH_PC1CTE11R53_PC1CTE11R53R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R53_PC1CTE11R53R_SHIFT (30UL)
#define SWITCH_PC1CTE11R53_PC1CTE11R53CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R53_PC1CTE11R53CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R54_TYPE;
#define SWITCH_PC1CTE11R54_PC1CTE11R54R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R54_PC1CTE11R54R_SHIFT (30UL)
#define SWITCH_PC1CTE11R54_PC1CTE11R54CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R54_PC1CTE11R54CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R55_TYPE;
#define SWITCH_PC1CTE11R55_PC1CTE11R55R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R55_PC1CTE11R55R_SHIFT (30UL)
#define SWITCH_PC1CTE11R55_PC1CTE11R55CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R55_PC1CTE11R55CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R56_TYPE;
#define SWITCH_PC1CTE11R56_PC1CTE11R56R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R56_PC1CTE11R56R_SHIFT (30UL)
#define SWITCH_PC1CTE11R56_PC1CTE11R56CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R56_PC1CTE11R56CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R57_TYPE;
#define SWITCH_PC1CTE11R57_PC1CTE11R57R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R57_PC1CTE11R57R_SHIFT (30UL)
#define SWITCH_PC1CTE11R57_PC1CTE11R57CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R57_PC1CTE11R57CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R58_TYPE;
#define SWITCH_PC1CTE11R58_PC1CTE11R58R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R58_PC1CTE11R58R_SHIFT (30UL)
#define SWITCH_PC1CTE11R58_PC1CTE11R58CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R58_PC1CTE11R58CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R59_TYPE;
#define SWITCH_PC1CTE11R59_PC1CTE11R59R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R59_PC1CTE11R59R_SHIFT (30UL)
#define SWITCH_PC1CTE11R59_PC1CTE11R59CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R59_PC1CTE11R59CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R60_TYPE;
#define SWITCH_PC1CTE11R60_PC1CTE11R60R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R60_PC1CTE11R60R_SHIFT (30UL)
#define SWITCH_PC1CTE11R60_PC1CTE11R60CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R60_PC1CTE11R60CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R61_TYPE;
#define SWITCH_PC1CTE11R61_PC1CTE11R61R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R61_PC1CTE11R61R_SHIFT (30UL)
#define SWITCH_PC1CTE11R61_PC1CTE11R61CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R61_PC1CTE11R61CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R62_TYPE;
#define SWITCH_PC1CTE11R62_PC1CTE11R62R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R62_PC1CTE11R62R_SHIFT (30UL)
#define SWITCH_PC1CTE11R62_PC1CTE11R62CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R62_PC1CTE11R62CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC1CTE11R63_TYPE;
#define SWITCH_PC1CTE11R63_PC1CTE11R63R_MASK (0xc0000000UL)
#define SWITCH_PC1CTE11R63_PC1CTE11R63R_SHIFT (30UL)
#define SWITCH_PC1CTE11R63_PC1CTE11R63CTE_MASK (0x3fffffffUL)
#define SWITCH_PC1CTE11R63_PC1CTE11R63CTE_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R0_TYPE;
#define SWITCH_PC2CLL00R0_PC2CLL00R0TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R0_PC2CLL00R0TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R0_PC2CLL00R0CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R0_PC2CLL00R0CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R1_TYPE;
#define SWITCH_PC2CLL00R1_PC2CLL00R1TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R1_PC2CLL00R1TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R1_PC2CLL00R1CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R1_PC2CLL00R1CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R2_TYPE;
#define SWITCH_PC2CLL00R2_PC2CLL00R2TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R2_PC2CLL00R2TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R2_PC2CLL00R2CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R2_PC2CLL00R2CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R3_TYPE;
#define SWITCH_PC2CLL00R3_PC2CLL00R3TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R3_PC2CLL00R3TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R3_PC2CLL00R3CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R3_PC2CLL00R3CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R4_TYPE;
#define SWITCH_PC2CLL00R4_PC2CLL00R4TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R4_PC2CLL00R4TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R4_PC2CLL00R4CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R4_PC2CLL00R4CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R5_TYPE;
#define SWITCH_PC2CLL00R5_PC2CLL00R5TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R5_PC2CLL00R5TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R5_PC2CLL00R5CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R5_PC2CLL00R5CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R6_TYPE;
#define SWITCH_PC2CLL00R6_PC2CLL00R6TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R6_PC2CLL00R6TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R6_PC2CLL00R6CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R6_PC2CLL00R6CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R7_TYPE;
#define SWITCH_PC2CLL00R7_PC2CLL00R7TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R7_PC2CLL00R7TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R7_PC2CLL00R7CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R7_PC2CLL00R7CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R8_TYPE;
#define SWITCH_PC2CLL00R8_PC2CLL00R8TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R8_PC2CLL00R8TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R8_PC2CLL00R8CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R8_PC2CLL00R8CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R9_TYPE;
#define SWITCH_PC2CLL00R9_PC2CLL00R9TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R9_PC2CLL00R9TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R9_PC2CLL00R9CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R9_PC2CLL00R9CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R10_TYPE;
#define SWITCH_PC2CLL00R10_PC2CLL00R10TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R10_PC2CLL00R10TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R10_PC2CLL00R10CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R10_PC2CLL00R10CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R11_TYPE;
#define SWITCH_PC2CLL00R11_PC2CLL00R11TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R11_PC2CLL00R11TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R11_PC2CLL00R11CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R11_PC2CLL00R11CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R12_TYPE;
#define SWITCH_PC2CLL00R12_PC2CLL00R12TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R12_PC2CLL00R12TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R12_PC2CLL00R12CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R12_PC2CLL00R12CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R13_TYPE;
#define SWITCH_PC2CLL00R13_PC2CLL00R13TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R13_PC2CLL00R13TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R13_PC2CLL00R13CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R13_PC2CLL00R13CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R14_TYPE;
#define SWITCH_PC2CLL00R14_PC2CLL00R14TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R14_PC2CLL00R14TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R14_PC2CLL00R14CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R14_PC2CLL00R14CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R15_TYPE;
#define SWITCH_PC2CLL00R15_PC2CLL00R15TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R15_PC2CLL00R15TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R15_PC2CLL00R15CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R15_PC2CLL00R15CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R16_TYPE;
#define SWITCH_PC2CLL00R16_PC2CLL00R16TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R16_PC2CLL00R16TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R16_PC2CLL00R16CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R16_PC2CLL00R16CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R17_TYPE;
#define SWITCH_PC2CLL00R17_PC2CLL00R17TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R17_PC2CLL00R17TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R17_PC2CLL00R17CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R17_PC2CLL00R17CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R18_TYPE;
#define SWITCH_PC2CLL00R18_PC2CLL00R18TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R18_PC2CLL00R18TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R18_PC2CLL00R18CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R18_PC2CLL00R18CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R19_TYPE;
#define SWITCH_PC2CLL00R19_PC2CLL00R19TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R19_PC2CLL00R19TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R19_PC2CLL00R19CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R19_PC2CLL00R19CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R20_TYPE;
#define SWITCH_PC2CLL00R20_PC2CLL00R20TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R20_PC2CLL00R20TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R20_PC2CLL00R20CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R20_PC2CLL00R20CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R21_TYPE;
#define SWITCH_PC2CLL00R21_PC2CLL00R21TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R21_PC2CLL00R21TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R21_PC2CLL00R21CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R21_PC2CLL00R21CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R22_TYPE;
#define SWITCH_PC2CLL00R22_PC2CLL00R22TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R22_PC2CLL00R22TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R22_PC2CLL00R22CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R22_PC2CLL00R22CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R23_TYPE;
#define SWITCH_PC2CLL00R23_PC2CLL00R23TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R23_PC2CLL00R23TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R23_PC2CLL00R23CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R23_PC2CLL00R23CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R24_TYPE;
#define SWITCH_PC2CLL00R24_PC2CLL00R24TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R24_PC2CLL00R24TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R24_PC2CLL00R24CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R24_PC2CLL00R24CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R25_TYPE;
#define SWITCH_PC2CLL00R25_PC2CLL00R25TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R25_PC2CLL00R25TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R25_PC2CLL00R25CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R25_PC2CLL00R25CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R26_TYPE;
#define SWITCH_PC2CLL00R26_PC2CLL00R26TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R26_PC2CLL00R26TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R26_PC2CLL00R26CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R26_PC2CLL00R26CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R27_TYPE;
#define SWITCH_PC2CLL00R27_PC2CLL00R27TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R27_PC2CLL00R27TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R27_PC2CLL00R27CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R27_PC2CLL00R27CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R28_TYPE;
#define SWITCH_PC2CLL00R28_PC2CLL00R28TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R28_PC2CLL00R28TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R28_PC2CLL00R28CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R28_PC2CLL00R28CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R29_TYPE;
#define SWITCH_PC2CLL00R29_PC2CLL00R29TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R29_PC2CLL00R29TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R29_PC2CLL00R29CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R29_PC2CLL00R29CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R30_TYPE;
#define SWITCH_PC2CLL00R30_PC2CLL00R30TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R30_PC2CLL00R30TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R30_PC2CLL00R30CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R30_PC2CLL00R30CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC2CLL00R31_TYPE;
#define SWITCH_PC2CLL00R31_PC2CLL00R31TG_MASK (0xfffffff0UL)
#define SWITCH_PC2CLL00R31_PC2CLL00R31TG_SHIFT (4UL)
#define SWITCH_PC2CLL00R31_PC2CLL00R31CLL_MASK (0xfUL)
#define SWITCH_PC2CLL00R31_PC2CLL00R31CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R32_TYPE;
#define SWITCH_PC3CLL01R32_PC3CLL01R32TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R32_PC3CLL01R32TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R32_PC3CLL01R32CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R32_PC3CLL01R32CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R33_TYPE;
#define SWITCH_PC3CLL01R33_PC3CLL01R33TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R33_PC3CLL01R33TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R33_PC3CLL01R33CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R33_PC3CLL01R33CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R34_TYPE;
#define SWITCH_PC3CLL01R34_PC3CLL01R34TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R34_PC3CLL01R34TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R34_PC3CLL01R34CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R34_PC3CLL01R34CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R35_TYPE;
#define SWITCH_PC3CLL01R35_PC3CLL01R35TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R35_PC3CLL01R35TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R35_PC3CLL01R35CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R35_PC3CLL01R35CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R36_TYPE;
#define SWITCH_PC3CLL01R36_PC3CLL01R36TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R36_PC3CLL01R36TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R36_PC3CLL01R36CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R36_PC3CLL01R36CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R37_TYPE;
#define SWITCH_PC3CLL01R37_PC3CLL01R37TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R37_PC3CLL01R37TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R37_PC3CLL01R37CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R37_PC3CLL01R37CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R38_TYPE;
#define SWITCH_PC3CLL01R38_PC3CLL01R38TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R38_PC3CLL01R38TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R38_PC3CLL01R38CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R38_PC3CLL01R38CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R39_TYPE;
#define SWITCH_PC3CLL01R39_PC3CLL01R39TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R39_PC3CLL01R39TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R39_PC3CLL01R39CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R39_PC3CLL01R39CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R40_TYPE;
#define SWITCH_PC3CLL01R40_PC3CLL01R40TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R40_PC3CLL01R40TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R40_PC3CLL01R40CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R40_PC3CLL01R40CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R41_TYPE;
#define SWITCH_PC3CLL01R41_PC3CLL01R41TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R41_PC3CLL01R41TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R41_PC3CLL01R41CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R41_PC3CLL01R41CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R42_TYPE;
#define SWITCH_PC3CLL01R42_PC3CLL01R42TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R42_PC3CLL01R42TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R42_PC3CLL01R42CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R42_PC3CLL01R42CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R43_TYPE;
#define SWITCH_PC3CLL01R43_PC3CLL01R43TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R43_PC3CLL01R43TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R43_PC3CLL01R43CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R43_PC3CLL01R43CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R44_TYPE;
#define SWITCH_PC3CLL01R44_PC3CLL01R44TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R44_PC3CLL01R44TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R44_PC3CLL01R44CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R44_PC3CLL01R44CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R45_TYPE;
#define SWITCH_PC3CLL01R45_PC3CLL01R45TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R45_PC3CLL01R45TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R45_PC3CLL01R45CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R45_PC3CLL01R45CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R46_TYPE;
#define SWITCH_PC3CLL01R46_PC3CLL01R46TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R46_PC3CLL01R46TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R46_PC3CLL01R46CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R46_PC3CLL01R46CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R47_TYPE;
#define SWITCH_PC3CLL01R47_PC3CLL01R47TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R47_PC3CLL01R47TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R47_PC3CLL01R47CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R47_PC3CLL01R47CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R48_TYPE;
#define SWITCH_PC3CLL01R48_PC3CLL01R48TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R48_PC3CLL01R48TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R48_PC3CLL01R48CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R48_PC3CLL01R48CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R49_TYPE;
#define SWITCH_PC3CLL01R49_PC3CLL01R49TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R49_PC3CLL01R49TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R49_PC3CLL01R49CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R49_PC3CLL01R49CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R50_TYPE;
#define SWITCH_PC3CLL01R50_PC3CLL01R50TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R50_PC3CLL01R50TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R50_PC3CLL01R50CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R50_PC3CLL01R50CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R51_TYPE;
#define SWITCH_PC3CLL01R51_PC3CLL01R51TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R51_PC3CLL01R51TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R51_PC3CLL01R51CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R51_PC3CLL01R51CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R52_TYPE;
#define SWITCH_PC3CLL01R52_PC3CLL01R52TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R52_PC3CLL01R52TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R52_PC3CLL01R52CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R52_PC3CLL01R52CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R53_TYPE;
#define SWITCH_PC3CLL01R53_PC3CLL01R53TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R53_PC3CLL01R53TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R53_PC3CLL01R53CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R53_PC3CLL01R53CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R54_TYPE;
#define SWITCH_PC3CLL01R54_PC3CLL01R54TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R54_PC3CLL01R54TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R54_PC3CLL01R54CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R54_PC3CLL01R54CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R55_TYPE;
#define SWITCH_PC3CLL01R55_PC3CLL01R55TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R55_PC3CLL01R55TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R55_PC3CLL01R55CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R55_PC3CLL01R55CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R56_TYPE;
#define SWITCH_PC3CLL01R56_PC3CLL01R56TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R56_PC3CLL01R56TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R56_PC3CLL01R56CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R56_PC3CLL01R56CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R57_TYPE;
#define SWITCH_PC3CLL01R57_PC3CLL01R57TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R57_PC3CLL01R57TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R57_PC3CLL01R57CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R57_PC3CLL01R57CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R58_TYPE;
#define SWITCH_PC3CLL01R58_PC3CLL01R58TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R58_PC3CLL01R58TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R58_PC3CLL01R58CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R58_PC3CLL01R58CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R59_TYPE;
#define SWITCH_PC3CLL01R59_PC3CLL01R59TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R59_PC3CLL01R59TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R59_PC3CLL01R59CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R59_PC3CLL01R59CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R60_TYPE;
#define SWITCH_PC3CLL01R60_PC3CLL01R60TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R60_PC3CLL01R60TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R60_PC3CLL01R60CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R60_PC3CLL01R60CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R61_TYPE;
#define SWITCH_PC3CLL01R61_PC3CLL01R61TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R61_PC3CLL01R61TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R61_PC3CLL01R61CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R61_PC3CLL01R61CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R62_TYPE;
#define SWITCH_PC3CLL01R62_PC3CLL01R62TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R62_PC3CLL01R62TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R62_PC3CLL01R62CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R62_PC3CLL01R62CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC3CLL01R63_TYPE;
#define SWITCH_PC3CLL01R63_PC3CLL01R63TG_MASK (0xfffffff0UL)
#define SWITCH_PC3CLL01R63_PC3CLL01R63TG_SHIFT (4UL)
#define SWITCH_PC3CLL01R63_PC3CLL01R63CLL_MASK (0xfUL)
#define SWITCH_PC3CLL01R63_PC3CLL01R63CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R0_TYPE;
#define SWITCH_PC4CLL10R0_PC4CLL10R0TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R0_PC4CLL10R0TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R0_PC4CLL10R0CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R0_PC4CLL10R0CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R1_TYPE;
#define SWITCH_PC4CLL10R1_PC4CLL10R1TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R1_PC4CLL10R1TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R1_PC4CLL10R1CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R1_PC4CLL10R1CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R2_TYPE;
#define SWITCH_PC4CLL10R2_PC4CLL10R2TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R2_PC4CLL10R2TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R2_PC4CLL10R2CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R2_PC4CLL10R2CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R3_TYPE;
#define SWITCH_PC4CLL10R3_PC4CLL10R3TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R3_PC4CLL10R3TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R3_PC4CLL10R3CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R3_PC4CLL10R3CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R4_TYPE;
#define SWITCH_PC4CLL10R4_PC4CLL10R4TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R4_PC4CLL10R4TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R4_PC4CLL10R4CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R4_PC4CLL10R4CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R5_TYPE;
#define SWITCH_PC4CLL10R5_PC4CLL10R5TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R5_PC4CLL10R5TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R5_PC4CLL10R5CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R5_PC4CLL10R5CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R6_TYPE;
#define SWITCH_PC4CLL10R6_PC4CLL10R6TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R6_PC4CLL10R6TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R6_PC4CLL10R6CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R6_PC4CLL10R6CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R7_TYPE;
#define SWITCH_PC4CLL10R7_PC4CLL10R7TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R7_PC4CLL10R7TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R7_PC4CLL10R7CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R7_PC4CLL10R7CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R8_TYPE;
#define SWITCH_PC4CLL10R8_PC4CLL10R8TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R8_PC4CLL10R8TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R8_PC4CLL10R8CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R8_PC4CLL10R8CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R9_TYPE;
#define SWITCH_PC4CLL10R9_PC4CLL10R9TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R9_PC4CLL10R9TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R9_PC4CLL10R9CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R9_PC4CLL10R9CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R10_TYPE;
#define SWITCH_PC4CLL10R10_PC4CLL10R10TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R10_PC4CLL10R10TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R10_PC4CLL10R10CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R10_PC4CLL10R10CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R11_TYPE;
#define SWITCH_PC4CLL10R11_PC4CLL10R11TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R11_PC4CLL10R11TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R11_PC4CLL10R11CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R11_PC4CLL10R11CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R12_TYPE;
#define SWITCH_PC4CLL10R12_PC4CLL10R12TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R12_PC4CLL10R12TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R12_PC4CLL10R12CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R12_PC4CLL10R12CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R13_TYPE;
#define SWITCH_PC4CLL10R13_PC4CLL10R13TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R13_PC4CLL10R13TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R13_PC4CLL10R13CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R13_PC4CLL10R13CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R14_TYPE;
#define SWITCH_PC4CLL10R14_PC4CLL10R14TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R14_PC4CLL10R14TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R14_PC4CLL10R14CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R14_PC4CLL10R14CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R15_TYPE;
#define SWITCH_PC4CLL10R15_PC4CLL10R15TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R15_PC4CLL10R15TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R15_PC4CLL10R15CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R15_PC4CLL10R15CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R16_TYPE;
#define SWITCH_PC4CLL10R16_PC4CLL10R16TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R16_PC4CLL10R16TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R16_PC4CLL10R16CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R16_PC4CLL10R16CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R17_TYPE;
#define SWITCH_PC4CLL10R17_PC4CLL10R17TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R17_PC4CLL10R17TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R17_PC4CLL10R17CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R17_PC4CLL10R17CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R18_TYPE;
#define SWITCH_PC4CLL10R18_PC4CLL10R18TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R18_PC4CLL10R18TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R18_PC4CLL10R18CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R18_PC4CLL10R18CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R19_TYPE;
#define SWITCH_PC4CLL10R19_PC4CLL10R19TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R19_PC4CLL10R19TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R19_PC4CLL10R19CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R19_PC4CLL10R19CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R20_TYPE;
#define SWITCH_PC4CLL10R20_PC4CLL10R20TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R20_PC4CLL10R20TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R20_PC4CLL10R20CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R20_PC4CLL10R20CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R21_TYPE;
#define SWITCH_PC4CLL10R21_PC4CLL10R21TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R21_PC4CLL10R21TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R21_PC4CLL10R21CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R21_PC4CLL10R21CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R22_TYPE;
#define SWITCH_PC4CLL10R22_PC4CLL10R22TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R22_PC4CLL10R22TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R22_PC4CLL10R22CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R22_PC4CLL10R22CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R23_TYPE;
#define SWITCH_PC4CLL10R23_PC4CLL10R23TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R23_PC4CLL10R23TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R23_PC4CLL10R23CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R23_PC4CLL10R23CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R24_TYPE;
#define SWITCH_PC4CLL10R24_PC4CLL10R24TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R24_PC4CLL10R24TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R24_PC4CLL10R24CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R24_PC4CLL10R24CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R25_TYPE;
#define SWITCH_PC4CLL10R25_PC4CLL10R25TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R25_PC4CLL10R25TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R25_PC4CLL10R25CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R25_PC4CLL10R25CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R26_TYPE;
#define SWITCH_PC4CLL10R26_PC4CLL10R26TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R26_PC4CLL10R26TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R26_PC4CLL10R26CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R26_PC4CLL10R26CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R27_TYPE;
#define SWITCH_PC4CLL10R27_PC4CLL10R27TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R27_PC4CLL10R27TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R27_PC4CLL10R27CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R27_PC4CLL10R27CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R28_TYPE;
#define SWITCH_PC4CLL10R28_PC4CLL10R28TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R28_PC4CLL10R28TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R28_PC4CLL10R28CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R28_PC4CLL10R28CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R29_TYPE;
#define SWITCH_PC4CLL10R29_PC4CLL10R29TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R29_PC4CLL10R29TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R29_PC4CLL10R29CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R29_PC4CLL10R29CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R30_TYPE;
#define SWITCH_PC4CLL10R30_PC4CLL10R30TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R30_PC4CLL10R30TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R30_PC4CLL10R30CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R30_PC4CLL10R30CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC4CLL10R31_TYPE;
#define SWITCH_PC4CLL10R31_PC4CLL10R31TG_MASK (0xfffffff0UL)
#define SWITCH_PC4CLL10R31_PC4CLL10R31TG_SHIFT (4UL)
#define SWITCH_PC4CLL10R31_PC4CLL10R31CLL_MASK (0xfUL)
#define SWITCH_PC4CLL10R31_PC4CLL10R31CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R32_TYPE;
#define SWITCH_PC5CLL11R32_PC5CLL11R32TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R32_PC5CLL11R32TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R32_PC5CLL11R32CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R32_PC5CLL11R32CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R33_TYPE;
#define SWITCH_PC5CLL11R33_PC5CLL11R33TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R33_PC5CLL11R33TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R33_PC5CLL11R33CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R33_PC5CLL11R33CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R34_TYPE;
#define SWITCH_PC5CLL11R34_PC5CLL11R34TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R34_PC5CLL11R34TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R34_PC5CLL11R34CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R34_PC5CLL11R34CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R35_TYPE;
#define SWITCH_PC5CLL11R35_PC5CLL11R35TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R35_PC5CLL11R35TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R35_PC5CLL11R35CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R35_PC5CLL11R35CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R36_TYPE;
#define SWITCH_PC5CLL11R36_PC5CLL11R36TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R36_PC5CLL11R36TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R36_PC5CLL11R36CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R36_PC5CLL11R36CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R37_TYPE;
#define SWITCH_PC5CLL11R37_PC5CLL11R37TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R37_PC5CLL11R37TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R37_PC5CLL11R37CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R37_PC5CLL11R37CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R38_TYPE;
#define SWITCH_PC5CLL11R38_PC5CLL11R38TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R38_PC5CLL11R38TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R38_PC5CLL11R38CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R38_PC5CLL11R38CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R39_TYPE;
#define SWITCH_PC5CLL11R39_PC5CLL11R39TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R39_PC5CLL11R39TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R39_PC5CLL11R39CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R39_PC5CLL11R39CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R40_TYPE;
#define SWITCH_PC5CLL11R40_PC5CLL11R40TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R40_PC5CLL11R40TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R40_PC5CLL11R40CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R40_PC5CLL11R40CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R41_TYPE;
#define SWITCH_PC5CLL11R41_PC5CLL11R41TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R41_PC5CLL11R41TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R41_PC5CLL11R41CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R41_PC5CLL11R41CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R42_TYPE;
#define SWITCH_PC5CLL11R42_PC5CLL11R42TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R42_PC5CLL11R42TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R42_PC5CLL11R42CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R42_PC5CLL11R42CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R43_TYPE;
#define SWITCH_PC5CLL11R43_PC5CLL11R43TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R43_PC5CLL11R43TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R43_PC5CLL11R43CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R43_PC5CLL11R43CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R44_TYPE;
#define SWITCH_PC5CLL11R44_PC5CLL11R44TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R44_PC5CLL11R44TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R44_PC5CLL11R44CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R44_PC5CLL11R44CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R45_TYPE;
#define SWITCH_PC5CLL11R45_PC5CLL11R45TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R45_PC5CLL11R45TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R45_PC5CLL11R45CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R45_PC5CLL11R45CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R46_TYPE;
#define SWITCH_PC5CLL11R46_PC5CLL11R46TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R46_PC5CLL11R46TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R46_PC5CLL11R46CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R46_PC5CLL11R46CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R47_TYPE;
#define SWITCH_PC5CLL11R47_PC5CLL11R47TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R47_PC5CLL11R47TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R47_PC5CLL11R47CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R47_PC5CLL11R47CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R48_TYPE;
#define SWITCH_PC5CLL11R48_PC5CLL11R48TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R48_PC5CLL11R48TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R48_PC5CLL11R48CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R48_PC5CLL11R48CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R49_TYPE;
#define SWITCH_PC5CLL11R49_PC5CLL11R49TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R49_PC5CLL11R49TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R49_PC5CLL11R49CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R49_PC5CLL11R49CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R50_TYPE;
#define SWITCH_PC5CLL11R50_PC5CLL11R50TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R50_PC5CLL11R50TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R50_PC5CLL11R50CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R50_PC5CLL11R50CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R51_TYPE;
#define SWITCH_PC5CLL11R51_PC5CLL11R51TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R51_PC5CLL11R51TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R51_PC5CLL11R51CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R51_PC5CLL11R51CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R52_TYPE;
#define SWITCH_PC5CLL11R52_PC5CLL11R52TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R52_PC5CLL11R52TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R52_PC5CLL11R52CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R52_PC5CLL11R52CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R53_TYPE;
#define SWITCH_PC5CLL11R53_PC5CLL11R53TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R53_PC5CLL11R53TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R53_PC5CLL11R53CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R53_PC5CLL11R53CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R54_TYPE;
#define SWITCH_PC5CLL11R54_PC5CLL11R54TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R54_PC5CLL11R54TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R54_PC5CLL11R54CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R54_PC5CLL11R54CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R55_TYPE;
#define SWITCH_PC5CLL11R55_PC5CLL11R55TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R55_PC5CLL11R55TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R55_PC5CLL11R55CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R55_PC5CLL11R55CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R56_TYPE;
#define SWITCH_PC5CLL11R56_PC5CLL11R56TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R56_PC5CLL11R56TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R56_PC5CLL11R56CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R56_PC5CLL11R56CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R57_TYPE;
#define SWITCH_PC5CLL11R57_PC5CLL11R57TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R57_PC5CLL11R57TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R57_PC5CLL11R57CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R57_PC5CLL11R57CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R58_TYPE;
#define SWITCH_PC5CLL11R58_PC5CLL11R58TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R58_PC5CLL11R58TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R58_PC5CLL11R58CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R58_PC5CLL11R58CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R59_TYPE;
#define SWITCH_PC5CLL11R59_PC5CLL11R59TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R59_PC5CLL11R59TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R59_PC5CLL11R59CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R59_PC5CLL11R59CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R60_TYPE;
#define SWITCH_PC5CLL11R60_PC5CLL11R60TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R60_PC5CLL11R60TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R60_PC5CLL11R60CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R60_PC5CLL11R60CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R61_TYPE;
#define SWITCH_PC5CLL11R61_PC5CLL11R61TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R61_PC5CLL11R61TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R61_PC5CLL11R61CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R61_PC5CLL11R61CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R62_TYPE;
#define SWITCH_PC5CLL11R62_PC5CLL11R62TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R62_PC5CLL11R62TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R62_PC5CLL11R62CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R62_PC5CLL11R62CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC5CLL11R63_TYPE;
#define SWITCH_PC5CLL11R63_PC5CLL11R63TG_MASK (0xfffffff0UL)
#define SWITCH_PC5CLL11R63_PC5CLL11R63TG_SHIFT (4UL)
#define SWITCH_PC5CLL11R63_PC5CLL11R63CLL_MASK (0xfUL)
#define SWITCH_PC5CLL11R63_PC5CLL11R63CLL_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R0_TYPE;
#define SWITCH_PC6C00R0_PAGE_C6_CONFIG_0_0_REG0_ACTIVE_SET_STATUS_MASK (0x80000000UL)
#define SWITCH_PC6C00R0_PAGE_C6_CONFIG_0_0_REG0_ACTIVE_SET_STATUS_SHIFT (31UL)
#define SWITCH_PC6C00R0_PC6C00R0CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R0_PC6C00R0CPS_SHIFT (30UL)
#define SWITCH_PC6C00R0_PC6C00R0G_MASK (0x20000000UL)
#define SWITCH_PC6C00R0_PC6C00R0G_SHIFT (29UL)
#define SWITCH_PC6C00R0_PC6C00R0G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R0_PC6C00R0G1_SHIFT (28UL)
#define SWITCH_PC6C00R0_PAGE_C6_CONFIG_0_0_REG0_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R0_PAGE_C6_CONFIG_0_0_REG0_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R0_PC6C00R0G2_MASK (0x40UL)
#define SWITCH_PC6C00R0_PC6C00R0G2_SHIFT (6UL)
#define SWITCH_PC6C00R0_PC6C00R0G3_MASK (0x20UL)
#define SWITCH_PC6C00R0_PC6C00R0G3_SHIFT (5UL)
#define SWITCH_PC6C00R0_PC6C00R0G4_MASK (0x10UL)
#define SWITCH_PC6C00R0_PC6C00R0G4_SHIFT (4UL)
#define SWITCH_PC6C00R0_PC6C00R0G5_MASK (0x8UL)
#define SWITCH_PC6C00R0_PC6C00R0G5_SHIFT (3UL)
#define SWITCH_PC6C00R0_PAGE_C6_CONFIG_0_0_REG0_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R0_PAGE_C6_CONFIG_0_0_REG0_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R0_PAGE_C6_CONFIG_0_0_REG0_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R0_PAGE_C6_CONFIG_0_0_REG0_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R0_PAGE_C6_CONFIG_0_0_REG0_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R0_PAGE_C6_CONFIG_0_0_REG0_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R1_TYPE;
#define SWITCH_PC6C00R1_PAGE_C6_CONFIG_0_0_REG1_ACTIVE_SET_STATUS_MASK (0x80000000UL)
#define SWITCH_PC6C00R1_PAGE_C6_CONFIG_0_0_REG1_ACTIVE_SET_STATUS_SHIFT (31UL)
#define SWITCH_PC6C00R1_PC6C00R1CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R1_PC6C00R1CPS_SHIFT (30UL)
#define SWITCH_PC6C00R1_PC6C00R1G_MASK (0x20000000UL)
#define SWITCH_PC6C00R1_PC6C00R1G_SHIFT (29UL)
#define SWITCH_PC6C00R1_PC6C00R1G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R1_PC6C00R1G1_SHIFT (28UL)
#define SWITCH_PC6C00R1_PAGE_C6_CONFIG_0_0_REG1_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R1_PAGE_C6_CONFIG_0_0_REG1_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R1_PC6C00R1G2_MASK (0x40UL)
#define SWITCH_PC6C00R1_PC6C00R1G2_SHIFT (6UL)
#define SWITCH_PC6C00R1_PC6C00R1G3_MASK (0x20UL)
#define SWITCH_PC6C00R1_PC6C00R1G3_SHIFT (5UL)
#define SWITCH_PC6C00R1_PC6C00R1G4_MASK (0x10UL)
#define SWITCH_PC6C00R1_PC6C00R1G4_SHIFT (4UL)
#define SWITCH_PC6C00R1_PC6C00R1G5_MASK (0x8UL)
#define SWITCH_PC6C00R1_PC6C00R1G5_SHIFT (3UL)
#define SWITCH_PC6C00R1_PAGE_C6_CONFIG_0_0_REG1_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R1_PAGE_C6_CONFIG_0_0_REG1_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R1_PAGE_C6_CONFIG_0_0_REG1_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R1_PAGE_C6_CONFIG_0_0_REG1_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R1_PAGE_C6_CONFIG_0_0_REG1_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R1_PAGE_C6_CONFIG_0_0_REG1_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R2_TYPE;
#define SWITCH_PC6C00R2_PAGE_C6_CONFIG_0_0_REG2_ACTIVE_SET_STATUS_MASK (0x80000000UL)
#define SWITCH_PC6C00R2_PAGE_C6_CONFIG_0_0_REG2_ACTIVE_SET_STATUS_SHIFT (31UL)
#define SWITCH_PC6C00R2_PC6C00R2CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R2_PC6C00R2CPS_SHIFT (30UL)
#define SWITCH_PC6C00R2_PC6C00R2G_MASK (0x20000000UL)
#define SWITCH_PC6C00R2_PC6C00R2G_SHIFT (29UL)
#define SWITCH_PC6C00R2_PC6C00R2G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R2_PC6C00R2G1_SHIFT (28UL)
#define SWITCH_PC6C00R2_PAGE_C6_CONFIG_0_0_REG2_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R2_PAGE_C6_CONFIG_0_0_REG2_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R2_PC6C00R2G2_MASK (0x40UL)
#define SWITCH_PC6C00R2_PC6C00R2G2_SHIFT (6UL)
#define SWITCH_PC6C00R2_PC6C00R2G3_MASK (0x20UL)
#define SWITCH_PC6C00R2_PC6C00R2G3_SHIFT (5UL)
#define SWITCH_PC6C00R2_PC6C00R2G4_MASK (0x10UL)
#define SWITCH_PC6C00R2_PC6C00R2G4_SHIFT (4UL)
#define SWITCH_PC6C00R2_PC6C00R2G5_MASK (0x8UL)
#define SWITCH_PC6C00R2_PC6C00R2G5_SHIFT (3UL)
#define SWITCH_PC6C00R2_PAGE_C6_CONFIG_0_0_REG2_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R2_PAGE_C6_CONFIG_0_0_REG2_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R2_PAGE_C6_CONFIG_0_0_REG2_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R2_PAGE_C6_CONFIG_0_0_REG2_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R2_PAGE_C6_CONFIG_0_0_REG2_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R2_PAGE_C6_CONFIG_0_0_REG2_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R3_TYPE;
#define SWITCH_PC6C00R3_PAGE_C6_CONFIG_0_0_REG3_ACTIVE_SET_STATUS_MASK (0x80000000UL)
#define SWITCH_PC6C00R3_PAGE_C6_CONFIG_0_0_REG3_ACTIVE_SET_STATUS_SHIFT (31UL)
#define SWITCH_PC6C00R3_PC6C00R3CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R3_PC6C00R3CPS_SHIFT (30UL)
#define SWITCH_PC6C00R3_PC6C00R3G_MASK (0x20000000UL)
#define SWITCH_PC6C00R3_PC6C00R3G_SHIFT (29UL)
#define SWITCH_PC6C00R3_PC6C00R3G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R3_PC6C00R3G1_SHIFT (28UL)
#define SWITCH_PC6C00R3_PAGE_C6_CONFIG_0_0_REG3_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R3_PAGE_C6_CONFIG_0_0_REG3_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R3_PC6C00R3G2_MASK (0x40UL)
#define SWITCH_PC6C00R3_PC6C00R3G2_SHIFT (6UL)
#define SWITCH_PC6C00R3_PC6C00R3G3_MASK (0x20UL)
#define SWITCH_PC6C00R3_PC6C00R3G3_SHIFT (5UL)
#define SWITCH_PC6C00R3_PC6C00R3G4_MASK (0x10UL)
#define SWITCH_PC6C00R3_PC6C00R3G4_SHIFT (4UL)
#define SWITCH_PC6C00R3_PC6C00R3G5_MASK (0x8UL)
#define SWITCH_PC6C00R3_PC6C00R3G5_SHIFT (3UL)
#define SWITCH_PC6C00R3_PAGE_C6_CONFIG_0_0_REG3_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R3_PAGE_C6_CONFIG_0_0_REG3_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R3_PAGE_C6_CONFIG_0_0_REG3_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R3_PAGE_C6_CONFIG_0_0_REG3_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R3_PAGE_C6_CONFIG_0_0_REG3_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R3_PAGE_C6_CONFIG_0_0_REG3_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R4_TYPE;
#define SWITCH_PC6C00R4_PAGE_C6_CONFIG_0_0_REG4_ACTIVE_SET_STATUS_MASK (0x80000000UL)
#define SWITCH_PC6C00R4_PAGE_C6_CONFIG_0_0_REG4_ACTIVE_SET_STATUS_SHIFT (31UL)
#define SWITCH_PC6C00R4_PC6C00R4CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R4_PC6C00R4CPS_SHIFT (30UL)
#define SWITCH_PC6C00R4_PC6C00R4G_MASK (0x20000000UL)
#define SWITCH_PC6C00R4_PC6C00R4G_SHIFT (29UL)
#define SWITCH_PC6C00R4_PC6C00R4G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R4_PC6C00R4G1_SHIFT (28UL)
#define SWITCH_PC6C00R4_PAGE_C6_CONFIG_0_0_REG4_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R4_PAGE_C6_CONFIG_0_0_REG4_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R4_PC6C00R4G2_MASK (0x40UL)
#define SWITCH_PC6C00R4_PC6C00R4G2_SHIFT (6UL)
#define SWITCH_PC6C00R4_PC6C00R4G3_MASK (0x20UL)
#define SWITCH_PC6C00R4_PC6C00R4G3_SHIFT (5UL)
#define SWITCH_PC6C00R4_PC6C00R4G4_MASK (0x10UL)
#define SWITCH_PC6C00R4_PC6C00R4G4_SHIFT (4UL)
#define SWITCH_PC6C00R4_PC6C00R4G5_MASK (0x8UL)
#define SWITCH_PC6C00R4_PC6C00R4G5_SHIFT (3UL)
#define SWITCH_PC6C00R4_PAGE_C6_CONFIG_0_0_REG4_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R4_PAGE_C6_CONFIG_0_0_REG4_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R4_PAGE_C6_CONFIG_0_0_REG4_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R4_PAGE_C6_CONFIG_0_0_REG4_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R4_PAGE_C6_CONFIG_0_0_REG4_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R4_PAGE_C6_CONFIG_0_0_REG4_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R5_TYPE;
#define SWITCH_PC6C00R5_PAGE_C6_CONFIG_0_0_REG5_ACTIVE_SET_STATUS_MASK (0x80000000UL)
#define SWITCH_PC6C00R5_PAGE_C6_CONFIG_0_0_REG5_ACTIVE_SET_STATUS_SHIFT (31UL)
#define SWITCH_PC6C00R5_PC6C00R5CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R5_PC6C00R5CPS_SHIFT (30UL)
#define SWITCH_PC6C00R5_PC6C00R5G_MASK (0x20000000UL)
#define SWITCH_PC6C00R5_PC6C00R5G_SHIFT (29UL)
#define SWITCH_PC6C00R5_PC6C00R5G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R5_PC6C00R5G1_SHIFT (28UL)
#define SWITCH_PC6C00R5_PAGE_C6_CONFIG_0_0_REG5_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R5_PAGE_C6_CONFIG_0_0_REG5_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R5_PC6C00R5G2_MASK (0x40UL)
#define SWITCH_PC6C00R5_PC6C00R5G2_SHIFT (6UL)
#define SWITCH_PC6C00R5_PC6C00R5G3_MASK (0x20UL)
#define SWITCH_PC6C00R5_PC6C00R5G3_SHIFT (5UL)
#define SWITCH_PC6C00R5_PC6C00R5G4_MASK (0x10UL)
#define SWITCH_PC6C00R5_PC6C00R5G4_SHIFT (4UL)
#define SWITCH_PC6C00R5_PC6C00R5G5_MASK (0x8UL)
#define SWITCH_PC6C00R5_PC6C00R5G5_SHIFT (3UL)
#define SWITCH_PC6C00R5_PAGE_C6_CONFIG_0_0_REG5_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R5_PAGE_C6_CONFIG_0_0_REG5_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R5_PAGE_C6_CONFIG_0_0_REG5_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R5_PAGE_C6_CONFIG_0_0_REG5_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R5_PAGE_C6_CONFIG_0_0_REG5_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R5_PAGE_C6_CONFIG_0_0_REG5_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R6_TYPE;
#define SWITCH_PC6C00R6_PAGE_C6_CONFIG_0_0_REG6_ACTIVE_SET_STATUS_MASK (0x80000000UL)
#define SWITCH_PC6C00R6_PAGE_C6_CONFIG_0_0_REG6_ACTIVE_SET_STATUS_SHIFT (31UL)
#define SWITCH_PC6C00R6_PC6C00R6CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R6_PC6C00R6CPS_SHIFT (30UL)
#define SWITCH_PC6C00R6_PC6C00R6G_MASK (0x20000000UL)
#define SWITCH_PC6C00R6_PC6C00R6G_SHIFT (29UL)
#define SWITCH_PC6C00R6_PC6C00R6G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R6_PC6C00R6G1_SHIFT (28UL)
#define SWITCH_PC6C00R6_PAGE_C6_CONFIG_0_0_REG6_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R6_PAGE_C6_CONFIG_0_0_REG6_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R6_PC6C00R6G2_MASK (0x40UL)
#define SWITCH_PC6C00R6_PC6C00R6G2_SHIFT (6UL)
#define SWITCH_PC6C00R6_PC6C00R6G3_MASK (0x20UL)
#define SWITCH_PC6C00R6_PC6C00R6G3_SHIFT (5UL)
#define SWITCH_PC6C00R6_PC6C00R6G4_MASK (0x10UL)
#define SWITCH_PC6C00R6_PC6C00R6G4_SHIFT (4UL)
#define SWITCH_PC6C00R6_PC6C00R6G5_MASK (0x8UL)
#define SWITCH_PC6C00R6_PC6C00R6G5_SHIFT (3UL)
#define SWITCH_PC6C00R6_PAGE_C6_CONFIG_0_0_REG6_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R6_PAGE_C6_CONFIG_0_0_REG6_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R6_PAGE_C6_CONFIG_0_0_REG6_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R6_PAGE_C6_CONFIG_0_0_REG6_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R6_PAGE_C6_CONFIG_0_0_REG6_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R6_PAGE_C6_CONFIG_0_0_REG6_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R7_TYPE;
#define SWITCH_PC6C00R7_PAGE_C6_CONFIG_0_0_REG7_ACTIVE_SET_STATUS_MASK (0x80000000UL)
#define SWITCH_PC6C00R7_PAGE_C6_CONFIG_0_0_REG7_ACTIVE_SET_STATUS_SHIFT (31UL)
#define SWITCH_PC6C00R7_PC6C00R7CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R7_PC6C00R7CPS_SHIFT (30UL)
#define SWITCH_PC6C00R7_PC6C00R7G_MASK (0x20000000UL)
#define SWITCH_PC6C00R7_PC6C00R7G_SHIFT (29UL)
#define SWITCH_PC6C00R7_PC6C00R7G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R7_PC6C00R7G1_SHIFT (28UL)
#define SWITCH_PC6C00R7_PAGE_C6_CONFIG_0_0_REG7_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R7_PAGE_C6_CONFIG_0_0_REG7_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R7_PC6C00R7G2_MASK (0x40UL)
#define SWITCH_PC6C00R7_PC6C00R7G2_SHIFT (6UL)
#define SWITCH_PC6C00R7_PC6C00R7G3_MASK (0x20UL)
#define SWITCH_PC6C00R7_PC6C00R7G3_SHIFT (5UL)
#define SWITCH_PC6C00R7_PC6C00R7G4_MASK (0x10UL)
#define SWITCH_PC6C00R7_PC6C00R7G4_SHIFT (4UL)
#define SWITCH_PC6C00R7_PC6C00R7G5_MASK (0x8UL)
#define SWITCH_PC6C00R7_PC6C00R7G5_SHIFT (3UL)
#define SWITCH_PC6C00R7_PAGE_C6_CONFIG_0_0_REG7_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R7_PAGE_C6_CONFIG_0_0_REG7_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R7_PAGE_C6_CONFIG_0_0_REG7_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R7_PAGE_C6_CONFIG_0_0_REG7_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R7_PAGE_C6_CONFIG_0_0_REG7_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R7_PAGE_C6_CONFIG_0_0_REG7_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R8_TYPE;
#define SWITCH_PC6C00R8_PAGE_C6_CONFIG_0_0_REG8_ACTIVE_SET_STATUS_MASK (0x80000000UL)
#define SWITCH_PC6C00R8_PAGE_C6_CONFIG_0_0_REG8_ACTIVE_SET_STATUS_SHIFT (31UL)
#define SWITCH_PC6C00R8_PC6C00R8CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R8_PC6C00R8CPS_SHIFT (30UL)
#define SWITCH_PC6C00R8_PC6C00R8G_MASK (0x20000000UL)
#define SWITCH_PC6C00R8_PC6C00R8G_SHIFT (29UL)
#define SWITCH_PC6C00R8_PC6C00R8G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R8_PC6C00R8G1_SHIFT (28UL)
#define SWITCH_PC6C00R8_PAGE_C6_CONFIG_0_0_REG8_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R8_PAGE_C6_CONFIG_0_0_REG8_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R8_PC6C00R8G2_MASK (0x40UL)
#define SWITCH_PC6C00R8_PC6C00R8G2_SHIFT (6UL)
#define SWITCH_PC6C00R8_PC6C00R8G3_MASK (0x20UL)
#define SWITCH_PC6C00R8_PC6C00R8G3_SHIFT (5UL)
#define SWITCH_PC6C00R8_PC6C00R8G4_MASK (0x10UL)
#define SWITCH_PC6C00R8_PC6C00R8G4_SHIFT (4UL)
#define SWITCH_PC6C00R8_PC6C00R8G5_MASK (0x8UL)
#define SWITCH_PC6C00R8_PC6C00R8G5_SHIFT (3UL)
#define SWITCH_PC6C00R8_PAGE_C6_CONFIG_0_0_REG8_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R8_PAGE_C6_CONFIG_0_0_REG8_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R8_PAGE_C6_CONFIG_0_0_REG8_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R8_PAGE_C6_CONFIG_0_0_REG8_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R8_PAGE_C6_CONFIG_0_0_REG8_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R8_PAGE_C6_CONFIG_0_0_REG8_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R9_TYPE;
#define SWITCH_PC6C00R9_PAGE_C6_CONFIG_0_0_REG9_ACTIVE_SET_STATUS_MASK (0x80000000UL)
#define SWITCH_PC6C00R9_PAGE_C6_CONFIG_0_0_REG9_ACTIVE_SET_STATUS_SHIFT (31UL)
#define SWITCH_PC6C00R9_PC6C00R9CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R9_PC6C00R9CPS_SHIFT (30UL)
#define SWITCH_PC6C00R9_PC6C00R9G_MASK (0x20000000UL)
#define SWITCH_PC6C00R9_PC6C00R9G_SHIFT (29UL)
#define SWITCH_PC6C00R9_PC6C00R9G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R9_PC6C00R9G1_SHIFT (28UL)
#define SWITCH_PC6C00R9_PAGE_C6_CONFIG_0_0_REG9_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R9_PAGE_C6_CONFIG_0_0_REG9_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R9_PC6C00R9G2_MASK (0x40UL)
#define SWITCH_PC6C00R9_PC6C00R9G2_SHIFT (6UL)
#define SWITCH_PC6C00R9_PC6C00R9G3_MASK (0x20UL)
#define SWITCH_PC6C00R9_PC6C00R9G3_SHIFT (5UL)
#define SWITCH_PC6C00R9_PC6C00R9G4_MASK (0x10UL)
#define SWITCH_PC6C00R9_PC6C00R9G4_SHIFT (4UL)
#define SWITCH_PC6C00R9_PC6C00R9G5_MASK (0x8UL)
#define SWITCH_PC6C00R9_PC6C00R9G5_SHIFT (3UL)
#define SWITCH_PC6C00R9_PAGE_C6_CONFIG_0_0_REG9_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R9_PAGE_C6_CONFIG_0_0_REG9_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R9_PAGE_C6_CONFIG_0_0_REG9_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R9_PAGE_C6_CONFIG_0_0_REG9_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R9_PAGE_C6_CONFIG_0_0_REG9_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R9_PAGE_C6_CONFIG_0_0_REG9_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R10_TYPE;
#define SWITCH_PC6C00R10_PC6C00R10ASS_MASK (0x80000000UL)
#define SWITCH_PC6C00R10_PC6C00R10ASS_SHIFT (31UL)
#define SWITCH_PC6C00R10_PC6C00R10CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R10_PC6C00R10CPS_SHIFT (30UL)
#define SWITCH_PC6C00R10_PC6C00R10G_MASK (0x20000000UL)
#define SWITCH_PC6C00R10_PC6C00R10G_SHIFT (29UL)
#define SWITCH_PC6C00R10_PC6C00R10G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R10_PC6C00R10G1_SHIFT (28UL)
#define SWITCH_PC6C00R10_PAGE_C6_CONFIG_0_0_REG10_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R10_PAGE_C6_CONFIG_0_0_REG10_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R10_PC6C00R10G2_MASK (0x40UL)
#define SWITCH_PC6C00R10_PC6C00R10G2_SHIFT (6UL)
#define SWITCH_PC6C00R10_PC6C00R10G3_MASK (0x20UL)
#define SWITCH_PC6C00R10_PC6C00R10G3_SHIFT (5UL)
#define SWITCH_PC6C00R10_PC6C00R10G4_MASK (0x10UL)
#define SWITCH_PC6C00R10_PC6C00R10G4_SHIFT (4UL)
#define SWITCH_PC6C00R10_PC6C00R10G5_MASK (0x8UL)
#define SWITCH_PC6C00R10_PC6C00R10G5_SHIFT (3UL)
#define SWITCH_PC6C00R10_PAGE_C6_CONFIG_0_0_REG10_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R10_PAGE_C6_CONFIG_0_0_REG10_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R10_PAGE_C6_CONFIG_0_0_REG10_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R10_PAGE_C6_CONFIG_0_0_REG10_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R10_PAGE_C6_CONFIG_0_0_REG10_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R10_PAGE_C6_CONFIG_0_0_REG10_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R11_TYPE;
#define SWITCH_PC6C00R11_PC6C00R11ASS_MASK (0x80000000UL)
#define SWITCH_PC6C00R11_PC6C00R11ASS_SHIFT (31UL)
#define SWITCH_PC6C00R11_PC6C00R11CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R11_PC6C00R11CPS_SHIFT (30UL)
#define SWITCH_PC6C00R11_PC6C00R11G_MASK (0x20000000UL)
#define SWITCH_PC6C00R11_PC6C00R11G_SHIFT (29UL)
#define SWITCH_PC6C00R11_PC6C00R11G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R11_PC6C00R11G1_SHIFT (28UL)
#define SWITCH_PC6C00R11_PAGE_C6_CONFIG_0_0_REG11_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R11_PAGE_C6_CONFIG_0_0_REG11_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R11_PC6C00R11G2_MASK (0x40UL)
#define SWITCH_PC6C00R11_PC6C00R11G2_SHIFT (6UL)
#define SWITCH_PC6C00R11_PC6C00R11G3_MASK (0x20UL)
#define SWITCH_PC6C00R11_PC6C00R11G3_SHIFT (5UL)
#define SWITCH_PC6C00R11_PC6C00R11G4_MASK (0x10UL)
#define SWITCH_PC6C00R11_PC6C00R11G4_SHIFT (4UL)
#define SWITCH_PC6C00R11_PC6C00R11G5_MASK (0x8UL)
#define SWITCH_PC6C00R11_PC6C00R11G5_SHIFT (3UL)
#define SWITCH_PC6C00R11_PAGE_C6_CONFIG_0_0_REG11_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R11_PAGE_C6_CONFIG_0_0_REG11_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R11_PAGE_C6_CONFIG_0_0_REG11_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R11_PAGE_C6_CONFIG_0_0_REG11_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R11_PAGE_C6_CONFIG_0_0_REG11_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R11_PAGE_C6_CONFIG_0_0_REG11_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R12_TYPE;
#define SWITCH_PC6C00R12_PC6C00R12ASS_MASK (0x80000000UL)
#define SWITCH_PC6C00R12_PC6C00R12ASS_SHIFT (31UL)
#define SWITCH_PC6C00R12_PC6C00R12CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R12_PC6C00R12CPS_SHIFT (30UL)
#define SWITCH_PC6C00R12_PC6C00R12G_MASK (0x20000000UL)
#define SWITCH_PC6C00R12_PC6C00R12G_SHIFT (29UL)
#define SWITCH_PC6C00R12_PC6C00R12G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R12_PC6C00R12G1_SHIFT (28UL)
#define SWITCH_PC6C00R12_PAGE_C6_CONFIG_0_0_REG12_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R12_PAGE_C6_CONFIG_0_0_REG12_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R12_PC6C00R12G2_MASK (0x40UL)
#define SWITCH_PC6C00R12_PC6C00R12G2_SHIFT (6UL)
#define SWITCH_PC6C00R12_PC6C00R12G3_MASK (0x20UL)
#define SWITCH_PC6C00R12_PC6C00R12G3_SHIFT (5UL)
#define SWITCH_PC6C00R12_PC6C00R12G4_MASK (0x10UL)
#define SWITCH_PC6C00R12_PC6C00R12G4_SHIFT (4UL)
#define SWITCH_PC6C00R12_PC6C00R12G5_MASK (0x8UL)
#define SWITCH_PC6C00R12_PC6C00R12G5_SHIFT (3UL)
#define SWITCH_PC6C00R12_PAGE_C6_CONFIG_0_0_REG12_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R12_PAGE_C6_CONFIG_0_0_REG12_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R12_PAGE_C6_CONFIG_0_0_REG12_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R12_PAGE_C6_CONFIG_0_0_REG12_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R12_PAGE_C6_CONFIG_0_0_REG12_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R12_PAGE_C6_CONFIG_0_0_REG12_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R13_TYPE;
#define SWITCH_PC6C00R13_PC6C00R13ASS_MASK (0x80000000UL)
#define SWITCH_PC6C00R13_PC6C00R13ASS_SHIFT (31UL)
#define SWITCH_PC6C00R13_PC6C00R13CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R13_PC6C00R13CPS_SHIFT (30UL)
#define SWITCH_PC6C00R13_PC6C00R13G_MASK (0x20000000UL)
#define SWITCH_PC6C00R13_PC6C00R13G_SHIFT (29UL)
#define SWITCH_PC6C00R13_PC6C00R13G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R13_PC6C00R13G1_SHIFT (28UL)
#define SWITCH_PC6C00R13_PAGE_C6_CONFIG_0_0_REG13_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R13_PAGE_C6_CONFIG_0_0_REG13_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R13_PC6C00R13G2_MASK (0x40UL)
#define SWITCH_PC6C00R13_PC6C00R13G2_SHIFT (6UL)
#define SWITCH_PC6C00R13_PC6C00R13G3_MASK (0x20UL)
#define SWITCH_PC6C00R13_PC6C00R13G3_SHIFT (5UL)
#define SWITCH_PC6C00R13_PC6C00R13G4_MASK (0x10UL)
#define SWITCH_PC6C00R13_PC6C00R13G4_SHIFT (4UL)
#define SWITCH_PC6C00R13_PC6C00R13G5_MASK (0x8UL)
#define SWITCH_PC6C00R13_PC6C00R13G5_SHIFT (3UL)
#define SWITCH_PC6C00R13_PAGE_C6_CONFIG_0_0_REG13_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R13_PAGE_C6_CONFIG_0_0_REG13_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R13_PAGE_C6_CONFIG_0_0_REG13_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R13_PAGE_C6_CONFIG_0_0_REG13_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R13_PAGE_C6_CONFIG_0_0_REG13_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R13_PAGE_C6_CONFIG_0_0_REG13_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R14_TYPE;
#define SWITCH_PC6C00R14_PC6C00R14ASS_MASK (0x80000000UL)
#define SWITCH_PC6C00R14_PC6C00R14ASS_SHIFT (31UL)
#define SWITCH_PC6C00R14_PC6C00R14CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R14_PC6C00R14CPS_SHIFT (30UL)
#define SWITCH_PC6C00R14_PC6C00R14G_MASK (0x20000000UL)
#define SWITCH_PC6C00R14_PC6C00R14G_SHIFT (29UL)
#define SWITCH_PC6C00R14_PC6C00R14G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R14_PC6C00R14G1_SHIFT (28UL)
#define SWITCH_PC6C00R14_PAGE_C6_CONFIG_0_0_REG14_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R14_PAGE_C6_CONFIG_0_0_REG14_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R14_PC6C00R14G2_MASK (0x40UL)
#define SWITCH_PC6C00R14_PC6C00R14G2_SHIFT (6UL)
#define SWITCH_PC6C00R14_PC6C00R14G3_MASK (0x20UL)
#define SWITCH_PC6C00R14_PC6C00R14G3_SHIFT (5UL)
#define SWITCH_PC6C00R14_PC6C00R14G4_MASK (0x10UL)
#define SWITCH_PC6C00R14_PC6C00R14G4_SHIFT (4UL)
#define SWITCH_PC6C00R14_PC6C00R14G5_MASK (0x8UL)
#define SWITCH_PC6C00R14_PC6C00R14G5_SHIFT (3UL)
#define SWITCH_PC6C00R14_PAGE_C6_CONFIG_0_0_REG14_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R14_PAGE_C6_CONFIG_0_0_REG14_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R14_PAGE_C6_CONFIG_0_0_REG14_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R14_PAGE_C6_CONFIG_0_0_REG14_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R14_PAGE_C6_CONFIG_0_0_REG14_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R14_PAGE_C6_CONFIG_0_0_REG14_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R15_TYPE;
#define SWITCH_PC6C00R15_PC6C00R15ASS_MASK (0x80000000UL)
#define SWITCH_PC6C00R15_PC6C00R15ASS_SHIFT (31UL)
#define SWITCH_PC6C00R15_PC6C00R15CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R15_PC6C00R15CPS_SHIFT (30UL)
#define SWITCH_PC6C00R15_PC6C00R15G_MASK (0x20000000UL)
#define SWITCH_PC6C00R15_PC6C00R15G_SHIFT (29UL)
#define SWITCH_PC6C00R15_PC6C00R15G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R15_PC6C00R15G1_SHIFT (28UL)
#define SWITCH_PC6C00R15_PAGE_C6_CONFIG_0_0_REG15_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R15_PAGE_C6_CONFIG_0_0_REG15_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R15_PC6C00R15G2_MASK (0x40UL)
#define SWITCH_PC6C00R15_PC6C00R15G2_SHIFT (6UL)
#define SWITCH_PC6C00R15_PC6C00R15G3_MASK (0x20UL)
#define SWITCH_PC6C00R15_PC6C00R15G3_SHIFT (5UL)
#define SWITCH_PC6C00R15_PC6C00R15G4_MASK (0x10UL)
#define SWITCH_PC6C00R15_PC6C00R15G4_SHIFT (4UL)
#define SWITCH_PC6C00R15_PC6C00R15G5_MASK (0x8UL)
#define SWITCH_PC6C00R15_PC6C00R15G5_SHIFT (3UL)
#define SWITCH_PC6C00R15_PAGE_C6_CONFIG_0_0_REG15_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R15_PAGE_C6_CONFIG_0_0_REG15_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R15_PAGE_C6_CONFIG_0_0_REG15_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R15_PAGE_C6_CONFIG_0_0_REG15_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R15_PAGE_C6_CONFIG_0_0_REG15_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R15_PAGE_C6_CONFIG_0_0_REG15_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R16_TYPE;
#define SWITCH_PC6C00R16_PC6C00R16ASS_MASK (0x80000000UL)
#define SWITCH_PC6C00R16_PC6C00R16ASS_SHIFT (31UL)
#define SWITCH_PC6C00R16_PC6C00R16CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R16_PC6C00R16CPS_SHIFT (30UL)
#define SWITCH_PC6C00R16_PC6C00R16G_MASK (0x20000000UL)
#define SWITCH_PC6C00R16_PC6C00R16G_SHIFT (29UL)
#define SWITCH_PC6C00R16_PC6C00R16G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R16_PC6C00R16G1_SHIFT (28UL)
#define SWITCH_PC6C00R16_PAGE_C6_CONFIG_0_0_REG16_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R16_PAGE_C6_CONFIG_0_0_REG16_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R16_PC6C00R16G2_MASK (0x40UL)
#define SWITCH_PC6C00R16_PC6C00R16G2_SHIFT (6UL)
#define SWITCH_PC6C00R16_PC6C00R16G3_MASK (0x20UL)
#define SWITCH_PC6C00R16_PC6C00R16G3_SHIFT (5UL)
#define SWITCH_PC6C00R16_PC6C00R16G4_MASK (0x10UL)
#define SWITCH_PC6C00R16_PC6C00R16G4_SHIFT (4UL)
#define SWITCH_PC6C00R16_PC6C00R16G5_MASK (0x8UL)
#define SWITCH_PC6C00R16_PC6C00R16G5_SHIFT (3UL)
#define SWITCH_PC6C00R16_PAGE_C6_CONFIG_0_0_REG16_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R16_PAGE_C6_CONFIG_0_0_REG16_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R16_PAGE_C6_CONFIG_0_0_REG16_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R16_PAGE_C6_CONFIG_0_0_REG16_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R16_PAGE_C6_CONFIG_0_0_REG16_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R16_PAGE_C6_CONFIG_0_0_REG16_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R17_TYPE;
#define SWITCH_PC6C00R17_PC6C00R17ASS_MASK (0x80000000UL)
#define SWITCH_PC6C00R17_PC6C00R17ASS_SHIFT (31UL)
#define SWITCH_PC6C00R17_PC6C00R17CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R17_PC6C00R17CPS_SHIFT (30UL)
#define SWITCH_PC6C00R17_PC6C00R17G_MASK (0x20000000UL)
#define SWITCH_PC6C00R17_PC6C00R17G_SHIFT (29UL)
#define SWITCH_PC6C00R17_PC6C00R17G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R17_PC6C00R17G1_SHIFT (28UL)
#define SWITCH_PC6C00R17_PAGE_C6_CONFIG_0_0_REG17_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R17_PAGE_C6_CONFIG_0_0_REG17_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R17_PC6C00R17G2_MASK (0x40UL)
#define SWITCH_PC6C00R17_PC6C00R17G2_SHIFT (6UL)
#define SWITCH_PC6C00R17_PC6C00R17G3_MASK (0x20UL)
#define SWITCH_PC6C00R17_PC6C00R17G3_SHIFT (5UL)
#define SWITCH_PC6C00R17_PC6C00R17G4_MASK (0x10UL)
#define SWITCH_PC6C00R17_PC6C00R17G4_SHIFT (4UL)
#define SWITCH_PC6C00R17_PC6C00R17G5_MASK (0x8UL)
#define SWITCH_PC6C00R17_PC6C00R17G5_SHIFT (3UL)
#define SWITCH_PC6C00R17_PAGE_C6_CONFIG_0_0_REG17_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R17_PAGE_C6_CONFIG_0_0_REG17_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R17_PAGE_C6_CONFIG_0_0_REG17_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R17_PAGE_C6_CONFIG_0_0_REG17_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R17_PAGE_C6_CONFIG_0_0_REG17_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R17_PAGE_C6_CONFIG_0_0_REG17_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R18_TYPE;
#define SWITCH_PC6C00R18_PC6C00R18ASS_MASK (0x80000000UL)
#define SWITCH_PC6C00R18_PC6C00R18ASS_SHIFT (31UL)
#define SWITCH_PC6C00R18_PC6C00R18CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R18_PC6C00R18CPS_SHIFT (30UL)
#define SWITCH_PC6C00R18_PC6C00R18G_MASK (0x20000000UL)
#define SWITCH_PC6C00R18_PC6C00R18G_SHIFT (29UL)
#define SWITCH_PC6C00R18_PC6C00R18G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R18_PC6C00R18G1_SHIFT (28UL)
#define SWITCH_PC6C00R18_PAGE_C6_CONFIG_0_0_REG18_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R18_PAGE_C6_CONFIG_0_0_REG18_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R18_PC6C00R18G2_MASK (0x40UL)
#define SWITCH_PC6C00R18_PC6C00R18G2_SHIFT (6UL)
#define SWITCH_PC6C00R18_PC6C00R18G3_MASK (0x20UL)
#define SWITCH_PC6C00R18_PC6C00R18G3_SHIFT (5UL)
#define SWITCH_PC6C00R18_PC6C00R18G4_MASK (0x10UL)
#define SWITCH_PC6C00R18_PC6C00R18G4_SHIFT (4UL)
#define SWITCH_PC6C00R18_PC6C00R18G5_MASK (0x8UL)
#define SWITCH_PC6C00R18_PC6C00R18G5_SHIFT (3UL)
#define SWITCH_PC6C00R18_PAGE_C6_CONFIG_0_0_REG18_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R18_PAGE_C6_CONFIG_0_0_REG18_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R18_PAGE_C6_CONFIG_0_0_REG18_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R18_PAGE_C6_CONFIG_0_0_REG18_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R18_PAGE_C6_CONFIG_0_0_REG18_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R18_PAGE_C6_CONFIG_0_0_REG18_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R19_TYPE;
#define SWITCH_PC6C00R19_PC6C00R19ASS_MASK (0x80000000UL)
#define SWITCH_PC6C00R19_PC6C00R19ASS_SHIFT (31UL)
#define SWITCH_PC6C00R19_PC6C00R19CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R19_PC6C00R19CPS_SHIFT (30UL)
#define SWITCH_PC6C00R19_PC6C00R19G_MASK (0x20000000UL)
#define SWITCH_PC6C00R19_PC6C00R19G_SHIFT (29UL)
#define SWITCH_PC6C00R19_PC6C00R19G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R19_PC6C00R19G1_SHIFT (28UL)
#define SWITCH_PC6C00R19_PAGE_C6_CONFIG_0_0_REG19_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R19_PAGE_C6_CONFIG_0_0_REG19_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R19_PC6C00R19G2_MASK (0x40UL)
#define SWITCH_PC6C00R19_PC6C00R19G2_SHIFT (6UL)
#define SWITCH_PC6C00R19_PC6C00R19G3_MASK (0x20UL)
#define SWITCH_PC6C00R19_PC6C00R19G3_SHIFT (5UL)
#define SWITCH_PC6C00R19_PC6C00R19G4_MASK (0x10UL)
#define SWITCH_PC6C00R19_PC6C00R19G4_SHIFT (4UL)
#define SWITCH_PC6C00R19_PC6C00R19G5_MASK (0x8UL)
#define SWITCH_PC6C00R19_PC6C00R19G5_SHIFT (3UL)
#define SWITCH_PC6C00R19_PAGE_C6_CONFIG_0_0_REG19_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R19_PAGE_C6_CONFIG_0_0_REG19_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R19_PAGE_C6_CONFIG_0_0_REG19_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R19_PAGE_C6_CONFIG_0_0_REG19_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R19_PAGE_C6_CONFIG_0_0_REG19_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R19_PAGE_C6_CONFIG_0_0_REG19_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R20_TYPE;
#define SWITCH_PC6C00R20_PC6C00R20ASS_MASK (0x80000000UL)
#define SWITCH_PC6C00R20_PC6C00R20ASS_SHIFT (31UL)
#define SWITCH_PC6C00R20_PC6C00R20CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R20_PC6C00R20CPS_SHIFT (30UL)
#define SWITCH_PC6C00R20_PC6C00R20G_MASK (0x20000000UL)
#define SWITCH_PC6C00R20_PC6C00R20G_SHIFT (29UL)
#define SWITCH_PC6C00R20_PC6C00R20G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R20_PC6C00R20G1_SHIFT (28UL)
#define SWITCH_PC6C00R20_PAGE_C6_CONFIG_0_0_REG20_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R20_PAGE_C6_CONFIG_0_0_REG20_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R20_PC6C00R20G2_MASK (0x40UL)
#define SWITCH_PC6C00R20_PC6C00R20G2_SHIFT (6UL)
#define SWITCH_PC6C00R20_PC6C00R20G3_MASK (0x20UL)
#define SWITCH_PC6C00R20_PC6C00R20G3_SHIFT (5UL)
#define SWITCH_PC6C00R20_PC6C00R20G4_MASK (0x10UL)
#define SWITCH_PC6C00R20_PC6C00R20G4_SHIFT (4UL)
#define SWITCH_PC6C00R20_PC6C00R20G5_MASK (0x8UL)
#define SWITCH_PC6C00R20_PC6C00R20G5_SHIFT (3UL)
#define SWITCH_PC6C00R20_PAGE_C6_CONFIG_0_0_REG20_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R20_PAGE_C6_CONFIG_0_0_REG20_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R20_PAGE_C6_CONFIG_0_0_REG20_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R20_PAGE_C6_CONFIG_0_0_REG20_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R20_PAGE_C6_CONFIG_0_0_REG20_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R20_PAGE_C6_CONFIG_0_0_REG20_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R21_TYPE;
#define SWITCH_PC6C00R21_PC6C00R21ASS_MASK (0x80000000UL)
#define SWITCH_PC6C00R21_PC6C00R21ASS_SHIFT (31UL)
#define SWITCH_PC6C00R21_PC6C00R21CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R21_PC6C00R21CPS_SHIFT (30UL)
#define SWITCH_PC6C00R21_PC6C00R21G_MASK (0x20000000UL)
#define SWITCH_PC6C00R21_PC6C00R21G_SHIFT (29UL)
#define SWITCH_PC6C00R21_PC6C00R21G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R21_PC6C00R21G1_SHIFT (28UL)
#define SWITCH_PC6C00R21_PAGE_C6_CONFIG_0_0_REG21_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R21_PAGE_C6_CONFIG_0_0_REG21_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R21_PC6C00R21G2_MASK (0x40UL)
#define SWITCH_PC6C00R21_PC6C00R21G2_SHIFT (6UL)
#define SWITCH_PC6C00R21_PC6C00R21G3_MASK (0x20UL)
#define SWITCH_PC6C00R21_PC6C00R21G3_SHIFT (5UL)
#define SWITCH_PC6C00R21_PC6C00R21G4_MASK (0x10UL)
#define SWITCH_PC6C00R21_PC6C00R21G4_SHIFT (4UL)
#define SWITCH_PC6C00R21_PC6C00R21G5_MASK (0x8UL)
#define SWITCH_PC6C00R21_PC6C00R21G5_SHIFT (3UL)
#define SWITCH_PC6C00R21_PAGE_C6_CONFIG_0_0_REG21_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R21_PAGE_C6_CONFIG_0_0_REG21_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R21_PAGE_C6_CONFIG_0_0_REG21_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R21_PAGE_C6_CONFIG_0_0_REG21_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R21_PAGE_C6_CONFIG_0_0_REG21_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R21_PAGE_C6_CONFIG_0_0_REG21_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R22_TYPE;
#define SWITCH_PC6C00R22_PC6C00R22ASS_MASK (0x80000000UL)
#define SWITCH_PC6C00R22_PC6C00R22ASS_SHIFT (31UL)
#define SWITCH_PC6C00R22_PC6C00R22CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R22_PC6C00R22CPS_SHIFT (30UL)
#define SWITCH_PC6C00R22_PC6C00R22G_MASK (0x20000000UL)
#define SWITCH_PC6C00R22_PC6C00R22G_SHIFT (29UL)
#define SWITCH_PC6C00R22_PC6C00R22G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R22_PC6C00R22G1_SHIFT (28UL)
#define SWITCH_PC6C00R22_PAGE_C6_CONFIG_0_0_REG22_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R22_PAGE_C6_CONFIG_0_0_REG22_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R22_PC6C00R22G2_MASK (0x40UL)
#define SWITCH_PC6C00R22_PC6C00R22G2_SHIFT (6UL)
#define SWITCH_PC6C00R22_PC6C00R22G3_MASK (0x20UL)
#define SWITCH_PC6C00R22_PC6C00R22G3_SHIFT (5UL)
#define SWITCH_PC6C00R22_PC6C00R22G4_MASK (0x10UL)
#define SWITCH_PC6C00R22_PC6C00R22G4_SHIFT (4UL)
#define SWITCH_PC6C00R22_PC6C00R22G5_MASK (0x8UL)
#define SWITCH_PC6C00R22_PC6C00R22G5_SHIFT (3UL)
#define SWITCH_PC6C00R22_PAGE_C6_CONFIG_0_0_REG22_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R22_PAGE_C6_CONFIG_0_0_REG22_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R22_PAGE_C6_CONFIG_0_0_REG22_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R22_PAGE_C6_CONFIG_0_0_REG22_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R22_PAGE_C6_CONFIG_0_0_REG22_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R22_PAGE_C6_CONFIG_0_0_REG22_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R23_TYPE;
#define SWITCH_PC6C00R23_PC6C00R23ASS_MASK (0x80000000UL)
#define SWITCH_PC6C00R23_PC6C00R23ASS_SHIFT (31UL)
#define SWITCH_PC6C00R23_PC6C00R23CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R23_PC6C00R23CPS_SHIFT (30UL)
#define SWITCH_PC6C00R23_PC6C00R23G_MASK (0x20000000UL)
#define SWITCH_PC6C00R23_PC6C00R23G_SHIFT (29UL)
#define SWITCH_PC6C00R23_PC6C00R23G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R23_PC6C00R23G1_SHIFT (28UL)
#define SWITCH_PC6C00R23_PAGE_C6_CONFIG_0_0_REG23_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R23_PAGE_C6_CONFIG_0_0_REG23_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R23_PC6C00R23G2_MASK (0x40UL)
#define SWITCH_PC6C00R23_PC6C00R23G2_SHIFT (6UL)
#define SWITCH_PC6C00R23_PC6C00R23G3_MASK (0x20UL)
#define SWITCH_PC6C00R23_PC6C00R23G3_SHIFT (5UL)
#define SWITCH_PC6C00R23_PC6C00R23G4_MASK (0x10UL)
#define SWITCH_PC6C00R23_PC6C00R23G4_SHIFT (4UL)
#define SWITCH_PC6C00R23_PC6C00R23G5_MASK (0x8UL)
#define SWITCH_PC6C00R23_PC6C00R23G5_SHIFT (3UL)
#define SWITCH_PC6C00R23_PAGE_C6_CONFIG_0_0_REG23_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R23_PAGE_C6_CONFIG_0_0_REG23_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R23_PAGE_C6_CONFIG_0_0_REG23_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R23_PAGE_C6_CONFIG_0_0_REG23_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R23_PAGE_C6_CONFIG_0_0_REG23_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R23_PAGE_C6_CONFIG_0_0_REG23_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R24_TYPE;
#define SWITCH_PC6C00R24_PC6C00R24ASS_MASK (0x80000000UL)
#define SWITCH_PC6C00R24_PC6C00R24ASS_SHIFT (31UL)
#define SWITCH_PC6C00R24_PC6C00R24CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R24_PC6C00R24CPS_SHIFT (30UL)
#define SWITCH_PC6C00R24_PC6C00R24G_MASK (0x20000000UL)
#define SWITCH_PC6C00R24_PC6C00R24G_SHIFT (29UL)
#define SWITCH_PC6C00R24_PC6C00R24G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R24_PC6C00R24G1_SHIFT (28UL)
#define SWITCH_PC6C00R24_PAGE_C6_CONFIG_0_0_REG24_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R24_PAGE_C6_CONFIG_0_0_REG24_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R24_PC6C00R24G2_MASK (0x40UL)
#define SWITCH_PC6C00R24_PC6C00R24G2_SHIFT (6UL)
#define SWITCH_PC6C00R24_PC6C00R24G3_MASK (0x20UL)
#define SWITCH_PC6C00R24_PC6C00R24G3_SHIFT (5UL)
#define SWITCH_PC6C00R24_PC6C00R24G4_MASK (0x10UL)
#define SWITCH_PC6C00R24_PC6C00R24G4_SHIFT (4UL)
#define SWITCH_PC6C00R24_PC6C00R24G5_MASK (0x8UL)
#define SWITCH_PC6C00R24_PC6C00R24G5_SHIFT (3UL)
#define SWITCH_PC6C00R24_PAGE_C6_CONFIG_0_0_REG24_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R24_PAGE_C6_CONFIG_0_0_REG24_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R24_PAGE_C6_CONFIG_0_0_REG24_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R24_PAGE_C6_CONFIG_0_0_REG24_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R24_PAGE_C6_CONFIG_0_0_REG24_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R24_PAGE_C6_CONFIG_0_0_REG24_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R25_TYPE;
#define SWITCH_PC6C00R25_PC6C00R25ASS_MASK (0x80000000UL)
#define SWITCH_PC6C00R25_PC6C00R25ASS_SHIFT (31UL)
#define SWITCH_PC6C00R25_PC6C00R25CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R25_PC6C00R25CPS_SHIFT (30UL)
#define SWITCH_PC6C00R25_PC6C00R25G_MASK (0x20000000UL)
#define SWITCH_PC6C00R25_PC6C00R25G_SHIFT (29UL)
#define SWITCH_PC6C00R25_PC6C00R25G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R25_PC6C00R25G1_SHIFT (28UL)
#define SWITCH_PC6C00R25_PAGE_C6_CONFIG_0_0_REG25_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R25_PAGE_C6_CONFIG_0_0_REG25_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R25_PC6C00R25G2_MASK (0x40UL)
#define SWITCH_PC6C00R25_PC6C00R25G2_SHIFT (6UL)
#define SWITCH_PC6C00R25_PC6C00R25G3_MASK (0x20UL)
#define SWITCH_PC6C00R25_PC6C00R25G3_SHIFT (5UL)
#define SWITCH_PC6C00R25_PC6C00R25G4_MASK (0x10UL)
#define SWITCH_PC6C00R25_PC6C00R25G4_SHIFT (4UL)
#define SWITCH_PC6C00R25_PC6C00R25G5_MASK (0x8UL)
#define SWITCH_PC6C00R25_PC6C00R25G5_SHIFT (3UL)
#define SWITCH_PC6C00R25_PAGE_C6_CONFIG_0_0_REG25_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R25_PAGE_C6_CONFIG_0_0_REG25_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R25_PAGE_C6_CONFIG_0_0_REG25_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R25_PAGE_C6_CONFIG_0_0_REG25_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R25_PAGE_C6_CONFIG_0_0_REG25_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R25_PAGE_C6_CONFIG_0_0_REG25_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R26_TYPE;
#define SWITCH_PC6C00R26_PC6C00R26ASS_MASK (0x80000000UL)
#define SWITCH_PC6C00R26_PC6C00R26ASS_SHIFT (31UL)
#define SWITCH_PC6C00R26_PC6C00R26CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R26_PC6C00R26CPS_SHIFT (30UL)
#define SWITCH_PC6C00R26_PC6C00R26G_MASK (0x20000000UL)
#define SWITCH_PC6C00R26_PC6C00R26G_SHIFT (29UL)
#define SWITCH_PC6C00R26_PC6C00R26G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R26_PC6C00R26G1_SHIFT (28UL)
#define SWITCH_PC6C00R26_PAGE_C6_CONFIG_0_0_REG26_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R26_PAGE_C6_CONFIG_0_0_REG26_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R26_PC6C00R26G2_MASK (0x40UL)
#define SWITCH_PC6C00R26_PC6C00R26G2_SHIFT (6UL)
#define SWITCH_PC6C00R26_PC6C00R26G3_MASK (0x20UL)
#define SWITCH_PC6C00R26_PC6C00R26G3_SHIFT (5UL)
#define SWITCH_PC6C00R26_PC6C00R26G4_MASK (0x10UL)
#define SWITCH_PC6C00R26_PC6C00R26G4_SHIFT (4UL)
#define SWITCH_PC6C00R26_PC6C00R26G5_MASK (0x8UL)
#define SWITCH_PC6C00R26_PC6C00R26G5_SHIFT (3UL)
#define SWITCH_PC6C00R26_PAGE_C6_CONFIG_0_0_REG26_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R26_PAGE_C6_CONFIG_0_0_REG26_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R26_PAGE_C6_CONFIG_0_0_REG26_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R26_PAGE_C6_CONFIG_0_0_REG26_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R26_PAGE_C6_CONFIG_0_0_REG26_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R26_PAGE_C6_CONFIG_0_0_REG26_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R27_TYPE;
#define SWITCH_PC6C00R27_PC6C00R27ASS_MASK (0x80000000UL)
#define SWITCH_PC6C00R27_PC6C00R27ASS_SHIFT (31UL)
#define SWITCH_PC6C00R27_PC6C00R27CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R27_PC6C00R27CPS_SHIFT (30UL)
#define SWITCH_PC6C00R27_PC6C00R27G_MASK (0x20000000UL)
#define SWITCH_PC6C00R27_PC6C00R27G_SHIFT (29UL)
#define SWITCH_PC6C00R27_PC6C00R27G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R27_PC6C00R27G1_SHIFT (28UL)
#define SWITCH_PC6C00R27_PAGE_C6_CONFIG_0_0_REG27_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R27_PAGE_C6_CONFIG_0_0_REG27_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R27_PC6C00R27G2_MASK (0x40UL)
#define SWITCH_PC6C00R27_PC6C00R27G2_SHIFT (6UL)
#define SWITCH_PC6C00R27_PC6C00R27G3_MASK (0x20UL)
#define SWITCH_PC6C00R27_PC6C00R27G3_SHIFT (5UL)
#define SWITCH_PC6C00R27_PC6C00R27G4_MASK (0x10UL)
#define SWITCH_PC6C00R27_PC6C00R27G4_SHIFT (4UL)
#define SWITCH_PC6C00R27_PC6C00R27G5_MASK (0x8UL)
#define SWITCH_PC6C00R27_PC6C00R27G5_SHIFT (3UL)
#define SWITCH_PC6C00R27_PAGE_C6_CONFIG_0_0_REG27_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R27_PAGE_C6_CONFIG_0_0_REG27_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R27_PAGE_C6_CONFIG_0_0_REG27_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R27_PAGE_C6_CONFIG_0_0_REG27_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R27_PAGE_C6_CONFIG_0_0_REG27_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R27_PAGE_C6_CONFIG_0_0_REG27_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R28_TYPE;
#define SWITCH_PC6C00R28_PC6C00R28ASS_MASK (0x80000000UL)
#define SWITCH_PC6C00R28_PC6C00R28ASS_SHIFT (31UL)
#define SWITCH_PC6C00R28_PC6C00R28CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R28_PC6C00R28CPS_SHIFT (30UL)
#define SWITCH_PC6C00R28_PC6C00R28G_MASK (0x20000000UL)
#define SWITCH_PC6C00R28_PC6C00R28G_SHIFT (29UL)
#define SWITCH_PC6C00R28_PC6C00R28G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R28_PC6C00R28G1_SHIFT (28UL)
#define SWITCH_PC6C00R28_PAGE_C6_CONFIG_0_0_REG28_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R28_PAGE_C6_CONFIG_0_0_REG28_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R28_PC6C00R28G2_MASK (0x40UL)
#define SWITCH_PC6C00R28_PC6C00R28G2_SHIFT (6UL)
#define SWITCH_PC6C00R28_PC6C00R28G3_MASK (0x20UL)
#define SWITCH_PC6C00R28_PC6C00R28G3_SHIFT (5UL)
#define SWITCH_PC6C00R28_PC6C00R28G4_MASK (0x10UL)
#define SWITCH_PC6C00R28_PC6C00R28G4_SHIFT (4UL)
#define SWITCH_PC6C00R28_PC6C00R28G5_MASK (0x8UL)
#define SWITCH_PC6C00R28_PC6C00R28G5_SHIFT (3UL)
#define SWITCH_PC6C00R28_PAGE_C6_CONFIG_0_0_REG28_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R28_PAGE_C6_CONFIG_0_0_REG28_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R28_PAGE_C6_CONFIG_0_0_REG28_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R28_PAGE_C6_CONFIG_0_0_REG28_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R28_PAGE_C6_CONFIG_0_0_REG28_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R28_PAGE_C6_CONFIG_0_0_REG28_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R29_TYPE;
#define SWITCH_PC6C00R29_PC6C00R29ASS_MASK (0x80000000UL)
#define SWITCH_PC6C00R29_PC6C00R29ASS_SHIFT (31UL)
#define SWITCH_PC6C00R29_PC6C00R29CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R29_PC6C00R29CPS_SHIFT (30UL)
#define SWITCH_PC6C00R29_PC6C00R29G_MASK (0x20000000UL)
#define SWITCH_PC6C00R29_PC6C00R29G_SHIFT (29UL)
#define SWITCH_PC6C00R29_PC6C00R29G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R29_PC6C00R29G1_SHIFT (28UL)
#define SWITCH_PC6C00R29_PAGE_C6_CONFIG_0_0_REG29_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R29_PAGE_C6_CONFIG_0_0_REG29_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R29_PC6C00R29G2_MASK (0x40UL)
#define SWITCH_PC6C00R29_PC6C00R29G2_SHIFT (6UL)
#define SWITCH_PC6C00R29_PC6C00R29G3_MASK (0x20UL)
#define SWITCH_PC6C00R29_PC6C00R29G3_SHIFT (5UL)
#define SWITCH_PC6C00R29_PC6C00R29G4_MASK (0x10UL)
#define SWITCH_PC6C00R29_PC6C00R29G4_SHIFT (4UL)
#define SWITCH_PC6C00R29_PC6C00R29G5_MASK (0x8UL)
#define SWITCH_PC6C00R29_PC6C00R29G5_SHIFT (3UL)
#define SWITCH_PC6C00R29_PAGE_C6_CONFIG_0_0_REG29_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R29_PAGE_C6_CONFIG_0_0_REG29_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R29_PAGE_C6_CONFIG_0_0_REG29_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R29_PAGE_C6_CONFIG_0_0_REG29_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R29_PAGE_C6_CONFIG_0_0_REG29_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R29_PAGE_C6_CONFIG_0_0_REG29_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R30_TYPE;
#define SWITCH_PC6C00R30_PC6C00R30ASS_MASK (0x80000000UL)
#define SWITCH_PC6C00R30_PC6C00R30ASS_SHIFT (31UL)
#define SWITCH_PC6C00R30_PC6C00R30CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R30_PC6C00R30CPS_SHIFT (30UL)
#define SWITCH_PC6C00R30_PC6C00R30G_MASK (0x20000000UL)
#define SWITCH_PC6C00R30_PC6C00R30G_SHIFT (29UL)
#define SWITCH_PC6C00R30_PC6C00R30G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R30_PC6C00R30G1_SHIFT (28UL)
#define SWITCH_PC6C00R30_PAGE_C6_CONFIG_0_0_REG30_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R30_PAGE_C6_CONFIG_0_0_REG30_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R30_PC6C00R30G2_MASK (0x40UL)
#define SWITCH_PC6C00R30_PC6C00R30G2_SHIFT (6UL)
#define SWITCH_PC6C00R30_PC6C00R30G3_MASK (0x20UL)
#define SWITCH_PC6C00R30_PC6C00R30G3_SHIFT (5UL)
#define SWITCH_PC6C00R30_PC6C00R30G4_MASK (0x10UL)
#define SWITCH_PC6C00R30_PC6C00R30G4_SHIFT (4UL)
#define SWITCH_PC6C00R30_PC6C00R30G5_MASK (0x8UL)
#define SWITCH_PC6C00R30_PC6C00R30G5_SHIFT (3UL)
#define SWITCH_PC6C00R30_PAGE_C6_CONFIG_0_0_REG30_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R30_PAGE_C6_CONFIG_0_0_REG30_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R30_PAGE_C6_CONFIG_0_0_REG30_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R30_PAGE_C6_CONFIG_0_0_REG30_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R30_PAGE_C6_CONFIG_0_0_REG30_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R30_PAGE_C6_CONFIG_0_0_REG30_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC6C00R31_TYPE;
#define SWITCH_PC6C00R31_PC6C00R31ASS_MASK (0x80000000UL)
#define SWITCH_PC6C00R31_PC6C00R31ASS_SHIFT (31UL)
#define SWITCH_PC6C00R31_PC6C00R31CPS_MASK (0x40000000UL)
#define SWITCH_PC6C00R31_PC6C00R31CPS_SHIFT (30UL)
#define SWITCH_PC6C00R31_PC6C00R31G_MASK (0x20000000UL)
#define SWITCH_PC6C00R31_PC6C00R31G_SHIFT (29UL)
#define SWITCH_PC6C00R31_PC6C00R31G1_MASK (0x10000000UL)
#define SWITCH_PC6C00R31_PC6C00R31G1_SHIFT (28UL)
#define SWITCH_PC6C00R31_PAGE_C6_CONFIG_0_0_REG31_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC6C00R31_PAGE_C6_CONFIG_0_0_REG31_RESERVED_SHIFT (7UL)
#define SWITCH_PC6C00R31_PC6C00R31G2_MASK (0x40UL)
#define SWITCH_PC6C00R31_PC6C00R31G2_SHIFT (6UL)
#define SWITCH_PC6C00R31_PC6C00R31G3_MASK (0x20UL)
#define SWITCH_PC6C00R31_PC6C00R31G3_SHIFT (5UL)
#define SWITCH_PC6C00R31_PC6C00R31G4_MASK (0x10UL)
#define SWITCH_PC6C00R31_PC6C00R31G4_SHIFT (4UL)
#define SWITCH_PC6C00R31_PC6C00R31G5_MASK (0x8UL)
#define SWITCH_PC6C00R31_PC6C00R31G5_SHIFT (3UL)
#define SWITCH_PC6C00R31_PAGE_C6_CONFIG_0_0_REG31_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC6C00R31_PAGE_C6_CONFIG_0_0_REG31_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC6C00R31_PAGE_C6_CONFIG_0_0_REG31_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC6C00R31_PAGE_C6_CONFIG_0_0_REG31_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC6C00R31_PAGE_C6_CONFIG_0_0_REG31_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC6C00R31_PAGE_C6_CONFIG_0_0_REG31_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R32_TYPE;
#define SWITCH_PC7C01R32_PC7C01R32ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R32_PC7C01R32ASS_SHIFT (31UL)
#define SWITCH_PC7C01R32_PC7C01R32CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R32_PC7C01R32CPS_SHIFT (30UL)
#define SWITCH_PC7C01R32_PC7C01R32G_MASK (0x20000000UL)
#define SWITCH_PC7C01R32_PC7C01R32G_SHIFT (29UL)
#define SWITCH_PC7C01R32_PC7C01R32G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R32_PC7C01R32G1_SHIFT (28UL)
#define SWITCH_PC7C01R32_PAGE_C7_CONFIG_0_1_REG32_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R32_PAGE_C7_CONFIG_0_1_REG32_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R32_PC7C01R32G2_MASK (0x40UL)
#define SWITCH_PC7C01R32_PC7C01R32G2_SHIFT (6UL)
#define SWITCH_PC7C01R32_PC7C01R32G3_MASK (0x20UL)
#define SWITCH_PC7C01R32_PC7C01R32G3_SHIFT (5UL)
#define SWITCH_PC7C01R32_PC7C01R32G4_MASK (0x10UL)
#define SWITCH_PC7C01R32_PC7C01R32G4_SHIFT (4UL)
#define SWITCH_PC7C01R32_PC7C01R32G5_MASK (0x8UL)
#define SWITCH_PC7C01R32_PC7C01R32G5_SHIFT (3UL)
#define SWITCH_PC7C01R32_PAGE_C7_CONFIG_0_1_REG32_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R32_PAGE_C7_CONFIG_0_1_REG32_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R32_PAGE_C7_CONFIG_0_1_REG32_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R32_PAGE_C7_CONFIG_0_1_REG32_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R32_PAGE_C7_CONFIG_0_1_REG32_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R32_PAGE_C7_CONFIG_0_1_REG32_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R33_TYPE;
#define SWITCH_PC7C01R33_PC7C01R33ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R33_PC7C01R33ASS_SHIFT (31UL)
#define SWITCH_PC7C01R33_PC7C01R33CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R33_PC7C01R33CPS_SHIFT (30UL)
#define SWITCH_PC7C01R33_PC7C01R33G_MASK (0x20000000UL)
#define SWITCH_PC7C01R33_PC7C01R33G_SHIFT (29UL)
#define SWITCH_PC7C01R33_PC7C01R33G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R33_PC7C01R33G1_SHIFT (28UL)
#define SWITCH_PC7C01R33_PAGE_C7_CONFIG_0_1_REG33_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R33_PAGE_C7_CONFIG_0_1_REG33_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R33_PC7C01R33G2_MASK (0x40UL)
#define SWITCH_PC7C01R33_PC7C01R33G2_SHIFT (6UL)
#define SWITCH_PC7C01R33_PC7C01R33G3_MASK (0x20UL)
#define SWITCH_PC7C01R33_PC7C01R33G3_SHIFT (5UL)
#define SWITCH_PC7C01R33_PC7C01R33G4_MASK (0x10UL)
#define SWITCH_PC7C01R33_PC7C01R33G4_SHIFT (4UL)
#define SWITCH_PC7C01R33_PC7C01R33G5_MASK (0x8UL)
#define SWITCH_PC7C01R33_PC7C01R33G5_SHIFT (3UL)
#define SWITCH_PC7C01R33_PAGE_C7_CONFIG_0_1_REG33_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R33_PAGE_C7_CONFIG_0_1_REG33_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R33_PAGE_C7_CONFIG_0_1_REG33_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R33_PAGE_C7_CONFIG_0_1_REG33_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R33_PAGE_C7_CONFIG_0_1_REG33_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R33_PAGE_C7_CONFIG_0_1_REG33_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R34_TYPE;
#define SWITCH_PC7C01R34_PC7C01R34ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R34_PC7C01R34ASS_SHIFT (31UL)
#define SWITCH_PC7C01R34_PC7C01R34CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R34_PC7C01R34CPS_SHIFT (30UL)
#define SWITCH_PC7C01R34_PC7C01R34G_MASK (0x20000000UL)
#define SWITCH_PC7C01R34_PC7C01R34G_SHIFT (29UL)
#define SWITCH_PC7C01R34_PC7C01R34G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R34_PC7C01R34G1_SHIFT (28UL)
#define SWITCH_PC7C01R34_PAGE_C7_CONFIG_0_1_REG34_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R34_PAGE_C7_CONFIG_0_1_REG34_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R34_PC7C01R34G2_MASK (0x40UL)
#define SWITCH_PC7C01R34_PC7C01R34G2_SHIFT (6UL)
#define SWITCH_PC7C01R34_PC7C01R34G3_MASK (0x20UL)
#define SWITCH_PC7C01R34_PC7C01R34G3_SHIFT (5UL)
#define SWITCH_PC7C01R34_PC7C01R34G4_MASK (0x10UL)
#define SWITCH_PC7C01R34_PC7C01R34G4_SHIFT (4UL)
#define SWITCH_PC7C01R34_PC7C01R34G5_MASK (0x8UL)
#define SWITCH_PC7C01R34_PC7C01R34G5_SHIFT (3UL)
#define SWITCH_PC7C01R34_PAGE_C7_CONFIG_0_1_REG34_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R34_PAGE_C7_CONFIG_0_1_REG34_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R34_PAGE_C7_CONFIG_0_1_REG34_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R34_PAGE_C7_CONFIG_0_1_REG34_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R34_PAGE_C7_CONFIG_0_1_REG34_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R34_PAGE_C7_CONFIG_0_1_REG34_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R35_TYPE;
#define SWITCH_PC7C01R35_PC7C01R35ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R35_PC7C01R35ASS_SHIFT (31UL)
#define SWITCH_PC7C01R35_PC7C01R35CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R35_PC7C01R35CPS_SHIFT (30UL)
#define SWITCH_PC7C01R35_PC7C01R35G_MASK (0x20000000UL)
#define SWITCH_PC7C01R35_PC7C01R35G_SHIFT (29UL)
#define SWITCH_PC7C01R35_PC7C01R35G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R35_PC7C01R35G1_SHIFT (28UL)
#define SWITCH_PC7C01R35_PAGE_C7_CONFIG_0_1_REG35_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R35_PAGE_C7_CONFIG_0_1_REG35_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R35_PC7C01R35G2_MASK (0x40UL)
#define SWITCH_PC7C01R35_PC7C01R35G2_SHIFT (6UL)
#define SWITCH_PC7C01R35_PC7C01R35G3_MASK (0x20UL)
#define SWITCH_PC7C01R35_PC7C01R35G3_SHIFT (5UL)
#define SWITCH_PC7C01R35_PC7C01R35G4_MASK (0x10UL)
#define SWITCH_PC7C01R35_PC7C01R35G4_SHIFT (4UL)
#define SWITCH_PC7C01R35_PC7C01R35G5_MASK (0x8UL)
#define SWITCH_PC7C01R35_PC7C01R35G5_SHIFT (3UL)
#define SWITCH_PC7C01R35_PAGE_C7_CONFIG_0_1_REG35_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R35_PAGE_C7_CONFIG_0_1_REG35_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R35_PAGE_C7_CONFIG_0_1_REG35_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R35_PAGE_C7_CONFIG_0_1_REG35_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R35_PAGE_C7_CONFIG_0_1_REG35_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R35_PAGE_C7_CONFIG_0_1_REG35_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R36_TYPE;
#define SWITCH_PC7C01R36_PC7C01R36ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R36_PC7C01R36ASS_SHIFT (31UL)
#define SWITCH_PC7C01R36_PC7C01R36CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R36_PC7C01R36CPS_SHIFT (30UL)
#define SWITCH_PC7C01R36_PC7C01R36G_MASK (0x20000000UL)
#define SWITCH_PC7C01R36_PC7C01R36G_SHIFT (29UL)
#define SWITCH_PC7C01R36_PC7C01R36G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R36_PC7C01R36G1_SHIFT (28UL)
#define SWITCH_PC7C01R36_PAGE_C7_CONFIG_0_1_REG36_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R36_PAGE_C7_CONFIG_0_1_REG36_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R36_PC7C01R36G2_MASK (0x40UL)
#define SWITCH_PC7C01R36_PC7C01R36G2_SHIFT (6UL)
#define SWITCH_PC7C01R36_PC7C01R36G3_MASK (0x20UL)
#define SWITCH_PC7C01R36_PC7C01R36G3_SHIFT (5UL)
#define SWITCH_PC7C01R36_PC7C01R36G4_MASK (0x10UL)
#define SWITCH_PC7C01R36_PC7C01R36G4_SHIFT (4UL)
#define SWITCH_PC7C01R36_PC7C01R36G5_MASK (0x8UL)
#define SWITCH_PC7C01R36_PC7C01R36G5_SHIFT (3UL)
#define SWITCH_PC7C01R36_PAGE_C7_CONFIG_0_1_REG36_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R36_PAGE_C7_CONFIG_0_1_REG36_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R36_PAGE_C7_CONFIG_0_1_REG36_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R36_PAGE_C7_CONFIG_0_1_REG36_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R36_PAGE_C7_CONFIG_0_1_REG36_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R36_PAGE_C7_CONFIG_0_1_REG36_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R37_TYPE;
#define SWITCH_PC7C01R37_PC7C01R37ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R37_PC7C01R37ASS_SHIFT (31UL)
#define SWITCH_PC7C01R37_PC7C01R37CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R37_PC7C01R37CPS_SHIFT (30UL)
#define SWITCH_PC7C01R37_PC7C01R37G_MASK (0x20000000UL)
#define SWITCH_PC7C01R37_PC7C01R37G_SHIFT (29UL)
#define SWITCH_PC7C01R37_PC7C01R37G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R37_PC7C01R37G1_SHIFT (28UL)
#define SWITCH_PC7C01R37_PAGE_C7_CONFIG_0_1_REG37_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R37_PAGE_C7_CONFIG_0_1_REG37_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R37_PC7C01R37G2_MASK (0x40UL)
#define SWITCH_PC7C01R37_PC7C01R37G2_SHIFT (6UL)
#define SWITCH_PC7C01R37_PC7C01R37G3_MASK (0x20UL)
#define SWITCH_PC7C01R37_PC7C01R37G3_SHIFT (5UL)
#define SWITCH_PC7C01R37_PC7C01R37G4_MASK (0x10UL)
#define SWITCH_PC7C01R37_PC7C01R37G4_SHIFT (4UL)
#define SWITCH_PC7C01R37_PC7C01R37G5_MASK (0x8UL)
#define SWITCH_PC7C01R37_PC7C01R37G5_SHIFT (3UL)
#define SWITCH_PC7C01R37_PAGE_C7_CONFIG_0_1_REG37_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R37_PAGE_C7_CONFIG_0_1_REG37_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R37_PAGE_C7_CONFIG_0_1_REG37_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R37_PAGE_C7_CONFIG_0_1_REG37_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R37_PAGE_C7_CONFIG_0_1_REG37_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R37_PAGE_C7_CONFIG_0_1_REG37_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R38_TYPE;
#define SWITCH_PC7C01R38_PC7C01R38ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R38_PC7C01R38ASS_SHIFT (31UL)
#define SWITCH_PC7C01R38_PC7C01R38CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R38_PC7C01R38CPS_SHIFT (30UL)
#define SWITCH_PC7C01R38_PC7C01R38G_MASK (0x20000000UL)
#define SWITCH_PC7C01R38_PC7C01R38G_SHIFT (29UL)
#define SWITCH_PC7C01R38_PC7C01R38G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R38_PC7C01R38G1_SHIFT (28UL)
#define SWITCH_PC7C01R38_PAGE_C7_CONFIG_0_1_REG38_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R38_PAGE_C7_CONFIG_0_1_REG38_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R38_PC7C01R38G2_MASK (0x40UL)
#define SWITCH_PC7C01R38_PC7C01R38G2_SHIFT (6UL)
#define SWITCH_PC7C01R38_PC7C01R38G3_MASK (0x20UL)
#define SWITCH_PC7C01R38_PC7C01R38G3_SHIFT (5UL)
#define SWITCH_PC7C01R38_PC7C01R38G4_MASK (0x10UL)
#define SWITCH_PC7C01R38_PC7C01R38G4_SHIFT (4UL)
#define SWITCH_PC7C01R38_PC7C01R38G5_MASK (0x8UL)
#define SWITCH_PC7C01R38_PC7C01R38G5_SHIFT (3UL)
#define SWITCH_PC7C01R38_PAGE_C7_CONFIG_0_1_REG38_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R38_PAGE_C7_CONFIG_0_1_REG38_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R38_PAGE_C7_CONFIG_0_1_REG38_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R38_PAGE_C7_CONFIG_0_1_REG38_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R38_PAGE_C7_CONFIG_0_1_REG38_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R38_PAGE_C7_CONFIG_0_1_REG38_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R39_TYPE;
#define SWITCH_PC7C01R39_PC7C01R39ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R39_PC7C01R39ASS_SHIFT (31UL)
#define SWITCH_PC7C01R39_PC7C01R39CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R39_PC7C01R39CPS_SHIFT (30UL)
#define SWITCH_PC7C01R39_PC7C01R39G_MASK (0x20000000UL)
#define SWITCH_PC7C01R39_PC7C01R39G_SHIFT (29UL)
#define SWITCH_PC7C01R39_PC7C01R39G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R39_PC7C01R39G1_SHIFT (28UL)
#define SWITCH_PC7C01R39_PAGE_C7_CONFIG_0_1_REG39_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R39_PAGE_C7_CONFIG_0_1_REG39_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R39_PC7C01R39G2_MASK (0x40UL)
#define SWITCH_PC7C01R39_PC7C01R39G2_SHIFT (6UL)
#define SWITCH_PC7C01R39_PC7C01R39G3_MASK (0x20UL)
#define SWITCH_PC7C01R39_PC7C01R39G3_SHIFT (5UL)
#define SWITCH_PC7C01R39_PC7C01R39G4_MASK (0x10UL)
#define SWITCH_PC7C01R39_PC7C01R39G4_SHIFT (4UL)
#define SWITCH_PC7C01R39_PC7C01R39G5_MASK (0x8UL)
#define SWITCH_PC7C01R39_PC7C01R39G5_SHIFT (3UL)
#define SWITCH_PC7C01R39_PAGE_C7_CONFIG_0_1_REG39_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R39_PAGE_C7_CONFIG_0_1_REG39_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R39_PAGE_C7_CONFIG_0_1_REG39_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R39_PAGE_C7_CONFIG_0_1_REG39_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R39_PAGE_C7_CONFIG_0_1_REG39_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R39_PAGE_C7_CONFIG_0_1_REG39_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R40_TYPE;
#define SWITCH_PC7C01R40_PC7C01R40ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R40_PC7C01R40ASS_SHIFT (31UL)
#define SWITCH_PC7C01R40_PC7C01R40CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R40_PC7C01R40CPS_SHIFT (30UL)
#define SWITCH_PC7C01R40_PC7C01R40G_MASK (0x20000000UL)
#define SWITCH_PC7C01R40_PC7C01R40G_SHIFT (29UL)
#define SWITCH_PC7C01R40_PC7C01R40G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R40_PC7C01R40G1_SHIFT (28UL)
#define SWITCH_PC7C01R40_PAGE_C7_CONFIG_0_1_REG40_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R40_PAGE_C7_CONFIG_0_1_REG40_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R40_PC7C01R40G2_MASK (0x40UL)
#define SWITCH_PC7C01R40_PC7C01R40G2_SHIFT (6UL)
#define SWITCH_PC7C01R40_PC7C01R40G3_MASK (0x20UL)
#define SWITCH_PC7C01R40_PC7C01R40G3_SHIFT (5UL)
#define SWITCH_PC7C01R40_PC7C01R40G4_MASK (0x10UL)
#define SWITCH_PC7C01R40_PC7C01R40G4_SHIFT (4UL)
#define SWITCH_PC7C01R40_PC7C01R40G5_MASK (0x8UL)
#define SWITCH_PC7C01R40_PC7C01R40G5_SHIFT (3UL)
#define SWITCH_PC7C01R40_PAGE_C7_CONFIG_0_1_REG40_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R40_PAGE_C7_CONFIG_0_1_REG40_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R40_PAGE_C7_CONFIG_0_1_REG40_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R40_PAGE_C7_CONFIG_0_1_REG40_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R40_PAGE_C7_CONFIG_0_1_REG40_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R40_PAGE_C7_CONFIG_0_1_REG40_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R41_TYPE;
#define SWITCH_PC7C01R41_PC7C01R41ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R41_PC7C01R41ASS_SHIFT (31UL)
#define SWITCH_PC7C01R41_PC7C01R41CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R41_PC7C01R41CPS_SHIFT (30UL)
#define SWITCH_PC7C01R41_PC7C01R41G_MASK (0x20000000UL)
#define SWITCH_PC7C01R41_PC7C01R41G_SHIFT (29UL)
#define SWITCH_PC7C01R41_PC7C01R41G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R41_PC7C01R41G1_SHIFT (28UL)
#define SWITCH_PC7C01R41_PAGE_C7_CONFIG_0_1_REG41_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R41_PAGE_C7_CONFIG_0_1_REG41_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R41_PC7C01R41G2_MASK (0x40UL)
#define SWITCH_PC7C01R41_PC7C01R41G2_SHIFT (6UL)
#define SWITCH_PC7C01R41_PC7C01R41G3_MASK (0x20UL)
#define SWITCH_PC7C01R41_PC7C01R41G3_SHIFT (5UL)
#define SWITCH_PC7C01R41_PC7C01R41G4_MASK (0x10UL)
#define SWITCH_PC7C01R41_PC7C01R41G4_SHIFT (4UL)
#define SWITCH_PC7C01R41_PC7C01R41G5_MASK (0x8UL)
#define SWITCH_PC7C01R41_PC7C01R41G5_SHIFT (3UL)
#define SWITCH_PC7C01R41_PAGE_C7_CONFIG_0_1_REG41_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R41_PAGE_C7_CONFIG_0_1_REG41_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R41_PAGE_C7_CONFIG_0_1_REG41_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R41_PAGE_C7_CONFIG_0_1_REG41_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R41_PAGE_C7_CONFIG_0_1_REG41_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R41_PAGE_C7_CONFIG_0_1_REG41_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R42_TYPE;
#define SWITCH_PC7C01R42_PC7C01R42ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R42_PC7C01R42ASS_SHIFT (31UL)
#define SWITCH_PC7C01R42_PC7C01R42CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R42_PC7C01R42CPS_SHIFT (30UL)
#define SWITCH_PC7C01R42_PC7C01R42G_MASK (0x20000000UL)
#define SWITCH_PC7C01R42_PC7C01R42G_SHIFT (29UL)
#define SWITCH_PC7C01R42_PC7C01R42G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R42_PC7C01R42G1_SHIFT (28UL)
#define SWITCH_PC7C01R42_PAGE_C7_CONFIG_0_1_REG42_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R42_PAGE_C7_CONFIG_0_1_REG42_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R42_PC7C01R42G2_MASK (0x40UL)
#define SWITCH_PC7C01R42_PC7C01R42G2_SHIFT (6UL)
#define SWITCH_PC7C01R42_PC7C01R42G3_MASK (0x20UL)
#define SWITCH_PC7C01R42_PC7C01R42G3_SHIFT (5UL)
#define SWITCH_PC7C01R42_PC7C01R42G4_MASK (0x10UL)
#define SWITCH_PC7C01R42_PC7C01R42G4_SHIFT (4UL)
#define SWITCH_PC7C01R42_PC7C01R42G5_MASK (0x8UL)
#define SWITCH_PC7C01R42_PC7C01R42G5_SHIFT (3UL)
#define SWITCH_PC7C01R42_PAGE_C7_CONFIG_0_1_REG42_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R42_PAGE_C7_CONFIG_0_1_REG42_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R42_PAGE_C7_CONFIG_0_1_REG42_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R42_PAGE_C7_CONFIG_0_1_REG42_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R42_PAGE_C7_CONFIG_0_1_REG42_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R42_PAGE_C7_CONFIG_0_1_REG42_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R43_TYPE;
#define SWITCH_PC7C01R43_PC7C01R43ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R43_PC7C01R43ASS_SHIFT (31UL)
#define SWITCH_PC7C01R43_PC7C01R43CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R43_PC7C01R43CPS_SHIFT (30UL)
#define SWITCH_PC7C01R43_PC7C01R43G_MASK (0x20000000UL)
#define SWITCH_PC7C01R43_PC7C01R43G_SHIFT (29UL)
#define SWITCH_PC7C01R43_PC7C01R43G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R43_PC7C01R43G1_SHIFT (28UL)
#define SWITCH_PC7C01R43_PAGE_C7_CONFIG_0_1_REG43_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R43_PAGE_C7_CONFIG_0_1_REG43_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R43_PC7C01R43G2_MASK (0x40UL)
#define SWITCH_PC7C01R43_PC7C01R43G2_SHIFT (6UL)
#define SWITCH_PC7C01R43_PC7C01R43G3_MASK (0x20UL)
#define SWITCH_PC7C01R43_PC7C01R43G3_SHIFT (5UL)
#define SWITCH_PC7C01R43_PC7C01R43G4_MASK (0x10UL)
#define SWITCH_PC7C01R43_PC7C01R43G4_SHIFT (4UL)
#define SWITCH_PC7C01R43_PC7C01R43G5_MASK (0x8UL)
#define SWITCH_PC7C01R43_PC7C01R43G5_SHIFT (3UL)
#define SWITCH_PC7C01R43_PAGE_C7_CONFIG_0_1_REG43_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R43_PAGE_C7_CONFIG_0_1_REG43_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R43_PAGE_C7_CONFIG_0_1_REG43_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R43_PAGE_C7_CONFIG_0_1_REG43_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R43_PAGE_C7_CONFIG_0_1_REG43_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R43_PAGE_C7_CONFIG_0_1_REG43_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R44_TYPE;
#define SWITCH_PC7C01R44_PC7C01R44ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R44_PC7C01R44ASS_SHIFT (31UL)
#define SWITCH_PC7C01R44_PC7C01R44CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R44_PC7C01R44CPS_SHIFT (30UL)
#define SWITCH_PC7C01R44_PC7C01R44G_MASK (0x20000000UL)
#define SWITCH_PC7C01R44_PC7C01R44G_SHIFT (29UL)
#define SWITCH_PC7C01R44_PC7C01R44G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R44_PC7C01R44G1_SHIFT (28UL)
#define SWITCH_PC7C01R44_PAGE_C7_CONFIG_0_1_REG44_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R44_PAGE_C7_CONFIG_0_1_REG44_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R44_PC7C01R44G2_MASK (0x40UL)
#define SWITCH_PC7C01R44_PC7C01R44G2_SHIFT (6UL)
#define SWITCH_PC7C01R44_PC7C01R44G3_MASK (0x20UL)
#define SWITCH_PC7C01R44_PC7C01R44G3_SHIFT (5UL)
#define SWITCH_PC7C01R44_PC7C01R44G4_MASK (0x10UL)
#define SWITCH_PC7C01R44_PC7C01R44G4_SHIFT (4UL)
#define SWITCH_PC7C01R44_PC7C01R44G5_MASK (0x8UL)
#define SWITCH_PC7C01R44_PC7C01R44G5_SHIFT (3UL)
#define SWITCH_PC7C01R44_PAGE_C7_CONFIG_0_1_REG44_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R44_PAGE_C7_CONFIG_0_1_REG44_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R44_PAGE_C7_CONFIG_0_1_REG44_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R44_PAGE_C7_CONFIG_0_1_REG44_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R44_PAGE_C7_CONFIG_0_1_REG44_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R44_PAGE_C7_CONFIG_0_1_REG44_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R45_TYPE;
#define SWITCH_PC7C01R45_PC7C01R45ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R45_PC7C01R45ASS_SHIFT (31UL)
#define SWITCH_PC7C01R45_PC7C01R45CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R45_PC7C01R45CPS_SHIFT (30UL)
#define SWITCH_PC7C01R45_PC7C01R45G_MASK (0x20000000UL)
#define SWITCH_PC7C01R45_PC7C01R45G_SHIFT (29UL)
#define SWITCH_PC7C01R45_PC7C01R45G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R45_PC7C01R45G1_SHIFT (28UL)
#define SWITCH_PC7C01R45_PAGE_C7_CONFIG_0_1_REG45_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R45_PAGE_C7_CONFIG_0_1_REG45_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R45_PC7C01R45G2_MASK (0x40UL)
#define SWITCH_PC7C01R45_PC7C01R45G2_SHIFT (6UL)
#define SWITCH_PC7C01R45_PC7C01R45G3_MASK (0x20UL)
#define SWITCH_PC7C01R45_PC7C01R45G3_SHIFT (5UL)
#define SWITCH_PC7C01R45_PC7C01R45G4_MASK (0x10UL)
#define SWITCH_PC7C01R45_PC7C01R45G4_SHIFT (4UL)
#define SWITCH_PC7C01R45_PC7C01R45G5_MASK (0x8UL)
#define SWITCH_PC7C01R45_PC7C01R45G5_SHIFT (3UL)
#define SWITCH_PC7C01R45_PAGE_C7_CONFIG_0_1_REG45_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R45_PAGE_C7_CONFIG_0_1_REG45_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R45_PAGE_C7_CONFIG_0_1_REG45_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R45_PAGE_C7_CONFIG_0_1_REG45_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R45_PAGE_C7_CONFIG_0_1_REG45_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R45_PAGE_C7_CONFIG_0_1_REG45_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R46_TYPE;
#define SWITCH_PC7C01R46_PC7C01R46ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R46_PC7C01R46ASS_SHIFT (31UL)
#define SWITCH_PC7C01R46_PC7C01R46CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R46_PC7C01R46CPS_SHIFT (30UL)
#define SWITCH_PC7C01R46_PC7C01R46G_MASK (0x20000000UL)
#define SWITCH_PC7C01R46_PC7C01R46G_SHIFT (29UL)
#define SWITCH_PC7C01R46_PC7C01R46G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R46_PC7C01R46G1_SHIFT (28UL)
#define SWITCH_PC7C01R46_PAGE_C7_CONFIG_0_1_REG46_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R46_PAGE_C7_CONFIG_0_1_REG46_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R46_PC7C01R46G2_MASK (0x40UL)
#define SWITCH_PC7C01R46_PC7C01R46G2_SHIFT (6UL)
#define SWITCH_PC7C01R46_PC7C01R46G3_MASK (0x20UL)
#define SWITCH_PC7C01R46_PC7C01R46G3_SHIFT (5UL)
#define SWITCH_PC7C01R46_PC7C01R46G4_MASK (0x10UL)
#define SWITCH_PC7C01R46_PC7C01R46G4_SHIFT (4UL)
#define SWITCH_PC7C01R46_PC7C01R46G5_MASK (0x8UL)
#define SWITCH_PC7C01R46_PC7C01R46G5_SHIFT (3UL)
#define SWITCH_PC7C01R46_PAGE_C7_CONFIG_0_1_REG46_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R46_PAGE_C7_CONFIG_0_1_REG46_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R46_PAGE_C7_CONFIG_0_1_REG46_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R46_PAGE_C7_CONFIG_0_1_REG46_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R46_PAGE_C7_CONFIG_0_1_REG46_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R46_PAGE_C7_CONFIG_0_1_REG46_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R47_TYPE;
#define SWITCH_PC7C01R47_PC7C01R47ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R47_PC7C01R47ASS_SHIFT (31UL)
#define SWITCH_PC7C01R47_PC7C01R47CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R47_PC7C01R47CPS_SHIFT (30UL)
#define SWITCH_PC7C01R47_PC7C01R47G_MASK (0x20000000UL)
#define SWITCH_PC7C01R47_PC7C01R47G_SHIFT (29UL)
#define SWITCH_PC7C01R47_PC7C01R47G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R47_PC7C01R47G1_SHIFT (28UL)
#define SWITCH_PC7C01R47_PAGE_C7_CONFIG_0_1_REG47_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R47_PAGE_C7_CONFIG_0_1_REG47_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R47_PC7C01R47G2_MASK (0x40UL)
#define SWITCH_PC7C01R47_PC7C01R47G2_SHIFT (6UL)
#define SWITCH_PC7C01R47_PC7C01R47G3_MASK (0x20UL)
#define SWITCH_PC7C01R47_PC7C01R47G3_SHIFT (5UL)
#define SWITCH_PC7C01R47_PC7C01R47G4_MASK (0x10UL)
#define SWITCH_PC7C01R47_PC7C01R47G4_SHIFT (4UL)
#define SWITCH_PC7C01R47_PC7C01R47G5_MASK (0x8UL)
#define SWITCH_PC7C01R47_PC7C01R47G5_SHIFT (3UL)
#define SWITCH_PC7C01R47_PAGE_C7_CONFIG_0_1_REG47_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R47_PAGE_C7_CONFIG_0_1_REG47_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R47_PAGE_C7_CONFIG_0_1_REG47_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R47_PAGE_C7_CONFIG_0_1_REG47_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R47_PAGE_C7_CONFIG_0_1_REG47_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R47_PAGE_C7_CONFIG_0_1_REG47_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R48_TYPE;
#define SWITCH_PC7C01R48_PC7C01R48ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R48_PC7C01R48ASS_SHIFT (31UL)
#define SWITCH_PC7C01R48_PC7C01R48CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R48_PC7C01R48CPS_SHIFT (30UL)
#define SWITCH_PC7C01R48_PC7C01R48G_MASK (0x20000000UL)
#define SWITCH_PC7C01R48_PC7C01R48G_SHIFT (29UL)
#define SWITCH_PC7C01R48_PC7C01R48G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R48_PC7C01R48G1_SHIFT (28UL)
#define SWITCH_PC7C01R48_PAGE_C7_CONFIG_0_1_REG48_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R48_PAGE_C7_CONFIG_0_1_REG48_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R48_PC7C01R48G2_MASK (0x40UL)
#define SWITCH_PC7C01R48_PC7C01R48G2_SHIFT (6UL)
#define SWITCH_PC7C01R48_PC7C01R48G3_MASK (0x20UL)
#define SWITCH_PC7C01R48_PC7C01R48G3_SHIFT (5UL)
#define SWITCH_PC7C01R48_PC7C01R48G4_MASK (0x10UL)
#define SWITCH_PC7C01R48_PC7C01R48G4_SHIFT (4UL)
#define SWITCH_PC7C01R48_PC7C01R48G5_MASK (0x8UL)
#define SWITCH_PC7C01R48_PC7C01R48G5_SHIFT (3UL)
#define SWITCH_PC7C01R48_PAGE_C7_CONFIG_0_1_REG48_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R48_PAGE_C7_CONFIG_0_1_REG48_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R48_PAGE_C7_CONFIG_0_1_REG48_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R48_PAGE_C7_CONFIG_0_1_REG48_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R48_PAGE_C7_CONFIG_0_1_REG48_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R48_PAGE_C7_CONFIG_0_1_REG48_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R49_TYPE;
#define SWITCH_PC7C01R49_PC7C01R49ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R49_PC7C01R49ASS_SHIFT (31UL)
#define SWITCH_PC7C01R49_PC7C01R49CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R49_PC7C01R49CPS_SHIFT (30UL)
#define SWITCH_PC7C01R49_PC7C01R49G_MASK (0x20000000UL)
#define SWITCH_PC7C01R49_PC7C01R49G_SHIFT (29UL)
#define SWITCH_PC7C01R49_PC7C01R49G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R49_PC7C01R49G1_SHIFT (28UL)
#define SWITCH_PC7C01R49_PAGE_C7_CONFIG_0_1_REG49_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R49_PAGE_C7_CONFIG_0_1_REG49_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R49_PC7C01R49G2_MASK (0x40UL)
#define SWITCH_PC7C01R49_PC7C01R49G2_SHIFT (6UL)
#define SWITCH_PC7C01R49_PC7C01R49G3_MASK (0x20UL)
#define SWITCH_PC7C01R49_PC7C01R49G3_SHIFT (5UL)
#define SWITCH_PC7C01R49_PC7C01R49G4_MASK (0x10UL)
#define SWITCH_PC7C01R49_PC7C01R49G4_SHIFT (4UL)
#define SWITCH_PC7C01R49_PC7C01R49G5_MASK (0x8UL)
#define SWITCH_PC7C01R49_PC7C01R49G5_SHIFT (3UL)
#define SWITCH_PC7C01R49_PAGE_C7_CONFIG_0_1_REG49_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R49_PAGE_C7_CONFIG_0_1_REG49_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R49_PAGE_C7_CONFIG_0_1_REG49_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R49_PAGE_C7_CONFIG_0_1_REG49_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R49_PAGE_C7_CONFIG_0_1_REG49_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R49_PAGE_C7_CONFIG_0_1_REG49_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R50_TYPE;
#define SWITCH_PC7C01R50_PC7C01R50ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R50_PC7C01R50ASS_SHIFT (31UL)
#define SWITCH_PC7C01R50_PC7C01R50CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R50_PC7C01R50CPS_SHIFT (30UL)
#define SWITCH_PC7C01R50_PC7C01R50G_MASK (0x20000000UL)
#define SWITCH_PC7C01R50_PC7C01R50G_SHIFT (29UL)
#define SWITCH_PC7C01R50_PC7C01R50G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R50_PC7C01R50G1_SHIFT (28UL)
#define SWITCH_PC7C01R50_PAGE_C7_CONFIG_0_1_REG50_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R50_PAGE_C7_CONFIG_0_1_REG50_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R50_PC7C01R50G2_MASK (0x40UL)
#define SWITCH_PC7C01R50_PC7C01R50G2_SHIFT (6UL)
#define SWITCH_PC7C01R50_PC7C01R50G3_MASK (0x20UL)
#define SWITCH_PC7C01R50_PC7C01R50G3_SHIFT (5UL)
#define SWITCH_PC7C01R50_PC7C01R50G4_MASK (0x10UL)
#define SWITCH_PC7C01R50_PC7C01R50G4_SHIFT (4UL)
#define SWITCH_PC7C01R50_PC7C01R50G5_MASK (0x8UL)
#define SWITCH_PC7C01R50_PC7C01R50G5_SHIFT (3UL)
#define SWITCH_PC7C01R50_PAGE_C7_CONFIG_0_1_REG50_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R50_PAGE_C7_CONFIG_0_1_REG50_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R50_PAGE_C7_CONFIG_0_1_REG50_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R50_PAGE_C7_CONFIG_0_1_REG50_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R50_PAGE_C7_CONFIG_0_1_REG50_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R50_PAGE_C7_CONFIG_0_1_REG50_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R51_TYPE;
#define SWITCH_PC7C01R51_PC7C01R51ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R51_PC7C01R51ASS_SHIFT (31UL)
#define SWITCH_PC7C01R51_PC7C01R51CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R51_PC7C01R51CPS_SHIFT (30UL)
#define SWITCH_PC7C01R51_PC7C01R51G_MASK (0x20000000UL)
#define SWITCH_PC7C01R51_PC7C01R51G_SHIFT (29UL)
#define SWITCH_PC7C01R51_PC7C01R51G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R51_PC7C01R51G1_SHIFT (28UL)
#define SWITCH_PC7C01R51_PAGE_C7_CONFIG_0_1_REG51_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R51_PAGE_C7_CONFIG_0_1_REG51_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R51_PC7C01R51G2_MASK (0x40UL)
#define SWITCH_PC7C01R51_PC7C01R51G2_SHIFT (6UL)
#define SWITCH_PC7C01R51_PC7C01R51G3_MASK (0x20UL)
#define SWITCH_PC7C01R51_PC7C01R51G3_SHIFT (5UL)
#define SWITCH_PC7C01R51_PC7C01R51G4_MASK (0x10UL)
#define SWITCH_PC7C01R51_PC7C01R51G4_SHIFT (4UL)
#define SWITCH_PC7C01R51_PC7C01R51G5_MASK (0x8UL)
#define SWITCH_PC7C01R51_PC7C01R51G5_SHIFT (3UL)
#define SWITCH_PC7C01R51_PAGE_C7_CONFIG_0_1_REG51_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R51_PAGE_C7_CONFIG_0_1_REG51_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R51_PAGE_C7_CONFIG_0_1_REG51_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R51_PAGE_C7_CONFIG_0_1_REG51_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R51_PAGE_C7_CONFIG_0_1_REG51_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R51_PAGE_C7_CONFIG_0_1_REG51_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R52_TYPE;
#define SWITCH_PC7C01R52_PC7C01R52ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R52_PC7C01R52ASS_SHIFT (31UL)
#define SWITCH_PC7C01R52_PC7C01R52CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R52_PC7C01R52CPS_SHIFT (30UL)
#define SWITCH_PC7C01R52_PC7C01R52G_MASK (0x20000000UL)
#define SWITCH_PC7C01R52_PC7C01R52G_SHIFT (29UL)
#define SWITCH_PC7C01R52_PC7C01R52G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R52_PC7C01R52G1_SHIFT (28UL)
#define SWITCH_PC7C01R52_PAGE_C7_CONFIG_0_1_REG52_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R52_PAGE_C7_CONFIG_0_1_REG52_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R52_PC7C01R52G2_MASK (0x40UL)
#define SWITCH_PC7C01R52_PC7C01R52G2_SHIFT (6UL)
#define SWITCH_PC7C01R52_PC7C01R52G3_MASK (0x20UL)
#define SWITCH_PC7C01R52_PC7C01R52G3_SHIFT (5UL)
#define SWITCH_PC7C01R52_PC7C01R52G4_MASK (0x10UL)
#define SWITCH_PC7C01R52_PC7C01R52G4_SHIFT (4UL)
#define SWITCH_PC7C01R52_PC7C01R52G5_MASK (0x8UL)
#define SWITCH_PC7C01R52_PC7C01R52G5_SHIFT (3UL)
#define SWITCH_PC7C01R52_PAGE_C7_CONFIG_0_1_REG52_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R52_PAGE_C7_CONFIG_0_1_REG52_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R52_PAGE_C7_CONFIG_0_1_REG52_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R52_PAGE_C7_CONFIG_0_1_REG52_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R52_PAGE_C7_CONFIG_0_1_REG52_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R52_PAGE_C7_CONFIG_0_1_REG52_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R53_TYPE;
#define SWITCH_PC7C01R53_PC7C01R53ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R53_PC7C01R53ASS_SHIFT (31UL)
#define SWITCH_PC7C01R53_PC7C01R53CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R53_PC7C01R53CPS_SHIFT (30UL)
#define SWITCH_PC7C01R53_PC7C01R53G_MASK (0x20000000UL)
#define SWITCH_PC7C01R53_PC7C01R53G_SHIFT (29UL)
#define SWITCH_PC7C01R53_PC7C01R53G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R53_PC7C01R53G1_SHIFT (28UL)
#define SWITCH_PC7C01R53_PAGE_C7_CONFIG_0_1_REG53_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R53_PAGE_C7_CONFIG_0_1_REG53_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R53_PC7C01R53G2_MASK (0x40UL)
#define SWITCH_PC7C01R53_PC7C01R53G2_SHIFT (6UL)
#define SWITCH_PC7C01R53_PC7C01R53G3_MASK (0x20UL)
#define SWITCH_PC7C01R53_PC7C01R53G3_SHIFT (5UL)
#define SWITCH_PC7C01R53_PC7C01R53G4_MASK (0x10UL)
#define SWITCH_PC7C01R53_PC7C01R53G4_SHIFT (4UL)
#define SWITCH_PC7C01R53_PC7C01R53G5_MASK (0x8UL)
#define SWITCH_PC7C01R53_PC7C01R53G5_SHIFT (3UL)
#define SWITCH_PC7C01R53_PAGE_C7_CONFIG_0_1_REG53_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R53_PAGE_C7_CONFIG_0_1_REG53_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R53_PAGE_C7_CONFIG_0_1_REG53_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R53_PAGE_C7_CONFIG_0_1_REG53_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R53_PAGE_C7_CONFIG_0_1_REG53_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R53_PAGE_C7_CONFIG_0_1_REG53_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R54_TYPE;
#define SWITCH_PC7C01R54_PC7C01R54ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R54_PC7C01R54ASS_SHIFT (31UL)
#define SWITCH_PC7C01R54_PC7C01R54CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R54_PC7C01R54CPS_SHIFT (30UL)
#define SWITCH_PC7C01R54_PC7C01R54G_MASK (0x20000000UL)
#define SWITCH_PC7C01R54_PC7C01R54G_SHIFT (29UL)
#define SWITCH_PC7C01R54_PC7C01R54G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R54_PC7C01R54G1_SHIFT (28UL)
#define SWITCH_PC7C01R54_PAGE_C7_CONFIG_0_1_REG54_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R54_PAGE_C7_CONFIG_0_1_REG54_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R54_PC7C01R54G2_MASK (0x40UL)
#define SWITCH_PC7C01R54_PC7C01R54G2_SHIFT (6UL)
#define SWITCH_PC7C01R54_PC7C01R54G3_MASK (0x20UL)
#define SWITCH_PC7C01R54_PC7C01R54G3_SHIFT (5UL)
#define SWITCH_PC7C01R54_PC7C01R54G4_MASK (0x10UL)
#define SWITCH_PC7C01R54_PC7C01R54G4_SHIFT (4UL)
#define SWITCH_PC7C01R54_PC7C01R54G5_MASK (0x8UL)
#define SWITCH_PC7C01R54_PC7C01R54G5_SHIFT (3UL)
#define SWITCH_PC7C01R54_PAGE_C7_CONFIG_0_1_REG54_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R54_PAGE_C7_CONFIG_0_1_REG54_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R54_PAGE_C7_CONFIG_0_1_REG54_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R54_PAGE_C7_CONFIG_0_1_REG54_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R54_PAGE_C7_CONFIG_0_1_REG54_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R54_PAGE_C7_CONFIG_0_1_REG54_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R55_TYPE;
#define SWITCH_PC7C01R55_PC7C01R55ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R55_PC7C01R55ASS_SHIFT (31UL)
#define SWITCH_PC7C01R55_PC7C01R55CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R55_PC7C01R55CPS_SHIFT (30UL)
#define SWITCH_PC7C01R55_PC7C01R55G_MASK (0x20000000UL)
#define SWITCH_PC7C01R55_PC7C01R55G_SHIFT (29UL)
#define SWITCH_PC7C01R55_PC7C01R55G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R55_PC7C01R55G1_SHIFT (28UL)
#define SWITCH_PC7C01R55_PAGE_C7_CONFIG_0_1_REG55_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R55_PAGE_C7_CONFIG_0_1_REG55_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R55_PC7C01R55G2_MASK (0x40UL)
#define SWITCH_PC7C01R55_PC7C01R55G2_SHIFT (6UL)
#define SWITCH_PC7C01R55_PC7C01R55G3_MASK (0x20UL)
#define SWITCH_PC7C01R55_PC7C01R55G3_SHIFT (5UL)
#define SWITCH_PC7C01R55_PC7C01R55G4_MASK (0x10UL)
#define SWITCH_PC7C01R55_PC7C01R55G4_SHIFT (4UL)
#define SWITCH_PC7C01R55_PC7C01R55G5_MASK (0x8UL)
#define SWITCH_PC7C01R55_PC7C01R55G5_SHIFT (3UL)
#define SWITCH_PC7C01R55_PAGE_C7_CONFIG_0_1_REG55_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R55_PAGE_C7_CONFIG_0_1_REG55_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R55_PAGE_C7_CONFIG_0_1_REG55_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R55_PAGE_C7_CONFIG_0_1_REG55_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R55_PAGE_C7_CONFIG_0_1_REG55_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R55_PAGE_C7_CONFIG_0_1_REG55_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R56_TYPE;
#define SWITCH_PC7C01R56_PC7C01R56ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R56_PC7C01R56ASS_SHIFT (31UL)
#define SWITCH_PC7C01R56_PC7C01R56CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R56_PC7C01R56CPS_SHIFT (30UL)
#define SWITCH_PC7C01R56_PC7C01R56G_MASK (0x20000000UL)
#define SWITCH_PC7C01R56_PC7C01R56G_SHIFT (29UL)
#define SWITCH_PC7C01R56_PC7C01R56G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R56_PC7C01R56G1_SHIFT (28UL)
#define SWITCH_PC7C01R56_PAGE_C7_CONFIG_0_1_REG56_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R56_PAGE_C7_CONFIG_0_1_REG56_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R56_PC7C01R56G2_MASK (0x40UL)
#define SWITCH_PC7C01R56_PC7C01R56G2_SHIFT (6UL)
#define SWITCH_PC7C01R56_PC7C01R56G3_MASK (0x20UL)
#define SWITCH_PC7C01R56_PC7C01R56G3_SHIFT (5UL)
#define SWITCH_PC7C01R56_PC7C01R56G4_MASK (0x10UL)
#define SWITCH_PC7C01R56_PC7C01R56G4_SHIFT (4UL)
#define SWITCH_PC7C01R56_PC7C01R56G5_MASK (0x8UL)
#define SWITCH_PC7C01R56_PC7C01R56G5_SHIFT (3UL)
#define SWITCH_PC7C01R56_PAGE_C7_CONFIG_0_1_REG56_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R56_PAGE_C7_CONFIG_0_1_REG56_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R56_PAGE_C7_CONFIG_0_1_REG56_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R56_PAGE_C7_CONFIG_0_1_REG56_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R56_PAGE_C7_CONFIG_0_1_REG56_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R56_PAGE_C7_CONFIG_0_1_REG56_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R57_TYPE;
#define SWITCH_PC7C01R57_PC7C01R57ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R57_PC7C01R57ASS_SHIFT (31UL)
#define SWITCH_PC7C01R57_PC7C01R57CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R57_PC7C01R57CPS_SHIFT (30UL)
#define SWITCH_PC7C01R57_PC7C01R57G_MASK (0x20000000UL)
#define SWITCH_PC7C01R57_PC7C01R57G_SHIFT (29UL)
#define SWITCH_PC7C01R57_PC7C01R57G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R57_PC7C01R57G1_SHIFT (28UL)
#define SWITCH_PC7C01R57_PAGE_C7_CONFIG_0_1_REG57_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R57_PAGE_C7_CONFIG_0_1_REG57_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R57_PC7C01R57G2_MASK (0x40UL)
#define SWITCH_PC7C01R57_PC7C01R57G2_SHIFT (6UL)
#define SWITCH_PC7C01R57_PC7C01R57G3_MASK (0x20UL)
#define SWITCH_PC7C01R57_PC7C01R57G3_SHIFT (5UL)
#define SWITCH_PC7C01R57_PC7C01R57G4_MASK (0x10UL)
#define SWITCH_PC7C01R57_PC7C01R57G4_SHIFT (4UL)
#define SWITCH_PC7C01R57_PC7C01R57G5_MASK (0x8UL)
#define SWITCH_PC7C01R57_PC7C01R57G5_SHIFT (3UL)
#define SWITCH_PC7C01R57_PAGE_C7_CONFIG_0_1_REG57_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R57_PAGE_C7_CONFIG_0_1_REG57_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R57_PAGE_C7_CONFIG_0_1_REG57_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R57_PAGE_C7_CONFIG_0_1_REG57_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R57_PAGE_C7_CONFIG_0_1_REG57_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R57_PAGE_C7_CONFIG_0_1_REG57_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R58_TYPE;
#define SWITCH_PC7C01R58_PC7C01R58ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R58_PC7C01R58ASS_SHIFT (31UL)
#define SWITCH_PC7C01R58_PC7C01R58CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R58_PC7C01R58CPS_SHIFT (30UL)
#define SWITCH_PC7C01R58_PC7C01R58G_MASK (0x20000000UL)
#define SWITCH_PC7C01R58_PC7C01R58G_SHIFT (29UL)
#define SWITCH_PC7C01R58_PC7C01R58G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R58_PC7C01R58G1_SHIFT (28UL)
#define SWITCH_PC7C01R58_PAGE_C7_CONFIG_0_1_REG58_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R58_PAGE_C7_CONFIG_0_1_REG58_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R58_PC7C01R58G2_MASK (0x40UL)
#define SWITCH_PC7C01R58_PC7C01R58G2_SHIFT (6UL)
#define SWITCH_PC7C01R58_PC7C01R58G3_MASK (0x20UL)
#define SWITCH_PC7C01R58_PC7C01R58G3_SHIFT (5UL)
#define SWITCH_PC7C01R58_PC7C01R58G4_MASK (0x10UL)
#define SWITCH_PC7C01R58_PC7C01R58G4_SHIFT (4UL)
#define SWITCH_PC7C01R58_PC7C01R58G5_MASK (0x8UL)
#define SWITCH_PC7C01R58_PC7C01R58G5_SHIFT (3UL)
#define SWITCH_PC7C01R58_PAGE_C7_CONFIG_0_1_REG58_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R58_PAGE_C7_CONFIG_0_1_REG58_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R58_PAGE_C7_CONFIG_0_1_REG58_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R58_PAGE_C7_CONFIG_0_1_REG58_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R58_PAGE_C7_CONFIG_0_1_REG58_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R58_PAGE_C7_CONFIG_0_1_REG58_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R59_TYPE;
#define SWITCH_PC7C01R59_PC7C01R59ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R59_PC7C01R59ASS_SHIFT (31UL)
#define SWITCH_PC7C01R59_PC7C01R59CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R59_PC7C01R59CPS_SHIFT (30UL)
#define SWITCH_PC7C01R59_PC7C01R59G_MASK (0x20000000UL)
#define SWITCH_PC7C01R59_PC7C01R59G_SHIFT (29UL)
#define SWITCH_PC7C01R59_PC7C01R59G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R59_PC7C01R59G1_SHIFT (28UL)
#define SWITCH_PC7C01R59_PAGE_C7_CONFIG_0_1_REG59_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R59_PAGE_C7_CONFIG_0_1_REG59_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R59_PC7C01R59G2_MASK (0x40UL)
#define SWITCH_PC7C01R59_PC7C01R59G2_SHIFT (6UL)
#define SWITCH_PC7C01R59_PC7C01R59G3_MASK (0x20UL)
#define SWITCH_PC7C01R59_PC7C01R59G3_SHIFT (5UL)
#define SWITCH_PC7C01R59_PC7C01R59G4_MASK (0x10UL)
#define SWITCH_PC7C01R59_PC7C01R59G4_SHIFT (4UL)
#define SWITCH_PC7C01R59_PC7C01R59G5_MASK (0x8UL)
#define SWITCH_PC7C01R59_PC7C01R59G5_SHIFT (3UL)
#define SWITCH_PC7C01R59_PAGE_C7_CONFIG_0_1_REG59_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R59_PAGE_C7_CONFIG_0_1_REG59_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R59_PAGE_C7_CONFIG_0_1_REG59_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R59_PAGE_C7_CONFIG_0_1_REG59_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R59_PAGE_C7_CONFIG_0_1_REG59_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R59_PAGE_C7_CONFIG_0_1_REG59_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R60_TYPE;
#define SWITCH_PC7C01R60_PC7C01R60ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R60_PC7C01R60ASS_SHIFT (31UL)
#define SWITCH_PC7C01R60_PC7C01R60CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R60_PC7C01R60CPS_SHIFT (30UL)
#define SWITCH_PC7C01R60_PC7C01R60G_MASK (0x20000000UL)
#define SWITCH_PC7C01R60_PC7C01R60G_SHIFT (29UL)
#define SWITCH_PC7C01R60_PC7C01R60G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R60_PC7C01R60G1_SHIFT (28UL)
#define SWITCH_PC7C01R60_PAGE_C7_CONFIG_0_1_REG60_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R60_PAGE_C7_CONFIG_0_1_REG60_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R60_PC7C01R60G2_MASK (0x40UL)
#define SWITCH_PC7C01R60_PC7C01R60G2_SHIFT (6UL)
#define SWITCH_PC7C01R60_PC7C01R60G3_MASK (0x20UL)
#define SWITCH_PC7C01R60_PC7C01R60G3_SHIFT (5UL)
#define SWITCH_PC7C01R60_PC7C01R60G4_MASK (0x10UL)
#define SWITCH_PC7C01R60_PC7C01R60G4_SHIFT (4UL)
#define SWITCH_PC7C01R60_PC7C01R60G5_MASK (0x8UL)
#define SWITCH_PC7C01R60_PC7C01R60G5_SHIFT (3UL)
#define SWITCH_PC7C01R60_PAGE_C7_CONFIG_0_1_REG60_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R60_PAGE_C7_CONFIG_0_1_REG60_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R60_PAGE_C7_CONFIG_0_1_REG60_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R60_PAGE_C7_CONFIG_0_1_REG60_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R60_PAGE_C7_CONFIG_0_1_REG60_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R60_PAGE_C7_CONFIG_0_1_REG60_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R61_TYPE;
#define SWITCH_PC7C01R61_PC7C01R61ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R61_PC7C01R61ASS_SHIFT (31UL)
#define SWITCH_PC7C01R61_PC7C01R61CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R61_PC7C01R61CPS_SHIFT (30UL)
#define SWITCH_PC7C01R61_PC7C01R61G_MASK (0x20000000UL)
#define SWITCH_PC7C01R61_PC7C01R61G_SHIFT (29UL)
#define SWITCH_PC7C01R61_PC7C01R61G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R61_PC7C01R61G1_SHIFT (28UL)
#define SWITCH_PC7C01R61_PAGE_C7_CONFIG_0_1_REG61_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R61_PAGE_C7_CONFIG_0_1_REG61_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R61_PC7C01R61G2_MASK (0x40UL)
#define SWITCH_PC7C01R61_PC7C01R61G2_SHIFT (6UL)
#define SWITCH_PC7C01R61_PC7C01R61G3_MASK (0x20UL)
#define SWITCH_PC7C01R61_PC7C01R61G3_SHIFT (5UL)
#define SWITCH_PC7C01R61_PC7C01R61G4_MASK (0x10UL)
#define SWITCH_PC7C01R61_PC7C01R61G4_SHIFT (4UL)
#define SWITCH_PC7C01R61_PC7C01R61G5_MASK (0x8UL)
#define SWITCH_PC7C01R61_PC7C01R61G5_SHIFT (3UL)
#define SWITCH_PC7C01R61_PAGE_C7_CONFIG_0_1_REG61_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R61_PAGE_C7_CONFIG_0_1_REG61_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R61_PAGE_C7_CONFIG_0_1_REG61_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R61_PAGE_C7_CONFIG_0_1_REG61_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R61_PAGE_C7_CONFIG_0_1_REG61_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R61_PAGE_C7_CONFIG_0_1_REG61_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R62_TYPE;
#define SWITCH_PC7C01R62_PC7C01R62ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R62_PC7C01R62ASS_SHIFT (31UL)
#define SWITCH_PC7C01R62_PC7C01R62CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R62_PC7C01R62CPS_SHIFT (30UL)
#define SWITCH_PC7C01R62_PC7C01R62G_MASK (0x20000000UL)
#define SWITCH_PC7C01R62_PC7C01R62G_SHIFT (29UL)
#define SWITCH_PC7C01R62_PC7C01R62G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R62_PC7C01R62G1_SHIFT (28UL)
#define SWITCH_PC7C01R62_PAGE_C7_CONFIG_0_1_REG62_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R62_PAGE_C7_CONFIG_0_1_REG62_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R62_PC7C01R62G2_MASK (0x40UL)
#define SWITCH_PC7C01R62_PC7C01R62G2_SHIFT (6UL)
#define SWITCH_PC7C01R62_PC7C01R62G3_MASK (0x20UL)
#define SWITCH_PC7C01R62_PC7C01R62G3_SHIFT (5UL)
#define SWITCH_PC7C01R62_PC7C01R62G4_MASK (0x10UL)
#define SWITCH_PC7C01R62_PC7C01R62G4_SHIFT (4UL)
#define SWITCH_PC7C01R62_PC7C01R62G5_MASK (0x8UL)
#define SWITCH_PC7C01R62_PC7C01R62G5_SHIFT (3UL)
#define SWITCH_PC7C01R62_PAGE_C7_CONFIG_0_1_REG62_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R62_PAGE_C7_CONFIG_0_1_REG62_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R62_PAGE_C7_CONFIG_0_1_REG62_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R62_PAGE_C7_CONFIG_0_1_REG62_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R62_PAGE_C7_CONFIG_0_1_REG62_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R62_PAGE_C7_CONFIG_0_1_REG62_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC7C01R63_TYPE;
#define SWITCH_PC7C01R63_PC7C01R63ASS_MASK (0x80000000UL)
#define SWITCH_PC7C01R63_PC7C01R63ASS_SHIFT (31UL)
#define SWITCH_PC7C01R63_PC7C01R63CPS_MASK (0x40000000UL)
#define SWITCH_PC7C01R63_PC7C01R63CPS_SHIFT (30UL)
#define SWITCH_PC7C01R63_PC7C01R63G_MASK (0x20000000UL)
#define SWITCH_PC7C01R63_PC7C01R63G_SHIFT (29UL)
#define SWITCH_PC7C01R63_PC7C01R63G1_MASK (0x10000000UL)
#define SWITCH_PC7C01R63_PC7C01R63G1_SHIFT (28UL)
#define SWITCH_PC7C01R63_PAGE_C7_CONFIG_0_1_REG63_RESERVED_MASK (0xfffff80UL)
#define SWITCH_PC7C01R63_PAGE_C7_CONFIG_0_1_REG63_RESERVED_SHIFT (7UL)
#define SWITCH_PC7C01R63_PC7C01R63G2_MASK (0x40UL)
#define SWITCH_PC7C01R63_PC7C01R63G2_SHIFT (6UL)
#define SWITCH_PC7C01R63_PC7C01R63G3_MASK (0x20UL)
#define SWITCH_PC7C01R63_PC7C01R63G3_SHIFT (5UL)
#define SWITCH_PC7C01R63_PC7C01R63G4_MASK (0x10UL)
#define SWITCH_PC7C01R63_PC7C01R63G4_SHIFT (4UL)
#define SWITCH_PC7C01R63_PC7C01R63G5_MASK (0x8UL)
#define SWITCH_PC7C01R63_PC7C01R63G5_SHIFT (3UL)
#define SWITCH_PC7C01R63_PAGE_C7_CONFIG_0_1_REG63_CONFIG_CHANGE_MASK (0x4UL)
#define SWITCH_PC7C01R63_PAGE_C7_CONFIG_0_1_REG63_CONFIG_CHANGE_SHIFT (2UL)
#define SWITCH_PC7C01R63_PAGE_C7_CONFIG_0_1_REG63_BEGIN_REQUEST_MASK (0x2UL)
#define SWITCH_PC7C01R63_PAGE_C7_CONFIG_0_1_REG63_BEGIN_REQUEST_SHIFT (1UL)
#define SWITCH_PC7C01R63_PAGE_C7_CONFIG_0_1_REG63_GATE_ENABLE_MASK (0x1UL)
#define SWITCH_PC7C01R63_PAGE_C7_CONFIG_0_1_REG63_GATE_ENABLE_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R0_TYPE;
#define SWITCH_PC8ECS00R0_PC8ECS00R0CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R0_PC8ECS00R0CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R0_PC8ECS00R0BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R0_PC8ECS00R0BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R1_TYPE;
#define SWITCH_PC8ECS00R1_PC8ECS00R1CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R1_PC8ECS00R1CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R1_PC8ECS00R1BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R1_PC8ECS00R1BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R2_TYPE;
#define SWITCH_PC8ECS00R2_PC8ECS00R2CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R2_PC8ECS00R2CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R2_PC8ECS00R2BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R2_PC8ECS00R2BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R3_TYPE;
#define SWITCH_PC8ECS00R3_PC8ECS00R3CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R3_PC8ECS00R3CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R3_PC8ECS00R3BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R3_PC8ECS00R3BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R4_TYPE;
#define SWITCH_PC8ECS00R4_PC8ECS00R4CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R4_PC8ECS00R4CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R4_PC8ECS00R4BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R4_PC8ECS00R4BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R5_TYPE;
#define SWITCH_PC8ECS00R5_PC8ECS00R5CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R5_PC8ECS00R5CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R5_PC8ECS00R5BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R5_PC8ECS00R5BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R6_TYPE;
#define SWITCH_PC8ECS00R6_PC8ECS00R6CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R6_PC8ECS00R6CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R6_PC8ECS00R6BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R6_PC8ECS00R6BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R7_TYPE;
#define SWITCH_PC8ECS00R7_PC8ECS00R7CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R7_PC8ECS00R7CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R7_PC8ECS00R7BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R7_PC8ECS00R7BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R8_TYPE;
#define SWITCH_PC8ECS00R8_PC8ECS00R8CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R8_PC8ECS00R8CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R8_PC8ECS00R8BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R8_PC8ECS00R8BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R9_TYPE;
#define SWITCH_PC8ECS00R9_PC8ECS00R9CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R9_PC8ECS00R9CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R9_PC8ECS00R9BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R9_PC8ECS00R9BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R10_TYPE;
#define SWITCH_PC8ECS00R10_PC8ECS00R10CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R10_PC8ECS00R10CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R10_PC8ECS00R10BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R10_PC8ECS00R10BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R11_TYPE;
#define SWITCH_PC8ECS00R11_PC8ECS00R11CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R11_PC8ECS00R11CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R11_PC8ECS00R11BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R11_PC8ECS00R11BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R12_TYPE;
#define SWITCH_PC8ECS00R12_PC8ECS00R12CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R12_PC8ECS00R12CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R12_PC8ECS00R12BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R12_PC8ECS00R12BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R13_TYPE;
#define SWITCH_PC8ECS00R13_PC8ECS00R13CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R13_PC8ECS00R13CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R13_PC8ECS00R13BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R13_PC8ECS00R13BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R14_TYPE;
#define SWITCH_PC8ECS00R14_PC8ECS00R14CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R14_PC8ECS00R14CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R14_PC8ECS00R14BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R14_PC8ECS00R14BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R15_TYPE;
#define SWITCH_PC8ECS00R15_PC8ECS00R15CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R15_PC8ECS00R15CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R15_PC8ECS00R15BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R15_PC8ECS00R15BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R16_TYPE;
#define SWITCH_PC8ECS00R16_PC8ECS00R16CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R16_PC8ECS00R16CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R16_PC8ECS00R16BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R16_PC8ECS00R16BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R17_TYPE;
#define SWITCH_PC8ECS00R17_PC8ECS00R17CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R17_PC8ECS00R17CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R17_PC8ECS00R17BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R17_PC8ECS00R17BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R18_TYPE;
#define SWITCH_PC8ECS00R18_PC8ECS00R18CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R18_PC8ECS00R18CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R18_PC8ECS00R18BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R18_PC8ECS00R18BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R19_TYPE;
#define SWITCH_PC8ECS00R19_PC8ECS00R19CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R19_PC8ECS00R19CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R19_PC8ECS00R19BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R19_PC8ECS00R19BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R20_TYPE;
#define SWITCH_PC8ECS00R20_PC8ECS00R20CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R20_PC8ECS00R20CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R20_PC8ECS00R20BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R20_PC8ECS00R20BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R21_TYPE;
#define SWITCH_PC8ECS00R21_PC8ECS00R21CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R21_PC8ECS00R21CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R21_PC8ECS00R21BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R21_PC8ECS00R21BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R22_TYPE;
#define SWITCH_PC8ECS00R22_PC8ECS00R22CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R22_PC8ECS00R22CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R22_PC8ECS00R22BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R22_PC8ECS00R22BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R23_TYPE;
#define SWITCH_PC8ECS00R23_PC8ECS00R23CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R23_PC8ECS00R23CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R23_PC8ECS00R23BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R23_PC8ECS00R23BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R24_TYPE;
#define SWITCH_PC8ECS00R24_PC8ECS00R24CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R24_PC8ECS00R24CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R24_PC8ECS00R24BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R24_PC8ECS00R24BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R25_TYPE;
#define SWITCH_PC8ECS00R25_PC8ECS00R25CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R25_PC8ECS00R25CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R25_PC8ECS00R25BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R25_PC8ECS00R25BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R26_TYPE;
#define SWITCH_PC8ECS00R26_PC8ECS00R26CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R26_PC8ECS00R26CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R26_PC8ECS00R26BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R26_PC8ECS00R26BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R27_TYPE;
#define SWITCH_PC8ECS00R27_PC8ECS00R27CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R27_PC8ECS00R27CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R27_PC8ECS00R27BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R27_PC8ECS00R27BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R28_TYPE;
#define SWITCH_PC8ECS00R28_PC8ECS00R28CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R28_PC8ECS00R28CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R28_PC8ECS00R28BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R28_PC8ECS00R28BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R29_TYPE;
#define SWITCH_PC8ECS00R29_PC8ECS00R29CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R29_PC8ECS00R29CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R29_PC8ECS00R29BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R29_PC8ECS00R29BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R30_TYPE;
#define SWITCH_PC8ECS00R30_PC8ECS00R30CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R30_PC8ECS00R30CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R30_PC8ECS00R30BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R30_PC8ECS00R30BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC8ECS00R31_TYPE;
#define SWITCH_PC8ECS00R31_PC8ECS00R31CCEC_MASK (0xffff0000UL)
#define SWITCH_PC8ECS00R31_PC8ECS00R31CCEC_SHIFT (16UL)
#define SWITCH_PC8ECS00R31_PC8ECS00R31BTEC_MASK (0xffffUL)
#define SWITCH_PC8ECS00R31_PC8ECS00R31BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R32_TYPE;
#define SWITCH_PC9ECS01R32_PC9ECS01R32CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R32_PC9ECS01R32CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R32_PC9ECS01R32BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R32_PC9ECS01R32BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R33_TYPE;
#define SWITCH_PC9ECS01R33_PC9ECS01R33CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R33_PC9ECS01R33CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R33_PC9ECS01R33BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R33_PC9ECS01R33BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R34_TYPE;
#define SWITCH_PC9ECS01R34_PC9ECS01R34CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R34_PC9ECS01R34CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R34_PC9ECS01R34BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R34_PC9ECS01R34BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R35_TYPE;
#define SWITCH_PC9ECS01R35_PC9ECS01R35CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R35_PC9ECS01R35CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R35_PC9ECS01R35BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R35_PC9ECS01R35BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R36_TYPE;
#define SWITCH_PC9ECS01R36_PC9ECS01R36CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R36_PC9ECS01R36CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R36_PC9ECS01R36BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R36_PC9ECS01R36BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R37_TYPE;
#define SWITCH_PC9ECS01R37_PC9ECS01R37CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R37_PC9ECS01R37CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R37_PC9ECS01R37BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R37_PC9ECS01R37BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R38_TYPE;
#define SWITCH_PC9ECS01R38_PC9ECS01R38CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R38_PC9ECS01R38CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R38_PC9ECS01R38BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R38_PC9ECS01R38BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R39_TYPE;
#define SWITCH_PC9ECS01R39_PC9ECS01R39CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R39_PC9ECS01R39CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R39_PC9ECS01R39BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R39_PC9ECS01R39BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R40_TYPE;
#define SWITCH_PC9ECS01R40_PC9ECS01R40CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R40_PC9ECS01R40CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R40_PC9ECS01R40BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R40_PC9ECS01R40BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R41_TYPE;
#define SWITCH_PC9ECS01R41_PC9ECS01R41CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R41_PC9ECS01R41CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R41_PC9ECS01R41BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R41_PC9ECS01R41BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R42_TYPE;
#define SWITCH_PC9ECS01R42_PC9ECS01R42CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R42_PC9ECS01R42CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R42_PC9ECS01R42BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R42_PC9ECS01R42BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R43_TYPE;
#define SWITCH_PC9ECS01R43_PC9ECS01R43CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R43_PC9ECS01R43CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R43_PC9ECS01R43BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R43_PC9ECS01R43BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R44_TYPE;
#define SWITCH_PC9ECS01R44_PC9ECS01R44CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R44_PC9ECS01R44CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R44_PC9ECS01R44BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R44_PC9ECS01R44BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R45_TYPE;
#define SWITCH_PC9ECS01R45_PC9ECS01R45CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R45_PC9ECS01R45CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R45_PC9ECS01R45BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R45_PC9ECS01R45BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R46_TYPE;
#define SWITCH_PC9ECS01R46_PC9ECS01R46CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R46_PC9ECS01R46CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R46_PC9ECS01R46BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R46_PC9ECS01R46BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R47_TYPE;
#define SWITCH_PC9ECS01R47_PC9ECS01R47CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R47_PC9ECS01R47CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R47_PC9ECS01R47BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R47_PC9ECS01R47BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R48_TYPE;
#define SWITCH_PC9ECS01R48_PC9ECS01R48CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R48_PC9ECS01R48CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R48_PC9ECS01R48BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R48_PC9ECS01R48BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R49_TYPE;
#define SWITCH_PC9ECS01R49_PC9ECS01R49CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R49_PC9ECS01R49CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R49_PC9ECS01R49BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R49_PC9ECS01R49BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R50_TYPE;
#define SWITCH_PC9ECS01R50_PC9ECS01R50CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R50_PC9ECS01R50CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R50_PC9ECS01R50BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R50_PC9ECS01R50BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R51_TYPE;
#define SWITCH_PC9ECS01R51_PC9ECS01R51CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R51_PC9ECS01R51CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R51_PC9ECS01R51BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R51_PC9ECS01R51BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R52_TYPE;
#define SWITCH_PC9ECS01R52_PC9ECS01R52CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R52_PC9ECS01R52CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R52_PC9ECS01R52BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R52_PC9ECS01R52BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R53_TYPE;
#define SWITCH_PC9ECS01R53_PC9ECS01R53CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R53_PC9ECS01R53CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R53_PC9ECS01R53BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R53_PC9ECS01R53BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R54_TYPE;
#define SWITCH_PC9ECS01R54_PC9ECS01R54CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R54_PC9ECS01R54CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R54_PC9ECS01R54BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R54_PC9ECS01R54BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R55_TYPE;
#define SWITCH_PC9ECS01R55_PC9ECS01R55CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R55_PC9ECS01R55CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R55_PC9ECS01R55BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R55_PC9ECS01R55BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R56_TYPE;
#define SWITCH_PC9ECS01R56_PC9ECS01R56CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R56_PC9ECS01R56CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R56_PC9ECS01R56BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R56_PC9ECS01R56BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R57_TYPE;
#define SWITCH_PC9ECS01R57_PC9ECS01R57CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R57_PC9ECS01R57CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R57_PC9ECS01R57BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R57_PC9ECS01R57BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R58_TYPE;
#define SWITCH_PC9ECS01R58_PC9ECS01R58CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R58_PC9ECS01R58CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R58_PC9ECS01R58BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R58_PC9ECS01R58BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R59_TYPE;
#define SWITCH_PC9ECS01R59_PC9ECS01R59CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R59_PC9ECS01R59CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R59_PC9ECS01R59BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R59_PC9ECS01R59BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R60_TYPE;
#define SWITCH_PC9ECS01R60_PC9ECS01R60CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R60_PC9ECS01R60CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R60_PC9ECS01R60BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R60_PC9ECS01R60BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R61_TYPE;
#define SWITCH_PC9ECS01R61_PC9ECS01R61CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R61_PC9ECS01R61CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R61_PC9ECS01R61BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R61_PC9ECS01R61BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R62_TYPE;
#define SWITCH_PC9ECS01R62_PC9ECS01R62CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R62_PC9ECS01R62CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R62_PC9ECS01R62BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R62_PC9ECS01R62BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PC9ECS01R63_TYPE;
#define SWITCH_PC9ECS01R63_PC9ECS01R63CCEC_MASK (0xffff0000UL)
#define SWITCH_PC9ECS01R63_PC9ECS01R63CCEC_SHIFT (16UL)
#define SWITCH_PC9ECS01R63_PC9ECS01R63BTEC_MASK (0xffffUL)
#define SWITCH_PC9ECS01R63_PC9ECS01R63BTEC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R0_TYPE;
#define SWITCH_PCIS00R0_PCIS00R0R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R0_PCIS00R0R_SHIFT (2UL)
#define SWITCH_PCIS00R0_PCIS00R0CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R0_PCIS00R0CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R0_PCIS00R0BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R0_PCIS00R0BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R1_TYPE;
#define SWITCH_PCIS00R1_PCIS00R1R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R1_PCIS00R1R_SHIFT (2UL)
#define SWITCH_PCIS00R1_PCIS00R1CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R1_PCIS00R1CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R1_PCIS00R1BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R1_PCIS00R1BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R2_TYPE;
#define SWITCH_PCIS00R2_PCIS00R2R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R2_PCIS00R2R_SHIFT (2UL)
#define SWITCH_PCIS00R2_PCIS00R2CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R2_PCIS00R2CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R2_PCIS00R2BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R2_PCIS00R2BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R3_TYPE;
#define SWITCH_PCIS00R3_PCIS00R3R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R3_PCIS00R3R_SHIFT (2UL)
#define SWITCH_PCIS00R3_PCIS00R3CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R3_PCIS00R3CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R3_PCIS00R3BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R3_PCIS00R3BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R4_TYPE;
#define SWITCH_PCIS00R4_PCIS00R4R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R4_PCIS00R4R_SHIFT (2UL)
#define SWITCH_PCIS00R4_PCIS00R4CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R4_PCIS00R4CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R4_PCIS00R4BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R4_PCIS00R4BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R5_TYPE;
#define SWITCH_PCIS00R5_PCIS00R5R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R5_PCIS00R5R_SHIFT (2UL)
#define SWITCH_PCIS00R5_PCIS00R5CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R5_PCIS00R5CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R5_PCIS00R5BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R5_PCIS00R5BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R6_TYPE;
#define SWITCH_PCIS00R6_PCIS00R6R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R6_PCIS00R6R_SHIFT (2UL)
#define SWITCH_PCIS00R6_PCIS00R6CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R6_PCIS00R6CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R6_PCIS00R6BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R6_PCIS00R6BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R7_TYPE;
#define SWITCH_PCIS00R7_PCIS00R7R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R7_PCIS00R7R_SHIFT (2UL)
#define SWITCH_PCIS00R7_PCIS00R7CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R7_PCIS00R7CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R7_PCIS00R7BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R7_PCIS00R7BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R8_TYPE;
#define SWITCH_PCIS00R8_PCIS00R8R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R8_PCIS00R8R_SHIFT (2UL)
#define SWITCH_PCIS00R8_PCIS00R8CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R8_PCIS00R8CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R8_PCIS00R8BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R8_PCIS00R8BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R9_TYPE;
#define SWITCH_PCIS00R9_PCIS00R9R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R9_PCIS00R9R_SHIFT (2UL)
#define SWITCH_PCIS00R9_PCIS00R9CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R9_PCIS00R9CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R9_PCIS00R9BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R9_PCIS00R9BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R10_TYPE;
#define SWITCH_PCIS00R10_PCIS00R10R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R10_PCIS00R10R_SHIFT (2UL)
#define SWITCH_PCIS00R10_PCIS00R10CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R10_PCIS00R10CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R10_PCIS00R10BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R10_PCIS00R10BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R11_TYPE;
#define SWITCH_PCIS00R11_PCIS00R11R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R11_PCIS00R11R_SHIFT (2UL)
#define SWITCH_PCIS00R11_PCIS00R11CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R11_PCIS00R11CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R11_PCIS00R11BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R11_PCIS00R11BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R12_TYPE;
#define SWITCH_PCIS00R12_PCIS00R12R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R12_PCIS00R12R_SHIFT (2UL)
#define SWITCH_PCIS00R12_PCIS00R12CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R12_PCIS00R12CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R12_PCIS00R12BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R12_PCIS00R12BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R13_TYPE;
#define SWITCH_PCIS00R13_PCIS00R13R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R13_PCIS00R13R_SHIFT (2UL)
#define SWITCH_PCIS00R13_PCIS00R13CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R13_PCIS00R13CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R13_PCIS00R13BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R13_PCIS00R13BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R14_TYPE;
#define SWITCH_PCIS00R14_PCIS00R14R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R14_PCIS00R14R_SHIFT (2UL)
#define SWITCH_PCIS00R14_PCIS00R14CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R14_PCIS00R14CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R14_PCIS00R14BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R14_PCIS00R14BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R15_TYPE;
#define SWITCH_PCIS00R15_PCIS00R15R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R15_PCIS00R15R_SHIFT (2UL)
#define SWITCH_PCIS00R15_PCIS00R15CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R15_PCIS00R15CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R15_PCIS00R15BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R15_PCIS00R15BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R16_TYPE;
#define SWITCH_PCIS00R16_PCIS00R16R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R16_PCIS00R16R_SHIFT (2UL)
#define SWITCH_PCIS00R16_PCIS00R16CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R16_PCIS00R16CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R16_PCIS00R16BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R16_PCIS00R16BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R17_TYPE;
#define SWITCH_PCIS00R17_PCIS00R17R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R17_PCIS00R17R_SHIFT (2UL)
#define SWITCH_PCIS00R17_PCIS00R17CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R17_PCIS00R17CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R17_PCIS00R17BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R17_PCIS00R17BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R18_TYPE;
#define SWITCH_PCIS00R18_PCIS00R18R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R18_PCIS00R18R_SHIFT (2UL)
#define SWITCH_PCIS00R18_PCIS00R18CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R18_PCIS00R18CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R18_PCIS00R18BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R18_PCIS00R18BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R19_TYPE;
#define SWITCH_PCIS00R19_PCIS00R19R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R19_PCIS00R19R_SHIFT (2UL)
#define SWITCH_PCIS00R19_PCIS00R19CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R19_PCIS00R19CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R19_PCIS00R19BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R19_PCIS00R19BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R20_TYPE;
#define SWITCH_PCIS00R20_PCIS00R20R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R20_PCIS00R20R_SHIFT (2UL)
#define SWITCH_PCIS00R20_PCIS00R20CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R20_PCIS00R20CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R20_PCIS00R20BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R20_PCIS00R20BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R21_TYPE;
#define SWITCH_PCIS00R21_PCIS00R21R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R21_PCIS00R21R_SHIFT (2UL)
#define SWITCH_PCIS00R21_PCIS00R21CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R21_PCIS00R21CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R21_PCIS00R21BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R21_PCIS00R21BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R22_TYPE;
#define SWITCH_PCIS00R22_PCIS00R22R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R22_PCIS00R22R_SHIFT (2UL)
#define SWITCH_PCIS00R22_PCIS00R22CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R22_PCIS00R22CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R22_PCIS00R22BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R22_PCIS00R22BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R23_TYPE;
#define SWITCH_PCIS00R23_PCIS00R23R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R23_PCIS00R23R_SHIFT (2UL)
#define SWITCH_PCIS00R23_PCIS00R23CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R23_PCIS00R23CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R23_PCIS00R23BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R23_PCIS00R23BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R24_TYPE;
#define SWITCH_PCIS00R24_PCIS00R24R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R24_PCIS00R24R_SHIFT (2UL)
#define SWITCH_PCIS00R24_PCIS00R24CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R24_PCIS00R24CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R24_PCIS00R24BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R24_PCIS00R24BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R25_TYPE;
#define SWITCH_PCIS00R25_PCIS00R25R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R25_PCIS00R25R_SHIFT (2UL)
#define SWITCH_PCIS00R25_PCIS00R25CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R25_PCIS00R25CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R25_PCIS00R25BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R25_PCIS00R25BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R26_TYPE;
#define SWITCH_PCIS00R26_PCIS00R26R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R26_PCIS00R26R_SHIFT (2UL)
#define SWITCH_PCIS00R26_PCIS00R26CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R26_PCIS00R26CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R26_PCIS00R26BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R26_PCIS00R26BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R27_TYPE;
#define SWITCH_PCIS00R27_PCIS00R27R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R27_PCIS00R27R_SHIFT (2UL)
#define SWITCH_PCIS00R27_PCIS00R27CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R27_PCIS00R27CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R27_PCIS00R27BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R27_PCIS00R27BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R28_TYPE;
#define SWITCH_PCIS00R28_PCIS00R28R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R28_PCIS00R28R_SHIFT (2UL)
#define SWITCH_PCIS00R28_PCIS00R28CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R28_PCIS00R28CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R28_PCIS00R28BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R28_PCIS00R28BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R29_TYPE;
#define SWITCH_PCIS00R29_PCIS00R29R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R29_PCIS00R29R_SHIFT (2UL)
#define SWITCH_PCIS00R29_PCIS00R29CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R29_PCIS00R29CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R29_PCIS00R29BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R29_PCIS00R29BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R30_TYPE;
#define SWITCH_PCIS00R30_PCIS00R30R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R30_PCIS00R30R_SHIFT (2UL)
#define SWITCH_PCIS00R30_PCIS00R30CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R30_PCIS00R30CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R30_PCIS00R30BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R30_PCIS00R30BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS00R31_TYPE;
#define SWITCH_PCIS00R31_PCIS00R31R_MASK (0xfffffffcUL)
#define SWITCH_PCIS00R31_PCIS00R31R_SHIFT (2UL)
#define SWITCH_PCIS00R31_PCIS00R31CCAI_MASK (0x2UL)
#define SWITCH_PCIS00R31_PCIS00R31CCAI_SHIFT (1UL)
#define SWITCH_PCIS00R31_PCIS00R31BTEI_MASK (0x1UL)
#define SWITCH_PCIS00R31_PCIS00R31BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R32_TYPE;
#define SWITCH_PCIS01R32_PCIS01R32R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R32_PCIS01R32R_SHIFT (2UL)
#define SWITCH_PCIS01R32_PCIS01R32CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R32_PCIS01R32CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R32_PCIS01R32BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R32_PCIS01R32BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R33_TYPE;
#define SWITCH_PCIS01R33_PCIS01R33R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R33_PCIS01R33R_SHIFT (2UL)
#define SWITCH_PCIS01R33_PCIS01R33CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R33_PCIS01R33CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R33_PCIS01R33BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R33_PCIS01R33BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R34_TYPE;
#define SWITCH_PCIS01R34_PCIS01R34R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R34_PCIS01R34R_SHIFT (2UL)
#define SWITCH_PCIS01R34_PCIS01R34CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R34_PCIS01R34CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R34_PCIS01R34BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R34_PCIS01R34BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R35_TYPE;
#define SWITCH_PCIS01R35_PCIS01R35R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R35_PCIS01R35R_SHIFT (2UL)
#define SWITCH_PCIS01R35_PCIS01R35CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R35_PCIS01R35CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R35_PCIS01R35BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R35_PCIS01R35BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R36_TYPE;
#define SWITCH_PCIS01R36_PCIS01R36R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R36_PCIS01R36R_SHIFT (2UL)
#define SWITCH_PCIS01R36_PCIS01R36CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R36_PCIS01R36CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R36_PCIS01R36BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R36_PCIS01R36BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R37_TYPE;
#define SWITCH_PCIS01R37_PCIS01R37R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R37_PCIS01R37R_SHIFT (2UL)
#define SWITCH_PCIS01R37_PCIS01R37CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R37_PCIS01R37CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R37_PCIS01R37BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R37_PCIS01R37BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R38_TYPE;
#define SWITCH_PCIS01R38_PCIS01R38R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R38_PCIS01R38R_SHIFT (2UL)
#define SWITCH_PCIS01R38_PCIS01R38CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R38_PCIS01R38CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R38_PCIS01R38BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R38_PCIS01R38BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R39_TYPE;
#define SWITCH_PCIS01R39_PCIS01R39R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R39_PCIS01R39R_SHIFT (2UL)
#define SWITCH_PCIS01R39_PCIS01R39CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R39_PCIS01R39CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R39_PCIS01R39BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R39_PCIS01R39BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R40_TYPE;
#define SWITCH_PCIS01R40_PCIS01R40R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R40_PCIS01R40R_SHIFT (2UL)
#define SWITCH_PCIS01R40_PCIS01R40CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R40_PCIS01R40CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R40_PCIS01R40BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R40_PCIS01R40BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R41_TYPE;
#define SWITCH_PCIS01R41_PCIS01R41R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R41_PCIS01R41R_SHIFT (2UL)
#define SWITCH_PCIS01R41_PCIS01R41CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R41_PCIS01R41CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R41_PCIS01R41BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R41_PCIS01R41BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R42_TYPE;
#define SWITCH_PCIS01R42_PCIS01R42R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R42_PCIS01R42R_SHIFT (2UL)
#define SWITCH_PCIS01R42_PCIS01R42CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R42_PCIS01R42CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R42_PCIS01R42BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R42_PCIS01R42BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R43_TYPE;
#define SWITCH_PCIS01R43_PCIS01R43R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R43_PCIS01R43R_SHIFT (2UL)
#define SWITCH_PCIS01R43_PCIS01R43CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R43_PCIS01R43CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R43_PCIS01R43BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R43_PCIS01R43BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R44_TYPE;
#define SWITCH_PCIS01R44_PCIS01R44R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R44_PCIS01R44R_SHIFT (2UL)
#define SWITCH_PCIS01R44_PCIS01R44CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R44_PCIS01R44CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R44_PCIS01R44BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R44_PCIS01R44BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R45_TYPE;
#define SWITCH_PCIS01R45_PCIS01R45R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R45_PCIS01R45R_SHIFT (2UL)
#define SWITCH_PCIS01R45_PCIS01R45CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R45_PCIS01R45CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R45_PCIS01R45BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R45_PCIS01R45BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R46_TYPE;
#define SWITCH_PCIS01R46_PCIS01R46R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R46_PCIS01R46R_SHIFT (2UL)
#define SWITCH_PCIS01R46_PCIS01R46CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R46_PCIS01R46CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R46_PCIS01R46BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R46_PCIS01R46BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R47_TYPE;
#define SWITCH_PCIS01R47_PCIS01R47R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R47_PCIS01R47R_SHIFT (2UL)
#define SWITCH_PCIS01R47_PCIS01R47CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R47_PCIS01R47CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R47_PCIS01R47BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R47_PCIS01R47BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R48_TYPE;
#define SWITCH_PCIS01R48_PCIS01R48R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R48_PCIS01R48R_SHIFT (2UL)
#define SWITCH_PCIS01R48_PCIS01R48CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R48_PCIS01R48CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R48_PCIS01R48BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R48_PCIS01R48BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R49_TYPE;
#define SWITCH_PCIS01R49_PCIS01R49R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R49_PCIS01R49R_SHIFT (2UL)
#define SWITCH_PCIS01R49_PCIS01R49CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R49_PCIS01R49CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R49_PCIS01R49BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R49_PCIS01R49BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R50_TYPE;
#define SWITCH_PCIS01R50_PCIS01R50R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R50_PCIS01R50R_SHIFT (2UL)
#define SWITCH_PCIS01R50_PCIS01R50CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R50_PCIS01R50CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R50_PCIS01R50BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R50_PCIS01R50BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R51_TYPE;
#define SWITCH_PCIS01R51_PCIS01R51R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R51_PCIS01R51R_SHIFT (2UL)
#define SWITCH_PCIS01R51_PCIS01R51CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R51_PCIS01R51CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R51_PCIS01R51BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R51_PCIS01R51BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R52_TYPE;
#define SWITCH_PCIS01R52_PCIS01R52R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R52_PCIS01R52R_SHIFT (2UL)
#define SWITCH_PCIS01R52_PCIS01R52CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R52_PCIS01R52CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R52_PCIS01R52BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R52_PCIS01R52BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R53_TYPE;
#define SWITCH_PCIS01R53_PCIS01R53R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R53_PCIS01R53R_SHIFT (2UL)
#define SWITCH_PCIS01R53_PCIS01R53CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R53_PCIS01R53CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R53_PCIS01R53BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R53_PCIS01R53BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R54_TYPE;
#define SWITCH_PCIS01R54_PCIS01R54R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R54_PCIS01R54R_SHIFT (2UL)
#define SWITCH_PCIS01R54_PCIS01R54CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R54_PCIS01R54CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R54_PCIS01R54BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R54_PCIS01R54BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R55_TYPE;
#define SWITCH_PCIS01R55_PCIS01R55R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R55_PCIS01R55R_SHIFT (2UL)
#define SWITCH_PCIS01R55_PCIS01R55CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R55_PCIS01R55CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R55_PCIS01R55BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R55_PCIS01R55BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R56_TYPE;
#define SWITCH_PCIS01R56_PCIS01R56R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R56_PCIS01R56R_SHIFT (2UL)
#define SWITCH_PCIS01R56_PCIS01R56CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R56_PCIS01R56CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R56_PCIS01R56BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R56_PCIS01R56BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R57_TYPE;
#define SWITCH_PCIS01R57_PCIS01R57R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R57_PCIS01R57R_SHIFT (2UL)
#define SWITCH_PCIS01R57_PCIS01R57CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R57_PCIS01R57CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R57_PCIS01R57BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R57_PCIS01R57BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R58_TYPE;
#define SWITCH_PCIS01R58_PCIS01R58R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R58_PCIS01R58R_SHIFT (2UL)
#define SWITCH_PCIS01R58_PCIS01R58CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R58_PCIS01R58CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R58_PCIS01R58BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R58_PCIS01R58BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R59_TYPE;
#define SWITCH_PCIS01R59_PCIS01R59R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R59_PCIS01R59R_SHIFT (2UL)
#define SWITCH_PCIS01R59_PCIS01R59CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R59_PCIS01R59CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R59_PCIS01R59BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R59_PCIS01R59BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R60_TYPE;
#define SWITCH_PCIS01R60_PCIS01R60R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R60_PCIS01R60R_SHIFT (2UL)
#define SWITCH_PCIS01R60_PCIS01R60CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R60_PCIS01R60CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R60_PCIS01R60BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R60_PCIS01R60BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R61_TYPE;
#define SWITCH_PCIS01R61_PCIS01R61R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R61_PCIS01R61R_SHIFT (2UL)
#define SWITCH_PCIS01R61_PCIS01R61CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R61_PCIS01R61CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R61_PCIS01R61BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R61_PCIS01R61BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R62_TYPE;
#define SWITCH_PCIS01R62_PCIS01R62R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R62_PCIS01R62R_SHIFT (2UL)
#define SWITCH_PCIS01R62_PCIS01R62CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R62_PCIS01R62CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R62_PCIS01R62BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R62_PCIS01R62BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIS01R63_TYPE;
#define SWITCH_PCIS01R63_PCIS01R63R_MASK (0xfffffffcUL)
#define SWITCH_PCIS01R63_PCIS01R63R_SHIFT (2UL)
#define SWITCH_PCIS01R63_PCIS01R63CCAI_MASK (0x2UL)
#define SWITCH_PCIS01R63_PCIS01R63CCAI_SHIFT (1UL)
#define SWITCH_PCIS01R63_PCIS01R63BTEI_MASK (0x1UL)
#define SWITCH_PCIS01R63_PCIS01R63BTEI_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R0_TYPE;
#define SWITCH_PCIC00R0_PAGE_CC_INTERRUPT_CLEAR_0_0_REG0_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R0_PAGE_CC_INTERRUPT_CLEAR_0_0_REG0_RESERVED_SHIFT (18UL)
#define SWITCH_PCIC00R0_PCIC00R0CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R0_PCIC00R0CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R0_PCIC00R0BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R0_PCIC00R0BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R0_PCIC00R0R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R0_PCIC00R0R0_SHIFT (4UL)
#define SWITCH_PCIC00R0_PCIC00R0CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R0_PCIC00R0CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R0_PCIC00R0BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R0_PCIC00R0BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R0_PCIC00R0CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R0_PCIC00R0CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R0_PCIC00R0BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R0_PCIC00R0BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R1_TYPE;
#define SWITCH_PCIC00R1_PAGE_CC_INTERRUPT_CLEAR_0_0_REG1_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R1_PAGE_CC_INTERRUPT_CLEAR_0_0_REG1_RESERVED_SHIFT (18UL)
#define SWITCH_PCIC00R1_PCIC00R1CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R1_PCIC00R1CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R1_PCIC00R1BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R1_PCIC00R1BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R1_PCIC00R1R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R1_PCIC00R1R0_SHIFT (4UL)
#define SWITCH_PCIC00R1_PCIC00R1CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R1_PCIC00R1CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R1_PCIC00R1BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R1_PCIC00R1BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R1_PCIC00R1CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R1_PCIC00R1CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R1_PCIC00R1BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R1_PCIC00R1BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R2_TYPE;
#define SWITCH_PCIC00R2_PAGE_CC_INTERRUPT_CLEAR_0_0_REG2_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R2_PAGE_CC_INTERRUPT_CLEAR_0_0_REG2_RESERVED_SHIFT (18UL)
#define SWITCH_PCIC00R2_PCIC00R2CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R2_PCIC00R2CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R2_PCIC00R2BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R2_PCIC00R2BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R2_PCIC00R2R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R2_PCIC00R2R0_SHIFT (4UL)
#define SWITCH_PCIC00R2_PCIC00R2CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R2_PCIC00R2CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R2_PCIC00R2BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R2_PCIC00R2BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R2_PCIC00R2CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R2_PCIC00R2CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R2_PCIC00R2BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R2_PCIC00R2BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R3_TYPE;
#define SWITCH_PCIC00R3_PAGE_CC_INTERRUPT_CLEAR_0_0_REG3_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R3_PAGE_CC_INTERRUPT_CLEAR_0_0_REG3_RESERVED_SHIFT (18UL)
#define SWITCH_PCIC00R3_PCIC00R3CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R3_PCIC00R3CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R3_PCIC00R3BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R3_PCIC00R3BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R3_PCIC00R3R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R3_PCIC00R3R0_SHIFT (4UL)
#define SWITCH_PCIC00R3_PCIC00R3CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R3_PCIC00R3CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R3_PCIC00R3BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R3_PCIC00R3BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R3_PCIC00R3CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R3_PCIC00R3CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R3_PCIC00R3BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R3_PCIC00R3BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R4_TYPE;
#define SWITCH_PCIC00R4_PAGE_CC_INTERRUPT_CLEAR_0_0_REG4_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R4_PAGE_CC_INTERRUPT_CLEAR_0_0_REG4_RESERVED_SHIFT (18UL)
#define SWITCH_PCIC00R4_PCIC00R4CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R4_PCIC00R4CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R4_PCIC00R4BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R4_PCIC00R4BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R4_PCIC00R4R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R4_PCIC00R4R0_SHIFT (4UL)
#define SWITCH_PCIC00R4_PCIC00R4CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R4_PCIC00R4CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R4_PCIC00R4BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R4_PCIC00R4BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R4_PCIC00R4CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R4_PCIC00R4CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R4_PCIC00R4BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R4_PCIC00R4BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R5_TYPE;
#define SWITCH_PCIC00R5_PAGE_CC_INTERRUPT_CLEAR_0_0_REG5_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R5_PAGE_CC_INTERRUPT_CLEAR_0_0_REG5_RESERVED_SHIFT (18UL)
#define SWITCH_PCIC00R5_PCIC00R5CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R5_PCIC00R5CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R5_PCIC00R5BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R5_PCIC00R5BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R5_PCIC00R5R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R5_PCIC00R5R0_SHIFT (4UL)
#define SWITCH_PCIC00R5_PCIC00R5CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R5_PCIC00R5CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R5_PCIC00R5BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R5_PCIC00R5BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R5_PCIC00R5CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R5_PCIC00R5CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R5_PCIC00R5BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R5_PCIC00R5BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R6_TYPE;
#define SWITCH_PCIC00R6_PAGE_CC_INTERRUPT_CLEAR_0_0_REG6_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R6_PAGE_CC_INTERRUPT_CLEAR_0_0_REG6_RESERVED_SHIFT (18UL)
#define SWITCH_PCIC00R6_PCIC00R6CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R6_PCIC00R6CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R6_PCIC00R6BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R6_PCIC00R6BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R6_PCIC00R6R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R6_PCIC00R6R0_SHIFT (4UL)
#define SWITCH_PCIC00R6_PCIC00R6CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R6_PCIC00R6CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R6_PCIC00R6BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R6_PCIC00R6BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R6_PCIC00R6CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R6_PCIC00R6CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R6_PCIC00R6BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R6_PCIC00R6BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R7_TYPE;
#define SWITCH_PCIC00R7_PAGE_CC_INTERRUPT_CLEAR_0_0_REG7_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R7_PAGE_CC_INTERRUPT_CLEAR_0_0_REG7_RESERVED_SHIFT (18UL)
#define SWITCH_PCIC00R7_PCIC00R7CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R7_PCIC00R7CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R7_PCIC00R7BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R7_PCIC00R7BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R7_PCIC00R7R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R7_PCIC00R7R0_SHIFT (4UL)
#define SWITCH_PCIC00R7_PCIC00R7CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R7_PCIC00R7CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R7_PCIC00R7BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R7_PCIC00R7BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R7_PCIC00R7CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R7_PCIC00R7CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R7_PCIC00R7BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R7_PCIC00R7BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R8_TYPE;
#define SWITCH_PCIC00R8_PAGE_CC_INTERRUPT_CLEAR_0_0_REG8_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R8_PAGE_CC_INTERRUPT_CLEAR_0_0_REG8_RESERVED_SHIFT (18UL)
#define SWITCH_PCIC00R8_PCIC00R8CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R8_PCIC00R8CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R8_PCIC00R8BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R8_PCIC00R8BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R8_PCIC00R8R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R8_PCIC00R8R0_SHIFT (4UL)
#define SWITCH_PCIC00R8_PCIC00R8CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R8_PCIC00R8CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R8_PCIC00R8BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R8_PCIC00R8BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R8_PCIC00R8CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R8_PCIC00R8CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R8_PCIC00R8BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R8_PCIC00R8BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R9_TYPE;
#define SWITCH_PCIC00R9_PAGE_CC_INTERRUPT_CLEAR_0_0_REG9_RESERVED_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R9_PAGE_CC_INTERRUPT_CLEAR_0_0_REG9_RESERVED_SHIFT (18UL)
#define SWITCH_PCIC00R9_PCIC00R9CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R9_PCIC00R9CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R9_PCIC00R9BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R9_PCIC00R9BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R9_PCIC00R9R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R9_PCIC00R9R0_SHIFT (4UL)
#define SWITCH_PCIC00R9_PCIC00R9CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R9_PCIC00R9CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R9_PCIC00R9BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R9_PCIC00R9BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R9_PCIC00R9CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R9_PCIC00R9CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R9_PCIC00R9BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R9_PCIC00R9BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R10_TYPE;
#define SWITCH_PCIC00R10_PCIC00R10R_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R10_PCIC00R10R_SHIFT (18UL)
#define SWITCH_PCIC00R10_PCIC00R10CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R10_PCIC00R10CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R10_PCIC00R10BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R10_PCIC00R10BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R10_PCIC00R10R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R10_PCIC00R10R0_SHIFT (4UL)
#define SWITCH_PCIC00R10_PCIC00R10CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R10_PCIC00R10CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R10_PCIC00R10BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R10_PCIC00R10BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R10_PCIC00R10CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R10_PCIC00R10CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R10_PCIC00R10BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R10_PCIC00R10BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R11_TYPE;
#define SWITCH_PCIC00R11_PCIC00R11R_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R11_PCIC00R11R_SHIFT (18UL)
#define SWITCH_PCIC00R11_PCIC00R11CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R11_PCIC00R11CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R11_PCIC00R11BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R11_PCIC00R11BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R11_PCIC00R11R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R11_PCIC00R11R0_SHIFT (4UL)
#define SWITCH_PCIC00R11_PCIC00R11CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R11_PCIC00R11CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R11_PCIC00R11BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R11_PCIC00R11BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R11_PCIC00R11CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R11_PCIC00R11CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R11_PCIC00R11BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R11_PCIC00R11BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R12_TYPE;
#define SWITCH_PCIC00R12_PCIC00R12R_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R12_PCIC00R12R_SHIFT (18UL)
#define SWITCH_PCIC00R12_PCIC00R12CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R12_PCIC00R12CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R12_PCIC00R12BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R12_PCIC00R12BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R12_PCIC00R12R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R12_PCIC00R12R0_SHIFT (4UL)
#define SWITCH_PCIC00R12_PCIC00R12CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R12_PCIC00R12CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R12_PCIC00R12BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R12_PCIC00R12BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R12_PCIC00R12CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R12_PCIC00R12CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R12_PCIC00R12BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R12_PCIC00R12BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R13_TYPE;
#define SWITCH_PCIC00R13_PCIC00R13R_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R13_PCIC00R13R_SHIFT (18UL)
#define SWITCH_PCIC00R13_PCIC00R13CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R13_PCIC00R13CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R13_PCIC00R13BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R13_PCIC00R13BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R13_PCIC00R13R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R13_PCIC00R13R0_SHIFT (4UL)
#define SWITCH_PCIC00R13_PCIC00R13CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R13_PCIC00R13CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R13_PCIC00R13BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R13_PCIC00R13BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R13_PCIC00R13CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R13_PCIC00R13CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R13_PCIC00R13BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R13_PCIC00R13BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R14_TYPE;
#define SWITCH_PCIC00R14_PCIC00R14R_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R14_PCIC00R14R_SHIFT (18UL)
#define SWITCH_PCIC00R14_PCIC00R14CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R14_PCIC00R14CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R14_PCIC00R14BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R14_PCIC00R14BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R14_PCIC00R14R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R14_PCIC00R14R0_SHIFT (4UL)
#define SWITCH_PCIC00R14_PCIC00R14CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R14_PCIC00R14CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R14_PCIC00R14BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R14_PCIC00R14BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R14_PCIC00R14CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R14_PCIC00R14CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R14_PCIC00R14BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R14_PCIC00R14BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R15_TYPE;
#define SWITCH_PCIC00R15_PCIC00R15R_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R15_PCIC00R15R_SHIFT (18UL)
#define SWITCH_PCIC00R15_PCIC00R15CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R15_PCIC00R15CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R15_PCIC00R15BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R15_PCIC00R15BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R15_PCIC00R15R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R15_PCIC00R15R0_SHIFT (4UL)
#define SWITCH_PCIC00R15_PCIC00R15CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R15_PCIC00R15CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R15_PCIC00R15BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R15_PCIC00R15BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R15_PCIC00R15CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R15_PCIC00R15CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R15_PCIC00R15BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R15_PCIC00R15BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R16_TYPE;
#define SWITCH_PCIC00R16_PCIC00R16R_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R16_PCIC00R16R_SHIFT (18UL)
#define SWITCH_PCIC00R16_PCIC00R16CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R16_PCIC00R16CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R16_PCIC00R16BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R16_PCIC00R16BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R16_PCIC00R16R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R16_PCIC00R16R0_SHIFT (4UL)
#define SWITCH_PCIC00R16_PCIC00R16CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R16_PCIC00R16CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R16_PCIC00R16BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R16_PCIC00R16BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R16_PCIC00R16CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R16_PCIC00R16CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R16_PCIC00R16BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R16_PCIC00R16BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R17_TYPE;
#define SWITCH_PCIC00R17_PCIC00R17R_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R17_PCIC00R17R_SHIFT (18UL)
#define SWITCH_PCIC00R17_PCIC00R17CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R17_PCIC00R17CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R17_PCIC00R17BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R17_PCIC00R17BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R17_PCIC00R17R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R17_PCIC00R17R0_SHIFT (4UL)
#define SWITCH_PCIC00R17_PCIC00R17CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R17_PCIC00R17CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R17_PCIC00R17BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R17_PCIC00R17BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R17_PCIC00R17CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R17_PCIC00R17CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R17_PCIC00R17BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R17_PCIC00R17BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R18_TYPE;
#define SWITCH_PCIC00R18_PCIC00R18R_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R18_PCIC00R18R_SHIFT (18UL)
#define SWITCH_PCIC00R18_PCIC00R18CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R18_PCIC00R18CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R18_PCIC00R18BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R18_PCIC00R18BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R18_PCIC00R18R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R18_PCIC00R18R0_SHIFT (4UL)
#define SWITCH_PCIC00R18_PCIC00R18CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R18_PCIC00R18CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R18_PCIC00R18BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R18_PCIC00R18BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R18_PCIC00R18CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R18_PCIC00R18CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R18_PCIC00R18BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R18_PCIC00R18BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R19_TYPE;
#define SWITCH_PCIC00R19_PCIC00R19R_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R19_PCIC00R19R_SHIFT (18UL)
#define SWITCH_PCIC00R19_PCIC00R19CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R19_PCIC00R19CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R19_PCIC00R19BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R19_PCIC00R19BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R19_PCIC00R19R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R19_PCIC00R19R0_SHIFT (4UL)
#define SWITCH_PCIC00R19_PCIC00R19CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R19_PCIC00R19CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R19_PCIC00R19BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R19_PCIC00R19BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R19_PCIC00R19CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R19_PCIC00R19CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R19_PCIC00R19BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R19_PCIC00R19BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R20_TYPE;
#define SWITCH_PCIC00R20_PCIC00R20R_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R20_PCIC00R20R_SHIFT (18UL)
#define SWITCH_PCIC00R20_PCIC00R20CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R20_PCIC00R20CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R20_PCIC00R20BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R20_PCIC00R20BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R20_PCIC00R20R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R20_PCIC00R20R0_SHIFT (4UL)
#define SWITCH_PCIC00R20_PCIC00R20CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R20_PCIC00R20CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R20_PCIC00R20BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R20_PCIC00R20BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R20_PCIC00R20CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R20_PCIC00R20CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R20_PCIC00R20BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R20_PCIC00R20BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R21_TYPE;
#define SWITCH_PCIC00R21_PCIC00R21R_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R21_PCIC00R21R_SHIFT (18UL)
#define SWITCH_PCIC00R21_PCIC00R21CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R21_PCIC00R21CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R21_PCIC00R21BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R21_PCIC00R21BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R21_PCIC00R21R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R21_PCIC00R21R0_SHIFT (4UL)
#define SWITCH_PCIC00R21_PCIC00R21CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R21_PCIC00R21CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R21_PCIC00R21BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R21_PCIC00R21BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R21_PCIC00R21CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R21_PCIC00R21CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R21_PCIC00R21BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R21_PCIC00R21BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R22_TYPE;
#define SWITCH_PCIC00R22_PCIC00R22R_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R22_PCIC00R22R_SHIFT (18UL)
#define SWITCH_PCIC00R22_PCIC00R22CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R22_PCIC00R22CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R22_PCIC00R22BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R22_PCIC00R22BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R22_PCIC00R22R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R22_PCIC00R22R0_SHIFT (4UL)
#define SWITCH_PCIC00R22_PCIC00R22CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R22_PCIC00R22CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R22_PCIC00R22BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R22_PCIC00R22BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R22_PCIC00R22CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R22_PCIC00R22CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R22_PCIC00R22BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R22_PCIC00R22BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R23_TYPE;
#define SWITCH_PCIC00R23_PCIC00R23R_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R23_PCIC00R23R_SHIFT (18UL)
#define SWITCH_PCIC00R23_PCIC00R23CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R23_PCIC00R23CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R23_PCIC00R23BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R23_PCIC00R23BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R23_PCIC00R23R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R23_PCIC00R23R0_SHIFT (4UL)
#define SWITCH_PCIC00R23_PCIC00R23CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R23_PCIC00R23CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R23_PCIC00R23BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R23_PCIC00R23BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R23_PCIC00R23CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R23_PCIC00R23CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R23_PCIC00R23BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R23_PCIC00R23BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R24_TYPE;
#define SWITCH_PCIC00R24_PCIC00R24R_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R24_PCIC00R24R_SHIFT (18UL)
#define SWITCH_PCIC00R24_PCIC00R24CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R24_PCIC00R24CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R24_PCIC00R24BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R24_PCIC00R24BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R24_PCIC00R24R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R24_PCIC00R24R0_SHIFT (4UL)
#define SWITCH_PCIC00R24_PCIC00R24CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R24_PCIC00R24CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R24_PCIC00R24BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R24_PCIC00R24BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R24_PCIC00R24CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R24_PCIC00R24CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R24_PCIC00R24BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R24_PCIC00R24BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R25_TYPE;
#define SWITCH_PCIC00R25_PCIC00R25R_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R25_PCIC00R25R_SHIFT (18UL)
#define SWITCH_PCIC00R25_PCIC00R25CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R25_PCIC00R25CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R25_PCIC00R25BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R25_PCIC00R25BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R25_PCIC00R25R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R25_PCIC00R25R0_SHIFT (4UL)
#define SWITCH_PCIC00R25_PCIC00R25CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R25_PCIC00R25CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R25_PCIC00R25BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R25_PCIC00R25BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R25_PCIC00R25CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R25_PCIC00R25CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R25_PCIC00R25BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R25_PCIC00R25BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R26_TYPE;
#define SWITCH_PCIC00R26_PCIC00R26R_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R26_PCIC00R26R_SHIFT (18UL)
#define SWITCH_PCIC00R26_PCIC00R26CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R26_PCIC00R26CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R26_PCIC00R26BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R26_PCIC00R26BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R26_PCIC00R26R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R26_PCIC00R26R0_SHIFT (4UL)
#define SWITCH_PCIC00R26_PCIC00R26CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R26_PCIC00R26CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R26_PCIC00R26BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R26_PCIC00R26BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R26_PCIC00R26CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R26_PCIC00R26CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R26_PCIC00R26BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R26_PCIC00R26BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R27_TYPE;
#define SWITCH_PCIC00R27_PCIC00R27R_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R27_PCIC00R27R_SHIFT (18UL)
#define SWITCH_PCIC00R27_PCIC00R27CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R27_PCIC00R27CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R27_PCIC00R27BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R27_PCIC00R27BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R27_PCIC00R27R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R27_PCIC00R27R0_SHIFT (4UL)
#define SWITCH_PCIC00R27_PCIC00R27CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R27_PCIC00R27CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R27_PCIC00R27BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R27_PCIC00R27BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R27_PCIC00R27CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R27_PCIC00R27CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R27_PCIC00R27BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R27_PCIC00R27BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R28_TYPE;
#define SWITCH_PCIC00R28_PCIC00R28R_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R28_PCIC00R28R_SHIFT (18UL)
#define SWITCH_PCIC00R28_PCIC00R28CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R28_PCIC00R28CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R28_PCIC00R28BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R28_PCIC00R28BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R28_PCIC00R28R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R28_PCIC00R28R0_SHIFT (4UL)
#define SWITCH_PCIC00R28_PCIC00R28CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R28_PCIC00R28CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R28_PCIC00R28BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R28_PCIC00R28BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R28_PCIC00R28CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R28_PCIC00R28CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R28_PCIC00R28BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R28_PCIC00R28BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R29_TYPE;
#define SWITCH_PCIC00R29_PCIC00R29R_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R29_PCIC00R29R_SHIFT (18UL)
#define SWITCH_PCIC00R29_PCIC00R29CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R29_PCIC00R29CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R29_PCIC00R29BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R29_PCIC00R29BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R29_PCIC00R29R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R29_PCIC00R29R0_SHIFT (4UL)
#define SWITCH_PCIC00R29_PCIC00R29CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R29_PCIC00R29CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R29_PCIC00R29BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R29_PCIC00R29BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R29_PCIC00R29CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R29_PCIC00R29CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R29_PCIC00R29BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R29_PCIC00R29BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R30_TYPE;
#define SWITCH_PCIC00R30_PCIC00R30R_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R30_PCIC00R30R_SHIFT (18UL)
#define SWITCH_PCIC00R30_PCIC00R30CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R30_PCIC00R30CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R30_PCIC00R30BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R30_PCIC00R30BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R30_PCIC00R30R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R30_PCIC00R30R0_SHIFT (4UL)
#define SWITCH_PCIC00R30_PCIC00R30CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R30_PCIC00R30CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R30_PCIC00R30BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R30_PCIC00R30BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R30_PCIC00R30CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R30_PCIC00R30CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R30_PCIC00R30BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R30_PCIC00R30BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC00R31_TYPE;
#define SWITCH_PCIC00R31_PCIC00R31R_MASK (0xfffc0000UL)
#define SWITCH_PCIC00R31_PCIC00R31R_SHIFT (18UL)
#define SWITCH_PCIC00R31_PCIC00R31CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC00R31_PCIC00R31CCAIE_SHIFT (17UL)
#define SWITCH_PCIC00R31_PCIC00R31BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC00R31_PCIC00R31BTEIE_SHIFT (16UL)
#define SWITCH_PCIC00R31_PCIC00R31R0_MASK (0xfff0UL)
#define SWITCH_PCIC00R31_PCIC00R31R0_SHIFT (4UL)
#define SWITCH_PCIC00R31_PCIC00R31CCECC_MASK (0x8UL)
#define SWITCH_PCIC00R31_PCIC00R31CCECC_SHIFT (3UL)
#define SWITCH_PCIC00R31_PCIC00R31BTECC_MASK (0x4UL)
#define SWITCH_PCIC00R31_PCIC00R31BTECC_SHIFT (2UL)
#define SWITCH_PCIC00R31_PCIC00R31CCAIC_MASK (0x2UL)
#define SWITCH_PCIC00R31_PCIC00R31CCAIC_SHIFT (1UL)
#define SWITCH_PCIC00R31_PCIC00R31BTEIC_MASK (0x1UL)
#define SWITCH_PCIC00R31_PCIC00R31BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R32_TYPE;
#define SWITCH_PCIC01R32_PCIC01R32R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R32_PCIC01R32R_SHIFT (18UL)
#define SWITCH_PCIC01R32_PCIC01R32CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R32_PCIC01R32CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R32_PCIC01R32BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R32_PCIC01R32BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R32_PCIC01R32R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R32_PCIC01R32R0_SHIFT (4UL)
#define SWITCH_PCIC01R32_PCIC01R32CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R32_PCIC01R32CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R32_PCIC01R32BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R32_PCIC01R32BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R32_PCIC01R32CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R32_PCIC01R32CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R32_PCIC01R32BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R32_PCIC01R32BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R33_TYPE;
#define SWITCH_PCIC01R33_PCIC01R33R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R33_PCIC01R33R_SHIFT (18UL)
#define SWITCH_PCIC01R33_PCIC01R33CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R33_PCIC01R33CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R33_PCIC01R33BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R33_PCIC01R33BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R33_PCIC01R33R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R33_PCIC01R33R0_SHIFT (4UL)
#define SWITCH_PCIC01R33_PCIC01R33CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R33_PCIC01R33CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R33_PCIC01R33BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R33_PCIC01R33BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R33_PCIC01R33CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R33_PCIC01R33CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R33_PCIC01R33BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R33_PCIC01R33BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R34_TYPE;
#define SWITCH_PCIC01R34_PCIC01R34R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R34_PCIC01R34R_SHIFT (18UL)
#define SWITCH_PCIC01R34_PCIC01R34CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R34_PCIC01R34CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R34_PCIC01R34BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R34_PCIC01R34BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R34_PCIC01R34R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R34_PCIC01R34R0_SHIFT (4UL)
#define SWITCH_PCIC01R34_PCIC01R34CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R34_PCIC01R34CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R34_PCIC01R34BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R34_PCIC01R34BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R34_PCIC01R34CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R34_PCIC01R34CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R34_PCIC01R34BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R34_PCIC01R34BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R35_TYPE;
#define SWITCH_PCIC01R35_PCIC01R35R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R35_PCIC01R35R_SHIFT (18UL)
#define SWITCH_PCIC01R35_PCIC01R35CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R35_PCIC01R35CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R35_PCIC01R35BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R35_PCIC01R35BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R35_PCIC01R35R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R35_PCIC01R35R0_SHIFT (4UL)
#define SWITCH_PCIC01R35_PCIC01R35CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R35_PCIC01R35CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R35_PCIC01R35BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R35_PCIC01R35BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R35_PCIC01R35CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R35_PCIC01R35CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R35_PCIC01R35BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R35_PCIC01R35BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R36_TYPE;
#define SWITCH_PCIC01R36_PCIC01R36R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R36_PCIC01R36R_SHIFT (18UL)
#define SWITCH_PCIC01R36_PCIC01R36CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R36_PCIC01R36CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R36_PCIC01R36BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R36_PCIC01R36BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R36_PCIC01R36R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R36_PCIC01R36R0_SHIFT (4UL)
#define SWITCH_PCIC01R36_PCIC01R36CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R36_PCIC01R36CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R36_PCIC01R36BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R36_PCIC01R36BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R36_PCIC01R36CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R36_PCIC01R36CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R36_PCIC01R36BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R36_PCIC01R36BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R37_TYPE;
#define SWITCH_PCIC01R37_PCIC01R37R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R37_PCIC01R37R_SHIFT (18UL)
#define SWITCH_PCIC01R37_PCIC01R37CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R37_PCIC01R37CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R37_PCIC01R37BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R37_PCIC01R37BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R37_PCIC01R37R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R37_PCIC01R37R0_SHIFT (4UL)
#define SWITCH_PCIC01R37_PCIC01R37CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R37_PCIC01R37CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R37_PCIC01R37BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R37_PCIC01R37BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R37_PCIC01R37CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R37_PCIC01R37CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R37_PCIC01R37BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R37_PCIC01R37BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R38_TYPE;
#define SWITCH_PCIC01R38_PCIC01R38R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R38_PCIC01R38R_SHIFT (18UL)
#define SWITCH_PCIC01R38_PCIC01R38CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R38_PCIC01R38CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R38_PCIC01R38BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R38_PCIC01R38BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R38_PCIC01R38R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R38_PCIC01R38R0_SHIFT (4UL)
#define SWITCH_PCIC01R38_PCIC01R38CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R38_PCIC01R38CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R38_PCIC01R38BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R38_PCIC01R38BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R38_PCIC01R38CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R38_PCIC01R38CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R38_PCIC01R38BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R38_PCIC01R38BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R39_TYPE;
#define SWITCH_PCIC01R39_PCIC01R39R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R39_PCIC01R39R_SHIFT (18UL)
#define SWITCH_PCIC01R39_PCIC01R39CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R39_PCIC01R39CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R39_PCIC01R39BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R39_PCIC01R39BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R39_PCIC01R39R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R39_PCIC01R39R0_SHIFT (4UL)
#define SWITCH_PCIC01R39_PCIC01R39CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R39_PCIC01R39CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R39_PCIC01R39BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R39_PCIC01R39BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R39_PCIC01R39CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R39_PCIC01R39CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R39_PCIC01R39BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R39_PCIC01R39BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R40_TYPE;
#define SWITCH_PCIC01R40_PCIC01R40R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R40_PCIC01R40R_SHIFT (18UL)
#define SWITCH_PCIC01R40_PCIC01R40CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R40_PCIC01R40CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R40_PCIC01R40BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R40_PCIC01R40BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R40_PCIC01R40R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R40_PCIC01R40R0_SHIFT (4UL)
#define SWITCH_PCIC01R40_PCIC01R40CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R40_PCIC01R40CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R40_PCIC01R40BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R40_PCIC01R40BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R40_PCIC01R40CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R40_PCIC01R40CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R40_PCIC01R40BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R40_PCIC01R40BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R41_TYPE;
#define SWITCH_PCIC01R41_PCIC01R41R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R41_PCIC01R41R_SHIFT (18UL)
#define SWITCH_PCIC01R41_PCIC01R41CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R41_PCIC01R41CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R41_PCIC01R41BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R41_PCIC01R41BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R41_PCIC01R41R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R41_PCIC01R41R0_SHIFT (4UL)
#define SWITCH_PCIC01R41_PCIC01R41CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R41_PCIC01R41CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R41_PCIC01R41BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R41_PCIC01R41BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R41_PCIC01R41CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R41_PCIC01R41CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R41_PCIC01R41BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R41_PCIC01R41BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R42_TYPE;
#define SWITCH_PCIC01R42_PCIC01R42R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R42_PCIC01R42R_SHIFT (18UL)
#define SWITCH_PCIC01R42_PCIC01R42CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R42_PCIC01R42CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R42_PCIC01R42BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R42_PCIC01R42BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R42_PCIC01R42R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R42_PCIC01R42R0_SHIFT (4UL)
#define SWITCH_PCIC01R42_PCIC01R42CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R42_PCIC01R42CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R42_PCIC01R42BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R42_PCIC01R42BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R42_PCIC01R42CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R42_PCIC01R42CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R42_PCIC01R42BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R42_PCIC01R42BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R43_TYPE;
#define SWITCH_PCIC01R43_PCIC01R43R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R43_PCIC01R43R_SHIFT (18UL)
#define SWITCH_PCIC01R43_PCIC01R43CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R43_PCIC01R43CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R43_PCIC01R43BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R43_PCIC01R43BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R43_PCIC01R43R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R43_PCIC01R43R0_SHIFT (4UL)
#define SWITCH_PCIC01R43_PCIC01R43CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R43_PCIC01R43CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R43_PCIC01R43BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R43_PCIC01R43BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R43_PCIC01R43CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R43_PCIC01R43CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R43_PCIC01R43BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R43_PCIC01R43BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R44_TYPE;
#define SWITCH_PCIC01R44_PCIC01R44R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R44_PCIC01R44R_SHIFT (18UL)
#define SWITCH_PCIC01R44_PCIC01R44CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R44_PCIC01R44CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R44_PCIC01R44BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R44_PCIC01R44BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R44_PCIC01R44R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R44_PCIC01R44R0_SHIFT (4UL)
#define SWITCH_PCIC01R44_PCIC01R44CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R44_PCIC01R44CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R44_PCIC01R44BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R44_PCIC01R44BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R44_PCIC01R44CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R44_PCIC01R44CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R44_PCIC01R44BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R44_PCIC01R44BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R45_TYPE;
#define SWITCH_PCIC01R45_PCIC01R45R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R45_PCIC01R45R_SHIFT (18UL)
#define SWITCH_PCIC01R45_PCIC01R45CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R45_PCIC01R45CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R45_PCIC01R45BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R45_PCIC01R45BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R45_PCIC01R45R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R45_PCIC01R45R0_SHIFT (4UL)
#define SWITCH_PCIC01R45_PCIC01R45CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R45_PCIC01R45CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R45_PCIC01R45BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R45_PCIC01R45BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R45_PCIC01R45CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R45_PCIC01R45CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R45_PCIC01R45BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R45_PCIC01R45BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R46_TYPE;
#define SWITCH_PCIC01R46_PCIC01R46R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R46_PCIC01R46R_SHIFT (18UL)
#define SWITCH_PCIC01R46_PCIC01R46CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R46_PCIC01R46CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R46_PCIC01R46BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R46_PCIC01R46BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R46_PCIC01R46R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R46_PCIC01R46R0_SHIFT (4UL)
#define SWITCH_PCIC01R46_PCIC01R46CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R46_PCIC01R46CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R46_PCIC01R46BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R46_PCIC01R46BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R46_PCIC01R46CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R46_PCIC01R46CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R46_PCIC01R46BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R46_PCIC01R46BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R47_TYPE;
#define SWITCH_PCIC01R47_PCIC01R47R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R47_PCIC01R47R_SHIFT (18UL)
#define SWITCH_PCIC01R47_PCIC01R47CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R47_PCIC01R47CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R47_PCIC01R47BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R47_PCIC01R47BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R47_PCIC01R47R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R47_PCIC01R47R0_SHIFT (4UL)
#define SWITCH_PCIC01R47_PCIC01R47CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R47_PCIC01R47CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R47_PCIC01R47BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R47_PCIC01R47BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R47_PCIC01R47CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R47_PCIC01R47CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R47_PCIC01R47BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R47_PCIC01R47BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R48_TYPE;
#define SWITCH_PCIC01R48_PCIC01R48R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R48_PCIC01R48R_SHIFT (18UL)
#define SWITCH_PCIC01R48_PCIC01R48CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R48_PCIC01R48CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R48_PCIC01R48BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R48_PCIC01R48BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R48_PCIC01R48R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R48_PCIC01R48R0_SHIFT (4UL)
#define SWITCH_PCIC01R48_PCIC01R48CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R48_PCIC01R48CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R48_PCIC01R48BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R48_PCIC01R48BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R48_PCIC01R48CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R48_PCIC01R48CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R48_PCIC01R48BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R48_PCIC01R48BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R49_TYPE;
#define SWITCH_PCIC01R49_PCIC01R49R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R49_PCIC01R49R_SHIFT (18UL)
#define SWITCH_PCIC01R49_PCIC01R49CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R49_PCIC01R49CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R49_PCIC01R49BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R49_PCIC01R49BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R49_PCIC01R49R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R49_PCIC01R49R0_SHIFT (4UL)
#define SWITCH_PCIC01R49_PCIC01R49CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R49_PCIC01R49CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R49_PCIC01R49BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R49_PCIC01R49BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R49_PCIC01R49CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R49_PCIC01R49CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R49_PCIC01R49BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R49_PCIC01R49BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R50_TYPE;
#define SWITCH_PCIC01R50_PCIC01R50R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R50_PCIC01R50R_SHIFT (18UL)
#define SWITCH_PCIC01R50_PCIC01R50CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R50_PCIC01R50CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R50_PCIC01R50BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R50_PCIC01R50BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R50_PCIC01R50R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R50_PCIC01R50R0_SHIFT (4UL)
#define SWITCH_PCIC01R50_PCIC01R50CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R50_PCIC01R50CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R50_PCIC01R50BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R50_PCIC01R50BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R50_PCIC01R50CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R50_PCIC01R50CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R50_PCIC01R50BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R50_PCIC01R50BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R51_TYPE;
#define SWITCH_PCIC01R51_PCIC01R51R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R51_PCIC01R51R_SHIFT (18UL)
#define SWITCH_PCIC01R51_PCIC01R51CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R51_PCIC01R51CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R51_PCIC01R51BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R51_PCIC01R51BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R51_PCIC01R51R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R51_PCIC01R51R0_SHIFT (4UL)
#define SWITCH_PCIC01R51_PCIC01R51CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R51_PCIC01R51CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R51_PCIC01R51BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R51_PCIC01R51BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R51_PCIC01R51CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R51_PCIC01R51CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R51_PCIC01R51BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R51_PCIC01R51BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R52_TYPE;
#define SWITCH_PCIC01R52_PCIC01R52R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R52_PCIC01R52R_SHIFT (18UL)
#define SWITCH_PCIC01R52_PCIC01R52CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R52_PCIC01R52CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R52_PCIC01R52BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R52_PCIC01R52BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R52_PCIC01R52R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R52_PCIC01R52R0_SHIFT (4UL)
#define SWITCH_PCIC01R52_PCIC01R52CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R52_PCIC01R52CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R52_PCIC01R52BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R52_PCIC01R52BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R52_PCIC01R52CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R52_PCIC01R52CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R52_PCIC01R52BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R52_PCIC01R52BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R53_TYPE;
#define SWITCH_PCIC01R53_PCIC01R53R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R53_PCIC01R53R_SHIFT (18UL)
#define SWITCH_PCIC01R53_PCIC01R53CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R53_PCIC01R53CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R53_PCIC01R53BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R53_PCIC01R53BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R53_PCIC01R53R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R53_PCIC01R53R0_SHIFT (4UL)
#define SWITCH_PCIC01R53_PCIC01R53CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R53_PCIC01R53CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R53_PCIC01R53BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R53_PCIC01R53BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R53_PCIC01R53CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R53_PCIC01R53CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R53_PCIC01R53BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R53_PCIC01R53BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R54_TYPE;
#define SWITCH_PCIC01R54_PCIC01R54R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R54_PCIC01R54R_SHIFT (18UL)
#define SWITCH_PCIC01R54_PCIC01R54CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R54_PCIC01R54CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R54_PCIC01R54BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R54_PCIC01R54BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R54_PCIC01R54R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R54_PCIC01R54R0_SHIFT (4UL)
#define SWITCH_PCIC01R54_PCIC01R54CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R54_PCIC01R54CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R54_PCIC01R54BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R54_PCIC01R54BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R54_PCIC01R54CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R54_PCIC01R54CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R54_PCIC01R54BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R54_PCIC01R54BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R55_TYPE;
#define SWITCH_PCIC01R55_PCIC01R55R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R55_PCIC01R55R_SHIFT (18UL)
#define SWITCH_PCIC01R55_PCIC01R55CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R55_PCIC01R55CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R55_PCIC01R55BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R55_PCIC01R55BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R55_PCIC01R55R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R55_PCIC01R55R0_SHIFT (4UL)
#define SWITCH_PCIC01R55_PCIC01R55CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R55_PCIC01R55CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R55_PCIC01R55BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R55_PCIC01R55BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R55_PCIC01R55CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R55_PCIC01R55CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R55_PCIC01R55BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R55_PCIC01R55BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R56_TYPE;
#define SWITCH_PCIC01R56_PCIC01R56R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R56_PCIC01R56R_SHIFT (18UL)
#define SWITCH_PCIC01R56_PCIC01R56CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R56_PCIC01R56CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R56_PCIC01R56BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R56_PCIC01R56BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R56_PCIC01R56R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R56_PCIC01R56R0_SHIFT (4UL)
#define SWITCH_PCIC01R56_PCIC01R56CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R56_PCIC01R56CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R56_PCIC01R56BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R56_PCIC01R56BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R56_PCIC01R56CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R56_PCIC01R56CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R56_PCIC01R56BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R56_PCIC01R56BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R57_TYPE;
#define SWITCH_PCIC01R57_PCIC01R57R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R57_PCIC01R57R_SHIFT (18UL)
#define SWITCH_PCIC01R57_PCIC01R57CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R57_PCIC01R57CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R57_PCIC01R57BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R57_PCIC01R57BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R57_PCIC01R57R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R57_PCIC01R57R0_SHIFT (4UL)
#define SWITCH_PCIC01R57_PCIC01R57CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R57_PCIC01R57CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R57_PCIC01R57BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R57_PCIC01R57BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R57_PCIC01R57CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R57_PCIC01R57CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R57_PCIC01R57BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R57_PCIC01R57BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R58_TYPE;
#define SWITCH_PCIC01R58_PCIC01R58R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R58_PCIC01R58R_SHIFT (18UL)
#define SWITCH_PCIC01R58_PCIC01R58CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R58_PCIC01R58CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R58_PCIC01R58BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R58_PCIC01R58BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R58_PCIC01R58R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R58_PCIC01R58R0_SHIFT (4UL)
#define SWITCH_PCIC01R58_PCIC01R58CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R58_PCIC01R58CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R58_PCIC01R58BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R58_PCIC01R58BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R58_PCIC01R58CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R58_PCIC01R58CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R58_PCIC01R58BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R58_PCIC01R58BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R59_TYPE;
#define SWITCH_PCIC01R59_PCIC01R59R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R59_PCIC01R59R_SHIFT (18UL)
#define SWITCH_PCIC01R59_PCIC01R59CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R59_PCIC01R59CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R59_PCIC01R59BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R59_PCIC01R59BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R59_PCIC01R59R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R59_PCIC01R59R0_SHIFT (4UL)
#define SWITCH_PCIC01R59_PCIC01R59CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R59_PCIC01R59CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R59_PCIC01R59BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R59_PCIC01R59BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R59_PCIC01R59CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R59_PCIC01R59CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R59_PCIC01R59BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R59_PCIC01R59BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R60_TYPE;
#define SWITCH_PCIC01R60_PCIC01R60R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R60_PCIC01R60R_SHIFT (18UL)
#define SWITCH_PCIC01R60_PCIC01R60CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R60_PCIC01R60CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R60_PCIC01R60BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R60_PCIC01R60BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R60_PCIC01R60R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R60_PCIC01R60R0_SHIFT (4UL)
#define SWITCH_PCIC01R60_PCIC01R60CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R60_PCIC01R60CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R60_PCIC01R60BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R60_PCIC01R60BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R60_PCIC01R60CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R60_PCIC01R60CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R60_PCIC01R60BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R60_PCIC01R60BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R61_TYPE;
#define SWITCH_PCIC01R61_PCIC01R61R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R61_PCIC01R61R_SHIFT (18UL)
#define SWITCH_PCIC01R61_PCIC01R61CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R61_PCIC01R61CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R61_PCIC01R61BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R61_PCIC01R61BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R61_PCIC01R61R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R61_PCIC01R61R0_SHIFT (4UL)
#define SWITCH_PCIC01R61_PCIC01R61CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R61_PCIC01R61CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R61_PCIC01R61BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R61_PCIC01R61BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R61_PCIC01R61CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R61_PCIC01R61CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R61_PCIC01R61BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R61_PCIC01R61BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R62_TYPE;
#define SWITCH_PCIC01R62_PCIC01R62R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R62_PCIC01R62R_SHIFT (18UL)
#define SWITCH_PCIC01R62_PCIC01R62CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R62_PCIC01R62CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R62_PCIC01R62BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R62_PCIC01R62BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R62_PCIC01R62R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R62_PCIC01R62R0_SHIFT (4UL)
#define SWITCH_PCIC01R62_PCIC01R62CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R62_PCIC01R62CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R62_PCIC01R62BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R62_PCIC01R62BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R62_PCIC01R62CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R62_PCIC01R62CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R62_PCIC01R62BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R62_PCIC01R62BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCIC01R63_TYPE;
#define SWITCH_PCIC01R63_PCIC01R63R_MASK (0xfffc0000UL)
#define SWITCH_PCIC01R63_PCIC01R63R_SHIFT (18UL)
#define SWITCH_PCIC01R63_PCIC01R63CCAIE_MASK (0x20000UL)
#define SWITCH_PCIC01R63_PCIC01R63CCAIE_SHIFT (17UL)
#define SWITCH_PCIC01R63_PCIC01R63BTEIE_MASK (0x10000UL)
#define SWITCH_PCIC01R63_PCIC01R63BTEIE_SHIFT (16UL)
#define SWITCH_PCIC01R63_PCIC01R63R0_MASK (0xfff0UL)
#define SWITCH_PCIC01R63_PCIC01R63R0_SHIFT (4UL)
#define SWITCH_PCIC01R63_PCIC01R63CCECC_MASK (0x8UL)
#define SWITCH_PCIC01R63_PCIC01R63CCECC_SHIFT (3UL)
#define SWITCH_PCIC01R63_PCIC01R63BTECC_MASK (0x4UL)
#define SWITCH_PCIC01R63_PCIC01R63BTECC_SHIFT (2UL)
#define SWITCH_PCIC01R63_PCIC01R63CCAIC_MASK (0x2UL)
#define SWITCH_PCIC01R63_PCIC01R63CCAIC_SHIFT (1UL)
#define SWITCH_PCIC01R63_PCIC01R63BTEIC_MASK (0x1UL)
#define SWITCH_PCIC01R63_PCIC01R63BTEIC_SHIFT (0UL)




typedef uint32_t SWITCH_PCGC0R_TYPE;
#define SWITCH_PCGC0R_PAGE_CE_GLOBAL_CONFIG_0_REG_RESERVED_MASK (0xfffff000UL)
#define SWITCH_PCGC0R_PAGE_CE_GLOBAL_CONFIG_0_REG_RESERVED_SHIFT (12UL)
#define SWITCH_PCGC0R_PCGC0RETC_MASK (0xe00UL)
#define SWITCH_PCGC0R_PCGC0RETC_SHIFT (9UL)
#define SWITCH_PCGC0R_PCGC0REGS_MASK (0x100UL)
#define SWITCH_PCGC0R_PCGC0REGS_SHIFT (8UL)
#define SWITCH_PCGC0R_PCGC0RITC_MASK (0xe0UL)
#define SWITCH_PCGC0R_PCGC0RITC_SHIFT (5UL)
#define SWITCH_PCGC0R_PAGE_CE_GLOBAL_CONFIG_0_REG_INIT_GATE_STATE_MASK (0x10UL)
#define SWITCH_PCGC0R_PAGE_CE_GLOBAL_CONFIG_0_REG_INIT_GATE_STATE_SHIFT (4UL)
#define SWITCH_PCGC0R_PAGE_CE_GLOBAL_CONFIG_0_REG_BASE_TIME_CHECK_MASK (0x8UL)
#define SWITCH_PCGC0R_PAGE_CE_GLOBAL_CONFIG_0_REG_BASE_TIME_CHECK_SHIFT (3UL)
#define SWITCH_PCGC0R_PCGC0RGCC_MASK (0x4UL)
#define SWITCH_PCGC0R_PCGC0RGCC_SHIFT (2UL)
#define SWITCH_PCGC0R_PCGC0RGBR_MASK (0x2UL)
#define SWITCH_PCGC0R_PCGC0RGBR_SHIFT (1UL)
#define SWITCH_PCGC0R_PCGC0RGGE_MASK (0x1UL)
#define SWITCH_PCGC0R_PCGC0RGGE_SHIFT (0UL)




typedef uint32_t SWITCH_PCTO0R_TYPE;
#define SWITCH_PCTO0R_PAGE_CE_TUNING_OFFSET_0_REG_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PCTO0R_PAGE_CE_TUNING_OFFSET_0_REG_RESERVED_SHIFT (30UL)
#define SWITCH_PCTO0R_PCTO0RTOF_MASK (0x3fffffffUL)
#define SWITCH_PCTO0R_PCTO0RTOF_SHIFT (0UL)




typedef uint32_t SWITCH_PCTO1R_TYPE;
#define SWITCH_PCTO1R_PAGE_CE_TUNING_OFFSET_1_REG_RESERVED_MASK (0xffffffc0UL)
#define SWITCH_PCTO1R_PAGE_CE_TUNING_OFFSET_1_REG_RESERVED_SHIFT (6UL)
#define SWITCH_PCTO1R_PCTO1RTOS_MASK (0x3fUL)
#define SWITCH_PCTO1R_PCTO1RTOS_SHIFT (0UL)




typedef uint32_t SWITCH_PCOCLC0R_TYPE;
#define SWITCH_PCOCLC0R_PCOCLC0RCLAE_MASK (0x80000000UL)
#define SWITCH_PCOCLC0R_PCOCLC0RCLAE_SHIFT (31UL)
#define SWITCH_PCOCLC0R_PCOCLC0RCLAD_MASK (0x40000000UL)
#define SWITCH_PCOCLC0R_PCOCLC0RCLAD_SHIFT (30UL)
#define SWITCH_PCOCLC0R_PCOCLC0RR_MASK (0x3fffe000UL)
#define SWITCH_PCOCLC0R_PCOCLC0RR_SHIFT (13UL)
#define SWITCH_PCOCLC0R_PCOCLC0RAGI_MASK (0x1f80UL)
#define SWITCH_PCOCLC0R_PCOCLC0RAGI_SHIFT (7UL)
#define SWITCH_PCOCLC0R_PCOCLC0RAS_MASK (0x40UL)
#define SWITCH_PCOCLC0R_PCOCLC0RAS_SHIFT (6UL)
#define SWITCH_PCOCLC0R_PCOCLC0RAA_MASK (0x3cUL)
#define SWITCH_PCOCLC0R_PCOCLC0RAA_SHIFT (2UL)
#define SWITCH_PCOCLC0R_PCOCLC0RAM_MASK (0x2UL)
#define SWITCH_PCOCLC0R_PCOCLC0RAM_SHIFT (1UL)
#define SWITCH_PCOCLC0R_PCOCLC0RAS1_MASK (0x1UL)
#define SWITCH_PCOCLC0R_PCOCLC0RAS1_SHIFT (0UL)




typedef uint32_t SWITCH_PCOCLWR_TYPE;
#define SWITCH_PCOCLWR_PCOCLWRR_MASK (0xffe00000UL)
#define SWITCH_PCOCLWR_PCOCLWRR_SHIFT (21UL)
#define SWITCH_PCOCLWR_PCOCLWRTI_MASK (0x1fff80UL)
#define SWITCH_PCOCLWR_PCOCLWRTI_SHIFT (7UL)
#define SWITCH_PCOCLWR_PCOCLWRIOMS_MASK (0x70UL)
#define SWITCH_PCOCLWR_PCOCLWRIOMS_SHIFT (4UL)
#define SWITCH_PCOCLWR_PCOCLWRIPV_MASK (0xeUL)
#define SWITCH_PCOCLWR_PCOCLWRIPV_SHIFT (1UL)
#define SWITCH_PCOCLWR_PCOCLWRSGS_MASK (0x1UL)
#define SWITCH_PCOCLWR_PCOCLWRSGS_SHIFT (0UL)




typedef uint32_t SWITCH_PCOCLRR_TYPE;
#define SWITCH_PCOCLRR_PCOCLRRR_MASK (0xffe00000UL)
#define SWITCH_PCOCLRR_PCOCLRRR_SHIFT (21UL)
#define SWITCH_PCOCLRR_PCOCLRRTI_MASK (0x1fff80UL)
#define SWITCH_PCOCLRR_PCOCLRRTI_SHIFT (7UL)
#define SWITCH_PCOCLRR_PCOCLRRIOMS_MASK (0x70UL)
#define SWITCH_PCOCLRR_PCOCLRRIOMS_SHIFT (4UL)
#define SWITCH_PCOCLRR_PCOCLRRIPV_MASK (0xeUL)
#define SWITCH_PCOCLRR_PCOCLRRIPV_SHIFT (1UL)
#define SWITCH_PCOCLRR_PCOCLRRSGS_MASK (0x1UL)
#define SWITCH_PCOCLRR_PCOCLRRSGS_SHIFT (0UL)




typedef uint32_t SWITCH_PCIOM1R_TYPE;
#define SWITCH_PCIOM1R_PAGE_CE_INTERVAL_OCTETS_MAX_1_REG_RESERVED_MASK (0xfe000000UL)
#define SWITCH_PCIOM1R_PAGE_CE_INTERVAL_OCTETS_MAX_1_REG_RESERVED_SHIFT (25UL)
#define SWITCH_PCIOM1R_PCIOM1RIOM_MASK (0x1ffffffUL)
#define SWITCH_PCIOM1R_PCIOM1RIOM_SHIFT (0UL)




typedef uint32_t SWITCH_PCIOM2R_TYPE;
#define SWITCH_PCIOM2R_PAGE_CE_INTERVAL_OCTETS_MAX_2_REG_RESERVED_MASK (0xfe000000UL)
#define SWITCH_PCIOM2R_PAGE_CE_INTERVAL_OCTETS_MAX_2_REG_RESERVED_SHIFT (25UL)
#define SWITCH_PCIOM2R_PCIOM2RIOM_MASK (0x1ffffffUL)
#define SWITCH_PCIOM2R_PCIOM2RIOM_SHIFT (0UL)




typedef uint32_t SWITCH_PCIOM3R_TYPE;
#define SWITCH_PCIOM3R_PAGE_CE_INTERVAL_OCTETS_MAX_3_REG_RESERVED_MASK (0xfe000000UL)
#define SWITCH_PCIOM3R_PAGE_CE_INTERVAL_OCTETS_MAX_3_REG_RESERVED_SHIFT (25UL)
#define SWITCH_PCIOM3R_PCIOM3RIOM_MASK (0x1ffffffUL)
#define SWITCH_PCIOM3R_PCIOM3RIOM_SHIFT (0UL)




typedef uint32_t SWITCH_PCIOM4R_TYPE;
#define SWITCH_PCIOM4R_PAGE_CE_INTERVAL_OCTETS_MAX_4_REG_RESERVED_MASK (0xfe000000UL)
#define SWITCH_PCIOM4R_PAGE_CE_INTERVAL_OCTETS_MAX_4_REG_RESERVED_SHIFT (25UL)
#define SWITCH_PCIOM4R_PCIOM4RIOM_MASK (0x1ffffffUL)
#define SWITCH_PCIOM4R_PCIOM4RIOM_SHIFT (0UL)




typedef uint32_t SWITCH_PCIOM5R_TYPE;
#define SWITCH_PCIOM5R_PAGE_CE_INTERVAL_OCTETS_MAX_5_REG_RESERVED_MASK (0xfe000000UL)
#define SWITCH_PCIOM5R_PAGE_CE_INTERVAL_OCTETS_MAX_5_REG_RESERVED_SHIFT (25UL)
#define SWITCH_PCIOM5R_PCIOM5RIOM_MASK (0x1ffffffUL)
#define SWITCH_PCIOM5R_PCIOM5RIOM_SHIFT (0UL)




typedef uint32_t SWITCH_PCIOM6R_TYPE;
#define SWITCH_PCIOM6R_PAGE_CE_INTERVAL_OCTETS_MAX_6_REG_RESERVED_MASK (0xfe000000UL)
#define SWITCH_PCIOM6R_PAGE_CE_INTERVAL_OCTETS_MAX_6_REG_RESERVED_SHIFT (25UL)
#define SWITCH_PCIOM6R_PCIOM6RIOM_MASK (0x1ffffffUL)
#define SWITCH_PCIOM6R_PCIOM6RIOM_SHIFT (0UL)




typedef uint32_t SWITCH_PCI2MR_TYPE;
#define SWITCH_PCI2MR_PAGE_CE_IPV2TC_MAP_REG_TC_OVERRIDE_EN_MASK (0x80000000UL)
#define SWITCH_PCI2MR_PAGE_CE_IPV2TC_MAP_REG_TC_OVERRIDE_EN_SHIFT (31UL)
#define SWITCH_PCI2MR_PAGE_CE_IPV2TC_MAP_REG_RESERVED_MASK (0x7f000000UL)
#define SWITCH_PCI2MR_PAGE_CE_IPV2TC_MAP_REG_RESERVED_SHIFT (24UL)
#define SWITCH_PCI2MR_PAGE_CE_IPV2TC_MAP_REG_IPV2TC_7_MASK (0xe00000UL)
#define SWITCH_PCI2MR_PAGE_CE_IPV2TC_MAP_REG_IPV2TC_7_SHIFT (21UL)
#define SWITCH_PCI2MR_PAGE_CE_IPV2TC_MAP_REG_IPV2TC_6_MASK (0x1c0000UL)
#define SWITCH_PCI2MR_PAGE_CE_IPV2TC_MAP_REG_IPV2TC_6_SHIFT (18UL)
#define SWITCH_PCI2MR_PAGE_CE_IPV2TC_MAP_REG_IPV2TC_5_MASK (0x38000UL)
#define SWITCH_PCI2MR_PAGE_CE_IPV2TC_MAP_REG_IPV2TC_5_SHIFT (15UL)
#define SWITCH_PCI2MR_PAGE_CE_IPV2TC_MAP_REG_IPV2TC_4_MASK (0x7000UL)
#define SWITCH_PCI2MR_PAGE_CE_IPV2TC_MAP_REG_IPV2TC_4_SHIFT (12UL)
#define SWITCH_PCI2MR_PAGE_CE_IPV2TC_MAP_REG_IPV2TC_3_MASK (0xe00UL)
#define SWITCH_PCI2MR_PAGE_CE_IPV2TC_MAP_REG_IPV2TC_3_SHIFT (9UL)
#define SWITCH_PCI2MR_PAGE_CE_IPV2TC_MAP_REG_IPV2TC_2_MASK (0x1c0UL)
#define SWITCH_PCI2MR_PAGE_CE_IPV2TC_MAP_REG_IPV2TC_2_SHIFT (6UL)
#define SWITCH_PCI2MR_PAGE_CE_IPV2TC_MAP_REG_IPV2TC_1_MASK (0x38UL)
#define SWITCH_PCI2MR_PAGE_CE_IPV2TC_MAP_REG_IPV2TC_1_SHIFT (3UL)
#define SWITCH_PCI2MR_PAGE_CE_IPV2TC_MAP_REG_IPV2TC_0_MASK (0x7UL)
#define SWITCH_PCI2MR_PAGE_CE_IPV2TC_MAP_REG_IPV2TC_0_SHIFT (0UL)




typedef uint32_t SWITCH_PCTSS_TYPE;
#define SWITCH_PCTSS_PAGE_CE_TOD_SEC_STATUS_RESERVED_MASK (0xffffffc0UL)
#define SWITCH_PCTSS_PAGE_CE_TOD_SEC_STATUS_RESERVED_SHIFT (6UL)
#define SWITCH_PCTSS_PAGE_CE_TOD_SEC_STATUS_TOD_SEC_MASK (0x3fUL)
#define SWITCH_PCTSS_PAGE_CE_TOD_SEC_STATUS_TOD_SEC_SHIFT (0UL)




typedef uint32_t SWITCH_PCTFS_TYPE;
#define SWITCH_PCTFS_PAGE_CE_TOD_FRAC_STATUS_RESERVED_MASK (0xc0000000UL)
#define SWITCH_PCTFS_PAGE_CE_TOD_FRAC_STATUS_RESERVED_SHIFT (30UL)
#define SWITCH_PCTFS_PAGE_CE_TOD_FRAC_STATUS_TOD_FRAC_MASK (0x3fffffffUL)
#define SWITCH_PCTFS_PAGE_CE_TOD_FRAC_STATUS_TOD_FRAC_SHIFT (0UL)




typedef uint32_t SWITCH_PCGIC_TYPE;
#define SWITCH_PCGIC_PAGE_CE_GLOBAL_INTERRUPT_CONTROL_RESERVED_MASK (0xffe00000UL)
#define SWITCH_PCGIC_PAGE_CE_GLOBAL_INTERRUPT_CONTROL_RESERVED_SHIFT (21UL)
#define SWITCH_PCGIC_PCGICPGIC_MASK (0x100000UL)
#define SWITCH_PCGIC_PCGICPGIC_SHIFT (20UL)
#define SWITCH_PCGIC_PCGICPFIC_MASK (0x80000UL)
#define SWITCH_PCGIC_PCGICPFIC_SHIFT (19UL)
#define SWITCH_PCGIC_PCGICPMIC_MASK (0x40000UL)
#define SWITCH_PCGIC_PCGICPMIC_SHIFT (18UL)
#define SWITCH_PCGIC_PCGICPGIC1_MASK (0x20000UL)
#define SWITCH_PCGIC_PCGICPGIC1_SHIFT (17UL)
#define SWITCH_PCGIC_PCGICTOIC_MASK (0x10000UL)
#define SWITCH_PCGIC_PCGICTOIC_SHIFT (16UL)
#define SWITCH_PCGIC_PAGE_CE_GLOBAL_INTERRUPT_CONTROL_RESERVED0_MASK (0xffe0UL)
#define SWITCH_PCGIC_PAGE_CE_GLOBAL_INTERRUPT_CONTROL_RESERVED0_SHIFT (5UL)
#define SWITCH_PCGIC_PCGICPGIE_MASK (0x10UL)
#define SWITCH_PCGIC_PCGICPGIE_SHIFT (4UL)
#define SWITCH_PCGIC_PCGICPFIE_MASK (0x8UL)
#define SWITCH_PCGIC_PCGICPFIE_SHIFT (3UL)
#define SWITCH_PCGIC_PCGICPMIE_MASK (0x4UL)
#define SWITCH_PCGIC_PCGICPMIE_SHIFT (2UL)
#define SWITCH_PCGIC_PCGICPGIE1_MASK (0x2UL)
#define SWITCH_PCGIC_PCGICPGIE1_SHIFT (1UL)
#define SWITCH_PCGIC_PCGICTOIE_MASK (0x1UL)
#define SWITCH_PCGIC_PCGICTOIE_SHIFT (0UL)




typedef uint32_t SWITCH_PCGIS_TYPE;
#define SWITCH_PCGIS_PAGE_CE_GLOBAL_INTERRUPT_STATUS_RESERVED_MASK (0xffffffe0UL)
#define SWITCH_PCGIS_PAGE_CE_GLOBAL_INTERRUPT_STATUS_RESERVED_SHIFT (5UL)
#define SWITCH_PCGIS_PCGISPGIS_MASK (0x10UL)
#define SWITCH_PCGIS_PCGISPGIS_SHIFT (4UL)
#define SWITCH_PCGIS_PCGISPFIS_MASK (0x8UL)
#define SWITCH_PCGIS_PCGISPFIS_SHIFT (3UL)
#define SWITCH_PCGIS_PCGISPMIS_MASK (0x4UL)
#define SWITCH_PCGIS_PCGISPMIS_SHIFT (2UL)
#define SWITCH_PCGIS_PCGISPGIS1_MASK (0x2UL)
#define SWITCH_PCGIS_PCGISPGIS1_SHIFT (1UL)
#define SWITCH_PCGIS_PCGISTOI_MASK (0x1UL)
#define SWITCH_PCGIS_PCGISTOI_SHIFT (0UL)




typedef uint32_t SWITCH_PCGIGS0_TYPE;
#define SWITCH_PCGIGS0_PCGIGS0R_MASK (0xffff0000UL)
#define SWITCH_PCGIGS0_PCGIGS0R_SHIFT (16UL)
#define SWITCH_PCGIGS0_PCGIGS0GS_MASK (0xffffUL)
#define SWITCH_PCGIGS0_PCGIGS0GS_SHIFT (0UL)




typedef uint32_t SWITCH_PCGIGS1_TYPE;
#define SWITCH_PCGIGS1_PCGIGS1R_MASK (0xffff0000UL)
#define SWITCH_PCGIGS1_PCGIGS1R_SHIFT (16UL)
#define SWITCH_PCGIGS1_PCGIGS1GS_MASK (0xffffUL)
#define SWITCH_PCGIGS1_PCGIGS1GS_SHIFT (0UL)




typedef uint32_t SWITCH_PCGIGS2_TYPE;
#define SWITCH_PCGIGS2_PCGIGS2R_MASK (0xffff0000UL)
#define SWITCH_PCGIGS2_PCGIGS2R_SHIFT (16UL)
#define SWITCH_PCGIGS2_PCGIGS2GS_MASK (0xffffUL)
#define SWITCH_PCGIGS2_PCGIGS2GS_SHIFT (0UL)




typedef uint32_t SWITCH_PCGIGS3_TYPE;
#define SWITCH_PCGIGS3_PCGIGS3R_MASK (0xffff0000UL)
#define SWITCH_PCGIGS3_PCGIGS3R_SHIFT (16UL)
#define SWITCH_PCGIGS3_PCGIGS3GS_MASK (0xffffUL)
#define SWITCH_PCGIGS3_PCGIGS3GS_SHIFT (0UL)




typedef uint32_t SWITCH_PCPFIAR_TYPE;
#define SWITCH_PCPFIAR_PAGE_CE_PSFP_FAIL_INTR_ACC_REG_RESERVED_MASK (0xfffffff8UL)
#define SWITCH_PCPFIAR_PAGE_CE_PSFP_FAIL_INTR_ACC_REG_RESERVED_SHIFT (3UL)
#define SWITCH_PCPFIAR_PCPFIARPFIS_MASK (0x7UL)
#define SWITCH_PCPFIAR_PCPFIARPFIS_SHIFT (0UL)




typedef uint32_t SWITCH_PCPMFISR_TYPE;
#define SWITCH_PCPMFISR_PCPMFISRPMFIS_MASK (0xffffffffUL)
#define SWITCH_PCPMFISR_PCPMFISRPMFIS_SHIFT (0UL)




typedef uint32_t SWITCH_PCPMFIER_TYPE;
#define SWITCH_PCPMFIER_PCPMFIERPMFIE_MASK (0xffffffffUL)
#define SWITCH_PCPMFIER_PCPMFIERPMFIE_SHIFT (0UL)




typedef uint32_t SWITCH_PCPFFISR_TYPE;
#define SWITCH_PCPFFISR_PCPFFISRPFFIS_MASK (0xffffffffUL)
#define SWITCH_PCPFFISR_PCPFFISRPFFIS_SHIFT (0UL)




typedef uint32_t SWITCH_PCPFFIER_TYPE;
#define SWITCH_PCPFFIER_PCPFFIERPFFIE_MASK (0xffffffffUL)
#define SWITCH_PCPFFIER_PCPFFIERPFFIE_SHIFT (0UL)




typedef uint32_t SWITCH_PCPGFISR_TYPE;
#define SWITCH_PCPGFISR_PCPGFISRPGFIS_MASK (0xffffffffUL)
#define SWITCH_PCPGFISR_PCPGFISRPGFIS_SHIFT (0UL)




typedef uint32_t SWITCH_PCPGFIER_TYPE;
#define SWITCH_PCPGFIER_PCPGFIERPGFIE_MASK (0xffffffffUL)
#define SWITCH_PCPGFIER_PCPGFIERPGFIE_SHIFT (0UL)




typedef uint32_t SWITCH_PCPDCR_TYPE;
#define SWITCH_PCPDCR_PAGE_CE_PSFP_DEBUG_CTRL_REG_RESERVED_MASK (0xffffffc0UL)
#define SWITCH_PCPDCR_PAGE_CE_PSFP_DEBUG_CTRL_REG_RESERVED_SHIFT (6UL)
#define SWITCH_PCPDCR_PCPDCRPDGI_MASK (0x3fUL)
#define SWITCH_PCPDCR_PCPDCRPDGI_SHIFT (0UL)




typedef uint32_t SWITCH_PCPTSCR_TYPE;
#define SWITCH_PCPTSCR_PAGE_CE_PSFP_TOD_SYNC_CTRL_REG_RESERVED_MASK (0xfffffffcUL)
#define SWITCH_PCPTSCR_PAGE_CE_PSFP_TOD_SYNC_CTRL_REG_RESERVED_SHIFT (2UL)
#define SWITCH_PCPTSCR_PCPTSCRPTSS_MASK (0x3UL)
#define SWITCH_PCPTSCR_PCPTSCRPTSS_SHIFT (0UL)




typedef uint32_t SWITCH_PCCASR_TYPE;
#define SWITCH_PCCASR_PAGE_CE_CFP_ARB_SETTINGS_REG_RESERVED_MASK (0xfffffffcUL)
#define SWITCH_PCCASR_PAGE_CE_CFP_ARB_SETTINGS_REG_RESERVED_SHIFT (2UL)
#define SWITCH_PCCASR_PAGE_CE_CFP_ARB_SETTINGS_REG_P8_P6_PRI_MASK (0x2UL)
#define SWITCH_PCCASR_PAGE_CE_CFP_ARB_SETTINGS_REG_P8_P6_PRI_SHIFT (1UL)
#define SWITCH_PCCASR_PAGE_CE_CFP_ARB_SETTINGS_REG_ARB_MODE_MASK (0x1UL)
#define SWITCH_PCCASR_PAGE_CE_CFP_ARB_SETTINGS_REG_ARB_MODE_SHIFT (0UL)




typedef uint32_t SWITCH_PCCAPCCR_TYPE;
#define SWITCH_PCCAPCCR_PCCAPCCRR_MASK (0xfe000000UL)
#define SWITCH_PCCAPCCR_PCCAPCCRR_SHIFT (25UL)
#define SWITCH_PCCAPCCR_PCCAPCCRCC_MASK (0x1ff0000UL)
#define SWITCH_PCCAPCCR_PCCAPCCRCC_SHIFT (16UL)
#define SWITCH_PCCAPCCR_PCCAPCCRR1_MASK (0xfe00UL)
#define SWITCH_PCCAPCCR_PCCAPCCRR1_SHIFT (9UL)
#define SWITCH_PCCAPCCR_PCCAPCCRCS_MASK (0x1ffUL)
#define SWITCH_PCCAPCCR_PCCAPCCRCS_SHIFT (0UL)




typedef uint32_t SWITCH_PCCAPCP012_TYPE;
#define SWITCH_PCCAPCP012_PAGE_CE_CFP_ARB_PERF_CNT_P012_CNT_P2_MASK (0xffc00000UL)
#define SWITCH_PCCAPCP012_PAGE_CE_CFP_ARB_PERF_CNT_P012_CNT_P2_SHIFT (22UL)
#define SWITCH_PCCAPCP012_PCCAPCP012R1_MASK (0x200000UL)
#define SWITCH_PCCAPCP012_PCCAPCP012R1_SHIFT (21UL)
#define SWITCH_PCCAPCP012_PAGE_CE_CFP_ARB_PERF_CNT_P012_CNT_P1_MASK (0x1ff800UL)
#define SWITCH_PCCAPCP012_PAGE_CE_CFP_ARB_PERF_CNT_P012_CNT_P1_SHIFT (11UL)
#define SWITCH_PCCAPCP012_PCCAPCP012R0_MASK (0x400UL)
#define SWITCH_PCCAPCP012_PCCAPCP012R0_SHIFT (10UL)
#define SWITCH_PCCAPCP012_PAGE_CE_CFP_ARB_PERF_CNT_P012_CNT_P0_MASK (0x3ffUL)
#define SWITCH_PCCAPCP012_PAGE_CE_CFP_ARB_PERF_CNT_P012_CNT_P0_SHIFT (0UL)




typedef uint32_t SWITCH_PCCAPCP345_TYPE;
#define SWITCH_PCCAPCP345_PAGE_CE_CFP_ARB_PERF_CNT_P345_CNT_P5_MASK (0xffc00000UL)
#define SWITCH_PCCAPCP345_PAGE_CE_CFP_ARB_PERF_CNT_P345_CNT_P5_SHIFT (22UL)
#define SWITCH_PCCAPCP345_PCCAPCP345R1_MASK (0x200000UL)
#define SWITCH_PCCAPCP345_PCCAPCP345R1_SHIFT (21UL)
#define SWITCH_PCCAPCP345_PAGE_CE_CFP_ARB_PERF_CNT_P345_CNT_P4_MASK (0x1ff800UL)
#define SWITCH_PCCAPCP345_PAGE_CE_CFP_ARB_PERF_CNT_P345_CNT_P4_SHIFT (11UL)
#define SWITCH_PCCAPCP345_PCCAPCP345R0_MASK (0x400UL)
#define SWITCH_PCCAPCP345_PCCAPCP345R0_SHIFT (10UL)
#define SWITCH_PCCAPCP345_PAGE_CE_CFP_ARB_PERF_CNT_P345_CNT_P3_MASK (0x3ffUL)
#define SWITCH_PCCAPCP345_PAGE_CE_CFP_ARB_PERF_CNT_P345_CNT_P3_SHIFT (0UL)




typedef uint32_t SWITCH_PCCAPCP678_TYPE;
#define SWITCH_PCCAPCP678_PAGE_CE_CFP_ARB_PERF_CNT_P678_CNT_P8_MASK (0xffc00000UL)
#define SWITCH_PCCAPCP678_PAGE_CE_CFP_ARB_PERF_CNT_P678_CNT_P8_SHIFT (22UL)
#define SWITCH_PCCAPCP678_PCCAPCP678R1_MASK (0x200000UL)
#define SWITCH_PCCAPCP678_PCCAPCP678R1_SHIFT (21UL)
#define SWITCH_PCCAPCP678_PAGE_CE_CFP_ARB_PERF_CNT_P678_CNT_P7_MASK (0x1ff800UL)
#define SWITCH_PCCAPCP678_PAGE_CE_CFP_ARB_PERF_CNT_P678_CNT_P7_SHIFT (11UL)
#define SWITCH_PCCAPCP678_PCCAPCP678R0_MASK (0x400UL)
#define SWITCH_PCCAPCP678_PCCAPCP678R0_SHIFT (10UL)
#define SWITCH_PCCAPCP678_PAGE_CE_CFP_ARB_PERF_CNT_P678_CNT_P6_MASK (0x3ffUL)
#define SWITCH_PCCAPCP678_PAGE_CE_CFP_ARB_PERF_CNT_P678_CNT_P6_SHIFT (0UL)




typedef uint32_t SWITCH_PE0OCR_TYPE;
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_BYPASS_OTP_CLK_MASK (0x80000000UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_BYPASS_OTP_CLK_SHIFT (31UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_RESERVED_MASK (0x60000000UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_RESERVED_SHIFT (29UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_CPU_DEBUG_SEL_MASK (0x1e000000UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_CPU_DEBUG_SEL_SHIFT (25UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_BURST_STAT_SEL_MASK (0x1000000UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_BURST_STAT_SEL_SHIFT (24UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_ACCESS_MODE_MASK (0xc00000UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_ACCESS_MODE_SHIFT (22UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_OTP_PROG_EN_MASK (0x200000UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_OTP_PROG_EN_SHIFT (21UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_OTP_DEBUG_MODE_MASK (0x100000UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_OTP_DEBUG_MODE_SHIFT (20UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_WRP_CONTINUE_ON_FAIL_MASK (0x80000UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_WRP_CONTINUE_ON_FAIL_SHIFT (19UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_WRP_TIME_MARGIN_MASK (0x70000UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_WRP_TIME_MARGIN_SHIFT (16UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_WRP_SADBYP_MASK (0x8000UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_WRP_SADBYP_SHIFT (15UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_UNUSED_MASK (0x4000UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_UNUSED_SHIFT (14UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_WRP_PBYP_MASK (0x2000UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_WRP_PBYP_SHIFT (13UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_WRP_PCOUNT_MASK (0x1c00UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_WRP_PCOUNT_SHIFT (10UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_WRP_VSEL_MASK (0x3c0UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_WRP_VSEL_SHIFT (6UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_WRP_PROG_SEL_MASK (0x20UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_WRP_PROG_SEL_SHIFT (5UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_COMMAND_MASK (0x1eUL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_COMMAND_SHIFT (1UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_START_MASK (0x1UL)
#define SWITCH_PE0OCR_PAGE_E0_OTP_CTL_REG_START_SHIFT (0UL)




typedef uint16_t SWITCH_PAGE_E0_OTP_ADDR_REG_TYPE;
#define SWITCH_PAGE_E0_OTP_ADDR_REG_CPU_ADDR_MASK (0xffffU)
#define SWITCH_PAGE_E0_OTP_ADDR_REG_CPU_ADDR_SHIFT (0U)




typedef uint16_t SWITCH_PE0OSR_TYPE;
#define SWITCH_PE0OSR_PAGE_E0_OTP_STS_REG_UNUSED_0_MASK (0xf000U)
#define SWITCH_PE0OSR_PAGE_E0_OTP_STS_REG_UNUSED_0_SHIFT (12U)
#define SWITCH_PE0OSR_PAGE_E0_OTP_STS_REG_CONTROL_ERR_MASK (0x800U)
#define SWITCH_PE0OSR_PAGE_E0_OTP_STS_REG_CONTROL_ERR_SHIFT (11U)
#define SWITCH_PE0OSR_PAGE_E0_OTP_STS_REG_WRP_ERROR_MASK (0x400U)
#define SWITCH_PE0OSR_PAGE_E0_OTP_STS_REG_WRP_ERROR_SHIFT (10U)
#define SWITCH_PE0OSR_PAGE_E0_OTP_STS_REG_INVALID_COMMAND_MASK (0x200U)
#define SWITCH_PE0OSR_PAGE_E0_OTP_STS_REG_INVALID_COMMAND_SHIFT (9U)
#define SWITCH_PE0OSR_PAGE_E0_OTP_STS_REG_UNUSED_1_MASK (0x100U)
#define SWITCH_PE0OSR_PAGE_E0_OTP_STS_REG_UNUSED_1_SHIFT (8U)
#define SWITCH_PE0OSR_PAGE_E0_OTP_STS_REG_INIT_WAIT_DONE_MASK (0x80U)
#define SWITCH_PE0OSR_PAGE_E0_OTP_STS_REG_INIT_WAIT_DONE_SHIFT (7U)
#define SWITCH_PE0OSR_PAGE_E0_OTP_STS_REG_PROG_BLOCKED_MASK (0x40U)
#define SWITCH_PE0OSR_PAGE_E0_OTP_STS_REG_PROG_BLOCKED_SHIFT (6U)
#define SWITCH_PE0OSR_PAGE_E0_OTP_STS_REG_INVALID_PROG_REQ_MASK (0x20U)
#define SWITCH_PE0OSR_PAGE_E0_OTP_STS_REG_INVALID_PROG_REQ_SHIFT (5U)
#define SWITCH_PE0OSR_PAGE_E0_OTP_STS_REG_WRP_FAIL_MASK (0x10U)
#define SWITCH_PE0OSR_PAGE_E0_OTP_STS_REG_WRP_FAIL_SHIFT (4U)
#define SWITCH_PE0OSR_PAGE_E0_OTP_STS_REG_WRP_BUSY_MASK (0x8U)
#define SWITCH_PE0OSR_PAGE_E0_OTP_STS_REG_WRP_BUSY_SHIFT (3U)
#define SWITCH_PE0OSR_PAGE_E0_OTP_STS_REG_WRP_DOUT_MASK (0x4U)
#define SWITCH_PE0OSR_PAGE_E0_OTP_STS_REG_WRP_DOUT_SHIFT (2U)
#define SWITCH_PE0OSR_PAGE_E0_OTP_STS_REG_WRP_DATA_READY_MASK (0x2U)
#define SWITCH_PE0OSR_PAGE_E0_OTP_STS_REG_WRP_DATA_READY_SHIFT (1U)
#define SWITCH_PE0OSR_PAGE_E0_OTP_STS_REG_COMMAND_DONE_MASK (0x1U)
#define SWITCH_PE0OSR_PAGE_E0_OTP_STS_REG_COMMAND_DONE_SHIFT (0U)




typedef uint32_t SWITCH_PE0OWD_TYPE;
#define SWITCH_PE0OWD_PAGE_E0_OTP_WR_DATA_CPU_WR_DATA_MASK (0xffffffffUL)
#define SWITCH_PE0OWD_PAGE_E0_OTP_WR_DATA_CPU_WR_DATA_SHIFT (0UL)




typedef uint32_t SWITCH_PE0ORD_TYPE;
#define SWITCH_PE0ORD_PAGE_E0_OTP_RD_DATA_CPU_RD_DATA_MASK (0xffffffffUL)
#define SWITCH_PE0ORD_PAGE_E0_OTP_RD_DATA_CPU_RD_DATA_SHIFT (0UL)




typedef uint32_t SWITCH_PE0OCRS0_TYPE;
#define SWITCH_PE0OCRS0_PE0OCRS0OCRS0_MASK (0xffffffffUL)
#define SWITCH_PE0OCRS0_PE0OCRS0OCRS0_SHIFT (0UL)




typedef uint32_t SWITCH_PE0OCRS1_TYPE;
#define SWITCH_PE0OCRS1_PE0OCRS1OCRS1_MASK (0xffffffffUL)
#define SWITCH_PE0OCRS1_PE0OCRS1OCRS1_SHIFT (0UL)




typedef uint32_t SWITCH_PE0OCM_TYPE;
#define SWITCH_PE0OCM_PAGE_E0_OTP_CPU_MODE_RESERVED_MASK (0xfffffffeUL)
#define SWITCH_PE0OCM_PAGE_E0_OTP_CPU_MODE_RESERVED_SHIFT (1UL)
#define SWITCH_PE0OCM_PAGE_E0_OTP_CPU_MODE_OTP_CPU_MODE_MASK (0x1UL)
#define SWITCH_PE0OCM_PAGE_E0_OTP_CPU_MODE_OTP_CPU_MODE_SHIFT (0UL)




typedef uint16_t SWITCH_PE1PNI_TYPE;
#define SWITCH_PE1PNI_PAGE_E1_PLL_NDIV_INT_RESERVED_MASK (0xfe00U)
#define SWITCH_PE1PNI_PAGE_E1_PLL_NDIV_INT_RESERVED_SHIFT (9U)
#define SWITCH_PE1PNI_PAGE_E1_PLL_NDIV_INT_PLL_NDIV_INT_MASK (0x1ffU)
#define SWITCH_PE1PNI_PAGE_E1_PLL_NDIV_INT_PLL_NDIV_INT_SHIFT (0U)




typedef uint32_t SWITCH_PE1PNF_TYPE;
#define SWITCH_PE1PNF_PAGE_E1_PLL_NDIV_FRAC_RESERVED_MASK (0xff000000UL)
#define SWITCH_PE1PNF_PAGE_E1_PLL_NDIV_FRAC_RESERVED_SHIFT (24UL)
#define SWITCH_PE1PNF_PAGE_E1_PLL_NDIV_FRAC_PLL_NDIV_FRAC_MASK (0xffffffUL)
#define SWITCH_PE1PNF_PAGE_E1_PLL_NDIV_FRAC_PLL_NDIV_FRAC_SHIFT (0UL)




typedef uint16_t SWITCH_PE1PSC_TYPE;
#define SWITCH_PE1PSC_PAGE_E1_PLL_SDMOD_CTRL_RESERVED_MASK (0xffc0U)
#define SWITCH_PE1PSC_PAGE_E1_PLL_SDMOD_CTRL_RESERVED_SHIFT (6U)
#define SWITCH_PE1PSC_PAGE_E1_PLL_SDMOD_CTRL_PLL_BYP_SDMOD_MASK (0x20U)
#define SWITCH_PE1PSC_PAGE_E1_PLL_SDMOD_CTRL_PLL_BYP_SDMOD_SHIFT (5U)
#define SWITCH_PE1PSC_PAGE_E1_PLL_SDMOD_CTRL_PLL_NDIV_PWRDN_MASK (0x10U)
#define SWITCH_PE1PSC_PAGE_E1_PLL_SDMOD_CTRL_PLL_NDIV_PWRDN_SHIFT (4U)
#define SWITCH_PE1PSC_PAGE_E1_PLL_SDMOD_CTRL_PLL_NDIV_MODE_MASK (0xeU)
#define SWITCH_PE1PSC_PAGE_E1_PLL_SDMOD_CTRL_PLL_NDIV_MODE_SHIFT (1U)
#define SWITCH_PE1PSC_PAGE_E1_PLL_SDMOD_CTRL_PLL_NDIV_DITHER_MFB_MASK (0x1U)
#define SWITCH_PE1PSC_PAGE_E1_PLL_SDMOD_CTRL_PLL_NDIV_DITHER_MFB_SHIFT (0U)




typedef uint32_t SWITCH_PE1PMC0_TYPE;
#define SWITCH_PE1PMC0_PAGE_E1_PLL_MOD_CTRL_0_RESERVED_MASK (0xfff80000UL)
#define SWITCH_PE1PMC0_PAGE_E1_PLL_MOD_CTRL_0_RESERVED_SHIFT (19UL)
#define SWITCH_PE1PMC0_PAGE_E1_PLL_MOD_CTRL_0_SS_EN_MASK (0x40000UL)
#define SWITCH_PE1PMC0_PAGE_E1_PLL_MOD_CTRL_0_SS_EN_SHIFT (18UL)
#define SWITCH_PE1PMC0_PAGE_E1_PLL_MOD_CTRL_0_SS_OPT_MASK (0x30000UL)
#define SWITCH_PE1PMC0_PAGE_E1_PLL_MOD_CTRL_0_SS_OPT_SHIFT (16UL)
#define SWITCH_PE1PMC0_PAGE_E1_PLL_MOD_CTRL_0_SS_TIME_MASK (0xffffUL)
#define SWITCH_PE1PMC0_PAGE_E1_PLL_MOD_CTRL_0_SS_TIME_SHIFT (0UL)




typedef uint32_t SWITCH_PE1PMC1_TYPE;
#define SWITCH_PE1PMC1_PAGE_E1_PLL_MOD_CTRL_1_RESERVED_MASK (0xe0000000UL)
#define SWITCH_PE1PMC1_PAGE_E1_PLL_MOD_CTRL_1_RESERVED_SHIFT (29UL)
#define SWITCH_PE1PMC1_PAGE_E1_PLL_MOD_CTRL_1_SS_SCALE_MASK (0x1f000000UL)
#define SWITCH_PE1PMC1_PAGE_E1_PLL_MOD_CTRL_1_SS_SCALE_SHIFT (24UL)
#define SWITCH_PE1PMC1_PAGE_E1_PLL_MOD_CTRL_1_SS_AMPLITUDE_MASK (0xffffffUL)
#define SWITCH_PE1PMC1_PAGE_E1_PLL_MOD_CTRL_1_SS_AMPLITUDE_SHIFT (0UL)




typedef uint32_t SWITCH_PE1PMC2_TYPE;
#define SWITCH_PE1PMC2_PAGE_E1_PLL_MOD_CTRL_2_RESERVED_MASK (0xfff00000UL)
#define SWITCH_PE1PMC2_PAGE_E1_PLL_MOD_CTRL_2_RESERVED_SHIFT (20UL)
#define SWITCH_PE1PMC2_PAGE_E1_PLL_MOD_CTRL_2_SS_LOAD_MASK (0x80000UL)
#define SWITCH_PE1PMC2_PAGE_E1_PLL_MOD_CTRL_2_SS_LOAD_SHIFT (19UL)
#define SWITCH_PE1PMC2_PAGE_E1_PLL_MOD_CTRL_2_SS_HOLD_MASK (0x60000UL)
#define SWITCH_PE1PMC2_PAGE_E1_PLL_MOD_CTRL_2_SS_HOLD_SHIFT (17UL)
#define SWITCH_PE1PMC2_PAGE_E1_PLL_MOD_CTRL_2_SS_SCALE_MASK (0x1c000UL)
#define SWITCH_PE1PMC2_PAGE_E1_PLL_MOD_CTRL_2_SS_SCALE_SHIFT (14UL)
#define SWITCH_PE1PMC2_PAGE_E1_PLL_MOD_CTRL_2_SS_RNG_MASK (0x3f00UL)
#define SWITCH_PE1PMC2_PAGE_E1_PLL_MOD_CTRL_2_SS_RNG_SHIFT (8UL)
#define SWITCH_PE1PMC2_PAGE_E1_PLL_MOD_CTRL_2_SS_STEP_MASK (0xffUL)
#define SWITCH_PE1PMC2_PAGE_E1_PLL_MOD_CTRL_2_SS_STEP_SHIFT (0UL)




typedef uint16_t SWITCH_PE1PMC_TYPE;
#define SWITCH_PE1PMC_PAGE_E1_PLL_MISC_CTRL_RESERVED_MASK (0xfff8U)
#define SWITCH_PE1PMC_PAGE_E1_PLL_MISC_CTRL_RESERVED_SHIFT (3U)
#define SWITCH_PE1PMC_PAGE_E1_PLL_MISC_CTRL_PLL_INT_EN_MASK (0x4U)
#define SWITCH_PE1PMC_PAGE_E1_PLL_MISC_CTRL_PLL_INT_EN_SHIFT (2U)
#define SWITCH_PE1PMC_PAGE_E1_PLL_MISC_CTRL_PLL_FORCE_LOCK_MASK (0x2U)
#define SWITCH_PE1PMC_PAGE_E1_PLL_MISC_CTRL_PLL_FORCE_LOCK_SHIFT (1U)
#define SWITCH_PE1PMC_PAGE_E1_PLL_MISC_CTRL_PLL_MIB_EN_MASK (0x1U)
#define SWITCH_PE1PMC_PAGE_E1_PLL_MISC_CTRL_PLL_MIB_EN_SHIFT (0U)




typedef uint32_t SWITCH_PE1PDM_TYPE;
#define SWITCH_PE1PDM_PAGE_E1_PLL_DELOCK_MIB_SOC_PLL_DELOCK_MIB_MASK (0xffff0000UL)
#define SWITCH_PE1PDM_PAGE_E1_PLL_DELOCK_MIB_SOC_PLL_DELOCK_MIB_SHIFT (16UL)
#define SWITCH_PE1PDM_PAGE_E1_PLL_DELOCK_MIB_SW_PLL_DELOCK_MIB_MASK (0xffffUL)
#define SWITCH_PE1PDM_PAGE_E1_PLL_DELOCK_MIB_SW_PLL_DELOCK_MIB_SHIFT (0UL)




typedef uint8_t SWITCH_PAGE_E1_PLL_CTRL_TYPE;
#define SWITCH_PAGE_E1_PLL_CTRL_ARESET_MASK (0x80U)
#define SWITCH_PAGE_E1_PLL_CTRL_ARESET_SHIFT (7U)
#define SWITCH_PAGE_E1_PLL_CTRL_DRESET_MASK (0x40U)
#define SWITCH_PAGE_E1_PLL_CTRL_DRESET_SHIFT (6U)
#define SWITCH_PAGE_E1_PLL_CTRL_RESERVED_MASK (0x20U)
#define SWITCH_PAGE_E1_PLL_CTRL_RESERVED_SHIFT (5U)
#define SWITCH_PAGE_E1_PLL_CTRL_LP_CTRL_MASK (0x1fU)
#define SWITCH_PAGE_E1_PLL_CTRL_LP_CTRL_SHIFT (0U)




typedef uint8_t SWITCH_PAGE_E1_PLL_STS_TYPE;
#define SWITCH_PAGE_E1_PLL_STS_PAGE_E1_PLL_STS_RESERVED_1_MASK (0xc0U)
#define SWITCH_PAGE_E1_PLL_STS_PAGE_E1_PLL_STS_RESERVED_1_SHIFT (6U)
#define SWITCH_PAGE_E1_PLL_STS_PE1PSPLCIS_MASK (0x20U)
#define SWITCH_PAGE_E1_PLL_STS_PE1PSPLCIS_SHIFT (5U)
#define SWITCH_PAGE_E1_PLL_STS_PAGE_E1_PLL_STS_SOC_PLL_LOCK_MASK (0x10U)
#define SWITCH_PAGE_E1_PLL_STS_PAGE_E1_PLL_STS_SOC_PLL_LOCK_SHIFT (4U)
#define SWITCH_PAGE_E1_PLL_STS_PAGE_E1_PLL_STS_RESERVED_0_MASK (0xeU)
#define SWITCH_PAGE_E1_PLL_STS_PAGE_E1_PLL_STS_RESERVED_0_SHIFT (1U)
#define SWITCH_PAGE_E1_PLL_STS_PAGE_E1_PLL_STS_PLL_LOCK_MASK (0x1U)
#define SWITCH_PAGE_E1_PLL_STS_PAGE_E1_PLL_STS_PLL_LOCK_SHIFT (0U)




typedef uint32_t SWITCH_PE1PFS_TYPE;
#define SWITCH_PE1PFS_PAGE_E1_PLL_FREQ_SEL_CLKSET_SPI_MASK (0x80000000UL)
#define SWITCH_PE1PFS_PAGE_E1_PLL_FREQ_SEL_CLKSET_SPI_SHIFT (31UL)
#define SWITCH_PE1PFS_PAGE_E1_PLL_FREQ_SEL_CLKSET_RST_MASK (0x40000000UL)
#define SWITCH_PE1PFS_PAGE_E1_PLL_FREQ_SEL_CLKSET_RST_SHIFT (30UL)
#define SWITCH_PE1PFS_PAGE_E1_PLL_FREQ_SEL_RESERVED_MASK (0x3f000000UL)
#define SWITCH_PE1PFS_PAGE_E1_PLL_FREQ_SEL_RESERVED_SHIFT (24UL)
#define SWITCH_PE1PFS_PAGE_E1_PLL_FREQ_SEL_CLKSET_MDIV_MASK (0xff0000UL)
#define SWITCH_PE1PFS_PAGE_E1_PLL_FREQ_SEL_CLKSET_MDIV_SHIFT (16UL)
#define SWITCH_PE1PFS_PAGE_E1_PLL_FREQ_SEL_CLKSET_KEY2_MASK (0xff00UL)
#define SWITCH_PE1PFS_PAGE_E1_PLL_FREQ_SEL_CLKSET_KEY2_SHIFT (8UL)
#define SWITCH_PE1PFS_PAGE_E1_PLL_FREQ_SEL_CLKSET_KEY1_MASK (0xffUL)
#define SWITCH_PE1PFS_PAGE_E1_PLL_FREQ_SEL_CLKSET_KEY1_SHIFT (0UL)




typedef uint8_t SWITCH_PE1PTCI_TYPE;
#define SWITCH_PE1PTCI_PAGE_E1_PLL_TEST_CTRL_I_RESERVED_MASK (0x80U)
#define SWITCH_PE1PTCI_PAGE_E1_PLL_TEST_CTRL_I_RESERVED_SHIFT (7U)
#define SWITCH_PE1PTCI_PAGE_E1_PLL_TEST_CTRL_I_PLL_VCO_RNG_MASK (0x60U)
#define SWITCH_PE1PTCI_PAGE_E1_PLL_TEST_CTRL_I_PLL_VCO_RNG_SHIFT (5U)
#define SWITCH_PE1PTCI_PAGE_E1_PLL_TEST_CTRL_I_PLL_TEST_SEL_MASK (0x1cU)
#define SWITCH_PE1PTCI_PAGE_E1_PLL_TEST_CTRL_I_PLL_TEST_SEL_SHIFT (2U)
#define SWITCH_PE1PTCI_PAGE_E1_PLL_TEST_CTRL_I_PLL_TEST_EN_MASK (0x2U)
#define SWITCH_PE1PTCI_PAGE_E1_PLL_TEST_CTRL_I_PLL_TEST_EN_SHIFT (1U)
#define SWITCH_PE1PTCI_PAGE_E1_PLL_TEST_CTRL_I_PLL_SW_RST_MASK (0x1U)
#define SWITCH_PE1PTCI_PAGE_E1_PLL_TEST_CTRL_I_PLL_SW_RST_SHIFT (0U)




typedef uint64_t SWITCH_PE1PTCI1_TYPE;
#define SWITCH_PE1PTCI1_PAGE_E1_PLL_TEST_CTRL_II_RESERVED_MASK (0xffc000000000ULL)
#define SWITCH_PE1PTCI1_PAGE_E1_PLL_TEST_CTRL_II_RESERVED_SHIFT (38ULL)
#define SWITCH_PE1PTCI1_PAGE_E1_PLL_TEST_CTRL_II_PLL_TEST_CTRL_MASK (0x3fffffffffULL)
#define SWITCH_PE1PTCI1_PAGE_E1_PLL_TEST_CTRL_II_PLL_TEST_CTRL_SHIFT (0ULL)




typedef uint64_t SWITCH_PE1GMD_TYPE;
#define SWITCH_PE1GMD_PAGE_E1_GREEN_MODE_DATA_GREEN_MODE_DATA_MASK (0xffffffffffffffffULL)
#define SWITCH_PE1GMD_PAGE_E1_GREEN_MODE_DATA_GREEN_MODE_DATA_SHIFT (0ULL)




typedef uint8_t SWITCH_PE1GMS_TYPE;
#define SWITCH_PE1GMS_PAGE_E1_GREEN_MODE_SELECT_GREEN_MODE_SELECT_MASK (0xfeU)
#define SWITCH_PE1GMS_PAGE_E1_GREEN_MODE_SELECT_GREEN_MODE_SELECT_SHIFT (1U)
#define SWITCH_PE1GMS_PAGE_E1_GREEN_MODE_SELECT_RESERVED_MASK (0x1U)
#define SWITCH_PE1GMS_PAGE_E1_GREEN_MODE_SELECT_RESERVED_SHIFT (0U)




typedef uint16_t SWITCH_PE1TLPC_TYPE;
#define SWITCH_PE1TLPC_PAGE_E1_TOP_LOW_POWER_CTRL_RESERVED_MASK (0xffc0U)
#define SWITCH_PE1TLPC_PAGE_E1_TOP_LOW_POWER_CTRL_RESERVED_SHIFT (6U)
#define SWITCH_PE1TLPC_PAGE_E1_TOP_LOW_POWER_CTRL_TIMER_DISABLE_MASK (0x20U)
#define SWITCH_PE1TLPC_PAGE_E1_TOP_LOW_POWER_CTRL_TIMER_DISABLE_SHIFT (5U)
#define SWITCH_PE1TLPC_PAGE_E1_TOP_LOW_POWER_CTRL_EN_LOW_POWER_MASK (0x10U)
#define SWITCH_PE1TLPC_PAGE_E1_TOP_LOW_POWER_CTRL_EN_LOW_POWER_SHIFT (4U)
#define SWITCH_PE1TLPC_PE1TLPCLPD_MASK (0xfU)
#define SWITCH_PE1TLPC_PE1TLPCLPD_SHIFT (0U)




typedef uint16_t SWITCH_PE1TIC_TYPE;
#define SWITCH_PE1TIC_PAGE_E1_TOP_IDDQ_CTL_RESERVED_MASK (0xfff8U)
#define SWITCH_PE1TIC_PAGE_E1_TOP_IDDQ_CTL_RESERVED_SHIFT (3U)
#define SWITCH_PE1TIC_PAGE_E1_TOP_IDDQ_CTL_PLL_IDDQ_MASK (0x4U)
#define SWITCH_PE1TIC_PAGE_E1_TOP_IDDQ_CTL_PLL_IDDQ_SHIFT (2U)
#define SWITCH_PE1TIC_PAGE_E1_TOP_IDDQ_CTL_SOC_IDDQ_MASK (0x2U)
#define SWITCH_PE1TIC_PAGE_E1_TOP_IDDQ_CTL_SOC_IDDQ_SHIFT (1U)
#define SWITCH_PE1TIC_PAGE_E1_TOP_IDDQ_CTL_TEMP_IDDQ_MASK (0x1U)
#define SWITCH_PE1TIC_PAGE_E1_TOP_IDDQ_CTL_TEMP_IDDQ_SHIFT (0U)




typedef uint16_t SWITCH_PE1IPB_TYPE;
#define SWITCH_PE1IPB_PAGE_E1_IP_PLL_BYPASS_RESERVED_MASK (0xfffeU)
#define SWITCH_PE1IPB_PAGE_E1_IP_PLL_BYPASS_RESERVED_SHIFT (1U)
#define SWITCH_PE1IPB_PAGE_E1_IP_PLL_BYPASS_IP_PLL_BYPASS_MASK (0x1U)
#define SWITCH_PE1IPB_PAGE_E1_IP_PLL_BYPASS_IP_PLL_BYPASS_SHIFT (0U)




typedef uint32_t SWITCH_PE1TMCS0_TYPE;
#define SWITCH_PE1TMCS0_PE1TMCS0TMCS0_MASK (0xffffffffUL)
#define SWITCH_PE1TMCS0_PE1TMCS0TMCS0_SHIFT (0UL)




typedef uint32_t SWITCH_PE1TMCS1_TYPE;
#define SWITCH_PE1TMCS1_PE1TMCS1TMCS1_MASK (0xffffffffUL)
#define SWITCH_PE1TMCS1_PE1TMCS1TMCS1_SHIFT (0UL)




typedef uint16_t SWITCH_PAGE_E2_EGPHY_CTRL_TYPE;
#define SWITCH_PAGE_E2_EGPHY_CTRL_RESERVED_1_MASK (0xffc0U)
#define SWITCH_PAGE_E2_EGPHY_CTRL_RESERVED_1_SHIFT (6U)
#define SWITCH_PAGE_E2_EGPHY_CTRL_ED_SRC_SEL_MASK (0x30U)
#define SWITCH_PAGE_E2_EGPHY_CTRL_ED_SRC_SEL_SHIFT (4U)
#define SWITCH_PAGE_E2_EGPHY_CTRL_RESERVED_0_MASK (0xcU)
#define SWITCH_PAGE_E2_EGPHY_CTRL_RESERVED_0_SHIFT (2U)
#define SWITCH_PAGE_E2_EGPHY_CTRL_RESET_MASK (0x3U)
#define SWITCH_PAGE_E2_EGPHY_CTRL_RESET_SHIFT (0U)




typedef uint16_t SWITCH_PE2EP_TYPE;
#define SWITCH_PE2EP_PAGE_E2_EGPHY_PWRMGNT_RESERVED_MASK (0xff00U)
#define SWITCH_PE2EP_PAGE_E2_EGPHY_PWRMGNT_RESERVED_SHIFT (8U)
#define SWITCH_PE2EP_PAGE_E2_EGPHY_PWRMGNT_CK25_DIS_1_MASK (0x80U)
#define SWITCH_PE2EP_PAGE_E2_EGPHY_PWRMGNT_CK25_DIS_1_SHIFT (7U)
#define SWITCH_PE2EP_PAGE_E2_EGPHY_PWRMGNT_FRORCE_DLL_1_MASK (0x40U)
#define SWITCH_PE2EP_PAGE_E2_EGPHY_PWRMGNT_FRORCE_DLL_1_SHIFT (6U)
#define SWITCH_PE2EP_PAGE_E2_EGPHY_PWRMGNT_IDDQ_GLOB_PWR_1_MASK (0x20U)
#define SWITCH_PE2EP_PAGE_E2_EGPHY_PWRMGNT_IDDQ_GLOB_PWR_1_SHIFT (5U)
#define SWITCH_PE2EP_PAGE_E2_EGPHY_PWRMGNT_IDDQ_BIAS_1_MASK (0x10U)
#define SWITCH_PE2EP_PAGE_E2_EGPHY_PWRMGNT_IDDQ_BIAS_1_SHIFT (4U)
#define SWITCH_PE2EP_PAGE_E2_EGPHY_PWRMGNT_CK25_DIS_0_MASK (0x8U)
#define SWITCH_PE2EP_PAGE_E2_EGPHY_PWRMGNT_CK25_DIS_0_SHIFT (3U)
#define SWITCH_PE2EP_PAGE_E2_EGPHY_PWRMGNT_FRORCE_DLL_0_MASK (0x4U)
#define SWITCH_PE2EP_PAGE_E2_EGPHY_PWRMGNT_FRORCE_DLL_0_SHIFT (2U)
#define SWITCH_PE2EP_PAGE_E2_EGPHY_PWRMGNT_IDDQ_GLOB_PWR_0_MASK (0x2U)
#define SWITCH_PE2EP_PAGE_E2_EGPHY_PWRMGNT_IDDQ_GLOB_PWR_0_SHIFT (1U)
#define SWITCH_PE2EP_PAGE_E2_EGPHY_PWRMGNT_IDDQ_BIAS_0_MASK (0x1U)
#define SWITCH_PE2EP_PAGE_E2_EGPHY_PWRMGNT_IDDQ_BIAS_0_SHIFT (0U)




typedef uint32_t SWITCH_PE2EPD_TYPE;
#define SWITCH_PE2EPD_PAGE_E2_EGPHY_PWR_DOWN_RESERVED_1_MASK (0xfffc0000UL)
#define SWITCH_PE2EPD_PAGE_E2_EGPHY_PWR_DOWN_RESERVED_1_SHIFT (18UL)
#define SWITCH_PE2EPD_PAGE_E2_EGPHY_PWR_DOWN_EN_AUTO_CLEAR_PD_MASK (0x30000UL)
#define SWITCH_PE2EPD_PAGE_E2_EGPHY_PWR_DOWN_EN_AUTO_CLEAR_PD_SHIFT (16UL)
#define SWITCH_PE2EPD_PAGE_E2_EGPHY_PWR_DOWN_RESERVED_0_MASK (0xfffcUL)
#define SWITCH_PE2EPD_PAGE_E2_EGPHY_PWR_DOWN_RESERVED_0_SHIFT (2UL)
#define SWITCH_PE2EPD_PAGE_E2_EGPHY_PWR_DOWN_EXT_PWR_DOWN_PHY_EN_MASK (0x3UL)
#define SWITCH_PE2EPD_PAGE_E2_EGPHY_PWR_DOWN_EXT_PWR_DOWN_PHY_EN_SHIFT (0UL)




typedef uint8_t SWITCH_PE2ES_TYPE;
#define SWITCH_PE2ES_PAGE_E2_EGPHY_STRAP_RESERVED_MASK (0xf0U)
#define SWITCH_PE2ES_PAGE_E2_EGPHY_STRAP_RESERVED_SHIFT (4U)
#define SWITCH_PE2ES_PAGE_E2_EGPHY_STRAP_EEE_100BASE_TX_MASK (0x8U)
#define SWITCH_PE2ES_PAGE_E2_EGPHY_STRAP_EEE_100BASE_TX_SHIFT (3U)
#define SWITCH_PE2ES_PAGE_E2_EGPHY_STRAP_EEE_1000BASE_TX_MASK (0x4U)
#define SWITCH_PE2ES_PAGE_E2_EGPHY_STRAP_EEE_1000BASE_TX_SHIFT (2U)
#define SWITCH_PE2ES_PAGE_E2_EGPHY_STRAP_EN_PHY_LPI_MASK (0x2U)
#define SWITCH_PE2ES_PAGE_E2_EGPHY_STRAP_EN_PHY_LPI_SHIFT (1U)
#define SWITCH_PE2ES_PAGE_E2_EGPHY_STRAP_EN_BIAS_10BTE_MASK (0x1U)
#define SWITCH_PE2ES_PAGE_E2_EGPHY_STRAP_EN_BIAS_10BTE_SHIFT (0U)




typedef uint16_t SWITCH_PE2ES1_TYPE;
#define SWITCH_PE2ES1_PAGE_E2_EGPHY_STS_RESERVED_1_MASK (0xffc0U)
#define SWITCH_PE2ES1_PAGE_E2_EGPHY_STS_RESERVED_1_SHIFT (6U)
#define SWITCH_PE2ES1_PAGE_E2_EGPHY_STS_PHY_IDDQ_DLL_ACT_MASK (0x30U)
#define SWITCH_PE2ES1_PAGE_E2_EGPHY_STS_PHY_IDDQ_DLL_ACT_SHIFT (4U)
#define SWITCH_PE2ES1_PAGE_E2_EGPHY_STS_PHY_RST_DONE_MASK (0xcU)
#define SWITCH_PE2ES1_PAGE_E2_EGPHY_STS_PHY_RST_DONE_SHIFT (2U)
#define SWITCH_PE2ES1_PAGE_E2_EGPHY_STS_PHY_PLL_LOCK_MASK (0x3U)
#define SWITCH_PE2ES1_PAGE_E2_EGPHY_STS_PHY_PLL_LOCK_SHIFT (0U)




typedef uint16_t SWITCH_PE2EIS_TYPE;
#define SWITCH_PE2EIS_PAGE_E2_EGPHY_INT_STS_RESERVED_MASK (0xfffcU)
#define SWITCH_PE2EIS_PAGE_E2_EGPHY_INT_STS_RESERVED_SHIFT (2U)
#define SWITCH_PE2EIS_PAGE_E2_EGPHY_INT_STS_EGPHY_INT_STS_MASK (0x3U)
#define SWITCH_PE2EIS_PAGE_E2_EGPHY_INT_STS_EGPHY_INT_STS_SHIFT (0U)




typedef uint16_t SWITCH_PE2EMS_TYPE;
#define SWITCH_PE2EMS_PAGE_E2_EGPHY_MODE_STS_RESERVED_MASK (0xfffcU)
#define SWITCH_PE2EMS_PAGE_E2_EGPHY_MODE_STS_RESERVED_SHIFT (2U)
#define SWITCH_PE2EMS_PAGE_E2_EGPHY_MODE_STS_EGPHY_OP_MODE_MASK (0x3U)
#define SWITCH_PE2EMS_PAGE_E2_EGPHY_MODE_STS_EGPHY_OP_MODE_SHIFT (0U)




typedef uint16_t SWITCH_PE2ELS_TYPE;
#define SWITCH_PE2ELS_PAGE_E2_EGPHY_LPI_STS_RESERVED_MASK (0xfffcU)
#define SWITCH_PE2ELS_PAGE_E2_EGPHY_LPI_STS_RESERVED_SHIFT (2U)
#define SWITCH_PE2ELS_PAGE_E2_EGPHY_LPI_STS_EGPHY_LPI_STS_MASK (0x3U)
#define SWITCH_PE2ELS_PAGE_E2_EGPHY_LPI_STS_EGPHY_LPI_STS_SHIFT (0U)




typedef uint8_t SWITCH_PE2EEDS_TYPE;
#define SWITCH_PE2EEDS_PAGE_E2_EGPHY_ENG_DET_STS_ENG_DET_STS_MASK (0xffU)
#define SWITCH_PE2EEDS_PAGE_E2_EGPHY_ENG_DET_STS_ENG_DET_STS_SHIFT (0U)




typedef uint8_t SWITCH_PE2EEDSC_TYPE;
#define SWITCH_PE2EEDSC_PE2EEDSCEDSC_MASK (0xffU)
#define SWITCH_PE2EEDSC_PE2EEDSCEDSC_SHIFT (0U)




typedef uint16_t SWITCH_PE2ERS_TYPE;
#define SWITCH_PE2ERS_PAGE_E2_EGPHY_RESET_STATUS_RESERVED_MASK (0xfffcU)
#define SWITCH_PE2ERS_PAGE_E2_EGPHY_RESET_STATUS_RESERVED_SHIFT (2U)
#define SWITCH_PE2ERS_PAGE_E2_EGPHY_RESET_STATUS_PHY_RST_STS_MASK (0x3U)
#define SWITCH_PE2ERS_PAGE_E2_EGPHY_RESET_STATUS_PHY_RST_STS_SHIFT (0U)




typedef uint32_t SWITCH_PE2ECS0_TYPE;
#define SWITCH_PE2ECS0_PAGE_E2_EGPHY_CTL_SPARE0_EGPHY_CTL_SPARE0_MASK (0xffffffffUL)
#define SWITCH_PE2ECS0_PAGE_E2_EGPHY_CTL_SPARE0_EGPHY_CTL_SPARE0_SHIFT (0UL)




typedef uint32_t SWITCH_PE2ECS1_TYPE;
#define SWITCH_PE2ECS1_PAGE_E2_EGPHY_CTL_SPARE1_EGPHY_CTL_SPARE1_MASK (0xffffffffUL)
#define SWITCH_PE2ECS1_PAGE_E2_EGPHY_CTL_SPARE1_EGPHY_CTL_SPARE1_SHIFT (0UL)




typedef uint16_t SWITCH_PAGE_E3_BRPHY_CTRL_TYPE;
#define SWITCH_PAGE_E3_BRPHY_CTRL_RESERVED_1_MASK (0xffc0U)
#define SWITCH_PAGE_E3_BRPHY_CTRL_RESERVED_1_SHIFT (6U)
#define SWITCH_PAGE_E3_BRPHY_CTRL_SD_RESET_MASK (0x20U)
#define SWITCH_PAGE_E3_BRPHY_CTRL_SD_RESET_SHIFT (5U)
#define SWITCH_PAGE_E3_BRPHY_CTRL_SPHY_RESET_MASK (0x10U)
#define SWITCH_PAGE_E3_BRPHY_CTRL_SPHY_RESET_SHIFT (4U)
#define SWITCH_PAGE_E3_BRPHY_CTRL_RESERVED_0_MASK (0xeU)
#define SWITCH_PAGE_E3_BRPHY_CTRL_RESERVED_0_SHIFT (1U)
#define SWITCH_PAGE_E3_BRPHY_CTRL_QPHY_RESET_MASK (0x1U)
#define SWITCH_PAGE_E3_BRPHY_CTRL_QPHY_RESET_SHIFT (0U)




typedef uint16_t SWITCH_PE3BP_TYPE;
#define SWITCH_PE3BP_PAGE_E3_BRPHY_PWRMGNT_POWER_OFF_STROBE_MASK (0x8000U)
#define SWITCH_PE3BP_PAGE_E3_BRPHY_PWRMGNT_POWER_OFF_STROBE_SHIFT (15U)
#define SWITCH_PE3BP_PAGE_E3_BRPHY_PWRMGNT_RESERVED_1_MASK (0x7fc0U)
#define SWITCH_PE3BP_PAGE_E3_BRPHY_PWRMGNT_RESERVED_1_SHIFT (6U)
#define SWITCH_PE3BP_PAGE_E3_BRPHY_PWRMGNT_SD_IDDQ_MASK (0x20U)
#define SWITCH_PE3BP_PAGE_E3_BRPHY_PWRMGNT_SD_IDDQ_SHIFT (5U)
#define SWITCH_PE3BP_PAGE_E3_BRPHY_PWRMGNT_SPHY_IDDQ_MASK (0x10U)
#define SWITCH_PE3BP_PAGE_E3_BRPHY_PWRMGNT_SPHY_IDDQ_SHIFT (4U)
#define SWITCH_PE3BP_PAGE_E3_BRPHY_PWRMGNT_RESERVED_0_MASK (0xeU)
#define SWITCH_PE3BP_PAGE_E3_BRPHY_PWRMGNT_RESERVED_0_SHIFT (1U)
#define SWITCH_PE3BP_PAGE_E3_BRPHY_PWRMGNT_PHY_IDDQ_MASK (0x1U)
#define SWITCH_PE3BP_PAGE_E3_BRPHY_PWRMGNT_PHY_IDDQ_SHIFT (0U)




typedef uint32_t SWITCH_PE3BPD_TYPE;
#define SWITCH_PE3BPD_PAGE_E3_BRPHY_PWR_DOWN_RESERVED_2_MASK (0xffe00000UL)
#define SWITCH_PE3BPD_PAGE_E3_BRPHY_PWR_DOWN_RESERVED_2_SHIFT (21UL)
#define SWITCH_PE3BPD_PAGE_E3_BRPHY_PWR_DOWN_EN_AUTO_CLEAR_PD_MASK (0x1f0000UL)
#define SWITCH_PE3BPD_PAGE_E3_BRPHY_PWR_DOWN_EN_AUTO_CLEAR_PD_SHIFT (16UL)
#define SWITCH_PE3BPD_PAGE_E3_BRPHY_PWR_DOWN_RESERVED_1_MASK (0xe000UL)
#define SWITCH_PE3BPD_PAGE_E3_BRPHY_PWR_DOWN_RESERVED_1_SHIFT (13UL)
#define SWITCH_PE3BPD_PE3BPDEPDSPE_MASK (0x1f00UL)
#define SWITCH_PE3BPD_PE3BPDEPDSPE_SHIFT (8UL)
#define SWITCH_PE3BPD_PAGE_E3_BRPHY_PWR_DOWN_RESERVED_0_MASK (0xe0UL)
#define SWITCH_PE3BPD_PAGE_E3_BRPHY_PWR_DOWN_RESERVED_0_SHIFT (5UL)
#define SWITCH_PE3BPD_PAGE_E3_BRPHY_PWR_DOWN_EXT_PWR_DOWN_PHY_EN_MASK (0x1fUL)
#define SWITCH_PE3BPD_PAGE_E3_BRPHY_PWR_DOWN_EXT_PWR_DOWN_PHY_EN_SHIFT (0UL)




typedef uint16_t SWITCH_PE3BPC_TYPE;
#define SWITCH_PE3BPC_PAGE_E3_BRPHY_PLL_CTRL_RESERVED_MASK (0xfff0U)
#define SWITCH_PE3BPC_PAGE_E3_BRPHY_PLL_CTRL_RESERVED_SHIFT (4U)
#define SWITCH_PE3BPC_PAGE_E3_BRPHY_PLL_CTRL_BRPHY_PLL_CTRL_MASK (0xfU)
#define SWITCH_PE3BPC_PAGE_E3_BRPHY_PLL_CTRL_BRPHY_PLL_CTRL_SHIFT (0U)




typedef uint16_t SWITCH_PE3BS_TYPE;
#define SWITCH_PE3BS_PAGE_E3_BRPHY_STS_RESERVED_MASK (0xfff8U)
#define SWITCH_PE3BS_PAGE_E3_BRPHY_STS_RESERVED_SHIFT (3U)
#define SWITCH_PE3BS_PAGE_E3_BRPHY_STS_SD_PLL_LOCK_MASK (0x4U)
#define SWITCH_PE3BS_PAGE_E3_BRPHY_STS_SD_PLL_LOCK_SHIFT (2U)
#define SWITCH_PE3BS_PAGE_E3_BRPHY_STS_S_BRPHY_PLL_LOCK_MASK (0x2U)
#define SWITCH_PE3BS_PAGE_E3_BRPHY_STS_S_BRPHY_PLL_LOCK_SHIFT (1U)
#define SWITCH_PE3BS_PAGE_E3_BRPHY_STS_Q_BRPHY_PLL_LOCK_MASK (0x1U)
#define SWITCH_PE3BS_PAGE_E3_BRPHY_STS_Q_BRPHY_PLL_LOCK_SHIFT (0U)




typedef uint16_t SWITCH_PE3BIS_TYPE;
#define SWITCH_PE3BIS_PAGE_E3_BRPHY_INT_STS_RESERVED_MASK (0xffe0U)
#define SWITCH_PE3BIS_PAGE_E3_BRPHY_INT_STS_RESERVED_SHIFT (5U)
#define SWITCH_PE3BIS_PAGE_E3_BRPHY_INT_STS_BRPHY_INT_STS_MASK (0x1fU)
#define SWITCH_PE3BIS_PAGE_E3_BRPHY_INT_STS_BRPHY_INT_STS_SHIFT (0U)




typedef uint8_t SWITCH_PE3BEDS_TYPE;
#define SWITCH_PE3BEDS_PAGE_E3_BRPHY_ENG_DET_STS_ENG_DET_STS_MASK (0xffU)
#define SWITCH_PE3BEDS_PAGE_E3_BRPHY_ENG_DET_STS_ENG_DET_STS_SHIFT (0U)




typedef uint8_t SWITCH_PE3BEDSC_TYPE;
#define SWITCH_PE3BEDSC_PE3BEDSCEDSC_MASK (0xffU)
#define SWITCH_PE3BEDSC_PE3BEDSCEDSC_SHIFT (0U)




typedef uint16_t SWITCH_PE3BRS_TYPE;
#define SWITCH_PE3BRS_PAGE_E3_BRPHY_RESET_STATUS_RESERVED_MASK (0xffc0U)
#define SWITCH_PE3BRS_PAGE_E3_BRPHY_RESET_STATUS_RESERVED_SHIFT (6U)
#define SWITCH_PE3BRS_PAGE_E3_BRPHY_RESET_STATUS_SD_RST_STS_MASK (0x20U)
#define SWITCH_PE3BRS_PAGE_E3_BRPHY_RESET_STATUS_SD_RST_STS_SHIFT (5U)
#define SWITCH_PE3BRS_PAGE_E3_BRPHY_RESET_STATUS_SPHY_RST_STS_MASK (0x10U)
#define SWITCH_PE3BRS_PAGE_E3_BRPHY_RESET_STATUS_SPHY_RST_STS_SHIFT (4U)
#define SWITCH_PE3BRS_PAGE_E3_BRPHY_RESET_STATUS_QPHY_RST_STS_MASK (0xfU)
#define SWITCH_PE3BRS_PAGE_E3_BRPHY_RESET_STATUS_QPHY_RST_STS_SHIFT (0U)




typedef uint32_t SWITCH_PE3BCS0_TYPE;
#define SWITCH_PE3BCS0_PAGE_E3_BRPHY_CTL_SPARE0_BRPHY_CTL_SPARE0_MASK (0xffffffffUL)
#define SWITCH_PE3BCS0_PAGE_E3_BRPHY_CTL_SPARE0_BRPHY_CTL_SPARE0_SHIFT (0UL)




typedef uint32_t SWITCH_PE3BCS1_TYPE;
#define SWITCH_PE3BCS1_PAGE_E3_BRPHY_CTL_SPARE1_BRPHY_CTL_SPARE1_MASK (0xffffffffUL)
#define SWITCH_PE3BCS1_PAGE_E3_BRPHY_CTL_SPARE1_BRPHY_CTL_SPARE1_SHIFT (0UL)




typedef uint16_t SWITCH_PE4SOG0_TYPE;
#define SWITCH_PE4SOG0_PAGE_E4_STS_OVERRIDE_GMIIP0_RESERVED_1_MASK (0xff00U)
#define SWITCH_PE4SOG0_PAGE_E4_STS_OVERRIDE_GMIIP0_RESERVED_1_SHIFT (8U)
#define SWITCH_PE4SOG0_PAGE_E4_STS_OVERRIDE_GMIIP0_RESERVED_MASK (0x80U)
#define SWITCH_PE4SOG0_PAGE_E4_STS_OVERRIDE_GMIIP0_RESERVED_SHIFT (7U)
#define SWITCH_PE4SOG0_PAGE_E4_STS_OVERRIDE_GMIIP0_SW_OVERRIDE_MASK (0x40U)
#define SWITCH_PE4SOG0_PAGE_E4_STS_OVERRIDE_GMIIP0_SW_OVERRIDE_SHIFT (6U)
#define SWITCH_PE4SOG0_PAGE_E4_STS_OVERRIDE_GMIIP0_TXFLOW_CNTL_MASK (0x20U)
#define SWITCH_PE4SOG0_PAGE_E4_STS_OVERRIDE_GMIIP0_TXFLOW_CNTL_SHIFT (5U)
#define SWITCH_PE4SOG0_PAGE_E4_STS_OVERRIDE_GMIIP0_RXFLOW_CNTL_MASK (0x10U)
#define SWITCH_PE4SOG0_PAGE_E4_STS_OVERRIDE_GMIIP0_RXFLOW_CNTL_SHIFT (4U)
#define SWITCH_PE4SOG0_PAGE_E4_STS_OVERRIDE_GMIIP0_SPEED_MASK (0xcU)
#define SWITCH_PE4SOG0_PAGE_E4_STS_OVERRIDE_GMIIP0_SPEED_SHIFT (2U)
#define SWITCH_PE4SOG0_PAGE_E4_STS_OVERRIDE_GMIIP0_DUPLX_MODE_MASK (0x2U)
#define SWITCH_PE4SOG0_PAGE_E4_STS_OVERRIDE_GMIIP0_DUPLX_MODE_SHIFT (1U)
#define SWITCH_PE4SOG0_PAGE_E4_STS_OVERRIDE_GMIIP0_LINK_STS_MASK (0x1U)
#define SWITCH_PE4SOG0_PAGE_E4_STS_OVERRIDE_GMIIP0_LINK_STS_SHIFT (0U)




typedef uint16_t SWITCH_PE4SOG1_TYPE;
#define SWITCH_PE4SOG1_PAGE_E4_STS_OVERRIDE_GMIIP1_RESERVED_1_MASK (0xff00U)
#define SWITCH_PE4SOG1_PAGE_E4_STS_OVERRIDE_GMIIP1_RESERVED_1_SHIFT (8U)
#define SWITCH_PE4SOG1_PAGE_E4_STS_OVERRIDE_GMIIP1_RESERVED_MASK (0x80U)
#define SWITCH_PE4SOG1_PAGE_E4_STS_OVERRIDE_GMIIP1_RESERVED_SHIFT (7U)
#define SWITCH_PE4SOG1_PAGE_E4_STS_OVERRIDE_GMIIP1_SW_OVERRIDE_MASK (0x40U)
#define SWITCH_PE4SOG1_PAGE_E4_STS_OVERRIDE_GMIIP1_SW_OVERRIDE_SHIFT (6U)
#define SWITCH_PE4SOG1_PAGE_E4_STS_OVERRIDE_GMIIP1_TXFLOW_CNTL_MASK (0x20U)
#define SWITCH_PE4SOG1_PAGE_E4_STS_OVERRIDE_GMIIP1_TXFLOW_CNTL_SHIFT (5U)
#define SWITCH_PE4SOG1_PAGE_E4_STS_OVERRIDE_GMIIP1_RXFLOW_CNTL_MASK (0x10U)
#define SWITCH_PE4SOG1_PAGE_E4_STS_OVERRIDE_GMIIP1_RXFLOW_CNTL_SHIFT (4U)
#define SWITCH_PE4SOG1_PAGE_E4_STS_OVERRIDE_GMIIP1_SPEED_MASK (0xcU)
#define SWITCH_PE4SOG1_PAGE_E4_STS_OVERRIDE_GMIIP1_SPEED_SHIFT (2U)
#define SWITCH_PE4SOG1_PAGE_E4_STS_OVERRIDE_GMIIP1_DUPLX_MODE_MASK (0x2U)
#define SWITCH_PE4SOG1_PAGE_E4_STS_OVERRIDE_GMIIP1_DUPLX_MODE_SHIFT (1U)
#define SWITCH_PE4SOG1_PAGE_E4_STS_OVERRIDE_GMIIP1_LINK_STS_MASK (0x1U)
#define SWITCH_PE4SOG1_PAGE_E4_STS_OVERRIDE_GMIIP1_LINK_STS_SHIFT (0U)




typedef uint16_t SWITCH_PE4SOG2_TYPE;
#define SWITCH_PE4SOG2_PAGE_E4_STS_OVERRIDE_GMIIP2_RESERVED_1_MASK (0xff00U)
#define SWITCH_PE4SOG2_PAGE_E4_STS_OVERRIDE_GMIIP2_RESERVED_1_SHIFT (8U)
#define SWITCH_PE4SOG2_PAGE_E4_STS_OVERRIDE_GMIIP2_RESERVED_MASK (0x80U)
#define SWITCH_PE4SOG2_PAGE_E4_STS_OVERRIDE_GMIIP2_RESERVED_SHIFT (7U)
#define SWITCH_PE4SOG2_PAGE_E4_STS_OVERRIDE_GMIIP2_SW_OVERRIDE_MASK (0x40U)
#define SWITCH_PE4SOG2_PAGE_E4_STS_OVERRIDE_GMIIP2_SW_OVERRIDE_SHIFT (6U)
#define SWITCH_PE4SOG2_PAGE_E4_STS_OVERRIDE_GMIIP2_TXFLOW_CNTL_MASK (0x20U)
#define SWITCH_PE4SOG2_PAGE_E4_STS_OVERRIDE_GMIIP2_TXFLOW_CNTL_SHIFT (5U)
#define SWITCH_PE4SOG2_PAGE_E4_STS_OVERRIDE_GMIIP2_RXFLOW_CNTL_MASK (0x10U)
#define SWITCH_PE4SOG2_PAGE_E4_STS_OVERRIDE_GMIIP2_RXFLOW_CNTL_SHIFT (4U)
#define SWITCH_PE4SOG2_PAGE_E4_STS_OVERRIDE_GMIIP2_SPEED_MASK (0xcU)
#define SWITCH_PE4SOG2_PAGE_E4_STS_OVERRIDE_GMIIP2_SPEED_SHIFT (2U)
#define SWITCH_PE4SOG2_PAGE_E4_STS_OVERRIDE_GMIIP2_DUPLX_MODE_MASK (0x2U)
#define SWITCH_PE4SOG2_PAGE_E4_STS_OVERRIDE_GMIIP2_DUPLX_MODE_SHIFT (1U)
#define SWITCH_PE4SOG2_PAGE_E4_STS_OVERRIDE_GMIIP2_LINK_STS_MASK (0x1U)
#define SWITCH_PE4SOG2_PAGE_E4_STS_OVERRIDE_GMIIP2_LINK_STS_SHIFT (0U)




typedef uint16_t SWITCH_PE4SOG3_TYPE;
#define SWITCH_PE4SOG3_PAGE_E4_STS_OVERRIDE_GMIIP3_RESERVED_1_MASK (0xff00U)
#define SWITCH_PE4SOG3_PAGE_E4_STS_OVERRIDE_GMIIP3_RESERVED_1_SHIFT (8U)
#define SWITCH_PE4SOG3_PAGE_E4_STS_OVERRIDE_GMIIP3_RESERVED_MASK (0x80U)
#define SWITCH_PE4SOG3_PAGE_E4_STS_OVERRIDE_GMIIP3_RESERVED_SHIFT (7U)
#define SWITCH_PE4SOG3_PAGE_E4_STS_OVERRIDE_GMIIP3_SW_OVERRIDE_MASK (0x40U)
#define SWITCH_PE4SOG3_PAGE_E4_STS_OVERRIDE_GMIIP3_SW_OVERRIDE_SHIFT (6U)
#define SWITCH_PE4SOG3_PAGE_E4_STS_OVERRIDE_GMIIP3_TXFLOW_CNTL_MASK (0x20U)
#define SWITCH_PE4SOG3_PAGE_E4_STS_OVERRIDE_GMIIP3_TXFLOW_CNTL_SHIFT (5U)
#define SWITCH_PE4SOG3_PAGE_E4_STS_OVERRIDE_GMIIP3_RXFLOW_CNTL_MASK (0x10U)
#define SWITCH_PE4SOG3_PAGE_E4_STS_OVERRIDE_GMIIP3_RXFLOW_CNTL_SHIFT (4U)
#define SWITCH_PE4SOG3_PAGE_E4_STS_OVERRIDE_GMIIP3_SPEED_MASK (0xcU)
#define SWITCH_PE4SOG3_PAGE_E4_STS_OVERRIDE_GMIIP3_SPEED_SHIFT (2U)
#define SWITCH_PE4SOG3_PAGE_E4_STS_OVERRIDE_GMIIP3_DUPLX_MODE_MASK (0x2U)
#define SWITCH_PE4SOG3_PAGE_E4_STS_OVERRIDE_GMIIP3_DUPLX_MODE_SHIFT (1U)
#define SWITCH_PE4SOG3_PAGE_E4_STS_OVERRIDE_GMIIP3_LINK_STS_MASK (0x1U)
#define SWITCH_PE4SOG3_PAGE_E4_STS_OVERRIDE_GMIIP3_LINK_STS_SHIFT (0U)




typedef uint16_t SWITCH_PE4SOG4_TYPE;
#define SWITCH_PE4SOG4_PAGE_E4_STS_OVERRIDE_GMIIP4_RESERVED_1_MASK (0xff00U)
#define SWITCH_PE4SOG4_PAGE_E4_STS_OVERRIDE_GMIIP4_RESERVED_1_SHIFT (8U)
#define SWITCH_PE4SOG4_PAGE_E4_STS_OVERRIDE_GMIIP4_RESERVED_MASK (0x80U)
#define SWITCH_PE4SOG4_PAGE_E4_STS_OVERRIDE_GMIIP4_RESERVED_SHIFT (7U)
#define SWITCH_PE4SOG4_PAGE_E4_STS_OVERRIDE_GMIIP4_SW_OVERRIDE_MASK (0x40U)
#define SWITCH_PE4SOG4_PAGE_E4_STS_OVERRIDE_GMIIP4_SW_OVERRIDE_SHIFT (6U)
#define SWITCH_PE4SOG4_PAGE_E4_STS_OVERRIDE_GMIIP4_TXFLOW_CNTL_MASK (0x20U)
#define SWITCH_PE4SOG4_PAGE_E4_STS_OVERRIDE_GMIIP4_TXFLOW_CNTL_SHIFT (5U)
#define SWITCH_PE4SOG4_PAGE_E4_STS_OVERRIDE_GMIIP4_RXFLOW_CNTL_MASK (0x10U)
#define SWITCH_PE4SOG4_PAGE_E4_STS_OVERRIDE_GMIIP4_RXFLOW_CNTL_SHIFT (4U)
#define SWITCH_PE4SOG4_PAGE_E4_STS_OVERRIDE_GMIIP4_SPEED_MASK (0xcU)
#define SWITCH_PE4SOG4_PAGE_E4_STS_OVERRIDE_GMIIP4_SPEED_SHIFT (2U)
#define SWITCH_PE4SOG4_PAGE_E4_STS_OVERRIDE_GMIIP4_DUPLX_MODE_MASK (0x2U)
#define SWITCH_PE4SOG4_PAGE_E4_STS_OVERRIDE_GMIIP4_DUPLX_MODE_SHIFT (1U)
#define SWITCH_PE4SOG4_PAGE_E4_STS_OVERRIDE_GMIIP4_LINK_STS_MASK (0x1U)
#define SWITCH_PE4SOG4_PAGE_E4_STS_OVERRIDE_GMIIP4_LINK_STS_SHIFT (0U)




typedef uint16_t SWITCH_PE4SOP5_TYPE;
#define SWITCH_PE4SOP5_PAGE_E4_STS_OVERRIDE_P5_RESERVED_MASK (0xff00U)
#define SWITCH_PE4SOP5_PAGE_E4_STS_OVERRIDE_P5_RESERVED_SHIFT (8U)
#define SWITCH_PE4SOP5_PAGE_E4_STS_OVERRIDE_P5_GMII_SPEED_UP_2G_MASK (0x80U)
#define SWITCH_PE4SOP5_PAGE_E4_STS_OVERRIDE_P5_GMII_SPEED_UP_2G_SHIFT (7U)
#define SWITCH_PE4SOP5_PAGE_E4_STS_OVERRIDE_P5_SW_OVERRIDE_MASK (0x40U)
#define SWITCH_PE4SOP5_PAGE_E4_STS_OVERRIDE_P5_SW_OVERRIDE_SHIFT (6U)
#define SWITCH_PE4SOP5_PAGE_E4_STS_OVERRIDE_P5_TXFLOW_CNTL_MASK (0x20U)
#define SWITCH_PE4SOP5_PAGE_E4_STS_OVERRIDE_P5_TXFLOW_CNTL_SHIFT (5U)
#define SWITCH_PE4SOP5_PAGE_E4_STS_OVERRIDE_P5_RXFLOW_CNTL_MASK (0x10U)
#define SWITCH_PE4SOP5_PAGE_E4_STS_OVERRIDE_P5_RXFLOW_CNTL_SHIFT (4U)
#define SWITCH_PE4SOP5_PAGE_E4_STS_OVERRIDE_P5_SPEED_MASK (0xcU)
#define SWITCH_PE4SOP5_PAGE_E4_STS_OVERRIDE_P5_SPEED_SHIFT (2U)
#define SWITCH_PE4SOP5_PAGE_E4_STS_OVERRIDE_P5_DUPLX_MODE_MASK (0x2U)
#define SWITCH_PE4SOP5_PAGE_E4_STS_OVERRIDE_P5_DUPLX_MODE_SHIFT (1U)
#define SWITCH_PE4SOP5_PAGE_E4_STS_OVERRIDE_P5_LINK_STS_MASK (0x1U)
#define SWITCH_PE4SOP5_PAGE_E4_STS_OVERRIDE_P5_LINK_STS_SHIFT (0U)




typedef uint16_t SWITCH_PE4SOP6_TYPE;
#define SWITCH_PE4SOP6_PAGE_E4_STS_OVERRIDE_P6_RESERVED_1_MASK (0xff00U)
#define SWITCH_PE4SOP6_PAGE_E4_STS_OVERRIDE_P6_RESERVED_1_SHIFT (8U)
#define SWITCH_PE4SOP6_PAGE_E4_STS_OVERRIDE_P6_RESERVED_MASK (0x80U)
#define SWITCH_PE4SOP6_PAGE_E4_STS_OVERRIDE_P6_RESERVED_SHIFT (7U)
#define SWITCH_PE4SOP6_PAGE_E4_STS_OVERRIDE_P6_SW_OVERRIDE_MASK (0x40U)
#define SWITCH_PE4SOP6_PAGE_E4_STS_OVERRIDE_P6_SW_OVERRIDE_SHIFT (6U)
#define SWITCH_PE4SOP6_PAGE_E4_STS_OVERRIDE_P6_TXFLOW_CNTL_MASK (0x20U)
#define SWITCH_PE4SOP6_PAGE_E4_STS_OVERRIDE_P6_TXFLOW_CNTL_SHIFT (5U)
#define SWITCH_PE4SOP6_PAGE_E4_STS_OVERRIDE_P6_RXFLOW_CNTL_MASK (0x10U)
#define SWITCH_PE4SOP6_PAGE_E4_STS_OVERRIDE_P6_RXFLOW_CNTL_SHIFT (4U)
#define SWITCH_PE4SOP6_PAGE_E4_STS_OVERRIDE_P6_SPEED_MASK (0xcU)
#define SWITCH_PE4SOP6_PAGE_E4_STS_OVERRIDE_P6_SPEED_SHIFT (2U)
#define SWITCH_PE4SOP6_PAGE_E4_STS_OVERRIDE_P6_DUPLX_MODE_MASK (0x2U)
#define SWITCH_PE4SOP6_PAGE_E4_STS_OVERRIDE_P6_DUPLX_MODE_SHIFT (1U)
#define SWITCH_PE4SOP6_PAGE_E4_STS_OVERRIDE_P6_LINK_STS_MASK (0x1U)
#define SWITCH_PE4SOP6_PAGE_E4_STS_OVERRIDE_P6_LINK_STS_SHIFT (0U)




typedef uint16_t SWITCH_PE4SOP7_TYPE;
#define SWITCH_PE4SOP7_PAGE_E4_STS_OVERRIDE_P7_RESERVED_MASK (0xff00U)
#define SWITCH_PE4SOP7_PAGE_E4_STS_OVERRIDE_P7_RESERVED_SHIFT (8U)
#define SWITCH_PE4SOP7_PAGE_E4_STS_OVERRIDE_P7_GMII_SPEED_UP_2G_MASK (0x80U)
#define SWITCH_PE4SOP7_PAGE_E4_STS_OVERRIDE_P7_GMII_SPEED_UP_2G_SHIFT (7U)
#define SWITCH_PE4SOP7_PAGE_E4_STS_OVERRIDE_P7_SW_OVERRIDE_MASK (0x40U)
#define SWITCH_PE4SOP7_PAGE_E4_STS_OVERRIDE_P7_SW_OVERRIDE_SHIFT (6U)
#define SWITCH_PE4SOP7_PAGE_E4_STS_OVERRIDE_P7_TXFLOW_CNTL_MASK (0x20U)
#define SWITCH_PE4SOP7_PAGE_E4_STS_OVERRIDE_P7_TXFLOW_CNTL_SHIFT (5U)
#define SWITCH_PE4SOP7_PAGE_E4_STS_OVERRIDE_P7_RXFLOW_CNTL_MASK (0x10U)
#define SWITCH_PE4SOP7_PAGE_E4_STS_OVERRIDE_P7_RXFLOW_CNTL_SHIFT (4U)
#define SWITCH_PE4SOP7_PAGE_E4_STS_OVERRIDE_P7_SPEED_MASK (0xcU)
#define SWITCH_PE4SOP7_PAGE_E4_STS_OVERRIDE_P7_SPEED_SHIFT (2U)
#define SWITCH_PE4SOP7_PAGE_E4_STS_OVERRIDE_P7_DUPLX_MODE_MASK (0x2U)
#define SWITCH_PE4SOP7_PAGE_E4_STS_OVERRIDE_P7_DUPLX_MODE_SHIFT (1U)
#define SWITCH_PE4SOP7_PAGE_E4_STS_OVERRIDE_P7_LINK_STS_MASK (0x1U)
#define SWITCH_PE4SOP7_PAGE_E4_STS_OVERRIDE_P7_LINK_STS_SHIFT (0U)




typedef uint16_t SWITCH_PE4SOI_TYPE;
#define SWITCH_PE4SOI_PAGE_E4_STS_OVERRIDE_IMP_RESERVED_MASK (0xff00U)
#define SWITCH_PE4SOI_PAGE_E4_STS_OVERRIDE_IMP_RESERVED_SHIFT (8U)
#define SWITCH_PE4SOI_PAGE_E4_STS_OVERRIDE_IMP_MII_SW_OR_MASK (0x80U)
#define SWITCH_PE4SOI_PAGE_E4_STS_OVERRIDE_IMP_MII_SW_OR_SHIFT (7U)
#define SWITCH_PE4SOI_PAGE_E4_STS_OVERRIDE_IMP_GMII_SPEED_UP_2G_MASK (0x40U)
#define SWITCH_PE4SOI_PAGE_E4_STS_OVERRIDE_IMP_GMII_SPEED_UP_2G_SHIFT (6U)
#define SWITCH_PE4SOI_PAGE_E4_STS_OVERRIDE_IMP_TXFLOW_CNTL_MASK (0x20U)
#define SWITCH_PE4SOI_PAGE_E4_STS_OVERRIDE_IMP_TXFLOW_CNTL_SHIFT (5U)
#define SWITCH_PE4SOI_PAGE_E4_STS_OVERRIDE_IMP_RXFLOW_CNTL_MASK (0x10U)
#define SWITCH_PE4SOI_PAGE_E4_STS_OVERRIDE_IMP_RXFLOW_CNTL_SHIFT (4U)
#define SWITCH_PE4SOI_PAGE_E4_STS_OVERRIDE_IMP_SPEED_MASK (0xcU)
#define SWITCH_PE4SOI_PAGE_E4_STS_OVERRIDE_IMP_SPEED_SHIFT (2U)
#define SWITCH_PE4SOI_PAGE_E4_STS_OVERRIDE_IMP_DUPLX_MODE_MASK (0x2U)
#define SWITCH_PE4SOI_PAGE_E4_STS_OVERRIDE_IMP_DUPLX_MODE_SHIFT (1U)
#define SWITCH_PE4SOI_PAGE_E4_STS_OVERRIDE_IMP_LINK_STS_MASK (0x1U)
#define SWITCH_PE4SOI_PAGE_E4_STS_OVERRIDE_IMP_LINK_STS_SHIFT (0U)




typedef uint32_t SWITCH_PAGE_E4_PAUSE_CAP_TYPE;
#define SWITCH_PAGE_E4_PAUSE_CAP_RESERVED_1_MASK (0xff000000UL)
#define SWITCH_PAGE_E4_PAUSE_CAP_RESERVED_1_SHIFT (24UL)
#define SWITCH_PAGE_E4_PAUSE_CAP_EN_OVERRIDE_MASK (0x800000UL)
#define SWITCH_PAGE_E4_PAUSE_CAP_EN_OVERRIDE_SHIFT (23UL)
#define SWITCH_PAGE_E4_PAUSE_CAP_RESERVED_MASK (0x7c0000UL)
#define SWITCH_PAGE_E4_PAUSE_CAP_RESERVED_SHIFT (18UL)
#define SWITCH_PAGE_E4_PAUSE_CAP_RX_CAP_MASK (0x3fe00UL)
#define SWITCH_PAGE_E4_PAUSE_CAP_RX_CAP_SHIFT (9UL)
#define SWITCH_PAGE_E4_PAUSE_CAP_TX_CAP_MASK (0x1ffUL)
#define SWITCH_PAGE_E4_PAUSE_CAP_TX_CAP_SHIFT (0UL)




typedef uint8_t SWITCH_PE4P4RCG_TYPE;
#define SWITCH_PE4P4RCG_PAGE_E4_PORT4_RGMII_CTL_GP_RESERVED_1_MASK (0xf0U)
#define SWITCH_PE4P4RCG_PAGE_E4_PORT4_RGMII_CTL_GP_RESERVED_1_SHIFT (4U)
#define SWITCH_PE4P4RCG_PAGE_E4_PORT4_RGMII_CTL_GP_RESERVED_0_MASK (0x8U)
#define SWITCH_PE4P4RCG_PAGE_E4_PORT4_RGMII_CTL_GP_RESERVED_0_SHIFT (3U)
#define SWITCH_PE4P4RCG_PAGE_E4_PORT4_RGMII_CTL_GP_BYPASS_2NS_DEL_MASK (0x4U)
#define SWITCH_PE4P4RCG_PAGE_E4_PORT4_RGMII_CTL_GP_BYPASS_2NS_DEL_SHIFT (2U)
#define SWITCH_PE4P4RCG_PE4P4RCGERDR_MASK (0x2U)
#define SWITCH_PE4P4RCG_PE4P4RCGERDR_SHIFT (1U)
#define SWITCH_PE4P4RCG_PE4P4RCGERDT_MASK (0x1U)
#define SWITCH_PE4P4RCG_PE4P4RCGERDT_SHIFT (0U)




typedef uint8_t SWITCH_PE4P5RCG_TYPE;
#define SWITCH_PE4P5RCG_PAGE_E4_PORT5_RGMII_CTL_GP_RESERVED_1_MASK (0xf0U)
#define SWITCH_PE4P5RCG_PAGE_E4_PORT5_RGMII_CTL_GP_RESERVED_1_SHIFT (4U)
#define SWITCH_PE4P5RCG_PAGE_E4_PORT5_RGMII_CTL_GP_RESERVED_0_MASK (0xcU)
#define SWITCH_PE4P5RCG_PAGE_E4_PORT5_RGMII_CTL_GP_RESERVED_0_SHIFT (2U)
#define SWITCH_PE4P5RCG_PE4P5RCGERDR_MASK (0x2U)
#define SWITCH_PE4P5RCG_PE4P5RCGERDR_SHIFT (1U)
#define SWITCH_PE4P5RCG_PE4P5RCGERDT_MASK (0x1U)
#define SWITCH_PE4P5RCG_PE4P5RCGERDT_SHIFT (0U)




typedef uint8_t SWITCH_PE4P6RCG_TYPE;
#define SWITCH_PE4P6RCG_PAGE_E4_PORT6_RGMII_CTL_GP_RESERVED_1_MASK (0xf0U)
#define SWITCH_PE4P6RCG_PAGE_E4_PORT6_RGMII_CTL_GP_RESERVED_1_SHIFT (4U)
#define SWITCH_PE4P6RCG_PAGE_E4_PORT6_RGMII_CTL_GP_RESERVED_0_MASK (0x8U)
#define SWITCH_PE4P6RCG_PAGE_E4_PORT6_RGMII_CTL_GP_RESERVED_0_SHIFT (3U)
#define SWITCH_PE4P6RCG_PAGE_E4_PORT6_RGMII_CTL_GP_BYPASS_2NS_DEL_MASK (0x4U)
#define SWITCH_PE4P6RCG_PAGE_E4_PORT6_RGMII_CTL_GP_BYPASS_2NS_DEL_SHIFT (2U)
#define SWITCH_PE4P6RCG_PE4P6RCGERDR_MASK (0x2U)
#define SWITCH_PE4P6RCG_PE4P6RCGERDR_SHIFT (1U)
#define SWITCH_PE4P6RCG_PE4P6RCGERDT_MASK (0x1U)
#define SWITCH_PE4P6RCG_PE4P6RCGERDT_SHIFT (0U)




typedef uint8_t SWITCH_PE4IRCG_TYPE;
#define SWITCH_PE4IRCG_PAGE_E4_IMP_RGMII_CTL_GP_RESERVED_1_MASK (0xf0U)
#define SWITCH_PE4IRCG_PAGE_E4_IMP_RGMII_CTL_GP_RESERVED_1_SHIFT (4U)
#define SWITCH_PE4IRCG_PAGE_E4_IMP_RGMII_CTL_GP_RESERVED_0_MASK (0x8U)
#define SWITCH_PE4IRCG_PAGE_E4_IMP_RGMII_CTL_GP_RESERVED_0_SHIFT (3U)
#define SWITCH_PE4IRCG_PAGE_E4_IMP_RGMII_CTL_GP_BYPASS_2NS_DEL_MASK (0x4U)
#define SWITCH_PE4IRCG_PAGE_E4_IMP_RGMII_CTL_GP_BYPASS_2NS_DEL_SHIFT (2U)
#define SWITCH_PE4IRCG_PAGE_E4_IMP_RGMII_CTL_GP_EN_RGMII_DLL_RXC_MASK (0x2U)
#define SWITCH_PE4IRCG_PAGE_E4_IMP_RGMII_CTL_GP_EN_RGMII_DLL_RXC_SHIFT (1U)
#define SWITCH_PE4IRCG_PAGE_E4_IMP_RGMII_CTL_GP_EN_RGMII_DLL_TXC_MASK (0x1U)
#define SWITCH_PE4IRCG_PAGE_E4_IMP_RGMII_CTL_GP_EN_RGMII_DLL_TXC_SHIFT (0U)




typedef uint8_t SWITCH_PE4P4RTDG_TYPE;
#define SWITCH_PE4P4RTDG_PAGE_E4_P4_RGMII_TIME_DLY_GP_DEL_STRB_MASK (0x80U)
#define SWITCH_PE4P4RTDG_PAGE_E4_P4_RGMII_TIME_DLY_GP_DEL_STRB_SHIFT (7U)
#define SWITCH_PE4P4RTDG_PAGE_E4_P4_RGMII_TIME_DLY_GP_DEL_VALUE_MASK (0x70U)
#define SWITCH_PE4P4RTDG_PAGE_E4_P4_RGMII_TIME_DLY_GP_DEL_VALUE_SHIFT (4U)
#define SWITCH_PE4P4RTDG_PAGE_E4_P4_RGMII_TIME_DLY_GP_DEL_ADDR_MASK (0xfU)
#define SWITCH_PE4P4RTDG_PAGE_E4_P4_RGMII_TIME_DLY_GP_DEL_ADDR_SHIFT (0U)




typedef uint8_t SWITCH_PE4P5RTDG_TYPE;
#define SWITCH_PE4P5RTDG_PAGE_E4_P5_RGMII_TIME_DLY_GP_DEL_STRB_MASK (0x80U)
#define SWITCH_PE4P5RTDG_PAGE_E4_P5_RGMII_TIME_DLY_GP_DEL_STRB_SHIFT (7U)
#define SWITCH_PE4P5RTDG_PAGE_E4_P5_RGMII_TIME_DLY_GP_DEL_VALUE_MASK (0x70U)
#define SWITCH_PE4P5RTDG_PAGE_E4_P5_RGMII_TIME_DLY_GP_DEL_VALUE_SHIFT (4U)
#define SWITCH_PE4P5RTDG_PAGE_E4_P5_RGMII_TIME_DLY_GP_DEL_ADDR_MASK (0xfU)
#define SWITCH_PE4P5RTDG_PAGE_E4_P5_RGMII_TIME_DLY_GP_DEL_ADDR_SHIFT (0U)




typedef uint8_t SWITCH_PE4P6RTDG_TYPE;
#define SWITCH_PE4P6RTDG_PAGE_E4_P6_RGMII_TIME_DLY_GP_DEL_STRB_MASK (0x80U)
#define SWITCH_PE4P6RTDG_PAGE_E4_P6_RGMII_TIME_DLY_GP_DEL_STRB_SHIFT (7U)
#define SWITCH_PE4P6RTDG_PAGE_E4_P6_RGMII_TIME_DLY_GP_DEL_VALUE_MASK (0x70U)
#define SWITCH_PE4P6RTDG_PAGE_E4_P6_RGMII_TIME_DLY_GP_DEL_VALUE_SHIFT (4U)
#define SWITCH_PE4P6RTDG_PAGE_E4_P6_RGMII_TIME_DLY_GP_DEL_ADDR_MASK (0xfU)
#define SWITCH_PE4P6RTDG_PAGE_E4_P6_RGMII_TIME_DLY_GP_DEL_ADDR_SHIFT (0U)




typedef uint8_t SWITCH_PE4IRTDG_TYPE;
#define SWITCH_PE4IRTDG_PAGE_E4_IMP_RGMII_TIME_DLY_GP_DEL_STRB_MASK (0x80U)
#define SWITCH_PE4IRTDG_PAGE_E4_IMP_RGMII_TIME_DLY_GP_DEL_STRB_SHIFT (7U)
#define SWITCH_PE4IRTDG_PAGE_E4_IMP_RGMII_TIME_DLY_GP_DEL_VALUE_MASK (0x70U)
#define SWITCH_PE4IRTDG_PAGE_E4_IMP_RGMII_TIME_DLY_GP_DEL_VALUE_SHIFT (4U)
#define SWITCH_PE4IRTDG_PAGE_E4_IMP_RGMII_TIME_DLY_GP_DEL_ADDR_MASK (0xfU)
#define SWITCH_PE4IRTDG_PAGE_E4_IMP_RGMII_TIME_DLY_GP_DEL_ADDR_SHIFT (0U)




typedef uint8_t SWITCH_PE4RPD_TYPE;
#define SWITCH_PE4RPD_PAGE_E4_RM_PINS_DEBUG_RESERVED_MASK (0xfcU)
#define SWITCH_PE4RPD_PAGE_E4_RM_PINS_DEBUG_RESERVED_SHIFT (2U)
#define SWITCH_PE4RPD_PAGE_E4_RM_PINS_DEBUG_ENFDXFLOW_PIN_MASK (0x2U)
#define SWITCH_PE4RPD_PAGE_E4_RM_PINS_DEBUG_ENFDXFLOW_PIN_SHIFT (1U)
#define SWITCH_PE4RPD_PAGE_E4_RM_PINS_DEBUG_ENHDXFLOW_PIN_MASK (0x1U)
#define SWITCH_PE4RPD_PAGE_E4_RM_PINS_DEBUG_ENHDXFLOW_PIN_SHIFT (0U)




typedef uint16_t SWITCH_PE4MIC_TYPE;
#define SWITCH_PE4MIC_PAGE_E4_MII_IDDQ_CTRL_RESERVED_MASK (0xfff8U)
#define SWITCH_PE4MIC_PAGE_E4_MII_IDDQ_CTRL_RESERVED_SHIFT (3U)
#define SWITCH_PE4MIC_PAGE_E4_MII_IDDQ_CTRL_MII3_IDDQ_MASK (0x4U)
#define SWITCH_PE4MIC_PAGE_E4_MII_IDDQ_CTRL_MII3_IDDQ_SHIFT (2U)
#define SWITCH_PE4MIC_PAGE_E4_MII_IDDQ_CTRL_MII_IDDQ_MASK (0x2U)
#define SWITCH_PE4MIC_PAGE_E4_MII_IDDQ_CTRL_MII_IDDQ_SHIFT (1U)
#define SWITCH_PE4MIC_PAGE_E4_MII_IDDQ_CTRL_MII1_IDDQ_MASK (0x1U)
#define SWITCH_PE4MIC_PAGE_E4_MII_IDDQ_CTRL_MII1_IDDQ_SHIFT (0U)




typedef uint16_t SWITCH_PE4MLPC_TYPE;
#define SWITCH_PE4MLPC_PAGE_E4_MII_LOW_POWER_CTRL_RESERVED_2_MASK (0xfe00U)
#define SWITCH_PE4MLPC_PAGE_E4_MII_LOW_POWER_CTRL_RESERVED_2_SHIFT (9U)
#define SWITCH_PE4MLPC_PAGE_E4_MII_LOW_POWER_CTRL_SLEEP_P8_MASK (0x100U)
#define SWITCH_PE4MLPC_PAGE_E4_MII_LOW_POWER_CTRL_SLEEP_P8_SHIFT (8U)
#define SWITCH_PE4MLPC_PAGE_E4_MII_LOW_POWER_CTRL_RESERVED_1_MASK (0xc0U)
#define SWITCH_PE4MLPC_PAGE_E4_MII_LOW_POWER_CTRL_RESERVED_1_SHIFT (6U)
#define SWITCH_PE4MLPC_PAGE_E4_MII_LOW_POWER_CTRL_SLEEP_P5_MASK (0x20U)
#define SWITCH_PE4MLPC_PAGE_E4_MII_LOW_POWER_CTRL_SLEEP_P5_SHIFT (5U)
#define SWITCH_PE4MLPC_PAGE_E4_MII_LOW_POWER_CTRL_SLEEP_P4_MASK (0x10U)
#define SWITCH_PE4MLPC_PAGE_E4_MII_LOW_POWER_CTRL_SLEEP_P4_SHIFT (4U)
#define SWITCH_PE4MLPC_PAGE_E4_MII_LOW_POWER_CTRL_RESERVED_0_MASK (0xfU)
#define SWITCH_PE4MLPC_PAGE_E4_MII_LOW_POWER_CTRL_RESERVED_0_SHIFT (0U)




typedef uint8_t SWITCH_PAGE_E4_LED_OPTIONS_TYPE;
#define SWITCH_PAGE_E4_LED_OPTIONS_RESERVED_MASK (0xfeU)
#define SWITCH_PAGE_E4_LED_OPTIONS_RESERVED_SHIFT (1U)
#define SWITCH_PAGE_E4_LED_OPTIONS_OE_PHY_LED_MASK (0x1U)
#define SWITCH_PAGE_E4_LED_OPTIONS_OE_PHY_LED_SHIFT (0U)




typedef uint32_t SWITCH_PE4PIS0_TYPE;
#define SWITCH_PE4PIS0_PAGE_E4_PORT_INFO_SPARE0_PORT_INFO_SPARE0_MASK (0xffffffffUL)
#define SWITCH_PE4PIS0_PAGE_E4_PORT_INFO_SPARE0_PORT_INFO_SPARE0_SHIFT (0UL)




typedef uint32_t SWITCH_PE4PIS1_TYPE;
#define SWITCH_PE4PIS1_PAGE_E4_PORT_INFO_SPARE1_PORT_INFO_SPARE1_MASK (0xffffffffUL)
#define SWITCH_PE4PIS1_PAGE_E4_PORT_INFO_SPARE1_PORT_INFO_SPARE1_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_E5_IO_SR_CTL_TYPE;
#define SWITCH_PAGE_E5_IO_SR_CTL_RESERVED_MASK (0xfff80000UL)
#define SWITCH_PAGE_E5_IO_SR_CTL_RESERVED_SHIFT (19UL)
#define SWITCH_PAGE_E5_IO_SR_CTL_CTL_MASK (0x7ffffUL)
#define SWITCH_PAGE_E5_IO_SR_CTL_CTL_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_E5_IO_DS_SEL0_TYPE;
#define SWITCH_PAGE_E5_IO_DS_SEL0_RESERVED_MASK (0xfff80000UL)
#define SWITCH_PAGE_E5_IO_DS_SEL0_RESERVED_SHIFT (19UL)
#define SWITCH_PAGE_E5_IO_DS_SEL0_SEL0_MASK (0x7ffffUL)
#define SWITCH_PAGE_E5_IO_DS_SEL0_SEL0_SHIFT (0UL)




typedef uint32_t SWITCH_PAGE_E5_IO_DS_SEL2_TYPE;
#define SWITCH_PAGE_E5_IO_DS_SEL2_RESERVED_MASK (0xfff80000UL)
#define SWITCH_PAGE_E5_IO_DS_SEL2_RESERVED_SHIFT (19UL)
#define SWITCH_PAGE_E5_IO_DS_SEL2_SEL2_MASK (0x7ffffUL)
#define SWITCH_PAGE_E5_IO_DS_SEL2_SEL2_SHIFT (0UL)




typedef uint32_t SWITCH_PE5GISC_TYPE;
#define SWITCH_PE5GISC_PAGE_E5_GMII_IO_SR_CTL_RESERVED_MASK (0xfffffff8UL)
#define SWITCH_PE5GISC_PAGE_E5_GMII_IO_SR_CTL_RESERVED_SHIFT (3UL)
#define SWITCH_PE5GISC_PAGE_E5_GMII_IO_SR_CTL_GMII_IO_SR_CTL_MASK (0x7UL)
#define SWITCH_PE5GISC_PAGE_E5_GMII_IO_SR_CTL_GMII_IO_SR_CTL_SHIFT (0UL)




typedef uint32_t SWITCH_PE5GIDS0_TYPE;
#define SWITCH_PE5GIDS0_PAGE_E5_GMII_IO_DS_SEL0_RESERVED_MASK (0xfffffff8UL)
#define SWITCH_PE5GIDS0_PAGE_E5_GMII_IO_DS_SEL0_RESERVED_SHIFT (3UL)
#define SWITCH_PE5GIDS0_PAGE_E5_GMII_IO_DS_SEL0_GMII_IO_DS_SEL0_MASK (0x7UL)
#define SWITCH_PE5GIDS0_PAGE_E5_GMII_IO_DS_SEL0_GMII_IO_DS_SEL0_SHIFT (0UL)




typedef uint32_t SWITCH_PE5GIDS1_TYPE;
#define SWITCH_PE5GIDS1_PAGE_E5_GMII_IO_DS_SEL1_RESERVED_MASK (0xfffffff8UL)
#define SWITCH_PE5GIDS1_PAGE_E5_GMII_IO_DS_SEL1_RESERVED_SHIFT (3UL)
#define SWITCH_PE5GIDS1_PAGE_E5_GMII_IO_DS_SEL1_GMII_IO_DS_SEL1_MASK (0x7UL)
#define SWITCH_PE5GIDS1_PAGE_E5_GMII_IO_DS_SEL1_GMII_IO_DS_SEL1_SHIFT (0UL)




typedef uint16_t SWITCH_PE5GVS_TYPE;
#define SWITCH_PE5GVS_PAGE_E5_GMII_VOL_SEL_RESERVED_MASK (0xfff8U)
#define SWITCH_PE5GVS_PAGE_E5_GMII_VOL_SEL_RESERVED_SHIFT (3U)
#define SWITCH_PE5GVS_PAGE_E5_GMII_VOL_SEL_MII3_VOL_SEL_MASK (0x4U)
#define SWITCH_PE5GVS_PAGE_E5_GMII_VOL_SEL_MII3_VOL_SEL_SHIFT (2U)
#define SWITCH_PE5GVS_PAGE_E5_GMII_VOL_SEL_MII2_VOL_SEL_MASK (0x2U)
#define SWITCH_PE5GVS_PAGE_E5_GMII_VOL_SEL_MII2_VOL_SEL_SHIFT (1U)
#define SWITCH_PE5GVS_PAGE_E5_GMII_VOL_SEL_MII1_VOL_SEL_MASK (0x1U)
#define SWITCH_PE5GVS_PAGE_E5_GMII_VOL_SEL_MII1_VOL_SEL_SHIFT (0U)




typedef uint8_t SWITCH_PE5IPD_TYPE;
#define SWITCH_PE5IPD_PAGE_E5_IMP_PINS_DEBUG_RESERVED_MASK (0xfeU)
#define SWITCH_PE5IPD_PAGE_E5_IMP_PINS_DEBUG_RESERVED_SHIFT (1U)
#define SWITCH_PE5IPD_PAGE_E5_IMP_PINS_DEBUG_DIS_IMP_PIN_MASK (0x1U)
#define SWITCH_PE5IPD_PAGE_E5_IMP_PINS_DEBUG_DIS_IMP_PIN_SHIFT (0U)




typedef uint8_t SWITCH_PE5BPS_TYPE;
#define SWITCH_PE5BPS_PAGE_E5_BONDING_PAD_STATUS_BOND_PAD_MASK (0xffU)
#define SWITCH_PE5BPS_PAGE_E5_BONDING_PAD_STATUS_BOND_PAD_SHIFT (0U)




typedef uint32_t SWITCH_PE5SPS_TYPE;
#define SWITCH_PE5SPS_PAGE_E5_STRAP_PIN_STATUS_STRAP_VALUE_VECTOR_MASK (0xffffffffUL)
#define SWITCH_PE5SPS_PAGE_E5_STRAP_PIN_STATUS_STRAP_VALUE_VECTOR_SHIFT (0UL)




typedef uint32_t SWITCH_PE5DICV_TYPE;
#define SWITCH_PE5DICV_PAGE_E5_DIRECT_INPUT_CTRL_VALUE_RESERVED_MASK (0xfffffffcUL)
#define SWITCH_PE5DICV_PAGE_E5_DIRECT_INPUT_CTRL_VALUE_RESERVED_SHIFT (2UL)
#define SWITCH_PE5DICV_PE5DICVDICV_MASK (0x3UL)
#define SWITCH_PE5DICV_PE5DICVDICV_SHIFT (0UL)




typedef uint16_t SWITCH_PE5ECS_TYPE;
#define SWITCH_PE5ECS_PAGE_E5_EMB_CPU_STATUS_RESERVED_MASK (0xfffeU)
#define SWITCH_PE5ECS_PAGE_E5_EMB_CPU_STATUS_RESERVED_SHIFT (1U)
#define SWITCH_PE5ECS_PAGE_E5_EMB_CPU_STATUS_EMB_CPU_BOOT_DN_MASK (0x1U)
#define SWITCH_PE5ECS_PAGE_E5_EMB_CPU_STATUS_EMB_CPU_BOOT_DN_SHIFT (0U)




typedef uint32_t SWITCH_PE5CCS0_TYPE;
#define SWITCH_PE5CCS0_PAGE_E5_CHIP_CTL_SPARE0_CHIP_CTL_SPARE0_MASK (0xffffffffUL)
#define SWITCH_PE5CCS0_PAGE_E5_CHIP_CTL_SPARE0_CHIP_CTL_SPARE0_SHIFT (0UL)




typedef uint32_t SWITCH_PE5CCS1_TYPE;
#define SWITCH_PE5CCS1_PAGE_E5_CHIP_CTL_SPARE1_CHIP_CTL_SPARE1_MASK (0xffffffffUL)
#define SWITCH_PE5CCS1_PAGE_E5_CHIP_CTL_SPARE1_CHIP_CTL_SPARE1_SHIFT (0UL)




typedef uint8_t SWITCH_PAGE_FF_SPIDIO0_TYPE;
#define SWITCH_PAGE_FF_SPIDIO0_RESERVED_MASK (0xffU)
#define SWITCH_PAGE_FF_SPIDIO0_RESERVED_SHIFT (0U)




typedef uint8_t SWITCH_PAGE_FF_SPIDIO1_TYPE;
#define SWITCH_PAGE_FF_SPIDIO1_RESERVED_MASK (0xffU)
#define SWITCH_PAGE_FF_SPIDIO1_RESERVED_SHIFT (0U)




typedef uint8_t SWITCH_PAGE_FF_SPIDIO2_TYPE;
#define SWITCH_PAGE_FF_SPIDIO2_RESERVED_MASK (0xffU)
#define SWITCH_PAGE_FF_SPIDIO2_RESERVED_SHIFT (0U)




typedef uint8_t SWITCH_PAGE_FF_SPIDIO3_TYPE;
#define SWITCH_PAGE_FF_SPIDIO3_RESERVED_MASK (0xffU)
#define SWITCH_PAGE_FF_SPIDIO3_RESERVED_SHIFT (0U)




typedef uint8_t SWITCH_PAGE_FF_SPIDIO4_TYPE;
#define SWITCH_PAGE_FF_SPIDIO4_RESERVED_MASK (0xffU)
#define SWITCH_PAGE_FF_SPIDIO4_RESERVED_SHIFT (0U)




typedef uint8_t SWITCH_PAGE_FF_SPIDIO5_TYPE;
#define SWITCH_PAGE_FF_SPIDIO5_RESERVED_MASK (0xffU)
#define SWITCH_PAGE_FF_SPIDIO5_RESERVED_SHIFT (0U)




typedef uint8_t SWITCH_PAGE_FF_SPIDIO6_TYPE;
#define SWITCH_PAGE_FF_SPIDIO6_RESERVED_MASK (0xffU)
#define SWITCH_PAGE_FF_SPIDIO6_RESERVED_SHIFT (0U)




typedef uint8_t SWITCH_PAGE_FF_SPIDIO7_TYPE;
#define SWITCH_PAGE_FF_SPIDIO7_RESERVED_MASK (0xffU)
#define SWITCH_PAGE_FF_SPIDIO7_RESERVED_SHIFT (0U)




typedef uint32_t SWITCH_PAGE_FF_CLKSET_TYPE;
#define SWITCH_PAGE_FF_CLKSET_RESERVED_MASK (0xffffffffUL)
#define SWITCH_PAGE_FF_CLKSET_RESERVED_SHIFT (0UL)




typedef uint8_t SWITCH_PAGE_FF_SPICTL_TYPE;
#define SWITCH_PAGE_FF_SPICTL_SPICTL_MASK (0xffU)
#define SWITCH_PAGE_FF_SPICTL_SPICTL_SHIFT (0U)




typedef uint8_t SWITCH_PAGE_FF_SPISTS_TYPE;
#define SWITCH_PAGE_FF_SPISTS_RESERVED_MASK (0xffU)
#define SWITCH_PAGE_FF_SPISTS_RESERVED_SHIFT (0U)




typedef uint8_t SWITCH_PAGE_FF_PAGEREG_TYPE;
#define SWITCH_PAGE_FF_PAGEREG_RESERVED_MASK (0xffU)
#define SWITCH_PAGE_FF_PAGEREG_RESERVED_SHIFT (0U)


typedef volatile struct COMP_PACKED sSWITCH_PAGE_00_G_PCTL_RDBType {
    SWITCH_PAGE_00_G_PCTL_P0_TYPE m00_g_pctl_p0; /* OFFSET: 0x0 */
} SWITCH_PAGE_00_G_PCTL_RDBType;

typedef volatile struct COMP_PACKED sSWITCH_PN_QUEUE1_MAX_REFRESH_PORT0_RDBType {
    SWITCH_P48P0Q0MR_TYPE m48_p0_queue0_max_refresh; /* OFFSET: 0x4800 */
    SWITCH_P48P1Q0MR_TYPE m48_p1_queue0_max_refresh; /* OFFSET: 0x4804 */
    SWITCH_P48P2Q0MR_TYPE m48_p2_queue0_max_refresh; /* OFFSET: 0x4808 */
    SWITCH_P48P3Q0MR_TYPE m48_p3_queue0_max_refresh; /* OFFSET: 0x480c */
    SWITCH_P48P4Q0MR_TYPE m48_p4_queue0_max_refresh; /* OFFSET: 0x4810 */
    SWITCH_P48P5Q0MR_TYPE m48_p5_queue0_max_refresh; /* OFFSET: 0x4814 */
    SWITCH_P48P6Q0MR_TYPE m48_p6_queue0_max_refresh; /* OFFSET: 0x4818 */
    SWITCH_P48P7Q0MR_TYPE m48_p7_queue0_max_refresh; /* OFFSET: 0x481c */
    SWITCH_P48IQ0MR_TYPE m48_imp_queue0_max_refresh; /* OFFSET: 0x4820 */
    SWITCH_RESERVED_TYPE rsvd196[12]; /* OFFSET: 0x4824 */
    SWITCH_P48P0Q0MTS_TYPE m48_p0_queue0_max_thd_sel; /* OFFSET: 0x4830 */
    SWITCH_P48P1Q0MTS_TYPE m48_p1_queue0_max_thd_sel; /* OFFSET: 0x4834 */
    SWITCH_P48P2Q0MTS_TYPE m48_p2_queue0_max_thd_sel; /* OFFSET: 0x4838 */
    SWITCH_P48P3Q0MTS_TYPE m48_p3_queue0_max_thd_sel; /* OFFSET: 0x483c */
    SWITCH_P48P4Q0MTS_TYPE m48_p4_queue0_max_thd_sel; /* OFFSET: 0x4840 */
    SWITCH_P48P5Q0MTS_TYPE m48_p5_queue0_max_thd_sel; /* OFFSET: 0x4844 */
    SWITCH_P48P6Q0MTS_TYPE m48_p6_queue0_max_thd_sel; /* OFFSET: 0x4848 */
    SWITCH_P48P7Q0MTS_TYPE m48_p7_queue0_max_thd_sel; /* OFFSET: 0x484c */
    SWITCH_P48IQ0MTS_TYPE m48_imp_queue0_max_thd_sel; /* OFFSET: 0x4850 */
    SWITCH_RESERVED_TYPE rsvd197[12]; /* OFFSET: 0x4854 */
    SWITCH_P48P0Q0SS_TYPE m48_p0_queue0_shaper_sts; /* OFFSET: 0x4860 */
    SWITCH_P48P1Q0SS_TYPE m48_p1_queue0_shaper_sts; /* OFFSET: 0x4864 */
    SWITCH_P48P2Q0SS_TYPE m48_p2_queue0_shaper_sts; /* OFFSET: 0x4868 */
    SWITCH_P48P3Q0SS_TYPE m48_p3_queue0_shaper_sts; /* OFFSET: 0x486c */
    SWITCH_P48P4Q0SS_TYPE m48_p4_queue0_shaper_sts; /* OFFSET: 0x4870 */
    SWITCH_P48P5Q0SS_TYPE m48_p5_queue0_shaper_sts; /* OFFSET: 0x4874 */
    SWITCH_P48P6Q0SS_TYPE m48_p6_queue0_shaper_sts; /* OFFSET: 0x4878 */
    SWITCH_P48P7Q0SS_TYPE m48_p7_queue0_shaper_sts; /* OFFSET: 0x487c */
    SWITCH_P48IQ0SS_TYPE m48_imp_queue0_shaper_sts; /* OFFSET: 0x4880 */
    SWITCH_RESERVED_TYPE rsvd198[12]; /* OFFSET: 0x4884 */
    SWITCH_P48P0Q0MPR_TYPE m48_p0_queue0_max_packet_refresh; /* OFFSET: 0x4890 */
    SWITCH_P48P1Q0MPR_TYPE m48_p1_queue0_max_packet_refresh; /* OFFSET: 0x4894 */
    SWITCH_P48P2Q0MPR_TYPE m48_p2_queue0_max_packet_refresh; /* OFFSET: 0x4898 */
    SWITCH_P48P3Q0MPR_TYPE m48_p3_queue0_max_packet_refresh; /* OFFSET: 0x489c */
    SWITCH_P48P4Q0MPR_TYPE m48_p4_queue0_max_packet_refresh; /* OFFSET: 0x48a0 */
    SWITCH_P48P5Q0MPR_TYPE m48_p5_queue0_max_packet_refresh; /* OFFSET: 0x48a4 */
    SWITCH_P48P6Q0MPR_TYPE m48_p6_queue0_max_packet_refresh; /* OFFSET: 0x48a8 */
    SWITCH_P48P7Q0MPR_TYPE m48_p7_queue0_max_packet_refresh; /* OFFSET: 0x48ac */
    SWITCH_P48IQ0MPR_TYPE m48_imp_queue0_max_packet_refresh; /* OFFSET: 0x48b0 */
    SWITCH_RESERVED_TYPE rsvd199[4]; /* OFFSET: 0x48b4 */
    SWITCH_P48ESQ0CRS0_TYPE m48_egress_shaper_q0_config_reg_spare0; /* OFFSET: 0x48b8 */
    SWITCH_P48ESQ0CRS1_TYPE m48_egress_shaper_q0_config_reg_spare1; /* OFFSET: 0x48bc */
    SWITCH_P48P0Q0MPTS_TYPE m48_p0_queue0_max_packet_thd_sel; /* OFFSET: 0x48c0 */
    SWITCH_P48P1Q0MPTS_TYPE m48_p1_queue0_max_packet_thd_sel; /* OFFSET: 0x48c4 */
    SWITCH_P48P2Q0MPTS_TYPE m48_p2_queue0_max_packet_thd_sel; /* OFFSET: 0x48c8 */
    SWITCH_P48P3Q0MPTS_TYPE m48_p3_queue0_max_packet_thd_sel; /* OFFSET: 0x48cc */
    SWITCH_P48P4Q0MPTS_TYPE m48_p4_queue0_max_packet_thd_sel; /* OFFSET: 0x48d0 */
    SWITCH_P48P5Q0MPTS_TYPE m48_p5_queue0_max_packet_thd_sel; /* OFFSET: 0x48d4 */
    SWITCH_P48P6Q0MPTS_TYPE m48_p6_queue0_max_packet_thd_sel; /* OFFSET: 0x48d8 */
    SWITCH_P48P7Q0MPTS_TYPE m48_p7_queue0_max_packet_thd_sel; /* OFFSET: 0x48dc */
    SWITCH_P48IQ0MPTS_TYPE m48_imp_queue0_max_packet_thd_sel; /* OFFSET: 0x48e0 */
    SWITCH_P48Q0ASM_TYPE m48_queue0_avb_shaping_mode; /* OFFSET: 0x48e4 */
    SWITCH_P48Q0SE_TYPE m48_queue0_shaper_enable; /* OFFSET: 0x48e6 */
    SWITCH_P48Q0SBCS_TYPE m48_queue0_shaper_bucket_count_select; /* OFFSET: 0x48e8 */
    SWITCH_P48Q0SB_TYPE m48_queue0_shaper_blocking; /* OFFSET: 0x48ea */
    SWITCH_RESERVED_TYPE rsvd200[20]; /* OFFSET: 0x48ec */
} SWITCH_PN_QUEUE1_MAX_REFRESH_PORT0_RDBType;

typedef union uSWITCH_MIRREGS_unionType {
    uint64_t value;
    struct COMP_PACKED sSWITCH_MIRREGS_StructType {
        uint8_t PAGE_02_IGMIRMAC[6]; /* OFFSET: 0x216 */
        uint16_t PAGE_02_EGMIRCTL; /* OFFSET: 0x21c */
    } mirregs_struct_instance;
} SWITCH_MIRREGS_unionType;
typedef union uSWITCH_BIST_STSREGS_unionType {
    uint64_t value;
    struct COMP_PACKED sSWITCH_BIST_STSREGS_StructType {
        uint8_t PAGE_01_BIST_STS0[6]; /* OFFSET: 0x146 */
        uint16_t PAGE_01_BIST_STS1; /* OFFSET: 0x14c */
    } bist_stsregs_struct_instance;
} SWITCH_BIST_STSREGS_unionType;
typedef union uSWITCH_ARLA_REGS_unionType {
    uint64_t value;
    struct COMP_PACKED sSWITCH_ARLA_REGS_StructType {
        uint8_t PAGE_05_ARLA_MAC[6]; /* OFFSET: 0x502 */
        uint16_t PAGE_05_ARLA_VID; /* OFFSET: 0x508 */
    } arla_regs_struct_instance;
} SWITCH_ARLA_REGS_unionType;

#define SWITCH_PAGE_00_G_PCTL_SIZE  (7UL)

#define SWITCH_M42_PORT_EAP_CON_P_SIZE  (9UL)

#define SWITCH_M45_PORT_0_SA_LIMIT_CT_SIZE  (9UL)

#define SWITCH_M45_PORT_0_SA_LRN_CNT_SIZE  (9UL)

#define SWITCH_M45_PORT_0_SA_OVERLIMIT_CNT_SIZE  (9UL)

#define SWITCH_PN_QUEUE1_MAX_REFRESH_PORT_SIZE  (8UL)


typedef volatile struct COMP_PACKED sSWITCH_RDBType {
    SWITCH_PAGE_00_G_PCTL_RDBType page_00_g_pctl[SWITCH_PAGE_00_G_PCTL_SIZE]; /* OFFSET: 0x0 */
    SWITCH_PAGE_00_P7_CTL_TYPE m00_p7_ctl; /* OFFSET: 0x7 */
    SWITCH_PAGE_00_IMP_CTL_TYPE m00_imp_ctl; /* OFFSET: 0x8 */
    SWITCH_RESERVED_TYPE rsvd0; /* OFFSET: 0x9 */
    SWITCH_P00RGC_TYPE m00_rx_global_ctl; /* OFFSET: 0xa */
    SWITCH_PAGE_00_SWMODE_TYPE m00_swmode; /* OFFSET: 0xb */
    SWITCH_RESERVED_TYPE rsvd1[3]; /* OFFSET: 0xc */
    SWITCH_P00LRC_TYPE m00_led_reflsh_ctl; /* OFFSET: 0xf */
    SWITCH_P00LF0C_TYPE m00_led_func0_ctl; /* OFFSET: 0x10 */
    SWITCH_P00LF1C_TYPE m00_led_func1_ctl; /* OFFSET: 0x12 */
    SWITCH_P00LFM_TYPE m00_led_func_map; /* OFFSET: 0x14 */
    SWITCH_PAGE_00_LED_EN_MAP_TYPE m00_led_en_map; /* OFFSET: 0x16 */
    SWITCH_P00LMM0_TYPE m00_led_mode_map_0; /* OFFSET: 0x18 */
    SWITCH_P00LMM1_TYPE m00_led_mode_map_1; /* OFFSET: 0x1a */
    SWITCH_RESERVED_TYPE rsvd2; /* OFFSET: 0x1c */
    SWITCH_P00PLC_TYPE m00_post_led_ctrl; /* OFFSET: 0x1d */
    SWITCH_P00DR_TYPE m00_debug_reg; /* OFFSET: 0x1e */
    SWITCH_RESERVED_TYPE rsvd3[2]; /* OFFSET: 0x1f */
    SWITCH_P00NC_TYPE m00_new_ctrl; /* OFFSET: 0x21 */
    SWITCH_P00SC_TYPE m00_switch_ctrl; /* OFFSET: 0x22 */
    SWITCH_P00PS_TYPE m00_protected_sel; /* OFFSET: 0x24 */
    SWITCH_P00WPS_TYPE m00_wan_port_sel; /* OFFSET: 0x26 */
    SWITCH_RESERVED_TYPE rsvd4[7]; /* OFFSET: 0x28 */
    SWITCH_P00RMC_TYPE m00_rsv_mcast_ctrl; /* OFFSET: 0x2f */
    SWITCH_RESERVED_TYPE rsvd5; /* OFFSET: 0x30 */
    SWITCH_P00TFM_TYPE m00_txq_flush_mode; /* OFFSET: 0x31 */
    SWITCH_P00UDM_TYPE m00_ulf_drop_map; /* OFFSET: 0x32 */
    SWITCH_P00MDM_TYPE m00_mlf_drop_map; /* OFFSET: 0x34 */
    SWITCH_P00MIFM_TYPE m00_mlf_ipmc_fwd_map; /* OFFSET: 0x36 */
    SWITCH_P00RPP_TYPE m00_rx_pause_pass; /* OFFSET: 0x38 */
    SWITCH_P00TPP_TYPE m00_tx_pause_pass; /* OFFSET: 0x3a */
    SWITCH_PAGE_00_DIS_LEARN_TYPE m00_dis_learn; /* OFFSET: 0x3c */
    SWITCH_P00SLC_TYPE m00_sft_lrn_ctl; /* OFFSET: 0x3e */
    SWITCH_P00LPE1_TYPE m00_low_power_exp1; /* OFFSET: 0x40 */
    SWITCH_P00PIS_TYPE m00_phy_int_sts; /* OFFSET: 0x44 */
    SWITCH_RESERVED_TYPE rsvd6[14]; /* OFFSET: 0x46 */
    SWITCH_P00CRS_TYPE m00_ctlreg_reg_spare; /* OFFSET: 0x54 */
    SWITCH_RESERVED_TYPE rsvd7[23]; /* OFFSET: 0x58 */
    SWITCH_P00MDA_TYPE m00_mdio_direct_access; /* OFFSET: 0x6f */
    SWITCH_P00MP0A_TYPE m00_mdio_port0_addr; /* OFFSET: 0x70 */
    SWITCH_P00MP1A_TYPE m00_mdio_port1_addr; /* OFFSET: 0x71 */
    SWITCH_P00MP2A_TYPE m00_mdio_port2_addr; /* OFFSET: 0x72 */
    SWITCH_P00MP3A_TYPE m00_mdio_port3_addr; /* OFFSET: 0x73 */
    SWITCH_P00MP4A_TYPE m00_mdio_port4_addr; /* OFFSET: 0x74 */
    SWITCH_P00MP5A_TYPE m00_mdio_port5_addr; /* OFFSET: 0x75 */
    SWITCH_P00MP6A_TYPE m00_mdio_port6_addr; /* OFFSET: 0x76 */
    SWITCH_RESERVED_TYPE rsvd8; /* OFFSET: 0x77 */
    SWITCH_P00MIA_TYPE m00_mdio_imp_addr; /* OFFSET: 0x78 */
    SWITCH_P00WDC_TYPE m00_watch_dog_ctrl; /* OFFSET: 0x79 */
    SWITCH_P00WDR1_TYPE m00_watch_dog_rpt1; /* OFFSET: 0x7a */
    SWITCH_P00WDR2_TYPE m00_watch_dog_rpt2; /* OFFSET: 0x7c */
    SWITCH_P00WDR3_TYPE m00_watch_dog_rpt3; /* OFFSET: 0x7e */
    SWITCH_P00PFC_TYPE m00_pause_frm_ctrl; /* OFFSET: 0x80 */
    SWITCH_RESERVED_TYPE rsvd9[7]; /* OFFSET: 0x81 */
    SWITCH_P00FAC_TYPE m00_fast_age_ctrl; /* OFFSET: 0x88 */
    SWITCH_P00FAP_TYPE m00_fast_age_port; /* OFFSET: 0x89 */
    SWITCH_PAGE_00_FAST_AGE_VID_TYPE m00_fast_age_vid; /* OFFSET: 0x8a */
    SWITCH_RESERVED_TYPE rsvd10[4]; /* OFFSET: 0x8c */
    SWITCH_P00LF0EC_TYPE m00_led_func0_extd_ctl; /* OFFSET: 0x90 */
    SWITCH_P00LF1EC_TYPE m00_led_func1_extd_ctl; /* OFFSET: 0x92 */
    SWITCH_RESERVED_TYPE rsvd11[74]; /* OFFSET: 0x94 */
    SWITCH_P00LPC_TYPE m00_low_power_ctrl; /* OFFSET: 0xde */
    SWITCH_RESERVED_TYPE rsvd12[8]; /* OFFSET: 0xe0 */
    SWITCH_PAGE_00_TCAM_CTRL_TYPE m00_tcam_ctrl; /* OFFSET: 0xe8 */
    SWITCH_RESERVED_TYPE rsvd13; /* OFFSET: 0xe9 */
    SWITCH_P00TCS_TYPE m00_tcam_chksum_sts; /* OFFSET: 0xea */
    SWITCH_P00LC_TYPE m00_lightstack_ctrl; /* OFFSET: 0xec */
    SWITCH_RESERVED_TYPE rsvd14[16]; /* OFFSET: 0xf0 */
    SWITCH_PAGE_01_LNKSTS_TYPE m01_lnksts; /* OFFSET: 0x100 */
    SWITCH_PAGE_01_LNKSTSCHG_TYPE m01_lnkstschg; /* OFFSET: 0x102 */
    SWITCH_PAGE_01_SPDSTS_TYPE m01_spdsts; /* OFFSET: 0x104 */
    SWITCH_PAGE_01_DUPSTS_TYPE m01_dupsts; /* OFFSET: 0x108 */
    SWITCH_PAGE_01_PAUSESTS_TYPE m01_pausests; /* OFFSET: 0x10a */
    SWITCH_P01S_TYPE m01_srcadrchg; /* OFFSET: 0x10e */
    SWITCH_RESERVED_TYPE rsvd15[6]; /* OFFSET: 0x110 */
    SWITCH_RESERVED_TYPE rsvd16[6]; /* OFFSET: 0x116 */
    SWITCH_RESERVED_TYPE rsvd17[6]; /* OFFSET: 0x11c */
    SWITCH_RESERVED_TYPE rsvd18[6]; /* OFFSET: 0x122 */
    SWITCH_RESERVED_TYPE rsvd19[6]; /* OFFSET: 0x128 */
    SWITCH_RESERVED_TYPE rsvd20[6]; /* OFFSET: 0x12e */
    SWITCH_RESERVED_TYPE rsvd21[6]; /* OFFSET: 0x134 */
    SWITCH_RESERVED_TYPE rsvd22[6]; /* OFFSET: 0x13a */
    SWITCH_RESERVED_TYPE rsvd23[6]; /* OFFSET: 0x140 */
    SWITCH_BIST_STSREGS_unionType bist_stsregs_union_instance; /* OFFSET: 0x146 */
    SWITCH_RESERVED_TYPE rsvd25[2]; /* OFFSET: 0x14e */
    SWITCH_RESERVED_TYPE rsvd26[6]; /* OFFSET: 0x150 */
    SWITCH_P01P1_TYPE m01_pbptrfifo_1; /* OFFSET: 0x156 */
    SWITCH_RESERVED_TYPE rsvd27[54]; /* OFFSET: 0x15a */
    SWITCH_P01RS_TYPE m01_reset_status; /* OFFSET: 0x190 */
    SWITCH_RESERVED_TYPE rsvd28[14]; /* OFFSET: 0x192 */
    SWITCH_P01SRS0_TYPE m01_streg_reg_spare0; /* OFFSET: 0x1a0 */
    SWITCH_P01SRS1_TYPE m01_streg_reg_spare1; /* OFFSET: 0x1a4 */
    SWITCH_RESERVED_TYPE rsvd29[88]; /* OFFSET: 0x1a8 */
    SWITCH_PAGE_02_GMNGCFG_TYPE m02_gmngcfg; /* OFFSET: 0x200 */
    SWITCH_P02I0PI_TYPE m02_imp0_prt_id; /* OFFSET: 0x201 */
    SWITCH_P02I1PI_TYPE m02_imp1_prt_id; /* OFFSET: 0x202 */
    SWITCH_P02BHC_TYPE m02_brcm_hdr_ctrl; /* OFFSET: 0x203 */
    SWITCH_P02GRPE0_TYPE m02_gmngcfg_rxbpdu_pp_en0; /* OFFSET: 0x204 */
    SWITCH_P02GRPE1_TYPE m02_gmngcfg_rxbpdu_pp_en1; /* OFFSET: 0x205 */
    SWITCH_PAGE_02_SPTAGT_TYPE m02_sptagt; /* OFFSET: 0x206 */
    SWITCH_P02BHC2_TYPE m02_brcm_hdr_ctrl2; /* OFFSET: 0x20a */
    SWITCH_P02ISC_TYPE m02_ipg_shrnk_ctrl; /* OFFSET: 0x20c */
    SWITCH_PAGE_02_MIRCAPCTL_TYPE m02_mircapctl; /* OFFSET: 0x210 */
    SWITCH_PAGE_02_IGMIRCTL_TYPE m02_igmirctl; /* OFFSET: 0x212 */
    SWITCH_PAGE_02_IGMIRDIV_TYPE m02_igmirdiv; /* OFFSET: 0x214 */
    SWITCH_MIRREGS_unionType mirregs_union_instance; /* OFFSET: 0x216 */
    SWITCH_PAGE_02_EGMIRDIV_TYPE m02_egmirdiv; /* OFFSET: 0x21e */
    SWITCH_RESERVED_TYPE rsvd31[6]; /* OFFSET: 0x220 */
    SWITCH_PAGE_02_SPAN_TYPE m02_spanctl; /* OFFSET: 0x226 */
    SWITCH_PAGE_02_RSPANVLAN_TYPE m02_rspanvlan; /* OFFSET: 0x22a */
    SWITCH_RESERVED_TYPE rsvd32[4]; /* OFFSET: 0x22c */
    SWITCH_PAGE_02_MODEL_ID_TYPE m02_model_id; /* OFFSET: 0x230 */
    SWITCH_RESERVED_TYPE rsvd33[12]; /* OFFSET: 0x234 */
    SWITCH_PAGE_02_CHIP_REVID_TYPE m02_chip_revid; /* OFFSET: 0x240 */
    SWITCH_RESERVED_TYPE rsvd34[7]; /* OFFSET: 0x241 */
    SWITCH_P02APM_TYPE m02_arp_pp_mode; /* OFFSET: 0x248 */
    SWITCH_P02DPM_TYPE m02_dhcp_pp_mode; /* OFFSET: 0x24c */
    SWITCH_P02HPC_TYPE m02_hl_prtc_ctrl; /* OFFSET: 0x250 */
    SWITCH_P02RMCE_TYPE m02_rst_mib_cnt_en; /* OFFSET: 0x254 */
    SWITCH_RESERVED_TYPE rsvd35[2]; /* OFFSET: 0x256 */
    SWITCH_P02IS2W_TYPE m02_ipg_shrink_2g_wa; /* OFFSET: 0x258 */
    SWITCH_RESERVED_TYPE rsvd36[22]; /* OFFSET: 0x25a */
    SWITCH_P02MRS0_TYPE m02_mngmode_reg_spare0; /* OFFSET: 0x270 */
    SWITCH_P02MRS1_TYPE m02_mngmode_reg_spare1; /* OFFSET: 0x274 */
    SWITCH_RESERVED_TYPE rsvd37[8]; /* OFFSET: 0x278 */
    SWITCH_PAGE_02_IGMIRVLAN_TYPE m02_igmirvlan; /* OFFSET: 0x280 */
    SWITCH_PAGE_02_EGMIRVLAN_TYPE m02_egmirvlan; /* OFFSET: 0x282 */
    SWITCH_P02ETC_TYPE m02_early_tx_ctrl; /* OFFSET: 0x284 */
    SWITCH_RESERVED_TYPE rsvd38[122]; /* OFFSET: 0x286 */
    SWITCH_PAGE_03_INT_STS_TYPE m03_int_sts; /* OFFSET: 0x300 */
    SWITCH_RESERVED_TYPE rsvd39[4]; /* OFFSET: 0x304 */
    SWITCH_PAGE_03_INT_EN_TYPE m03_int_en; /* OFFSET: 0x308 */
    SWITCH_RESERVED_TYPE rsvd40[4]; /* OFFSET: 0x30c */
    SWITCH_P03IST_TYPE m03_imp_sleep_timer; /* OFFSET: 0x310 */
    SWITCH_P03P7ST_TYPE m03_port7_sleep_timer; /* OFFSET: 0x312 */
    SWITCH_P03WST_TYPE m03_wan_sleep_timer; /* OFFSET: 0x314 */
    SWITCH_RESERVED_TYPE rsvd41[2]; /* OFFSET: 0x316 */
    SWITCH_P03PSS_TYPE m03_port_sleep_sts; /* OFFSET: 0x318 */
    SWITCH_RESERVED_TYPE rsvd42[7]; /* OFFSET: 0x319 */
    SWITCH_P03IT_TYPE m03_int_trigger; /* OFFSET: 0x320 */
    SWITCH_P03LSIE_TYPE m03_link_sts_int_en; /* OFFSET: 0x324 */
    SWITCH_RESERVED_TYPE rsvd43[2]; /* OFFSET: 0x326 */
    SWITCH_P03EDIE_TYPE m03_eng_det_int_en; /* OFFSET: 0x328 */
    SWITCH_P03LSCIE_TYPE m03_lpi_sts_chg_int_en; /* OFFSET: 0x32a */
    SWITCH_RESERVED_TYPE rsvd44[20]; /* OFFSET: 0x32c */
    SWITCH_P03CRA_TYPE m03_cpu_resource_arbiter; /* OFFSET: 0x340 */
    SWITCH_RESERVED_TYPE rsvd45[15]; /* OFFSET: 0x341 */
    SWITCH_P03CDS_TYPE m03_cpu_data_share; /* OFFSET: 0x350 */
    SWITCH_P03CDS1_TYPE m03_cpu_data_share_1; /* OFFSET: 0x358 */
    SWITCH_P03MEEIS_TYPE m03_mem_ecc_err_int_sts; /* OFFSET: 0x360 */
    SWITCH_P03MEEIE_TYPE m03_mem_ecc_err_int_en; /* OFFSET: 0x362 */
    SWITCH_P03PEEES_TYPE m03_port_evt_ecc_err_sts; /* OFFSET: 0x364 */
    SWITCH_P03PMEES_TYPE m03_port_mib_ecc_err_sts; /* OFFSET: 0x366 */
    SWITCH_P03PTEES_TYPE m03_port_txq_ecc_err_sts; /* OFFSET: 0x368 */
    SWITCH_RESERVED_TYPE rsvd46[6]; /* OFFSET: 0x36a */
    SWITCH_P03PBC_TYPE m03_probe_bus_ctl; /* OFFSET: 0x370 */
    SWITCH_P03MEC_TYPE m03_mdc_extend_ctrl; /* OFFSET: 0x374 */
    SWITCH_RESERVED_TYPE rsvd47[11]; /* OFFSET: 0x375 */
    SWITCH_P03PSPE_TYPE m03_pppoe_session_parse_en; /* OFFSET: 0x380 */
    SWITCH_RESERVED_TYPE rsvd48[12]; /* OFFSET: 0x384 */
    SWITCH_P03C1RS0_TYPE m03_ctlreg_1_reg_spare0; /* OFFSET: 0x390 */
    SWITCH_P03C1RS1_TYPE m03_ctlreg_1_reg_spare1; /* OFFSET: 0x394 */
    SWITCH_P03AIS_TYPE m03_arl_int_sts; /* OFFSET: 0x398 */
    SWITCH_P03AIE_TYPE m03_arl_int_en; /* OFFSET: 0x39c */
    SWITCH_P03AIC_TYPE m03_arl_int_clr; /* OFFSET: 0x3a0 */
    SWITCH_P03IVIS_TYPE m03_ing_viol_int_sts; /* OFFSET: 0x3a4 */
    SWITCH_P03IVIE_TYPE m03_ing_viol_int_en; /* OFFSET: 0x3a8 */
    SWITCH_P03IVIC_TYPE m03_ing_viol_int_clr; /* OFFSET: 0x3ac */
    SWITCH_P03LIS_TYPE m03_link_int_sts; /* OFFSET: 0x3b0 */
    SWITCH_P03LIE_TYPE m03_link_int_en; /* OFFSET: 0x3b4 */
    SWITCH_P03LIC_TYPE m03_link_int_clr; /* OFFSET: 0x3b8 */
    SWITCH_RESERVED_TYPE rsvd49[68]; /* OFFSET: 0x3bc */
    SWITCH_PAGE_04_GARLCFG_TYPE m04_garlcfg; /* OFFSET: 0x400 */
    SWITCH_RESERVED_TYPE rsvd50[3]; /* OFFSET: 0x401 */
    SWITCH_P04BM_TYPE m04_bpdu_mcaddr; /* OFFSET: 0x404 */
    SWITCH_RESERVED_TYPE rsvd51[2]; /* OFFSET: 0x40c */
    SWITCH_P04MPC_TYPE m04_multi_port_ctl; /* OFFSET: 0x40e */
    SWITCH_P04MA0_TYPE m04_multiport_addr0; /* OFFSET: 0x410 */
    SWITCH_PAGE_04_MPORTVEC0_TYPE m04_mportvec0; /* OFFSET: 0x418 */
    SWITCH_RESERVED_TYPE rsvd52[4]; /* OFFSET: 0x41c */
    SWITCH_P04MA1_TYPE m04_multiport_addr1; /* OFFSET: 0x420 */
    SWITCH_PAGE_04_MPORTVEC1_TYPE m04_mportvec1; /* OFFSET: 0x428 */
    SWITCH_PAGE_04_MPORTAMSK1_TYPE m04_mportamsk1; /* OFFSET: 0x42c */
    SWITCH_P04MA2_TYPE m04_multiport_addr2; /* OFFSET: 0x430 */
    SWITCH_PAGE_04_MPORTVEC2_TYPE m04_mportvec2; /* OFFSET: 0x438 */
    SWITCH_PAGE_04_MPORTAMSK2_TYPE m04_mportamsk2; /* OFFSET: 0x43c */
    SWITCH_P04MA3_TYPE m04_multiport_addr3; /* OFFSET: 0x440 */
    SWITCH_PAGE_04_MPORTVEC3_TYPE m04_mportvec3; /* OFFSET: 0x448 */
    SWITCH_PAGE_04_MPORTAMSK3_TYPE m04_mportamsk3; /* OFFSET: 0x44c */
    SWITCH_P04MA4_TYPE m04_multiport_addr4; /* OFFSET: 0x450 */
    SWITCH_PAGE_04_MPORTVEC4_TYPE m04_mportvec4; /* OFFSET: 0x458 */
    SWITCH_PAGE_04_MPORTAMSK4_TYPE m04_mportamsk4; /* OFFSET: 0x45c */
    SWITCH_P04MA5_TYPE m04_multiport_addr5; /* OFFSET: 0x460 */
    SWITCH_PAGE_04_MPORTVEC5_TYPE m04_mportvec5; /* OFFSET: 0x468 */
    SWITCH_PAGE_04_MPORTAMSK5_TYPE m04_mportamsk5; /* OFFSET: 0x46c */
    SWITCH_P04ABFC_TYPE m04_arl_bin_full_cntr; /* OFFSET: 0x470 */
    SWITCH_P04ABFF_TYPE m04_arl_bin_full_fwd; /* OFFSET: 0x474 */
    SWITCH_PAGE_04_ARL_SEED_TYPE m04_arl_seed; /* OFFSET: 0x476 */
    SWITCH_RESERVED_TYPE rsvd53[2]; /* OFFSET: 0x47e */
    SWITCH_P04ARS0_TYPE m04_arlctl_reg_spare0; /* OFFSET: 0x480 */
    SWITCH_P04ARS1_TYPE m04_arlctl_reg_spare1; /* OFFSET: 0x484 */
    SWITCH_P04AASR_TYPE m04_arl_arb_settings_reg; /* OFFSET: 0x488 */
    SWITCH_RESERVED_TYPE rsvd54[4]; /* OFFSET: 0x48c */
    SWITCH_P04ATC_TYPE m04_arl_tcam_ctrl; /* OFFSET: 0x490 */
    SWITCH_P04ATS_TYPE m04_arl_tcam_sts; /* OFFSET: 0x494 */
    SWITCH_P04ATFC_TYPE m04_arl_tcam_full_cntr; /* OFFSET: 0x498 */
    SWITCH_RESERVED_TYPE rsvd55[4]; /* OFFSET: 0x49c */
    SWITCH_PAGE_04_SPF_CTL_TYPE m04_spf_ctl; /* OFFSET: 0x4a0 */
    SWITCH_RESERVED_TYPE rsvd56[12]; /* OFFSET: 0x4a4 */
    SWITCH_P04SA1M_TYPE m04_spf_addr1_msb; /* OFFSET: 0x4b0 */
    SWITCH_P04SA1L_TYPE m04_spf_addr1_lsb; /* OFFSET: 0x4b8 */
    SWITCH_PAGE_04_SPFVEC1_TYPE m04_spfvec1; /* OFFSET: 0x4bc */
    SWITCH_P04SA2M_TYPE m04_spf_addr2_msb; /* OFFSET: 0x4c0 */
    SWITCH_P04SA2L_TYPE m04_spf_addr2_lsb; /* OFFSET: 0x4c8 */
    SWITCH_PAGE_04_SPFVEC2_TYPE m04_spfvec2; /* OFFSET: 0x4cc */
    SWITCH_P04ASMC_TYPE m04_arl_sa_move_ctl; /* OFFSET: 0x4d0 */
    SWITCH_P04AAC_TYPE m04_arl_ageing_ctl; /* OFFSET: 0x4d4 */
    SWITCH_RESERVED_TYPE rsvd57[40]; /* OFFSET: 0x4d8 */
    SWITCH_P05AR_TYPE m05_arla_rwctl; /* OFFSET: 0x500 */
    SWITCH_RESERVED_TYPE rsvd58; /* OFFSET: 0x501 */
    SWITCH_ARLA_REGS_unionType arla_regs_union_instance; /* OFFSET: 0x502 */
    SWITCH_RESERVED_TYPE rsvd60[6]; /* OFFSET: 0x50a */
    SWITCH_P05AME0_TYPE m05_arla_macvid_entry0; /* OFFSET: 0x510 */
    SWITCH_P05AFE0_TYPE m05_arla_fwd_entry0; /* OFFSET: 0x518 */
    SWITCH_RESERVED_TYPE rsvd61[4]; /* OFFSET: 0x51c */
    SWITCH_P05AME1_TYPE m05_arla_macvid_entry1; /* OFFSET: 0x520 */
    SWITCH_P05AFE1_TYPE m05_arla_fwd_entry1; /* OFFSET: 0x528 */
    SWITCH_RESERVED_TYPE rsvd62[4]; /* OFFSET: 0x52c */
    SWITCH_P05AME2_TYPE m05_arla_macvid_entry2; /* OFFSET: 0x530 */
    SWITCH_P05AFE2_TYPE m05_arla_fwd_entry2; /* OFFSET: 0x538 */
    SWITCH_RESERVED_TYPE rsvd63[4]; /* OFFSET: 0x53c */
    SWITCH_P05AME3_TYPE m05_arla_macvid_entry3; /* OFFSET: 0x540 */
    SWITCH_P05AFE3_TYPE m05_arla_fwd_entry3; /* OFFSET: 0x548 */
    SWITCH_RESERVED_TYPE rsvd64[4]; /* OFFSET: 0x54c */
    SWITCH_P05ASC_TYPE m05_arla_srch_ctl; /* OFFSET: 0x550 */
    SWITCH_P05ASA_TYPE m05_arla_srch_adr; /* OFFSET: 0x551 */
    SWITCH_RESERVED_TYPE rsvd65[13]; /* OFFSET: 0x553 */
    SWITCH_P05ASR0M_TYPE m05_arla_srch_rslt_0_macvid; /* OFFSET: 0x560 */
    SWITCH_P05ASR0_TYPE m05_arla_srch_rslt_0; /* OFFSET: 0x568 */
    SWITCH_RESERVED_TYPE rsvd66[4]; /* OFFSET: 0x56c */
    SWITCH_P05ASR1M_TYPE m05_arla_srch_rslt_1_macvid; /* OFFSET: 0x570 */
    SWITCH_P05ASR1_TYPE m05_arla_srch_rslt_1; /* OFFSET: 0x578 */
    SWITCH_RESERVED_TYPE rsvd67[4]; /* OFFSET: 0x57c */
    SWITCH_P05AVR_TYPE m05_arla_vtbl_rwctrl; /* OFFSET: 0x580 */
    SWITCH_P05AVA_TYPE m05_arla_vtbl_addr; /* OFFSET: 0x581 */
    SWITCH_P05AVE_TYPE m05_arla_vtbl_entry; /* OFFSET: 0x583 */
    SWITCH_RESERVED_TYPE rsvd68[9]; /* OFFSET: 0x587 */
    SWITCH_P05ARS0_TYPE m05_arlaccs_reg_spare0; /* OFFSET: 0x590 */
    SWITCH_P05ARS1_TYPE m05_arlaccs_reg_spare1; /* OFFSET: 0x594 */
    SWITCH_P05AIC0_TYPE m05_arl_iphash_check_0; /* OFFSET: 0x598 */
    SWITCH_P05AIC1_TYPE m05_arl_iphash_check_1; /* OFFSET: 0x59a */
    SWITCH_P05AIC2_TYPE m05_arl_iphash_check_2; /* OFFSET: 0x59c */
    SWITCH_P05AIC3_TYPE m05_arl_iphash_check_3; /* OFFSET: 0x59e */
    SWITCH_P05AIIL_TYPE m05_arl_iphash_ipaddr_l; /* OFFSET: 0x5a0 */
    SWITCH_P05AIIH_TYPE m05_arl_iphash_ipaddr_h; /* OFFSET: 0x5a8 */
    SWITCH_RESERVED_TYPE rsvd69[80]; /* OFFSET: 0x5b0 */
    SWITCH_P06AMC0_TYPE m06_arl_myda_ctl0; /* OFFSET: 0x600 */
    SWITCH_P06AMC1_TYPE m06_arl_myda_ctl1; /* OFFSET: 0x608 */
    SWITCH_P06AMC2_TYPE m06_arl_myda_ctl2; /* OFFSET: 0x610 */
    SWITCH_P06AMC3_TYPE m06_arl_myda_ctl3; /* OFFSET: 0x618 */
    SWITCH_P06AMC4_TYPE m06_arl_myda_ctl4; /* OFFSET: 0x620 */
    SWITCH_P06AMC5_TYPE m06_arl_myda_ctl5; /* OFFSET: 0x628 */
    SWITCH_P06AMC6_TYPE m06_arl_myda_ctl6; /* OFFSET: 0x630 */
    SWITCH_P06AMC7_TYPE m06_arl_myda_ctl7; /* OFFSET: 0x638 */
    SWITCH_P06AMFC_TYPE m06_arl_myda_fwd_ctl; /* OFFSET: 0x640 */
    SWITCH_RESERVED_TYPE rsvd70[444]; /* OFFSET: 0x644 */
    SWITCH_PAGE_08_MEM_CTRL_TYPE m08_mem_ctrl; /* OFFSET: 0x800 */
    SWITCH_PAGE_08_MEM_ADDR_TYPE m08_mem_addr; /* OFFSET: 0x801 */
    SWITCH_RESERVED_TYPE rsvd71[5]; /* OFFSET: 0x803 */
    SWITCH_P08MDD00_TYPE m08_mem_debug_data_0_0; /* OFFSET: 0x808 */
    SWITCH_P08MDD01_TYPE m08_mem_debug_data_0_1; /* OFFSET: 0x810 */
    SWITCH_P08MDD10_TYPE m08_mem_debug_data_1_0; /* OFFSET: 0x812 */
    SWITCH_P08MDD11_TYPE m08_mem_debug_data_1_1; /* OFFSET: 0x81a */
    SWITCH_RESERVED_TYPE rsvd72[4]; /* OFFSET: 0x81c */
    SWITCH_PAGE_08_MEM_FRM_ADDR_TYPE m08_mem_frm_addr; /* OFFSET: 0x820 */
    SWITCH_RESERVED_TYPE rsvd73[14]; /* OFFSET: 0x822 */
    SWITCH_P08MFD0_TYPE m08_mem_frm_data0; /* OFFSET: 0x830 */
    SWITCH_P08MFD1_TYPE m08_mem_frm_data1; /* OFFSET: 0x838 */
    SWITCH_P08MFD2_TYPE m08_mem_frm_data2; /* OFFSET: 0x840 */
    SWITCH_P08MFD3_TYPE m08_mem_frm_data3; /* OFFSET: 0x848 */
    SWITCH_P08MBD0_TYPE m08_mem_btm_data0; /* OFFSET: 0x850 */
    SWITCH_P08MBD1_TYPE m08_mem_btm_data1; /* OFFSET: 0x858 */
    SWITCH_PAGE_08_MEM_BFC_ADDR_TYPE m08_mem_bfc_addr; /* OFFSET: 0x860 */
    SWITCH_PAGE_08_MEM_BFC_DATA_TYPE m08_mem_bfc_data; /* OFFSET: 0x862 */
    SWITCH_RESERVED_TYPE rsvd74[6]; /* OFFSET: 0x86a */
    SWITCH_P08PFDC_TYPE m08_prs_fifo_debug_ctrl; /* OFFSET: 0x870 */
    SWITCH_P08PFDD_TYPE m08_prs_fifo_debug_data; /* OFFSET: 0x871 */
    SWITCH_RESERVED_TYPE rsvd75[7]; /* OFFSET: 0x879 */
    SWITCH_PAGE_08_MIBKILLOVR_TYPE m08_mibkillovr; /* OFFSET: 0x880 */
    SWITCH_RESERVED_TYPE rsvd76[39]; /* OFFSET: 0x881 */
    SWITCH_P08MRS0_TYPE m08_mem_reg_spare0; /* OFFSET: 0x8a8 */
    SWITCH_P08MRS1_TYPE m08_mem_reg_spare1; /* OFFSET: 0x8ac */
    SWITCH_P08MMC_TYPE m08_mem_misc_ctrl; /* OFFSET: 0x8b0 */
    SWITCH_P08MTC0_TYPE m08_mem_test_ctrl0; /* OFFSET: 0x8b4 */
    SWITCH_P08MTC1_TYPE m08_mem_test_ctrl1; /* OFFSET: 0x8b8 */
    SWITCH_P08MTC2_TYPE m08_mem_test_ctrl2; /* OFFSET: 0x8bc */
    SWITCH_P08MTC3_TYPE m08_mem_test_ctrl3; /* OFFSET: 0x8c0 */
    SWITCH_P08MTC4_TYPE m08_mem_test_ctrl4; /* OFFSET: 0x8c4 */
    SWITCH_P08MTC5_TYPE m08_mem_test_ctrl5; /* OFFSET: 0x8c8 */
    SWITCH_P08MTC6_TYPE m08_mem_test_ctrl6; /* OFFSET: 0x8cc */
    SWITCH_P08MTC7_TYPE m08_mem_test_ctrl7; /* OFFSET: 0x8d0 */
    SWITCH_RESERVED_TYPE rsvd77[12]; /* OFFSET: 0x8d4 */
    SWITCH_P08MPVC_TYPE m08_mem_psm_vdd_ctrl; /* OFFSET: 0x8e0 */
    SWITCH_RESERVED_TYPE rsvd78[28]; /* OFFSET: 0x8e4 */
    SWITCH_PAGE_09_PORT0_DEBUG_TYPE m09_port0_debug; /* OFFSET: 0x900 */
    SWITCH_RESERVED_TYPE rsvd79[12]; /* OFFSET: 0x904 */
    SWITCH_PAGE_09_PORT1_DEBUG_TYPE m09_port1_debug; /* OFFSET: 0x910 */
    SWITCH_RESERVED_TYPE rsvd80[12]; /* OFFSET: 0x914 */
    SWITCH_PAGE_09_PORT2_DEBUG_TYPE m09_port2_debug; /* OFFSET: 0x920 */
    SWITCH_RESERVED_TYPE rsvd81[12]; /* OFFSET: 0x924 */
    SWITCH_PAGE_09_PORT3_DEBUG_TYPE m09_port3_debug; /* OFFSET: 0x930 */
    SWITCH_RESERVED_TYPE rsvd82[12]; /* OFFSET: 0x934 */
    SWITCH_PAGE_09_PORT4_DEBUG_TYPE m09_port4_debug; /* OFFSET: 0x940 */
    SWITCH_RESERVED_TYPE rsvd83[12]; /* OFFSET: 0x944 */
    SWITCH_PAGE_09_PORT5_DEBUG_TYPE m09_port5_debug; /* OFFSET: 0x950 */
    SWITCH_RESERVED_TYPE rsvd84[12]; /* OFFSET: 0x954 */
    SWITCH_PAGE_09_PORT6_DEBUG_TYPE m09_port6_debug; /* OFFSET: 0x960 */
    SWITCH_RESERVED_TYPE rsvd85[12]; /* OFFSET: 0x964 */
    SWITCH_PAGE_09_PORT7_DEBUG_TYPE m09_port7_debug; /* OFFSET: 0x970 */
    SWITCH_RESERVED_TYPE rsvd86[12]; /* OFFSET: 0x974 */
    SWITCH_PAGE_09_PORT8_DEBUG_TYPE m09_port8_debug; /* OFFSET: 0x980 */
    SWITCH_RESERVED_TYPE rsvd87[124]; /* OFFSET: 0x984 */
    SWITCH_P0FDC_TYPE m0a_fc_diag_ctrl; /* OFFSET: 0xa00 */
    SWITCH_PAGE_0A_FC_CTRL_MODE_TYPE m0a_fc_ctrl_mode; /* OFFSET: 0xa02 */
    SWITCH_P0FCP_TYPE m0a_fc_ctrl_port; /* OFFSET: 0xa03 */
    SWITCH_P0FOPE_TYPE m0a_fc_oob_pause_en; /* OFFSET: 0xa04 */
    SWITCH_P0FRTCE_TYPE m0a_fc_rsrv_thresh_check_en; /* OFFSET: 0xa06 */
    SWITCH_RESERVED_TYPE rsvd88[9]; /* OFFSET: 0xa07 */
    SWITCH_P0PTM_TYPE m0a_pause_time_max; /* OFFSET: 0xa10 */
    SWITCH_P0PTM1_TYPE m0a_pause_time_min; /* OFFSET: 0xa12 */
    SWITCH_P0PTRT_TYPE m0a_pause_time_reset_thd; /* OFFSET: 0xa14 */
    SWITCH_P0PTUP_TYPE m0a_pause_time_update_period; /* OFFSET: 0xa16 */
    SWITCH_P0PTD_TYPE m0a_pause_time_default; /* OFFSET: 0xa18 */
    SWITCH_P0FMDC_TYPE m0a_fc_mcast_drop_ctrl; /* OFFSET: 0xa1a */
    SWITCH_P0FPDC_TYPE m0a_fc_pause_drop_ctrl; /* OFFSET: 0xa1c */
    SWITCH_P0FTTPO_TYPE m0a_fc_txq_thd_pause_off; /* OFFSET: 0xa1e */
    SWITCH_P0FRR_TYPE m0a_fc_rx_runoff; /* OFFSET: 0xa20 */
    SWITCH_P0FRRT_TYPE m0a_fc_rx_rsv_thd; /* OFFSET: 0xa22 */
    SWITCH_P0FRHT_TYPE m0a_fc_rx_hyst_thd; /* OFFSET: 0xa24 */
    SWITCH_P0FRMP_TYPE m0a_fc_rx_max_ptr; /* OFFSET: 0xa26 */
    SWITCH_P0FSZR_TYPE m0a_fc_spare_zero_reg; /* OFFSET: 0xa28 */
    SWITCH_P0FSOR_TYPE m0a_fc_spare_one_reg; /* OFFSET: 0xa2a */
    SWITCH_RESERVED_TYPE rsvd89[4]; /* OFFSET: 0xa2c */
    SWITCH_P0FMT0_TYPE m0a_fc_mon_txq0; /* OFFSET: 0xa30 */
    SWITCH_P0FMT1_TYPE m0a_fc_mon_txq1; /* OFFSET: 0xa32 */
    SWITCH_P0FMT2_TYPE m0a_fc_mon_txq2; /* OFFSET: 0xa34 */
    SWITCH_P0FMT3_TYPE m0a_fc_mon_txq3; /* OFFSET: 0xa36 */
    SWITCH_P0FMT4_TYPE m0a_fc_mon_txq4; /* OFFSET: 0xa38 */
    SWITCH_P0FMT5_TYPE m0a_fc_mon_txq5; /* OFFSET: 0xa3a */
    SWITCH_P0FMT6_TYPE m0a_fc_mon_txq6; /* OFFSET: 0xa3c */
    SWITCH_P0FMT7_TYPE m0a_fc_mon_txq7; /* OFFSET: 0xa3e */
    SWITCH_P0FPT0_TYPE m0a_fc_peak_txq0; /* OFFSET: 0xa40 */
    SWITCH_P0FPT1_TYPE m0a_fc_peak_txq1; /* OFFSET: 0xa42 */
    SWITCH_P0FPT2_TYPE m0a_fc_peak_txq2; /* OFFSET: 0xa44 */
    SWITCH_P0FPT3_TYPE m0a_fc_peak_txq3; /* OFFSET: 0xa46 */
    SWITCH_P0FPT4_TYPE m0a_fc_peak_txq4; /* OFFSET: 0xa48 */
    SWITCH_P0FPT5_TYPE m0a_fc_peak_txq5; /* OFFSET: 0xa4a */
    SWITCH_P0FPT6_TYPE m0a_fc_peak_txq6; /* OFFSET: 0xa4c */
    SWITCH_P0FPT7_TYPE m0a_fc_peak_txq7; /* OFFSET: 0xa4e */
    SWITCH_P0FPTU_TYPE m0a_fc_peak_total_used; /* OFFSET: 0xa50 */
    SWITCH_P0FTU_TYPE m0a_fc_total_used; /* OFFSET: 0xa52 */
    SWITCH_P0FPRC_TYPE m0a_fc_peak_rx_cnt; /* OFFSET: 0xa54 */
    SWITCH_P0FLP_TYPE m0a_fc_link_portmap; /* OFFSET: 0xa56 */
    SWITCH_P0FGP_TYPE m0a_fc_giga_portmap; /* OFFSET: 0xa58 */
    SWITCH_RESERVED_TYPE rsvd90[6]; /* OFFSET: 0xa5a */
    SWITCH_P0FCPP0_TYPE m0a_fc_cong_portmap_p0; /* OFFSET: 0xa60 */
    SWITCH_P0FCPP1_TYPE m0a_fc_cong_portmap_p1; /* OFFSET: 0xa62 */
    SWITCH_P0FCPP2_TYPE m0a_fc_cong_portmap_p2; /* OFFSET: 0xa64 */
    SWITCH_P0FCPP3_TYPE m0a_fc_cong_portmap_p3; /* OFFSET: 0xa66 */
    SWITCH_P0FCPP4_TYPE m0a_fc_cong_portmap_p4; /* OFFSET: 0xa68 */
    SWITCH_P0FCPP5_TYPE m0a_fc_cong_portmap_p5; /* OFFSET: 0xa6a */
    SWITCH_P0FCPP6_TYPE m0a_fc_cong_portmap_p6; /* OFFSET: 0xa6c */
    SWITCH_P0FCPP7_TYPE m0a_fc_cong_portmap_p7; /* OFFSET: 0xa6e */
    SWITCH_P0FCPP8_TYPE m0a_fc_cong_portmap_p8; /* OFFSET: 0xa70 */
    SWITCH_RESERVED_TYPE rsvd91[6]; /* OFFSET: 0xa72 */
    SWITCH_P0FPH_TYPE m0a_fc_pause_his; /* OFFSET: 0xa78 */
    SWITCH_P0FTQPH_TYPE m0a_fc_tx_quantum_pause_his; /* OFFSET: 0xa7a */
    SWITCH_P0FRPH_TYPE m0a_fc_rx_pause_his; /* OFFSET: 0xa7c */
    SWITCH_P0FREH_TYPE m0a_fc_rxbuf_err_his; /* OFFSET: 0xa7e */
    SWITCH_P0FTCPP0_TYPE m0a_fc_txq_cong_portmap_p0; /* OFFSET: 0xa80 */
    SWITCH_P0FTCPP1_TYPE m0a_fc_txq_cong_portmap_p1; /* OFFSET: 0xa82 */
    SWITCH_P0FTCPP2_TYPE m0a_fc_txq_cong_portmap_p2; /* OFFSET: 0xa84 */
    SWITCH_P0FTCPP3_TYPE m0a_fc_txq_cong_portmap_p3; /* OFFSET: 0xa86 */
    SWITCH_P0FTCPP4_TYPE m0a_fc_txq_cong_portmap_p4; /* OFFSET: 0xa88 */
    SWITCH_P0FTCPP5_TYPE m0a_fc_txq_cong_portmap_p5; /* OFFSET: 0xa8a */
    SWITCH_P0FTCPP6_TYPE m0a_fc_txq_cong_portmap_p6; /* OFFSET: 0xa8c */
    SWITCH_P0FTCPP7_TYPE m0a_fc_txq_cong_portmap_p7; /* OFFSET: 0xa8e */
    SWITCH_P0FTCPP8_TYPE m0a_fc_txq_cong_portmap_p8; /* OFFSET: 0xa90 */
    SWITCH_RESERVED_TYPE rsvd92[8]; /* OFFSET: 0xa92 */
    SWITCH_P0FTCPP01_TYPE m0a_fc_total_cong_portmap_p0; /* OFFSET: 0xa9a */
    SWITCH_P0FTCPP11_TYPE m0a_fc_total_cong_portmap_p1; /* OFFSET: 0xa9c */
    SWITCH_P0FTCPP21_TYPE m0a_fc_total_cong_portmap_p2; /* OFFSET: 0xa9e */
    SWITCH_P0FTCPP31_TYPE m0a_fc_total_cong_portmap_p3; /* OFFSET: 0xaa0 */
    SWITCH_P0FTCPP41_TYPE m0a_fc_total_cong_portmap_p4; /* OFFSET: 0xaa2 */
    SWITCH_P0FTCPP51_TYPE m0a_fc_total_cong_portmap_p5; /* OFFSET: 0xaa4 */
    SWITCH_P0FTCPP61_TYPE m0a_fc_total_cong_portmap_p6; /* OFFSET: 0xaa6 */
    SWITCH_P0FTCPP71_TYPE m0a_fc_total_cong_portmap_p7; /* OFFSET: 0xaa8 */
    SWITCH_P0FTCPP81_TYPE m0a_fc_total_cong_portmap_p8; /* OFFSET: 0xaaa */
    SWITCH_RESERVED_TYPE rsvd93[84]; /* OFFSET: 0xaac */
    SWITCH_P0FLTTRQ0_TYPE m0b_fc_lan_txq_thd_rsv_q0; /* OFFSET: 0xb00 */
    SWITCH_P0FLTTRQ1_TYPE m0b_fc_lan_txq_thd_rsv_q1; /* OFFSET: 0xb02 */
    SWITCH_P0FLTTRQ2_TYPE m0b_fc_lan_txq_thd_rsv_q2; /* OFFSET: 0xb04 */
    SWITCH_P0FLTTRQ3_TYPE m0b_fc_lan_txq_thd_rsv_q3; /* OFFSET: 0xb06 */
    SWITCH_P0FLTTRQ4_TYPE m0b_fc_lan_txq_thd_rsv_q4; /* OFFSET: 0xb08 */
    SWITCH_P0FLTTRQ5_TYPE m0b_fc_lan_txq_thd_rsv_q5; /* OFFSET: 0xb0a */
    SWITCH_P0FLTTRQ6_TYPE m0b_fc_lan_txq_thd_rsv_q6; /* OFFSET: 0xb0c */
    SWITCH_P0FLTTRQ7_TYPE m0b_fc_lan_txq_thd_rsv_q7; /* OFFSET: 0xb0e */
    SWITCH_P0FLTTHQ0_TYPE m0b_fc_lan_txq_thd_hyst_q0; /* OFFSET: 0xb10 */
    SWITCH_P0FLTTHQ1_TYPE m0b_fc_lan_txq_thd_hyst_q1; /* OFFSET: 0xb12 */
    SWITCH_P0FLTTHQ2_TYPE m0b_fc_lan_txq_thd_hyst_q2; /* OFFSET: 0xb14 */
    SWITCH_P0FLTTHQ3_TYPE m0b_fc_lan_txq_thd_hyst_q3; /* OFFSET: 0xb16 */
    SWITCH_P0FLTTHQ4_TYPE m0b_fc_lan_txq_thd_hyst_q4; /* OFFSET: 0xb18 */
    SWITCH_P0FLTTHQ5_TYPE m0b_fc_lan_txq_thd_hyst_q5; /* OFFSET: 0xb1a */
    SWITCH_P0FLTTHQ6_TYPE m0b_fc_lan_txq_thd_hyst_q6; /* OFFSET: 0xb1c */
    SWITCH_P0FLTTHQ7_TYPE m0b_fc_lan_txq_thd_hyst_q7; /* OFFSET: 0xb1e */
    SWITCH_P0FLTTPQ0_TYPE m0b_fc_lan_txq_thd_pause_q0; /* OFFSET: 0xb20 */
    SWITCH_P0FLTTPQ1_TYPE m0b_fc_lan_txq_thd_pause_q1; /* OFFSET: 0xb22 */
    SWITCH_P0FLTTPQ2_TYPE m0b_fc_lan_txq_thd_pause_q2; /* OFFSET: 0xb24 */
    SWITCH_P0FLTTPQ3_TYPE m0b_fc_lan_txq_thd_pause_q3; /* OFFSET: 0xb26 */
    SWITCH_P0FLTTPQ4_TYPE m0b_fc_lan_txq_thd_pause_q4; /* OFFSET: 0xb28 */
    SWITCH_P0FLTTPQ5_TYPE m0b_fc_lan_txq_thd_pause_q5; /* OFFSET: 0xb2a */
    SWITCH_P0FLTTPQ6_TYPE m0b_fc_lan_txq_thd_pause_q6; /* OFFSET: 0xb2c */
    SWITCH_P0FLTTPQ7_TYPE m0b_fc_lan_txq_thd_pause_q7; /* OFFSET: 0xb2e */
    SWITCH_P0FLTTDQ0_TYPE m0b_fc_lan_txq_thd_drop_q0; /* OFFSET: 0xb30 */
    SWITCH_P0FLTTDQ1_TYPE m0b_fc_lan_txq_thd_drop_q1; /* OFFSET: 0xb32 */
    SWITCH_P0FLTTDQ2_TYPE m0b_fc_lan_txq_thd_drop_q2; /* OFFSET: 0xb34 */
    SWITCH_P0FLTTDQ3_TYPE m0b_fc_lan_txq_thd_drop_q3; /* OFFSET: 0xb36 */
    SWITCH_P0FLTTDQ4_TYPE m0b_fc_lan_txq_thd_drop_q4; /* OFFSET: 0xb38 */
    SWITCH_P0FLTTDQ5_TYPE m0b_fc_lan_txq_thd_drop_q5; /* OFFSET: 0xb3a */
    SWITCH_P0FLTTDQ6_TYPE m0b_fc_lan_txq_thd_drop_q6; /* OFFSET: 0xb3c */
    SWITCH_P0FLTTDQ7_TYPE m0b_fc_lan_txq_thd_drop_q7; /* OFFSET: 0xb3e */
    SWITCH_P0FLTTHQ01_TYPE m0b_fc_lan_total_thd_hyst_q0; /* OFFSET: 0xb40 */
    SWITCH_P0FLTTHQ11_TYPE m0b_fc_lan_total_thd_hyst_q1; /* OFFSET: 0xb42 */
    SWITCH_P0FLTTHQ21_TYPE m0b_fc_lan_total_thd_hyst_q2; /* OFFSET: 0xb44 */
    SWITCH_P0FLTTHQ31_TYPE m0b_fc_lan_total_thd_hyst_q3; /* OFFSET: 0xb46 */
    SWITCH_P0FLTTHQ41_TYPE m0b_fc_lan_total_thd_hyst_q4; /* OFFSET: 0xb48 */
    SWITCH_P0FLTTHQ51_TYPE m0b_fc_lan_total_thd_hyst_q5; /* OFFSET: 0xb4a */
    SWITCH_P0FLTTHQ61_TYPE m0b_fc_lan_total_thd_hyst_q6; /* OFFSET: 0xb4c */
    SWITCH_P0FLTTHQ71_TYPE m0b_fc_lan_total_thd_hyst_q7; /* OFFSET: 0xb4e */
    SWITCH_P0FLTTPQ01_TYPE m0b_fc_lan_total_thd_pause_q0; /* OFFSET: 0xb50 */
    SWITCH_P0FLTTPQ11_TYPE m0b_fc_lan_total_thd_pause_q1; /* OFFSET: 0xb52 */
    SWITCH_P0FLTTPQ21_TYPE m0b_fc_lan_total_thd_pause_q2; /* OFFSET: 0xb54 */
    SWITCH_P0FLTTPQ31_TYPE m0b_fc_lan_total_thd_pause_q3; /* OFFSET: 0xb56 */
    SWITCH_P0FLTTPQ41_TYPE m0b_fc_lan_total_thd_pause_q4; /* OFFSET: 0xb58 */
    SWITCH_P0FLTTPQ51_TYPE m0b_fc_lan_total_thd_pause_q5; /* OFFSET: 0xb5a */
    SWITCH_P0FLTTPQ61_TYPE m0b_fc_lan_total_thd_pause_q6; /* OFFSET: 0xb5c */
    SWITCH_P0FLTTPQ71_TYPE m0b_fc_lan_total_thd_pause_q7; /* OFFSET: 0xb5e */
    SWITCH_P0FLTTDQ01_TYPE m0b_fc_lan_total_thd_drop_q0; /* OFFSET: 0xb60 */
    SWITCH_P0FLTTDQ11_TYPE m0b_fc_lan_total_thd_drop_q1; /* OFFSET: 0xb62 */
    SWITCH_P0FLTTDQ21_TYPE m0b_fc_lan_total_thd_drop_q2; /* OFFSET: 0xb64 */
    SWITCH_P0FLTTDQ31_TYPE m0b_fc_lan_total_thd_drop_q3; /* OFFSET: 0xb66 */
    SWITCH_P0FLTTDQ41_TYPE m0b_fc_lan_total_thd_drop_q4; /* OFFSET: 0xb68 */
    SWITCH_P0FLTTDQ51_TYPE m0b_fc_lan_total_thd_drop_q5; /* OFFSET: 0xb6a */
    SWITCH_P0FLTTDQ61_TYPE m0b_fc_lan_total_thd_drop_q6; /* OFFSET: 0xb6c */
    SWITCH_P0FLTTDQ71_TYPE m0b_fc_lan_total_thd_drop_q7; /* OFFSET: 0xb6e */
    SWITCH_RESERVED_TYPE rsvd94[144]; /* OFFSET: 0xb70 */
    SWITCH_PAGE_0C_P0_DEBUG_MUX_TYPE m0c_p0_debug_mux; /* OFFSET: 0xc00 */
    SWITCH_PAGE_0C_P1_DEBUG_MUX_TYPE m0c_p1_debug_mux; /* OFFSET: 0xc04 */
    SWITCH_PAGE_0C_P2_DEBUG_MUX_TYPE m0c_p2_debug_mux; /* OFFSET: 0xc08 */
    SWITCH_PAGE_0C_P3_DEBUG_MUX_TYPE m0c_p3_debug_mux; /* OFFSET: 0xc0c */
    SWITCH_PAGE_0C_P4_DEBUG_MUX_TYPE m0c_p4_debug_mux; /* OFFSET: 0xc10 */
    SWITCH_PAGE_0C_P5_DEBUG_MUX_TYPE m0c_p5_debug_mux; /* OFFSET: 0xc14 */
    SWITCH_PAGE_0C_P6_DEBUG_MUX_TYPE m0c_p6_debug_mux; /* OFFSET: 0xc18 */
    SWITCH_PAGE_0C_P7_DEBUG_MUX_TYPE m0c_p7_debug_mux; /* OFFSET: 0xc1c */
    SWITCH_P0IDM_TYPE m0c_imp_debug_mux; /* OFFSET: 0xc20 */
    SWITCH_P0CDB0_TYPE m0c_cfp_debug_bus_0; /* OFFSET: 0xc24 */
    SWITCH_P0CDB1_TYPE m0c_cfp_debug_bus_1; /* OFFSET: 0xc28 */
    SWITCH_PAGE_0C_WRED_DEBUG_0_TYPE m0c_wred_debug_0; /* OFFSET: 0xc2c */
    SWITCH_PAGE_0C_WRED_DEBUG_1_TYPE m0c_wred_debug_1; /* OFFSET: 0xc30 */
    SWITCH_P0TMD0_TYPE m0c_top_misc_debug_0; /* OFFSET: 0xc34 */
    SWITCH_P0TMD1_TYPE m0c_top_misc_debug_1; /* OFFSET: 0xc38 */
    SWITCH_P0DB_TYPE m0c_diagreg_bufcon; /* OFFSET: 0xc3c */
    SWITCH_P0TP1588_TYPE m0c_testbus_p1588; /* OFFSET: 0xc40 */
    SWITCH_P0FDB_TYPE m0c_flowcon_debug_bus; /* OFFSET: 0xc44 */
    SWITCH_P0PDB0_TYPE m0c_psfp_debug_bus0; /* OFFSET: 0xc48 */
    SWITCH_P0PDB1_TYPE m0c_psfp_debug_bus1; /* OFFSET: 0xc4c */
    SWITCH_P0PDB2_TYPE m0c_psfp_debug_bus2; /* OFFSET: 0xc50 */
    SWITCH_P0PDB3_TYPE m0c_psfp_debug_bus3; /* OFFSET: 0xc54 */
    SWITCH_P0PDB4_TYPE m0c_psfp_debug_bus4; /* OFFSET: 0xc58 */
    SWITCH_P0PDB5_TYPE m0c_psfp_debug_bus5; /* OFFSET: 0xc5c */
    SWITCH_P0PDB6_TYPE m0c_psfp_debug_bus6; /* OFFSET: 0xc60 */
    SWITCH_P0PDB7_TYPE m0c_psfp_debug_bus7; /* OFFSET: 0xc64 */
    SWITCH_P0PDB8_TYPE m0c_psfp_debug_bus8; /* OFFSET: 0xc68 */
    SWITCH_P0PDB9_TYPE m0c_psfp_debug_bus9; /* OFFSET: 0xc6c */
    SWITCH_RESERVED_TYPE rsvd95[144]; /* OFFSET: 0xc70 */
    SWITCH_P0FI0TTRQ0_TYPE m0d_fc_imp0_txq_thd_rsv_q0; /* OFFSET: 0xd00 */
    SWITCH_P0FI0TTRQ1_TYPE m0d_fc_imp0_txq_thd_rsv_q1; /* OFFSET: 0xd02 */
    SWITCH_P0FI0TTRQ2_TYPE m0d_fc_imp0_txq_thd_rsv_q2; /* OFFSET: 0xd04 */
    SWITCH_P0FI0TTRQ3_TYPE m0d_fc_imp0_txq_thd_rsv_q3; /* OFFSET: 0xd06 */
    SWITCH_P0FI0TTRQ4_TYPE m0d_fc_imp0_txq_thd_rsv_q4; /* OFFSET: 0xd08 */
    SWITCH_P0FI0TTRQ5_TYPE m0d_fc_imp0_txq_thd_rsv_q5; /* OFFSET: 0xd0a */
    SWITCH_P0FI0TTRQ6_TYPE m0d_fc_imp0_txq_thd_rsv_q6; /* OFFSET: 0xd0c */
    SWITCH_P0FI0TTRQ7_TYPE m0d_fc_imp0_txq_thd_rsv_q7; /* OFFSET: 0xd0e */
    SWITCH_P0FI0TTHQ0_TYPE m0d_fc_imp0_txq_thd_hyst_q0; /* OFFSET: 0xd10 */
    SWITCH_P0FI0TTHQ1_TYPE m0d_fc_imp0_txq_thd_hyst_q1; /* OFFSET: 0xd12 */
    SWITCH_P0FI0TTHQ2_TYPE m0d_fc_imp0_txq_thd_hyst_q2; /* OFFSET: 0xd14 */
    SWITCH_P0FI0TTHQ3_TYPE m0d_fc_imp0_txq_thd_hyst_q3; /* OFFSET: 0xd16 */
    SWITCH_P0FI0TTHQ4_TYPE m0d_fc_imp0_txq_thd_hyst_q4; /* OFFSET: 0xd18 */
    SWITCH_P0FI0TTHQ5_TYPE m0d_fc_imp0_txq_thd_hyst_q5; /* OFFSET: 0xd1a */
    SWITCH_P0FI0TTHQ6_TYPE m0d_fc_imp0_txq_thd_hyst_q6; /* OFFSET: 0xd1c */
    SWITCH_P0FI0TTHQ7_TYPE m0d_fc_imp0_txq_thd_hyst_q7; /* OFFSET: 0xd1e */
    SWITCH_P0FI0TTPQ0_TYPE m0d_fc_imp0_txq_thd_pause_q0; /* OFFSET: 0xd20 */
    SWITCH_P0FI0TTPQ1_TYPE m0d_fc_imp0_txq_thd_pause_q1; /* OFFSET: 0xd22 */
    SWITCH_P0FI0TTPQ2_TYPE m0d_fc_imp0_txq_thd_pause_q2; /* OFFSET: 0xd24 */
    SWITCH_P0FI0TTPQ3_TYPE m0d_fc_imp0_txq_thd_pause_q3; /* OFFSET: 0xd26 */
    SWITCH_P0FI0TTPQ4_TYPE m0d_fc_imp0_txq_thd_pause_q4; /* OFFSET: 0xd28 */
    SWITCH_P0FI0TTPQ5_TYPE m0d_fc_imp0_txq_thd_pause_q5; /* OFFSET: 0xd2a */
    SWITCH_P0FI0TTPQ6_TYPE m0d_fc_imp0_txq_thd_pause_q6; /* OFFSET: 0xd2c */
    SWITCH_P0FI0TTPQ7_TYPE m0d_fc_imp0_txq_thd_pause_q7; /* OFFSET: 0xd2e */
    SWITCH_P0FI0TTDQ0_TYPE m0d_fc_imp0_txq_thd_drop_q0; /* OFFSET: 0xd30 */
    SWITCH_P0FI0TTDQ1_TYPE m0d_fc_imp0_txq_thd_drop_q1; /* OFFSET: 0xd32 */
    SWITCH_P0FI0TTDQ2_TYPE m0d_fc_imp0_txq_thd_drop_q2; /* OFFSET: 0xd34 */
    SWITCH_P0FI0TTDQ3_TYPE m0d_fc_imp0_txq_thd_drop_q3; /* OFFSET: 0xd36 */
    SWITCH_P0FI0TTDQ4_TYPE m0d_fc_imp0_txq_thd_drop_q4; /* OFFSET: 0xd38 */
    SWITCH_P0FI0TTDQ5_TYPE m0d_fc_imp0_txq_thd_drop_q5; /* OFFSET: 0xd3a */
    SWITCH_P0FI0TTDQ6_TYPE m0d_fc_imp0_txq_thd_drop_q6; /* OFFSET: 0xd3c */
    SWITCH_P0FI0TTDQ7_TYPE m0d_fc_imp0_txq_thd_drop_q7; /* OFFSET: 0xd3e */
    SWITCH_P0FI0TTHQ01_TYPE m0d_fc_imp0_total_thd_hyst_q0; /* OFFSET: 0xd40 */
    SWITCH_P0FI0TTHQ11_TYPE m0d_fc_imp0_total_thd_hyst_q1; /* OFFSET: 0xd42 */
    SWITCH_P0FI0TTHQ21_TYPE m0d_fc_imp0_total_thd_hyst_q2; /* OFFSET: 0xd44 */
    SWITCH_P0FI0TTHQ31_TYPE m0d_fc_imp0_total_thd_hyst_q3; /* OFFSET: 0xd46 */
    SWITCH_P0FI0TTHQ41_TYPE m0d_fc_imp0_total_thd_hyst_q4; /* OFFSET: 0xd48 */
    SWITCH_P0FI0TTHQ51_TYPE m0d_fc_imp0_total_thd_hyst_q5; /* OFFSET: 0xd4a */
    SWITCH_P0FI0TTHQ61_TYPE m0d_fc_imp0_total_thd_hyst_q6; /* OFFSET: 0xd4c */
    SWITCH_P0FI0TTHQ71_TYPE m0d_fc_imp0_total_thd_hyst_q7; /* OFFSET: 0xd4e */
    SWITCH_P0FI0TTPQ01_TYPE m0d_fc_imp0_total_thd_pause_q0; /* OFFSET: 0xd50 */
    SWITCH_P0FI0TTPQ11_TYPE m0d_fc_imp0_total_thd_pause_q1; /* OFFSET: 0xd52 */
    SWITCH_P0FI0TTPQ21_TYPE m0d_fc_imp0_total_thd_pause_q2; /* OFFSET: 0xd54 */
    SWITCH_P0FI0TTPQ31_TYPE m0d_fc_imp0_total_thd_pause_q3; /* OFFSET: 0xd56 */
    SWITCH_P0FI0TTPQ41_TYPE m0d_fc_imp0_total_thd_pause_q4; /* OFFSET: 0xd58 */
    SWITCH_P0FI0TTPQ51_TYPE m0d_fc_imp0_total_thd_pause_q5; /* OFFSET: 0xd5a */
    SWITCH_P0FI0TTPQ61_TYPE m0d_fc_imp0_total_thd_pause_q6; /* OFFSET: 0xd5c */
    SWITCH_P0FI0TTPQ71_TYPE m0d_fc_imp0_total_thd_pause_q7; /* OFFSET: 0xd5e */
    SWITCH_P0FI0TTDQ01_TYPE m0d_fc_imp0_total_thd_drop_q0; /* OFFSET: 0xd60 */
    SWITCH_P0FI0TTDQ11_TYPE m0d_fc_imp0_total_thd_drop_q1; /* OFFSET: 0xd62 */
    SWITCH_P0FI0TTDQ21_TYPE m0d_fc_imp0_total_thd_drop_q2; /* OFFSET: 0xd64 */
    SWITCH_P0FI0TTDQ31_TYPE m0d_fc_imp0_total_thd_drop_q3; /* OFFSET: 0xd66 */
    SWITCH_P0FI0TTDQ41_TYPE m0d_fc_imp0_total_thd_drop_q4; /* OFFSET: 0xd68 */
    SWITCH_P0FI0TTDQ51_TYPE m0d_fc_imp0_total_thd_drop_q5; /* OFFSET: 0xd6a */
    SWITCH_P0FI0TTDQ61_TYPE m0d_fc_imp0_total_thd_drop_q6; /* OFFSET: 0xd6c */
    SWITCH_P0FI0TTDQ71_TYPE m0d_fc_imp0_total_thd_drop_q7; /* OFFSET: 0xd6e */
    SWITCH_P0FI0RS0_TYPE m0d_fc_imp0_reg_spare0; /* OFFSET: 0xd70 */
    SWITCH_P0FI0RS1_TYPE m0d_fc_imp0_reg_spare1; /* OFFSET: 0xd72 */
    SWITCH_RESERVED_TYPE rsvd96[140]; /* OFFSET: 0xd74 */
    SWITCH_P0FWI1TTRQ0_TYPE m0e_fc_wan_imp1_txq_thd_rsv_q0; /* OFFSET: 0xe00 */
    SWITCH_P0FWI1TTRQ1_TYPE m0e_fc_wan_imp1_txq_thd_rsv_q1; /* OFFSET: 0xe02 */
    SWITCH_P0FWI1TTRQ2_TYPE m0e_fc_wan_imp1_txq_thd_rsv_q2; /* OFFSET: 0xe04 */
    SWITCH_P0FWI1TTRQ3_TYPE m0e_fc_wan_imp1_txq_thd_rsv_q3; /* OFFSET: 0xe06 */
    SWITCH_P0FWI1TTRQ4_TYPE m0e_fc_wan_imp1_txq_thd_rsv_q4; /* OFFSET: 0xe08 */
    SWITCH_P0FWI1TTRQ5_TYPE m0e_fc_wan_imp1_txq_thd_rsv_q5; /* OFFSET: 0xe0a */
    SWITCH_P0FWI1TTRQ6_TYPE m0e_fc_wan_imp1_txq_thd_rsv_q6; /* OFFSET: 0xe0c */
    SWITCH_P0FWI1TTRQ7_TYPE m0e_fc_wan_imp1_txq_thd_rsv_q7; /* OFFSET: 0xe0e */
    SWITCH_P0FWI1TTHQ0_TYPE m0e_fc_wan_imp1_txq_thd_hyst_q0; /* OFFSET: 0xe10 */
    SWITCH_P0FWI1TTHQ1_TYPE m0e_fc_wan_imp1_txq_thd_hyst_q1; /* OFFSET: 0xe12 */
    SWITCH_P0FWI1TTHQ2_TYPE m0e_fc_wan_imp1_txq_thd_hyst_q2; /* OFFSET: 0xe14 */
    SWITCH_P0FWI1TTHQ3_TYPE m0e_fc_wan_imp1_txq_thd_hyst_q3; /* OFFSET: 0xe16 */
    SWITCH_P0FWI1TTHQ4_TYPE m0e_fc_wan_imp1_txq_thd_hyst_q4; /* OFFSET: 0xe18 */
    SWITCH_P0FWI1TTHQ5_TYPE m0e_fc_wan_imp1_txq_thd_hyst_q5; /* OFFSET: 0xe1a */
    SWITCH_P0FWI1TTHQ6_TYPE m0e_fc_wan_imp1_txq_thd_hyst_q6; /* OFFSET: 0xe1c */
    SWITCH_P0FWI1TTHQ7_TYPE m0e_fc_wan_imp1_txq_thd_hyst_q7; /* OFFSET: 0xe1e */
    SWITCH_P0FWI1TTPQ0_TYPE m0e_fc_wan_imp1_txq_thd_pause_q0; /* OFFSET: 0xe20 */
    SWITCH_P0FWI1TTPQ1_TYPE m0e_fc_wan_imp1_txq_thd_pause_q1; /* OFFSET: 0xe22 */
    SWITCH_P0FWI1TTPQ2_TYPE m0e_fc_wan_imp1_txq_thd_pause_q2; /* OFFSET: 0xe24 */
    SWITCH_P0FWI1TTPQ3_TYPE m0e_fc_wan_imp1_txq_thd_pause_q3; /* OFFSET: 0xe26 */
    SWITCH_P0FWI1TTPQ4_TYPE m0e_fc_wan_imp1_txq_thd_pause_q4; /* OFFSET: 0xe28 */
    SWITCH_P0FWI1TTPQ5_TYPE m0e_fc_wan_imp1_txq_thd_pause_q5; /* OFFSET: 0xe2a */
    SWITCH_P0FWI1TTPQ6_TYPE m0e_fc_wan_imp1_txq_thd_pause_q6; /* OFFSET: 0xe2c */
    SWITCH_P0FWI1TTPQ7_TYPE m0e_fc_wan_imp1_txq_thd_pause_q7; /* OFFSET: 0xe2e */
    SWITCH_P0FWI1TTDQ0_TYPE m0e_fc_wan_imp1_txq_thd_drop_q0; /* OFFSET: 0xe30 */
    SWITCH_P0FWI1TTDQ1_TYPE m0e_fc_wan_imp1_txq_thd_drop_q1; /* OFFSET: 0xe32 */
    SWITCH_P0FWI1TTDQ2_TYPE m0e_fc_wan_imp1_txq_thd_drop_q2; /* OFFSET: 0xe34 */
    SWITCH_P0FWI1TTDQ3_TYPE m0e_fc_wan_imp1_txq_thd_drop_q3; /* OFFSET: 0xe36 */
    SWITCH_P0FWI1TTDQ4_TYPE m0e_fc_wan_imp1_txq_thd_drop_q4; /* OFFSET: 0xe38 */
    SWITCH_P0FWI1TTDQ5_TYPE m0e_fc_wan_imp1_txq_thd_drop_q5; /* OFFSET: 0xe3a */
    SWITCH_P0FWI1TTDQ6_TYPE m0e_fc_wan_imp1_txq_thd_drop_q6; /* OFFSET: 0xe3c */
    SWITCH_P0FWI1TTDQ7_TYPE m0e_fc_wan_imp1_txq_thd_drop_q7; /* OFFSET: 0xe3e */
    SWITCH_P0FWI1TTHQ01_TYPE m0e_fc_wan_imp1_total_thd_hyst_q0; /* OFFSET: 0xe40 */
    SWITCH_P0FWI1TTHQ11_TYPE m0e_fc_wan_imp1_total_thd_hyst_q1; /* OFFSET: 0xe42 */
    SWITCH_P0FWI1TTHQ21_TYPE m0e_fc_wan_imp1_total_thd_hyst_q2; /* OFFSET: 0xe44 */
    SWITCH_P0FWI1TTHQ31_TYPE m0e_fc_wan_imp1_total_thd_hyst_q3; /* OFFSET: 0xe46 */
    SWITCH_P0FWI1TTHQ41_TYPE m0e_fc_wan_imp1_total_thd_hyst_q4; /* OFFSET: 0xe48 */
    SWITCH_P0FWI1TTHQ51_TYPE m0e_fc_wan_imp1_total_thd_hyst_q5; /* OFFSET: 0xe4a */
    SWITCH_P0FWI1TTHQ61_TYPE m0e_fc_wan_imp1_total_thd_hyst_q6; /* OFFSET: 0xe4c */
    SWITCH_P0FWI1TTHQ71_TYPE m0e_fc_wan_imp1_total_thd_hyst_q7; /* OFFSET: 0xe4e */
    SWITCH_P0FWI1TTPQ01_TYPE m0e_fc_wan_imp1_total_thd_pause_q0; /* OFFSET: 0xe50 */
    SWITCH_P0FWI1TTPQ11_TYPE m0e_fc_wan_imp1_total_thd_pause_q1; /* OFFSET: 0xe52 */
    SWITCH_P0FWI1TTPQ21_TYPE m0e_fc_wan_imp1_total_thd_pause_q2; /* OFFSET: 0xe54 */
    SWITCH_P0FWI1TTPQ31_TYPE m0e_fc_wan_imp1_total_thd_pause_q3; /* OFFSET: 0xe56 */
    SWITCH_P0FWI1TTPQ41_TYPE m0e_fc_wan_imp1_total_thd_pause_q4; /* OFFSET: 0xe58 */
    SWITCH_P0FWI1TTPQ51_TYPE m0e_fc_wan_imp1_total_thd_pause_q5; /* OFFSET: 0xe5a */
    SWITCH_P0FWI1TTPQ61_TYPE m0e_fc_wan_imp1_total_thd_pause_q6; /* OFFSET: 0xe5c */
    SWITCH_P0FWI1TTPQ71_TYPE m0e_fc_wan_imp1_total_thd_pause_q7; /* OFFSET: 0xe5e */
    SWITCH_P0FWI1TTDQ01_TYPE m0e_fc_wan_imp1_total_thd_drop_q0; /* OFFSET: 0xe60 */
    SWITCH_P0FWI1TTDQ11_TYPE m0e_fc_wan_imp1_total_thd_drop_q1; /* OFFSET: 0xe62 */
    SWITCH_P0FWI1TTDQ21_TYPE m0e_fc_wan_imp1_total_thd_drop_q2; /* OFFSET: 0xe64 */
    SWITCH_P0FWI1TTDQ31_TYPE m0e_fc_wan_imp1_total_thd_drop_q3; /* OFFSET: 0xe66 */
    SWITCH_P0FWI1TTDQ41_TYPE m0e_fc_wan_imp1_total_thd_drop_q4; /* OFFSET: 0xe68 */
    SWITCH_P0FWI1TTDQ51_TYPE m0e_fc_wan_imp1_total_thd_drop_q5; /* OFFSET: 0xe6a */
    SWITCH_P0FWI1TTDQ61_TYPE m0e_fc_wan_imp1_total_thd_drop_q6; /* OFFSET: 0xe6c */
    SWITCH_P0FWI1TTDQ71_TYPE m0e_fc_wan_imp1_total_thd_drop_q7; /* OFFSET: 0xe6e */
    SWITCH_P0FWI1RS0_TYPE m0e_fc_wan_imp1_reg_spare0; /* OFFSET: 0xe70 */
    SWITCH_P0FWI1RS1_TYPE m0e_fc_wan_imp1_reg_spare1; /* OFFSET: 0xe72 */
    SWITCH_RESERVED_TYPE rsvd97[140]; /* OFFSET: 0xe74 */
    SWITCH_P0TMC_TYPE m0f_temp_mon_ctl; /* OFFSET: 0xf00 */
    SWITCH_RESERVED_TYPE rsvd98; /* OFFSET: 0xf01 */
    SWITCH_P0TMR_TYPE m0f_temp_mon_resu; /* OFFSET: 0xf02 */
    SWITCH_P0PTMR_TYPE m0f_peak_temp_mon_resu; /* OFFSET: 0xf04 */
    SWITCH_P0TMC1_TYPE m0f_temp_mon_cal; /* OFFSET: 0xf06 */
    SWITCH_P0TMSC_TYPE m0f_temp_mon_spec_ctl; /* OFFSET: 0xf08 */
    SWITCH_RESERVED_TYPE rsvd99[247]; /* OFFSET: 0xf09 */
    SWITCH_PAGE_10_G_MIICTL_TYPE m10_g_miictl; /* OFFSET: 0x1000 */
    SWITCH_PAGE_10_G_MIISTS_TYPE m10_g_miists; /* OFFSET: 0x1002 */
    SWITCH_PAGE_10_G_PHYIDH_TYPE m10_g_phyidh; /* OFFSET: 0x1004 */
    SWITCH_PAGE_10_G_PHYIDL_TYPE m10_g_phyidl; /* OFFSET: 0x1006 */
    SWITCH_PAGE_10_G_ANADV_TYPE m10_g_anadv; /* OFFSET: 0x1008 */
    SWITCH_PAGE_10_G_ANLPA_TYPE m10_g_anlpa; /* OFFSET: 0x100a */
    SWITCH_PAGE_10_G_ANEXP_TYPE m10_g_anexp; /* OFFSET: 0x100c */
    SWITCH_PAGE_10_G_ANNXP_TYPE m10_g_annxp; /* OFFSET: 0x100e */
    SWITCH_PAGE_10_G_LPNXP_TYPE m10_g_lpnxp; /* OFFSET: 0x1010 */
    SWITCH_P10GB1000C_TYPE m10_g_b1000t_ctl; /* OFFSET: 0x1012 */
    SWITCH_P10GB1000S_TYPE m10_g_b1000t_sts; /* OFFSET: 0x1014 */
    SWITCH_RESERVED_TYPE rsvd100[8]; /* OFFSET: 0x1016 */
    SWITCH_PAGE_10_G_EXT_STS_TYPE m10_g_ext_sts; /* OFFSET: 0x101e */
    SWITCH_P10GPEC_TYPE m10_g_phy_ext_ctl; /* OFFSET: 0x1020 */
    SWITCH_P10GPES_TYPE m10_g_phy_ext_sts; /* OFFSET: 0x1022 */
    SWITCH_P10GREC_TYPE m10_g_rec_err_cnt; /* OFFSET: 0x1024 */
    SWITCH_P10GFCC_TYPE m10_g_false_carr_cnt; /* OFFSET: 0x1026 */
    SWITCH_P10GRNC_TYPE m10_g_rec_notok_cnt; /* OFFSET: 0x1028 */
    SWITCH_P10GDC_TYPE m10_g_dsp_coefficient; /* OFFSET: 0x102a */
    SWITCH_RESERVED_TYPE rsvd101[2]; /* OFFSET: 0x102c */
    SWITCH_P10GDCA_TYPE m10_g_dsp_coefficient_addr; /* OFFSET: 0x102e */
    SWITCH_PAGE_10_G_AUX_CTL_TYPE m10_g_aux_ctl; /* OFFSET: 0x1030 */
    SWITCH_PAGE_10_G_AUX_STS_TYPE m10_g_aux_sts; /* OFFSET: 0x1032 */
    SWITCH_P10GIS_TYPE m10_g_interrupt_sts; /* OFFSET: 0x1034 */
    SWITCH_P10GIM_TYPE m10_g_interrupt_msk; /* OFFSET: 0x1036 */
    SWITCH_P10GMS_TYPE m10_g_misc_shadow; /* OFFSET: 0x1038 */
    SWITCH_P10GMSS_TYPE m10_g_master_slave_seed; /* OFFSET: 0x103a */
    SWITCH_PAGE_10_G_TEST1_TYPE m10_g_test1; /* OFFSET: 0x103c */
    SWITCH_PAGE_10_G_TEST2_TYPE m10_g_test2; /* OFFSET: 0x103e */
    SWITCH_RESERVED_TYPE rsvd102[192]; /* OFFSET: 0x1040 */
    SWITCH_PAGE_11_G_MIICTL_TYPE m11_g_miictl; /* OFFSET: 0x1100 */
    SWITCH_PAGE_11_G_MIISTS_TYPE m11_g_miists; /* OFFSET: 0x1102 */
    SWITCH_PAGE_11_G_PHYIDH_TYPE m11_g_phyidh; /* OFFSET: 0x1104 */
    SWITCH_PAGE_11_G_PHYIDL_TYPE m11_g_phyidl; /* OFFSET: 0x1106 */
    SWITCH_PAGE_11_G_ANADV_TYPE m11_g_anadv; /* OFFSET: 0x1108 */
    SWITCH_PAGE_11_G_ANLPA_TYPE m11_g_anlpa; /* OFFSET: 0x110a */
    SWITCH_PAGE_11_G_ANEXP_TYPE m11_g_anexp; /* OFFSET: 0x110c */
    SWITCH_PAGE_11_G_ANNXP_TYPE m11_g_annxp; /* OFFSET: 0x110e */
    SWITCH_PAGE_11_G_LPNXP_TYPE m11_g_lpnxp; /* OFFSET: 0x1110 */
    SWITCH_P11GB1000C_TYPE m11_g_b1000t_ctl; /* OFFSET: 0x1112 */
    SWITCH_P11GB1000S_TYPE m11_g_b1000t_sts; /* OFFSET: 0x1114 */
    SWITCH_RESERVED_TYPE rsvd103[8]; /* OFFSET: 0x1116 */
    SWITCH_PAGE_11_G_EXT_STS_TYPE m11_g_ext_sts; /* OFFSET: 0x111e */
    SWITCH_P11GPEC_TYPE m11_g_phy_ext_ctl; /* OFFSET: 0x1120 */
    SWITCH_P11GPES_TYPE m11_g_phy_ext_sts; /* OFFSET: 0x1122 */
    SWITCH_P11GREC_TYPE m11_g_rec_err_cnt; /* OFFSET: 0x1124 */
    SWITCH_P11GFCC_TYPE m11_g_false_carr_cnt; /* OFFSET: 0x1126 */
    SWITCH_P11GRNC_TYPE m11_g_rec_notok_cnt; /* OFFSET: 0x1128 */
    SWITCH_P11GDC_TYPE m11_g_dsp_coefficient; /* OFFSET: 0x112a */
    SWITCH_RESERVED_TYPE rsvd104[2]; /* OFFSET: 0x112c */
    SWITCH_P11GDCA_TYPE m11_g_dsp_coefficient_addr; /* OFFSET: 0x112e */
    SWITCH_PAGE_11_G_AUX_CTL_TYPE m11_g_aux_ctl; /* OFFSET: 0x1130 */
    SWITCH_PAGE_11_G_AUX_STS_TYPE m11_g_aux_sts; /* OFFSET: 0x1132 */
    SWITCH_P11GIS_TYPE m11_g_interrupt_sts; /* OFFSET: 0x1134 */
    SWITCH_P11GIM_TYPE m11_g_interrupt_msk; /* OFFSET: 0x1136 */
    SWITCH_P11GMS_TYPE m11_g_misc_shadow; /* OFFSET: 0x1138 */
    SWITCH_P11GMSS_TYPE m11_g_master_slave_seed; /* OFFSET: 0x113a */
    SWITCH_PAGE_11_G_TEST1_TYPE m11_g_test1; /* OFFSET: 0x113c */
    SWITCH_PAGE_11_G_TEST2_TYPE m11_g_test2; /* OFFSET: 0x113e */
    SWITCH_RESERVED_TYPE rsvd105[192]; /* OFFSET: 0x1140 */
    SWITCH_PAGE_12_G_MIICTL_TYPE m12_g_miictl; /* OFFSET: 0x1200 */
    SWITCH_PAGE_12_G_MIISTS_TYPE m12_g_miists; /* OFFSET: 0x1202 */
    SWITCH_PAGE_12_G_PHYIDH_TYPE m12_g_phyidh; /* OFFSET: 0x1204 */
    SWITCH_PAGE_12_G_PHYIDL_TYPE m12_g_phyidl; /* OFFSET: 0x1206 */
    SWITCH_PAGE_12_G_ANADV_TYPE m12_g_anadv; /* OFFSET: 0x1208 */
    SWITCH_PAGE_12_G_ANLPA_TYPE m12_g_anlpa; /* OFFSET: 0x120a */
    SWITCH_PAGE_12_G_ANEXP_TYPE m12_g_anexp; /* OFFSET: 0x120c */
    SWITCH_PAGE_12_G_ANNXP_TYPE m12_g_annxp; /* OFFSET: 0x120e */
    SWITCH_PAGE_12_G_LPNXP_TYPE m12_g_lpnxp; /* OFFSET: 0x1210 */
    SWITCH_P12GB1000C_TYPE m12_g_b1000t_ctl; /* OFFSET: 0x1212 */
    SWITCH_P12GB1000S_TYPE m12_g_b1000t_sts; /* OFFSET: 0x1214 */
    SWITCH_RESERVED_TYPE rsvd106[8]; /* OFFSET: 0x1216 */
    SWITCH_PAGE_12_G_EXT_STS_TYPE m12_g_ext_sts; /* OFFSET: 0x121e */
    SWITCH_P12GPEC_TYPE m12_g_phy_ext_ctl; /* OFFSET: 0x1220 */
    SWITCH_P12GPES_TYPE m12_g_phy_ext_sts; /* OFFSET: 0x1222 */
    SWITCH_P12GREC_TYPE m12_g_rec_err_cnt; /* OFFSET: 0x1224 */
    SWITCH_P12GFCC_TYPE m12_g_false_carr_cnt; /* OFFSET: 0x1226 */
    SWITCH_P12GRNC_TYPE m12_g_rec_notok_cnt; /* OFFSET: 0x1228 */
    SWITCH_P12GDC_TYPE m12_g_dsp_coefficient; /* OFFSET: 0x122a */
    SWITCH_RESERVED_TYPE rsvd107[2]; /* OFFSET: 0x122c */
    SWITCH_P12GDCA_TYPE m12_g_dsp_coefficient_addr; /* OFFSET: 0x122e */
    SWITCH_PAGE_12_G_AUX_CTL_TYPE m12_g_aux_ctl; /* OFFSET: 0x1230 */
    SWITCH_PAGE_12_G_AUX_STS_TYPE m12_g_aux_sts; /* OFFSET: 0x1232 */
    SWITCH_P12GIS_TYPE m12_g_interrupt_sts; /* OFFSET: 0x1234 */
    SWITCH_P12GIM_TYPE m12_g_interrupt_msk; /* OFFSET: 0x1236 */
    SWITCH_P12GMS_TYPE m12_g_misc_shadow; /* OFFSET: 0x1238 */
    SWITCH_P12GMSS_TYPE m12_g_master_slave_seed; /* OFFSET: 0x123a */
    SWITCH_PAGE_12_G_TEST1_TYPE m12_g_test1; /* OFFSET: 0x123c */
    SWITCH_PAGE_12_G_TEST2_TYPE m12_g_test2; /* OFFSET: 0x123e */
    SWITCH_RESERVED_TYPE rsvd108[192]; /* OFFSET: 0x1240 */
    SWITCH_PAGE_13_G_MIICTL_TYPE m13_g_miictl; /* OFFSET: 0x1300 */
    SWITCH_PAGE_13_G_MIISTS_TYPE m13_g_miists; /* OFFSET: 0x1302 */
    SWITCH_PAGE_13_G_PHYIDH_TYPE m13_g_phyidh; /* OFFSET: 0x1304 */
    SWITCH_PAGE_13_G_PHYIDL_TYPE m13_g_phyidl; /* OFFSET: 0x1306 */
    SWITCH_PAGE_13_G_ANADV_TYPE m13_g_anadv; /* OFFSET: 0x1308 */
    SWITCH_PAGE_13_G_ANLPA_TYPE m13_g_anlpa; /* OFFSET: 0x130a */
    SWITCH_PAGE_13_G_ANEXP_TYPE m13_g_anexp; /* OFFSET: 0x130c */
    SWITCH_PAGE_13_G_ANNXP_TYPE m13_g_annxp; /* OFFSET: 0x130e */
    SWITCH_PAGE_13_G_LPNXP_TYPE m13_g_lpnxp; /* OFFSET: 0x1310 */
    SWITCH_P13GB1000C_TYPE m13_g_b1000t_ctl; /* OFFSET: 0x1312 */
    SWITCH_P13GB1000S_TYPE m13_g_b1000t_sts; /* OFFSET: 0x1314 */
    SWITCH_RESERVED_TYPE rsvd109[8]; /* OFFSET: 0x1316 */
    SWITCH_PAGE_13_G_EXT_STS_TYPE m13_g_ext_sts; /* OFFSET: 0x131e */
    SWITCH_P13GPEC_TYPE m13_g_phy_ext_ctl; /* OFFSET: 0x1320 */
    SWITCH_P13GPES_TYPE m13_g_phy_ext_sts; /* OFFSET: 0x1322 */
    SWITCH_P13GREC_TYPE m13_g_rec_err_cnt; /* OFFSET: 0x1324 */
    SWITCH_P13GFCC_TYPE m13_g_false_carr_cnt; /* OFFSET: 0x1326 */
    SWITCH_P13GRNC_TYPE m13_g_rec_notok_cnt; /* OFFSET: 0x1328 */
    SWITCH_P13GDC_TYPE m13_g_dsp_coefficient; /* OFFSET: 0x132a */
    SWITCH_RESERVED_TYPE rsvd110[2]; /* OFFSET: 0x132c */
    SWITCH_P13GDCA_TYPE m13_g_dsp_coefficient_addr; /* OFFSET: 0x132e */
    SWITCH_PAGE_13_G_AUX_CTL_TYPE m13_g_aux_ctl; /* OFFSET: 0x1330 */
    SWITCH_PAGE_13_G_AUX_STS_TYPE m13_g_aux_sts; /* OFFSET: 0x1332 */
    SWITCH_P13GIS_TYPE m13_g_interrupt_sts; /* OFFSET: 0x1334 */
    SWITCH_P13GIM_TYPE m13_g_interrupt_msk; /* OFFSET: 0x1336 */
    SWITCH_P13GMS_TYPE m13_g_misc_shadow; /* OFFSET: 0x1338 */
    SWITCH_P13GMSS_TYPE m13_g_master_slave_seed; /* OFFSET: 0x133a */
    SWITCH_PAGE_13_G_TEST1_TYPE m13_g_test1; /* OFFSET: 0x133c */
    SWITCH_PAGE_13_G_TEST2_TYPE m13_g_test2; /* OFFSET: 0x133e */
    SWITCH_RESERVED_TYPE rsvd111[192]; /* OFFSET: 0x1340 */
    SWITCH_PAGE_14_G_MIICTL_TYPE m14_g_miictl; /* OFFSET: 0x1400 */
    SWITCH_PAGE_14_G_MIISTS_TYPE m14_g_miists; /* OFFSET: 0x1402 */
    SWITCH_PAGE_14_G_PHYIDH_TYPE m14_g_phyidh; /* OFFSET: 0x1404 */
    SWITCH_PAGE_14_G_PHYIDL_TYPE m14_g_phyidl; /* OFFSET: 0x1406 */
    SWITCH_PAGE_14_G_ANADV_TYPE m14_g_anadv; /* OFFSET: 0x1408 */
    SWITCH_PAGE_14_G_ANLPA_TYPE m14_g_anlpa; /* OFFSET: 0x140a */
    SWITCH_PAGE_14_G_ANEXP_TYPE m14_g_anexp; /* OFFSET: 0x140c */
    SWITCH_PAGE_14_G_ANNXP_TYPE m14_g_annxp; /* OFFSET: 0x140e */
    SWITCH_PAGE_14_G_LPNXP_TYPE m14_g_lpnxp; /* OFFSET: 0x1410 */
    SWITCH_P14GB1000C_TYPE m14_g_b1000t_ctl; /* OFFSET: 0x1412 */
    SWITCH_P14GB1000S_TYPE m14_g_b1000t_sts; /* OFFSET: 0x1414 */
    SWITCH_RESERVED_TYPE rsvd112[8]; /* OFFSET: 0x1416 */
    SWITCH_PAGE_14_G_EXT_STS_TYPE m14_g_ext_sts; /* OFFSET: 0x141e */
    SWITCH_P14GPEC_TYPE m14_g_phy_ext_ctl; /* OFFSET: 0x1420 */
    SWITCH_P14GPES_TYPE m14_g_phy_ext_sts; /* OFFSET: 0x1422 */
    SWITCH_P14GREC_TYPE m14_g_rec_err_cnt; /* OFFSET: 0x1424 */
    SWITCH_P14GFCC_TYPE m14_g_false_carr_cnt; /* OFFSET: 0x1426 */
    SWITCH_P14GRNC_TYPE m14_g_rec_notok_cnt; /* OFFSET: 0x1428 */
    SWITCH_P14GDC_TYPE m14_g_dsp_coefficient; /* OFFSET: 0x142a */
    SWITCH_RESERVED_TYPE rsvd113[2]; /* OFFSET: 0x142c */
    SWITCH_P14GDCA_TYPE m14_g_dsp_coefficient_addr; /* OFFSET: 0x142e */
    SWITCH_PAGE_14_G_AUX_CTL_TYPE m14_g_aux_ctl; /* OFFSET: 0x1430 */
    SWITCH_PAGE_14_G_AUX_STS_TYPE m14_g_aux_sts; /* OFFSET: 0x1432 */
    SWITCH_P14GIS_TYPE m14_g_interrupt_sts; /* OFFSET: 0x1434 */
    SWITCH_P14GIM_TYPE m14_g_interrupt_msk; /* OFFSET: 0x1436 */
    SWITCH_P14GMS_TYPE m14_g_misc_shadow; /* OFFSET: 0x1438 */
    SWITCH_P14GMSS_TYPE m14_g_master_slave_seed; /* OFFSET: 0x143a */
    SWITCH_PAGE_14_G_TEST1_TYPE m14_g_test1; /* OFFSET: 0x143c */
    SWITCH_PAGE_14_G_TEST2_TYPE m14_g_test2; /* OFFSET: 0x143e */
    SWITCH_RESERVED_TYPE rsvd114[704]; /* OFFSET: 0x1440 */
    SWITCH_P17GMP7_TYPE m17_g_miictl_p7; /* OFFSET: 0x1700 */
    SWITCH_P17GMP71_TYPE m17_g_miists_p7; /* OFFSET: 0x1702 */
    SWITCH_PAGE_17_G_PHYIDH_P7_TYPE m17_g_phyidh_p7; /* OFFSET: 0x1704 */
    SWITCH_PAGE_17_G_PHYIDL_P7_TYPE m17_g_phyidl_p7; /* OFFSET: 0x1706 */
    SWITCH_P17GAP7_TYPE m17_g_anadv_p7; /* OFFSET: 0x1708 */
    SWITCH_P17GAP71_TYPE m17_g_anlpa_p7; /* OFFSET: 0x170a */
    SWITCH_P17GAP72_TYPE m17_g_anexp_p7; /* OFFSET: 0x170c */
    SWITCH_P17GAP73_TYPE m17_g_annxp_p7; /* OFFSET: 0x170e */
    SWITCH_P17GLP7_TYPE m17_g_lpnxp_p7; /* OFFSET: 0x1710 */
    SWITCH_P17GB1000CP7_TYPE m17_g_b1000t_ctl_p7; /* OFFSET: 0x1712 */
    SWITCH_P17GB1000SP7_TYPE m17_g_b1000t_sts_p7; /* OFFSET: 0x1714 */
    SWITCH_RESERVED_TYPE rsvd115[8]; /* OFFSET: 0x1716 */
    SWITCH_P17GESP7_TYPE m17_g_ext_sts_p7; /* OFFSET: 0x171e */
    SWITCH_P17GPECP7_TYPE m17_g_phy_ext_ctl_p7; /* OFFSET: 0x1720 */
    SWITCH_P17GPESP7_TYPE m17_g_phy_ext_sts_p7; /* OFFSET: 0x1722 */
    SWITCH_P17GRECP7_TYPE m17_g_rec_err_cnt_p7; /* OFFSET: 0x1724 */
    SWITCH_P17GFCCP7_TYPE m17_g_false_carr_cnt_p7; /* OFFSET: 0x1726 */
    SWITCH_P17GRNCP7_TYPE m17_g_rec_notok_cnt_p7; /* OFFSET: 0x1728 */
    SWITCH_P17GDCP7_TYPE m17_g_dsp_coefficient_p7; /* OFFSET: 0x172a */
    SWITCH_RESERVED_TYPE rsvd116[2]; /* OFFSET: 0x172c */
    SWITCH_P17GDCAP7_TYPE m17_g_dsp_coefficient_addr_p7; /* OFFSET: 0x172e */
    SWITCH_P17GACP7_TYPE m17_g_aux_ctl_p7; /* OFFSET: 0x1730 */
    SWITCH_PAGE_17_G_AUX_STS_P7_TYPE m17_g_aux_sts_p7; /* OFFSET: 0x1732 */
    SWITCH_P17GISP7_TYPE m17_g_interrupt_sts_p7; /* OFFSET: 0x1734 */
    SWITCH_P17GIMP7_TYPE m17_g_interrupt_msk_p7; /* OFFSET: 0x1736 */
    SWITCH_P17GMSP7_TYPE m17_g_misc_shadow_p7; /* OFFSET: 0x1738 */
    SWITCH_P17GMSSP7_TYPE m17_g_master_slave_seed_p7; /* OFFSET: 0x173a */
    SWITCH_PAGE_17_G_TEST1_P7_TYPE m17_g_test1_p7; /* OFFSET: 0x173c */
    SWITCH_PAGE_17_G_TEST2_P7_TYPE m17_g_test2_p7; /* OFFSET: 0x173e */
    SWITCH_RESERVED_TYPE rsvd117[2240]; /* OFFSET: 0x1740 */
    SWITCH_PAGE_20_TXOCTETS_TYPE m20_txoctets; /* OFFSET: 0x2000 */
    SWITCH_PAGE_20_TXDROPPKTS_TYPE m20_txdroppkts; /* OFFSET: 0x2008 */
    SWITCH_PAGE_20_TXQPKTQ0_TYPE m20_txqpktq0; /* OFFSET: 0x200c */
    SWITCH_P20T_TYPE m20_txbroadcastpkts; /* OFFSET: 0x2010 */
    SWITCH_P20T1_TYPE m20_txmulticastpkts; /* OFFSET: 0x2014 */
    SWITCH_PAGE_20_TXUNICASTPKTS_TYPE m20_txunicastpkts; /* OFFSET: 0x2018 */
    SWITCH_PAGE_20_TXCOLLISIONS_TYPE m20_txcollisions; /* OFFSET: 0x201c */
    SWITCH_P20T2_TYPE m20_txsinglecollision; /* OFFSET: 0x2020 */
    SWITCH_P20T3_TYPE m20_txmultiplecollision; /* OFFSET: 0x2024 */
    SWITCH_P20T4_TYPE m20_txdeferredtransmit; /* OFFSET: 0x2028 */
    SWITCH_P20T5_TYPE m20_txlatecollision; /* OFFSET: 0x202c */
    SWITCH_P20T6_TYPE m20_txexcessivecollision; /* OFFSET: 0x2030 */
    SWITCH_PAGE_20_TXFRAMEINDISC_TYPE m20_txframeindisc; /* OFFSET: 0x2034 */
    SWITCH_PAGE_20_TXPAUSEPKTS_TYPE m20_txpausepkts; /* OFFSET: 0x2038 */
    SWITCH_PAGE_20_TXQPKTQ1_TYPE m20_txqpktq1; /* OFFSET: 0x203c */
    SWITCH_PAGE_20_TXQPKTQ2_TYPE m20_txqpktq2; /* OFFSET: 0x2040 */
    SWITCH_PAGE_20_TXQPKTQ3_TYPE m20_txqpktq3; /* OFFSET: 0x2044 */
    SWITCH_PAGE_20_TXQPKTQ4_TYPE m20_txqpktq4; /* OFFSET: 0x2048 */
    SWITCH_PAGE_20_TXQPKTQ5_TYPE m20_txqpktq5; /* OFFSET: 0x204c */
    SWITCH_PAGE_20_RXOCTETS_TYPE m20_rxoctets; /* OFFSET: 0x2050 */
    SWITCH_P20R_TYPE m20_rxundersizepkts; /* OFFSET: 0x2058 */
    SWITCH_PAGE_20_RXPAUSEPKTS_TYPE m20_rxpausepkts; /* OFFSET: 0x205c */
    SWITCH_P20R64_TYPE m20_rxpkts64octets; /* OFFSET: 0x2060 */
    SWITCH_P20R65127_TYPE m20_rxpkts65to127octets; /* OFFSET: 0x2064 */
    SWITCH_P20R128255_TYPE m20_rxpkts128to255octets; /* OFFSET: 0x2068 */
    SWITCH_P20R256511_TYPE m20_rxpkts256to511octets; /* OFFSET: 0x206c */
    SWITCH_P20R5121023_TYPE m20_rxpkts512to1023octets; /* OFFSET: 0x2070 */
    SWITCH_P20R1024_TYPE m20_rxpkts1024tomaxpktoctets; /* OFFSET: 0x2074 */
    SWITCH_P20R1_TYPE m20_rxoversizepkts; /* OFFSET: 0x2078 */
    SWITCH_PAGE_20_RXJABBERS_TYPE m20_rxjabbers; /* OFFSET: 0x207c */
    SWITCH_P20R2_TYPE m20_rxalignmenterrors; /* OFFSET: 0x2080 */
    SWITCH_PAGE_20_RXFCSERRORS_TYPE m20_rxfcserrors; /* OFFSET: 0x2084 */
    SWITCH_PAGE_20_RXGOODOCTETS_TYPE m20_rxgoodoctets; /* OFFSET: 0x2088 */
    SWITCH_PAGE_20_RXDROPPKTS_TYPE m20_rxdroppkts; /* OFFSET: 0x2090 */
    SWITCH_PAGE_20_RXUNICASTPKTS_TYPE m20_rxunicastpkts; /* OFFSET: 0x2094 */
    SWITCH_P20R3_TYPE m20_rxmulticastpkts; /* OFFSET: 0x2098 */
    SWITCH_P20R4_TYPE m20_rxbroadcastpkts; /* OFFSET: 0x209c */
    SWITCH_PAGE_20_RXSACHANGES_TYPE m20_rxsachanges; /* OFFSET: 0x20a0 */
    SWITCH_PAGE_20_RXFRAGMENTS_TYPE m20_rxfragments; /* OFFSET: 0x20a4 */
    SWITCH_PAGE_20_RXJUMBOPKT_TYPE m20_rxjumbopkt; /* OFFSET: 0x20a8 */
    SWITCH_PAGE_20_RXSYMBLERR_TYPE m20_rxsymblerr; /* OFFSET: 0x20ac */
    SWITCH_P20I_TYPE m20_inrangeerrcount; /* OFFSET: 0x20b0 */
    SWITCH_P20O_TYPE m20_outrangeerrcount; /* OFFSET: 0x20b4 */
    SWITCH_PAGE_20_EEE_LPI_EVENT_TYPE m20_eee_lpi_event; /* OFFSET: 0x20b8 */
    SWITCH_P20ELD_TYPE m20_eee_lpi_duration; /* OFFSET: 0x20bc */
    SWITCH_PAGE_20_RXDISCARD_TYPE m20_rxdiscard; /* OFFSET: 0x20c0 */
    SWITCH_RESERVED_TYPE rsvd118[4]; /* OFFSET: 0x20c4 */
    SWITCH_PAGE_20_TXQPKTQ6_TYPE m20_txqpktq6; /* OFFSET: 0x20c8 */
    SWITCH_PAGE_20_TXQPKTQ7_TYPE m20_txqpktq7; /* OFFSET: 0x20cc */
    SWITCH_P20T64_TYPE m20_txpkts64octets; /* OFFSET: 0x20d0 */
    SWITCH_P20T65127_TYPE m20_txpkts65to127octets; /* OFFSET: 0x20d4 */
    SWITCH_P20T128255_TYPE m20_txpkts128to255octets; /* OFFSET: 0x20d8 */
    SWITCH_P20T256511_TYPE m20_txpkts256to511octets; /* OFFSET: 0x20dc */
    SWITCH_P20T5121023_TYPE m20_txpkts512to1023octets; /* OFFSET: 0x20e0 */
    SWITCH_P20T1024_TYPE m20_txpkts1024tomaxpktoctets; /* OFFSET: 0x20e4 */
    SWITCH_RESERVED_TYPE rsvd119[24]; /* OFFSET: 0x20e8 */
    SWITCH_PAGE_21_TXOCTETS_TYPE m21_txoctets; /* OFFSET: 0x2100 */
    SWITCH_PAGE_21_TXDROPPKTS_TYPE m21_txdroppkts; /* OFFSET: 0x2108 */
    SWITCH_PAGE_21_TXQPKTQ0_TYPE m21_txqpktq0; /* OFFSET: 0x210c */
    SWITCH_P21T_TYPE m21_txbroadcastpkts; /* OFFSET: 0x2110 */
    SWITCH_P21T1_TYPE m21_txmulticastpkts; /* OFFSET: 0x2114 */
    SWITCH_PAGE_21_TXUNICASTPKTS_TYPE m21_txunicastpkts; /* OFFSET: 0x2118 */
    SWITCH_PAGE_21_TXCOLLISIONS_TYPE m21_txcollisions; /* OFFSET: 0x211c */
    SWITCH_P21T2_TYPE m21_txsinglecollision; /* OFFSET: 0x2120 */
    SWITCH_P21T3_TYPE m21_txmultiplecollision; /* OFFSET: 0x2124 */
    SWITCH_P21T4_TYPE m21_txdeferredtransmit; /* OFFSET: 0x2128 */
    SWITCH_P21T5_TYPE m21_txlatecollision; /* OFFSET: 0x212c */
    SWITCH_P21T6_TYPE m21_txexcessivecollision; /* OFFSET: 0x2130 */
    SWITCH_PAGE_21_TXFRAMEINDISC_TYPE m21_txframeindisc; /* OFFSET: 0x2134 */
    SWITCH_PAGE_21_TXPAUSEPKTS_TYPE m21_txpausepkts; /* OFFSET: 0x2138 */
    SWITCH_PAGE_21_TXQPKTQ1_TYPE m21_txqpktq1; /* OFFSET: 0x213c */
    SWITCH_PAGE_21_TXQPKTQ2_TYPE m21_txqpktq2; /* OFFSET: 0x2140 */
    SWITCH_PAGE_21_TXQPKTQ3_TYPE m21_txqpktq3; /* OFFSET: 0x2144 */
    SWITCH_PAGE_21_TXQPKTQ4_TYPE m21_txqpktq4; /* OFFSET: 0x2148 */
    SWITCH_PAGE_21_TXQPKTQ5_TYPE m21_txqpktq5; /* OFFSET: 0x214c */
    SWITCH_PAGE_21_RXOCTETS_TYPE m21_rxoctets; /* OFFSET: 0x2150 */
    SWITCH_P21R_TYPE m21_rxundersizepkts; /* OFFSET: 0x2158 */
    SWITCH_PAGE_21_RXPAUSEPKTS_TYPE m21_rxpausepkts; /* OFFSET: 0x215c */
    SWITCH_P21R64_TYPE m21_rxpkts64octets; /* OFFSET: 0x2160 */
    SWITCH_P21R65127_TYPE m21_rxpkts65to127octets; /* OFFSET: 0x2164 */
    SWITCH_P21R128255_TYPE m21_rxpkts128to255octets; /* OFFSET: 0x2168 */
    SWITCH_P21R256511_TYPE m21_rxpkts256to511octets; /* OFFSET: 0x216c */
    SWITCH_P21R5121023_TYPE m21_rxpkts512to1023octets; /* OFFSET: 0x2170 */
    SWITCH_P21R1024_TYPE m21_rxpkts1024tomaxpktoctets; /* OFFSET: 0x2174 */
    SWITCH_P21R1_TYPE m21_rxoversizepkts; /* OFFSET: 0x2178 */
    SWITCH_PAGE_21_RXJABBERS_TYPE m21_rxjabbers; /* OFFSET: 0x217c */
    SWITCH_P21R2_TYPE m21_rxalignmenterrors; /* OFFSET: 0x2180 */
    SWITCH_PAGE_21_RXFCSERRORS_TYPE m21_rxfcserrors; /* OFFSET: 0x2184 */
    SWITCH_PAGE_21_RXGOODOCTETS_TYPE m21_rxgoodoctets; /* OFFSET: 0x2188 */
    SWITCH_PAGE_21_RXDROPPKTS_TYPE m21_rxdroppkts; /* OFFSET: 0x2190 */
    SWITCH_PAGE_21_RXUNICASTPKTS_TYPE m21_rxunicastpkts; /* OFFSET: 0x2194 */
    SWITCH_P21R3_TYPE m21_rxmulticastpkts; /* OFFSET: 0x2198 */
    SWITCH_P21R4_TYPE m21_rxbroadcastpkts; /* OFFSET: 0x219c */
    SWITCH_PAGE_21_RXSACHANGES_TYPE m21_rxsachanges; /* OFFSET: 0x21a0 */
    SWITCH_PAGE_21_RXFRAGMENTS_TYPE m21_rxfragments; /* OFFSET: 0x21a4 */
    SWITCH_PAGE_21_RXJUMBOPKT_TYPE m21_rxjumbopkt; /* OFFSET: 0x21a8 */
    SWITCH_PAGE_21_RXSYMBLERR_TYPE m21_rxsymblerr; /* OFFSET: 0x21ac */
    SWITCH_P21I_TYPE m21_inrangeerrcount; /* OFFSET: 0x21b0 */
    SWITCH_P21O_TYPE m21_outrangeerrcount; /* OFFSET: 0x21b4 */
    SWITCH_PAGE_21_EEE_LPI_EVENT_TYPE m21_eee_lpi_event; /* OFFSET: 0x21b8 */
    SWITCH_P21ELD_TYPE m21_eee_lpi_duration; /* OFFSET: 0x21bc */
    SWITCH_PAGE_21_RXDISCARD_TYPE m21_rxdiscard; /* OFFSET: 0x21c0 */
    SWITCH_RESERVED_TYPE rsvd120[4]; /* OFFSET: 0x21c4 */
    SWITCH_PAGE_21_TXQPKTQ6_TYPE m21_txqpktq6; /* OFFSET: 0x21c8 */
    SWITCH_PAGE_21_TXQPKTQ7_TYPE m21_txqpktq7; /* OFFSET: 0x21cc */
    SWITCH_P21T64_TYPE m21_txpkts64octets; /* OFFSET: 0x21d0 */
    SWITCH_P21T65127_TYPE m21_txpkts65to127octets; /* OFFSET: 0x21d4 */
    SWITCH_P21T128255_TYPE m21_txpkts128to255octets; /* OFFSET: 0x21d8 */
    SWITCH_P21T256511_TYPE m21_txpkts256to511octets; /* OFFSET: 0x21dc */
    SWITCH_P21T5121023_TYPE m21_txpkts512to1023octets; /* OFFSET: 0x21e0 */
    SWITCH_P21T1024_TYPE m21_txpkts1024tomaxpktoctets; /* OFFSET: 0x21e4 */
    SWITCH_RESERVED_TYPE rsvd121[24]; /* OFFSET: 0x21e8 */
    SWITCH_PAGE_22_TXOCTETS_TYPE m22_txoctets; /* OFFSET: 0x2200 */
    SWITCH_PAGE_22_TXDROPPKTS_TYPE m22_txdroppkts; /* OFFSET: 0x2208 */
    SWITCH_PAGE_22_TXQPKTQ0_TYPE m22_txqpktq0; /* OFFSET: 0x220c */
    SWITCH_P22T_TYPE m22_txbroadcastpkts; /* OFFSET: 0x2210 */
    SWITCH_P22T1_TYPE m22_txmulticastpkts; /* OFFSET: 0x2214 */
    SWITCH_PAGE_22_TXUNICASTPKTS_TYPE m22_txunicastpkts; /* OFFSET: 0x2218 */
    SWITCH_PAGE_22_TXCOLLISIONS_TYPE m22_txcollisions; /* OFFSET: 0x221c */
    SWITCH_P22T2_TYPE m22_txsinglecollision; /* OFFSET: 0x2220 */
    SWITCH_P22T3_TYPE m22_txmultiplecollision; /* OFFSET: 0x2224 */
    SWITCH_P22T4_TYPE m22_txdeferredtransmit; /* OFFSET: 0x2228 */
    SWITCH_P22T5_TYPE m22_txlatecollision; /* OFFSET: 0x222c */
    SWITCH_P22T6_TYPE m22_txexcessivecollision; /* OFFSET: 0x2230 */
    SWITCH_PAGE_22_TXFRAMEINDISC_TYPE m22_txframeindisc; /* OFFSET: 0x2234 */
    SWITCH_PAGE_22_TXPAUSEPKTS_TYPE m22_txpausepkts; /* OFFSET: 0x2238 */
    SWITCH_PAGE_22_TXQPKTQ1_TYPE m22_txqpktq1; /* OFFSET: 0x223c */
    SWITCH_PAGE_22_TXQPKTQ2_TYPE m22_txqpktq2; /* OFFSET: 0x2240 */
    SWITCH_PAGE_22_TXQPKTQ3_TYPE m22_txqpktq3; /* OFFSET: 0x2244 */
    SWITCH_PAGE_22_TXQPKTQ4_TYPE m22_txqpktq4; /* OFFSET: 0x2248 */
    SWITCH_PAGE_22_TXQPKTQ5_TYPE m22_txqpktq5; /* OFFSET: 0x224c */
    SWITCH_PAGE_22_RXOCTETS_TYPE m22_rxoctets; /* OFFSET: 0x2250 */
    SWITCH_P22R_TYPE m22_rxundersizepkts; /* OFFSET: 0x2258 */
    SWITCH_PAGE_22_RXPAUSEPKTS_TYPE m22_rxpausepkts; /* OFFSET: 0x225c */
    SWITCH_P22R64_TYPE m22_rxpkts64octets; /* OFFSET: 0x2260 */
    SWITCH_P22R65127_TYPE m22_rxpkts65to127octets; /* OFFSET: 0x2264 */
    SWITCH_P22R128255_TYPE m22_rxpkts128to255octets; /* OFFSET: 0x2268 */
    SWITCH_P22R256511_TYPE m22_rxpkts256to511octets; /* OFFSET: 0x226c */
    SWITCH_P22R5121023_TYPE m22_rxpkts512to1023octets; /* OFFSET: 0x2270 */
    SWITCH_P22R1024_TYPE m22_rxpkts1024tomaxpktoctets; /* OFFSET: 0x2274 */
    SWITCH_P22R1_TYPE m22_rxoversizepkts; /* OFFSET: 0x2278 */
    SWITCH_PAGE_22_RXJABBERS_TYPE m22_rxjabbers; /* OFFSET: 0x227c */
    SWITCH_P22R2_TYPE m22_rxalignmenterrors; /* OFFSET: 0x2280 */
    SWITCH_PAGE_22_RXFCSERRORS_TYPE m22_rxfcserrors; /* OFFSET: 0x2284 */
    SWITCH_PAGE_22_RXGOODOCTETS_TYPE m22_rxgoodoctets; /* OFFSET: 0x2288 */
    SWITCH_PAGE_22_RXDROPPKTS_TYPE m22_rxdroppkts; /* OFFSET: 0x2290 */
    SWITCH_PAGE_22_RXUNICASTPKTS_TYPE m22_rxunicastpkts; /* OFFSET: 0x2294 */
    SWITCH_P22R3_TYPE m22_rxmulticastpkts; /* OFFSET: 0x2298 */
    SWITCH_P22R4_TYPE m22_rxbroadcastpkts; /* OFFSET: 0x229c */
    SWITCH_PAGE_22_RXSACHANGES_TYPE m22_rxsachanges; /* OFFSET: 0x22a0 */
    SWITCH_PAGE_22_RXFRAGMENTS_TYPE m22_rxfragments; /* OFFSET: 0x22a4 */
    SWITCH_PAGE_22_RXJUMBOPKT_TYPE m22_rxjumbopkt; /* OFFSET: 0x22a8 */
    SWITCH_PAGE_22_RXSYMBLERR_TYPE m22_rxsymblerr; /* OFFSET: 0x22ac */
    SWITCH_P22I_TYPE m22_inrangeerrcount; /* OFFSET: 0x22b0 */
    SWITCH_P22O_TYPE m22_outrangeerrcount; /* OFFSET: 0x22b4 */
    SWITCH_PAGE_22_EEE_LPI_EVENT_TYPE m22_eee_lpi_event; /* OFFSET: 0x22b8 */
    SWITCH_P22ELD_TYPE m22_eee_lpi_duration; /* OFFSET: 0x22bc */
    SWITCH_PAGE_22_RXDISCARD_TYPE m22_rxdiscard; /* OFFSET: 0x22c0 */
    SWITCH_RESERVED_TYPE rsvd122[4]; /* OFFSET: 0x22c4 */
    SWITCH_PAGE_22_TXQPKTQ6_TYPE m22_txqpktq6; /* OFFSET: 0x22c8 */
    SWITCH_PAGE_22_TXQPKTQ7_TYPE m22_txqpktq7; /* OFFSET: 0x22cc */
    SWITCH_P22T64_TYPE m22_txpkts64octets; /* OFFSET: 0x22d0 */
    SWITCH_P22T65127_TYPE m22_txpkts65to127octets; /* OFFSET: 0x22d4 */
    SWITCH_P22T128255_TYPE m22_txpkts128to255octets; /* OFFSET: 0x22d8 */
    SWITCH_P22T256511_TYPE m22_txpkts256to511octets; /* OFFSET: 0x22dc */
    SWITCH_P22T5121023_TYPE m22_txpkts512to1023octets; /* OFFSET: 0x22e0 */
    SWITCH_P22T1024_TYPE m22_txpkts1024tomaxpktoctets; /* OFFSET: 0x22e4 */
    SWITCH_RESERVED_TYPE rsvd123[24]; /* OFFSET: 0x22e8 */
    SWITCH_PAGE_23_TXOCTETS_TYPE m23_txoctets; /* OFFSET: 0x2300 */
    SWITCH_PAGE_23_TXDROPPKTS_TYPE m23_txdroppkts; /* OFFSET: 0x2308 */
    SWITCH_PAGE_23_TXQPKTQ0_TYPE m23_txqpktq0; /* OFFSET: 0x230c */
    SWITCH_P23T_TYPE m23_txbroadcastpkts; /* OFFSET: 0x2310 */
    SWITCH_P23T1_TYPE m23_txmulticastpkts; /* OFFSET: 0x2314 */
    SWITCH_PAGE_23_TXUNICASTPKTS_TYPE m23_txunicastpkts; /* OFFSET: 0x2318 */
    SWITCH_PAGE_23_TXCOLLISIONS_TYPE m23_txcollisions; /* OFFSET: 0x231c */
    SWITCH_P23T2_TYPE m23_txsinglecollision; /* OFFSET: 0x2320 */
    SWITCH_P23T3_TYPE m23_txmultiplecollision; /* OFFSET: 0x2324 */
    SWITCH_P23T4_TYPE m23_txdeferredtransmit; /* OFFSET: 0x2328 */
    SWITCH_P23T5_TYPE m23_txlatecollision; /* OFFSET: 0x232c */
    SWITCH_P23T6_TYPE m23_txexcessivecollision; /* OFFSET: 0x2330 */
    SWITCH_PAGE_23_TXFRAMEINDISC_TYPE m23_txframeindisc; /* OFFSET: 0x2334 */
    SWITCH_PAGE_23_TXPAUSEPKTS_TYPE m23_txpausepkts; /* OFFSET: 0x2338 */
    SWITCH_PAGE_23_TXQPKTQ1_TYPE m23_txqpktq1; /* OFFSET: 0x233c */
    SWITCH_PAGE_23_TXQPKTQ2_TYPE m23_txqpktq2; /* OFFSET: 0x2340 */
    SWITCH_PAGE_23_TXQPKTQ3_TYPE m23_txqpktq3; /* OFFSET: 0x2344 */
    SWITCH_PAGE_23_TXQPKTQ4_TYPE m23_txqpktq4; /* OFFSET: 0x2348 */
    SWITCH_PAGE_23_TXQPKTQ5_TYPE m23_txqpktq5; /* OFFSET: 0x234c */
    SWITCH_PAGE_23_RXOCTETS_TYPE m23_rxoctets; /* OFFSET: 0x2350 */
    SWITCH_P23R_TYPE m23_rxundersizepkts; /* OFFSET: 0x2358 */
    SWITCH_PAGE_23_RXPAUSEPKTS_TYPE m23_rxpausepkts; /* OFFSET: 0x235c */
    SWITCH_P23R64_TYPE m23_rxpkts64octets; /* OFFSET: 0x2360 */
    SWITCH_P23R65127_TYPE m23_rxpkts65to127octets; /* OFFSET: 0x2364 */
    SWITCH_P23R128255_TYPE m23_rxpkts128to255octets; /* OFFSET: 0x2368 */
    SWITCH_P23R256511_TYPE m23_rxpkts256to511octets; /* OFFSET: 0x236c */
    SWITCH_P23R5121023_TYPE m23_rxpkts512to1023octets; /* OFFSET: 0x2370 */
    SWITCH_P23R1024_TYPE m23_rxpkts1024tomaxpktoctets; /* OFFSET: 0x2374 */
    SWITCH_P23R1_TYPE m23_rxoversizepkts; /* OFFSET: 0x2378 */
    SWITCH_PAGE_23_RXJABBERS_TYPE m23_rxjabbers; /* OFFSET: 0x237c */
    SWITCH_P23R2_TYPE m23_rxalignmenterrors; /* OFFSET: 0x2380 */
    SWITCH_PAGE_23_RXFCSERRORS_TYPE m23_rxfcserrors; /* OFFSET: 0x2384 */
    SWITCH_PAGE_23_RXGOODOCTETS_TYPE m23_rxgoodoctets; /* OFFSET: 0x2388 */
    SWITCH_PAGE_23_RXDROPPKTS_TYPE m23_rxdroppkts; /* OFFSET: 0x2390 */
    SWITCH_PAGE_23_RXUNICASTPKTS_TYPE m23_rxunicastpkts; /* OFFSET: 0x2394 */
    SWITCH_P23R3_TYPE m23_rxmulticastpkts; /* OFFSET: 0x2398 */
    SWITCH_P23R4_TYPE m23_rxbroadcastpkts; /* OFFSET: 0x239c */
    SWITCH_PAGE_23_RXSACHANGES_TYPE m23_rxsachanges; /* OFFSET: 0x23a0 */
    SWITCH_PAGE_23_RXFRAGMENTS_TYPE m23_rxfragments; /* OFFSET: 0x23a4 */
    SWITCH_PAGE_23_RXJUMBOPKT_TYPE m23_rxjumbopkt; /* OFFSET: 0x23a8 */
    SWITCH_PAGE_23_RXSYMBLERR_TYPE m23_rxsymblerr; /* OFFSET: 0x23ac */
    SWITCH_P23I_TYPE m23_inrangeerrcount; /* OFFSET: 0x23b0 */
    SWITCH_P23O_TYPE m23_outrangeerrcount; /* OFFSET: 0x23b4 */
    SWITCH_PAGE_23_EEE_LPI_EVENT_TYPE m23_eee_lpi_event; /* OFFSET: 0x23b8 */
    SWITCH_P23ELD_TYPE m23_eee_lpi_duration; /* OFFSET: 0x23bc */
    SWITCH_PAGE_23_RXDISCARD_TYPE m23_rxdiscard; /* OFFSET: 0x23c0 */
    SWITCH_RESERVED_TYPE rsvd124[4]; /* OFFSET: 0x23c4 */
    SWITCH_PAGE_23_TXQPKTQ6_TYPE m23_txqpktq6; /* OFFSET: 0x23c8 */
    SWITCH_PAGE_23_TXQPKTQ7_TYPE m23_txqpktq7; /* OFFSET: 0x23cc */
    SWITCH_P23T64_TYPE m23_txpkts64octets; /* OFFSET: 0x23d0 */
    SWITCH_P23T65127_TYPE m23_txpkts65to127octets; /* OFFSET: 0x23d4 */
    SWITCH_P23T128255_TYPE m23_txpkts128to255octets; /* OFFSET: 0x23d8 */
    SWITCH_P23T256511_TYPE m23_txpkts256to511octets; /* OFFSET: 0x23dc */
    SWITCH_P23T5121023_TYPE m23_txpkts512to1023octets; /* OFFSET: 0x23e0 */
    SWITCH_P23T1024_TYPE m23_txpkts1024tomaxpktoctets; /* OFFSET: 0x23e4 */
    SWITCH_RESERVED_TYPE rsvd125[24]; /* OFFSET: 0x23e8 */
    SWITCH_PAGE_24_TXOCTETS_TYPE m24_txoctets; /* OFFSET: 0x2400 */
    SWITCH_PAGE_24_TXDROPPKTS_TYPE m24_txdroppkts; /* OFFSET: 0x2408 */
    SWITCH_PAGE_24_TXQPKTQ0_TYPE m24_txqpktq0; /* OFFSET: 0x240c */
    SWITCH_P24T_TYPE m24_txbroadcastpkts; /* OFFSET: 0x2410 */
    SWITCH_P24T1_TYPE m24_txmulticastpkts; /* OFFSET: 0x2414 */
    SWITCH_PAGE_24_TXUNICASTPKTS_TYPE m24_txunicastpkts; /* OFFSET: 0x2418 */
    SWITCH_PAGE_24_TXCOLLISIONS_TYPE m24_txcollisions; /* OFFSET: 0x241c */
    SWITCH_P24T2_TYPE m24_txsinglecollision; /* OFFSET: 0x2420 */
    SWITCH_P24T3_TYPE m24_txmultiplecollision; /* OFFSET: 0x2424 */
    SWITCH_P24T4_TYPE m24_txdeferredtransmit; /* OFFSET: 0x2428 */
    SWITCH_P24T5_TYPE m24_txlatecollision; /* OFFSET: 0x242c */
    SWITCH_P24T6_TYPE m24_txexcessivecollision; /* OFFSET: 0x2430 */
    SWITCH_PAGE_24_TXFRAMEINDISC_TYPE m24_txframeindisc; /* OFFSET: 0x2434 */
    SWITCH_PAGE_24_TXPAUSEPKTS_TYPE m24_txpausepkts; /* OFFSET: 0x2438 */
    SWITCH_PAGE_24_TXQPKTQ1_TYPE m24_txqpktq1; /* OFFSET: 0x243c */
    SWITCH_PAGE_24_TXQPKTQ2_TYPE m24_txqpktq2; /* OFFSET: 0x2440 */
    SWITCH_PAGE_24_TXQPKTQ3_TYPE m24_txqpktq3; /* OFFSET: 0x2444 */
    SWITCH_PAGE_24_TXQPKTQ4_TYPE m24_txqpktq4; /* OFFSET: 0x2448 */
    SWITCH_PAGE_24_TXQPKTQ5_TYPE m24_txqpktq5; /* OFFSET: 0x244c */
    SWITCH_PAGE_24_RXOCTETS_TYPE m24_rxoctets; /* OFFSET: 0x2450 */
    SWITCH_P24R_TYPE m24_rxundersizepkts; /* OFFSET: 0x2458 */
    SWITCH_PAGE_24_RXPAUSEPKTS_TYPE m24_rxpausepkts; /* OFFSET: 0x245c */
    SWITCH_P24R64_TYPE m24_rxpkts64octets; /* OFFSET: 0x2460 */
    SWITCH_P24R65127_TYPE m24_rxpkts65to127octets; /* OFFSET: 0x2464 */
    SWITCH_P24R128255_TYPE m24_rxpkts128to255octets; /* OFFSET: 0x2468 */
    SWITCH_P24R256511_TYPE m24_rxpkts256to511octets; /* OFFSET: 0x246c */
    SWITCH_P24R5121023_TYPE m24_rxpkts512to1023octets; /* OFFSET: 0x2470 */
    SWITCH_P24R1024_TYPE m24_rxpkts1024tomaxpktoctets; /* OFFSET: 0x2474 */
    SWITCH_P24R1_TYPE m24_rxoversizepkts; /* OFFSET: 0x2478 */
    SWITCH_PAGE_24_RXJABBERS_TYPE m24_rxjabbers; /* OFFSET: 0x247c */
    SWITCH_P24R2_TYPE m24_rxalignmenterrors; /* OFFSET: 0x2480 */
    SWITCH_PAGE_24_RXFCSERRORS_TYPE m24_rxfcserrors; /* OFFSET: 0x2484 */
    SWITCH_PAGE_24_RXGOODOCTETS_TYPE m24_rxgoodoctets; /* OFFSET: 0x2488 */
    SWITCH_PAGE_24_RXDROPPKTS_TYPE m24_rxdroppkts; /* OFFSET: 0x2490 */
    SWITCH_PAGE_24_RXUNICASTPKTS_TYPE m24_rxunicastpkts; /* OFFSET: 0x2494 */
    SWITCH_P24R3_TYPE m24_rxmulticastpkts; /* OFFSET: 0x2498 */
    SWITCH_P24R4_TYPE m24_rxbroadcastpkts; /* OFFSET: 0x249c */
    SWITCH_PAGE_24_RXSACHANGES_TYPE m24_rxsachanges; /* OFFSET: 0x24a0 */
    SWITCH_PAGE_24_RXFRAGMENTS_TYPE m24_rxfragments; /* OFFSET: 0x24a4 */
    SWITCH_PAGE_24_RXJUMBOPKT_TYPE m24_rxjumbopkt; /* OFFSET: 0x24a8 */
    SWITCH_PAGE_24_RXSYMBLERR_TYPE m24_rxsymblerr; /* OFFSET: 0x24ac */
    SWITCH_P24I_TYPE m24_inrangeerrcount; /* OFFSET: 0x24b0 */
    SWITCH_P24O_TYPE m24_outrangeerrcount; /* OFFSET: 0x24b4 */
    SWITCH_PAGE_24_EEE_LPI_EVENT_TYPE m24_eee_lpi_event; /* OFFSET: 0x24b8 */
    SWITCH_P24ELD_TYPE m24_eee_lpi_duration; /* OFFSET: 0x24bc */
    SWITCH_PAGE_24_RXDISCARD_TYPE m24_rxdiscard; /* OFFSET: 0x24c0 */
    SWITCH_RESERVED_TYPE rsvd126[4]; /* OFFSET: 0x24c4 */
    SWITCH_PAGE_24_TXQPKTQ6_TYPE m24_txqpktq6; /* OFFSET: 0x24c8 */
    SWITCH_PAGE_24_TXQPKTQ7_TYPE m24_txqpktq7; /* OFFSET: 0x24cc */
    SWITCH_P24T64_TYPE m24_txpkts64octets; /* OFFSET: 0x24d0 */
    SWITCH_P24T65127_TYPE m24_txpkts65to127octets; /* OFFSET: 0x24d4 */
    SWITCH_P24T128255_TYPE m24_txpkts128to255octets; /* OFFSET: 0x24d8 */
    SWITCH_P24T256511_TYPE m24_txpkts256to511octets; /* OFFSET: 0x24dc */
    SWITCH_P24T5121023_TYPE m24_txpkts512to1023octets; /* OFFSET: 0x24e0 */
    SWITCH_P24T1024_TYPE m24_txpkts1024tomaxpktoctets; /* OFFSET: 0x24e4 */
    SWITCH_RESERVED_TYPE rsvd127[24]; /* OFFSET: 0x24e8 */
    SWITCH_PAGE_25_TXOCTETS_TYPE m25_txoctets; /* OFFSET: 0x2500 */
    SWITCH_PAGE_25_TXDROPPKTS_TYPE m25_txdroppkts; /* OFFSET: 0x2508 */
    SWITCH_PAGE_25_TXQPKTQ0_TYPE m25_txqpktq0; /* OFFSET: 0x250c */
    SWITCH_P25T_TYPE m25_txbroadcastpkts; /* OFFSET: 0x2510 */
    SWITCH_P25T1_TYPE m25_txmulticastpkts; /* OFFSET: 0x2514 */
    SWITCH_PAGE_25_TXUNICASTPKTS_TYPE m25_txunicastpkts; /* OFFSET: 0x2518 */
    SWITCH_PAGE_25_TXCOLLISIONS_TYPE m25_txcollisions; /* OFFSET: 0x251c */
    SWITCH_P25T2_TYPE m25_txsinglecollision; /* OFFSET: 0x2520 */
    SWITCH_P25T3_TYPE m25_txmultiplecollision; /* OFFSET: 0x2524 */
    SWITCH_P25T4_TYPE m25_txdeferredtransmit; /* OFFSET: 0x2528 */
    SWITCH_P25T5_TYPE m25_txlatecollision; /* OFFSET: 0x252c */
    SWITCH_P25T6_TYPE m25_txexcessivecollision; /* OFFSET: 0x2530 */
    SWITCH_PAGE_25_TXFRAMEINDISC_TYPE m25_txframeindisc; /* OFFSET: 0x2534 */
    SWITCH_PAGE_25_TXPAUSEPKTS_TYPE m25_txpausepkts; /* OFFSET: 0x2538 */
    SWITCH_PAGE_25_TXQPKTQ1_TYPE m25_txqpktq1; /* OFFSET: 0x253c */
    SWITCH_PAGE_25_TXQPKTQ2_TYPE m25_txqpktq2; /* OFFSET: 0x2540 */
    SWITCH_PAGE_25_TXQPKTQ3_TYPE m25_txqpktq3; /* OFFSET: 0x2544 */
    SWITCH_PAGE_25_TXQPKTQ4_TYPE m25_txqpktq4; /* OFFSET: 0x2548 */
    SWITCH_PAGE_25_TXQPKTQ5_TYPE m25_txqpktq5; /* OFFSET: 0x254c */
    SWITCH_PAGE_25_RXOCTETS_TYPE m25_rxoctets; /* OFFSET: 0x2550 */
    SWITCH_P25R_TYPE m25_rxundersizepkts; /* OFFSET: 0x2558 */
    SWITCH_PAGE_25_RXPAUSEPKTS_TYPE m25_rxpausepkts; /* OFFSET: 0x255c */
    SWITCH_P25R64_TYPE m25_rxpkts64octets; /* OFFSET: 0x2560 */
    SWITCH_P25R65127_TYPE m25_rxpkts65to127octets; /* OFFSET: 0x2564 */
    SWITCH_P25R128255_TYPE m25_rxpkts128to255octets; /* OFFSET: 0x2568 */
    SWITCH_P25R256511_TYPE m25_rxpkts256to511octets; /* OFFSET: 0x256c */
    SWITCH_P25R5121023_TYPE m25_rxpkts512to1023octets; /* OFFSET: 0x2570 */
    SWITCH_P25R1024_TYPE m25_rxpkts1024tomaxpktoctets; /* OFFSET: 0x2574 */
    SWITCH_P25R1_TYPE m25_rxoversizepkts; /* OFFSET: 0x2578 */
    SWITCH_PAGE_25_RXJABBERS_TYPE m25_rxjabbers; /* OFFSET: 0x257c */
    SWITCH_P25R2_TYPE m25_rxalignmenterrors; /* OFFSET: 0x2580 */
    SWITCH_PAGE_25_RXFCSERRORS_TYPE m25_rxfcserrors; /* OFFSET: 0x2584 */
    SWITCH_PAGE_25_RXGOODOCTETS_TYPE m25_rxgoodoctets; /* OFFSET: 0x2588 */
    SWITCH_PAGE_25_RXDROPPKTS_TYPE m25_rxdroppkts; /* OFFSET: 0x2590 */
    SWITCH_PAGE_25_RXUNICASTPKTS_TYPE m25_rxunicastpkts; /* OFFSET: 0x2594 */
    SWITCH_P25R3_TYPE m25_rxmulticastpkts; /* OFFSET: 0x2598 */
    SWITCH_P25R4_TYPE m25_rxbroadcastpkts; /* OFFSET: 0x259c */
    SWITCH_PAGE_25_RXSACHANGES_TYPE m25_rxsachanges; /* OFFSET: 0x25a0 */
    SWITCH_PAGE_25_RXFRAGMENTS_TYPE m25_rxfragments; /* OFFSET: 0x25a4 */
    SWITCH_PAGE_25_RXJUMBOPKT_TYPE m25_rxjumbopkt; /* OFFSET: 0x25a8 */
    SWITCH_PAGE_25_RXSYMBLERR_TYPE m25_rxsymblerr; /* OFFSET: 0x25ac */
    SWITCH_P25I_TYPE m25_inrangeerrcount; /* OFFSET: 0x25b0 */
    SWITCH_P25O_TYPE m25_outrangeerrcount; /* OFFSET: 0x25b4 */
    SWITCH_PAGE_25_EEE_LPI_EVENT_TYPE m25_eee_lpi_event; /* OFFSET: 0x25b8 */
    SWITCH_P25ELD_TYPE m25_eee_lpi_duration; /* OFFSET: 0x25bc */
    SWITCH_PAGE_25_RXDISCARD_TYPE m25_rxdiscard; /* OFFSET: 0x25c0 */
    SWITCH_RESERVED_TYPE rsvd128[4]; /* OFFSET: 0x25c4 */
    SWITCH_PAGE_25_TXQPKTQ6_TYPE m25_txqpktq6; /* OFFSET: 0x25c8 */
    SWITCH_PAGE_25_TXQPKTQ7_TYPE m25_txqpktq7; /* OFFSET: 0x25cc */
    SWITCH_P25T64_TYPE m25_txpkts64octets; /* OFFSET: 0x25d0 */
    SWITCH_P25T65127_TYPE m25_txpkts65to127octets; /* OFFSET: 0x25d4 */
    SWITCH_P25T128255_TYPE m25_txpkts128to255octets; /* OFFSET: 0x25d8 */
    SWITCH_P25T256511_TYPE m25_txpkts256to511octets; /* OFFSET: 0x25dc */
    SWITCH_P25T5121023_TYPE m25_txpkts512to1023octets; /* OFFSET: 0x25e0 */
    SWITCH_P25T1024_TYPE m25_txpkts1024tomaxpktoctets; /* OFFSET: 0x25e4 */
    SWITCH_RESERVED_TYPE rsvd129[24]; /* OFFSET: 0x25e8 */
    SWITCH_PAGE_26_TXOCTETS_TYPE m26_txoctets; /* OFFSET: 0x2600 */
    SWITCH_PAGE_26_TXDROPPKTS_TYPE m26_txdroppkts; /* OFFSET: 0x2608 */
    SWITCH_PAGE_26_TXQPKTQ0_TYPE m26_txqpktq0; /* OFFSET: 0x260c */
    SWITCH_P26T_TYPE m26_txbroadcastpkts; /* OFFSET: 0x2610 */
    SWITCH_P26T1_TYPE m26_txmulticastpkts; /* OFFSET: 0x2614 */
    SWITCH_PAGE_26_TXUNICASTPKTS_TYPE m26_txunicastpkts; /* OFFSET: 0x2618 */
    SWITCH_PAGE_26_TXCOLLISIONS_TYPE m26_txcollisions; /* OFFSET: 0x261c */
    SWITCH_P26T2_TYPE m26_txsinglecollision; /* OFFSET: 0x2620 */
    SWITCH_P26T3_TYPE m26_txmultiplecollision; /* OFFSET: 0x2624 */
    SWITCH_P26T4_TYPE m26_txdeferredtransmit; /* OFFSET: 0x2628 */
    SWITCH_P26T5_TYPE m26_txlatecollision; /* OFFSET: 0x262c */
    SWITCH_P26T6_TYPE m26_txexcessivecollision; /* OFFSET: 0x2630 */
    SWITCH_PAGE_26_TXFRAMEINDISC_TYPE m26_txframeindisc; /* OFFSET: 0x2634 */
    SWITCH_PAGE_26_TXPAUSEPKTS_TYPE m26_txpausepkts; /* OFFSET: 0x2638 */
    SWITCH_PAGE_26_TXQPKTQ1_TYPE m26_txqpktq1; /* OFFSET: 0x263c */
    SWITCH_PAGE_26_TXQPKTQ2_TYPE m26_txqpktq2; /* OFFSET: 0x2640 */
    SWITCH_PAGE_26_TXQPKTQ3_TYPE m26_txqpktq3; /* OFFSET: 0x2644 */
    SWITCH_PAGE_26_TXQPKTQ4_TYPE m26_txqpktq4; /* OFFSET: 0x2648 */
    SWITCH_PAGE_26_TXQPKTQ5_TYPE m26_txqpktq5; /* OFFSET: 0x264c */
    SWITCH_PAGE_26_RXOCTETS_TYPE m26_rxoctets; /* OFFSET: 0x2650 */
    SWITCH_P26R_TYPE m26_rxundersizepkts; /* OFFSET: 0x2658 */
    SWITCH_PAGE_26_RXPAUSEPKTS_TYPE m26_rxpausepkts; /* OFFSET: 0x265c */
    SWITCH_P26R64_TYPE m26_rxpkts64octets; /* OFFSET: 0x2660 */
    SWITCH_P26R65127_TYPE m26_rxpkts65to127octets; /* OFFSET: 0x2664 */
    SWITCH_P26R128255_TYPE m26_rxpkts128to255octets; /* OFFSET: 0x2668 */
    SWITCH_P26R256511_TYPE m26_rxpkts256to511octets; /* OFFSET: 0x266c */
    SWITCH_P26R5121023_TYPE m26_rxpkts512to1023octets; /* OFFSET: 0x2670 */
    SWITCH_P26R1024_TYPE m26_rxpkts1024tomaxpktoctets; /* OFFSET: 0x2674 */
    SWITCH_P26R1_TYPE m26_rxoversizepkts; /* OFFSET: 0x2678 */
    SWITCH_PAGE_26_RXJABBERS_TYPE m26_rxjabbers; /* OFFSET: 0x267c */
    SWITCH_P26R2_TYPE m26_rxalignmenterrors; /* OFFSET: 0x2680 */
    SWITCH_PAGE_26_RXFCSERRORS_TYPE m26_rxfcserrors; /* OFFSET: 0x2684 */
    SWITCH_PAGE_26_RXGOODOCTETS_TYPE m26_rxgoodoctets; /* OFFSET: 0x2688 */
    SWITCH_PAGE_26_RXDROPPKTS_TYPE m26_rxdroppkts; /* OFFSET: 0x2690 */
    SWITCH_PAGE_26_RXUNICASTPKTS_TYPE m26_rxunicastpkts; /* OFFSET: 0x2694 */
    SWITCH_P26R3_TYPE m26_rxmulticastpkts; /* OFFSET: 0x2698 */
    SWITCH_P26R4_TYPE m26_rxbroadcastpkts; /* OFFSET: 0x269c */
    SWITCH_PAGE_26_RXSACHANGES_TYPE m26_rxsachanges; /* OFFSET: 0x26a0 */
    SWITCH_PAGE_26_RXFRAGMENTS_TYPE m26_rxfragments; /* OFFSET: 0x26a4 */
    SWITCH_PAGE_26_RXJUMBOPKT_TYPE m26_rxjumbopkt; /* OFFSET: 0x26a8 */
    SWITCH_PAGE_26_RXSYMBLERR_TYPE m26_rxsymblerr; /* OFFSET: 0x26ac */
    SWITCH_P26I_TYPE m26_inrangeerrcount; /* OFFSET: 0x26b0 */
    SWITCH_P26O_TYPE m26_outrangeerrcount; /* OFFSET: 0x26b4 */
    SWITCH_PAGE_26_EEE_LPI_EVENT_TYPE m26_eee_lpi_event; /* OFFSET: 0x26b8 */
    SWITCH_P26ELD_TYPE m26_eee_lpi_duration; /* OFFSET: 0x26bc */
    SWITCH_PAGE_26_RXDISCARD_TYPE m26_rxdiscard; /* OFFSET: 0x26c0 */
    SWITCH_RESERVED_TYPE rsvd130[4]; /* OFFSET: 0x26c4 */
    SWITCH_PAGE_26_TXQPKTQ6_TYPE m26_txqpktq6; /* OFFSET: 0x26c8 */
    SWITCH_PAGE_26_TXQPKTQ7_TYPE m26_txqpktq7; /* OFFSET: 0x26cc */
    SWITCH_P26T64_TYPE m26_txpkts64octets; /* OFFSET: 0x26d0 */
    SWITCH_P26T65127_TYPE m26_txpkts65to127octets; /* OFFSET: 0x26d4 */
    SWITCH_P26T128255_TYPE m26_txpkts128to255octets; /* OFFSET: 0x26d8 */
    SWITCH_P26T256511_TYPE m26_txpkts256to511octets; /* OFFSET: 0x26dc */
    SWITCH_P26T5121023_TYPE m26_txpkts512to1023octets; /* OFFSET: 0x26e0 */
    SWITCH_P26T1024_TYPE m26_txpkts1024tomaxpktoctets; /* OFFSET: 0x26e4 */
    SWITCH_RESERVED_TYPE rsvd131[24]; /* OFFSET: 0x26e8 */
    SWITCH_PAGE_27_TXOCTETS_P7_TYPE m27_txoctets_p7; /* OFFSET: 0x2700 */
    SWITCH_PAGE_27_TXDROPPKTS_P7_TYPE m27_txdroppkts_p7; /* OFFSET: 0x2708 */
    SWITCH_PAGE_27_TXQPKTQ0_P7_TYPE m27_txqpktq0_p7; /* OFFSET: 0x270c */
    SWITCH_P27TP7_TYPE m27_txbroadcastpkts_p7; /* OFFSET: 0x2710 */
    SWITCH_P27TP71_TYPE m27_txmulticastpkts_p7; /* OFFSET: 0x2714 */
    SWITCH_P27TP72_TYPE m27_txunicastpkts_p7; /* OFFSET: 0x2718 */
    SWITCH_P27TP73_TYPE m27_txcollisions_p7; /* OFFSET: 0x271c */
    SWITCH_P27TP74_TYPE m27_txsinglecollision_p7; /* OFFSET: 0x2720 */
    SWITCH_P27TP75_TYPE m27_txmultiplecollision_p7; /* OFFSET: 0x2724 */
    SWITCH_P27TP76_TYPE m27_txdeferredtransmit_p7; /* OFFSET: 0x2728 */
    SWITCH_P27TP77_TYPE m27_txlatecollision_p7; /* OFFSET: 0x272c */
    SWITCH_P27TP78_TYPE m27_txexcessivecollision_p7; /* OFFSET: 0x2730 */
    SWITCH_P27TP79_TYPE m27_txframeindisc_p7; /* OFFSET: 0x2734 */
    SWITCH_P27TP710_TYPE m27_txpausepkts_p7; /* OFFSET: 0x2738 */
    SWITCH_PAGE_27_TXQPKTQ1_P7_TYPE m27_txqpktq1_p7; /* OFFSET: 0x273c */
    SWITCH_PAGE_27_TXQPKTQ2_P7_TYPE m27_txqpktq2_p7; /* OFFSET: 0x2740 */
    SWITCH_PAGE_27_TXQPKTQ3_P7_TYPE m27_txqpktq3_p7; /* OFFSET: 0x2744 */
    SWITCH_PAGE_27_TXQPKTQ4_P7_TYPE m27_txqpktq4_p7; /* OFFSET: 0x2748 */
    SWITCH_PAGE_27_TXQPKTQ5_P7_TYPE m27_txqpktq5_p7; /* OFFSET: 0x274c */
    SWITCH_PAGE_27_RXOCTETS_P7_TYPE m27_rxoctets_p7; /* OFFSET: 0x2750 */
    SWITCH_P27RP7_TYPE m27_rxundersizepkts_p7; /* OFFSET: 0x2758 */
    SWITCH_P27RP71_TYPE m27_rxpausepkts_p7; /* OFFSET: 0x275c */
    SWITCH_P27R64P7_TYPE m27_rxpkts64octets_p7; /* OFFSET: 0x2760 */
    SWITCH_P27R65127P7_TYPE m27_rxpkts65to127octets_p7; /* OFFSET: 0x2764 */
    SWITCH_P27R128255P7_TYPE m27_rxpkts128to255octets_p7; /* OFFSET: 0x2768 */
    SWITCH_P27R256511P7_TYPE m27_rxpkts256to511octets_p7; /* OFFSET: 0x276c */
    SWITCH_P27R5121023P7_TYPE m27_rxpkts512to1023octets_p7; /* OFFSET: 0x2770 */
    SWITCH_P27R1024P7_TYPE m27_rxpkts1024tomaxpktoctets_p7; /* OFFSET: 0x2774 */
    SWITCH_P27RP72_TYPE m27_rxoversizepkts_p7; /* OFFSET: 0x2778 */
    SWITCH_PAGE_27_RXJABBERS_P7_TYPE m27_rxjabbers_p7; /* OFFSET: 0x277c */
    SWITCH_P27RP73_TYPE m27_rxalignmenterrors_p7; /* OFFSET: 0x2780 */
    SWITCH_P27RP74_TYPE m27_rxfcserrors_p7; /* OFFSET: 0x2784 */
    SWITCH_P27RP75_TYPE m27_rxgoodoctets_p7; /* OFFSET: 0x2788 */
    SWITCH_PAGE_27_RXDROPPKTS_P7_TYPE m27_rxdroppkts_p7; /* OFFSET: 0x2790 */
    SWITCH_P27RP76_TYPE m27_rxunicastpkts_p7; /* OFFSET: 0x2794 */
    SWITCH_P27RP77_TYPE m27_rxmulticastpkts_p7; /* OFFSET: 0x2798 */
    SWITCH_P27RP78_TYPE m27_rxbroadcastpkts_p7; /* OFFSET: 0x279c */
    SWITCH_P27RP79_TYPE m27_rxsachanges_p7; /* OFFSET: 0x27a0 */
    SWITCH_P27RP710_TYPE m27_rxfragments_p7; /* OFFSET: 0x27a4 */
    SWITCH_PAGE_27_RXJUMBOPKT_P7_TYPE m27_rxjumbopkt_p7; /* OFFSET: 0x27a8 */
    SWITCH_PAGE_27_RXSYMBLERR_P7_TYPE m27_rxsymblerr_p7; /* OFFSET: 0x27ac */
    SWITCH_P27IP7_TYPE m27_inrangeerrcount_p7; /* OFFSET: 0x27b0 */
    SWITCH_P27OP7_TYPE m27_outrangeerrcount_p7; /* OFFSET: 0x27b4 */
    SWITCH_P27ELEP7_TYPE m27_eee_lpi_event_p7; /* OFFSET: 0x27b8 */
    SWITCH_P27ELDP7_TYPE m27_eee_lpi_duration_p7; /* OFFSET: 0x27bc */
    SWITCH_PAGE_27_RXDISCARD_P7_TYPE m27_rxdiscard_p7; /* OFFSET: 0x27c0 */
    SWITCH_RESERVED_TYPE rsvd132[4]; /* OFFSET: 0x27c4 */
    SWITCH_PAGE_27_TXQPKTQ6_P7_TYPE m27_txqpktq6_p7; /* OFFSET: 0x27c8 */
    SWITCH_PAGE_27_TXQPKTQ7_P7_TYPE m27_txqpktq7_p7; /* OFFSET: 0x27cc */
    SWITCH_P27T64P7_TYPE m27_txpkts64octets_p7; /* OFFSET: 0x27d0 */
    SWITCH_P27T65127P7_TYPE m27_txpkts65to127octets_p7; /* OFFSET: 0x27d4 */
    SWITCH_P27T128255P7_TYPE m27_txpkts128to255octets_p7; /* OFFSET: 0x27d8 */
    SWITCH_P27T256511P7_TYPE m27_txpkts256to511octets_p7; /* OFFSET: 0x27dc */
    SWITCH_P27T5121023P7_TYPE m27_txpkts512to1023octets_p7; /* OFFSET: 0x27e0 */
    SWITCH_P27T1024P7_TYPE m27_txpkts1024tomaxpktoctets_p7; /* OFFSET: 0x27e4 */
    SWITCH_RESERVED_TYPE rsvd133[24]; /* OFFSET: 0x27e8 */
    SWITCH_PAGE_28_TXOCTETS_IMP_TYPE m28_txoctets_imp; /* OFFSET: 0x2800 */
    SWITCH_P28TI_TYPE m28_txdroppkts_imp; /* OFFSET: 0x2808 */
    SWITCH_PAGE_28_TXQPKTQ0_IMP_TYPE m28_txqpktq0_imp; /* OFFSET: 0x280c */
    SWITCH_P28TI1_TYPE m28_txbroadcastpkts_imp; /* OFFSET: 0x2810 */
    SWITCH_P28TI2_TYPE m28_txmulticastpkts_imp; /* OFFSET: 0x2814 */
    SWITCH_P28TI3_TYPE m28_txunicastpkts_imp; /* OFFSET: 0x2818 */
    SWITCH_P28TI4_TYPE m28_txcollisions_imp; /* OFFSET: 0x281c */
    SWITCH_P28TI5_TYPE m28_txsinglecollision_imp; /* OFFSET: 0x2820 */
    SWITCH_P28TI6_TYPE m28_txmultiplecollision_imp; /* OFFSET: 0x2824 */
    SWITCH_P28TI7_TYPE m28_txdeferredtransmit_imp; /* OFFSET: 0x2828 */
    SWITCH_P28TI8_TYPE m28_txlatecollision_imp; /* OFFSET: 0x282c */
    SWITCH_P28TI9_TYPE m28_txexcessivecollision_imp; /* OFFSET: 0x2830 */
    SWITCH_P28TI10_TYPE m28_txframeindisc_imp; /* OFFSET: 0x2834 */
    SWITCH_P28TI11_TYPE m28_txpausepkts_imp; /* OFFSET: 0x2838 */
    SWITCH_PAGE_28_TXQPKTQ1_IMP_TYPE m28_txqpktq1_imp; /* OFFSET: 0x283c */
    SWITCH_PAGE_28_TXQPKTQ2_IMP_TYPE m28_txqpktq2_imp; /* OFFSET: 0x2840 */
    SWITCH_PAGE_28_TXQPKTQ3_IMP_TYPE m28_txqpktq3_imp; /* OFFSET: 0x2844 */
    SWITCH_PAGE_28_TXQPKTQ4_IMP_TYPE m28_txqpktq4_imp; /* OFFSET: 0x2848 */
    SWITCH_PAGE_28_TXQPKTQ5_IMP_TYPE m28_txqpktq5_imp; /* OFFSET: 0x284c */
    SWITCH_PAGE_28_RXOCTETS_IMP_TYPE m28_rxoctets_imp; /* OFFSET: 0x2850 */
    SWITCH_P28RI_TYPE m28_rxundersizepkts_imp; /* OFFSET: 0x2858 */
    SWITCH_P28RI1_TYPE m28_rxpausepkts_imp; /* OFFSET: 0x285c */
    SWITCH_P28R64I_TYPE m28_rxpkts64octets_imp; /* OFFSET: 0x2860 */
    SWITCH_P28R65127I_TYPE m28_rxpkts65to127octets_imp; /* OFFSET: 0x2864 */
    SWITCH_P28R128255I_TYPE m28_rxpkts128to255octets_imp; /* OFFSET: 0x2868 */
    SWITCH_P28R256511I_TYPE m28_rxpkts256to511octets_imp; /* OFFSET: 0x286c */
    SWITCH_P28R5121023I_TYPE m28_rxpkts512to1023octets_imp; /* OFFSET: 0x2870 */
    SWITCH_P28R1024I_TYPE m28_rxpkts1024tomaxpktoctets_imp; /* OFFSET: 0x2874 */
    SWITCH_P28RI2_TYPE m28_rxoversizepkts_imp; /* OFFSET: 0x2878 */
    SWITCH_PAGE_28_RXJABBERS_IMP_TYPE m28_rxjabbers_imp; /* OFFSET: 0x287c */
    SWITCH_P28RI3_TYPE m28_rxalignmenterrors_imp; /* OFFSET: 0x2880 */
    SWITCH_P28RI4_TYPE m28_rxfcserrors_imp; /* OFFSET: 0x2884 */
    SWITCH_P28RI5_TYPE m28_rxgoodoctets_imp; /* OFFSET: 0x2888 */
    SWITCH_P28RI6_TYPE m28_rxdroppkts_imp; /* OFFSET: 0x2890 */
    SWITCH_P28RI7_TYPE m28_rxunicastpkts_imp; /* OFFSET: 0x2894 */
    SWITCH_P28RI8_TYPE m28_rxmulticastpkts_imp; /* OFFSET: 0x2898 */
    SWITCH_P28RI9_TYPE m28_rxbroadcastpkts_imp; /* OFFSET: 0x289c */
    SWITCH_P28RI10_TYPE m28_rxsachanges_imp; /* OFFSET: 0x28a0 */
    SWITCH_P28RI11_TYPE m28_rxfragments_imp; /* OFFSET: 0x28a4 */
    SWITCH_P28RI12_TYPE m28_rxjumbopkt_imp; /* OFFSET: 0x28a8 */
    SWITCH_P28RI13_TYPE m28_rxsymblerr_imp; /* OFFSET: 0x28ac */
    SWITCH_P28II_TYPE m28_inrangeerrcount_imp; /* OFFSET: 0x28b0 */
    SWITCH_P28OI_TYPE m28_outrangeerrcount_imp; /* OFFSET: 0x28b4 */
    SWITCH_P28ELEI_TYPE m28_eee_lpi_event_imp; /* OFFSET: 0x28b8 */
    SWITCH_P28ELDI_TYPE m28_eee_lpi_duration_imp; /* OFFSET: 0x28bc */
    SWITCH_PAGE_28_RXDISCARD_IMP_TYPE m28_rxdiscard_imp; /* OFFSET: 0x28c0 */
    SWITCH_RESERVED_TYPE rsvd134[4]; /* OFFSET: 0x28c4 */
    SWITCH_PAGE_28_TXQPKTQ6_IMP_TYPE m28_txqpktq6_imp; /* OFFSET: 0x28c8 */
    SWITCH_PAGE_28_TXQPKTQ7_IMP_TYPE m28_txqpktq7_imp; /* OFFSET: 0x28cc */
    SWITCH_P28T64I_TYPE m28_txpkts64octets_imp; /* OFFSET: 0x28d0 */
    SWITCH_P28T65127I_TYPE m28_txpkts65to127octets_imp; /* OFFSET: 0x28d4 */
    SWITCH_P28T128255I_TYPE m28_txpkts128to255octets_imp; /* OFFSET: 0x28d8 */
    SWITCH_P28T256511I_TYPE m28_txpkts256to511octets_imp; /* OFFSET: 0x28dc */
    SWITCH_P28T5121023I_TYPE m28_txpkts512to1023octets_imp; /* OFFSET: 0x28e0 */
    SWITCH_P28T1024I_TYPE m28_txpkts1024tomaxpktoctets_imp; /* OFFSET: 0x28e4 */
    SWITCH_RESERVED_TYPE rsvd135[1816]; /* OFFSET: 0x28e8 */
    SWITCH_P30QGC_TYPE m30_qos_global_ctrl; /* OFFSET: 0x3000 */
    SWITCH_RESERVED_TYPE rsvd136[3]; /* OFFSET: 0x3001 */
    SWITCH_PAGE_30_QOS_1P_EN_TYPE m30_qos_1p_en; /* OFFSET: 0x3004 */
    SWITCH_P30QED_TYPE m30_qos_en_diffserv; /* OFFSET: 0x3006 */
    SWITCH_RESERVED_TYPE rsvd137[8]; /* OFFSET: 0x3008 */
    SWITCH_P30P0P2D0_TYPE m30_p0_pcp2tc_dei0; /* OFFSET: 0x3010 */
    SWITCH_P30P1P2D0_TYPE m30_p1_pcp2tc_dei0; /* OFFSET: 0x3014 */
    SWITCH_P30P2P2D0_TYPE m30_p2_pcp2tc_dei0; /* OFFSET: 0x3018 */
    SWITCH_P30P3P2D0_TYPE m30_p3_pcp2tc_dei0; /* OFFSET: 0x301c */
    SWITCH_P30P4P2D0_TYPE m30_p4_pcp2tc_dei0; /* OFFSET: 0x3020 */
    SWITCH_P30P5P2D0_TYPE m30_p5_pcp2tc_dei0; /* OFFSET: 0x3024 */
    SWITCH_P30P6P2D0_TYPE m30_p6_pcp2tc_dei0; /* OFFSET: 0x3028 */
    SWITCH_P30P7P2D0_TYPE m30_p7_pcp2tc_dei0; /* OFFSET: 0x302c */
    SWITCH_P30IP2D0_TYPE m30_imp_pcp2tc_dei0; /* OFFSET: 0x3030 */
    SWITCH_RESERVED_TYPE rsvd138[6]; /* OFFSET: 0x3034 */
    SWITCH_RESERVED_TYPE rsvd139[6]; /* OFFSET: 0x303a */
    SWITCH_RESERVED_TYPE rsvd140[6]; /* OFFSET: 0x3040 */
    SWITCH_RESERVED_TYPE rsvd141[6]; /* OFFSET: 0x3046 */
    SWITCH_PAGE_30_PID2TC_TYPE m30_pid2tc; /* OFFSET: 0x304c */
    SWITCH_RESERVED_TYPE rsvd142[4]; /* OFFSET: 0x3050 */
    SWITCH_P30TSTP0_TYPE m30_tc_sel_table_p0; /* OFFSET: 0x3054 */
    SWITCH_P30TSTP1_TYPE m30_tc_sel_table_p1; /* OFFSET: 0x3056 */
    SWITCH_P30TSTP2_TYPE m30_tc_sel_table_p2; /* OFFSET: 0x3058 */
    SWITCH_P30TSTP3_TYPE m30_tc_sel_table_p3; /* OFFSET: 0x305a */
    SWITCH_P30TSTP4_TYPE m30_tc_sel_table_p4; /* OFFSET: 0x305c */
    SWITCH_P30TSTP5_TYPE m30_tc_sel_table_p5; /* OFFSET: 0x305e */
    SWITCH_P30TSTP6_TYPE m30_tc_sel_table_p6; /* OFFSET: 0x3060 */
    SWITCH_P30P7TST_TYPE m30_p7_tc_sel_table; /* OFFSET: 0x3062 */
    SWITCH_P30ITST_TYPE m30_imp_tc_sel_table; /* OFFSET: 0x3064 */
    SWITCH_RESERVED_TYPE rsvd143[2]; /* OFFSET: 0x3066 */
    SWITCH_PAGE_30_CPU2COS_MAP_TYPE m30_cpu2cos_map; /* OFFSET: 0x3068 */
    SWITCH_RESERVED_TYPE rsvd144[4]; /* OFFSET: 0x306c */
    SWITCH_P30P0T2M_TYPE m30_p0_tc2cos_map; /* OFFSET: 0x3070 */
    SWITCH_P30P1T2M_TYPE m30_p1_tc2cos_map; /* OFFSET: 0x3074 */
    SWITCH_P30P2T2M_TYPE m30_p2_tc2cos_map; /* OFFSET: 0x3078 */
    SWITCH_P30P3T2M_TYPE m30_p3_tc2cos_map; /* OFFSET: 0x307c */
    SWITCH_P30P4T2M_TYPE m30_p4_tc2cos_map; /* OFFSET: 0x3080 */
    SWITCH_P30P5T2M_TYPE m30_p5_tc2cos_map; /* OFFSET: 0x3084 */
    SWITCH_P30P6T2M_TYPE m30_p6_tc2cos_map; /* OFFSET: 0x3088 */
    SWITCH_P30P7T2M_TYPE m30_p7_tc2cos_map; /* OFFSET: 0x308c */
    SWITCH_P30IT2M_TYPE m30_imp_tc2cos_map; /* OFFSET: 0x3090 */
    SWITCH_RESERVED_TYPE rsvd145[20]; /* OFFSET: 0x3094 */
    SWITCH_P30QRS0_TYPE m30_qos_reg_spare0; /* OFFSET: 0x30a8 */
    SWITCH_P30QRS1_TYPE m30_qos_reg_spare1; /* OFFSET: 0x30ac */
    SWITCH_P30P0P2D1_TYPE m30_p0_pcp2tc_dei1; /* OFFSET: 0x30b0 */
    SWITCH_P30P1P2D1_TYPE m30_p1_pcp2tc_dei1; /* OFFSET: 0x30b4 */
    SWITCH_P30P2P2D1_TYPE m30_p2_pcp2tc_dei1; /* OFFSET: 0x30b8 */
    SWITCH_P30P3P2D1_TYPE m30_p3_pcp2tc_dei1; /* OFFSET: 0x30bc */
    SWITCH_P30P4P2D1_TYPE m30_p4_pcp2tc_dei1; /* OFFSET: 0x30c0 */
    SWITCH_P30P5P2D1_TYPE m30_p5_pcp2tc_dei1; /* OFFSET: 0x30c4 */
    SWITCH_P30P6P2D1_TYPE m30_p6_pcp2tc_dei1; /* OFFSET: 0x30c8 */
    SWITCH_P30P7P2D1_TYPE m30_p7_pcp2tc_dei1; /* OFFSET: 0x30cc */
    SWITCH_P30IP2D1_TYPE m30_imp_pcp2tc_dei1; /* OFFSET: 0x30d0 */
    SWITCH_RESERVED_TYPE rsvd146[44]; /* OFFSET: 0x30d4 */
    SWITCH_P31PVC0_TYPE m31_port_vlan_ctl0; /* OFFSET: 0x3100 */
    SWITCH_P31PVC1_TYPE m31_port_vlan_ctl1; /* OFFSET: 0x3102 */
    SWITCH_P31PVC2_TYPE m31_port_vlan_ctl2; /* OFFSET: 0x3104 */
    SWITCH_P31PVC3_TYPE m31_port_vlan_ctl3; /* OFFSET: 0x3106 */
    SWITCH_P31PVC4_TYPE m31_port_vlan_ctl4; /* OFFSET: 0x3108 */
    SWITCH_P31PVC5_TYPE m31_port_vlan_ctl5; /* OFFSET: 0x310a */
    SWITCH_P31PVC6_TYPE m31_port_vlan_ctl6; /* OFFSET: 0x310c */
    SWITCH_P31PVCP7_TYPE m31_port_vlan_ctl_p7; /* OFFSET: 0x310e */
    SWITCH_P31PVCI_TYPE m31_port_vlan_ctl_imp; /* OFFSET: 0x3110 */
    SWITCH_RESERVED_TYPE rsvd147[14]; /* OFFSET: 0x3112 */
    SWITCH_P31VRS0_TYPE m31_vlan_reg_spare0; /* OFFSET: 0x3120 */
    SWITCH_P31VRS1_TYPE m31_vlan_reg_spare1; /* OFFSET: 0x3124 */
    SWITCH_RESERVED_TYPE rsvd148[216]; /* OFFSET: 0x3128 */
    SWITCH_P32MTC_TYPE m32_mac_trunk_ctl; /* OFFSET: 0x3200 */
    SWITCH_RESERVED_TYPE rsvd149[15]; /* OFFSET: 0x3201 */
    SWITCH_P32TGC0_TYPE m32_trunk_grp_ctl0; /* OFFSET: 0x3210 */
    SWITCH_P32TGC1_TYPE m32_trunk_grp_ctl1; /* OFFSET: 0x3212 */
    SWITCH_P32TGC2_TYPE m32_trunk_grp_ctl2; /* OFFSET: 0x3214 */
    SWITCH_P32TGC3_TYPE m32_trunk_grp_ctl3; /* OFFSET: 0x3216 */
    SWITCH_RESERVED_TYPE rsvd150[8]; /* OFFSET: 0x3218 */
    SWITCH_P32TRS0_TYPE m32_trunk_reg_spare0; /* OFFSET: 0x3220 */
    SWITCH_P32TRS1_TYPE m32_trunk_reg_spare1; /* OFFSET: 0x3224 */
    SWITCH_RESERVED_TYPE rsvd151[472]; /* OFFSET: 0x3228 */
    SWITCH_P34VC0_TYPE m34_vlan_ctrl0; /* OFFSET: 0x3400 */
    SWITCH_P34VC1_TYPE m34_vlan_ctrl1; /* OFFSET: 0x3401 */
    SWITCH_P34VC2_TYPE m34_vlan_ctrl2; /* OFFSET: 0x3402 */
    SWITCH_P34VC3_TYPE m34_vlan_ctrl3; /* OFFSET: 0x3403 */
    SWITCH_P34VC4_TYPE m34_vlan_ctrl4; /* OFFSET: 0x3405 */
    SWITCH_P34VC5_TYPE m34_vlan_ctrl5; /* OFFSET: 0x3406 */
    SWITCH_P34VC6_TYPE m34_vlan_ctrl6; /* OFFSET: 0x3407 */
    SWITCH_RESERVED_TYPE rsvd152[2]; /* OFFSET: 0x3408 */
    SWITCH_P34VMPAC_TYPE m34_vlan_multi_port_addr_ctl; /* OFFSET: 0x340a */
    SWITCH_RESERVED_TYPE rsvd153[4]; /* OFFSET: 0x340c */
    SWITCH_P34D1TP0_TYPE m34_default_1q_tag_p0; /* OFFSET: 0x3410 */
    SWITCH_P34D1TP1_TYPE m34_default_1q_tag_p1; /* OFFSET: 0x3412 */
    SWITCH_P34D1TP2_TYPE m34_default_1q_tag_p2; /* OFFSET: 0x3414 */
    SWITCH_P34D1TP3_TYPE m34_default_1q_tag_p3; /* OFFSET: 0x3416 */
    SWITCH_P34D1TP4_TYPE m34_default_1q_tag_p4; /* OFFSET: 0x3418 */
    SWITCH_P34D1TP5_TYPE m34_default_1q_tag_p5; /* OFFSET: 0x341a */
    SWITCH_P34D1TP6_TYPE m34_default_1q_tag_p6; /* OFFSET: 0x341c */
    SWITCH_P34D1TP7_TYPE m34_default_1q_tag_p7; /* OFFSET: 0x341e */
    SWITCH_P34D1TI_TYPE m34_default_1q_tag_imp; /* OFFSET: 0x3420 */
    SWITCH_RESERVED_TYPE rsvd154[14]; /* OFFSET: 0x3422 */
    SWITCH_PAGE_34_DTAG_TPID_TYPE m34_dtag_tpid; /* OFFSET: 0x3430 */
    SWITCH_P34ISP_TYPE m34_isp_sel_portmap; /* OFFSET: 0x3432 */
    SWITCH_RESERVED_TYPE rsvd155[12]; /* OFFSET: 0x3434 */
    SWITCH_P34EVRTA_TYPE m34_egress_vid_rmk_tbl_acs; /* OFFSET: 0x3440 */
    SWITCH_P34EVRTD_TYPE m34_egress_vid_rmk_tbl_data; /* OFFSET: 0x3444 */
    SWITCH_RESERVED_TYPE rsvd156[8]; /* OFFSET: 0x3448 */
    SWITCH_P34JAVE_TYPE m34_join_all_vlan_en; /* OFFSET: 0x3450 */
    SWITCH_P34PISC_TYPE m34_port_ivl_svl_ctrl; /* OFFSET: 0x3452 */
    SWITCH_RESERVED_TYPE rsvd157[12]; /* OFFSET: 0x3454 */
    SWITCH_P34B8021RS0_TYPE m34_bcm8021q_reg_spare0; /* OFFSET: 0x3460 */
    SWITCH_P34B8021RS1_TYPE m34_bcm8021q_reg_spare1; /* OFFSET: 0x3464 */
    SWITCH_RESERVED_TYPE rsvd158[8]; /* OFFSET: 0x3468 */
    SWITCH_P34VRC_TYPE m34_vid_remap_ctl; /* OFFSET: 0x3470 */
    SWITCH_P34PRC_TYPE m34_pcp_remap_ctl; /* OFFSET: 0x3474 */
    SWITCH_RESERVED_TYPE rsvd159[136]; /* OFFSET: 0x3478 */
    SWITCH_P35EVRTA_TYPE m35_egress_vid_rmp_tbl_acs; /* OFFSET: 0x3500 */
    SWITCH_P35EVRTD_TYPE m35_egress_vid_rmp_tbl_data; /* OFFSET: 0x3504 */
    SWITCH_RESERVED_TYPE rsvd160[244]; /* OFFSET: 0x350c */
    SWITCH_P36DC_TYPE m36_dos_ctrl; /* OFFSET: 0x3600 */
    SWITCH_P36MTHS_TYPE m36_minimum_tcp_hdr_sz; /* OFFSET: 0x3604 */
    SWITCH_RESERVED_TYPE rsvd161[3]; /* OFFSET: 0x3605 */
    SWITCH_P36MI4SR_TYPE m36_max_icmpv4_size_reg; /* OFFSET: 0x3608 */
    SWITCH_P36MI6SR_TYPE m36_max_icmpv6_size_reg; /* OFFSET: 0x360c */
    SWITCH_P36DDLR_TYPE m36_dos_dis_lrn_reg; /* OFFSET: 0x3610 */
    SWITCH_RESERVED_TYPE rsvd162[15]; /* OFFSET: 0x3611 */
    SWITCH_P36DRS0_TYPE m36_dos_reg_spare0; /* OFFSET: 0x3620 */
    SWITCH_P36DRS1_TYPE m36_dos_reg_spare1; /* OFFSET: 0x3624 */
    SWITCH_P36DISR_TYPE m36_dos_intr_sts_reg; /* OFFSET: 0x3628 */
    SWITCH_P36DIER_TYPE m36_dos_intr_en_reg; /* OFFSET: 0x362c */
    SWITCH_P36DICR_TYPE m36_dos_intr_clr_reg; /* OFFSET: 0x3630 */
    SWITCH_RESERVED_TYPE rsvd163[4]; /* OFFSET: 0x3634 */
    SWITCH_P36DILECR_TYPE m36_dos_ip_land_event_cnt_reg; /* OFFSET: 0x3638 */
    SWITCH_P36DTBECR_TYPE m36_dos_tcp_blat_event_cnt_reg; /* OFFSET: 0x363c */
    SWITCH_P36DUBECR_TYPE m36_dos_udp_blat_event_cnt_reg; /* OFFSET: 0x3640 */
    SWITCH_P36DTNSECR_TYPE m36_dos_tcp_null_scan_event_cnt_reg; /* OFFSET: 0x3644 */
    SWITCH_P36DTXSECR_TYPE m36_dos_tcp_xmass_scan_event_cnt_reg; /* OFFSET: 0x3648 */
    SWITCH_P36DTSSECR_TYPE m36_dos_tcp_synfin_scan_event_cnt_reg; /* OFFSET: 0x364c */
    SWITCH_P36DTSEECR_TYPE m36_dos_tcp_syn_err_event_cnt_reg; /* OFFSET: 0x3650 */
    SWITCH_P36DTSHECR_TYPE m36_dos_tcp_short_hdr_event_cnt_reg; /* OFFSET: 0x3654 */
    SWITCH_P36DTFEECR_TYPE m36_dos_tcp_frag_err_event_cnt_reg; /* OFFSET: 0x3658 */
    SWITCH_P36DI4FECR_TYPE m36_dos_icmpv4_fragment_event_cnt_reg; /* OFFSET: 0x365c */
    SWITCH_P36DI6FECR_TYPE m36_dos_icmpv6_fragment_event_cnt_reg; /* OFFSET: 0x3660 */
    SWITCH_P36DI4LPECR_TYPE m36_dos_icmpv4_long_ping_event_cnt_reg; /* OFFSET: 0x3664 */
    SWITCH_P36DI6LPECR_TYPE m36_dos_icmpv6_long_ping_event_cnt_reg; /* OFFSET: 0x3668 */
    SWITCH_P36DCER_TYPE m36_dos_cnt_en_reg; /* OFFSET: 0x366c */
    SWITCH_P36DCCR_TYPE m36_dos_cnt_clr_reg; /* OFFSET: 0x3670 */
    SWITCH_P36DICSR_TYPE m36_dos_intr_cnt_src_reg; /* OFFSET: 0x3674 */
    SWITCH_P36DIPS_TYPE m36_dos_intr_port_sts; /* OFFSET: 0x3678 */
    SWITCH_RESERVED_TYPE rsvd164[132]; /* OFFSET: 0x367c */
    SWITCH_P37VC_TYPE m37_vlanhop_ctrl; /* OFFSET: 0x3700 */
    SWITCH_RESERVED_TYPE rsvd165[2304]; /* OFFSET: 0x3701 */
    SWITCH_P40JPM_TYPE m40_jumbo_port_mask; /* OFFSET: 0x4001 */
    SWITCH_P40MGFMS_TYPE m40_mib_gd_fm_max_size; /* OFFSET: 0x4005 */
    SWITCH_RESERVED_TYPE rsvd166[9]; /* OFFSET: 0x4007 */
    SWITCH_P40JCRS0_TYPE m40_jumbo_ctrl_reg_spare0; /* OFFSET: 0x4010 */
    SWITCH_P40JCRS1_TYPE m40_jumbo_ctrl_reg_spare1; /* OFFSET: 0x4014 */
    SWITCH_RESERVED_TYPE rsvd167[232]; /* OFFSET: 0x4018 */
    SWITCH_P41CIC_TYPE m41_comm_irc_con; /* OFFSET: 0x4100 */
    SWITCH_P41IVZT_TYPE m41_irc_virtual_zero_thd; /* OFFSET: 0x4104 */
    SWITCH_P41IAT_TYPE m41_irc_alarm_thd; /* OFFSET: 0x4106 */
    SWITCH_RESERVED_TYPE rsvd168[8]; /* OFFSET: 0x4108 */
    SWITCH_P41BSRP0_TYPE m41_bc_sup_ratectrl_p0; /* OFFSET: 0x4110 */
    SWITCH_P41BSRP1_TYPE m41_bc_sup_ratectrl_p1; /* OFFSET: 0x4114 */
    SWITCH_P41BSRP2_TYPE m41_bc_sup_ratectrl_p2; /* OFFSET: 0x4118 */
    SWITCH_P41BSRP3_TYPE m41_bc_sup_ratectrl_p3; /* OFFSET: 0x411c */
    SWITCH_P41BSRP4_TYPE m41_bc_sup_ratectrl_p4; /* OFFSET: 0x4120 */
    SWITCH_P41BSRP5_TYPE m41_bc_sup_ratectrl_p5; /* OFFSET: 0x4124 */
    SWITCH_P41BSRP6_TYPE m41_bc_sup_ratectrl_p6; /* OFFSET: 0x4128 */
    SWITCH_P41BSRP7_TYPE m41_bc_sup_ratectrl_p7; /* OFFSET: 0x412c */
    SWITCH_P41BSRI_TYPE m41_bc_sup_ratectrl_imp; /* OFFSET: 0x4130 */
    SWITCH_P41BSR1P0_TYPE m41_bc_sup_ratectrl_1_p0; /* OFFSET: 0x4134 */
    SWITCH_P41BSR1P1_TYPE m41_bc_sup_ratectrl_1_p1; /* OFFSET: 0x4136 */
    SWITCH_P41BSR1P2_TYPE m41_bc_sup_ratectrl_1_p2; /* OFFSET: 0x4138 */
    SWITCH_P41BSR1P3_TYPE m41_bc_sup_ratectrl_1_p3; /* OFFSET: 0x413a */
    SWITCH_P41BSR1P4_TYPE m41_bc_sup_ratectrl_1_p4; /* OFFSET: 0x413c */
    SWITCH_P41BSR1P5_TYPE m41_bc_sup_ratectrl_1_p5; /* OFFSET: 0x413e */
    SWITCH_P41BSR1P6_TYPE m41_bc_sup_ratectrl_1_p6; /* OFFSET: 0x4140 */
    SWITCH_P41BSR1P7_TYPE m41_bc_sup_ratectrl_1_p7; /* OFFSET: 0x4142 */
    SWITCH_P41BSR1I_TYPE m41_bc_sup_ratectrl_1_imp; /* OFFSET: 0x4144 */
    SWITCH_RESERVED_TYPE rsvd169[10]; /* OFFSET: 0x4146 */
    SWITCH_P41BSPCP0_TYPE m41_bc_sup_pktdrop_cnt_p0; /* OFFSET: 0x4150 */
    SWITCH_P41BSPCP1_TYPE m41_bc_sup_pktdrop_cnt_p1; /* OFFSET: 0x4154 */
    SWITCH_P41BSPCP2_TYPE m41_bc_sup_pktdrop_cnt_p2; /* OFFSET: 0x4158 */
    SWITCH_P41BSPCP3_TYPE m41_bc_sup_pktdrop_cnt_p3; /* OFFSET: 0x415c */
    SWITCH_P41BSPCP4_TYPE m41_bc_sup_pktdrop_cnt_p4; /* OFFSET: 0x4160 */
    SWITCH_P41BSPCP5_TYPE m41_bc_sup_pktdrop_cnt_p5; /* OFFSET: 0x4164 */
    SWITCH_P41BSPCP6_TYPE m41_bc_sup_pktdrop_cnt_p6; /* OFFSET: 0x4168 */
    SWITCH_P41BSPCP7_TYPE m41_bc_sup_pktdrop_cnt_p7; /* OFFSET: 0x416c */
    SWITCH_P41BSPCI_TYPE m41_bc_sup_pktdrop_cnt_imp; /* OFFSET: 0x4170 */
    SWITCH_P41PACCR_TYPE m41_pkt_abort_cnt_ctrl_reg; /* OFFSET: 0x4174 */
    SWITCH_P41PACR0_TYPE m41_pkt_abort_cnt_reg0; /* OFFSET: 0x4178 */
    SWITCH_P41PACR1_TYPE m41_pkt_abort_cnt_reg1; /* OFFSET: 0x417c */
    SWITCH_P41PACR2_TYPE m41_pkt_abort_cnt_reg2; /* OFFSET: 0x4180 */
    SWITCH_P41PACR3_TYPE m41_pkt_abort_cnt_reg3; /* OFFSET: 0x4184 */
    SWITCH_P41PACR4_TYPE m41_pkt_abort_cnt_reg4; /* OFFSET: 0x4188 */
    SWITCH_P41PACR5_TYPE m41_pkt_abort_cnt_reg5; /* OFFSET: 0x418c */
    SWITCH_P41PACR6_TYPE m41_pkt_abort_cnt_reg6; /* OFFSET: 0x4190 */
    SWITCH_P41PACR7_TYPE m41_pkt_abort_cnt_reg7; /* OFFSET: 0x4194 */
    SWITCH_P41PACR8_TYPE m41_pkt_abort_cnt_reg8; /* OFFSET: 0x4198 */
    SWITCH_RESERVED_TYPE rsvd170[52]; /* OFFSET: 0x419c */
    SWITCH_P41BSRS0_TYPE m41_bc_suppress_reg_spare0; /* OFFSET: 0x41d0 */
    SWITCH_P41BSRS1_TYPE m41_bc_suppress_reg_spare1; /* OFFSET: 0x41d4 */
    SWITCH_RESERVED_TYPE rsvd171[40]; /* OFFSET: 0x41d8 */
    SWITCH_PAGE_42_EAP_GLO_CON_TYPE m42_eap_glo_con; /* OFFSET: 0x4200 */
    SWITCH_P42EMAC_TYPE m42_eap_multi_addr_ctrl; /* OFFSET: 0x4201 */
    SWITCH_PAGE_42_EAP_DIP0_TYPE m42_eap_dip0; /* OFFSET: 0x4202 */
    SWITCH_PAGE_42_EAP_DIP1_TYPE m42_eap_dip1; /* OFFSET: 0x420a */
    SWITCH_RESERVED_TYPE rsvd172[14]; /* OFFSET: 0x4212 */
    SWITCH_P42PECP0_TYPE m42_port_eap_con_p[SWITCH_M42_PORT_EAP_CON_P_SIZE]; /* OFFSET: 0x4220 */
    SWITCH_RESERVED_TYPE rsvd173[8]; /* OFFSET: 0x4268 */
    SWITCH_P42I8021RS0_TYPE m42_ieee8021x_reg_spare0; /* OFFSET: 0x4270 */
    SWITCH_P42I8021RS1_TYPE m42_ieee8021x_reg_spare1; /* OFFSET: 0x4274 */
    SWITCH_RESERVED_TYPE rsvd174[136]; /* OFFSET: 0x4278 */
    SWITCH_PAGE_43_MST_CON_TYPE m43_mst_con; /* OFFSET: 0x4300 */
    SWITCH_RESERVED_TYPE rsvd175; /* OFFSET: 0x4301 */
    SWITCH_PAGE_43_MST_AGE_TYPE m43_mst_age; /* OFFSET: 0x4302 */
    SWITCH_RESERVED_TYPE rsvd176[10]; /* OFFSET: 0x4306 */
    SWITCH_PAGE_43_MST_TAB0_TYPE m43_mst_tab0; /* OFFSET: 0x4310 */
    SWITCH_PAGE_43_MST_TAB1_TYPE m43_mst_tab1; /* OFFSET: 0x4314 */
    SWITCH_PAGE_43_MST_TAB2_TYPE m43_mst_tab2; /* OFFSET: 0x4318 */
    SWITCH_PAGE_43_MST_TAB3_TYPE m43_mst_tab3; /* OFFSET: 0x431c */
    SWITCH_PAGE_43_MST_TAB4_TYPE m43_mst_tab4; /* OFFSET: 0x4320 */
    SWITCH_PAGE_43_MST_TAB5_TYPE m43_mst_tab5; /* OFFSET: 0x4324 */
    SWITCH_PAGE_43_MST_TAB6_TYPE m43_mst_tab6; /* OFFSET: 0x4328 */
    SWITCH_PAGE_43_MST_TAB7_TYPE m43_mst_tab7; /* OFFSET: 0x432c */
    SWITCH_RESERVED_TYPE rsvd177[32]; /* OFFSET: 0x4330 */
    SWITCH_P43SMABC_TYPE m43_spt_multi_addr_bps_ctrl; /* OFFSET: 0x4350 */
    SWITCH_RESERVED_TYPE rsvd178[14]; /* OFFSET: 0x4352 */
    SWITCH_P43I8021RS0_TYPE m43_ieee8021s_reg_spare0; /* OFFSET: 0x4360 */
    SWITCH_P43I8021RS1_TYPE m43_ieee8021s_reg_spare1; /* OFFSET: 0x4364 */
    SWITCH_RESERVED_TYPE rsvd179[408]; /* OFFSET: 0x4368 */
    SWITCH_P45SLE_TYPE m45_sa_limit_enable; /* OFFSET: 0x4500 */
    SWITCH_P45SLCR_TYPE m45_sa_lrn_cntr_rst; /* OFFSET: 0x4502 */
    SWITCH_P45SOCR_TYPE m45_sa_overlimit_cntr_rst; /* OFFSET: 0x4504 */
    SWITCH_RESERVED_TYPE rsvd180[10]; /* OFFSET: 0x4506 */
    SWITCH_P45TSLC_TYPE m45_total_sa_limit_ctl; /* OFFSET: 0x4510 */
    SWITCH_P45P0SLC_TYPE m45_port_0_sa_limit_ct[SWITCH_M45_PORT_0_SA_LIMIT_CT_SIZE]; /* OFFSET: 0x4512 */
    SWITCH_RESERVED_TYPE rsvd181[12]; /* OFFSET: 0x4524 */
    SWITCH_P45TSLC1_TYPE m45_total_sa_lrn_cntr; /* OFFSET: 0x4530 */
    SWITCH_P45P0SLC1_TYPE m45_port_0_sa_lrn_cnt[SWITCH_M45_PORT_0_SA_LRN_CNT_SIZE]; /* OFFSET: 0x4532 */
    SWITCH_RESERVED_TYPE rsvd182[12]; /* OFFSET: 0x4544 */
    SWITCH_P45P0SOC_TYPE m45_port_0_sa_overlimit_cnt[SWITCH_M45_PORT_0_SA_OVERLIMIT_CNT_SIZE]; /* OFFSET: 0x4550 */
    SWITCH_P45SOLCR_TYPE m45_sa_over_limit_copy_redirect; /* OFFSET: 0x4574 */
    SWITCH_RESERVED_TYPE rsvd183[10]; /* OFFSET: 0x4576 */
    SWITCH_P45MLRS0_TYPE m45_mac_limit_reg_spare0; /* OFFSET: 0x4580 */
    SWITCH_P45MLRS1_TYPE m45_mac_limit_reg_spare1; /* OFFSET: 0x4584 */
    SWITCH_RESERVED_TYPE rsvd184[120]; /* OFFSET: 0x4588 */
    SWITCH_P46P0QPC_TYPE m46_p0_qos_pri_ctl; /* OFFSET: 0x4600 */
    SWITCH_P46P1QPC_TYPE m46_p1_qos_pri_ctl; /* OFFSET: 0x4601 */
    SWITCH_P46P2QPC_TYPE m46_p2_qos_pri_ctl; /* OFFSET: 0x4602 */
    SWITCH_P46P3QPC_TYPE m46_p3_qos_pri_ctl; /* OFFSET: 0x4603 */
    SWITCH_P46P4QPC_TYPE m46_p4_qos_pri_ctl; /* OFFSET: 0x4604 */
    SWITCH_P46P5QPC_TYPE m46_p5_qos_pri_ctl; /* OFFSET: 0x4605 */
    SWITCH_P46P6QPC_TYPE m46_p6_qos_pri_ctl; /* OFFSET: 0x4606 */
    SWITCH_P46P7QPC_TYPE m46_p7_qos_pri_ctl; /* OFFSET: 0x4607 */
    SWITCH_P46IQPC_TYPE m46_imp_qos_pri_ctl; /* OFFSET: 0x4608 */
    SWITCH_RESERVED_TYPE rsvd185[7]; /* OFFSET: 0x4609 */
    SWITCH_P46P0QW_TYPE m46_p0_qos_weight; /* OFFSET: 0x4610 */
    SWITCH_P46P1QW_TYPE m46_p1_qos_weight; /* OFFSET: 0x4618 */
    SWITCH_P46P2QW_TYPE m46_p2_qos_weight; /* OFFSET: 0x4620 */
    SWITCH_P46P3QW_TYPE m46_p3_qos_weight; /* OFFSET: 0x4628 */
    SWITCH_P46P4QW_TYPE m46_p4_qos_weight; /* OFFSET: 0x4630 */
    SWITCH_P46P5QW_TYPE m46_p5_qos_weight; /* OFFSET: 0x4638 */
    SWITCH_P46P6QW_TYPE m46_p6_qos_weight; /* OFFSET: 0x4640 */
    SWITCH_P46P7QW_TYPE m46_p7_qos_weight; /* OFFSET: 0x4648 */
    SWITCH_P46IQW_TYPE m46_imp_qos_weight; /* OFFSET: 0x4650 */
    SWITCH_RESERVED_TYPE rsvd186[8]; /* OFFSET: 0x4658 */
    SWITCH_P46P0WP_TYPE m46_p0_wdrr_penalty; /* OFFSET: 0x4660 */
    SWITCH_P46P1WP_TYPE m46_p1_wdrr_penalty; /* OFFSET: 0x4662 */
    SWITCH_P46P2WP_TYPE m46_p2_wdrr_penalty; /* OFFSET: 0x4664 */
    SWITCH_P46P3WP_TYPE m46_p3_wdrr_penalty; /* OFFSET: 0x4666 */
    SWITCH_P46P4WP_TYPE m46_p4_wdrr_penalty; /* OFFSET: 0x4668 */
    SWITCH_P46P5WP_TYPE m46_p5_wdrr_penalty; /* OFFSET: 0x466a */
    SWITCH_P46P6WP_TYPE m46_p6_wdrr_penalty; /* OFFSET: 0x466c */
    SWITCH_RESERVED_TYPE rsvd187[2]; /* OFFSET: 0x466e */
    SWITCH_P46P7WP_TYPE m46_p7_wdrr_penalty; /* OFFSET: 0x4670 */
    SWITCH_P46P8WP_TYPE m46_p8_wdrr_penalty; /* OFFSET: 0x4672 */
    SWITCH_RESERVED_TYPE rsvd188[12]; /* OFFSET: 0x4674 */
    SWITCH_P46SRS0_TYPE m46_scheduler_reg_spare0; /* OFFSET: 0x4680 */
    SWITCH_P46SRS1_TYPE m46_scheduler_reg_spare1; /* OFFSET: 0x4684 */
    SWITCH_RESERVED_TYPE rsvd189[120]; /* OFFSET: 0x4688 */
    SWITCH_P47P0PSBBMR_TYPE m47_p0_port_shaper_byte_based_max_refresh; /* OFFSET: 0x4700 */
    SWITCH_P47P1PSBBMR_TYPE m47_p1_port_shaper_byte_based_max_refresh; /* OFFSET: 0x4704 */
    SWITCH_P47P2PSBBMR_TYPE m47_p2_port_shaper_byte_based_max_refresh; /* OFFSET: 0x4708 */
    SWITCH_P47P3PSBBMR_TYPE m47_p3_port_shaper_byte_based_max_refresh; /* OFFSET: 0x470c */
    SWITCH_P47P4PSBBMR_TYPE m47_p4_port_shaper_byte_based_max_refresh; /* OFFSET: 0x4710 */
    SWITCH_P47P5PSBBMR_TYPE m47_p5_port_shaper_byte_based_max_refresh; /* OFFSET: 0x4714 */
    SWITCH_P47P6PSBBMR_TYPE m47_p6_port_shaper_byte_based_max_refresh; /* OFFSET: 0x4718 */
    SWITCH_P47P7PSBBMR_TYPE m47_p7_port_shaper_byte_based_max_refresh; /* OFFSET: 0x471c */
    SWITCH_P47IPSBBMR_TYPE m47_imp_port_shaper_byte_based_max_refresh; /* OFFSET: 0x4720 */
    SWITCH_RESERVED_TYPE rsvd190[12]; /* OFFSET: 0x4724 */
    SWITCH_P47P0PSBBMTS_TYPE m47_p0_port_shaper_byte_based_max_thd_sel; /* OFFSET: 0x4730 */
    SWITCH_P47P1PSBBMTS_TYPE m47_p1_port_shaper_byte_based_max_thd_sel; /* OFFSET: 0x4734 */
    SWITCH_P47P2PSBBMTS_TYPE m47_p2_port_shaper_byte_based_max_thd_sel; /* OFFSET: 0x4738 */
    SWITCH_P47P3PSBBMTS_TYPE m47_p3_port_shaper_byte_based_max_thd_sel; /* OFFSET: 0x473c */
    SWITCH_P47P4PSBBMTS_TYPE m47_p4_port_shaper_byte_based_max_thd_sel; /* OFFSET: 0x4740 */
    SWITCH_P47P5PSBBMTS_TYPE m47_p5_port_shaper_byte_based_max_thd_sel; /* OFFSET: 0x4744 */
    SWITCH_P47P6PSBBMTS_TYPE m47_p6_port_shaper_byte_based_max_thd_sel; /* OFFSET: 0x4748 */
    SWITCH_P47P7PSBBMTS_TYPE m47_p7_port_shaper_byte_based_max_thd_sel; /* OFFSET: 0x474c */
    SWITCH_P47IPSBBMTS_TYPE m47_imp_port_shaper_byte_based_max_thd_sel; /* OFFSET: 0x4750 */
    SWITCH_RESERVED_TYPE rsvd191[12]; /* OFFSET: 0x4754 */
    SWITCH_P47P0PSS_TYPE m47_p0_port_shaper_sts; /* OFFSET: 0x4760 */
    SWITCH_P47P1PSS_TYPE m47_p1_port_shaper_sts; /* OFFSET: 0x4764 */
    SWITCH_P47P2PSS_TYPE m47_p2_port_shaper_sts; /* OFFSET: 0x4768 */
    SWITCH_P47P3PSS_TYPE m47_p3_port_shaper_sts; /* OFFSET: 0x476c */
    SWITCH_P47P4PSS_TYPE m47_p4_port_shaper_sts; /* OFFSET: 0x4770 */
    SWITCH_P47P5PSS_TYPE m47_p5_port_shaper_sts; /* OFFSET: 0x4774 */
    SWITCH_P47P6PSS_TYPE m47_p6_port_shaper_sts; /* OFFSET: 0x4778 */
    SWITCH_P47P7PSS_TYPE m47_p7_port_shaper_sts; /* OFFSET: 0x477c */
    SWITCH_P47IPSS_TYPE m47_imp_port_shaper_sts; /* OFFSET: 0x4780 */
    SWITCH_RESERVED_TYPE rsvd192[12]; /* OFFSET: 0x4784 */
    SWITCH_P47P0PSPBMR_TYPE m47_p0_port_shaper_packet_based_max_refresh; /* OFFSET: 0x4790 */
    SWITCH_P47P1PSPBMR_TYPE m47_p1_port_shaper_packet_based_max_refresh; /* OFFSET: 0x4794 */
    SWITCH_P47P2PSPBMR_TYPE m47_p2_port_shaper_packet_based_max_refresh; /* OFFSET: 0x4798 */
    SWITCH_P47P3PSPBMR_TYPE m47_p3_port_shaper_packet_based_max_refresh; /* OFFSET: 0x479c */
    SWITCH_P47P4PSPBMR_TYPE m47_p4_port_shaper_packet_based_max_refresh; /* OFFSET: 0x47a0 */
    SWITCH_P47P5PSPBMR_TYPE m47_p5_port_shaper_packet_based_max_refresh; /* OFFSET: 0x47a4 */
    SWITCH_P47P6PSPBMR_TYPE m47_p6_port_shaper_packet_based_max_refresh; /* OFFSET: 0x47a8 */
    SWITCH_P47P7PSPBMR_TYPE m47_p7_port_shaper_packet_based_max_refresh; /* OFFSET: 0x47ac */
    SWITCH_P47IPSPBMR_TYPE m47_imp_port_shaper_packet_based_max_refresh; /* OFFSET: 0x47b0 */
    SWITCH_RESERVED_TYPE rsvd193[4]; /* OFFSET: 0x47b4 */
    SWITCH_P47ESCRS0_TYPE m47_egress_shaper_ctlreg_reg_spare0; /* OFFSET: 0x47b8 */
    SWITCH_P47ESCRS1_TYPE m47_egress_shaper_ctlreg_reg_spare1; /* OFFSET: 0x47bc */
    SWITCH_P47P0PSPBMTS_TYPE m47_p0_port_shaper_packet_based_max_thd_sel; /* OFFSET: 0x47c0 */
    SWITCH_P47P1PSPBMTS_TYPE m47_p1_port_shaper_packet_based_max_thd_sel; /* OFFSET: 0x47c4 */
    SWITCH_P47P2PSPBMTS_TYPE m47_p2_port_shaper_packet_based_max_thd_sel; /* OFFSET: 0x47c8 */
    SWITCH_P47P3PSPBMTS_TYPE m47_p3_port_shaper_packet_based_max_thd_sel; /* OFFSET: 0x47cc */
    SWITCH_P47P4PSPBMTS_TYPE m47_p4_port_shaper_packet_based_max_thd_sel; /* OFFSET: 0x47d0 */
    SWITCH_P47P5PSPBMTS_TYPE m47_p5_port_shaper_packet_based_max_thd_sel; /* OFFSET: 0x47d4 */
    SWITCH_P47P6PSPBMTS_TYPE m47_p6_port_shaper_packet_based_max_thd_sel; /* OFFSET: 0x47d8 */
    SWITCH_P47P7PSPBMTS_TYPE m47_p7_port_shaper_packet_based_max_thd_sel; /* OFFSET: 0x47dc */
    SWITCH_P47IPSPBMTS_TYPE m47_imp_port_shaper_packet_based_max_thd_sel; /* OFFSET: 0x47e0 */
    SWITCH_P47PSASM_TYPE m47_port_shaper_avb_shaping_mode; /* OFFSET: 0x47e4 */
    SWITCH_P47PSE_TYPE m47_port_shaper_enable; /* OFFSET: 0x47e6 */
    SWITCH_P47PSBCS_TYPE m47_port_shaper_bucket_count_select; /* OFFSET: 0x47e8 */
    SWITCH_P47PSB_TYPE m47_port_shaper_blocking; /* OFFSET: 0x47ea */
    SWITCH_RESERVED_TYPE rsvd194[2]; /* OFFSET: 0x47ec */
    SWITCH_PAGE_47_IFG_BYTES_TYPE m47_ifg_bytes; /* OFFSET: 0x47ee */
    SWITCH_RESERVED_TYPE rsvd195[16]; /* OFFSET: 0x47f0 */
    SWITCH_PN_QUEUE1_MAX_REFRESH_PORT0_RDBType pn_queue1_max_refresh_port[SWITCH_PN_QUEUE1_MAX_REFRESH_PORT_SIZE]; /* OFFSET: 0x4800 */
    SWITCH_RESERVED_TYPE rsvd235[8192]; /* OFFSET: 0x5000 */
    SWITCH_P70MSC_TYPE m70_mib_snapshot_ctl; /* OFFSET: 0x7000 */
    SWITCH_RESERVED_TYPE rsvd236[255]; /* OFFSET: 0x7001 */
    SWITCH_PAGE_71_S_TXOCTETS_TYPE m71_s_txoctets; /* OFFSET: 0x7100 */
    SWITCH_PAGE_71_S_TXDROPPKTS_TYPE m71_s_txdroppkts; /* OFFSET: 0x7108 */
    SWITCH_PAGE_71_S_TXQPKTQ0_TYPE m71_s_txqpktq0; /* OFFSET: 0x710c */
    SWITCH_P71ST_TYPE m71_s_txbroadcastpkts; /* OFFSET: 0x7110 */
    SWITCH_P71ST1_TYPE m71_s_txmulticastpkts; /* OFFSET: 0x7114 */
    SWITCH_P71ST2_TYPE m71_s_txunicastpkts; /* OFFSET: 0x7118 */
    SWITCH_P71ST3_TYPE m71_s_txcollisions; /* OFFSET: 0x711c */
    SWITCH_P71ST4_TYPE m71_s_txsinglecollision; /* OFFSET: 0x7120 */
    SWITCH_P71ST5_TYPE m71_s_txmultiplecollision; /* OFFSET: 0x7124 */
    SWITCH_P71ST6_TYPE m71_s_txdeferredtransmit; /* OFFSET: 0x7128 */
    SWITCH_P71ST7_TYPE m71_s_txlatecollision; /* OFFSET: 0x712c */
    SWITCH_P71ST8_TYPE m71_s_txexcessivecollision; /* OFFSET: 0x7130 */
    SWITCH_P71ST9_TYPE m71_s_txframeindisc; /* OFFSET: 0x7134 */
    SWITCH_PAGE_71_S_TXPAUSEPKTS_TYPE m71_s_txpausepkts; /* OFFSET: 0x7138 */
    SWITCH_PAGE_71_S_TXQPKTQ1_TYPE m71_s_txqpktq1; /* OFFSET: 0x713c */
    SWITCH_PAGE_71_S_TXQPKTQ2_TYPE m71_s_txqpktq2; /* OFFSET: 0x7140 */
    SWITCH_PAGE_71_S_TXQPKTQ3_TYPE m71_s_txqpktq3; /* OFFSET: 0x7144 */
    SWITCH_PAGE_71_S_TXQPKTQ4_TYPE m71_s_txqpktq4; /* OFFSET: 0x7148 */
    SWITCH_PAGE_71_S_TXQPKTQ5_TYPE m71_s_txqpktq5; /* OFFSET: 0x714c */
    SWITCH_PAGE_71_S_RXOCTETS_TYPE m71_s_rxoctets; /* OFFSET: 0x7150 */
    SWITCH_P71SR_TYPE m71_s_rxundersizepkts; /* OFFSET: 0x7158 */
    SWITCH_PAGE_71_S_RXPAUSEPKTS_TYPE m71_s_rxpausepkts; /* OFFSET: 0x715c */
    SWITCH_P71SR64_TYPE m71_s_rxpkts64octets; /* OFFSET: 0x7160 */
    SWITCH_P71SR65127_TYPE m71_s_rxpkts65to127octets; /* OFFSET: 0x7164 */
    SWITCH_P71SR128255_TYPE m71_s_rxpkts128to255octets; /* OFFSET: 0x7168 */
    SWITCH_P71SR256511_TYPE m71_s_rxpkts256to511octets; /* OFFSET: 0x716c */
    SWITCH_P71SR5121023_TYPE m71_s_rxpkts512to1023octets; /* OFFSET: 0x7170 */
    SWITCH_P71SR1024_TYPE m71_s_rxpkts1024tomaxpktoctets; /* OFFSET: 0x7174 */
    SWITCH_P71SR1_TYPE m71_s_rxoversizepkts; /* OFFSET: 0x7178 */
    SWITCH_PAGE_71_S_RXJABBERS_TYPE m71_s_rxjabbers; /* OFFSET: 0x717c */
    SWITCH_P71SR2_TYPE m71_s_rxalignmenterrors; /* OFFSET: 0x7180 */
    SWITCH_PAGE_71_S_RXFCSERRORS_TYPE m71_s_rxfcserrors; /* OFFSET: 0x7184 */
    SWITCH_P71SR3_TYPE m71_s_rxgoodoctets; /* OFFSET: 0x7188 */
    SWITCH_PAGE_71_S_RXDROPPKTS_TYPE m71_s_rxdroppkts; /* OFFSET: 0x7190 */
    SWITCH_P71SR4_TYPE m71_s_rxunicastpkts; /* OFFSET: 0x7194 */
    SWITCH_P71SR5_TYPE m71_s_rxmulticastpkts; /* OFFSET: 0x7198 */
    SWITCH_P71SR6_TYPE m71_s_rxbroadcastpkts; /* OFFSET: 0x719c */
    SWITCH_PAGE_71_S_RXSACHANGES_TYPE m71_s_rxsachanges; /* OFFSET: 0x71a0 */
    SWITCH_PAGE_71_S_RXFRAGMENTS_TYPE m71_s_rxfragments; /* OFFSET: 0x71a4 */
    SWITCH_PAGE_71_S_RXJUMBOPKT_TYPE m71_s_rxjumbopkt; /* OFFSET: 0x71a8 */
    SWITCH_PAGE_71_S_RXSYMBLERR_TYPE m71_s_rxsymblerr; /* OFFSET: 0x71ac */
    SWITCH_P71SI_TYPE m71_s_inrangeerrcount; /* OFFSET: 0x71b0 */
    SWITCH_P71SO_TYPE m71_s_outrangeerrcount; /* OFFSET: 0x71b4 */
    SWITCH_P71SELE_TYPE m71_s_eee_lpi_event; /* OFFSET: 0x71b8 */
    SWITCH_P71SELD_TYPE m71_s_eee_lpi_duration; /* OFFSET: 0x71bc */
    SWITCH_PAGE_71_S_RXDISCARD_TYPE m71_s_rxdiscard; /* OFFSET: 0x71c0 */
    SWITCH_RESERVED_TYPE rsvd237[4]; /* OFFSET: 0x71c4 */
    SWITCH_PAGE_71_S_TXQPKTQ6_TYPE m71_s_txqpktq6; /* OFFSET: 0x71c8 */
    SWITCH_PAGE_71_S_TXQPKTQ7_TYPE m71_s_txqpktq7; /* OFFSET: 0x71cc */
    SWITCH_P71ST64_TYPE m71_s_txpkts64octets; /* OFFSET: 0x71d0 */
    SWITCH_P71ST65127_TYPE m71_s_txpkts65to127octets; /* OFFSET: 0x71d4 */
    SWITCH_P71ST128255_TYPE m71_s_txpkts128to255octets; /* OFFSET: 0x71d8 */
    SWITCH_P71ST256511_TYPE m71_s_txpkts256to511octets; /* OFFSET: 0x71dc */
    SWITCH_P71ST5121023_TYPE m71_s_txpkts512to1023octets; /* OFFSET: 0x71e0 */
    SWITCH_P71ST1024_TYPE m71_s_txpkts1024tomaxpktoctets; /* OFFSET: 0x71e4 */
    SWITCH_RESERVED_TYPE rsvd238[24]; /* OFFSET: 0x71e8 */
    SWITCH_PAGE_72_LPDET_CFG_TYPE m72_lpdet_cfg; /* OFFSET: 0x7200 */
    SWITCH_PAGE_72_DF_TIMER_TYPE m72_df_timer; /* OFFSET: 0x7202 */
    SWITCH_P72LP_TYPE m72_led_portmap; /* OFFSET: 0x7203 */
    SWITCH_RESERVED_TYPE rsvd239[6]; /* OFFSET: 0x7205 */
    SWITCH_RESERVED_TYPE rsvd240[6]; /* OFFSET: 0x720b */
    SWITCH_PAGE_72_LPDET_SA_TYPE m72_lpdet_sa; /* OFFSET: 0x7211 */
    SWITCH_RESERVED_TYPE rsvd241[7]; /* OFFSET: 0x7219 */
    SWITCH_P72LRS0_TYPE m72_lpdet_reg_spare0; /* OFFSET: 0x7220 */
    SWITCH_P72LRS1_TYPE m72_lpdet_reg_spare1; /* OFFSET: 0x7224 */
    SWITCH_RESERVED_TYPE rsvd242[216]; /* OFFSET: 0x7228 */
    SWITCH_P73BC_TYPE m73_bpm_ctrl; /* OFFSET: 0x7300 */
    SWITCH_P73BPOC_TYPE m73_bpm_psm_ovr_ctrl; /* OFFSET: 0x7301 */
    SWITCH_P73BPTC_TYPE m73_bpm_psm_time_cfg; /* OFFSET: 0x7302 */
    SWITCH_P73BPTC1_TYPE m73_bpm_psm_thd_cfg; /* OFFSET: 0x7304 */
    SWITCH_P73RVOC_TYPE m73_row_vmask_ovr_ctrl; /* OFFSET: 0x7308 */
    SWITCH_P73BS0_TYPE m73_bpm_sts0; /* OFFSET: 0x730a */
    SWITCH_PAGE_73_BPM_STS_TYPE m73_bpm_sts; /* OFFSET: 0x730c */
    SWITCH_P73BPOC1_TYPE m73_bpm_pda_ovr_ctrl; /* OFFSET: 0x7310 */
    SWITCH_P73PTC_TYPE m73_pda_timeout_cfg; /* OFFSET: 0x7312 */
    SWITCH_P73PSTC_TYPE m73_pda_setup_time_cfg; /* OFFSET: 0x7314 */
    SWITCH_P73PHTC_TYPE m73_pda_hold_time_cfg; /* OFFSET: 0x7316 */
    SWITCH_P73PV0_TYPE m73_pbb_vbufcnt_0; /* OFFSET: 0x7318 */
    SWITCH_P73PV1_TYPE m73_pbb_vbufcnt_1; /* OFFSET: 0x731a */
    SWITCH_P73PV2_TYPE m73_pbb_vbufcnt_2; /* OFFSET: 0x731c */
    SWITCH_P73PV3_TYPE m73_pbb_vbufcnt_3; /* OFFSET: 0x731e */
    SWITCH_P73PPMC_TYPE m73_pbb_pwrdwn_mon_ctrl; /* OFFSET: 0x7320 */
    SWITCH_PAGE_73_RCY_TIME_CFG_TYPE m73_rcy_time_cfg; /* OFFSET: 0x7322 */
    SWITCH_RESERVED_TYPE rsvd243[4]; /* OFFSET: 0x7324 */
    SWITCH_P73PPM0_TYPE m73_pbb_pwrdwn_mon_0; /* OFFSET: 0x7328 */
    SWITCH_P73PPM1_TYPE m73_pbb_pwrdwn_mon_1; /* OFFSET: 0x7330 */
    SWITCH_P73PPM2_TYPE m73_pbb_pwrdwn_mon_2; /* OFFSET: 0x7338 */
    SWITCH_P73PPM3_TYPE m73_pbb_pwrdwn_mon_3; /* OFFSET: 0x7340 */
    SWITCH_RESERVED_TYPE rsvd244[24]; /* OFFSET: 0x7348 */
    SWITCH_P73BRS0_TYPE m73_bpm_reg_spare0; /* OFFSET: 0x7360 */
    SWITCH_P73BRS1_TYPE m73_bpm_reg_spare1; /* OFFSET: 0x7364 */
    SWITCH_RESERVED_TYPE rsvd245[4504]; /* OFFSET: 0x7368 */
    SWITCH_P85GMEP5_TYPE m85_g_miictl_ext_p5; /* OFFSET: 0x8500 */
    SWITCH_P85GMEP51_TYPE m85_g_miists_ext_p5; /* OFFSET: 0x8502 */
    SWITCH_P85GPEP5_TYPE m85_g_phyidh_ext_p5; /* OFFSET: 0x8504 */
    SWITCH_P85GPEP51_TYPE m85_g_phyidl_ext_p5; /* OFFSET: 0x8506 */
    SWITCH_P85GAEP5_TYPE m85_g_anadv_ext_p5; /* OFFSET: 0x8508 */
    SWITCH_P85GAEP51_TYPE m85_g_anlpa_ext_p5; /* OFFSET: 0x850a */
    SWITCH_P85GAEP52_TYPE m85_g_anexp_ext_p5; /* OFFSET: 0x850c */
    SWITCH_P85GAEP53_TYPE m85_g_annxp_ext_p5; /* OFFSET: 0x850e */
    SWITCH_P85GLEP5_TYPE m85_g_lpnxp_ext_p5; /* OFFSET: 0x8510 */
    SWITCH_P85GB1000CEP5_TYPE m85_g_b1000t_ctl_ext_p5; /* OFFSET: 0x8512 */
    SWITCH_P85GB1000SEP5_TYPE m85_g_b1000t_sts_ext_p5; /* OFFSET: 0x8514 */
    SWITCH_RESERVED_TYPE rsvd246[8]; /* OFFSET: 0x8516 */
    SWITCH_P85GESEP5_TYPE m85_g_ext_sts_ext_p5; /* OFFSET: 0x851e */
    SWITCH_P85GPECEP5_TYPE m85_g_phy_ext_ctl_ext_p5; /* OFFSET: 0x8520 */
    SWITCH_P85GPESEP5_TYPE m85_g_phy_ext_sts_ext_p5; /* OFFSET: 0x8522 */
    SWITCH_P85GRECEP5_TYPE m85_g_rec_err_cnt_ext_p5; /* OFFSET: 0x8524 */
    SWITCH_P85GFCCEP5_TYPE m85_g_false_carr_cnt_ext_p5; /* OFFSET: 0x8526 */
    SWITCH_P85GRNCEP5_TYPE m85_g_rec_notok_cnt_ext_p5; /* OFFSET: 0x8528 */
    SWITCH_P85GDCEP5_TYPE m85_g_dsp_coefficient_ext_p5; /* OFFSET: 0x852a */
    SWITCH_RESERVED_TYPE rsvd247[2]; /* OFFSET: 0x852c */
    SWITCH_P85GDCAEP5_TYPE m85_g_dsp_coefficient_addr_ext_p5; /* OFFSET: 0x852e */
    SWITCH_P85GACEP5_TYPE m85_g_aux_ctl_ext_p5; /* OFFSET: 0x8530 */
    SWITCH_P85GASEP5_TYPE m85_g_aux_sts_ext_p5; /* OFFSET: 0x8532 */
    SWITCH_P85GISEP5_TYPE m85_g_interrupt_sts_ext_p5; /* OFFSET: 0x8534 */
    SWITCH_P85GIMEP5_TYPE m85_g_interrupt_msk_ext_p5; /* OFFSET: 0x8536 */
    SWITCH_P85GMSEP5_TYPE m85_g_misc_shadow_ext_p5; /* OFFSET: 0x8538 */
    SWITCH_P85GMSSEP5_TYPE m85_g_master_slave_seed_ext_p5; /* OFFSET: 0x853a */
    SWITCH_PAGE_85_G_TEST1_EXT_P5_TYPE m85_g_test1_ext_p5; /* OFFSET: 0x853c */
    SWITCH_PAGE_85_G_TEST2_EXT_P5_TYPE m85_g_test2_ext_p5; /* OFFSET: 0x853e */
    SWITCH_RESERVED_TYPE rsvd248[704]; /* OFFSET: 0x8540 */
    SWITCH_P88GME_TYPE m88_g_miictl_ext; /* OFFSET: 0x8800 */
    SWITCH_P88GME1_TYPE m88_g_miists_ext; /* OFFSET: 0x8802 */
    SWITCH_PAGE_88_G_PHYIDH_EXT_TYPE m88_g_phyidh_ext; /* OFFSET: 0x8804 */
    SWITCH_PAGE_88_G_PHYIDL_EXT_TYPE m88_g_phyidl_ext; /* OFFSET: 0x8806 */
    SWITCH_P88GAE_TYPE m88_g_anadv_ext; /* OFFSET: 0x8808 */
    SWITCH_P88GAE1_TYPE m88_g_anlpa_ext; /* OFFSET: 0x880a */
    SWITCH_P88GAE2_TYPE m88_g_anexp_ext; /* OFFSET: 0x880c */
    SWITCH_P88GAE3_TYPE m88_g_annxp_ext; /* OFFSET: 0x880e */
    SWITCH_P88GLE_TYPE m88_g_lpnxp_ext; /* OFFSET: 0x8810 */
    SWITCH_P88GB1000CE_TYPE m88_g_b1000t_ctl_ext; /* OFFSET: 0x8812 */
    SWITCH_P88GB1000SE_TYPE m88_g_b1000t_sts_ext; /* OFFSET: 0x8814 */
    SWITCH_RESERVED_TYPE rsvd249[8]; /* OFFSET: 0x8816 */
    SWITCH_P88GESE_TYPE m88_g_ext_sts_ext; /* OFFSET: 0x881e */
    SWITCH_P88GPECE_TYPE m88_g_phy_ext_ctl_ext; /* OFFSET: 0x8820 */
    SWITCH_P88GPESE_TYPE m88_g_phy_ext_sts_ext; /* OFFSET: 0x8822 */
    SWITCH_P88GRECE_TYPE m88_g_rec_err_cnt_ext; /* OFFSET: 0x8824 */
    SWITCH_P88GFCCE_TYPE m88_g_false_carr_cnt_ext; /* OFFSET: 0x8826 */
    SWITCH_P88GRNCE_TYPE m88_g_rec_notok_cnt_ext; /* OFFSET: 0x8828 */
    SWITCH_P88GDCE_TYPE m88_g_dsp_coefficient_ext; /* OFFSET: 0x882a */
    SWITCH_RESERVED_TYPE rsvd250[2]; /* OFFSET: 0x882c */
    SWITCH_P88GDCAE_TYPE m88_g_dsp_coefficient_addr_ext; /* OFFSET: 0x882e */
    SWITCH_P88GACE_TYPE m88_g_aux_ctl_ext; /* OFFSET: 0x8830 */
    SWITCH_P88GASE_TYPE m88_g_aux_sts_ext; /* OFFSET: 0x8832 */
    SWITCH_P88GISE_TYPE m88_g_interrupt_sts_ext; /* OFFSET: 0x8834 */
    SWITCH_P88GIME_TYPE m88_g_interrupt_msk_ext; /* OFFSET: 0x8836 */
    SWITCH_P88GMSE_TYPE m88_g_misc_shadow_ext; /* OFFSET: 0x8838 */
    SWITCH_P88GMSSE_TYPE m88_g_master_slave_seed_ext; /* OFFSET: 0x883a */
    SWITCH_PAGE_88_G_TEST1_EXT_TYPE m88_g_test1_ext; /* OFFSET: 0x883c */
    SWITCH_PAGE_88_G_TEST2_EXT_TYPE m88_g_test2_ext; /* OFFSET: 0x883e */
    SWITCH_RESERVED_TYPE rsvd251[1984]; /* OFFSET: 0x8840 */
    SWITCH_P90ATSE_TYPE m90_avb_time_stamp_en; /* OFFSET: 0x9000 */
    SWITCH_P90TSRC_TYPE m90_tm_stamp_rpt_ctrl; /* OFFSET: 0x9002 */
    SWITCH_RESERVED_TYPE rsvd252[13]; /* OFFSET: 0x9003 */
    SWITCH_PAGE_90_AVB_TM_BASE_TYPE m90_avb_tm_base; /* OFFSET: 0x9010 */
    SWITCH_PAGE_90_AVB_TM_ADJ_TYPE m90_avb_tm_adj; /* OFFSET: 0x9014 */
    SWITCH_P90AST_TYPE m90_avb_slot_tick; /* OFFSET: 0x9018 */
    SWITCH_P90ASA_TYPE m90_avb_slot_adj; /* OFFSET: 0x901c */
    SWITCH_RESERVED_TYPE rsvd253[112]; /* OFFSET: 0x9020 */
    SWITCH_P90AETS0_TYPE m90_avb_egress_tm_stamp0; /* OFFSET: 0x9090 */
    SWITCH_P90AETS1_TYPE m90_avb_egress_tm_stamp1; /* OFFSET: 0x9094 */
    SWITCH_P90AETS2_TYPE m90_avb_egress_tm_stamp2; /* OFFSET: 0x9098 */
    SWITCH_P90AETS3_TYPE m90_avb_egress_tm_stamp3; /* OFFSET: 0x909c */
    SWITCH_P90AETS4_TYPE m90_avb_egress_tm_stamp4; /* OFFSET: 0x90a0 */
    SWITCH_P90AETS5_TYPE m90_avb_egress_tm_stamp5; /* OFFSET: 0x90a4 */
    SWITCH_P90AETS6_TYPE m90_avb_egress_tm_stamp6; /* OFFSET: 0x90a8 */
    SWITCH_RESERVED_TYPE rsvd254[3]; /* OFFSET: 0x90ac */
    SWITCH_P90TSS_TYPE m90_tm_stamp_status; /* OFFSET: 0x90af */
    SWITCH_P90ELS_TYPE m90_eav_lnk_status; /* OFFSET: 0x90b0 */
    SWITCH_RESERVED_TYPE rsvd255[14]; /* OFFSET: 0x90b2 */
    SWITCH_PAGE_90_P1588_CTRL_TYPE m90_p1588_ctrl; /* OFFSET: 0x90c0 */
    SWITCH_P90ATC_TYPE m90_avb_tick_ctrl; /* OFFSET: 0x90c2 */
    SWITCH_RESERVED_TYPE rsvd256[12]; /* OFFSET: 0x90c4 */
    SWITCH_P90ARS0_TYPE m90_avb_reg_spare0; /* OFFSET: 0x90d0 */
    SWITCH_P90ARS1_TYPE m90_avb_reg_spare1; /* OFFSET: 0x90d4 */
    SWITCH_RESERVED_TYPE rsvd257[40]; /* OFFSET: 0x90d8 */
    SWITCH_PAGE_91_TRREG_CTRL0_TYPE m91_trreg_ctrl0; /* OFFSET: 0x9100 */
    SWITCH_P91TC1_TYPE m91_trreg_ctrl1; /* OFFSET: 0x9104 */
    SWITCH_P91TC2_TYPE m91_trreg_ctrl2; /* OFFSET: 0x9108 */
    SWITCH_RESERVED_TYPE rsvd258[4]; /* OFFSET: 0x910c */
    SWITCH_P91P0EPT2M_TYPE m91_p0_egress_pkt_tc2pcp_map; /* OFFSET: 0x9110 */
    SWITCH_P91P1EPT2M_TYPE m91_p1_egress_pkt_tc2pcp_map; /* OFFSET: 0x9118 */
    SWITCH_P91P2EPT2M_TYPE m91_p2_egress_pkt_tc2pcp_map; /* OFFSET: 0x9120 */
    SWITCH_P91P3EPT2M_TYPE m91_p3_egress_pkt_tc2pcp_map; /* OFFSET: 0x9128 */
    SWITCH_P91P4EPT2M_TYPE m91_p4_egress_pkt_tc2pcp_map; /* OFFSET: 0x9130 */
    SWITCH_P91P5EPT2M_TYPE m91_p5_egress_pkt_tc2pcp_map; /* OFFSET: 0x9138 */
    SWITCH_P91P6EPT2M_TYPE m91_p6_egress_pkt_tc2pcp_map; /* OFFSET: 0x9140 */
    SWITCH_P91P7EPT2M_TYPE m91_p7_egress_pkt_tc2pcp_map; /* OFFSET: 0x9148 */
    SWITCH_P91IEPT2M_TYPE m91_imp_egress_pkt_tc2pcp_map; /* OFFSET: 0x9150 */
    SWITCH_RESERVED_TYPE rsvd259[8]; /* OFFSET: 0x9158 */
    SWITCH_P91P0EPT2M1_TYPE m91_p0_egress_pkt_tc2cpcp_map; /* OFFSET: 0x9160 */
    SWITCH_P91P1EPT2M1_TYPE m91_p1_egress_pkt_tc2cpcp_map; /* OFFSET: 0x9168 */
    SWITCH_P91P2EPT2M1_TYPE m91_p2_egress_pkt_tc2cpcp_map; /* OFFSET: 0x9170 */
    SWITCH_P91P3EPT2M1_TYPE m91_p3_egress_pkt_tc2cpcp_map; /* OFFSET: 0x9178 */
    SWITCH_P91P4EPT2M1_TYPE m91_p4_egress_pkt_tc2cpcp_map; /* OFFSET: 0x9180 */
    SWITCH_P91P5EPT2M1_TYPE m91_p5_egress_pkt_tc2cpcp_map; /* OFFSET: 0x9188 */
    SWITCH_P91P6EPT2M1_TYPE m91_p6_egress_pkt_tc2cpcp_map; /* OFFSET: 0x9190 */
    SWITCH_P91P7EPT2M1_TYPE m91_p7_egress_pkt_tc2cpcp_map; /* OFFSET: 0x9198 */
    SWITCH_P91IEPT2M1_TYPE m91_imp_egress_pkt_tc2cpcp_map; /* OFFSET: 0x91a0 */
    SWITCH_RESERVED_TYPE rsvd260[8]; /* OFFSET: 0x91a8 */
    SWITCH_P91TRS0_TYPE m91_trreg_reg_spare0; /* OFFSET: 0x91b0 */
    SWITCH_P91TRS1_TYPE m91_trreg_reg_spare1; /* OFFSET: 0x91b4 */
    SWITCH_RESERVED_TYPE rsvd261[72]; /* OFFSET: 0x91b8 */
    SWITCH_PAGE_92_EEE_EN_CTRL_TYPE m92_eee_en_ctrl; /* OFFSET: 0x9200 */
    SWITCH_P92ELA_TYPE m92_eee_lpi_assert; /* OFFSET: 0x9202 */
    SWITCH_P92ELI_TYPE m92_eee_lpi_indicate; /* OFFSET: 0x9204 */
    SWITCH_P92ERIS_TYPE m92_eee_rx_idle_symbol; /* OFFSET: 0x9206 */
    SWITCH_P92ELSTD_TYPE m92_eee_lpi_symbol_tx_disable; /* OFFSET: 0x9208 */
    SWITCH_RESERVED_TYPE rsvd262[2]; /* OFFSET: 0x920a */
    SWITCH_P92EPT_TYPE m92_eee_pipeline_timer; /* OFFSET: 0x920c */
    SWITCH_P92ESTGP0_TYPE m92_eee_sleep_timer_g_p0; /* OFFSET: 0x9210 */
    SWITCH_P92ESTGP1_TYPE m92_eee_sleep_timer_g_p1; /* OFFSET: 0x9214 */
    SWITCH_P92ESTGP2_TYPE m92_eee_sleep_timer_g_p2; /* OFFSET: 0x9218 */
    SWITCH_P92ESTGP3_TYPE m92_eee_sleep_timer_g_p3; /* OFFSET: 0x921c */
    SWITCH_P92ESTGP4_TYPE m92_eee_sleep_timer_g_p4; /* OFFSET: 0x9220 */
    SWITCH_P92ESTGP5_TYPE m92_eee_sleep_timer_g_p5; /* OFFSET: 0x9224 */
    SWITCH_P92ESTGP6_TYPE m92_eee_sleep_timer_g_p6; /* OFFSET: 0x9228 */
    SWITCH_P92ESTGP7_TYPE m92_eee_sleep_timer_g_p7; /* OFFSET: 0x922c */
    SWITCH_P92ESTGI_TYPE m92_eee_sleep_timer_g_imp; /* OFFSET: 0x9230 */
    SWITCH_P92ESTHP0_TYPE m92_eee_sleep_timer_h_p0; /* OFFSET: 0x9234 */
    SWITCH_P92ESTHP1_TYPE m92_eee_sleep_timer_h_p1; /* OFFSET: 0x9238 */
    SWITCH_P92ESTHP2_TYPE m92_eee_sleep_timer_h_p2; /* OFFSET: 0x923c */
    SWITCH_P92ESTHP3_TYPE m92_eee_sleep_timer_h_p3; /* OFFSET: 0x9240 */
    SWITCH_P92ESTHP4_TYPE m92_eee_sleep_timer_h_p4; /* OFFSET: 0x9244 */
    SWITCH_P92ESTHP5_TYPE m92_eee_sleep_timer_h_p5; /* OFFSET: 0x9248 */
    SWITCH_P92ESTHP6_TYPE m92_eee_sleep_timer_h_p6; /* OFFSET: 0x924c */
    SWITCH_P92ESTHP7_TYPE m92_eee_sleep_timer_h_p7; /* OFFSET: 0x9250 */
    SWITCH_P92ESTHI_TYPE m92_eee_sleep_timer_h_imp; /* OFFSET: 0x9254 */
    SWITCH_P92EMLTGP0_TYPE m92_eee_min_lp_timer_g_p0; /* OFFSET: 0x9258 */
    SWITCH_P92EMLTGP1_TYPE m92_eee_min_lp_timer_g_p1; /* OFFSET: 0x925c */
    SWITCH_P92EMLTGP2_TYPE m92_eee_min_lp_timer_g_p2; /* OFFSET: 0x9260 */
    SWITCH_P92EMLTGP3_TYPE m92_eee_min_lp_timer_g_p3; /* OFFSET: 0x9264 */
    SWITCH_P92EMLTGP4_TYPE m92_eee_min_lp_timer_g_p4; /* OFFSET: 0x9268 */
    SWITCH_P92EMLTGP5_TYPE m92_eee_min_lp_timer_g_p5; /* OFFSET: 0x926c */
    SWITCH_P92EMLTGP6_TYPE m92_eee_min_lp_timer_g_p6; /* OFFSET: 0x9270 */
    SWITCH_P92EMLTGP7_TYPE m92_eee_min_lp_timer_g_p7; /* OFFSET: 0x9274 */
    SWITCH_P92EMLTGI_TYPE m92_eee_min_lp_timer_g_imp; /* OFFSET: 0x9278 */
    SWITCH_P92EMLTHP0_TYPE m92_eee_min_lp_timer_h_p0; /* OFFSET: 0x927c */
    SWITCH_P92EMLTHP1_TYPE m92_eee_min_lp_timer_h_p1; /* OFFSET: 0x9280 */
    SWITCH_P92EMLTHP2_TYPE m92_eee_min_lp_timer_h_p2; /* OFFSET: 0x9284 */
    SWITCH_P92EMLTHP3_TYPE m92_eee_min_lp_timer_h_p3; /* OFFSET: 0x9288 */
    SWITCH_P92EMLTHP4_TYPE m92_eee_min_lp_timer_h_p4; /* OFFSET: 0x928c */
    SWITCH_P92EMLTHP5_TYPE m92_eee_min_lp_timer_h_p5; /* OFFSET: 0x9290 */
    SWITCH_P92EMLTHP6_TYPE m92_eee_min_lp_timer_h_p6; /* OFFSET: 0x9294 */
    SWITCH_P92EMLTHP7_TYPE m92_eee_min_lp_timer_h_p7; /* OFFSET: 0x9298 */
    SWITCH_P92EMLTHI_TYPE m92_eee_min_lp_timer_h_imp; /* OFFSET: 0x929c */
    SWITCH_P92EWTGP0_TYPE m92_eee_wake_timer_g_p0; /* OFFSET: 0x92a0 */
    SWITCH_P92EWTGP1_TYPE m92_eee_wake_timer_g_p1; /* OFFSET: 0x92a2 */
    SWITCH_P92EWTGP2_TYPE m92_eee_wake_timer_g_p2; /* OFFSET: 0x92a4 */
    SWITCH_P92EWTGP3_TYPE m92_eee_wake_timer_g_p3; /* OFFSET: 0x92a6 */
    SWITCH_P92EWTGP4_TYPE m92_eee_wake_timer_g_p4; /* OFFSET: 0x92a8 */
    SWITCH_P92EWTGP5_TYPE m92_eee_wake_timer_g_p5; /* OFFSET: 0x92aa */
    SWITCH_P92EWTGP6_TYPE m92_eee_wake_timer_g_p6; /* OFFSET: 0x92ac */
    SWITCH_P92EWTGP7_TYPE m92_eee_wake_timer_g_p7; /* OFFSET: 0x92ae */
    SWITCH_P92EWTGI_TYPE m92_eee_wake_timer_g_imp; /* OFFSET: 0x92b0 */
    SWITCH_P92EWTHP0_TYPE m92_eee_wake_timer_h_p0; /* OFFSET: 0x92b2 */
    SWITCH_P92EWTHP1_TYPE m92_eee_wake_timer_h_p1; /* OFFSET: 0x92b4 */
    SWITCH_P92EWTHP2_TYPE m92_eee_wake_timer_h_p2; /* OFFSET: 0x92b6 */
    SWITCH_P92EWTHP3_TYPE m92_eee_wake_timer_h_p3; /* OFFSET: 0x92b8 */
    SWITCH_P92EWTHP4_TYPE m92_eee_wake_timer_h_p4; /* OFFSET: 0x92ba */
    SWITCH_P92EWTHP5_TYPE m92_eee_wake_timer_h_p5; /* OFFSET: 0x92bc */
    SWITCH_P92EWTHP6_TYPE m92_eee_wake_timer_h_p6; /* OFFSET: 0x92be */
    SWITCH_P92EWTHP7_TYPE m92_eee_wake_timer_h_p7; /* OFFSET: 0x92c0 */
    SWITCH_P92EWTHI_TYPE m92_eee_wake_timer_h_imp; /* OFFSET: 0x92c2 */
    SWITCH_P92EGCT_TYPE m92_eee_glb_cong_th; /* OFFSET: 0x92c4 */
    SWITCH_P92ETCT0_TYPE m92_eee_txq_cong_th0; /* OFFSET: 0x92c6 */
    SWITCH_P92ETCT1_TYPE m92_eee_txq_cong_th1; /* OFFSET: 0x92c8 */
    SWITCH_P92ETCT2_TYPE m92_eee_txq_cong_th2; /* OFFSET: 0x92ca */
    SWITCH_P92ETCT3_TYPE m92_eee_txq_cong_th3; /* OFFSET: 0x92cc */
    SWITCH_P92ETCT4_TYPE m92_eee_txq_cong_th4; /* OFFSET: 0x92ce */
    SWITCH_P92ETCT5_TYPE m92_eee_txq_cong_th5; /* OFFSET: 0x92d0 */
    SWITCH_RESERVED_TYPE rsvd263; /* OFFSET: 0x92d2 */
    SWITCH_P92ETCT6_TYPE m92_eee_txq_cong_th6; /* OFFSET: 0x92d3 */
    SWITCH_P92ETCT7_TYPE m92_eee_txq_cong_th7; /* OFFSET: 0x92d5 */
    SWITCH_RESERVED_TYPE rsvd264[4]; /* OFFSET: 0x92d7 */
    SWITCH_P92ECRS0_TYPE m92_eee_ctl_reg_spare0; /* OFFSET: 0x92db */
    SWITCH_RESERVED_TYPE rsvd265; /* OFFSET: 0x92df */
    SWITCH_P92ECRS1_TYPE m92_eee_ctl_reg_spare1; /* OFFSET: 0x92e0 */
    SWITCH_RESERVED_TYPE rsvd266[3]; /* OFFSET: 0x92e4 */
    SWITCH_P92ED_TYPE m92_eee_debug; /* OFFSET: 0x92e7 */
    SWITCH_P92ELDT_TYPE m92_eee_link_dly_timer; /* OFFSET: 0x92e8 */
    SWITCH_PAGE_92_EEE_STATE_TYPE m92_eee_state; /* OFFSET: 0x92ec */
    SWITCH_RESERVED_TYPE rsvd267[16]; /* OFFSET: 0x92f0 */
    SWITCH_P93PE_TYPE m93_port_enable; /* OFFSET: 0x9300 */
    SWITCH_P93TMPP0_TYPE m93_tx_mode_port_p0; /* OFFSET: 0x9302 */
    SWITCH_P93TMPP1_TYPE m93_tx_mode_port_p1; /* OFFSET: 0x9304 */
    SWITCH_P93TMPP2_TYPE m93_tx_mode_port_p2; /* OFFSET: 0x9306 */
    SWITCH_P93TMPP3_TYPE m93_tx_mode_port_p3; /* OFFSET: 0x9308 */
    SWITCH_P93TMPP4_TYPE m93_tx_mode_port_p4; /* OFFSET: 0x930a */
    SWITCH_P93TMPP5_TYPE m93_tx_mode_port_p5; /* OFFSET: 0x930c */
    SWITCH_P93TMPP7_TYPE m93_tx_mode_port_p7; /* OFFSET: 0x930e */
    SWITCH_P93TMPI_TYPE m93_tx_mode_port_imp; /* OFFSET: 0x9310 */
    SWITCH_P93RMPP0_TYPE m93_rx_mode_port_p0; /* OFFSET: 0x9312 */
    SWITCH_P93RMPP1_TYPE m93_rx_mode_port_p1; /* OFFSET: 0x9314 */
    SWITCH_P93RMPP2_TYPE m93_rx_mode_port_p2; /* OFFSET: 0x9316 */
    SWITCH_P93RMPP3_TYPE m93_rx_mode_port_p3; /* OFFSET: 0x9318 */
    SWITCH_P93RMPP4_TYPE m93_rx_mode_port_p4; /* OFFSET: 0x931a */
    SWITCH_P93RMPP5_TYPE m93_rx_mode_port_p5; /* OFFSET: 0x931c */
    SWITCH_P93RMPP7_TYPE m93_rx_mode_port_p7; /* OFFSET: 0x931e */
    SWITCH_P93RMPI_TYPE m93_rx_mode_port_imp; /* OFFSET: 0x9320 */
    SWITCH_PAGE_93_TX_TS_CAP_TYPE m93_tx_ts_cap; /* OFFSET: 0x9322 */
    SWITCH_PAGE_93_RX_TS_CAP_TYPE m93_rx_ts_cap; /* OFFSET: 0x9324 */
    SWITCH_P93RTO_TYPE m93_rx_tx_option; /* OFFSET: 0x9326 */
    SWITCH_P93RP0LDL_TYPE m93_rx_port_0_link_delay_lsb; /* OFFSET: 0x9328 */
    SWITCH_P93RP0LDM_TYPE m93_rx_port_0_link_delay_msb; /* OFFSET: 0x932a */
    SWITCH_P93RP1LDL_TYPE m93_rx_port_1_link_delay_lsb; /* OFFSET: 0x932c */
    SWITCH_P93RP1LDM_TYPE m93_rx_port_1_link_delay_msb; /* OFFSET: 0x932e */
    SWITCH_P93RP2LDL_TYPE m93_rx_port_2_link_delay_lsb; /* OFFSET: 0x9330 */
    SWITCH_P93RP2LDM_TYPE m93_rx_port_2_link_delay_msb; /* OFFSET: 0x9332 */
    SWITCH_P93RP3LDL_TYPE m93_rx_port_3_link_delay_lsb; /* OFFSET: 0x9334 */
    SWITCH_P93RP3LDM_TYPE m93_rx_port_3_link_delay_msb; /* OFFSET: 0x9336 */
    SWITCH_P93RP4LDL_TYPE m93_rx_port_4_link_delay_lsb; /* OFFSET: 0x9338 */
    SWITCH_P93RP4LDM_TYPE m93_rx_port_4_link_delay_msb; /* OFFSET: 0x933a */
    SWITCH_P93RP5LDL_TYPE m93_rx_port_5_link_delay_lsb; /* OFFSET: 0x933c */
    SWITCH_P93RP5LDM_TYPE m93_rx_port_5_link_delay_msb; /* OFFSET: 0x933e */
    SWITCH_P93RP7LDL_TYPE m93_rx_port_7_link_delay_lsb; /* OFFSET: 0x9340 */
    SWITCH_P93RP7LDM_TYPE m93_rx_port_7_link_delay_msb; /* OFFSET: 0x9342 */
    SWITCH_P93RP8LDL_TYPE m93_rx_port_8_link_delay_lsb; /* OFFSET: 0x9344 */
    SWITCH_P93RP8LDM_TYPE m93_rx_port_8_link_delay_msb; /* OFFSET: 0x9346 */
    SWITCH_P93RP0TOL_TYPE m93_rx_port_0_ts_offset_lsb; /* OFFSET: 0x9348 */
    SWITCH_P93RP0TOM_TYPE m93_rx_port_0_ts_offset_msb; /* OFFSET: 0x934a */
    SWITCH_P93RP1TOL_TYPE m93_rx_port_1_ts_offset_lsb; /* OFFSET: 0x934c */
    SWITCH_P93RP1TOM_TYPE m93_rx_port_1_ts_offset_msb; /* OFFSET: 0x934e */
    SWITCH_P93RP2TOL_TYPE m93_rx_port_2_ts_offset_lsb; /* OFFSET: 0x9350 */
    SWITCH_P93RP2TOM_TYPE m93_rx_port_2_ts_offset_msb; /* OFFSET: 0x9352 */
    SWITCH_P93RP3TOL_TYPE m93_rx_port_3_ts_offset_lsb; /* OFFSET: 0x9354 */
    SWITCH_P93RP3TOM_TYPE m93_rx_port_3_ts_offset_msb; /* OFFSET: 0x9356 */
    SWITCH_P93RP4TOL_TYPE m93_rx_port_4_ts_offset_lsb; /* OFFSET: 0x9358 */
    SWITCH_P93RP4TOM_TYPE m93_rx_port_4_ts_offset_msb; /* OFFSET: 0x935a */
    SWITCH_P93RP5TOL_TYPE m93_rx_port_5_ts_offset_lsb; /* OFFSET: 0x935c */
    SWITCH_P93RP5TOM_TYPE m93_rx_port_5_ts_offset_msb; /* OFFSET: 0x935e */
    SWITCH_P93RP7TOL_TYPE m93_rx_port_7_ts_offset_lsb; /* OFFSET: 0x9360 */
    SWITCH_P93RP7TOM_TYPE m93_rx_port_7_ts_offset_msb; /* OFFSET: 0x9362 */
    SWITCH_P93RP8TOL_TYPE m93_rx_port_8_ts_offset_lsb; /* OFFSET: 0x9364 */
    SWITCH_P93RP8TOM_TYPE m93_rx_port_8_ts_offset_msb; /* OFFSET: 0x9366 */
    SWITCH_P93TP0TOL_TYPE m93_tx_port_0_ts_offset_lsb; /* OFFSET: 0x9368 */
    SWITCH_P93TP0TOM_TYPE m93_tx_port_0_ts_offset_msb; /* OFFSET: 0x936a */
    SWITCH_P93TP1TOL_TYPE m93_tx_port_1_ts_offset_lsb; /* OFFSET: 0x936c */
    SWITCH_P93TP1TOM_TYPE m93_tx_port_1_ts_offset_msb; /* OFFSET: 0x936e */
    SWITCH_P93TP2TOL_TYPE m93_tx_port_2_ts_offset_lsb; /* OFFSET: 0x9370 */
    SWITCH_P93TP2TOM_TYPE m93_tx_port_2_ts_offset_msb; /* OFFSET: 0x9372 */
    SWITCH_P93TP3TOL_TYPE m93_tx_port_3_ts_offset_lsb; /* OFFSET: 0x9374 */
    SWITCH_P93TP3TOM_TYPE m93_tx_port_3_ts_offset_msb; /* OFFSET: 0x9376 */
    SWITCH_P93TP4TOL_TYPE m93_tx_port_4_ts_offset_lsb; /* OFFSET: 0x9378 */
    SWITCH_P93TP4TOM_TYPE m93_tx_port_4_ts_offset_msb; /* OFFSET: 0x937a */
    SWITCH_P93TP5TOL_TYPE m93_tx_port_5_ts_offset_lsb; /* OFFSET: 0x937c */
    SWITCH_P93TP5TOM_TYPE m93_tx_port_5_ts_offset_msb; /* OFFSET: 0x937e */
    SWITCH_P93TP7TOL_TYPE m93_tx_port_7_ts_offset_lsb; /* OFFSET: 0x9380 */
    SWITCH_P93TP7TOM_TYPE m93_tx_port_7_ts_offset_msb; /* OFFSET: 0x9382 */
    SWITCH_P93TP8TOL_TYPE m93_tx_port_8_ts_offset_lsb; /* OFFSET: 0x9384 */
    SWITCH_P93TP8TOM_TYPE m93_tx_port_8_ts_offset_msb; /* OFFSET: 0x9386 */
    SWITCH_P93TC0_TYPE m93_time_code_0; /* OFFSET: 0x9388 */
    SWITCH_P93TC1_TYPE m93_time_code_1; /* OFFSET: 0x938a */
    SWITCH_P93TC2_TYPE m93_time_code_2; /* OFFSET: 0x938c */
    SWITCH_P93TC3_TYPE m93_time_code_3; /* OFFSET: 0x938e */
    SWITCH_P93TC4_TYPE m93_time_code_4; /* OFFSET: 0x9390 */
    SWITCH_P93DDL_TYPE m93_dpll_db_lsb; /* OFFSET: 0x9392 */
    SWITCH_P93DDM_TYPE m93_dpll_db_msb; /* OFFSET: 0x9394 */
    SWITCH_P93DDS_TYPE m93_dpll_db_sel; /* OFFSET: 0x9396 */
    SWITCH_PAGE_93_SHD_CTL_TYPE m93_shd_ctl; /* OFFSET: 0x9398 */
    SWITCH_PAGE_93_SHD_LD_TYPE m93_shd_ld; /* OFFSET: 0x939a */
    SWITCH_PAGE_93_INT_MASK_TYPE m93_int_mask; /* OFFSET: 0x939c */
    SWITCH_PAGE_93_INT_STAT_TYPE m93_int_stat; /* OFFSET: 0x939e */
    SWITCH_PAGE_93_TX_CTL_TYPE m93_tx_ctl; /* OFFSET: 0x93a0 */
    SWITCH_PAGE_93_RX_CTL_TYPE m93_rx_ctl; /* OFFSET: 0x93a2 */
    SWITCH_P93RTC_TYPE m93_rx_tx_ctl; /* OFFSET: 0x93a4 */
    SWITCH_PAGE_93_VLAN_ITPID_TYPE m93_vlan_itpid; /* OFFSET: 0x93a6 */
    SWITCH_PAGE_93_VLAN_OTPID_TYPE m93_vlan_otpid; /* OFFSET: 0x93a8 */
    SWITCH_PAGE_93_OTHER_OTPID_TYPE m93_other_otpid; /* OFFSET: 0x93aa */
    SWITCH_P93ND1_TYPE m93_nse_dpll_1; /* OFFSET: 0x93ac */
    SWITCH_P93ND20_TYPE m93_nse_dpll_2_0; /* OFFSET: 0x93ae */
    SWITCH_P93ND21_TYPE m93_nse_dpll_2_1; /* OFFSET: 0x93b0 */
    SWITCH_P93ND22_TYPE m93_nse_dpll_2_2; /* OFFSET: 0x93b2 */
    SWITCH_P93ND30_TYPE m93_nse_dpll_3_0; /* OFFSET: 0x93b4 */
    SWITCH_P93ND31_TYPE m93_nse_dpll_3_1; /* OFFSET: 0x93b6 */
    SWITCH_PAGE_93_NSE_DPLL_4_TYPE m93_nse_dpll_4; /* OFFSET: 0x93b8 */
    SWITCH_PAGE_93_NSE_DPLL_5_TYPE m93_nse_dpll_5; /* OFFSET: 0x93ba */
    SWITCH_PAGE_93_NSE_DPLL_6_TYPE m93_nse_dpll_6; /* OFFSET: 0x93bc */
    SWITCH_P93ND70_TYPE m93_nse_dpll_7_0; /* OFFSET: 0x93be */
    SWITCH_P93ND71_TYPE m93_nse_dpll_7_1; /* OFFSET: 0x93c0 */
    SWITCH_P93ND72_TYPE m93_nse_dpll_7_2; /* OFFSET: 0x93c2 */
    SWITCH_P93ND73_TYPE m93_nse_dpll_7_3; /* OFFSET: 0x93c4 */
    SWITCH_P93NN10_TYPE m93_nse_nco_1_0; /* OFFSET: 0x93c6 */
    SWITCH_P93NN11_TYPE m93_nse_nco_1_1; /* OFFSET: 0x93c8 */
    SWITCH_P93NN20_TYPE m93_nse_nco_2_0; /* OFFSET: 0x93ca */
    SWITCH_P93NN21_TYPE m93_nse_nco_2_1; /* OFFSET: 0x93cc */
    SWITCH_P93NN22_TYPE m93_nse_nco_2_2; /* OFFSET: 0x93ce */
    SWITCH_P93NN30_TYPE m93_nse_nco_3_0; /* OFFSET: 0x93d0 */
    SWITCH_P93NN31_TYPE m93_nse_nco_3_1; /* OFFSET: 0x93d2 */
    SWITCH_P93NN32_TYPE m93_nse_nco_3_2; /* OFFSET: 0x93d4 */
    SWITCH_P93NN4_TYPE m93_nse_nco_4; /* OFFSET: 0x93d6 */
    SWITCH_P93NN50_TYPE m93_nse_nco_5_0; /* OFFSET: 0x93d8 */
    SWITCH_P93NN51_TYPE m93_nse_nco_5_1; /* OFFSET: 0x93da */
    SWITCH_P93NN52_TYPE m93_nse_nco_5_2; /* OFFSET: 0x93dc */
    SWITCH_P93NN6_TYPE m93_nse_nco_6; /* OFFSET: 0x93de */
    SWITCH_P93NN70_TYPE m93_nse_nco_7_0; /* OFFSET: 0x93e0 */
    SWITCH_P93NN71_TYPE m93_nse_nco_7_1; /* OFFSET: 0x93e2 */
    SWITCH_PAGE_93_TX_COUNTER_TYPE m93_tx_counter; /* OFFSET: 0x93e4 */
    SWITCH_PAGE_93_RX_COUNTER_TYPE m93_rx_counter; /* OFFSET: 0x93e6 */
    SWITCH_P93RT1588C_TYPE m93_rx_tx_1588_counter; /* OFFSET: 0x93e8 */
    SWITCH_RESERVED_TYPE rsvd268[22]; /* OFFSET: 0x93ea */
    SWITCH_P94TRSE_TYPE m94_ts_read_start_end; /* OFFSET: 0x9400 */
    SWITCH_P94H0_TYPE m94_heartbeat_0; /* OFFSET: 0x9402 */
    SWITCH_P94H1_TYPE m94_heartbeat_1; /* OFFSET: 0x9404 */
    SWITCH_P94H2_TYPE m94_heartbeat_2; /* OFFSET: 0x9406 */
    SWITCH_P94TS0_TYPE m94_time_stamp_0; /* OFFSET: 0x9408 */
    SWITCH_P94TS1_TYPE m94_time_stamp_1; /* OFFSET: 0x940a */
    SWITCH_P94TS2_TYPE m94_time_stamp_2; /* OFFSET: 0x940c */
    SWITCH_P94TSI0_TYPE m94_time_stamp_info_0; /* OFFSET: 0x940e */
    SWITCH_P94TSI1_TYPE m94_time_stamp_info_1; /* OFFSET: 0x9410 */
    SWITCH_PAGE_94_CNTR_DBG_TYPE m94_cntr_dbg; /* OFFSET: 0x9412 */
    SWITCH_RESERVED_TYPE rsvd269[98]; /* OFFSET: 0x9414 */
    SWITCH_PAGE_94_RX_CF_SPEC_TYPE m94_rx_cf_spec; /* OFFSET: 0x9476 */
    SWITCH_RESERVED_TYPE rsvd270[4]; /* OFFSET: 0x9478 */
    SWITCH_P94TS_TYPE m94_timecode_sel; /* OFFSET: 0x947c */
    SWITCH_P94TS3_TYPE m94_time_stamp_3; /* OFFSET: 0x947e */
    SWITCH_RESERVED_TYPE rsvd271[128]; /* OFFSET: 0x9480 */
    SWITCH_PAGE_95_RED_CONTROL_TYPE m95_red_control; /* OFFSET: 0x9500 */
    SWITCH_P95T2PT_TYPE m95_tc2red_profile_table; /* OFFSET: 0x9502 */
    SWITCH_P95REB_TYPE m95_red_egress_bypass; /* OFFSET: 0x9504 */
    SWITCH_P95RAC_TYPE m95_red_aqd_control; /* OFFSET: 0x9506 */
    SWITCH_P95RE_TYPE m95_red_exponent; /* OFFSET: 0x9508 */
    SWITCH_P95RDATM_TYPE m95_red_drop_add_to_mib; /* OFFSET: 0x950a */
    SWITCH_RESERVED_TYPE rsvd272[4]; /* OFFSET: 0x950c */
    SWITCH_P95RPD_TYPE m95_red_profile_default; /* OFFSET: 0x9510 */
    SWITCH_P95WRS0_TYPE m95_wred_reg_spare0; /* OFFSET: 0x9514 */
    SWITCH_P95WRS1_TYPE m95_wred_reg_spare1; /* OFFSET: 0x9518 */
    SWITCH_RESERVED_TYPE rsvd273[4]; /* OFFSET: 0x951c */
    SWITCH_P95RP0_TYPE m95_red_profile_0; /* OFFSET: 0x9520 */
    SWITCH_P95RP1_TYPE m95_red_profile_1; /* OFFSET: 0x9524 */
    SWITCH_P95RP2_TYPE m95_red_profile_2; /* OFFSET: 0x9528 */
    SWITCH_P95RP3_TYPE m95_red_profile_3; /* OFFSET: 0x952c */
    SWITCH_P95RP4_TYPE m95_red_profile_4; /* OFFSET: 0x9530 */
    SWITCH_P95RP5_TYPE m95_red_profile_5; /* OFFSET: 0x9534 */
    SWITCH_P95RP6_TYPE m95_red_profile_6; /* OFFSET: 0x9538 */
    SWITCH_P95RP7_TYPE m95_red_profile_7; /* OFFSET: 0x953c */
    SWITCH_P95RP8_TYPE m95_red_profile_8; /* OFFSET: 0x9540 */
    SWITCH_P95RP9_TYPE m95_red_profile_9; /* OFFSET: 0x9544 */
    SWITCH_P95RP10_TYPE m95_red_profile_10; /* OFFSET: 0x9548 */
    SWITCH_P95RP11_TYPE m95_red_profile_11; /* OFFSET: 0x954c */
    SWITCH_P95RP12_TYPE m95_red_profile_12; /* OFFSET: 0x9550 */
    SWITCH_P95RP13_TYPE m95_red_profile_13; /* OFFSET: 0x9554 */
    SWITCH_P95RP14_TYPE m95_red_profile_14; /* OFFSET: 0x9558 */
    SWITCH_P95RP15_TYPE m95_red_profile_15; /* OFFSET: 0x955c */
    SWITCH_RESERVED_TYPE rsvd274[12]; /* OFFSET: 0x9560 */
    SWITCH_P95RDCR_TYPE m95_red_drop_cntr_rst; /* OFFSET: 0x956c */
    SWITCH_RESERVED_TYPE rsvd275[2]; /* OFFSET: 0x956e */
    SWITCH_P95PPRPDC0_TYPE m95_pn_port_red_pkt_drop_cntr0; /* OFFSET: 0x9570 */
    SWITCH_P95PPRPDC1_TYPE m95_pn_port_red_pkt_drop_cntr1; /* OFFSET: 0x9574 */
    SWITCH_P95PPRPDC2_TYPE m95_pn_port_red_pkt_drop_cntr2; /* OFFSET: 0x9578 */
    SWITCH_P95PPRPDC3_TYPE m95_pn_port_red_pkt_drop_cntr3; /* OFFSET: 0x957c */
    SWITCH_P95PPRPDC4_TYPE m95_pn_port_red_pkt_drop_cntr4; /* OFFSET: 0x9580 */
    SWITCH_P95PPRPDC5_TYPE m95_pn_port_red_pkt_drop_cntr5; /* OFFSET: 0x9584 */
    SWITCH_P95PPRPDC6_TYPE m95_pn_port_red_pkt_drop_cntr6; /* OFFSET: 0x9588 */
    SWITCH_P95P7PRPDC_TYPE m95_p7_port_red_pkt_drop_cntr; /* OFFSET: 0x958c */
    SWITCH_P95IPRPDC_TYPE m95_imp_port_red_pkt_drop_cntr; /* OFFSET: 0x9590 */
    SWITCH_RESERVED_TYPE rsvd276[12]; /* OFFSET: 0x9594 */
    SWITCH_P95PPRBDC0_TYPE m95_pn_port_red_byte_drop_cntr0; /* OFFSET: 0x95a0 */
    SWITCH_P95PPRBDC1_TYPE m95_pn_port_red_byte_drop_cntr1; /* OFFSET: 0x95a8 */
    SWITCH_P95PPRBDC2_TYPE m95_pn_port_red_byte_drop_cntr2; /* OFFSET: 0x95b0 */
    SWITCH_P95PPRBDC3_TYPE m95_pn_port_red_byte_drop_cntr3; /* OFFSET: 0x95b8 */
    SWITCH_P95PPRBDC4_TYPE m95_pn_port_red_byte_drop_cntr4; /* OFFSET: 0x95c0 */
    SWITCH_P95PPRBDC5_TYPE m95_pn_port_red_byte_drop_cntr5; /* OFFSET: 0x95c8 */
    SWITCH_P95PPRBDC6_TYPE m95_pn_port_red_byte_drop_cntr6; /* OFFSET: 0x95d0 */
    SWITCH_P95P7PRBDC_TYPE m95_p7_port_red_byte_drop_cntr; /* OFFSET: 0x95d8 */
    SWITCH_P95IPRBDC_TYPE m95_imp_port_red_byte_drop_cntr; /* OFFSET: 0x95e0 */
    SWITCH_RESERVED_TYPE rsvd277[2584]; /* OFFSET: 0x95e8 */
    SWITCH_PAGE_A0_CFP_ACC_TYPE a0_cfp_acc; /* OFFSET: 0xa000 */
    SWITCH_PA0RMGC_TYPE a0_rate_meter_global_ctl; /* OFFSET: 0xa004 */
    SWITCH_RESERVED_TYPE rsvd278[2]; /* OFFSET: 0xa006 */
    SWITCH_PA0CRS0_TYPE a0_cfp_reg_spare0; /* OFFSET: 0xa008 */
    SWITCH_PA0CRS1_TYPE a0_cfp_reg_spare1; /* OFFSET: 0xa00c */
    SWITCH_PAGE_A0_CFP_DATA0_TYPE a0_cfp_data0; /* OFFSET: 0xa010 */
    SWITCH_PAGE_A0_CFP_DATA1_TYPE a0_cfp_data1; /* OFFSET: 0xa014 */
    SWITCH_PAGE_A0_CFP_DATA2_TYPE a0_cfp_data2; /* OFFSET: 0xa018 */
    SWITCH_PAGE_A0_CFP_DATA3_TYPE a0_cfp_data3; /* OFFSET: 0xa01c */
    SWITCH_PAGE_A0_CFP_DATA4_TYPE a0_cfp_data4; /* OFFSET: 0xa020 */
    SWITCH_PAGE_A0_CFP_DATA5_TYPE a0_cfp_data5; /* OFFSET: 0xa024 */
    SWITCH_PAGE_A0_CFP_DATA6_TYPE a0_cfp_data6; /* OFFSET: 0xa028 */
    SWITCH_PAGE_A0_CFP_DATA7_TYPE a0_cfp_data7; /* OFFSET: 0xa02c */
    SWITCH_PAGE_A0_CFP_MASK0_TYPE a0_cfp_mask0; /* OFFSET: 0xa030 */
    SWITCH_PAGE_A0_CFP_MASK1_TYPE a0_cfp_mask1; /* OFFSET: 0xa034 */
    SWITCH_PAGE_A0_CFP_MASK2_TYPE a0_cfp_mask2; /* OFFSET: 0xa038 */
    SWITCH_PAGE_A0_CFP_MASK3_TYPE a0_cfp_mask3; /* OFFSET: 0xa03c */
    SWITCH_PAGE_A0_CFP_MASK4_TYPE a0_cfp_mask4; /* OFFSET: 0xa040 */
    SWITCH_PAGE_A0_CFP_MASK5_TYPE a0_cfp_mask5; /* OFFSET: 0xa044 */
    SWITCH_PAGE_A0_CFP_MASK6_TYPE a0_cfp_mask6; /* OFFSET: 0xa048 */
    SWITCH_PAGE_A0_CFP_MASK7_TYPE a0_cfp_mask7; /* OFFSET: 0xa04c */
    SWITCH_PA0APD0_TYPE a0_act_pol_data0; /* OFFSET: 0xa050 */
    SWITCH_PA0APD1_TYPE a0_act_pol_data1; /* OFFSET: 0xa054 */
    SWITCH_PA0APD2_TYPE a0_act_pol_data2; /* OFFSET: 0xa058 */
    SWITCH_RESERVED_TYPE rsvd279[4]; /* OFFSET: 0xa05c */
    SWITCH_PA0RM0_TYPE a0_rate_meter0; /* OFFSET: 0xa060 */
    SWITCH_PAGE_A0_RATE_METER1_TYPE a0_rate_meter1; /* OFFSET: 0xa064 */
    SWITCH_PA0RM2_TYPE a0_rate_meter2; /* OFFSET: 0xa068 */
    SWITCH_PA0RM3_TYPE a0_rate_meter3; /* OFFSET: 0xa06c */
    SWITCH_PAGE_A0_RATE_METER4_TYPE a0_rate_meter4; /* OFFSET: 0xa070 */
    SWITCH_PA0RM5_TYPE a0_rate_meter5; /* OFFSET: 0xa074 */
    SWITCH_PA0RM6_TYPE a0_rate_meter6; /* OFFSET: 0xa078 */
    SWITCH_PA0T2_TYPE a0_tc2color; /* OFFSET: 0xa07c */
    SWITCH_RESERVED_TYPE rsvd280[2]; /* OFFSET: 0xa07e */
    SWITCH_PA0SGC_TYPE a0_stat_green_cntr; /* OFFSET: 0xa080 */
    SWITCH_PA0SYC_TYPE a0_stat_yellow_cntr; /* OFFSET: 0xa084 */
    SWITCH_PA0SRC_TYPE a0_stat_red_cntr; /* OFFSET: 0xa088 */
    SWITCH_PA0PM_TYPE a0_psfp_mapram; /* OFFSET: 0xa08c */
    SWITCH_PA0PGC_TYPE a0_psfp_global_ctl; /* OFFSET: 0xa090 */
    SWITCH_PA0COIAR_TYPE a0_cfp_ob_intr_acc_reg; /* OFFSET: 0xa094 */
    SWITCH_PA0COISR_TYPE a0_cfp_ob_intr_sts_reg; /* OFFSET: 0xa098 */
    SWITCH_PA0COIER_TYPE a0_cfp_ob_intr_en_reg; /* OFFSET: 0xa09c */
    SWITCH_PA0TBC_TYPE a0_tcam_bist_control; /* OFFSET: 0xa0a0 */
    SWITCH_PA0TBS_TYPE a0_tcam_bist_status; /* OFFSET: 0xa0a4 */
    SWITCH_PA0TTCS_TYPE a0_tcam_test_compare_status; /* OFFSET: 0xa0a8 */
    SWITCH_RESERVED_TYPE rsvd281[4]; /* OFFSET: 0xa0ac */
    SWITCH_PA0PM0_TYPE a0_psfp_meter0; /* OFFSET: 0xa0b0 */
    SWITCH_PAGE_A0_PSFP_METER1_TYPE a0_psfp_meter1; /* OFFSET: 0xa0b4 */
    SWITCH_PA0PM2_TYPE a0_psfp_meter2; /* OFFSET: 0xa0b8 */
    SWITCH_PA0PM3_TYPE a0_psfp_meter3; /* OFFSET: 0xa0bc */
    SWITCH_PAGE_A0_PSFP_METER4_TYPE a0_psfp_meter4; /* OFFSET: 0xa0c0 */
    SWITCH_PA0PM5_TYPE a0_psfp_meter5; /* OFFSET: 0xa0c4 */
    SWITCH_PA0PM6_TYPE a0_psfp_meter6; /* OFFSET: 0xa0c8 */
    SWITCH_PA0PQD0R_TYPE a0_psfp_qstram_data0_reg; /* OFFSET: 0xa0cc */
    SWITCH_PA0PQD1R_TYPE a0_psfp_qstram_data1_reg; /* OFFSET: 0xa0d0 */
    SWITCH_PA0PQD2R_TYPE a0_psfp_qstram_data2_reg; /* OFFSET: 0xa0d4 */
    SWITCH_PA0PQD3R_TYPE a0_psfp_qstram_data3_reg; /* OFFSET: 0xa0d8 */
    SWITCH_PA0PQD4R_TYPE a0_psfp_qstram_data4_reg; /* OFFSET: 0xa0dc */
    SWITCH_PA0PQD5R_TYPE a0_psfp_qstram_data5_reg; /* OFFSET: 0xa0e0 */
    SWITCH_PA0PQD6R_TYPE a0_psfp_qstram_data6_reg; /* OFFSET: 0xa0e4 */
    SWITCH_PA0PQD7R_TYPE a0_psfp_qstram_data7_reg; /* OFFSET: 0xa0e8 */
    SWITCH_PA0PDSR_TYPE a0_psfp_ded_status_reg; /* OFFSET: 0xa0ec */
    SWITCH_RESERVED_TYPE rsvd282[16]; /* OFFSET: 0xa0f0 */
    SWITCH_PAGE_A1_CFP_CTL_REG_TYPE a1_cfp_ctl_reg; /* OFFSET: 0xa100 */
    SWITCH_PA1PCR_TYPE a1_psfp_ctl_reg; /* OFFSET: 0xa102 */
    SWITCH_PA1CUCR_TYPE a1_cfp_udf_ctl_reg; /* OFFSET: 0xa104 */
    SWITCH_RESERVED_TYPE rsvd283[10]; /* OFFSET: 0xa106 */
    SWITCH_PA1U0A0_TYPE a1_udf_0_a_0; /* OFFSET: 0xa110 */
    SWITCH_PA1U0A1_TYPE a1_udf_0_a_1; /* OFFSET: 0xa111 */
    SWITCH_PA1U0A2_TYPE a1_udf_0_a_2; /* OFFSET: 0xa112 */
    SWITCH_PA1U0A3_TYPE a1_udf_0_a_3; /* OFFSET: 0xa113 */
    SWITCH_PA1U0A4_TYPE a1_udf_0_a_4; /* OFFSET: 0xa114 */
    SWITCH_PA1U0A5_TYPE a1_udf_0_a_5; /* OFFSET: 0xa115 */
    SWITCH_PA1U0A6_TYPE a1_udf_0_a_6; /* OFFSET: 0xa116 */
    SWITCH_PA1U0A7_TYPE a1_udf_0_a_7; /* OFFSET: 0xa117 */
    SWITCH_PA1U0A8_TYPE a1_udf_0_a_8; /* OFFSET: 0xa118 */
    SWITCH_RESERVED_TYPE rsvd284[7]; /* OFFSET: 0xa119 */
    SWITCH_PA1U1A0_TYPE a1_udf_1_a_0; /* OFFSET: 0xa120 */
    SWITCH_PA1U1A1_TYPE a1_udf_1_a_1; /* OFFSET: 0xa121 */
    SWITCH_PA1U1A2_TYPE a1_udf_1_a_2; /* OFFSET: 0xa122 */
    SWITCH_PA1U1A3_TYPE a1_udf_1_a_3; /* OFFSET: 0xa123 */
    SWITCH_PA1U1A4_TYPE a1_udf_1_a_4; /* OFFSET: 0xa124 */
    SWITCH_PA1U1A5_TYPE a1_udf_1_a_5; /* OFFSET: 0xa125 */
    SWITCH_PA1U1A6_TYPE a1_udf_1_a_6; /* OFFSET: 0xa126 */
    SWITCH_PA1U1A7_TYPE a1_udf_1_a_7; /* OFFSET: 0xa127 */
    SWITCH_PA1U1A8_TYPE a1_udf_1_a_8; /* OFFSET: 0xa128 */
    SWITCH_RESERVED_TYPE rsvd285[7]; /* OFFSET: 0xa129 */
    SWITCH_PA1U2A0_TYPE a1_udf_2_a_0; /* OFFSET: 0xa130 */
    SWITCH_PA1U2A1_TYPE a1_udf_2_a_1; /* OFFSET: 0xa131 */
    SWITCH_PA1U2A2_TYPE a1_udf_2_a_2; /* OFFSET: 0xa132 */
    SWITCH_PA1U2A3_TYPE a1_udf_2_a_3; /* OFFSET: 0xa133 */
    SWITCH_PA1U2A4_TYPE a1_udf_2_a_4; /* OFFSET: 0xa134 */
    SWITCH_PA1U2A5_TYPE a1_udf_2_a_5; /* OFFSET: 0xa135 */
    SWITCH_PA1U2A6_TYPE a1_udf_2_a_6; /* OFFSET: 0xa136 */
    SWITCH_PA1U2A7_TYPE a1_udf_2_a_7; /* OFFSET: 0xa137 */
    SWITCH_PA1U2A8_TYPE a1_udf_2_a_8; /* OFFSET: 0xa138 */
    SWITCH_RESERVED_TYPE rsvd286[7]; /* OFFSET: 0xa139 */
    SWITCH_PA1U0B0_TYPE a1_udf_0_b_0; /* OFFSET: 0xa140 */
    SWITCH_PA1U0B1_TYPE a1_udf_0_b_1; /* OFFSET: 0xa141 */
    SWITCH_PA1U0B2_TYPE a1_udf_0_b_2; /* OFFSET: 0xa142 */
    SWITCH_PA1U0B3_TYPE a1_udf_0_b_3; /* OFFSET: 0xa143 */
    SWITCH_PA1U0B4_TYPE a1_udf_0_b_4; /* OFFSET: 0xa144 */
    SWITCH_PA1U0B5_TYPE a1_udf_0_b_5; /* OFFSET: 0xa145 */
    SWITCH_PA1U0B6_TYPE a1_udf_0_b_6; /* OFFSET: 0xa146 */
    SWITCH_PA1U0B7_TYPE a1_udf_0_b_7; /* OFFSET: 0xa147 */
    SWITCH_PA1U0B8_TYPE a1_udf_0_b_8; /* OFFSET: 0xa148 */
    SWITCH_RESERVED_TYPE rsvd287[7]; /* OFFSET: 0xa149 */
    SWITCH_PA1U1B0_TYPE a1_udf_1_b_0; /* OFFSET: 0xa150 */
    SWITCH_PA1U1B1_TYPE a1_udf_1_b_1; /* OFFSET: 0xa151 */
    SWITCH_PA1U1B2_TYPE a1_udf_1_b_2; /* OFFSET: 0xa152 */
    SWITCH_PA1U1B3_TYPE a1_udf_1_b_3; /* OFFSET: 0xa153 */
    SWITCH_PA1U1B4_TYPE a1_udf_1_b_4; /* OFFSET: 0xa154 */
    SWITCH_PA1U1B5_TYPE a1_udf_1_b_5; /* OFFSET: 0xa155 */
    SWITCH_PA1U1B6_TYPE a1_udf_1_b_6; /* OFFSET: 0xa156 */
    SWITCH_PA1U1B7_TYPE a1_udf_1_b_7; /* OFFSET: 0xa157 */
    SWITCH_PA1U1B8_TYPE a1_udf_1_b_8; /* OFFSET: 0xa158 */
    SWITCH_RESERVED_TYPE rsvd288[7]; /* OFFSET: 0xa159 */
    SWITCH_PA1U2B0_TYPE a1_udf_2_b_0; /* OFFSET: 0xa160 */
    SWITCH_PA1U2B1_TYPE a1_udf_2_b_1; /* OFFSET: 0xa161 */
    SWITCH_PA1U2B2_TYPE a1_udf_2_b_2; /* OFFSET: 0xa162 */
    SWITCH_PA1U2B3_TYPE a1_udf_2_b_3; /* OFFSET: 0xa163 */
    SWITCH_PA1U2B4_TYPE a1_udf_2_b_4; /* OFFSET: 0xa164 */
    SWITCH_PA1U2B5_TYPE a1_udf_2_b_5; /* OFFSET: 0xa165 */
    SWITCH_PA1U2B6_TYPE a1_udf_2_b_6; /* OFFSET: 0xa166 */
    SWITCH_PA1U2B7_TYPE a1_udf_2_b_7; /* OFFSET: 0xa167 */
    SWITCH_PA1U2B8_TYPE a1_udf_2_b_8; /* OFFSET: 0xa168 */
    SWITCH_RESERVED_TYPE rsvd289[7]; /* OFFSET: 0xa169 */
    SWITCH_PA1U0C0_TYPE a1_udf_0_c_0; /* OFFSET: 0xa170 */
    SWITCH_PA1U0C1_TYPE a1_udf_0_c_1; /* OFFSET: 0xa171 */
    SWITCH_PA1U0C2_TYPE a1_udf_0_c_2; /* OFFSET: 0xa172 */
    SWITCH_PA1U0C3_TYPE a1_udf_0_c_3; /* OFFSET: 0xa173 */
    SWITCH_PA1U0C4_TYPE a1_udf_0_c_4; /* OFFSET: 0xa174 */
    SWITCH_PA1U0C5_TYPE a1_udf_0_c_5; /* OFFSET: 0xa175 */
    SWITCH_PA1U0C6_TYPE a1_udf_0_c_6; /* OFFSET: 0xa176 */
    SWITCH_PA1U0C7_TYPE a1_udf_0_c_7; /* OFFSET: 0xa177 */
    SWITCH_PA1U0C8_TYPE a1_udf_0_c_8; /* OFFSET: 0xa178 */
    SWITCH_RESERVED_TYPE rsvd290[7]; /* OFFSET: 0xa179 */
    SWITCH_PA1U1C0_TYPE a1_udf_1_c_0; /* OFFSET: 0xa180 */
    SWITCH_PA1U1C1_TYPE a1_udf_1_c_1; /* OFFSET: 0xa181 */
    SWITCH_PA1U1C2_TYPE a1_udf_1_c_2; /* OFFSET: 0xa182 */
    SWITCH_PA1U1C3_TYPE a1_udf_1_c_3; /* OFFSET: 0xa183 */
    SWITCH_PA1U1C4_TYPE a1_udf_1_c_4; /* OFFSET: 0xa184 */
    SWITCH_PA1U1C5_TYPE a1_udf_1_c_5; /* OFFSET: 0xa185 */
    SWITCH_PA1U1C6_TYPE a1_udf_1_c_6; /* OFFSET: 0xa186 */
    SWITCH_PA1U1C7_TYPE a1_udf_1_c_7; /* OFFSET: 0xa187 */
    SWITCH_PA1U1C8_TYPE a1_udf_1_c_8; /* OFFSET: 0xa188 */
    SWITCH_RESERVED_TYPE rsvd291[7]; /* OFFSET: 0xa189 */
    SWITCH_PA1U2C0_TYPE a1_udf_2_c_0; /* OFFSET: 0xa190 */
    SWITCH_PA1U2C1_TYPE a1_udf_2_c_1; /* OFFSET: 0xa191 */
    SWITCH_PA1U2C2_TYPE a1_udf_2_c_2; /* OFFSET: 0xa192 */
    SWITCH_PA1U2C3_TYPE a1_udf_2_c_3; /* OFFSET: 0xa193 */
    SWITCH_PA1U2C4_TYPE a1_udf_2_c_4; /* OFFSET: 0xa194 */
    SWITCH_PA1U2C5_TYPE a1_udf_2_c_5; /* OFFSET: 0xa195 */
    SWITCH_PA1U2C6_TYPE a1_udf_2_c_6; /* OFFSET: 0xa196 */
    SWITCH_PA1U2C7_TYPE a1_udf_2_c_7; /* OFFSET: 0xa197 */
    SWITCH_PA1U2C8_TYPE a1_udf_2_c_8; /* OFFSET: 0xa198 */
    SWITCH_RESERVED_TYPE rsvd292[7]; /* OFFSET: 0xa199 */
    SWITCH_PA1U0D00_TYPE a1_udf_0_d_00; /* OFFSET: 0xa1a0 */
    SWITCH_PA1U0D01_TYPE a1_udf_0_d_01; /* OFFSET: 0xa1a1 */
    SWITCH_PA1U0D02_TYPE a1_udf_0_d_02; /* OFFSET: 0xa1a2 */
    SWITCH_PA1U0D03_TYPE a1_udf_0_d_03; /* OFFSET: 0xa1a3 */
    SWITCH_PA1U0D04_TYPE a1_udf_0_d_04; /* OFFSET: 0xa1a4 */
    SWITCH_PA1U0D05_TYPE a1_udf_0_d_05; /* OFFSET: 0xa1a5 */
    SWITCH_PA1U0D06_TYPE a1_udf_0_d_06; /* OFFSET: 0xa1a6 */
    SWITCH_PA1U0D07_TYPE a1_udf_0_d_07; /* OFFSET: 0xa1a7 */
    SWITCH_PA1U0D08_TYPE a1_udf_0_d_08; /* OFFSET: 0xa1a8 */
    SWITCH_PA1U0D09_TYPE a1_udf_0_d_09; /* OFFSET: 0xa1a9 */
    SWITCH_PA1U0D010_TYPE a1_udf_0_d_010; /* OFFSET: 0xa1aa */
    SWITCH_PA1U0D011_TYPE a1_udf_0_d_011; /* OFFSET: 0xa1ab */
    SWITCH_RESERVED_TYPE rsvd293[3668]; /* OFFSET: 0xa1ac */
    SWITCH_PB0ATA_TYPE b0_arl_tcam_acc; /* OFFSET: 0xb000 */
    SWITCH_PB0ATD0_TYPE b0_arl_tcam_data0; /* OFFSET: 0xb004 */
    SWITCH_PB0ATD1_TYPE b0_arl_tcam_data1; /* OFFSET: 0xb008 */
    SWITCH_RESERVED_TYPE rsvd294[8]; /* OFFSET: 0xb00c */
    SWITCH_PB0ASD_TYPE b0_arl_smem_data; /* OFFSET: 0xb014 */
    SWITCH_PB0ATIC_TYPE b0_arl_tcam_iphash_check; /* OFFSET: 0xb018 */
    SWITCH_RESERVED_TYPE rsvd295[6]; /* OFFSET: 0xb01a */
    SWITCH_PB0ATBC_TYPE b0_arl_tcam_bist_ctrl; /* OFFSET: 0xb020 */
    SWITCH_PB0ATBS_TYPE b0_arl_tcam_bist_sts; /* OFFSET: 0xb024 */
    SWITCH_RESERVED_TYPE rsvd296[232]; /* OFFSET: 0xb028 */
    SWITCH_PB1PU0A0_TYPE b1_psfp_udf_0_a_0; /* OFFSET: 0xb110 */
    SWITCH_PB1PU0A1_TYPE b1_psfp_udf_0_a_1; /* OFFSET: 0xb111 */
    SWITCH_PB1PU0A2_TYPE b1_psfp_udf_0_a_2; /* OFFSET: 0xb112 */
    SWITCH_PB1PU0A3_TYPE b1_psfp_udf_0_a_3; /* OFFSET: 0xb113 */
    SWITCH_PB1PU0A4_TYPE b1_psfp_udf_0_a_4; /* OFFSET: 0xb114 */
    SWITCH_PB1PU0A5_TYPE b1_psfp_udf_0_a_5; /* OFFSET: 0xb115 */
    SWITCH_PB1PU0A6_TYPE b1_psfp_udf_0_a_6; /* OFFSET: 0xb116 */
    SWITCH_PB1PU0A7_TYPE b1_psfp_udf_0_a_7; /* OFFSET: 0xb117 */
    SWITCH_PB1PU0A8_TYPE b1_psfp_udf_0_a_8; /* OFFSET: 0xb118 */
    SWITCH_RESERVED_TYPE rsvd297[7]; /* OFFSET: 0xb119 */
    SWITCH_PB1PU1A0_TYPE b1_psfp_udf_1_a_0; /* OFFSET: 0xb120 */
    SWITCH_PB1PU1A1_TYPE b1_psfp_udf_1_a_1; /* OFFSET: 0xb121 */
    SWITCH_PB1PU1A2_TYPE b1_psfp_udf_1_a_2; /* OFFSET: 0xb122 */
    SWITCH_PB1PU1A3_TYPE b1_psfp_udf_1_a_3; /* OFFSET: 0xb123 */
    SWITCH_PB1PU1A4_TYPE b1_psfp_udf_1_a_4; /* OFFSET: 0xb124 */
    SWITCH_PB1PU1A5_TYPE b1_psfp_udf_1_a_5; /* OFFSET: 0xb125 */
    SWITCH_PB1PU1A6_TYPE b1_psfp_udf_1_a_6; /* OFFSET: 0xb126 */
    SWITCH_PB1PU1A7_TYPE b1_psfp_udf_1_a_7; /* OFFSET: 0xb127 */
    SWITCH_PB1PU1A8_TYPE b1_psfp_udf_1_a_8; /* OFFSET: 0xb128 */
    SWITCH_RESERVED_TYPE rsvd298[7]; /* OFFSET: 0xb129 */
    SWITCH_PB1PU2A0_TYPE b1_psfp_udf_2_a_0; /* OFFSET: 0xb130 */
    SWITCH_PB1PU2A1_TYPE b1_psfp_udf_2_a_1; /* OFFSET: 0xb131 */
    SWITCH_PB1PU2A2_TYPE b1_psfp_udf_2_a_2; /* OFFSET: 0xb132 */
    SWITCH_PB1PU2A3_TYPE b1_psfp_udf_2_a_3; /* OFFSET: 0xb133 */
    SWITCH_PB1PU2A4_TYPE b1_psfp_udf_2_a_4; /* OFFSET: 0xb134 */
    SWITCH_PB1PU2A5_TYPE b1_psfp_udf_2_a_5; /* OFFSET: 0xb135 */
    SWITCH_PB1PU2A6_TYPE b1_psfp_udf_2_a_6; /* OFFSET: 0xb136 */
    SWITCH_PB1PU2A7_TYPE b1_psfp_udf_2_a_7; /* OFFSET: 0xb137 */
    SWITCH_PB1PU2A8_TYPE b1_psfp_udf_2_a_8; /* OFFSET: 0xb138 */
    SWITCH_RESERVED_TYPE rsvd299[7]; /* OFFSET: 0xb139 */
    SWITCH_PB1PU0B0_TYPE b1_psfp_udf_0_b_0; /* OFFSET: 0xb140 */
    SWITCH_PB1PU0B1_TYPE b1_psfp_udf_0_b_1; /* OFFSET: 0xb141 */
    SWITCH_PB1PU0B2_TYPE b1_psfp_udf_0_b_2; /* OFFSET: 0xb142 */
    SWITCH_PB1PU0B3_TYPE b1_psfp_udf_0_b_3; /* OFFSET: 0xb143 */
    SWITCH_PB1PU0B4_TYPE b1_psfp_udf_0_b_4; /* OFFSET: 0xb144 */
    SWITCH_PB1PU0B5_TYPE b1_psfp_udf_0_b_5; /* OFFSET: 0xb145 */
    SWITCH_PB1PU0B6_TYPE b1_psfp_udf_0_b_6; /* OFFSET: 0xb146 */
    SWITCH_PB1PU0B7_TYPE b1_psfp_udf_0_b_7; /* OFFSET: 0xb147 */
    SWITCH_PB1PU0B8_TYPE b1_psfp_udf_0_b_8; /* OFFSET: 0xb148 */
    SWITCH_RESERVED_TYPE rsvd300[7]; /* OFFSET: 0xb149 */
    SWITCH_PB1PU1B0_TYPE b1_psfp_udf_1_b_0; /* OFFSET: 0xb150 */
    SWITCH_PB1PU1B1_TYPE b1_psfp_udf_1_b_1; /* OFFSET: 0xb151 */
    SWITCH_PB1PU1B2_TYPE b1_psfp_udf_1_b_2; /* OFFSET: 0xb152 */
    SWITCH_PB1PU1B3_TYPE b1_psfp_udf_1_b_3; /* OFFSET: 0xb153 */
    SWITCH_PB1PU1B4_TYPE b1_psfp_udf_1_b_4; /* OFFSET: 0xb154 */
    SWITCH_PB1PU1B5_TYPE b1_psfp_udf_1_b_5; /* OFFSET: 0xb155 */
    SWITCH_PB1PU1B6_TYPE b1_psfp_udf_1_b_6; /* OFFSET: 0xb156 */
    SWITCH_PB1PU1B7_TYPE b1_psfp_udf_1_b_7; /* OFFSET: 0xb157 */
    SWITCH_PB1PU1B8_TYPE b1_psfp_udf_1_b_8; /* OFFSET: 0xb158 */
    SWITCH_RESERVED_TYPE rsvd301[7]; /* OFFSET: 0xb159 */
    SWITCH_PB1PU2B0_TYPE b1_psfp_udf_2_b_0; /* OFFSET: 0xb160 */
    SWITCH_PB1PU2B1_TYPE b1_psfp_udf_2_b_1; /* OFFSET: 0xb161 */
    SWITCH_PB1PU2B2_TYPE b1_psfp_udf_2_b_2; /* OFFSET: 0xb162 */
    SWITCH_PB1PU2B3_TYPE b1_psfp_udf_2_b_3; /* OFFSET: 0xb163 */
    SWITCH_PB1PU2B4_TYPE b1_psfp_udf_2_b_4; /* OFFSET: 0xb164 */
    SWITCH_PB1PU2B5_TYPE b1_psfp_udf_2_b_5; /* OFFSET: 0xb165 */
    SWITCH_PB1PU2B6_TYPE b1_psfp_udf_2_b_6; /* OFFSET: 0xb166 */
    SWITCH_PB1PU2B7_TYPE b1_psfp_udf_2_b_7; /* OFFSET: 0xb167 */
    SWITCH_PB1PU2B8_TYPE b1_psfp_udf_2_b_8; /* OFFSET: 0xb168 */
    SWITCH_RESERVED_TYPE rsvd302[7]; /* OFFSET: 0xb169 */
    SWITCH_PB1PU0C0_TYPE b1_psfp_udf_0_c_0; /* OFFSET: 0xb170 */
    SWITCH_PB1PU0C1_TYPE b1_psfp_udf_0_c_1; /* OFFSET: 0xb171 */
    SWITCH_PB1PU0C2_TYPE b1_psfp_udf_0_c_2; /* OFFSET: 0xb172 */
    SWITCH_PB1PU0C3_TYPE b1_psfp_udf_0_c_3; /* OFFSET: 0xb173 */
    SWITCH_PB1PU0C4_TYPE b1_psfp_udf_0_c_4; /* OFFSET: 0xb174 */
    SWITCH_PB1PU0C5_TYPE b1_psfp_udf_0_c_5; /* OFFSET: 0xb175 */
    SWITCH_PB1PU0C6_TYPE b1_psfp_udf_0_c_6; /* OFFSET: 0xb176 */
    SWITCH_PB1PU0C7_TYPE b1_psfp_udf_0_c_7; /* OFFSET: 0xb177 */
    SWITCH_PB1PU0C8_TYPE b1_psfp_udf_0_c_8; /* OFFSET: 0xb178 */
    SWITCH_RESERVED_TYPE rsvd303[7]; /* OFFSET: 0xb179 */
    SWITCH_PB1PU1C0_TYPE b1_psfp_udf_1_c_0; /* OFFSET: 0xb180 */
    SWITCH_PB1PU1C1_TYPE b1_psfp_udf_1_c_1; /* OFFSET: 0xb181 */
    SWITCH_PB1PU1C2_TYPE b1_psfp_udf_1_c_2; /* OFFSET: 0xb182 */
    SWITCH_PB1PU1C3_TYPE b1_psfp_udf_1_c_3; /* OFFSET: 0xb183 */
    SWITCH_PB1PU1C4_TYPE b1_psfp_udf_1_c_4; /* OFFSET: 0xb184 */
    SWITCH_PB1PU1C5_TYPE b1_psfp_udf_1_c_5; /* OFFSET: 0xb185 */
    SWITCH_PB1PU1C6_TYPE b1_psfp_udf_1_c_6; /* OFFSET: 0xb186 */
    SWITCH_PB1PU1C7_TYPE b1_psfp_udf_1_c_7; /* OFFSET: 0xb187 */
    SWITCH_PB1PU1C8_TYPE b1_psfp_udf_1_c_8; /* OFFSET: 0xb188 */
    SWITCH_RESERVED_TYPE rsvd304[7]; /* OFFSET: 0xb189 */
    SWITCH_PB1PU2C0_TYPE b1_psfp_udf_2_c_0; /* OFFSET: 0xb190 */
    SWITCH_PB1PU2C1_TYPE b1_psfp_udf_2_c_1; /* OFFSET: 0xb191 */
    SWITCH_PB1PU2C2_TYPE b1_psfp_udf_2_c_2; /* OFFSET: 0xb192 */
    SWITCH_PB1PU2C3_TYPE b1_psfp_udf_2_c_3; /* OFFSET: 0xb193 */
    SWITCH_PB1PU2C4_TYPE b1_psfp_udf_2_c_4; /* OFFSET: 0xb194 */
    SWITCH_PB1PU2C5_TYPE b1_psfp_udf_2_c_5; /* OFFSET: 0xb195 */
    SWITCH_PB1PU2C6_TYPE b1_psfp_udf_2_c_6; /* OFFSET: 0xb196 */
    SWITCH_PB1PU2C7_TYPE b1_psfp_udf_2_c_7; /* OFFSET: 0xb197 */
    SWITCH_PB1PU2C8_TYPE b1_psfp_udf_2_c_8; /* OFFSET: 0xb198 */
    SWITCH_RESERVED_TYPE rsvd305[7]; /* OFFSET: 0xb199 */
    SWITCH_PB1PU0D00_TYPE b1_psfp_udf_0_d_00; /* OFFSET: 0xb1a0 */
    SWITCH_PB1PU0D01_TYPE b1_psfp_udf_0_d_01; /* OFFSET: 0xb1a1 */
    SWITCH_PB1PU0D02_TYPE b1_psfp_udf_0_d_02; /* OFFSET: 0xb1a2 */
    SWITCH_PB1PU0D03_TYPE b1_psfp_udf_0_d_03; /* OFFSET: 0xb1a3 */
    SWITCH_PB1PU0D04_TYPE b1_psfp_udf_0_d_04; /* OFFSET: 0xb1a4 */
    SWITCH_PB1PU0D05_TYPE b1_psfp_udf_0_d_05; /* OFFSET: 0xb1a5 */
    SWITCH_PB1PU0D06_TYPE b1_psfp_udf_0_d_06; /* OFFSET: 0xb1a6 */
    SWITCH_PB1PU0D07_TYPE b1_psfp_udf_0_d_07; /* OFFSET: 0xb1a7 */
    SWITCH_PB1PU0D08_TYPE b1_psfp_udf_0_d_08; /* OFFSET: 0xb1a8 */
    SWITCH_PB1PU0D09_TYPE b1_psfp_udf_0_d_09; /* OFFSET: 0xb1a9 */
    SWITCH_PB1PU0D010_TYPE b1_psfp_udf_0_d_010; /* OFFSET: 0xb1aa */
    SWITCH_PB1PU0D011_TYPE b1_psfp_udf_0_d_011; /* OFFSET: 0xb1ab */
    SWITCH_RESERVED_TYPE rsvd306[4]; /* OFFSET: 0xb1ac */
    SWITCH_PB1PP2P0_TYPE b1_psfp_pid2srid_p0; /* OFFSET: 0xb1b0 */
    SWITCH_PB1PP2P1_TYPE b1_psfp_pid2srid_p1; /* OFFSET: 0xb1b1 */
    SWITCH_PB1PP2P2_TYPE b1_psfp_pid2srid_p2; /* OFFSET: 0xb1b2 */
    SWITCH_PB1PP2P3_TYPE b1_psfp_pid2srid_p3; /* OFFSET: 0xb1b3 */
    SWITCH_PB1PP2P4_TYPE b1_psfp_pid2srid_p4; /* OFFSET: 0xb1b4 */
    SWITCH_PB1PP2P5_TYPE b1_psfp_pid2srid_p5; /* OFFSET: 0xb1b5 */
    SWITCH_PB1PP2P6_TYPE b1_psfp_pid2srid_p6; /* OFFSET: 0xb1b6 */
    SWITCH_PB1PP2P7_TYPE b1_psfp_pid2srid_p7; /* OFFSET: 0xb1b7 */
    SWITCH_PB1PP2P8_TYPE b1_psfp_pid2srid_p8; /* OFFSET: 0xb1b8 */
    SWITCH_RESERVED_TYPE rsvd307[71]; /* OFFSET: 0xb1b9 */
    SWITCH_PB2BTS00R0_TYPE b2_base_time_sec_0_0_reg0; /* OFFSET: 0xb200 */
    SWITCH_PB2BTS00R1_TYPE b2_base_time_sec_0_0_reg1; /* OFFSET: 0xb204 */
    SWITCH_PB2BTS00R2_TYPE b2_base_time_sec_0_0_reg2; /* OFFSET: 0xb208 */
    SWITCH_PB2BTS00R3_TYPE b2_base_time_sec_0_0_reg3; /* OFFSET: 0xb20c */
    SWITCH_PB2BTS00R4_TYPE b2_base_time_sec_0_0_reg4; /* OFFSET: 0xb210 */
    SWITCH_PB2BTS00R5_TYPE b2_base_time_sec_0_0_reg5; /* OFFSET: 0xb214 */
    SWITCH_PB2BTS00R6_TYPE b2_base_time_sec_0_0_reg6; /* OFFSET: 0xb218 */
    SWITCH_PB2BTS00R7_TYPE b2_base_time_sec_0_0_reg7; /* OFFSET: 0xb21c */
    SWITCH_PB2BTS00R8_TYPE b2_base_time_sec_0_0_reg8; /* OFFSET: 0xb220 */
    SWITCH_PB2BTS00R9_TYPE b2_base_time_sec_0_0_reg9; /* OFFSET: 0xb224 */
    SWITCH_PB2BTS00R10_TYPE b2_base_time_sec_0_0_reg10; /* OFFSET: 0xb228 */
    SWITCH_PB2BTS00R11_TYPE b2_base_time_sec_0_0_reg11; /* OFFSET: 0xb22c */
    SWITCH_PB2BTS00R12_TYPE b2_base_time_sec_0_0_reg12; /* OFFSET: 0xb230 */
    SWITCH_PB2BTS00R13_TYPE b2_base_time_sec_0_0_reg13; /* OFFSET: 0xb234 */
    SWITCH_PB2BTS00R14_TYPE b2_base_time_sec_0_0_reg14; /* OFFSET: 0xb238 */
    SWITCH_PB2BTS00R15_TYPE b2_base_time_sec_0_0_reg15; /* OFFSET: 0xb23c */
    SWITCH_PB2BTS00R16_TYPE b2_base_time_sec_0_0_reg16; /* OFFSET: 0xb240 */
    SWITCH_PB2BTS00R17_TYPE b2_base_time_sec_0_0_reg17; /* OFFSET: 0xb244 */
    SWITCH_PB2BTS00R18_TYPE b2_base_time_sec_0_0_reg18; /* OFFSET: 0xb248 */
    SWITCH_PB2BTS00R19_TYPE b2_base_time_sec_0_0_reg19; /* OFFSET: 0xb24c */
    SWITCH_PB2BTS00R20_TYPE b2_base_time_sec_0_0_reg20; /* OFFSET: 0xb250 */
    SWITCH_PB2BTS00R21_TYPE b2_base_time_sec_0_0_reg21; /* OFFSET: 0xb254 */
    SWITCH_PB2BTS00R22_TYPE b2_base_time_sec_0_0_reg22; /* OFFSET: 0xb258 */
    SWITCH_PB2BTS00R23_TYPE b2_base_time_sec_0_0_reg23; /* OFFSET: 0xb25c */
    SWITCH_PB2BTS00R24_TYPE b2_base_time_sec_0_0_reg24; /* OFFSET: 0xb260 */
    SWITCH_PB2BTS00R25_TYPE b2_base_time_sec_0_0_reg25; /* OFFSET: 0xb264 */
    SWITCH_PB2BTS00R26_TYPE b2_base_time_sec_0_0_reg26; /* OFFSET: 0xb268 */
    SWITCH_PB2BTS00R27_TYPE b2_base_time_sec_0_0_reg27; /* OFFSET: 0xb26c */
    SWITCH_PB2BTS00R28_TYPE b2_base_time_sec_0_0_reg28; /* OFFSET: 0xb270 */
    SWITCH_PB2BTS00R29_TYPE b2_base_time_sec_0_0_reg29; /* OFFSET: 0xb274 */
    SWITCH_PB2BTS00R30_TYPE b2_base_time_sec_0_0_reg30; /* OFFSET: 0xb278 */
    SWITCH_PB2BTS00R31_TYPE b2_base_time_sec_0_0_reg31; /* OFFSET: 0xb27c */
    SWITCH_RESERVED_TYPE rsvd308[128]; /* OFFSET: 0xb280 */
    SWITCH_PB3BTS01R32_TYPE b3_base_time_sec_0_1_reg32; /* OFFSET: 0xb300 */
    SWITCH_PB3BTS01R33_TYPE b3_base_time_sec_0_1_reg33; /* OFFSET: 0xb304 */
    SWITCH_PB3BTS01R34_TYPE b3_base_time_sec_0_1_reg34; /* OFFSET: 0xb308 */
    SWITCH_PB3BTS01R35_TYPE b3_base_time_sec_0_1_reg35; /* OFFSET: 0xb30c */
    SWITCH_PB3BTS01R36_TYPE b3_base_time_sec_0_1_reg36; /* OFFSET: 0xb310 */
    SWITCH_PB3BTS01R37_TYPE b3_base_time_sec_0_1_reg37; /* OFFSET: 0xb314 */
    SWITCH_PB3BTS01R38_TYPE b3_base_time_sec_0_1_reg38; /* OFFSET: 0xb318 */
    SWITCH_PB3BTS01R39_TYPE b3_base_time_sec_0_1_reg39; /* OFFSET: 0xb31c */
    SWITCH_PB3BTS01R40_TYPE b3_base_time_sec_0_1_reg40; /* OFFSET: 0xb320 */
    SWITCH_PB3BTS01R41_TYPE b3_base_time_sec_0_1_reg41; /* OFFSET: 0xb324 */
    SWITCH_PB3BTS01R42_TYPE b3_base_time_sec_0_1_reg42; /* OFFSET: 0xb328 */
    SWITCH_PB3BTS01R43_TYPE b3_base_time_sec_0_1_reg43; /* OFFSET: 0xb32c */
    SWITCH_PB3BTS01R44_TYPE b3_base_time_sec_0_1_reg44; /* OFFSET: 0xb330 */
    SWITCH_PB3BTS01R45_TYPE b3_base_time_sec_0_1_reg45; /* OFFSET: 0xb334 */
    SWITCH_PB3BTS01R46_TYPE b3_base_time_sec_0_1_reg46; /* OFFSET: 0xb338 */
    SWITCH_PB3BTS01R47_TYPE b3_base_time_sec_0_1_reg47; /* OFFSET: 0xb33c */
    SWITCH_PB3BTS01R48_TYPE b3_base_time_sec_0_1_reg48; /* OFFSET: 0xb340 */
    SWITCH_PB3BTS01R49_TYPE b3_base_time_sec_0_1_reg49; /* OFFSET: 0xb344 */
    SWITCH_PB3BTS01R50_TYPE b3_base_time_sec_0_1_reg50; /* OFFSET: 0xb348 */
    SWITCH_PB3BTS01R51_TYPE b3_base_time_sec_0_1_reg51; /* OFFSET: 0xb34c */
    SWITCH_PB3BTS01R52_TYPE b3_base_time_sec_0_1_reg52; /* OFFSET: 0xb350 */
    SWITCH_PB3BTS01R53_TYPE b3_base_time_sec_0_1_reg53; /* OFFSET: 0xb354 */
    SWITCH_PB3BTS01R54_TYPE b3_base_time_sec_0_1_reg54; /* OFFSET: 0xb358 */
    SWITCH_PB3BTS01R55_TYPE b3_base_time_sec_0_1_reg55; /* OFFSET: 0xb35c */
    SWITCH_PB3BTS01R56_TYPE b3_base_time_sec_0_1_reg56; /* OFFSET: 0xb360 */
    SWITCH_PB3BTS01R57_TYPE b3_base_time_sec_0_1_reg57; /* OFFSET: 0xb364 */
    SWITCH_PB3BTS01R58_TYPE b3_base_time_sec_0_1_reg58; /* OFFSET: 0xb368 */
    SWITCH_PB3BTS01R59_TYPE b3_base_time_sec_0_1_reg59; /* OFFSET: 0xb36c */
    SWITCH_PB3BTS01R60_TYPE b3_base_time_sec_0_1_reg60; /* OFFSET: 0xb370 */
    SWITCH_PB3BTS01R61_TYPE b3_base_time_sec_0_1_reg61; /* OFFSET: 0xb374 */
    SWITCH_PB3BTS01R62_TYPE b3_base_time_sec_0_1_reg62; /* OFFSET: 0xb378 */
    SWITCH_PB3BTS01R63_TYPE b3_base_time_sec_0_1_reg63; /* OFFSET: 0xb37c */
    SWITCH_RESERVED_TYPE rsvd309[128]; /* OFFSET: 0xb380 */
    SWITCH_PB4BTS10R0_TYPE b4_base_time_sec_1_0_reg0; /* OFFSET: 0xb400 */
    SWITCH_PB4BTS10R1_TYPE b4_base_time_sec_1_0_reg1; /* OFFSET: 0xb404 */
    SWITCH_PB4BTS10R2_TYPE b4_base_time_sec_1_0_reg2; /* OFFSET: 0xb408 */
    SWITCH_PB4BTS10R3_TYPE b4_base_time_sec_1_0_reg3; /* OFFSET: 0xb40c */
    SWITCH_PB4BTS10R4_TYPE b4_base_time_sec_1_0_reg4; /* OFFSET: 0xb410 */
    SWITCH_PB4BTS10R5_TYPE b4_base_time_sec_1_0_reg5; /* OFFSET: 0xb414 */
    SWITCH_PB4BTS10R6_TYPE b4_base_time_sec_1_0_reg6; /* OFFSET: 0xb418 */
    SWITCH_PB4BTS10R7_TYPE b4_base_time_sec_1_0_reg7; /* OFFSET: 0xb41c */
    SWITCH_PB4BTS10R8_TYPE b4_base_time_sec_1_0_reg8; /* OFFSET: 0xb420 */
    SWITCH_PB4BTS10R9_TYPE b4_base_time_sec_1_0_reg9; /* OFFSET: 0xb424 */
    SWITCH_PB4BTS10R10_TYPE b4_base_time_sec_1_0_reg10; /* OFFSET: 0xb428 */
    SWITCH_PB4BTS10R11_TYPE b4_base_time_sec_1_0_reg11; /* OFFSET: 0xb42c */
    SWITCH_PB4BTS10R12_TYPE b4_base_time_sec_1_0_reg12; /* OFFSET: 0xb430 */
    SWITCH_PB4BTS10R13_TYPE b4_base_time_sec_1_0_reg13; /* OFFSET: 0xb434 */
    SWITCH_PB4BTS10R14_TYPE b4_base_time_sec_1_0_reg14; /* OFFSET: 0xb438 */
    SWITCH_PB4BTS10R15_TYPE b4_base_time_sec_1_0_reg15; /* OFFSET: 0xb43c */
    SWITCH_PB4BTS10R16_TYPE b4_base_time_sec_1_0_reg16; /* OFFSET: 0xb440 */
    SWITCH_PB4BTS10R17_TYPE b4_base_time_sec_1_0_reg17; /* OFFSET: 0xb444 */
    SWITCH_PB4BTS10R18_TYPE b4_base_time_sec_1_0_reg18; /* OFFSET: 0xb448 */
    SWITCH_PB4BTS10R19_TYPE b4_base_time_sec_1_0_reg19; /* OFFSET: 0xb44c */
    SWITCH_PB4BTS10R20_TYPE b4_base_time_sec_1_0_reg20; /* OFFSET: 0xb450 */
    SWITCH_PB4BTS10R21_TYPE b4_base_time_sec_1_0_reg21; /* OFFSET: 0xb454 */
    SWITCH_PB4BTS10R22_TYPE b4_base_time_sec_1_0_reg22; /* OFFSET: 0xb458 */
    SWITCH_PB4BTS10R23_TYPE b4_base_time_sec_1_0_reg23; /* OFFSET: 0xb45c */
    SWITCH_PB4BTS10R24_TYPE b4_base_time_sec_1_0_reg24; /* OFFSET: 0xb460 */
    SWITCH_PB4BTS10R25_TYPE b4_base_time_sec_1_0_reg25; /* OFFSET: 0xb464 */
    SWITCH_PB4BTS10R26_TYPE b4_base_time_sec_1_0_reg26; /* OFFSET: 0xb468 */
    SWITCH_PB4BTS10R27_TYPE b4_base_time_sec_1_0_reg27; /* OFFSET: 0xb46c */
    SWITCH_PB4BTS10R28_TYPE b4_base_time_sec_1_0_reg28; /* OFFSET: 0xb470 */
    SWITCH_PB4BTS10R29_TYPE b4_base_time_sec_1_0_reg29; /* OFFSET: 0xb474 */
    SWITCH_PB4BTS10R30_TYPE b4_base_time_sec_1_0_reg30; /* OFFSET: 0xb478 */
    SWITCH_PB4BTS10R31_TYPE b4_base_time_sec_1_0_reg31; /* OFFSET: 0xb47c */
    SWITCH_RESERVED_TYPE rsvd310[128]; /* OFFSET: 0xb480 */
    SWITCH_PB5BTS11R32_TYPE b5_base_time_sec_1_1_reg32; /* OFFSET: 0xb500 */
    SWITCH_PB5BTS11R33_TYPE b5_base_time_sec_1_1_reg33; /* OFFSET: 0xb504 */
    SWITCH_PB5BTS11R34_TYPE b5_base_time_sec_1_1_reg34; /* OFFSET: 0xb508 */
    SWITCH_PB5BTS11R35_TYPE b5_base_time_sec_1_1_reg35; /* OFFSET: 0xb50c */
    SWITCH_PB5BTS11R36_TYPE b5_base_time_sec_1_1_reg36; /* OFFSET: 0xb510 */
    SWITCH_PB5BTS11R37_TYPE b5_base_time_sec_1_1_reg37; /* OFFSET: 0xb514 */
    SWITCH_PB5BTS11R38_TYPE b5_base_time_sec_1_1_reg38; /* OFFSET: 0xb518 */
    SWITCH_PB5BTS11R39_TYPE b5_base_time_sec_1_1_reg39; /* OFFSET: 0xb51c */
    SWITCH_PB5BTS11R40_TYPE b5_base_time_sec_1_1_reg40; /* OFFSET: 0xb520 */
    SWITCH_PB5BTS11R41_TYPE b5_base_time_sec_1_1_reg41; /* OFFSET: 0xb524 */
    SWITCH_PB5BTS11R42_TYPE b5_base_time_sec_1_1_reg42; /* OFFSET: 0xb528 */
    SWITCH_PB5BTS11R43_TYPE b5_base_time_sec_1_1_reg43; /* OFFSET: 0xb52c */
    SWITCH_PB5BTS11R44_TYPE b5_base_time_sec_1_1_reg44; /* OFFSET: 0xb530 */
    SWITCH_PB5BTS11R45_TYPE b5_base_time_sec_1_1_reg45; /* OFFSET: 0xb534 */
    SWITCH_PB5BTS11R46_TYPE b5_base_time_sec_1_1_reg46; /* OFFSET: 0xb538 */
    SWITCH_PB5BTS11R47_TYPE b5_base_time_sec_1_1_reg47; /* OFFSET: 0xb53c */
    SWITCH_PB5BTS11R48_TYPE b5_base_time_sec_1_1_reg48; /* OFFSET: 0xb540 */
    SWITCH_PB5BTS11R49_TYPE b5_base_time_sec_1_1_reg49; /* OFFSET: 0xb544 */
    SWITCH_PB5BTS11R50_TYPE b5_base_time_sec_1_1_reg50; /* OFFSET: 0xb548 */
    SWITCH_PB5BTS11R51_TYPE b5_base_time_sec_1_1_reg51; /* OFFSET: 0xb54c */
    SWITCH_PB5BTS11R52_TYPE b5_base_time_sec_1_1_reg52; /* OFFSET: 0xb550 */
    SWITCH_PB5BTS11R53_TYPE b5_base_time_sec_1_1_reg53; /* OFFSET: 0xb554 */
    SWITCH_PB5BTS11R54_TYPE b5_base_time_sec_1_1_reg54; /* OFFSET: 0xb558 */
    SWITCH_PB5BTS11R55_TYPE b5_base_time_sec_1_1_reg55; /* OFFSET: 0xb55c */
    SWITCH_PB5BTS11R56_TYPE b5_base_time_sec_1_1_reg56; /* OFFSET: 0xb560 */
    SWITCH_PB5BTS11R57_TYPE b5_base_time_sec_1_1_reg57; /* OFFSET: 0xb564 */
    SWITCH_PB5BTS11R58_TYPE b5_base_time_sec_1_1_reg58; /* OFFSET: 0xb568 */
    SWITCH_PB5BTS11R59_TYPE b5_base_time_sec_1_1_reg59; /* OFFSET: 0xb56c */
    SWITCH_PB5BTS11R60_TYPE b5_base_time_sec_1_1_reg60; /* OFFSET: 0xb570 */
    SWITCH_PB5BTS11R61_TYPE b5_base_time_sec_1_1_reg61; /* OFFSET: 0xb574 */
    SWITCH_PB5BTS11R62_TYPE b5_base_time_sec_1_1_reg62; /* OFFSET: 0xb578 */
    SWITCH_PB5BTS11R63_TYPE b5_base_time_sec_1_1_reg63; /* OFFSET: 0xb57c */
    SWITCH_RESERVED_TYPE rsvd311[128]; /* OFFSET: 0xb580 */
    SWITCH_PB6BTF00R0_TYPE b6_base_time_frac_0_0_reg0; /* OFFSET: 0xb600 */
    SWITCH_PB6BTF00R1_TYPE b6_base_time_frac_0_0_reg1; /* OFFSET: 0xb604 */
    SWITCH_PB6BTF00R2_TYPE b6_base_time_frac_0_0_reg2; /* OFFSET: 0xb608 */
    SWITCH_PB6BTF00R3_TYPE b6_base_time_frac_0_0_reg3; /* OFFSET: 0xb60c */
    SWITCH_PB6BTF00R4_TYPE b6_base_time_frac_0_0_reg4; /* OFFSET: 0xb610 */
    SWITCH_PB6BTF00R5_TYPE b6_base_time_frac_0_0_reg5; /* OFFSET: 0xb614 */
    SWITCH_PB6BTF00R6_TYPE b6_base_time_frac_0_0_reg6; /* OFFSET: 0xb618 */
    SWITCH_PB6BTF00R7_TYPE b6_base_time_frac_0_0_reg7; /* OFFSET: 0xb61c */
    SWITCH_PB6BTF00R8_TYPE b6_base_time_frac_0_0_reg8; /* OFFSET: 0xb620 */
    SWITCH_PB6BTF00R9_TYPE b6_base_time_frac_0_0_reg9; /* OFFSET: 0xb624 */
    SWITCH_PB6BTF00R10_TYPE b6_base_time_frac_0_0_reg10; /* OFFSET: 0xb628 */
    SWITCH_PB6BTF00R11_TYPE b6_base_time_frac_0_0_reg11; /* OFFSET: 0xb62c */
    SWITCH_PB6BTF00R12_TYPE b6_base_time_frac_0_0_reg12; /* OFFSET: 0xb630 */
    SWITCH_PB6BTF00R13_TYPE b6_base_time_frac_0_0_reg13; /* OFFSET: 0xb634 */
    SWITCH_PB6BTF00R14_TYPE b6_base_time_frac_0_0_reg14; /* OFFSET: 0xb638 */
    SWITCH_PB6BTF00R15_TYPE b6_base_time_frac_0_0_reg15; /* OFFSET: 0xb63c */
    SWITCH_PB6BTF00R16_TYPE b6_base_time_frac_0_0_reg16; /* OFFSET: 0xb640 */
    SWITCH_PB6BTF00R17_TYPE b6_base_time_frac_0_0_reg17; /* OFFSET: 0xb644 */
    SWITCH_PB6BTF00R18_TYPE b6_base_time_frac_0_0_reg18; /* OFFSET: 0xb648 */
    SWITCH_PB6BTF00R19_TYPE b6_base_time_frac_0_0_reg19; /* OFFSET: 0xb64c */
    SWITCH_PB6BTF00R20_TYPE b6_base_time_frac_0_0_reg20; /* OFFSET: 0xb650 */
    SWITCH_PB6BTF00R21_TYPE b6_base_time_frac_0_0_reg21; /* OFFSET: 0xb654 */
    SWITCH_PB6BTF00R22_TYPE b6_base_time_frac_0_0_reg22; /* OFFSET: 0xb658 */
    SWITCH_PB6BTF00R23_TYPE b6_base_time_frac_0_0_reg23; /* OFFSET: 0xb65c */
    SWITCH_PB6BTF00R24_TYPE b6_base_time_frac_0_0_reg24; /* OFFSET: 0xb660 */
    SWITCH_PB6BTF00R25_TYPE b6_base_time_frac_0_0_reg25; /* OFFSET: 0xb664 */
    SWITCH_PB6BTF00R26_TYPE b6_base_time_frac_0_0_reg26; /* OFFSET: 0xb668 */
    SWITCH_PB6BTF00R27_TYPE b6_base_time_frac_0_0_reg27; /* OFFSET: 0xb66c */
    SWITCH_PB6BTF00R28_TYPE b6_base_time_frac_0_0_reg28; /* OFFSET: 0xb670 */
    SWITCH_PB6BTF00R29_TYPE b6_base_time_frac_0_0_reg29; /* OFFSET: 0xb674 */
    SWITCH_PB6BTF00R30_TYPE b6_base_time_frac_0_0_reg30; /* OFFSET: 0xb678 */
    SWITCH_PB6BTF00R31_TYPE b6_base_time_frac_0_0_reg31; /* OFFSET: 0xb67c */
    SWITCH_RESERVED_TYPE rsvd312[128]; /* OFFSET: 0xb680 */
    SWITCH_PB7BTF01R32_TYPE b7_base_time_frac_0_1_reg32; /* OFFSET: 0xb700 */
    SWITCH_PB7BTF01R33_TYPE b7_base_time_frac_0_1_reg33; /* OFFSET: 0xb704 */
    SWITCH_PB7BTF01R34_TYPE b7_base_time_frac_0_1_reg34; /* OFFSET: 0xb708 */
    SWITCH_PB7BTF01R35_TYPE b7_base_time_frac_0_1_reg35; /* OFFSET: 0xb70c */
    SWITCH_PB7BTF01R36_TYPE b7_base_time_frac_0_1_reg36; /* OFFSET: 0xb710 */
    SWITCH_PB7BTF01R37_TYPE b7_base_time_frac_0_1_reg37; /* OFFSET: 0xb714 */
    SWITCH_PB7BTF01R38_TYPE b7_base_time_frac_0_1_reg38; /* OFFSET: 0xb718 */
    SWITCH_PB7BTF01R39_TYPE b7_base_time_frac_0_1_reg39; /* OFFSET: 0xb71c */
    SWITCH_PB7BTF01R40_TYPE b7_base_time_frac_0_1_reg40; /* OFFSET: 0xb720 */
    SWITCH_PB7BTF01R41_TYPE b7_base_time_frac_0_1_reg41; /* OFFSET: 0xb724 */
    SWITCH_PB7BTF01R42_TYPE b7_base_time_frac_0_1_reg42; /* OFFSET: 0xb728 */
    SWITCH_PB7BTF01R43_TYPE b7_base_time_frac_0_1_reg43; /* OFFSET: 0xb72c */
    SWITCH_PB7BTF01R44_TYPE b7_base_time_frac_0_1_reg44; /* OFFSET: 0xb730 */
    SWITCH_PB7BTF01R45_TYPE b7_base_time_frac_0_1_reg45; /* OFFSET: 0xb734 */
    SWITCH_PB7BTF01R46_TYPE b7_base_time_frac_0_1_reg46; /* OFFSET: 0xb738 */
    SWITCH_PB7BTF01R47_TYPE b7_base_time_frac_0_1_reg47; /* OFFSET: 0xb73c */
    SWITCH_PB7BTF01R48_TYPE b7_base_time_frac_0_1_reg48; /* OFFSET: 0xb740 */
    SWITCH_PB7BTF01R49_TYPE b7_base_time_frac_0_1_reg49; /* OFFSET: 0xb744 */
    SWITCH_PB7BTF01R50_TYPE b7_base_time_frac_0_1_reg50; /* OFFSET: 0xb748 */
    SWITCH_PB7BTF01R51_TYPE b7_base_time_frac_0_1_reg51; /* OFFSET: 0xb74c */
    SWITCH_PB7BTF01R52_TYPE b7_base_time_frac_0_1_reg52; /* OFFSET: 0xb750 */
    SWITCH_PB7BTF01R53_TYPE b7_base_time_frac_0_1_reg53; /* OFFSET: 0xb754 */
    SWITCH_PB7BTF01R54_TYPE b7_base_time_frac_0_1_reg54; /* OFFSET: 0xb758 */
    SWITCH_PB7BTF01R55_TYPE b7_base_time_frac_0_1_reg55; /* OFFSET: 0xb75c */
    SWITCH_PB7BTF01R56_TYPE b7_base_time_frac_0_1_reg56; /* OFFSET: 0xb760 */
    SWITCH_PB7BTF01R57_TYPE b7_base_time_frac_0_1_reg57; /* OFFSET: 0xb764 */
    SWITCH_PB7BTF01R58_TYPE b7_base_time_frac_0_1_reg58; /* OFFSET: 0xb768 */
    SWITCH_PB7BTF01R59_TYPE b7_base_time_frac_0_1_reg59; /* OFFSET: 0xb76c */
    SWITCH_PB7BTF01R60_TYPE b7_base_time_frac_0_1_reg60; /* OFFSET: 0xb770 */
    SWITCH_PB7BTF01R61_TYPE b7_base_time_frac_0_1_reg61; /* OFFSET: 0xb774 */
    SWITCH_PB7BTF01R62_TYPE b7_base_time_frac_0_1_reg62; /* OFFSET: 0xb778 */
    SWITCH_PB7BTF01R63_TYPE b7_base_time_frac_0_1_reg63; /* OFFSET: 0xb77c */
    SWITCH_RESERVED_TYPE rsvd313[128]; /* OFFSET: 0xb780 */
    SWITCH_PB8BTF10R0_TYPE b8_base_time_frac_1_0_reg0; /* OFFSET: 0xb800 */
    SWITCH_PB8BTF10R1_TYPE b8_base_time_frac_1_0_reg1; /* OFFSET: 0xb804 */
    SWITCH_PB8BTF10R2_TYPE b8_base_time_frac_1_0_reg2; /* OFFSET: 0xb808 */
    SWITCH_PB8BTF10R3_TYPE b8_base_time_frac_1_0_reg3; /* OFFSET: 0xb80c */
    SWITCH_PB8BTF10R4_TYPE b8_base_time_frac_1_0_reg4; /* OFFSET: 0xb810 */
    SWITCH_PB8BTF10R5_TYPE b8_base_time_frac_1_0_reg5; /* OFFSET: 0xb814 */
    SWITCH_PB8BTF10R6_TYPE b8_base_time_frac_1_0_reg6; /* OFFSET: 0xb818 */
    SWITCH_PB8BTF10R7_TYPE b8_base_time_frac_1_0_reg7; /* OFFSET: 0xb81c */
    SWITCH_PB8BTF10R8_TYPE b8_base_time_frac_1_0_reg8; /* OFFSET: 0xb820 */
    SWITCH_PB8BTF10R9_TYPE b8_base_time_frac_1_0_reg9; /* OFFSET: 0xb824 */
    SWITCH_PB8BTF10R10_TYPE b8_base_time_frac_1_0_reg10; /* OFFSET: 0xb828 */
    SWITCH_PB8BTF10R11_TYPE b8_base_time_frac_1_0_reg11; /* OFFSET: 0xb82c */
    SWITCH_PB8BTF10R12_TYPE b8_base_time_frac_1_0_reg12; /* OFFSET: 0xb830 */
    SWITCH_PB8BTF10R13_TYPE b8_base_time_frac_1_0_reg13; /* OFFSET: 0xb834 */
    SWITCH_PB8BTF10R14_TYPE b8_base_time_frac_1_0_reg14; /* OFFSET: 0xb838 */
    SWITCH_PB8BTF10R15_TYPE b8_base_time_frac_1_0_reg15; /* OFFSET: 0xb83c */
    SWITCH_PB8BTF10R16_TYPE b8_base_time_frac_1_0_reg16; /* OFFSET: 0xb840 */
    SWITCH_PB8BTF10R17_TYPE b8_base_time_frac_1_0_reg17; /* OFFSET: 0xb844 */
    SWITCH_PB8BTF10R18_TYPE b8_base_time_frac_1_0_reg18; /* OFFSET: 0xb848 */
    SWITCH_PB8BTF10R19_TYPE b8_base_time_frac_1_0_reg19; /* OFFSET: 0xb84c */
    SWITCH_PB8BTF10R20_TYPE b8_base_time_frac_1_0_reg20; /* OFFSET: 0xb850 */
    SWITCH_PB8BTF10R21_TYPE b8_base_time_frac_1_0_reg21; /* OFFSET: 0xb854 */
    SWITCH_PB8BTF10R22_TYPE b8_base_time_frac_1_0_reg22; /* OFFSET: 0xb858 */
    SWITCH_PB8BTF10R23_TYPE b8_base_time_frac_1_0_reg23; /* OFFSET: 0xb85c */
    SWITCH_PB8BTF10R24_TYPE b8_base_time_frac_1_0_reg24; /* OFFSET: 0xb860 */
    SWITCH_PB8BTF10R25_TYPE b8_base_time_frac_1_0_reg25; /* OFFSET: 0xb864 */
    SWITCH_PB8BTF10R26_TYPE b8_base_time_frac_1_0_reg26; /* OFFSET: 0xb868 */
    SWITCH_PB8BTF10R27_TYPE b8_base_time_frac_1_0_reg27; /* OFFSET: 0xb86c */
    SWITCH_PB8BTF10R28_TYPE b8_base_time_frac_1_0_reg28; /* OFFSET: 0xb870 */
    SWITCH_PB8BTF10R29_TYPE b8_base_time_frac_1_0_reg29; /* OFFSET: 0xb874 */
    SWITCH_PB8BTF10R30_TYPE b8_base_time_frac_1_0_reg30; /* OFFSET: 0xb878 */
    SWITCH_PB8BTF10R31_TYPE b8_base_time_frac_1_0_reg31; /* OFFSET: 0xb87c */
    SWITCH_RESERVED_TYPE rsvd314[128]; /* OFFSET: 0xb880 */
    SWITCH_PB9BTF11R32_TYPE b9_base_time_frac_1_1_reg32; /* OFFSET: 0xb900 */
    SWITCH_PB9BTF11R33_TYPE b9_base_time_frac_1_1_reg33; /* OFFSET: 0xb904 */
    SWITCH_PB9BTF11R34_TYPE b9_base_time_frac_1_1_reg34; /* OFFSET: 0xb908 */
    SWITCH_PB9BTF11R35_TYPE b9_base_time_frac_1_1_reg35; /* OFFSET: 0xb90c */
    SWITCH_PB9BTF11R36_TYPE b9_base_time_frac_1_1_reg36; /* OFFSET: 0xb910 */
    SWITCH_PB9BTF11R37_TYPE b9_base_time_frac_1_1_reg37; /* OFFSET: 0xb914 */
    SWITCH_PB9BTF11R38_TYPE b9_base_time_frac_1_1_reg38; /* OFFSET: 0xb918 */
    SWITCH_PB9BTF11R39_TYPE b9_base_time_frac_1_1_reg39; /* OFFSET: 0xb91c */
    SWITCH_PB9BTF11R40_TYPE b9_base_time_frac_1_1_reg40; /* OFFSET: 0xb920 */
    SWITCH_PB9BTF11R41_TYPE b9_base_time_frac_1_1_reg41; /* OFFSET: 0xb924 */
    SWITCH_PB9BTF11R42_TYPE b9_base_time_frac_1_1_reg42; /* OFFSET: 0xb928 */
    SWITCH_PB9BTF11R43_TYPE b9_base_time_frac_1_1_reg43; /* OFFSET: 0xb92c */
    SWITCH_PB9BTF11R44_TYPE b9_base_time_frac_1_1_reg44; /* OFFSET: 0xb930 */
    SWITCH_PB9BTF11R45_TYPE b9_base_time_frac_1_1_reg45; /* OFFSET: 0xb934 */
    SWITCH_PB9BTF11R46_TYPE b9_base_time_frac_1_1_reg46; /* OFFSET: 0xb938 */
    SWITCH_PB9BTF11R47_TYPE b9_base_time_frac_1_1_reg47; /* OFFSET: 0xb93c */
    SWITCH_PB9BTF11R48_TYPE b9_base_time_frac_1_1_reg48; /* OFFSET: 0xb940 */
    SWITCH_PB9BTF11R49_TYPE b9_base_time_frac_1_1_reg49; /* OFFSET: 0xb944 */
    SWITCH_PB9BTF11R50_TYPE b9_base_time_frac_1_1_reg50; /* OFFSET: 0xb948 */
    SWITCH_PB9BTF11R51_TYPE b9_base_time_frac_1_1_reg51; /* OFFSET: 0xb94c */
    SWITCH_PB9BTF11R52_TYPE b9_base_time_frac_1_1_reg52; /* OFFSET: 0xb950 */
    SWITCH_PB9BTF11R53_TYPE b9_base_time_frac_1_1_reg53; /* OFFSET: 0xb954 */
    SWITCH_PB9BTF11R54_TYPE b9_base_time_frac_1_1_reg54; /* OFFSET: 0xb958 */
    SWITCH_PB9BTF11R55_TYPE b9_base_time_frac_1_1_reg55; /* OFFSET: 0xb95c */
    SWITCH_PB9BTF11R56_TYPE b9_base_time_frac_1_1_reg56; /* OFFSET: 0xb960 */
    SWITCH_PB9BTF11R57_TYPE b9_base_time_frac_1_1_reg57; /* OFFSET: 0xb964 */
    SWITCH_PB9BTF11R58_TYPE b9_base_time_frac_1_1_reg58; /* OFFSET: 0xb968 */
    SWITCH_PB9BTF11R59_TYPE b9_base_time_frac_1_1_reg59; /* OFFSET: 0xb96c */
    SWITCH_PB9BTF11R60_TYPE b9_base_time_frac_1_1_reg60; /* OFFSET: 0xb970 */
    SWITCH_PB9BTF11R61_TYPE b9_base_time_frac_1_1_reg61; /* OFFSET: 0xb974 */
    SWITCH_PB9BTF11R62_TYPE b9_base_time_frac_1_1_reg62; /* OFFSET: 0xb978 */
    SWITCH_PB9BTF11R63_TYPE b9_base_time_frac_1_1_reg63; /* OFFSET: 0xb97c */
    SWITCH_RESERVED_TYPE rsvd315[128]; /* OFFSET: 0xb980 */
    SWITCH_PBCT00R0_TYPE ba_cycle_time_0_0_reg0; /* OFFSET: 0xba00 */
    SWITCH_PBCT00R1_TYPE ba_cycle_time_0_0_reg1; /* OFFSET: 0xba04 */
    SWITCH_PBCT00R2_TYPE ba_cycle_time_0_0_reg2; /* OFFSET: 0xba08 */
    SWITCH_PBCT00R3_TYPE ba_cycle_time_0_0_reg3; /* OFFSET: 0xba0c */
    SWITCH_PBCT00R4_TYPE ba_cycle_time_0_0_reg4; /* OFFSET: 0xba10 */
    SWITCH_PBCT00R5_TYPE ba_cycle_time_0_0_reg5; /* OFFSET: 0xba14 */
    SWITCH_PBCT00R6_TYPE ba_cycle_time_0_0_reg6; /* OFFSET: 0xba18 */
    SWITCH_PBCT00R7_TYPE ba_cycle_time_0_0_reg7; /* OFFSET: 0xba1c */
    SWITCH_PBCT00R8_TYPE ba_cycle_time_0_0_reg8; /* OFFSET: 0xba20 */
    SWITCH_PBCT00R9_TYPE ba_cycle_time_0_0_reg9; /* OFFSET: 0xba24 */
    SWITCH_PBCT00R10_TYPE ba_cycle_time_0_0_reg10; /* OFFSET: 0xba28 */
    SWITCH_PBCT00R11_TYPE ba_cycle_time_0_0_reg11; /* OFFSET: 0xba2c */
    SWITCH_PBCT00R12_TYPE ba_cycle_time_0_0_reg12; /* OFFSET: 0xba30 */
    SWITCH_PBCT00R13_TYPE ba_cycle_time_0_0_reg13; /* OFFSET: 0xba34 */
    SWITCH_PBCT00R14_TYPE ba_cycle_time_0_0_reg14; /* OFFSET: 0xba38 */
    SWITCH_PBCT00R15_TYPE ba_cycle_time_0_0_reg15; /* OFFSET: 0xba3c */
    SWITCH_PBCT00R16_TYPE ba_cycle_time_0_0_reg16; /* OFFSET: 0xba40 */
    SWITCH_PBCT00R17_TYPE ba_cycle_time_0_0_reg17; /* OFFSET: 0xba44 */
    SWITCH_PBCT00R18_TYPE ba_cycle_time_0_0_reg18; /* OFFSET: 0xba48 */
    SWITCH_PBCT00R19_TYPE ba_cycle_time_0_0_reg19; /* OFFSET: 0xba4c */
    SWITCH_PBCT00R20_TYPE ba_cycle_time_0_0_reg20; /* OFFSET: 0xba50 */
    SWITCH_PBCT00R21_TYPE ba_cycle_time_0_0_reg21; /* OFFSET: 0xba54 */
    SWITCH_PBCT00R22_TYPE ba_cycle_time_0_0_reg22; /* OFFSET: 0xba58 */
    SWITCH_PBCT00R23_TYPE ba_cycle_time_0_0_reg23; /* OFFSET: 0xba5c */
    SWITCH_PBCT00R24_TYPE ba_cycle_time_0_0_reg24; /* OFFSET: 0xba60 */
    SWITCH_PBCT00R25_TYPE ba_cycle_time_0_0_reg25; /* OFFSET: 0xba64 */
    SWITCH_PBCT00R26_TYPE ba_cycle_time_0_0_reg26; /* OFFSET: 0xba68 */
    SWITCH_PBCT00R27_TYPE ba_cycle_time_0_0_reg27; /* OFFSET: 0xba6c */
    SWITCH_PBCT00R28_TYPE ba_cycle_time_0_0_reg28; /* OFFSET: 0xba70 */
    SWITCH_PBCT00R29_TYPE ba_cycle_time_0_0_reg29; /* OFFSET: 0xba74 */
    SWITCH_PBCT00R30_TYPE ba_cycle_time_0_0_reg30; /* OFFSET: 0xba78 */
    SWITCH_PBCT00R31_TYPE ba_cycle_time_0_0_reg31; /* OFFSET: 0xba7c */
    SWITCH_RESERVED_TYPE rsvd316[128]; /* OFFSET: 0xba80 */
    SWITCH_PBCT01R32_TYPE bb_cycle_time_0_1_reg32; /* OFFSET: 0xbb00 */
    SWITCH_PBCT01R33_TYPE bb_cycle_time_0_1_reg33; /* OFFSET: 0xbb04 */
    SWITCH_PBCT01R34_TYPE bb_cycle_time_0_1_reg34; /* OFFSET: 0xbb08 */
    SWITCH_PBCT01R35_TYPE bb_cycle_time_0_1_reg35; /* OFFSET: 0xbb0c */
    SWITCH_PBCT01R36_TYPE bb_cycle_time_0_1_reg36; /* OFFSET: 0xbb10 */
    SWITCH_PBCT01R37_TYPE bb_cycle_time_0_1_reg37; /* OFFSET: 0xbb14 */
    SWITCH_PBCT01R38_TYPE bb_cycle_time_0_1_reg38; /* OFFSET: 0xbb18 */
    SWITCH_PBCT01R39_TYPE bb_cycle_time_0_1_reg39; /* OFFSET: 0xbb1c */
    SWITCH_PBCT01R40_TYPE bb_cycle_time_0_1_reg40; /* OFFSET: 0xbb20 */
    SWITCH_PBCT01R41_TYPE bb_cycle_time_0_1_reg41; /* OFFSET: 0xbb24 */
    SWITCH_PBCT01R42_TYPE bb_cycle_time_0_1_reg42; /* OFFSET: 0xbb28 */
    SWITCH_PBCT01R43_TYPE bb_cycle_time_0_1_reg43; /* OFFSET: 0xbb2c */
    SWITCH_PBCT01R44_TYPE bb_cycle_time_0_1_reg44; /* OFFSET: 0xbb30 */
    SWITCH_PBCT01R45_TYPE bb_cycle_time_0_1_reg45; /* OFFSET: 0xbb34 */
    SWITCH_PBCT01R46_TYPE bb_cycle_time_0_1_reg46; /* OFFSET: 0xbb38 */
    SWITCH_PBCT01R47_TYPE bb_cycle_time_0_1_reg47; /* OFFSET: 0xbb3c */
    SWITCH_PBCT01R48_TYPE bb_cycle_time_0_1_reg48; /* OFFSET: 0xbb40 */
    SWITCH_PBCT01R49_TYPE bb_cycle_time_0_1_reg49; /* OFFSET: 0xbb44 */
    SWITCH_PBCT01R50_TYPE bb_cycle_time_0_1_reg50; /* OFFSET: 0xbb48 */
    SWITCH_PBCT01R51_TYPE bb_cycle_time_0_1_reg51; /* OFFSET: 0xbb4c */
    SWITCH_PBCT01R52_TYPE bb_cycle_time_0_1_reg52; /* OFFSET: 0xbb50 */
    SWITCH_PBCT01R53_TYPE bb_cycle_time_0_1_reg53; /* OFFSET: 0xbb54 */
    SWITCH_PBCT01R54_TYPE bb_cycle_time_0_1_reg54; /* OFFSET: 0xbb58 */
    SWITCH_PBCT01R55_TYPE bb_cycle_time_0_1_reg55; /* OFFSET: 0xbb5c */
    SWITCH_PBCT01R56_TYPE bb_cycle_time_0_1_reg56; /* OFFSET: 0xbb60 */
    SWITCH_PBCT01R57_TYPE bb_cycle_time_0_1_reg57; /* OFFSET: 0xbb64 */
    SWITCH_PBCT01R58_TYPE bb_cycle_time_0_1_reg58; /* OFFSET: 0xbb68 */
    SWITCH_PBCT01R59_TYPE bb_cycle_time_0_1_reg59; /* OFFSET: 0xbb6c */
    SWITCH_PBCT01R60_TYPE bb_cycle_time_0_1_reg60; /* OFFSET: 0xbb70 */
    SWITCH_PBCT01R61_TYPE bb_cycle_time_0_1_reg61; /* OFFSET: 0xbb74 */
    SWITCH_PBCT01R62_TYPE bb_cycle_time_0_1_reg62; /* OFFSET: 0xbb78 */
    SWITCH_PBCT01R63_TYPE bb_cycle_time_0_1_reg63; /* OFFSET: 0xbb7c */
    SWITCH_RESERVED_TYPE rsvd317[128]; /* OFFSET: 0xbb80 */
    SWITCH_PBCT10R0_TYPE bc_cycle_time_1_0_reg0; /* OFFSET: 0xbc00 */
    SWITCH_PBCT10R1_TYPE bc_cycle_time_1_0_reg1; /* OFFSET: 0xbc04 */
    SWITCH_PBCT10R2_TYPE bc_cycle_time_1_0_reg2; /* OFFSET: 0xbc08 */
    SWITCH_PBCT10R3_TYPE bc_cycle_time_1_0_reg3; /* OFFSET: 0xbc0c */
    SWITCH_PBCT10R4_TYPE bc_cycle_time_1_0_reg4; /* OFFSET: 0xbc10 */
    SWITCH_PBCT10R5_TYPE bc_cycle_time_1_0_reg5; /* OFFSET: 0xbc14 */
    SWITCH_PBCT10R6_TYPE bc_cycle_time_1_0_reg6; /* OFFSET: 0xbc18 */
    SWITCH_PBCT10R7_TYPE bc_cycle_time_1_0_reg7; /* OFFSET: 0xbc1c */
    SWITCH_PBCT10R8_TYPE bc_cycle_time_1_0_reg8; /* OFFSET: 0xbc20 */
    SWITCH_PBCT10R9_TYPE bc_cycle_time_1_0_reg9; /* OFFSET: 0xbc24 */
    SWITCH_PBCT10R10_TYPE bc_cycle_time_1_0_reg10; /* OFFSET: 0xbc28 */
    SWITCH_PBCT10R11_TYPE bc_cycle_time_1_0_reg11; /* OFFSET: 0xbc2c */
    SWITCH_PBCT10R12_TYPE bc_cycle_time_1_0_reg12; /* OFFSET: 0xbc30 */
    SWITCH_PBCT10R13_TYPE bc_cycle_time_1_0_reg13; /* OFFSET: 0xbc34 */
    SWITCH_PBCT10R14_TYPE bc_cycle_time_1_0_reg14; /* OFFSET: 0xbc38 */
    SWITCH_PBCT10R15_TYPE bc_cycle_time_1_0_reg15; /* OFFSET: 0xbc3c */
    SWITCH_PBCT10R16_TYPE bc_cycle_time_1_0_reg16; /* OFFSET: 0xbc40 */
    SWITCH_PBCT10R17_TYPE bc_cycle_time_1_0_reg17; /* OFFSET: 0xbc44 */
    SWITCH_PBCT10R18_TYPE bc_cycle_time_1_0_reg18; /* OFFSET: 0xbc48 */
    SWITCH_PBCT10R19_TYPE bc_cycle_time_1_0_reg19; /* OFFSET: 0xbc4c */
    SWITCH_PBCT10R20_TYPE bc_cycle_time_1_0_reg20; /* OFFSET: 0xbc50 */
    SWITCH_PBCT10R21_TYPE bc_cycle_time_1_0_reg21; /* OFFSET: 0xbc54 */
    SWITCH_PBCT10R22_TYPE bc_cycle_time_1_0_reg22; /* OFFSET: 0xbc58 */
    SWITCH_PBCT10R23_TYPE bc_cycle_time_1_0_reg23; /* OFFSET: 0xbc5c */
    SWITCH_PBCT10R24_TYPE bc_cycle_time_1_0_reg24; /* OFFSET: 0xbc60 */
    SWITCH_PBCT10R25_TYPE bc_cycle_time_1_0_reg25; /* OFFSET: 0xbc64 */
    SWITCH_PBCT10R26_TYPE bc_cycle_time_1_0_reg26; /* OFFSET: 0xbc68 */
    SWITCH_PBCT10R27_TYPE bc_cycle_time_1_0_reg27; /* OFFSET: 0xbc6c */
    SWITCH_PBCT10R28_TYPE bc_cycle_time_1_0_reg28; /* OFFSET: 0xbc70 */
    SWITCH_PBCT10R29_TYPE bc_cycle_time_1_0_reg29; /* OFFSET: 0xbc74 */
    SWITCH_PBCT10R30_TYPE bc_cycle_time_1_0_reg30; /* OFFSET: 0xbc78 */
    SWITCH_PBCT10R31_TYPE bc_cycle_time_1_0_reg31; /* OFFSET: 0xbc7c */
    SWITCH_RESERVED_TYPE rsvd318[128]; /* OFFSET: 0xbc80 */
    SWITCH_PBCT11R32_TYPE bd_cycle_time_1_1_reg32; /* OFFSET: 0xbd00 */
    SWITCH_PBCT11R33_TYPE bd_cycle_time_1_1_reg33; /* OFFSET: 0xbd04 */
    SWITCH_PBCT11R34_TYPE bd_cycle_time_1_1_reg34; /* OFFSET: 0xbd08 */
    SWITCH_PBCT11R35_TYPE bd_cycle_time_1_1_reg35; /* OFFSET: 0xbd0c */
    SWITCH_PBCT11R36_TYPE bd_cycle_time_1_1_reg36; /* OFFSET: 0xbd10 */
    SWITCH_PBCT11R37_TYPE bd_cycle_time_1_1_reg37; /* OFFSET: 0xbd14 */
    SWITCH_PBCT11R38_TYPE bd_cycle_time_1_1_reg38; /* OFFSET: 0xbd18 */
    SWITCH_PBCT11R39_TYPE bd_cycle_time_1_1_reg39; /* OFFSET: 0xbd1c */
    SWITCH_PBCT11R40_TYPE bd_cycle_time_1_1_reg40; /* OFFSET: 0xbd20 */
    SWITCH_PBCT11R41_TYPE bd_cycle_time_1_1_reg41; /* OFFSET: 0xbd24 */
    SWITCH_PBCT11R42_TYPE bd_cycle_time_1_1_reg42; /* OFFSET: 0xbd28 */
    SWITCH_PBCT11R43_TYPE bd_cycle_time_1_1_reg43; /* OFFSET: 0xbd2c */
    SWITCH_PBCT11R44_TYPE bd_cycle_time_1_1_reg44; /* OFFSET: 0xbd30 */
    SWITCH_PBCT11R45_TYPE bd_cycle_time_1_1_reg45; /* OFFSET: 0xbd34 */
    SWITCH_PBCT11R46_TYPE bd_cycle_time_1_1_reg46; /* OFFSET: 0xbd38 */
    SWITCH_PBCT11R47_TYPE bd_cycle_time_1_1_reg47; /* OFFSET: 0xbd3c */
    SWITCH_PBCT11R48_TYPE bd_cycle_time_1_1_reg48; /* OFFSET: 0xbd40 */
    SWITCH_PBCT11R49_TYPE bd_cycle_time_1_1_reg49; /* OFFSET: 0xbd44 */
    SWITCH_PBCT11R50_TYPE bd_cycle_time_1_1_reg50; /* OFFSET: 0xbd48 */
    SWITCH_PBCT11R51_TYPE bd_cycle_time_1_1_reg51; /* OFFSET: 0xbd4c */
    SWITCH_PBCT11R52_TYPE bd_cycle_time_1_1_reg52; /* OFFSET: 0xbd50 */
    SWITCH_PBCT11R53_TYPE bd_cycle_time_1_1_reg53; /* OFFSET: 0xbd54 */
    SWITCH_PBCT11R54_TYPE bd_cycle_time_1_1_reg54; /* OFFSET: 0xbd58 */
    SWITCH_PBCT11R55_TYPE bd_cycle_time_1_1_reg55; /* OFFSET: 0xbd5c */
    SWITCH_PBCT11R56_TYPE bd_cycle_time_1_1_reg56; /* OFFSET: 0xbd60 */
    SWITCH_PBCT11R57_TYPE bd_cycle_time_1_1_reg57; /* OFFSET: 0xbd64 */
    SWITCH_PBCT11R58_TYPE bd_cycle_time_1_1_reg58; /* OFFSET: 0xbd68 */
    SWITCH_PBCT11R59_TYPE bd_cycle_time_1_1_reg59; /* OFFSET: 0xbd6c */
    SWITCH_PBCT11R60_TYPE bd_cycle_time_1_1_reg60; /* OFFSET: 0xbd70 */
    SWITCH_PBCT11R61_TYPE bd_cycle_time_1_1_reg61; /* OFFSET: 0xbd74 */
    SWITCH_PBCT11R62_TYPE bd_cycle_time_1_1_reg62; /* OFFSET: 0xbd78 */
    SWITCH_PBCT11R63_TYPE bd_cycle_time_1_1_reg63; /* OFFSET: 0xbd7c */
    SWITCH_RESERVED_TYPE rsvd319[128]; /* OFFSET: 0xbd80 */
    SWITCH_PBCTE00R0_TYPE be_cycle_time_extn_0_0_reg0; /* OFFSET: 0xbe00 */
    SWITCH_PBCTE00R1_TYPE be_cycle_time_extn_0_0_reg1; /* OFFSET: 0xbe04 */
    SWITCH_PBCTE00R2_TYPE be_cycle_time_extn_0_0_reg2; /* OFFSET: 0xbe08 */
    SWITCH_PBCTE00R3_TYPE be_cycle_time_extn_0_0_reg3; /* OFFSET: 0xbe0c */
    SWITCH_PBCTE00R4_TYPE be_cycle_time_extn_0_0_reg4; /* OFFSET: 0xbe10 */
    SWITCH_PBCTE00R5_TYPE be_cycle_time_extn_0_0_reg5; /* OFFSET: 0xbe14 */
    SWITCH_PBCTE00R6_TYPE be_cycle_time_extn_0_0_reg6; /* OFFSET: 0xbe18 */
    SWITCH_PBCTE00R7_TYPE be_cycle_time_extn_0_0_reg7; /* OFFSET: 0xbe1c */
    SWITCH_PBCTE00R8_TYPE be_cycle_time_extn_0_0_reg8; /* OFFSET: 0xbe20 */
    SWITCH_PBCTE00R9_TYPE be_cycle_time_extn_0_0_reg9; /* OFFSET: 0xbe24 */
    SWITCH_PBCTE00R10_TYPE be_cycle_time_extn_0_0_reg10; /* OFFSET: 0xbe28 */
    SWITCH_PBCTE00R11_TYPE be_cycle_time_extn_0_0_reg11; /* OFFSET: 0xbe2c */
    SWITCH_PBCTE00R12_TYPE be_cycle_time_extn_0_0_reg12; /* OFFSET: 0xbe30 */
    SWITCH_PBCTE00R13_TYPE be_cycle_time_extn_0_0_reg13; /* OFFSET: 0xbe34 */
    SWITCH_PBCTE00R14_TYPE be_cycle_time_extn_0_0_reg14; /* OFFSET: 0xbe38 */
    SWITCH_PBCTE00R15_TYPE be_cycle_time_extn_0_0_reg15; /* OFFSET: 0xbe3c */
    SWITCH_PBCTE00R16_TYPE be_cycle_time_extn_0_0_reg16; /* OFFSET: 0xbe40 */
    SWITCH_PBCTE00R17_TYPE be_cycle_time_extn_0_0_reg17; /* OFFSET: 0xbe44 */
    SWITCH_PBCTE00R18_TYPE be_cycle_time_extn_0_0_reg18; /* OFFSET: 0xbe48 */
    SWITCH_PBCTE00R19_TYPE be_cycle_time_extn_0_0_reg19; /* OFFSET: 0xbe4c */
    SWITCH_PBCTE00R20_TYPE be_cycle_time_extn_0_0_reg20; /* OFFSET: 0xbe50 */
    SWITCH_PBCTE00R21_TYPE be_cycle_time_extn_0_0_reg21; /* OFFSET: 0xbe54 */
    SWITCH_PBCTE00R22_TYPE be_cycle_time_extn_0_0_reg22; /* OFFSET: 0xbe58 */
    SWITCH_PBCTE00R23_TYPE be_cycle_time_extn_0_0_reg23; /* OFFSET: 0xbe5c */
    SWITCH_PBCTE00R24_TYPE be_cycle_time_extn_0_0_reg24; /* OFFSET: 0xbe60 */
    SWITCH_PBCTE00R25_TYPE be_cycle_time_extn_0_0_reg25; /* OFFSET: 0xbe64 */
    SWITCH_PBCTE00R26_TYPE be_cycle_time_extn_0_0_reg26; /* OFFSET: 0xbe68 */
    SWITCH_PBCTE00R27_TYPE be_cycle_time_extn_0_0_reg27; /* OFFSET: 0xbe6c */
    SWITCH_PBCTE00R28_TYPE be_cycle_time_extn_0_0_reg28; /* OFFSET: 0xbe70 */
    SWITCH_PBCTE00R29_TYPE be_cycle_time_extn_0_0_reg29; /* OFFSET: 0xbe74 */
    SWITCH_PBCTE00R30_TYPE be_cycle_time_extn_0_0_reg30; /* OFFSET: 0xbe78 */
    SWITCH_PBCTE00R31_TYPE be_cycle_time_extn_0_0_reg31; /* OFFSET: 0xbe7c */
    SWITCH_RESERVED_TYPE rsvd320[128]; /* OFFSET: 0xbe80 */
    SWITCH_PBCTE01R32_TYPE bf_cycle_time_extn_0_1_reg32; /* OFFSET: 0xbf00 */
    SWITCH_PBCTE01R33_TYPE bf_cycle_time_extn_0_1_reg33; /* OFFSET: 0xbf04 */
    SWITCH_PBCTE01R34_TYPE bf_cycle_time_extn_0_1_reg34; /* OFFSET: 0xbf08 */
    SWITCH_PBCTE01R35_TYPE bf_cycle_time_extn_0_1_reg35; /* OFFSET: 0xbf0c */
    SWITCH_PBCTE01R36_TYPE bf_cycle_time_extn_0_1_reg36; /* OFFSET: 0xbf10 */
    SWITCH_PBCTE01R37_TYPE bf_cycle_time_extn_0_1_reg37; /* OFFSET: 0xbf14 */
    SWITCH_PBCTE01R38_TYPE bf_cycle_time_extn_0_1_reg38; /* OFFSET: 0xbf18 */
    SWITCH_PBCTE01R39_TYPE bf_cycle_time_extn_0_1_reg39; /* OFFSET: 0xbf1c */
    SWITCH_PBCTE01R40_TYPE bf_cycle_time_extn_0_1_reg40; /* OFFSET: 0xbf20 */
    SWITCH_PBCTE01R41_TYPE bf_cycle_time_extn_0_1_reg41; /* OFFSET: 0xbf24 */
    SWITCH_PBCTE01R42_TYPE bf_cycle_time_extn_0_1_reg42; /* OFFSET: 0xbf28 */
    SWITCH_PBCTE01R43_TYPE bf_cycle_time_extn_0_1_reg43; /* OFFSET: 0xbf2c */
    SWITCH_PBCTE01R44_TYPE bf_cycle_time_extn_0_1_reg44; /* OFFSET: 0xbf30 */
    SWITCH_PBCTE01R45_TYPE bf_cycle_time_extn_0_1_reg45; /* OFFSET: 0xbf34 */
    SWITCH_PBCTE01R46_TYPE bf_cycle_time_extn_0_1_reg46; /* OFFSET: 0xbf38 */
    SWITCH_PBCTE01R47_TYPE bf_cycle_time_extn_0_1_reg47; /* OFFSET: 0xbf3c */
    SWITCH_PBCTE01R48_TYPE bf_cycle_time_extn_0_1_reg48; /* OFFSET: 0xbf40 */
    SWITCH_PBCTE01R49_TYPE bf_cycle_time_extn_0_1_reg49; /* OFFSET: 0xbf44 */
    SWITCH_PBCTE01R50_TYPE bf_cycle_time_extn_0_1_reg50; /* OFFSET: 0xbf48 */
    SWITCH_PBCTE01R51_TYPE bf_cycle_time_extn_0_1_reg51; /* OFFSET: 0xbf4c */
    SWITCH_PBCTE01R52_TYPE bf_cycle_time_extn_0_1_reg52; /* OFFSET: 0xbf50 */
    SWITCH_PBCTE01R53_TYPE bf_cycle_time_extn_0_1_reg53; /* OFFSET: 0xbf54 */
    SWITCH_PBCTE01R54_TYPE bf_cycle_time_extn_0_1_reg54; /* OFFSET: 0xbf58 */
    SWITCH_PBCTE01R55_TYPE bf_cycle_time_extn_0_1_reg55; /* OFFSET: 0xbf5c */
    SWITCH_PBCTE01R56_TYPE bf_cycle_time_extn_0_1_reg56; /* OFFSET: 0xbf60 */
    SWITCH_PBCTE01R57_TYPE bf_cycle_time_extn_0_1_reg57; /* OFFSET: 0xbf64 */
    SWITCH_PBCTE01R58_TYPE bf_cycle_time_extn_0_1_reg58; /* OFFSET: 0xbf68 */
    SWITCH_PBCTE01R59_TYPE bf_cycle_time_extn_0_1_reg59; /* OFFSET: 0xbf6c */
    SWITCH_PBCTE01R60_TYPE bf_cycle_time_extn_0_1_reg60; /* OFFSET: 0xbf70 */
    SWITCH_PBCTE01R61_TYPE bf_cycle_time_extn_0_1_reg61; /* OFFSET: 0xbf74 */
    SWITCH_PBCTE01R62_TYPE bf_cycle_time_extn_0_1_reg62; /* OFFSET: 0xbf78 */
    SWITCH_PBCTE01R63_TYPE bf_cycle_time_extn_0_1_reg63; /* OFFSET: 0xbf7c */
    SWITCH_RESERVED_TYPE rsvd321[128]; /* OFFSET: 0xbf80 */
    SWITCH_PC0CTE10R0_TYPE c0_cycle_time_extn_1_0_reg0; /* OFFSET: 0xc000 */
    SWITCH_PC0CTE10R1_TYPE c0_cycle_time_extn_1_0_reg1; /* OFFSET: 0xc004 */
    SWITCH_PC0CTE10R2_TYPE c0_cycle_time_extn_1_0_reg2; /* OFFSET: 0xc008 */
    SWITCH_PC0CTE10R3_TYPE c0_cycle_time_extn_1_0_reg3; /* OFFSET: 0xc00c */
    SWITCH_PC0CTE10R4_TYPE c0_cycle_time_extn_1_0_reg4; /* OFFSET: 0xc010 */
    SWITCH_PC0CTE10R5_TYPE c0_cycle_time_extn_1_0_reg5; /* OFFSET: 0xc014 */
    SWITCH_PC0CTE10R6_TYPE c0_cycle_time_extn_1_0_reg6; /* OFFSET: 0xc018 */
    SWITCH_PC0CTE10R7_TYPE c0_cycle_time_extn_1_0_reg7; /* OFFSET: 0xc01c */
    SWITCH_PC0CTE10R8_TYPE c0_cycle_time_extn_1_0_reg8; /* OFFSET: 0xc020 */
    SWITCH_PC0CTE10R9_TYPE c0_cycle_time_extn_1_0_reg9; /* OFFSET: 0xc024 */
    SWITCH_PC0CTE10R10_TYPE c0_cycle_time_extn_1_0_reg10; /* OFFSET: 0xc028 */
    SWITCH_PC0CTE10R11_TYPE c0_cycle_time_extn_1_0_reg11; /* OFFSET: 0xc02c */
    SWITCH_PC0CTE10R12_TYPE c0_cycle_time_extn_1_0_reg12; /* OFFSET: 0xc030 */
    SWITCH_PC0CTE10R13_TYPE c0_cycle_time_extn_1_0_reg13; /* OFFSET: 0xc034 */
    SWITCH_PC0CTE10R14_TYPE c0_cycle_time_extn_1_0_reg14; /* OFFSET: 0xc038 */
    SWITCH_PC0CTE10R15_TYPE c0_cycle_time_extn_1_0_reg15; /* OFFSET: 0xc03c */
    SWITCH_PC0CTE10R16_TYPE c0_cycle_time_extn_1_0_reg16; /* OFFSET: 0xc040 */
    SWITCH_PC0CTE10R17_TYPE c0_cycle_time_extn_1_0_reg17; /* OFFSET: 0xc044 */
    SWITCH_PC0CTE10R18_TYPE c0_cycle_time_extn_1_0_reg18; /* OFFSET: 0xc048 */
    SWITCH_PC0CTE10R19_TYPE c0_cycle_time_extn_1_0_reg19; /* OFFSET: 0xc04c */
    SWITCH_PC0CTE10R20_TYPE c0_cycle_time_extn_1_0_reg20; /* OFFSET: 0xc050 */
    SWITCH_PC0CTE10R21_TYPE c0_cycle_time_extn_1_0_reg21; /* OFFSET: 0xc054 */
    SWITCH_PC0CTE10R22_TYPE c0_cycle_time_extn_1_0_reg22; /* OFFSET: 0xc058 */
    SWITCH_PC0CTE10R23_TYPE c0_cycle_time_extn_1_0_reg23; /* OFFSET: 0xc05c */
    SWITCH_PC0CTE10R24_TYPE c0_cycle_time_extn_1_0_reg24; /* OFFSET: 0xc060 */
    SWITCH_PC0CTE10R25_TYPE c0_cycle_time_extn_1_0_reg25; /* OFFSET: 0xc064 */
    SWITCH_PC0CTE10R26_TYPE c0_cycle_time_extn_1_0_reg26; /* OFFSET: 0xc068 */
    SWITCH_PC0CTE10R27_TYPE c0_cycle_time_extn_1_0_reg27; /* OFFSET: 0xc06c */
    SWITCH_PC0CTE10R28_TYPE c0_cycle_time_extn_1_0_reg28; /* OFFSET: 0xc070 */
    SWITCH_PC0CTE10R29_TYPE c0_cycle_time_extn_1_0_reg29; /* OFFSET: 0xc074 */
    SWITCH_PC0CTE10R30_TYPE c0_cycle_time_extn_1_0_reg30; /* OFFSET: 0xc078 */
    SWITCH_PC0CTE10R31_TYPE c0_cycle_time_extn_1_0_reg31; /* OFFSET: 0xc07c */
    SWITCH_RESERVED_TYPE rsvd322[128]; /* OFFSET: 0xc080 */
    SWITCH_PC1CTE11R32_TYPE c1_cycle_time_extn_1_1_reg32; /* OFFSET: 0xc100 */
    SWITCH_PC1CTE11R33_TYPE c1_cycle_time_extn_1_1_reg33; /* OFFSET: 0xc104 */
    SWITCH_PC1CTE11R34_TYPE c1_cycle_time_extn_1_1_reg34; /* OFFSET: 0xc108 */
    SWITCH_PC1CTE11R35_TYPE c1_cycle_time_extn_1_1_reg35; /* OFFSET: 0xc10c */
    SWITCH_PC1CTE11R36_TYPE c1_cycle_time_extn_1_1_reg36; /* OFFSET: 0xc110 */
    SWITCH_PC1CTE11R37_TYPE c1_cycle_time_extn_1_1_reg37; /* OFFSET: 0xc114 */
    SWITCH_PC1CTE11R38_TYPE c1_cycle_time_extn_1_1_reg38; /* OFFSET: 0xc118 */
    SWITCH_PC1CTE11R39_TYPE c1_cycle_time_extn_1_1_reg39; /* OFFSET: 0xc11c */
    SWITCH_PC1CTE11R40_TYPE c1_cycle_time_extn_1_1_reg40; /* OFFSET: 0xc120 */
    SWITCH_PC1CTE11R41_TYPE c1_cycle_time_extn_1_1_reg41; /* OFFSET: 0xc124 */
    SWITCH_PC1CTE11R42_TYPE c1_cycle_time_extn_1_1_reg42; /* OFFSET: 0xc128 */
    SWITCH_PC1CTE11R43_TYPE c1_cycle_time_extn_1_1_reg43; /* OFFSET: 0xc12c */
    SWITCH_PC1CTE11R44_TYPE c1_cycle_time_extn_1_1_reg44; /* OFFSET: 0xc130 */
    SWITCH_PC1CTE11R45_TYPE c1_cycle_time_extn_1_1_reg45; /* OFFSET: 0xc134 */
    SWITCH_PC1CTE11R46_TYPE c1_cycle_time_extn_1_1_reg46; /* OFFSET: 0xc138 */
    SWITCH_PC1CTE11R47_TYPE c1_cycle_time_extn_1_1_reg47; /* OFFSET: 0xc13c */
    SWITCH_PC1CTE11R48_TYPE c1_cycle_time_extn_1_1_reg48; /* OFFSET: 0xc140 */
    SWITCH_PC1CTE11R49_TYPE c1_cycle_time_extn_1_1_reg49; /* OFFSET: 0xc144 */
    SWITCH_PC1CTE11R50_TYPE c1_cycle_time_extn_1_1_reg50; /* OFFSET: 0xc148 */
    SWITCH_PC1CTE11R51_TYPE c1_cycle_time_extn_1_1_reg51; /* OFFSET: 0xc14c */
    SWITCH_PC1CTE11R52_TYPE c1_cycle_time_extn_1_1_reg52; /* OFFSET: 0xc150 */
    SWITCH_PC1CTE11R53_TYPE c1_cycle_time_extn_1_1_reg53; /* OFFSET: 0xc154 */
    SWITCH_PC1CTE11R54_TYPE c1_cycle_time_extn_1_1_reg54; /* OFFSET: 0xc158 */
    SWITCH_PC1CTE11R55_TYPE c1_cycle_time_extn_1_1_reg55; /* OFFSET: 0xc15c */
    SWITCH_PC1CTE11R56_TYPE c1_cycle_time_extn_1_1_reg56; /* OFFSET: 0xc160 */
    SWITCH_PC1CTE11R57_TYPE c1_cycle_time_extn_1_1_reg57; /* OFFSET: 0xc164 */
    SWITCH_PC1CTE11R58_TYPE c1_cycle_time_extn_1_1_reg58; /* OFFSET: 0xc168 */
    SWITCH_PC1CTE11R59_TYPE c1_cycle_time_extn_1_1_reg59; /* OFFSET: 0xc16c */
    SWITCH_PC1CTE11R60_TYPE c1_cycle_time_extn_1_1_reg60; /* OFFSET: 0xc170 */
    SWITCH_PC1CTE11R61_TYPE c1_cycle_time_extn_1_1_reg61; /* OFFSET: 0xc174 */
    SWITCH_PC1CTE11R62_TYPE c1_cycle_time_extn_1_1_reg62; /* OFFSET: 0xc178 */
    SWITCH_PC1CTE11R63_TYPE c1_cycle_time_extn_1_1_reg63; /* OFFSET: 0xc17c */
    SWITCH_RESERVED_TYPE rsvd323[128]; /* OFFSET: 0xc180 */
    SWITCH_PC2CLL00R0_TYPE c2_control_list_length_0_0_reg0; /* OFFSET: 0xc200 */
    SWITCH_PC2CLL00R1_TYPE c2_control_list_length_0_0_reg1; /* OFFSET: 0xc204 */
    SWITCH_PC2CLL00R2_TYPE c2_control_list_length_0_0_reg2; /* OFFSET: 0xc208 */
    SWITCH_PC2CLL00R3_TYPE c2_control_list_length_0_0_reg3; /* OFFSET: 0xc20c */
    SWITCH_PC2CLL00R4_TYPE c2_control_list_length_0_0_reg4; /* OFFSET: 0xc210 */
    SWITCH_PC2CLL00R5_TYPE c2_control_list_length_0_0_reg5; /* OFFSET: 0xc214 */
    SWITCH_PC2CLL00R6_TYPE c2_control_list_length_0_0_reg6; /* OFFSET: 0xc218 */
    SWITCH_PC2CLL00R7_TYPE c2_control_list_length_0_0_reg7; /* OFFSET: 0xc21c */
    SWITCH_PC2CLL00R8_TYPE c2_control_list_length_0_0_reg8; /* OFFSET: 0xc220 */
    SWITCH_PC2CLL00R9_TYPE c2_control_list_length_0_0_reg9; /* OFFSET: 0xc224 */
    SWITCH_PC2CLL00R10_TYPE c2_control_list_length_0_0_reg10; /* OFFSET: 0xc228 */
    SWITCH_PC2CLL00R11_TYPE c2_control_list_length_0_0_reg11; /* OFFSET: 0xc22c */
    SWITCH_PC2CLL00R12_TYPE c2_control_list_length_0_0_reg12; /* OFFSET: 0xc230 */
    SWITCH_PC2CLL00R13_TYPE c2_control_list_length_0_0_reg13; /* OFFSET: 0xc234 */
    SWITCH_PC2CLL00R14_TYPE c2_control_list_length_0_0_reg14; /* OFFSET: 0xc238 */
    SWITCH_PC2CLL00R15_TYPE c2_control_list_length_0_0_reg15; /* OFFSET: 0xc23c */
    SWITCH_PC2CLL00R16_TYPE c2_control_list_length_0_0_reg16; /* OFFSET: 0xc240 */
    SWITCH_PC2CLL00R17_TYPE c2_control_list_length_0_0_reg17; /* OFFSET: 0xc244 */
    SWITCH_PC2CLL00R18_TYPE c2_control_list_length_0_0_reg18; /* OFFSET: 0xc248 */
    SWITCH_PC2CLL00R19_TYPE c2_control_list_length_0_0_reg19; /* OFFSET: 0xc24c */
    SWITCH_PC2CLL00R20_TYPE c2_control_list_length_0_0_reg20; /* OFFSET: 0xc250 */
    SWITCH_PC2CLL00R21_TYPE c2_control_list_length_0_0_reg21; /* OFFSET: 0xc254 */
    SWITCH_PC2CLL00R22_TYPE c2_control_list_length_0_0_reg22; /* OFFSET: 0xc258 */
    SWITCH_PC2CLL00R23_TYPE c2_control_list_length_0_0_reg23; /* OFFSET: 0xc25c */
    SWITCH_PC2CLL00R24_TYPE c2_control_list_length_0_0_reg24; /* OFFSET: 0xc260 */
    SWITCH_PC2CLL00R25_TYPE c2_control_list_length_0_0_reg25; /* OFFSET: 0xc264 */
    SWITCH_PC2CLL00R26_TYPE c2_control_list_length_0_0_reg26; /* OFFSET: 0xc268 */
    SWITCH_PC2CLL00R27_TYPE c2_control_list_length_0_0_reg27; /* OFFSET: 0xc26c */
    SWITCH_PC2CLL00R28_TYPE c2_control_list_length_0_0_reg28; /* OFFSET: 0xc270 */
    SWITCH_PC2CLL00R29_TYPE c2_control_list_length_0_0_reg29; /* OFFSET: 0xc274 */
    SWITCH_PC2CLL00R30_TYPE c2_control_list_length_0_0_reg30; /* OFFSET: 0xc278 */
    SWITCH_PC2CLL00R31_TYPE c2_control_list_length_0_0_reg31; /* OFFSET: 0xc27c */
    SWITCH_RESERVED_TYPE rsvd324[128]; /* OFFSET: 0xc280 */
    SWITCH_PC3CLL01R32_TYPE c3_control_list_length_0_1_reg32; /* OFFSET: 0xc300 */
    SWITCH_PC3CLL01R33_TYPE c3_control_list_length_0_1_reg33; /* OFFSET: 0xc304 */
    SWITCH_PC3CLL01R34_TYPE c3_control_list_length_0_1_reg34; /* OFFSET: 0xc308 */
    SWITCH_PC3CLL01R35_TYPE c3_control_list_length_0_1_reg35; /* OFFSET: 0xc30c */
    SWITCH_PC3CLL01R36_TYPE c3_control_list_length_0_1_reg36; /* OFFSET: 0xc310 */
    SWITCH_PC3CLL01R37_TYPE c3_control_list_length_0_1_reg37; /* OFFSET: 0xc314 */
    SWITCH_PC3CLL01R38_TYPE c3_control_list_length_0_1_reg38; /* OFFSET: 0xc318 */
    SWITCH_PC3CLL01R39_TYPE c3_control_list_length_0_1_reg39; /* OFFSET: 0xc31c */
    SWITCH_PC3CLL01R40_TYPE c3_control_list_length_0_1_reg40; /* OFFSET: 0xc320 */
    SWITCH_PC3CLL01R41_TYPE c3_control_list_length_0_1_reg41; /* OFFSET: 0xc324 */
    SWITCH_PC3CLL01R42_TYPE c3_control_list_length_0_1_reg42; /* OFFSET: 0xc328 */
    SWITCH_PC3CLL01R43_TYPE c3_control_list_length_0_1_reg43; /* OFFSET: 0xc32c */
    SWITCH_PC3CLL01R44_TYPE c3_control_list_length_0_1_reg44; /* OFFSET: 0xc330 */
    SWITCH_PC3CLL01R45_TYPE c3_control_list_length_0_1_reg45; /* OFFSET: 0xc334 */
    SWITCH_PC3CLL01R46_TYPE c3_control_list_length_0_1_reg46; /* OFFSET: 0xc338 */
    SWITCH_PC3CLL01R47_TYPE c3_control_list_length_0_1_reg47; /* OFFSET: 0xc33c */
    SWITCH_PC3CLL01R48_TYPE c3_control_list_length_0_1_reg48; /* OFFSET: 0xc340 */
    SWITCH_PC3CLL01R49_TYPE c3_control_list_length_0_1_reg49; /* OFFSET: 0xc344 */
    SWITCH_PC3CLL01R50_TYPE c3_control_list_length_0_1_reg50; /* OFFSET: 0xc348 */
    SWITCH_PC3CLL01R51_TYPE c3_control_list_length_0_1_reg51; /* OFFSET: 0xc34c */
    SWITCH_PC3CLL01R52_TYPE c3_control_list_length_0_1_reg52; /* OFFSET: 0xc350 */
    SWITCH_PC3CLL01R53_TYPE c3_control_list_length_0_1_reg53; /* OFFSET: 0xc354 */
    SWITCH_PC3CLL01R54_TYPE c3_control_list_length_0_1_reg54; /* OFFSET: 0xc358 */
    SWITCH_PC3CLL01R55_TYPE c3_control_list_length_0_1_reg55; /* OFFSET: 0xc35c */
    SWITCH_PC3CLL01R56_TYPE c3_control_list_length_0_1_reg56; /* OFFSET: 0xc360 */
    SWITCH_PC3CLL01R57_TYPE c3_control_list_length_0_1_reg57; /* OFFSET: 0xc364 */
    SWITCH_PC3CLL01R58_TYPE c3_control_list_length_0_1_reg58; /* OFFSET: 0xc368 */
    SWITCH_PC3CLL01R59_TYPE c3_control_list_length_0_1_reg59; /* OFFSET: 0xc36c */
    SWITCH_PC3CLL01R60_TYPE c3_control_list_length_0_1_reg60; /* OFFSET: 0xc370 */
    SWITCH_PC3CLL01R61_TYPE c3_control_list_length_0_1_reg61; /* OFFSET: 0xc374 */
    SWITCH_PC3CLL01R62_TYPE c3_control_list_length_0_1_reg62; /* OFFSET: 0xc378 */
    SWITCH_PC3CLL01R63_TYPE c3_control_list_length_0_1_reg63; /* OFFSET: 0xc37c */
    SWITCH_RESERVED_TYPE rsvd325[128]; /* OFFSET: 0xc380 */
    SWITCH_PC4CLL10R0_TYPE c4_control_list_length_1_0_reg0; /* OFFSET: 0xc400 */
    SWITCH_PC4CLL10R1_TYPE c4_control_list_length_1_0_reg1; /* OFFSET: 0xc404 */
    SWITCH_PC4CLL10R2_TYPE c4_control_list_length_1_0_reg2; /* OFFSET: 0xc408 */
    SWITCH_PC4CLL10R3_TYPE c4_control_list_length_1_0_reg3; /* OFFSET: 0xc40c */
    SWITCH_PC4CLL10R4_TYPE c4_control_list_length_1_0_reg4; /* OFFSET: 0xc410 */
    SWITCH_PC4CLL10R5_TYPE c4_control_list_length_1_0_reg5; /* OFFSET: 0xc414 */
    SWITCH_PC4CLL10R6_TYPE c4_control_list_length_1_0_reg6; /* OFFSET: 0xc418 */
    SWITCH_PC4CLL10R7_TYPE c4_control_list_length_1_0_reg7; /* OFFSET: 0xc41c */
    SWITCH_PC4CLL10R8_TYPE c4_control_list_length_1_0_reg8; /* OFFSET: 0xc420 */
    SWITCH_PC4CLL10R9_TYPE c4_control_list_length_1_0_reg9; /* OFFSET: 0xc424 */
    SWITCH_PC4CLL10R10_TYPE c4_control_list_length_1_0_reg10; /* OFFSET: 0xc428 */
    SWITCH_PC4CLL10R11_TYPE c4_control_list_length_1_0_reg11; /* OFFSET: 0xc42c */
    SWITCH_PC4CLL10R12_TYPE c4_control_list_length_1_0_reg12; /* OFFSET: 0xc430 */
    SWITCH_PC4CLL10R13_TYPE c4_control_list_length_1_0_reg13; /* OFFSET: 0xc434 */
    SWITCH_PC4CLL10R14_TYPE c4_control_list_length_1_0_reg14; /* OFFSET: 0xc438 */
    SWITCH_PC4CLL10R15_TYPE c4_control_list_length_1_0_reg15; /* OFFSET: 0xc43c */
    SWITCH_PC4CLL10R16_TYPE c4_control_list_length_1_0_reg16; /* OFFSET: 0xc440 */
    SWITCH_PC4CLL10R17_TYPE c4_control_list_length_1_0_reg17; /* OFFSET: 0xc444 */
    SWITCH_PC4CLL10R18_TYPE c4_control_list_length_1_0_reg18; /* OFFSET: 0xc448 */
    SWITCH_PC4CLL10R19_TYPE c4_control_list_length_1_0_reg19; /* OFFSET: 0xc44c */
    SWITCH_PC4CLL10R20_TYPE c4_control_list_length_1_0_reg20; /* OFFSET: 0xc450 */
    SWITCH_PC4CLL10R21_TYPE c4_control_list_length_1_0_reg21; /* OFFSET: 0xc454 */
    SWITCH_PC4CLL10R22_TYPE c4_control_list_length_1_0_reg22; /* OFFSET: 0xc458 */
    SWITCH_PC4CLL10R23_TYPE c4_control_list_length_1_0_reg23; /* OFFSET: 0xc45c */
    SWITCH_PC4CLL10R24_TYPE c4_control_list_length_1_0_reg24; /* OFFSET: 0xc460 */
    SWITCH_PC4CLL10R25_TYPE c4_control_list_length_1_0_reg25; /* OFFSET: 0xc464 */
    SWITCH_PC4CLL10R26_TYPE c4_control_list_length_1_0_reg26; /* OFFSET: 0xc468 */
    SWITCH_PC4CLL10R27_TYPE c4_control_list_length_1_0_reg27; /* OFFSET: 0xc46c */
    SWITCH_PC4CLL10R28_TYPE c4_control_list_length_1_0_reg28; /* OFFSET: 0xc470 */
    SWITCH_PC4CLL10R29_TYPE c4_control_list_length_1_0_reg29; /* OFFSET: 0xc474 */
    SWITCH_PC4CLL10R30_TYPE c4_control_list_length_1_0_reg30; /* OFFSET: 0xc478 */
    SWITCH_PC4CLL10R31_TYPE c4_control_list_length_1_0_reg31; /* OFFSET: 0xc47c */
    SWITCH_RESERVED_TYPE rsvd326[128]; /* OFFSET: 0xc480 */
    SWITCH_PC5CLL11R32_TYPE c5_control_list_length_1_1_reg32; /* OFFSET: 0xc500 */
    SWITCH_PC5CLL11R33_TYPE c5_control_list_length_1_1_reg33; /* OFFSET: 0xc504 */
    SWITCH_PC5CLL11R34_TYPE c5_control_list_length_1_1_reg34; /* OFFSET: 0xc508 */
    SWITCH_PC5CLL11R35_TYPE c5_control_list_length_1_1_reg35; /* OFFSET: 0xc50c */
    SWITCH_PC5CLL11R36_TYPE c5_control_list_length_1_1_reg36; /* OFFSET: 0xc510 */
    SWITCH_PC5CLL11R37_TYPE c5_control_list_length_1_1_reg37; /* OFFSET: 0xc514 */
    SWITCH_PC5CLL11R38_TYPE c5_control_list_length_1_1_reg38; /* OFFSET: 0xc518 */
    SWITCH_PC5CLL11R39_TYPE c5_control_list_length_1_1_reg39; /* OFFSET: 0xc51c */
    SWITCH_PC5CLL11R40_TYPE c5_control_list_length_1_1_reg40; /* OFFSET: 0xc520 */
    SWITCH_PC5CLL11R41_TYPE c5_control_list_length_1_1_reg41; /* OFFSET: 0xc524 */
    SWITCH_PC5CLL11R42_TYPE c5_control_list_length_1_1_reg42; /* OFFSET: 0xc528 */
    SWITCH_PC5CLL11R43_TYPE c5_control_list_length_1_1_reg43; /* OFFSET: 0xc52c */
    SWITCH_PC5CLL11R44_TYPE c5_control_list_length_1_1_reg44; /* OFFSET: 0xc530 */
    SWITCH_PC5CLL11R45_TYPE c5_control_list_length_1_1_reg45; /* OFFSET: 0xc534 */
    SWITCH_PC5CLL11R46_TYPE c5_control_list_length_1_1_reg46; /* OFFSET: 0xc538 */
    SWITCH_PC5CLL11R47_TYPE c5_control_list_length_1_1_reg47; /* OFFSET: 0xc53c */
    SWITCH_PC5CLL11R48_TYPE c5_control_list_length_1_1_reg48; /* OFFSET: 0xc540 */
    SWITCH_PC5CLL11R49_TYPE c5_control_list_length_1_1_reg49; /* OFFSET: 0xc544 */
    SWITCH_PC5CLL11R50_TYPE c5_control_list_length_1_1_reg50; /* OFFSET: 0xc548 */
    SWITCH_PC5CLL11R51_TYPE c5_control_list_length_1_1_reg51; /* OFFSET: 0xc54c */
    SWITCH_PC5CLL11R52_TYPE c5_control_list_length_1_1_reg52; /* OFFSET: 0xc550 */
    SWITCH_PC5CLL11R53_TYPE c5_control_list_length_1_1_reg53; /* OFFSET: 0xc554 */
    SWITCH_PC5CLL11R54_TYPE c5_control_list_length_1_1_reg54; /* OFFSET: 0xc558 */
    SWITCH_PC5CLL11R55_TYPE c5_control_list_length_1_1_reg55; /* OFFSET: 0xc55c */
    SWITCH_PC5CLL11R56_TYPE c5_control_list_length_1_1_reg56; /* OFFSET: 0xc560 */
    SWITCH_PC5CLL11R57_TYPE c5_control_list_length_1_1_reg57; /* OFFSET: 0xc564 */
    SWITCH_PC5CLL11R58_TYPE c5_control_list_length_1_1_reg58; /* OFFSET: 0xc568 */
    SWITCH_PC5CLL11R59_TYPE c5_control_list_length_1_1_reg59; /* OFFSET: 0xc56c */
    SWITCH_PC5CLL11R60_TYPE c5_control_list_length_1_1_reg60; /* OFFSET: 0xc570 */
    SWITCH_PC5CLL11R61_TYPE c5_control_list_length_1_1_reg61; /* OFFSET: 0xc574 */
    SWITCH_PC5CLL11R62_TYPE c5_control_list_length_1_1_reg62; /* OFFSET: 0xc578 */
    SWITCH_PC5CLL11R63_TYPE c5_control_list_length_1_1_reg63; /* OFFSET: 0xc57c */
    SWITCH_RESERVED_TYPE rsvd327[128]; /* OFFSET: 0xc580 */
    SWITCH_PC6C00R0_TYPE c6_config_0_0_reg0; /* OFFSET: 0xc600 */
    SWITCH_PC6C00R1_TYPE c6_config_0_0_reg1; /* OFFSET: 0xc604 */
    SWITCH_PC6C00R2_TYPE c6_config_0_0_reg2; /* OFFSET: 0xc608 */
    SWITCH_PC6C00R3_TYPE c6_config_0_0_reg3; /* OFFSET: 0xc60c */
    SWITCH_PC6C00R4_TYPE c6_config_0_0_reg4; /* OFFSET: 0xc610 */
    SWITCH_PC6C00R5_TYPE c6_config_0_0_reg5; /* OFFSET: 0xc614 */
    SWITCH_PC6C00R6_TYPE c6_config_0_0_reg6; /* OFFSET: 0xc618 */
    SWITCH_PC6C00R7_TYPE c6_config_0_0_reg7; /* OFFSET: 0xc61c */
    SWITCH_PC6C00R8_TYPE c6_config_0_0_reg8; /* OFFSET: 0xc620 */
    SWITCH_PC6C00R9_TYPE c6_config_0_0_reg9; /* OFFSET: 0xc624 */
    SWITCH_PC6C00R10_TYPE c6_config_0_0_reg10; /* OFFSET: 0xc628 */
    SWITCH_PC6C00R11_TYPE c6_config_0_0_reg11; /* OFFSET: 0xc62c */
    SWITCH_PC6C00R12_TYPE c6_config_0_0_reg12; /* OFFSET: 0xc630 */
    SWITCH_PC6C00R13_TYPE c6_config_0_0_reg13; /* OFFSET: 0xc634 */
    SWITCH_PC6C00R14_TYPE c6_config_0_0_reg14; /* OFFSET: 0xc638 */
    SWITCH_PC6C00R15_TYPE c6_config_0_0_reg15; /* OFFSET: 0xc63c */
    SWITCH_PC6C00R16_TYPE c6_config_0_0_reg16; /* OFFSET: 0xc640 */
    SWITCH_PC6C00R17_TYPE c6_config_0_0_reg17; /* OFFSET: 0xc644 */
    SWITCH_PC6C00R18_TYPE c6_config_0_0_reg18; /* OFFSET: 0xc648 */
    SWITCH_PC6C00R19_TYPE c6_config_0_0_reg19; /* OFFSET: 0xc64c */
    SWITCH_PC6C00R20_TYPE c6_config_0_0_reg20; /* OFFSET: 0xc650 */
    SWITCH_PC6C00R21_TYPE c6_config_0_0_reg21; /* OFFSET: 0xc654 */
    SWITCH_PC6C00R22_TYPE c6_config_0_0_reg22; /* OFFSET: 0xc658 */
    SWITCH_PC6C00R23_TYPE c6_config_0_0_reg23; /* OFFSET: 0xc65c */
    SWITCH_PC6C00R24_TYPE c6_config_0_0_reg24; /* OFFSET: 0xc660 */
    SWITCH_PC6C00R25_TYPE c6_config_0_0_reg25; /* OFFSET: 0xc664 */
    SWITCH_PC6C00R26_TYPE c6_config_0_0_reg26; /* OFFSET: 0xc668 */
    SWITCH_PC6C00R27_TYPE c6_config_0_0_reg27; /* OFFSET: 0xc66c */
    SWITCH_PC6C00R28_TYPE c6_config_0_0_reg28; /* OFFSET: 0xc670 */
    SWITCH_PC6C00R29_TYPE c6_config_0_0_reg29; /* OFFSET: 0xc674 */
    SWITCH_PC6C00R30_TYPE c6_config_0_0_reg30; /* OFFSET: 0xc678 */
    SWITCH_PC6C00R31_TYPE c6_config_0_0_reg31; /* OFFSET: 0xc67c */
    SWITCH_RESERVED_TYPE rsvd328[128]; /* OFFSET: 0xc680 */
    SWITCH_PC7C01R32_TYPE c7_config_0_1_reg32; /* OFFSET: 0xc700 */
    SWITCH_PC7C01R33_TYPE c7_config_0_1_reg33; /* OFFSET: 0xc704 */
    SWITCH_PC7C01R34_TYPE c7_config_0_1_reg34; /* OFFSET: 0xc708 */
    SWITCH_PC7C01R35_TYPE c7_config_0_1_reg35; /* OFFSET: 0xc70c */
    SWITCH_PC7C01R36_TYPE c7_config_0_1_reg36; /* OFFSET: 0xc710 */
    SWITCH_PC7C01R37_TYPE c7_config_0_1_reg37; /* OFFSET: 0xc714 */
    SWITCH_PC7C01R38_TYPE c7_config_0_1_reg38; /* OFFSET: 0xc718 */
    SWITCH_PC7C01R39_TYPE c7_config_0_1_reg39; /* OFFSET: 0xc71c */
    SWITCH_PC7C01R40_TYPE c7_config_0_1_reg40; /* OFFSET: 0xc720 */
    SWITCH_PC7C01R41_TYPE c7_config_0_1_reg41; /* OFFSET: 0xc724 */
    SWITCH_PC7C01R42_TYPE c7_config_0_1_reg42; /* OFFSET: 0xc728 */
    SWITCH_PC7C01R43_TYPE c7_config_0_1_reg43; /* OFFSET: 0xc72c */
    SWITCH_PC7C01R44_TYPE c7_config_0_1_reg44; /* OFFSET: 0xc730 */
    SWITCH_PC7C01R45_TYPE c7_config_0_1_reg45; /* OFFSET: 0xc734 */
    SWITCH_PC7C01R46_TYPE c7_config_0_1_reg46; /* OFFSET: 0xc738 */
    SWITCH_PC7C01R47_TYPE c7_config_0_1_reg47; /* OFFSET: 0xc73c */
    SWITCH_PC7C01R48_TYPE c7_config_0_1_reg48; /* OFFSET: 0xc740 */
    SWITCH_PC7C01R49_TYPE c7_config_0_1_reg49; /* OFFSET: 0xc744 */
    SWITCH_PC7C01R50_TYPE c7_config_0_1_reg50; /* OFFSET: 0xc748 */
    SWITCH_PC7C01R51_TYPE c7_config_0_1_reg51; /* OFFSET: 0xc74c */
    SWITCH_PC7C01R52_TYPE c7_config_0_1_reg52; /* OFFSET: 0xc750 */
    SWITCH_PC7C01R53_TYPE c7_config_0_1_reg53; /* OFFSET: 0xc754 */
    SWITCH_PC7C01R54_TYPE c7_config_0_1_reg54; /* OFFSET: 0xc758 */
    SWITCH_PC7C01R55_TYPE c7_config_0_1_reg55; /* OFFSET: 0xc75c */
    SWITCH_PC7C01R56_TYPE c7_config_0_1_reg56; /* OFFSET: 0xc760 */
    SWITCH_PC7C01R57_TYPE c7_config_0_1_reg57; /* OFFSET: 0xc764 */
    SWITCH_PC7C01R58_TYPE c7_config_0_1_reg58; /* OFFSET: 0xc768 */
    SWITCH_PC7C01R59_TYPE c7_config_0_1_reg59; /* OFFSET: 0xc76c */
    SWITCH_PC7C01R60_TYPE c7_config_0_1_reg60; /* OFFSET: 0xc770 */
    SWITCH_PC7C01R61_TYPE c7_config_0_1_reg61; /* OFFSET: 0xc774 */
    SWITCH_PC7C01R62_TYPE c7_config_0_1_reg62; /* OFFSET: 0xc778 */
    SWITCH_PC7C01R63_TYPE c7_config_0_1_reg63; /* OFFSET: 0xc77c */
    SWITCH_RESERVED_TYPE rsvd329[128]; /* OFFSET: 0xc780 */
    SWITCH_PC8ECS00R0_TYPE c8_error_count_status_0_0_reg0; /* OFFSET: 0xc800 */
    SWITCH_PC8ECS00R1_TYPE c8_error_count_status_0_0_reg1; /* OFFSET: 0xc804 */
    SWITCH_PC8ECS00R2_TYPE c8_error_count_status_0_0_reg2; /* OFFSET: 0xc808 */
    SWITCH_PC8ECS00R3_TYPE c8_error_count_status_0_0_reg3; /* OFFSET: 0xc80c */
    SWITCH_PC8ECS00R4_TYPE c8_error_count_status_0_0_reg4; /* OFFSET: 0xc810 */
    SWITCH_PC8ECS00R5_TYPE c8_error_count_status_0_0_reg5; /* OFFSET: 0xc814 */
    SWITCH_PC8ECS00R6_TYPE c8_error_count_status_0_0_reg6; /* OFFSET: 0xc818 */
    SWITCH_PC8ECS00R7_TYPE c8_error_count_status_0_0_reg7; /* OFFSET: 0xc81c */
    SWITCH_PC8ECS00R8_TYPE c8_error_count_status_0_0_reg8; /* OFFSET: 0xc820 */
    SWITCH_PC8ECS00R9_TYPE c8_error_count_status_0_0_reg9; /* OFFSET: 0xc824 */
    SWITCH_PC8ECS00R10_TYPE c8_error_count_status_0_0_reg10; /* OFFSET: 0xc828 */
    SWITCH_PC8ECS00R11_TYPE c8_error_count_status_0_0_reg11; /* OFFSET: 0xc82c */
    SWITCH_PC8ECS00R12_TYPE c8_error_count_status_0_0_reg12; /* OFFSET: 0xc830 */
    SWITCH_PC8ECS00R13_TYPE c8_error_count_status_0_0_reg13; /* OFFSET: 0xc834 */
    SWITCH_PC8ECS00R14_TYPE c8_error_count_status_0_0_reg14; /* OFFSET: 0xc838 */
    SWITCH_PC8ECS00R15_TYPE c8_error_count_status_0_0_reg15; /* OFFSET: 0xc83c */
    SWITCH_PC8ECS00R16_TYPE c8_error_count_status_0_0_reg16; /* OFFSET: 0xc840 */
    SWITCH_PC8ECS00R17_TYPE c8_error_count_status_0_0_reg17; /* OFFSET: 0xc844 */
    SWITCH_PC8ECS00R18_TYPE c8_error_count_status_0_0_reg18; /* OFFSET: 0xc848 */
    SWITCH_PC8ECS00R19_TYPE c8_error_count_status_0_0_reg19; /* OFFSET: 0xc84c */
    SWITCH_PC8ECS00R20_TYPE c8_error_count_status_0_0_reg20; /* OFFSET: 0xc850 */
    SWITCH_PC8ECS00R21_TYPE c8_error_count_status_0_0_reg21; /* OFFSET: 0xc854 */
    SWITCH_PC8ECS00R22_TYPE c8_error_count_status_0_0_reg22; /* OFFSET: 0xc858 */
    SWITCH_PC8ECS00R23_TYPE c8_error_count_status_0_0_reg23; /* OFFSET: 0xc85c */
    SWITCH_PC8ECS00R24_TYPE c8_error_count_status_0_0_reg24; /* OFFSET: 0xc860 */
    SWITCH_PC8ECS00R25_TYPE c8_error_count_status_0_0_reg25; /* OFFSET: 0xc864 */
    SWITCH_PC8ECS00R26_TYPE c8_error_count_status_0_0_reg26; /* OFFSET: 0xc868 */
    SWITCH_PC8ECS00R27_TYPE c8_error_count_status_0_0_reg27; /* OFFSET: 0xc86c */
    SWITCH_PC8ECS00R28_TYPE c8_error_count_status_0_0_reg28; /* OFFSET: 0xc870 */
    SWITCH_PC8ECS00R29_TYPE c8_error_count_status_0_0_reg29; /* OFFSET: 0xc874 */
    SWITCH_PC8ECS00R30_TYPE c8_error_count_status_0_0_reg30; /* OFFSET: 0xc878 */
    SWITCH_PC8ECS00R31_TYPE c8_error_count_status_0_0_reg31; /* OFFSET: 0xc87c */
    SWITCH_RESERVED_TYPE rsvd330[128]; /* OFFSET: 0xc880 */
    SWITCH_PC9ECS01R32_TYPE c9_error_count_status_0_1_reg32; /* OFFSET: 0xc900 */
    SWITCH_PC9ECS01R33_TYPE c9_error_count_status_0_1_reg33; /* OFFSET: 0xc904 */
    SWITCH_PC9ECS01R34_TYPE c9_error_count_status_0_1_reg34; /* OFFSET: 0xc908 */
    SWITCH_PC9ECS01R35_TYPE c9_error_count_status_0_1_reg35; /* OFFSET: 0xc90c */
    SWITCH_PC9ECS01R36_TYPE c9_error_count_status_0_1_reg36; /* OFFSET: 0xc910 */
    SWITCH_PC9ECS01R37_TYPE c9_error_count_status_0_1_reg37; /* OFFSET: 0xc914 */
    SWITCH_PC9ECS01R38_TYPE c9_error_count_status_0_1_reg38; /* OFFSET: 0xc918 */
    SWITCH_PC9ECS01R39_TYPE c9_error_count_status_0_1_reg39; /* OFFSET: 0xc91c */
    SWITCH_PC9ECS01R40_TYPE c9_error_count_status_0_1_reg40; /* OFFSET: 0xc920 */
    SWITCH_PC9ECS01R41_TYPE c9_error_count_status_0_1_reg41; /* OFFSET: 0xc924 */
    SWITCH_PC9ECS01R42_TYPE c9_error_count_status_0_1_reg42; /* OFFSET: 0xc928 */
    SWITCH_PC9ECS01R43_TYPE c9_error_count_status_0_1_reg43; /* OFFSET: 0xc92c */
    SWITCH_PC9ECS01R44_TYPE c9_error_count_status_0_1_reg44; /* OFFSET: 0xc930 */
    SWITCH_PC9ECS01R45_TYPE c9_error_count_status_0_1_reg45; /* OFFSET: 0xc934 */
    SWITCH_PC9ECS01R46_TYPE c9_error_count_status_0_1_reg46; /* OFFSET: 0xc938 */
    SWITCH_PC9ECS01R47_TYPE c9_error_count_status_0_1_reg47; /* OFFSET: 0xc93c */
    SWITCH_PC9ECS01R48_TYPE c9_error_count_status_0_1_reg48; /* OFFSET: 0xc940 */
    SWITCH_PC9ECS01R49_TYPE c9_error_count_status_0_1_reg49; /* OFFSET: 0xc944 */
    SWITCH_PC9ECS01R50_TYPE c9_error_count_status_0_1_reg50; /* OFFSET: 0xc948 */
    SWITCH_PC9ECS01R51_TYPE c9_error_count_status_0_1_reg51; /* OFFSET: 0xc94c */
    SWITCH_PC9ECS01R52_TYPE c9_error_count_status_0_1_reg52; /* OFFSET: 0xc950 */
    SWITCH_PC9ECS01R53_TYPE c9_error_count_status_0_1_reg53; /* OFFSET: 0xc954 */
    SWITCH_PC9ECS01R54_TYPE c9_error_count_status_0_1_reg54; /* OFFSET: 0xc958 */
    SWITCH_PC9ECS01R55_TYPE c9_error_count_status_0_1_reg55; /* OFFSET: 0xc95c */
    SWITCH_PC9ECS01R56_TYPE c9_error_count_status_0_1_reg56; /* OFFSET: 0xc960 */
    SWITCH_PC9ECS01R57_TYPE c9_error_count_status_0_1_reg57; /* OFFSET: 0xc964 */
    SWITCH_PC9ECS01R58_TYPE c9_error_count_status_0_1_reg58; /* OFFSET: 0xc968 */
    SWITCH_PC9ECS01R59_TYPE c9_error_count_status_0_1_reg59; /* OFFSET: 0xc96c */
    SWITCH_PC9ECS01R60_TYPE c9_error_count_status_0_1_reg60; /* OFFSET: 0xc970 */
    SWITCH_PC9ECS01R61_TYPE c9_error_count_status_0_1_reg61; /* OFFSET: 0xc974 */
    SWITCH_PC9ECS01R62_TYPE c9_error_count_status_0_1_reg62; /* OFFSET: 0xc978 */
    SWITCH_PC9ECS01R63_TYPE c9_error_count_status_0_1_reg63; /* OFFSET: 0xc97c */
    SWITCH_RESERVED_TYPE rsvd331[128]; /* OFFSET: 0xc980 */
    SWITCH_PCIS00R0_TYPE ca_interrupt_status_0_0_reg0; /* OFFSET: 0xca00 */
    SWITCH_PCIS00R1_TYPE ca_interrupt_status_0_0_reg1; /* OFFSET: 0xca04 */
    SWITCH_PCIS00R2_TYPE ca_interrupt_status_0_0_reg2; /* OFFSET: 0xca08 */
    SWITCH_PCIS00R3_TYPE ca_interrupt_status_0_0_reg3; /* OFFSET: 0xca0c */
    SWITCH_PCIS00R4_TYPE ca_interrupt_status_0_0_reg4; /* OFFSET: 0xca10 */
    SWITCH_PCIS00R5_TYPE ca_interrupt_status_0_0_reg5; /* OFFSET: 0xca14 */
    SWITCH_PCIS00R6_TYPE ca_interrupt_status_0_0_reg6; /* OFFSET: 0xca18 */
    SWITCH_PCIS00R7_TYPE ca_interrupt_status_0_0_reg7; /* OFFSET: 0xca1c */
    SWITCH_PCIS00R8_TYPE ca_interrupt_status_0_0_reg8; /* OFFSET: 0xca20 */
    SWITCH_PCIS00R9_TYPE ca_interrupt_status_0_0_reg9; /* OFFSET: 0xca24 */
    SWITCH_PCIS00R10_TYPE ca_interrupt_status_0_0_reg10; /* OFFSET: 0xca28 */
    SWITCH_PCIS00R11_TYPE ca_interrupt_status_0_0_reg11; /* OFFSET: 0xca2c */
    SWITCH_PCIS00R12_TYPE ca_interrupt_status_0_0_reg12; /* OFFSET: 0xca30 */
    SWITCH_PCIS00R13_TYPE ca_interrupt_status_0_0_reg13; /* OFFSET: 0xca34 */
    SWITCH_PCIS00R14_TYPE ca_interrupt_status_0_0_reg14; /* OFFSET: 0xca38 */
    SWITCH_PCIS00R15_TYPE ca_interrupt_status_0_0_reg15; /* OFFSET: 0xca3c */
    SWITCH_PCIS00R16_TYPE ca_interrupt_status_0_0_reg16; /* OFFSET: 0xca40 */
    SWITCH_PCIS00R17_TYPE ca_interrupt_status_0_0_reg17; /* OFFSET: 0xca44 */
    SWITCH_PCIS00R18_TYPE ca_interrupt_status_0_0_reg18; /* OFFSET: 0xca48 */
    SWITCH_PCIS00R19_TYPE ca_interrupt_status_0_0_reg19; /* OFFSET: 0xca4c */
    SWITCH_PCIS00R20_TYPE ca_interrupt_status_0_0_reg20; /* OFFSET: 0xca50 */
    SWITCH_PCIS00R21_TYPE ca_interrupt_status_0_0_reg21; /* OFFSET: 0xca54 */
    SWITCH_PCIS00R22_TYPE ca_interrupt_status_0_0_reg22; /* OFFSET: 0xca58 */
    SWITCH_PCIS00R23_TYPE ca_interrupt_status_0_0_reg23; /* OFFSET: 0xca5c */
    SWITCH_PCIS00R24_TYPE ca_interrupt_status_0_0_reg24; /* OFFSET: 0xca60 */
    SWITCH_PCIS00R25_TYPE ca_interrupt_status_0_0_reg25; /* OFFSET: 0xca64 */
    SWITCH_PCIS00R26_TYPE ca_interrupt_status_0_0_reg26; /* OFFSET: 0xca68 */
    SWITCH_PCIS00R27_TYPE ca_interrupt_status_0_0_reg27; /* OFFSET: 0xca6c */
    SWITCH_PCIS00R28_TYPE ca_interrupt_status_0_0_reg28; /* OFFSET: 0xca70 */
    SWITCH_PCIS00R29_TYPE ca_interrupt_status_0_0_reg29; /* OFFSET: 0xca74 */
    SWITCH_PCIS00R30_TYPE ca_interrupt_status_0_0_reg30; /* OFFSET: 0xca78 */
    SWITCH_PCIS00R31_TYPE ca_interrupt_status_0_0_reg31; /* OFFSET: 0xca7c */
    SWITCH_RESERVED_TYPE rsvd332[128]; /* OFFSET: 0xca80 */
    SWITCH_PCIS01R32_TYPE cb_interrupt_status_0_1_reg32; /* OFFSET: 0xcb00 */
    SWITCH_PCIS01R33_TYPE cb_interrupt_status_0_1_reg33; /* OFFSET: 0xcb04 */
    SWITCH_PCIS01R34_TYPE cb_interrupt_status_0_1_reg34; /* OFFSET: 0xcb08 */
    SWITCH_PCIS01R35_TYPE cb_interrupt_status_0_1_reg35; /* OFFSET: 0xcb0c */
    SWITCH_PCIS01R36_TYPE cb_interrupt_status_0_1_reg36; /* OFFSET: 0xcb10 */
    SWITCH_PCIS01R37_TYPE cb_interrupt_status_0_1_reg37; /* OFFSET: 0xcb14 */
    SWITCH_PCIS01R38_TYPE cb_interrupt_status_0_1_reg38; /* OFFSET: 0xcb18 */
    SWITCH_PCIS01R39_TYPE cb_interrupt_status_0_1_reg39; /* OFFSET: 0xcb1c */
    SWITCH_PCIS01R40_TYPE cb_interrupt_status_0_1_reg40; /* OFFSET: 0xcb20 */
    SWITCH_PCIS01R41_TYPE cb_interrupt_status_0_1_reg41; /* OFFSET: 0xcb24 */
    SWITCH_PCIS01R42_TYPE cb_interrupt_status_0_1_reg42; /* OFFSET: 0xcb28 */
    SWITCH_PCIS01R43_TYPE cb_interrupt_status_0_1_reg43; /* OFFSET: 0xcb2c */
    SWITCH_PCIS01R44_TYPE cb_interrupt_status_0_1_reg44; /* OFFSET: 0xcb30 */
    SWITCH_PCIS01R45_TYPE cb_interrupt_status_0_1_reg45; /* OFFSET: 0xcb34 */
    SWITCH_PCIS01R46_TYPE cb_interrupt_status_0_1_reg46; /* OFFSET: 0xcb38 */
    SWITCH_PCIS01R47_TYPE cb_interrupt_status_0_1_reg47; /* OFFSET: 0xcb3c */
    SWITCH_PCIS01R48_TYPE cb_interrupt_status_0_1_reg48; /* OFFSET: 0xcb40 */
    SWITCH_PCIS01R49_TYPE cb_interrupt_status_0_1_reg49; /* OFFSET: 0xcb44 */
    SWITCH_PCIS01R50_TYPE cb_interrupt_status_0_1_reg50; /* OFFSET: 0xcb48 */
    SWITCH_PCIS01R51_TYPE cb_interrupt_status_0_1_reg51; /* OFFSET: 0xcb4c */
    SWITCH_PCIS01R52_TYPE cb_interrupt_status_0_1_reg52; /* OFFSET: 0xcb50 */
    SWITCH_PCIS01R53_TYPE cb_interrupt_status_0_1_reg53; /* OFFSET: 0xcb54 */
    SWITCH_PCIS01R54_TYPE cb_interrupt_status_0_1_reg54; /* OFFSET: 0xcb58 */
    SWITCH_PCIS01R55_TYPE cb_interrupt_status_0_1_reg55; /* OFFSET: 0xcb5c */
    SWITCH_PCIS01R56_TYPE cb_interrupt_status_0_1_reg56; /* OFFSET: 0xcb60 */
    SWITCH_PCIS01R57_TYPE cb_interrupt_status_0_1_reg57; /* OFFSET: 0xcb64 */
    SWITCH_PCIS01R58_TYPE cb_interrupt_status_0_1_reg58; /* OFFSET: 0xcb68 */
    SWITCH_PCIS01R59_TYPE cb_interrupt_status_0_1_reg59; /* OFFSET: 0xcb6c */
    SWITCH_PCIS01R60_TYPE cb_interrupt_status_0_1_reg60; /* OFFSET: 0xcb70 */
    SWITCH_PCIS01R61_TYPE cb_interrupt_status_0_1_reg61; /* OFFSET: 0xcb74 */
    SWITCH_PCIS01R62_TYPE cb_interrupt_status_0_1_reg62; /* OFFSET: 0xcb78 */
    SWITCH_PCIS01R63_TYPE cb_interrupt_status_0_1_reg63; /* OFFSET: 0xcb7c */
    SWITCH_RESERVED_TYPE rsvd333[128]; /* OFFSET: 0xcb80 */
    SWITCH_PCIC00R0_TYPE cc_interrupt_clear_0_0_reg0; /* OFFSET: 0xcc00 */
    SWITCH_PCIC00R1_TYPE cc_interrupt_clear_0_0_reg1; /* OFFSET: 0xcc04 */
    SWITCH_PCIC00R2_TYPE cc_interrupt_clear_0_0_reg2; /* OFFSET: 0xcc08 */
    SWITCH_PCIC00R3_TYPE cc_interrupt_clear_0_0_reg3; /* OFFSET: 0xcc0c */
    SWITCH_PCIC00R4_TYPE cc_interrupt_clear_0_0_reg4; /* OFFSET: 0xcc10 */
    SWITCH_PCIC00R5_TYPE cc_interrupt_clear_0_0_reg5; /* OFFSET: 0xcc14 */
    SWITCH_PCIC00R6_TYPE cc_interrupt_clear_0_0_reg6; /* OFFSET: 0xcc18 */
    SWITCH_PCIC00R7_TYPE cc_interrupt_clear_0_0_reg7; /* OFFSET: 0xcc1c */
    SWITCH_PCIC00R8_TYPE cc_interrupt_clear_0_0_reg8; /* OFFSET: 0xcc20 */
    SWITCH_PCIC00R9_TYPE cc_interrupt_clear_0_0_reg9; /* OFFSET: 0xcc24 */
    SWITCH_PCIC00R10_TYPE cc_interrupt_clear_0_0_reg10; /* OFFSET: 0xcc28 */
    SWITCH_PCIC00R11_TYPE cc_interrupt_clear_0_0_reg11; /* OFFSET: 0xcc2c */
    SWITCH_PCIC00R12_TYPE cc_interrupt_clear_0_0_reg12; /* OFFSET: 0xcc30 */
    SWITCH_PCIC00R13_TYPE cc_interrupt_clear_0_0_reg13; /* OFFSET: 0xcc34 */
    SWITCH_PCIC00R14_TYPE cc_interrupt_clear_0_0_reg14; /* OFFSET: 0xcc38 */
    SWITCH_PCIC00R15_TYPE cc_interrupt_clear_0_0_reg15; /* OFFSET: 0xcc3c */
    SWITCH_PCIC00R16_TYPE cc_interrupt_clear_0_0_reg16; /* OFFSET: 0xcc40 */
    SWITCH_PCIC00R17_TYPE cc_interrupt_clear_0_0_reg17; /* OFFSET: 0xcc44 */
    SWITCH_PCIC00R18_TYPE cc_interrupt_clear_0_0_reg18; /* OFFSET: 0xcc48 */
    SWITCH_PCIC00R19_TYPE cc_interrupt_clear_0_0_reg19; /* OFFSET: 0xcc4c */
    SWITCH_PCIC00R20_TYPE cc_interrupt_clear_0_0_reg20; /* OFFSET: 0xcc50 */
    SWITCH_PCIC00R21_TYPE cc_interrupt_clear_0_0_reg21; /* OFFSET: 0xcc54 */
    SWITCH_PCIC00R22_TYPE cc_interrupt_clear_0_0_reg22; /* OFFSET: 0xcc58 */
    SWITCH_PCIC00R23_TYPE cc_interrupt_clear_0_0_reg23; /* OFFSET: 0xcc5c */
    SWITCH_PCIC00R24_TYPE cc_interrupt_clear_0_0_reg24; /* OFFSET: 0xcc60 */
    SWITCH_PCIC00R25_TYPE cc_interrupt_clear_0_0_reg25; /* OFFSET: 0xcc64 */
    SWITCH_PCIC00R26_TYPE cc_interrupt_clear_0_0_reg26; /* OFFSET: 0xcc68 */
    SWITCH_PCIC00R27_TYPE cc_interrupt_clear_0_0_reg27; /* OFFSET: 0xcc6c */
    SWITCH_PCIC00R28_TYPE cc_interrupt_clear_0_0_reg28; /* OFFSET: 0xcc70 */
    SWITCH_PCIC00R29_TYPE cc_interrupt_clear_0_0_reg29; /* OFFSET: 0xcc74 */
    SWITCH_PCIC00R30_TYPE cc_interrupt_clear_0_0_reg30; /* OFFSET: 0xcc78 */
    SWITCH_PCIC00R31_TYPE cc_interrupt_clear_0_0_reg31; /* OFFSET: 0xcc7c */
    SWITCH_RESERVED_TYPE rsvd334[128]; /* OFFSET: 0xcc80 */
    SWITCH_PCIC01R32_TYPE cd_interrupt_clear_0_1_reg32; /* OFFSET: 0xcd00 */
    SWITCH_PCIC01R33_TYPE cd_interrupt_clear_0_1_reg33; /* OFFSET: 0xcd04 */
    SWITCH_PCIC01R34_TYPE cd_interrupt_clear_0_1_reg34; /* OFFSET: 0xcd08 */
    SWITCH_PCIC01R35_TYPE cd_interrupt_clear_0_1_reg35; /* OFFSET: 0xcd0c */
    SWITCH_PCIC01R36_TYPE cd_interrupt_clear_0_1_reg36; /* OFFSET: 0xcd10 */
    SWITCH_PCIC01R37_TYPE cd_interrupt_clear_0_1_reg37; /* OFFSET: 0xcd14 */
    SWITCH_PCIC01R38_TYPE cd_interrupt_clear_0_1_reg38; /* OFFSET: 0xcd18 */
    SWITCH_PCIC01R39_TYPE cd_interrupt_clear_0_1_reg39; /* OFFSET: 0xcd1c */
    SWITCH_PCIC01R40_TYPE cd_interrupt_clear_0_1_reg40; /* OFFSET: 0xcd20 */
    SWITCH_PCIC01R41_TYPE cd_interrupt_clear_0_1_reg41; /* OFFSET: 0xcd24 */
    SWITCH_PCIC01R42_TYPE cd_interrupt_clear_0_1_reg42; /* OFFSET: 0xcd28 */
    SWITCH_PCIC01R43_TYPE cd_interrupt_clear_0_1_reg43; /* OFFSET: 0xcd2c */
    SWITCH_PCIC01R44_TYPE cd_interrupt_clear_0_1_reg44; /* OFFSET: 0xcd30 */
    SWITCH_PCIC01R45_TYPE cd_interrupt_clear_0_1_reg45; /* OFFSET: 0xcd34 */
    SWITCH_PCIC01R46_TYPE cd_interrupt_clear_0_1_reg46; /* OFFSET: 0xcd38 */
    SWITCH_PCIC01R47_TYPE cd_interrupt_clear_0_1_reg47; /* OFFSET: 0xcd3c */
    SWITCH_PCIC01R48_TYPE cd_interrupt_clear_0_1_reg48; /* OFFSET: 0xcd40 */
    SWITCH_PCIC01R49_TYPE cd_interrupt_clear_0_1_reg49; /* OFFSET: 0xcd44 */
    SWITCH_PCIC01R50_TYPE cd_interrupt_clear_0_1_reg50; /* OFFSET: 0xcd48 */
    SWITCH_PCIC01R51_TYPE cd_interrupt_clear_0_1_reg51; /* OFFSET: 0xcd4c */
    SWITCH_PCIC01R52_TYPE cd_interrupt_clear_0_1_reg52; /* OFFSET: 0xcd50 */
    SWITCH_PCIC01R53_TYPE cd_interrupt_clear_0_1_reg53; /* OFFSET: 0xcd54 */
    SWITCH_PCIC01R54_TYPE cd_interrupt_clear_0_1_reg54; /* OFFSET: 0xcd58 */
    SWITCH_PCIC01R55_TYPE cd_interrupt_clear_0_1_reg55; /* OFFSET: 0xcd5c */
    SWITCH_PCIC01R56_TYPE cd_interrupt_clear_0_1_reg56; /* OFFSET: 0xcd60 */
    SWITCH_PCIC01R57_TYPE cd_interrupt_clear_0_1_reg57; /* OFFSET: 0xcd64 */
    SWITCH_PCIC01R58_TYPE cd_interrupt_clear_0_1_reg58; /* OFFSET: 0xcd68 */
    SWITCH_PCIC01R59_TYPE cd_interrupt_clear_0_1_reg59; /* OFFSET: 0xcd6c */
    SWITCH_PCIC01R60_TYPE cd_interrupt_clear_0_1_reg60; /* OFFSET: 0xcd70 */
    SWITCH_PCIC01R61_TYPE cd_interrupt_clear_0_1_reg61; /* OFFSET: 0xcd74 */
    SWITCH_PCIC01R62_TYPE cd_interrupt_clear_0_1_reg62; /* OFFSET: 0xcd78 */
    SWITCH_PCIC01R63_TYPE cd_interrupt_clear_0_1_reg63; /* OFFSET: 0xcd7c */
    SWITCH_RESERVED_TYPE rsvd335[128]; /* OFFSET: 0xcd80 */
    SWITCH_PCGC0R_TYPE ce_global_config_0_reg; /* OFFSET: 0xce00 */
    SWITCH_PCTO0R_TYPE ce_tuning_offset_0_reg; /* OFFSET: 0xce04 */
    SWITCH_PCTO1R_TYPE ce_tuning_offset_1_reg; /* OFFSET: 0xce08 */
    SWITCH_PCOCLC0R_TYPE ce_opr_control_list_control_0_reg; /* OFFSET: 0xce0c */
    SWITCH_PCOCLWR_TYPE ce_opr_control_list_wdata_reg; /* OFFSET: 0xce10 */
    SWITCH_RESERVED_TYPE rsvd336[4]; /* OFFSET: 0xce14 */
    SWITCH_PCOCLRR_TYPE ce_opr_control_list_rdata_reg; /* OFFSET: 0xce18 */
    SWITCH_RESERVED_TYPE rsvd337[4]; /* OFFSET: 0xce1c */
    SWITCH_PCIOM1R_TYPE ce_interval_octets_max_1_reg; /* OFFSET: 0xce20 */
    SWITCH_PCIOM2R_TYPE ce_interval_octets_max_2_reg; /* OFFSET: 0xce24 */
    SWITCH_PCIOM3R_TYPE ce_interval_octets_max_3_reg; /* OFFSET: 0xce28 */
    SWITCH_PCIOM4R_TYPE ce_interval_octets_max_4_reg; /* OFFSET: 0xce2c */
    SWITCH_PCIOM5R_TYPE ce_interval_octets_max_5_reg; /* OFFSET: 0xce30 */
    SWITCH_PCIOM6R_TYPE ce_interval_octets_max_6_reg; /* OFFSET: 0xce34 */
    SWITCH_PCI2MR_TYPE ce_ipv2tc_map_reg; /* OFFSET: 0xce38 */
    SWITCH_PCTSS_TYPE ce_tod_sec_status; /* OFFSET: 0xce3c */
    SWITCH_PCTFS_TYPE ce_tod_frac_status; /* OFFSET: 0xce40 */
    SWITCH_PCGIC_TYPE ce_global_interrupt_control; /* OFFSET: 0xce44 */
    SWITCH_RESERVED_TYPE rsvd338[4]; /* OFFSET: 0xce48 */
    SWITCH_PCGIS_TYPE ce_global_interrupt_status; /* OFFSET: 0xce4c */
    SWITCH_PCGIGS0_TYPE ce_global_interrupt_gate_src_0; /* OFFSET: 0xce50 */
    SWITCH_PCGIGS1_TYPE ce_global_interrupt_gate_src_1; /* OFFSET: 0xce54 */
    SWITCH_PCGIGS2_TYPE ce_global_interrupt_gate_src_2; /* OFFSET: 0xce58 */
    SWITCH_PCGIGS3_TYPE ce_global_interrupt_gate_src_3; /* OFFSET: 0xce5c */
    SWITCH_PCPFIAR_TYPE ce_psfp_fail_intr_acc_reg; /* OFFSET: 0xce60 */
    SWITCH_PCPMFISR_TYPE ce_psfp_maxsdu_fail_intr_sts_reg; /* OFFSET: 0xce64 */
    SWITCH_PCPMFIER_TYPE ce_psfp_maxsdu_fail_intr_en_reg; /* OFFSET: 0xce68 */
    SWITCH_PCPFFISR_TYPE ce_psfp_flowmeter_fail_intr_sts_reg; /* OFFSET: 0xce6c */
    SWITCH_PCPFFIER_TYPE ce_psfp_flowmeter_fail_intr_en_reg; /* OFFSET: 0xce70 */
    SWITCH_PCPGFISR_TYPE ce_psfp_gaetclose_fail_intr_sts_reg; /* OFFSET: 0xce74 */
    SWITCH_PCPGFIER_TYPE ce_psfp_gateclose_fail_intr_en_reg; /* OFFSET: 0xce78 */
    SWITCH_PCPDCR_TYPE ce_psfp_debug_ctrl_reg; /* OFFSET: 0xce7c */
    SWITCH_PCPTSCR_TYPE ce_psfp_tod_sync_ctrl_reg; /* OFFSET: 0xce80 */
    SWITCH_PCCASR_TYPE ce_cfp_arb_settings_reg; /* OFFSET: 0xce84 */
    SWITCH_PCCAPCCR_TYPE ce_cfp_arb_perf_cnt_ctrl_reg; /* OFFSET: 0xce88 */
    SWITCH_PCCAPCP012_TYPE ce_cfp_arb_perf_cnt_p012; /* OFFSET: 0xce8c */
    SWITCH_PCCAPCP345_TYPE ce_cfp_arb_perf_cnt_p345; /* OFFSET: 0xce90 */
    SWITCH_PCCAPCP678_TYPE ce_cfp_arb_perf_cnt_p678; /* OFFSET: 0xce94 */
    SWITCH_RESERVED_TYPE rsvd339[4456]; /* OFFSET: 0xce98 */
    SWITCH_PE0OCR_TYPE e0_otp_ctl_reg; /* OFFSET: 0xe000 */
    SWITCH_PAGE_E0_OTP_ADDR_REG_TYPE e0_otp_addr_reg; /* OFFSET: 0xe004 */
    SWITCH_PE0OSR_TYPE e0_otp_sts_reg; /* OFFSET: 0xe006 */
    SWITCH_PE0OWD_TYPE e0_otp_wr_data; /* OFFSET: 0xe008 */
    SWITCH_PE0ORD_TYPE e0_otp_rd_data; /* OFFSET: 0xe00c */
    SWITCH_RESERVED_TYPE rsvd340[48]; /* OFFSET: 0xe010 */
    SWITCH_PE0OCRS0_TYPE e0_otp_ctl_reg_spare0; /* OFFSET: 0xe040 */
    SWITCH_PE0OCRS1_TYPE e0_otp_ctl_reg_spare1; /* OFFSET: 0xe044 */
    SWITCH_PE0OCM_TYPE e0_otp_cpu_mode; /* OFFSET: 0xe048 */
    SWITCH_RESERVED_TYPE rsvd341[180]; /* OFFSET: 0xe04c */
    SWITCH_PE1PNI_TYPE e1_pll_ndiv_int; /* OFFSET: 0xe100 */
    SWITCH_PE1PNF_TYPE e1_pll_ndiv_frac; /* OFFSET: 0xe102 */
    SWITCH_PE1PSC_TYPE e1_pll_sdmod_ctrl; /* OFFSET: 0xe106 */
    SWITCH_PE1PMC0_TYPE e1_pll_mod_ctrl_0; /* OFFSET: 0xe108 */
    SWITCH_PE1PMC1_TYPE e1_pll_mod_ctrl_1; /* OFFSET: 0xe10c */
    SWITCH_PE1PMC2_TYPE e1_pll_mod_ctrl_2; /* OFFSET: 0xe110 */
    SWITCH_PE1PMC_TYPE e1_pll_misc_ctrl; /* OFFSET: 0xe114 */
    SWITCH_PE1PDM_TYPE e1_pll_delock_mib; /* OFFSET: 0xe116 */
    SWITCH_RESERVED_TYPE rsvd342[6]; /* OFFSET: 0xe11a */
    SWITCH_PAGE_E1_PLL_CTRL_TYPE e1_pll_ctrl; /* OFFSET: 0xe120 */
    SWITCH_RESERVED_TYPE rsvd343; /* OFFSET: 0xe121 */
    SWITCH_PAGE_E1_PLL_STS_TYPE e1_pll_sts; /* OFFSET: 0xe122 */
    SWITCH_RESERVED_TYPE rsvd344[7]; /* OFFSET: 0xe123 */
    SWITCH_PE1PFS_TYPE e1_pll_freq_sel; /* OFFSET: 0xe12a */
    SWITCH_RESERVED_TYPE rsvd345[2]; /* OFFSET: 0xe12e */
    SWITCH_PE1PTCI_TYPE e1_pll_test_ctrl_i; /* OFFSET: 0xe130 */
    SWITCH_RESERVED_TYPE rsvd346; /* OFFSET: 0xe131 */
    SWITCH_PE1PTCI1_TYPE e1_pll_test_ctrl_ii; /* OFFSET: 0xe132 */
    SWITCH_RESERVED_TYPE rsvd347[6]; /* OFFSET: 0xe13a */
    SWITCH_PE1GMD_TYPE e1_green_mode_data; /* OFFSET: 0xe140 */
    SWITCH_PE1GMS_TYPE e1_green_mode_select; /* OFFSET: 0xe148 */
    SWITCH_RESERVED_TYPE rsvd348[55]; /* OFFSET: 0xe149 */
    SWITCH_PE1TLPC_TYPE e1_top_low_power_ctrl; /* OFFSET: 0xe180 */
    SWITCH_PE1TIC_TYPE e1_top_iddq_ctl; /* OFFSET: 0xe182 */
    SWITCH_RESERVED_TYPE rsvd349[12]; /* OFFSET: 0xe184 */
    SWITCH_PE1IPB_TYPE e1_ip_pll_bypass; /* OFFSET: 0xe190 */
    SWITCH_RESERVED_TYPE rsvd350[78]; /* OFFSET: 0xe192 */
    SWITCH_PE1TMCS0_TYPE e1_top_module_ctl_spare0; /* OFFSET: 0xe1e0 */
    SWITCH_PE1TMCS1_TYPE e1_top_module_ctl_spare1; /* OFFSET: 0xe1e4 */
    SWITCH_RESERVED_TYPE rsvd351[24]; /* OFFSET: 0xe1e8 */
    SWITCH_PAGE_E2_EGPHY_CTRL_TYPE e2_egphy_ctrl; /* OFFSET: 0xe200 */
    SWITCH_PE2EP_TYPE e2_egphy_pwrmgnt; /* OFFSET: 0xe202 */
    SWITCH_PE2EPD_TYPE e2_egphy_pwr_down; /* OFFSET: 0xe204 */
    SWITCH_RESERVED_TYPE rsvd352[2]; /* OFFSET: 0xe208 */
    SWITCH_PE2ES_TYPE e2_egphy_strap; /* OFFSET: 0xe20a */
    SWITCH_RESERVED_TYPE rsvd353; /* OFFSET: 0xe20b */
    SWITCH_PE2ES1_TYPE e2_egphy_sts; /* OFFSET: 0xe20c */
    SWITCH_PE2EIS_TYPE e2_egphy_int_sts; /* OFFSET: 0xe20e */
    SWITCH_PE2EMS_TYPE e2_egphy_mode_sts; /* OFFSET: 0xe210 */
    SWITCH_PE2ELS_TYPE e2_egphy_lpi_sts; /* OFFSET: 0xe212 */
    SWITCH_PE2EEDS_TYPE e2_egphy_eng_det_sts; /* OFFSET: 0xe214 */
    SWITCH_RESERVED_TYPE rsvd354; /* OFFSET: 0xe215 */
    SWITCH_PE2EEDSC_TYPE e2_egphy_eng_det_sts_chg; /* OFFSET: 0xe216 */
    SWITCH_RESERVED_TYPE rsvd355; /* OFFSET: 0xe217 */
    SWITCH_PE2ERS_TYPE e2_egphy_reset_status; /* OFFSET: 0xe218 */
    SWITCH_RESERVED_TYPE rsvd356[198]; /* OFFSET: 0xe21a */
    SWITCH_PE2ECS0_TYPE e2_egphy_ctl_spare0; /* OFFSET: 0xe2e0 */
    SWITCH_PE2ECS1_TYPE e2_egphy_ctl_spare1; /* OFFSET: 0xe2e4 */
    SWITCH_RESERVED_TYPE rsvd357[24]; /* OFFSET: 0xe2e8 */
    SWITCH_PAGE_E3_BRPHY_CTRL_TYPE e3_brphy_ctrl; /* OFFSET: 0xe300 */
    SWITCH_PE3BP_TYPE e3_brphy_pwrmgnt; /* OFFSET: 0xe302 */
    SWITCH_PE3BPD_TYPE e3_brphy_pwr_down; /* OFFSET: 0xe304 */
    SWITCH_PE3BPC_TYPE e3_brphy_pll_ctrl; /* OFFSET: 0xe308 */
    SWITCH_RESERVED_TYPE rsvd358[2]; /* OFFSET: 0xe30a */
    SWITCH_PE3BS_TYPE e3_brphy_sts; /* OFFSET: 0xe30c */
    SWITCH_PE3BIS_TYPE e3_brphy_int_sts; /* OFFSET: 0xe30e */
    SWITCH_RESERVED_TYPE rsvd359[4]; /* OFFSET: 0xe310 */
    SWITCH_PE3BEDS_TYPE e3_brphy_eng_det_sts; /* OFFSET: 0xe314 */
    SWITCH_RESERVED_TYPE rsvd360; /* OFFSET: 0xe315 */
    SWITCH_PE3BEDSC_TYPE e3_brphy_eng_det_sts_chg; /* OFFSET: 0xe316 */
    SWITCH_RESERVED_TYPE rsvd361; /* OFFSET: 0xe317 */
    SWITCH_PE3BRS_TYPE e3_brphy_reset_status; /* OFFSET: 0xe318 */
    SWITCH_RESERVED_TYPE rsvd362[198]; /* OFFSET: 0xe31a */
    SWITCH_PE3BCS0_TYPE e3_brphy_ctl_spare0; /* OFFSET: 0xe3e0 */
    SWITCH_PE3BCS1_TYPE e3_brphy_ctl_spare1; /* OFFSET: 0xe3e4 */
    SWITCH_RESERVED_TYPE rsvd363[24]; /* OFFSET: 0xe3e8 */
    SWITCH_PE4SOG0_TYPE e4_sts_override_gmiip0; /* OFFSET: 0xe400 */
    SWITCH_PE4SOG1_TYPE e4_sts_override_gmiip1; /* OFFSET: 0xe402 */
    SWITCH_PE4SOG2_TYPE e4_sts_override_gmiip2; /* OFFSET: 0xe404 */
    SWITCH_PE4SOG3_TYPE e4_sts_override_gmiip3; /* OFFSET: 0xe406 */
    SWITCH_PE4SOG4_TYPE e4_sts_override_gmiip4; /* OFFSET: 0xe408 */
    SWITCH_PE4SOP5_TYPE e4_sts_override_p5; /* OFFSET: 0xe40a */
    SWITCH_PE4SOP6_TYPE e4_sts_override_p6; /* OFFSET: 0xe40c */
    SWITCH_PE4SOP7_TYPE e4_sts_override_p7; /* OFFSET: 0xe40e */
    SWITCH_PE4SOI_TYPE e4_sts_override_imp; /* OFFSET: 0xe410 */
    SWITCH_RESERVED_TYPE rsvd364[6]; /* OFFSET: 0xe412 */
    SWITCH_PAGE_E4_PAUSE_CAP_TYPE e4_pause_cap; /* OFFSET: 0xe418 */
    SWITCH_RESERVED_TYPE rsvd365[12]; /* OFFSET: 0xe41c */
    SWITCH_PE4P4RCG_TYPE e4_port4_rgmii_ctl_gp; /* OFFSET: 0xe428 */
    SWITCH_RESERVED_TYPE rsvd366; /* OFFSET: 0xe429 */
    SWITCH_PE4P5RCG_TYPE e4_port5_rgmii_ctl_gp; /* OFFSET: 0xe42a */
    SWITCH_RESERVED_TYPE rsvd367; /* OFFSET: 0xe42b */
    SWITCH_PE4P6RCG_TYPE e4_port6_rgmii_ctl_gp; /* OFFSET: 0xe42c */
    SWITCH_RESERVED_TYPE rsvd368[3]; /* OFFSET: 0xe42d */
    SWITCH_PE4IRCG_TYPE e4_imp_rgmii_ctl_gp; /* OFFSET: 0xe430 */
    SWITCH_RESERVED_TYPE rsvd369[23]; /* OFFSET: 0xe431 */
    SWITCH_PE4P4RTDG_TYPE e4_p4_rgmii_time_dly_gp; /* OFFSET: 0xe448 */
    SWITCH_RESERVED_TYPE rsvd370; /* OFFSET: 0xe449 */
    SWITCH_PE4P5RTDG_TYPE e4_p5_rgmii_time_dly_gp; /* OFFSET: 0xe44a */
    SWITCH_RESERVED_TYPE rsvd371; /* OFFSET: 0xe44b */
    SWITCH_PE4P6RTDG_TYPE e4_p6_rgmii_time_dly_gp; /* OFFSET: 0xe44c */
    SWITCH_RESERVED_TYPE rsvd372[3]; /* OFFSET: 0xe44d */
    SWITCH_PE4IRTDG_TYPE e4_imp_rgmii_time_dly_gp; /* OFFSET: 0xe450 */
    SWITCH_RESERVED_TYPE rsvd373[15]; /* OFFSET: 0xe451 */
    SWITCH_PE4RPD_TYPE e4_rm_pins_debug; /* OFFSET: 0xe460 */
    SWITCH_RESERVED_TYPE rsvd374; /* OFFSET: 0xe461 */
    SWITCH_PE4MIC_TYPE e4_mii_iddq_ctrl; /* OFFSET: 0xe462 */
    SWITCH_PE4MLPC_TYPE e4_mii_low_power_ctrl; /* OFFSET: 0xe464 */
    SWITCH_PAGE_E4_LED_OPTIONS_TYPE e4_led_options; /* OFFSET: 0xe466 */
    SWITCH_RESERVED_TYPE rsvd375[121]; /* OFFSET: 0xe467 */
    SWITCH_PE4PIS0_TYPE e4_port_info_spare0; /* OFFSET: 0xe4e0 */
    SWITCH_PE4PIS1_TYPE e4_port_info_spare1; /* OFFSET: 0xe4e4 */
    SWITCH_RESERVED_TYPE rsvd376[24]; /* OFFSET: 0xe4e8 */
    SWITCH_PAGE_E5_IO_SR_CTL_TYPE e5_io_sr_ctl; /* OFFSET: 0xe500 */
    SWITCH_PAGE_E5_IO_DS_SEL0_TYPE e5_io_ds_sel0; /* OFFSET: 0xe504 */
    SWITCH_RESERVED_TYPE rsvd377[4]; /* OFFSET: 0xe508 */
    SWITCH_PAGE_E5_IO_DS_SEL2_TYPE e5_io_ds_sel2; /* OFFSET: 0xe50c */
    SWITCH_PE5GISC_TYPE e5_gmii_io_sr_ctl; /* OFFSET: 0xe510 */
    SWITCH_PE5GIDS0_TYPE e5_gmii_io_ds_sel0; /* OFFSET: 0xe514 */
    SWITCH_PE5GIDS1_TYPE e5_gmii_io_ds_sel1; /* OFFSET: 0xe518 */
    SWITCH_PE5GVS_TYPE e5_gmii_vol_sel; /* OFFSET: 0xe51c */
    SWITCH_PE5IPD_TYPE e5_imp_pins_debug; /* OFFSET: 0xe51e */
    SWITCH_RESERVED_TYPE rsvd378[3]; /* OFFSET: 0xe51f */
    SWITCH_PE5BPS_TYPE e5_bonding_pad_status; /* OFFSET: 0xe522 */
    SWITCH_RESERVED_TYPE rsvd379; /* OFFSET: 0xe523 */
    SWITCH_PE5SPS_TYPE e5_strap_pin_status; /* OFFSET: 0xe524 */
    SWITCH_PE5DICV_TYPE e5_direct_input_ctrl_value; /* OFFSET: 0xe528 */
    SWITCH_RESERVED_TYPE rsvd380[4]; /* OFFSET: 0xe52c */
    SWITCH_PE5ECS_TYPE e5_emb_cpu_status; /* OFFSET: 0xe530 */
    SWITCH_RESERVED_TYPE rsvd381[174]; /* OFFSET: 0xe532 */
    SWITCH_PE5CCS0_TYPE e5_chip_ctl_spare0; /* OFFSET: 0xe5e0 */
    SWITCH_PE5CCS1_TYPE e5_chip_ctl_spare1; /* OFFSET: 0xe5e4 */
    SWITCH_RESERVED_TYPE rsvd382[6664]; /* OFFSET: 0xe5e8 */
    SWITCH_PAGE_FF_SPIDIO0_TYPE ff_spidio0; /* OFFSET: 0xfff0 */
    SWITCH_PAGE_FF_SPIDIO1_TYPE ff_spidio1; /* OFFSET: 0xfff1 */
    SWITCH_PAGE_FF_SPIDIO2_TYPE ff_spidio2; /* OFFSET: 0xfff2 */
    SWITCH_PAGE_FF_SPIDIO3_TYPE ff_spidio3; /* OFFSET: 0xfff3 */
    SWITCH_PAGE_FF_SPIDIO4_TYPE ff_spidio4; /* OFFSET: 0xfff4 */
    SWITCH_PAGE_FF_SPIDIO5_TYPE ff_spidio5; /* OFFSET: 0xfff5 */
    SWITCH_PAGE_FF_SPIDIO6_TYPE ff_spidio6; /* OFFSET: 0xfff6 */
    SWITCH_PAGE_FF_SPIDIO7_TYPE ff_spidio7; /* OFFSET: 0xfff7 */
    SWITCH_RESERVED_TYPE rsvd383; /* OFFSET: 0xfff8 */
    SWITCH_PAGE_FF_CLKSET_TYPE ff_clkset; /* OFFSET: 0xfff9 */
    SWITCH_PAGE_FF_SPICTL_TYPE ff_spictl; /* OFFSET: 0xfffd */
    SWITCH_PAGE_FF_SPISTS_TYPE ff_spists; /* OFFSET: 0xfffe */
    SWITCH_PAGE_FF_PAGEREG_TYPE ff_pagereg; /* OFFSET: 0xffff */
} SWITCH_RDBType;


#define SWITCH_BASE                     (0x4B000000UL)

#define SWITCH_PAGE_00_G_PCTL_RDBTYPE_OFFSET  (0x4b000000UL)

#define SWITCH_PN_QUEUE1_MAX_REFRESH_PORT0_RDBTYPE_OFFSET  (0x4b004800UL)

#define SWITCH_MIRREGS_UNIONTYPE_OFFSET  (0x4b000216UL)

#define SWITCH_BIST_STSREGS_UNIONTYPE_OFFSET  (0x4b000146UL)

#define SWITCH_ARLA_REGS_UNIONTYPE_OFFSET  (0x4b000502UL)



#define SWITCH_MAX_HW_ID                (1UL)


#define SWITCH_LIGHTSTACK_UPLINK_PORT_CNT  (2UL)


#define SWITCH_LIGHTSTACK_SLAVES_PORT_TO_MASTER  (8UL)


#define SWITCH_LIGHTSTACK_HOST_PORT     (8UL)


#define SWITCH_ARL_TBL_BIN_SIZE         (4UL)


#define SWITCH_ARL_TBL_MAX_ENTRIES      (4096)


#define SWITCH_COS_QUEUE_0              (0UL)


#define SWITCH_COS_QUEUE_1              (1UL)


#define SWITCH_COS_QUEUE_2              (2UL)


#define SWITCH_COS_QUEUE_3              (3UL)


#define SWITCH_COS_QUEUE_4              (4UL)


#define SWITCH_COS_QUEUE_5              (5UL)


#define SWITCH_COS_QUEUE_6              (6UL)


#define SWITCH_COS_QUEUE_7              (7UL)


#define SWITCH_COS_QUEUE_MAX            (SWITCH_COS_QUEUE_7)


#define SWITCH_QUEUE_FLOW_CTRL_THRSLD_UNIT  (256UL)


#define SWITCH_SHAPER_BIT_RATE_PER_TOKEN  (64000UL)


#define SWITCH_SHAPER_BUCKET_UNIT       (64UL)


#define SWITCH_BRCM_HDR_CTRL_P7_EN_MASK  (0x4U)


#define SWITCH_BRCM_HDR_CTRL_P8_EN_MASK  (0x1U)


#define SWITCH_ENABLE_IMP0              (0x2U)


#define SWITCH_CTRL_LED_FUNC1_AVB_LINK_MASK  (0x4000UL)


#define SWITCH_CTRL_LED_FUNC1_SPD1G_MASK  (0x0200UL)


#define SWITCH_CTRL_LED_FUNC1_SPD10M_MASK  (0x0100UL)


#define SWITCH_CTRL_LED_FUNC1_LNK_ACT_MASK  (0x0020UL)


#define SWITCH_CTRL_LED_EN_MAP_MASK     (0x17FUL)


#define SWITCH_LNK_STS_PORT_XLD7_MASK   (0x17FUL)


#define SWITCH_LNK_STS_CHG_PORT_XLD7_MASK  (0x17FUL)


#define SWITCH_LNK_STS_INT_EN_PORT_XLD7_MASK  (0x17FUL)


#define SWITCH_BCM895XX_AGE_TIMER_MAX   (1048575UL)


#define SWITCH_MIR_FLTR_ALL_PACKETS     (0x0UL)


#define SWITCH_MIR_FLTR_DA_MATCH        (0x1UL)


#define SWITCH_MIR_FLTR_SA_MATCH        (0x2UL)


#define SWITCH_ARLA_RWCTL_ARL_READ      (0x01UL)


#define SWITCH_ARLA_RWCTL_ARL_WRITE     (0x00UL)


#define SWITCH_ARLA_FWD_ENTRY_ARL_MODE_FWD_MAP  (0x00UL)


#define SWITCH_ARLA_FWD_ENTRY_ARL_MODE_DROP_DEST  (0x1UL)


#define SWITCH_ARLA_FWD_ENTRY_ARL_MODE_DROP_SRC  (0x2UL)


#define SWITCH_ARLA_FWD_ENTRY_ARL_MODE_COPY_CPU  (0x3UL)


#define SWITCH_ARLA_VTBL_WRITE_CMD      (0x0UL)


#define SWITCH_ARLA_VTBL_READ_CMD       (0x1UL)


#define SWITCH_ARL_TCAM_SIZE            (256UL)


#define SWITCH_ARL_TCAM_READ            (0x01UL)


#define SWITCH_ARL_TCAM_WRITE           (0x02UL)


#define SWITCH_ARL_TCAM_MACADDR_MASK    (0xFFFFFFFFFFFFULL)


#define SWITCH_ARL_TCAM_VLAN_MASK       (0x0FFF0000UL)


#define SWITCH_ARL_TCAM_VLAN_SHIFT      (16UL)


#define SWITCH_ARL_TCAM_ENTRY_VALID_MASK  (0x10000000UL)


#define SWITCH_ARL_TCAM_ENTRY_VALID_SHIFT  (40UL)


#define SWITCH_ARL_TCAM_SMEM_DATA_VALID_MASK  (0x10000UL)


#define SWITCH_ARL_TCAM_SMEM_DATA_VALID_SHIFT  (16UL)


#define SWITCH_ARL_TCAM_SMEM_DATA_STATIC_MASK  (0x8000UL)


#define SWITCH_ARL_TCAM_SMEM_DATA_STATIC_SHIFT  (15UL)


#define SWITCH_ARL_TCAM_SMEM_DATA_UNICAST_MASK  (0xFUL)


#define SWITCH_ARL_TCAM_SMEM_DATA_MULTICAST_MASK  (0x1FFUL)


#define SWITCH_FC_MODE_GLOBAL           (0x0UL)


#define SWITCH_FC_MODE_PORT             (0x1UL)


#define SWITCH_VLAN_LEARN_MODE_SVL      (0UL)


#define SWITCH_VLAN_LEARN_MODE_IVL      (3UL)


#define SWITCH_VLAN_CTRL4_INGR_VID_CHK_VID_VIO  (0x1UL)


#define SWITCH_PN_PCP2TC_DEI0_TAG_PRI_MAP_MASK  (0x7UL)


#define SWITCH_PN_PCP2TC_DEI0_TAG_PRI_MAP_SHIFT  (3UL)


#define SWITCH_PID2TC_PORT_MASK         (0x7UL)


#define SWITCH_PID2TC_PORT_SHIFT        (3UL)


#define SWITCH_JUMBO_MIB_GD_FM_MAX_SIZE  (0x05EEUL)


#define SWITCH_TC_SEL_PID2TC_VAL        (0x3UL)


#define SWITCH_TC_SEL_DA2TC_VAL         (0x2UL)


#define SWITCH_TC_SEL_PCP2TC_VAL        (0x1UL)


#define SWITCH_TC_SEL_DSCP2TC_VAL       (0x0UL)


#define SWITCH_TC2COS_MAP_PORT7_VAL     (0xFAC688UL)


#define SWITCH_TC2COS_MAP_PRT_TO_QID_MASK  (0x7UL)


#define SWITCH_TC2COS_MAP_PRT_TO_QID_SHIFT  (0x3UL)


#define SWITCH_TC2PCP_MAP_MASK          (0x7UL)


#define SWITCH_TC2PCP_MAP_SHIFT         (4UL)


#define SWITCH_INGRESS_MGMT_INFO_SIZE   (4UL)


#define SWITCH_INGRESS_MGMT_INFO_OPCODE0  (0x0UL)


#define SWITCH_INGRESS_MGMT_INFO_OPCODE1  (0x20000000UL)


#define SWITCH_INGRESS_MGMT_INFO_OPCODE3  (0x60000000UL)


#define SWITCH_INGRESS_MGMT_INFO_TC_SHIFT  (26UL)


#define SWITCH_INGRESS_MGMT_INFO_TE_SHIFT  (24UL)


#define SWITCH_EGRESS_MGMT_INFO_SIZE    (4UL)


#define SWITCH_EGRESS_MGMT_INFO_SRC_PID_MASK  (0x1FU)


#define SWITCH_EGRESS_MGMT_INFO_TC_MASK  (0xE0U)


#define SWITCH_EGRESS_MGMT_INFO_TC_SHIFT  (5UL)


#define SWITCH_CFP_DATA0_VALID          (0x3UL)


#define SWITCH_CFP_DATA0_SLICEID_MASK   (0xCUL)


#define SWITCH_CFP_DATA0_SLICEID_SHIFT  (2UL)


#define SWITCH_CFP_DATA0_UDF0_MASK      (0xFFFF00UL)


#define SWITCH_CFP_DATA0_UDF0_SHIFT     (8UL)


#define SWITCH_CFP_DATA0_UDF1_MASK      (0xFF000000UL)


#define SWITCH_CFP_DATA0_UDF1_SHIFT     (24UL)


#define SWITCH_CFP_DATA1_UDF1_MASK      (0xFFUL)


#define SWITCH_CFP_DATA1_UDF1_SHIFT     (0UL)


#define SWITCH_CFP_DATA1_UDF2_MASK      (0xFFFF00UL)


#define SWITCH_CFP_DATA1_UDF2_SHIFT     (8UL)


#define SWITCH_CFP_DATA1_UDF3_MASK      (0xFF000000UL)


#define SWITCH_CFP_DATA1_UDF3_SHIFT     (24UL)


#define SWITCH_CFP_DATA2_UDF3_MASK      (0xFFUL)


#define SWITCH_CFP_DATA2_UDF3_SHIFT     (0UL)


#define SWITCH_CFP_DATA2_UDF4_MASK      (0xFFFF00UL)


#define SWITCH_CFP_DATA2_UDF4_SHIFT     (8UL)


#define SWITCH_CFP_DATA2_UDF5_MASK      (0xFF000000UL)


#define SWITCH_CFP_DATA2_UDF5_SHIFT     (24UL)


#define SWITCH_CFP_DATA3_UDF5_MASK      (0xFFUL)


#define SWITCH_CFP_DATA3_UDF5_SHIFT     (0UL)


#define SWITCH_CFP_DATA3_UDF6_MASK      (0xFFFF00UL)


#define SWITCH_CFP_DATA3_UDF6_SHIFT     (8UL)


#define SWITCH_CFP_DATA3_UDF7_MASK      (0xFF000000UL)


#define SWITCH_CFP_DATA3_UDF7_SHIFT     (24UL)


#define SWITCH_CFP_DATA4_UDF7_MASK      (0xFFUL)


#define SWITCH_CFP_DATA4_UDF7_SHIFT     (0UL)


#define SWITCH_CFP_DATA4_UDF8_MASK      (0xFFFF00UL)


#define SWITCH_CFP_DATA4_UDF8_SHIFT     (8UL)


#define SWITCH_CFP_DATA4_CTAG_MASK      (0xFF000000UL)


#define SWITCH_CFP_DATA4_CTAG_SHIFT     (24UL)


#define SWITCH_CFP_DATA5_CTAG_MASK      (0xFFUL)


#define SWITCH_CFP_DATA5_CTAG_SHIFT     (0UL)


#define SWITCH_CFP_DATA5_STAG_MASK      (0xFFFF00UL)


#define SWITCH_CFP_DATA5_STAG_SHIFT     (8UL)


#define SWITCH_CFP_DATA5_UDFVALID_7_0_MASK  (0xFF000000UL)


#define SWITCH_CFP_DATA5_UDFVALID_7_0_SHIFT  (24UL)


#define SWITCH_CFP_DATA6_UDFVALID_8_MASK  (0x1UL)


#define SWITCH_CFP_DATA6_UDFVALID_8_SHIFT  (0UL)


#define SWITCH_CFP_DATA6_ETHTYPE_MASK   (0xFFFF00UL)


#define SWITCH_CFP_DATA6_ETHTYPE_SHIFT  (8UL)


#define SWITCH_CFP_DATA6_L3FRAMING_MASK  (0x3000000UL)


#define SWITCH_CFP_DATA6_L3FRAMING_SHIFT  (24UL)


#define SWITCH_CFP_DATA6_L2FRAMING_MASK  (0xC000000UL)


#define SWITCH_CFP_DATA6_L2FRAMING_SHIFT  (26UL)


#define SWITCH_CFP_DATA6_CTAGSTATUS_MASK  (0x30000000UL)


#define SWITCH_CFP_DATA6_CTAGSTATUS_SHIFT  (28UL)


#define SWITCH_CFP_DATA6_STAGSTATUS_MASK  (0xC0000000UL)


#define SWITCH_CFP_DATA6_STAGSTATUS_SHIFT  (30UL)


#define SWITCH_CFP_DATA6_TTL_SHIFT      (3UL)


#define SWITCH_CFP_DATA7_SRCPRTMAP_MASK  (0x1FFUL)


#define SWITCH_CFP_DATA7_SRCPRTMAP_SHIFT  (0UL)


#define SWITCH_CFP_ACC_RAM_SEL_TCAM     (0x01UL)


#define SWITCH_CFP_ACC_OP_SEL_RD        (1UL)


#define SWITCH_CFP_ACC_OP_SEL_WR        (2UL)


#define SWITCH_CFP_ACT_POL_DATA0_TC_MASK  (0x3C00UL)


#define SWITCH_CFP_ACT_POL_DATA0_BYPASS_MASK  (0x7UL)


#define SWITCH_CFP_ACT_POL_DATA0_BYPASS_SHIFT  (0UL)


#define SWITCH_CFP_ACT_POL_DATA1_TOS_MASK  (0xFE000UL)


#define SWITCH_CFP_ACC_RAM_SEL_ACT_POL  (0x02UL)


#define SWITCH_CFP_ACT_POL_DATA1_COLOR_MASK  (0x70000000UL)


#define SWITCH_CFP_ACT_POL_DATA2_MAC_LIMIT_BYPASS_SHIFT  (SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_MAC_LIMIT_BYPASS_SHIFT)


#define SWITCH_CFP_ACT_POL_DATA2_MAC_LIMIT_BYPASS_MASK  (SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_MAC_LIMIT_BYPASS_MASK)


#define SWITCH_CFP_RATE_METER0_MASK     (0x1FUL)


#define SWITCH_CFP_ACC_RAM_SEL_RATE_METER  (0x04UL)


#define SWITCH_CFP_ACC_RAM_SEL_GREEN_STATS  (0x08UL)


#define SWITCH_CFP_ACC_RAM_SEL_YELLOW_STATS  (0x10UL)


#define SWITCH_CFP_ACC_RAM_SEL_RED_STATS  (0x18UL)


#define SWITCH_M30_PN_PCP2TC_DEI0_PORT0  (0x4b003010UL)


#define SWITCH_M30_TC_SEL_TABLE_PORT0   (0x4b003054UL)


#define SWITCH_M30_PN_TC2COS_MAP_PORT0  (0x4b003070UL)


#define SWITCH_M34_DEFAULT_1Q_TAG_PORT0  (0x4b003410UL)


#define SWITCH_M46_PN_QOS_PRI_CTL_PORT0  (0x4b004600UL)


#define SWITCH_M91_PN_EGRESS_PKT_TC2PCP_MAP_PORT0  (0x4b009110UL)


#define SWITCH_CFP_ACT_POL_DATA2_MIR_ENABLE_OB_SHIFT  (SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_MIR_ENABLE_OB_SHIFT)


#define SWITCH_CFP_ACT_POL_DATA2_MIR_ENABLE_OB_MASK  (SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_MIR_ENABLE_OB_MASK)


#define SWITCH_CFP_ACT_POL_DATA2_MIR_ENABLE_IB_SHIFT  (SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_MIR_ENABLE_IB_SHIFT)


#define SWITCH_CFP_ACT_POL_DATA2_MIR_ENABLE_IB_MASK  (SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_MIR_ENABLE_IB_MASK)


#define SWITCH_CFP_ACT_POL_DATA2_REDDFLT_SHIFT  (SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_RED_DEFAULT_SHIFT)


#define SWITCH_CFP_ACT_POL_DATA2_REDDFLT_MASK  (SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_RED_DEFAULT_MASK)


#define SWITCH_CFP_ACT_POL_DATA1_REDDFLT_SHIFT  (UNDEF)


#define SWITCH_CFP_ACT_POL_DATA1_REDDFLT_MASK  (UNDEF)


#define SWITCH_CFP_UDP_END_OF_L2_BUG_FIX  (0x1UL)


#define SWITCH_TC_SEL_TABLE_TC_SEL_0_0_MASK  (0x0003UL)


#define SWITCH_TC_SEL_TABLE_TC_SEL_0_0_SHIFT  (0UL)


#define SWITCH_TC_SEL_TABLE_TC_SEL_1_0_MASK  (0x000cUL)


#define SWITCH_TC_SEL_TABLE_TC_SEL_1_0_SHIFT  (2UL)


#define SWITCH_TC_SEL_TABLE_TC_SEL_2_0_MASK  (0x0030UL)


#define SWITCH_TC_SEL_TABLE_TC_SEL_2_0_SHIFT  (4UL)


#define SWITCH_TC_SEL_TABLE_TC_SEL_3_0_MASK  (0x00c0UL)


#define SWITCH_TC_SEL_TABLE_TC_SEL_3_0_SHIFT  (6UL)


#define SWITCH_TC_SEL_TABLE_TC_SEL_4_0_MASK  (0x0300UL)


#define SWITCH_TC_SEL_TABLE_TC_SEL_4_0_SHIFT  (8UL)


#define SWITCH_TC_SEL_TABLE_TC_SEL_5_0_MASK  (0x0c00UL)


#define SWITCH_TC_SEL_TABLE_TC_SEL_5_0_SHIFT  (10UL)


#define SWITCH_TC_SEL_TABLE_TC_SEL_6_0_MASK  (0x3000UL)


#define SWITCH_TC_SEL_TABLE_TC_SEL_6_0_SHIFT  (12UL)


#define SWITCH_TC_SEL_TABLE_TC_SEL_7_0_MASK  (0xc000UL)


#define SWITCH_TC_SEL_TABLE_TC_SEL_7_0_SHIFT  (14UL)


#define SWITCH_SCHED_PN_QOS_PRI_CTL_SCHEDULER_SELECT_MASK  (0x07UL)


#define SWITCH_SCHED_PN_QOS_PRI_CTL_WDRR_GRANULARITY_MASK  (0x08UL)


#define SWITCH_SHAPER_PN_QUEUE0_MAX_REFRESH_PORT0  (0x4b004800UL)


#define SWITCH_SHAPER_PN_QUEUE0_MAX_THD_SEL_PORT0  (0x4b004830UL)


#define SWITCH_SHAPER_QUEUE_AVB_SHAPING_MODE  (0x4b0048e4UL)


#define SWITCH_SHAPER_QUEUE_SHAPER_ENABLE  (0x4b0048e6UL)


#define SWITCH_SHAPER_QUEUE_SHAPER_BUCKET_COUNT_SELECT  (0x4b0048e8UL)


#define SWITCH_PORT0_BYTE_SHAPER_MAX_REFRESH  (0x4b004700UL)


#define SWITCH_PORT0_BYTE_SHAPER_MAX_THD_SEL  (0x4b004730UL)


#define SWITCH_PORT_SHAPER_AVB_SHAPING_MODE  (0x4b0047e4UL)


#define SWITCH_PORT_SHAPER_ENABLE       (0x4b0047e6UL)


#define SWITCH_PORT_SHAPER_BUCKET_COUNT_SELECT  (0x4b0047e8UL)


#define SWITCH_DEFAULT_1Q_TAG_VID_0_MASK  (0x0fffUL)


#define SWITCH_DEFAULT_1Q_TAG_VID_0_SHIFT  (0U )


#define SWITCH_DEFAULT_1Q_TAG_PRI_0_MASK  (0xe000UL)


#define SWITCH_DEFAULT_1Q_TAG_PRI_0_SHIFT  (13UL)


#define SWITCH_PAGE_37_VLAN_HOP_ACT_DROP_PKT  (0x0U)


#define SWITCH_PAGE_37_VLAN_HOP_ACT_REDIRECT_TO_CPU  (0x1U)


#define SWITCH_PAGE_04_SA_MOVE_ACT_DROP_PKT  (0x0UL)


#define SWITCH_PAGE_04_SA_MOVE_ACT_REDIRECT_TO_CPU  (0x1UL)


#define SWITCH_PAGE_45_OVER_LIMIT_ACT_NORMAL  (0x0U)


#define SWITCH_PAGE_45_OVER_LIMIT_ACT_DROP_PKT  (0x1U)


#define SWITCH_PAGE_45_OVER_LIMIT_ACT_COPY_TO_CPU  (0x2U)


#define SWITCH_PAGE_45_OVER_LIMIT_ACT_REDIRECT_TO_CPU  (0x3U)


#define SWITCH_PAGE_42_EAP_MODE_BASIC   (0x0ULL)


#define SWITCH_PAGE_42_EAP_MODE_EXTENDED  (0x2ULL)


#define SWITCH_PAGE_42_EAP_MODE_SIMPLIFIED  (0x3ULL)


#define SWITCH_PAGE_00_G_PCTL_RX_DIS_MASK  (SWITCH_PAGE_00_G_PCTL_P0_RX_DIS_MASK)


#define SWITCH_PAGE_06_ARL_MYDA_CTL_MYDA_MAC_MASK  (SWITCH_P06AMC0_PAGE_06_ARL_MYDA_CTL0_MYDA_MAC_MASK)


#define SWITCH_PAGE_06_ARL_MYDA_CTL_MYDA_SRC_PORT_MASK_SHIFT  (SWITCH_P06AMC0_PAGE_06_ARL_MYDA_CTL0_SRC_PORT_MASK_SHIFT)


#define SWITCH_PAGE_00_PAUSE_ST_ADDR    (0x4b000081UL)


#define SWITCH_PAGE_00_PAUSE_ST_ADDR_PAUSE_ST_ADDR_MASK  (0xffffffffffffULL)


#define SWITCH_PAGE_00_PAUSE_ST_ADDR_PAUSE_ST_ADDR_SHIFT  (0ULL)


#define SWITCH_PAGE_01_LSA_PORT_P0      (0x4b000110UL)


#define SWITCH_PAGE_01_LSA_PORT_P0_LST_ADDR_MASK  (0xffffffffffffULL)


#define SWITCH_PAGE_01_LSA_PORT_P0_LST_ADDR_SHIFT  (0ULL)


#define SWITCH_PAGE_01_LSA_PORT_P1      (0x4b000116UL)


#define SWITCH_PAGE_01_LSA_PORT_P1_LST_ADDR_MASK  (0xffffffffffffULL)


#define SWITCH_PAGE_01_LSA_PORT_P1_LST_ADDR_SHIFT  (0ULL)


#define SWITCH_PAGE_01_LSA_PORT_P2      (0x4b00011cUL)


#define SWITCH_PAGE_01_LSA_PORT_P2_LST_ADDR_MASK  (0xffffffffffffULL)


#define SWITCH_PAGE_01_LSA_PORT_P2_LST_ADDR_SHIFT  (0ULL)


#define SWITCH_PAGE_01_LSA_PORT_P3      (0x4b000122UL)


#define SWITCH_PAGE_01_LSA_PORT_P3_LST_ADDR_MASK  (0xffffffffffffULL)


#define SWITCH_PAGE_01_LSA_PORT_P3_LST_ADDR_SHIFT  (0ULL)


#define SWITCH_PAGE_01_LSA_PORT_P4      (0x4b000128UL)


#define SWITCH_PAGE_01_LSA_PORT_P4_LST_ADDR_MASK  (0xffffffffffffULL)


#define SWITCH_PAGE_01_LSA_PORT_P4_LST_ADDR_SHIFT  (0ULL)


#define SWITCH_PAGE_01_LSA_PORT_P5      (0x4b00012eUL)


#define SWITCH_PAGE_01_LSA_PORT_P5_LST_ADDR_MASK  (0xffffffffffffULL)


#define SWITCH_PAGE_01_LSA_PORT_P5_LST_ADDR_SHIFT  (0ULL)


#define SWITCH_PAGE_01_LSA_PORT_P6      (0x4b000134UL)


#define SWITCH_PAGE_01_LSA_PORT_P6_LST_ADDR_MASK  (0xffffffffffffULL)


#define SWITCH_PAGE_01_LSA_PORT_P6_LST_ADDR_SHIFT  (0ULL)


#define SWITCH_PAGE_01_LSA_PORT7        (0x4b00013aUL)


#define SWITCH_PAGE_01_LSA_PORT7_LST_ADDR_MASK  (0xffffffffffffULL)


#define SWITCH_PAGE_01_LSA_PORT7_LST_ADDR_SHIFT  (0ULL)


#define SWITCH_PAGE_01_LSA_MII_PORT     (0x4b000140UL)


#define SWITCH_PAGE_01_LSA_MII_PORT_LST_ADDR_MASK  (0xffffffffffffULL)


#define SWITCH_PAGE_01_LSA_MII_PORT_LST_ADDR_SHIFT  (0ULL)


#define SWITCH_PAGE_01_BIST_STS0        (0x4b000146UL)


#define SWITCH_PAGE_01_BIST_STS0_BIST_STS0_MASK  (0xffffffffffffULL)


#define SWITCH_PAGE_01_BIST_STS0_BIST_STS0_SHIFT  (0ULL)


#define SWITCH_PAGE_01_PBPTRFIFO_0      (0x4b000150UL)


#define SWITCH_PAGE_01_PBPTRFIFO_0_VALID_CNT_P5_MASK  (0xff0000000000ULL)


#define SWITCH_PAGE_01_PBPTRFIFO_0_VALID_CNT_P5_SHIFT  (40ULL)


#define SWITCH_PAGE_01_PBPTRFIFO_0_VALID_CNT_P4_MASK  (0xff00000000ULL)


#define SWITCH_PAGE_01_PBPTRFIFO_0_VALID_CNT_P4_SHIFT  (32ULL)


#define SWITCH_PAGE_01_PBPTRFIFO_0_VALID_CNT_P3_MASK  (0xff000000ULL)


#define SWITCH_PAGE_01_PBPTRFIFO_0_VALID_CNT_P3_SHIFT  (24ULL)


#define SWITCH_PAGE_01_PBPTRFIFO_0_VALID_CNT_P2_MASK  (0xff0000ULL)


#define SWITCH_PAGE_01_PBPTRFIFO_0_VALID_CNT_P2_SHIFT  (16ULL)


#define SWITCH_PAGE_01_PBPTRFIFO_0_VALID_CNT_P1_MASK  (0xff00ULL)


#define SWITCH_PAGE_01_PBPTRFIFO_0_VALID_CNT_P1_SHIFT  (8ULL)


#define SWITCH_PAGE_01_PBPTRFIFO_0_VALID_CNT_P0_MASK  (0xffULL)


#define SWITCH_PAGE_01_PBPTRFIFO_0_VALID_CNT_P0_SHIFT  (0ULL)


#define SWITCH_PAGE_02_IGMIRMAC         (0x4b000216UL)


#define SWITCH_PAGE_02_IGMIRMAC_IN_MIR_MAC_MASK  (0xffffffffffffULL)


#define SWITCH_PAGE_02_IGMIRMAC_IN_MIR_MAC_SHIFT  (0ULL)


#define SWITCH_PAGE_02_EGMIRMAC         (0x4b000220UL)


#define SWITCH_PAGE_02_EGMIRMAC_OUT_MIR_MAC_MASK  (0xffffffffffffULL)


#define SWITCH_PAGE_02_EGMIRMAC_OUT_MIR_MAC_SHIFT  (0ULL)


#define SWITCH_PAGE_05_ARLA_MAC         (0x4b000502UL)


#define SWITCH_PAGE_05_ARLA_MAC_MAC_ADDR_INDX_MASK  (0xffffffffffffULL)


#define SWITCH_PAGE_05_ARLA_MAC_MAC_ADDR_INDX_SHIFT  (0ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0   (0x4b003034UL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_001111_MASK  (0xe00000000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_001111_SHIFT  (45ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_001110_MASK  (0x1c0000000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_001110_SHIFT  (42ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_001101_MASK  (0x38000000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_001101_SHIFT  (39ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_001100_MASK  (0x7000000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_001100_SHIFT  (36ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_001011_MASK  (0xe00000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_001011_SHIFT  (33ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_001010_MASK  (0x1c0000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_001010_SHIFT  (30ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_001001_MASK  (0x38000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_001001_SHIFT  (27ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_001000_MASK  (0x7000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_001000_SHIFT  (24ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_000111_MASK  (0xe00000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_000111_SHIFT  (21ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_000110_MASK  (0x1c0000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_000110_SHIFT  (18ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_000101_MASK  (0x38000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_000101_SHIFT  (15ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_000100_MASK  (0x7000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_000100_SHIFT  (12ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_000011_MASK  (0xe00ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_000011_SHIFT  (9ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_000010_MASK  (0x1c0ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_000010_SHIFT  (6ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_000001_MASK  (0x38ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_000001_SHIFT  (3ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_000000_MASK  (0x7ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP0_PRI_DSCP_000000_SHIFT  (0ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1   (0x4b00303aUL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_011111_MASK  (0xe00000000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_011111_SHIFT  (45ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_011110_MASK  (0x1c0000000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_011110_SHIFT  (42ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_011101_MASK  (0x38000000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_011101_SHIFT  (39ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_011100_MASK  (0x7000000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_011100_SHIFT  (36ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_011011_MASK  (0xe00000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_011011_SHIFT  (33ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_011010_MASK  (0x1c0000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_011010_SHIFT  (30ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_011001_MASK  (0x38000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_011001_SHIFT  (27ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_011000_MASK  (0x7000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_011000_SHIFT  (24ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_010111_MASK  (0xe00000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_010111_SHIFT  (21ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_010110_MASK  (0x1c0000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_010110_SHIFT  (18ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_010101_MASK  (0x38000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_010101_SHIFT  (15ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_010100_MASK  (0x7000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_010100_SHIFT  (12ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_010011_MASK  (0xe00ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_010011_SHIFT  (9ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_010010_MASK  (0x1c0ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_010010_SHIFT  (6ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_010001_MASK  (0x38ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_010001_SHIFT  (3ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_010000_MASK  (0x7ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP1_PRI_DSCP_010000_SHIFT  (0ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2   (0x4b003040UL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_101111_MASK  (0xe00000000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_101111_SHIFT  (45ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_101110_MASK  (0x1c0000000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_101110_SHIFT  (42ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_101101_MASK  (0x38000000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_101101_SHIFT  (39ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_101100_MASK  (0x7000000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_101100_SHIFT  (36ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_101011_MASK  (0xe00000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_101011_SHIFT  (33ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_101010_MASK  (0x1c0000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_101010_SHIFT  (30ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_101001_MASK  (0x38000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_101001_SHIFT  (27ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_101000_MASK  (0x7000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_101000_SHIFT  (24ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_100111_MASK  (0xe00000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_100111_SHIFT  (21ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_100110_MASK  (0x1c0000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_100110_SHIFT  (18ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_100101_MASK  (0x38000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_100101_SHIFT  (15ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_100100_MASK  (0x7000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_100100_SHIFT  (12ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_100011_MASK  (0xe00ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_100011_SHIFT  (9ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_100010_MASK  (0x1c0ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_100010_SHIFT  (6ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_100001_MASK  (0x38ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_100001_SHIFT  (3ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_100000_MASK  (0x7ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP2_PRI_DSCP_100000_SHIFT  (0ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3   (0x4b003046UL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_111111_MASK  (0xe00000000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_111111_SHIFT  (45ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_111110_MASK  (0x1c0000000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_111110_SHIFT  (42ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_111101_MASK  (0x38000000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_111101_SHIFT  (39ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_111100_MASK  (0x7000000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_111100_SHIFT  (36ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_111011_MASK  (0xe00000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_111011_SHIFT  (33ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_111010_MASK  (0x1c0000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_111010_SHIFT  (30ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_111001_MASK  (0x38000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_111001_SHIFT  (27ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_111000_MASK  (0x7000000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_111000_SHIFT  (24ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_110111_MASK  (0xe00000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_110111_SHIFT  (21ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_110110_MASK  (0x1c0000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_110110_SHIFT  (18ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_110101_MASK  (0x38000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_110101_SHIFT  (15ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_110100_MASK  (0x7000ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_110100_SHIFT  (12ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_110011_MASK  (0xe00ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_110011_SHIFT  (9ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_110010_MASK  (0x1c0ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_110010_SHIFT  (6ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_110001_MASK  (0x38ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_110001_SHIFT  (3ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_110000_MASK  (0x7ULL)


#define SWITCH_PAGE_30_QOS_DIFF_DSCP3_PRI_DSCP_110000_SHIFT  (0ULL)


#define SWITCH_PAGE_72_MODULE_ID0       (0x4b007205UL)


#define SWITCH_PAGE_72_MODULE_ID0_MID_SA_MASK  (0xffffffffffffULL)


#define SWITCH_PAGE_72_MODULE_ID0_MID_SA_SHIFT  (0ULL)


#define SWITCH_PAGE_72_MODULE_ID1       (0x4b00720bUL)


#define SWITCH_PAGE_72_MODULE_ID1_MID_AVAIL_MASK  (0x800000000000ULL)


#define SWITCH_PAGE_72_MODULE_ID1_MID_AVAIL_SHIFT  (47ULL)


#define SWITCH_PAGE_72_MODULE_ID1_RESERVED_MASK  (0x7f0000000000ULL)


#define SWITCH_PAGE_72_MODULE_ID1_RESERVED_SHIFT  (40ULL)


#define SWITCH_PAGE_72_MODULE_ID1_MID_PORTNUM_MASK  (0xff00000000ULL)


#define SWITCH_PAGE_72_MODULE_ID1_MID_PORTNUM_SHIFT  (32ULL)


#define SWITCH_PAGE_72_MODULE_ID1_MID_CRC_MASK  (0xffffffffULL)


#define SWITCH_PAGE_72_MODULE_ID1_MID_CRC_SHIFT  (0ULL)


#define SWITCH_PAGE_E1_PLL_SS_CTL       (0x4b00e11aUL)


#define SWITCH_PAGE_E1_PLL_SS_CTL_RESERVED_MASK  (0xff8000000000ULL)


#define SWITCH_PAGE_E1_PLL_SS_CTL_RESERVED_SHIFT  (39ULL)


#define SWITCH_PAGE_E1_PLL_SS_CTL_I_SSC_MODE_MASK  (0x4000000000ULL)


#define SWITCH_PAGE_E1_PLL_SS_CTL_I_SSC_MODE_SHIFT  (38ULL)


#define SWITCH_PAGE_E1_PLL_SS_CTL_I_SSC_LIMIT_MASK  (0x3fffff0000ULL)


#define SWITCH_PAGE_E1_PLL_SS_CTL_I_SSC_LIMIT_SHIFT  (16ULL)


#define SWITCH_PAGE_E1_PLL_SS_CTL_I_SSC_STEP_MASK  (0xffffULL)


#define SWITCH_PAGE_E1_PLL_SS_CTL_I_SSC_STEP_SHIFT  (0ULL)

#endif /* SWITCH_RDB_H */
