
Dashbaord2025.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a780  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000148  0800a930  0800a930  0000b930  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aa78  0800aa78  0000c060  2**0
                  CONTENTS
  4 .ARM          00000008  0800aa78  0800aa78  0000ba78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aa80  0800aa80  0000c060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aa80  0800aa80  0000ba80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800aa84  0800aa84  0000ba84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  0800aa88  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d74  20000060  0800aae8  0000c060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001dd4  0800aae8  0000cdd4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c060  2**0
                  CONTENTS, READONLY
 12 .debug_info   000266fe  00000000  00000000  0000c090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000496a  00000000  00000000  0003278e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002088  00000000  00000000  000370f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000196e  00000000  00000000  00039180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002dd75  00000000  00000000  0003aaee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023e29  00000000  00000000  00068863  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001243f5  00000000  00000000  0008c68c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001b0a81  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008f44  00000000  00000000  001b0ac4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000088  00000000  00000000  001b9a08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000060 	.word	0x20000060
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800a918 	.word	0x0800a918

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000064 	.word	0x20000064
 80001ec:	0800a918 	.word	0x0800a918

080001f0 <__aeabi_uldivmod>:
 80001f0:	b953      	cbnz	r3, 8000208 <__aeabi_uldivmod+0x18>
 80001f2:	b94a      	cbnz	r2, 8000208 <__aeabi_uldivmod+0x18>
 80001f4:	2900      	cmp	r1, #0
 80001f6:	bf08      	it	eq
 80001f8:	2800      	cmpeq	r0, #0
 80001fa:	bf1c      	itt	ne
 80001fc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000200:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000204:	f000 b96a 	b.w	80004dc <__aeabi_idiv0>
 8000208:	f1ad 0c08 	sub.w	ip, sp, #8
 800020c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000210:	f000 f806 	bl	8000220 <__udivmoddi4>
 8000214:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000218:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800021c:	b004      	add	sp, #16
 800021e:	4770      	bx	lr

08000220 <__udivmoddi4>:
 8000220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000224:	9d08      	ldr	r5, [sp, #32]
 8000226:	460c      	mov	r4, r1
 8000228:	2b00      	cmp	r3, #0
 800022a:	d14e      	bne.n	80002ca <__udivmoddi4+0xaa>
 800022c:	4694      	mov	ip, r2
 800022e:	458c      	cmp	ip, r1
 8000230:	4686      	mov	lr, r0
 8000232:	fab2 f282 	clz	r2, r2
 8000236:	d962      	bls.n	80002fe <__udivmoddi4+0xde>
 8000238:	b14a      	cbz	r2, 800024e <__udivmoddi4+0x2e>
 800023a:	f1c2 0320 	rsb	r3, r2, #32
 800023e:	4091      	lsls	r1, r2
 8000240:	fa20 f303 	lsr.w	r3, r0, r3
 8000244:	fa0c fc02 	lsl.w	ip, ip, r2
 8000248:	4319      	orrs	r1, r3
 800024a:	fa00 fe02 	lsl.w	lr, r0, r2
 800024e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000252:	fa1f f68c 	uxth.w	r6, ip
 8000256:	fbb1 f4f7 	udiv	r4, r1, r7
 800025a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800025e:	fb07 1114 	mls	r1, r7, r4, r1
 8000262:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000266:	fb04 f106 	mul.w	r1, r4, r6
 800026a:	4299      	cmp	r1, r3
 800026c:	d90a      	bls.n	8000284 <__udivmoddi4+0x64>
 800026e:	eb1c 0303 	adds.w	r3, ip, r3
 8000272:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000276:	f080 8112 	bcs.w	800049e <__udivmoddi4+0x27e>
 800027a:	4299      	cmp	r1, r3
 800027c:	f240 810f 	bls.w	800049e <__udivmoddi4+0x27e>
 8000280:	3c02      	subs	r4, #2
 8000282:	4463      	add	r3, ip
 8000284:	1a59      	subs	r1, r3, r1
 8000286:	fa1f f38e 	uxth.w	r3, lr
 800028a:	fbb1 f0f7 	udiv	r0, r1, r7
 800028e:	fb07 1110 	mls	r1, r7, r0, r1
 8000292:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000296:	fb00 f606 	mul.w	r6, r0, r6
 800029a:	429e      	cmp	r6, r3
 800029c:	d90a      	bls.n	80002b4 <__udivmoddi4+0x94>
 800029e:	eb1c 0303 	adds.w	r3, ip, r3
 80002a2:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80002a6:	f080 80fc 	bcs.w	80004a2 <__udivmoddi4+0x282>
 80002aa:	429e      	cmp	r6, r3
 80002ac:	f240 80f9 	bls.w	80004a2 <__udivmoddi4+0x282>
 80002b0:	4463      	add	r3, ip
 80002b2:	3802      	subs	r0, #2
 80002b4:	1b9b      	subs	r3, r3, r6
 80002b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002ba:	2100      	movs	r1, #0
 80002bc:	b11d      	cbz	r5, 80002c6 <__udivmoddi4+0xa6>
 80002be:	40d3      	lsrs	r3, r2
 80002c0:	2200      	movs	r2, #0
 80002c2:	e9c5 3200 	strd	r3, r2, [r5]
 80002c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d905      	bls.n	80002da <__udivmoddi4+0xba>
 80002ce:	b10d      	cbz	r5, 80002d4 <__udivmoddi4+0xb4>
 80002d0:	e9c5 0100 	strd	r0, r1, [r5]
 80002d4:	2100      	movs	r1, #0
 80002d6:	4608      	mov	r0, r1
 80002d8:	e7f5      	b.n	80002c6 <__udivmoddi4+0xa6>
 80002da:	fab3 f183 	clz	r1, r3
 80002de:	2900      	cmp	r1, #0
 80002e0:	d146      	bne.n	8000370 <__udivmoddi4+0x150>
 80002e2:	42a3      	cmp	r3, r4
 80002e4:	d302      	bcc.n	80002ec <__udivmoddi4+0xcc>
 80002e6:	4290      	cmp	r0, r2
 80002e8:	f0c0 80f0 	bcc.w	80004cc <__udivmoddi4+0x2ac>
 80002ec:	1a86      	subs	r6, r0, r2
 80002ee:	eb64 0303 	sbc.w	r3, r4, r3
 80002f2:	2001      	movs	r0, #1
 80002f4:	2d00      	cmp	r5, #0
 80002f6:	d0e6      	beq.n	80002c6 <__udivmoddi4+0xa6>
 80002f8:	e9c5 6300 	strd	r6, r3, [r5]
 80002fc:	e7e3      	b.n	80002c6 <__udivmoddi4+0xa6>
 80002fe:	2a00      	cmp	r2, #0
 8000300:	f040 8090 	bne.w	8000424 <__udivmoddi4+0x204>
 8000304:	eba1 040c 	sub.w	r4, r1, ip
 8000308:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800030c:	fa1f f78c 	uxth.w	r7, ip
 8000310:	2101      	movs	r1, #1
 8000312:	fbb4 f6f8 	udiv	r6, r4, r8
 8000316:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031a:	fb08 4416 	mls	r4, r8, r6, r4
 800031e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000322:	fb07 f006 	mul.w	r0, r7, r6
 8000326:	4298      	cmp	r0, r3
 8000328:	d908      	bls.n	800033c <__udivmoddi4+0x11c>
 800032a:	eb1c 0303 	adds.w	r3, ip, r3
 800032e:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x11a>
 8000334:	4298      	cmp	r0, r3
 8000336:	f200 80cd 	bhi.w	80004d4 <__udivmoddi4+0x2b4>
 800033a:	4626      	mov	r6, r4
 800033c:	1a1c      	subs	r4, r3, r0
 800033e:	fa1f f38e 	uxth.w	r3, lr
 8000342:	fbb4 f0f8 	udiv	r0, r4, r8
 8000346:	fb08 4410 	mls	r4, r8, r0, r4
 800034a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034e:	fb00 f707 	mul.w	r7, r0, r7
 8000352:	429f      	cmp	r7, r3
 8000354:	d908      	bls.n	8000368 <__udivmoddi4+0x148>
 8000356:	eb1c 0303 	adds.w	r3, ip, r3
 800035a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800035e:	d202      	bcs.n	8000366 <__udivmoddi4+0x146>
 8000360:	429f      	cmp	r7, r3
 8000362:	f200 80b0 	bhi.w	80004c6 <__udivmoddi4+0x2a6>
 8000366:	4620      	mov	r0, r4
 8000368:	1bdb      	subs	r3, r3, r7
 800036a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800036e:	e7a5      	b.n	80002bc <__udivmoddi4+0x9c>
 8000370:	f1c1 0620 	rsb	r6, r1, #32
 8000374:	408b      	lsls	r3, r1
 8000376:	fa22 f706 	lsr.w	r7, r2, r6
 800037a:	431f      	orrs	r7, r3
 800037c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000380:	fa04 f301 	lsl.w	r3, r4, r1
 8000384:	ea43 030c 	orr.w	r3, r3, ip
 8000388:	40f4      	lsrs	r4, r6
 800038a:	fa00 f801 	lsl.w	r8, r0, r1
 800038e:	0c38      	lsrs	r0, r7, #16
 8000390:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000394:	fbb4 fef0 	udiv	lr, r4, r0
 8000398:	fa1f fc87 	uxth.w	ip, r7
 800039c:	fb00 441e 	mls	r4, r0, lr, r4
 80003a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003a4:	fb0e f90c 	mul.w	r9, lr, ip
 80003a8:	45a1      	cmp	r9, r4
 80003aa:	fa02 f201 	lsl.w	r2, r2, r1
 80003ae:	d90a      	bls.n	80003c6 <__udivmoddi4+0x1a6>
 80003b0:	193c      	adds	r4, r7, r4
 80003b2:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80003b6:	f080 8084 	bcs.w	80004c2 <__udivmoddi4+0x2a2>
 80003ba:	45a1      	cmp	r9, r4
 80003bc:	f240 8081 	bls.w	80004c2 <__udivmoddi4+0x2a2>
 80003c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	eba4 0409 	sub.w	r4, r4, r9
 80003ca:	fa1f f983 	uxth.w	r9, r3
 80003ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80003d2:	fb00 4413 	mls	r4, r0, r3, r4
 80003d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003da:	fb03 fc0c 	mul.w	ip, r3, ip
 80003de:	45a4      	cmp	ip, r4
 80003e0:	d907      	bls.n	80003f2 <__udivmoddi4+0x1d2>
 80003e2:	193c      	adds	r4, r7, r4
 80003e4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80003e8:	d267      	bcs.n	80004ba <__udivmoddi4+0x29a>
 80003ea:	45a4      	cmp	ip, r4
 80003ec:	d965      	bls.n	80004ba <__udivmoddi4+0x29a>
 80003ee:	3b02      	subs	r3, #2
 80003f0:	443c      	add	r4, r7
 80003f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003f6:	fba0 9302 	umull	r9, r3, r0, r2
 80003fa:	eba4 040c 	sub.w	r4, r4, ip
 80003fe:	429c      	cmp	r4, r3
 8000400:	46ce      	mov	lr, r9
 8000402:	469c      	mov	ip, r3
 8000404:	d351      	bcc.n	80004aa <__udivmoddi4+0x28a>
 8000406:	d04e      	beq.n	80004a6 <__udivmoddi4+0x286>
 8000408:	b155      	cbz	r5, 8000420 <__udivmoddi4+0x200>
 800040a:	ebb8 030e 	subs.w	r3, r8, lr
 800040e:	eb64 040c 	sbc.w	r4, r4, ip
 8000412:	fa04 f606 	lsl.w	r6, r4, r6
 8000416:	40cb      	lsrs	r3, r1
 8000418:	431e      	orrs	r6, r3
 800041a:	40cc      	lsrs	r4, r1
 800041c:	e9c5 6400 	strd	r6, r4, [r5]
 8000420:	2100      	movs	r1, #0
 8000422:	e750      	b.n	80002c6 <__udivmoddi4+0xa6>
 8000424:	f1c2 0320 	rsb	r3, r2, #32
 8000428:	fa20 f103 	lsr.w	r1, r0, r3
 800042c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000430:	fa24 f303 	lsr.w	r3, r4, r3
 8000434:	4094      	lsls	r4, r2
 8000436:	430c      	orrs	r4, r1
 8000438:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800043c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000440:	fa1f f78c 	uxth.w	r7, ip
 8000444:	fbb3 f0f8 	udiv	r0, r3, r8
 8000448:	fb08 3110 	mls	r1, r8, r0, r3
 800044c:	0c23      	lsrs	r3, r4, #16
 800044e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000452:	fb00 f107 	mul.w	r1, r0, r7
 8000456:	4299      	cmp	r1, r3
 8000458:	d908      	bls.n	800046c <__udivmoddi4+0x24c>
 800045a:	eb1c 0303 	adds.w	r3, ip, r3
 800045e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000462:	d22c      	bcs.n	80004be <__udivmoddi4+0x29e>
 8000464:	4299      	cmp	r1, r3
 8000466:	d92a      	bls.n	80004be <__udivmoddi4+0x29e>
 8000468:	3802      	subs	r0, #2
 800046a:	4463      	add	r3, ip
 800046c:	1a5b      	subs	r3, r3, r1
 800046e:	b2a4      	uxth	r4, r4
 8000470:	fbb3 f1f8 	udiv	r1, r3, r8
 8000474:	fb08 3311 	mls	r3, r8, r1, r3
 8000478:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800047c:	fb01 f307 	mul.w	r3, r1, r7
 8000480:	42a3      	cmp	r3, r4
 8000482:	d908      	bls.n	8000496 <__udivmoddi4+0x276>
 8000484:	eb1c 0404 	adds.w	r4, ip, r4
 8000488:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800048c:	d213      	bcs.n	80004b6 <__udivmoddi4+0x296>
 800048e:	42a3      	cmp	r3, r4
 8000490:	d911      	bls.n	80004b6 <__udivmoddi4+0x296>
 8000492:	3902      	subs	r1, #2
 8000494:	4464      	add	r4, ip
 8000496:	1ae4      	subs	r4, r4, r3
 8000498:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800049c:	e739      	b.n	8000312 <__udivmoddi4+0xf2>
 800049e:	4604      	mov	r4, r0
 80004a0:	e6f0      	b.n	8000284 <__udivmoddi4+0x64>
 80004a2:	4608      	mov	r0, r1
 80004a4:	e706      	b.n	80002b4 <__udivmoddi4+0x94>
 80004a6:	45c8      	cmp	r8, r9
 80004a8:	d2ae      	bcs.n	8000408 <__udivmoddi4+0x1e8>
 80004aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80004ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80004b2:	3801      	subs	r0, #1
 80004b4:	e7a8      	b.n	8000408 <__udivmoddi4+0x1e8>
 80004b6:	4631      	mov	r1, r6
 80004b8:	e7ed      	b.n	8000496 <__udivmoddi4+0x276>
 80004ba:	4603      	mov	r3, r0
 80004bc:	e799      	b.n	80003f2 <__udivmoddi4+0x1d2>
 80004be:	4630      	mov	r0, r6
 80004c0:	e7d4      	b.n	800046c <__udivmoddi4+0x24c>
 80004c2:	46d6      	mov	lr, sl
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1a6>
 80004c6:	4463      	add	r3, ip
 80004c8:	3802      	subs	r0, #2
 80004ca:	e74d      	b.n	8000368 <__udivmoddi4+0x148>
 80004cc:	4606      	mov	r6, r0
 80004ce:	4623      	mov	r3, r4
 80004d0:	4608      	mov	r0, r1
 80004d2:	e70f      	b.n	80002f4 <__udivmoddi4+0xd4>
 80004d4:	3e02      	subs	r6, #2
 80004d6:	4463      	add	r3, ip
 80004d8:	e730      	b.n	800033c <__udivmoddi4+0x11c>
 80004da:	bf00      	nop

080004dc <__aeabi_idiv0>:
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop

080004e0 <TCAL9538RSVR_INIT>:
*/



uint8_t TCAL9538RSVR_INIT(TCAL9538RSVR *dev, I2C_HandleTypeDef *i2cHandle, uint8_t hardwareAddress, uint8_t direction_bitMask, uint8_t interrupt_bitMask)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b086      	sub	sp, #24
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	60f8      	str	r0, [r7, #12]
 80004e8:	60b9      	str	r1, [r7, #8]
 80004ea:	4611      	mov	r1, r2
 80004ec:	461a      	mov	r2, r3
 80004ee:	460b      	mov	r3, r1
 80004f0:	71fb      	strb	r3, [r7, #7]
 80004f2:	4613      	mov	r3, r2
 80004f4:	71bb      	strb	r3, [r7, #6]
	uint8_t errNum = 0;
 80004f6:	2300      	movs	r3, #0
 80004f8:	75fb      	strb	r3, [r7, #23]
	HAL_StatusTypeDef status;
	dev->input = direction_bitMask;
 80004fa:	68fb      	ldr	r3, [r7, #12]
 80004fc:	79ba      	ldrb	r2, [r7, #6]
 80004fe:	719a      	strb	r2, [r3, #6]


    dev->i2cHandle = i2cHandle;
 8000500:	68fb      	ldr	r3, [r7, #12]
 8000502:	68ba      	ldr	r2, [r7, #8]
 8000504:	601a      	str	r2, [r3, #0]
    dev->portValues = 0;
 8000506:	68fb      	ldr	r3, [r7, #12]
 8000508:	2200      	movs	r2, #0
 800050a:	715a      	strb	r2, [r3, #5]
    // hardware address should be from 0-3
    // (A0 = GND, A1 = GND) == 0
    hardwareAddress &= 0b00000011;
 800050c:	79fb      	ldrb	r3, [r7, #7]
 800050e:	f003 0303 	and.w	r3, r3, #3
 8000512:	71fb      	strb	r3, [r7, #7]
    dev->deviceAddress = TCAL9538RSVR_ADDR | (hardwareAddress<<1);
 8000514:	79fb      	ldrb	r3, [r7, #7]
 8000516:	005b      	lsls	r3, r3, #1
 8000518:	b25b      	sxtb	r3, r3
 800051a:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 800051e:	b25b      	sxtb	r3, r3
 8000520:	b2da      	uxtb	r2, r3
 8000522:	68fb      	ldr	r3, [r7, #12]
 8000524:	711a      	strb	r2, [r3, #4]
    uint8_t hold_bitMask = direction_bitMask;
 8000526:	79bb      	ldrb	r3, [r7, #6]
 8000528:	757b      	strb	r3, [r7, #21]

    status = TCAL9538RSVR_SetDirection(dev, &hold_bitMask);
 800052a:	f107 0315 	add.w	r3, r7, #21
 800052e:	4619      	mov	r1, r3
 8000530:	68f8      	ldr	r0, [r7, #12]
 8000532:	f000 f83b 	bl	80005ac <TCAL9538RSVR_SetDirection>
 8000536:	4603      	mov	r3, r0
 8000538:	75bb      	strb	r3, [r7, #22]
    errNum += (status != HAL_OK);
 800053a:	7dbb      	ldrb	r3, [r7, #22]
 800053c:	2b00      	cmp	r3, #0
 800053e:	bf14      	ite	ne
 8000540:	2301      	movne	r3, #1
 8000542:	2300      	moveq	r3, #0
 8000544:	b2db      	uxtb	r3, r3
 8000546:	461a      	mov	r2, r3
 8000548:	7dfb      	ldrb	r3, [r7, #23]
 800054a:	4413      	add	r3, r2
 800054c:	75fb      	strb	r3, [r7, #23]

    status = TCAL9538RSVR_SetInterrupts(dev, interrupt_bitMask);
 800054e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000552:	4619      	mov	r1, r3
 8000554:	68f8      	ldr	r0, [r7, #12]
 8000556:	f000 f838 	bl	80005ca <TCAL9538RSVR_SetInterrupts>
 800055a:	4603      	mov	r3, r0
 800055c:	75bb      	strb	r3, [r7, #22]
    errNum += (status != HAL_OK);
 800055e:	7dbb      	ldrb	r3, [r7, #22]
 8000560:	2b00      	cmp	r3, #0
 8000562:	bf14      	ite	ne
 8000564:	2301      	movne	r3, #1
 8000566:	2300      	moveq	r3, #0
 8000568:	b2db      	uxtb	r3, r3
 800056a:	461a      	mov	r2, r3
 800056c:	7dfb      	ldrb	r3, [r7, #23]
 800056e:	4413      	add	r3, r2
 8000570:	75fb      	strb	r3, [r7, #23]

    if (direction_bitMask == 0xFF) {
 8000572:	79bb      	ldrb	r3, [r7, #6]
 8000574:	2bff      	cmp	r3, #255	@ 0xff
 8000576:	d114      	bne.n	80005a2 <TCAL9538RSVR_INIT+0xc2>
        uint8_t full = 0xFF;
 8000578:	23ff      	movs	r3, #255	@ 0xff
 800057a:	753b      	strb	r3, [r7, #20]
        status = TCAL9538RSVR_WriteRegister(dev, TCAL9538RSVR_GPIO_INVERSION, &full);
 800057c:	f107 0314 	add.w	r3, r7, #20
 8000580:	461a      	mov	r2, r3
 8000582:	2102      	movs	r1, #2
 8000584:	68f8      	ldr	r0, [r7, #12]
 8000586:	f000 f894 	bl	80006b2 <TCAL9538RSVR_WriteRegister>
 800058a:	4603      	mov	r3, r0
 800058c:	75bb      	strb	r3, [r7, #22]
        errNum += (status != HAL_OK);
 800058e:	7dbb      	ldrb	r3, [r7, #22]
 8000590:	2b00      	cmp	r3, #0
 8000592:	bf14      	ite	ne
 8000594:	2301      	movne	r3, #1
 8000596:	2300      	moveq	r3, #0
 8000598:	b2db      	uxtb	r3, r3
 800059a:	461a      	mov	r2, r3
 800059c:	7dfb      	ldrb	r3, [r7, #23]
 800059e:	4413      	add	r3, r2
 80005a0:	75fb      	strb	r3, [r7, #23]
    }

    return (errNum);
 80005a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80005a4:	4618      	mov	r0, r3
 80005a6:	3718      	adds	r7, #24
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}

080005ac <TCAL9538RSVR_SetDirection>:
 * @param uint8_t : bitMask -> '1' is input
 * 					default is input
 * @retval HAL_StatusTypeDef : HAL_Status
 */
HAL_StatusTypeDef TCAL9538RSVR_SetDirection(TCAL9538RSVR* dev, uint8_t* bitMask)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	6039      	str	r1, [r7, #0]
    return TCAL9538RSVR_WriteRegister(dev, TCAL9538RSVR_DIR_CONFIG, bitMask);
 80005b6:	683a      	ldr	r2, [r7, #0]
 80005b8:	2103      	movs	r1, #3
 80005ba:	6878      	ldr	r0, [r7, #4]
 80005bc:	f000 f879 	bl	80006b2 <TCAL9538RSVR_WriteRegister>
 80005c0:	4603      	mov	r3, r0
}
 80005c2:	4618      	mov	r0, r3
 80005c4:	3708      	adds	r7, #8
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}

080005ca <TCAL9538RSVR_SetInterrupts>:
 * @brief Sets interrupt register
 * @param uint8_t : bitMask -> '0' will enable interrupts for that pin
 * @retval HAL_StatusTypeDef : HAL_Status
 */
HAL_StatusTypeDef TCAL9538RSVR_SetInterrupts(TCAL9538RSVR* dev, uint8_t bitMask)
{
 80005ca:	b580      	push	{r7, lr}
 80005cc:	b082      	sub	sp, #8
 80005ce:	af00      	add	r7, sp, #0
 80005d0:	6078      	str	r0, [r7, #4]
 80005d2:	460b      	mov	r3, r1
 80005d4:	70fb      	strb	r3, [r7, #3]
    return TCAL9538RSVR_WriteRegister(dev, TCAL9538RSVR_INT_CONFIG, &bitMask);
 80005d6:	1cfb      	adds	r3, r7, #3
 80005d8:	461a      	mov	r2, r3
 80005da:	2145      	movs	r1, #69	@ 0x45
 80005dc:	6878      	ldr	r0, [r7, #4]
 80005de:	f000 f868 	bl	80006b2 <TCAL9538RSVR_WriteRegister>
 80005e2:	4603      	mov	r3, r0
}
 80005e4:	4618      	mov	r0, r3
 80005e6:	3708      	adds	r7, #8
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}

080005ec <TCAL9538RSVR_HandleInterrupt>:
 * @brief Handles interrupt and returns pin# that triggered
 * 			stores triggered pin in dev->triggeredInterrupt
 * @retval uint8_t : errNum
 */
HAL_StatusTypeDef TCAL9538RSVR_HandleInterrupt(TCAL9538RSVR* dev)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
    uint8_t errNum = 0;
 80005f4:	2300      	movs	r3, #0
 80005f6:	73fb      	strb	r3, [r7, #15]
	HAL_StatusTypeDef status;
    uint8_t triggeredInterrupts = 0;
 80005f8:	2300      	movs	r3, #0
 80005fa:	737b      	strb	r3, [r7, #13]


    // read interrupt status register, puts a bit mask of the pin that triggered the interrupt in intPinBitMask
    status = TCAL9538RSVR_ReadRegister(dev, TCAL9538RSVR_INT_STATUS, &triggeredInterrupts);
 80005fc:	f107 030d 	add.w	r3, r7, #13
 8000600:	461a      	mov	r2, r3
 8000602:	2146      	movs	r1, #70	@ 0x46
 8000604:	6878      	ldr	r0, [r7, #4]
 8000606:	f000 f837 	bl	8000678 <TCAL9538RSVR_ReadRegister>
 800060a:	4603      	mov	r3, r0
 800060c:	73bb      	strb	r3, [r7, #14]
    errNum += (status != HAL_OK);
 800060e:	7bbb      	ldrb	r3, [r7, #14]
 8000610:	2b00      	cmp	r3, #0
 8000612:	bf14      	ite	ne
 8000614:	2301      	movne	r3, #1
 8000616:	2300      	moveq	r3, #0
 8000618:	b2db      	uxtb	r3, r3
 800061a:	461a      	mov	r2, r3
 800061c:	7bfb      	ldrb	r3, [r7, #15]
 800061e:	4413      	add	r3, r2
 8000620:	73fb      	strb	r3, [r7, #15]

    // Read updated input values
    status = TCAL9538RSVR_ReadInput(dev, &dev->portValues);
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	3305      	adds	r3, #5
 8000626:	4619      	mov	r1, r3
 8000628:	6878      	ldr	r0, [r7, #4]
 800062a:	f000 f807 	bl	800063c <TCAL9538RSVR_ReadInput>
 800062e:	4603      	mov	r3, r0
 8000630:	73bb      	strb	r3, [r7, #14]


    return (errNum);
 8000632:	7bfb      	ldrb	r3, [r7, #15]
}
 8000634:	4618      	mov	r0, r3
 8000636:	3710      	adds	r7, #16
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}

0800063c <TCAL9538RSVR_ReadInput>:




HAL_StatusTypeDef TCAL9538RSVR_ReadInput(TCAL9538RSVR* dev, uint8_t *data)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
 8000644:	6039      	str	r1, [r7, #0]
    return TCAL9538RSVR_ReadRegister(dev, TCAL9538RSVR_GPIO_INPUT, data);
 8000646:	683a      	ldr	r2, [r7, #0]
 8000648:	2100      	movs	r1, #0
 800064a:	6878      	ldr	r0, [r7, #4]
 800064c:	f000 f814 	bl	8000678 <TCAL9538RSVR_ReadRegister>
 8000650:	4603      	mov	r3, r0
}
 8000652:	4618      	mov	r0, r3
 8000654:	3708      	adds	r7, #8
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}

0800065a <TCAL9538RSVR_SetOutput>:
HAL_StatusTypeDef TCAL9538RSVR_SetOutput(TCAL9538RSVR* dev, uint8_t *data)
{
 800065a:	b580      	push	{r7, lr}
 800065c:	b082      	sub	sp, #8
 800065e:	af00      	add	r7, sp, #0
 8000660:	6078      	str	r0, [r7, #4]
 8000662:	6039      	str	r1, [r7, #0]
    return TCAL9538RSVR_WriteRegister(dev, TCAL9538RSVR_GPIO_OUTPUT, data);
 8000664:	683a      	ldr	r2, [r7, #0]
 8000666:	2101      	movs	r1, #1
 8000668:	6878      	ldr	r0, [r7, #4]
 800066a:	f000 f822 	bl	80006b2 <TCAL9538RSVR_WriteRegister>
 800066e:	4603      	mov	r3, r0
}
 8000670:	4618      	mov	r0, r3
 8000672:	3708      	adds	r7, #8
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}

08000678 <TCAL9538RSVR_ReadRegister>:

//low level functions
HAL_StatusTypeDef TCAL9538RSVR_ReadRegister(TCAL9538RSVR *dev, uint8_t reg, uint8_t *data)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b088      	sub	sp, #32
 800067c:	af04      	add	r7, sp, #16
 800067e:	60f8      	str	r0, [r7, #12]
 8000680:	460b      	mov	r3, r1
 8000682:	607a      	str	r2, [r7, #4]
 8000684:	72fb      	strb	r3, [r7, #11]
    return(HAL_I2C_Mem_Read(dev->i2cHandle, dev->deviceAddress, reg, I2C_MEMADD_SIZE_8BIT, data, 1, HAL_MAX_DELAY));
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	6818      	ldr	r0, [r3, #0]
 800068a:	68fb      	ldr	r3, [r7, #12]
 800068c:	791b      	ldrb	r3, [r3, #4]
 800068e:	4619      	mov	r1, r3
 8000690:	7afb      	ldrb	r3, [r7, #11]
 8000692:	b29a      	uxth	r2, r3
 8000694:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000698:	9302      	str	r3, [sp, #8]
 800069a:	2301      	movs	r3, #1
 800069c:	9301      	str	r3, [sp, #4]
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	9300      	str	r3, [sp, #0]
 80006a2:	2301      	movs	r3, #1
 80006a4:	f003 fd70 	bl	8004188 <HAL_I2C_Mem_Read>
 80006a8:	4603      	mov	r3, r0
}
 80006aa:	4618      	mov	r0, r3
 80006ac:	3710      	adds	r7, #16
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}

080006b2 <TCAL9538RSVR_WriteRegister>:
HAL_StatusTypeDef TCAL9538RSVR_WriteRegister(TCAL9538RSVR *dev, uint8_t reg, uint8_t *data)
{
 80006b2:	b580      	push	{r7, lr}
 80006b4:	b088      	sub	sp, #32
 80006b6:	af04      	add	r7, sp, #16
 80006b8:	60f8      	str	r0, [r7, #12]
 80006ba:	460b      	mov	r3, r1
 80006bc:	607a      	str	r2, [r7, #4]
 80006be:	72fb      	strb	r3, [r7, #11]
    return(HAL_I2C_Mem_Write(dev->i2cHandle, dev->deviceAddress, reg, I2C_MEMADD_SIZE_8BIT, data, 1, HAL_MAX_DELAY));
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	6818      	ldr	r0, [r3, #0]
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	791b      	ldrb	r3, [r3, #4]
 80006c8:	4619      	mov	r1, r3
 80006ca:	7afb      	ldrb	r3, [r7, #11]
 80006cc:	b29a      	uxth	r2, r3
 80006ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80006d2:	9302      	str	r3, [sp, #8]
 80006d4:	2301      	movs	r3, #1
 80006d6:	9301      	str	r3, [sp, #4]
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	9300      	str	r3, [sp, #0]
 80006dc:	2301      	movs	r3, #1
 80006de:	f003 fc3f 	bl	8003f60 <HAL_I2C_Mem_Write>
 80006e2:	4603      	mov	r3, r0
}
 80006e4:	4618      	mov	r0, r3
 80006e6:	3710      	adds	r7, #16
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}

080006ec <Update_CAN_Message1>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void Update_CAN_Message1(uint8_t flags[8], uint8_t* Input1, uint8_t* Input2)
{
 80006ec:	b480      	push	{r7}
 80006ee:	b087      	sub	sp, #28
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	60f8      	str	r0, [r7, #12]
 80006f4:	60b9      	str	r1, [r7, #8]
 80006f6:	607a      	str	r2, [r7, #4]

	static uint8_t prev_input1 = 0;
	static uint8_t prev_input2 = 0;


	flags[3] = 0;
 80006f8:	68fb      	ldr	r3, [r7, #12]
 80006fa:	3303      	adds	r3, #3
 80006fc:	2200      	movs	r2, #0
 80006fe:	701a      	strb	r2, [r3, #0]
	flags[4] = 0;
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	3304      	adds	r3, #4
 8000704:	2200      	movs	r2, #0
 8000706:	701a      	strb	r2, [r3, #0]


	// Detect rising edges for each flag
	uint8_t risingEdges_flag1 = (~prev_input1) & *Input1;
 8000708:	4b4b      	ldr	r3, [pc, #300]	@ (8000838 <Update_CAN_Message1+0x14c>)
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	b25b      	sxtb	r3, r3
 800070e:	43db      	mvns	r3, r3
 8000710:	b25a      	sxtb	r2, r3
 8000712:	68bb      	ldr	r3, [r7, #8]
 8000714:	781b      	ldrb	r3, [r3, #0]
 8000716:	b25b      	sxtb	r3, r3
 8000718:	4013      	ands	r3, r2
 800071a:	b25b      	sxtb	r3, r3
 800071c:	75fb      	strb	r3, [r7, #23]
	uint8_t risingEdges_flag2 = (~prev_input2) & *Input2;
 800071e:	4b47      	ldr	r3, [pc, #284]	@ (800083c <Update_CAN_Message1+0x150>)
 8000720:	781b      	ldrb	r3, [r3, #0]
 8000722:	b25b      	sxtb	r3, r3
 8000724:	43db      	mvns	r3, r3
 8000726:	b25a      	sxtb	r2, r3
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	b25b      	sxtb	r3, r3
 800072e:	4013      	ands	r3, r2
 8000730:	b25b      	sxtb	r3, r3
 8000732:	75bb      	strb	r3, [r7, #22]


	flags[1] ^= CHECK_BIT(risingEdges_flag2, 4) << 0; // Main
 8000734:	68fb      	ldr	r3, [r7, #12]
 8000736:	3301      	adds	r3, #1
 8000738:	781b      	ldrb	r3, [r3, #0]
 800073a:	b25a      	sxtb	r2, r3
 800073c:	7dbb      	ldrb	r3, [r7, #22]
 800073e:	f003 0310 	and.w	r3, r3, #16
 8000742:	2b00      	cmp	r3, #0
 8000744:	bf14      	ite	ne
 8000746:	2301      	movne	r3, #1
 8000748:	2300      	moveq	r3, #0
 800074a:	b2db      	uxtb	r3, r3
 800074c:	b25b      	sxtb	r3, r3
 800074e:	4053      	eors	r3, r2
 8000750:	b25a      	sxtb	r2, r3
 8000752:	68fb      	ldr	r3, [r7, #12]
 8000754:	3301      	adds	r3, #1
 8000756:	b2d2      	uxtb	r2, r2
 8000758:	701a      	strb	r2, [r3, #0]
	flags[1] ^= CHECK_BIT(risingEdges_flag2, 5) << 1; // Break
 800075a:	68fb      	ldr	r3, [r7, #12]
 800075c:	3301      	adds	r3, #1
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	b25a      	sxtb	r2, r3
 8000762:	7dbb      	ldrb	r3, [r7, #22]
 8000764:	111b      	asrs	r3, r3, #4
 8000766:	b25b      	sxtb	r3, r3
 8000768:	f003 0302 	and.w	r3, r3, #2
 800076c:	b25b      	sxtb	r3, r3
 800076e:	4053      	eors	r3, r2
 8000770:	b25a      	sxtb	r2, r3
 8000772:	68fb      	ldr	r3, [r7, #12]
 8000774:	3301      	adds	r3, #1
 8000776:	b2d2      	uxtb	r2, r2
 8000778:	701a      	strb	r2, [r3, #0]
	flags[1] ^= CHECK_BIT(risingEdges_flag2, 0) << 2; // Mode
 800077a:	68fb      	ldr	r3, [r7, #12]
 800077c:	3301      	adds	r3, #1
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	b25a      	sxtb	r2, r3
 8000782:	7dbb      	ldrb	r3, [r7, #22]
 8000784:	009b      	lsls	r3, r3, #2
 8000786:	b25b      	sxtb	r3, r3
 8000788:	f003 0304 	and.w	r3, r3, #4
 800078c:	b25b      	sxtb	r3, r3
 800078e:	4053      	eors	r3, r2
 8000790:	b25a      	sxtb	r2, r3
 8000792:	68fb      	ldr	r3, [r7, #12]
 8000794:	3301      	adds	r3, #1
 8000796:	b2d2      	uxtb	r2, r2
 8000798:	701a      	strb	r2, [r3, #0]
	flags[1] ^= CHECK_BIT(risingEdges_flag1, 5) << 3; // MC
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	3301      	adds	r3, #1
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	b25a      	sxtb	r2, r3
 80007a2:	7dfb      	ldrb	r3, [r7, #23]
 80007a4:	109b      	asrs	r3, r3, #2
 80007a6:	b25b      	sxtb	r3, r3
 80007a8:	f003 0308 	and.w	r3, r3, #8
 80007ac:	b25b      	sxtb	r3, r3
 80007ae:	4053      	eors	r3, r2
 80007b0:	b25a      	sxtb	r2, r3
 80007b2:	68fb      	ldr	r3, [r7, #12]
 80007b4:	3301      	adds	r3, #1
 80007b6:	b2d2      	uxtb	r2, r2
 80007b8:	701a      	strb	r2, [r3, #0]
	flags[1] ^= CHECK_BIT(risingEdges_flag1, 6) << 4; // Array
 80007ba:	68fb      	ldr	r3, [r7, #12]
 80007bc:	3301      	adds	r3, #1
 80007be:	781b      	ldrb	r3, [r3, #0]
 80007c0:	b25a      	sxtb	r2, r3
 80007c2:	7dfb      	ldrb	r3, [r7, #23]
 80007c4:	109b      	asrs	r3, r3, #2
 80007c6:	b25b      	sxtb	r3, r3
 80007c8:	f003 0310 	and.w	r3, r3, #16
 80007cc:	b25b      	sxtb	r3, r3
 80007ce:	4053      	eors	r3, r2
 80007d0:	b25a      	sxtb	r2, r3
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	3301      	adds	r3, #1
 80007d6:	b2d2      	uxtb	r2, r2
 80007d8:	701a      	strb	r2, [r3, #0]
	flags[1] ^= CHECK_BIT(risingEdges_flag1, 4) << 5; // Extra 1
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	3301      	adds	r3, #1
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	b25a      	sxtb	r2, r3
 80007e2:	7dfb      	ldrb	r3, [r7, #23]
 80007e4:	005b      	lsls	r3, r3, #1
 80007e6:	b25b      	sxtb	r3, r3
 80007e8:	f003 0320 	and.w	r3, r3, #32
 80007ec:	b25b      	sxtb	r3, r3
 80007ee:	4053      	eors	r3, r2
 80007f0:	b25a      	sxtb	r2, r3
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	3301      	adds	r3, #1
 80007f6:	b2d2      	uxtb	r2, r2
 80007f8:	701a      	strb	r2, [r3, #0]


	//flags[2] |= CHECK_BIT(outputPortState, 2) << 0; // Blinkers
	//flags[2] |= CHECK_BIT(outputPortState, 0) << 1; // Left Turn Signal
	//flags[2] |= CHECK_BIT(outputPortState, 1) << 2; // Right Turn Signal
	flags[2] ^= CHECK_BIT(risingEdges_flag1, 7) << 3; //?
 80007fa:	68fb      	ldr	r3, [r7, #12]
 80007fc:	3302      	adds	r3, #2
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	b25a      	sxtb	r2, r3
 8000802:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000806:	111b      	asrs	r3, r3, #4
 8000808:	b25b      	sxtb	r3, r3
 800080a:	f003 0308 	and.w	r3, r3, #8
 800080e:	b25b      	sxtb	r3, r3
 8000810:	4053      	eors	r3, r2
 8000812:	b25a      	sxtb	r2, r3
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	3302      	adds	r3, #2
 8000818:	b2d2      	uxtb	r2, r2
 800081a:	701a      	strb	r2, [r3, #0]



	prev_input1 = *Input1;
 800081c:	68bb      	ldr	r3, [r7, #8]
 800081e:	781a      	ldrb	r2, [r3, #0]
 8000820:	4b05      	ldr	r3, [pc, #20]	@ (8000838 <Update_CAN_Message1+0x14c>)
 8000822:	701a      	strb	r2, [r3, #0]
	prev_input2 = *Input2;
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	781a      	ldrb	r2, [r3, #0]
 8000828:	4b04      	ldr	r3, [pc, #16]	@ (800083c <Update_CAN_Message1+0x150>)
 800082a:	701a      	strb	r2, [r3, #0]

}
 800082c:	bf00      	nop
 800082e:	371c      	adds	r7, #28
 8000830:	46bd      	mov	sp, r7
 8000832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000836:	4770      	bx	lr
 8000838:	2000029d 	.word	0x2000029d
 800083c:	2000029e 	.word	0x2000029e

08000840 <HAL_GPIO_EXTI_Callback>:
	 * */
}

// GPIO Expander Interrupt Handler
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000840:	b480      	push	{r7}
 8000842:	b083      	sub	sp, #12
 8000844:	af00      	add	r7, sp, #0
 8000846:	4603      	mov	r3, r0
 8000848:	80fb      	strh	r3, [r7, #6]
	GPIO_Interrupt_Triggered = 1;
 800084a:	4b04      	ldr	r3, [pc, #16]	@ (800085c <HAL_GPIO_EXTI_Callback+0x1c>)
 800084c:	2201      	movs	r2, #1
 800084e:	701a      	strb	r2, [r3, #0]
}
 8000850:	bf00      	nop
 8000852:	370c      	adds	r7, #12
 8000854:	46bd      	mov	sp, r7
 8000856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085a:	4770      	bx	lr
 800085c:	20000284 	.word	0x20000284

08000860 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b084      	sub	sp, #16
 8000864:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000866:	f000 ff8e 	bl	8001786 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800086a:	f000 f889 	bl	8000980 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800086e:	f000 faaf 	bl	8000dd0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000872:	f000 fa8f 	bl	8000d94 <MX_DMA_Init>
  MX_ADC1_Init();
 8000876:	f000 f8c9 	bl	8000a0c <MX_ADC1_Init>
  MX_I2C4_Init();
 800087a:	f000 fa1b 	bl	8000cb4 <MX_I2C4_Init>
  MX_CAN1_Init();
 800087e:	f000 f9ad 	bl	8000bdc <MX_CAN1_Init>
  MX_CAN2_Init();
 8000882:	f000 f9e1 	bl	8000c48 <MX_CAN2_Init>
  MX_UART4_Init();
 8000886:	f000 fa55 	bl	8000d34 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
  if (TCAL9538RSVR_INIT(&U5, &hi2c4, 0b10, 0xFF, 0x00) != HAL_OK) { Error_Handler(); } // inputs
 800088a:	2300      	movs	r3, #0
 800088c:	9300      	str	r3, [sp, #0]
 800088e:	23ff      	movs	r3, #255	@ 0xff
 8000890:	2202      	movs	r2, #2
 8000892:	4928      	ldr	r1, [pc, #160]	@ (8000934 <main+0xd4>)
 8000894:	4828      	ldr	r0, [pc, #160]	@ (8000938 <main+0xd8>)
 8000896:	f7ff fe23 	bl	80004e0 <TCAL9538RSVR_INIT>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <main+0x44>
 80008a0:	f000 fc48 	bl	8001134 <Error_Handler>
  uint8_t reg_read_hold;
  TCAL9538RSVR_ReadRegister(&U5, 0x45, &reg_read_hold);
 80008a4:	1dfb      	adds	r3, r7, #7
 80008a6:	461a      	mov	r2, r3
 80008a8:	2145      	movs	r1, #69	@ 0x45
 80008aa:	4823      	ldr	r0, [pc, #140]	@ (8000938 <main+0xd8>)
 80008ac:	f7ff fee4 	bl	8000678 <TCAL9538RSVR_ReadRegister>
  //if (TCAL9538RSVR_INIT(&U16, &hi2c4, 0b01, 0b00111111, 0b11000000) != HAL_OK) { Error_Handler(); }
  if (TCAL9538RSVR_INIT(&U7, &hi2c4, 0x00, 0b00000000, 0b00000000) != HAL_OK) { Error_Handler(); } // output
 80008b0:	2300      	movs	r3, #0
 80008b2:	9300      	str	r3, [sp, #0]
 80008b4:	2300      	movs	r3, #0
 80008b6:	2200      	movs	r2, #0
 80008b8:	491e      	ldr	r1, [pc, #120]	@ (8000934 <main+0xd4>)
 80008ba:	4820      	ldr	r0, [pc, #128]	@ (800093c <main+0xdc>)
 80008bc:	f7ff fe10 	bl	80004e0 <TCAL9538RSVR_INIT>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <main+0x6a>
 80008c6:	f000 fc35 	bl	8001134 <Error_Handler>

  // set outputs to low to start
  TCAL9538RSVR_SetOutput(&U7, &outputPortState);
 80008ca:	491d      	ldr	r1, [pc, #116]	@ (8000940 <main+0xe0>)
 80008cc:	481b      	ldr	r0, [pc, #108]	@ (800093c <main+0xdc>)
 80008ce:	f7ff fec4 	bl	800065a <TCAL9538RSVR_SetOutput>

  HAL_CAN_Start(&hcan1);
 80008d2:	481c      	ldr	r0, [pc, #112]	@ (8000944 <main+0xe4>)
 80008d4:	f002 fc5f 	bl	8003196 <HAL_CAN_Start>

  //HAL_UART_Receive_IT(&huart4, &uart_rx, 1); // enables uart interrupt, it will call the interrupt when one byte is recieved
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80008d8:	f007 f804 	bl	80078e4 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of CAN_Mutex */
  CAN_MutexHandle = osSemaphoreNew(1, 1, &CAN_Mutex_attributes);
 80008dc:	4a1a      	ldr	r2, [pc, #104]	@ (8000948 <main+0xe8>)
 80008de:	2101      	movs	r1, #1
 80008e0:	2001      	movs	r0, #1
 80008e2:	f007 f8f6 	bl	8007ad2 <osSemaphoreNew>
 80008e6:	4603      	mov	r3, r0
 80008e8:	4a18      	ldr	r2, [pc, #96]	@ (800094c <main+0xec>)
 80008ea:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of HeartBeat */
  HeartBeatHandle = osThreadNew(StartTask01, NULL, &HeartBeat_attributes);
 80008ec:	4a18      	ldr	r2, [pc, #96]	@ (8000950 <main+0xf0>)
 80008ee:	2100      	movs	r1, #0
 80008f0:	4818      	ldr	r0, [pc, #96]	@ (8000954 <main+0xf4>)
 80008f2:	f007 f841 	bl	8007978 <osThreadNew>
 80008f6:	4603      	mov	r3, r0
 80008f8:	4a17      	ldr	r2, [pc, #92]	@ (8000958 <main+0xf8>)
 80008fa:	6013      	str	r3, [r2, #0]

  /* creation of Critical_Inputs */
  Critical_InputsHandle = osThreadNew(StartTask02, NULL, &Critical_Inputs_attributes);
 80008fc:	4a17      	ldr	r2, [pc, #92]	@ (800095c <main+0xfc>)
 80008fe:	2100      	movs	r1, #0
 8000900:	4817      	ldr	r0, [pc, #92]	@ (8000960 <main+0x100>)
 8000902:	f007 f839 	bl	8007978 <osThreadNew>
 8000906:	4603      	mov	r3, r0
 8000908:	4a16      	ldr	r2, [pc, #88]	@ (8000964 <main+0x104>)
 800090a:	6013      	str	r3, [r2, #0]

  /* creation of ReadIOExpander */
  ReadIOExpanderHandle = osThreadNew(StartTask03, NULL, &ReadIOExpander_attributes);
 800090c:	4a16      	ldr	r2, [pc, #88]	@ (8000968 <main+0x108>)
 800090e:	2100      	movs	r1, #0
 8000910:	4816      	ldr	r0, [pc, #88]	@ (800096c <main+0x10c>)
 8000912:	f007 f831 	bl	8007978 <osThreadNew>
 8000916:	4603      	mov	r3, r0
 8000918:	4a15      	ldr	r2, [pc, #84]	@ (8000970 <main+0x110>)
 800091a:	6013      	str	r3, [r2, #0]

  /* creation of Outputs_Control */
  Outputs_ControlHandle = osThreadNew(StartTask04, NULL, &Outputs_Control_attributes);
 800091c:	4a15      	ldr	r2, [pc, #84]	@ (8000974 <main+0x114>)
 800091e:	2100      	movs	r1, #0
 8000920:	4815      	ldr	r0, [pc, #84]	@ (8000978 <main+0x118>)
 8000922:	f007 f829 	bl	8007978 <osThreadNew>
 8000926:	4603      	mov	r3, r0
 8000928:	4a14      	ldr	r2, [pc, #80]	@ (800097c <main+0x11c>)
 800092a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800092c:	f006 fffe 	bl	800792c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000930:	bf00      	nop
 8000932:	e7fd      	b.n	8000930 <main+0xd0>
 8000934:	2000017c 	.word	0x2000017c
 8000938:	2000026c 	.word	0x2000026c
 800093c:	2000027c 	.word	0x2000027c
 8000940:	20000285 	.word	0x20000285
 8000944:	2000012c 	.word	0x2000012c
 8000948:	0800aa20 	.word	0x0800aa20
 800094c:	20000268 	.word	0x20000268
 8000950:	0800a990 	.word	0x0800a990
 8000954:	08000e99 	.word	0x08000e99
 8000958:	20000258 	.word	0x20000258
 800095c:	0800a9b4 	.word	0x0800a9b4
 8000960:	08000ed9 	.word	0x08000ed9
 8000964:	2000025c 	.word	0x2000025c
 8000968:	0800a9d8 	.word	0x0800a9d8
 800096c:	08000f79 	.word	0x08000f79
 8000970:	20000260 	.word	0x20000260
 8000974:	0800a9fc 	.word	0x0800a9fc
 8000978:	08001061 	.word	0x08001061
 800097c:	20000264 	.word	0x20000264

08000980 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b096      	sub	sp, #88	@ 0x58
 8000984:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000986:	f107 0314 	add.w	r3, r7, #20
 800098a:	2244      	movs	r2, #68	@ 0x44
 800098c:	2100      	movs	r1, #0
 800098e:	4618      	mov	r0, r3
 8000990:	f009 feda 	bl	800a748 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000994:	463b      	mov	r3, r7
 8000996:	2200      	movs	r2, #0
 8000998:	601a      	str	r2, [r3, #0]
 800099a:	605a      	str	r2, [r3, #4]
 800099c:	609a      	str	r2, [r3, #8]
 800099e:	60da      	str	r2, [r3, #12]
 80009a0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80009a2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80009a6:	f004 f871 	bl	8004a8c <HAL_PWREx_ControlVoltageScaling>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80009b0:	f000 fbc0 	bl	8001134 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80009b4:	2310      	movs	r3, #16
 80009b6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80009b8:	2301      	movs	r3, #1
 80009ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80009bc:	2300      	movs	r3, #0
 80009be:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80009c0:	2360      	movs	r3, #96	@ 0x60
 80009c2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80009c4:	2300      	movs	r3, #0
 80009c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009c8:	f107 0314 	add.w	r3, r7, #20
 80009cc:	4618      	mov	r0, r3
 80009ce:	f004 f8b3 	bl	8004b38 <HAL_RCC_OscConfig>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d001      	beq.n	80009dc <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80009d8:	f000 fbac 	bl	8001134 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009dc:	230f      	movs	r3, #15
 80009de:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80009e0:	2300      	movs	r3, #0
 80009e2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009e4:	2300      	movs	r3, #0
 80009e6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009e8:	2300      	movs	r3, #0
 80009ea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009ec:	2300      	movs	r3, #0
 80009ee:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80009f0:	463b      	mov	r3, r7
 80009f2:	2100      	movs	r1, #0
 80009f4:	4618      	mov	r0, r3
 80009f6:	f004 fcb9 	bl	800536c <HAL_RCC_ClockConfig>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d001      	beq.n	8000a04 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000a00:	f000 fb98 	bl	8001134 <Error_Handler>
  }
}
 8000a04:	bf00      	nop
 8000a06:	3758      	adds	r7, #88	@ 0x58
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}

08000a0c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b08a      	sub	sp, #40	@ 0x28
 8000a10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000a12:	f107 031c 	add.w	r3, r7, #28
 8000a16:	2200      	movs	r2, #0
 8000a18:	601a      	str	r2, [r3, #0]
 8000a1a:	605a      	str	r2, [r3, #4]
 8000a1c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000a1e:	1d3b      	adds	r3, r7, #4
 8000a20:	2200      	movs	r2, #0
 8000a22:	601a      	str	r2, [r3, #0]
 8000a24:	605a      	str	r2, [r3, #4]
 8000a26:	609a      	str	r2, [r3, #8]
 8000a28:	60da      	str	r2, [r3, #12]
 8000a2a:	611a      	str	r2, [r3, #16]
 8000a2c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000a2e:	4b68      	ldr	r3, [pc, #416]	@ (8000bd0 <MX_ADC1_Init+0x1c4>)
 8000a30:	4a68      	ldr	r2, [pc, #416]	@ (8000bd4 <MX_ADC1_Init+0x1c8>)
 8000a32:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000a34:	4b66      	ldr	r3, [pc, #408]	@ (8000bd0 <MX_ADC1_Init+0x1c4>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000a3a:	4b65      	ldr	r3, [pc, #404]	@ (8000bd0 <MX_ADC1_Init+0x1c4>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a40:	4b63      	ldr	r3, [pc, #396]	@ (8000bd0 <MX_ADC1_Init+0x1c4>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000a46:	4b62      	ldr	r3, [pc, #392]	@ (8000bd0 <MX_ADC1_Init+0x1c4>)
 8000a48:	2201      	movs	r2, #1
 8000a4a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000a4c:	4b60      	ldr	r3, [pc, #384]	@ (8000bd0 <MX_ADC1_Init+0x1c4>)
 8000a4e:	2208      	movs	r2, #8
 8000a50:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000a52:	4b5f      	ldr	r3, [pc, #380]	@ (8000bd0 <MX_ADC1_Init+0x1c4>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000a58:	4b5d      	ldr	r3, [pc, #372]	@ (8000bd0 <MX_ADC1_Init+0x1c4>)
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 10;
 8000a5e:	4b5c      	ldr	r3, [pc, #368]	@ (8000bd0 <MX_ADC1_Init+0x1c4>)
 8000a60:	220a      	movs	r2, #10
 8000a62:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a64:	4b5a      	ldr	r3, [pc, #360]	@ (8000bd0 <MX_ADC1_Init+0x1c4>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a6c:	4b58      	ldr	r3, [pc, #352]	@ (8000bd0 <MX_ADC1_Init+0x1c4>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a72:	4b57      	ldr	r3, [pc, #348]	@ (8000bd0 <MX_ADC1_Init+0x1c4>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a78:	4b55      	ldr	r3, [pc, #340]	@ (8000bd0 <MX_ADC1_Init+0x1c4>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000a80:	4b53      	ldr	r3, [pc, #332]	@ (8000bd0 <MX_ADC1_Init+0x1c4>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000a86:	4b52      	ldr	r3, [pc, #328]	@ (8000bd0 <MX_ADC1_Init+0x1c4>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a8e:	4850      	ldr	r0, [pc, #320]	@ (8000bd0 <MX_ADC1_Init+0x1c4>)
 8000a90:	f001 f8e8 	bl	8001c64 <HAL_ADC_Init>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d001      	beq.n	8000a9e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000a9a:	f000 fb4b 	bl	8001134 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000aa2:	f107 031c 	add.w	r3, r7, #28
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	4849      	ldr	r0, [pc, #292]	@ (8000bd0 <MX_ADC1_Init+0x1c4>)
 8000aaa:	f002 f9c9 	bl	8002e40 <HAL_ADCEx_MultiModeConfigChannel>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d001      	beq.n	8000ab8 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000ab4:	f000 fb3e 	bl	8001134 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000ab8:	4b47      	ldr	r3, [pc, #284]	@ (8000bd8 <MX_ADC1_Init+0x1cc>)
 8000aba:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000abc:	2306      	movs	r3, #6
 8000abe:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ac4:	237f      	movs	r3, #127	@ 0x7f
 8000ac6:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ac8:	2304      	movs	r3, #4
 8000aca:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000acc:	2300      	movs	r3, #0
 8000ace:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ad0:	1d3b      	adds	r3, r7, #4
 8000ad2:	4619      	mov	r1, r3
 8000ad4:	483e      	ldr	r0, [pc, #248]	@ (8000bd0 <MX_ADC1_Init+0x1c4>)
 8000ad6:	f001 fb4b 	bl	8002170 <HAL_ADC_ConfigChannel>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d001      	beq.n	8000ae4 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000ae0:	f000 fb28 	bl	8001134 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000ae4:	230c      	movs	r3, #12
 8000ae6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ae8:	1d3b      	adds	r3, r7, #4
 8000aea:	4619      	mov	r1, r3
 8000aec:	4838      	ldr	r0, [pc, #224]	@ (8000bd0 <MX_ADC1_Init+0x1c4>)
 8000aee:	f001 fb3f 	bl	8002170 <HAL_ADC_ConfigChannel>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d001      	beq.n	8000afc <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 8000af8:	f000 fb1c 	bl	8001134 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000afc:	2312      	movs	r3, #18
 8000afe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b00:	1d3b      	adds	r3, r7, #4
 8000b02:	4619      	mov	r1, r3
 8000b04:	4832      	ldr	r0, [pc, #200]	@ (8000bd0 <MX_ADC1_Init+0x1c4>)
 8000b06:	f001 fb33 	bl	8002170 <HAL_ADC_ConfigChannel>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <MX_ADC1_Init+0x108>
  {
    Error_Handler();
 8000b10:	f000 fb10 	bl	8001134 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000b14:	2318      	movs	r3, #24
 8000b16:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b18:	1d3b      	adds	r3, r7, #4
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	482c      	ldr	r0, [pc, #176]	@ (8000bd0 <MX_ADC1_Init+0x1c4>)
 8000b1e:	f001 fb27 	bl	8002170 <HAL_ADC_ConfigChannel>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d001      	beq.n	8000b2c <MX_ADC1_Init+0x120>
  {
    Error_Handler();
 8000b28:	f000 fb04 	bl	8001134 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000b2c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b30:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b32:	1d3b      	adds	r3, r7, #4
 8000b34:	4619      	mov	r1, r3
 8000b36:	4826      	ldr	r0, [pc, #152]	@ (8000bd0 <MX_ADC1_Init+0x1c4>)
 8000b38:	f001 fb1a 	bl	8002170 <HAL_ADC_ConfigChannel>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <MX_ADC1_Init+0x13a>
  {
    Error_Handler();
 8000b42:	f000 faf7 	bl	8001134 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000b46:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8000b4a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b4c:	1d3b      	adds	r3, r7, #4
 8000b4e:	4619      	mov	r1, r3
 8000b50:	481f      	ldr	r0, [pc, #124]	@ (8000bd0 <MX_ADC1_Init+0x1c4>)
 8000b52:	f001 fb0d 	bl	8002170 <HAL_ADC_ConfigChannel>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d001      	beq.n	8000b60 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8000b5c:	f000 faea 	bl	8001134 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000b60:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 8000b64:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b66:	1d3b      	adds	r3, r7, #4
 8000b68:	4619      	mov	r1, r3
 8000b6a:	4819      	ldr	r0, [pc, #100]	@ (8000bd0 <MX_ADC1_Init+0x1c4>)
 8000b6c:	f001 fb00 	bl	8002170 <HAL_ADC_ConfigChannel>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <MX_ADC1_Init+0x16e>
  {
    Error_Handler();
 8000b76:	f000 fadd 	bl	8001134 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8000b7a:	f44f 7389 	mov.w	r3, #274	@ 0x112
 8000b7e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b80:	1d3b      	adds	r3, r7, #4
 8000b82:	4619      	mov	r1, r3
 8000b84:	4812      	ldr	r0, [pc, #72]	@ (8000bd0 <MX_ADC1_Init+0x1c4>)
 8000b86:	f001 faf3 	bl	8002170 <HAL_ADC_ConfigChannel>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d001      	beq.n	8000b94 <MX_ADC1_Init+0x188>
  {
    Error_Handler();
 8000b90:	f000 fad0 	bl	8001134 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_9;
 8000b94:	f44f 738c 	mov.w	r3, #280	@ 0x118
 8000b98:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b9a:	1d3b      	adds	r3, r7, #4
 8000b9c:	4619      	mov	r1, r3
 8000b9e:	480c      	ldr	r0, [pc, #48]	@ (8000bd0 <MX_ADC1_Init+0x1c4>)
 8000ba0:	f001 fae6 	bl	8002170 <HAL_ADC_ConfigChannel>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <MX_ADC1_Init+0x1a2>
  {
    Error_Handler();
 8000baa:	f000 fac3 	bl	8001134 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_10;
 8000bae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000bb2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bb4:	1d3b      	adds	r3, r7, #4
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	4805      	ldr	r0, [pc, #20]	@ (8000bd0 <MX_ADC1_Init+0x1c4>)
 8000bba:	f001 fad9 	bl	8002170 <HAL_ADC_ConfigChannel>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d001      	beq.n	8000bc8 <MX_ADC1_Init+0x1bc>
  {
    Error_Handler();
 8000bc4:	f000 fab6 	bl	8001134 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000bc8:	bf00      	nop
 8000bca:	3728      	adds	r7, #40	@ 0x28
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	2000007c 	.word	0x2000007c
 8000bd4:	50040000 	.word	0x50040000
 8000bd8:	04300002 	.word	0x04300002

08000bdc <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000be0:	4b17      	ldr	r3, [pc, #92]	@ (8000c40 <MX_CAN1_Init+0x64>)
 8000be2:	4a18      	ldr	r2, [pc, #96]	@ (8000c44 <MX_CAN1_Init+0x68>)
 8000be4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;
 8000be6:	4b16      	ldr	r3, [pc, #88]	@ (8000c40 <MX_CAN1_Init+0x64>)
 8000be8:	2202      	movs	r2, #2
 8000bea:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000bec:	4b14      	ldr	r3, [pc, #80]	@ (8000c40 <MX_CAN1_Init+0x64>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000bf2:	4b13      	ldr	r3, [pc, #76]	@ (8000c40 <MX_CAN1_Init+0x64>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000bf8:	4b11      	ldr	r3, [pc, #68]	@ (8000c40 <MX_CAN1_Init+0x64>)
 8000bfa:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000bfe:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000c00:	4b0f      	ldr	r3, [pc, #60]	@ (8000c40 <MX_CAN1_Init+0x64>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000c06:	4b0e      	ldr	r3, [pc, #56]	@ (8000c40 <MX_CAN1_Init+0x64>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000c0c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c40 <MX_CAN1_Init+0x64>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000c12:	4b0b      	ldr	r3, [pc, #44]	@ (8000c40 <MX_CAN1_Init+0x64>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000c18:	4b09      	ldr	r3, [pc, #36]	@ (8000c40 <MX_CAN1_Init+0x64>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000c1e:	4b08      	ldr	r3, [pc, #32]	@ (8000c40 <MX_CAN1_Init+0x64>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000c24:	4b06      	ldr	r3, [pc, #24]	@ (8000c40 <MX_CAN1_Init+0x64>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000c2a:	4805      	ldr	r0, [pc, #20]	@ (8000c40 <MX_CAN1_Init+0x64>)
 8000c2c:	f002 f9b8 	bl	8002fa0 <HAL_CAN_Init>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d001      	beq.n	8000c3a <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8000c36:	f000 fa7d 	bl	8001134 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000c3a:	bf00      	nop
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	2000012c 	.word	0x2000012c
 8000c44:	40006400 	.word	0x40006400

08000c48 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8000c4c:	4b17      	ldr	r3, [pc, #92]	@ (8000cac <MX_CAN2_Init+0x64>)
 8000c4e:	4a18      	ldr	r2, [pc, #96]	@ (8000cb0 <MX_CAN2_Init+0x68>)
 8000c50:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 2;
 8000c52:	4b16      	ldr	r3, [pc, #88]	@ (8000cac <MX_CAN2_Init+0x64>)
 8000c54:	2202      	movs	r2, #2
 8000c56:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8000c58:	4b14      	ldr	r3, [pc, #80]	@ (8000cac <MX_CAN2_Init+0x64>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000c5e:	4b13      	ldr	r3, [pc, #76]	@ (8000cac <MX_CAN2_Init+0x64>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000c64:	4b11      	ldr	r3, [pc, #68]	@ (8000cac <MX_CAN2_Init+0x64>)
 8000c66:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000c6a:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000c6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000cac <MX_CAN2_Init+0x64>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8000c72:	4b0e      	ldr	r3, [pc, #56]	@ (8000cac <MX_CAN2_Init+0x64>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8000c78:	4b0c      	ldr	r3, [pc, #48]	@ (8000cac <MX_CAN2_Init+0x64>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8000c7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000cac <MX_CAN2_Init+0x64>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8000c84:	4b09      	ldr	r3, [pc, #36]	@ (8000cac <MX_CAN2_Init+0x64>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8000c8a:	4b08      	ldr	r3, [pc, #32]	@ (8000cac <MX_CAN2_Init+0x64>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8000c90:	4b06      	ldr	r3, [pc, #24]	@ (8000cac <MX_CAN2_Init+0x64>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8000c96:	4805      	ldr	r0, [pc, #20]	@ (8000cac <MX_CAN2_Init+0x64>)
 8000c98:	f002 f982 	bl	8002fa0 <HAL_CAN_Init>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d001      	beq.n	8000ca6 <MX_CAN2_Init+0x5e>
  {
    Error_Handler();
 8000ca2:	f000 fa47 	bl	8001134 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8000ca6:	bf00      	nop
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	20000154 	.word	0x20000154
 8000cb0:	40006800 	.word	0x40006800

08000cb4 <MX_I2C4_Init>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8000cb8:	4b1b      	ldr	r3, [pc, #108]	@ (8000d28 <MX_I2C4_Init+0x74>)
 8000cba:	4a1c      	ldr	r2, [pc, #112]	@ (8000d2c <MX_I2C4_Init+0x78>)
 8000cbc:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00100D14;
 8000cbe:	4b1a      	ldr	r3, [pc, #104]	@ (8000d28 <MX_I2C4_Init+0x74>)
 8000cc0:	4a1b      	ldr	r2, [pc, #108]	@ (8000d30 <MX_I2C4_Init+0x7c>)
 8000cc2:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8000cc4:	4b18      	ldr	r3, [pc, #96]	@ (8000d28 <MX_I2C4_Init+0x74>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000cca:	4b17      	ldr	r3, [pc, #92]	@ (8000d28 <MX_I2C4_Init+0x74>)
 8000ccc:	2201      	movs	r2, #1
 8000cce:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000cd0:	4b15      	ldr	r3, [pc, #84]	@ (8000d28 <MX_I2C4_Init+0x74>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8000cd6:	4b14      	ldr	r3, [pc, #80]	@ (8000d28 <MX_I2C4_Init+0x74>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000cdc:	4b12      	ldr	r3, [pc, #72]	@ (8000d28 <MX_I2C4_Init+0x74>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ce2:	4b11      	ldr	r3, [pc, #68]	@ (8000d28 <MX_I2C4_Init+0x74>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ce8:	4b0f      	ldr	r3, [pc, #60]	@ (8000d28 <MX_I2C4_Init+0x74>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8000cee:	480e      	ldr	r0, [pc, #56]	@ (8000d28 <MX_I2C4_Init+0x74>)
 8000cf0:	f003 f89a 	bl	8003e28 <HAL_I2C_Init>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8000cfa:	f000 fa1b 	bl	8001134 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000cfe:	2100      	movs	r1, #0
 8000d00:	4809      	ldr	r0, [pc, #36]	@ (8000d28 <MX_I2C4_Init+0x74>)
 8000d02:	f003 fe1d 	bl	8004940 <HAL_I2CEx_ConfigAnalogFilter>
 8000d06:	4603      	mov	r3, r0
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d001      	beq.n	8000d10 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8000d0c:	f000 fa12 	bl	8001134 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8000d10:	2100      	movs	r1, #0
 8000d12:	4805      	ldr	r0, [pc, #20]	@ (8000d28 <MX_I2C4_Init+0x74>)
 8000d14:	f003 fe5f 	bl	80049d6 <HAL_I2CEx_ConfigDigitalFilter>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d001      	beq.n	8000d22 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8000d1e:	f000 fa09 	bl	8001134 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8000d22:	bf00      	nop
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	2000017c 	.word	0x2000017c
 8000d2c:	40008400 	.word	0x40008400
 8000d30:	00100d14 	.word	0x00100d14

08000d34 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000d38:	4b14      	ldr	r3, [pc, #80]	@ (8000d8c <MX_UART4_Init+0x58>)
 8000d3a:	4a15      	ldr	r2, [pc, #84]	@ (8000d90 <MX_UART4_Init+0x5c>)
 8000d3c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8000d3e:	4b13      	ldr	r3, [pc, #76]	@ (8000d8c <MX_UART4_Init+0x58>)
 8000d40:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000d44:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000d46:	4b11      	ldr	r3, [pc, #68]	@ (8000d8c <MX_UART4_Init+0x58>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000d4c:	4b0f      	ldr	r3, [pc, #60]	@ (8000d8c <MX_UART4_Init+0x58>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000d52:	4b0e      	ldr	r3, [pc, #56]	@ (8000d8c <MX_UART4_Init+0x58>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000d58:	4b0c      	ldr	r3, [pc, #48]	@ (8000d8c <MX_UART4_Init+0x58>)
 8000d5a:	220c      	movs	r2, #12
 8000d5c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d5e:	4b0b      	ldr	r3, [pc, #44]	@ (8000d8c <MX_UART4_Init+0x58>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d64:	4b09      	ldr	r3, [pc, #36]	@ (8000d8c <MX_UART4_Init+0x58>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d6a:	4b08      	ldr	r3, [pc, #32]	@ (8000d8c <MX_UART4_Init+0x58>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d70:	4b06      	ldr	r3, [pc, #24]	@ (8000d8c <MX_UART4_Init+0x58>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000d76:	4805      	ldr	r0, [pc, #20]	@ (8000d8c <MX_UART4_Init+0x58>)
 8000d78:	f005 fcde 	bl	8006738 <HAL_UART_Init>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d001      	beq.n	8000d86 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8000d82:	f000 f9d7 	bl	8001134 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000d86:	bf00      	nop
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	200001d0 	.word	0x200001d0
 8000d90:	40004c00 	.word	0x40004c00

08000d94 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000dcc <MX_DMA_Init+0x38>)
 8000d9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d9e:	4a0b      	ldr	r2, [pc, #44]	@ (8000dcc <MX_DMA_Init+0x38>)
 8000da0:	f043 0301 	orr.w	r3, r3, #1
 8000da4:	6493      	str	r3, [r2, #72]	@ 0x48
 8000da6:	4b09      	ldr	r3, [pc, #36]	@ (8000dcc <MX_DMA_Init+0x38>)
 8000da8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000daa:	f003 0301 	and.w	r3, r3, #1
 8000dae:	607b      	str	r3, [r7, #4]
 8000db0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8000db2:	2200      	movs	r2, #0
 8000db4:	2105      	movs	r1, #5
 8000db6:	200b      	movs	r0, #11
 8000db8:	f002 fbba 	bl	8003530 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000dbc:	200b      	movs	r0, #11
 8000dbe:	f002 fbd3 	bl	8003568 <HAL_NVIC_EnableIRQ>

}
 8000dc2:	bf00      	nop
 8000dc4:	3708      	adds	r7, #8
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	40021000 	.word	0x40021000

08000dd0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b088      	sub	sp, #32
 8000dd4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dd6:	f107 030c 	add.w	r3, r7, #12
 8000dda:	2200      	movs	r2, #0
 8000ddc:	601a      	str	r2, [r3, #0]
 8000dde:	605a      	str	r2, [r3, #4]
 8000de0:	609a      	str	r2, [r3, #8]
 8000de2:	60da      	str	r2, [r3, #12]
 8000de4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000de6:	4b2a      	ldr	r3, [pc, #168]	@ (8000e90 <MX_GPIO_Init+0xc0>)
 8000de8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dea:	4a29      	ldr	r2, [pc, #164]	@ (8000e90 <MX_GPIO_Init+0xc0>)
 8000dec:	f043 0304 	orr.w	r3, r3, #4
 8000df0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000df2:	4b27      	ldr	r3, [pc, #156]	@ (8000e90 <MX_GPIO_Init+0xc0>)
 8000df4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000df6:	f003 0304 	and.w	r3, r3, #4
 8000dfa:	60bb      	str	r3, [r7, #8]
 8000dfc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dfe:	4b24      	ldr	r3, [pc, #144]	@ (8000e90 <MX_GPIO_Init+0xc0>)
 8000e00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e02:	4a23      	ldr	r2, [pc, #140]	@ (8000e90 <MX_GPIO_Init+0xc0>)
 8000e04:	f043 0302 	orr.w	r3, r3, #2
 8000e08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e0a:	4b21      	ldr	r3, [pc, #132]	@ (8000e90 <MX_GPIO_Init+0xc0>)
 8000e0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e0e:	f003 0302 	and.w	r3, r3, #2
 8000e12:	607b      	str	r3, [r7, #4]
 8000e14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e16:	4b1e      	ldr	r3, [pc, #120]	@ (8000e90 <MX_GPIO_Init+0xc0>)
 8000e18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e1a:	4a1d      	ldr	r2, [pc, #116]	@ (8000e90 <MX_GPIO_Init+0xc0>)
 8000e1c:	f043 0301 	orr.w	r3, r3, #1
 8000e20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e22:	4b1b      	ldr	r3, [pc, #108]	@ (8000e90 <MX_GPIO_Init+0xc0>)
 8000e24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e26:	f003 0301 	and.w	r3, r3, #1
 8000e2a:	603b      	str	r3, [r7, #0]
 8000e2c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OK_LED_GPIO_Port, OK_LED_Pin, GPIO_PIN_RESET);
 8000e2e:	2200      	movs	r2, #0
 8000e30:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e34:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e38:	f002 ffac 	bl	8003d94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Alert1_Pin */
  GPIO_InitStruct.Pin = Alert1_Pin;
 8000e3c:	2304      	movs	r3, #4
 8000e3e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e40:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000e44:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e46:	2301      	movs	r3, #1
 8000e48:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Alert1_GPIO_Port, &GPIO_InitStruct);
 8000e4a:	f107 030c 	add.w	r3, r7, #12
 8000e4e:	4619      	mov	r1, r3
 8000e50:	4810      	ldr	r0, [pc, #64]	@ (8000e94 <MX_GPIO_Init+0xc4>)
 8000e52:	f002 fe0d 	bl	8003a70 <HAL_GPIO_Init>

  /*Configure GPIO pin : OK_LED_Pin */
  GPIO_InitStruct.Pin = OK_LED_Pin;
 8000e56:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e5a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e60:	2300      	movs	r3, #0
 8000e62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e64:	2300      	movs	r3, #0
 8000e66:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(OK_LED_GPIO_Port, &GPIO_InitStruct);
 8000e68:	f107 030c 	add.w	r3, r7, #12
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e72:	f002 fdfd 	bl	8003a70 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8000e76:	2200      	movs	r2, #0
 8000e78:	2105      	movs	r1, #5
 8000e7a:	2008      	movs	r0, #8
 8000e7c:	f002 fb58 	bl	8003530 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000e80:	2008      	movs	r0, #8
 8000e82:	f002 fb71 	bl	8003568 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000e86:	bf00      	nop
 8000e88:	3720      	adds	r7, #32
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	40021000 	.word	0x40021000
 8000e94:	48000800 	.word	0x48000800

08000e98 <StartTask01>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask01 */
void StartTask01(void *argument)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOA, OK_LED_Pin);
 8000ea0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ea4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ea8:	f002 ff8c 	bl	8003dc4 <HAL_GPIO_TogglePin>
    osDelay(500);
 8000eac:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000eb0:	f006 fdf4 	bl	8007a9c <osDelay>
	  HAL_GPIO_TogglePin(GPIOA, OK_LED_Pin);
 8000eb4:	bf00      	nop
 8000eb6:	e7f3      	b.n	8000ea0 <StartTask01+0x8>

08000eb8 <HAL_ADC_ConvCpltCallback>:
  /* USER CODE END 5 */
}

/* USER CODE BEGIN Header_StartTask02 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8000eb8:	b480      	push	{r7}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
	dma_flag = 1;
 8000ec0:	4b04      	ldr	r3, [pc, #16]	@ (8000ed4 <HAL_ADC_ConvCpltCallback+0x1c>)
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	701a      	strb	r2, [r3, #0]
}
 8000ec6:	bf00      	nop
 8000ec8:	370c      	adds	r7, #12
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop
 8000ed4:	2000029c 	.word	0x2000029c

08000ed8 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b08e      	sub	sp, #56	@ 0x38
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */

  uint16_t adc_var_avg = 0;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	86fb      	strh	r3, [r7, #54]	@ 0x36
  CAN_TxHeaderTypeDef TxHeader;
  uint8_t adc_data[2];
  uint32_t TxMailbox;
  uint8_t can_data[5];

  TxHeader.StdId = 0x0;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	61bb      	str	r3, [r7, #24]
  TxHeader.DLC = 5;
 8000ee8:	2305      	movs	r3, #5
 8000eea:	62bb      	str	r3, [r7, #40]	@ 0x28

  adc_data[0] = adc_var_avg & 0xFF;
 8000eec:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8000eee:	b2db      	uxtb	r3, r3
 8000ef0:	753b      	strb	r3, [r7, #20]
  adc_data[1] = (adc_var_avg >> 8) & 0x0F;
 8000ef2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8000ef4:	0a1b      	lsrs	r3, r3, #8
 8000ef6:	b29b      	uxth	r3, r3
 8000ef8:	b2db      	uxtb	r3, r3
 8000efa:	f003 030f 	and.w	r3, r3, #15
 8000efe:	b2db      	uxtb	r3, r3
 8000f00:	757b      	strb	r3, [r7, #21]

  can_data[0] = TxHeader.StdId;
 8000f02:	69bb      	ldr	r3, [r7, #24]
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	733b      	strb	r3, [r7, #12]
  can_data[1] = adc_data[0];
 8000f08:	7d3b      	ldrb	r3, [r7, #20]
 8000f0a:	737b      	strb	r3, [r7, #13]
  can_data[2] = adc_data[1];
 8000f0c:	7d7b      	ldrb	r3, [r7, #21]
 8000f0e:	73bb      	strb	r3, [r7, #14]


  for (;;)
  {

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, ADC_BUF_LEN);
 8000f10:	220a      	movs	r2, #10
 8000f12:	4915      	ldr	r1, [pc, #84]	@ (8000f68 <StartTask02+0x90>)
 8000f14:	4815      	ldr	r0, [pc, #84]	@ (8000f6c <StartTask02+0x94>)
 8000f16:	f000 fff9 	bl	8001f0c <HAL_ADC_Start_DMA>
	// Start ADC with DMA
	while (!(dma_flag));
 8000f1a:	bf00      	nop
 8000f1c:	4b14      	ldr	r3, [pc, #80]	@ (8000f70 <StartTask02+0x98>)
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	b2db      	uxtb	r3, r3
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d0fa      	beq.n	8000f1c <StartTask02+0x44>

	// Stop ADC with DMA
	HAL_ADC_Stop_DMA(&hadc1);
 8000f26:	4811      	ldr	r0, [pc, #68]	@ (8000f6c <StartTask02+0x94>)
 8000f28:	f001 f8ac 	bl	8002084 <HAL_ADC_Stop_DMA>
	dma_flag = 0;
 8000f2c:	4b10      	ldr	r3, [pc, #64]	@ (8000f70 <StartTask02+0x98>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	701a      	strb	r2, [r3, #0]
	// Copy ADC buffer and compute average
	for (int i = 0; i < ADC_BUF_LEN; i++)
 8000f32:	2300      	movs	r3, #0
 8000f34:	633b      	str	r3, [r7, #48]	@ 0x30
 8000f36:	e009      	b.n	8000f4c <StartTask02+0x74>
	{
		adc_var_avg += adc_buf[i];
 8000f38:	4a0b      	ldr	r2, [pc, #44]	@ (8000f68 <StartTask02+0x90>)
 8000f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f3c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000f40:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8000f42:	4413      	add	r3, r2
 8000f44:	86fb      	strh	r3, [r7, #54]	@ 0x36
	for (int i = 0; i < ADC_BUF_LEN; i++)
 8000f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f48:	3301      	adds	r3, #1
 8000f4a:	633b      	str	r3, [r7, #48]	@ 0x30
 8000f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f4e:	2b09      	cmp	r3, #9
 8000f50:	ddf2      	ble.n	8000f38 <StartTask02+0x60>
	}
	adc_var_avg /= ADC_BUF_LEN;
 8000f52:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8000f54:	4a07      	ldr	r2, [pc, #28]	@ (8000f74 <StartTask02+0x9c>)
 8000f56:	fba2 2303 	umull	r2, r3, r2, r3
 8000f5a:	08db      	lsrs	r3, r3, #3
 8000f5c:	86fb      	strh	r3, [r7, #54]	@ 0x36
    // Wait until the ADC DMA completes
    osDelay(10); // Adjust delay if necessary
 8000f5e:	200a      	movs	r0, #10
 8000f60:	f006 fd9c 	bl	8007a9c <osDelay>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, ADC_BUF_LEN);
 8000f64:	e7d4      	b.n	8000f10 <StartTask02+0x38>
 8000f66:	bf00      	nop
 8000f68:	20000288 	.word	0x20000288
 8000f6c:	2000007c 	.word	0x2000007c
 8000f70:	2000029c 	.word	0x2000029c
 8000f74:	cccccccd 	.word	0xcccccccd

08000f78 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 8000f78:	b5b0      	push	{r4, r5, r7, lr}
 8000f7a:	b090      	sub	sp, #64	@ 0x40
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */

	int debounce_count = 0;
 8000f80:	2300      	movs	r3, #0
 8000f82:	63fb      	str	r3, [r7, #60]	@ 0x3c
	int HAL_CAN_BUSY = 0;
 8000f84:	2300      	movs	r3, #0
 8000f86:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint64_t messages_sent = 0;
 8000f88:	f04f 0200 	mov.w	r2, #0
 8000f8c:	f04f 0300 	mov.w	r3, #0
 8000f90:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

	CAN_TxHeaderTypeDef TxHeader;
	uint8_t TxData[8] = { 0 };
 8000f94:	2300      	movs	r3, #0
 8000f96:	60fb      	str	r3, [r7, #12]
 8000f98:	2300      	movs	r3, #0
 8000f9a:	613b      	str	r3, [r7, #16]
	uint32_t TxMailbox = { 0 };
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	60bb      	str	r3, [r7, #8]

	TxHeader.IDE = CAN_ID_STD; // Standard ID (not extended)
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	61fb      	str	r3, [r7, #28]
	TxHeader.StdId = 0x7FF; // 11 bit Identifier !!Change!!
 8000fa4:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000fa8:	617b      	str	r3, [r7, #20]
	TxHeader.RTR = CAN_RTR_DATA; // Std RTR Data frame
 8000faa:	2300      	movs	r3, #0
 8000fac:	623b      	str	r3, [r7, #32]
	TxHeader.DLC = 8; // 8 bytes being transmitted
 8000fae:	2308      	movs	r3, #8
 8000fb0:	627b      	str	r3, [r7, #36]	@ 0x24
	TxData[0] = 1;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	733b      	strb	r3, [r7, #12]

	Update_CAN_Message1(TxData, &U5.portValues, &U16.portValues);
 8000fb6:	f107 030c 	add.w	r3, r7, #12
 8000fba:	4a24      	ldr	r2, [pc, #144]	@ (800104c <StartTask03+0xd4>)
 8000fbc:	4924      	ldr	r1, [pc, #144]	@ (8001050 <StartTask03+0xd8>)
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f7ff fb94 	bl	80006ec <Update_CAN_Message1>

	/* Infinite loop */
	for(;;)
	{
	  // Read TCAL Input and update flags
	  if (GPIO_Interrupt_Triggered)
 8000fc4:	4b23      	ldr	r3, [pc, #140]	@ (8001054 <StartTask03+0xdc>)
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d018      	beq.n	8000ffe <StartTask03+0x86>
	  {
		  if (debounce_count++ <= 2) {continue;}
 8000fcc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000fce:	1c5a      	adds	r2, r3, #1
 8000fd0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8000fd2:	2b02      	cmp	r3, #2
 8000fd4:	dd38      	ble.n	8001048 <StartTask03+0xd0>
		  if (TCAL9538RSVR_HandleInterrupt(&U5) != HAL_OK){ Error_Handler(); }
 8000fd6:	4820      	ldr	r0, [pc, #128]	@ (8001058 <StartTask03+0xe0>)
 8000fd8:	f7ff fb08 	bl	80005ec <TCAL9538RSVR_HandleInterrupt>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d001      	beq.n	8000fe6 <StartTask03+0x6e>
 8000fe2:	f000 f8a7 	bl	8001134 <Error_Handler>
		  //if (TCAL9538RSVR_HandleInterrupt(&U16) != HAL_OK){ Error_Handler(); }


		  Update_CAN_Message1(TxData, &U5.portValues, &U16.portValues);
 8000fe6:	f107 030c 	add.w	r3, r7, #12
 8000fea:	4a18      	ldr	r2, [pc, #96]	@ (800104c <StartTask03+0xd4>)
 8000fec:	4918      	ldr	r1, [pc, #96]	@ (8001050 <StartTask03+0xd8>)
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f7ff fb7c 	bl	80006ec <Update_CAN_Message1>
		  GPIO_Interrupt_Triggered = 0;
 8000ff4:	4b17      	ldr	r3, [pc, #92]	@ (8001054 <StartTask03+0xdc>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	701a      	strb	r2, [r3, #0]
		  debounce_count = 0;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	63fb      	str	r3, [r7, #60]	@ 0x3c
	  }

	  // Send CAN messages
//	  while (!HAL_CAN_GetTxMailboxesFreeLevel(&hcan1));
	  HAL_StatusTypeDef status;
	  status = HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox);
 8000ffe:	f107 0308 	add.w	r3, r7, #8
 8001002:	f107 020c 	add.w	r2, r7, #12
 8001006:	f107 0114 	add.w	r1, r7, #20
 800100a:	4814      	ldr	r0, [pc, #80]	@ (800105c <StartTask03+0xe4>)
 800100c:	f002 f907 	bl	800321e <HAL_CAN_AddTxMessage>
 8001010:	4603      	mov	r3, r0
 8001012:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	  messages_sent++;
 8001016:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800101a:	1c54      	adds	r4, r2, #1
 800101c:	f143 0500 	adc.w	r5, r3, #0
 8001020:	e9c7 450c 	strd	r4, r5, [r7, #48]	@ 0x30
	  if (status == HAL_ERROR)
 8001024:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001028:	2b01      	cmp	r3, #1
 800102a:	d102      	bne.n	8001032 <StartTask03+0xba>
	  {
		  Error_Handler();
 800102c:	f000 f882 	bl	8001134 <Error_Handler>
 8001030:	e006      	b.n	8001040 <StartTask03+0xc8>
	  }
	  else if (status == HAL_BUSY)
 8001032:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001036:	2b02      	cmp	r3, #2
 8001038:	d102      	bne.n	8001040 <StartTask03+0xc8>
	  {
		  HAL_CAN_BUSY++;
 800103a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800103c:	3301      	adds	r3, #1
 800103e:	63bb      	str	r3, [r7, #56]	@ 0x38
	  }
	  osDelay(1);
 8001040:	2001      	movs	r0, #1
 8001042:	f006 fd2b 	bl	8007a9c <osDelay>
 8001046:	e7bd      	b.n	8000fc4 <StartTask03+0x4c>
		  if (debounce_count++ <= 2) {continue;}
 8001048:	bf00      	nop
	{
 800104a:	e7bb      	b.n	8000fc4 <StartTask03+0x4c>
 800104c:	20000279 	.word	0x20000279
 8001050:	20000271 	.word	0x20000271
 8001054:	20000284 	.word	0x20000284
 8001058:	2000026c 	.word	0x2000026c
 800105c:	2000012c 	.word	0x2000012c

08001060 <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void *argument)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b086      	sub	sp, #24
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */

  uint32_t lastBlinkTime = HAL_GetTick();
 8001068:	f000 fbba 	bl	80017e0 <HAL_GetTick>
 800106c:	6178      	str	r0, [r7, #20]
  const uint32_t blinkInterval = 500;
 800106e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001072:	613b      	str	r3, [r7, #16]

    // blinking logic needs to be done here now
    // use lightState variable to see what should be turned on and then 
    // update outputPortState

    uint32_t currentTick = HAL_GetTick();
 8001074:	f000 fbb4 	bl	80017e0 <HAL_GetTick>
 8001078:	60f8      	str	r0, [r7, #12]

    if (currentTick - lastBlinkTime > blinkInterval)
 800107a:	68fa      	ldr	r2, [r7, #12]
 800107c:	697b      	ldr	r3, [r7, #20]
 800107e:	1ad3      	subs	r3, r2, r3
 8001080:	693a      	ldr	r2, [r7, #16]
 8001082:	429a      	cmp	r2, r3
 8001084:	d230      	bcs.n	80010e8 <StartTask04+0x88>
    {
      lastBlinkTime = currentTick;
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	617b      	str	r3, [r7, #20]
      if (lightState == LIGHTS_LEFT)
 800108a:	4b1e      	ldr	r3, [pc, #120]	@ (8001104 <StartTask04+0xa4>)
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	2b01      	cmp	r3, #1
 8001090:	d107      	bne.n	80010a2 <StartTask04+0x42>
        outputPortState ^= OUTPUT_FL_LIGHT_CTRL;
 8001092:	4b1d      	ldr	r3, [pc, #116]	@ (8001108 <StartTask04+0xa8>)
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	f083 0310 	eor.w	r3, r3, #16
 800109a:	b2da      	uxtb	r2, r3
 800109c:	4b1a      	ldr	r3, [pc, #104]	@ (8001108 <StartTask04+0xa8>)
 800109e:	701a      	strb	r2, [r3, #0]
 80010a0:	e022      	b.n	80010e8 <StartTask04+0x88>
      else if (lightState == LIGHTS_RIGHT)
 80010a2:	4b18      	ldr	r3, [pc, #96]	@ (8001104 <StartTask04+0xa4>)
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	2b02      	cmp	r3, #2
 80010a8:	d107      	bne.n	80010ba <StartTask04+0x5a>
        outputPortState ^= OUTPUT_FR_LIGHT_CTRL;
 80010aa:	4b17      	ldr	r3, [pc, #92]	@ (8001108 <StartTask04+0xa8>)
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	f083 0320 	eor.w	r3, r3, #32
 80010b2:	b2da      	uxtb	r2, r3
 80010b4:	4b14      	ldr	r3, [pc, #80]	@ (8001108 <StartTask04+0xa8>)
 80010b6:	701a      	strb	r2, [r3, #0]
 80010b8:	e016      	b.n	80010e8 <StartTask04+0x88>
      else if (lightState == LIGHTS_HAZARD)
 80010ba:	4b12      	ldr	r3, [pc, #72]	@ (8001104 <StartTask04+0xa4>)
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	2b03      	cmp	r3, #3
 80010c0:	d107      	bne.n	80010d2 <StartTask04+0x72>
        outputPortState ^= (OUTPUT_FL_LIGHT_CTRL | OUTPUT_FR_LIGHT_CTRL);
 80010c2:	4b11      	ldr	r3, [pc, #68]	@ (8001108 <StartTask04+0xa8>)
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	f083 0330 	eor.w	r3, r3, #48	@ 0x30
 80010ca:	b2da      	uxtb	r2, r3
 80010cc:	4b0e      	ldr	r3, [pc, #56]	@ (8001108 <StartTask04+0xa8>)
 80010ce:	701a      	strb	r2, [r3, #0]
 80010d0:	e00a      	b.n	80010e8 <StartTask04+0x88>
      else if (lightState == LIGHTS_NONE)
 80010d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001104 <StartTask04+0xa4>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d106      	bne.n	80010e8 <StartTask04+0x88>
        outputPortState &= ~(OUTPUT_FL_LIGHT_CTRL | OUTPUT_FR_LIGHT_CTRL);
 80010da:	4b0b      	ldr	r3, [pc, #44]	@ (8001108 <StartTask04+0xa8>)
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80010e2:	b2da      	uxtb	r2, r3
 80010e4:	4b08      	ldr	r3, [pc, #32]	@ (8001108 <StartTask04+0xa8>)
 80010e6:	701a      	strb	r2, [r3, #0]
    }

    if(TCAL9538RSVR_SetOutput(&U7, &outputPortState) != HAL_OK)
 80010e8:	4907      	ldr	r1, [pc, #28]	@ (8001108 <StartTask04+0xa8>)
 80010ea:	4808      	ldr	r0, [pc, #32]	@ (800110c <StartTask04+0xac>)
 80010ec:	f7ff fab5 	bl	800065a <TCAL9538RSVR_SetOutput>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <StartTask04+0x9a>
    {
    	Error_Handler();
 80010f6:	f000 f81d 	bl	8001134 <Error_Handler>
    }

    osDelay(1);
 80010fa:	2001      	movs	r0, #1
 80010fc:	f006 fcce 	bl	8007a9c <osDelay>
  {
 8001100:	e7b8      	b.n	8001074 <StartTask04+0x14>
 8001102:	bf00      	nop
 8001104:	20000286 	.word	0x20000286
 8001108:	20000285 	.word	0x20000285
 800110c:	2000027c 	.word	0x2000027c

08001110 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a04      	ldr	r2, [pc, #16]	@ (8001130 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d101      	bne.n	8001126 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001122:	f000 fb49 	bl	80017b8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001126:	bf00      	nop
 8001128:	3708      	adds	r7, #8
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	40000400 	.word	0x40000400

08001134 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001138:	b672      	cpsid	i
}
 800113a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800113c:	bf00      	nop
 800113e:	e7fd      	b.n	800113c <Error_Handler+0x8>

08001140 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001146:	4b11      	ldr	r3, [pc, #68]	@ (800118c <HAL_MspInit+0x4c>)
 8001148:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800114a:	4a10      	ldr	r2, [pc, #64]	@ (800118c <HAL_MspInit+0x4c>)
 800114c:	f043 0301 	orr.w	r3, r3, #1
 8001150:	6613      	str	r3, [r2, #96]	@ 0x60
 8001152:	4b0e      	ldr	r3, [pc, #56]	@ (800118c <HAL_MspInit+0x4c>)
 8001154:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001156:	f003 0301 	and.w	r3, r3, #1
 800115a:	607b      	str	r3, [r7, #4]
 800115c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800115e:	4b0b      	ldr	r3, [pc, #44]	@ (800118c <HAL_MspInit+0x4c>)
 8001160:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001162:	4a0a      	ldr	r2, [pc, #40]	@ (800118c <HAL_MspInit+0x4c>)
 8001164:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001168:	6593      	str	r3, [r2, #88]	@ 0x58
 800116a:	4b08      	ldr	r3, [pc, #32]	@ (800118c <HAL_MspInit+0x4c>)
 800116c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800116e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001172:	603b      	str	r3, [r7, #0]
 8001174:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001176:	2200      	movs	r2, #0
 8001178:	210f      	movs	r1, #15
 800117a:	f06f 0001 	mvn.w	r0, #1
 800117e:	f002 f9d7 	bl	8003530 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001182:	bf00      	nop
 8001184:	3708      	adds	r7, #8
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	40021000 	.word	0x40021000

08001190 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b0ac      	sub	sp, #176	@ 0xb0
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001198:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800119c:	2200      	movs	r2, #0
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	605a      	str	r2, [r3, #4]
 80011a2:	609a      	str	r2, [r3, #8]
 80011a4:	60da      	str	r2, [r3, #12]
 80011a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011a8:	f107 0310 	add.w	r3, r7, #16
 80011ac:	228c      	movs	r2, #140	@ 0x8c
 80011ae:	2100      	movs	r1, #0
 80011b0:	4618      	mov	r0, r3
 80011b2:	f009 fac9 	bl	800a748 <memset>
  if(hadc->Instance==ADC1)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4a35      	ldr	r2, [pc, #212]	@ (8001290 <HAL_ADC_MspInit+0x100>)
 80011bc:	4293      	cmp	r3, r2
 80011be:	d163      	bne.n	8001288 <HAL_ADC_MspInit+0xf8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80011c0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80011c4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 80011c6:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 80011ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011ce:	f107 0310 	add.w	r3, r7, #16
 80011d2:	4618      	mov	r0, r3
 80011d4:	f004 fb20 	bl	8005818 <HAL_RCCEx_PeriphCLKConfig>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 80011de:	f7ff ffa9 	bl	8001134 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80011e2:	4b2c      	ldr	r3, [pc, #176]	@ (8001294 <HAL_ADC_MspInit+0x104>)
 80011e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e6:	4a2b      	ldr	r2, [pc, #172]	@ (8001294 <HAL_ADC_MspInit+0x104>)
 80011e8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80011ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ee:	4b29      	ldr	r3, [pc, #164]	@ (8001294 <HAL_ADC_MspInit+0x104>)
 80011f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80011f6:	60fb      	str	r3, [r7, #12]
 80011f8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011fa:	4b26      	ldr	r3, [pc, #152]	@ (8001294 <HAL_ADC_MspInit+0x104>)
 80011fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011fe:	4a25      	ldr	r2, [pc, #148]	@ (8001294 <HAL_ADC_MspInit+0x104>)
 8001200:	f043 0304 	orr.w	r3, r3, #4
 8001204:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001206:	4b23      	ldr	r3, [pc, #140]	@ (8001294 <HAL_ADC_MspInit+0x104>)
 8001208:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800120a:	f003 0304 	and.w	r3, r3, #4
 800120e:	60bb      	str	r3, [r7, #8]
 8001210:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001212:	2301      	movs	r3, #1
 8001214:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001218:	2303      	movs	r3, #3
 800121a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121e:	2300      	movs	r3, #0
 8001220:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001224:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001228:	4619      	mov	r1, r3
 800122a:	481b      	ldr	r0, [pc, #108]	@ (8001298 <HAL_ADC_MspInit+0x108>)
 800122c:	f002 fc20 	bl	8003a70 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001230:	4b1a      	ldr	r3, [pc, #104]	@ (800129c <HAL_ADC_MspInit+0x10c>)
 8001232:	4a1b      	ldr	r2, [pc, #108]	@ (80012a0 <HAL_ADC_MspInit+0x110>)
 8001234:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8001236:	4b19      	ldr	r3, [pc, #100]	@ (800129c <HAL_ADC_MspInit+0x10c>)
 8001238:	2200      	movs	r2, #0
 800123a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800123c:	4b17      	ldr	r3, [pc, #92]	@ (800129c <HAL_ADC_MspInit+0x10c>)
 800123e:	2200      	movs	r2, #0
 8001240:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001242:	4b16      	ldr	r3, [pc, #88]	@ (800129c <HAL_ADC_MspInit+0x10c>)
 8001244:	2200      	movs	r2, #0
 8001246:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001248:	4b14      	ldr	r3, [pc, #80]	@ (800129c <HAL_ADC_MspInit+0x10c>)
 800124a:	2280      	movs	r2, #128	@ 0x80
 800124c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800124e:	4b13      	ldr	r3, [pc, #76]	@ (800129c <HAL_ADC_MspInit+0x10c>)
 8001250:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001254:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001256:	4b11      	ldr	r3, [pc, #68]	@ (800129c <HAL_ADC_MspInit+0x10c>)
 8001258:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800125c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800125e:	4b0f      	ldr	r3, [pc, #60]	@ (800129c <HAL_ADC_MspInit+0x10c>)
 8001260:	2220      	movs	r2, #32
 8001262:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8001264:	4b0d      	ldr	r3, [pc, #52]	@ (800129c <HAL_ADC_MspInit+0x10c>)
 8001266:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800126a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800126c:	480b      	ldr	r0, [pc, #44]	@ (800129c <HAL_ADC_MspInit+0x10c>)
 800126e:	f002 f989 	bl	8003584 <HAL_DMA_Init>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <HAL_ADC_MspInit+0xec>
    {
      Error_Handler();
 8001278:	f7ff ff5c 	bl	8001134 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	4a07      	ldr	r2, [pc, #28]	@ (800129c <HAL_ADC_MspInit+0x10c>)
 8001280:	651a      	str	r2, [r3, #80]	@ 0x50
 8001282:	4a06      	ldr	r2, [pc, #24]	@ (800129c <HAL_ADC_MspInit+0x10c>)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001288:	bf00      	nop
 800128a:	37b0      	adds	r7, #176	@ 0xb0
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	50040000 	.word	0x50040000
 8001294:	40021000 	.word	0x40021000
 8001298:	48000800 	.word	0x48000800
 800129c:	200000e4 	.word	0x200000e4
 80012a0:	40020008 	.word	0x40020008

080012a4 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b08c      	sub	sp, #48	@ 0x30
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ac:	f107 031c 	add.w	r3, r7, #28
 80012b0:	2200      	movs	r2, #0
 80012b2:	601a      	str	r2, [r3, #0]
 80012b4:	605a      	str	r2, [r3, #4]
 80012b6:	609a      	str	r2, [r3, #8]
 80012b8:	60da      	str	r2, [r3, #12]
 80012ba:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4a4e      	ldr	r2, [pc, #312]	@ (80013fc <HAL_CAN_MspInit+0x158>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d143      	bne.n	800134e <HAL_CAN_MspInit+0xaa>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 80012c6:	4b4e      	ldr	r3, [pc, #312]	@ (8001400 <HAL_CAN_MspInit+0x15c>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	3301      	adds	r3, #1
 80012cc:	4a4c      	ldr	r2, [pc, #304]	@ (8001400 <HAL_CAN_MspInit+0x15c>)
 80012ce:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80012d0:	4b4b      	ldr	r3, [pc, #300]	@ (8001400 <HAL_CAN_MspInit+0x15c>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	2b01      	cmp	r3, #1
 80012d6:	d10b      	bne.n	80012f0 <HAL_CAN_MspInit+0x4c>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80012d8:	4b4a      	ldr	r3, [pc, #296]	@ (8001404 <HAL_CAN_MspInit+0x160>)
 80012da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012dc:	4a49      	ldr	r2, [pc, #292]	@ (8001404 <HAL_CAN_MspInit+0x160>)
 80012de:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80012e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80012e4:	4b47      	ldr	r3, [pc, #284]	@ (8001404 <HAL_CAN_MspInit+0x160>)
 80012e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012ec:	61bb      	str	r3, [r7, #24]
 80012ee:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012f0:	4b44      	ldr	r3, [pc, #272]	@ (8001404 <HAL_CAN_MspInit+0x160>)
 80012f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012f4:	4a43      	ldr	r2, [pc, #268]	@ (8001404 <HAL_CAN_MspInit+0x160>)
 80012f6:	f043 0302 	orr.w	r3, r3, #2
 80012fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012fc:	4b41      	ldr	r3, [pc, #260]	@ (8001404 <HAL_CAN_MspInit+0x160>)
 80012fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001300:	f003 0302 	and.w	r3, r3, #2
 8001304:	617b      	str	r3, [r7, #20]
 8001306:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001308:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800130c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800130e:	2302      	movs	r3, #2
 8001310:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001312:	2301      	movs	r3, #1
 8001314:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001316:	2303      	movs	r3, #3
 8001318:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800131a:	2309      	movs	r3, #9
 800131c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800131e:	f107 031c 	add.w	r3, r7, #28
 8001322:	4619      	mov	r1, r3
 8001324:	4838      	ldr	r0, [pc, #224]	@ (8001408 <HAL_CAN_MspInit+0x164>)
 8001326:	f002 fba3 	bl	8003a70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800132a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800132e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001330:	2302      	movs	r3, #2
 8001332:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001334:	2300      	movs	r3, #0
 8001336:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001338:	2303      	movs	r3, #3
 800133a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800133c:	2309      	movs	r3, #9
 800133e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001340:	f107 031c 	add.w	r3, r7, #28
 8001344:	4619      	mov	r1, r3
 8001346:	4830      	ldr	r0, [pc, #192]	@ (8001408 <HAL_CAN_MspInit+0x164>)
 8001348:	f002 fb92 	bl	8003a70 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 800134c:	e051      	b.n	80013f2 <HAL_CAN_MspInit+0x14e>
  else if(hcan->Instance==CAN2)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4a2e      	ldr	r2, [pc, #184]	@ (800140c <HAL_CAN_MspInit+0x168>)
 8001354:	4293      	cmp	r3, r2
 8001356:	d14c      	bne.n	80013f2 <HAL_CAN_MspInit+0x14e>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8001358:	4b2a      	ldr	r3, [pc, #168]	@ (8001404 <HAL_CAN_MspInit+0x160>)
 800135a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800135c:	4a29      	ldr	r2, [pc, #164]	@ (8001404 <HAL_CAN_MspInit+0x160>)
 800135e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001362:	6593      	str	r3, [r2, #88]	@ 0x58
 8001364:	4b27      	ldr	r3, [pc, #156]	@ (8001404 <HAL_CAN_MspInit+0x160>)
 8001366:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001368:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800136c:	613b      	str	r3, [r7, #16]
 800136e:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001370:	4b23      	ldr	r3, [pc, #140]	@ (8001400 <HAL_CAN_MspInit+0x15c>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	3301      	adds	r3, #1
 8001376:	4a22      	ldr	r2, [pc, #136]	@ (8001400 <HAL_CAN_MspInit+0x15c>)
 8001378:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 800137a:	4b21      	ldr	r3, [pc, #132]	@ (8001400 <HAL_CAN_MspInit+0x15c>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	2b01      	cmp	r3, #1
 8001380:	d10b      	bne.n	800139a <HAL_CAN_MspInit+0xf6>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001382:	4b20      	ldr	r3, [pc, #128]	@ (8001404 <HAL_CAN_MspInit+0x160>)
 8001384:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001386:	4a1f      	ldr	r2, [pc, #124]	@ (8001404 <HAL_CAN_MspInit+0x160>)
 8001388:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800138c:	6593      	str	r3, [r2, #88]	@ 0x58
 800138e:	4b1d      	ldr	r3, [pc, #116]	@ (8001404 <HAL_CAN_MspInit+0x160>)
 8001390:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001392:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001396:	60fb      	str	r3, [r7, #12]
 8001398:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800139a:	4b1a      	ldr	r3, [pc, #104]	@ (8001404 <HAL_CAN_MspInit+0x160>)
 800139c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800139e:	4a19      	ldr	r2, [pc, #100]	@ (8001404 <HAL_CAN_MspInit+0x160>)
 80013a0:	f043 0302 	orr.w	r3, r3, #2
 80013a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013a6:	4b17      	ldr	r3, [pc, #92]	@ (8001404 <HAL_CAN_MspInit+0x160>)
 80013a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013aa:	f003 0302 	and.w	r3, r3, #2
 80013ae:	60bb      	str	r3, [r7, #8]
 80013b0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80013b2:	2320      	movs	r3, #32
 80013b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b6:	2302      	movs	r3, #2
 80013b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013ba:	2301      	movs	r3, #1
 80013bc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013be:	2303      	movs	r3, #3
 80013c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_CAN2;
 80013c2:	2303      	movs	r3, #3
 80013c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013c6:	f107 031c 	add.w	r3, r7, #28
 80013ca:	4619      	mov	r1, r3
 80013cc:	480e      	ldr	r0, [pc, #56]	@ (8001408 <HAL_CAN_MspInit+0x164>)
 80013ce:	f002 fb4f 	bl	8003a70 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80013d2:	2340      	movs	r3, #64	@ 0x40
 80013d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d6:	2302      	movs	r3, #2
 80013d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013da:	2300      	movs	r3, #0
 80013dc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013de:	2303      	movs	r3, #3
 80013e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_CAN2;
 80013e2:	2308      	movs	r3, #8
 80013e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e6:	f107 031c 	add.w	r3, r7, #28
 80013ea:	4619      	mov	r1, r3
 80013ec:	4806      	ldr	r0, [pc, #24]	@ (8001408 <HAL_CAN_MspInit+0x164>)
 80013ee:	f002 fb3f 	bl	8003a70 <HAL_GPIO_Init>
}
 80013f2:	bf00      	nop
 80013f4:	3730      	adds	r7, #48	@ 0x30
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	40006400 	.word	0x40006400
 8001400:	200002a0 	.word	0x200002a0
 8001404:	40021000 	.word	0x40021000
 8001408:	48000400 	.word	0x48000400
 800140c:	40006800 	.word	0x40006800

08001410 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b0ac      	sub	sp, #176	@ 0xb0
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001418:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800141c:	2200      	movs	r2, #0
 800141e:	601a      	str	r2, [r3, #0]
 8001420:	605a      	str	r2, [r3, #4]
 8001422:	609a      	str	r2, [r3, #8]
 8001424:	60da      	str	r2, [r3, #12]
 8001426:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001428:	f107 0310 	add.w	r3, r7, #16
 800142c:	228c      	movs	r2, #140	@ 0x8c
 800142e:	2100      	movs	r1, #0
 8001430:	4618      	mov	r0, r3
 8001432:	f009 f989 	bl	800a748 <memset>
  if(hi2c->Instance==I2C4)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a22      	ldr	r2, [pc, #136]	@ (80014c4 <HAL_I2C_MspInit+0xb4>)
 800143c:	4293      	cmp	r3, r2
 800143e:	d13c      	bne.n	80014ba <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8001440:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001444:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8001446:	2300      	movs	r3, #0
 8001448:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800144a:	f107 0310 	add.w	r3, r7, #16
 800144e:	4618      	mov	r0, r3
 8001450:	f004 f9e2 	bl	8005818 <HAL_RCCEx_PeriphCLKConfig>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800145a:	f7ff fe6b 	bl	8001134 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800145e:	4b1a      	ldr	r3, [pc, #104]	@ (80014c8 <HAL_I2C_MspInit+0xb8>)
 8001460:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001462:	4a19      	ldr	r2, [pc, #100]	@ (80014c8 <HAL_I2C_MspInit+0xb8>)
 8001464:	f043 0302 	orr.w	r3, r3, #2
 8001468:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800146a:	4b17      	ldr	r3, [pc, #92]	@ (80014c8 <HAL_I2C_MspInit+0xb8>)
 800146c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800146e:	f003 0302 	and.w	r3, r3, #2
 8001472:	60fb      	str	r3, [r7, #12]
 8001474:	68fb      	ldr	r3, [r7, #12]
    /**I2C4 GPIO Configuration
    PB10     ------> I2C4_SCL
    PB11     ------> I2C4_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001476:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800147a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800147e:	2312      	movs	r3, #18
 8001480:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001484:	2300      	movs	r3, #0
 8001486:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800148a:	2303      	movs	r3, #3
 800148c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF3_I2C4;
 8001490:	2303      	movs	r3, #3
 8001492:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001496:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800149a:	4619      	mov	r1, r3
 800149c:	480b      	ldr	r0, [pc, #44]	@ (80014cc <HAL_I2C_MspInit+0xbc>)
 800149e:	f002 fae7 	bl	8003a70 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 80014a2:	4b09      	ldr	r3, [pc, #36]	@ (80014c8 <HAL_I2C_MspInit+0xb8>)
 80014a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014a6:	4a08      	ldr	r2, [pc, #32]	@ (80014c8 <HAL_I2C_MspInit+0xb8>)
 80014a8:	f043 0302 	orr.w	r3, r3, #2
 80014ac:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80014ae:	4b06      	ldr	r3, [pc, #24]	@ (80014c8 <HAL_I2C_MspInit+0xb8>)
 80014b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014b2:	f003 0302 	and.w	r3, r3, #2
 80014b6:	60bb      	str	r3, [r7, #8]
 80014b8:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C4_MspInit 1 */

  }

}
 80014ba:	bf00      	nop
 80014bc:	37b0      	adds	r7, #176	@ 0xb0
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	40008400 	.word	0x40008400
 80014c8:	40021000 	.word	0x40021000
 80014cc:	48000400 	.word	0x48000400

080014d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b0ac      	sub	sp, #176	@ 0xb0
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80014dc:	2200      	movs	r2, #0
 80014de:	601a      	str	r2, [r3, #0]
 80014e0:	605a      	str	r2, [r3, #4]
 80014e2:	609a      	str	r2, [r3, #8]
 80014e4:	60da      	str	r2, [r3, #12]
 80014e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014e8:	f107 0310 	add.w	r3, r7, #16
 80014ec:	228c      	movs	r2, #140	@ 0x8c
 80014ee:	2100      	movs	r1, #0
 80014f0:	4618      	mov	r0, r3
 80014f2:	f009 f929 	bl	800a748 <memset>
  if(huart->Instance==UART4)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a25      	ldr	r2, [pc, #148]	@ (8001590 <HAL_UART_MspInit+0xc0>)
 80014fc:	4293      	cmp	r3, r2
 80014fe:	d143      	bne.n	8001588 <HAL_UART_MspInit+0xb8>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001500:	2308      	movs	r3, #8
 8001502:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8001504:	2300      	movs	r3, #0
 8001506:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001508:	f107 0310 	add.w	r3, r7, #16
 800150c:	4618      	mov	r0, r3
 800150e:	f004 f983 	bl	8005818 <HAL_RCCEx_PeriphCLKConfig>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001518:	f7ff fe0c 	bl	8001134 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800151c:	4b1d      	ldr	r3, [pc, #116]	@ (8001594 <HAL_UART_MspInit+0xc4>)
 800151e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001520:	4a1c      	ldr	r2, [pc, #112]	@ (8001594 <HAL_UART_MspInit+0xc4>)
 8001522:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001526:	6593      	str	r3, [r2, #88]	@ 0x58
 8001528:	4b1a      	ldr	r3, [pc, #104]	@ (8001594 <HAL_UART_MspInit+0xc4>)
 800152a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800152c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001530:	60fb      	str	r3, [r7, #12]
 8001532:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001534:	4b17      	ldr	r3, [pc, #92]	@ (8001594 <HAL_UART_MspInit+0xc4>)
 8001536:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001538:	4a16      	ldr	r2, [pc, #88]	@ (8001594 <HAL_UART_MspInit+0xc4>)
 800153a:	f043 0304 	orr.w	r3, r3, #4
 800153e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001540:	4b14      	ldr	r3, [pc, #80]	@ (8001594 <HAL_UART_MspInit+0xc4>)
 8001542:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001544:	f003 0304 	and.w	r3, r3, #4
 8001548:	60bb      	str	r3, [r7, #8]
 800154a:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800154c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001550:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001554:	2302      	movs	r3, #2
 8001556:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155a:	2300      	movs	r3, #0
 800155c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001560:	2303      	movs	r3, #3
 8001562:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001566:	2308      	movs	r3, #8
 8001568:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800156c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001570:	4619      	mov	r1, r3
 8001572:	4809      	ldr	r0, [pc, #36]	@ (8001598 <HAL_UART_MspInit+0xc8>)
 8001574:	f002 fa7c 	bl	8003a70 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8001578:	2200      	movs	r2, #0
 800157a:	2105      	movs	r1, #5
 800157c:	2034      	movs	r0, #52	@ 0x34
 800157e:	f001 ffd7 	bl	8003530 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001582:	2034      	movs	r0, #52	@ 0x34
 8001584:	f001 fff0 	bl	8003568 <HAL_NVIC_EnableIRQ>

  /* USER CODE END UART4_MspInit 1 */

  }

}
 8001588:	bf00      	nop
 800158a:	37b0      	adds	r7, #176	@ 0xb0
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	40004c00 	.word	0x40004c00
 8001594:	40021000 	.word	0x40021000
 8001598:	48000800 	.word	0x48000800

0800159c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b08e      	sub	sp, #56	@ 0x38
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80015a4:	2300      	movs	r3, #0
 80015a6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 80015aa:	4b34      	ldr	r3, [pc, #208]	@ (800167c <HAL_InitTick+0xe0>)
 80015ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ae:	4a33      	ldr	r2, [pc, #204]	@ (800167c <HAL_InitTick+0xe0>)
 80015b0:	f043 0302 	orr.w	r3, r3, #2
 80015b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80015b6:	4b31      	ldr	r3, [pc, #196]	@ (800167c <HAL_InitTick+0xe0>)
 80015b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ba:	f003 0302 	and.w	r3, r3, #2
 80015be:	60fb      	str	r3, [r7, #12]
 80015c0:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80015c2:	f107 0210 	add.w	r2, r7, #16
 80015c6:	f107 0314 	add.w	r3, r7, #20
 80015ca:	4611      	mov	r1, r2
 80015cc:	4618      	mov	r0, r3
 80015ce:	f004 f891 	bl	80056f4 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80015d2:	6a3b      	ldr	r3, [r7, #32]
 80015d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80015d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d103      	bne.n	80015e4 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80015dc:	f004 f85e 	bl	800569c <HAL_RCC_GetPCLK1Freq>
 80015e0:	6378      	str	r0, [r7, #52]	@ 0x34
 80015e2:	e004      	b.n	80015ee <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80015e4:	f004 f85a 	bl	800569c <HAL_RCC_GetPCLK1Freq>
 80015e8:	4603      	mov	r3, r0
 80015ea:	005b      	lsls	r3, r3, #1
 80015ec:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80015ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80015f0:	4a23      	ldr	r2, [pc, #140]	@ (8001680 <HAL_InitTick+0xe4>)
 80015f2:	fba2 2303 	umull	r2, r3, r2, r3
 80015f6:	0c9b      	lsrs	r3, r3, #18
 80015f8:	3b01      	subs	r3, #1
 80015fa:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 80015fc:	4b21      	ldr	r3, [pc, #132]	@ (8001684 <HAL_InitTick+0xe8>)
 80015fe:	4a22      	ldr	r2, [pc, #136]	@ (8001688 <HAL_InitTick+0xec>)
 8001600:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8001602:	4b20      	ldr	r3, [pc, #128]	@ (8001684 <HAL_InitTick+0xe8>)
 8001604:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001608:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 800160a:	4a1e      	ldr	r2, [pc, #120]	@ (8001684 <HAL_InitTick+0xe8>)
 800160c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800160e:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8001610:	4b1c      	ldr	r3, [pc, #112]	@ (8001684 <HAL_InitTick+0xe8>)
 8001612:	2200      	movs	r2, #0
 8001614:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001616:	4b1b      	ldr	r3, [pc, #108]	@ (8001684 <HAL_InitTick+0xe8>)
 8001618:	2200      	movs	r2, #0
 800161a:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800161c:	4b19      	ldr	r3, [pc, #100]	@ (8001684 <HAL_InitTick+0xe8>)
 800161e:	2200      	movs	r2, #0
 8001620:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 8001622:	4818      	ldr	r0, [pc, #96]	@ (8001684 <HAL_InitTick+0xe8>)
 8001624:	f004 fdc2 	bl	80061ac <HAL_TIM_Base_Init>
 8001628:	4603      	mov	r3, r0
 800162a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800162e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001632:	2b00      	cmp	r3, #0
 8001634:	d11b      	bne.n	800166e <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8001636:	4813      	ldr	r0, [pc, #76]	@ (8001684 <HAL_InitTick+0xe8>)
 8001638:	f004 fe1a 	bl	8006270 <HAL_TIM_Base_Start_IT>
 800163c:	4603      	mov	r3, r0
 800163e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001642:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001646:	2b00      	cmp	r3, #0
 8001648:	d111      	bne.n	800166e <HAL_InitTick+0xd2>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800164a:	201d      	movs	r0, #29
 800164c:	f001 ff8c 	bl	8003568 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	2b0f      	cmp	r3, #15
 8001654:	d808      	bhi.n	8001668 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 8001656:	2200      	movs	r2, #0
 8001658:	6879      	ldr	r1, [r7, #4]
 800165a:	201d      	movs	r0, #29
 800165c:	f001 ff68 	bl	8003530 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001660:	4a0a      	ldr	r2, [pc, #40]	@ (800168c <HAL_InitTick+0xf0>)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6013      	str	r3, [r2, #0]
 8001666:	e002      	b.n	800166e <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001668:	2301      	movs	r3, #1
 800166a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800166e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001672:	4618      	mov	r0, r3
 8001674:	3738      	adds	r7, #56	@ 0x38
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	40021000 	.word	0x40021000
 8001680:	431bde83 	.word	0x431bde83
 8001684:	200002a4 	.word	0x200002a4
 8001688:	40000400 	.word	0x40000400
 800168c:	20000004 	.word	0x20000004

08001690 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001694:	bf00      	nop
 8001696:	e7fd      	b.n	8001694 <NMI_Handler+0x4>

08001698 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800169c:	bf00      	nop
 800169e:	e7fd      	b.n	800169c <HardFault_Handler+0x4>

080016a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016a4:	bf00      	nop
 80016a6:	e7fd      	b.n	80016a4 <MemManage_Handler+0x4>

080016a8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016a8:	b480      	push	{r7}
 80016aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016ac:	bf00      	nop
 80016ae:	e7fd      	b.n	80016ac <BusFault_Handler+0x4>

080016b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016b4:	bf00      	nop
 80016b6:	e7fd      	b.n	80016b4 <UsageFault_Handler+0x4>

080016b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016bc:	bf00      	nop
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr

080016c6 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80016c6:	b580      	push	{r7, lr}
 80016c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Alert1_Pin);
 80016ca:	2004      	movs	r0, #4
 80016cc:	f002 fb94 	bl	8003df8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80016d0:	bf00      	nop
 80016d2:	bd80      	pop	{r7, pc}

080016d4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80016d8:	4802      	ldr	r0, [pc, #8]	@ (80016e4 <DMA1_Channel1_IRQHandler+0x10>)
 80016da:	f002 f8ea 	bl	80038b2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80016de:	bf00      	nop
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	200000e4 	.word	0x200000e4

080016e8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80016ec:	4802      	ldr	r0, [pc, #8]	@ (80016f8 <TIM3_IRQHandler+0x10>)
 80016ee:	f004 fe2f 	bl	8006350 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80016f2:	bf00      	nop
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	200002a4 	.word	0x200002a4

080016fc <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001700:	4802      	ldr	r0, [pc, #8]	@ (800170c <UART4_IRQHandler+0x10>)
 8001702:	f005 f867 	bl	80067d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001706:	bf00      	nop
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	200001d0 	.word	0x200001d0

08001710 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001714:	4b06      	ldr	r3, [pc, #24]	@ (8001730 <SystemInit+0x20>)
 8001716:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800171a:	4a05      	ldr	r2, [pc, #20]	@ (8001730 <SystemInit+0x20>)
 800171c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001720:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001724:	bf00      	nop
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr
 800172e:	bf00      	nop
 8001730:	e000ed00 	.word	0xe000ed00

08001734 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001734:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800176c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001738:	f7ff ffea 	bl	8001710 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800173c:	480c      	ldr	r0, [pc, #48]	@ (8001770 <LoopForever+0x6>)
  ldr r1, =_edata
 800173e:	490d      	ldr	r1, [pc, #52]	@ (8001774 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001740:	4a0d      	ldr	r2, [pc, #52]	@ (8001778 <LoopForever+0xe>)
  movs r3, #0
 8001742:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001744:	e002      	b.n	800174c <LoopCopyDataInit>

08001746 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001746:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001748:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800174a:	3304      	adds	r3, #4

0800174c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800174c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800174e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001750:	d3f9      	bcc.n	8001746 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001752:	4a0a      	ldr	r2, [pc, #40]	@ (800177c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001754:	4c0a      	ldr	r4, [pc, #40]	@ (8001780 <LoopForever+0x16>)
  movs r3, #0
 8001756:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001758:	e001      	b.n	800175e <LoopFillZerobss>

0800175a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800175a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800175c:	3204      	adds	r2, #4

0800175e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800175e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001760:	d3fb      	bcc.n	800175a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001762:	f009 f84f 	bl	800a804 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001766:	f7ff f87b 	bl	8000860 <main>

0800176a <LoopForever>:

LoopForever:
    b LoopForever
 800176a:	e7fe      	b.n	800176a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800176c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001770:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001774:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001778:	0800aa88 	.word	0x0800aa88
  ldr r2, =_sbss
 800177c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001780:	20001dd4 	.word	0x20001dd4

08001784 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001784:	e7fe      	b.n	8001784 <ADC1_2_IRQHandler>

08001786 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001786:	b580      	push	{r7, lr}
 8001788:	b082      	sub	sp, #8
 800178a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800178c:	2300      	movs	r3, #0
 800178e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001790:	2003      	movs	r0, #3
 8001792:	f001 fec2 	bl	800351a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001796:	200f      	movs	r0, #15
 8001798:	f7ff ff00 	bl	800159c <HAL_InitTick>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d002      	beq.n	80017a8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
 80017a4:	71fb      	strb	r3, [r7, #7]
 80017a6:	e001      	b.n	80017ac <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80017a8:	f7ff fcca 	bl	8001140 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80017ac:	79fb      	ldrb	r3, [r7, #7]
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
	...

080017b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80017bc:	4b06      	ldr	r3, [pc, #24]	@ (80017d8 <HAL_IncTick+0x20>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	461a      	mov	r2, r3
 80017c2:	4b06      	ldr	r3, [pc, #24]	@ (80017dc <HAL_IncTick+0x24>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4413      	add	r3, r2
 80017c8:	4a04      	ldr	r2, [pc, #16]	@ (80017dc <HAL_IncTick+0x24>)
 80017ca:	6013      	str	r3, [r2, #0]
}
 80017cc:	bf00      	nop
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	20000008 	.word	0x20000008
 80017dc:	200002f0 	.word	0x200002f0

080017e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  return uwTick;
 80017e4:	4b03      	ldr	r3, [pc, #12]	@ (80017f4 <HAL_GetTick+0x14>)
 80017e6:	681b      	ldr	r3, [r3, #0]
}
 80017e8:	4618      	mov	r0, r3
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr
 80017f2:	bf00      	nop
 80017f4:	200002f0 	.word	0x200002f0

080017f8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b083      	sub	sp, #12
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
 8001800:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	689b      	ldr	r3, [r3, #8]
 8001806:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	431a      	orrs	r2, r3
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	609a      	str	r2, [r3, #8]
}
 8001812:	bf00      	nop
 8001814:	370c      	adds	r7, #12
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr

0800181e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800181e:	b480      	push	{r7}
 8001820:	b083      	sub	sp, #12
 8001822:	af00      	add	r7, sp, #0
 8001824:	6078      	str	r0, [r7, #4]
 8001826:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	689b      	ldr	r3, [r3, #8]
 800182c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	431a      	orrs	r2, r3
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	609a      	str	r2, [r3, #8]
}
 8001838:	bf00      	nop
 800183a:	370c      	adds	r7, #12
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr

08001844 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001844:	b480      	push	{r7}
 8001846:	b083      	sub	sp, #12
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	689b      	ldr	r3, [r3, #8]
 8001850:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001854:	4618      	mov	r0, r3
 8001856:	370c      	adds	r7, #12
 8001858:	46bd      	mov	sp, r7
 800185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185e:	4770      	bx	lr

08001860 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001860:	b480      	push	{r7}
 8001862:	b087      	sub	sp, #28
 8001864:	af00      	add	r7, sp, #0
 8001866:	60f8      	str	r0, [r7, #12]
 8001868:	60b9      	str	r1, [r7, #8]
 800186a:	607a      	str	r2, [r7, #4]
 800186c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	3360      	adds	r3, #96	@ 0x60
 8001872:	461a      	mov	r2, r3
 8001874:	68bb      	ldr	r3, [r7, #8]
 8001876:	009b      	lsls	r3, r3, #2
 8001878:	4413      	add	r3, r2
 800187a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	4b08      	ldr	r3, [pc, #32]	@ (80018a4 <LL_ADC_SetOffset+0x44>)
 8001882:	4013      	ands	r3, r2
 8001884:	687a      	ldr	r2, [r7, #4]
 8001886:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800188a:	683a      	ldr	r2, [r7, #0]
 800188c:	430a      	orrs	r2, r1
 800188e:	4313      	orrs	r3, r2
 8001890:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001898:	bf00      	nop
 800189a:	371c      	adds	r7, #28
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr
 80018a4:	03fff000 	.word	0x03fff000

080018a8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b085      	sub	sp, #20
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
 80018b0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	3360      	adds	r3, #96	@ 0x60
 80018b6:	461a      	mov	r2, r3
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	4413      	add	r3, r2
 80018be:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	3714      	adds	r7, #20
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr

080018d4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b087      	sub	sp, #28
 80018d8:	af00      	add	r7, sp, #0
 80018da:	60f8      	str	r0, [r7, #12]
 80018dc:	60b9      	str	r1, [r7, #8]
 80018de:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	3360      	adds	r3, #96	@ 0x60
 80018e4:	461a      	mov	r2, r3
 80018e6:	68bb      	ldr	r3, [r7, #8]
 80018e8:	009b      	lsls	r3, r3, #2
 80018ea:	4413      	add	r3, r2
 80018ec:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	431a      	orrs	r2, r3
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80018fe:	bf00      	nop
 8001900:	371c      	adds	r7, #28
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr

0800190a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800190a:	b480      	push	{r7}
 800190c:	b083      	sub	sp, #12
 800190e:	af00      	add	r7, sp, #0
 8001910:	6078      	str	r0, [r7, #4]
 8001912:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	695b      	ldr	r3, [r3, #20]
 8001918:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	431a      	orrs	r2, r3
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	615a      	str	r2, [r3, #20]
}
 8001924:	bf00      	nop
 8001926:	370c      	adds	r7, #12
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr

08001930 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	68db      	ldr	r3, [r3, #12]
 800193c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001940:	2b00      	cmp	r3, #0
 8001942:	d101      	bne.n	8001948 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001944:	2301      	movs	r3, #1
 8001946:	e000      	b.n	800194a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001948:	2300      	movs	r3, #0
}
 800194a:	4618      	mov	r0, r3
 800194c:	370c      	adds	r7, #12
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr

08001956 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001956:	b480      	push	{r7}
 8001958:	b087      	sub	sp, #28
 800195a:	af00      	add	r7, sp, #0
 800195c:	60f8      	str	r0, [r7, #12]
 800195e:	60b9      	str	r1, [r7, #8]
 8001960:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	3330      	adds	r3, #48	@ 0x30
 8001966:	461a      	mov	r2, r3
 8001968:	68bb      	ldr	r3, [r7, #8]
 800196a:	0a1b      	lsrs	r3, r3, #8
 800196c:	009b      	lsls	r3, r3, #2
 800196e:	f003 030c 	and.w	r3, r3, #12
 8001972:	4413      	add	r3, r2
 8001974:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	681a      	ldr	r2, [r3, #0]
 800197a:	68bb      	ldr	r3, [r7, #8]
 800197c:	f003 031f 	and.w	r3, r3, #31
 8001980:	211f      	movs	r1, #31
 8001982:	fa01 f303 	lsl.w	r3, r1, r3
 8001986:	43db      	mvns	r3, r3
 8001988:	401a      	ands	r2, r3
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	0e9b      	lsrs	r3, r3, #26
 800198e:	f003 011f 	and.w	r1, r3, #31
 8001992:	68bb      	ldr	r3, [r7, #8]
 8001994:	f003 031f 	and.w	r3, r3, #31
 8001998:	fa01 f303 	lsl.w	r3, r1, r3
 800199c:	431a      	orrs	r2, r3
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80019a2:	bf00      	nop
 80019a4:	371c      	adds	r7, #28
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr

080019ae <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80019ae:	b480      	push	{r7}
 80019b0:	b087      	sub	sp, #28
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	60f8      	str	r0, [r7, #12]
 80019b6:	60b9      	str	r1, [r7, #8]
 80019b8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	3314      	adds	r3, #20
 80019be:	461a      	mov	r2, r3
 80019c0:	68bb      	ldr	r3, [r7, #8]
 80019c2:	0e5b      	lsrs	r3, r3, #25
 80019c4:	009b      	lsls	r3, r3, #2
 80019c6:	f003 0304 	and.w	r3, r3, #4
 80019ca:	4413      	add	r3, r2
 80019cc:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	681a      	ldr	r2, [r3, #0]
 80019d2:	68bb      	ldr	r3, [r7, #8]
 80019d4:	0d1b      	lsrs	r3, r3, #20
 80019d6:	f003 031f 	and.w	r3, r3, #31
 80019da:	2107      	movs	r1, #7
 80019dc:	fa01 f303 	lsl.w	r3, r1, r3
 80019e0:	43db      	mvns	r3, r3
 80019e2:	401a      	ands	r2, r3
 80019e4:	68bb      	ldr	r3, [r7, #8]
 80019e6:	0d1b      	lsrs	r3, r3, #20
 80019e8:	f003 031f 	and.w	r3, r3, #31
 80019ec:	6879      	ldr	r1, [r7, #4]
 80019ee:	fa01 f303 	lsl.w	r3, r1, r3
 80019f2:	431a      	orrs	r2, r3
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80019f8:	bf00      	nop
 80019fa:	371c      	adds	r7, #28
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr

08001a04 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b085      	sub	sp, #20
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	60f8      	str	r0, [r7, #12]
 8001a0c:	60b9      	str	r1, [r7, #8]
 8001a0e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a1c:	43db      	mvns	r3, r3
 8001a1e:	401a      	ands	r2, r3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	f003 0318 	and.w	r3, r3, #24
 8001a26:	4908      	ldr	r1, [pc, #32]	@ (8001a48 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001a28:	40d9      	lsrs	r1, r3
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	400b      	ands	r3, r1
 8001a2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a32:	431a      	orrs	r2, r3
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001a3a:	bf00      	nop
 8001a3c:	3714      	adds	r7, #20
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr
 8001a46:	bf00      	nop
 8001a48:	0007ffff 	.word	0x0007ffff

08001a4c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b083      	sub	sp, #12
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	f003 031f 	and.w	r3, r3, #31
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	370c      	adds	r7, #12
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr

08001a68 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	689b      	ldr	r3, [r3, #8]
 8001a74:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001a78:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001a7c:	687a      	ldr	r2, [r7, #4]
 8001a7e:	6093      	str	r3, [r2, #8]
}
 8001a80:	bf00      	nop
 8001a82:	370c      	adds	r7, #12
 8001a84:	46bd      	mov	sp, r7
 8001a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8a:	4770      	bx	lr

08001a8c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	689b      	ldr	r3, [r3, #8]
 8001a98:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001a9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001aa0:	d101      	bne.n	8001aa6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	e000      	b.n	8001aa8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001aa6:	2300      	movs	r3, #0
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	370c      	adds	r7, #12
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr

08001ab4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b083      	sub	sp, #12
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001ac4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001ac8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001ad0:	bf00      	nop
 8001ad2:	370c      	adds	r7, #12
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ada:	4770      	bx	lr

08001adc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b083      	sub	sp, #12
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	689b      	ldr	r3, [r3, #8]
 8001ae8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001af0:	d101      	bne.n	8001af6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001af2:	2301      	movs	r3, #1
 8001af4:	e000      	b.n	8001af8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001af6:	2300      	movs	r3, #0
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	370c      	adds	r7, #12
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr

08001b04 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001b14:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b18:	f043 0201 	orr.w	r2, r3, #1
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001b20:	bf00      	nop
 8001b22:	370c      	adds	r7, #12
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr

08001b2c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b083      	sub	sp, #12
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001b3c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b40:	f043 0202 	orr.w	r2, r3, #2
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001b48:	bf00      	nop
 8001b4a:	370c      	adds	r7, #12
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr

08001b54 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b083      	sub	sp, #12
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	f003 0301 	and.w	r3, r3, #1
 8001b64:	2b01      	cmp	r3, #1
 8001b66:	d101      	bne.n	8001b6c <LL_ADC_IsEnabled+0x18>
 8001b68:	2301      	movs	r3, #1
 8001b6a:	e000      	b.n	8001b6e <LL_ADC_IsEnabled+0x1a>
 8001b6c:	2300      	movs	r3, #0
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	370c      	adds	r7, #12
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr

08001b7a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	b083      	sub	sp, #12
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	689b      	ldr	r3, [r3, #8]
 8001b86:	f003 0302 	and.w	r3, r3, #2
 8001b8a:	2b02      	cmp	r3, #2
 8001b8c:	d101      	bne.n	8001b92 <LL_ADC_IsDisableOngoing+0x18>
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e000      	b.n	8001b94 <LL_ADC_IsDisableOngoing+0x1a>
 8001b92:	2300      	movs	r3, #0
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	370c      	adds	r7, #12
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr

08001ba0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b083      	sub	sp, #12
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	689b      	ldr	r3, [r3, #8]
 8001bac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001bb0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001bb4:	f043 0204 	orr.w	r2, r3, #4
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001bbc:	bf00      	nop
 8001bbe:	370c      	adds	r7, #12
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr

08001bc8 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b083      	sub	sp, #12
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001bd8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001bdc:	f043 0210 	orr.w	r2, r3, #16
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8001be4:	bf00      	nop
 8001be6:	370c      	adds	r7, #12
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr

08001bf0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	f003 0304 	and.w	r3, r3, #4
 8001c00:	2b04      	cmp	r3, #4
 8001c02:	d101      	bne.n	8001c08 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001c04:	2301      	movs	r3, #1
 8001c06:	e000      	b.n	8001c0a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001c08:	2300      	movs	r3, #0
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	370c      	adds	r7, #12
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c14:	4770      	bx	lr

08001c16 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8001c16:	b480      	push	{r7}
 8001c18:	b083      	sub	sp, #12
 8001c1a:	af00      	add	r7, sp, #0
 8001c1c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001c26:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001c2a:	f043 0220 	orr.w	r2, r3, #32
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8001c32:	bf00      	nop
 8001c34:	370c      	adds	r7, #12
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr

08001c3e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001c3e:	b480      	push	{r7}
 8001c40:	b083      	sub	sp, #12
 8001c42:	af00      	add	r7, sp, #0
 8001c44:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	689b      	ldr	r3, [r3, #8]
 8001c4a:	f003 0308 	and.w	r3, r3, #8
 8001c4e:	2b08      	cmp	r3, #8
 8001c50:	d101      	bne.n	8001c56 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001c52:	2301      	movs	r3, #1
 8001c54:	e000      	b.n	8001c58 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001c56:	2300      	movs	r3, #0
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	370c      	adds	r7, #12
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr

08001c64 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001c64:	b590      	push	{r4, r7, lr}
 8001c66:	b089      	sub	sp, #36	@ 0x24
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001c70:	2300      	movs	r3, #0
 8001c72:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d101      	bne.n	8001c7e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e133      	b.n	8001ee6 <HAL_ADC_Init+0x282>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	691b      	ldr	r3, [r3, #16]
 8001c82:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d109      	bne.n	8001ca0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c8c:	6878      	ldr	r0, [r7, #4]
 8001c8e:	f7ff fa7f 	bl	8001190 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2200      	movs	r2, #0
 8001c96:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7ff fef1 	bl	8001a8c <LL_ADC_IsDeepPowerDownEnabled>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d004      	beq.n	8001cba <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f7ff fed7 	bl	8001a68 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f7ff ff0c 	bl	8001adc <LL_ADC_IsInternalRegulatorEnabled>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d115      	bne.n	8001cf6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f7ff fef0 	bl	8001ab4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001cd4:	4b86      	ldr	r3, [pc, #536]	@ (8001ef0 <HAL_ADC_Init+0x28c>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	099b      	lsrs	r3, r3, #6
 8001cda:	4a86      	ldr	r2, [pc, #536]	@ (8001ef4 <HAL_ADC_Init+0x290>)
 8001cdc:	fba2 2303 	umull	r2, r3, r2, r3
 8001ce0:	099b      	lsrs	r3, r3, #6
 8001ce2:	3301      	adds	r3, #1
 8001ce4:	005b      	lsls	r3, r3, #1
 8001ce6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001ce8:	e002      	b.n	8001cf0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	3b01      	subs	r3, #1
 8001cee:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d1f9      	bne.n	8001cea <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f7ff feee 	bl	8001adc <LL_ADC_IsInternalRegulatorEnabled>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d10d      	bne.n	8001d22 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d0a:	f043 0210 	orr.w	r2, r3, #16
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d16:	f043 0201 	orr.w	r2, r3, #1
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4618      	mov	r0, r3
 8001d28:	f7ff ff62 	bl	8001bf0 <LL_ADC_REG_IsConversionOngoing>
 8001d2c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d32:	f003 0310 	and.w	r3, r3, #16
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	f040 80cc 	bne.w	8001ed4 <HAL_ADC_Init+0x270>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	f040 80c8 	bne.w	8001ed4 <HAL_ADC_Init+0x270>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d48:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001d4c:	f043 0202 	orr.w	r2, r3, #2
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f7ff fefb 	bl	8001b54 <LL_ADC_IsEnabled>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d115      	bne.n	8001d90 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001d64:	4864      	ldr	r0, [pc, #400]	@ (8001ef8 <HAL_ADC_Init+0x294>)
 8001d66:	f7ff fef5 	bl	8001b54 <LL_ADC_IsEnabled>
 8001d6a:	4604      	mov	r4, r0
 8001d6c:	4863      	ldr	r0, [pc, #396]	@ (8001efc <HAL_ADC_Init+0x298>)
 8001d6e:	f7ff fef1 	bl	8001b54 <LL_ADC_IsEnabled>
 8001d72:	4603      	mov	r3, r0
 8001d74:	431c      	orrs	r4, r3
 8001d76:	4862      	ldr	r0, [pc, #392]	@ (8001f00 <HAL_ADC_Init+0x29c>)
 8001d78:	f7ff feec 	bl	8001b54 <LL_ADC_IsEnabled>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	4323      	orrs	r3, r4
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d105      	bne.n	8001d90 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	4619      	mov	r1, r3
 8001d8a:	485e      	ldr	r0, [pc, #376]	@ (8001f04 <HAL_ADC_Init+0x2a0>)
 8001d8c:	f7ff fd34 	bl	80017f8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	7e5b      	ldrb	r3, [r3, #25]
 8001d94:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001d9a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001da0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001da6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001dae:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001db0:	4313      	orrs	r3, r2
 8001db2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001dba:	2b01      	cmp	r3, #1
 8001dbc:	d106      	bne.n	8001dcc <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dc2:	3b01      	subs	r3, #1
 8001dc4:	045b      	lsls	r3, r3, #17
 8001dc6:	69ba      	ldr	r2, [r7, #24]
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d009      	beq.n	8001de8 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dd8:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001de0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001de2:	69ba      	ldr	r2, [r7, #24]
 8001de4:	4313      	orrs	r3, r2
 8001de6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	68da      	ldr	r2, [r3, #12]
 8001dee:	4b46      	ldr	r3, [pc, #280]	@ (8001f08 <HAL_ADC_Init+0x2a4>)
 8001df0:	4013      	ands	r3, r2
 8001df2:	687a      	ldr	r2, [r7, #4]
 8001df4:	6812      	ldr	r2, [r2, #0]
 8001df6:	69b9      	ldr	r1, [r7, #24]
 8001df8:	430b      	orrs	r3, r1
 8001dfa:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7ff ff1c 	bl	8001c3e <LL_ADC_INJ_IsConversionOngoing>
 8001e06:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d140      	bne.n	8001e90 <HAL_ADC_Init+0x22c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d13d      	bne.n	8001e90 <HAL_ADC_Init+0x22c>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	7e1b      	ldrb	r3, [r3, #24]
 8001e1c:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e1e:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001e26:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	68db      	ldr	r3, [r3, #12]
 8001e32:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001e36:	f023 0306 	bic.w	r3, r3, #6
 8001e3a:	687a      	ldr	r2, [r7, #4]
 8001e3c:	6812      	ldr	r2, [r2, #0]
 8001e3e:	69b9      	ldr	r1, [r7, #24]
 8001e40:	430b      	orrs	r3, r1
 8001e42:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001e4a:	2b01      	cmp	r3, #1
 8001e4c:	d118      	bne.n	8001e80 <HAL_ADC_Init+0x21c>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	691b      	ldr	r3, [r3, #16]
 8001e54:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001e58:	f023 0304 	bic.w	r3, r3, #4
 8001e5c:	687a      	ldr	r2, [r7, #4]
 8001e5e:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001e60:	687a      	ldr	r2, [r7, #4]
 8001e62:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001e64:	4311      	orrs	r1, r2
 8001e66:	687a      	ldr	r2, [r7, #4]
 8001e68:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001e6a:	4311      	orrs	r1, r2
 8001e6c:	687a      	ldr	r2, [r7, #4]
 8001e6e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001e70:	430a      	orrs	r2, r1
 8001e72:	431a      	orrs	r2, r3
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f042 0201 	orr.w	r2, r2, #1
 8001e7c:	611a      	str	r2, [r3, #16]
 8001e7e:	e007      	b.n	8001e90 <HAL_ADC_Init+0x22c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	691a      	ldr	r2, [r3, #16]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f022 0201 	bic.w	r2, r2, #1
 8001e8e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	691b      	ldr	r3, [r3, #16]
 8001e94:	2b01      	cmp	r3, #1
 8001e96:	d10c      	bne.n	8001eb2 <HAL_ADC_Init+0x24e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e9e:	f023 010f 	bic.w	r1, r3, #15
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	69db      	ldr	r3, [r3, #28]
 8001ea6:	1e5a      	subs	r2, r3, #1
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	430a      	orrs	r2, r1
 8001eae:	631a      	str	r2, [r3, #48]	@ 0x30
 8001eb0:	e007      	b.n	8001ec2 <HAL_ADC_Init+0x25e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f022 020f 	bic.w	r2, r2, #15
 8001ec0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ec6:	f023 0303 	bic.w	r3, r3, #3
 8001eca:	f043 0201 	orr.w	r2, r3, #1
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	659a      	str	r2, [r3, #88]	@ 0x58
 8001ed2:	e007      	b.n	8001ee4 <HAL_ADC_Init+0x280>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ed8:	f043 0210 	orr.w	r2, r3, #16
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001ee4:	7ffb      	ldrb	r3, [r7, #31]
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3724      	adds	r7, #36	@ 0x24
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd90      	pop	{r4, r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	20000000 	.word	0x20000000
 8001ef4:	053e2d63 	.word	0x053e2d63
 8001ef8:	50040000 	.word	0x50040000
 8001efc:	50040100 	.word	0x50040100
 8001f00:	50040200 	.word	0x50040200
 8001f04:	50040300 	.word	0x50040300
 8001f08:	fff0c007 	.word	0xfff0c007

08001f0c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b086      	sub	sp, #24
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	60f8      	str	r0, [r7, #12]
 8001f14:	60b9      	str	r1, [r7, #8]
 8001f16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f18:	4853      	ldr	r0, [pc, #332]	@ (8002068 <HAL_ADC_Start_DMA+0x15c>)
 8001f1a:	f7ff fd97 	bl	8001a4c <LL_ADC_GetMultimode>
 8001f1e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7ff fe63 	bl	8001bf0 <LL_ADC_REG_IsConversionOngoing>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	f040 8093 	bne.w	8002058 <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d101      	bne.n	8001f40 <HAL_ADC_Start_DMA+0x34>
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	e08e      	b.n	800205e <HAL_ADC_Start_DMA+0x152>
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	2201      	movs	r2, #1
 8001f44:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a47      	ldr	r2, [pc, #284]	@ (800206c <HAL_ADC_Start_DMA+0x160>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d008      	beq.n	8001f64 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d005      	beq.n	8001f64 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	2b05      	cmp	r3, #5
 8001f5c:	d002      	beq.n	8001f64 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	2b09      	cmp	r3, #9
 8001f62:	d172      	bne.n	800204a <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001f64:	68f8      	ldr	r0, [r7, #12]
 8001f66:	f000 fdcb 	bl	8002b00 <ADC_Enable>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001f6e:	7dfb      	ldrb	r3, [r7, #23]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d165      	bne.n	8002040 <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f78:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001f7c:	f023 0301 	bic.w	r3, r3, #1
 8001f80:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a38      	ldr	r2, [pc, #224]	@ (8002070 <HAL_ADC_Start_DMA+0x164>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d002      	beq.n	8001f98 <HAL_ADC_Start_DMA+0x8c>
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	e000      	b.n	8001f9a <HAL_ADC_Start_DMA+0x8e>
 8001f98:	4b36      	ldr	r3, [pc, #216]	@ (8002074 <HAL_ADC_Start_DMA+0x168>)
 8001f9a:	68fa      	ldr	r2, [r7, #12]
 8001f9c:	6812      	ldr	r2, [r2, #0]
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d002      	beq.n	8001fa8 <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d105      	bne.n	8001fb4 <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fac:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	659a      	str	r2, [r3, #88]	@ 0x58
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fb8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d006      	beq.n	8001fce <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fc4:	f023 0206 	bic.w	r2, r3, #6
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001fcc:	e002      	b.n	8001fd4 <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fd8:	4a27      	ldr	r2, [pc, #156]	@ (8002078 <HAL_ADC_Start_DMA+0x16c>)
 8001fda:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fe0:	4a26      	ldr	r2, [pc, #152]	@ (800207c <HAL_ADC_Start_DMA+0x170>)
 8001fe2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fe8:	4a25      	ldr	r2, [pc, #148]	@ (8002080 <HAL_ADC_Start_DMA+0x174>)
 8001fea:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	221c      	movs	r2, #28
 8001ff2:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	685a      	ldr	r2, [r3, #4]
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f042 0210 	orr.w	r2, r2, #16
 800200a:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	68da      	ldr	r2, [r3, #12]
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f042 0201 	orr.w	r2, r2, #1
 800201a:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	3340      	adds	r3, #64	@ 0x40
 8002026:	4619      	mov	r1, r3
 8002028:	68ba      	ldr	r2, [r7, #8]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	f001 fb62 	bl	80036f4 <HAL_DMA_Start_IT>
 8002030:	4603      	mov	r3, r0
 8002032:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4618      	mov	r0, r3
 800203a:	f7ff fdb1 	bl	8001ba0 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800203e:	e00d      	b.n	800205c <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	2200      	movs	r2, #0
 8002044:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      if (tmp_hal_status == HAL_OK)
 8002048:	e008      	b.n	800205c <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800204a:	2301      	movs	r3, #1
 800204c:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	2200      	movs	r2, #0
 8002052:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8002056:	e001      	b.n	800205c <HAL_ADC_Start_DMA+0x150>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002058:	2302      	movs	r3, #2
 800205a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800205c:	7dfb      	ldrb	r3, [r7, #23]
}
 800205e:	4618      	mov	r0, r3
 8002060:	3718      	adds	r7, #24
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	50040300 	.word	0x50040300
 800206c:	50040200 	.word	0x50040200
 8002070:	50040100 	.word	0x50040100
 8002074:	50040000 	.word	0x50040000
 8002078:	08002ccb 	.word	0x08002ccb
 800207c:	08002da3 	.word	0x08002da3
 8002080:	08002dbf 	.word	0x08002dbf

08002084 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b084      	sub	sp, #16
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002092:	2b01      	cmp	r3, #1
 8002094:	d101      	bne.n	800209a <HAL_ADC_Stop_DMA+0x16>
 8002096:	2302      	movs	r3, #2
 8002098:	e051      	b.n	800213e <HAL_ADC_Stop_DMA+0xba>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2201      	movs	r2, #1
 800209e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80020a2:	2103      	movs	r1, #3
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	f000 fc6f 	bl	8002988 <ADC_ConversionStop>
 80020aa:	4603      	mov	r3, r0
 80020ac:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80020ae:	7bfb      	ldrb	r3, [r7, #15]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d13f      	bne.n	8002134 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	68da      	ldr	r2, [r3, #12]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f022 0201 	bic.w	r2, r2, #1
 80020c2:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020c8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80020cc:	b2db      	uxtb	r3, r3
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	d10f      	bne.n	80020f2 <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020d6:	4618      	mov	r0, r3
 80020d8:	f001 fb6c 	bl	80037b4 <HAL_DMA_Abort>
 80020dc:	4603      	mov	r3, r0
 80020de:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 80020e0:	7bfb      	ldrb	r3, [r7, #15]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d005      	beq.n	80020f2 <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020ea:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	659a      	str	r2, [r3, #88]	@ 0x58
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	685a      	ldr	r2, [r3, #4]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f022 0210 	bic.w	r2, r2, #16
 8002100:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 8002102:	7bfb      	ldrb	r3, [r7, #15]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d105      	bne.n	8002114 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8002108:	6878      	ldr	r0, [r7, #4]
 800210a:	f000 fd7f 	bl	8002c0c <ADC_Disable>
 800210e:	4603      	mov	r3, r0
 8002110:	73fb      	strb	r3, [r7, #15]
 8002112:	e002      	b.n	800211a <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8002114:	6878      	ldr	r0, [r7, #4]
 8002116:	f000 fd79 	bl	8002c0c <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800211a:	7bfb      	ldrb	r3, [r7, #15]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d109      	bne.n	8002134 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002124:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002128:	f023 0301 	bic.w	r3, r3, #1
 800212c:	f043 0201 	orr.w	r2, r3, #1
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2200      	movs	r2, #0
 8002138:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800213c:	7bfb      	ldrb	r3, [r7, #15]
}
 800213e:	4618      	mov	r0, r3
 8002140:	3710      	adds	r7, #16
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}

08002146 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002146:	b480      	push	{r7}
 8002148:	b083      	sub	sp, #12
 800214a:	af00      	add	r7, sp, #0
 800214c:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800214e:	bf00      	nop
 8002150:	370c      	adds	r7, #12
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr

0800215a <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800215a:	b480      	push	{r7}
 800215c:	b083      	sub	sp, #12
 800215e:	af00      	add	r7, sp, #0
 8002160:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002162:	bf00      	nop
 8002164:	370c      	adds	r7, #12
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr
	...

08002170 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b0b6      	sub	sp, #216	@ 0xd8
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
 8002178:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800217a:	2300      	movs	r3, #0
 800217c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002180:	2300      	movs	r3, #0
 8002182:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800218a:	2b01      	cmp	r3, #1
 800218c:	d101      	bne.n	8002192 <HAL_ADC_ConfigChannel+0x22>
 800218e:	2302      	movs	r3, #2
 8002190:	e3e3      	b.n	800295a <HAL_ADC_ConfigChannel+0x7ea>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2201      	movs	r2, #1
 8002196:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4618      	mov	r0, r3
 80021a0:	f7ff fd26 	bl	8001bf0 <LL_ADC_REG_IsConversionOngoing>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	f040 83c4 	bne.w	8002934 <HAL_ADC_ConfigChannel+0x7c4>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	2b05      	cmp	r3, #5
 80021ba:	d824      	bhi.n	8002206 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	3b02      	subs	r3, #2
 80021c2:	2b03      	cmp	r3, #3
 80021c4:	d81b      	bhi.n	80021fe <HAL_ADC_ConfigChannel+0x8e>
 80021c6:	a201      	add	r2, pc, #4	@ (adr r2, 80021cc <HAL_ADC_ConfigChannel+0x5c>)
 80021c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021cc:	080021dd 	.word	0x080021dd
 80021d0:	080021e5 	.word	0x080021e5
 80021d4:	080021ed 	.word	0x080021ed
 80021d8:	080021f5 	.word	0x080021f5
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80021dc:	230c      	movs	r3, #12
 80021de:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80021e2:	e010      	b.n	8002206 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80021e4:	2312      	movs	r3, #18
 80021e6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80021ea:	e00c      	b.n	8002206 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80021ec:	2318      	movs	r3, #24
 80021ee:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80021f2:	e008      	b.n	8002206 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80021f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80021fc:	e003      	b.n	8002206 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80021fe:	2306      	movs	r3, #6
 8002200:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002204:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6818      	ldr	r0, [r3, #0]
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	461a      	mov	r2, r3
 8002210:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002214:	f7ff fb9f 	bl	8001956 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4618      	mov	r0, r3
 800221e:	f7ff fce7 	bl	8001bf0 <LL_ADC_REG_IsConversionOngoing>
 8002222:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4618      	mov	r0, r3
 800222c:	f7ff fd07 	bl	8001c3e <LL_ADC_INJ_IsConversionOngoing>
 8002230:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002234:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002238:	2b00      	cmp	r3, #0
 800223a:	f040 81bf 	bne.w	80025bc <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800223e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002242:	2b00      	cmp	r3, #0
 8002244:	f040 81ba 	bne.w	80025bc <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002250:	d10f      	bne.n	8002272 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6818      	ldr	r0, [r3, #0]
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	2200      	movs	r2, #0
 800225c:	4619      	mov	r1, r3
 800225e:	f7ff fba6 	bl	80019ae <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800226a:	4618      	mov	r0, r3
 800226c:	f7ff fb4d 	bl	800190a <LL_ADC_SetSamplingTimeCommonConfig>
 8002270:	e00e      	b.n	8002290 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6818      	ldr	r0, [r3, #0]
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	6819      	ldr	r1, [r3, #0]
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	461a      	mov	r2, r3
 8002280:	f7ff fb95 	bl	80019ae <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2100      	movs	r1, #0
 800228a:	4618      	mov	r0, r3
 800228c:	f7ff fb3d 	bl	800190a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	695a      	ldr	r2, [r3, #20]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	68db      	ldr	r3, [r3, #12]
 800229a:	08db      	lsrs	r3, r3, #3
 800229c:	f003 0303 	and.w	r3, r3, #3
 80022a0:	005b      	lsls	r3, r3, #1
 80022a2:	fa02 f303 	lsl.w	r3, r2, r3
 80022a6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	691b      	ldr	r3, [r3, #16]
 80022ae:	2b04      	cmp	r3, #4
 80022b0:	d00a      	beq.n	80022c8 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6818      	ldr	r0, [r3, #0]
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	6919      	ldr	r1, [r3, #16]
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80022c2:	f7ff facd 	bl	8001860 <LL_ADC_SetOffset>
 80022c6:	e179      	b.n	80025bc <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	2100      	movs	r1, #0
 80022ce:	4618      	mov	r0, r3
 80022d0:	f7ff faea 	bl	80018a8 <LL_ADC_GetOffsetChannel>
 80022d4:	4603      	mov	r3, r0
 80022d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d10a      	bne.n	80022f4 <HAL_ADC_ConfigChannel+0x184>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	2100      	movs	r1, #0
 80022e4:	4618      	mov	r0, r3
 80022e6:	f7ff fadf 	bl	80018a8 <LL_ADC_GetOffsetChannel>
 80022ea:	4603      	mov	r3, r0
 80022ec:	0e9b      	lsrs	r3, r3, #26
 80022ee:	f003 021f 	and.w	r2, r3, #31
 80022f2:	e01e      	b.n	8002332 <HAL_ADC_ConfigChannel+0x1c2>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	2100      	movs	r1, #0
 80022fa:	4618      	mov	r0, r3
 80022fc:	f7ff fad4 	bl	80018a8 <LL_ADC_GetOffsetChannel>
 8002300:	4603      	mov	r3, r0
 8002302:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002306:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800230a:	fa93 f3a3 	rbit	r3, r3
 800230e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002312:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002316:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800231a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800231e:	2b00      	cmp	r3, #0
 8002320:	d101      	bne.n	8002326 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8002322:	2320      	movs	r3, #32
 8002324:	e004      	b.n	8002330 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8002326:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800232a:	fab3 f383 	clz	r3, r3
 800232e:	b2db      	uxtb	r3, r3
 8002330:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800233a:	2b00      	cmp	r3, #0
 800233c:	d105      	bne.n	800234a <HAL_ADC_ConfigChannel+0x1da>
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	0e9b      	lsrs	r3, r3, #26
 8002344:	f003 031f 	and.w	r3, r3, #31
 8002348:	e018      	b.n	800237c <HAL_ADC_ConfigChannel+0x20c>
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002352:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002356:	fa93 f3a3 	rbit	r3, r3
 800235a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 800235e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002362:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002366:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800236a:	2b00      	cmp	r3, #0
 800236c:	d101      	bne.n	8002372 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 800236e:	2320      	movs	r3, #32
 8002370:	e004      	b.n	800237c <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8002372:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002376:	fab3 f383 	clz	r3, r3
 800237a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800237c:	429a      	cmp	r2, r3
 800237e:	d106      	bne.n	800238e <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	2200      	movs	r2, #0
 8002386:	2100      	movs	r1, #0
 8002388:	4618      	mov	r0, r3
 800238a:	f7ff faa3 	bl	80018d4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	2101      	movs	r1, #1
 8002394:	4618      	mov	r0, r3
 8002396:	f7ff fa87 	bl	80018a8 <LL_ADC_GetOffsetChannel>
 800239a:	4603      	mov	r3, r0
 800239c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d10a      	bne.n	80023ba <HAL_ADC_ConfigChannel+0x24a>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	2101      	movs	r1, #1
 80023aa:	4618      	mov	r0, r3
 80023ac:	f7ff fa7c 	bl	80018a8 <LL_ADC_GetOffsetChannel>
 80023b0:	4603      	mov	r3, r0
 80023b2:	0e9b      	lsrs	r3, r3, #26
 80023b4:	f003 021f 	and.w	r2, r3, #31
 80023b8:	e01e      	b.n	80023f8 <HAL_ADC_ConfigChannel+0x288>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2101      	movs	r1, #1
 80023c0:	4618      	mov	r0, r3
 80023c2:	f7ff fa71 	bl	80018a8 <LL_ADC_GetOffsetChannel>
 80023c6:	4603      	mov	r3, r0
 80023c8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023cc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80023d0:	fa93 f3a3 	rbit	r3, r3
 80023d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80023d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80023dc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80023e0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d101      	bne.n	80023ec <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 80023e8:	2320      	movs	r3, #32
 80023ea:	e004      	b.n	80023f6 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 80023ec:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80023f0:	fab3 f383 	clz	r3, r3
 80023f4:	b2db      	uxtb	r3, r3
 80023f6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002400:	2b00      	cmp	r3, #0
 8002402:	d105      	bne.n	8002410 <HAL_ADC_ConfigChannel+0x2a0>
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	0e9b      	lsrs	r3, r3, #26
 800240a:	f003 031f 	and.w	r3, r3, #31
 800240e:	e018      	b.n	8002442 <HAL_ADC_ConfigChannel+0x2d2>
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002418:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800241c:	fa93 f3a3 	rbit	r3, r3
 8002420:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002424:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002428:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800242c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002430:	2b00      	cmp	r3, #0
 8002432:	d101      	bne.n	8002438 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8002434:	2320      	movs	r3, #32
 8002436:	e004      	b.n	8002442 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8002438:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800243c:	fab3 f383 	clz	r3, r3
 8002440:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002442:	429a      	cmp	r2, r3
 8002444:	d106      	bne.n	8002454 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	2200      	movs	r2, #0
 800244c:	2101      	movs	r1, #1
 800244e:	4618      	mov	r0, r3
 8002450:	f7ff fa40 	bl	80018d4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	2102      	movs	r1, #2
 800245a:	4618      	mov	r0, r3
 800245c:	f7ff fa24 	bl	80018a8 <LL_ADC_GetOffsetChannel>
 8002460:	4603      	mov	r3, r0
 8002462:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002466:	2b00      	cmp	r3, #0
 8002468:	d10a      	bne.n	8002480 <HAL_ADC_ConfigChannel+0x310>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	2102      	movs	r1, #2
 8002470:	4618      	mov	r0, r3
 8002472:	f7ff fa19 	bl	80018a8 <LL_ADC_GetOffsetChannel>
 8002476:	4603      	mov	r3, r0
 8002478:	0e9b      	lsrs	r3, r3, #26
 800247a:	f003 021f 	and.w	r2, r3, #31
 800247e:	e01e      	b.n	80024be <HAL_ADC_ConfigChannel+0x34e>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	2102      	movs	r1, #2
 8002486:	4618      	mov	r0, r3
 8002488:	f7ff fa0e 	bl	80018a8 <LL_ADC_GetOffsetChannel>
 800248c:	4603      	mov	r3, r0
 800248e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002492:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002496:	fa93 f3a3 	rbit	r3, r3
 800249a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800249e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80024a2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80024a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d101      	bne.n	80024b2 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 80024ae:	2320      	movs	r3, #32
 80024b0:	e004      	b.n	80024bc <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 80024b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80024b6:	fab3 f383 	clz	r3, r3
 80024ba:	b2db      	uxtb	r3, r3
 80024bc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d105      	bne.n	80024d6 <HAL_ADC_ConfigChannel+0x366>
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	0e9b      	lsrs	r3, r3, #26
 80024d0:	f003 031f 	and.w	r3, r3, #31
 80024d4:	e014      	b.n	8002500 <HAL_ADC_ConfigChannel+0x390>
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024dc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80024de:	fa93 f3a3 	rbit	r3, r3
 80024e2:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80024e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80024e6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80024ea:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d101      	bne.n	80024f6 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 80024f2:	2320      	movs	r3, #32
 80024f4:	e004      	b.n	8002500 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 80024f6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80024fa:	fab3 f383 	clz	r3, r3
 80024fe:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002500:	429a      	cmp	r2, r3
 8002502:	d106      	bne.n	8002512 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	2200      	movs	r2, #0
 800250a:	2102      	movs	r1, #2
 800250c:	4618      	mov	r0, r3
 800250e:	f7ff f9e1 	bl	80018d4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	2103      	movs	r1, #3
 8002518:	4618      	mov	r0, r3
 800251a:	f7ff f9c5 	bl	80018a8 <LL_ADC_GetOffsetChannel>
 800251e:	4603      	mov	r3, r0
 8002520:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002524:	2b00      	cmp	r3, #0
 8002526:	d10a      	bne.n	800253e <HAL_ADC_ConfigChannel+0x3ce>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	2103      	movs	r1, #3
 800252e:	4618      	mov	r0, r3
 8002530:	f7ff f9ba 	bl	80018a8 <LL_ADC_GetOffsetChannel>
 8002534:	4603      	mov	r3, r0
 8002536:	0e9b      	lsrs	r3, r3, #26
 8002538:	f003 021f 	and.w	r2, r3, #31
 800253c:	e017      	b.n	800256e <HAL_ADC_ConfigChannel+0x3fe>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	2103      	movs	r1, #3
 8002544:	4618      	mov	r0, r3
 8002546:	f7ff f9af 	bl	80018a8 <LL_ADC_GetOffsetChannel>
 800254a:	4603      	mov	r3, r0
 800254c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800254e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002550:	fa93 f3a3 	rbit	r3, r3
 8002554:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002556:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002558:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800255a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800255c:	2b00      	cmp	r3, #0
 800255e:	d101      	bne.n	8002564 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8002560:	2320      	movs	r3, #32
 8002562:	e003      	b.n	800256c <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8002564:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002566:	fab3 f383 	clz	r3, r3
 800256a:	b2db      	uxtb	r3, r3
 800256c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002576:	2b00      	cmp	r3, #0
 8002578:	d105      	bne.n	8002586 <HAL_ADC_ConfigChannel+0x416>
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	0e9b      	lsrs	r3, r3, #26
 8002580:	f003 031f 	and.w	r3, r3, #31
 8002584:	e011      	b.n	80025aa <HAL_ADC_ConfigChannel+0x43a>
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800258c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800258e:	fa93 f3a3 	rbit	r3, r3
 8002592:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002594:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002596:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002598:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800259a:	2b00      	cmp	r3, #0
 800259c:	d101      	bne.n	80025a2 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 800259e:	2320      	movs	r3, #32
 80025a0:	e003      	b.n	80025aa <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 80025a2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80025a4:	fab3 f383 	clz	r3, r3
 80025a8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80025aa:	429a      	cmp	r2, r3
 80025ac:	d106      	bne.n	80025bc <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	2200      	movs	r2, #0
 80025b4:	2103      	movs	r1, #3
 80025b6:	4618      	mov	r0, r3
 80025b8:	f7ff f98c 	bl	80018d4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4618      	mov	r0, r3
 80025c2:	f7ff fac7 	bl	8001b54 <LL_ADC_IsEnabled>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	f040 813f 	bne.w	800284c <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6818      	ldr	r0, [r3, #0]
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	6819      	ldr	r1, [r3, #0]
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	68db      	ldr	r3, [r3, #12]
 80025da:	461a      	mov	r2, r3
 80025dc:	f7ff fa12 	bl	8001a04 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	68db      	ldr	r3, [r3, #12]
 80025e4:	4a8e      	ldr	r2, [pc, #568]	@ (8002820 <HAL_ADC_ConfigChannel+0x6b0>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	f040 8130 	bne.w	800284c <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d10b      	bne.n	8002614 <HAL_ADC_ConfigChannel+0x4a4>
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	0e9b      	lsrs	r3, r3, #26
 8002602:	3301      	adds	r3, #1
 8002604:	f003 031f 	and.w	r3, r3, #31
 8002608:	2b09      	cmp	r3, #9
 800260a:	bf94      	ite	ls
 800260c:	2301      	movls	r3, #1
 800260e:	2300      	movhi	r3, #0
 8002610:	b2db      	uxtb	r3, r3
 8002612:	e019      	b.n	8002648 <HAL_ADC_ConfigChannel+0x4d8>
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800261a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800261c:	fa93 f3a3 	rbit	r3, r3
 8002620:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002622:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002624:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002626:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002628:	2b00      	cmp	r3, #0
 800262a:	d101      	bne.n	8002630 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 800262c:	2320      	movs	r3, #32
 800262e:	e003      	b.n	8002638 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8002630:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002632:	fab3 f383 	clz	r3, r3
 8002636:	b2db      	uxtb	r3, r3
 8002638:	3301      	adds	r3, #1
 800263a:	f003 031f 	and.w	r3, r3, #31
 800263e:	2b09      	cmp	r3, #9
 8002640:	bf94      	ite	ls
 8002642:	2301      	movls	r3, #1
 8002644:	2300      	movhi	r3, #0
 8002646:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002648:	2b00      	cmp	r3, #0
 800264a:	d079      	beq.n	8002740 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002654:	2b00      	cmp	r3, #0
 8002656:	d107      	bne.n	8002668 <HAL_ADC_ConfigChannel+0x4f8>
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	0e9b      	lsrs	r3, r3, #26
 800265e:	3301      	adds	r3, #1
 8002660:	069b      	lsls	r3, r3, #26
 8002662:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002666:	e015      	b.n	8002694 <HAL_ADC_ConfigChannel+0x524>
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800266e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002670:	fa93 f3a3 	rbit	r3, r3
 8002674:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002676:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002678:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800267a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800267c:	2b00      	cmp	r3, #0
 800267e:	d101      	bne.n	8002684 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8002680:	2320      	movs	r3, #32
 8002682:	e003      	b.n	800268c <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8002684:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002686:	fab3 f383 	clz	r3, r3
 800268a:	b2db      	uxtb	r3, r3
 800268c:	3301      	adds	r3, #1
 800268e:	069b      	lsls	r3, r3, #26
 8002690:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800269c:	2b00      	cmp	r3, #0
 800269e:	d109      	bne.n	80026b4 <HAL_ADC_ConfigChannel+0x544>
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	0e9b      	lsrs	r3, r3, #26
 80026a6:	3301      	adds	r3, #1
 80026a8:	f003 031f 	and.w	r3, r3, #31
 80026ac:	2101      	movs	r1, #1
 80026ae:	fa01 f303 	lsl.w	r3, r1, r3
 80026b2:	e017      	b.n	80026e4 <HAL_ADC_ConfigChannel+0x574>
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80026bc:	fa93 f3a3 	rbit	r3, r3
 80026c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80026c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80026c4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80026c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d101      	bne.n	80026d0 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 80026cc:	2320      	movs	r3, #32
 80026ce:	e003      	b.n	80026d8 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 80026d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80026d2:	fab3 f383 	clz	r3, r3
 80026d6:	b2db      	uxtb	r3, r3
 80026d8:	3301      	adds	r3, #1
 80026da:	f003 031f 	and.w	r3, r3, #31
 80026de:	2101      	movs	r1, #1
 80026e0:	fa01 f303 	lsl.w	r3, r1, r3
 80026e4:	ea42 0103 	orr.w	r1, r2, r3
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d10a      	bne.n	800270a <HAL_ADC_ConfigChannel+0x59a>
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	0e9b      	lsrs	r3, r3, #26
 80026fa:	3301      	adds	r3, #1
 80026fc:	f003 021f 	and.w	r2, r3, #31
 8002700:	4613      	mov	r3, r2
 8002702:	005b      	lsls	r3, r3, #1
 8002704:	4413      	add	r3, r2
 8002706:	051b      	lsls	r3, r3, #20
 8002708:	e018      	b.n	800273c <HAL_ADC_ConfigChannel+0x5cc>
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002710:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002712:	fa93 f3a3 	rbit	r3, r3
 8002716:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800271a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800271c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800271e:	2b00      	cmp	r3, #0
 8002720:	d101      	bne.n	8002726 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8002722:	2320      	movs	r3, #32
 8002724:	e003      	b.n	800272e <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8002726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002728:	fab3 f383 	clz	r3, r3
 800272c:	b2db      	uxtb	r3, r3
 800272e:	3301      	adds	r3, #1
 8002730:	f003 021f 	and.w	r2, r3, #31
 8002734:	4613      	mov	r3, r2
 8002736:	005b      	lsls	r3, r3, #1
 8002738:	4413      	add	r3, r2
 800273a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800273c:	430b      	orrs	r3, r1
 800273e:	e080      	b.n	8002842 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002748:	2b00      	cmp	r3, #0
 800274a:	d107      	bne.n	800275c <HAL_ADC_ConfigChannel+0x5ec>
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	0e9b      	lsrs	r3, r3, #26
 8002752:	3301      	adds	r3, #1
 8002754:	069b      	lsls	r3, r3, #26
 8002756:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800275a:	e015      	b.n	8002788 <HAL_ADC_ConfigChannel+0x618>
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002764:	fa93 f3a3 	rbit	r3, r3
 8002768:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800276a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800276c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800276e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002770:	2b00      	cmp	r3, #0
 8002772:	d101      	bne.n	8002778 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8002774:	2320      	movs	r3, #32
 8002776:	e003      	b.n	8002780 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8002778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800277a:	fab3 f383 	clz	r3, r3
 800277e:	b2db      	uxtb	r3, r3
 8002780:	3301      	adds	r3, #1
 8002782:	069b      	lsls	r3, r3, #26
 8002784:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002790:	2b00      	cmp	r3, #0
 8002792:	d109      	bne.n	80027a8 <HAL_ADC_ConfigChannel+0x638>
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	0e9b      	lsrs	r3, r3, #26
 800279a:	3301      	adds	r3, #1
 800279c:	f003 031f 	and.w	r3, r3, #31
 80027a0:	2101      	movs	r1, #1
 80027a2:	fa01 f303 	lsl.w	r3, r1, r3
 80027a6:	e017      	b.n	80027d8 <HAL_ADC_ConfigChannel+0x668>
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	fa93 f3a3 	rbit	r3, r3
 80027b4:	61bb      	str	r3, [r7, #24]
  return result;
 80027b6:	69bb      	ldr	r3, [r7, #24]
 80027b8:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80027ba:	6a3b      	ldr	r3, [r7, #32]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d101      	bne.n	80027c4 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 80027c0:	2320      	movs	r3, #32
 80027c2:	e003      	b.n	80027cc <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 80027c4:	6a3b      	ldr	r3, [r7, #32]
 80027c6:	fab3 f383 	clz	r3, r3
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	3301      	adds	r3, #1
 80027ce:	f003 031f 	and.w	r3, r3, #31
 80027d2:	2101      	movs	r1, #1
 80027d4:	fa01 f303 	lsl.w	r3, r1, r3
 80027d8:	ea42 0103 	orr.w	r1, r2, r3
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d10d      	bne.n	8002804 <HAL_ADC_ConfigChannel+0x694>
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	0e9b      	lsrs	r3, r3, #26
 80027ee:	3301      	adds	r3, #1
 80027f0:	f003 021f 	and.w	r2, r3, #31
 80027f4:	4613      	mov	r3, r2
 80027f6:	005b      	lsls	r3, r3, #1
 80027f8:	4413      	add	r3, r2
 80027fa:	3b1e      	subs	r3, #30
 80027fc:	051b      	lsls	r3, r3, #20
 80027fe:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002802:	e01d      	b.n	8002840 <HAL_ADC_ConfigChannel+0x6d0>
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800280a:	693b      	ldr	r3, [r7, #16]
 800280c:	fa93 f3a3 	rbit	r3, r3
 8002810:	60fb      	str	r3, [r7, #12]
  return result;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d103      	bne.n	8002824 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 800281c:	2320      	movs	r3, #32
 800281e:	e005      	b.n	800282c <HAL_ADC_ConfigChannel+0x6bc>
 8002820:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	fab3 f383 	clz	r3, r3
 800282a:	b2db      	uxtb	r3, r3
 800282c:	3301      	adds	r3, #1
 800282e:	f003 021f 	and.w	r2, r3, #31
 8002832:	4613      	mov	r3, r2
 8002834:	005b      	lsls	r3, r3, #1
 8002836:	4413      	add	r3, r2
 8002838:	3b1e      	subs	r3, #30
 800283a:	051b      	lsls	r3, r3, #20
 800283c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002840:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002842:	683a      	ldr	r2, [r7, #0]
 8002844:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002846:	4619      	mov	r1, r3
 8002848:	f7ff f8b1 	bl	80019ae <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	4b44      	ldr	r3, [pc, #272]	@ (8002964 <HAL_ADC_ConfigChannel+0x7f4>)
 8002852:	4013      	ands	r3, r2
 8002854:	2b00      	cmp	r3, #0
 8002856:	d07a      	beq.n	800294e <HAL_ADC_ConfigChannel+0x7de>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002858:	4843      	ldr	r0, [pc, #268]	@ (8002968 <HAL_ADC_ConfigChannel+0x7f8>)
 800285a:	f7fe fff3 	bl	8001844 <LL_ADC_GetCommonPathInternalCh>
 800285e:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a41      	ldr	r2, [pc, #260]	@ (800296c <HAL_ADC_ConfigChannel+0x7fc>)
 8002868:	4293      	cmp	r3, r2
 800286a:	d12c      	bne.n	80028c6 <HAL_ADC_ConfigChannel+0x756>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800286c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002870:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002874:	2b00      	cmp	r3, #0
 8002876:	d126      	bne.n	80028c6 <HAL_ADC_ConfigChannel+0x756>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a3c      	ldr	r2, [pc, #240]	@ (8002970 <HAL_ADC_ConfigChannel+0x800>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d004      	beq.n	800288c <HAL_ADC_ConfigChannel+0x71c>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a3b      	ldr	r2, [pc, #236]	@ (8002974 <HAL_ADC_ConfigChannel+0x804>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d15d      	bne.n	8002948 <HAL_ADC_ConfigChannel+0x7d8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800288c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002890:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002894:	4619      	mov	r1, r3
 8002896:	4834      	ldr	r0, [pc, #208]	@ (8002968 <HAL_ADC_ConfigChannel+0x7f8>)
 8002898:	f7fe ffc1 	bl	800181e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800289c:	4b36      	ldr	r3, [pc, #216]	@ (8002978 <HAL_ADC_ConfigChannel+0x808>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	099b      	lsrs	r3, r3, #6
 80028a2:	4a36      	ldr	r2, [pc, #216]	@ (800297c <HAL_ADC_ConfigChannel+0x80c>)
 80028a4:	fba2 2303 	umull	r2, r3, r2, r3
 80028a8:	099b      	lsrs	r3, r3, #6
 80028aa:	1c5a      	adds	r2, r3, #1
 80028ac:	4613      	mov	r3, r2
 80028ae:	005b      	lsls	r3, r3, #1
 80028b0:	4413      	add	r3, r2
 80028b2:	009b      	lsls	r3, r3, #2
 80028b4:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80028b6:	e002      	b.n	80028be <HAL_ADC_ConfigChannel+0x74e>
          {
            wait_loop_index--;
 80028b8:	68bb      	ldr	r3, [r7, #8]
 80028ba:	3b01      	subs	r3, #1
 80028bc:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d1f9      	bne.n	80028b8 <HAL_ADC_ConfigChannel+0x748>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80028c4:	e040      	b.n	8002948 <HAL_ADC_ConfigChannel+0x7d8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a2d      	ldr	r2, [pc, #180]	@ (8002980 <HAL_ADC_ConfigChannel+0x810>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d118      	bne.n	8002902 <HAL_ADC_ConfigChannel+0x792>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80028d0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80028d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d112      	bne.n	8002902 <HAL_ADC_ConfigChannel+0x792>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a23      	ldr	r2, [pc, #140]	@ (8002970 <HAL_ADC_ConfigChannel+0x800>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d004      	beq.n	80028f0 <HAL_ADC_ConfigChannel+0x780>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a22      	ldr	r2, [pc, #136]	@ (8002974 <HAL_ADC_ConfigChannel+0x804>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d12d      	bne.n	800294c <HAL_ADC_ConfigChannel+0x7dc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80028f0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80028f4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028f8:	4619      	mov	r1, r3
 80028fa:	481b      	ldr	r0, [pc, #108]	@ (8002968 <HAL_ADC_ConfigChannel+0x7f8>)
 80028fc:	f7fe ff8f 	bl	800181e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002900:	e024      	b.n	800294c <HAL_ADC_ConfigChannel+0x7dc>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a1f      	ldr	r2, [pc, #124]	@ (8002984 <HAL_ADC_ConfigChannel+0x814>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d120      	bne.n	800294e <HAL_ADC_ConfigChannel+0x7de>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800290c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002910:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002914:	2b00      	cmp	r3, #0
 8002916:	d11a      	bne.n	800294e <HAL_ADC_ConfigChannel+0x7de>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a14      	ldr	r2, [pc, #80]	@ (8002970 <HAL_ADC_ConfigChannel+0x800>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d115      	bne.n	800294e <HAL_ADC_ConfigChannel+0x7de>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002922:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002926:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800292a:	4619      	mov	r1, r3
 800292c:	480e      	ldr	r0, [pc, #56]	@ (8002968 <HAL_ADC_ConfigChannel+0x7f8>)
 800292e:	f7fe ff76 	bl	800181e <LL_ADC_SetCommonPathInternalCh>
 8002932:	e00c      	b.n	800294e <HAL_ADC_ConfigChannel+0x7de>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002938:	f043 0220 	orr.w	r2, r3, #32
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002940:	2301      	movs	r3, #1
 8002942:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8002946:	e002      	b.n	800294e <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002948:	bf00      	nop
 800294a:	e000      	b.n	800294e <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800294c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2200      	movs	r2, #0
 8002952:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002956:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800295a:	4618      	mov	r0, r3
 800295c:	37d8      	adds	r7, #216	@ 0xd8
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	80080000 	.word	0x80080000
 8002968:	50040300 	.word	0x50040300
 800296c:	c7520000 	.word	0xc7520000
 8002970:	50040000 	.word	0x50040000
 8002974:	50040200 	.word	0x50040200
 8002978:	20000000 	.word	0x20000000
 800297c:	053e2d63 	.word	0x053e2d63
 8002980:	cb840000 	.word	0xcb840000
 8002984:	80000001 	.word	0x80000001

08002988 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b088      	sub	sp, #32
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
 8002990:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8002992:	2300      	movs	r3, #0
 8002994:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4618      	mov	r0, r3
 80029a0:	f7ff f926 	bl	8001bf0 <LL_ADC_REG_IsConversionOngoing>
 80029a4:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7ff f947 	bl	8001c3e <LL_ADC_INJ_IsConversionOngoing>
 80029b0:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d103      	bne.n	80029c0 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	f000 8098 	beq.w	8002af0 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	68db      	ldr	r3, [r3, #12]
 80029c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d02a      	beq.n	8002a24 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	7e5b      	ldrb	r3, [r3, #25]
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d126      	bne.n	8002a24 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	7e1b      	ldrb	r3, [r3, #24]
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d122      	bne.n	8002a24 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80029de:	2301      	movs	r3, #1
 80029e0:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80029e2:	e014      	b.n	8002a0e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80029e4:	69fb      	ldr	r3, [r7, #28]
 80029e6:	4a45      	ldr	r2, [pc, #276]	@ (8002afc <ADC_ConversionStop+0x174>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d90d      	bls.n	8002a08 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029f0:	f043 0210 	orr.w	r2, r3, #16
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029fc:	f043 0201 	orr.w	r2, r3, #1
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	e074      	b.n	8002af2 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002a08:	69fb      	ldr	r3, [r7, #28]
 8002a0a:	3301      	adds	r3, #1
 8002a0c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a18:	2b40      	cmp	r3, #64	@ 0x40
 8002a1a:	d1e3      	bne.n	80029e4 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	2240      	movs	r2, #64	@ 0x40
 8002a22:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8002a24:	69bb      	ldr	r3, [r7, #24]
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	d014      	beq.n	8002a54 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f7ff f8de 	bl	8001bf0 <LL_ADC_REG_IsConversionOngoing>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d00c      	beq.n	8002a54 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f7ff f89b 	bl	8001b7a <LL_ADC_IsDisableOngoing>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d104      	bne.n	8002a54 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f7ff f8ba 	bl	8001bc8 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8002a54:	69bb      	ldr	r3, [r7, #24]
 8002a56:	2b01      	cmp	r3, #1
 8002a58:	d014      	beq.n	8002a84 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f7ff f8ed 	bl	8001c3e <LL_ADC_INJ_IsConversionOngoing>
 8002a64:	4603      	mov	r3, r0
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d00c      	beq.n	8002a84 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f7ff f883 	bl	8001b7a <LL_ADC_IsDisableOngoing>
 8002a74:	4603      	mov	r3, r0
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d104      	bne.n	8002a84 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f7ff f8c9 	bl	8001c16 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8002a84:	69bb      	ldr	r3, [r7, #24]
 8002a86:	2b02      	cmp	r3, #2
 8002a88:	d005      	beq.n	8002a96 <ADC_ConversionStop+0x10e>
 8002a8a:	69bb      	ldr	r3, [r7, #24]
 8002a8c:	2b03      	cmp	r3, #3
 8002a8e:	d105      	bne.n	8002a9c <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002a90:	230c      	movs	r3, #12
 8002a92:	617b      	str	r3, [r7, #20]
        break;
 8002a94:	e005      	b.n	8002aa2 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8002a96:	2308      	movs	r3, #8
 8002a98:	617b      	str	r3, [r7, #20]
        break;
 8002a9a:	e002      	b.n	8002aa2 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002a9c:	2304      	movs	r3, #4
 8002a9e:	617b      	str	r3, [r7, #20]
        break;
 8002aa0:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002aa2:	f7fe fe9d 	bl	80017e0 <HAL_GetTick>
 8002aa6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002aa8:	e01b      	b.n	8002ae2 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002aaa:	f7fe fe99 	bl	80017e0 <HAL_GetTick>
 8002aae:	4602      	mov	r2, r0
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	1ad3      	subs	r3, r2, r3
 8002ab4:	2b05      	cmp	r3, #5
 8002ab6:	d914      	bls.n	8002ae2 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	689a      	ldr	r2, [r3, #8]
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d00d      	beq.n	8002ae2 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aca:	f043 0210 	orr.w	r2, r3, #16
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ad6:	f043 0201 	orr.w	r2, r3, #1
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e007      	b.n	8002af2 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	689a      	ldr	r2, [r3, #8]
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	4013      	ands	r3, r2
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d1dc      	bne.n	8002aaa <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002af0:	2300      	movs	r3, #0
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	3720      	adds	r7, #32
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	a33fffff 	.word	0xa33fffff

08002b00 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b084      	sub	sp, #16
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4618      	mov	r0, r3
 8002b12:	f7ff f81f 	bl	8001b54 <LL_ADC_IsEnabled>
 8002b16:	4603      	mov	r3, r0
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d169      	bne.n	8002bf0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	689a      	ldr	r2, [r3, #8]
 8002b22:	4b36      	ldr	r3, [pc, #216]	@ (8002bfc <ADC_Enable+0xfc>)
 8002b24:	4013      	ands	r3, r2
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d00d      	beq.n	8002b46 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b2e:	f043 0210 	orr.w	r2, r3, #16
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b3a:	f043 0201 	orr.w	r2, r3, #1
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e055      	b.n	8002bf2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f7fe ffda 	bl	8001b04 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002b50:	482b      	ldr	r0, [pc, #172]	@ (8002c00 <ADC_Enable+0x100>)
 8002b52:	f7fe fe77 	bl	8001844 <LL_ADC_GetCommonPathInternalCh>
 8002b56:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002b58:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d013      	beq.n	8002b88 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002b60:	4b28      	ldr	r3, [pc, #160]	@ (8002c04 <ADC_Enable+0x104>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	099b      	lsrs	r3, r3, #6
 8002b66:	4a28      	ldr	r2, [pc, #160]	@ (8002c08 <ADC_Enable+0x108>)
 8002b68:	fba2 2303 	umull	r2, r3, r2, r3
 8002b6c:	099b      	lsrs	r3, r3, #6
 8002b6e:	1c5a      	adds	r2, r3, #1
 8002b70:	4613      	mov	r3, r2
 8002b72:	005b      	lsls	r3, r3, #1
 8002b74:	4413      	add	r3, r2
 8002b76:	009b      	lsls	r3, r3, #2
 8002b78:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002b7a:	e002      	b.n	8002b82 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	3b01      	subs	r3, #1
 8002b80:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d1f9      	bne.n	8002b7c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002b88:	f7fe fe2a 	bl	80017e0 <HAL_GetTick>
 8002b8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002b8e:	e028      	b.n	8002be2 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4618      	mov	r0, r3
 8002b96:	f7fe ffdd 	bl	8001b54 <LL_ADC_IsEnabled>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d104      	bne.n	8002baa <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f7fe ffad 	bl	8001b04 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002baa:	f7fe fe19 	bl	80017e0 <HAL_GetTick>
 8002bae:	4602      	mov	r2, r0
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	1ad3      	subs	r3, r2, r3
 8002bb4:	2b02      	cmp	r3, #2
 8002bb6:	d914      	bls.n	8002be2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 0301 	and.w	r3, r3, #1
 8002bc2:	2b01      	cmp	r3, #1
 8002bc4:	d00d      	beq.n	8002be2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bca:	f043 0210 	orr.w	r2, r3, #16
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bd6:	f043 0201 	orr.w	r2, r3, #1
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e007      	b.n	8002bf2 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0301 	and.w	r3, r3, #1
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	d1cf      	bne.n	8002b90 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002bf0:	2300      	movs	r3, #0
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3710      	adds	r7, #16
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	8000003f 	.word	0x8000003f
 8002c00:	50040300 	.word	0x50040300
 8002c04:	20000000 	.word	0x20000000
 8002c08:	053e2d63 	.word	0x053e2d63

08002c0c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b084      	sub	sp, #16
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f7fe ffae 	bl	8001b7a <LL_ADC_IsDisableOngoing>
 8002c1e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4618      	mov	r0, r3
 8002c26:	f7fe ff95 	bl	8001b54 <LL_ADC_IsEnabled>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d047      	beq.n	8002cc0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d144      	bne.n	8002cc0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	f003 030d 	and.w	r3, r3, #13
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	d10c      	bne.n	8002c5e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f7fe ff6f 	bl	8001b2c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	2203      	movs	r2, #3
 8002c54:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002c56:	f7fe fdc3 	bl	80017e0 <HAL_GetTick>
 8002c5a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002c5c:	e029      	b.n	8002cb2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c62:	f043 0210 	orr.w	r2, r3, #16
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c6e:	f043 0201 	orr.w	r2, r3, #1
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e023      	b.n	8002cc2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002c7a:	f7fe fdb1 	bl	80017e0 <HAL_GetTick>
 8002c7e:	4602      	mov	r2, r0
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	1ad3      	subs	r3, r2, r3
 8002c84:	2b02      	cmp	r3, #2
 8002c86:	d914      	bls.n	8002cb2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	f003 0301 	and.w	r3, r3, #1
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d00d      	beq.n	8002cb2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c9a:	f043 0210 	orr.w	r2, r3, #16
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ca6:	f043 0201 	orr.w	r2, r3, #1
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e007      	b.n	8002cc2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	f003 0301 	and.w	r3, r3, #1
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d1dc      	bne.n	8002c7a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002cc0:	2300      	movs	r3, #0
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3710      	adds	r7, #16
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}

08002cca <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002cca:	b580      	push	{r7, lr}
 8002ccc:	b084      	sub	sp, #16
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cd6:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cdc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d14b      	bne.n	8002d7c <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ce8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 0308 	and.w	r3, r3, #8
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d021      	beq.n	8002d42 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4618      	mov	r0, r3
 8002d04:	f7fe fe14 	bl	8001930 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d032      	beq.n	8002d74 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	68db      	ldr	r3, [r3, #12]
 8002d14:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d12b      	bne.n	8002d74 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d20:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	659a      	str	r2, [r3, #88]	@ 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d2c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d11f      	bne.n	8002d74 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d38:	f043 0201 	orr.w	r2, r3, #1
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002d40:	e018      	b.n	8002d74 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	f003 0302 	and.w	r3, r3, #2
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d111      	bne.n	8002d74 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d54:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d60:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d105      	bne.n	8002d74 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d6c:	f043 0201 	orr.w	r2, r3, #1
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002d74:	68f8      	ldr	r0, [r7, #12]
 8002d76:	f7fe f89f 	bl	8000eb8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002d7a:	e00e      	b.n	8002d9a <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d80:	f003 0310 	and.w	r3, r3, #16
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d003      	beq.n	8002d90 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002d88:	68f8      	ldr	r0, [r7, #12]
 8002d8a:	f7ff f9e6 	bl	800215a <HAL_ADC_ErrorCallback>
}
 8002d8e:	e004      	b.n	8002d9a <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	4798      	blx	r3
}
 8002d9a:	bf00      	nop
 8002d9c:	3710      	adds	r7, #16
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}

08002da2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002da2:	b580      	push	{r7, lr}
 8002da4:	b084      	sub	sp, #16
 8002da6:	af00      	add	r7, sp, #0
 8002da8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dae:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002db0:	68f8      	ldr	r0, [r7, #12]
 8002db2:	f7ff f9c8 	bl	8002146 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002db6:	bf00      	nop
 8002db8:	3710      	adds	r7, #16
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}

08002dbe <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002dbe:	b580      	push	{r7, lr}
 8002dc0:	b084      	sub	sp, #16
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dca:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dd0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ddc:	f043 0204 	orr.w	r2, r3, #4
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002de4:	68f8      	ldr	r0, [r7, #12]
 8002de6:	f7ff f9b8 	bl	800215a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002dea:	bf00      	nop
 8002dec:	3710      	adds	r7, #16
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}

08002df2 <LL_ADC_IsEnabled>:
{
 8002df2:	b480      	push	{r7}
 8002df4:	b083      	sub	sp, #12
 8002df6:	af00      	add	r7, sp, #0
 8002df8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	f003 0301 	and.w	r3, r3, #1
 8002e02:	2b01      	cmp	r3, #1
 8002e04:	d101      	bne.n	8002e0a <LL_ADC_IsEnabled+0x18>
 8002e06:	2301      	movs	r3, #1
 8002e08:	e000      	b.n	8002e0c <LL_ADC_IsEnabled+0x1a>
 8002e0a:	2300      	movs	r3, #0
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	370c      	adds	r7, #12
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr

08002e18 <LL_ADC_REG_IsConversionOngoing>:
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	f003 0304 	and.w	r3, r3, #4
 8002e28:	2b04      	cmp	r3, #4
 8002e2a:	d101      	bne.n	8002e30 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	e000      	b.n	8002e32 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002e30:	2300      	movs	r3, #0
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	370c      	adds	r7, #12
 8002e36:	46bd      	mov	sp, r7
 8002e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3c:	4770      	bx	lr
	...

08002e40 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002e40:	b590      	push	{r4, r7, lr}
 8002e42:	b0a1      	sub	sp, #132	@ 0x84
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
 8002e48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002e56:	2b01      	cmp	r3, #1
 8002e58:	d101      	bne.n	8002e5e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002e5a:	2302      	movs	r3, #2
 8002e5c:	e093      	b.n	8002f86 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2201      	movs	r2, #1
 8002e62:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002e66:	2300      	movs	r3, #0
 8002e68:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4a47      	ldr	r2, [pc, #284]	@ (8002f90 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002e74:	4293      	cmp	r3, r2
 8002e76:	d102      	bne.n	8002e7e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002e78:	4b46      	ldr	r3, [pc, #280]	@ (8002f94 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002e7a:	60fb      	str	r3, [r7, #12]
 8002e7c:	e001      	b.n	8002e82 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002e7e:	2300      	movs	r3, #0
 8002e80:	60fb      	str	r3, [r7, #12]

  if (tmp_hadc_slave.Instance == NULL)
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d10b      	bne.n	8002ea0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e8c:	f043 0220 	orr.w	r2, r3, #32
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2200      	movs	r2, #0
 8002e98:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    return HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e072      	b.n	8002f86 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f7ff ffb8 	bl	8002e18 <LL_ADC_REG_IsConversionOngoing>
 8002ea8:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f7ff ffb2 	bl	8002e18 <LL_ADC_REG_IsConversionOngoing>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d154      	bne.n	8002f64 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002eba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d151      	bne.n	8002f64 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002ec0:	4b35      	ldr	r3, [pc, #212]	@ (8002f98 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8002ec2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d02c      	beq.n	8002f26 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002ecc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	6859      	ldr	r1, [r3, #4]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002ede:	035b      	lsls	r3, r3, #13
 8002ee0:	430b      	orrs	r3, r1
 8002ee2:	431a      	orrs	r2, r3
 8002ee4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ee6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002ee8:	4829      	ldr	r0, [pc, #164]	@ (8002f90 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002eea:	f7ff ff82 	bl	8002df2 <LL_ADC_IsEnabled>
 8002eee:	4604      	mov	r4, r0
 8002ef0:	4828      	ldr	r0, [pc, #160]	@ (8002f94 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002ef2:	f7ff ff7e 	bl	8002df2 <LL_ADC_IsEnabled>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	431c      	orrs	r4, r3
 8002efa:	4828      	ldr	r0, [pc, #160]	@ (8002f9c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002efc:	f7ff ff79 	bl	8002df2 <LL_ADC_IsEnabled>
 8002f00:	4603      	mov	r3, r0
 8002f02:	4323      	orrs	r3, r4
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d137      	bne.n	8002f78 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002f08:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002f10:	f023 030f 	bic.w	r3, r3, #15
 8002f14:	683a      	ldr	r2, [r7, #0]
 8002f16:	6811      	ldr	r1, [r2, #0]
 8002f18:	683a      	ldr	r2, [r7, #0]
 8002f1a:	6892      	ldr	r2, [r2, #8]
 8002f1c:	430a      	orrs	r2, r1
 8002f1e:	431a      	orrs	r2, r3
 8002f20:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f22:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002f24:	e028      	b.n	8002f78 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002f26:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002f2e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f30:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f32:	4817      	ldr	r0, [pc, #92]	@ (8002f90 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002f34:	f7ff ff5d 	bl	8002df2 <LL_ADC_IsEnabled>
 8002f38:	4604      	mov	r4, r0
 8002f3a:	4816      	ldr	r0, [pc, #88]	@ (8002f94 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002f3c:	f7ff ff59 	bl	8002df2 <LL_ADC_IsEnabled>
 8002f40:	4603      	mov	r3, r0
 8002f42:	431c      	orrs	r4, r3
 8002f44:	4815      	ldr	r0, [pc, #84]	@ (8002f9c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002f46:	f7ff ff54 	bl	8002df2 <LL_ADC_IsEnabled>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	4323      	orrs	r3, r4
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d112      	bne.n	8002f78 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002f52:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002f5a:	f023 030f 	bic.w	r3, r3, #15
 8002f5e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002f60:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002f62:	e009      	b.n	8002f78 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f68:	f043 0220 	orr.w	r2, r3, #32
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8002f76:	e000      	b.n	8002f7a <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002f78:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002f82:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3784      	adds	r7, #132	@ 0x84
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd90      	pop	{r4, r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	50040000 	.word	0x50040000
 8002f94:	50040100 	.word	0x50040100
 8002f98:	50040300 	.word	0x50040300
 8002f9c:	50040200 	.word	0x50040200

08002fa0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b084      	sub	sp, #16
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d101      	bne.n	8002fb2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e0ed      	b.n	800318e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d102      	bne.n	8002fc4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002fbe:	6878      	ldr	r0, [r7, #4]
 8002fc0:	f7fe f970 	bl	80012a4 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f042 0201 	orr.w	r2, r2, #1
 8002fd2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002fd4:	f7fe fc04 	bl	80017e0 <HAL_GetTick>
 8002fd8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002fda:	e012      	b.n	8003002 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002fdc:	f7fe fc00 	bl	80017e0 <HAL_GetTick>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	2b0a      	cmp	r3, #10
 8002fe8:	d90b      	bls.n	8003002 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fee:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2205      	movs	r2, #5
 8002ffa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	e0c5      	b.n	800318e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	f003 0301 	and.w	r3, r3, #1
 800300c:	2b00      	cmp	r3, #0
 800300e:	d0e5      	beq.n	8002fdc <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f022 0202 	bic.w	r2, r2, #2
 800301e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003020:	f7fe fbde 	bl	80017e0 <HAL_GetTick>
 8003024:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003026:	e012      	b.n	800304e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003028:	f7fe fbda 	bl	80017e0 <HAL_GetTick>
 800302c:	4602      	mov	r2, r0
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	1ad3      	subs	r3, r2, r3
 8003032:	2b0a      	cmp	r3, #10
 8003034:	d90b      	bls.n	800304e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800303a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2205      	movs	r2, #5
 8003046:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e09f      	b.n	800318e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f003 0302 	and.w	r3, r3, #2
 8003058:	2b00      	cmp	r3, #0
 800305a:	d1e5      	bne.n	8003028 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	7e1b      	ldrb	r3, [r3, #24]
 8003060:	2b01      	cmp	r3, #1
 8003062:	d108      	bne.n	8003076 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003072:	601a      	str	r2, [r3, #0]
 8003074:	e007      	b.n	8003086 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003084:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	7e5b      	ldrb	r3, [r3, #25]
 800308a:	2b01      	cmp	r3, #1
 800308c:	d108      	bne.n	80030a0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800309c:	601a      	str	r2, [r3, #0]
 800309e:	e007      	b.n	80030b0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80030ae:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	7e9b      	ldrb	r3, [r3, #26]
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d108      	bne.n	80030ca <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f042 0220 	orr.w	r2, r2, #32
 80030c6:	601a      	str	r2, [r3, #0]
 80030c8:	e007      	b.n	80030da <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f022 0220 	bic.w	r2, r2, #32
 80030d8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	7edb      	ldrb	r3, [r3, #27]
 80030de:	2b01      	cmp	r3, #1
 80030e0:	d108      	bne.n	80030f4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f022 0210 	bic.w	r2, r2, #16
 80030f0:	601a      	str	r2, [r3, #0]
 80030f2:	e007      	b.n	8003104 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f042 0210 	orr.w	r2, r2, #16
 8003102:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	7f1b      	ldrb	r3, [r3, #28]
 8003108:	2b01      	cmp	r3, #1
 800310a:	d108      	bne.n	800311e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f042 0208 	orr.w	r2, r2, #8
 800311a:	601a      	str	r2, [r3, #0]
 800311c:	e007      	b.n	800312e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f022 0208 	bic.w	r2, r2, #8
 800312c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	7f5b      	ldrb	r3, [r3, #29]
 8003132:	2b01      	cmp	r3, #1
 8003134:	d108      	bne.n	8003148 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f042 0204 	orr.w	r2, r2, #4
 8003144:	601a      	str	r2, [r3, #0]
 8003146:	e007      	b.n	8003158 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f022 0204 	bic.w	r2, r2, #4
 8003156:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	689a      	ldr	r2, [r3, #8]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	68db      	ldr	r3, [r3, #12]
 8003160:	431a      	orrs	r2, r3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	691b      	ldr	r3, [r3, #16]
 8003166:	431a      	orrs	r2, r3
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	695b      	ldr	r3, [r3, #20]
 800316c:	ea42 0103 	orr.w	r1, r2, r3
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	1e5a      	subs	r2, r3, #1
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	430a      	orrs	r2, r1
 800317c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2200      	movs	r2, #0
 8003182:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2201      	movs	r2, #1
 8003188:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800318c:	2300      	movs	r3, #0
}
 800318e:	4618      	mov	r0, r3
 8003190:	3710      	adds	r7, #16
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}

08003196 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003196:	b580      	push	{r7, lr}
 8003198:	b084      	sub	sp, #16
 800319a:	af00      	add	r7, sp, #0
 800319c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031a4:	b2db      	uxtb	r3, r3
 80031a6:	2b01      	cmp	r3, #1
 80031a8:	d12e      	bne.n	8003208 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2202      	movs	r2, #2
 80031ae:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f022 0201 	bic.w	r2, r2, #1
 80031c0:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80031c2:	f7fe fb0d 	bl	80017e0 <HAL_GetTick>
 80031c6:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80031c8:	e012      	b.n	80031f0 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80031ca:	f7fe fb09 	bl	80017e0 <HAL_GetTick>
 80031ce:	4602      	mov	r2, r0
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	1ad3      	subs	r3, r2, r3
 80031d4:	2b0a      	cmp	r3, #10
 80031d6:	d90b      	bls.n	80031f0 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031dc:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2205      	movs	r2, #5
 80031e8:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	e012      	b.n	8003216 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	f003 0301 	and.w	r3, r3, #1
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d1e5      	bne.n	80031ca <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2200      	movs	r2, #0
 8003202:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8003204:	2300      	movs	r3, #0
 8003206:	e006      	b.n	8003216 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800320c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003214:	2301      	movs	r3, #1
  }
}
 8003216:	4618      	mov	r0, r3
 8003218:	3710      	adds	r7, #16
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}

0800321e <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800321e:	b480      	push	{r7}
 8003220:	b089      	sub	sp, #36	@ 0x24
 8003222:	af00      	add	r7, sp, #0
 8003224:	60f8      	str	r0, [r7, #12]
 8003226:	60b9      	str	r1, [r7, #8]
 8003228:	607a      	str	r2, [r7, #4]
 800322a:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003232:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	689b      	ldr	r3, [r3, #8]
 800323a:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800323c:	7ffb      	ldrb	r3, [r7, #31]
 800323e:	2b01      	cmp	r3, #1
 8003240:	d003      	beq.n	800324a <HAL_CAN_AddTxMessage+0x2c>
 8003242:	7ffb      	ldrb	r3, [r7, #31]
 8003244:	2b02      	cmp	r3, #2
 8003246:	f040 80ad 	bne.w	80033a4 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800324a:	69bb      	ldr	r3, [r7, #24]
 800324c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003250:	2b00      	cmp	r3, #0
 8003252:	d10a      	bne.n	800326a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003254:	69bb      	ldr	r3, [r7, #24]
 8003256:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800325a:	2b00      	cmp	r3, #0
 800325c:	d105      	bne.n	800326a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800325e:	69bb      	ldr	r3, [r7, #24]
 8003260:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003264:	2b00      	cmp	r3, #0
 8003266:	f000 8095 	beq.w	8003394 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800326a:	69bb      	ldr	r3, [r7, #24]
 800326c:	0e1b      	lsrs	r3, r3, #24
 800326e:	f003 0303 	and.w	r3, r3, #3
 8003272:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003274:	2201      	movs	r2, #1
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	409a      	lsls	r2, r3
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d10d      	bne.n	80032a2 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003290:	68f9      	ldr	r1, [r7, #12]
 8003292:	6809      	ldr	r1, [r1, #0]
 8003294:	431a      	orrs	r2, r3
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	3318      	adds	r3, #24
 800329a:	011b      	lsls	r3, r3, #4
 800329c:	440b      	add	r3, r1
 800329e:	601a      	str	r2, [r3, #0]
 80032a0:	e00f      	b.n	80032c2 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80032a8:	68bb      	ldr	r3, [r7, #8]
 80032aa:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80032ac:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80032ae:	68bb      	ldr	r3, [r7, #8]
 80032b0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80032b2:	68f9      	ldr	r1, [r7, #12]
 80032b4:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80032b6:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	3318      	adds	r3, #24
 80032bc:	011b      	lsls	r3, r3, #4
 80032be:	440b      	add	r3, r1
 80032c0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	6819      	ldr	r1, [r3, #0]
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	691a      	ldr	r2, [r3, #16]
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	3318      	adds	r3, #24
 80032ce:	011b      	lsls	r3, r3, #4
 80032d0:	440b      	add	r3, r1
 80032d2:	3304      	adds	r3, #4
 80032d4:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	7d1b      	ldrb	r3, [r3, #20]
 80032da:	2b01      	cmp	r3, #1
 80032dc:	d111      	bne.n	8003302 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	3318      	adds	r3, #24
 80032e6:	011b      	lsls	r3, r3, #4
 80032e8:	4413      	add	r3, r2
 80032ea:	3304      	adds	r3, #4
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	68fa      	ldr	r2, [r7, #12]
 80032f0:	6811      	ldr	r1, [r2, #0]
 80032f2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80032f6:	697b      	ldr	r3, [r7, #20]
 80032f8:	3318      	adds	r3, #24
 80032fa:	011b      	lsls	r3, r3, #4
 80032fc:	440b      	add	r3, r1
 80032fe:	3304      	adds	r3, #4
 8003300:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	3307      	adds	r3, #7
 8003306:	781b      	ldrb	r3, [r3, #0]
 8003308:	061a      	lsls	r2, r3, #24
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	3306      	adds	r3, #6
 800330e:	781b      	ldrb	r3, [r3, #0]
 8003310:	041b      	lsls	r3, r3, #16
 8003312:	431a      	orrs	r2, r3
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	3305      	adds	r3, #5
 8003318:	781b      	ldrb	r3, [r3, #0]
 800331a:	021b      	lsls	r3, r3, #8
 800331c:	4313      	orrs	r3, r2
 800331e:	687a      	ldr	r2, [r7, #4]
 8003320:	3204      	adds	r2, #4
 8003322:	7812      	ldrb	r2, [r2, #0]
 8003324:	4610      	mov	r0, r2
 8003326:	68fa      	ldr	r2, [r7, #12]
 8003328:	6811      	ldr	r1, [r2, #0]
 800332a:	ea43 0200 	orr.w	r2, r3, r0
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	011b      	lsls	r3, r3, #4
 8003332:	440b      	add	r3, r1
 8003334:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8003338:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	3303      	adds	r3, #3
 800333e:	781b      	ldrb	r3, [r3, #0]
 8003340:	061a      	lsls	r2, r3, #24
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	3302      	adds	r3, #2
 8003346:	781b      	ldrb	r3, [r3, #0]
 8003348:	041b      	lsls	r3, r3, #16
 800334a:	431a      	orrs	r2, r3
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	3301      	adds	r3, #1
 8003350:	781b      	ldrb	r3, [r3, #0]
 8003352:	021b      	lsls	r3, r3, #8
 8003354:	4313      	orrs	r3, r2
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	7812      	ldrb	r2, [r2, #0]
 800335a:	4610      	mov	r0, r2
 800335c:	68fa      	ldr	r2, [r7, #12]
 800335e:	6811      	ldr	r1, [r2, #0]
 8003360:	ea43 0200 	orr.w	r2, r3, r0
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	011b      	lsls	r3, r3, #4
 8003368:	440b      	add	r3, r1
 800336a:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800336e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	697b      	ldr	r3, [r7, #20]
 8003376:	3318      	adds	r3, #24
 8003378:	011b      	lsls	r3, r3, #4
 800337a:	4413      	add	r3, r2
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	68fa      	ldr	r2, [r7, #12]
 8003380:	6811      	ldr	r1, [r2, #0]
 8003382:	f043 0201 	orr.w	r2, r3, #1
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	3318      	adds	r3, #24
 800338a:	011b      	lsls	r3, r3, #4
 800338c:	440b      	add	r3, r1
 800338e:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003390:	2300      	movs	r3, #0
 8003392:	e00e      	b.n	80033b2 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003398:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e006      	b.n	80033b2 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033a8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
  }
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	3724      	adds	r7, #36	@ 0x24
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr
	...

080033c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b085      	sub	sp, #20
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	f003 0307 	and.w	r3, r3, #7
 80033ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033d0:	4b0c      	ldr	r3, [pc, #48]	@ (8003404 <__NVIC_SetPriorityGrouping+0x44>)
 80033d2:	68db      	ldr	r3, [r3, #12]
 80033d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033d6:	68ba      	ldr	r2, [r7, #8]
 80033d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80033dc:	4013      	ands	r3, r2
 80033de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80033ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033f2:	4a04      	ldr	r2, [pc, #16]	@ (8003404 <__NVIC_SetPriorityGrouping+0x44>)
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	60d3      	str	r3, [r2, #12]
}
 80033f8:	bf00      	nop
 80033fa:	3714      	adds	r7, #20
 80033fc:	46bd      	mov	sp, r7
 80033fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003402:	4770      	bx	lr
 8003404:	e000ed00 	.word	0xe000ed00

08003408 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003408:	b480      	push	{r7}
 800340a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800340c:	4b04      	ldr	r3, [pc, #16]	@ (8003420 <__NVIC_GetPriorityGrouping+0x18>)
 800340e:	68db      	ldr	r3, [r3, #12]
 8003410:	0a1b      	lsrs	r3, r3, #8
 8003412:	f003 0307 	and.w	r3, r3, #7
}
 8003416:	4618      	mov	r0, r3
 8003418:	46bd      	mov	sp, r7
 800341a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341e:	4770      	bx	lr
 8003420:	e000ed00 	.word	0xe000ed00

08003424 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	4603      	mov	r3, r0
 800342c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800342e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003432:	2b00      	cmp	r3, #0
 8003434:	db0b      	blt.n	800344e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003436:	79fb      	ldrb	r3, [r7, #7]
 8003438:	f003 021f 	and.w	r2, r3, #31
 800343c:	4907      	ldr	r1, [pc, #28]	@ (800345c <__NVIC_EnableIRQ+0x38>)
 800343e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003442:	095b      	lsrs	r3, r3, #5
 8003444:	2001      	movs	r0, #1
 8003446:	fa00 f202 	lsl.w	r2, r0, r2
 800344a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800344e:	bf00      	nop
 8003450:	370c      	adds	r7, #12
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr
 800345a:	bf00      	nop
 800345c:	e000e100 	.word	0xe000e100

08003460 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003460:	b480      	push	{r7}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	4603      	mov	r3, r0
 8003468:	6039      	str	r1, [r7, #0]
 800346a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800346c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003470:	2b00      	cmp	r3, #0
 8003472:	db0a      	blt.n	800348a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	b2da      	uxtb	r2, r3
 8003478:	490c      	ldr	r1, [pc, #48]	@ (80034ac <__NVIC_SetPriority+0x4c>)
 800347a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800347e:	0112      	lsls	r2, r2, #4
 8003480:	b2d2      	uxtb	r2, r2
 8003482:	440b      	add	r3, r1
 8003484:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003488:	e00a      	b.n	80034a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	b2da      	uxtb	r2, r3
 800348e:	4908      	ldr	r1, [pc, #32]	@ (80034b0 <__NVIC_SetPriority+0x50>)
 8003490:	79fb      	ldrb	r3, [r7, #7]
 8003492:	f003 030f 	and.w	r3, r3, #15
 8003496:	3b04      	subs	r3, #4
 8003498:	0112      	lsls	r2, r2, #4
 800349a:	b2d2      	uxtb	r2, r2
 800349c:	440b      	add	r3, r1
 800349e:	761a      	strb	r2, [r3, #24]
}
 80034a0:	bf00      	nop
 80034a2:	370c      	adds	r7, #12
 80034a4:	46bd      	mov	sp, r7
 80034a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034aa:	4770      	bx	lr
 80034ac:	e000e100 	.word	0xe000e100
 80034b0:	e000ed00 	.word	0xe000ed00

080034b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b089      	sub	sp, #36	@ 0x24
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	60f8      	str	r0, [r7, #12]
 80034bc:	60b9      	str	r1, [r7, #8]
 80034be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f003 0307 	and.w	r3, r3, #7
 80034c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034c8:	69fb      	ldr	r3, [r7, #28]
 80034ca:	f1c3 0307 	rsb	r3, r3, #7
 80034ce:	2b04      	cmp	r3, #4
 80034d0:	bf28      	it	cs
 80034d2:	2304      	movcs	r3, #4
 80034d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034d6:	69fb      	ldr	r3, [r7, #28]
 80034d8:	3304      	adds	r3, #4
 80034da:	2b06      	cmp	r3, #6
 80034dc:	d902      	bls.n	80034e4 <NVIC_EncodePriority+0x30>
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	3b03      	subs	r3, #3
 80034e2:	e000      	b.n	80034e6 <NVIC_EncodePriority+0x32>
 80034e4:	2300      	movs	r3, #0
 80034e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034e8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80034ec:	69bb      	ldr	r3, [r7, #24]
 80034ee:	fa02 f303 	lsl.w	r3, r2, r3
 80034f2:	43da      	mvns	r2, r3
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	401a      	ands	r2, r3
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034fc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	fa01 f303 	lsl.w	r3, r1, r3
 8003506:	43d9      	mvns	r1, r3
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800350c:	4313      	orrs	r3, r2
         );
}
 800350e:	4618      	mov	r0, r3
 8003510:	3724      	adds	r7, #36	@ 0x24
 8003512:	46bd      	mov	sp, r7
 8003514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003518:	4770      	bx	lr

0800351a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800351a:	b580      	push	{r7, lr}
 800351c:	b082      	sub	sp, #8
 800351e:	af00      	add	r7, sp, #0
 8003520:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	f7ff ff4c 	bl	80033c0 <__NVIC_SetPriorityGrouping>
}
 8003528:	bf00      	nop
 800352a:	3708      	adds	r7, #8
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}

08003530 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b086      	sub	sp, #24
 8003534:	af00      	add	r7, sp, #0
 8003536:	4603      	mov	r3, r0
 8003538:	60b9      	str	r1, [r7, #8]
 800353a:	607a      	str	r2, [r7, #4]
 800353c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800353e:	2300      	movs	r3, #0
 8003540:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003542:	f7ff ff61 	bl	8003408 <__NVIC_GetPriorityGrouping>
 8003546:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003548:	687a      	ldr	r2, [r7, #4]
 800354a:	68b9      	ldr	r1, [r7, #8]
 800354c:	6978      	ldr	r0, [r7, #20]
 800354e:	f7ff ffb1 	bl	80034b4 <NVIC_EncodePriority>
 8003552:	4602      	mov	r2, r0
 8003554:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003558:	4611      	mov	r1, r2
 800355a:	4618      	mov	r0, r3
 800355c:	f7ff ff80 	bl	8003460 <__NVIC_SetPriority>
}
 8003560:	bf00      	nop
 8003562:	3718      	adds	r7, #24
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}

08003568 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b082      	sub	sp, #8
 800356c:	af00      	add	r7, sp, #0
 800356e:	4603      	mov	r3, r0
 8003570:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003576:	4618      	mov	r0, r3
 8003578:	f7ff ff54 	bl	8003424 <__NVIC_EnableIRQ>
}
 800357c:	bf00      	nop
 800357e:	3708      	adds	r7, #8
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}

08003584 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003584:	b480      	push	{r7}
 8003586:	b085      	sub	sp, #20
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d101      	bne.n	8003596 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	e098      	b.n	80036c8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	461a      	mov	r2, r3
 800359c:	4b4d      	ldr	r3, [pc, #308]	@ (80036d4 <HAL_DMA_Init+0x150>)
 800359e:	429a      	cmp	r2, r3
 80035a0:	d80f      	bhi.n	80035c2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	461a      	mov	r2, r3
 80035a8:	4b4b      	ldr	r3, [pc, #300]	@ (80036d8 <HAL_DMA_Init+0x154>)
 80035aa:	4413      	add	r3, r2
 80035ac:	4a4b      	ldr	r2, [pc, #300]	@ (80036dc <HAL_DMA_Init+0x158>)
 80035ae:	fba2 2303 	umull	r2, r3, r2, r3
 80035b2:	091b      	lsrs	r3, r3, #4
 80035b4:	009a      	lsls	r2, r3, #2
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	4a48      	ldr	r2, [pc, #288]	@ (80036e0 <HAL_DMA_Init+0x15c>)
 80035be:	641a      	str	r2, [r3, #64]	@ 0x40
 80035c0:	e00e      	b.n	80035e0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	461a      	mov	r2, r3
 80035c8:	4b46      	ldr	r3, [pc, #280]	@ (80036e4 <HAL_DMA_Init+0x160>)
 80035ca:	4413      	add	r3, r2
 80035cc:	4a43      	ldr	r2, [pc, #268]	@ (80036dc <HAL_DMA_Init+0x158>)
 80035ce:	fba2 2303 	umull	r2, r3, r2, r3
 80035d2:	091b      	lsrs	r3, r3, #4
 80035d4:	009a      	lsls	r2, r3, #2
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a42      	ldr	r2, [pc, #264]	@ (80036e8 <HAL_DMA_Init+0x164>)
 80035de:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2202      	movs	r2, #2
 80035e4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80035f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80035fa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003604:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	691b      	ldr	r3, [r3, #16]
 800360a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003610:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	699b      	ldr	r3, [r3, #24]
 8003616:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800361c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6a1b      	ldr	r3, [r3, #32]
 8003622:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003624:	68fa      	ldr	r2, [r7, #12]
 8003626:	4313      	orrs	r3, r2
 8003628:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	68fa      	ldr	r2, [r7, #12]
 8003630:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800363a:	d039      	beq.n	80036b0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003640:	4a27      	ldr	r2, [pc, #156]	@ (80036e0 <HAL_DMA_Init+0x15c>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d11a      	bne.n	800367c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003646:	4b29      	ldr	r3, [pc, #164]	@ (80036ec <HAL_DMA_Init+0x168>)
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800364e:	f003 031c 	and.w	r3, r3, #28
 8003652:	210f      	movs	r1, #15
 8003654:	fa01 f303 	lsl.w	r3, r1, r3
 8003658:	43db      	mvns	r3, r3
 800365a:	4924      	ldr	r1, [pc, #144]	@ (80036ec <HAL_DMA_Init+0x168>)
 800365c:	4013      	ands	r3, r2
 800365e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003660:	4b22      	ldr	r3, [pc, #136]	@ (80036ec <HAL_DMA_Init+0x168>)
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6859      	ldr	r1, [r3, #4]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800366c:	f003 031c 	and.w	r3, r3, #28
 8003670:	fa01 f303 	lsl.w	r3, r1, r3
 8003674:	491d      	ldr	r1, [pc, #116]	@ (80036ec <HAL_DMA_Init+0x168>)
 8003676:	4313      	orrs	r3, r2
 8003678:	600b      	str	r3, [r1, #0]
 800367a:	e019      	b.n	80036b0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800367c:	4b1c      	ldr	r3, [pc, #112]	@ (80036f0 <HAL_DMA_Init+0x16c>)
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003684:	f003 031c 	and.w	r3, r3, #28
 8003688:	210f      	movs	r1, #15
 800368a:	fa01 f303 	lsl.w	r3, r1, r3
 800368e:	43db      	mvns	r3, r3
 8003690:	4917      	ldr	r1, [pc, #92]	@ (80036f0 <HAL_DMA_Init+0x16c>)
 8003692:	4013      	ands	r3, r2
 8003694:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003696:	4b16      	ldr	r3, [pc, #88]	@ (80036f0 <HAL_DMA_Init+0x16c>)
 8003698:	681a      	ldr	r2, [r3, #0]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6859      	ldr	r1, [r3, #4]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036a2:	f003 031c 	and.w	r3, r3, #28
 80036a6:	fa01 f303 	lsl.w	r3, r1, r3
 80036aa:	4911      	ldr	r1, [pc, #68]	@ (80036f0 <HAL_DMA_Init+0x16c>)
 80036ac:	4313      	orrs	r3, r2
 80036ae:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2200      	movs	r2, #0
 80036b4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2201      	movs	r2, #1
 80036ba:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2200      	movs	r2, #0
 80036c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80036c6:	2300      	movs	r3, #0
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	3714      	adds	r7, #20
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr
 80036d4:	40020407 	.word	0x40020407
 80036d8:	bffdfff8 	.word	0xbffdfff8
 80036dc:	cccccccd 	.word	0xcccccccd
 80036e0:	40020000 	.word	0x40020000
 80036e4:	bffdfbf8 	.word	0xbffdfbf8
 80036e8:	40020400 	.word	0x40020400
 80036ec:	400200a8 	.word	0x400200a8
 80036f0:	400204a8 	.word	0x400204a8

080036f4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b086      	sub	sp, #24
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	60f8      	str	r0, [r7, #12]
 80036fc:	60b9      	str	r1, [r7, #8]
 80036fe:	607a      	str	r2, [r7, #4]
 8003700:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003702:	2300      	movs	r3, #0
 8003704:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800370c:	2b01      	cmp	r3, #1
 800370e:	d101      	bne.n	8003714 <HAL_DMA_Start_IT+0x20>
 8003710:	2302      	movs	r3, #2
 8003712:	e04b      	b.n	80037ac <HAL_DMA_Start_IT+0xb8>
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2201      	movs	r2, #1
 8003718:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003722:	b2db      	uxtb	r3, r3
 8003724:	2b01      	cmp	r3, #1
 8003726:	d13a      	bne.n	800379e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2202      	movs	r2, #2
 800372c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2200      	movs	r2, #0
 8003734:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f022 0201 	bic.w	r2, r2, #1
 8003744:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	687a      	ldr	r2, [r7, #4]
 800374a:	68b9      	ldr	r1, [r7, #8]
 800374c:	68f8      	ldr	r0, [r7, #12]
 800374e:	f000 f95f 	bl	8003a10 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003756:	2b00      	cmp	r3, #0
 8003758:	d008      	beq.n	800376c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	681a      	ldr	r2, [r3, #0]
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f042 020e 	orr.w	r2, r2, #14
 8003768:	601a      	str	r2, [r3, #0]
 800376a:	e00f      	b.n	800378c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f022 0204 	bic.w	r2, r2, #4
 800377a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f042 020a 	orr.w	r2, r2, #10
 800378a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f042 0201 	orr.w	r2, r2, #1
 800379a:	601a      	str	r2, [r3, #0]
 800379c:	e005      	b.n	80037aa <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2200      	movs	r2, #0
 80037a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80037a6:	2302      	movs	r3, #2
 80037a8:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80037aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	3718      	adds	r7, #24
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}

080037b4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b085      	sub	sp, #20
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037bc:	2300      	movs	r3, #0
 80037be:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80037c6:	b2db      	uxtb	r3, r3
 80037c8:	2b02      	cmp	r3, #2
 80037ca:	d008      	beq.n	80037de <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2204      	movs	r2, #4
 80037d0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2200      	movs	r2, #0
 80037d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	e022      	b.n	8003824 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f022 020e 	bic.w	r2, r2, #14
 80037ec:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f022 0201 	bic.w	r2, r2, #1
 80037fc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003802:	f003 021c 	and.w	r2, r3, #28
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800380a:	2101      	movs	r1, #1
 800380c:	fa01 f202 	lsl.w	r2, r1, r2
 8003810:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2201      	movs	r2, #1
 8003816:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2200      	movs	r2, #0
 800381e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8003822:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003824:	4618      	mov	r0, r3
 8003826:	3714      	adds	r7, #20
 8003828:	46bd      	mov	sp, r7
 800382a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382e:	4770      	bx	lr

08003830 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b084      	sub	sp, #16
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003838:	2300      	movs	r3, #0
 800383a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003842:	b2db      	uxtb	r3, r3
 8003844:	2b02      	cmp	r3, #2
 8003846:	d005      	beq.n	8003854 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2204      	movs	r2, #4
 800384c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	73fb      	strb	r3, [r7, #15]
 8003852:	e029      	b.n	80038a8 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f022 020e 	bic.w	r2, r2, #14
 8003862:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f022 0201 	bic.w	r2, r2, #1
 8003872:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003878:	f003 021c 	and.w	r2, r3, #28
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003880:	2101      	movs	r1, #1
 8003882:	fa01 f202 	lsl.w	r2, r1, r2
 8003886:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2201      	movs	r2, #1
 800388c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2200      	movs	r2, #0
 8003894:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800389c:	2b00      	cmp	r3, #0
 800389e:	d003      	beq.n	80038a8 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	4798      	blx	r3
    }
  }
  return status;
 80038a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3710      	adds	r7, #16
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}

080038b2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80038b2:	b580      	push	{r7, lr}
 80038b4:	b084      	sub	sp, #16
 80038b6:	af00      	add	r7, sp, #0
 80038b8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038ce:	f003 031c 	and.w	r3, r3, #28
 80038d2:	2204      	movs	r2, #4
 80038d4:	409a      	lsls	r2, r3
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	4013      	ands	r3, r2
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d026      	beq.n	800392c <HAL_DMA_IRQHandler+0x7a>
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	f003 0304 	and.w	r3, r3, #4
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d021      	beq.n	800392c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f003 0320 	and.w	r3, r3, #32
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d107      	bne.n	8003906 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f022 0204 	bic.w	r2, r2, #4
 8003904:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800390a:	f003 021c 	and.w	r2, r3, #28
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003912:	2104      	movs	r1, #4
 8003914:	fa01 f202 	lsl.w	r2, r1, r2
 8003918:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800391e:	2b00      	cmp	r3, #0
 8003920:	d071      	beq.n	8003a06 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003926:	6878      	ldr	r0, [r7, #4]
 8003928:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800392a:	e06c      	b.n	8003a06 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003930:	f003 031c 	and.w	r3, r3, #28
 8003934:	2202      	movs	r2, #2
 8003936:	409a      	lsls	r2, r3
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	4013      	ands	r3, r2
 800393c:	2b00      	cmp	r3, #0
 800393e:	d02e      	beq.n	800399e <HAL_DMA_IRQHandler+0xec>
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	f003 0302 	and.w	r3, r3, #2
 8003946:	2b00      	cmp	r3, #0
 8003948:	d029      	beq.n	800399e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f003 0320 	and.w	r3, r3, #32
 8003954:	2b00      	cmp	r3, #0
 8003956:	d10b      	bne.n	8003970 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f022 020a 	bic.w	r2, r2, #10
 8003966:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2201      	movs	r2, #1
 800396c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003974:	f003 021c 	and.w	r2, r3, #28
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800397c:	2102      	movs	r1, #2
 800397e:	fa01 f202 	lsl.w	r2, r1, r2
 8003982:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2200      	movs	r2, #0
 8003988:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003990:	2b00      	cmp	r3, #0
 8003992:	d038      	beq.n	8003a06 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003998:	6878      	ldr	r0, [r7, #4]
 800399a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800399c:	e033      	b.n	8003a06 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039a2:	f003 031c 	and.w	r3, r3, #28
 80039a6:	2208      	movs	r2, #8
 80039a8:	409a      	lsls	r2, r3
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	4013      	ands	r3, r2
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d02a      	beq.n	8003a08 <HAL_DMA_IRQHandler+0x156>
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	f003 0308 	and.w	r3, r3, #8
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d025      	beq.n	8003a08 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f022 020e 	bic.w	r2, r2, #14
 80039ca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039d0:	f003 021c 	and.w	r2, r3, #28
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d8:	2101      	movs	r1, #1
 80039da:	fa01 f202 	lsl.w	r2, r1, r2
 80039de:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2201      	movs	r2, #1
 80039e4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2201      	movs	r2, #1
 80039ea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2200      	movs	r2, #0
 80039f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d004      	beq.n	8003a08 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003a06:	bf00      	nop
 8003a08:	bf00      	nop
}
 8003a0a:	3710      	adds	r7, #16
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	bd80      	pop	{r7, pc}

08003a10 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b085      	sub	sp, #20
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	60f8      	str	r0, [r7, #12]
 8003a18:	60b9      	str	r1, [r7, #8]
 8003a1a:	607a      	str	r2, [r7, #4]
 8003a1c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a22:	f003 021c 	and.w	r2, r3, #28
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a2a:	2101      	movs	r1, #1
 8003a2c:	fa01 f202 	lsl.w	r2, r1, r2
 8003a30:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	683a      	ldr	r2, [r7, #0]
 8003a38:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	689b      	ldr	r3, [r3, #8]
 8003a3e:	2b10      	cmp	r3, #16
 8003a40:	d108      	bne.n	8003a54 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	687a      	ldr	r2, [r7, #4]
 8003a48:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	68ba      	ldr	r2, [r7, #8]
 8003a50:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003a52:	e007      	b.n	8003a64 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	68ba      	ldr	r2, [r7, #8]
 8003a5a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	687a      	ldr	r2, [r7, #4]
 8003a62:	60da      	str	r2, [r3, #12]
}
 8003a64:	bf00      	nop
 8003a66:	3714      	adds	r7, #20
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6e:	4770      	bx	lr

08003a70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b087      	sub	sp, #28
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
 8003a78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a7e:	e166      	b.n	8003d4e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	681a      	ldr	r2, [r3, #0]
 8003a84:	2101      	movs	r1, #1
 8003a86:	697b      	ldr	r3, [r7, #20]
 8003a88:	fa01 f303 	lsl.w	r3, r1, r3
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	f000 8158 	beq.w	8003d48 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f003 0303 	and.w	r3, r3, #3
 8003aa0:	2b01      	cmp	r3, #1
 8003aa2:	d005      	beq.n	8003ab0 <HAL_GPIO_Init+0x40>
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f003 0303 	and.w	r3, r3, #3
 8003aac:	2b02      	cmp	r3, #2
 8003aae:	d130      	bne.n	8003b12 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	005b      	lsls	r3, r3, #1
 8003aba:	2203      	movs	r2, #3
 8003abc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac0:	43db      	mvns	r3, r3
 8003ac2:	693a      	ldr	r2, [r7, #16]
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	68da      	ldr	r2, [r3, #12]
 8003acc:	697b      	ldr	r3, [r7, #20]
 8003ace:	005b      	lsls	r3, r3, #1
 8003ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad4:	693a      	ldr	r2, [r7, #16]
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	693a      	ldr	r2, [r7, #16]
 8003ade:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003ae6:	2201      	movs	r2, #1
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	fa02 f303 	lsl.w	r3, r2, r3
 8003aee:	43db      	mvns	r3, r3
 8003af0:	693a      	ldr	r2, [r7, #16]
 8003af2:	4013      	ands	r3, r2
 8003af4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	091b      	lsrs	r3, r3, #4
 8003afc:	f003 0201 	and.w	r2, r3, #1
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	fa02 f303 	lsl.w	r3, r2, r3
 8003b06:	693a      	ldr	r2, [r7, #16]
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	693a      	ldr	r2, [r7, #16]
 8003b10:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	f003 0303 	and.w	r3, r3, #3
 8003b1a:	2b03      	cmp	r3, #3
 8003b1c:	d017      	beq.n	8003b4e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	68db      	ldr	r3, [r3, #12]
 8003b22:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	005b      	lsls	r3, r3, #1
 8003b28:	2203      	movs	r2, #3
 8003b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b2e:	43db      	mvns	r3, r3
 8003b30:	693a      	ldr	r2, [r7, #16]
 8003b32:	4013      	ands	r3, r2
 8003b34:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	689a      	ldr	r2, [r3, #8]
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	005b      	lsls	r3, r3, #1
 8003b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b42:	693a      	ldr	r2, [r7, #16]
 8003b44:	4313      	orrs	r3, r2
 8003b46:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	693a      	ldr	r2, [r7, #16]
 8003b4c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	f003 0303 	and.w	r3, r3, #3
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d123      	bne.n	8003ba2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	08da      	lsrs	r2, r3, #3
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	3208      	adds	r2, #8
 8003b62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b66:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	f003 0307 	and.w	r3, r3, #7
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	220f      	movs	r2, #15
 8003b72:	fa02 f303 	lsl.w	r3, r2, r3
 8003b76:	43db      	mvns	r3, r3
 8003b78:	693a      	ldr	r2, [r7, #16]
 8003b7a:	4013      	ands	r3, r2
 8003b7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	691a      	ldr	r2, [r3, #16]
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	f003 0307 	and.w	r3, r3, #7
 8003b88:	009b      	lsls	r3, r3, #2
 8003b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b8e:	693a      	ldr	r2, [r7, #16]
 8003b90:	4313      	orrs	r3, r2
 8003b92:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	08da      	lsrs	r2, r3, #3
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	3208      	adds	r2, #8
 8003b9c:	6939      	ldr	r1, [r7, #16]
 8003b9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	005b      	lsls	r3, r3, #1
 8003bac:	2203      	movs	r2, #3
 8003bae:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb2:	43db      	mvns	r3, r3
 8003bb4:	693a      	ldr	r2, [r7, #16]
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	f003 0203 	and.w	r2, r3, #3
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	005b      	lsls	r3, r3, #1
 8003bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bca:	693a      	ldr	r2, [r7, #16]
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	693a      	ldr	r2, [r7, #16]
 8003bd4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	f000 80b2 	beq.w	8003d48 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003be4:	4b61      	ldr	r3, [pc, #388]	@ (8003d6c <HAL_GPIO_Init+0x2fc>)
 8003be6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003be8:	4a60      	ldr	r2, [pc, #384]	@ (8003d6c <HAL_GPIO_Init+0x2fc>)
 8003bea:	f043 0301 	orr.w	r3, r3, #1
 8003bee:	6613      	str	r3, [r2, #96]	@ 0x60
 8003bf0:	4b5e      	ldr	r3, [pc, #376]	@ (8003d6c <HAL_GPIO_Init+0x2fc>)
 8003bf2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bf4:	f003 0301 	and.w	r3, r3, #1
 8003bf8:	60bb      	str	r3, [r7, #8]
 8003bfa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003bfc:	4a5c      	ldr	r2, [pc, #368]	@ (8003d70 <HAL_GPIO_Init+0x300>)
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	089b      	lsrs	r3, r3, #2
 8003c02:	3302      	adds	r3, #2
 8003c04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c08:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	f003 0303 	and.w	r3, r3, #3
 8003c10:	009b      	lsls	r3, r3, #2
 8003c12:	220f      	movs	r2, #15
 8003c14:	fa02 f303 	lsl.w	r3, r2, r3
 8003c18:	43db      	mvns	r3, r3
 8003c1a:	693a      	ldr	r2, [r7, #16]
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003c26:	d02b      	beq.n	8003c80 <HAL_GPIO_Init+0x210>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	4a52      	ldr	r2, [pc, #328]	@ (8003d74 <HAL_GPIO_Init+0x304>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d025      	beq.n	8003c7c <HAL_GPIO_Init+0x20c>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	4a51      	ldr	r2, [pc, #324]	@ (8003d78 <HAL_GPIO_Init+0x308>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d01f      	beq.n	8003c78 <HAL_GPIO_Init+0x208>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	4a50      	ldr	r2, [pc, #320]	@ (8003d7c <HAL_GPIO_Init+0x30c>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d019      	beq.n	8003c74 <HAL_GPIO_Init+0x204>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	4a4f      	ldr	r2, [pc, #316]	@ (8003d80 <HAL_GPIO_Init+0x310>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d013      	beq.n	8003c70 <HAL_GPIO_Init+0x200>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	4a4e      	ldr	r2, [pc, #312]	@ (8003d84 <HAL_GPIO_Init+0x314>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d00d      	beq.n	8003c6c <HAL_GPIO_Init+0x1fc>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	4a4d      	ldr	r2, [pc, #308]	@ (8003d88 <HAL_GPIO_Init+0x318>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d007      	beq.n	8003c68 <HAL_GPIO_Init+0x1f8>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	4a4c      	ldr	r2, [pc, #304]	@ (8003d8c <HAL_GPIO_Init+0x31c>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d101      	bne.n	8003c64 <HAL_GPIO_Init+0x1f4>
 8003c60:	2307      	movs	r3, #7
 8003c62:	e00e      	b.n	8003c82 <HAL_GPIO_Init+0x212>
 8003c64:	2308      	movs	r3, #8
 8003c66:	e00c      	b.n	8003c82 <HAL_GPIO_Init+0x212>
 8003c68:	2306      	movs	r3, #6
 8003c6a:	e00a      	b.n	8003c82 <HAL_GPIO_Init+0x212>
 8003c6c:	2305      	movs	r3, #5
 8003c6e:	e008      	b.n	8003c82 <HAL_GPIO_Init+0x212>
 8003c70:	2304      	movs	r3, #4
 8003c72:	e006      	b.n	8003c82 <HAL_GPIO_Init+0x212>
 8003c74:	2303      	movs	r3, #3
 8003c76:	e004      	b.n	8003c82 <HAL_GPIO_Init+0x212>
 8003c78:	2302      	movs	r3, #2
 8003c7a:	e002      	b.n	8003c82 <HAL_GPIO_Init+0x212>
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e000      	b.n	8003c82 <HAL_GPIO_Init+0x212>
 8003c80:	2300      	movs	r3, #0
 8003c82:	697a      	ldr	r2, [r7, #20]
 8003c84:	f002 0203 	and.w	r2, r2, #3
 8003c88:	0092      	lsls	r2, r2, #2
 8003c8a:	4093      	lsls	r3, r2
 8003c8c:	693a      	ldr	r2, [r7, #16]
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003c92:	4937      	ldr	r1, [pc, #220]	@ (8003d70 <HAL_GPIO_Init+0x300>)
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	089b      	lsrs	r3, r3, #2
 8003c98:	3302      	adds	r3, #2
 8003c9a:	693a      	ldr	r2, [r7, #16]
 8003c9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003ca0:	4b3b      	ldr	r3, [pc, #236]	@ (8003d90 <HAL_GPIO_Init+0x320>)
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	43db      	mvns	r3, r3
 8003caa:	693a      	ldr	r2, [r7, #16]
 8003cac:	4013      	ands	r3, r2
 8003cae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d003      	beq.n	8003cc4 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003cbc:	693a      	ldr	r2, [r7, #16]
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003cc4:	4a32      	ldr	r2, [pc, #200]	@ (8003d90 <HAL_GPIO_Init+0x320>)
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003cca:	4b31      	ldr	r3, [pc, #196]	@ (8003d90 <HAL_GPIO_Init+0x320>)
 8003ccc:	68db      	ldr	r3, [r3, #12]
 8003cce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	43db      	mvns	r3, r3
 8003cd4:	693a      	ldr	r2, [r7, #16]
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d003      	beq.n	8003cee <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003ce6:	693a      	ldr	r2, [r7, #16]
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	4313      	orrs	r3, r2
 8003cec:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003cee:	4a28      	ldr	r2, [pc, #160]	@ (8003d90 <HAL_GPIO_Init+0x320>)
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003cf4:	4b26      	ldr	r3, [pc, #152]	@ (8003d90 <HAL_GPIO_Init+0x320>)
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	43db      	mvns	r3, r3
 8003cfe:	693a      	ldr	r2, [r7, #16]
 8003d00:	4013      	ands	r3, r2
 8003d02:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d003      	beq.n	8003d18 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003d10:	693a      	ldr	r2, [r7, #16]
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	4313      	orrs	r3, r2
 8003d16:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003d18:	4a1d      	ldr	r2, [pc, #116]	@ (8003d90 <HAL_GPIO_Init+0x320>)
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003d1e:	4b1c      	ldr	r3, [pc, #112]	@ (8003d90 <HAL_GPIO_Init+0x320>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	43db      	mvns	r3, r3
 8003d28:	693a      	ldr	r2, [r7, #16]
 8003d2a:	4013      	ands	r3, r2
 8003d2c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d003      	beq.n	8003d42 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8003d3a:	693a      	ldr	r2, [r7, #16]
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003d42:	4a13      	ldr	r2, [pc, #76]	@ (8003d90 <HAL_GPIO_Init+0x320>)
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	3301      	adds	r3, #1
 8003d4c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	697b      	ldr	r3, [r7, #20]
 8003d54:	fa22 f303 	lsr.w	r3, r2, r3
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	f47f ae91 	bne.w	8003a80 <HAL_GPIO_Init+0x10>
  }
}
 8003d5e:	bf00      	nop
 8003d60:	bf00      	nop
 8003d62:	371c      	adds	r7, #28
 8003d64:	46bd      	mov	sp, r7
 8003d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6a:	4770      	bx	lr
 8003d6c:	40021000 	.word	0x40021000
 8003d70:	40010000 	.word	0x40010000
 8003d74:	48000400 	.word	0x48000400
 8003d78:	48000800 	.word	0x48000800
 8003d7c:	48000c00 	.word	0x48000c00
 8003d80:	48001000 	.word	0x48001000
 8003d84:	48001400 	.word	0x48001400
 8003d88:	48001800 	.word	0x48001800
 8003d8c:	48001c00 	.word	0x48001c00
 8003d90:	40010400 	.word	0x40010400

08003d94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b083      	sub	sp, #12
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
 8003d9c:	460b      	mov	r3, r1
 8003d9e:	807b      	strh	r3, [r7, #2]
 8003da0:	4613      	mov	r3, r2
 8003da2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003da4:	787b      	ldrb	r3, [r7, #1]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d003      	beq.n	8003db2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003daa:	887a      	ldrh	r2, [r7, #2]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003db0:	e002      	b.n	8003db8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003db2:	887a      	ldrh	r2, [r7, #2]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003db8:	bf00      	nop
 8003dba:	370c      	adds	r7, #12
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc2:	4770      	bx	lr

08003dc4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b085      	sub	sp, #20
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
 8003dcc:	460b      	mov	r3, r1
 8003dce:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	695b      	ldr	r3, [r3, #20]
 8003dd4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003dd6:	887a      	ldrh	r2, [r7, #2]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	4013      	ands	r3, r2
 8003ddc:	041a      	lsls	r2, r3, #16
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	43d9      	mvns	r1, r3
 8003de2:	887b      	ldrh	r3, [r7, #2]
 8003de4:	400b      	ands	r3, r1
 8003de6:	431a      	orrs	r2, r3
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	619a      	str	r2, [r3, #24]
}
 8003dec:	bf00      	nop
 8003dee:	3714      	adds	r7, #20
 8003df0:	46bd      	mov	sp, r7
 8003df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df6:	4770      	bx	lr

08003df8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b082      	sub	sp, #8
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	4603      	mov	r3, r0
 8003e00:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003e02:	4b08      	ldr	r3, [pc, #32]	@ (8003e24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e04:	695a      	ldr	r2, [r3, #20]
 8003e06:	88fb      	ldrh	r3, [r7, #6]
 8003e08:	4013      	ands	r3, r2
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d006      	beq.n	8003e1c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003e0e:	4a05      	ldr	r2, [pc, #20]	@ (8003e24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e10:	88fb      	ldrh	r3, [r7, #6]
 8003e12:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003e14:	88fb      	ldrh	r3, [r7, #6]
 8003e16:	4618      	mov	r0, r3
 8003e18:	f7fc fd12 	bl	8000840 <HAL_GPIO_EXTI_Callback>
  }
}
 8003e1c:	bf00      	nop
 8003e1e:	3708      	adds	r7, #8
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}
 8003e24:	40010400 	.word	0x40010400

08003e28 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b082      	sub	sp, #8
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d101      	bne.n	8003e3a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e08d      	b.n	8003f56 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d106      	bne.n	8003e54 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2200      	movs	r2, #0
 8003e4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003e4e:	6878      	ldr	r0, [r7, #4]
 8003e50:	f7fd fade 	bl	8001410 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2224      	movs	r2, #36	@ 0x24
 8003e58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	681a      	ldr	r2, [r3, #0]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f022 0201 	bic.w	r2, r2, #1
 8003e6a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	685a      	ldr	r2, [r3, #4]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003e78:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	689a      	ldr	r2, [r3, #8]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003e88:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	68db      	ldr	r3, [r3, #12]
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d107      	bne.n	8003ea2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	689a      	ldr	r2, [r3, #8]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003e9e:	609a      	str	r2, [r3, #8]
 8003ea0:	e006      	b.n	8003eb0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	689a      	ldr	r2, [r3, #8]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003eae:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	68db      	ldr	r3, [r3, #12]
 8003eb4:	2b02      	cmp	r3, #2
 8003eb6:	d108      	bne.n	8003eca <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	685a      	ldr	r2, [r3, #4]
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ec6:	605a      	str	r2, [r3, #4]
 8003ec8:	e007      	b.n	8003eda <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	685a      	ldr	r2, [r3, #4]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ed8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	687a      	ldr	r2, [r7, #4]
 8003ee2:	6812      	ldr	r2, [r2, #0]
 8003ee4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003ee8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003eec:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	68da      	ldr	r2, [r3, #12]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003efc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	691a      	ldr	r2, [r3, #16]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	695b      	ldr	r3, [r3, #20]
 8003f06:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	699b      	ldr	r3, [r3, #24]
 8003f0e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	430a      	orrs	r2, r1
 8003f16:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	69d9      	ldr	r1, [r3, #28]
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6a1a      	ldr	r2, [r3, #32]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	430a      	orrs	r2, r1
 8003f26:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	681a      	ldr	r2, [r3, #0]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f042 0201 	orr.w	r2, r2, #1
 8003f36:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2220      	movs	r2, #32
 8003f42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003f54:	2300      	movs	r3, #0
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3708      	adds	r7, #8
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}
	...

08003f60 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b088      	sub	sp, #32
 8003f64:	af02      	add	r7, sp, #8
 8003f66:	60f8      	str	r0, [r7, #12]
 8003f68:	4608      	mov	r0, r1
 8003f6a:	4611      	mov	r1, r2
 8003f6c:	461a      	mov	r2, r3
 8003f6e:	4603      	mov	r3, r0
 8003f70:	817b      	strh	r3, [r7, #10]
 8003f72:	460b      	mov	r3, r1
 8003f74:	813b      	strh	r3, [r7, #8]
 8003f76:	4613      	mov	r3, r2
 8003f78:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	2b20      	cmp	r3, #32
 8003f84:	f040 80f9 	bne.w	800417a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f88:	6a3b      	ldr	r3, [r7, #32]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d002      	beq.n	8003f94 <HAL_I2C_Mem_Write+0x34>
 8003f8e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d105      	bne.n	8003fa0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f9a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	e0ed      	b.n	800417c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003fa6:	2b01      	cmp	r3, #1
 8003fa8:	d101      	bne.n	8003fae <HAL_I2C_Mem_Write+0x4e>
 8003faa:	2302      	movs	r3, #2
 8003fac:	e0e6      	b.n	800417c <HAL_I2C_Mem_Write+0x21c>
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2201      	movs	r2, #1
 8003fb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003fb6:	f7fd fc13 	bl	80017e0 <HAL_GetTick>
 8003fba:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	9300      	str	r3, [sp, #0]
 8003fc0:	2319      	movs	r3, #25
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003fc8:	68f8      	ldr	r0, [r7, #12]
 8003fca:	f000 fac3 	bl	8004554 <I2C_WaitOnFlagUntilTimeout>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d001      	beq.n	8003fd8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	e0d1      	b.n	800417c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2221      	movs	r2, #33	@ 0x21
 8003fdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2240      	movs	r2, #64	@ 0x40
 8003fe4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2200      	movs	r2, #0
 8003fec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	6a3a      	ldr	r2, [r7, #32]
 8003ff2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003ff8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004000:	88f8      	ldrh	r0, [r7, #6]
 8004002:	893a      	ldrh	r2, [r7, #8]
 8004004:	8979      	ldrh	r1, [r7, #10]
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	9301      	str	r3, [sp, #4]
 800400a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800400c:	9300      	str	r3, [sp, #0]
 800400e:	4603      	mov	r3, r0
 8004010:	68f8      	ldr	r0, [r7, #12]
 8004012:	f000 f9d3 	bl	80043bc <I2C_RequestMemoryWrite>
 8004016:	4603      	mov	r3, r0
 8004018:	2b00      	cmp	r3, #0
 800401a:	d005      	beq.n	8004028 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2200      	movs	r2, #0
 8004020:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	e0a9      	b.n	800417c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800402c:	b29b      	uxth	r3, r3
 800402e:	2bff      	cmp	r3, #255	@ 0xff
 8004030:	d90e      	bls.n	8004050 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	22ff      	movs	r2, #255	@ 0xff
 8004036:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800403c:	b2da      	uxtb	r2, r3
 800403e:	8979      	ldrh	r1, [r7, #10]
 8004040:	2300      	movs	r3, #0
 8004042:	9300      	str	r3, [sp, #0]
 8004044:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004048:	68f8      	ldr	r0, [r7, #12]
 800404a:	f000 fc47 	bl	80048dc <I2C_TransferConfig>
 800404e:	e00f      	b.n	8004070 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004054:	b29a      	uxth	r2, r3
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800405e:	b2da      	uxtb	r2, r3
 8004060:	8979      	ldrh	r1, [r7, #10]
 8004062:	2300      	movs	r3, #0
 8004064:	9300      	str	r3, [sp, #0]
 8004066:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800406a:	68f8      	ldr	r0, [r7, #12]
 800406c:	f000 fc36 	bl	80048dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004070:	697a      	ldr	r2, [r7, #20]
 8004072:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004074:	68f8      	ldr	r0, [r7, #12]
 8004076:	f000 fac6 	bl	8004606 <I2C_WaitOnTXISFlagUntilTimeout>
 800407a:	4603      	mov	r3, r0
 800407c:	2b00      	cmp	r3, #0
 800407e:	d001      	beq.n	8004084 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	e07b      	b.n	800417c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004088:	781a      	ldrb	r2, [r3, #0]
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004094:	1c5a      	adds	r2, r3, #1
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800409e:	b29b      	uxth	r3, r3
 80040a0:	3b01      	subs	r3, #1
 80040a2:	b29a      	uxth	r2, r3
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040ac:	3b01      	subs	r3, #1
 80040ae:	b29a      	uxth	r2, r3
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040b8:	b29b      	uxth	r3, r3
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d034      	beq.n	8004128 <HAL_I2C_Mem_Write+0x1c8>
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d130      	bne.n	8004128 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80040c6:	697b      	ldr	r3, [r7, #20]
 80040c8:	9300      	str	r3, [sp, #0]
 80040ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040cc:	2200      	movs	r2, #0
 80040ce:	2180      	movs	r1, #128	@ 0x80
 80040d0:	68f8      	ldr	r0, [r7, #12]
 80040d2:	f000 fa3f 	bl	8004554 <I2C_WaitOnFlagUntilTimeout>
 80040d6:	4603      	mov	r3, r0
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d001      	beq.n	80040e0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	e04d      	b.n	800417c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040e4:	b29b      	uxth	r3, r3
 80040e6:	2bff      	cmp	r3, #255	@ 0xff
 80040e8:	d90e      	bls.n	8004108 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	22ff      	movs	r2, #255	@ 0xff
 80040ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040f4:	b2da      	uxtb	r2, r3
 80040f6:	8979      	ldrh	r1, [r7, #10]
 80040f8:	2300      	movs	r3, #0
 80040fa:	9300      	str	r3, [sp, #0]
 80040fc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004100:	68f8      	ldr	r0, [r7, #12]
 8004102:	f000 fbeb 	bl	80048dc <I2C_TransferConfig>
 8004106:	e00f      	b.n	8004128 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800410c:	b29a      	uxth	r2, r3
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004116:	b2da      	uxtb	r2, r3
 8004118:	8979      	ldrh	r1, [r7, #10]
 800411a:	2300      	movs	r3, #0
 800411c:	9300      	str	r3, [sp, #0]
 800411e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004122:	68f8      	ldr	r0, [r7, #12]
 8004124:	f000 fbda 	bl	80048dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800412c:	b29b      	uxth	r3, r3
 800412e:	2b00      	cmp	r3, #0
 8004130:	d19e      	bne.n	8004070 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004132:	697a      	ldr	r2, [r7, #20]
 8004134:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004136:	68f8      	ldr	r0, [r7, #12]
 8004138:	f000 faac 	bl	8004694 <I2C_WaitOnSTOPFlagUntilTimeout>
 800413c:	4603      	mov	r3, r0
 800413e:	2b00      	cmp	r3, #0
 8004140:	d001      	beq.n	8004146 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	e01a      	b.n	800417c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	2220      	movs	r2, #32
 800414c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	6859      	ldr	r1, [r3, #4]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	4b0a      	ldr	r3, [pc, #40]	@ (8004184 <HAL_I2C_Mem_Write+0x224>)
 800415a:	400b      	ands	r3, r1
 800415c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2220      	movs	r2, #32
 8004162:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2200      	movs	r2, #0
 800416a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2200      	movs	r2, #0
 8004172:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004176:	2300      	movs	r3, #0
 8004178:	e000      	b.n	800417c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800417a:	2302      	movs	r3, #2
  }
}
 800417c:	4618      	mov	r0, r3
 800417e:	3718      	adds	r7, #24
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}
 8004184:	fe00e800 	.word	0xfe00e800

08004188 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b088      	sub	sp, #32
 800418c:	af02      	add	r7, sp, #8
 800418e:	60f8      	str	r0, [r7, #12]
 8004190:	4608      	mov	r0, r1
 8004192:	4611      	mov	r1, r2
 8004194:	461a      	mov	r2, r3
 8004196:	4603      	mov	r3, r0
 8004198:	817b      	strh	r3, [r7, #10]
 800419a:	460b      	mov	r3, r1
 800419c:	813b      	strh	r3, [r7, #8]
 800419e:	4613      	mov	r3, r2
 80041a0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	2b20      	cmp	r3, #32
 80041ac:	f040 80fd 	bne.w	80043aa <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80041b0:	6a3b      	ldr	r3, [r7, #32]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d002      	beq.n	80041bc <HAL_I2C_Mem_Read+0x34>
 80041b6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d105      	bne.n	80041c8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80041c2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	e0f1      	b.n	80043ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	d101      	bne.n	80041d6 <HAL_I2C_Mem_Read+0x4e>
 80041d2:	2302      	movs	r3, #2
 80041d4:	e0ea      	b.n	80043ac <HAL_I2C_Mem_Read+0x224>
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	2201      	movs	r2, #1
 80041da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80041de:	f7fd faff 	bl	80017e0 <HAL_GetTick>
 80041e2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	9300      	str	r3, [sp, #0]
 80041e8:	2319      	movs	r3, #25
 80041ea:	2201      	movs	r2, #1
 80041ec:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80041f0:	68f8      	ldr	r0, [r7, #12]
 80041f2:	f000 f9af 	bl	8004554 <I2C_WaitOnFlagUntilTimeout>
 80041f6:	4603      	mov	r3, r0
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d001      	beq.n	8004200 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80041fc:	2301      	movs	r3, #1
 80041fe:	e0d5      	b.n	80043ac <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2222      	movs	r2, #34	@ 0x22
 8004204:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2240      	movs	r2, #64	@ 0x40
 800420c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2200      	movs	r2, #0
 8004214:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	6a3a      	ldr	r2, [r7, #32]
 800421a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004220:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2200      	movs	r2, #0
 8004226:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004228:	88f8      	ldrh	r0, [r7, #6]
 800422a:	893a      	ldrh	r2, [r7, #8]
 800422c:	8979      	ldrh	r1, [r7, #10]
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	9301      	str	r3, [sp, #4]
 8004232:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004234:	9300      	str	r3, [sp, #0]
 8004236:	4603      	mov	r3, r0
 8004238:	68f8      	ldr	r0, [r7, #12]
 800423a:	f000 f913 	bl	8004464 <I2C_RequestMemoryRead>
 800423e:	4603      	mov	r3, r0
 8004240:	2b00      	cmp	r3, #0
 8004242:	d005      	beq.n	8004250 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2200      	movs	r2, #0
 8004248:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800424c:	2301      	movs	r3, #1
 800424e:	e0ad      	b.n	80043ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004254:	b29b      	uxth	r3, r3
 8004256:	2bff      	cmp	r3, #255	@ 0xff
 8004258:	d90e      	bls.n	8004278 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2201      	movs	r2, #1
 800425e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004264:	b2da      	uxtb	r2, r3
 8004266:	8979      	ldrh	r1, [r7, #10]
 8004268:	4b52      	ldr	r3, [pc, #328]	@ (80043b4 <HAL_I2C_Mem_Read+0x22c>)
 800426a:	9300      	str	r3, [sp, #0]
 800426c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004270:	68f8      	ldr	r0, [r7, #12]
 8004272:	f000 fb33 	bl	80048dc <I2C_TransferConfig>
 8004276:	e00f      	b.n	8004298 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800427c:	b29a      	uxth	r2, r3
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004286:	b2da      	uxtb	r2, r3
 8004288:	8979      	ldrh	r1, [r7, #10]
 800428a:	4b4a      	ldr	r3, [pc, #296]	@ (80043b4 <HAL_I2C_Mem_Read+0x22c>)
 800428c:	9300      	str	r3, [sp, #0]
 800428e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004292:	68f8      	ldr	r0, [r7, #12]
 8004294:	f000 fb22 	bl	80048dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	9300      	str	r3, [sp, #0]
 800429c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800429e:	2200      	movs	r2, #0
 80042a0:	2104      	movs	r1, #4
 80042a2:	68f8      	ldr	r0, [r7, #12]
 80042a4:	f000 f956 	bl	8004554 <I2C_WaitOnFlagUntilTimeout>
 80042a8:	4603      	mov	r3, r0
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d001      	beq.n	80042b2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80042ae:	2301      	movs	r3, #1
 80042b0:	e07c      	b.n	80043ac <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042bc:	b2d2      	uxtb	r2, r2
 80042be:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c4:	1c5a      	adds	r2, r3, #1
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042ce:	3b01      	subs	r3, #1
 80042d0:	b29a      	uxth	r2, r3
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042da:	b29b      	uxth	r3, r3
 80042dc:	3b01      	subs	r3, #1
 80042de:	b29a      	uxth	r2, r3
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d034      	beq.n	8004358 <HAL_I2C_Mem_Read+0x1d0>
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d130      	bne.n	8004358 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	9300      	str	r3, [sp, #0]
 80042fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042fc:	2200      	movs	r2, #0
 80042fe:	2180      	movs	r1, #128	@ 0x80
 8004300:	68f8      	ldr	r0, [r7, #12]
 8004302:	f000 f927 	bl	8004554 <I2C_WaitOnFlagUntilTimeout>
 8004306:	4603      	mov	r3, r0
 8004308:	2b00      	cmp	r3, #0
 800430a:	d001      	beq.n	8004310 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	e04d      	b.n	80043ac <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004314:	b29b      	uxth	r3, r3
 8004316:	2bff      	cmp	r3, #255	@ 0xff
 8004318:	d90e      	bls.n	8004338 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2201      	movs	r2, #1
 800431e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004324:	b2da      	uxtb	r2, r3
 8004326:	8979      	ldrh	r1, [r7, #10]
 8004328:	2300      	movs	r3, #0
 800432a:	9300      	str	r3, [sp, #0]
 800432c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004330:	68f8      	ldr	r0, [r7, #12]
 8004332:	f000 fad3 	bl	80048dc <I2C_TransferConfig>
 8004336:	e00f      	b.n	8004358 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800433c:	b29a      	uxth	r2, r3
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004346:	b2da      	uxtb	r2, r3
 8004348:	8979      	ldrh	r1, [r7, #10]
 800434a:	2300      	movs	r3, #0
 800434c:	9300      	str	r3, [sp, #0]
 800434e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004352:	68f8      	ldr	r0, [r7, #12]
 8004354:	f000 fac2 	bl	80048dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800435c:	b29b      	uxth	r3, r3
 800435e:	2b00      	cmp	r3, #0
 8004360:	d19a      	bne.n	8004298 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004362:	697a      	ldr	r2, [r7, #20]
 8004364:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004366:	68f8      	ldr	r0, [r7, #12]
 8004368:	f000 f994 	bl	8004694 <I2C_WaitOnSTOPFlagUntilTimeout>
 800436c:	4603      	mov	r3, r0
 800436e:	2b00      	cmp	r3, #0
 8004370:	d001      	beq.n	8004376 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004372:	2301      	movs	r3, #1
 8004374:	e01a      	b.n	80043ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	2220      	movs	r2, #32
 800437c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	6859      	ldr	r1, [r3, #4]
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	4b0b      	ldr	r3, [pc, #44]	@ (80043b8 <HAL_I2C_Mem_Read+0x230>)
 800438a:	400b      	ands	r3, r1
 800438c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2220      	movs	r2, #32
 8004392:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2200      	movs	r2, #0
 800439a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	2200      	movs	r2, #0
 80043a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80043a6:	2300      	movs	r3, #0
 80043a8:	e000      	b.n	80043ac <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80043aa:	2302      	movs	r3, #2
  }
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	3718      	adds	r7, #24
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}
 80043b4:	80002400 	.word	0x80002400
 80043b8:	fe00e800 	.word	0xfe00e800

080043bc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b086      	sub	sp, #24
 80043c0:	af02      	add	r7, sp, #8
 80043c2:	60f8      	str	r0, [r7, #12]
 80043c4:	4608      	mov	r0, r1
 80043c6:	4611      	mov	r1, r2
 80043c8:	461a      	mov	r2, r3
 80043ca:	4603      	mov	r3, r0
 80043cc:	817b      	strh	r3, [r7, #10]
 80043ce:	460b      	mov	r3, r1
 80043d0:	813b      	strh	r3, [r7, #8]
 80043d2:	4613      	mov	r3, r2
 80043d4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80043d6:	88fb      	ldrh	r3, [r7, #6]
 80043d8:	b2da      	uxtb	r2, r3
 80043da:	8979      	ldrh	r1, [r7, #10]
 80043dc:	4b20      	ldr	r3, [pc, #128]	@ (8004460 <I2C_RequestMemoryWrite+0xa4>)
 80043de:	9300      	str	r3, [sp, #0]
 80043e0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80043e4:	68f8      	ldr	r0, [r7, #12]
 80043e6:	f000 fa79 	bl	80048dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80043ea:	69fa      	ldr	r2, [r7, #28]
 80043ec:	69b9      	ldr	r1, [r7, #24]
 80043ee:	68f8      	ldr	r0, [r7, #12]
 80043f0:	f000 f909 	bl	8004606 <I2C_WaitOnTXISFlagUntilTimeout>
 80043f4:	4603      	mov	r3, r0
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d001      	beq.n	80043fe <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	e02c      	b.n	8004458 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80043fe:	88fb      	ldrh	r3, [r7, #6]
 8004400:	2b01      	cmp	r3, #1
 8004402:	d105      	bne.n	8004410 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004404:	893b      	ldrh	r3, [r7, #8]
 8004406:	b2da      	uxtb	r2, r3
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	629a      	str	r2, [r3, #40]	@ 0x28
 800440e:	e015      	b.n	800443c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004410:	893b      	ldrh	r3, [r7, #8]
 8004412:	0a1b      	lsrs	r3, r3, #8
 8004414:	b29b      	uxth	r3, r3
 8004416:	b2da      	uxtb	r2, r3
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800441e:	69fa      	ldr	r2, [r7, #28]
 8004420:	69b9      	ldr	r1, [r7, #24]
 8004422:	68f8      	ldr	r0, [r7, #12]
 8004424:	f000 f8ef 	bl	8004606 <I2C_WaitOnTXISFlagUntilTimeout>
 8004428:	4603      	mov	r3, r0
 800442a:	2b00      	cmp	r3, #0
 800442c:	d001      	beq.n	8004432 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800442e:	2301      	movs	r3, #1
 8004430:	e012      	b.n	8004458 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004432:	893b      	ldrh	r3, [r7, #8]
 8004434:	b2da      	uxtb	r2, r3
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800443c:	69fb      	ldr	r3, [r7, #28]
 800443e:	9300      	str	r3, [sp, #0]
 8004440:	69bb      	ldr	r3, [r7, #24]
 8004442:	2200      	movs	r2, #0
 8004444:	2180      	movs	r1, #128	@ 0x80
 8004446:	68f8      	ldr	r0, [r7, #12]
 8004448:	f000 f884 	bl	8004554 <I2C_WaitOnFlagUntilTimeout>
 800444c:	4603      	mov	r3, r0
 800444e:	2b00      	cmp	r3, #0
 8004450:	d001      	beq.n	8004456 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004452:	2301      	movs	r3, #1
 8004454:	e000      	b.n	8004458 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004456:	2300      	movs	r3, #0
}
 8004458:	4618      	mov	r0, r3
 800445a:	3710      	adds	r7, #16
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}
 8004460:	80002000 	.word	0x80002000

08004464 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b086      	sub	sp, #24
 8004468:	af02      	add	r7, sp, #8
 800446a:	60f8      	str	r0, [r7, #12]
 800446c:	4608      	mov	r0, r1
 800446e:	4611      	mov	r1, r2
 8004470:	461a      	mov	r2, r3
 8004472:	4603      	mov	r3, r0
 8004474:	817b      	strh	r3, [r7, #10]
 8004476:	460b      	mov	r3, r1
 8004478:	813b      	strh	r3, [r7, #8]
 800447a:	4613      	mov	r3, r2
 800447c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800447e:	88fb      	ldrh	r3, [r7, #6]
 8004480:	b2da      	uxtb	r2, r3
 8004482:	8979      	ldrh	r1, [r7, #10]
 8004484:	4b20      	ldr	r3, [pc, #128]	@ (8004508 <I2C_RequestMemoryRead+0xa4>)
 8004486:	9300      	str	r3, [sp, #0]
 8004488:	2300      	movs	r3, #0
 800448a:	68f8      	ldr	r0, [r7, #12]
 800448c:	f000 fa26 	bl	80048dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004490:	69fa      	ldr	r2, [r7, #28]
 8004492:	69b9      	ldr	r1, [r7, #24]
 8004494:	68f8      	ldr	r0, [r7, #12]
 8004496:	f000 f8b6 	bl	8004606 <I2C_WaitOnTXISFlagUntilTimeout>
 800449a:	4603      	mov	r3, r0
 800449c:	2b00      	cmp	r3, #0
 800449e:	d001      	beq.n	80044a4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80044a0:	2301      	movs	r3, #1
 80044a2:	e02c      	b.n	80044fe <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80044a4:	88fb      	ldrh	r3, [r7, #6]
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	d105      	bne.n	80044b6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80044aa:	893b      	ldrh	r3, [r7, #8]
 80044ac:	b2da      	uxtb	r2, r3
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	629a      	str	r2, [r3, #40]	@ 0x28
 80044b4:	e015      	b.n	80044e2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80044b6:	893b      	ldrh	r3, [r7, #8]
 80044b8:	0a1b      	lsrs	r3, r3, #8
 80044ba:	b29b      	uxth	r3, r3
 80044bc:	b2da      	uxtb	r2, r3
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044c4:	69fa      	ldr	r2, [r7, #28]
 80044c6:	69b9      	ldr	r1, [r7, #24]
 80044c8:	68f8      	ldr	r0, [r7, #12]
 80044ca:	f000 f89c 	bl	8004606 <I2C_WaitOnTXISFlagUntilTimeout>
 80044ce:	4603      	mov	r3, r0
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d001      	beq.n	80044d8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80044d4:	2301      	movs	r3, #1
 80044d6:	e012      	b.n	80044fe <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80044d8:	893b      	ldrh	r3, [r7, #8]
 80044da:	b2da      	uxtb	r2, r3
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80044e2:	69fb      	ldr	r3, [r7, #28]
 80044e4:	9300      	str	r3, [sp, #0]
 80044e6:	69bb      	ldr	r3, [r7, #24]
 80044e8:	2200      	movs	r2, #0
 80044ea:	2140      	movs	r1, #64	@ 0x40
 80044ec:	68f8      	ldr	r0, [r7, #12]
 80044ee:	f000 f831 	bl	8004554 <I2C_WaitOnFlagUntilTimeout>
 80044f2:	4603      	mov	r3, r0
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d001      	beq.n	80044fc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80044f8:	2301      	movs	r3, #1
 80044fa:	e000      	b.n	80044fe <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80044fc:	2300      	movs	r3, #0
}
 80044fe:	4618      	mov	r0, r3
 8004500:	3710      	adds	r7, #16
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}
 8004506:	bf00      	nop
 8004508:	80002000 	.word	0x80002000

0800450c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800450c:	b480      	push	{r7}
 800450e:	b083      	sub	sp, #12
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	699b      	ldr	r3, [r3, #24]
 800451a:	f003 0302 	and.w	r3, r3, #2
 800451e:	2b02      	cmp	r3, #2
 8004520:	d103      	bne.n	800452a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	2200      	movs	r2, #0
 8004528:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	699b      	ldr	r3, [r3, #24]
 8004530:	f003 0301 	and.w	r3, r3, #1
 8004534:	2b01      	cmp	r3, #1
 8004536:	d007      	beq.n	8004548 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	699a      	ldr	r2, [r3, #24]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f042 0201 	orr.w	r2, r2, #1
 8004546:	619a      	str	r2, [r3, #24]
  }
}
 8004548:	bf00      	nop
 800454a:	370c      	adds	r7, #12
 800454c:	46bd      	mov	sp, r7
 800454e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004552:	4770      	bx	lr

08004554 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b084      	sub	sp, #16
 8004558:	af00      	add	r7, sp, #0
 800455a:	60f8      	str	r0, [r7, #12]
 800455c:	60b9      	str	r1, [r7, #8]
 800455e:	603b      	str	r3, [r7, #0]
 8004560:	4613      	mov	r3, r2
 8004562:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004564:	e03b      	b.n	80045de <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004566:	69ba      	ldr	r2, [r7, #24]
 8004568:	6839      	ldr	r1, [r7, #0]
 800456a:	68f8      	ldr	r0, [r7, #12]
 800456c:	f000 f8d6 	bl	800471c <I2C_IsErrorOccurred>
 8004570:	4603      	mov	r3, r0
 8004572:	2b00      	cmp	r3, #0
 8004574:	d001      	beq.n	800457a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	e041      	b.n	80045fe <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004580:	d02d      	beq.n	80045de <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004582:	f7fd f92d 	bl	80017e0 <HAL_GetTick>
 8004586:	4602      	mov	r2, r0
 8004588:	69bb      	ldr	r3, [r7, #24]
 800458a:	1ad3      	subs	r3, r2, r3
 800458c:	683a      	ldr	r2, [r7, #0]
 800458e:	429a      	cmp	r2, r3
 8004590:	d302      	bcc.n	8004598 <I2C_WaitOnFlagUntilTimeout+0x44>
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d122      	bne.n	80045de <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	699a      	ldr	r2, [r3, #24]
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	4013      	ands	r3, r2
 80045a2:	68ba      	ldr	r2, [r7, #8]
 80045a4:	429a      	cmp	r2, r3
 80045a6:	bf0c      	ite	eq
 80045a8:	2301      	moveq	r3, #1
 80045aa:	2300      	movne	r3, #0
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	461a      	mov	r2, r3
 80045b0:	79fb      	ldrb	r3, [r7, #7]
 80045b2:	429a      	cmp	r2, r3
 80045b4:	d113      	bne.n	80045de <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045ba:	f043 0220 	orr.w	r2, r3, #32
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2220      	movs	r2, #32
 80045c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	2200      	movs	r2, #0
 80045ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	2200      	movs	r2, #0
 80045d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e00f      	b.n	80045fe <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	699a      	ldr	r2, [r3, #24]
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	4013      	ands	r3, r2
 80045e8:	68ba      	ldr	r2, [r7, #8]
 80045ea:	429a      	cmp	r2, r3
 80045ec:	bf0c      	ite	eq
 80045ee:	2301      	moveq	r3, #1
 80045f0:	2300      	movne	r3, #0
 80045f2:	b2db      	uxtb	r3, r3
 80045f4:	461a      	mov	r2, r3
 80045f6:	79fb      	ldrb	r3, [r7, #7]
 80045f8:	429a      	cmp	r2, r3
 80045fa:	d0b4      	beq.n	8004566 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80045fc:	2300      	movs	r3, #0
}
 80045fe:	4618      	mov	r0, r3
 8004600:	3710      	adds	r7, #16
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}

08004606 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004606:	b580      	push	{r7, lr}
 8004608:	b084      	sub	sp, #16
 800460a:	af00      	add	r7, sp, #0
 800460c:	60f8      	str	r0, [r7, #12]
 800460e:	60b9      	str	r1, [r7, #8]
 8004610:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004612:	e033      	b.n	800467c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004614:	687a      	ldr	r2, [r7, #4]
 8004616:	68b9      	ldr	r1, [r7, #8]
 8004618:	68f8      	ldr	r0, [r7, #12]
 800461a:	f000 f87f 	bl	800471c <I2C_IsErrorOccurred>
 800461e:	4603      	mov	r3, r0
 8004620:	2b00      	cmp	r3, #0
 8004622:	d001      	beq.n	8004628 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	e031      	b.n	800468c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800462e:	d025      	beq.n	800467c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004630:	f7fd f8d6 	bl	80017e0 <HAL_GetTick>
 8004634:	4602      	mov	r2, r0
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	1ad3      	subs	r3, r2, r3
 800463a:	68ba      	ldr	r2, [r7, #8]
 800463c:	429a      	cmp	r2, r3
 800463e:	d302      	bcc.n	8004646 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d11a      	bne.n	800467c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	699b      	ldr	r3, [r3, #24]
 800464c:	f003 0302 	and.w	r3, r3, #2
 8004650:	2b02      	cmp	r3, #2
 8004652:	d013      	beq.n	800467c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004658:	f043 0220 	orr.w	r2, r3, #32
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2220      	movs	r2, #32
 8004664:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2200      	movs	r2, #0
 800466c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	2200      	movs	r2, #0
 8004674:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004678:	2301      	movs	r3, #1
 800467a:	e007      	b.n	800468c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	699b      	ldr	r3, [r3, #24]
 8004682:	f003 0302 	and.w	r3, r3, #2
 8004686:	2b02      	cmp	r3, #2
 8004688:	d1c4      	bne.n	8004614 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800468a:	2300      	movs	r3, #0
}
 800468c:	4618      	mov	r0, r3
 800468e:	3710      	adds	r7, #16
 8004690:	46bd      	mov	sp, r7
 8004692:	bd80      	pop	{r7, pc}

08004694 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b084      	sub	sp, #16
 8004698:	af00      	add	r7, sp, #0
 800469a:	60f8      	str	r0, [r7, #12]
 800469c:	60b9      	str	r1, [r7, #8]
 800469e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80046a0:	e02f      	b.n	8004702 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	68b9      	ldr	r1, [r7, #8]
 80046a6:	68f8      	ldr	r0, [r7, #12]
 80046a8:	f000 f838 	bl	800471c <I2C_IsErrorOccurred>
 80046ac:	4603      	mov	r3, r0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d001      	beq.n	80046b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	e02d      	b.n	8004712 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046b6:	f7fd f893 	bl	80017e0 <HAL_GetTick>
 80046ba:	4602      	mov	r2, r0
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	1ad3      	subs	r3, r2, r3
 80046c0:	68ba      	ldr	r2, [r7, #8]
 80046c2:	429a      	cmp	r2, r3
 80046c4:	d302      	bcc.n	80046cc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80046c6:	68bb      	ldr	r3, [r7, #8]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d11a      	bne.n	8004702 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	699b      	ldr	r3, [r3, #24]
 80046d2:	f003 0320 	and.w	r3, r3, #32
 80046d6:	2b20      	cmp	r3, #32
 80046d8:	d013      	beq.n	8004702 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046de:	f043 0220 	orr.w	r2, r3, #32
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2220      	movs	r2, #32
 80046ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2200      	movs	r2, #0
 80046f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2200      	movs	r2, #0
 80046fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	e007      	b.n	8004712 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	699b      	ldr	r3, [r3, #24]
 8004708:	f003 0320 	and.w	r3, r3, #32
 800470c:	2b20      	cmp	r3, #32
 800470e:	d1c8      	bne.n	80046a2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004710:	2300      	movs	r3, #0
}
 8004712:	4618      	mov	r0, r3
 8004714:	3710      	adds	r7, #16
 8004716:	46bd      	mov	sp, r7
 8004718:	bd80      	pop	{r7, pc}
	...

0800471c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b08a      	sub	sp, #40	@ 0x28
 8004720:	af00      	add	r7, sp, #0
 8004722:	60f8      	str	r0, [r7, #12]
 8004724:	60b9      	str	r1, [r7, #8]
 8004726:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004728:	2300      	movs	r3, #0
 800472a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	699b      	ldr	r3, [r3, #24]
 8004734:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004736:	2300      	movs	r3, #0
 8004738:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800473e:	69bb      	ldr	r3, [r7, #24]
 8004740:	f003 0310 	and.w	r3, r3, #16
 8004744:	2b00      	cmp	r3, #0
 8004746:	d068      	beq.n	800481a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	2210      	movs	r2, #16
 800474e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004750:	e049      	b.n	80047e6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004758:	d045      	beq.n	80047e6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800475a:	f7fd f841 	bl	80017e0 <HAL_GetTick>
 800475e:	4602      	mov	r2, r0
 8004760:	69fb      	ldr	r3, [r7, #28]
 8004762:	1ad3      	subs	r3, r2, r3
 8004764:	68ba      	ldr	r2, [r7, #8]
 8004766:	429a      	cmp	r2, r3
 8004768:	d302      	bcc.n	8004770 <I2C_IsErrorOccurred+0x54>
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d13a      	bne.n	80047e6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800477a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004782:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	699b      	ldr	r3, [r3, #24]
 800478a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800478e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004792:	d121      	bne.n	80047d8 <I2C_IsErrorOccurred+0xbc>
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800479a:	d01d      	beq.n	80047d8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800479c:	7cfb      	ldrb	r3, [r7, #19]
 800479e:	2b20      	cmp	r3, #32
 80047a0:	d01a      	beq.n	80047d8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	685a      	ldr	r2, [r3, #4]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80047b0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80047b2:	f7fd f815 	bl	80017e0 <HAL_GetTick>
 80047b6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80047b8:	e00e      	b.n	80047d8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80047ba:	f7fd f811 	bl	80017e0 <HAL_GetTick>
 80047be:	4602      	mov	r2, r0
 80047c0:	69fb      	ldr	r3, [r7, #28]
 80047c2:	1ad3      	subs	r3, r2, r3
 80047c4:	2b19      	cmp	r3, #25
 80047c6:	d907      	bls.n	80047d8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80047c8:	6a3b      	ldr	r3, [r7, #32]
 80047ca:	f043 0320 	orr.w	r3, r3, #32
 80047ce:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80047d0:	2301      	movs	r3, #1
 80047d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80047d6:	e006      	b.n	80047e6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	699b      	ldr	r3, [r3, #24]
 80047de:	f003 0320 	and.w	r3, r3, #32
 80047e2:	2b20      	cmp	r3, #32
 80047e4:	d1e9      	bne.n	80047ba <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	699b      	ldr	r3, [r3, #24]
 80047ec:	f003 0320 	and.w	r3, r3, #32
 80047f0:	2b20      	cmp	r3, #32
 80047f2:	d003      	beq.n	80047fc <I2C_IsErrorOccurred+0xe0>
 80047f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d0aa      	beq.n	8004752 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80047fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004800:	2b00      	cmp	r3, #0
 8004802:	d103      	bne.n	800480c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	2220      	movs	r2, #32
 800480a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800480c:	6a3b      	ldr	r3, [r7, #32]
 800480e:	f043 0304 	orr.w	r3, r3, #4
 8004812:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004814:	2301      	movs	r3, #1
 8004816:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	699b      	ldr	r3, [r3, #24]
 8004820:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004822:	69bb      	ldr	r3, [r7, #24]
 8004824:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004828:	2b00      	cmp	r3, #0
 800482a:	d00b      	beq.n	8004844 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800482c:	6a3b      	ldr	r3, [r7, #32]
 800482e:	f043 0301 	orr.w	r3, r3, #1
 8004832:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800483c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004844:	69bb      	ldr	r3, [r7, #24]
 8004846:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800484a:	2b00      	cmp	r3, #0
 800484c:	d00b      	beq.n	8004866 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800484e:	6a3b      	ldr	r3, [r7, #32]
 8004850:	f043 0308 	orr.w	r3, r3, #8
 8004854:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800485e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004866:	69bb      	ldr	r3, [r7, #24]
 8004868:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800486c:	2b00      	cmp	r3, #0
 800486e:	d00b      	beq.n	8004888 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004870:	6a3b      	ldr	r3, [r7, #32]
 8004872:	f043 0302 	orr.w	r3, r3, #2
 8004876:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004880:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004888:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800488c:	2b00      	cmp	r3, #0
 800488e:	d01c      	beq.n	80048ca <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004890:	68f8      	ldr	r0, [r7, #12]
 8004892:	f7ff fe3b 	bl	800450c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	6859      	ldr	r1, [r3, #4]
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681a      	ldr	r2, [r3, #0]
 80048a0:	4b0d      	ldr	r3, [pc, #52]	@ (80048d8 <I2C_IsErrorOccurred+0x1bc>)
 80048a2:	400b      	ands	r3, r1
 80048a4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80048aa:	6a3b      	ldr	r3, [r7, #32]
 80048ac:	431a      	orrs	r2, r3
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	2220      	movs	r2, #32
 80048b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2200      	movs	r2, #0
 80048be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2200      	movs	r2, #0
 80048c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80048ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3728      	adds	r7, #40	@ 0x28
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}
 80048d6:	bf00      	nop
 80048d8:	fe00e800 	.word	0xfe00e800

080048dc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80048dc:	b480      	push	{r7}
 80048de:	b087      	sub	sp, #28
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	60f8      	str	r0, [r7, #12]
 80048e4:	607b      	str	r3, [r7, #4]
 80048e6:	460b      	mov	r3, r1
 80048e8:	817b      	strh	r3, [r7, #10]
 80048ea:	4613      	mov	r3, r2
 80048ec:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80048ee:	897b      	ldrh	r3, [r7, #10]
 80048f0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80048f4:	7a7b      	ldrb	r3, [r7, #9]
 80048f6:	041b      	lsls	r3, r3, #16
 80048f8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80048fc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004902:	6a3b      	ldr	r3, [r7, #32]
 8004904:	4313      	orrs	r3, r2
 8004906:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800490a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	685a      	ldr	r2, [r3, #4]
 8004912:	6a3b      	ldr	r3, [r7, #32]
 8004914:	0d5b      	lsrs	r3, r3, #21
 8004916:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800491a:	4b08      	ldr	r3, [pc, #32]	@ (800493c <I2C_TransferConfig+0x60>)
 800491c:	430b      	orrs	r3, r1
 800491e:	43db      	mvns	r3, r3
 8004920:	ea02 0103 	and.w	r1, r2, r3
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	697a      	ldr	r2, [r7, #20]
 800492a:	430a      	orrs	r2, r1
 800492c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800492e:	bf00      	nop
 8004930:	371c      	adds	r7, #28
 8004932:	46bd      	mov	sp, r7
 8004934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004938:	4770      	bx	lr
 800493a:	bf00      	nop
 800493c:	03ff63ff 	.word	0x03ff63ff

08004940 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004940:	b480      	push	{r7}
 8004942:	b083      	sub	sp, #12
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
 8004948:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004950:	b2db      	uxtb	r3, r3
 8004952:	2b20      	cmp	r3, #32
 8004954:	d138      	bne.n	80049c8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800495c:	2b01      	cmp	r3, #1
 800495e:	d101      	bne.n	8004964 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004960:	2302      	movs	r3, #2
 8004962:	e032      	b.n	80049ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2201      	movs	r2, #1
 8004968:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2224      	movs	r2, #36	@ 0x24
 8004970:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f022 0201 	bic.w	r2, r2, #1
 8004982:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004992:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	6819      	ldr	r1, [r3, #0]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	683a      	ldr	r2, [r7, #0]
 80049a0:	430a      	orrs	r2, r1
 80049a2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f042 0201 	orr.w	r2, r2, #1
 80049b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2220      	movs	r2, #32
 80049b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80049c4:	2300      	movs	r3, #0
 80049c6:	e000      	b.n	80049ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80049c8:	2302      	movs	r3, #2
  }
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	370c      	adds	r7, #12
 80049ce:	46bd      	mov	sp, r7
 80049d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d4:	4770      	bx	lr

080049d6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80049d6:	b480      	push	{r7}
 80049d8:	b085      	sub	sp, #20
 80049da:	af00      	add	r7, sp, #0
 80049dc:	6078      	str	r0, [r7, #4]
 80049de:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049e6:	b2db      	uxtb	r3, r3
 80049e8:	2b20      	cmp	r3, #32
 80049ea:	d139      	bne.n	8004a60 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	d101      	bne.n	80049fa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80049f6:	2302      	movs	r3, #2
 80049f8:	e033      	b.n	8004a62 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2201      	movs	r2, #1
 80049fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2224      	movs	r2, #36	@ 0x24
 8004a06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f022 0201 	bic.w	r2, r2, #1
 8004a18:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004a28:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	021b      	lsls	r3, r3, #8
 8004a2e:	68fa      	ldr	r2, [r7, #12]
 8004a30:	4313      	orrs	r3, r2
 8004a32:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	68fa      	ldr	r2, [r7, #12]
 8004a3a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f042 0201 	orr.w	r2, r2, #1
 8004a4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2220      	movs	r2, #32
 8004a50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2200      	movs	r2, #0
 8004a58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	e000      	b.n	8004a62 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004a60:	2302      	movs	r3, #2
  }
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3714      	adds	r7, #20
 8004a66:	46bd      	mov	sp, r7
 8004a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6c:	4770      	bx	lr
	...

08004a70 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004a70:	b480      	push	{r7}
 8004a72:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004a74:	4b04      	ldr	r3, [pc, #16]	@ (8004a88 <HAL_PWREx_GetVoltageRange+0x18>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a84:	4770      	bx	lr
 8004a86:	bf00      	nop
 8004a88:	40007000 	.word	0x40007000

08004a8c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	b085      	sub	sp, #20
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a9a:	d130      	bne.n	8004afe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004a9c:	4b23      	ldr	r3, [pc, #140]	@ (8004b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004aa4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004aa8:	d038      	beq.n	8004b1c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004aaa:	4b20      	ldr	r3, [pc, #128]	@ (8004b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004ab2:	4a1e      	ldr	r2, [pc, #120]	@ (8004b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004ab4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004ab8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004aba:	4b1d      	ldr	r3, [pc, #116]	@ (8004b30 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	2232      	movs	r2, #50	@ 0x32
 8004ac0:	fb02 f303 	mul.w	r3, r2, r3
 8004ac4:	4a1b      	ldr	r2, [pc, #108]	@ (8004b34 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8004aca:	0c9b      	lsrs	r3, r3, #18
 8004acc:	3301      	adds	r3, #1
 8004ace:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ad0:	e002      	b.n	8004ad8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	3b01      	subs	r3, #1
 8004ad6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ad8:	4b14      	ldr	r3, [pc, #80]	@ (8004b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004ada:	695b      	ldr	r3, [r3, #20]
 8004adc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ae0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ae4:	d102      	bne.n	8004aec <HAL_PWREx_ControlVoltageScaling+0x60>
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d1f2      	bne.n	8004ad2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004aec:	4b0f      	ldr	r3, [pc, #60]	@ (8004b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004aee:	695b      	ldr	r3, [r3, #20]
 8004af0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004af4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004af8:	d110      	bne.n	8004b1c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004afa:	2303      	movs	r3, #3
 8004afc:	e00f      	b.n	8004b1e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004afe:	4b0b      	ldr	r3, [pc, #44]	@ (8004b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004b06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b0a:	d007      	beq.n	8004b1c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004b0c:	4b07      	ldr	r3, [pc, #28]	@ (8004b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004b14:	4a05      	ldr	r2, [pc, #20]	@ (8004b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b16:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004b1a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004b1c:	2300      	movs	r3, #0
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	3714      	adds	r7, #20
 8004b22:	46bd      	mov	sp, r7
 8004b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b28:	4770      	bx	lr
 8004b2a:	bf00      	nop
 8004b2c:	40007000 	.word	0x40007000
 8004b30:	20000000 	.word	0x20000000
 8004b34:	431bde83 	.word	0x431bde83

08004b38 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b088      	sub	sp, #32
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d102      	bne.n	8004b4c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	f000 bc08 	b.w	800535c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b4c:	4b96      	ldr	r3, [pc, #600]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	f003 030c 	and.w	r3, r3, #12
 8004b54:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b56:	4b94      	ldr	r3, [pc, #592]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004b58:	68db      	ldr	r3, [r3, #12]
 8004b5a:	f003 0303 	and.w	r3, r3, #3
 8004b5e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f003 0310 	and.w	r3, r3, #16
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	f000 80e4 	beq.w	8004d36 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004b6e:	69bb      	ldr	r3, [r7, #24]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d007      	beq.n	8004b84 <HAL_RCC_OscConfig+0x4c>
 8004b74:	69bb      	ldr	r3, [r7, #24]
 8004b76:	2b0c      	cmp	r3, #12
 8004b78:	f040 808b 	bne.w	8004c92 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004b7c:	697b      	ldr	r3, [r7, #20]
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	f040 8087 	bne.w	8004c92 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004b84:	4b88      	ldr	r3, [pc, #544]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f003 0302 	and.w	r3, r3, #2
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d005      	beq.n	8004b9c <HAL_RCC_OscConfig+0x64>
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	699b      	ldr	r3, [r3, #24]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d101      	bne.n	8004b9c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004b98:	2301      	movs	r3, #1
 8004b9a:	e3df      	b.n	800535c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6a1a      	ldr	r2, [r3, #32]
 8004ba0:	4b81      	ldr	r3, [pc, #516]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f003 0308 	and.w	r3, r3, #8
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d004      	beq.n	8004bb6 <HAL_RCC_OscConfig+0x7e>
 8004bac:	4b7e      	ldr	r3, [pc, #504]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004bb4:	e005      	b.n	8004bc2 <HAL_RCC_OscConfig+0x8a>
 8004bb6:	4b7c      	ldr	r3, [pc, #496]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004bb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bbc:	091b      	lsrs	r3, r3, #4
 8004bbe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d223      	bcs.n	8004c0e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6a1b      	ldr	r3, [r3, #32]
 8004bca:	4618      	mov	r0, r3
 8004bcc:	f000 fdc4 	bl	8005758 <RCC_SetFlashLatencyFromMSIRange>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d001      	beq.n	8004bda <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e3c0      	b.n	800535c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004bda:	4b73      	ldr	r3, [pc, #460]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a72      	ldr	r2, [pc, #456]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004be0:	f043 0308 	orr.w	r3, r3, #8
 8004be4:	6013      	str	r3, [r2, #0]
 8004be6:	4b70      	ldr	r3, [pc, #448]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6a1b      	ldr	r3, [r3, #32]
 8004bf2:	496d      	ldr	r1, [pc, #436]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004bf8:	4b6b      	ldr	r3, [pc, #428]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	69db      	ldr	r3, [r3, #28]
 8004c04:	021b      	lsls	r3, r3, #8
 8004c06:	4968      	ldr	r1, [pc, #416]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	604b      	str	r3, [r1, #4]
 8004c0c:	e025      	b.n	8004c5a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c0e:	4b66      	ldr	r3, [pc, #408]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a65      	ldr	r2, [pc, #404]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004c14:	f043 0308 	orr.w	r3, r3, #8
 8004c18:	6013      	str	r3, [r2, #0]
 8004c1a:	4b63      	ldr	r3, [pc, #396]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6a1b      	ldr	r3, [r3, #32]
 8004c26:	4960      	ldr	r1, [pc, #384]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c2c:	4b5e      	ldr	r3, [pc, #376]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	69db      	ldr	r3, [r3, #28]
 8004c38:	021b      	lsls	r3, r3, #8
 8004c3a:	495b      	ldr	r1, [pc, #364]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004c40:	69bb      	ldr	r3, [r7, #24]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d109      	bne.n	8004c5a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6a1b      	ldr	r3, [r3, #32]
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f000 fd84 	bl	8005758 <RCC_SetFlashLatencyFromMSIRange>
 8004c50:	4603      	mov	r3, r0
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d001      	beq.n	8004c5a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004c56:	2301      	movs	r3, #1
 8004c58:	e380      	b.n	800535c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004c5a:	f000 fc87 	bl	800556c <HAL_RCC_GetSysClockFreq>
 8004c5e:	4602      	mov	r2, r0
 8004c60:	4b51      	ldr	r3, [pc, #324]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	091b      	lsrs	r3, r3, #4
 8004c66:	f003 030f 	and.w	r3, r3, #15
 8004c6a:	4950      	ldr	r1, [pc, #320]	@ (8004dac <HAL_RCC_OscConfig+0x274>)
 8004c6c:	5ccb      	ldrb	r3, [r1, r3]
 8004c6e:	f003 031f 	and.w	r3, r3, #31
 8004c72:	fa22 f303 	lsr.w	r3, r2, r3
 8004c76:	4a4e      	ldr	r2, [pc, #312]	@ (8004db0 <HAL_RCC_OscConfig+0x278>)
 8004c78:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004c7a:	4b4e      	ldr	r3, [pc, #312]	@ (8004db4 <HAL_RCC_OscConfig+0x27c>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f7fc fc8c 	bl	800159c <HAL_InitTick>
 8004c84:	4603      	mov	r3, r0
 8004c86:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004c88:	7bfb      	ldrb	r3, [r7, #15]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d052      	beq.n	8004d34 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004c8e:	7bfb      	ldrb	r3, [r7, #15]
 8004c90:	e364      	b.n	800535c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	699b      	ldr	r3, [r3, #24]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d032      	beq.n	8004d00 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004c9a:	4b43      	ldr	r3, [pc, #268]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a42      	ldr	r2, [pc, #264]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004ca0:	f043 0301 	orr.w	r3, r3, #1
 8004ca4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004ca6:	f7fc fd9b 	bl	80017e0 <HAL_GetTick>
 8004caa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004cac:	e008      	b.n	8004cc0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004cae:	f7fc fd97 	bl	80017e0 <HAL_GetTick>
 8004cb2:	4602      	mov	r2, r0
 8004cb4:	693b      	ldr	r3, [r7, #16]
 8004cb6:	1ad3      	subs	r3, r2, r3
 8004cb8:	2b02      	cmp	r3, #2
 8004cba:	d901      	bls.n	8004cc0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004cbc:	2303      	movs	r3, #3
 8004cbe:	e34d      	b.n	800535c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004cc0:	4b39      	ldr	r3, [pc, #228]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f003 0302 	and.w	r3, r3, #2
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d0f0      	beq.n	8004cae <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004ccc:	4b36      	ldr	r3, [pc, #216]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a35      	ldr	r2, [pc, #212]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004cd2:	f043 0308 	orr.w	r3, r3, #8
 8004cd6:	6013      	str	r3, [r2, #0]
 8004cd8:	4b33      	ldr	r3, [pc, #204]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6a1b      	ldr	r3, [r3, #32]
 8004ce4:	4930      	ldr	r1, [pc, #192]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004cea:	4b2f      	ldr	r3, [pc, #188]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	69db      	ldr	r3, [r3, #28]
 8004cf6:	021b      	lsls	r3, r3, #8
 8004cf8:	492b      	ldr	r1, [pc, #172]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	604b      	str	r3, [r1, #4]
 8004cfe:	e01a      	b.n	8004d36 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004d00:	4b29      	ldr	r3, [pc, #164]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a28      	ldr	r2, [pc, #160]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004d06:	f023 0301 	bic.w	r3, r3, #1
 8004d0a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004d0c:	f7fc fd68 	bl	80017e0 <HAL_GetTick>
 8004d10:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004d12:	e008      	b.n	8004d26 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004d14:	f7fc fd64 	bl	80017e0 <HAL_GetTick>
 8004d18:	4602      	mov	r2, r0
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	1ad3      	subs	r3, r2, r3
 8004d1e:	2b02      	cmp	r3, #2
 8004d20:	d901      	bls.n	8004d26 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004d22:	2303      	movs	r3, #3
 8004d24:	e31a      	b.n	800535c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004d26:	4b20      	ldr	r3, [pc, #128]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f003 0302 	and.w	r3, r3, #2
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d1f0      	bne.n	8004d14 <HAL_RCC_OscConfig+0x1dc>
 8004d32:	e000      	b.n	8004d36 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004d34:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f003 0301 	and.w	r3, r3, #1
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d073      	beq.n	8004e2a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004d42:	69bb      	ldr	r3, [r7, #24]
 8004d44:	2b08      	cmp	r3, #8
 8004d46:	d005      	beq.n	8004d54 <HAL_RCC_OscConfig+0x21c>
 8004d48:	69bb      	ldr	r3, [r7, #24]
 8004d4a:	2b0c      	cmp	r3, #12
 8004d4c:	d10e      	bne.n	8004d6c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	2b03      	cmp	r3, #3
 8004d52:	d10b      	bne.n	8004d6c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d54:	4b14      	ldr	r3, [pc, #80]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d063      	beq.n	8004e28 <HAL_RCC_OscConfig+0x2f0>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d15f      	bne.n	8004e28 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	e2f7      	b.n	800535c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d74:	d106      	bne.n	8004d84 <HAL_RCC_OscConfig+0x24c>
 8004d76:	4b0c      	ldr	r3, [pc, #48]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a0b      	ldr	r2, [pc, #44]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004d7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d80:	6013      	str	r3, [r2, #0]
 8004d82:	e025      	b.n	8004dd0 <HAL_RCC_OscConfig+0x298>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004d8c:	d114      	bne.n	8004db8 <HAL_RCC_OscConfig+0x280>
 8004d8e:	4b06      	ldr	r3, [pc, #24]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a05      	ldr	r2, [pc, #20]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004d94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d98:	6013      	str	r3, [r2, #0]
 8004d9a:	4b03      	ldr	r3, [pc, #12]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a02      	ldr	r2, [pc, #8]	@ (8004da8 <HAL_RCC_OscConfig+0x270>)
 8004da0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004da4:	6013      	str	r3, [r2, #0]
 8004da6:	e013      	b.n	8004dd0 <HAL_RCC_OscConfig+0x298>
 8004da8:	40021000 	.word	0x40021000
 8004dac:	0800aa30 	.word	0x0800aa30
 8004db0:	20000000 	.word	0x20000000
 8004db4:	20000004 	.word	0x20000004
 8004db8:	4ba0      	ldr	r3, [pc, #640]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a9f      	ldr	r2, [pc, #636]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8004dbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004dc2:	6013      	str	r3, [r2, #0]
 8004dc4:	4b9d      	ldr	r3, [pc, #628]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4a9c      	ldr	r2, [pc, #624]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8004dca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004dce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d013      	beq.n	8004e00 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dd8:	f7fc fd02 	bl	80017e0 <HAL_GetTick>
 8004ddc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004dde:	e008      	b.n	8004df2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004de0:	f7fc fcfe 	bl	80017e0 <HAL_GetTick>
 8004de4:	4602      	mov	r2, r0
 8004de6:	693b      	ldr	r3, [r7, #16]
 8004de8:	1ad3      	subs	r3, r2, r3
 8004dea:	2b64      	cmp	r3, #100	@ 0x64
 8004dec:	d901      	bls.n	8004df2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004dee:	2303      	movs	r3, #3
 8004df0:	e2b4      	b.n	800535c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004df2:	4b92      	ldr	r3, [pc, #584]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d0f0      	beq.n	8004de0 <HAL_RCC_OscConfig+0x2a8>
 8004dfe:	e014      	b.n	8004e2a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e00:	f7fc fcee 	bl	80017e0 <HAL_GetTick>
 8004e04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004e06:	e008      	b.n	8004e1a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e08:	f7fc fcea 	bl	80017e0 <HAL_GetTick>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	693b      	ldr	r3, [r7, #16]
 8004e10:	1ad3      	subs	r3, r2, r3
 8004e12:	2b64      	cmp	r3, #100	@ 0x64
 8004e14:	d901      	bls.n	8004e1a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004e16:	2303      	movs	r3, #3
 8004e18:	e2a0      	b.n	800535c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004e1a:	4b88      	ldr	r3, [pc, #544]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d1f0      	bne.n	8004e08 <HAL_RCC_OscConfig+0x2d0>
 8004e26:	e000      	b.n	8004e2a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f003 0302 	and.w	r3, r3, #2
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d060      	beq.n	8004ef8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004e36:	69bb      	ldr	r3, [r7, #24]
 8004e38:	2b04      	cmp	r3, #4
 8004e3a:	d005      	beq.n	8004e48 <HAL_RCC_OscConfig+0x310>
 8004e3c:	69bb      	ldr	r3, [r7, #24]
 8004e3e:	2b0c      	cmp	r3, #12
 8004e40:	d119      	bne.n	8004e76 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	2b02      	cmp	r3, #2
 8004e46:	d116      	bne.n	8004e76 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004e48:	4b7c      	ldr	r3, [pc, #496]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d005      	beq.n	8004e60 <HAL_RCC_OscConfig+0x328>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	68db      	ldr	r3, [r3, #12]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d101      	bne.n	8004e60 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	e27d      	b.n	800535c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e60:	4b76      	ldr	r3, [pc, #472]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	691b      	ldr	r3, [r3, #16]
 8004e6c:	061b      	lsls	r3, r3, #24
 8004e6e:	4973      	ldr	r1, [pc, #460]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8004e70:	4313      	orrs	r3, r2
 8004e72:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004e74:	e040      	b.n	8004ef8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	68db      	ldr	r3, [r3, #12]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d023      	beq.n	8004ec6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e7e:	4b6f      	ldr	r3, [pc, #444]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a6e      	ldr	r2, [pc, #440]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8004e84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e8a:	f7fc fca9 	bl	80017e0 <HAL_GetTick>
 8004e8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e90:	e008      	b.n	8004ea4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e92:	f7fc fca5 	bl	80017e0 <HAL_GetTick>
 8004e96:	4602      	mov	r2, r0
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	1ad3      	subs	r3, r2, r3
 8004e9c:	2b02      	cmp	r3, #2
 8004e9e:	d901      	bls.n	8004ea4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004ea0:	2303      	movs	r3, #3
 8004ea2:	e25b      	b.n	800535c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ea4:	4b65      	ldr	r3, [pc, #404]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d0f0      	beq.n	8004e92 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004eb0:	4b62      	ldr	r3, [pc, #392]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	691b      	ldr	r3, [r3, #16]
 8004ebc:	061b      	lsls	r3, r3, #24
 8004ebe:	495f      	ldr	r1, [pc, #380]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	604b      	str	r3, [r1, #4]
 8004ec4:	e018      	b.n	8004ef8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ec6:	4b5d      	ldr	r3, [pc, #372]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a5c      	ldr	r2, [pc, #368]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8004ecc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ed0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ed2:	f7fc fc85 	bl	80017e0 <HAL_GetTick>
 8004ed6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004ed8:	e008      	b.n	8004eec <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004eda:	f7fc fc81 	bl	80017e0 <HAL_GetTick>
 8004ede:	4602      	mov	r2, r0
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	1ad3      	subs	r3, r2, r3
 8004ee4:	2b02      	cmp	r3, #2
 8004ee6:	d901      	bls.n	8004eec <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004ee8:	2303      	movs	r3, #3
 8004eea:	e237      	b.n	800535c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004eec:	4b53      	ldr	r3, [pc, #332]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d1f0      	bne.n	8004eda <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f003 0308 	and.w	r3, r3, #8
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d03c      	beq.n	8004f7e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	695b      	ldr	r3, [r3, #20]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d01c      	beq.n	8004f46 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f0c:	4b4b      	ldr	r3, [pc, #300]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8004f0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f12:	4a4a      	ldr	r2, [pc, #296]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8004f14:	f043 0301 	orr.w	r3, r3, #1
 8004f18:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f1c:	f7fc fc60 	bl	80017e0 <HAL_GetTick>
 8004f20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004f22:	e008      	b.n	8004f36 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f24:	f7fc fc5c 	bl	80017e0 <HAL_GetTick>
 8004f28:	4602      	mov	r2, r0
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	1ad3      	subs	r3, r2, r3
 8004f2e:	2b02      	cmp	r3, #2
 8004f30:	d901      	bls.n	8004f36 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004f32:	2303      	movs	r3, #3
 8004f34:	e212      	b.n	800535c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004f36:	4b41      	ldr	r3, [pc, #260]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8004f38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f3c:	f003 0302 	and.w	r3, r3, #2
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d0ef      	beq.n	8004f24 <HAL_RCC_OscConfig+0x3ec>
 8004f44:	e01b      	b.n	8004f7e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f46:	4b3d      	ldr	r3, [pc, #244]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8004f48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f4c:	4a3b      	ldr	r2, [pc, #236]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8004f4e:	f023 0301 	bic.w	r3, r3, #1
 8004f52:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f56:	f7fc fc43 	bl	80017e0 <HAL_GetTick>
 8004f5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004f5c:	e008      	b.n	8004f70 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f5e:	f7fc fc3f 	bl	80017e0 <HAL_GetTick>
 8004f62:	4602      	mov	r2, r0
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	1ad3      	subs	r3, r2, r3
 8004f68:	2b02      	cmp	r3, #2
 8004f6a:	d901      	bls.n	8004f70 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004f6c:	2303      	movs	r3, #3
 8004f6e:	e1f5      	b.n	800535c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004f70:	4b32      	ldr	r3, [pc, #200]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8004f72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f76:	f003 0302 	and.w	r3, r3, #2
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d1ef      	bne.n	8004f5e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f003 0304 	and.w	r3, r3, #4
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	f000 80a6 	beq.w	80050d8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004f90:	4b2a      	ldr	r3, [pc, #168]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8004f92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d10d      	bne.n	8004fb8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f9c:	4b27      	ldr	r3, [pc, #156]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8004f9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fa0:	4a26      	ldr	r2, [pc, #152]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8004fa2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fa6:	6593      	str	r3, [r2, #88]	@ 0x58
 8004fa8:	4b24      	ldr	r3, [pc, #144]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8004faa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fb0:	60bb      	str	r3, [r7, #8]
 8004fb2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004fb8:	4b21      	ldr	r3, [pc, #132]	@ (8005040 <HAL_RCC_OscConfig+0x508>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d118      	bne.n	8004ff6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004fc4:	4b1e      	ldr	r3, [pc, #120]	@ (8005040 <HAL_RCC_OscConfig+0x508>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4a1d      	ldr	r2, [pc, #116]	@ (8005040 <HAL_RCC_OscConfig+0x508>)
 8004fca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004fd0:	f7fc fc06 	bl	80017e0 <HAL_GetTick>
 8004fd4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004fd6:	e008      	b.n	8004fea <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fd8:	f7fc fc02 	bl	80017e0 <HAL_GetTick>
 8004fdc:	4602      	mov	r2, r0
 8004fde:	693b      	ldr	r3, [r7, #16]
 8004fe0:	1ad3      	subs	r3, r2, r3
 8004fe2:	2b02      	cmp	r3, #2
 8004fe4:	d901      	bls.n	8004fea <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004fe6:	2303      	movs	r3, #3
 8004fe8:	e1b8      	b.n	800535c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004fea:	4b15      	ldr	r3, [pc, #84]	@ (8005040 <HAL_RCC_OscConfig+0x508>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d0f0      	beq.n	8004fd8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	2b01      	cmp	r3, #1
 8004ffc:	d108      	bne.n	8005010 <HAL_RCC_OscConfig+0x4d8>
 8004ffe:	4b0f      	ldr	r3, [pc, #60]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8005000:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005004:	4a0d      	ldr	r2, [pc, #52]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8005006:	f043 0301 	orr.w	r3, r3, #1
 800500a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800500e:	e029      	b.n	8005064 <HAL_RCC_OscConfig+0x52c>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	2b05      	cmp	r3, #5
 8005016:	d115      	bne.n	8005044 <HAL_RCC_OscConfig+0x50c>
 8005018:	4b08      	ldr	r3, [pc, #32]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 800501a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800501e:	4a07      	ldr	r2, [pc, #28]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8005020:	f043 0304 	orr.w	r3, r3, #4
 8005024:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005028:	4b04      	ldr	r3, [pc, #16]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 800502a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800502e:	4a03      	ldr	r2, [pc, #12]	@ (800503c <HAL_RCC_OscConfig+0x504>)
 8005030:	f043 0301 	orr.w	r3, r3, #1
 8005034:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005038:	e014      	b.n	8005064 <HAL_RCC_OscConfig+0x52c>
 800503a:	bf00      	nop
 800503c:	40021000 	.word	0x40021000
 8005040:	40007000 	.word	0x40007000
 8005044:	4b9d      	ldr	r3, [pc, #628]	@ (80052bc <HAL_RCC_OscConfig+0x784>)
 8005046:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800504a:	4a9c      	ldr	r2, [pc, #624]	@ (80052bc <HAL_RCC_OscConfig+0x784>)
 800504c:	f023 0301 	bic.w	r3, r3, #1
 8005050:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005054:	4b99      	ldr	r3, [pc, #612]	@ (80052bc <HAL_RCC_OscConfig+0x784>)
 8005056:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800505a:	4a98      	ldr	r2, [pc, #608]	@ (80052bc <HAL_RCC_OscConfig+0x784>)
 800505c:	f023 0304 	bic.w	r3, r3, #4
 8005060:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	689b      	ldr	r3, [r3, #8]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d016      	beq.n	800509a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800506c:	f7fc fbb8 	bl	80017e0 <HAL_GetTick>
 8005070:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005072:	e00a      	b.n	800508a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005074:	f7fc fbb4 	bl	80017e0 <HAL_GetTick>
 8005078:	4602      	mov	r2, r0
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	1ad3      	subs	r3, r2, r3
 800507e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005082:	4293      	cmp	r3, r2
 8005084:	d901      	bls.n	800508a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005086:	2303      	movs	r3, #3
 8005088:	e168      	b.n	800535c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800508a:	4b8c      	ldr	r3, [pc, #560]	@ (80052bc <HAL_RCC_OscConfig+0x784>)
 800508c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005090:	f003 0302 	and.w	r3, r3, #2
 8005094:	2b00      	cmp	r3, #0
 8005096:	d0ed      	beq.n	8005074 <HAL_RCC_OscConfig+0x53c>
 8005098:	e015      	b.n	80050c6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800509a:	f7fc fba1 	bl	80017e0 <HAL_GetTick>
 800509e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80050a0:	e00a      	b.n	80050b8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050a2:	f7fc fb9d 	bl	80017e0 <HAL_GetTick>
 80050a6:	4602      	mov	r2, r0
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	1ad3      	subs	r3, r2, r3
 80050ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d901      	bls.n	80050b8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80050b4:	2303      	movs	r3, #3
 80050b6:	e151      	b.n	800535c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80050b8:	4b80      	ldr	r3, [pc, #512]	@ (80052bc <HAL_RCC_OscConfig+0x784>)
 80050ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050be:	f003 0302 	and.w	r3, r3, #2
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d1ed      	bne.n	80050a2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80050c6:	7ffb      	ldrb	r3, [r7, #31]
 80050c8:	2b01      	cmp	r3, #1
 80050ca:	d105      	bne.n	80050d8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050cc:	4b7b      	ldr	r3, [pc, #492]	@ (80052bc <HAL_RCC_OscConfig+0x784>)
 80050ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050d0:	4a7a      	ldr	r2, [pc, #488]	@ (80052bc <HAL_RCC_OscConfig+0x784>)
 80050d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80050d6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f003 0320 	and.w	r3, r3, #32
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d03c      	beq.n	800515e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d01c      	beq.n	8005126 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80050ec:	4b73      	ldr	r3, [pc, #460]	@ (80052bc <HAL_RCC_OscConfig+0x784>)
 80050ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80050f2:	4a72      	ldr	r2, [pc, #456]	@ (80052bc <HAL_RCC_OscConfig+0x784>)
 80050f4:	f043 0301 	orr.w	r3, r3, #1
 80050f8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050fc:	f7fc fb70 	bl	80017e0 <HAL_GetTick>
 8005100:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005102:	e008      	b.n	8005116 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005104:	f7fc fb6c 	bl	80017e0 <HAL_GetTick>
 8005108:	4602      	mov	r2, r0
 800510a:	693b      	ldr	r3, [r7, #16]
 800510c:	1ad3      	subs	r3, r2, r3
 800510e:	2b02      	cmp	r3, #2
 8005110:	d901      	bls.n	8005116 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005112:	2303      	movs	r3, #3
 8005114:	e122      	b.n	800535c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005116:	4b69      	ldr	r3, [pc, #420]	@ (80052bc <HAL_RCC_OscConfig+0x784>)
 8005118:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800511c:	f003 0302 	and.w	r3, r3, #2
 8005120:	2b00      	cmp	r3, #0
 8005122:	d0ef      	beq.n	8005104 <HAL_RCC_OscConfig+0x5cc>
 8005124:	e01b      	b.n	800515e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005126:	4b65      	ldr	r3, [pc, #404]	@ (80052bc <HAL_RCC_OscConfig+0x784>)
 8005128:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800512c:	4a63      	ldr	r2, [pc, #396]	@ (80052bc <HAL_RCC_OscConfig+0x784>)
 800512e:	f023 0301 	bic.w	r3, r3, #1
 8005132:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005136:	f7fc fb53 	bl	80017e0 <HAL_GetTick>
 800513a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800513c:	e008      	b.n	8005150 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800513e:	f7fc fb4f 	bl	80017e0 <HAL_GetTick>
 8005142:	4602      	mov	r2, r0
 8005144:	693b      	ldr	r3, [r7, #16]
 8005146:	1ad3      	subs	r3, r2, r3
 8005148:	2b02      	cmp	r3, #2
 800514a:	d901      	bls.n	8005150 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800514c:	2303      	movs	r3, #3
 800514e:	e105      	b.n	800535c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005150:	4b5a      	ldr	r3, [pc, #360]	@ (80052bc <HAL_RCC_OscConfig+0x784>)
 8005152:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005156:	f003 0302 	and.w	r3, r3, #2
 800515a:	2b00      	cmp	r3, #0
 800515c:	d1ef      	bne.n	800513e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005162:	2b00      	cmp	r3, #0
 8005164:	f000 80f9 	beq.w	800535a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800516c:	2b02      	cmp	r3, #2
 800516e:	f040 80cf 	bne.w	8005310 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005172:	4b52      	ldr	r3, [pc, #328]	@ (80052bc <HAL_RCC_OscConfig+0x784>)
 8005174:	68db      	ldr	r3, [r3, #12]
 8005176:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005178:	697b      	ldr	r3, [r7, #20]
 800517a:	f003 0203 	and.w	r2, r3, #3
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005182:	429a      	cmp	r2, r3
 8005184:	d12c      	bne.n	80051e0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005186:	697b      	ldr	r3, [r7, #20]
 8005188:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005190:	3b01      	subs	r3, #1
 8005192:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005194:	429a      	cmp	r2, r3
 8005196:	d123      	bne.n	80051e0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005198:	697b      	ldr	r3, [r7, #20]
 800519a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051a2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80051a4:	429a      	cmp	r2, r3
 80051a6:	d11b      	bne.n	80051e0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80051a8:	697b      	ldr	r3, [r7, #20]
 80051aa:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051b2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80051b4:	429a      	cmp	r2, r3
 80051b6:	d113      	bne.n	80051e0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80051b8:	697b      	ldr	r3, [r7, #20]
 80051ba:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051c2:	085b      	lsrs	r3, r3, #1
 80051c4:	3b01      	subs	r3, #1
 80051c6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80051c8:	429a      	cmp	r2, r3
 80051ca:	d109      	bne.n	80051e0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051d6:	085b      	lsrs	r3, r3, #1
 80051d8:	3b01      	subs	r3, #1
 80051da:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80051dc:	429a      	cmp	r2, r3
 80051de:	d071      	beq.n	80052c4 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80051e0:	69bb      	ldr	r3, [r7, #24]
 80051e2:	2b0c      	cmp	r3, #12
 80051e4:	d068      	beq.n	80052b8 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80051e6:	4b35      	ldr	r3, [pc, #212]	@ (80052bc <HAL_RCC_OscConfig+0x784>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d105      	bne.n	80051fe <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80051f2:	4b32      	ldr	r3, [pc, #200]	@ (80052bc <HAL_RCC_OscConfig+0x784>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d001      	beq.n	8005202 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80051fe:	2301      	movs	r3, #1
 8005200:	e0ac      	b.n	800535c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005202:	4b2e      	ldr	r3, [pc, #184]	@ (80052bc <HAL_RCC_OscConfig+0x784>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	4a2d      	ldr	r2, [pc, #180]	@ (80052bc <HAL_RCC_OscConfig+0x784>)
 8005208:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800520c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800520e:	f7fc fae7 	bl	80017e0 <HAL_GetTick>
 8005212:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005214:	e008      	b.n	8005228 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005216:	f7fc fae3 	bl	80017e0 <HAL_GetTick>
 800521a:	4602      	mov	r2, r0
 800521c:	693b      	ldr	r3, [r7, #16]
 800521e:	1ad3      	subs	r3, r2, r3
 8005220:	2b02      	cmp	r3, #2
 8005222:	d901      	bls.n	8005228 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005224:	2303      	movs	r3, #3
 8005226:	e099      	b.n	800535c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005228:	4b24      	ldr	r3, [pc, #144]	@ (80052bc <HAL_RCC_OscConfig+0x784>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005230:	2b00      	cmp	r3, #0
 8005232:	d1f0      	bne.n	8005216 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005234:	4b21      	ldr	r3, [pc, #132]	@ (80052bc <HAL_RCC_OscConfig+0x784>)
 8005236:	68da      	ldr	r2, [r3, #12]
 8005238:	4b21      	ldr	r3, [pc, #132]	@ (80052c0 <HAL_RCC_OscConfig+0x788>)
 800523a:	4013      	ands	r3, r2
 800523c:	687a      	ldr	r2, [r7, #4]
 800523e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005240:	687a      	ldr	r2, [r7, #4]
 8005242:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005244:	3a01      	subs	r2, #1
 8005246:	0112      	lsls	r2, r2, #4
 8005248:	4311      	orrs	r1, r2
 800524a:	687a      	ldr	r2, [r7, #4]
 800524c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800524e:	0212      	lsls	r2, r2, #8
 8005250:	4311      	orrs	r1, r2
 8005252:	687a      	ldr	r2, [r7, #4]
 8005254:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005256:	0852      	lsrs	r2, r2, #1
 8005258:	3a01      	subs	r2, #1
 800525a:	0552      	lsls	r2, r2, #21
 800525c:	4311      	orrs	r1, r2
 800525e:	687a      	ldr	r2, [r7, #4]
 8005260:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005262:	0852      	lsrs	r2, r2, #1
 8005264:	3a01      	subs	r2, #1
 8005266:	0652      	lsls	r2, r2, #25
 8005268:	4311      	orrs	r1, r2
 800526a:	687a      	ldr	r2, [r7, #4]
 800526c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800526e:	06d2      	lsls	r2, r2, #27
 8005270:	430a      	orrs	r2, r1
 8005272:	4912      	ldr	r1, [pc, #72]	@ (80052bc <HAL_RCC_OscConfig+0x784>)
 8005274:	4313      	orrs	r3, r2
 8005276:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005278:	4b10      	ldr	r3, [pc, #64]	@ (80052bc <HAL_RCC_OscConfig+0x784>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a0f      	ldr	r2, [pc, #60]	@ (80052bc <HAL_RCC_OscConfig+0x784>)
 800527e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005282:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005284:	4b0d      	ldr	r3, [pc, #52]	@ (80052bc <HAL_RCC_OscConfig+0x784>)
 8005286:	68db      	ldr	r3, [r3, #12]
 8005288:	4a0c      	ldr	r2, [pc, #48]	@ (80052bc <HAL_RCC_OscConfig+0x784>)
 800528a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800528e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005290:	f7fc faa6 	bl	80017e0 <HAL_GetTick>
 8005294:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005296:	e008      	b.n	80052aa <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005298:	f7fc faa2 	bl	80017e0 <HAL_GetTick>
 800529c:	4602      	mov	r2, r0
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	1ad3      	subs	r3, r2, r3
 80052a2:	2b02      	cmp	r3, #2
 80052a4:	d901      	bls.n	80052aa <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80052a6:	2303      	movs	r3, #3
 80052a8:	e058      	b.n	800535c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052aa:	4b04      	ldr	r3, [pc, #16]	@ (80052bc <HAL_RCC_OscConfig+0x784>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d0f0      	beq.n	8005298 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80052b6:	e050      	b.n	800535a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80052b8:	2301      	movs	r3, #1
 80052ba:	e04f      	b.n	800535c <HAL_RCC_OscConfig+0x824>
 80052bc:	40021000 	.word	0x40021000
 80052c0:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052c4:	4b27      	ldr	r3, [pc, #156]	@ (8005364 <HAL_RCC_OscConfig+0x82c>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d144      	bne.n	800535a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80052d0:	4b24      	ldr	r3, [pc, #144]	@ (8005364 <HAL_RCC_OscConfig+0x82c>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4a23      	ldr	r2, [pc, #140]	@ (8005364 <HAL_RCC_OscConfig+0x82c>)
 80052d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80052da:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80052dc:	4b21      	ldr	r3, [pc, #132]	@ (8005364 <HAL_RCC_OscConfig+0x82c>)
 80052de:	68db      	ldr	r3, [r3, #12]
 80052e0:	4a20      	ldr	r2, [pc, #128]	@ (8005364 <HAL_RCC_OscConfig+0x82c>)
 80052e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80052e6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80052e8:	f7fc fa7a 	bl	80017e0 <HAL_GetTick>
 80052ec:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052ee:	e008      	b.n	8005302 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052f0:	f7fc fa76 	bl	80017e0 <HAL_GetTick>
 80052f4:	4602      	mov	r2, r0
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	1ad3      	subs	r3, r2, r3
 80052fa:	2b02      	cmp	r3, #2
 80052fc:	d901      	bls.n	8005302 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80052fe:	2303      	movs	r3, #3
 8005300:	e02c      	b.n	800535c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005302:	4b18      	ldr	r3, [pc, #96]	@ (8005364 <HAL_RCC_OscConfig+0x82c>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800530a:	2b00      	cmp	r3, #0
 800530c:	d0f0      	beq.n	80052f0 <HAL_RCC_OscConfig+0x7b8>
 800530e:	e024      	b.n	800535a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005310:	69bb      	ldr	r3, [r7, #24]
 8005312:	2b0c      	cmp	r3, #12
 8005314:	d01f      	beq.n	8005356 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005316:	4b13      	ldr	r3, [pc, #76]	@ (8005364 <HAL_RCC_OscConfig+0x82c>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	4a12      	ldr	r2, [pc, #72]	@ (8005364 <HAL_RCC_OscConfig+0x82c>)
 800531c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005320:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005322:	f7fc fa5d 	bl	80017e0 <HAL_GetTick>
 8005326:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005328:	e008      	b.n	800533c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800532a:	f7fc fa59 	bl	80017e0 <HAL_GetTick>
 800532e:	4602      	mov	r2, r0
 8005330:	693b      	ldr	r3, [r7, #16]
 8005332:	1ad3      	subs	r3, r2, r3
 8005334:	2b02      	cmp	r3, #2
 8005336:	d901      	bls.n	800533c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8005338:	2303      	movs	r3, #3
 800533a:	e00f      	b.n	800535c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800533c:	4b09      	ldr	r3, [pc, #36]	@ (8005364 <HAL_RCC_OscConfig+0x82c>)
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005344:	2b00      	cmp	r3, #0
 8005346:	d1f0      	bne.n	800532a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005348:	4b06      	ldr	r3, [pc, #24]	@ (8005364 <HAL_RCC_OscConfig+0x82c>)
 800534a:	68da      	ldr	r2, [r3, #12]
 800534c:	4905      	ldr	r1, [pc, #20]	@ (8005364 <HAL_RCC_OscConfig+0x82c>)
 800534e:	4b06      	ldr	r3, [pc, #24]	@ (8005368 <HAL_RCC_OscConfig+0x830>)
 8005350:	4013      	ands	r3, r2
 8005352:	60cb      	str	r3, [r1, #12]
 8005354:	e001      	b.n	800535a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005356:	2301      	movs	r3, #1
 8005358:	e000      	b.n	800535c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800535a:	2300      	movs	r3, #0
}
 800535c:	4618      	mov	r0, r3
 800535e:	3720      	adds	r7, #32
 8005360:	46bd      	mov	sp, r7
 8005362:	bd80      	pop	{r7, pc}
 8005364:	40021000 	.word	0x40021000
 8005368:	feeefffc 	.word	0xfeeefffc

0800536c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b084      	sub	sp, #16
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
 8005374:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d101      	bne.n	8005380 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800537c:	2301      	movs	r3, #1
 800537e:	e0e7      	b.n	8005550 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005380:	4b75      	ldr	r3, [pc, #468]	@ (8005558 <HAL_RCC_ClockConfig+0x1ec>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f003 0307 	and.w	r3, r3, #7
 8005388:	683a      	ldr	r2, [r7, #0]
 800538a:	429a      	cmp	r2, r3
 800538c:	d910      	bls.n	80053b0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800538e:	4b72      	ldr	r3, [pc, #456]	@ (8005558 <HAL_RCC_ClockConfig+0x1ec>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f023 0207 	bic.w	r2, r3, #7
 8005396:	4970      	ldr	r1, [pc, #448]	@ (8005558 <HAL_RCC_ClockConfig+0x1ec>)
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	4313      	orrs	r3, r2
 800539c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800539e:	4b6e      	ldr	r3, [pc, #440]	@ (8005558 <HAL_RCC_ClockConfig+0x1ec>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f003 0307 	and.w	r3, r3, #7
 80053a6:	683a      	ldr	r2, [r7, #0]
 80053a8:	429a      	cmp	r2, r3
 80053aa:	d001      	beq.n	80053b0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80053ac:	2301      	movs	r3, #1
 80053ae:	e0cf      	b.n	8005550 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f003 0302 	and.w	r3, r3, #2
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d010      	beq.n	80053de <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	689a      	ldr	r2, [r3, #8]
 80053c0:	4b66      	ldr	r3, [pc, #408]	@ (800555c <HAL_RCC_ClockConfig+0x1f0>)
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80053c8:	429a      	cmp	r2, r3
 80053ca:	d908      	bls.n	80053de <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80053cc:	4b63      	ldr	r3, [pc, #396]	@ (800555c <HAL_RCC_ClockConfig+0x1f0>)
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	689b      	ldr	r3, [r3, #8]
 80053d8:	4960      	ldr	r1, [pc, #384]	@ (800555c <HAL_RCC_ClockConfig+0x1f0>)
 80053da:	4313      	orrs	r3, r2
 80053dc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f003 0301 	and.w	r3, r3, #1
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d04c      	beq.n	8005484 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	2b03      	cmp	r3, #3
 80053f0:	d107      	bne.n	8005402 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80053f2:	4b5a      	ldr	r3, [pc, #360]	@ (800555c <HAL_RCC_ClockConfig+0x1f0>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d121      	bne.n	8005442 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80053fe:	2301      	movs	r3, #1
 8005400:	e0a6      	b.n	8005550 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	2b02      	cmp	r3, #2
 8005408:	d107      	bne.n	800541a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800540a:	4b54      	ldr	r3, [pc, #336]	@ (800555c <HAL_RCC_ClockConfig+0x1f0>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005412:	2b00      	cmp	r3, #0
 8005414:	d115      	bne.n	8005442 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005416:	2301      	movs	r3, #1
 8005418:	e09a      	b.n	8005550 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d107      	bne.n	8005432 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005422:	4b4e      	ldr	r3, [pc, #312]	@ (800555c <HAL_RCC_ClockConfig+0x1f0>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f003 0302 	and.w	r3, r3, #2
 800542a:	2b00      	cmp	r3, #0
 800542c:	d109      	bne.n	8005442 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800542e:	2301      	movs	r3, #1
 8005430:	e08e      	b.n	8005550 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005432:	4b4a      	ldr	r3, [pc, #296]	@ (800555c <HAL_RCC_ClockConfig+0x1f0>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800543a:	2b00      	cmp	r3, #0
 800543c:	d101      	bne.n	8005442 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800543e:	2301      	movs	r3, #1
 8005440:	e086      	b.n	8005550 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005442:	4b46      	ldr	r3, [pc, #280]	@ (800555c <HAL_RCC_ClockConfig+0x1f0>)
 8005444:	689b      	ldr	r3, [r3, #8]
 8005446:	f023 0203 	bic.w	r2, r3, #3
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	4943      	ldr	r1, [pc, #268]	@ (800555c <HAL_RCC_ClockConfig+0x1f0>)
 8005450:	4313      	orrs	r3, r2
 8005452:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005454:	f7fc f9c4 	bl	80017e0 <HAL_GetTick>
 8005458:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800545a:	e00a      	b.n	8005472 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800545c:	f7fc f9c0 	bl	80017e0 <HAL_GetTick>
 8005460:	4602      	mov	r2, r0
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	1ad3      	subs	r3, r2, r3
 8005466:	f241 3288 	movw	r2, #5000	@ 0x1388
 800546a:	4293      	cmp	r3, r2
 800546c:	d901      	bls.n	8005472 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800546e:	2303      	movs	r3, #3
 8005470:	e06e      	b.n	8005550 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005472:	4b3a      	ldr	r3, [pc, #232]	@ (800555c <HAL_RCC_ClockConfig+0x1f0>)
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	f003 020c 	and.w	r2, r3, #12
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	685b      	ldr	r3, [r3, #4]
 800547e:	009b      	lsls	r3, r3, #2
 8005480:	429a      	cmp	r2, r3
 8005482:	d1eb      	bne.n	800545c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f003 0302 	and.w	r3, r3, #2
 800548c:	2b00      	cmp	r3, #0
 800548e:	d010      	beq.n	80054b2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	689a      	ldr	r2, [r3, #8]
 8005494:	4b31      	ldr	r3, [pc, #196]	@ (800555c <HAL_RCC_ClockConfig+0x1f0>)
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800549c:	429a      	cmp	r2, r3
 800549e:	d208      	bcs.n	80054b2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054a0:	4b2e      	ldr	r3, [pc, #184]	@ (800555c <HAL_RCC_ClockConfig+0x1f0>)
 80054a2:	689b      	ldr	r3, [r3, #8]
 80054a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	492b      	ldr	r1, [pc, #172]	@ (800555c <HAL_RCC_ClockConfig+0x1f0>)
 80054ae:	4313      	orrs	r3, r2
 80054b0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80054b2:	4b29      	ldr	r3, [pc, #164]	@ (8005558 <HAL_RCC_ClockConfig+0x1ec>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f003 0307 	and.w	r3, r3, #7
 80054ba:	683a      	ldr	r2, [r7, #0]
 80054bc:	429a      	cmp	r2, r3
 80054be:	d210      	bcs.n	80054e2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054c0:	4b25      	ldr	r3, [pc, #148]	@ (8005558 <HAL_RCC_ClockConfig+0x1ec>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f023 0207 	bic.w	r2, r3, #7
 80054c8:	4923      	ldr	r1, [pc, #140]	@ (8005558 <HAL_RCC_ClockConfig+0x1ec>)
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	4313      	orrs	r3, r2
 80054ce:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80054d0:	4b21      	ldr	r3, [pc, #132]	@ (8005558 <HAL_RCC_ClockConfig+0x1ec>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f003 0307 	and.w	r3, r3, #7
 80054d8:	683a      	ldr	r2, [r7, #0]
 80054da:	429a      	cmp	r2, r3
 80054dc:	d001      	beq.n	80054e2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80054de:	2301      	movs	r3, #1
 80054e0:	e036      	b.n	8005550 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f003 0304 	and.w	r3, r3, #4
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d008      	beq.n	8005500 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80054ee:	4b1b      	ldr	r3, [pc, #108]	@ (800555c <HAL_RCC_ClockConfig+0x1f0>)
 80054f0:	689b      	ldr	r3, [r3, #8]
 80054f2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	68db      	ldr	r3, [r3, #12]
 80054fa:	4918      	ldr	r1, [pc, #96]	@ (800555c <HAL_RCC_ClockConfig+0x1f0>)
 80054fc:	4313      	orrs	r3, r2
 80054fe:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f003 0308 	and.w	r3, r3, #8
 8005508:	2b00      	cmp	r3, #0
 800550a:	d009      	beq.n	8005520 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800550c:	4b13      	ldr	r3, [pc, #76]	@ (800555c <HAL_RCC_ClockConfig+0x1f0>)
 800550e:	689b      	ldr	r3, [r3, #8]
 8005510:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	691b      	ldr	r3, [r3, #16]
 8005518:	00db      	lsls	r3, r3, #3
 800551a:	4910      	ldr	r1, [pc, #64]	@ (800555c <HAL_RCC_ClockConfig+0x1f0>)
 800551c:	4313      	orrs	r3, r2
 800551e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005520:	f000 f824 	bl	800556c <HAL_RCC_GetSysClockFreq>
 8005524:	4602      	mov	r2, r0
 8005526:	4b0d      	ldr	r3, [pc, #52]	@ (800555c <HAL_RCC_ClockConfig+0x1f0>)
 8005528:	689b      	ldr	r3, [r3, #8]
 800552a:	091b      	lsrs	r3, r3, #4
 800552c:	f003 030f 	and.w	r3, r3, #15
 8005530:	490b      	ldr	r1, [pc, #44]	@ (8005560 <HAL_RCC_ClockConfig+0x1f4>)
 8005532:	5ccb      	ldrb	r3, [r1, r3]
 8005534:	f003 031f 	and.w	r3, r3, #31
 8005538:	fa22 f303 	lsr.w	r3, r2, r3
 800553c:	4a09      	ldr	r2, [pc, #36]	@ (8005564 <HAL_RCC_ClockConfig+0x1f8>)
 800553e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005540:	4b09      	ldr	r3, [pc, #36]	@ (8005568 <HAL_RCC_ClockConfig+0x1fc>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4618      	mov	r0, r3
 8005546:	f7fc f829 	bl	800159c <HAL_InitTick>
 800554a:	4603      	mov	r3, r0
 800554c:	72fb      	strb	r3, [r7, #11]

  return status;
 800554e:	7afb      	ldrb	r3, [r7, #11]
}
 8005550:	4618      	mov	r0, r3
 8005552:	3710      	adds	r7, #16
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}
 8005558:	40022000 	.word	0x40022000
 800555c:	40021000 	.word	0x40021000
 8005560:	0800aa30 	.word	0x0800aa30
 8005564:	20000000 	.word	0x20000000
 8005568:	20000004 	.word	0x20000004

0800556c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800556c:	b480      	push	{r7}
 800556e:	b089      	sub	sp, #36	@ 0x24
 8005570:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005572:	2300      	movs	r3, #0
 8005574:	61fb      	str	r3, [r7, #28]
 8005576:	2300      	movs	r3, #0
 8005578:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800557a:	4b3e      	ldr	r3, [pc, #248]	@ (8005674 <HAL_RCC_GetSysClockFreq+0x108>)
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	f003 030c 	and.w	r3, r3, #12
 8005582:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005584:	4b3b      	ldr	r3, [pc, #236]	@ (8005674 <HAL_RCC_GetSysClockFreq+0x108>)
 8005586:	68db      	ldr	r3, [r3, #12]
 8005588:	f003 0303 	and.w	r3, r3, #3
 800558c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d005      	beq.n	80055a0 <HAL_RCC_GetSysClockFreq+0x34>
 8005594:	693b      	ldr	r3, [r7, #16]
 8005596:	2b0c      	cmp	r3, #12
 8005598:	d121      	bne.n	80055de <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2b01      	cmp	r3, #1
 800559e:	d11e      	bne.n	80055de <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80055a0:	4b34      	ldr	r3, [pc, #208]	@ (8005674 <HAL_RCC_GetSysClockFreq+0x108>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f003 0308 	and.w	r3, r3, #8
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d107      	bne.n	80055bc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80055ac:	4b31      	ldr	r3, [pc, #196]	@ (8005674 <HAL_RCC_GetSysClockFreq+0x108>)
 80055ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80055b2:	0a1b      	lsrs	r3, r3, #8
 80055b4:	f003 030f 	and.w	r3, r3, #15
 80055b8:	61fb      	str	r3, [r7, #28]
 80055ba:	e005      	b.n	80055c8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80055bc:	4b2d      	ldr	r3, [pc, #180]	@ (8005674 <HAL_RCC_GetSysClockFreq+0x108>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	091b      	lsrs	r3, r3, #4
 80055c2:	f003 030f 	and.w	r3, r3, #15
 80055c6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80055c8:	4a2b      	ldr	r2, [pc, #172]	@ (8005678 <HAL_RCC_GetSysClockFreq+0x10c>)
 80055ca:	69fb      	ldr	r3, [r7, #28]
 80055cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055d0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d10d      	bne.n	80055f4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80055d8:	69fb      	ldr	r3, [r7, #28]
 80055da:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80055dc:	e00a      	b.n	80055f4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80055de:	693b      	ldr	r3, [r7, #16]
 80055e0:	2b04      	cmp	r3, #4
 80055e2:	d102      	bne.n	80055ea <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80055e4:	4b25      	ldr	r3, [pc, #148]	@ (800567c <HAL_RCC_GetSysClockFreq+0x110>)
 80055e6:	61bb      	str	r3, [r7, #24]
 80055e8:	e004      	b.n	80055f4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	2b08      	cmp	r3, #8
 80055ee:	d101      	bne.n	80055f4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80055f0:	4b23      	ldr	r3, [pc, #140]	@ (8005680 <HAL_RCC_GetSysClockFreq+0x114>)
 80055f2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80055f4:	693b      	ldr	r3, [r7, #16]
 80055f6:	2b0c      	cmp	r3, #12
 80055f8:	d134      	bne.n	8005664 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80055fa:	4b1e      	ldr	r3, [pc, #120]	@ (8005674 <HAL_RCC_GetSysClockFreq+0x108>)
 80055fc:	68db      	ldr	r3, [r3, #12]
 80055fe:	f003 0303 	and.w	r3, r3, #3
 8005602:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005604:	68bb      	ldr	r3, [r7, #8]
 8005606:	2b02      	cmp	r3, #2
 8005608:	d003      	beq.n	8005612 <HAL_RCC_GetSysClockFreq+0xa6>
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	2b03      	cmp	r3, #3
 800560e:	d003      	beq.n	8005618 <HAL_RCC_GetSysClockFreq+0xac>
 8005610:	e005      	b.n	800561e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005612:	4b1a      	ldr	r3, [pc, #104]	@ (800567c <HAL_RCC_GetSysClockFreq+0x110>)
 8005614:	617b      	str	r3, [r7, #20]
      break;
 8005616:	e005      	b.n	8005624 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005618:	4b19      	ldr	r3, [pc, #100]	@ (8005680 <HAL_RCC_GetSysClockFreq+0x114>)
 800561a:	617b      	str	r3, [r7, #20]
      break;
 800561c:	e002      	b.n	8005624 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800561e:	69fb      	ldr	r3, [r7, #28]
 8005620:	617b      	str	r3, [r7, #20]
      break;
 8005622:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005624:	4b13      	ldr	r3, [pc, #76]	@ (8005674 <HAL_RCC_GetSysClockFreq+0x108>)
 8005626:	68db      	ldr	r3, [r3, #12]
 8005628:	091b      	lsrs	r3, r3, #4
 800562a:	f003 0307 	and.w	r3, r3, #7
 800562e:	3301      	adds	r3, #1
 8005630:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005632:	4b10      	ldr	r3, [pc, #64]	@ (8005674 <HAL_RCC_GetSysClockFreq+0x108>)
 8005634:	68db      	ldr	r3, [r3, #12]
 8005636:	0a1b      	lsrs	r3, r3, #8
 8005638:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800563c:	697a      	ldr	r2, [r7, #20]
 800563e:	fb03 f202 	mul.w	r2, r3, r2
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	fbb2 f3f3 	udiv	r3, r2, r3
 8005648:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800564a:	4b0a      	ldr	r3, [pc, #40]	@ (8005674 <HAL_RCC_GetSysClockFreq+0x108>)
 800564c:	68db      	ldr	r3, [r3, #12]
 800564e:	0e5b      	lsrs	r3, r3, #25
 8005650:	f003 0303 	and.w	r3, r3, #3
 8005654:	3301      	adds	r3, #1
 8005656:	005b      	lsls	r3, r3, #1
 8005658:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800565a:	697a      	ldr	r2, [r7, #20]
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005662:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005664:	69bb      	ldr	r3, [r7, #24]
}
 8005666:	4618      	mov	r0, r3
 8005668:	3724      	adds	r7, #36	@ 0x24
 800566a:	46bd      	mov	sp, r7
 800566c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005670:	4770      	bx	lr
 8005672:	bf00      	nop
 8005674:	40021000 	.word	0x40021000
 8005678:	0800aa48 	.word	0x0800aa48
 800567c:	00f42400 	.word	0x00f42400
 8005680:	007a1200 	.word	0x007a1200

08005684 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005684:	b480      	push	{r7}
 8005686:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005688:	4b03      	ldr	r3, [pc, #12]	@ (8005698 <HAL_RCC_GetHCLKFreq+0x14>)
 800568a:	681b      	ldr	r3, [r3, #0]
}
 800568c:	4618      	mov	r0, r3
 800568e:	46bd      	mov	sp, r7
 8005690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005694:	4770      	bx	lr
 8005696:	bf00      	nop
 8005698:	20000000 	.word	0x20000000

0800569c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80056a0:	f7ff fff0 	bl	8005684 <HAL_RCC_GetHCLKFreq>
 80056a4:	4602      	mov	r2, r0
 80056a6:	4b06      	ldr	r3, [pc, #24]	@ (80056c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80056a8:	689b      	ldr	r3, [r3, #8]
 80056aa:	0a1b      	lsrs	r3, r3, #8
 80056ac:	f003 0307 	and.w	r3, r3, #7
 80056b0:	4904      	ldr	r1, [pc, #16]	@ (80056c4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80056b2:	5ccb      	ldrb	r3, [r1, r3]
 80056b4:	f003 031f 	and.w	r3, r3, #31
 80056b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056bc:	4618      	mov	r0, r3
 80056be:	bd80      	pop	{r7, pc}
 80056c0:	40021000 	.word	0x40021000
 80056c4:	0800aa40 	.word	0x0800aa40

080056c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80056cc:	f7ff ffda 	bl	8005684 <HAL_RCC_GetHCLKFreq>
 80056d0:	4602      	mov	r2, r0
 80056d2:	4b06      	ldr	r3, [pc, #24]	@ (80056ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	0adb      	lsrs	r3, r3, #11
 80056d8:	f003 0307 	and.w	r3, r3, #7
 80056dc:	4904      	ldr	r1, [pc, #16]	@ (80056f0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80056de:	5ccb      	ldrb	r3, [r1, r3]
 80056e0:	f003 031f 	and.w	r3, r3, #31
 80056e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056e8:	4618      	mov	r0, r3
 80056ea:	bd80      	pop	{r7, pc}
 80056ec:	40021000 	.word	0x40021000
 80056f0:	0800aa40 	.word	0x0800aa40

080056f4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b083      	sub	sp, #12
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
 80056fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	220f      	movs	r2, #15
 8005702:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005704:	4b12      	ldr	r3, [pc, #72]	@ (8005750 <HAL_RCC_GetClockConfig+0x5c>)
 8005706:	689b      	ldr	r3, [r3, #8]
 8005708:	f003 0203 	and.w	r2, r3, #3
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005710:	4b0f      	ldr	r3, [pc, #60]	@ (8005750 <HAL_RCC_GetClockConfig+0x5c>)
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800571c:	4b0c      	ldr	r3, [pc, #48]	@ (8005750 <HAL_RCC_GetClockConfig+0x5c>)
 800571e:	689b      	ldr	r3, [r3, #8]
 8005720:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005728:	4b09      	ldr	r3, [pc, #36]	@ (8005750 <HAL_RCC_GetClockConfig+0x5c>)
 800572a:	689b      	ldr	r3, [r3, #8]
 800572c:	08db      	lsrs	r3, r3, #3
 800572e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005736:	4b07      	ldr	r3, [pc, #28]	@ (8005754 <HAL_RCC_GetClockConfig+0x60>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f003 0207 	and.w	r2, r3, #7
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	601a      	str	r2, [r3, #0]
}
 8005742:	bf00      	nop
 8005744:	370c      	adds	r7, #12
 8005746:	46bd      	mov	sp, r7
 8005748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574c:	4770      	bx	lr
 800574e:	bf00      	nop
 8005750:	40021000 	.word	0x40021000
 8005754:	40022000 	.word	0x40022000

08005758 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b086      	sub	sp, #24
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005760:	2300      	movs	r3, #0
 8005762:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005764:	4b2a      	ldr	r3, [pc, #168]	@ (8005810 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005766:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005768:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800576c:	2b00      	cmp	r3, #0
 800576e:	d003      	beq.n	8005778 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005770:	f7ff f97e 	bl	8004a70 <HAL_PWREx_GetVoltageRange>
 8005774:	6178      	str	r0, [r7, #20]
 8005776:	e014      	b.n	80057a2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005778:	4b25      	ldr	r3, [pc, #148]	@ (8005810 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800577a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800577c:	4a24      	ldr	r2, [pc, #144]	@ (8005810 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800577e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005782:	6593      	str	r3, [r2, #88]	@ 0x58
 8005784:	4b22      	ldr	r3, [pc, #136]	@ (8005810 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005786:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005788:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800578c:	60fb      	str	r3, [r7, #12]
 800578e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005790:	f7ff f96e 	bl	8004a70 <HAL_PWREx_GetVoltageRange>
 8005794:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005796:	4b1e      	ldr	r3, [pc, #120]	@ (8005810 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005798:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800579a:	4a1d      	ldr	r2, [pc, #116]	@ (8005810 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800579c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80057a0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057a8:	d10b      	bne.n	80057c2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2b80      	cmp	r3, #128	@ 0x80
 80057ae:	d919      	bls.n	80057e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2ba0      	cmp	r3, #160	@ 0xa0
 80057b4:	d902      	bls.n	80057bc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80057b6:	2302      	movs	r3, #2
 80057b8:	613b      	str	r3, [r7, #16]
 80057ba:	e013      	b.n	80057e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80057bc:	2301      	movs	r3, #1
 80057be:	613b      	str	r3, [r7, #16]
 80057c0:	e010      	b.n	80057e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2b80      	cmp	r3, #128	@ 0x80
 80057c6:	d902      	bls.n	80057ce <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80057c8:	2303      	movs	r3, #3
 80057ca:	613b      	str	r3, [r7, #16]
 80057cc:	e00a      	b.n	80057e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2b80      	cmp	r3, #128	@ 0x80
 80057d2:	d102      	bne.n	80057da <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80057d4:	2302      	movs	r3, #2
 80057d6:	613b      	str	r3, [r7, #16]
 80057d8:	e004      	b.n	80057e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2b70      	cmp	r3, #112	@ 0x70
 80057de:	d101      	bne.n	80057e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80057e0:	2301      	movs	r3, #1
 80057e2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80057e4:	4b0b      	ldr	r3, [pc, #44]	@ (8005814 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f023 0207 	bic.w	r2, r3, #7
 80057ec:	4909      	ldr	r1, [pc, #36]	@ (8005814 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80057ee:	693b      	ldr	r3, [r7, #16]
 80057f0:	4313      	orrs	r3, r2
 80057f2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80057f4:	4b07      	ldr	r3, [pc, #28]	@ (8005814 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f003 0307 	and.w	r3, r3, #7
 80057fc:	693a      	ldr	r2, [r7, #16]
 80057fe:	429a      	cmp	r2, r3
 8005800:	d001      	beq.n	8005806 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005802:	2301      	movs	r3, #1
 8005804:	e000      	b.n	8005808 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005806:	2300      	movs	r3, #0
}
 8005808:	4618      	mov	r0, r3
 800580a:	3718      	adds	r7, #24
 800580c:	46bd      	mov	sp, r7
 800580e:	bd80      	pop	{r7, pc}
 8005810:	40021000 	.word	0x40021000
 8005814:	40022000 	.word	0x40022000

08005818 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b086      	sub	sp, #24
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005820:	2300      	movs	r3, #0
 8005822:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005824:	2300      	movs	r3, #0
 8005826:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005830:	2b00      	cmp	r3, #0
 8005832:	d041      	beq.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005838:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800583c:	d02a      	beq.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800583e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005842:	d824      	bhi.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005844:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005848:	d008      	beq.n	800585c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800584a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800584e:	d81e      	bhi.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005850:	2b00      	cmp	r3, #0
 8005852:	d00a      	beq.n	800586a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005854:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005858:	d010      	beq.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800585a:	e018      	b.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800585c:	4b86      	ldr	r3, [pc, #536]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800585e:	68db      	ldr	r3, [r3, #12]
 8005860:	4a85      	ldr	r2, [pc, #532]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005862:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005866:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005868:	e015      	b.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	3304      	adds	r3, #4
 800586e:	2100      	movs	r1, #0
 8005870:	4618      	mov	r0, r3
 8005872:	f000 facd 	bl	8005e10 <RCCEx_PLLSAI1_Config>
 8005876:	4603      	mov	r3, r0
 8005878:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800587a:	e00c      	b.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	3320      	adds	r3, #32
 8005880:	2100      	movs	r1, #0
 8005882:	4618      	mov	r0, r3
 8005884:	f000 fbb6 	bl	8005ff4 <RCCEx_PLLSAI2_Config>
 8005888:	4603      	mov	r3, r0
 800588a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800588c:	e003      	b.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	74fb      	strb	r3, [r7, #19]
      break;
 8005892:	e000      	b.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005894:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005896:	7cfb      	ldrb	r3, [r7, #19]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d10b      	bne.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800589c:	4b76      	ldr	r3, [pc, #472]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800589e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058a2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80058aa:	4973      	ldr	r1, [pc, #460]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058ac:	4313      	orrs	r3, r2
 80058ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80058b2:	e001      	b.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058b4:	7cfb      	ldrb	r3, [r7, #19]
 80058b6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d041      	beq.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80058c8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80058cc:	d02a      	beq.n	8005924 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80058ce:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80058d2:	d824      	bhi.n	800591e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80058d4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80058d8:	d008      	beq.n	80058ec <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80058da:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80058de:	d81e      	bhi.n	800591e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d00a      	beq.n	80058fa <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80058e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80058e8:	d010      	beq.n	800590c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80058ea:	e018      	b.n	800591e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80058ec:	4b62      	ldr	r3, [pc, #392]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058ee:	68db      	ldr	r3, [r3, #12]
 80058f0:	4a61      	ldr	r2, [pc, #388]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058f6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80058f8:	e015      	b.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	3304      	adds	r3, #4
 80058fe:	2100      	movs	r1, #0
 8005900:	4618      	mov	r0, r3
 8005902:	f000 fa85 	bl	8005e10 <RCCEx_PLLSAI1_Config>
 8005906:	4603      	mov	r3, r0
 8005908:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800590a:	e00c      	b.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	3320      	adds	r3, #32
 8005910:	2100      	movs	r1, #0
 8005912:	4618      	mov	r0, r3
 8005914:	f000 fb6e 	bl	8005ff4 <RCCEx_PLLSAI2_Config>
 8005918:	4603      	mov	r3, r0
 800591a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800591c:	e003      	b.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	74fb      	strb	r3, [r7, #19]
      break;
 8005922:	e000      	b.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005924:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005926:	7cfb      	ldrb	r3, [r7, #19]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d10b      	bne.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800592c:	4b52      	ldr	r3, [pc, #328]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800592e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005932:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800593a:	494f      	ldr	r1, [pc, #316]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800593c:	4313      	orrs	r3, r2
 800593e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005942:	e001      	b.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005944:	7cfb      	ldrb	r3, [r7, #19]
 8005946:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005950:	2b00      	cmp	r3, #0
 8005952:	f000 80a0 	beq.w	8005a96 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005956:	2300      	movs	r3, #0
 8005958:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800595a:	4b47      	ldr	r3, [pc, #284]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800595c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800595e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005962:	2b00      	cmp	r3, #0
 8005964:	d101      	bne.n	800596a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8005966:	2301      	movs	r3, #1
 8005968:	e000      	b.n	800596c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800596a:	2300      	movs	r3, #0
 800596c:	2b00      	cmp	r3, #0
 800596e:	d00d      	beq.n	800598c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005970:	4b41      	ldr	r3, [pc, #260]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005972:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005974:	4a40      	ldr	r2, [pc, #256]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005976:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800597a:	6593      	str	r3, [r2, #88]	@ 0x58
 800597c:	4b3e      	ldr	r3, [pc, #248]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800597e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005980:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005984:	60bb      	str	r3, [r7, #8]
 8005986:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005988:	2301      	movs	r3, #1
 800598a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800598c:	4b3b      	ldr	r3, [pc, #236]	@ (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4a3a      	ldr	r2, [pc, #232]	@ (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005992:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005996:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005998:	f7fb ff22 	bl	80017e0 <HAL_GetTick>
 800599c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800599e:	e009      	b.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059a0:	f7fb ff1e 	bl	80017e0 <HAL_GetTick>
 80059a4:	4602      	mov	r2, r0
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	1ad3      	subs	r3, r2, r3
 80059aa:	2b02      	cmp	r3, #2
 80059ac:	d902      	bls.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80059ae:	2303      	movs	r3, #3
 80059b0:	74fb      	strb	r3, [r7, #19]
        break;
 80059b2:	e005      	b.n	80059c0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80059b4:	4b31      	ldr	r3, [pc, #196]	@ (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d0ef      	beq.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80059c0:	7cfb      	ldrb	r3, [r7, #19]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d15c      	bne.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80059c6:	4b2c      	ldr	r3, [pc, #176]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059cc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059d0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d01f      	beq.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059de:	697a      	ldr	r2, [r7, #20]
 80059e0:	429a      	cmp	r2, r3
 80059e2:	d019      	beq.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80059e4:	4b24      	ldr	r3, [pc, #144]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059ee:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80059f0:	4b21      	ldr	r3, [pc, #132]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059f6:	4a20      	ldr	r2, [pc, #128]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80059fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005a00:	4b1d      	ldr	r3, [pc, #116]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a06:	4a1c      	ldr	r2, [pc, #112]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a08:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005a10:	4a19      	ldr	r2, [pc, #100]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	f003 0301 	and.w	r3, r3, #1
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d016      	beq.n	8005a50 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a22:	f7fb fedd 	bl	80017e0 <HAL_GetTick>
 8005a26:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a28:	e00b      	b.n	8005a42 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a2a:	f7fb fed9 	bl	80017e0 <HAL_GetTick>
 8005a2e:	4602      	mov	r2, r0
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	1ad3      	subs	r3, r2, r3
 8005a34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d902      	bls.n	8005a42 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005a3c:	2303      	movs	r3, #3
 8005a3e:	74fb      	strb	r3, [r7, #19]
            break;
 8005a40:	e006      	b.n	8005a50 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a42:	4b0d      	ldr	r3, [pc, #52]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a48:	f003 0302 	and.w	r3, r3, #2
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d0ec      	beq.n	8005a2a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005a50:	7cfb      	ldrb	r3, [r7, #19]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d10c      	bne.n	8005a70 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a56:	4b08      	ldr	r3, [pc, #32]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a5c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a66:	4904      	ldr	r1, [pc, #16]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005a6e:	e009      	b.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005a70:	7cfb      	ldrb	r3, [r7, #19]
 8005a72:	74bb      	strb	r3, [r7, #18]
 8005a74:	e006      	b.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8005a76:	bf00      	nop
 8005a78:	40021000 	.word	0x40021000
 8005a7c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a80:	7cfb      	ldrb	r3, [r7, #19]
 8005a82:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005a84:	7c7b      	ldrb	r3, [r7, #17]
 8005a86:	2b01      	cmp	r3, #1
 8005a88:	d105      	bne.n	8005a96 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a8a:	4ba6      	ldr	r3, [pc, #664]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005a8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a8e:	4aa5      	ldr	r2, [pc, #660]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005a90:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a94:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f003 0301 	and.w	r3, r3, #1
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d00a      	beq.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005aa2:	4ba0      	ldr	r3, [pc, #640]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005aa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005aa8:	f023 0203 	bic.w	r2, r3, #3
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ab0:	499c      	ldr	r1, [pc, #624]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f003 0302 	and.w	r3, r3, #2
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d00a      	beq.n	8005ada <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005ac4:	4b97      	ldr	r3, [pc, #604]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005aca:	f023 020c 	bic.w	r2, r3, #12
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ad2:	4994      	ldr	r1, [pc, #592]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f003 0304 	and.w	r3, r3, #4
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d00a      	beq.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005ae6:	4b8f      	ldr	r3, [pc, #572]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005ae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005aec:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005af4:	498b      	ldr	r1, [pc, #556]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005af6:	4313      	orrs	r3, r2
 8005af8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f003 0308 	and.w	r3, r3, #8
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d00a      	beq.n	8005b1e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005b08:	4b86      	ldr	r3, [pc, #536]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005b0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b0e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b16:	4983      	ldr	r1, [pc, #524]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005b18:	4313      	orrs	r3, r2
 8005b1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f003 0310 	and.w	r3, r3, #16
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d00a      	beq.n	8005b40 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005b2a:	4b7e      	ldr	r3, [pc, #504]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005b2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b30:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b38:	497a      	ldr	r1, [pc, #488]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f003 0320 	and.w	r3, r3, #32
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d00a      	beq.n	8005b62 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005b4c:	4b75      	ldr	r3, [pc, #468]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b52:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b5a:	4972      	ldr	r1, [pc, #456]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d00a      	beq.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005b6e:	4b6d      	ldr	r3, [pc, #436]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005b70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b74:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b7c:	4969      	ldr	r1, [pc, #420]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d00a      	beq.n	8005ba6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005b90:	4b64      	ldr	r3, [pc, #400]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b96:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b9e:	4961      	ldr	r1, [pc, #388]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005ba0:	4313      	orrs	r3, r2
 8005ba2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d00a      	beq.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005bb2:	4b5c      	ldr	r3, [pc, #368]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005bb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bb8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bc0:	4958      	ldr	r1, [pc, #352]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005bc2:	4313      	orrs	r3, r2
 8005bc4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d00a      	beq.n	8005bea <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005bd4:	4b53      	ldr	r3, [pc, #332]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005bd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bda:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005be2:	4950      	ldr	r1, [pc, #320]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005be4:	4313      	orrs	r3, r2
 8005be6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d00a      	beq.n	8005c0c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005bf6:	4b4b      	ldr	r3, [pc, #300]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005bf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bfc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c04:	4947      	ldr	r1, [pc, #284]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005c06:	4313      	orrs	r3, r2
 8005c08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d00a      	beq.n	8005c2e <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005c18:	4b42      	ldr	r3, [pc, #264]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005c1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005c1e:	f023 0203 	bic.w	r2, r3, #3
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c26:	493f      	ldr	r1, [pc, #252]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d028      	beq.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005c3a:	4b3a      	ldr	r3, [pc, #232]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005c3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c40:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c48:	4936      	ldr	r1, [pc, #216]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005c4a:	4313      	orrs	r3, r2
 8005c4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c54:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005c58:	d106      	bne.n	8005c68 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c5a:	4b32      	ldr	r3, [pc, #200]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005c5c:	68db      	ldr	r3, [r3, #12]
 8005c5e:	4a31      	ldr	r2, [pc, #196]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005c60:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005c64:	60d3      	str	r3, [r2, #12]
 8005c66:	e011      	b.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c6c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005c70:	d10c      	bne.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	3304      	adds	r3, #4
 8005c76:	2101      	movs	r1, #1
 8005c78:	4618      	mov	r0, r3
 8005c7a:	f000 f8c9 	bl	8005e10 <RCCEx_PLLSAI1_Config>
 8005c7e:	4603      	mov	r3, r0
 8005c80:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005c82:	7cfb      	ldrb	r3, [r7, #19]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d001      	beq.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 8005c88:	7cfb      	ldrb	r3, [r7, #19]
 8005c8a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d028      	beq.n	8005cea <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005c98:	4b22      	ldr	r3, [pc, #136]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005c9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c9e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ca6:	491f      	ldr	r1, [pc, #124]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005ca8:	4313      	orrs	r3, r2
 8005caa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cb2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005cb6:	d106      	bne.n	8005cc6 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005cb8:	4b1a      	ldr	r3, [pc, #104]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005cba:	68db      	ldr	r3, [r3, #12]
 8005cbc:	4a19      	ldr	r2, [pc, #100]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005cbe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005cc2:	60d3      	str	r3, [r2, #12]
 8005cc4:	e011      	b.n	8005cea <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cca:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005cce:	d10c      	bne.n	8005cea <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	3304      	adds	r3, #4
 8005cd4:	2101      	movs	r1, #1
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f000 f89a 	bl	8005e10 <RCCEx_PLLSAI1_Config>
 8005cdc:	4603      	mov	r3, r0
 8005cde:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005ce0:	7cfb      	ldrb	r3, [r7, #19]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d001      	beq.n	8005cea <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 8005ce6:	7cfb      	ldrb	r3, [r7, #19]
 8005ce8:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d02a      	beq.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005cf6:	4b0b      	ldr	r3, [pc, #44]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005cf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cfc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005d04:	4907      	ldr	r1, [pc, #28]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005d06:	4313      	orrs	r3, r2
 8005d08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005d10:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005d14:	d108      	bne.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d16:	4b03      	ldr	r3, [pc, #12]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005d18:	68db      	ldr	r3, [r3, #12]
 8005d1a:	4a02      	ldr	r2, [pc, #8]	@ (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8005d1c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005d20:	60d3      	str	r3, [r2, #12]
 8005d22:	e013      	b.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0x534>
 8005d24:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005d2c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005d30:	d10c      	bne.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	3304      	adds	r3, #4
 8005d36:	2101      	movs	r1, #1
 8005d38:	4618      	mov	r0, r3
 8005d3a:	f000 f869 	bl	8005e10 <RCCEx_PLLSAI1_Config>
 8005d3e:	4603      	mov	r3, r0
 8005d40:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005d42:	7cfb      	ldrb	r3, [r7, #19]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d001      	beq.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 8005d48:	7cfb      	ldrb	r3, [r7, #19]
 8005d4a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d02f      	beq.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005d58:	4b2c      	ldr	r3, [pc, #176]	@ (8005e0c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8005d5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d5e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d66:	4929      	ldr	r1, [pc, #164]	@ (8005e0c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8005d68:	4313      	orrs	r3, r2
 8005d6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d72:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d76:	d10d      	bne.n	8005d94 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	3304      	adds	r3, #4
 8005d7c:	2102      	movs	r1, #2
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f000 f846 	bl	8005e10 <RCCEx_PLLSAI1_Config>
 8005d84:	4603      	mov	r3, r0
 8005d86:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005d88:	7cfb      	ldrb	r3, [r7, #19]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d014      	beq.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8005d8e:	7cfb      	ldrb	r3, [r7, #19]
 8005d90:	74bb      	strb	r3, [r7, #18]
 8005d92:	e011      	b.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d98:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d9c:	d10c      	bne.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	3320      	adds	r3, #32
 8005da2:	2102      	movs	r1, #2
 8005da4:	4618      	mov	r0, r3
 8005da6:	f000 f925 	bl	8005ff4 <RCCEx_PLLSAI2_Config>
 8005daa:	4603      	mov	r3, r0
 8005dac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005dae:	7cfb      	ldrb	r3, [r7, #19]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d001      	beq.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8005db4:	7cfb      	ldrb	r3, [r7, #19]
 8005db6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d00b      	beq.n	8005ddc <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005dc4:	4b11      	ldr	r3, [pc, #68]	@ (8005e0c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8005dc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dca:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005dd4:	490d      	ldr	r1, [pc, #52]	@ (8005e0c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d00b      	beq.n	8005e00 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005de8:	4b08      	ldr	r3, [pc, #32]	@ (8005e0c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8005dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dee:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005df8:	4904      	ldr	r1, [pc, #16]	@ (8005e0c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005e00:	7cbb      	ldrb	r3, [r7, #18]
}
 8005e02:	4618      	mov	r0, r3
 8005e04:	3718      	adds	r7, #24
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}
 8005e0a:	bf00      	nop
 8005e0c:	40021000 	.word	0x40021000

08005e10 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b084      	sub	sp, #16
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
 8005e18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005e1e:	4b74      	ldr	r3, [pc, #464]	@ (8005ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005e20:	68db      	ldr	r3, [r3, #12]
 8005e22:	f003 0303 	and.w	r3, r3, #3
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d018      	beq.n	8005e5c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005e2a:	4b71      	ldr	r3, [pc, #452]	@ (8005ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005e2c:	68db      	ldr	r3, [r3, #12]
 8005e2e:	f003 0203 	and.w	r2, r3, #3
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	429a      	cmp	r2, r3
 8005e38:	d10d      	bne.n	8005e56 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
       ||
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d009      	beq.n	8005e56 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005e42:	4b6b      	ldr	r3, [pc, #428]	@ (8005ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005e44:	68db      	ldr	r3, [r3, #12]
 8005e46:	091b      	lsrs	r3, r3, #4
 8005e48:	f003 0307 	and.w	r3, r3, #7
 8005e4c:	1c5a      	adds	r2, r3, #1
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	685b      	ldr	r3, [r3, #4]
       ||
 8005e52:	429a      	cmp	r2, r3
 8005e54:	d047      	beq.n	8005ee6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
 8005e58:	73fb      	strb	r3, [r7, #15]
 8005e5a:	e044      	b.n	8005ee6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	2b03      	cmp	r3, #3
 8005e62:	d018      	beq.n	8005e96 <RCCEx_PLLSAI1_Config+0x86>
 8005e64:	2b03      	cmp	r3, #3
 8005e66:	d825      	bhi.n	8005eb4 <RCCEx_PLLSAI1_Config+0xa4>
 8005e68:	2b01      	cmp	r3, #1
 8005e6a:	d002      	beq.n	8005e72 <RCCEx_PLLSAI1_Config+0x62>
 8005e6c:	2b02      	cmp	r3, #2
 8005e6e:	d009      	beq.n	8005e84 <RCCEx_PLLSAI1_Config+0x74>
 8005e70:	e020      	b.n	8005eb4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005e72:	4b5f      	ldr	r3, [pc, #380]	@ (8005ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f003 0302 	and.w	r3, r3, #2
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d11d      	bne.n	8005eba <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e82:	e01a      	b.n	8005eba <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005e84:	4b5a      	ldr	r3, [pc, #360]	@ (8005ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d116      	bne.n	8005ebe <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005e90:	2301      	movs	r3, #1
 8005e92:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e94:	e013      	b.n	8005ebe <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005e96:	4b56      	ldr	r3, [pc, #344]	@ (8005ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d10f      	bne.n	8005ec2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005ea2:	4b53      	ldr	r3, [pc, #332]	@ (8005ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d109      	bne.n	8005ec2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005eb2:	e006      	b.n	8005ec2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	73fb      	strb	r3, [r7, #15]
      break;
 8005eb8:	e004      	b.n	8005ec4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005eba:	bf00      	nop
 8005ebc:	e002      	b.n	8005ec4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005ebe:	bf00      	nop
 8005ec0:	e000      	b.n	8005ec4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005ec2:	bf00      	nop
    }

    if(status == HAL_OK)
 8005ec4:	7bfb      	ldrb	r3, [r7, #15]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d10d      	bne.n	8005ee6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005eca:	4b49      	ldr	r3, [pc, #292]	@ (8005ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ecc:	68db      	ldr	r3, [r3, #12]
 8005ece:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6819      	ldr	r1, [r3, #0]
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	685b      	ldr	r3, [r3, #4]
 8005eda:	3b01      	subs	r3, #1
 8005edc:	011b      	lsls	r3, r3, #4
 8005ede:	430b      	orrs	r3, r1
 8005ee0:	4943      	ldr	r1, [pc, #268]	@ (8005ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005ee6:	7bfb      	ldrb	r3, [r7, #15]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d17c      	bne.n	8005fe6 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005eec:	4b40      	ldr	r3, [pc, #256]	@ (8005ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4a3f      	ldr	r2, [pc, #252]	@ (8005ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ef2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005ef6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ef8:	f7fb fc72 	bl	80017e0 <HAL_GetTick>
 8005efc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005efe:	e009      	b.n	8005f14 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005f00:	f7fb fc6e 	bl	80017e0 <HAL_GetTick>
 8005f04:	4602      	mov	r2, r0
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	1ad3      	subs	r3, r2, r3
 8005f0a:	2b02      	cmp	r3, #2
 8005f0c:	d902      	bls.n	8005f14 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005f0e:	2303      	movs	r3, #3
 8005f10:	73fb      	strb	r3, [r7, #15]
        break;
 8005f12:	e005      	b.n	8005f20 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005f14:	4b36      	ldr	r3, [pc, #216]	@ (8005ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d1ef      	bne.n	8005f00 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005f20:	7bfb      	ldrb	r3, [r7, #15]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d15f      	bne.n	8005fe6 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d110      	bne.n	8005f4e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005f2c:	4b30      	ldr	r3, [pc, #192]	@ (8005ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f2e:	691b      	ldr	r3, [r3, #16]
 8005f30:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8005f34:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005f38:	687a      	ldr	r2, [r7, #4]
 8005f3a:	6892      	ldr	r2, [r2, #8]
 8005f3c:	0211      	lsls	r1, r2, #8
 8005f3e:	687a      	ldr	r2, [r7, #4]
 8005f40:	68d2      	ldr	r2, [r2, #12]
 8005f42:	06d2      	lsls	r2, r2, #27
 8005f44:	430a      	orrs	r2, r1
 8005f46:	492a      	ldr	r1, [pc, #168]	@ (8005ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	610b      	str	r3, [r1, #16]
 8005f4c:	e027      	b.n	8005f9e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	2b01      	cmp	r3, #1
 8005f52:	d112      	bne.n	8005f7a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005f54:	4b26      	ldr	r3, [pc, #152]	@ (8005ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f56:	691b      	ldr	r3, [r3, #16]
 8005f58:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005f5c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005f60:	687a      	ldr	r2, [r7, #4]
 8005f62:	6892      	ldr	r2, [r2, #8]
 8005f64:	0211      	lsls	r1, r2, #8
 8005f66:	687a      	ldr	r2, [r7, #4]
 8005f68:	6912      	ldr	r2, [r2, #16]
 8005f6a:	0852      	lsrs	r2, r2, #1
 8005f6c:	3a01      	subs	r2, #1
 8005f6e:	0552      	lsls	r2, r2, #21
 8005f70:	430a      	orrs	r2, r1
 8005f72:	491f      	ldr	r1, [pc, #124]	@ (8005ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f74:	4313      	orrs	r3, r2
 8005f76:	610b      	str	r3, [r1, #16]
 8005f78:	e011      	b.n	8005f9e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005f7a:	4b1d      	ldr	r3, [pc, #116]	@ (8005ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f7c:	691b      	ldr	r3, [r3, #16]
 8005f7e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005f82:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005f86:	687a      	ldr	r2, [r7, #4]
 8005f88:	6892      	ldr	r2, [r2, #8]
 8005f8a:	0211      	lsls	r1, r2, #8
 8005f8c:	687a      	ldr	r2, [r7, #4]
 8005f8e:	6952      	ldr	r2, [r2, #20]
 8005f90:	0852      	lsrs	r2, r2, #1
 8005f92:	3a01      	subs	r2, #1
 8005f94:	0652      	lsls	r2, r2, #25
 8005f96:	430a      	orrs	r2, r1
 8005f98:	4915      	ldr	r1, [pc, #84]	@ (8005ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005f9e:	4b14      	ldr	r3, [pc, #80]	@ (8005ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4a13      	ldr	r2, [pc, #76]	@ (8005ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005fa4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005fa8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005faa:	f7fb fc19 	bl	80017e0 <HAL_GetTick>
 8005fae:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005fb0:	e009      	b.n	8005fc6 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005fb2:	f7fb fc15 	bl	80017e0 <HAL_GetTick>
 8005fb6:	4602      	mov	r2, r0
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	1ad3      	subs	r3, r2, r3
 8005fbc:	2b02      	cmp	r3, #2
 8005fbe:	d902      	bls.n	8005fc6 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005fc0:	2303      	movs	r3, #3
 8005fc2:	73fb      	strb	r3, [r7, #15]
          break;
 8005fc4:	e005      	b.n	8005fd2 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005fc6:	4b0a      	ldr	r3, [pc, #40]	@ (8005ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d0ef      	beq.n	8005fb2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8005fd2:	7bfb      	ldrb	r3, [r7, #15]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d106      	bne.n	8005fe6 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005fd8:	4b05      	ldr	r3, [pc, #20]	@ (8005ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005fda:	691a      	ldr	r2, [r3, #16]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	699b      	ldr	r3, [r3, #24]
 8005fe0:	4903      	ldr	r1, [pc, #12]	@ (8005ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005fe6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	3710      	adds	r7, #16
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bd80      	pop	{r7, pc}
 8005ff0:	40021000 	.word	0x40021000

08005ff4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b084      	sub	sp, #16
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
 8005ffc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005ffe:	2300      	movs	r3, #0
 8006000:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006002:	4b69      	ldr	r3, [pc, #420]	@ (80061a8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006004:	68db      	ldr	r3, [r3, #12]
 8006006:	f003 0303 	and.w	r3, r3, #3
 800600a:	2b00      	cmp	r3, #0
 800600c:	d018      	beq.n	8006040 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800600e:	4b66      	ldr	r3, [pc, #408]	@ (80061a8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006010:	68db      	ldr	r3, [r3, #12]
 8006012:	f003 0203 	and.w	r2, r3, #3
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	429a      	cmp	r2, r3
 800601c:	d10d      	bne.n	800603a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
       ||
 8006022:	2b00      	cmp	r3, #0
 8006024:	d009      	beq.n	800603a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8006026:	4b60      	ldr	r3, [pc, #384]	@ (80061a8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006028:	68db      	ldr	r3, [r3, #12]
 800602a:	091b      	lsrs	r3, r3, #4
 800602c:	f003 0307 	and.w	r3, r3, #7
 8006030:	1c5a      	adds	r2, r3, #1
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	685b      	ldr	r3, [r3, #4]
       ||
 8006036:	429a      	cmp	r2, r3
 8006038:	d047      	beq.n	80060ca <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800603a:	2301      	movs	r3, #1
 800603c:	73fb      	strb	r3, [r7, #15]
 800603e:	e044      	b.n	80060ca <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	2b03      	cmp	r3, #3
 8006046:	d018      	beq.n	800607a <RCCEx_PLLSAI2_Config+0x86>
 8006048:	2b03      	cmp	r3, #3
 800604a:	d825      	bhi.n	8006098 <RCCEx_PLLSAI2_Config+0xa4>
 800604c:	2b01      	cmp	r3, #1
 800604e:	d002      	beq.n	8006056 <RCCEx_PLLSAI2_Config+0x62>
 8006050:	2b02      	cmp	r3, #2
 8006052:	d009      	beq.n	8006068 <RCCEx_PLLSAI2_Config+0x74>
 8006054:	e020      	b.n	8006098 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006056:	4b54      	ldr	r3, [pc, #336]	@ (80061a8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f003 0302 	and.w	r3, r3, #2
 800605e:	2b00      	cmp	r3, #0
 8006060:	d11d      	bne.n	800609e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8006062:	2301      	movs	r3, #1
 8006064:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006066:	e01a      	b.n	800609e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006068:	4b4f      	ldr	r3, [pc, #316]	@ (80061a8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006070:	2b00      	cmp	r3, #0
 8006072:	d116      	bne.n	80060a2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8006074:	2301      	movs	r3, #1
 8006076:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006078:	e013      	b.n	80060a2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800607a:	4b4b      	ldr	r3, [pc, #300]	@ (80061a8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006082:	2b00      	cmp	r3, #0
 8006084:	d10f      	bne.n	80060a6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006086:	4b48      	ldr	r3, [pc, #288]	@ (80061a8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800608e:	2b00      	cmp	r3, #0
 8006090:	d109      	bne.n	80060a6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8006092:	2301      	movs	r3, #1
 8006094:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006096:	e006      	b.n	80060a6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006098:	2301      	movs	r3, #1
 800609a:	73fb      	strb	r3, [r7, #15]
      break;
 800609c:	e004      	b.n	80060a8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800609e:	bf00      	nop
 80060a0:	e002      	b.n	80060a8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80060a2:	bf00      	nop
 80060a4:	e000      	b.n	80060a8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80060a6:	bf00      	nop
    }

    if(status == HAL_OK)
 80060a8:	7bfb      	ldrb	r3, [r7, #15]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d10d      	bne.n	80060ca <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80060ae:	4b3e      	ldr	r3, [pc, #248]	@ (80061a8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80060b0:	68db      	ldr	r3, [r3, #12]
 80060b2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6819      	ldr	r1, [r3, #0]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	3b01      	subs	r3, #1
 80060c0:	011b      	lsls	r3, r3, #4
 80060c2:	430b      	orrs	r3, r1
 80060c4:	4938      	ldr	r1, [pc, #224]	@ (80061a8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80060c6:	4313      	orrs	r3, r2
 80060c8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80060ca:	7bfb      	ldrb	r3, [r7, #15]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d166      	bne.n	800619e <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80060d0:	4b35      	ldr	r3, [pc, #212]	@ (80061a8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a34      	ldr	r2, [pc, #208]	@ (80061a8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80060d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80060da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80060dc:	f7fb fb80 	bl	80017e0 <HAL_GetTick>
 80060e0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80060e2:	e009      	b.n	80060f8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80060e4:	f7fb fb7c 	bl	80017e0 <HAL_GetTick>
 80060e8:	4602      	mov	r2, r0
 80060ea:	68bb      	ldr	r3, [r7, #8]
 80060ec:	1ad3      	subs	r3, r2, r3
 80060ee:	2b02      	cmp	r3, #2
 80060f0:	d902      	bls.n	80060f8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80060f2:	2303      	movs	r3, #3
 80060f4:	73fb      	strb	r3, [r7, #15]
        break;
 80060f6:	e005      	b.n	8006104 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80060f8:	4b2b      	ldr	r3, [pc, #172]	@ (80061a8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006100:	2b00      	cmp	r3, #0
 8006102:	d1ef      	bne.n	80060e4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006104:	7bfb      	ldrb	r3, [r7, #15]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d149      	bne.n	800619e <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d110      	bne.n	8006132 <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006110:	4b25      	ldr	r3, [pc, #148]	@ (80061a8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006112:	695b      	ldr	r3, [r3, #20]
 8006114:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8006118:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800611c:	687a      	ldr	r2, [r7, #4]
 800611e:	6892      	ldr	r2, [r2, #8]
 8006120:	0211      	lsls	r1, r2, #8
 8006122:	687a      	ldr	r2, [r7, #4]
 8006124:	68d2      	ldr	r2, [r2, #12]
 8006126:	06d2      	lsls	r2, r2, #27
 8006128:	430a      	orrs	r2, r1
 800612a:	491f      	ldr	r1, [pc, #124]	@ (80061a8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800612c:	4313      	orrs	r3, r2
 800612e:	614b      	str	r3, [r1, #20]
 8006130:	e011      	b.n	8006156 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006132:	4b1d      	ldr	r3, [pc, #116]	@ (80061a8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006134:	695b      	ldr	r3, [r3, #20]
 8006136:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800613a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800613e:	687a      	ldr	r2, [r7, #4]
 8006140:	6892      	ldr	r2, [r2, #8]
 8006142:	0211      	lsls	r1, r2, #8
 8006144:	687a      	ldr	r2, [r7, #4]
 8006146:	6912      	ldr	r2, [r2, #16]
 8006148:	0852      	lsrs	r2, r2, #1
 800614a:	3a01      	subs	r2, #1
 800614c:	0652      	lsls	r2, r2, #25
 800614e:	430a      	orrs	r2, r1
 8006150:	4915      	ldr	r1, [pc, #84]	@ (80061a8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006152:	4313      	orrs	r3, r2
 8006154:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006156:	4b14      	ldr	r3, [pc, #80]	@ (80061a8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	4a13      	ldr	r2, [pc, #76]	@ (80061a8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800615c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006160:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006162:	f7fb fb3d 	bl	80017e0 <HAL_GetTick>
 8006166:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006168:	e009      	b.n	800617e <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800616a:	f7fb fb39 	bl	80017e0 <HAL_GetTick>
 800616e:	4602      	mov	r2, r0
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	1ad3      	subs	r3, r2, r3
 8006174:	2b02      	cmp	r3, #2
 8006176:	d902      	bls.n	800617e <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8006178:	2303      	movs	r3, #3
 800617a:	73fb      	strb	r3, [r7, #15]
          break;
 800617c:	e005      	b.n	800618a <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800617e:	4b0a      	ldr	r3, [pc, #40]	@ (80061a8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006186:	2b00      	cmp	r3, #0
 8006188:	d0ef      	beq.n	800616a <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 800618a:	7bfb      	ldrb	r3, [r7, #15]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d106      	bne.n	800619e <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006190:	4b05      	ldr	r3, [pc, #20]	@ (80061a8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006192:	695a      	ldr	r2, [r3, #20]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	695b      	ldr	r3, [r3, #20]
 8006198:	4903      	ldr	r1, [pc, #12]	@ (80061a8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800619a:	4313      	orrs	r3, r2
 800619c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800619e:	7bfb      	ldrb	r3, [r7, #15]
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	3710      	adds	r7, #16
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd80      	pop	{r7, pc}
 80061a8:	40021000 	.word	0x40021000

080061ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b082      	sub	sp, #8
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d101      	bne.n	80061be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80061ba:	2301      	movs	r3, #1
 80061bc:	e049      	b.n	8006252 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061c4:	b2db      	uxtb	r3, r3
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d106      	bne.n	80061d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2200      	movs	r2, #0
 80061ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f000 f841 	bl	800625a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2202      	movs	r2, #2
 80061dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681a      	ldr	r2, [r3, #0]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	3304      	adds	r3, #4
 80061e8:	4619      	mov	r1, r3
 80061ea:	4610      	mov	r0, r2
 80061ec:	f000 f9e0 	bl	80065b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2201      	movs	r2, #1
 80061f4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2201      	movs	r2, #1
 80061fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2201      	movs	r2, #1
 8006204:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2201      	movs	r2, #1
 800620c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2201      	movs	r2, #1
 8006214:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2201      	movs	r2, #1
 800621c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2201      	movs	r2, #1
 8006224:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2201      	movs	r2, #1
 800622c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2201      	movs	r2, #1
 8006234:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2201      	movs	r2, #1
 800623c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2201      	movs	r2, #1
 8006244:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2201      	movs	r2, #1
 800624c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006250:	2300      	movs	r3, #0
}
 8006252:	4618      	mov	r0, r3
 8006254:	3708      	adds	r7, #8
 8006256:	46bd      	mov	sp, r7
 8006258:	bd80      	pop	{r7, pc}

0800625a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800625a:	b480      	push	{r7}
 800625c:	b083      	sub	sp, #12
 800625e:	af00      	add	r7, sp, #0
 8006260:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006262:	bf00      	nop
 8006264:	370c      	adds	r7, #12
 8006266:	46bd      	mov	sp, r7
 8006268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626c:	4770      	bx	lr
	...

08006270 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006270:	b480      	push	{r7}
 8006272:	b085      	sub	sp, #20
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800627e:	b2db      	uxtb	r3, r3
 8006280:	2b01      	cmp	r3, #1
 8006282:	d001      	beq.n	8006288 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006284:	2301      	movs	r3, #1
 8006286:	e04f      	b.n	8006328 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2202      	movs	r2, #2
 800628c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	68da      	ldr	r2, [r3, #12]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f042 0201 	orr.w	r2, r2, #1
 800629e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4a23      	ldr	r2, [pc, #140]	@ (8006334 <HAL_TIM_Base_Start_IT+0xc4>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d01d      	beq.n	80062e6 <HAL_TIM_Base_Start_IT+0x76>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062b2:	d018      	beq.n	80062e6 <HAL_TIM_Base_Start_IT+0x76>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4a1f      	ldr	r2, [pc, #124]	@ (8006338 <HAL_TIM_Base_Start_IT+0xc8>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d013      	beq.n	80062e6 <HAL_TIM_Base_Start_IT+0x76>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4a1e      	ldr	r2, [pc, #120]	@ (800633c <HAL_TIM_Base_Start_IT+0xcc>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d00e      	beq.n	80062e6 <HAL_TIM_Base_Start_IT+0x76>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4a1c      	ldr	r2, [pc, #112]	@ (8006340 <HAL_TIM_Base_Start_IT+0xd0>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d009      	beq.n	80062e6 <HAL_TIM_Base_Start_IT+0x76>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4a1b      	ldr	r2, [pc, #108]	@ (8006344 <HAL_TIM_Base_Start_IT+0xd4>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d004      	beq.n	80062e6 <HAL_TIM_Base_Start_IT+0x76>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4a19      	ldr	r2, [pc, #100]	@ (8006348 <HAL_TIM_Base_Start_IT+0xd8>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d115      	bne.n	8006312 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	689a      	ldr	r2, [r3, #8]
 80062ec:	4b17      	ldr	r3, [pc, #92]	@ (800634c <HAL_TIM_Base_Start_IT+0xdc>)
 80062ee:	4013      	ands	r3, r2
 80062f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2b06      	cmp	r3, #6
 80062f6:	d015      	beq.n	8006324 <HAL_TIM_Base_Start_IT+0xb4>
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062fe:	d011      	beq.n	8006324 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	681a      	ldr	r2, [r3, #0]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f042 0201 	orr.w	r2, r2, #1
 800630e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006310:	e008      	b.n	8006324 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	681a      	ldr	r2, [r3, #0]
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f042 0201 	orr.w	r2, r2, #1
 8006320:	601a      	str	r2, [r3, #0]
 8006322:	e000      	b.n	8006326 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006324:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006326:	2300      	movs	r3, #0
}
 8006328:	4618      	mov	r0, r3
 800632a:	3714      	adds	r7, #20
 800632c:	46bd      	mov	sp, r7
 800632e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006332:	4770      	bx	lr
 8006334:	40012c00 	.word	0x40012c00
 8006338:	40000400 	.word	0x40000400
 800633c:	40000800 	.word	0x40000800
 8006340:	40000c00 	.word	0x40000c00
 8006344:	40013400 	.word	0x40013400
 8006348:	40014000 	.word	0x40014000
 800634c:	00010007 	.word	0x00010007

08006350 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b084      	sub	sp, #16
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	68db      	ldr	r3, [r3, #12]
 800635e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	691b      	ldr	r3, [r3, #16]
 8006366:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	f003 0302 	and.w	r3, r3, #2
 800636e:	2b00      	cmp	r3, #0
 8006370:	d020      	beq.n	80063b4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	f003 0302 	and.w	r3, r3, #2
 8006378:	2b00      	cmp	r3, #0
 800637a:	d01b      	beq.n	80063b4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f06f 0202 	mvn.w	r2, #2
 8006384:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2201      	movs	r2, #1
 800638a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	699b      	ldr	r3, [r3, #24]
 8006392:	f003 0303 	and.w	r3, r3, #3
 8006396:	2b00      	cmp	r3, #0
 8006398:	d003      	beq.n	80063a2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800639a:	6878      	ldr	r0, [r7, #4]
 800639c:	f000 f8e9 	bl	8006572 <HAL_TIM_IC_CaptureCallback>
 80063a0:	e005      	b.n	80063ae <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80063a2:	6878      	ldr	r0, [r7, #4]
 80063a4:	f000 f8db 	bl	800655e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063a8:	6878      	ldr	r0, [r7, #4]
 80063aa:	f000 f8ec 	bl	8006586 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2200      	movs	r2, #0
 80063b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	f003 0304 	and.w	r3, r3, #4
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d020      	beq.n	8006400 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	f003 0304 	and.w	r3, r3, #4
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d01b      	beq.n	8006400 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f06f 0204 	mvn.w	r2, #4
 80063d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2202      	movs	r2, #2
 80063d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	699b      	ldr	r3, [r3, #24]
 80063de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d003      	beq.n	80063ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063e6:	6878      	ldr	r0, [r7, #4]
 80063e8:	f000 f8c3 	bl	8006572 <HAL_TIM_IC_CaptureCallback>
 80063ec:	e005      	b.n	80063fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063ee:	6878      	ldr	r0, [r7, #4]
 80063f0:	f000 f8b5 	bl	800655e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063f4:	6878      	ldr	r0, [r7, #4]
 80063f6:	f000 f8c6 	bl	8006586 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2200      	movs	r2, #0
 80063fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006400:	68bb      	ldr	r3, [r7, #8]
 8006402:	f003 0308 	and.w	r3, r3, #8
 8006406:	2b00      	cmp	r3, #0
 8006408:	d020      	beq.n	800644c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	f003 0308 	and.w	r3, r3, #8
 8006410:	2b00      	cmp	r3, #0
 8006412:	d01b      	beq.n	800644c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f06f 0208 	mvn.w	r2, #8
 800641c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2204      	movs	r2, #4
 8006422:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	69db      	ldr	r3, [r3, #28]
 800642a:	f003 0303 	and.w	r3, r3, #3
 800642e:	2b00      	cmp	r3, #0
 8006430:	d003      	beq.n	800643a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006432:	6878      	ldr	r0, [r7, #4]
 8006434:	f000 f89d 	bl	8006572 <HAL_TIM_IC_CaptureCallback>
 8006438:	e005      	b.n	8006446 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800643a:	6878      	ldr	r0, [r7, #4]
 800643c:	f000 f88f 	bl	800655e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006440:	6878      	ldr	r0, [r7, #4]
 8006442:	f000 f8a0 	bl	8006586 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2200      	movs	r2, #0
 800644a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	f003 0310 	and.w	r3, r3, #16
 8006452:	2b00      	cmp	r3, #0
 8006454:	d020      	beq.n	8006498 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	f003 0310 	and.w	r3, r3, #16
 800645c:	2b00      	cmp	r3, #0
 800645e:	d01b      	beq.n	8006498 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f06f 0210 	mvn.w	r2, #16
 8006468:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2208      	movs	r2, #8
 800646e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	69db      	ldr	r3, [r3, #28]
 8006476:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800647a:	2b00      	cmp	r3, #0
 800647c:	d003      	beq.n	8006486 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800647e:	6878      	ldr	r0, [r7, #4]
 8006480:	f000 f877 	bl	8006572 <HAL_TIM_IC_CaptureCallback>
 8006484:	e005      	b.n	8006492 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006486:	6878      	ldr	r0, [r7, #4]
 8006488:	f000 f869 	bl	800655e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800648c:	6878      	ldr	r0, [r7, #4]
 800648e:	f000 f87a 	bl	8006586 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2200      	movs	r2, #0
 8006496:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006498:	68bb      	ldr	r3, [r7, #8]
 800649a:	f003 0301 	and.w	r3, r3, #1
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d00c      	beq.n	80064bc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	f003 0301 	and.w	r3, r3, #1
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d007      	beq.n	80064bc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f06f 0201 	mvn.w	r2, #1
 80064b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80064b6:	6878      	ldr	r0, [r7, #4]
 80064b8:	f7fa fe2a 	bl	8001110 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d104      	bne.n	80064d0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d00c      	beq.n	80064ea <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d007      	beq.n	80064ea <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80064e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80064e4:	6878      	ldr	r0, [r7, #4]
 80064e6:	f000 f913 	bl	8006710 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80064ea:	68bb      	ldr	r3, [r7, #8]
 80064ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d00c      	beq.n	800650e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d007      	beq.n	800650e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006506:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006508:	6878      	ldr	r0, [r7, #4]
 800650a:	f000 f90b 	bl	8006724 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800650e:	68bb      	ldr	r3, [r7, #8]
 8006510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006514:	2b00      	cmp	r3, #0
 8006516:	d00c      	beq.n	8006532 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800651e:	2b00      	cmp	r3, #0
 8006520:	d007      	beq.n	8006532 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800652a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800652c:	6878      	ldr	r0, [r7, #4]
 800652e:	f000 f834 	bl	800659a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	f003 0320 	and.w	r3, r3, #32
 8006538:	2b00      	cmp	r3, #0
 800653a:	d00c      	beq.n	8006556 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	f003 0320 	and.w	r3, r3, #32
 8006542:	2b00      	cmp	r3, #0
 8006544:	d007      	beq.n	8006556 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f06f 0220 	mvn.w	r2, #32
 800654e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006550:	6878      	ldr	r0, [r7, #4]
 8006552:	f000 f8d3 	bl	80066fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006556:	bf00      	nop
 8006558:	3710      	adds	r7, #16
 800655a:	46bd      	mov	sp, r7
 800655c:	bd80      	pop	{r7, pc}

0800655e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800655e:	b480      	push	{r7}
 8006560:	b083      	sub	sp, #12
 8006562:	af00      	add	r7, sp, #0
 8006564:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006566:	bf00      	nop
 8006568:	370c      	adds	r7, #12
 800656a:	46bd      	mov	sp, r7
 800656c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006570:	4770      	bx	lr

08006572 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006572:	b480      	push	{r7}
 8006574:	b083      	sub	sp, #12
 8006576:	af00      	add	r7, sp, #0
 8006578:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800657a:	bf00      	nop
 800657c:	370c      	adds	r7, #12
 800657e:	46bd      	mov	sp, r7
 8006580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006584:	4770      	bx	lr

08006586 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006586:	b480      	push	{r7}
 8006588:	b083      	sub	sp, #12
 800658a:	af00      	add	r7, sp, #0
 800658c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800658e:	bf00      	nop
 8006590:	370c      	adds	r7, #12
 8006592:	46bd      	mov	sp, r7
 8006594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006598:	4770      	bx	lr

0800659a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800659a:	b480      	push	{r7}
 800659c:	b083      	sub	sp, #12
 800659e:	af00      	add	r7, sp, #0
 80065a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80065a2:	bf00      	nop
 80065a4:	370c      	adds	r7, #12
 80065a6:	46bd      	mov	sp, r7
 80065a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ac:	4770      	bx	lr
	...

080065b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80065b0:	b480      	push	{r7}
 80065b2:	b085      	sub	sp, #20
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
 80065b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	4a46      	ldr	r2, [pc, #280]	@ (80066dc <TIM_Base_SetConfig+0x12c>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d013      	beq.n	80065f0 <TIM_Base_SetConfig+0x40>
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065ce:	d00f      	beq.n	80065f0 <TIM_Base_SetConfig+0x40>
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	4a43      	ldr	r2, [pc, #268]	@ (80066e0 <TIM_Base_SetConfig+0x130>)
 80065d4:	4293      	cmp	r3, r2
 80065d6:	d00b      	beq.n	80065f0 <TIM_Base_SetConfig+0x40>
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	4a42      	ldr	r2, [pc, #264]	@ (80066e4 <TIM_Base_SetConfig+0x134>)
 80065dc:	4293      	cmp	r3, r2
 80065de:	d007      	beq.n	80065f0 <TIM_Base_SetConfig+0x40>
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	4a41      	ldr	r2, [pc, #260]	@ (80066e8 <TIM_Base_SetConfig+0x138>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d003      	beq.n	80065f0 <TIM_Base_SetConfig+0x40>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	4a40      	ldr	r2, [pc, #256]	@ (80066ec <TIM_Base_SetConfig+0x13c>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d108      	bne.n	8006602 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	685b      	ldr	r3, [r3, #4]
 80065fc:	68fa      	ldr	r2, [r7, #12]
 80065fe:	4313      	orrs	r3, r2
 8006600:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	4a35      	ldr	r2, [pc, #212]	@ (80066dc <TIM_Base_SetConfig+0x12c>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d01f      	beq.n	800664a <TIM_Base_SetConfig+0x9a>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006610:	d01b      	beq.n	800664a <TIM_Base_SetConfig+0x9a>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	4a32      	ldr	r2, [pc, #200]	@ (80066e0 <TIM_Base_SetConfig+0x130>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d017      	beq.n	800664a <TIM_Base_SetConfig+0x9a>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	4a31      	ldr	r2, [pc, #196]	@ (80066e4 <TIM_Base_SetConfig+0x134>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d013      	beq.n	800664a <TIM_Base_SetConfig+0x9a>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	4a30      	ldr	r2, [pc, #192]	@ (80066e8 <TIM_Base_SetConfig+0x138>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d00f      	beq.n	800664a <TIM_Base_SetConfig+0x9a>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	4a2f      	ldr	r2, [pc, #188]	@ (80066ec <TIM_Base_SetConfig+0x13c>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d00b      	beq.n	800664a <TIM_Base_SetConfig+0x9a>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	4a2e      	ldr	r2, [pc, #184]	@ (80066f0 <TIM_Base_SetConfig+0x140>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d007      	beq.n	800664a <TIM_Base_SetConfig+0x9a>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	4a2d      	ldr	r2, [pc, #180]	@ (80066f4 <TIM_Base_SetConfig+0x144>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d003      	beq.n	800664a <TIM_Base_SetConfig+0x9a>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	4a2c      	ldr	r2, [pc, #176]	@ (80066f8 <TIM_Base_SetConfig+0x148>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d108      	bne.n	800665c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006650:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	68db      	ldr	r3, [r3, #12]
 8006656:	68fa      	ldr	r2, [r7, #12]
 8006658:	4313      	orrs	r3, r2
 800665a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	695b      	ldr	r3, [r3, #20]
 8006666:	4313      	orrs	r3, r2
 8006668:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	68fa      	ldr	r2, [r7, #12]
 800666e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	689a      	ldr	r2, [r3, #8]
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	681a      	ldr	r2, [r3, #0]
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	4a16      	ldr	r2, [pc, #88]	@ (80066dc <TIM_Base_SetConfig+0x12c>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d00f      	beq.n	80066a8 <TIM_Base_SetConfig+0xf8>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	4a18      	ldr	r2, [pc, #96]	@ (80066ec <TIM_Base_SetConfig+0x13c>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d00b      	beq.n	80066a8 <TIM_Base_SetConfig+0xf8>
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	4a17      	ldr	r2, [pc, #92]	@ (80066f0 <TIM_Base_SetConfig+0x140>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d007      	beq.n	80066a8 <TIM_Base_SetConfig+0xf8>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	4a16      	ldr	r2, [pc, #88]	@ (80066f4 <TIM_Base_SetConfig+0x144>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d003      	beq.n	80066a8 <TIM_Base_SetConfig+0xf8>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	4a15      	ldr	r2, [pc, #84]	@ (80066f8 <TIM_Base_SetConfig+0x148>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d103      	bne.n	80066b0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	691a      	ldr	r2, [r3, #16]
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2201      	movs	r2, #1
 80066b4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	691b      	ldr	r3, [r3, #16]
 80066ba:	f003 0301 	and.w	r3, r3, #1
 80066be:	2b01      	cmp	r3, #1
 80066c0:	d105      	bne.n	80066ce <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	691b      	ldr	r3, [r3, #16]
 80066c6:	f023 0201 	bic.w	r2, r3, #1
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	611a      	str	r2, [r3, #16]
  }
}
 80066ce:	bf00      	nop
 80066d0:	3714      	adds	r7, #20
 80066d2:	46bd      	mov	sp, r7
 80066d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d8:	4770      	bx	lr
 80066da:	bf00      	nop
 80066dc:	40012c00 	.word	0x40012c00
 80066e0:	40000400 	.word	0x40000400
 80066e4:	40000800 	.word	0x40000800
 80066e8:	40000c00 	.word	0x40000c00
 80066ec:	40013400 	.word	0x40013400
 80066f0:	40014000 	.word	0x40014000
 80066f4:	40014400 	.word	0x40014400
 80066f8:	40014800 	.word	0x40014800

080066fc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80066fc:	b480      	push	{r7}
 80066fe:	b083      	sub	sp, #12
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006704:	bf00      	nop
 8006706:	370c      	adds	r7, #12
 8006708:	46bd      	mov	sp, r7
 800670a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670e:	4770      	bx	lr

08006710 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006710:	b480      	push	{r7}
 8006712:	b083      	sub	sp, #12
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006718:	bf00      	nop
 800671a:	370c      	adds	r7, #12
 800671c:	46bd      	mov	sp, r7
 800671e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006722:	4770      	bx	lr

08006724 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006724:	b480      	push	{r7}
 8006726:	b083      	sub	sp, #12
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800672c:	bf00      	nop
 800672e:	370c      	adds	r7, #12
 8006730:	46bd      	mov	sp, r7
 8006732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006736:	4770      	bx	lr

08006738 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b082      	sub	sp, #8
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d101      	bne.n	800674a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006746:	2301      	movs	r3, #1
 8006748:	e040      	b.n	80067cc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800674e:	2b00      	cmp	r3, #0
 8006750:	d106      	bne.n	8006760 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2200      	movs	r2, #0
 8006756:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800675a:	6878      	ldr	r0, [r7, #4]
 800675c:	f7fa feb8 	bl	80014d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2224      	movs	r2, #36	@ 0x24
 8006764:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	681a      	ldr	r2, [r3, #0]
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f022 0201 	bic.w	r2, r2, #1
 8006774:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800677a:	2b00      	cmp	r3, #0
 800677c:	d002      	beq.n	8006784 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800677e:	6878      	ldr	r0, [r7, #4]
 8006780:	f000 fe06 	bl	8007390 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006784:	6878      	ldr	r0, [r7, #4]
 8006786:	f000 fb4b 	bl	8006e20 <UART_SetConfig>
 800678a:	4603      	mov	r3, r0
 800678c:	2b01      	cmp	r3, #1
 800678e:	d101      	bne.n	8006794 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006790:	2301      	movs	r3, #1
 8006792:	e01b      	b.n	80067cc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	685a      	ldr	r2, [r3, #4]
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80067a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	689a      	ldr	r2, [r3, #8]
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80067b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	681a      	ldr	r2, [r3, #0]
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f042 0201 	orr.w	r2, r2, #1
 80067c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80067c4:	6878      	ldr	r0, [r7, #4]
 80067c6:	f000 fe85 	bl	80074d4 <UART_CheckIdleState>
 80067ca:	4603      	mov	r3, r0
}
 80067cc:	4618      	mov	r0, r3
 80067ce:	3708      	adds	r7, #8
 80067d0:	46bd      	mov	sp, r7
 80067d2:	bd80      	pop	{r7, pc}

080067d4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b0ba      	sub	sp, #232	@ 0xe8
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	69db      	ldr	r3, [r3, #28]
 80067e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	689b      	ldr	r3, [r3, #8]
 80067f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80067fa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80067fe:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006802:	4013      	ands	r3, r2
 8006804:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006808:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800680c:	2b00      	cmp	r3, #0
 800680e:	d115      	bne.n	800683c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006810:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006814:	f003 0320 	and.w	r3, r3, #32
 8006818:	2b00      	cmp	r3, #0
 800681a:	d00f      	beq.n	800683c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800681c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006820:	f003 0320 	and.w	r3, r3, #32
 8006824:	2b00      	cmp	r3, #0
 8006826:	d009      	beq.n	800683c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800682c:	2b00      	cmp	r3, #0
 800682e:	f000 82ca 	beq.w	8006dc6 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006836:	6878      	ldr	r0, [r7, #4]
 8006838:	4798      	blx	r3
      }
      return;
 800683a:	e2c4      	b.n	8006dc6 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800683c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006840:	2b00      	cmp	r3, #0
 8006842:	f000 8117 	beq.w	8006a74 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006846:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800684a:	f003 0301 	and.w	r3, r3, #1
 800684e:	2b00      	cmp	r3, #0
 8006850:	d106      	bne.n	8006860 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006852:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006856:	4b85      	ldr	r3, [pc, #532]	@ (8006a6c <HAL_UART_IRQHandler+0x298>)
 8006858:	4013      	ands	r3, r2
 800685a:	2b00      	cmp	r3, #0
 800685c:	f000 810a 	beq.w	8006a74 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006860:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006864:	f003 0301 	and.w	r3, r3, #1
 8006868:	2b00      	cmp	r3, #0
 800686a:	d011      	beq.n	8006890 <HAL_UART_IRQHandler+0xbc>
 800686c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006870:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006874:	2b00      	cmp	r3, #0
 8006876:	d00b      	beq.n	8006890 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	2201      	movs	r2, #1
 800687e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006886:	f043 0201 	orr.w	r2, r3, #1
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006890:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006894:	f003 0302 	and.w	r3, r3, #2
 8006898:	2b00      	cmp	r3, #0
 800689a:	d011      	beq.n	80068c0 <HAL_UART_IRQHandler+0xec>
 800689c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80068a0:	f003 0301 	and.w	r3, r3, #1
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d00b      	beq.n	80068c0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	2202      	movs	r2, #2
 80068ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80068b6:	f043 0204 	orr.w	r2, r3, #4
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80068c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068c4:	f003 0304 	and.w	r3, r3, #4
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d011      	beq.n	80068f0 <HAL_UART_IRQHandler+0x11c>
 80068cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80068d0:	f003 0301 	and.w	r3, r3, #1
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d00b      	beq.n	80068f0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	2204      	movs	r2, #4
 80068de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80068e6:	f043 0202 	orr.w	r2, r3, #2
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80068f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068f4:	f003 0308 	and.w	r3, r3, #8
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d017      	beq.n	800692c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80068fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006900:	f003 0320 	and.w	r3, r3, #32
 8006904:	2b00      	cmp	r3, #0
 8006906:	d105      	bne.n	8006914 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006908:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800690c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006910:	2b00      	cmp	r3, #0
 8006912:	d00b      	beq.n	800692c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	2208      	movs	r2, #8
 800691a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006922:	f043 0208 	orr.w	r2, r3, #8
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800692c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006930:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006934:	2b00      	cmp	r3, #0
 8006936:	d012      	beq.n	800695e <HAL_UART_IRQHandler+0x18a>
 8006938:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800693c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006940:	2b00      	cmp	r3, #0
 8006942:	d00c      	beq.n	800695e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800694c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006954:	f043 0220 	orr.w	r2, r3, #32
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006964:	2b00      	cmp	r3, #0
 8006966:	f000 8230 	beq.w	8006dca <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800696a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800696e:	f003 0320 	and.w	r3, r3, #32
 8006972:	2b00      	cmp	r3, #0
 8006974:	d00d      	beq.n	8006992 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006976:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800697a:	f003 0320 	and.w	r3, r3, #32
 800697e:	2b00      	cmp	r3, #0
 8006980:	d007      	beq.n	8006992 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006986:	2b00      	cmp	r3, #0
 8006988:	d003      	beq.n	8006992 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800698e:	6878      	ldr	r0, [r7, #4]
 8006990:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006998:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	689b      	ldr	r3, [r3, #8]
 80069a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069a6:	2b40      	cmp	r3, #64	@ 0x40
 80069a8:	d005      	beq.n	80069b6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80069aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80069ae:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d04f      	beq.n	8006a56 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80069b6:	6878      	ldr	r0, [r7, #4]
 80069b8:	f000 fea1 	bl	80076fe <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	689b      	ldr	r3, [r3, #8]
 80069c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069c6:	2b40      	cmp	r3, #64	@ 0x40
 80069c8:	d141      	bne.n	8006a4e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	3308      	adds	r3, #8
 80069d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80069d8:	e853 3f00 	ldrex	r3, [r3]
 80069dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80069e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80069e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	3308      	adds	r3, #8
 80069f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80069f6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80069fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006a02:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006a06:	e841 2300 	strex	r3, r2, [r1]
 8006a0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006a0e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d1d9      	bne.n	80069ca <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d013      	beq.n	8006a46 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a22:	4a13      	ldr	r2, [pc, #76]	@ (8006a70 <HAL_UART_IRQHandler+0x29c>)
 8006a24:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	f7fc ff00 	bl	8003830 <HAL_DMA_Abort_IT>
 8006a30:	4603      	mov	r3, r0
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d017      	beq.n	8006a66 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a3c:	687a      	ldr	r2, [r7, #4]
 8006a3e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006a40:	4610      	mov	r0, r2
 8006a42:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a44:	e00f      	b.n	8006a66 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006a46:	6878      	ldr	r0, [r7, #4]
 8006a48:	f000 f9d4 	bl	8006df4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a4c:	e00b      	b.n	8006a66 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006a4e:	6878      	ldr	r0, [r7, #4]
 8006a50:	f000 f9d0 	bl	8006df4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a54:	e007      	b.n	8006a66 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	f000 f9cc 	bl	8006df4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8006a64:	e1b1      	b.n	8006dca <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a66:	bf00      	nop
    return;
 8006a68:	e1af      	b.n	8006dca <HAL_UART_IRQHandler+0x5f6>
 8006a6a:	bf00      	nop
 8006a6c:	04000120 	.word	0x04000120
 8006a70:	080077c7 	.word	0x080077c7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a78:	2b01      	cmp	r3, #1
 8006a7a:	f040 816a 	bne.w	8006d52 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006a7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a82:	f003 0310 	and.w	r3, r3, #16
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	f000 8163 	beq.w	8006d52 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006a8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a90:	f003 0310 	and.w	r3, r3, #16
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	f000 815c 	beq.w	8006d52 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	2210      	movs	r2, #16
 8006aa0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006aac:	2b40      	cmp	r3, #64	@ 0x40
 8006aae:	f040 80d4 	bne.w	8006c5a <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006abe:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	f000 80ad 	beq.w	8006c22 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006ace:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006ad2:	429a      	cmp	r2, r3
 8006ad4:	f080 80a5 	bcs.w	8006c22 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006ade:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f003 0320 	and.w	r3, r3, #32
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	f040 8086 	bne.w	8006c00 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006afc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006b00:	e853 3f00 	ldrex	r3, [r3]
 8006b04:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006b08:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006b0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b10:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	461a      	mov	r2, r3
 8006b1a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006b1e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006b22:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b26:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006b2a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006b2e:	e841 2300 	strex	r3, r2, [r1]
 8006b32:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006b36:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d1da      	bne.n	8006af4 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	3308      	adds	r3, #8
 8006b44:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006b48:	e853 3f00 	ldrex	r3, [r3]
 8006b4c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006b4e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006b50:	f023 0301 	bic.w	r3, r3, #1
 8006b54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	3308      	adds	r3, #8
 8006b5e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006b62:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006b66:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b68:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006b6a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006b6e:	e841 2300 	strex	r3, r2, [r1]
 8006b72:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006b74:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d1e1      	bne.n	8006b3e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	3308      	adds	r3, #8
 8006b80:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006b84:	e853 3f00 	ldrex	r3, [r3]
 8006b88:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006b8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006b8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b90:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	3308      	adds	r3, #8
 8006b9a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006b9e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006ba0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006ba4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006ba6:	e841 2300 	strex	r3, r2, [r1]
 8006baa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006bac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d1e3      	bne.n	8006b7a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2220      	movs	r2, #32
 8006bb6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006bc8:	e853 3f00 	ldrex	r3, [r3]
 8006bcc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006bce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006bd0:	f023 0310 	bic.w	r3, r3, #16
 8006bd4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	461a      	mov	r2, r3
 8006bde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006be2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006be4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006be6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006be8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006bea:	e841 2300 	strex	r3, r2, [r1]
 8006bee:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006bf0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d1e4      	bne.n	8006bc0 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	f7fc fdda 	bl	80037b4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2202      	movs	r2, #2
 8006c04:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006c12:	b29b      	uxth	r3, r3
 8006c14:	1ad3      	subs	r3, r2, r3
 8006c16:	b29b      	uxth	r3, r3
 8006c18:	4619      	mov	r1, r3
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f000 f8f4 	bl	8006e08 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006c20:	e0d5      	b.n	8006dce <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006c28:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006c2c:	429a      	cmp	r2, r3
 8006c2e:	f040 80ce 	bne.w	8006dce <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f003 0320 	and.w	r3, r3, #32
 8006c3e:	2b20      	cmp	r3, #32
 8006c40:	f040 80c5 	bne.w	8006dce <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2202      	movs	r2, #2
 8006c48:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006c50:	4619      	mov	r1, r3
 8006c52:	6878      	ldr	r0, [r7, #4]
 8006c54:	f000 f8d8 	bl	8006e08 <HAL_UARTEx_RxEventCallback>
      return;
 8006c58:	e0b9      	b.n	8006dce <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006c66:	b29b      	uxth	r3, r3
 8006c68:	1ad3      	subs	r3, r2, r3
 8006c6a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006c74:	b29b      	uxth	r3, r3
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	f000 80ab 	beq.w	8006dd2 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8006c7c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	f000 80a6 	beq.w	8006dd2 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c8e:	e853 3f00 	ldrex	r3, [r3]
 8006c92:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006c94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c96:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006c9a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	461a      	mov	r2, r3
 8006ca4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006ca8:	647b      	str	r3, [r7, #68]	@ 0x44
 8006caa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006cae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006cb0:	e841 2300 	strex	r3, r2, [r1]
 8006cb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006cb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d1e4      	bne.n	8006c86 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	3308      	adds	r3, #8
 8006cc2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cc6:	e853 3f00 	ldrex	r3, [r3]
 8006cca:	623b      	str	r3, [r7, #32]
   return(result);
 8006ccc:	6a3b      	ldr	r3, [r7, #32]
 8006cce:	f023 0301 	bic.w	r3, r3, #1
 8006cd2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	3308      	adds	r3, #8
 8006cdc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006ce0:	633a      	str	r2, [r7, #48]	@ 0x30
 8006ce2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ce4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ce6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ce8:	e841 2300 	strex	r3, r2, [r1]
 8006cec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006cee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d1e3      	bne.n	8006cbc <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2220      	movs	r2, #32
 8006cf8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2200      	movs	r2, #0
 8006d00:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2200      	movs	r2, #0
 8006d06:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d0e:	693b      	ldr	r3, [r7, #16]
 8006d10:	e853 3f00 	ldrex	r3, [r3]
 8006d14:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	f023 0310 	bic.w	r3, r3, #16
 8006d1c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	461a      	mov	r2, r3
 8006d26:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006d2a:	61fb      	str	r3, [r7, #28]
 8006d2c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d2e:	69b9      	ldr	r1, [r7, #24]
 8006d30:	69fa      	ldr	r2, [r7, #28]
 8006d32:	e841 2300 	strex	r3, r2, [r1]
 8006d36:	617b      	str	r3, [r7, #20]
   return(result);
 8006d38:	697b      	ldr	r3, [r7, #20]
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d1e4      	bne.n	8006d08 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2202      	movs	r2, #2
 8006d42:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006d44:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006d48:	4619      	mov	r1, r3
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f000 f85c 	bl	8006e08 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006d50:	e03f      	b.n	8006dd2 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006d52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d56:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d00e      	beq.n	8006d7c <HAL_UART_IRQHandler+0x5a8>
 8006d5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d008      	beq.n	8006d7c <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006d72:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006d74:	6878      	ldr	r0, [r7, #4]
 8006d76:	f000 fd66 	bl	8007846 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006d7a:	e02d      	b.n	8006dd8 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006d7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d00e      	beq.n	8006da6 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006d88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d008      	beq.n	8006da6 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d01c      	beq.n	8006dd6 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006da0:	6878      	ldr	r0, [r7, #4]
 8006da2:	4798      	blx	r3
    }
    return;
 8006da4:	e017      	b.n	8006dd6 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006da6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006daa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d012      	beq.n	8006dd8 <HAL_UART_IRQHandler+0x604>
 8006db2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006db6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d00c      	beq.n	8006dd8 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8006dbe:	6878      	ldr	r0, [r7, #4]
 8006dc0:	f000 fd17 	bl	80077f2 <UART_EndTransmit_IT>
    return;
 8006dc4:	e008      	b.n	8006dd8 <HAL_UART_IRQHandler+0x604>
      return;
 8006dc6:	bf00      	nop
 8006dc8:	e006      	b.n	8006dd8 <HAL_UART_IRQHandler+0x604>
    return;
 8006dca:	bf00      	nop
 8006dcc:	e004      	b.n	8006dd8 <HAL_UART_IRQHandler+0x604>
      return;
 8006dce:	bf00      	nop
 8006dd0:	e002      	b.n	8006dd8 <HAL_UART_IRQHandler+0x604>
      return;
 8006dd2:	bf00      	nop
 8006dd4:	e000      	b.n	8006dd8 <HAL_UART_IRQHandler+0x604>
    return;
 8006dd6:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006dd8:	37e8      	adds	r7, #232	@ 0xe8
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	bd80      	pop	{r7, pc}
 8006dde:	bf00      	nop

08006de0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006de0:	b480      	push	{r7}
 8006de2:	b083      	sub	sp, #12
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006de8:	bf00      	nop
 8006dea:	370c      	adds	r7, #12
 8006dec:	46bd      	mov	sp, r7
 8006dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df2:	4770      	bx	lr

08006df4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006df4:	b480      	push	{r7}
 8006df6:	b083      	sub	sp, #12
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006dfc:	bf00      	nop
 8006dfe:	370c      	adds	r7, #12
 8006e00:	46bd      	mov	sp, r7
 8006e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e06:	4770      	bx	lr

08006e08 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b083      	sub	sp, #12
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
 8006e10:	460b      	mov	r3, r1
 8006e12:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006e14:	bf00      	nop
 8006e16:	370c      	adds	r7, #12
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1e:	4770      	bx	lr

08006e20 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006e20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e24:	b08a      	sub	sp, #40	@ 0x28
 8006e26:	af00      	add	r7, sp, #0
 8006e28:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	689a      	ldr	r2, [r3, #8]
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	691b      	ldr	r3, [r3, #16]
 8006e38:	431a      	orrs	r2, r3
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	695b      	ldr	r3, [r3, #20]
 8006e3e:	431a      	orrs	r2, r3
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	69db      	ldr	r3, [r3, #28]
 8006e44:	4313      	orrs	r3, r2
 8006e46:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	681a      	ldr	r2, [r3, #0]
 8006e4e:	4ba4      	ldr	r3, [pc, #656]	@ (80070e0 <UART_SetConfig+0x2c0>)
 8006e50:	4013      	ands	r3, r2
 8006e52:	68fa      	ldr	r2, [r7, #12]
 8006e54:	6812      	ldr	r2, [r2, #0]
 8006e56:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006e58:	430b      	orrs	r3, r1
 8006e5a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	685b      	ldr	r3, [r3, #4]
 8006e62:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	68da      	ldr	r2, [r3, #12]
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	430a      	orrs	r2, r1
 8006e70:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	699b      	ldr	r3, [r3, #24]
 8006e76:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	4a99      	ldr	r2, [pc, #612]	@ (80070e4 <UART_SetConfig+0x2c4>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d004      	beq.n	8006e8c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	6a1b      	ldr	r3, [r3, #32]
 8006e86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e88:	4313      	orrs	r3, r2
 8006e8a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	689b      	ldr	r3, [r3, #8]
 8006e92:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e9c:	430a      	orrs	r2, r1
 8006e9e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	4a90      	ldr	r2, [pc, #576]	@ (80070e8 <UART_SetConfig+0x2c8>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d126      	bne.n	8006ef8 <UART_SetConfig+0xd8>
 8006eaa:	4b90      	ldr	r3, [pc, #576]	@ (80070ec <UART_SetConfig+0x2cc>)
 8006eac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006eb0:	f003 0303 	and.w	r3, r3, #3
 8006eb4:	2b03      	cmp	r3, #3
 8006eb6:	d81b      	bhi.n	8006ef0 <UART_SetConfig+0xd0>
 8006eb8:	a201      	add	r2, pc, #4	@ (adr r2, 8006ec0 <UART_SetConfig+0xa0>)
 8006eba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ebe:	bf00      	nop
 8006ec0:	08006ed1 	.word	0x08006ed1
 8006ec4:	08006ee1 	.word	0x08006ee1
 8006ec8:	08006ed9 	.word	0x08006ed9
 8006ecc:	08006ee9 	.word	0x08006ee9
 8006ed0:	2301      	movs	r3, #1
 8006ed2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ed6:	e116      	b.n	8007106 <UART_SetConfig+0x2e6>
 8006ed8:	2302      	movs	r3, #2
 8006eda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ede:	e112      	b.n	8007106 <UART_SetConfig+0x2e6>
 8006ee0:	2304      	movs	r3, #4
 8006ee2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ee6:	e10e      	b.n	8007106 <UART_SetConfig+0x2e6>
 8006ee8:	2308      	movs	r3, #8
 8006eea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006eee:	e10a      	b.n	8007106 <UART_SetConfig+0x2e6>
 8006ef0:	2310      	movs	r3, #16
 8006ef2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ef6:	e106      	b.n	8007106 <UART_SetConfig+0x2e6>
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	4a7c      	ldr	r2, [pc, #496]	@ (80070f0 <UART_SetConfig+0x2d0>)
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d138      	bne.n	8006f74 <UART_SetConfig+0x154>
 8006f02:	4b7a      	ldr	r3, [pc, #488]	@ (80070ec <UART_SetConfig+0x2cc>)
 8006f04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f08:	f003 030c 	and.w	r3, r3, #12
 8006f0c:	2b0c      	cmp	r3, #12
 8006f0e:	d82d      	bhi.n	8006f6c <UART_SetConfig+0x14c>
 8006f10:	a201      	add	r2, pc, #4	@ (adr r2, 8006f18 <UART_SetConfig+0xf8>)
 8006f12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f16:	bf00      	nop
 8006f18:	08006f4d 	.word	0x08006f4d
 8006f1c:	08006f6d 	.word	0x08006f6d
 8006f20:	08006f6d 	.word	0x08006f6d
 8006f24:	08006f6d 	.word	0x08006f6d
 8006f28:	08006f5d 	.word	0x08006f5d
 8006f2c:	08006f6d 	.word	0x08006f6d
 8006f30:	08006f6d 	.word	0x08006f6d
 8006f34:	08006f6d 	.word	0x08006f6d
 8006f38:	08006f55 	.word	0x08006f55
 8006f3c:	08006f6d 	.word	0x08006f6d
 8006f40:	08006f6d 	.word	0x08006f6d
 8006f44:	08006f6d 	.word	0x08006f6d
 8006f48:	08006f65 	.word	0x08006f65
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f52:	e0d8      	b.n	8007106 <UART_SetConfig+0x2e6>
 8006f54:	2302      	movs	r3, #2
 8006f56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f5a:	e0d4      	b.n	8007106 <UART_SetConfig+0x2e6>
 8006f5c:	2304      	movs	r3, #4
 8006f5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f62:	e0d0      	b.n	8007106 <UART_SetConfig+0x2e6>
 8006f64:	2308      	movs	r3, #8
 8006f66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f6a:	e0cc      	b.n	8007106 <UART_SetConfig+0x2e6>
 8006f6c:	2310      	movs	r3, #16
 8006f6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f72:	e0c8      	b.n	8007106 <UART_SetConfig+0x2e6>
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	4a5e      	ldr	r2, [pc, #376]	@ (80070f4 <UART_SetConfig+0x2d4>)
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d125      	bne.n	8006fca <UART_SetConfig+0x1aa>
 8006f7e:	4b5b      	ldr	r3, [pc, #364]	@ (80070ec <UART_SetConfig+0x2cc>)
 8006f80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f84:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006f88:	2b30      	cmp	r3, #48	@ 0x30
 8006f8a:	d016      	beq.n	8006fba <UART_SetConfig+0x19a>
 8006f8c:	2b30      	cmp	r3, #48	@ 0x30
 8006f8e:	d818      	bhi.n	8006fc2 <UART_SetConfig+0x1a2>
 8006f90:	2b20      	cmp	r3, #32
 8006f92:	d00a      	beq.n	8006faa <UART_SetConfig+0x18a>
 8006f94:	2b20      	cmp	r3, #32
 8006f96:	d814      	bhi.n	8006fc2 <UART_SetConfig+0x1a2>
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d002      	beq.n	8006fa2 <UART_SetConfig+0x182>
 8006f9c:	2b10      	cmp	r3, #16
 8006f9e:	d008      	beq.n	8006fb2 <UART_SetConfig+0x192>
 8006fa0:	e00f      	b.n	8006fc2 <UART_SetConfig+0x1a2>
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fa8:	e0ad      	b.n	8007106 <UART_SetConfig+0x2e6>
 8006faa:	2302      	movs	r3, #2
 8006fac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fb0:	e0a9      	b.n	8007106 <UART_SetConfig+0x2e6>
 8006fb2:	2304      	movs	r3, #4
 8006fb4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fb8:	e0a5      	b.n	8007106 <UART_SetConfig+0x2e6>
 8006fba:	2308      	movs	r3, #8
 8006fbc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fc0:	e0a1      	b.n	8007106 <UART_SetConfig+0x2e6>
 8006fc2:	2310      	movs	r3, #16
 8006fc4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fc8:	e09d      	b.n	8007106 <UART_SetConfig+0x2e6>
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	4a4a      	ldr	r2, [pc, #296]	@ (80070f8 <UART_SetConfig+0x2d8>)
 8006fd0:	4293      	cmp	r3, r2
 8006fd2:	d125      	bne.n	8007020 <UART_SetConfig+0x200>
 8006fd4:	4b45      	ldr	r3, [pc, #276]	@ (80070ec <UART_SetConfig+0x2cc>)
 8006fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fda:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006fde:	2bc0      	cmp	r3, #192	@ 0xc0
 8006fe0:	d016      	beq.n	8007010 <UART_SetConfig+0x1f0>
 8006fe2:	2bc0      	cmp	r3, #192	@ 0xc0
 8006fe4:	d818      	bhi.n	8007018 <UART_SetConfig+0x1f8>
 8006fe6:	2b80      	cmp	r3, #128	@ 0x80
 8006fe8:	d00a      	beq.n	8007000 <UART_SetConfig+0x1e0>
 8006fea:	2b80      	cmp	r3, #128	@ 0x80
 8006fec:	d814      	bhi.n	8007018 <UART_SetConfig+0x1f8>
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d002      	beq.n	8006ff8 <UART_SetConfig+0x1d8>
 8006ff2:	2b40      	cmp	r3, #64	@ 0x40
 8006ff4:	d008      	beq.n	8007008 <UART_SetConfig+0x1e8>
 8006ff6:	e00f      	b.n	8007018 <UART_SetConfig+0x1f8>
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ffe:	e082      	b.n	8007106 <UART_SetConfig+0x2e6>
 8007000:	2302      	movs	r3, #2
 8007002:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007006:	e07e      	b.n	8007106 <UART_SetConfig+0x2e6>
 8007008:	2304      	movs	r3, #4
 800700a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800700e:	e07a      	b.n	8007106 <UART_SetConfig+0x2e6>
 8007010:	2308      	movs	r3, #8
 8007012:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007016:	e076      	b.n	8007106 <UART_SetConfig+0x2e6>
 8007018:	2310      	movs	r3, #16
 800701a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800701e:	e072      	b.n	8007106 <UART_SetConfig+0x2e6>
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	4a35      	ldr	r2, [pc, #212]	@ (80070fc <UART_SetConfig+0x2dc>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d12a      	bne.n	8007080 <UART_SetConfig+0x260>
 800702a:	4b30      	ldr	r3, [pc, #192]	@ (80070ec <UART_SetConfig+0x2cc>)
 800702c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007030:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007034:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007038:	d01a      	beq.n	8007070 <UART_SetConfig+0x250>
 800703a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800703e:	d81b      	bhi.n	8007078 <UART_SetConfig+0x258>
 8007040:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007044:	d00c      	beq.n	8007060 <UART_SetConfig+0x240>
 8007046:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800704a:	d815      	bhi.n	8007078 <UART_SetConfig+0x258>
 800704c:	2b00      	cmp	r3, #0
 800704e:	d003      	beq.n	8007058 <UART_SetConfig+0x238>
 8007050:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007054:	d008      	beq.n	8007068 <UART_SetConfig+0x248>
 8007056:	e00f      	b.n	8007078 <UART_SetConfig+0x258>
 8007058:	2300      	movs	r3, #0
 800705a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800705e:	e052      	b.n	8007106 <UART_SetConfig+0x2e6>
 8007060:	2302      	movs	r3, #2
 8007062:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007066:	e04e      	b.n	8007106 <UART_SetConfig+0x2e6>
 8007068:	2304      	movs	r3, #4
 800706a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800706e:	e04a      	b.n	8007106 <UART_SetConfig+0x2e6>
 8007070:	2308      	movs	r3, #8
 8007072:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007076:	e046      	b.n	8007106 <UART_SetConfig+0x2e6>
 8007078:	2310      	movs	r3, #16
 800707a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800707e:	e042      	b.n	8007106 <UART_SetConfig+0x2e6>
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4a17      	ldr	r2, [pc, #92]	@ (80070e4 <UART_SetConfig+0x2c4>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d13a      	bne.n	8007100 <UART_SetConfig+0x2e0>
 800708a:	4b18      	ldr	r3, [pc, #96]	@ (80070ec <UART_SetConfig+0x2cc>)
 800708c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007090:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007094:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007098:	d01a      	beq.n	80070d0 <UART_SetConfig+0x2b0>
 800709a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800709e:	d81b      	bhi.n	80070d8 <UART_SetConfig+0x2b8>
 80070a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80070a4:	d00c      	beq.n	80070c0 <UART_SetConfig+0x2a0>
 80070a6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80070aa:	d815      	bhi.n	80070d8 <UART_SetConfig+0x2b8>
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d003      	beq.n	80070b8 <UART_SetConfig+0x298>
 80070b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070b4:	d008      	beq.n	80070c8 <UART_SetConfig+0x2a8>
 80070b6:	e00f      	b.n	80070d8 <UART_SetConfig+0x2b8>
 80070b8:	2300      	movs	r3, #0
 80070ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80070be:	e022      	b.n	8007106 <UART_SetConfig+0x2e6>
 80070c0:	2302      	movs	r3, #2
 80070c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80070c6:	e01e      	b.n	8007106 <UART_SetConfig+0x2e6>
 80070c8:	2304      	movs	r3, #4
 80070ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80070ce:	e01a      	b.n	8007106 <UART_SetConfig+0x2e6>
 80070d0:	2308      	movs	r3, #8
 80070d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80070d6:	e016      	b.n	8007106 <UART_SetConfig+0x2e6>
 80070d8:	2310      	movs	r3, #16
 80070da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80070de:	e012      	b.n	8007106 <UART_SetConfig+0x2e6>
 80070e0:	efff69f3 	.word	0xefff69f3
 80070e4:	40008000 	.word	0x40008000
 80070e8:	40013800 	.word	0x40013800
 80070ec:	40021000 	.word	0x40021000
 80070f0:	40004400 	.word	0x40004400
 80070f4:	40004800 	.word	0x40004800
 80070f8:	40004c00 	.word	0x40004c00
 80070fc:	40005000 	.word	0x40005000
 8007100:	2310      	movs	r3, #16
 8007102:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	4a9f      	ldr	r2, [pc, #636]	@ (8007388 <UART_SetConfig+0x568>)
 800710c:	4293      	cmp	r3, r2
 800710e:	d17a      	bne.n	8007206 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007110:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007114:	2b08      	cmp	r3, #8
 8007116:	d824      	bhi.n	8007162 <UART_SetConfig+0x342>
 8007118:	a201      	add	r2, pc, #4	@ (adr r2, 8007120 <UART_SetConfig+0x300>)
 800711a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800711e:	bf00      	nop
 8007120:	08007145 	.word	0x08007145
 8007124:	08007163 	.word	0x08007163
 8007128:	0800714d 	.word	0x0800714d
 800712c:	08007163 	.word	0x08007163
 8007130:	08007153 	.word	0x08007153
 8007134:	08007163 	.word	0x08007163
 8007138:	08007163 	.word	0x08007163
 800713c:	08007163 	.word	0x08007163
 8007140:	0800715b 	.word	0x0800715b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007144:	f7fe faaa 	bl	800569c <HAL_RCC_GetPCLK1Freq>
 8007148:	61f8      	str	r0, [r7, #28]
        break;
 800714a:	e010      	b.n	800716e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800714c:	4b8f      	ldr	r3, [pc, #572]	@ (800738c <UART_SetConfig+0x56c>)
 800714e:	61fb      	str	r3, [r7, #28]
        break;
 8007150:	e00d      	b.n	800716e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007152:	f7fe fa0b 	bl	800556c <HAL_RCC_GetSysClockFreq>
 8007156:	61f8      	str	r0, [r7, #28]
        break;
 8007158:	e009      	b.n	800716e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800715a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800715e:	61fb      	str	r3, [r7, #28]
        break;
 8007160:	e005      	b.n	800716e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8007162:	2300      	movs	r3, #0
 8007164:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007166:	2301      	movs	r3, #1
 8007168:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800716c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800716e:	69fb      	ldr	r3, [r7, #28]
 8007170:	2b00      	cmp	r3, #0
 8007172:	f000 80fb 	beq.w	800736c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	685a      	ldr	r2, [r3, #4]
 800717a:	4613      	mov	r3, r2
 800717c:	005b      	lsls	r3, r3, #1
 800717e:	4413      	add	r3, r2
 8007180:	69fa      	ldr	r2, [r7, #28]
 8007182:	429a      	cmp	r2, r3
 8007184:	d305      	bcc.n	8007192 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	685b      	ldr	r3, [r3, #4]
 800718a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800718c:	69fa      	ldr	r2, [r7, #28]
 800718e:	429a      	cmp	r2, r3
 8007190:	d903      	bls.n	800719a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007192:	2301      	movs	r3, #1
 8007194:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007198:	e0e8      	b.n	800736c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800719a:	69fb      	ldr	r3, [r7, #28]
 800719c:	2200      	movs	r2, #0
 800719e:	461c      	mov	r4, r3
 80071a0:	4615      	mov	r5, r2
 80071a2:	f04f 0200 	mov.w	r2, #0
 80071a6:	f04f 0300 	mov.w	r3, #0
 80071aa:	022b      	lsls	r3, r5, #8
 80071ac:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80071b0:	0222      	lsls	r2, r4, #8
 80071b2:	68f9      	ldr	r1, [r7, #12]
 80071b4:	6849      	ldr	r1, [r1, #4]
 80071b6:	0849      	lsrs	r1, r1, #1
 80071b8:	2000      	movs	r0, #0
 80071ba:	4688      	mov	r8, r1
 80071bc:	4681      	mov	r9, r0
 80071be:	eb12 0a08 	adds.w	sl, r2, r8
 80071c2:	eb43 0b09 	adc.w	fp, r3, r9
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	685b      	ldr	r3, [r3, #4]
 80071ca:	2200      	movs	r2, #0
 80071cc:	603b      	str	r3, [r7, #0]
 80071ce:	607a      	str	r2, [r7, #4]
 80071d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80071d4:	4650      	mov	r0, sl
 80071d6:	4659      	mov	r1, fp
 80071d8:	f7f9 f80a 	bl	80001f0 <__aeabi_uldivmod>
 80071dc:	4602      	mov	r2, r0
 80071de:	460b      	mov	r3, r1
 80071e0:	4613      	mov	r3, r2
 80071e2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80071e4:	69bb      	ldr	r3, [r7, #24]
 80071e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80071ea:	d308      	bcc.n	80071fe <UART_SetConfig+0x3de>
 80071ec:	69bb      	ldr	r3, [r7, #24]
 80071ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80071f2:	d204      	bcs.n	80071fe <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	69ba      	ldr	r2, [r7, #24]
 80071fa:	60da      	str	r2, [r3, #12]
 80071fc:	e0b6      	b.n	800736c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80071fe:	2301      	movs	r3, #1
 8007200:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007204:	e0b2      	b.n	800736c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	69db      	ldr	r3, [r3, #28]
 800720a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800720e:	d15e      	bne.n	80072ce <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007210:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007214:	2b08      	cmp	r3, #8
 8007216:	d828      	bhi.n	800726a <UART_SetConfig+0x44a>
 8007218:	a201      	add	r2, pc, #4	@ (adr r2, 8007220 <UART_SetConfig+0x400>)
 800721a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800721e:	bf00      	nop
 8007220:	08007245 	.word	0x08007245
 8007224:	0800724d 	.word	0x0800724d
 8007228:	08007255 	.word	0x08007255
 800722c:	0800726b 	.word	0x0800726b
 8007230:	0800725b 	.word	0x0800725b
 8007234:	0800726b 	.word	0x0800726b
 8007238:	0800726b 	.word	0x0800726b
 800723c:	0800726b 	.word	0x0800726b
 8007240:	08007263 	.word	0x08007263
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007244:	f7fe fa2a 	bl	800569c <HAL_RCC_GetPCLK1Freq>
 8007248:	61f8      	str	r0, [r7, #28]
        break;
 800724a:	e014      	b.n	8007276 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800724c:	f7fe fa3c 	bl	80056c8 <HAL_RCC_GetPCLK2Freq>
 8007250:	61f8      	str	r0, [r7, #28]
        break;
 8007252:	e010      	b.n	8007276 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007254:	4b4d      	ldr	r3, [pc, #308]	@ (800738c <UART_SetConfig+0x56c>)
 8007256:	61fb      	str	r3, [r7, #28]
        break;
 8007258:	e00d      	b.n	8007276 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800725a:	f7fe f987 	bl	800556c <HAL_RCC_GetSysClockFreq>
 800725e:	61f8      	str	r0, [r7, #28]
        break;
 8007260:	e009      	b.n	8007276 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007262:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007266:	61fb      	str	r3, [r7, #28]
        break;
 8007268:	e005      	b.n	8007276 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800726a:	2300      	movs	r3, #0
 800726c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800726e:	2301      	movs	r3, #1
 8007270:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007274:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007276:	69fb      	ldr	r3, [r7, #28]
 8007278:	2b00      	cmp	r3, #0
 800727a:	d077      	beq.n	800736c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800727c:	69fb      	ldr	r3, [r7, #28]
 800727e:	005a      	lsls	r2, r3, #1
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	685b      	ldr	r3, [r3, #4]
 8007284:	085b      	lsrs	r3, r3, #1
 8007286:	441a      	add	r2, r3
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	685b      	ldr	r3, [r3, #4]
 800728c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007290:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007292:	69bb      	ldr	r3, [r7, #24]
 8007294:	2b0f      	cmp	r3, #15
 8007296:	d916      	bls.n	80072c6 <UART_SetConfig+0x4a6>
 8007298:	69bb      	ldr	r3, [r7, #24]
 800729a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800729e:	d212      	bcs.n	80072c6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80072a0:	69bb      	ldr	r3, [r7, #24]
 80072a2:	b29b      	uxth	r3, r3
 80072a4:	f023 030f 	bic.w	r3, r3, #15
 80072a8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80072aa:	69bb      	ldr	r3, [r7, #24]
 80072ac:	085b      	lsrs	r3, r3, #1
 80072ae:	b29b      	uxth	r3, r3
 80072b0:	f003 0307 	and.w	r3, r3, #7
 80072b4:	b29a      	uxth	r2, r3
 80072b6:	8afb      	ldrh	r3, [r7, #22]
 80072b8:	4313      	orrs	r3, r2
 80072ba:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	8afa      	ldrh	r2, [r7, #22]
 80072c2:	60da      	str	r2, [r3, #12]
 80072c4:	e052      	b.n	800736c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80072c6:	2301      	movs	r3, #1
 80072c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80072cc:	e04e      	b.n	800736c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80072ce:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80072d2:	2b08      	cmp	r3, #8
 80072d4:	d827      	bhi.n	8007326 <UART_SetConfig+0x506>
 80072d6:	a201      	add	r2, pc, #4	@ (adr r2, 80072dc <UART_SetConfig+0x4bc>)
 80072d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072dc:	08007301 	.word	0x08007301
 80072e0:	08007309 	.word	0x08007309
 80072e4:	08007311 	.word	0x08007311
 80072e8:	08007327 	.word	0x08007327
 80072ec:	08007317 	.word	0x08007317
 80072f0:	08007327 	.word	0x08007327
 80072f4:	08007327 	.word	0x08007327
 80072f8:	08007327 	.word	0x08007327
 80072fc:	0800731f 	.word	0x0800731f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007300:	f7fe f9cc 	bl	800569c <HAL_RCC_GetPCLK1Freq>
 8007304:	61f8      	str	r0, [r7, #28]
        break;
 8007306:	e014      	b.n	8007332 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007308:	f7fe f9de 	bl	80056c8 <HAL_RCC_GetPCLK2Freq>
 800730c:	61f8      	str	r0, [r7, #28]
        break;
 800730e:	e010      	b.n	8007332 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007310:	4b1e      	ldr	r3, [pc, #120]	@ (800738c <UART_SetConfig+0x56c>)
 8007312:	61fb      	str	r3, [r7, #28]
        break;
 8007314:	e00d      	b.n	8007332 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007316:	f7fe f929 	bl	800556c <HAL_RCC_GetSysClockFreq>
 800731a:	61f8      	str	r0, [r7, #28]
        break;
 800731c:	e009      	b.n	8007332 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800731e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007322:	61fb      	str	r3, [r7, #28]
        break;
 8007324:	e005      	b.n	8007332 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007326:	2300      	movs	r3, #0
 8007328:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800732a:	2301      	movs	r3, #1
 800732c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007330:	bf00      	nop
    }

    if (pclk != 0U)
 8007332:	69fb      	ldr	r3, [r7, #28]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d019      	beq.n	800736c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	685b      	ldr	r3, [r3, #4]
 800733c:	085a      	lsrs	r2, r3, #1
 800733e:	69fb      	ldr	r3, [r7, #28]
 8007340:	441a      	add	r2, r3
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	fbb2 f3f3 	udiv	r3, r2, r3
 800734a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800734c:	69bb      	ldr	r3, [r7, #24]
 800734e:	2b0f      	cmp	r3, #15
 8007350:	d909      	bls.n	8007366 <UART_SetConfig+0x546>
 8007352:	69bb      	ldr	r3, [r7, #24]
 8007354:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007358:	d205      	bcs.n	8007366 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800735a:	69bb      	ldr	r3, [r7, #24]
 800735c:	b29a      	uxth	r2, r3
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	60da      	str	r2, [r3, #12]
 8007364:	e002      	b.n	800736c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007366:	2301      	movs	r3, #1
 8007368:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	2200      	movs	r2, #0
 8007370:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	2200      	movs	r2, #0
 8007376:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007378:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800737c:	4618      	mov	r0, r3
 800737e:	3728      	adds	r7, #40	@ 0x28
 8007380:	46bd      	mov	sp, r7
 8007382:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007386:	bf00      	nop
 8007388:	40008000 	.word	0x40008000
 800738c:	00f42400 	.word	0x00f42400

08007390 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007390:	b480      	push	{r7}
 8007392:	b083      	sub	sp, #12
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800739c:	f003 0308 	and.w	r3, r3, #8
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d00a      	beq.n	80073ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	685b      	ldr	r3, [r3, #4]
 80073aa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	430a      	orrs	r2, r1
 80073b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073be:	f003 0301 	and.w	r3, r3, #1
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d00a      	beq.n	80073dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	685b      	ldr	r3, [r3, #4]
 80073cc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	430a      	orrs	r2, r1
 80073da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073e0:	f003 0302 	and.w	r3, r3, #2
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d00a      	beq.n	80073fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	685b      	ldr	r3, [r3, #4]
 80073ee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	430a      	orrs	r2, r1
 80073fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007402:	f003 0304 	and.w	r3, r3, #4
 8007406:	2b00      	cmp	r3, #0
 8007408:	d00a      	beq.n	8007420 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	685b      	ldr	r3, [r3, #4]
 8007410:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	430a      	orrs	r2, r1
 800741e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007424:	f003 0310 	and.w	r3, r3, #16
 8007428:	2b00      	cmp	r3, #0
 800742a:	d00a      	beq.n	8007442 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	689b      	ldr	r3, [r3, #8]
 8007432:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	430a      	orrs	r2, r1
 8007440:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007446:	f003 0320 	and.w	r3, r3, #32
 800744a:	2b00      	cmp	r3, #0
 800744c:	d00a      	beq.n	8007464 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	689b      	ldr	r3, [r3, #8]
 8007454:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	430a      	orrs	r2, r1
 8007462:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007468:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800746c:	2b00      	cmp	r3, #0
 800746e:	d01a      	beq.n	80074a6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	685b      	ldr	r3, [r3, #4]
 8007476:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	430a      	orrs	r2, r1
 8007484:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800748a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800748e:	d10a      	bne.n	80074a6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	685b      	ldr	r3, [r3, #4]
 8007496:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	430a      	orrs	r2, r1
 80074a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d00a      	beq.n	80074c8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	685b      	ldr	r3, [r3, #4]
 80074b8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	430a      	orrs	r2, r1
 80074c6:	605a      	str	r2, [r3, #4]
  }
}
 80074c8:	bf00      	nop
 80074ca:	370c      	adds	r7, #12
 80074cc:	46bd      	mov	sp, r7
 80074ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d2:	4770      	bx	lr

080074d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b098      	sub	sp, #96	@ 0x60
 80074d8:	af02      	add	r7, sp, #8
 80074da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2200      	movs	r2, #0
 80074e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80074e4:	f7fa f97c 	bl	80017e0 <HAL_GetTick>
 80074e8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f003 0308 	and.w	r3, r3, #8
 80074f4:	2b08      	cmp	r3, #8
 80074f6:	d12e      	bne.n	8007556 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80074f8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80074fc:	9300      	str	r3, [sp, #0]
 80074fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007500:	2200      	movs	r2, #0
 8007502:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007506:	6878      	ldr	r0, [r7, #4]
 8007508:	f000 f88c 	bl	8007624 <UART_WaitOnFlagUntilTimeout>
 800750c:	4603      	mov	r3, r0
 800750e:	2b00      	cmp	r3, #0
 8007510:	d021      	beq.n	8007556 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800751a:	e853 3f00 	ldrex	r3, [r3]
 800751e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007520:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007522:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007526:	653b      	str	r3, [r7, #80]	@ 0x50
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	461a      	mov	r2, r3
 800752e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007530:	647b      	str	r3, [r7, #68]	@ 0x44
 8007532:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007534:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007536:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007538:	e841 2300 	strex	r3, r2, [r1]
 800753c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800753e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007540:	2b00      	cmp	r3, #0
 8007542:	d1e6      	bne.n	8007512 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2220      	movs	r2, #32
 8007548:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2200      	movs	r2, #0
 800754e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007552:	2303      	movs	r3, #3
 8007554:	e062      	b.n	800761c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f003 0304 	and.w	r3, r3, #4
 8007560:	2b04      	cmp	r3, #4
 8007562:	d149      	bne.n	80075f8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007564:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007568:	9300      	str	r3, [sp, #0]
 800756a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800756c:	2200      	movs	r2, #0
 800756e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007572:	6878      	ldr	r0, [r7, #4]
 8007574:	f000 f856 	bl	8007624 <UART_WaitOnFlagUntilTimeout>
 8007578:	4603      	mov	r3, r0
 800757a:	2b00      	cmp	r3, #0
 800757c:	d03c      	beq.n	80075f8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007586:	e853 3f00 	ldrex	r3, [r3]
 800758a:	623b      	str	r3, [r7, #32]
   return(result);
 800758c:	6a3b      	ldr	r3, [r7, #32]
 800758e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007592:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	461a      	mov	r2, r3
 800759a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800759c:	633b      	str	r3, [r7, #48]	@ 0x30
 800759e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075a0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80075a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075a4:	e841 2300 	strex	r3, r2, [r1]
 80075a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80075aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d1e6      	bne.n	800757e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	3308      	adds	r3, #8
 80075b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075b8:	693b      	ldr	r3, [r7, #16]
 80075ba:	e853 3f00 	ldrex	r3, [r3]
 80075be:	60fb      	str	r3, [r7, #12]
   return(result);
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	f023 0301 	bic.w	r3, r3, #1
 80075c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	3308      	adds	r3, #8
 80075ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80075d0:	61fa      	str	r2, [r7, #28]
 80075d2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075d4:	69b9      	ldr	r1, [r7, #24]
 80075d6:	69fa      	ldr	r2, [r7, #28]
 80075d8:	e841 2300 	strex	r3, r2, [r1]
 80075dc:	617b      	str	r3, [r7, #20]
   return(result);
 80075de:	697b      	ldr	r3, [r7, #20]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d1e5      	bne.n	80075b0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2220      	movs	r2, #32
 80075e8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2200      	movs	r2, #0
 80075f0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80075f4:	2303      	movs	r3, #3
 80075f6:	e011      	b.n	800761c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2220      	movs	r2, #32
 80075fc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	2220      	movs	r2, #32
 8007602:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2200      	movs	r2, #0
 800760a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2200      	movs	r2, #0
 8007610:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	2200      	movs	r2, #0
 8007616:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800761a:	2300      	movs	r3, #0
}
 800761c:	4618      	mov	r0, r3
 800761e:	3758      	adds	r7, #88	@ 0x58
 8007620:	46bd      	mov	sp, r7
 8007622:	bd80      	pop	{r7, pc}

08007624 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007624:	b580      	push	{r7, lr}
 8007626:	b084      	sub	sp, #16
 8007628:	af00      	add	r7, sp, #0
 800762a:	60f8      	str	r0, [r7, #12]
 800762c:	60b9      	str	r1, [r7, #8]
 800762e:	603b      	str	r3, [r7, #0]
 8007630:	4613      	mov	r3, r2
 8007632:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007634:	e04f      	b.n	80076d6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007636:	69bb      	ldr	r3, [r7, #24]
 8007638:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800763c:	d04b      	beq.n	80076d6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800763e:	f7fa f8cf 	bl	80017e0 <HAL_GetTick>
 8007642:	4602      	mov	r2, r0
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	1ad3      	subs	r3, r2, r3
 8007648:	69ba      	ldr	r2, [r7, #24]
 800764a:	429a      	cmp	r2, r3
 800764c:	d302      	bcc.n	8007654 <UART_WaitOnFlagUntilTimeout+0x30>
 800764e:	69bb      	ldr	r3, [r7, #24]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d101      	bne.n	8007658 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007654:	2303      	movs	r3, #3
 8007656:	e04e      	b.n	80076f6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f003 0304 	and.w	r3, r3, #4
 8007662:	2b00      	cmp	r3, #0
 8007664:	d037      	beq.n	80076d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	2b80      	cmp	r3, #128	@ 0x80
 800766a:	d034      	beq.n	80076d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	2b40      	cmp	r3, #64	@ 0x40
 8007670:	d031      	beq.n	80076d6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	69db      	ldr	r3, [r3, #28]
 8007678:	f003 0308 	and.w	r3, r3, #8
 800767c:	2b08      	cmp	r3, #8
 800767e:	d110      	bne.n	80076a2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	2208      	movs	r2, #8
 8007686:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007688:	68f8      	ldr	r0, [r7, #12]
 800768a:	f000 f838 	bl	80076fe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	2208      	movs	r2, #8
 8007692:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	2200      	movs	r2, #0
 800769a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800769e:	2301      	movs	r3, #1
 80076a0:	e029      	b.n	80076f6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	69db      	ldr	r3, [r3, #28]
 80076a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80076ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80076b0:	d111      	bne.n	80076d6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80076ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80076bc:	68f8      	ldr	r0, [r7, #12]
 80076be:	f000 f81e 	bl	80076fe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	2220      	movs	r2, #32
 80076c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	2200      	movs	r2, #0
 80076ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80076d2:	2303      	movs	r3, #3
 80076d4:	e00f      	b.n	80076f6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	69da      	ldr	r2, [r3, #28]
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	4013      	ands	r3, r2
 80076e0:	68ba      	ldr	r2, [r7, #8]
 80076e2:	429a      	cmp	r2, r3
 80076e4:	bf0c      	ite	eq
 80076e6:	2301      	moveq	r3, #1
 80076e8:	2300      	movne	r3, #0
 80076ea:	b2db      	uxtb	r3, r3
 80076ec:	461a      	mov	r2, r3
 80076ee:	79fb      	ldrb	r3, [r7, #7]
 80076f0:	429a      	cmp	r2, r3
 80076f2:	d0a0      	beq.n	8007636 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80076f4:	2300      	movs	r3, #0
}
 80076f6:	4618      	mov	r0, r3
 80076f8:	3710      	adds	r7, #16
 80076fa:	46bd      	mov	sp, r7
 80076fc:	bd80      	pop	{r7, pc}

080076fe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80076fe:	b480      	push	{r7}
 8007700:	b095      	sub	sp, #84	@ 0x54
 8007702:	af00      	add	r7, sp, #0
 8007704:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800770c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800770e:	e853 3f00 	ldrex	r3, [r3]
 8007712:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007716:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800771a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	461a      	mov	r2, r3
 8007722:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007724:	643b      	str	r3, [r7, #64]	@ 0x40
 8007726:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007728:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800772a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800772c:	e841 2300 	strex	r3, r2, [r1]
 8007730:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007734:	2b00      	cmp	r3, #0
 8007736:	d1e6      	bne.n	8007706 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	3308      	adds	r3, #8
 800773e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007740:	6a3b      	ldr	r3, [r7, #32]
 8007742:	e853 3f00 	ldrex	r3, [r3]
 8007746:	61fb      	str	r3, [r7, #28]
   return(result);
 8007748:	69fb      	ldr	r3, [r7, #28]
 800774a:	f023 0301 	bic.w	r3, r3, #1
 800774e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	3308      	adds	r3, #8
 8007756:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007758:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800775a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800775c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800775e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007760:	e841 2300 	strex	r3, r2, [r1]
 8007764:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007768:	2b00      	cmp	r3, #0
 800776a:	d1e5      	bne.n	8007738 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007770:	2b01      	cmp	r3, #1
 8007772:	d118      	bne.n	80077a6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	e853 3f00 	ldrex	r3, [r3]
 8007780:	60bb      	str	r3, [r7, #8]
   return(result);
 8007782:	68bb      	ldr	r3, [r7, #8]
 8007784:	f023 0310 	bic.w	r3, r3, #16
 8007788:	647b      	str	r3, [r7, #68]	@ 0x44
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	461a      	mov	r2, r3
 8007790:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007792:	61bb      	str	r3, [r7, #24]
 8007794:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007796:	6979      	ldr	r1, [r7, #20]
 8007798:	69ba      	ldr	r2, [r7, #24]
 800779a:	e841 2300 	strex	r3, r2, [r1]
 800779e:	613b      	str	r3, [r7, #16]
   return(result);
 80077a0:	693b      	ldr	r3, [r7, #16]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d1e6      	bne.n	8007774 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2220      	movs	r2, #32
 80077aa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	2200      	movs	r2, #0
 80077b2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2200      	movs	r2, #0
 80077b8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80077ba:	bf00      	nop
 80077bc:	3754      	adds	r7, #84	@ 0x54
 80077be:	46bd      	mov	sp, r7
 80077c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c4:	4770      	bx	lr

080077c6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80077c6:	b580      	push	{r7, lr}
 80077c8:	b084      	sub	sp, #16
 80077ca:	af00      	add	r7, sp, #0
 80077cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077d2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	2200      	movs	r2, #0
 80077d8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	2200      	movs	r2, #0
 80077e0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80077e4:	68f8      	ldr	r0, [r7, #12]
 80077e6:	f7ff fb05 	bl	8006df4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80077ea:	bf00      	nop
 80077ec:	3710      	adds	r7, #16
 80077ee:	46bd      	mov	sp, r7
 80077f0:	bd80      	pop	{r7, pc}

080077f2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80077f2:	b580      	push	{r7, lr}
 80077f4:	b088      	sub	sp, #32
 80077f6:	af00      	add	r7, sp, #0
 80077f8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	e853 3f00 	ldrex	r3, [r3]
 8007806:	60bb      	str	r3, [r7, #8]
   return(result);
 8007808:	68bb      	ldr	r3, [r7, #8]
 800780a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800780e:	61fb      	str	r3, [r7, #28]
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	461a      	mov	r2, r3
 8007816:	69fb      	ldr	r3, [r7, #28]
 8007818:	61bb      	str	r3, [r7, #24]
 800781a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800781c:	6979      	ldr	r1, [r7, #20]
 800781e:	69ba      	ldr	r2, [r7, #24]
 8007820:	e841 2300 	strex	r3, r2, [r1]
 8007824:	613b      	str	r3, [r7, #16]
   return(result);
 8007826:	693b      	ldr	r3, [r7, #16]
 8007828:	2b00      	cmp	r3, #0
 800782a:	d1e6      	bne.n	80077fa <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2220      	movs	r2, #32
 8007830:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	2200      	movs	r2, #0
 8007836:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007838:	6878      	ldr	r0, [r7, #4]
 800783a:	f7ff fad1 	bl	8006de0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800783e:	bf00      	nop
 8007840:	3720      	adds	r7, #32
 8007842:	46bd      	mov	sp, r7
 8007844:	bd80      	pop	{r7, pc}

08007846 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007846:	b480      	push	{r7}
 8007848:	b083      	sub	sp, #12
 800784a:	af00      	add	r7, sp, #0
 800784c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800784e:	bf00      	nop
 8007850:	370c      	adds	r7, #12
 8007852:	46bd      	mov	sp, r7
 8007854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007858:	4770      	bx	lr
	...

0800785c <__NVIC_SetPriority>:
{
 800785c:	b480      	push	{r7}
 800785e:	b083      	sub	sp, #12
 8007860:	af00      	add	r7, sp, #0
 8007862:	4603      	mov	r3, r0
 8007864:	6039      	str	r1, [r7, #0]
 8007866:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007868:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800786c:	2b00      	cmp	r3, #0
 800786e:	db0a      	blt.n	8007886 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	b2da      	uxtb	r2, r3
 8007874:	490c      	ldr	r1, [pc, #48]	@ (80078a8 <__NVIC_SetPriority+0x4c>)
 8007876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800787a:	0112      	lsls	r2, r2, #4
 800787c:	b2d2      	uxtb	r2, r2
 800787e:	440b      	add	r3, r1
 8007880:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007884:	e00a      	b.n	800789c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	b2da      	uxtb	r2, r3
 800788a:	4908      	ldr	r1, [pc, #32]	@ (80078ac <__NVIC_SetPriority+0x50>)
 800788c:	79fb      	ldrb	r3, [r7, #7]
 800788e:	f003 030f 	and.w	r3, r3, #15
 8007892:	3b04      	subs	r3, #4
 8007894:	0112      	lsls	r2, r2, #4
 8007896:	b2d2      	uxtb	r2, r2
 8007898:	440b      	add	r3, r1
 800789a:	761a      	strb	r2, [r3, #24]
}
 800789c:	bf00      	nop
 800789e:	370c      	adds	r7, #12
 80078a0:	46bd      	mov	sp, r7
 80078a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a6:	4770      	bx	lr
 80078a8:	e000e100 	.word	0xe000e100
 80078ac:	e000ed00 	.word	0xe000ed00

080078b0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80078b0:	b580      	push	{r7, lr}
 80078b2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80078b4:	4b05      	ldr	r3, [pc, #20]	@ (80078cc <SysTick_Handler+0x1c>)
 80078b6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80078b8:	f001 fec6 	bl	8009648 <xTaskGetSchedulerState>
 80078bc:	4603      	mov	r3, r0
 80078be:	2b01      	cmp	r3, #1
 80078c0:	d001      	beq.n	80078c6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80078c2:	f002 fcc1 	bl	800a248 <xPortSysTickHandler>
  }
}
 80078c6:	bf00      	nop
 80078c8:	bd80      	pop	{r7, pc}
 80078ca:	bf00      	nop
 80078cc:	e000e010 	.word	0xe000e010

080078d0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80078d0:	b580      	push	{r7, lr}
 80078d2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80078d4:	2100      	movs	r1, #0
 80078d6:	f06f 0004 	mvn.w	r0, #4
 80078da:	f7ff ffbf 	bl	800785c <__NVIC_SetPriority>
#endif
}
 80078de:	bf00      	nop
 80078e0:	bd80      	pop	{r7, pc}
	...

080078e4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80078e4:	b480      	push	{r7}
 80078e6:	b083      	sub	sp, #12
 80078e8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80078ea:	f3ef 8305 	mrs	r3, IPSR
 80078ee:	603b      	str	r3, [r7, #0]
  return(result);
 80078f0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d003      	beq.n	80078fe <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80078f6:	f06f 0305 	mvn.w	r3, #5
 80078fa:	607b      	str	r3, [r7, #4]
 80078fc:	e00c      	b.n	8007918 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80078fe:	4b0a      	ldr	r3, [pc, #40]	@ (8007928 <osKernelInitialize+0x44>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d105      	bne.n	8007912 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007906:	4b08      	ldr	r3, [pc, #32]	@ (8007928 <osKernelInitialize+0x44>)
 8007908:	2201      	movs	r2, #1
 800790a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800790c:	2300      	movs	r3, #0
 800790e:	607b      	str	r3, [r7, #4]
 8007910:	e002      	b.n	8007918 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007912:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007916:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007918:	687b      	ldr	r3, [r7, #4]
}
 800791a:	4618      	mov	r0, r3
 800791c:	370c      	adds	r7, #12
 800791e:	46bd      	mov	sp, r7
 8007920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007924:	4770      	bx	lr
 8007926:	bf00      	nop
 8007928:	200002f4 	.word	0x200002f4

0800792c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800792c:	b580      	push	{r7, lr}
 800792e:	b082      	sub	sp, #8
 8007930:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007932:	f3ef 8305 	mrs	r3, IPSR
 8007936:	603b      	str	r3, [r7, #0]
  return(result);
 8007938:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800793a:	2b00      	cmp	r3, #0
 800793c:	d003      	beq.n	8007946 <osKernelStart+0x1a>
    stat = osErrorISR;
 800793e:	f06f 0305 	mvn.w	r3, #5
 8007942:	607b      	str	r3, [r7, #4]
 8007944:	e010      	b.n	8007968 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007946:	4b0b      	ldr	r3, [pc, #44]	@ (8007974 <osKernelStart+0x48>)
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	2b01      	cmp	r3, #1
 800794c:	d109      	bne.n	8007962 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800794e:	f7ff ffbf 	bl	80078d0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007952:	4b08      	ldr	r3, [pc, #32]	@ (8007974 <osKernelStart+0x48>)
 8007954:	2202      	movs	r2, #2
 8007956:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007958:	f001 fa12 	bl	8008d80 <vTaskStartScheduler>
      stat = osOK;
 800795c:	2300      	movs	r3, #0
 800795e:	607b      	str	r3, [r7, #4]
 8007960:	e002      	b.n	8007968 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007962:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007966:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007968:	687b      	ldr	r3, [r7, #4]
}
 800796a:	4618      	mov	r0, r3
 800796c:	3708      	adds	r7, #8
 800796e:	46bd      	mov	sp, r7
 8007970:	bd80      	pop	{r7, pc}
 8007972:	bf00      	nop
 8007974:	200002f4 	.word	0x200002f4

08007978 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007978:	b580      	push	{r7, lr}
 800797a:	b08e      	sub	sp, #56	@ 0x38
 800797c:	af04      	add	r7, sp, #16
 800797e:	60f8      	str	r0, [r7, #12]
 8007980:	60b9      	str	r1, [r7, #8]
 8007982:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007984:	2300      	movs	r3, #0
 8007986:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007988:	f3ef 8305 	mrs	r3, IPSR
 800798c:	617b      	str	r3, [r7, #20]
  return(result);
 800798e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007990:	2b00      	cmp	r3, #0
 8007992:	d17e      	bne.n	8007a92 <osThreadNew+0x11a>
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	2b00      	cmp	r3, #0
 8007998:	d07b      	beq.n	8007a92 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800799a:	2380      	movs	r3, #128	@ 0x80
 800799c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800799e:	2318      	movs	r3, #24
 80079a0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80079a2:	2300      	movs	r3, #0
 80079a4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80079a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80079aa:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d045      	beq.n	8007a3e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d002      	beq.n	80079c0 <osThreadNew+0x48>
        name = attr->name;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	699b      	ldr	r3, [r3, #24]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d002      	beq.n	80079ce <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	699b      	ldr	r3, [r3, #24]
 80079cc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80079ce:	69fb      	ldr	r3, [r7, #28]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d008      	beq.n	80079e6 <osThreadNew+0x6e>
 80079d4:	69fb      	ldr	r3, [r7, #28]
 80079d6:	2b38      	cmp	r3, #56	@ 0x38
 80079d8:	d805      	bhi.n	80079e6 <osThreadNew+0x6e>
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	685b      	ldr	r3, [r3, #4]
 80079de:	f003 0301 	and.w	r3, r3, #1
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d001      	beq.n	80079ea <osThreadNew+0x72>
        return (NULL);
 80079e6:	2300      	movs	r3, #0
 80079e8:	e054      	b.n	8007a94 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	695b      	ldr	r3, [r3, #20]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d003      	beq.n	80079fa <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	695b      	ldr	r3, [r3, #20]
 80079f6:	089b      	lsrs	r3, r3, #2
 80079f8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	689b      	ldr	r3, [r3, #8]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d00e      	beq.n	8007a20 <osThreadNew+0xa8>
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	68db      	ldr	r3, [r3, #12]
 8007a06:	2ba7      	cmp	r3, #167	@ 0xa7
 8007a08:	d90a      	bls.n	8007a20 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d006      	beq.n	8007a20 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	695b      	ldr	r3, [r3, #20]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d002      	beq.n	8007a20 <osThreadNew+0xa8>
        mem = 1;
 8007a1a:	2301      	movs	r3, #1
 8007a1c:	61bb      	str	r3, [r7, #24]
 8007a1e:	e010      	b.n	8007a42 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	689b      	ldr	r3, [r3, #8]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d10c      	bne.n	8007a42 <osThreadNew+0xca>
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	68db      	ldr	r3, [r3, #12]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d108      	bne.n	8007a42 <osThreadNew+0xca>
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	691b      	ldr	r3, [r3, #16]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d104      	bne.n	8007a42 <osThreadNew+0xca>
          mem = 0;
 8007a38:	2300      	movs	r3, #0
 8007a3a:	61bb      	str	r3, [r7, #24]
 8007a3c:	e001      	b.n	8007a42 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007a3e:	2300      	movs	r3, #0
 8007a40:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007a42:	69bb      	ldr	r3, [r7, #24]
 8007a44:	2b01      	cmp	r3, #1
 8007a46:	d110      	bne.n	8007a6a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007a4c:	687a      	ldr	r2, [r7, #4]
 8007a4e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007a50:	9202      	str	r2, [sp, #8]
 8007a52:	9301      	str	r3, [sp, #4]
 8007a54:	69fb      	ldr	r3, [r7, #28]
 8007a56:	9300      	str	r3, [sp, #0]
 8007a58:	68bb      	ldr	r3, [r7, #8]
 8007a5a:	6a3a      	ldr	r2, [r7, #32]
 8007a5c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007a5e:	68f8      	ldr	r0, [r7, #12]
 8007a60:	f000 ff9a 	bl	8008998 <xTaskCreateStatic>
 8007a64:	4603      	mov	r3, r0
 8007a66:	613b      	str	r3, [r7, #16]
 8007a68:	e013      	b.n	8007a92 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007a6a:	69bb      	ldr	r3, [r7, #24]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d110      	bne.n	8007a92 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007a70:	6a3b      	ldr	r3, [r7, #32]
 8007a72:	b29a      	uxth	r2, r3
 8007a74:	f107 0310 	add.w	r3, r7, #16
 8007a78:	9301      	str	r3, [sp, #4]
 8007a7a:	69fb      	ldr	r3, [r7, #28]
 8007a7c:	9300      	str	r3, [sp, #0]
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007a82:	68f8      	ldr	r0, [r7, #12]
 8007a84:	f000 ffe8 	bl	8008a58 <xTaskCreate>
 8007a88:	4603      	mov	r3, r0
 8007a8a:	2b01      	cmp	r3, #1
 8007a8c:	d001      	beq.n	8007a92 <osThreadNew+0x11a>
            hTask = NULL;
 8007a8e:	2300      	movs	r3, #0
 8007a90:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007a92:	693b      	ldr	r3, [r7, #16]
}
 8007a94:	4618      	mov	r0, r3
 8007a96:	3728      	adds	r7, #40	@ 0x28
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	bd80      	pop	{r7, pc}

08007a9c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b084      	sub	sp, #16
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007aa4:	f3ef 8305 	mrs	r3, IPSR
 8007aa8:	60bb      	str	r3, [r7, #8]
  return(result);
 8007aaa:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d003      	beq.n	8007ab8 <osDelay+0x1c>
    stat = osErrorISR;
 8007ab0:	f06f 0305 	mvn.w	r3, #5
 8007ab4:	60fb      	str	r3, [r7, #12]
 8007ab6:	e007      	b.n	8007ac8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007ab8:	2300      	movs	r3, #0
 8007aba:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d002      	beq.n	8007ac8 <osDelay+0x2c>
      vTaskDelay(ticks);
 8007ac2:	6878      	ldr	r0, [r7, #4]
 8007ac4:	f001 f926 	bl	8008d14 <vTaskDelay>
    }
  }

  return (stat);
 8007ac8:	68fb      	ldr	r3, [r7, #12]
}
 8007aca:	4618      	mov	r0, r3
 8007acc:	3710      	adds	r7, #16
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	bd80      	pop	{r7, pc}

08007ad2 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8007ad2:	b580      	push	{r7, lr}
 8007ad4:	b08a      	sub	sp, #40	@ 0x28
 8007ad6:	af02      	add	r7, sp, #8
 8007ad8:	60f8      	str	r0, [r7, #12]
 8007ada:	60b9      	str	r1, [r7, #8]
 8007adc:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8007ade:	2300      	movs	r3, #0
 8007ae0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007ae2:	f3ef 8305 	mrs	r3, IPSR
 8007ae6:	613b      	str	r3, [r7, #16]
  return(result);
 8007ae8:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d175      	bne.n	8007bda <osSemaphoreNew+0x108>
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d072      	beq.n	8007bda <osSemaphoreNew+0x108>
 8007af4:	68ba      	ldr	r2, [r7, #8]
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	429a      	cmp	r2, r3
 8007afa:	d86e      	bhi.n	8007bda <osSemaphoreNew+0x108>
    mem = -1;
 8007afc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007b00:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d015      	beq.n	8007b34 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	689b      	ldr	r3, [r3, #8]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d006      	beq.n	8007b1e <osSemaphoreNew+0x4c>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	68db      	ldr	r3, [r3, #12]
 8007b14:	2b4f      	cmp	r3, #79	@ 0x4f
 8007b16:	d902      	bls.n	8007b1e <osSemaphoreNew+0x4c>
        mem = 1;
 8007b18:	2301      	movs	r3, #1
 8007b1a:	61bb      	str	r3, [r7, #24]
 8007b1c:	e00c      	b.n	8007b38 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	689b      	ldr	r3, [r3, #8]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d108      	bne.n	8007b38 <osSemaphoreNew+0x66>
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	68db      	ldr	r3, [r3, #12]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d104      	bne.n	8007b38 <osSemaphoreNew+0x66>
          mem = 0;
 8007b2e:	2300      	movs	r3, #0
 8007b30:	61bb      	str	r3, [r7, #24]
 8007b32:	e001      	b.n	8007b38 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8007b34:	2300      	movs	r3, #0
 8007b36:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8007b38:	69bb      	ldr	r3, [r7, #24]
 8007b3a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007b3e:	d04c      	beq.n	8007bda <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	2b01      	cmp	r3, #1
 8007b44:	d128      	bne.n	8007b98 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8007b46:	69bb      	ldr	r3, [r7, #24]
 8007b48:	2b01      	cmp	r3, #1
 8007b4a:	d10a      	bne.n	8007b62 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	689b      	ldr	r3, [r3, #8]
 8007b50:	2203      	movs	r2, #3
 8007b52:	9200      	str	r2, [sp, #0]
 8007b54:	2200      	movs	r2, #0
 8007b56:	2100      	movs	r1, #0
 8007b58:	2001      	movs	r0, #1
 8007b5a:	f000 f995 	bl	8007e88 <xQueueGenericCreateStatic>
 8007b5e:	61f8      	str	r0, [r7, #28]
 8007b60:	e005      	b.n	8007b6e <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8007b62:	2203      	movs	r2, #3
 8007b64:	2100      	movs	r1, #0
 8007b66:	2001      	movs	r0, #1
 8007b68:	f000 fa0b 	bl	8007f82 <xQueueGenericCreate>
 8007b6c:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8007b6e:	69fb      	ldr	r3, [r7, #28]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d022      	beq.n	8007bba <osSemaphoreNew+0xe8>
 8007b74:	68bb      	ldr	r3, [r7, #8]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d01f      	beq.n	8007bba <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	2100      	movs	r1, #0
 8007b80:	69f8      	ldr	r0, [r7, #28]
 8007b82:	f000 facb 	bl	800811c <xQueueGenericSend>
 8007b86:	4603      	mov	r3, r0
 8007b88:	2b01      	cmp	r3, #1
 8007b8a:	d016      	beq.n	8007bba <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8007b8c:	69f8      	ldr	r0, [r7, #28]
 8007b8e:	f000 fd47 	bl	8008620 <vQueueDelete>
            hSemaphore = NULL;
 8007b92:	2300      	movs	r3, #0
 8007b94:	61fb      	str	r3, [r7, #28]
 8007b96:	e010      	b.n	8007bba <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8007b98:	69bb      	ldr	r3, [r7, #24]
 8007b9a:	2b01      	cmp	r3, #1
 8007b9c:	d108      	bne.n	8007bb0 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	689b      	ldr	r3, [r3, #8]
 8007ba2:	461a      	mov	r2, r3
 8007ba4:	68b9      	ldr	r1, [r7, #8]
 8007ba6:	68f8      	ldr	r0, [r7, #12]
 8007ba8:	f000 fa49 	bl	800803e <xQueueCreateCountingSemaphoreStatic>
 8007bac:	61f8      	str	r0, [r7, #28]
 8007bae:	e004      	b.n	8007bba <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8007bb0:	68b9      	ldr	r1, [r7, #8]
 8007bb2:	68f8      	ldr	r0, [r7, #12]
 8007bb4:	f000 fa7c 	bl	80080b0 <xQueueCreateCountingSemaphore>
 8007bb8:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8007bba:	69fb      	ldr	r3, [r7, #28]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d00c      	beq.n	8007bda <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d003      	beq.n	8007bce <osSemaphoreNew+0xfc>
          name = attr->name;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	617b      	str	r3, [r7, #20]
 8007bcc:	e001      	b.n	8007bd2 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8007bce:	2300      	movs	r3, #0
 8007bd0:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8007bd2:	6979      	ldr	r1, [r7, #20]
 8007bd4:	69f8      	ldr	r0, [r7, #28]
 8007bd6:	f000 fe57 	bl	8008888 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8007bda:	69fb      	ldr	r3, [r7, #28]
}
 8007bdc:	4618      	mov	r0, r3
 8007bde:	3720      	adds	r7, #32
 8007be0:	46bd      	mov	sp, r7
 8007be2:	bd80      	pop	{r7, pc}

08007be4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007be4:	b480      	push	{r7}
 8007be6:	b085      	sub	sp, #20
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	60f8      	str	r0, [r7, #12]
 8007bec:	60b9      	str	r1, [r7, #8]
 8007bee:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	4a07      	ldr	r2, [pc, #28]	@ (8007c10 <vApplicationGetIdleTaskMemory+0x2c>)
 8007bf4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007bf6:	68bb      	ldr	r3, [r7, #8]
 8007bf8:	4a06      	ldr	r2, [pc, #24]	@ (8007c14 <vApplicationGetIdleTaskMemory+0x30>)
 8007bfa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2280      	movs	r2, #128	@ 0x80
 8007c00:	601a      	str	r2, [r3, #0]
}
 8007c02:	bf00      	nop
 8007c04:	3714      	adds	r7, #20
 8007c06:	46bd      	mov	sp, r7
 8007c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0c:	4770      	bx	lr
 8007c0e:	bf00      	nop
 8007c10:	200002f8 	.word	0x200002f8
 8007c14:	200003a0 	.word	0x200003a0

08007c18 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007c18:	b480      	push	{r7}
 8007c1a:	b085      	sub	sp, #20
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	60f8      	str	r0, [r7, #12]
 8007c20:	60b9      	str	r1, [r7, #8]
 8007c22:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	4a07      	ldr	r2, [pc, #28]	@ (8007c44 <vApplicationGetTimerTaskMemory+0x2c>)
 8007c28:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007c2a:	68bb      	ldr	r3, [r7, #8]
 8007c2c:	4a06      	ldr	r2, [pc, #24]	@ (8007c48 <vApplicationGetTimerTaskMemory+0x30>)
 8007c2e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007c36:	601a      	str	r2, [r3, #0]
}
 8007c38:	bf00      	nop
 8007c3a:	3714      	adds	r7, #20
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c42:	4770      	bx	lr
 8007c44:	200005a0 	.word	0x200005a0
 8007c48:	20000648 	.word	0x20000648

08007c4c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b083      	sub	sp, #12
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	f103 0208 	add.w	r2, r3, #8
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007c64:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	f103 0208 	add.w	r2, r3, #8
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	f103 0208 	add.w	r2, r3, #8
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007c80:	bf00      	nop
 8007c82:	370c      	adds	r7, #12
 8007c84:	46bd      	mov	sp, r7
 8007c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8a:	4770      	bx	lr

08007c8c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007c8c:	b480      	push	{r7}
 8007c8e:	b083      	sub	sp, #12
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2200      	movs	r2, #0
 8007c98:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007c9a:	bf00      	nop
 8007c9c:	370c      	adds	r7, #12
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca4:	4770      	bx	lr

08007ca6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007ca6:	b480      	push	{r7}
 8007ca8:	b085      	sub	sp, #20
 8007caa:	af00      	add	r7, sp, #0
 8007cac:	6078      	str	r0, [r7, #4]
 8007cae:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	685b      	ldr	r3, [r3, #4]
 8007cb4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007cb6:	683b      	ldr	r3, [r7, #0]
 8007cb8:	68fa      	ldr	r2, [r7, #12]
 8007cba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	689a      	ldr	r2, [r3, #8]
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	689b      	ldr	r3, [r3, #8]
 8007cc8:	683a      	ldr	r2, [r7, #0]
 8007cca:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	683a      	ldr	r2, [r7, #0]
 8007cd0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	687a      	ldr	r2, [r7, #4]
 8007cd6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	1c5a      	adds	r2, r3, #1
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	601a      	str	r2, [r3, #0]
}
 8007ce2:	bf00      	nop
 8007ce4:	3714      	adds	r7, #20
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cec:	4770      	bx	lr

08007cee <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007cee:	b480      	push	{r7}
 8007cf0:	b085      	sub	sp, #20
 8007cf2:	af00      	add	r7, sp, #0
 8007cf4:	6078      	str	r0, [r7, #4]
 8007cf6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007cf8:	683b      	ldr	r3, [r7, #0]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007d04:	d103      	bne.n	8007d0e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	691b      	ldr	r3, [r3, #16]
 8007d0a:	60fb      	str	r3, [r7, #12]
 8007d0c:	e00c      	b.n	8007d28 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	3308      	adds	r3, #8
 8007d12:	60fb      	str	r3, [r7, #12]
 8007d14:	e002      	b.n	8007d1c <vListInsert+0x2e>
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	685b      	ldr	r3, [r3, #4]
 8007d1a:	60fb      	str	r3, [r7, #12]
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	685b      	ldr	r3, [r3, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	68ba      	ldr	r2, [r7, #8]
 8007d24:	429a      	cmp	r2, r3
 8007d26:	d2f6      	bcs.n	8007d16 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	685a      	ldr	r2, [r3, #4]
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	685b      	ldr	r3, [r3, #4]
 8007d34:	683a      	ldr	r2, [r7, #0]
 8007d36:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	68fa      	ldr	r2, [r7, #12]
 8007d3c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	683a      	ldr	r2, [r7, #0]
 8007d42:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	687a      	ldr	r2, [r7, #4]
 8007d48:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	1c5a      	adds	r2, r3, #1
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	601a      	str	r2, [r3, #0]
}
 8007d54:	bf00      	nop
 8007d56:	3714      	adds	r7, #20
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5e:	4770      	bx	lr

08007d60 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007d60:	b480      	push	{r7}
 8007d62:	b085      	sub	sp, #20
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	691b      	ldr	r3, [r3, #16]
 8007d6c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	685b      	ldr	r3, [r3, #4]
 8007d72:	687a      	ldr	r2, [r7, #4]
 8007d74:	6892      	ldr	r2, [r2, #8]
 8007d76:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	689b      	ldr	r3, [r3, #8]
 8007d7c:	687a      	ldr	r2, [r7, #4]
 8007d7e:	6852      	ldr	r2, [r2, #4]
 8007d80:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	685b      	ldr	r3, [r3, #4]
 8007d86:	687a      	ldr	r2, [r7, #4]
 8007d88:	429a      	cmp	r2, r3
 8007d8a:	d103      	bne.n	8007d94 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	689a      	ldr	r2, [r3, #8]
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2200      	movs	r2, #0
 8007d98:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	1e5a      	subs	r2, r3, #1
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	681b      	ldr	r3, [r3, #0]
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	3714      	adds	r7, #20
 8007dac:	46bd      	mov	sp, r7
 8007dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db2:	4770      	bx	lr

08007db4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b084      	sub	sp, #16
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
 8007dbc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d10b      	bne.n	8007de0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007dc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dcc:	f383 8811 	msr	BASEPRI, r3
 8007dd0:	f3bf 8f6f 	isb	sy
 8007dd4:	f3bf 8f4f 	dsb	sy
 8007dd8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007dda:	bf00      	nop
 8007ddc:	bf00      	nop
 8007dde:	e7fd      	b.n	8007ddc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007de0:	f002 f9a2 	bl	800a128 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	681a      	ldr	r2, [r3, #0]
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007dec:	68f9      	ldr	r1, [r7, #12]
 8007dee:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007df0:	fb01 f303 	mul.w	r3, r1, r3
 8007df4:	441a      	add	r2, r3
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681a      	ldr	r2, [r3, #0]
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	681a      	ldr	r2, [r3, #0]
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e10:	3b01      	subs	r3, #1
 8007e12:	68f9      	ldr	r1, [r7, #12]
 8007e14:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007e16:	fb01 f303 	mul.w	r3, r1, r3
 8007e1a:	441a      	add	r2, r3
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	22ff      	movs	r2, #255	@ 0xff
 8007e24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	22ff      	movs	r2, #255	@ 0xff
 8007e2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d114      	bne.n	8007e60 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	691b      	ldr	r3, [r3, #16]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d01a      	beq.n	8007e74 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	3310      	adds	r3, #16
 8007e42:	4618      	mov	r0, r3
 8007e44:	f001 fa3a 	bl	80092bc <xTaskRemoveFromEventList>
 8007e48:	4603      	mov	r3, r0
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d012      	beq.n	8007e74 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007e4e:	4b0d      	ldr	r3, [pc, #52]	@ (8007e84 <xQueueGenericReset+0xd0>)
 8007e50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e54:	601a      	str	r2, [r3, #0]
 8007e56:	f3bf 8f4f 	dsb	sy
 8007e5a:	f3bf 8f6f 	isb	sy
 8007e5e:	e009      	b.n	8007e74 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	3310      	adds	r3, #16
 8007e64:	4618      	mov	r0, r3
 8007e66:	f7ff fef1 	bl	8007c4c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	3324      	adds	r3, #36	@ 0x24
 8007e6e:	4618      	mov	r0, r3
 8007e70:	f7ff feec 	bl	8007c4c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007e74:	f002 f98a 	bl	800a18c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007e78:	2301      	movs	r3, #1
}
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	3710      	adds	r7, #16
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	bd80      	pop	{r7, pc}
 8007e82:	bf00      	nop
 8007e84:	e000ed04 	.word	0xe000ed04

08007e88 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b08e      	sub	sp, #56	@ 0x38
 8007e8c:	af02      	add	r7, sp, #8
 8007e8e:	60f8      	str	r0, [r7, #12]
 8007e90:	60b9      	str	r1, [r7, #8]
 8007e92:	607a      	str	r2, [r7, #4]
 8007e94:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d10b      	bne.n	8007eb4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007e9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ea0:	f383 8811 	msr	BASEPRI, r3
 8007ea4:	f3bf 8f6f 	isb	sy
 8007ea8:	f3bf 8f4f 	dsb	sy
 8007eac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007eae:	bf00      	nop
 8007eb0:	bf00      	nop
 8007eb2:	e7fd      	b.n	8007eb0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d10b      	bne.n	8007ed2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8007eba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ebe:	f383 8811 	msr	BASEPRI, r3
 8007ec2:	f3bf 8f6f 	isb	sy
 8007ec6:	f3bf 8f4f 	dsb	sy
 8007eca:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007ecc:	bf00      	nop
 8007ece:	bf00      	nop
 8007ed0:	e7fd      	b.n	8007ece <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d002      	beq.n	8007ede <xQueueGenericCreateStatic+0x56>
 8007ed8:	68bb      	ldr	r3, [r7, #8]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d001      	beq.n	8007ee2 <xQueueGenericCreateStatic+0x5a>
 8007ede:	2301      	movs	r3, #1
 8007ee0:	e000      	b.n	8007ee4 <xQueueGenericCreateStatic+0x5c>
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d10b      	bne.n	8007f00 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007ee8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eec:	f383 8811 	msr	BASEPRI, r3
 8007ef0:	f3bf 8f6f 	isb	sy
 8007ef4:	f3bf 8f4f 	dsb	sy
 8007ef8:	623b      	str	r3, [r7, #32]
}
 8007efa:	bf00      	nop
 8007efc:	bf00      	nop
 8007efe:	e7fd      	b.n	8007efc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d102      	bne.n	8007f0c <xQueueGenericCreateStatic+0x84>
 8007f06:	68bb      	ldr	r3, [r7, #8]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d101      	bne.n	8007f10 <xQueueGenericCreateStatic+0x88>
 8007f0c:	2301      	movs	r3, #1
 8007f0e:	e000      	b.n	8007f12 <xQueueGenericCreateStatic+0x8a>
 8007f10:	2300      	movs	r3, #0
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d10b      	bne.n	8007f2e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8007f16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f1a:	f383 8811 	msr	BASEPRI, r3
 8007f1e:	f3bf 8f6f 	isb	sy
 8007f22:	f3bf 8f4f 	dsb	sy
 8007f26:	61fb      	str	r3, [r7, #28]
}
 8007f28:	bf00      	nop
 8007f2a:	bf00      	nop
 8007f2c:	e7fd      	b.n	8007f2a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007f2e:	2350      	movs	r3, #80	@ 0x50
 8007f30:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007f32:	697b      	ldr	r3, [r7, #20]
 8007f34:	2b50      	cmp	r3, #80	@ 0x50
 8007f36:	d00b      	beq.n	8007f50 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007f38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f3c:	f383 8811 	msr	BASEPRI, r3
 8007f40:	f3bf 8f6f 	isb	sy
 8007f44:	f3bf 8f4f 	dsb	sy
 8007f48:	61bb      	str	r3, [r7, #24]
}
 8007f4a:	bf00      	nop
 8007f4c:	bf00      	nop
 8007f4e:	e7fd      	b.n	8007f4c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007f50:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8007f56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d00d      	beq.n	8007f78 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007f5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f5e:	2201      	movs	r2, #1
 8007f60:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007f64:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f6a:	9300      	str	r3, [sp, #0]
 8007f6c:	4613      	mov	r3, r2
 8007f6e:	687a      	ldr	r2, [r7, #4]
 8007f70:	68b9      	ldr	r1, [r7, #8]
 8007f72:	68f8      	ldr	r0, [r7, #12]
 8007f74:	f000 f840 	bl	8007ff8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007f78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	3730      	adds	r7, #48	@ 0x30
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	bd80      	pop	{r7, pc}

08007f82 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007f82:	b580      	push	{r7, lr}
 8007f84:	b08a      	sub	sp, #40	@ 0x28
 8007f86:	af02      	add	r7, sp, #8
 8007f88:	60f8      	str	r0, [r7, #12]
 8007f8a:	60b9      	str	r1, [r7, #8]
 8007f8c:	4613      	mov	r3, r2
 8007f8e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d10b      	bne.n	8007fae <xQueueGenericCreate+0x2c>
	__asm volatile
 8007f96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f9a:	f383 8811 	msr	BASEPRI, r3
 8007f9e:	f3bf 8f6f 	isb	sy
 8007fa2:	f3bf 8f4f 	dsb	sy
 8007fa6:	613b      	str	r3, [r7, #16]
}
 8007fa8:	bf00      	nop
 8007faa:	bf00      	nop
 8007fac:	e7fd      	b.n	8007faa <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	68ba      	ldr	r2, [r7, #8]
 8007fb2:	fb02 f303 	mul.w	r3, r2, r3
 8007fb6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007fb8:	69fb      	ldr	r3, [r7, #28]
 8007fba:	3350      	adds	r3, #80	@ 0x50
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	f002 f9d5 	bl	800a36c <pvPortMalloc>
 8007fc2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007fc4:	69bb      	ldr	r3, [r7, #24]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d011      	beq.n	8007fee <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007fca:	69bb      	ldr	r3, [r7, #24]
 8007fcc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007fce:	697b      	ldr	r3, [r7, #20]
 8007fd0:	3350      	adds	r3, #80	@ 0x50
 8007fd2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007fd4:	69bb      	ldr	r3, [r7, #24]
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007fdc:	79fa      	ldrb	r2, [r7, #7]
 8007fde:	69bb      	ldr	r3, [r7, #24]
 8007fe0:	9300      	str	r3, [sp, #0]
 8007fe2:	4613      	mov	r3, r2
 8007fe4:	697a      	ldr	r2, [r7, #20]
 8007fe6:	68b9      	ldr	r1, [r7, #8]
 8007fe8:	68f8      	ldr	r0, [r7, #12]
 8007fea:	f000 f805 	bl	8007ff8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007fee:	69bb      	ldr	r3, [r7, #24]
	}
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	3720      	adds	r7, #32
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	bd80      	pop	{r7, pc}

08007ff8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b084      	sub	sp, #16
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	60f8      	str	r0, [r7, #12]
 8008000:	60b9      	str	r1, [r7, #8]
 8008002:	607a      	str	r2, [r7, #4]
 8008004:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008006:	68bb      	ldr	r3, [r7, #8]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d103      	bne.n	8008014 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800800c:	69bb      	ldr	r3, [r7, #24]
 800800e:	69ba      	ldr	r2, [r7, #24]
 8008010:	601a      	str	r2, [r3, #0]
 8008012:	e002      	b.n	800801a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008014:	69bb      	ldr	r3, [r7, #24]
 8008016:	687a      	ldr	r2, [r7, #4]
 8008018:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800801a:	69bb      	ldr	r3, [r7, #24]
 800801c:	68fa      	ldr	r2, [r7, #12]
 800801e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008020:	69bb      	ldr	r3, [r7, #24]
 8008022:	68ba      	ldr	r2, [r7, #8]
 8008024:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008026:	2101      	movs	r1, #1
 8008028:	69b8      	ldr	r0, [r7, #24]
 800802a:	f7ff fec3 	bl	8007db4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800802e:	69bb      	ldr	r3, [r7, #24]
 8008030:	78fa      	ldrb	r2, [r7, #3]
 8008032:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008036:	bf00      	nop
 8008038:	3710      	adds	r7, #16
 800803a:	46bd      	mov	sp, r7
 800803c:	bd80      	pop	{r7, pc}

0800803e <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800803e:	b580      	push	{r7, lr}
 8008040:	b08a      	sub	sp, #40	@ 0x28
 8008042:	af02      	add	r7, sp, #8
 8008044:	60f8      	str	r0, [r7, #12]
 8008046:	60b9      	str	r1, [r7, #8]
 8008048:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d10b      	bne.n	8008068 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8008050:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008054:	f383 8811 	msr	BASEPRI, r3
 8008058:	f3bf 8f6f 	isb	sy
 800805c:	f3bf 8f4f 	dsb	sy
 8008060:	61bb      	str	r3, [r7, #24]
}
 8008062:	bf00      	nop
 8008064:	bf00      	nop
 8008066:	e7fd      	b.n	8008064 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008068:	68ba      	ldr	r2, [r7, #8]
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	429a      	cmp	r2, r3
 800806e:	d90b      	bls.n	8008088 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8008070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008074:	f383 8811 	msr	BASEPRI, r3
 8008078:	f3bf 8f6f 	isb	sy
 800807c:	f3bf 8f4f 	dsb	sy
 8008080:	617b      	str	r3, [r7, #20]
}
 8008082:	bf00      	nop
 8008084:	bf00      	nop
 8008086:	e7fd      	b.n	8008084 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008088:	2302      	movs	r3, #2
 800808a:	9300      	str	r3, [sp, #0]
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2200      	movs	r2, #0
 8008090:	2100      	movs	r1, #0
 8008092:	68f8      	ldr	r0, [r7, #12]
 8008094:	f7ff fef8 	bl	8007e88 <xQueueGenericCreateStatic>
 8008098:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800809a:	69fb      	ldr	r3, [r7, #28]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d002      	beq.n	80080a6 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80080a0:	69fb      	ldr	r3, [r7, #28]
 80080a2:	68ba      	ldr	r2, [r7, #8]
 80080a4:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80080a6:	69fb      	ldr	r3, [r7, #28]
	}
 80080a8:	4618      	mov	r0, r3
 80080aa:	3720      	adds	r7, #32
 80080ac:	46bd      	mov	sp, r7
 80080ae:	bd80      	pop	{r7, pc}

080080b0 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b086      	sub	sp, #24
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
 80080b8:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d10b      	bne.n	80080d8 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 80080c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080c4:	f383 8811 	msr	BASEPRI, r3
 80080c8:	f3bf 8f6f 	isb	sy
 80080cc:	f3bf 8f4f 	dsb	sy
 80080d0:	613b      	str	r3, [r7, #16]
}
 80080d2:	bf00      	nop
 80080d4:	bf00      	nop
 80080d6:	e7fd      	b.n	80080d4 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80080d8:	683a      	ldr	r2, [r7, #0]
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	429a      	cmp	r2, r3
 80080de:	d90b      	bls.n	80080f8 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 80080e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080e4:	f383 8811 	msr	BASEPRI, r3
 80080e8:	f3bf 8f6f 	isb	sy
 80080ec:	f3bf 8f4f 	dsb	sy
 80080f0:	60fb      	str	r3, [r7, #12]
}
 80080f2:	bf00      	nop
 80080f4:	bf00      	nop
 80080f6:	e7fd      	b.n	80080f4 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80080f8:	2202      	movs	r2, #2
 80080fa:	2100      	movs	r1, #0
 80080fc:	6878      	ldr	r0, [r7, #4]
 80080fe:	f7ff ff40 	bl	8007f82 <xQueueGenericCreate>
 8008102:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8008104:	697b      	ldr	r3, [r7, #20]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d002      	beq.n	8008110 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800810a:	697b      	ldr	r3, [r7, #20]
 800810c:	683a      	ldr	r2, [r7, #0]
 800810e:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008110:	697b      	ldr	r3, [r7, #20]
	}
 8008112:	4618      	mov	r0, r3
 8008114:	3718      	adds	r7, #24
 8008116:	46bd      	mov	sp, r7
 8008118:	bd80      	pop	{r7, pc}
	...

0800811c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800811c:	b580      	push	{r7, lr}
 800811e:	b08e      	sub	sp, #56	@ 0x38
 8008120:	af00      	add	r7, sp, #0
 8008122:	60f8      	str	r0, [r7, #12]
 8008124:	60b9      	str	r1, [r7, #8]
 8008126:	607a      	str	r2, [r7, #4]
 8008128:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800812a:	2300      	movs	r3, #0
 800812c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008134:	2b00      	cmp	r3, #0
 8008136:	d10b      	bne.n	8008150 <xQueueGenericSend+0x34>
	__asm volatile
 8008138:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800813c:	f383 8811 	msr	BASEPRI, r3
 8008140:	f3bf 8f6f 	isb	sy
 8008144:	f3bf 8f4f 	dsb	sy
 8008148:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800814a:	bf00      	nop
 800814c:	bf00      	nop
 800814e:	e7fd      	b.n	800814c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008150:	68bb      	ldr	r3, [r7, #8]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d103      	bne.n	800815e <xQueueGenericSend+0x42>
 8008156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800815a:	2b00      	cmp	r3, #0
 800815c:	d101      	bne.n	8008162 <xQueueGenericSend+0x46>
 800815e:	2301      	movs	r3, #1
 8008160:	e000      	b.n	8008164 <xQueueGenericSend+0x48>
 8008162:	2300      	movs	r3, #0
 8008164:	2b00      	cmp	r3, #0
 8008166:	d10b      	bne.n	8008180 <xQueueGenericSend+0x64>
	__asm volatile
 8008168:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800816c:	f383 8811 	msr	BASEPRI, r3
 8008170:	f3bf 8f6f 	isb	sy
 8008174:	f3bf 8f4f 	dsb	sy
 8008178:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800817a:	bf00      	nop
 800817c:	bf00      	nop
 800817e:	e7fd      	b.n	800817c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	2b02      	cmp	r3, #2
 8008184:	d103      	bne.n	800818e <xQueueGenericSend+0x72>
 8008186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008188:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800818a:	2b01      	cmp	r3, #1
 800818c:	d101      	bne.n	8008192 <xQueueGenericSend+0x76>
 800818e:	2301      	movs	r3, #1
 8008190:	e000      	b.n	8008194 <xQueueGenericSend+0x78>
 8008192:	2300      	movs	r3, #0
 8008194:	2b00      	cmp	r3, #0
 8008196:	d10b      	bne.n	80081b0 <xQueueGenericSend+0x94>
	__asm volatile
 8008198:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800819c:	f383 8811 	msr	BASEPRI, r3
 80081a0:	f3bf 8f6f 	isb	sy
 80081a4:	f3bf 8f4f 	dsb	sy
 80081a8:	623b      	str	r3, [r7, #32]
}
 80081aa:	bf00      	nop
 80081ac:	bf00      	nop
 80081ae:	e7fd      	b.n	80081ac <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80081b0:	f001 fa4a 	bl	8009648 <xTaskGetSchedulerState>
 80081b4:	4603      	mov	r3, r0
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d102      	bne.n	80081c0 <xQueueGenericSend+0xa4>
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d101      	bne.n	80081c4 <xQueueGenericSend+0xa8>
 80081c0:	2301      	movs	r3, #1
 80081c2:	e000      	b.n	80081c6 <xQueueGenericSend+0xaa>
 80081c4:	2300      	movs	r3, #0
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d10b      	bne.n	80081e2 <xQueueGenericSend+0xc6>
	__asm volatile
 80081ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081ce:	f383 8811 	msr	BASEPRI, r3
 80081d2:	f3bf 8f6f 	isb	sy
 80081d6:	f3bf 8f4f 	dsb	sy
 80081da:	61fb      	str	r3, [r7, #28]
}
 80081dc:	bf00      	nop
 80081de:	bf00      	nop
 80081e0:	e7fd      	b.n	80081de <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80081e2:	f001 ffa1 	bl	800a128 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80081e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80081ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081ee:	429a      	cmp	r2, r3
 80081f0:	d302      	bcc.n	80081f8 <xQueueGenericSend+0xdc>
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	2b02      	cmp	r3, #2
 80081f6:	d129      	bne.n	800824c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80081f8:	683a      	ldr	r2, [r7, #0]
 80081fa:	68b9      	ldr	r1, [r7, #8]
 80081fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80081fe:	f000 fa33 	bl	8008668 <prvCopyDataToQueue>
 8008202:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008208:	2b00      	cmp	r3, #0
 800820a:	d010      	beq.n	800822e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800820c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800820e:	3324      	adds	r3, #36	@ 0x24
 8008210:	4618      	mov	r0, r3
 8008212:	f001 f853 	bl	80092bc <xTaskRemoveFromEventList>
 8008216:	4603      	mov	r3, r0
 8008218:	2b00      	cmp	r3, #0
 800821a:	d013      	beq.n	8008244 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800821c:	4b3f      	ldr	r3, [pc, #252]	@ (800831c <xQueueGenericSend+0x200>)
 800821e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008222:	601a      	str	r2, [r3, #0]
 8008224:	f3bf 8f4f 	dsb	sy
 8008228:	f3bf 8f6f 	isb	sy
 800822c:	e00a      	b.n	8008244 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800822e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008230:	2b00      	cmp	r3, #0
 8008232:	d007      	beq.n	8008244 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008234:	4b39      	ldr	r3, [pc, #228]	@ (800831c <xQueueGenericSend+0x200>)
 8008236:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800823a:	601a      	str	r2, [r3, #0]
 800823c:	f3bf 8f4f 	dsb	sy
 8008240:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008244:	f001 ffa2 	bl	800a18c <vPortExitCritical>
				return pdPASS;
 8008248:	2301      	movs	r3, #1
 800824a:	e063      	b.n	8008314 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d103      	bne.n	800825a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008252:	f001 ff9b 	bl	800a18c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008256:	2300      	movs	r3, #0
 8008258:	e05c      	b.n	8008314 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800825a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800825c:	2b00      	cmp	r3, #0
 800825e:	d106      	bne.n	800826e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008260:	f107 0314 	add.w	r3, r7, #20
 8008264:	4618      	mov	r0, r3
 8008266:	f001 f88d 	bl	8009384 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800826a:	2301      	movs	r3, #1
 800826c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800826e:	f001 ff8d 	bl	800a18c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008272:	f000 fdf5 	bl	8008e60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008276:	f001 ff57 	bl	800a128 <vPortEnterCritical>
 800827a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800827c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008280:	b25b      	sxtb	r3, r3
 8008282:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008286:	d103      	bne.n	8008290 <xQueueGenericSend+0x174>
 8008288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800828a:	2200      	movs	r2, #0
 800828c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008292:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008296:	b25b      	sxtb	r3, r3
 8008298:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800829c:	d103      	bne.n	80082a6 <xQueueGenericSend+0x18a>
 800829e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082a0:	2200      	movs	r2, #0
 80082a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80082a6:	f001 ff71 	bl	800a18c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80082aa:	1d3a      	adds	r2, r7, #4
 80082ac:	f107 0314 	add.w	r3, r7, #20
 80082b0:	4611      	mov	r1, r2
 80082b2:	4618      	mov	r0, r3
 80082b4:	f001 f87c 	bl	80093b0 <xTaskCheckForTimeOut>
 80082b8:	4603      	mov	r3, r0
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d124      	bne.n	8008308 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80082be:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80082c0:	f000 faca 	bl	8008858 <prvIsQueueFull>
 80082c4:	4603      	mov	r3, r0
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d018      	beq.n	80082fc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80082ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082cc:	3310      	adds	r3, #16
 80082ce:	687a      	ldr	r2, [r7, #4]
 80082d0:	4611      	mov	r1, r2
 80082d2:	4618      	mov	r0, r3
 80082d4:	f000 ffa0 	bl	8009218 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80082d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80082da:	f000 fa55 	bl	8008788 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80082de:	f000 fdcd 	bl	8008e7c <xTaskResumeAll>
 80082e2:	4603      	mov	r3, r0
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	f47f af7c 	bne.w	80081e2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80082ea:	4b0c      	ldr	r3, [pc, #48]	@ (800831c <xQueueGenericSend+0x200>)
 80082ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80082f0:	601a      	str	r2, [r3, #0]
 80082f2:	f3bf 8f4f 	dsb	sy
 80082f6:	f3bf 8f6f 	isb	sy
 80082fa:	e772      	b.n	80081e2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80082fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80082fe:	f000 fa43 	bl	8008788 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008302:	f000 fdbb 	bl	8008e7c <xTaskResumeAll>
 8008306:	e76c      	b.n	80081e2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008308:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800830a:	f000 fa3d 	bl	8008788 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800830e:	f000 fdb5 	bl	8008e7c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008312:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008314:	4618      	mov	r0, r3
 8008316:	3738      	adds	r7, #56	@ 0x38
 8008318:	46bd      	mov	sp, r7
 800831a:	bd80      	pop	{r7, pc}
 800831c:	e000ed04 	.word	0xe000ed04

08008320 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b090      	sub	sp, #64	@ 0x40
 8008324:	af00      	add	r7, sp, #0
 8008326:	60f8      	str	r0, [r7, #12]
 8008328:	60b9      	str	r1, [r7, #8]
 800832a:	607a      	str	r2, [r7, #4]
 800832c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8008332:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008334:	2b00      	cmp	r3, #0
 8008336:	d10b      	bne.n	8008350 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8008338:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800833c:	f383 8811 	msr	BASEPRI, r3
 8008340:	f3bf 8f6f 	isb	sy
 8008344:	f3bf 8f4f 	dsb	sy
 8008348:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800834a:	bf00      	nop
 800834c:	bf00      	nop
 800834e:	e7fd      	b.n	800834c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008350:	68bb      	ldr	r3, [r7, #8]
 8008352:	2b00      	cmp	r3, #0
 8008354:	d103      	bne.n	800835e <xQueueGenericSendFromISR+0x3e>
 8008356:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800835a:	2b00      	cmp	r3, #0
 800835c:	d101      	bne.n	8008362 <xQueueGenericSendFromISR+0x42>
 800835e:	2301      	movs	r3, #1
 8008360:	e000      	b.n	8008364 <xQueueGenericSendFromISR+0x44>
 8008362:	2300      	movs	r3, #0
 8008364:	2b00      	cmp	r3, #0
 8008366:	d10b      	bne.n	8008380 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008368:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800836c:	f383 8811 	msr	BASEPRI, r3
 8008370:	f3bf 8f6f 	isb	sy
 8008374:	f3bf 8f4f 	dsb	sy
 8008378:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800837a:	bf00      	nop
 800837c:	bf00      	nop
 800837e:	e7fd      	b.n	800837c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	2b02      	cmp	r3, #2
 8008384:	d103      	bne.n	800838e <xQueueGenericSendFromISR+0x6e>
 8008386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008388:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800838a:	2b01      	cmp	r3, #1
 800838c:	d101      	bne.n	8008392 <xQueueGenericSendFromISR+0x72>
 800838e:	2301      	movs	r3, #1
 8008390:	e000      	b.n	8008394 <xQueueGenericSendFromISR+0x74>
 8008392:	2300      	movs	r3, #0
 8008394:	2b00      	cmp	r3, #0
 8008396:	d10b      	bne.n	80083b0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008398:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800839c:	f383 8811 	msr	BASEPRI, r3
 80083a0:	f3bf 8f6f 	isb	sy
 80083a4:	f3bf 8f4f 	dsb	sy
 80083a8:	623b      	str	r3, [r7, #32]
}
 80083aa:	bf00      	nop
 80083ac:	bf00      	nop
 80083ae:	e7fd      	b.n	80083ac <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80083b0:	f001 ff9a 	bl	800a2e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80083b4:	f3ef 8211 	mrs	r2, BASEPRI
 80083b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083bc:	f383 8811 	msr	BASEPRI, r3
 80083c0:	f3bf 8f6f 	isb	sy
 80083c4:	f3bf 8f4f 	dsb	sy
 80083c8:	61fa      	str	r2, [r7, #28]
 80083ca:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80083cc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80083ce:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80083d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80083d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083d8:	429a      	cmp	r2, r3
 80083da:	d302      	bcc.n	80083e2 <xQueueGenericSendFromISR+0xc2>
 80083dc:	683b      	ldr	r3, [r7, #0]
 80083de:	2b02      	cmp	r3, #2
 80083e0:	d12f      	bne.n	8008442 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80083e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083e4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80083e8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80083ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80083f2:	683a      	ldr	r2, [r7, #0]
 80083f4:	68b9      	ldr	r1, [r7, #8]
 80083f6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80083f8:	f000 f936 	bl	8008668 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80083fc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008400:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008404:	d112      	bne.n	800842c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008406:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800840a:	2b00      	cmp	r3, #0
 800840c:	d016      	beq.n	800843c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800840e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008410:	3324      	adds	r3, #36	@ 0x24
 8008412:	4618      	mov	r0, r3
 8008414:	f000 ff52 	bl	80092bc <xTaskRemoveFromEventList>
 8008418:	4603      	mov	r3, r0
 800841a:	2b00      	cmp	r3, #0
 800841c:	d00e      	beq.n	800843c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	2b00      	cmp	r3, #0
 8008422:	d00b      	beq.n	800843c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2201      	movs	r2, #1
 8008428:	601a      	str	r2, [r3, #0]
 800842a:	e007      	b.n	800843c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800842c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008430:	3301      	adds	r3, #1
 8008432:	b2db      	uxtb	r3, r3
 8008434:	b25a      	sxtb	r2, r3
 8008436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008438:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800843c:	2301      	movs	r3, #1
 800843e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8008440:	e001      	b.n	8008446 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008442:	2300      	movs	r3, #0
 8008444:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008446:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008448:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800844a:	697b      	ldr	r3, [r7, #20]
 800844c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008450:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008452:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008454:	4618      	mov	r0, r3
 8008456:	3740      	adds	r7, #64	@ 0x40
 8008458:	46bd      	mov	sp, r7
 800845a:	bd80      	pop	{r7, pc}

0800845c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b08c      	sub	sp, #48	@ 0x30
 8008460:	af00      	add	r7, sp, #0
 8008462:	60f8      	str	r0, [r7, #12]
 8008464:	60b9      	str	r1, [r7, #8]
 8008466:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008468:	2300      	movs	r3, #0
 800846a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008472:	2b00      	cmp	r3, #0
 8008474:	d10b      	bne.n	800848e <xQueueReceive+0x32>
	__asm volatile
 8008476:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800847a:	f383 8811 	msr	BASEPRI, r3
 800847e:	f3bf 8f6f 	isb	sy
 8008482:	f3bf 8f4f 	dsb	sy
 8008486:	623b      	str	r3, [r7, #32]
}
 8008488:	bf00      	nop
 800848a:	bf00      	nop
 800848c:	e7fd      	b.n	800848a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d103      	bne.n	800849c <xQueueReceive+0x40>
 8008494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008498:	2b00      	cmp	r3, #0
 800849a:	d101      	bne.n	80084a0 <xQueueReceive+0x44>
 800849c:	2301      	movs	r3, #1
 800849e:	e000      	b.n	80084a2 <xQueueReceive+0x46>
 80084a0:	2300      	movs	r3, #0
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d10b      	bne.n	80084be <xQueueReceive+0x62>
	__asm volatile
 80084a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084aa:	f383 8811 	msr	BASEPRI, r3
 80084ae:	f3bf 8f6f 	isb	sy
 80084b2:	f3bf 8f4f 	dsb	sy
 80084b6:	61fb      	str	r3, [r7, #28]
}
 80084b8:	bf00      	nop
 80084ba:	bf00      	nop
 80084bc:	e7fd      	b.n	80084ba <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80084be:	f001 f8c3 	bl	8009648 <xTaskGetSchedulerState>
 80084c2:	4603      	mov	r3, r0
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d102      	bne.n	80084ce <xQueueReceive+0x72>
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d101      	bne.n	80084d2 <xQueueReceive+0x76>
 80084ce:	2301      	movs	r3, #1
 80084d0:	e000      	b.n	80084d4 <xQueueReceive+0x78>
 80084d2:	2300      	movs	r3, #0
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d10b      	bne.n	80084f0 <xQueueReceive+0x94>
	__asm volatile
 80084d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084dc:	f383 8811 	msr	BASEPRI, r3
 80084e0:	f3bf 8f6f 	isb	sy
 80084e4:	f3bf 8f4f 	dsb	sy
 80084e8:	61bb      	str	r3, [r7, #24]
}
 80084ea:	bf00      	nop
 80084ec:	bf00      	nop
 80084ee:	e7fd      	b.n	80084ec <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80084f0:	f001 fe1a 	bl	800a128 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80084f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084f8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80084fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d01f      	beq.n	8008540 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008500:	68b9      	ldr	r1, [r7, #8]
 8008502:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008504:	f000 f91a 	bl	800873c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800850a:	1e5a      	subs	r2, r3, #1
 800850c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800850e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008510:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008512:	691b      	ldr	r3, [r3, #16]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d00f      	beq.n	8008538 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800851a:	3310      	adds	r3, #16
 800851c:	4618      	mov	r0, r3
 800851e:	f000 fecd 	bl	80092bc <xTaskRemoveFromEventList>
 8008522:	4603      	mov	r3, r0
 8008524:	2b00      	cmp	r3, #0
 8008526:	d007      	beq.n	8008538 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008528:	4b3c      	ldr	r3, [pc, #240]	@ (800861c <xQueueReceive+0x1c0>)
 800852a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800852e:	601a      	str	r2, [r3, #0]
 8008530:	f3bf 8f4f 	dsb	sy
 8008534:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008538:	f001 fe28 	bl	800a18c <vPortExitCritical>
				return pdPASS;
 800853c:	2301      	movs	r3, #1
 800853e:	e069      	b.n	8008614 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2b00      	cmp	r3, #0
 8008544:	d103      	bne.n	800854e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008546:	f001 fe21 	bl	800a18c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800854a:	2300      	movs	r3, #0
 800854c:	e062      	b.n	8008614 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800854e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008550:	2b00      	cmp	r3, #0
 8008552:	d106      	bne.n	8008562 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008554:	f107 0310 	add.w	r3, r7, #16
 8008558:	4618      	mov	r0, r3
 800855a:	f000 ff13 	bl	8009384 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800855e:	2301      	movs	r3, #1
 8008560:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008562:	f001 fe13 	bl	800a18c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008566:	f000 fc7b 	bl	8008e60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800856a:	f001 fddd 	bl	800a128 <vPortEnterCritical>
 800856e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008570:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008574:	b25b      	sxtb	r3, r3
 8008576:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800857a:	d103      	bne.n	8008584 <xQueueReceive+0x128>
 800857c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800857e:	2200      	movs	r2, #0
 8008580:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008586:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800858a:	b25b      	sxtb	r3, r3
 800858c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008590:	d103      	bne.n	800859a <xQueueReceive+0x13e>
 8008592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008594:	2200      	movs	r2, #0
 8008596:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800859a:	f001 fdf7 	bl	800a18c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800859e:	1d3a      	adds	r2, r7, #4
 80085a0:	f107 0310 	add.w	r3, r7, #16
 80085a4:	4611      	mov	r1, r2
 80085a6:	4618      	mov	r0, r3
 80085a8:	f000 ff02 	bl	80093b0 <xTaskCheckForTimeOut>
 80085ac:	4603      	mov	r3, r0
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d123      	bne.n	80085fa <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80085b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80085b4:	f000 f93a 	bl	800882c <prvIsQueueEmpty>
 80085b8:	4603      	mov	r3, r0
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d017      	beq.n	80085ee <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80085be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085c0:	3324      	adds	r3, #36	@ 0x24
 80085c2:	687a      	ldr	r2, [r7, #4]
 80085c4:	4611      	mov	r1, r2
 80085c6:	4618      	mov	r0, r3
 80085c8:	f000 fe26 	bl	8009218 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80085cc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80085ce:	f000 f8db 	bl	8008788 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80085d2:	f000 fc53 	bl	8008e7c <xTaskResumeAll>
 80085d6:	4603      	mov	r3, r0
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d189      	bne.n	80084f0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80085dc:	4b0f      	ldr	r3, [pc, #60]	@ (800861c <xQueueReceive+0x1c0>)
 80085de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80085e2:	601a      	str	r2, [r3, #0]
 80085e4:	f3bf 8f4f 	dsb	sy
 80085e8:	f3bf 8f6f 	isb	sy
 80085ec:	e780      	b.n	80084f0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80085ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80085f0:	f000 f8ca 	bl	8008788 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80085f4:	f000 fc42 	bl	8008e7c <xTaskResumeAll>
 80085f8:	e77a      	b.n	80084f0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80085fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80085fc:	f000 f8c4 	bl	8008788 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008600:	f000 fc3c 	bl	8008e7c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008604:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008606:	f000 f911 	bl	800882c <prvIsQueueEmpty>
 800860a:	4603      	mov	r3, r0
 800860c:	2b00      	cmp	r3, #0
 800860e:	f43f af6f 	beq.w	80084f0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008612:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008614:	4618      	mov	r0, r3
 8008616:	3730      	adds	r7, #48	@ 0x30
 8008618:	46bd      	mov	sp, r7
 800861a:	bd80      	pop	{r7, pc}
 800861c:	e000ed04 	.word	0xe000ed04

08008620 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b084      	sub	sp, #16
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	2b00      	cmp	r3, #0
 8008630:	d10b      	bne.n	800864a <vQueueDelete+0x2a>
	__asm volatile
 8008632:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008636:	f383 8811 	msr	BASEPRI, r3
 800863a:	f3bf 8f6f 	isb	sy
 800863e:	f3bf 8f4f 	dsb	sy
 8008642:	60bb      	str	r3, [r7, #8]
}
 8008644:	bf00      	nop
 8008646:	bf00      	nop
 8008648:	e7fd      	b.n	8008646 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800864a:	68f8      	ldr	r0, [r7, #12]
 800864c:	f000 f946 	bl	80088dc <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8008656:	2b00      	cmp	r3, #0
 8008658:	d102      	bne.n	8008660 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800865a:	68f8      	ldr	r0, [r7, #12]
 800865c:	f001 ff54 	bl	800a508 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8008660:	bf00      	nop
 8008662:	3710      	adds	r7, #16
 8008664:	46bd      	mov	sp, r7
 8008666:	bd80      	pop	{r7, pc}

08008668 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008668:	b580      	push	{r7, lr}
 800866a:	b086      	sub	sp, #24
 800866c:	af00      	add	r7, sp, #0
 800866e:	60f8      	str	r0, [r7, #12]
 8008670:	60b9      	str	r1, [r7, #8]
 8008672:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008674:	2300      	movs	r3, #0
 8008676:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800867c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008682:	2b00      	cmp	r3, #0
 8008684:	d10d      	bne.n	80086a2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d14d      	bne.n	800872a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	689b      	ldr	r3, [r3, #8]
 8008692:	4618      	mov	r0, r3
 8008694:	f000 fff6 	bl	8009684 <xTaskPriorityDisinherit>
 8008698:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	2200      	movs	r2, #0
 800869e:	609a      	str	r2, [r3, #8]
 80086a0:	e043      	b.n	800872a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d119      	bne.n	80086dc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	6858      	ldr	r0, [r3, #4]
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086b0:	461a      	mov	r2, r3
 80086b2:	68b9      	ldr	r1, [r7, #8]
 80086b4:	f002 f8cc 	bl	800a850 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	685a      	ldr	r2, [r3, #4]
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086c0:	441a      	add	r2, r3
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	685a      	ldr	r2, [r3, #4]
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	689b      	ldr	r3, [r3, #8]
 80086ce:	429a      	cmp	r2, r3
 80086d0:	d32b      	bcc.n	800872a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	681a      	ldr	r2, [r3, #0]
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	605a      	str	r2, [r3, #4]
 80086da:	e026      	b.n	800872a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	68d8      	ldr	r0, [r3, #12]
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086e4:	461a      	mov	r2, r3
 80086e6:	68b9      	ldr	r1, [r7, #8]
 80086e8:	f002 f8b2 	bl	800a850 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	68da      	ldr	r2, [r3, #12]
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086f4:	425b      	negs	r3, r3
 80086f6:	441a      	add	r2, r3
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	68da      	ldr	r2, [r3, #12]
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	429a      	cmp	r2, r3
 8008706:	d207      	bcs.n	8008718 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	689a      	ldr	r2, [r3, #8]
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008710:	425b      	negs	r3, r3
 8008712:	441a      	add	r2, r3
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	2b02      	cmp	r3, #2
 800871c:	d105      	bne.n	800872a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800871e:	693b      	ldr	r3, [r7, #16]
 8008720:	2b00      	cmp	r3, #0
 8008722:	d002      	beq.n	800872a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008724:	693b      	ldr	r3, [r7, #16]
 8008726:	3b01      	subs	r3, #1
 8008728:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800872a:	693b      	ldr	r3, [r7, #16]
 800872c:	1c5a      	adds	r2, r3, #1
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008732:	697b      	ldr	r3, [r7, #20]
}
 8008734:	4618      	mov	r0, r3
 8008736:	3718      	adds	r7, #24
 8008738:	46bd      	mov	sp, r7
 800873a:	bd80      	pop	{r7, pc}

0800873c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800873c:	b580      	push	{r7, lr}
 800873e:	b082      	sub	sp, #8
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
 8008744:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800874a:	2b00      	cmp	r3, #0
 800874c:	d018      	beq.n	8008780 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	68da      	ldr	r2, [r3, #12]
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008756:	441a      	add	r2, r3
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	68da      	ldr	r2, [r3, #12]
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	689b      	ldr	r3, [r3, #8]
 8008764:	429a      	cmp	r2, r3
 8008766:	d303      	bcc.n	8008770 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681a      	ldr	r2, [r3, #0]
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	68d9      	ldr	r1, [r3, #12]
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008778:	461a      	mov	r2, r3
 800877a:	6838      	ldr	r0, [r7, #0]
 800877c:	f002 f868 	bl	800a850 <memcpy>
	}
}
 8008780:	bf00      	nop
 8008782:	3708      	adds	r7, #8
 8008784:	46bd      	mov	sp, r7
 8008786:	bd80      	pop	{r7, pc}

08008788 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008788:	b580      	push	{r7, lr}
 800878a:	b084      	sub	sp, #16
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008790:	f001 fcca 	bl	800a128 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800879a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800879c:	e011      	b.n	80087c2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d012      	beq.n	80087cc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	3324      	adds	r3, #36	@ 0x24
 80087aa:	4618      	mov	r0, r3
 80087ac:	f000 fd86 	bl	80092bc <xTaskRemoveFromEventList>
 80087b0:	4603      	mov	r3, r0
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d001      	beq.n	80087ba <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80087b6:	f000 fe5f 	bl	8009478 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80087ba:	7bfb      	ldrb	r3, [r7, #15]
 80087bc:	3b01      	subs	r3, #1
 80087be:	b2db      	uxtb	r3, r3
 80087c0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80087c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	dce9      	bgt.n	800879e <prvUnlockQueue+0x16>
 80087ca:	e000      	b.n	80087ce <prvUnlockQueue+0x46>
					break;
 80087cc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	22ff      	movs	r2, #255	@ 0xff
 80087d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80087d6:	f001 fcd9 	bl	800a18c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80087da:	f001 fca5 	bl	800a128 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80087e4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80087e6:	e011      	b.n	800880c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	691b      	ldr	r3, [r3, #16]
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d012      	beq.n	8008816 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	3310      	adds	r3, #16
 80087f4:	4618      	mov	r0, r3
 80087f6:	f000 fd61 	bl	80092bc <xTaskRemoveFromEventList>
 80087fa:	4603      	mov	r3, r0
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d001      	beq.n	8008804 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008800:	f000 fe3a 	bl	8009478 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008804:	7bbb      	ldrb	r3, [r7, #14]
 8008806:	3b01      	subs	r3, #1
 8008808:	b2db      	uxtb	r3, r3
 800880a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800880c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008810:	2b00      	cmp	r3, #0
 8008812:	dce9      	bgt.n	80087e8 <prvUnlockQueue+0x60>
 8008814:	e000      	b.n	8008818 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008816:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	22ff      	movs	r2, #255	@ 0xff
 800881c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008820:	f001 fcb4 	bl	800a18c <vPortExitCritical>
}
 8008824:	bf00      	nop
 8008826:	3710      	adds	r7, #16
 8008828:	46bd      	mov	sp, r7
 800882a:	bd80      	pop	{r7, pc}

0800882c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800882c:	b580      	push	{r7, lr}
 800882e:	b084      	sub	sp, #16
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008834:	f001 fc78 	bl	800a128 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800883c:	2b00      	cmp	r3, #0
 800883e:	d102      	bne.n	8008846 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008840:	2301      	movs	r3, #1
 8008842:	60fb      	str	r3, [r7, #12]
 8008844:	e001      	b.n	800884a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008846:	2300      	movs	r3, #0
 8008848:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800884a:	f001 fc9f 	bl	800a18c <vPortExitCritical>

	return xReturn;
 800884e:	68fb      	ldr	r3, [r7, #12]
}
 8008850:	4618      	mov	r0, r3
 8008852:	3710      	adds	r7, #16
 8008854:	46bd      	mov	sp, r7
 8008856:	bd80      	pop	{r7, pc}

08008858 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008858:	b580      	push	{r7, lr}
 800885a:	b084      	sub	sp, #16
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008860:	f001 fc62 	bl	800a128 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800886c:	429a      	cmp	r2, r3
 800886e:	d102      	bne.n	8008876 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008870:	2301      	movs	r3, #1
 8008872:	60fb      	str	r3, [r7, #12]
 8008874:	e001      	b.n	800887a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008876:	2300      	movs	r3, #0
 8008878:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800887a:	f001 fc87 	bl	800a18c <vPortExitCritical>

	return xReturn;
 800887e:	68fb      	ldr	r3, [r7, #12]
}
 8008880:	4618      	mov	r0, r3
 8008882:	3710      	adds	r7, #16
 8008884:	46bd      	mov	sp, r7
 8008886:	bd80      	pop	{r7, pc}

08008888 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008888:	b480      	push	{r7}
 800888a:	b085      	sub	sp, #20
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
 8008890:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008892:	2300      	movs	r3, #0
 8008894:	60fb      	str	r3, [r7, #12]
 8008896:	e014      	b.n	80088c2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008898:	4a0f      	ldr	r2, [pc, #60]	@ (80088d8 <vQueueAddToRegistry+0x50>)
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d10b      	bne.n	80088bc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80088a4:	490c      	ldr	r1, [pc, #48]	@ (80088d8 <vQueueAddToRegistry+0x50>)
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	683a      	ldr	r2, [r7, #0]
 80088aa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80088ae:	4a0a      	ldr	r2, [pc, #40]	@ (80088d8 <vQueueAddToRegistry+0x50>)
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	00db      	lsls	r3, r3, #3
 80088b4:	4413      	add	r3, r2
 80088b6:	687a      	ldr	r2, [r7, #4]
 80088b8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80088ba:	e006      	b.n	80088ca <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	3301      	adds	r3, #1
 80088c0:	60fb      	str	r3, [r7, #12]
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	2b07      	cmp	r3, #7
 80088c6:	d9e7      	bls.n	8008898 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80088c8:	bf00      	nop
 80088ca:	bf00      	nop
 80088cc:	3714      	adds	r7, #20
 80088ce:	46bd      	mov	sp, r7
 80088d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d4:	4770      	bx	lr
 80088d6:	bf00      	nop
 80088d8:	20000a48 	.word	0x20000a48

080088dc <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80088dc:	b480      	push	{r7}
 80088de:	b085      	sub	sp, #20
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80088e4:	2300      	movs	r3, #0
 80088e6:	60fb      	str	r3, [r7, #12]
 80088e8:	e016      	b.n	8008918 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80088ea:	4a10      	ldr	r2, [pc, #64]	@ (800892c <vQueueUnregisterQueue+0x50>)
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	00db      	lsls	r3, r3, #3
 80088f0:	4413      	add	r3, r2
 80088f2:	685b      	ldr	r3, [r3, #4]
 80088f4:	687a      	ldr	r2, [r7, #4]
 80088f6:	429a      	cmp	r2, r3
 80088f8:	d10b      	bne.n	8008912 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80088fa:	4a0c      	ldr	r2, [pc, #48]	@ (800892c <vQueueUnregisterQueue+0x50>)
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	2100      	movs	r1, #0
 8008900:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8008904:	4a09      	ldr	r2, [pc, #36]	@ (800892c <vQueueUnregisterQueue+0x50>)
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	00db      	lsls	r3, r3, #3
 800890a:	4413      	add	r3, r2
 800890c:	2200      	movs	r2, #0
 800890e:	605a      	str	r2, [r3, #4]
				break;
 8008910:	e006      	b.n	8008920 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	3301      	adds	r3, #1
 8008916:	60fb      	str	r3, [r7, #12]
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	2b07      	cmp	r3, #7
 800891c:	d9e5      	bls.n	80088ea <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800891e:	bf00      	nop
 8008920:	bf00      	nop
 8008922:	3714      	adds	r7, #20
 8008924:	46bd      	mov	sp, r7
 8008926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892a:	4770      	bx	lr
 800892c:	20000a48 	.word	0x20000a48

08008930 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008930:	b580      	push	{r7, lr}
 8008932:	b086      	sub	sp, #24
 8008934:	af00      	add	r7, sp, #0
 8008936:	60f8      	str	r0, [r7, #12]
 8008938:	60b9      	str	r1, [r7, #8]
 800893a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008940:	f001 fbf2 	bl	800a128 <vPortEnterCritical>
 8008944:	697b      	ldr	r3, [r7, #20]
 8008946:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800894a:	b25b      	sxtb	r3, r3
 800894c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008950:	d103      	bne.n	800895a <vQueueWaitForMessageRestricted+0x2a>
 8008952:	697b      	ldr	r3, [r7, #20]
 8008954:	2200      	movs	r2, #0
 8008956:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800895a:	697b      	ldr	r3, [r7, #20]
 800895c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008960:	b25b      	sxtb	r3, r3
 8008962:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008966:	d103      	bne.n	8008970 <vQueueWaitForMessageRestricted+0x40>
 8008968:	697b      	ldr	r3, [r7, #20]
 800896a:	2200      	movs	r2, #0
 800896c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008970:	f001 fc0c 	bl	800a18c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008974:	697b      	ldr	r3, [r7, #20]
 8008976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008978:	2b00      	cmp	r3, #0
 800897a:	d106      	bne.n	800898a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800897c:	697b      	ldr	r3, [r7, #20]
 800897e:	3324      	adds	r3, #36	@ 0x24
 8008980:	687a      	ldr	r2, [r7, #4]
 8008982:	68b9      	ldr	r1, [r7, #8]
 8008984:	4618      	mov	r0, r3
 8008986:	f000 fc6d 	bl	8009264 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800898a:	6978      	ldr	r0, [r7, #20]
 800898c:	f7ff fefc 	bl	8008788 <prvUnlockQueue>
	}
 8008990:	bf00      	nop
 8008992:	3718      	adds	r7, #24
 8008994:	46bd      	mov	sp, r7
 8008996:	bd80      	pop	{r7, pc}

08008998 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008998:	b580      	push	{r7, lr}
 800899a:	b08e      	sub	sp, #56	@ 0x38
 800899c:	af04      	add	r7, sp, #16
 800899e:	60f8      	str	r0, [r7, #12]
 80089a0:	60b9      	str	r1, [r7, #8]
 80089a2:	607a      	str	r2, [r7, #4]
 80089a4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80089a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d10b      	bne.n	80089c4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80089ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089b0:	f383 8811 	msr	BASEPRI, r3
 80089b4:	f3bf 8f6f 	isb	sy
 80089b8:	f3bf 8f4f 	dsb	sy
 80089bc:	623b      	str	r3, [r7, #32]
}
 80089be:	bf00      	nop
 80089c0:	bf00      	nop
 80089c2:	e7fd      	b.n	80089c0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80089c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d10b      	bne.n	80089e2 <xTaskCreateStatic+0x4a>
	__asm volatile
 80089ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089ce:	f383 8811 	msr	BASEPRI, r3
 80089d2:	f3bf 8f6f 	isb	sy
 80089d6:	f3bf 8f4f 	dsb	sy
 80089da:	61fb      	str	r3, [r7, #28]
}
 80089dc:	bf00      	nop
 80089de:	bf00      	nop
 80089e0:	e7fd      	b.n	80089de <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80089e2:	23a8      	movs	r3, #168	@ 0xa8
 80089e4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80089e6:	693b      	ldr	r3, [r7, #16]
 80089e8:	2ba8      	cmp	r3, #168	@ 0xa8
 80089ea:	d00b      	beq.n	8008a04 <xTaskCreateStatic+0x6c>
	__asm volatile
 80089ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089f0:	f383 8811 	msr	BASEPRI, r3
 80089f4:	f3bf 8f6f 	isb	sy
 80089f8:	f3bf 8f4f 	dsb	sy
 80089fc:	61bb      	str	r3, [r7, #24]
}
 80089fe:	bf00      	nop
 8008a00:	bf00      	nop
 8008a02:	e7fd      	b.n	8008a00 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008a04:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008a06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d01e      	beq.n	8008a4a <xTaskCreateStatic+0xb2>
 8008a0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d01b      	beq.n	8008a4a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008a12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a14:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a18:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008a1a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a1e:	2202      	movs	r2, #2
 8008a20:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008a24:	2300      	movs	r3, #0
 8008a26:	9303      	str	r3, [sp, #12]
 8008a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a2a:	9302      	str	r3, [sp, #8]
 8008a2c:	f107 0314 	add.w	r3, r7, #20
 8008a30:	9301      	str	r3, [sp, #4]
 8008a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a34:	9300      	str	r3, [sp, #0]
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	687a      	ldr	r2, [r7, #4]
 8008a3a:	68b9      	ldr	r1, [r7, #8]
 8008a3c:	68f8      	ldr	r0, [r7, #12]
 8008a3e:	f000 f851 	bl	8008ae4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008a42:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008a44:	f000 f8f6 	bl	8008c34 <prvAddNewTaskToReadyList>
 8008a48:	e001      	b.n	8008a4e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008a4e:	697b      	ldr	r3, [r7, #20]
	}
 8008a50:	4618      	mov	r0, r3
 8008a52:	3728      	adds	r7, #40	@ 0x28
 8008a54:	46bd      	mov	sp, r7
 8008a56:	bd80      	pop	{r7, pc}

08008a58 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b08c      	sub	sp, #48	@ 0x30
 8008a5c:	af04      	add	r7, sp, #16
 8008a5e:	60f8      	str	r0, [r7, #12]
 8008a60:	60b9      	str	r1, [r7, #8]
 8008a62:	603b      	str	r3, [r7, #0]
 8008a64:	4613      	mov	r3, r2
 8008a66:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008a68:	88fb      	ldrh	r3, [r7, #6]
 8008a6a:	009b      	lsls	r3, r3, #2
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	f001 fc7d 	bl	800a36c <pvPortMalloc>
 8008a72:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008a74:	697b      	ldr	r3, [r7, #20]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d00e      	beq.n	8008a98 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008a7a:	20a8      	movs	r0, #168	@ 0xa8
 8008a7c:	f001 fc76 	bl	800a36c <pvPortMalloc>
 8008a80:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008a82:	69fb      	ldr	r3, [r7, #28]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d003      	beq.n	8008a90 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008a88:	69fb      	ldr	r3, [r7, #28]
 8008a8a:	697a      	ldr	r2, [r7, #20]
 8008a8c:	631a      	str	r2, [r3, #48]	@ 0x30
 8008a8e:	e005      	b.n	8008a9c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008a90:	6978      	ldr	r0, [r7, #20]
 8008a92:	f001 fd39 	bl	800a508 <vPortFree>
 8008a96:	e001      	b.n	8008a9c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008a98:	2300      	movs	r3, #0
 8008a9a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008a9c:	69fb      	ldr	r3, [r7, #28]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d017      	beq.n	8008ad2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008aa2:	69fb      	ldr	r3, [r7, #28]
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008aaa:	88fa      	ldrh	r2, [r7, #6]
 8008aac:	2300      	movs	r3, #0
 8008aae:	9303      	str	r3, [sp, #12]
 8008ab0:	69fb      	ldr	r3, [r7, #28]
 8008ab2:	9302      	str	r3, [sp, #8]
 8008ab4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ab6:	9301      	str	r3, [sp, #4]
 8008ab8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008aba:	9300      	str	r3, [sp, #0]
 8008abc:	683b      	ldr	r3, [r7, #0]
 8008abe:	68b9      	ldr	r1, [r7, #8]
 8008ac0:	68f8      	ldr	r0, [r7, #12]
 8008ac2:	f000 f80f 	bl	8008ae4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008ac6:	69f8      	ldr	r0, [r7, #28]
 8008ac8:	f000 f8b4 	bl	8008c34 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008acc:	2301      	movs	r3, #1
 8008ace:	61bb      	str	r3, [r7, #24]
 8008ad0:	e002      	b.n	8008ad8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008ad2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008ad6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008ad8:	69bb      	ldr	r3, [r7, #24]
	}
 8008ada:	4618      	mov	r0, r3
 8008adc:	3720      	adds	r7, #32
 8008ade:	46bd      	mov	sp, r7
 8008ae0:	bd80      	pop	{r7, pc}
	...

08008ae4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	b088      	sub	sp, #32
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	60f8      	str	r0, [r7, #12]
 8008aec:	60b9      	str	r1, [r7, #8]
 8008aee:	607a      	str	r2, [r7, #4]
 8008af0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008af4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	009b      	lsls	r3, r3, #2
 8008afa:	461a      	mov	r2, r3
 8008afc:	21a5      	movs	r1, #165	@ 0xa5
 8008afe:	f001 fe23 	bl	800a748 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b04:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008b0c:	3b01      	subs	r3, #1
 8008b0e:	009b      	lsls	r3, r3, #2
 8008b10:	4413      	add	r3, r2
 8008b12:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008b14:	69bb      	ldr	r3, [r7, #24]
 8008b16:	f023 0307 	bic.w	r3, r3, #7
 8008b1a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008b1c:	69bb      	ldr	r3, [r7, #24]
 8008b1e:	f003 0307 	and.w	r3, r3, #7
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d00b      	beq.n	8008b3e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8008b26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b2a:	f383 8811 	msr	BASEPRI, r3
 8008b2e:	f3bf 8f6f 	isb	sy
 8008b32:	f3bf 8f4f 	dsb	sy
 8008b36:	617b      	str	r3, [r7, #20]
}
 8008b38:	bf00      	nop
 8008b3a:	bf00      	nop
 8008b3c:	e7fd      	b.n	8008b3a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008b3e:	68bb      	ldr	r3, [r7, #8]
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d01f      	beq.n	8008b84 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008b44:	2300      	movs	r3, #0
 8008b46:	61fb      	str	r3, [r7, #28]
 8008b48:	e012      	b.n	8008b70 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008b4a:	68ba      	ldr	r2, [r7, #8]
 8008b4c:	69fb      	ldr	r3, [r7, #28]
 8008b4e:	4413      	add	r3, r2
 8008b50:	7819      	ldrb	r1, [r3, #0]
 8008b52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b54:	69fb      	ldr	r3, [r7, #28]
 8008b56:	4413      	add	r3, r2
 8008b58:	3334      	adds	r3, #52	@ 0x34
 8008b5a:	460a      	mov	r2, r1
 8008b5c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008b5e:	68ba      	ldr	r2, [r7, #8]
 8008b60:	69fb      	ldr	r3, [r7, #28]
 8008b62:	4413      	add	r3, r2
 8008b64:	781b      	ldrb	r3, [r3, #0]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d006      	beq.n	8008b78 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008b6a:	69fb      	ldr	r3, [r7, #28]
 8008b6c:	3301      	adds	r3, #1
 8008b6e:	61fb      	str	r3, [r7, #28]
 8008b70:	69fb      	ldr	r3, [r7, #28]
 8008b72:	2b0f      	cmp	r3, #15
 8008b74:	d9e9      	bls.n	8008b4a <prvInitialiseNewTask+0x66>
 8008b76:	e000      	b.n	8008b7a <prvInitialiseNewTask+0x96>
			{
				break;
 8008b78:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b7c:	2200      	movs	r2, #0
 8008b7e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008b82:	e003      	b.n	8008b8c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008b84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b86:	2200      	movs	r2, #0
 8008b88:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008b8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b8e:	2b37      	cmp	r3, #55	@ 0x37
 8008b90:	d901      	bls.n	8008b96 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008b92:	2337      	movs	r3, #55	@ 0x37
 8008b94:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b98:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008b9a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b9e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008ba0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008ba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008ba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008baa:	3304      	adds	r3, #4
 8008bac:	4618      	mov	r0, r3
 8008bae:	f7ff f86d 	bl	8007c8c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008bb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bb4:	3318      	adds	r3, #24
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	f7ff f868 	bl	8007c8c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bbe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008bc0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008bc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bc4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bca:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008bcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008bd0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008bd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bdc:	2200      	movs	r2, #0
 8008bde:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008be4:	3354      	adds	r3, #84	@ 0x54
 8008be6:	224c      	movs	r2, #76	@ 0x4c
 8008be8:	2100      	movs	r1, #0
 8008bea:	4618      	mov	r0, r3
 8008bec:	f001 fdac 	bl	800a748 <memset>
 8008bf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bf2:	4a0d      	ldr	r2, [pc, #52]	@ (8008c28 <prvInitialiseNewTask+0x144>)
 8008bf4:	659a      	str	r2, [r3, #88]	@ 0x58
 8008bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bf8:	4a0c      	ldr	r2, [pc, #48]	@ (8008c2c <prvInitialiseNewTask+0x148>)
 8008bfa:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bfe:	4a0c      	ldr	r2, [pc, #48]	@ (8008c30 <prvInitialiseNewTask+0x14c>)
 8008c00:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008c02:	683a      	ldr	r2, [r7, #0]
 8008c04:	68f9      	ldr	r1, [r7, #12]
 8008c06:	69b8      	ldr	r0, [r7, #24]
 8008c08:	f001 f95a 	bl	8009ec0 <pxPortInitialiseStack>
 8008c0c:	4602      	mov	r2, r0
 8008c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c10:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008c12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d002      	beq.n	8008c1e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008c18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c1c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008c1e:	bf00      	nop
 8008c20:	3720      	adds	r7, #32
 8008c22:	46bd      	mov	sp, r7
 8008c24:	bd80      	pop	{r7, pc}
 8008c26:	bf00      	nop
 8008c28:	20001c94 	.word	0x20001c94
 8008c2c:	20001cfc 	.word	0x20001cfc
 8008c30:	20001d64 	.word	0x20001d64

08008c34 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008c34:	b580      	push	{r7, lr}
 8008c36:	b082      	sub	sp, #8
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008c3c:	f001 fa74 	bl	800a128 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008c40:	4b2d      	ldr	r3, [pc, #180]	@ (8008cf8 <prvAddNewTaskToReadyList+0xc4>)
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	3301      	adds	r3, #1
 8008c46:	4a2c      	ldr	r2, [pc, #176]	@ (8008cf8 <prvAddNewTaskToReadyList+0xc4>)
 8008c48:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008c4a:	4b2c      	ldr	r3, [pc, #176]	@ (8008cfc <prvAddNewTaskToReadyList+0xc8>)
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d109      	bne.n	8008c66 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008c52:	4a2a      	ldr	r2, [pc, #168]	@ (8008cfc <prvAddNewTaskToReadyList+0xc8>)
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008c58:	4b27      	ldr	r3, [pc, #156]	@ (8008cf8 <prvAddNewTaskToReadyList+0xc4>)
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	2b01      	cmp	r3, #1
 8008c5e:	d110      	bne.n	8008c82 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008c60:	f000 fc2e 	bl	80094c0 <prvInitialiseTaskLists>
 8008c64:	e00d      	b.n	8008c82 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008c66:	4b26      	ldr	r3, [pc, #152]	@ (8008d00 <prvAddNewTaskToReadyList+0xcc>)
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d109      	bne.n	8008c82 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008c6e:	4b23      	ldr	r3, [pc, #140]	@ (8008cfc <prvAddNewTaskToReadyList+0xc8>)
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c78:	429a      	cmp	r2, r3
 8008c7a:	d802      	bhi.n	8008c82 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008c7c:	4a1f      	ldr	r2, [pc, #124]	@ (8008cfc <prvAddNewTaskToReadyList+0xc8>)
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008c82:	4b20      	ldr	r3, [pc, #128]	@ (8008d04 <prvAddNewTaskToReadyList+0xd0>)
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	3301      	adds	r3, #1
 8008c88:	4a1e      	ldr	r2, [pc, #120]	@ (8008d04 <prvAddNewTaskToReadyList+0xd0>)
 8008c8a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008c8c:	4b1d      	ldr	r3, [pc, #116]	@ (8008d04 <prvAddNewTaskToReadyList+0xd0>)
 8008c8e:	681a      	ldr	r2, [r3, #0]
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c98:	4b1b      	ldr	r3, [pc, #108]	@ (8008d08 <prvAddNewTaskToReadyList+0xd4>)
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	429a      	cmp	r2, r3
 8008c9e:	d903      	bls.n	8008ca8 <prvAddNewTaskToReadyList+0x74>
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ca4:	4a18      	ldr	r2, [pc, #96]	@ (8008d08 <prvAddNewTaskToReadyList+0xd4>)
 8008ca6:	6013      	str	r3, [r2, #0]
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cac:	4613      	mov	r3, r2
 8008cae:	009b      	lsls	r3, r3, #2
 8008cb0:	4413      	add	r3, r2
 8008cb2:	009b      	lsls	r3, r3, #2
 8008cb4:	4a15      	ldr	r2, [pc, #84]	@ (8008d0c <prvAddNewTaskToReadyList+0xd8>)
 8008cb6:	441a      	add	r2, r3
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	3304      	adds	r3, #4
 8008cbc:	4619      	mov	r1, r3
 8008cbe:	4610      	mov	r0, r2
 8008cc0:	f7fe fff1 	bl	8007ca6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008cc4:	f001 fa62 	bl	800a18c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008cc8:	4b0d      	ldr	r3, [pc, #52]	@ (8008d00 <prvAddNewTaskToReadyList+0xcc>)
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d00e      	beq.n	8008cee <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008cd0:	4b0a      	ldr	r3, [pc, #40]	@ (8008cfc <prvAddNewTaskToReadyList+0xc8>)
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cda:	429a      	cmp	r2, r3
 8008cdc:	d207      	bcs.n	8008cee <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008cde:	4b0c      	ldr	r3, [pc, #48]	@ (8008d10 <prvAddNewTaskToReadyList+0xdc>)
 8008ce0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ce4:	601a      	str	r2, [r3, #0]
 8008ce6:	f3bf 8f4f 	dsb	sy
 8008cea:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008cee:	bf00      	nop
 8008cf0:	3708      	adds	r7, #8
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	bd80      	pop	{r7, pc}
 8008cf6:	bf00      	nop
 8008cf8:	20000f5c 	.word	0x20000f5c
 8008cfc:	20000a88 	.word	0x20000a88
 8008d00:	20000f68 	.word	0x20000f68
 8008d04:	20000f78 	.word	0x20000f78
 8008d08:	20000f64 	.word	0x20000f64
 8008d0c:	20000a8c 	.word	0x20000a8c
 8008d10:	e000ed04 	.word	0xe000ed04

08008d14 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b084      	sub	sp, #16
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d018      	beq.n	8008d58 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008d26:	4b14      	ldr	r3, [pc, #80]	@ (8008d78 <vTaskDelay+0x64>)
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d00b      	beq.n	8008d46 <vTaskDelay+0x32>
	__asm volatile
 8008d2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d32:	f383 8811 	msr	BASEPRI, r3
 8008d36:	f3bf 8f6f 	isb	sy
 8008d3a:	f3bf 8f4f 	dsb	sy
 8008d3e:	60bb      	str	r3, [r7, #8]
}
 8008d40:	bf00      	nop
 8008d42:	bf00      	nop
 8008d44:	e7fd      	b.n	8008d42 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008d46:	f000 f88b 	bl	8008e60 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008d4a:	2100      	movs	r1, #0
 8008d4c:	6878      	ldr	r0, [r7, #4]
 8008d4e:	f000 fd09 	bl	8009764 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008d52:	f000 f893 	bl	8008e7c <xTaskResumeAll>
 8008d56:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d107      	bne.n	8008d6e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008d5e:	4b07      	ldr	r3, [pc, #28]	@ (8008d7c <vTaskDelay+0x68>)
 8008d60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d64:	601a      	str	r2, [r3, #0]
 8008d66:	f3bf 8f4f 	dsb	sy
 8008d6a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008d6e:	bf00      	nop
 8008d70:	3710      	adds	r7, #16
 8008d72:	46bd      	mov	sp, r7
 8008d74:	bd80      	pop	{r7, pc}
 8008d76:	bf00      	nop
 8008d78:	20000f84 	.word	0x20000f84
 8008d7c:	e000ed04 	.word	0xe000ed04

08008d80 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008d80:	b580      	push	{r7, lr}
 8008d82:	b08a      	sub	sp, #40	@ 0x28
 8008d84:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008d86:	2300      	movs	r3, #0
 8008d88:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008d8e:	463a      	mov	r2, r7
 8008d90:	1d39      	adds	r1, r7, #4
 8008d92:	f107 0308 	add.w	r3, r7, #8
 8008d96:	4618      	mov	r0, r3
 8008d98:	f7fe ff24 	bl	8007be4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008d9c:	6839      	ldr	r1, [r7, #0]
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	68ba      	ldr	r2, [r7, #8]
 8008da2:	9202      	str	r2, [sp, #8]
 8008da4:	9301      	str	r3, [sp, #4]
 8008da6:	2300      	movs	r3, #0
 8008da8:	9300      	str	r3, [sp, #0]
 8008daa:	2300      	movs	r3, #0
 8008dac:	460a      	mov	r2, r1
 8008dae:	4924      	ldr	r1, [pc, #144]	@ (8008e40 <vTaskStartScheduler+0xc0>)
 8008db0:	4824      	ldr	r0, [pc, #144]	@ (8008e44 <vTaskStartScheduler+0xc4>)
 8008db2:	f7ff fdf1 	bl	8008998 <xTaskCreateStatic>
 8008db6:	4603      	mov	r3, r0
 8008db8:	4a23      	ldr	r2, [pc, #140]	@ (8008e48 <vTaskStartScheduler+0xc8>)
 8008dba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008dbc:	4b22      	ldr	r3, [pc, #136]	@ (8008e48 <vTaskStartScheduler+0xc8>)
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d002      	beq.n	8008dca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008dc4:	2301      	movs	r3, #1
 8008dc6:	617b      	str	r3, [r7, #20]
 8008dc8:	e001      	b.n	8008dce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008dca:	2300      	movs	r3, #0
 8008dcc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008dce:	697b      	ldr	r3, [r7, #20]
 8008dd0:	2b01      	cmp	r3, #1
 8008dd2:	d102      	bne.n	8008dda <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008dd4:	f000 fd1a 	bl	800980c <xTimerCreateTimerTask>
 8008dd8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008dda:	697b      	ldr	r3, [r7, #20]
 8008ddc:	2b01      	cmp	r3, #1
 8008dde:	d11b      	bne.n	8008e18 <vTaskStartScheduler+0x98>
	__asm volatile
 8008de0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008de4:	f383 8811 	msr	BASEPRI, r3
 8008de8:	f3bf 8f6f 	isb	sy
 8008dec:	f3bf 8f4f 	dsb	sy
 8008df0:	613b      	str	r3, [r7, #16]
}
 8008df2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008df4:	4b15      	ldr	r3, [pc, #84]	@ (8008e4c <vTaskStartScheduler+0xcc>)
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	3354      	adds	r3, #84	@ 0x54
 8008dfa:	4a15      	ldr	r2, [pc, #84]	@ (8008e50 <vTaskStartScheduler+0xd0>)
 8008dfc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008dfe:	4b15      	ldr	r3, [pc, #84]	@ (8008e54 <vTaskStartScheduler+0xd4>)
 8008e00:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008e04:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008e06:	4b14      	ldr	r3, [pc, #80]	@ (8008e58 <vTaskStartScheduler+0xd8>)
 8008e08:	2201      	movs	r2, #1
 8008e0a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008e0c:	4b13      	ldr	r3, [pc, #76]	@ (8008e5c <vTaskStartScheduler+0xdc>)
 8008e0e:	2200      	movs	r2, #0
 8008e10:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008e12:	f001 f8e5 	bl	8009fe0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008e16:	e00f      	b.n	8008e38 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008e18:	697b      	ldr	r3, [r7, #20]
 8008e1a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008e1e:	d10b      	bne.n	8008e38 <vTaskStartScheduler+0xb8>
	__asm volatile
 8008e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e24:	f383 8811 	msr	BASEPRI, r3
 8008e28:	f3bf 8f6f 	isb	sy
 8008e2c:	f3bf 8f4f 	dsb	sy
 8008e30:	60fb      	str	r3, [r7, #12]
}
 8008e32:	bf00      	nop
 8008e34:	bf00      	nop
 8008e36:	e7fd      	b.n	8008e34 <vTaskStartScheduler+0xb4>
}
 8008e38:	bf00      	nop
 8008e3a:	3718      	adds	r7, #24
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	bd80      	pop	{r7, pc}
 8008e40:	0800a978 	.word	0x0800a978
 8008e44:	08009491 	.word	0x08009491
 8008e48:	20000f80 	.word	0x20000f80
 8008e4c:	20000a88 	.word	0x20000a88
 8008e50:	20000010 	.word	0x20000010
 8008e54:	20000f7c 	.word	0x20000f7c
 8008e58:	20000f68 	.word	0x20000f68
 8008e5c:	20000f60 	.word	0x20000f60

08008e60 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008e60:	b480      	push	{r7}
 8008e62:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008e64:	4b04      	ldr	r3, [pc, #16]	@ (8008e78 <vTaskSuspendAll+0x18>)
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	3301      	adds	r3, #1
 8008e6a:	4a03      	ldr	r2, [pc, #12]	@ (8008e78 <vTaskSuspendAll+0x18>)
 8008e6c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008e6e:	bf00      	nop
 8008e70:	46bd      	mov	sp, r7
 8008e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e76:	4770      	bx	lr
 8008e78:	20000f84 	.word	0x20000f84

08008e7c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008e7c:	b580      	push	{r7, lr}
 8008e7e:	b084      	sub	sp, #16
 8008e80:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008e82:	2300      	movs	r3, #0
 8008e84:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008e86:	2300      	movs	r3, #0
 8008e88:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008e8a:	4b42      	ldr	r3, [pc, #264]	@ (8008f94 <xTaskResumeAll+0x118>)
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d10b      	bne.n	8008eaa <xTaskResumeAll+0x2e>
	__asm volatile
 8008e92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e96:	f383 8811 	msr	BASEPRI, r3
 8008e9a:	f3bf 8f6f 	isb	sy
 8008e9e:	f3bf 8f4f 	dsb	sy
 8008ea2:	603b      	str	r3, [r7, #0]
}
 8008ea4:	bf00      	nop
 8008ea6:	bf00      	nop
 8008ea8:	e7fd      	b.n	8008ea6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008eaa:	f001 f93d 	bl	800a128 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008eae:	4b39      	ldr	r3, [pc, #228]	@ (8008f94 <xTaskResumeAll+0x118>)
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	3b01      	subs	r3, #1
 8008eb4:	4a37      	ldr	r2, [pc, #220]	@ (8008f94 <xTaskResumeAll+0x118>)
 8008eb6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008eb8:	4b36      	ldr	r3, [pc, #216]	@ (8008f94 <xTaskResumeAll+0x118>)
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d162      	bne.n	8008f86 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008ec0:	4b35      	ldr	r3, [pc, #212]	@ (8008f98 <xTaskResumeAll+0x11c>)
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d05e      	beq.n	8008f86 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008ec8:	e02f      	b.n	8008f2a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008eca:	4b34      	ldr	r3, [pc, #208]	@ (8008f9c <xTaskResumeAll+0x120>)
 8008ecc:	68db      	ldr	r3, [r3, #12]
 8008ece:	68db      	ldr	r3, [r3, #12]
 8008ed0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	3318      	adds	r3, #24
 8008ed6:	4618      	mov	r0, r3
 8008ed8:	f7fe ff42 	bl	8007d60 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	3304      	adds	r3, #4
 8008ee0:	4618      	mov	r0, r3
 8008ee2:	f7fe ff3d 	bl	8007d60 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008eea:	4b2d      	ldr	r3, [pc, #180]	@ (8008fa0 <xTaskResumeAll+0x124>)
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	429a      	cmp	r2, r3
 8008ef0:	d903      	bls.n	8008efa <xTaskResumeAll+0x7e>
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ef6:	4a2a      	ldr	r2, [pc, #168]	@ (8008fa0 <xTaskResumeAll+0x124>)
 8008ef8:	6013      	str	r3, [r2, #0]
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008efe:	4613      	mov	r3, r2
 8008f00:	009b      	lsls	r3, r3, #2
 8008f02:	4413      	add	r3, r2
 8008f04:	009b      	lsls	r3, r3, #2
 8008f06:	4a27      	ldr	r2, [pc, #156]	@ (8008fa4 <xTaskResumeAll+0x128>)
 8008f08:	441a      	add	r2, r3
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	3304      	adds	r3, #4
 8008f0e:	4619      	mov	r1, r3
 8008f10:	4610      	mov	r0, r2
 8008f12:	f7fe fec8 	bl	8007ca6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f1a:	4b23      	ldr	r3, [pc, #140]	@ (8008fa8 <xTaskResumeAll+0x12c>)
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f20:	429a      	cmp	r2, r3
 8008f22:	d302      	bcc.n	8008f2a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008f24:	4b21      	ldr	r3, [pc, #132]	@ (8008fac <xTaskResumeAll+0x130>)
 8008f26:	2201      	movs	r2, #1
 8008f28:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008f2a:	4b1c      	ldr	r3, [pc, #112]	@ (8008f9c <xTaskResumeAll+0x120>)
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d1cb      	bne.n	8008eca <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d001      	beq.n	8008f3c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008f38:	f000 fb66 	bl	8009608 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008f3c:	4b1c      	ldr	r3, [pc, #112]	@ (8008fb0 <xTaskResumeAll+0x134>)
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d010      	beq.n	8008f6a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008f48:	f000 f846 	bl	8008fd8 <xTaskIncrementTick>
 8008f4c:	4603      	mov	r3, r0
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d002      	beq.n	8008f58 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008f52:	4b16      	ldr	r3, [pc, #88]	@ (8008fac <xTaskResumeAll+0x130>)
 8008f54:	2201      	movs	r2, #1
 8008f56:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	3b01      	subs	r3, #1
 8008f5c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d1f1      	bne.n	8008f48 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008f64:	4b12      	ldr	r3, [pc, #72]	@ (8008fb0 <xTaskResumeAll+0x134>)
 8008f66:	2200      	movs	r2, #0
 8008f68:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008f6a:	4b10      	ldr	r3, [pc, #64]	@ (8008fac <xTaskResumeAll+0x130>)
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d009      	beq.n	8008f86 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008f72:	2301      	movs	r3, #1
 8008f74:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008f76:	4b0f      	ldr	r3, [pc, #60]	@ (8008fb4 <xTaskResumeAll+0x138>)
 8008f78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f7c:	601a      	str	r2, [r3, #0]
 8008f7e:	f3bf 8f4f 	dsb	sy
 8008f82:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008f86:	f001 f901 	bl	800a18c <vPortExitCritical>

	return xAlreadyYielded;
 8008f8a:	68bb      	ldr	r3, [r7, #8]
}
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	3710      	adds	r7, #16
 8008f90:	46bd      	mov	sp, r7
 8008f92:	bd80      	pop	{r7, pc}
 8008f94:	20000f84 	.word	0x20000f84
 8008f98:	20000f5c 	.word	0x20000f5c
 8008f9c:	20000f1c 	.word	0x20000f1c
 8008fa0:	20000f64 	.word	0x20000f64
 8008fa4:	20000a8c 	.word	0x20000a8c
 8008fa8:	20000a88 	.word	0x20000a88
 8008fac:	20000f70 	.word	0x20000f70
 8008fb0:	20000f6c 	.word	0x20000f6c
 8008fb4:	e000ed04 	.word	0xe000ed04

08008fb8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008fb8:	b480      	push	{r7}
 8008fba:	b083      	sub	sp, #12
 8008fbc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008fbe:	4b05      	ldr	r3, [pc, #20]	@ (8008fd4 <xTaskGetTickCount+0x1c>)
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008fc4:	687b      	ldr	r3, [r7, #4]
}
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	370c      	adds	r7, #12
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd0:	4770      	bx	lr
 8008fd2:	bf00      	nop
 8008fd4:	20000f60 	.word	0x20000f60

08008fd8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b086      	sub	sp, #24
 8008fdc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008fde:	2300      	movs	r3, #0
 8008fe0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008fe2:	4b4f      	ldr	r3, [pc, #316]	@ (8009120 <xTaskIncrementTick+0x148>)
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	f040 8090 	bne.w	800910c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008fec:	4b4d      	ldr	r3, [pc, #308]	@ (8009124 <xTaskIncrementTick+0x14c>)
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	3301      	adds	r3, #1
 8008ff2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008ff4:	4a4b      	ldr	r2, [pc, #300]	@ (8009124 <xTaskIncrementTick+0x14c>)
 8008ff6:	693b      	ldr	r3, [r7, #16]
 8008ff8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008ffa:	693b      	ldr	r3, [r7, #16]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d121      	bne.n	8009044 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009000:	4b49      	ldr	r3, [pc, #292]	@ (8009128 <xTaskIncrementTick+0x150>)
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d00b      	beq.n	8009022 <xTaskIncrementTick+0x4a>
	__asm volatile
 800900a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800900e:	f383 8811 	msr	BASEPRI, r3
 8009012:	f3bf 8f6f 	isb	sy
 8009016:	f3bf 8f4f 	dsb	sy
 800901a:	603b      	str	r3, [r7, #0]
}
 800901c:	bf00      	nop
 800901e:	bf00      	nop
 8009020:	e7fd      	b.n	800901e <xTaskIncrementTick+0x46>
 8009022:	4b41      	ldr	r3, [pc, #260]	@ (8009128 <xTaskIncrementTick+0x150>)
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	60fb      	str	r3, [r7, #12]
 8009028:	4b40      	ldr	r3, [pc, #256]	@ (800912c <xTaskIncrementTick+0x154>)
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	4a3e      	ldr	r2, [pc, #248]	@ (8009128 <xTaskIncrementTick+0x150>)
 800902e:	6013      	str	r3, [r2, #0]
 8009030:	4a3e      	ldr	r2, [pc, #248]	@ (800912c <xTaskIncrementTick+0x154>)
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	6013      	str	r3, [r2, #0]
 8009036:	4b3e      	ldr	r3, [pc, #248]	@ (8009130 <xTaskIncrementTick+0x158>)
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	3301      	adds	r3, #1
 800903c:	4a3c      	ldr	r2, [pc, #240]	@ (8009130 <xTaskIncrementTick+0x158>)
 800903e:	6013      	str	r3, [r2, #0]
 8009040:	f000 fae2 	bl	8009608 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009044:	4b3b      	ldr	r3, [pc, #236]	@ (8009134 <xTaskIncrementTick+0x15c>)
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	693a      	ldr	r2, [r7, #16]
 800904a:	429a      	cmp	r2, r3
 800904c:	d349      	bcc.n	80090e2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800904e:	4b36      	ldr	r3, [pc, #216]	@ (8009128 <xTaskIncrementTick+0x150>)
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	2b00      	cmp	r3, #0
 8009056:	d104      	bne.n	8009062 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009058:	4b36      	ldr	r3, [pc, #216]	@ (8009134 <xTaskIncrementTick+0x15c>)
 800905a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800905e:	601a      	str	r2, [r3, #0]
					break;
 8009060:	e03f      	b.n	80090e2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009062:	4b31      	ldr	r3, [pc, #196]	@ (8009128 <xTaskIncrementTick+0x150>)
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	68db      	ldr	r3, [r3, #12]
 8009068:	68db      	ldr	r3, [r3, #12]
 800906a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800906c:	68bb      	ldr	r3, [r7, #8]
 800906e:	685b      	ldr	r3, [r3, #4]
 8009070:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009072:	693a      	ldr	r2, [r7, #16]
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	429a      	cmp	r2, r3
 8009078:	d203      	bcs.n	8009082 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800907a:	4a2e      	ldr	r2, [pc, #184]	@ (8009134 <xTaskIncrementTick+0x15c>)
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009080:	e02f      	b.n	80090e2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009082:	68bb      	ldr	r3, [r7, #8]
 8009084:	3304      	adds	r3, #4
 8009086:	4618      	mov	r0, r3
 8009088:	f7fe fe6a 	bl	8007d60 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800908c:	68bb      	ldr	r3, [r7, #8]
 800908e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009090:	2b00      	cmp	r3, #0
 8009092:	d004      	beq.n	800909e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009094:	68bb      	ldr	r3, [r7, #8]
 8009096:	3318      	adds	r3, #24
 8009098:	4618      	mov	r0, r3
 800909a:	f7fe fe61 	bl	8007d60 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800909e:	68bb      	ldr	r3, [r7, #8]
 80090a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090a2:	4b25      	ldr	r3, [pc, #148]	@ (8009138 <xTaskIncrementTick+0x160>)
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	429a      	cmp	r2, r3
 80090a8:	d903      	bls.n	80090b2 <xTaskIncrementTick+0xda>
 80090aa:	68bb      	ldr	r3, [r7, #8]
 80090ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090ae:	4a22      	ldr	r2, [pc, #136]	@ (8009138 <xTaskIncrementTick+0x160>)
 80090b0:	6013      	str	r3, [r2, #0]
 80090b2:	68bb      	ldr	r3, [r7, #8]
 80090b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090b6:	4613      	mov	r3, r2
 80090b8:	009b      	lsls	r3, r3, #2
 80090ba:	4413      	add	r3, r2
 80090bc:	009b      	lsls	r3, r3, #2
 80090be:	4a1f      	ldr	r2, [pc, #124]	@ (800913c <xTaskIncrementTick+0x164>)
 80090c0:	441a      	add	r2, r3
 80090c2:	68bb      	ldr	r3, [r7, #8]
 80090c4:	3304      	adds	r3, #4
 80090c6:	4619      	mov	r1, r3
 80090c8:	4610      	mov	r0, r2
 80090ca:	f7fe fdec 	bl	8007ca6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80090ce:	68bb      	ldr	r3, [r7, #8]
 80090d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090d2:	4b1b      	ldr	r3, [pc, #108]	@ (8009140 <xTaskIncrementTick+0x168>)
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090d8:	429a      	cmp	r2, r3
 80090da:	d3b8      	bcc.n	800904e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80090dc:	2301      	movs	r3, #1
 80090de:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80090e0:	e7b5      	b.n	800904e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80090e2:	4b17      	ldr	r3, [pc, #92]	@ (8009140 <xTaskIncrementTick+0x168>)
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090e8:	4914      	ldr	r1, [pc, #80]	@ (800913c <xTaskIncrementTick+0x164>)
 80090ea:	4613      	mov	r3, r2
 80090ec:	009b      	lsls	r3, r3, #2
 80090ee:	4413      	add	r3, r2
 80090f0:	009b      	lsls	r3, r3, #2
 80090f2:	440b      	add	r3, r1
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	2b01      	cmp	r3, #1
 80090f8:	d901      	bls.n	80090fe <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80090fa:	2301      	movs	r3, #1
 80090fc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80090fe:	4b11      	ldr	r3, [pc, #68]	@ (8009144 <xTaskIncrementTick+0x16c>)
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d007      	beq.n	8009116 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8009106:	2301      	movs	r3, #1
 8009108:	617b      	str	r3, [r7, #20]
 800910a:	e004      	b.n	8009116 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800910c:	4b0e      	ldr	r3, [pc, #56]	@ (8009148 <xTaskIncrementTick+0x170>)
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	3301      	adds	r3, #1
 8009112:	4a0d      	ldr	r2, [pc, #52]	@ (8009148 <xTaskIncrementTick+0x170>)
 8009114:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009116:	697b      	ldr	r3, [r7, #20]
}
 8009118:	4618      	mov	r0, r3
 800911a:	3718      	adds	r7, #24
 800911c:	46bd      	mov	sp, r7
 800911e:	bd80      	pop	{r7, pc}
 8009120:	20000f84 	.word	0x20000f84
 8009124:	20000f60 	.word	0x20000f60
 8009128:	20000f14 	.word	0x20000f14
 800912c:	20000f18 	.word	0x20000f18
 8009130:	20000f74 	.word	0x20000f74
 8009134:	20000f7c 	.word	0x20000f7c
 8009138:	20000f64 	.word	0x20000f64
 800913c:	20000a8c 	.word	0x20000a8c
 8009140:	20000a88 	.word	0x20000a88
 8009144:	20000f70 	.word	0x20000f70
 8009148:	20000f6c 	.word	0x20000f6c

0800914c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800914c:	b480      	push	{r7}
 800914e:	b085      	sub	sp, #20
 8009150:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009152:	4b2b      	ldr	r3, [pc, #172]	@ (8009200 <vTaskSwitchContext+0xb4>)
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	2b00      	cmp	r3, #0
 8009158:	d003      	beq.n	8009162 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800915a:	4b2a      	ldr	r3, [pc, #168]	@ (8009204 <vTaskSwitchContext+0xb8>)
 800915c:	2201      	movs	r2, #1
 800915e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009160:	e047      	b.n	80091f2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8009162:	4b28      	ldr	r3, [pc, #160]	@ (8009204 <vTaskSwitchContext+0xb8>)
 8009164:	2200      	movs	r2, #0
 8009166:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009168:	4b27      	ldr	r3, [pc, #156]	@ (8009208 <vTaskSwitchContext+0xbc>)
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	60fb      	str	r3, [r7, #12]
 800916e:	e011      	b.n	8009194 <vTaskSwitchContext+0x48>
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d10b      	bne.n	800918e <vTaskSwitchContext+0x42>
	__asm volatile
 8009176:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800917a:	f383 8811 	msr	BASEPRI, r3
 800917e:	f3bf 8f6f 	isb	sy
 8009182:	f3bf 8f4f 	dsb	sy
 8009186:	607b      	str	r3, [r7, #4]
}
 8009188:	bf00      	nop
 800918a:	bf00      	nop
 800918c:	e7fd      	b.n	800918a <vTaskSwitchContext+0x3e>
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	3b01      	subs	r3, #1
 8009192:	60fb      	str	r3, [r7, #12]
 8009194:	491d      	ldr	r1, [pc, #116]	@ (800920c <vTaskSwitchContext+0xc0>)
 8009196:	68fa      	ldr	r2, [r7, #12]
 8009198:	4613      	mov	r3, r2
 800919a:	009b      	lsls	r3, r3, #2
 800919c:	4413      	add	r3, r2
 800919e:	009b      	lsls	r3, r3, #2
 80091a0:	440b      	add	r3, r1
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d0e3      	beq.n	8009170 <vTaskSwitchContext+0x24>
 80091a8:	68fa      	ldr	r2, [r7, #12]
 80091aa:	4613      	mov	r3, r2
 80091ac:	009b      	lsls	r3, r3, #2
 80091ae:	4413      	add	r3, r2
 80091b0:	009b      	lsls	r3, r3, #2
 80091b2:	4a16      	ldr	r2, [pc, #88]	@ (800920c <vTaskSwitchContext+0xc0>)
 80091b4:	4413      	add	r3, r2
 80091b6:	60bb      	str	r3, [r7, #8]
 80091b8:	68bb      	ldr	r3, [r7, #8]
 80091ba:	685b      	ldr	r3, [r3, #4]
 80091bc:	685a      	ldr	r2, [r3, #4]
 80091be:	68bb      	ldr	r3, [r7, #8]
 80091c0:	605a      	str	r2, [r3, #4]
 80091c2:	68bb      	ldr	r3, [r7, #8]
 80091c4:	685a      	ldr	r2, [r3, #4]
 80091c6:	68bb      	ldr	r3, [r7, #8]
 80091c8:	3308      	adds	r3, #8
 80091ca:	429a      	cmp	r2, r3
 80091cc:	d104      	bne.n	80091d8 <vTaskSwitchContext+0x8c>
 80091ce:	68bb      	ldr	r3, [r7, #8]
 80091d0:	685b      	ldr	r3, [r3, #4]
 80091d2:	685a      	ldr	r2, [r3, #4]
 80091d4:	68bb      	ldr	r3, [r7, #8]
 80091d6:	605a      	str	r2, [r3, #4]
 80091d8:	68bb      	ldr	r3, [r7, #8]
 80091da:	685b      	ldr	r3, [r3, #4]
 80091dc:	68db      	ldr	r3, [r3, #12]
 80091de:	4a0c      	ldr	r2, [pc, #48]	@ (8009210 <vTaskSwitchContext+0xc4>)
 80091e0:	6013      	str	r3, [r2, #0]
 80091e2:	4a09      	ldr	r2, [pc, #36]	@ (8009208 <vTaskSwitchContext+0xbc>)
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80091e8:	4b09      	ldr	r3, [pc, #36]	@ (8009210 <vTaskSwitchContext+0xc4>)
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	3354      	adds	r3, #84	@ 0x54
 80091ee:	4a09      	ldr	r2, [pc, #36]	@ (8009214 <vTaskSwitchContext+0xc8>)
 80091f0:	6013      	str	r3, [r2, #0]
}
 80091f2:	bf00      	nop
 80091f4:	3714      	adds	r7, #20
 80091f6:	46bd      	mov	sp, r7
 80091f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fc:	4770      	bx	lr
 80091fe:	bf00      	nop
 8009200:	20000f84 	.word	0x20000f84
 8009204:	20000f70 	.word	0x20000f70
 8009208:	20000f64 	.word	0x20000f64
 800920c:	20000a8c 	.word	0x20000a8c
 8009210:	20000a88 	.word	0x20000a88
 8009214:	20000010 	.word	0x20000010

08009218 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009218:	b580      	push	{r7, lr}
 800921a:	b084      	sub	sp, #16
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
 8009220:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	2b00      	cmp	r3, #0
 8009226:	d10b      	bne.n	8009240 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009228:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800922c:	f383 8811 	msr	BASEPRI, r3
 8009230:	f3bf 8f6f 	isb	sy
 8009234:	f3bf 8f4f 	dsb	sy
 8009238:	60fb      	str	r3, [r7, #12]
}
 800923a:	bf00      	nop
 800923c:	bf00      	nop
 800923e:	e7fd      	b.n	800923c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009240:	4b07      	ldr	r3, [pc, #28]	@ (8009260 <vTaskPlaceOnEventList+0x48>)
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	3318      	adds	r3, #24
 8009246:	4619      	mov	r1, r3
 8009248:	6878      	ldr	r0, [r7, #4]
 800924a:	f7fe fd50 	bl	8007cee <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800924e:	2101      	movs	r1, #1
 8009250:	6838      	ldr	r0, [r7, #0]
 8009252:	f000 fa87 	bl	8009764 <prvAddCurrentTaskToDelayedList>
}
 8009256:	bf00      	nop
 8009258:	3710      	adds	r7, #16
 800925a:	46bd      	mov	sp, r7
 800925c:	bd80      	pop	{r7, pc}
 800925e:	bf00      	nop
 8009260:	20000a88 	.word	0x20000a88

08009264 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009264:	b580      	push	{r7, lr}
 8009266:	b086      	sub	sp, #24
 8009268:	af00      	add	r7, sp, #0
 800926a:	60f8      	str	r0, [r7, #12]
 800926c:	60b9      	str	r1, [r7, #8]
 800926e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d10b      	bne.n	800928e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8009276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800927a:	f383 8811 	msr	BASEPRI, r3
 800927e:	f3bf 8f6f 	isb	sy
 8009282:	f3bf 8f4f 	dsb	sy
 8009286:	617b      	str	r3, [r7, #20]
}
 8009288:	bf00      	nop
 800928a:	bf00      	nop
 800928c:	e7fd      	b.n	800928a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800928e:	4b0a      	ldr	r3, [pc, #40]	@ (80092b8 <vTaskPlaceOnEventListRestricted+0x54>)
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	3318      	adds	r3, #24
 8009294:	4619      	mov	r1, r3
 8009296:	68f8      	ldr	r0, [r7, #12]
 8009298:	f7fe fd05 	bl	8007ca6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d002      	beq.n	80092a8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80092a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80092a6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80092a8:	6879      	ldr	r1, [r7, #4]
 80092aa:	68b8      	ldr	r0, [r7, #8]
 80092ac:	f000 fa5a 	bl	8009764 <prvAddCurrentTaskToDelayedList>
	}
 80092b0:	bf00      	nop
 80092b2:	3718      	adds	r7, #24
 80092b4:	46bd      	mov	sp, r7
 80092b6:	bd80      	pop	{r7, pc}
 80092b8:	20000a88 	.word	0x20000a88

080092bc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80092bc:	b580      	push	{r7, lr}
 80092be:	b086      	sub	sp, #24
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	68db      	ldr	r3, [r3, #12]
 80092c8:	68db      	ldr	r3, [r3, #12]
 80092ca:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80092cc:	693b      	ldr	r3, [r7, #16]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d10b      	bne.n	80092ea <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80092d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092d6:	f383 8811 	msr	BASEPRI, r3
 80092da:	f3bf 8f6f 	isb	sy
 80092de:	f3bf 8f4f 	dsb	sy
 80092e2:	60fb      	str	r3, [r7, #12]
}
 80092e4:	bf00      	nop
 80092e6:	bf00      	nop
 80092e8:	e7fd      	b.n	80092e6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80092ea:	693b      	ldr	r3, [r7, #16]
 80092ec:	3318      	adds	r3, #24
 80092ee:	4618      	mov	r0, r3
 80092f0:	f7fe fd36 	bl	8007d60 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80092f4:	4b1d      	ldr	r3, [pc, #116]	@ (800936c <xTaskRemoveFromEventList+0xb0>)
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d11d      	bne.n	8009338 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80092fc:	693b      	ldr	r3, [r7, #16]
 80092fe:	3304      	adds	r3, #4
 8009300:	4618      	mov	r0, r3
 8009302:	f7fe fd2d 	bl	8007d60 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009306:	693b      	ldr	r3, [r7, #16]
 8009308:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800930a:	4b19      	ldr	r3, [pc, #100]	@ (8009370 <xTaskRemoveFromEventList+0xb4>)
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	429a      	cmp	r2, r3
 8009310:	d903      	bls.n	800931a <xTaskRemoveFromEventList+0x5e>
 8009312:	693b      	ldr	r3, [r7, #16]
 8009314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009316:	4a16      	ldr	r2, [pc, #88]	@ (8009370 <xTaskRemoveFromEventList+0xb4>)
 8009318:	6013      	str	r3, [r2, #0]
 800931a:	693b      	ldr	r3, [r7, #16]
 800931c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800931e:	4613      	mov	r3, r2
 8009320:	009b      	lsls	r3, r3, #2
 8009322:	4413      	add	r3, r2
 8009324:	009b      	lsls	r3, r3, #2
 8009326:	4a13      	ldr	r2, [pc, #76]	@ (8009374 <xTaskRemoveFromEventList+0xb8>)
 8009328:	441a      	add	r2, r3
 800932a:	693b      	ldr	r3, [r7, #16]
 800932c:	3304      	adds	r3, #4
 800932e:	4619      	mov	r1, r3
 8009330:	4610      	mov	r0, r2
 8009332:	f7fe fcb8 	bl	8007ca6 <vListInsertEnd>
 8009336:	e005      	b.n	8009344 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009338:	693b      	ldr	r3, [r7, #16]
 800933a:	3318      	adds	r3, #24
 800933c:	4619      	mov	r1, r3
 800933e:	480e      	ldr	r0, [pc, #56]	@ (8009378 <xTaskRemoveFromEventList+0xbc>)
 8009340:	f7fe fcb1 	bl	8007ca6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009344:	693b      	ldr	r3, [r7, #16]
 8009346:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009348:	4b0c      	ldr	r3, [pc, #48]	@ (800937c <xTaskRemoveFromEventList+0xc0>)
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800934e:	429a      	cmp	r2, r3
 8009350:	d905      	bls.n	800935e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009352:	2301      	movs	r3, #1
 8009354:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009356:	4b0a      	ldr	r3, [pc, #40]	@ (8009380 <xTaskRemoveFromEventList+0xc4>)
 8009358:	2201      	movs	r2, #1
 800935a:	601a      	str	r2, [r3, #0]
 800935c:	e001      	b.n	8009362 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800935e:	2300      	movs	r3, #0
 8009360:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009362:	697b      	ldr	r3, [r7, #20]
}
 8009364:	4618      	mov	r0, r3
 8009366:	3718      	adds	r7, #24
 8009368:	46bd      	mov	sp, r7
 800936a:	bd80      	pop	{r7, pc}
 800936c:	20000f84 	.word	0x20000f84
 8009370:	20000f64 	.word	0x20000f64
 8009374:	20000a8c 	.word	0x20000a8c
 8009378:	20000f1c 	.word	0x20000f1c
 800937c:	20000a88 	.word	0x20000a88
 8009380:	20000f70 	.word	0x20000f70

08009384 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009384:	b480      	push	{r7}
 8009386:	b083      	sub	sp, #12
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800938c:	4b06      	ldr	r3, [pc, #24]	@ (80093a8 <vTaskInternalSetTimeOutState+0x24>)
 800938e:	681a      	ldr	r2, [r3, #0]
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009394:	4b05      	ldr	r3, [pc, #20]	@ (80093ac <vTaskInternalSetTimeOutState+0x28>)
 8009396:	681a      	ldr	r2, [r3, #0]
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	605a      	str	r2, [r3, #4]
}
 800939c:	bf00      	nop
 800939e:	370c      	adds	r7, #12
 80093a0:	46bd      	mov	sp, r7
 80093a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a6:	4770      	bx	lr
 80093a8:	20000f74 	.word	0x20000f74
 80093ac:	20000f60 	.word	0x20000f60

080093b0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	b088      	sub	sp, #32
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]
 80093b8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d10b      	bne.n	80093d8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80093c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093c4:	f383 8811 	msr	BASEPRI, r3
 80093c8:	f3bf 8f6f 	isb	sy
 80093cc:	f3bf 8f4f 	dsb	sy
 80093d0:	613b      	str	r3, [r7, #16]
}
 80093d2:	bf00      	nop
 80093d4:	bf00      	nop
 80093d6:	e7fd      	b.n	80093d4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d10b      	bne.n	80093f6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80093de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093e2:	f383 8811 	msr	BASEPRI, r3
 80093e6:	f3bf 8f6f 	isb	sy
 80093ea:	f3bf 8f4f 	dsb	sy
 80093ee:	60fb      	str	r3, [r7, #12]
}
 80093f0:	bf00      	nop
 80093f2:	bf00      	nop
 80093f4:	e7fd      	b.n	80093f2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80093f6:	f000 fe97 	bl	800a128 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80093fa:	4b1d      	ldr	r3, [pc, #116]	@ (8009470 <xTaskCheckForTimeOut+0xc0>)
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	685b      	ldr	r3, [r3, #4]
 8009404:	69ba      	ldr	r2, [r7, #24]
 8009406:	1ad3      	subs	r3, r2, r3
 8009408:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800940a:	683b      	ldr	r3, [r7, #0]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009412:	d102      	bne.n	800941a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009414:	2300      	movs	r3, #0
 8009416:	61fb      	str	r3, [r7, #28]
 8009418:	e023      	b.n	8009462 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681a      	ldr	r2, [r3, #0]
 800941e:	4b15      	ldr	r3, [pc, #84]	@ (8009474 <xTaskCheckForTimeOut+0xc4>)
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	429a      	cmp	r2, r3
 8009424:	d007      	beq.n	8009436 <xTaskCheckForTimeOut+0x86>
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	685b      	ldr	r3, [r3, #4]
 800942a:	69ba      	ldr	r2, [r7, #24]
 800942c:	429a      	cmp	r2, r3
 800942e:	d302      	bcc.n	8009436 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009430:	2301      	movs	r3, #1
 8009432:	61fb      	str	r3, [r7, #28]
 8009434:	e015      	b.n	8009462 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009436:	683b      	ldr	r3, [r7, #0]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	697a      	ldr	r2, [r7, #20]
 800943c:	429a      	cmp	r2, r3
 800943e:	d20b      	bcs.n	8009458 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009440:	683b      	ldr	r3, [r7, #0]
 8009442:	681a      	ldr	r2, [r3, #0]
 8009444:	697b      	ldr	r3, [r7, #20]
 8009446:	1ad2      	subs	r2, r2, r3
 8009448:	683b      	ldr	r3, [r7, #0]
 800944a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800944c:	6878      	ldr	r0, [r7, #4]
 800944e:	f7ff ff99 	bl	8009384 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009452:	2300      	movs	r3, #0
 8009454:	61fb      	str	r3, [r7, #28]
 8009456:	e004      	b.n	8009462 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009458:	683b      	ldr	r3, [r7, #0]
 800945a:	2200      	movs	r2, #0
 800945c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800945e:	2301      	movs	r3, #1
 8009460:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009462:	f000 fe93 	bl	800a18c <vPortExitCritical>

	return xReturn;
 8009466:	69fb      	ldr	r3, [r7, #28]
}
 8009468:	4618      	mov	r0, r3
 800946a:	3720      	adds	r7, #32
 800946c:	46bd      	mov	sp, r7
 800946e:	bd80      	pop	{r7, pc}
 8009470:	20000f60 	.word	0x20000f60
 8009474:	20000f74 	.word	0x20000f74

08009478 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009478:	b480      	push	{r7}
 800947a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800947c:	4b03      	ldr	r3, [pc, #12]	@ (800948c <vTaskMissedYield+0x14>)
 800947e:	2201      	movs	r2, #1
 8009480:	601a      	str	r2, [r3, #0]
}
 8009482:	bf00      	nop
 8009484:	46bd      	mov	sp, r7
 8009486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948a:	4770      	bx	lr
 800948c:	20000f70 	.word	0x20000f70

08009490 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009490:	b580      	push	{r7, lr}
 8009492:	b082      	sub	sp, #8
 8009494:	af00      	add	r7, sp, #0
 8009496:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009498:	f000 f852 	bl	8009540 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800949c:	4b06      	ldr	r3, [pc, #24]	@ (80094b8 <prvIdleTask+0x28>)
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	2b01      	cmp	r3, #1
 80094a2:	d9f9      	bls.n	8009498 <prvIdleTask+0x8>
			{
				taskYIELD();
 80094a4:	4b05      	ldr	r3, [pc, #20]	@ (80094bc <prvIdleTask+0x2c>)
 80094a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80094aa:	601a      	str	r2, [r3, #0]
 80094ac:	f3bf 8f4f 	dsb	sy
 80094b0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80094b4:	e7f0      	b.n	8009498 <prvIdleTask+0x8>
 80094b6:	bf00      	nop
 80094b8:	20000a8c 	.word	0x20000a8c
 80094bc:	e000ed04 	.word	0xe000ed04

080094c0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b082      	sub	sp, #8
 80094c4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80094c6:	2300      	movs	r3, #0
 80094c8:	607b      	str	r3, [r7, #4]
 80094ca:	e00c      	b.n	80094e6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80094cc:	687a      	ldr	r2, [r7, #4]
 80094ce:	4613      	mov	r3, r2
 80094d0:	009b      	lsls	r3, r3, #2
 80094d2:	4413      	add	r3, r2
 80094d4:	009b      	lsls	r3, r3, #2
 80094d6:	4a12      	ldr	r2, [pc, #72]	@ (8009520 <prvInitialiseTaskLists+0x60>)
 80094d8:	4413      	add	r3, r2
 80094da:	4618      	mov	r0, r3
 80094dc:	f7fe fbb6 	bl	8007c4c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	3301      	adds	r3, #1
 80094e4:	607b      	str	r3, [r7, #4]
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	2b37      	cmp	r3, #55	@ 0x37
 80094ea:	d9ef      	bls.n	80094cc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80094ec:	480d      	ldr	r0, [pc, #52]	@ (8009524 <prvInitialiseTaskLists+0x64>)
 80094ee:	f7fe fbad 	bl	8007c4c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80094f2:	480d      	ldr	r0, [pc, #52]	@ (8009528 <prvInitialiseTaskLists+0x68>)
 80094f4:	f7fe fbaa 	bl	8007c4c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80094f8:	480c      	ldr	r0, [pc, #48]	@ (800952c <prvInitialiseTaskLists+0x6c>)
 80094fa:	f7fe fba7 	bl	8007c4c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80094fe:	480c      	ldr	r0, [pc, #48]	@ (8009530 <prvInitialiseTaskLists+0x70>)
 8009500:	f7fe fba4 	bl	8007c4c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009504:	480b      	ldr	r0, [pc, #44]	@ (8009534 <prvInitialiseTaskLists+0x74>)
 8009506:	f7fe fba1 	bl	8007c4c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800950a:	4b0b      	ldr	r3, [pc, #44]	@ (8009538 <prvInitialiseTaskLists+0x78>)
 800950c:	4a05      	ldr	r2, [pc, #20]	@ (8009524 <prvInitialiseTaskLists+0x64>)
 800950e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009510:	4b0a      	ldr	r3, [pc, #40]	@ (800953c <prvInitialiseTaskLists+0x7c>)
 8009512:	4a05      	ldr	r2, [pc, #20]	@ (8009528 <prvInitialiseTaskLists+0x68>)
 8009514:	601a      	str	r2, [r3, #0]
}
 8009516:	bf00      	nop
 8009518:	3708      	adds	r7, #8
 800951a:	46bd      	mov	sp, r7
 800951c:	bd80      	pop	{r7, pc}
 800951e:	bf00      	nop
 8009520:	20000a8c 	.word	0x20000a8c
 8009524:	20000eec 	.word	0x20000eec
 8009528:	20000f00 	.word	0x20000f00
 800952c:	20000f1c 	.word	0x20000f1c
 8009530:	20000f30 	.word	0x20000f30
 8009534:	20000f48 	.word	0x20000f48
 8009538:	20000f14 	.word	0x20000f14
 800953c:	20000f18 	.word	0x20000f18

08009540 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009540:	b580      	push	{r7, lr}
 8009542:	b082      	sub	sp, #8
 8009544:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009546:	e019      	b.n	800957c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009548:	f000 fdee 	bl	800a128 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800954c:	4b10      	ldr	r3, [pc, #64]	@ (8009590 <prvCheckTasksWaitingTermination+0x50>)
 800954e:	68db      	ldr	r3, [r3, #12]
 8009550:	68db      	ldr	r3, [r3, #12]
 8009552:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	3304      	adds	r3, #4
 8009558:	4618      	mov	r0, r3
 800955a:	f7fe fc01 	bl	8007d60 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800955e:	4b0d      	ldr	r3, [pc, #52]	@ (8009594 <prvCheckTasksWaitingTermination+0x54>)
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	3b01      	subs	r3, #1
 8009564:	4a0b      	ldr	r2, [pc, #44]	@ (8009594 <prvCheckTasksWaitingTermination+0x54>)
 8009566:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009568:	4b0b      	ldr	r3, [pc, #44]	@ (8009598 <prvCheckTasksWaitingTermination+0x58>)
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	3b01      	subs	r3, #1
 800956e:	4a0a      	ldr	r2, [pc, #40]	@ (8009598 <prvCheckTasksWaitingTermination+0x58>)
 8009570:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009572:	f000 fe0b 	bl	800a18c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009576:	6878      	ldr	r0, [r7, #4]
 8009578:	f000 f810 	bl	800959c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800957c:	4b06      	ldr	r3, [pc, #24]	@ (8009598 <prvCheckTasksWaitingTermination+0x58>)
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	2b00      	cmp	r3, #0
 8009582:	d1e1      	bne.n	8009548 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009584:	bf00      	nop
 8009586:	bf00      	nop
 8009588:	3708      	adds	r7, #8
 800958a:	46bd      	mov	sp, r7
 800958c:	bd80      	pop	{r7, pc}
 800958e:	bf00      	nop
 8009590:	20000f30 	.word	0x20000f30
 8009594:	20000f5c 	.word	0x20000f5c
 8009598:	20000f44 	.word	0x20000f44

0800959c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800959c:	b580      	push	{r7, lr}
 800959e:	b084      	sub	sp, #16
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	3354      	adds	r3, #84	@ 0x54
 80095a8:	4618      	mov	r0, r3
 80095aa:	f001 f8d5 	bl	800a758 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d108      	bne.n	80095ca <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095bc:	4618      	mov	r0, r3
 80095be:	f000 ffa3 	bl	800a508 <vPortFree>
				vPortFree( pxTCB );
 80095c2:	6878      	ldr	r0, [r7, #4]
 80095c4:	f000 ffa0 	bl	800a508 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80095c8:	e019      	b.n	80095fe <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80095d0:	2b01      	cmp	r3, #1
 80095d2:	d103      	bne.n	80095dc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80095d4:	6878      	ldr	r0, [r7, #4]
 80095d6:	f000 ff97 	bl	800a508 <vPortFree>
	}
 80095da:	e010      	b.n	80095fe <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80095e2:	2b02      	cmp	r3, #2
 80095e4:	d00b      	beq.n	80095fe <prvDeleteTCB+0x62>
	__asm volatile
 80095e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095ea:	f383 8811 	msr	BASEPRI, r3
 80095ee:	f3bf 8f6f 	isb	sy
 80095f2:	f3bf 8f4f 	dsb	sy
 80095f6:	60fb      	str	r3, [r7, #12]
}
 80095f8:	bf00      	nop
 80095fa:	bf00      	nop
 80095fc:	e7fd      	b.n	80095fa <prvDeleteTCB+0x5e>
	}
 80095fe:	bf00      	nop
 8009600:	3710      	adds	r7, #16
 8009602:	46bd      	mov	sp, r7
 8009604:	bd80      	pop	{r7, pc}
	...

08009608 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009608:	b480      	push	{r7}
 800960a:	b083      	sub	sp, #12
 800960c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800960e:	4b0c      	ldr	r3, [pc, #48]	@ (8009640 <prvResetNextTaskUnblockTime+0x38>)
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	2b00      	cmp	r3, #0
 8009616:	d104      	bne.n	8009622 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009618:	4b0a      	ldr	r3, [pc, #40]	@ (8009644 <prvResetNextTaskUnblockTime+0x3c>)
 800961a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800961e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009620:	e008      	b.n	8009634 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009622:	4b07      	ldr	r3, [pc, #28]	@ (8009640 <prvResetNextTaskUnblockTime+0x38>)
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	68db      	ldr	r3, [r3, #12]
 8009628:	68db      	ldr	r3, [r3, #12]
 800962a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	685b      	ldr	r3, [r3, #4]
 8009630:	4a04      	ldr	r2, [pc, #16]	@ (8009644 <prvResetNextTaskUnblockTime+0x3c>)
 8009632:	6013      	str	r3, [r2, #0]
}
 8009634:	bf00      	nop
 8009636:	370c      	adds	r7, #12
 8009638:	46bd      	mov	sp, r7
 800963a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963e:	4770      	bx	lr
 8009640:	20000f14 	.word	0x20000f14
 8009644:	20000f7c 	.word	0x20000f7c

08009648 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009648:	b480      	push	{r7}
 800964a:	b083      	sub	sp, #12
 800964c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800964e:	4b0b      	ldr	r3, [pc, #44]	@ (800967c <xTaskGetSchedulerState+0x34>)
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d102      	bne.n	800965c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009656:	2301      	movs	r3, #1
 8009658:	607b      	str	r3, [r7, #4]
 800965a:	e008      	b.n	800966e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800965c:	4b08      	ldr	r3, [pc, #32]	@ (8009680 <xTaskGetSchedulerState+0x38>)
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d102      	bne.n	800966a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009664:	2302      	movs	r3, #2
 8009666:	607b      	str	r3, [r7, #4]
 8009668:	e001      	b.n	800966e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800966a:	2300      	movs	r3, #0
 800966c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800966e:	687b      	ldr	r3, [r7, #4]
	}
 8009670:	4618      	mov	r0, r3
 8009672:	370c      	adds	r7, #12
 8009674:	46bd      	mov	sp, r7
 8009676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967a:	4770      	bx	lr
 800967c:	20000f68 	.word	0x20000f68
 8009680:	20000f84 	.word	0x20000f84

08009684 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009684:	b580      	push	{r7, lr}
 8009686:	b086      	sub	sp, #24
 8009688:	af00      	add	r7, sp, #0
 800968a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009690:	2300      	movs	r3, #0
 8009692:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d058      	beq.n	800974c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800969a:	4b2f      	ldr	r3, [pc, #188]	@ (8009758 <xTaskPriorityDisinherit+0xd4>)
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	693a      	ldr	r2, [r7, #16]
 80096a0:	429a      	cmp	r2, r3
 80096a2:	d00b      	beq.n	80096bc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80096a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096a8:	f383 8811 	msr	BASEPRI, r3
 80096ac:	f3bf 8f6f 	isb	sy
 80096b0:	f3bf 8f4f 	dsb	sy
 80096b4:	60fb      	str	r3, [r7, #12]
}
 80096b6:	bf00      	nop
 80096b8:	bf00      	nop
 80096ba:	e7fd      	b.n	80096b8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80096bc:	693b      	ldr	r3, [r7, #16]
 80096be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d10b      	bne.n	80096dc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80096c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096c8:	f383 8811 	msr	BASEPRI, r3
 80096cc:	f3bf 8f6f 	isb	sy
 80096d0:	f3bf 8f4f 	dsb	sy
 80096d4:	60bb      	str	r3, [r7, #8]
}
 80096d6:	bf00      	nop
 80096d8:	bf00      	nop
 80096da:	e7fd      	b.n	80096d8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80096dc:	693b      	ldr	r3, [r7, #16]
 80096de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80096e0:	1e5a      	subs	r2, r3, #1
 80096e2:	693b      	ldr	r3, [r7, #16]
 80096e4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80096e6:	693b      	ldr	r3, [r7, #16]
 80096e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096ea:	693b      	ldr	r3, [r7, #16]
 80096ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096ee:	429a      	cmp	r2, r3
 80096f0:	d02c      	beq.n	800974c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80096f2:	693b      	ldr	r3, [r7, #16]
 80096f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d128      	bne.n	800974c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80096fa:	693b      	ldr	r3, [r7, #16]
 80096fc:	3304      	adds	r3, #4
 80096fe:	4618      	mov	r0, r3
 8009700:	f7fe fb2e 	bl	8007d60 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009704:	693b      	ldr	r3, [r7, #16]
 8009706:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009708:	693b      	ldr	r3, [r7, #16]
 800970a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800970c:	693b      	ldr	r3, [r7, #16]
 800970e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009710:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009714:	693b      	ldr	r3, [r7, #16]
 8009716:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009718:	693b      	ldr	r3, [r7, #16]
 800971a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800971c:	4b0f      	ldr	r3, [pc, #60]	@ (800975c <xTaskPriorityDisinherit+0xd8>)
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	429a      	cmp	r2, r3
 8009722:	d903      	bls.n	800972c <xTaskPriorityDisinherit+0xa8>
 8009724:	693b      	ldr	r3, [r7, #16]
 8009726:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009728:	4a0c      	ldr	r2, [pc, #48]	@ (800975c <xTaskPriorityDisinherit+0xd8>)
 800972a:	6013      	str	r3, [r2, #0]
 800972c:	693b      	ldr	r3, [r7, #16]
 800972e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009730:	4613      	mov	r3, r2
 8009732:	009b      	lsls	r3, r3, #2
 8009734:	4413      	add	r3, r2
 8009736:	009b      	lsls	r3, r3, #2
 8009738:	4a09      	ldr	r2, [pc, #36]	@ (8009760 <xTaskPriorityDisinherit+0xdc>)
 800973a:	441a      	add	r2, r3
 800973c:	693b      	ldr	r3, [r7, #16]
 800973e:	3304      	adds	r3, #4
 8009740:	4619      	mov	r1, r3
 8009742:	4610      	mov	r0, r2
 8009744:	f7fe faaf 	bl	8007ca6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009748:	2301      	movs	r3, #1
 800974a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800974c:	697b      	ldr	r3, [r7, #20]
	}
 800974e:	4618      	mov	r0, r3
 8009750:	3718      	adds	r7, #24
 8009752:	46bd      	mov	sp, r7
 8009754:	bd80      	pop	{r7, pc}
 8009756:	bf00      	nop
 8009758:	20000a88 	.word	0x20000a88
 800975c:	20000f64 	.word	0x20000f64
 8009760:	20000a8c 	.word	0x20000a8c

08009764 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b084      	sub	sp, #16
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
 800976c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800976e:	4b21      	ldr	r3, [pc, #132]	@ (80097f4 <prvAddCurrentTaskToDelayedList+0x90>)
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009774:	4b20      	ldr	r3, [pc, #128]	@ (80097f8 <prvAddCurrentTaskToDelayedList+0x94>)
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	3304      	adds	r3, #4
 800977a:	4618      	mov	r0, r3
 800977c:	f7fe faf0 	bl	8007d60 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009786:	d10a      	bne.n	800979e <prvAddCurrentTaskToDelayedList+0x3a>
 8009788:	683b      	ldr	r3, [r7, #0]
 800978a:	2b00      	cmp	r3, #0
 800978c:	d007      	beq.n	800979e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800978e:	4b1a      	ldr	r3, [pc, #104]	@ (80097f8 <prvAddCurrentTaskToDelayedList+0x94>)
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	3304      	adds	r3, #4
 8009794:	4619      	mov	r1, r3
 8009796:	4819      	ldr	r0, [pc, #100]	@ (80097fc <prvAddCurrentTaskToDelayedList+0x98>)
 8009798:	f7fe fa85 	bl	8007ca6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800979c:	e026      	b.n	80097ec <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800979e:	68fa      	ldr	r2, [r7, #12]
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	4413      	add	r3, r2
 80097a4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80097a6:	4b14      	ldr	r3, [pc, #80]	@ (80097f8 <prvAddCurrentTaskToDelayedList+0x94>)
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	68ba      	ldr	r2, [r7, #8]
 80097ac:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80097ae:	68ba      	ldr	r2, [r7, #8]
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	429a      	cmp	r2, r3
 80097b4:	d209      	bcs.n	80097ca <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80097b6:	4b12      	ldr	r3, [pc, #72]	@ (8009800 <prvAddCurrentTaskToDelayedList+0x9c>)
 80097b8:	681a      	ldr	r2, [r3, #0]
 80097ba:	4b0f      	ldr	r3, [pc, #60]	@ (80097f8 <prvAddCurrentTaskToDelayedList+0x94>)
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	3304      	adds	r3, #4
 80097c0:	4619      	mov	r1, r3
 80097c2:	4610      	mov	r0, r2
 80097c4:	f7fe fa93 	bl	8007cee <vListInsert>
}
 80097c8:	e010      	b.n	80097ec <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80097ca:	4b0e      	ldr	r3, [pc, #56]	@ (8009804 <prvAddCurrentTaskToDelayedList+0xa0>)
 80097cc:	681a      	ldr	r2, [r3, #0]
 80097ce:	4b0a      	ldr	r3, [pc, #40]	@ (80097f8 <prvAddCurrentTaskToDelayedList+0x94>)
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	3304      	adds	r3, #4
 80097d4:	4619      	mov	r1, r3
 80097d6:	4610      	mov	r0, r2
 80097d8:	f7fe fa89 	bl	8007cee <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80097dc:	4b0a      	ldr	r3, [pc, #40]	@ (8009808 <prvAddCurrentTaskToDelayedList+0xa4>)
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	68ba      	ldr	r2, [r7, #8]
 80097e2:	429a      	cmp	r2, r3
 80097e4:	d202      	bcs.n	80097ec <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80097e6:	4a08      	ldr	r2, [pc, #32]	@ (8009808 <prvAddCurrentTaskToDelayedList+0xa4>)
 80097e8:	68bb      	ldr	r3, [r7, #8]
 80097ea:	6013      	str	r3, [r2, #0]
}
 80097ec:	bf00      	nop
 80097ee:	3710      	adds	r7, #16
 80097f0:	46bd      	mov	sp, r7
 80097f2:	bd80      	pop	{r7, pc}
 80097f4:	20000f60 	.word	0x20000f60
 80097f8:	20000a88 	.word	0x20000a88
 80097fc:	20000f48 	.word	0x20000f48
 8009800:	20000f18 	.word	0x20000f18
 8009804:	20000f14 	.word	0x20000f14
 8009808:	20000f7c 	.word	0x20000f7c

0800980c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800980c:	b580      	push	{r7, lr}
 800980e:	b08a      	sub	sp, #40	@ 0x28
 8009810:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009812:	2300      	movs	r3, #0
 8009814:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009816:	f000 fb13 	bl	8009e40 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800981a:	4b1d      	ldr	r3, [pc, #116]	@ (8009890 <xTimerCreateTimerTask+0x84>)
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d021      	beq.n	8009866 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009822:	2300      	movs	r3, #0
 8009824:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009826:	2300      	movs	r3, #0
 8009828:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800982a:	1d3a      	adds	r2, r7, #4
 800982c:	f107 0108 	add.w	r1, r7, #8
 8009830:	f107 030c 	add.w	r3, r7, #12
 8009834:	4618      	mov	r0, r3
 8009836:	f7fe f9ef 	bl	8007c18 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800983a:	6879      	ldr	r1, [r7, #4]
 800983c:	68bb      	ldr	r3, [r7, #8]
 800983e:	68fa      	ldr	r2, [r7, #12]
 8009840:	9202      	str	r2, [sp, #8]
 8009842:	9301      	str	r3, [sp, #4]
 8009844:	2302      	movs	r3, #2
 8009846:	9300      	str	r3, [sp, #0]
 8009848:	2300      	movs	r3, #0
 800984a:	460a      	mov	r2, r1
 800984c:	4911      	ldr	r1, [pc, #68]	@ (8009894 <xTimerCreateTimerTask+0x88>)
 800984e:	4812      	ldr	r0, [pc, #72]	@ (8009898 <xTimerCreateTimerTask+0x8c>)
 8009850:	f7ff f8a2 	bl	8008998 <xTaskCreateStatic>
 8009854:	4603      	mov	r3, r0
 8009856:	4a11      	ldr	r2, [pc, #68]	@ (800989c <xTimerCreateTimerTask+0x90>)
 8009858:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800985a:	4b10      	ldr	r3, [pc, #64]	@ (800989c <xTimerCreateTimerTask+0x90>)
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	2b00      	cmp	r3, #0
 8009860:	d001      	beq.n	8009866 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009862:	2301      	movs	r3, #1
 8009864:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009866:	697b      	ldr	r3, [r7, #20]
 8009868:	2b00      	cmp	r3, #0
 800986a:	d10b      	bne.n	8009884 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800986c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009870:	f383 8811 	msr	BASEPRI, r3
 8009874:	f3bf 8f6f 	isb	sy
 8009878:	f3bf 8f4f 	dsb	sy
 800987c:	613b      	str	r3, [r7, #16]
}
 800987e:	bf00      	nop
 8009880:	bf00      	nop
 8009882:	e7fd      	b.n	8009880 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009884:	697b      	ldr	r3, [r7, #20]
}
 8009886:	4618      	mov	r0, r3
 8009888:	3718      	adds	r7, #24
 800988a:	46bd      	mov	sp, r7
 800988c:	bd80      	pop	{r7, pc}
 800988e:	bf00      	nop
 8009890:	20000fb8 	.word	0x20000fb8
 8009894:	0800a980 	.word	0x0800a980
 8009898:	080099d9 	.word	0x080099d9
 800989c:	20000fbc 	.word	0x20000fbc

080098a0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b08a      	sub	sp, #40	@ 0x28
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	60f8      	str	r0, [r7, #12]
 80098a8:	60b9      	str	r1, [r7, #8]
 80098aa:	607a      	str	r2, [r7, #4]
 80098ac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80098ae:	2300      	movs	r3, #0
 80098b0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d10b      	bne.n	80098d0 <xTimerGenericCommand+0x30>
	__asm volatile
 80098b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098bc:	f383 8811 	msr	BASEPRI, r3
 80098c0:	f3bf 8f6f 	isb	sy
 80098c4:	f3bf 8f4f 	dsb	sy
 80098c8:	623b      	str	r3, [r7, #32]
}
 80098ca:	bf00      	nop
 80098cc:	bf00      	nop
 80098ce:	e7fd      	b.n	80098cc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80098d0:	4b19      	ldr	r3, [pc, #100]	@ (8009938 <xTimerGenericCommand+0x98>)
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d02a      	beq.n	800992e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80098d8:	68bb      	ldr	r3, [r7, #8]
 80098da:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80098e4:	68bb      	ldr	r3, [r7, #8]
 80098e6:	2b05      	cmp	r3, #5
 80098e8:	dc18      	bgt.n	800991c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80098ea:	f7ff fead 	bl	8009648 <xTaskGetSchedulerState>
 80098ee:	4603      	mov	r3, r0
 80098f0:	2b02      	cmp	r3, #2
 80098f2:	d109      	bne.n	8009908 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80098f4:	4b10      	ldr	r3, [pc, #64]	@ (8009938 <xTimerGenericCommand+0x98>)
 80098f6:	6818      	ldr	r0, [r3, #0]
 80098f8:	f107 0110 	add.w	r1, r7, #16
 80098fc:	2300      	movs	r3, #0
 80098fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009900:	f7fe fc0c 	bl	800811c <xQueueGenericSend>
 8009904:	6278      	str	r0, [r7, #36]	@ 0x24
 8009906:	e012      	b.n	800992e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009908:	4b0b      	ldr	r3, [pc, #44]	@ (8009938 <xTimerGenericCommand+0x98>)
 800990a:	6818      	ldr	r0, [r3, #0]
 800990c:	f107 0110 	add.w	r1, r7, #16
 8009910:	2300      	movs	r3, #0
 8009912:	2200      	movs	r2, #0
 8009914:	f7fe fc02 	bl	800811c <xQueueGenericSend>
 8009918:	6278      	str	r0, [r7, #36]	@ 0x24
 800991a:	e008      	b.n	800992e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800991c:	4b06      	ldr	r3, [pc, #24]	@ (8009938 <xTimerGenericCommand+0x98>)
 800991e:	6818      	ldr	r0, [r3, #0]
 8009920:	f107 0110 	add.w	r1, r7, #16
 8009924:	2300      	movs	r3, #0
 8009926:	683a      	ldr	r2, [r7, #0]
 8009928:	f7fe fcfa 	bl	8008320 <xQueueGenericSendFromISR>
 800992c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800992e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009930:	4618      	mov	r0, r3
 8009932:	3728      	adds	r7, #40	@ 0x28
 8009934:	46bd      	mov	sp, r7
 8009936:	bd80      	pop	{r7, pc}
 8009938:	20000fb8 	.word	0x20000fb8

0800993c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800993c:	b580      	push	{r7, lr}
 800993e:	b088      	sub	sp, #32
 8009940:	af02      	add	r7, sp, #8
 8009942:	6078      	str	r0, [r7, #4]
 8009944:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009946:	4b23      	ldr	r3, [pc, #140]	@ (80099d4 <prvProcessExpiredTimer+0x98>)
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	68db      	ldr	r3, [r3, #12]
 800994c:	68db      	ldr	r3, [r3, #12]
 800994e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009950:	697b      	ldr	r3, [r7, #20]
 8009952:	3304      	adds	r3, #4
 8009954:	4618      	mov	r0, r3
 8009956:	f7fe fa03 	bl	8007d60 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800995a:	697b      	ldr	r3, [r7, #20]
 800995c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009960:	f003 0304 	and.w	r3, r3, #4
 8009964:	2b00      	cmp	r3, #0
 8009966:	d023      	beq.n	80099b0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009968:	697b      	ldr	r3, [r7, #20]
 800996a:	699a      	ldr	r2, [r3, #24]
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	18d1      	adds	r1, r2, r3
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	683a      	ldr	r2, [r7, #0]
 8009974:	6978      	ldr	r0, [r7, #20]
 8009976:	f000 f8d5 	bl	8009b24 <prvInsertTimerInActiveList>
 800997a:	4603      	mov	r3, r0
 800997c:	2b00      	cmp	r3, #0
 800997e:	d020      	beq.n	80099c2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009980:	2300      	movs	r3, #0
 8009982:	9300      	str	r3, [sp, #0]
 8009984:	2300      	movs	r3, #0
 8009986:	687a      	ldr	r2, [r7, #4]
 8009988:	2100      	movs	r1, #0
 800998a:	6978      	ldr	r0, [r7, #20]
 800998c:	f7ff ff88 	bl	80098a0 <xTimerGenericCommand>
 8009990:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009992:	693b      	ldr	r3, [r7, #16]
 8009994:	2b00      	cmp	r3, #0
 8009996:	d114      	bne.n	80099c2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009998:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800999c:	f383 8811 	msr	BASEPRI, r3
 80099a0:	f3bf 8f6f 	isb	sy
 80099a4:	f3bf 8f4f 	dsb	sy
 80099a8:	60fb      	str	r3, [r7, #12]
}
 80099aa:	bf00      	nop
 80099ac:	bf00      	nop
 80099ae:	e7fd      	b.n	80099ac <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80099b0:	697b      	ldr	r3, [r7, #20]
 80099b2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80099b6:	f023 0301 	bic.w	r3, r3, #1
 80099ba:	b2da      	uxtb	r2, r3
 80099bc:	697b      	ldr	r3, [r7, #20]
 80099be:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80099c2:	697b      	ldr	r3, [r7, #20]
 80099c4:	6a1b      	ldr	r3, [r3, #32]
 80099c6:	6978      	ldr	r0, [r7, #20]
 80099c8:	4798      	blx	r3
}
 80099ca:	bf00      	nop
 80099cc:	3718      	adds	r7, #24
 80099ce:	46bd      	mov	sp, r7
 80099d0:	bd80      	pop	{r7, pc}
 80099d2:	bf00      	nop
 80099d4:	20000fb0 	.word	0x20000fb0

080099d8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80099d8:	b580      	push	{r7, lr}
 80099da:	b084      	sub	sp, #16
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80099e0:	f107 0308 	add.w	r3, r7, #8
 80099e4:	4618      	mov	r0, r3
 80099e6:	f000 f859 	bl	8009a9c <prvGetNextExpireTime>
 80099ea:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80099ec:	68bb      	ldr	r3, [r7, #8]
 80099ee:	4619      	mov	r1, r3
 80099f0:	68f8      	ldr	r0, [r7, #12]
 80099f2:	f000 f805 	bl	8009a00 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80099f6:	f000 f8d7 	bl	8009ba8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80099fa:	bf00      	nop
 80099fc:	e7f0      	b.n	80099e0 <prvTimerTask+0x8>
	...

08009a00 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009a00:	b580      	push	{r7, lr}
 8009a02:	b084      	sub	sp, #16
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	6078      	str	r0, [r7, #4]
 8009a08:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009a0a:	f7ff fa29 	bl	8008e60 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009a0e:	f107 0308 	add.w	r3, r7, #8
 8009a12:	4618      	mov	r0, r3
 8009a14:	f000 f866 	bl	8009ae4 <prvSampleTimeNow>
 8009a18:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009a1a:	68bb      	ldr	r3, [r7, #8]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d130      	bne.n	8009a82 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009a20:	683b      	ldr	r3, [r7, #0]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d10a      	bne.n	8009a3c <prvProcessTimerOrBlockTask+0x3c>
 8009a26:	687a      	ldr	r2, [r7, #4]
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	429a      	cmp	r2, r3
 8009a2c:	d806      	bhi.n	8009a3c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009a2e:	f7ff fa25 	bl	8008e7c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009a32:	68f9      	ldr	r1, [r7, #12]
 8009a34:	6878      	ldr	r0, [r7, #4]
 8009a36:	f7ff ff81 	bl	800993c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009a3a:	e024      	b.n	8009a86 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009a3c:	683b      	ldr	r3, [r7, #0]
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d008      	beq.n	8009a54 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009a42:	4b13      	ldr	r3, [pc, #76]	@ (8009a90 <prvProcessTimerOrBlockTask+0x90>)
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d101      	bne.n	8009a50 <prvProcessTimerOrBlockTask+0x50>
 8009a4c:	2301      	movs	r3, #1
 8009a4e:	e000      	b.n	8009a52 <prvProcessTimerOrBlockTask+0x52>
 8009a50:	2300      	movs	r3, #0
 8009a52:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009a54:	4b0f      	ldr	r3, [pc, #60]	@ (8009a94 <prvProcessTimerOrBlockTask+0x94>)
 8009a56:	6818      	ldr	r0, [r3, #0]
 8009a58:	687a      	ldr	r2, [r7, #4]
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	1ad3      	subs	r3, r2, r3
 8009a5e:	683a      	ldr	r2, [r7, #0]
 8009a60:	4619      	mov	r1, r3
 8009a62:	f7fe ff65 	bl	8008930 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009a66:	f7ff fa09 	bl	8008e7c <xTaskResumeAll>
 8009a6a:	4603      	mov	r3, r0
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d10a      	bne.n	8009a86 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009a70:	4b09      	ldr	r3, [pc, #36]	@ (8009a98 <prvProcessTimerOrBlockTask+0x98>)
 8009a72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a76:	601a      	str	r2, [r3, #0]
 8009a78:	f3bf 8f4f 	dsb	sy
 8009a7c:	f3bf 8f6f 	isb	sy
}
 8009a80:	e001      	b.n	8009a86 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009a82:	f7ff f9fb 	bl	8008e7c <xTaskResumeAll>
}
 8009a86:	bf00      	nop
 8009a88:	3710      	adds	r7, #16
 8009a8a:	46bd      	mov	sp, r7
 8009a8c:	bd80      	pop	{r7, pc}
 8009a8e:	bf00      	nop
 8009a90:	20000fb4 	.word	0x20000fb4
 8009a94:	20000fb8 	.word	0x20000fb8
 8009a98:	e000ed04 	.word	0xe000ed04

08009a9c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009a9c:	b480      	push	{r7}
 8009a9e:	b085      	sub	sp, #20
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009aa4:	4b0e      	ldr	r3, [pc, #56]	@ (8009ae0 <prvGetNextExpireTime+0x44>)
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d101      	bne.n	8009ab2 <prvGetNextExpireTime+0x16>
 8009aae:	2201      	movs	r2, #1
 8009ab0:	e000      	b.n	8009ab4 <prvGetNextExpireTime+0x18>
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d105      	bne.n	8009acc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009ac0:	4b07      	ldr	r3, [pc, #28]	@ (8009ae0 <prvGetNextExpireTime+0x44>)
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	68db      	ldr	r3, [r3, #12]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	60fb      	str	r3, [r7, #12]
 8009aca:	e001      	b.n	8009ad0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009acc:	2300      	movs	r3, #0
 8009ace:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009ad0:	68fb      	ldr	r3, [r7, #12]
}
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	3714      	adds	r7, #20
 8009ad6:	46bd      	mov	sp, r7
 8009ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009adc:	4770      	bx	lr
 8009ade:	bf00      	nop
 8009ae0:	20000fb0 	.word	0x20000fb0

08009ae4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009ae4:	b580      	push	{r7, lr}
 8009ae6:	b084      	sub	sp, #16
 8009ae8:	af00      	add	r7, sp, #0
 8009aea:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009aec:	f7ff fa64 	bl	8008fb8 <xTaskGetTickCount>
 8009af0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009af2:	4b0b      	ldr	r3, [pc, #44]	@ (8009b20 <prvSampleTimeNow+0x3c>)
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	68fa      	ldr	r2, [r7, #12]
 8009af8:	429a      	cmp	r2, r3
 8009afa:	d205      	bcs.n	8009b08 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009afc:	f000 f93a 	bl	8009d74 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	2201      	movs	r2, #1
 8009b04:	601a      	str	r2, [r3, #0]
 8009b06:	e002      	b.n	8009b0e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009b0e:	4a04      	ldr	r2, [pc, #16]	@ (8009b20 <prvSampleTimeNow+0x3c>)
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009b14:	68fb      	ldr	r3, [r7, #12]
}
 8009b16:	4618      	mov	r0, r3
 8009b18:	3710      	adds	r7, #16
 8009b1a:	46bd      	mov	sp, r7
 8009b1c:	bd80      	pop	{r7, pc}
 8009b1e:	bf00      	nop
 8009b20:	20000fc0 	.word	0x20000fc0

08009b24 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009b24:	b580      	push	{r7, lr}
 8009b26:	b086      	sub	sp, #24
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	60f8      	str	r0, [r7, #12]
 8009b2c:	60b9      	str	r1, [r7, #8]
 8009b2e:	607a      	str	r2, [r7, #4]
 8009b30:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009b32:	2300      	movs	r3, #0
 8009b34:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	68ba      	ldr	r2, [r7, #8]
 8009b3a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	68fa      	ldr	r2, [r7, #12]
 8009b40:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009b42:	68ba      	ldr	r2, [r7, #8]
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	429a      	cmp	r2, r3
 8009b48:	d812      	bhi.n	8009b70 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b4a:	687a      	ldr	r2, [r7, #4]
 8009b4c:	683b      	ldr	r3, [r7, #0]
 8009b4e:	1ad2      	subs	r2, r2, r3
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	699b      	ldr	r3, [r3, #24]
 8009b54:	429a      	cmp	r2, r3
 8009b56:	d302      	bcc.n	8009b5e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009b58:	2301      	movs	r3, #1
 8009b5a:	617b      	str	r3, [r7, #20]
 8009b5c:	e01b      	b.n	8009b96 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009b5e:	4b10      	ldr	r3, [pc, #64]	@ (8009ba0 <prvInsertTimerInActiveList+0x7c>)
 8009b60:	681a      	ldr	r2, [r3, #0]
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	3304      	adds	r3, #4
 8009b66:	4619      	mov	r1, r3
 8009b68:	4610      	mov	r0, r2
 8009b6a:	f7fe f8c0 	bl	8007cee <vListInsert>
 8009b6e:	e012      	b.n	8009b96 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009b70:	687a      	ldr	r2, [r7, #4]
 8009b72:	683b      	ldr	r3, [r7, #0]
 8009b74:	429a      	cmp	r2, r3
 8009b76:	d206      	bcs.n	8009b86 <prvInsertTimerInActiveList+0x62>
 8009b78:	68ba      	ldr	r2, [r7, #8]
 8009b7a:	683b      	ldr	r3, [r7, #0]
 8009b7c:	429a      	cmp	r2, r3
 8009b7e:	d302      	bcc.n	8009b86 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009b80:	2301      	movs	r3, #1
 8009b82:	617b      	str	r3, [r7, #20]
 8009b84:	e007      	b.n	8009b96 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009b86:	4b07      	ldr	r3, [pc, #28]	@ (8009ba4 <prvInsertTimerInActiveList+0x80>)
 8009b88:	681a      	ldr	r2, [r3, #0]
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	3304      	adds	r3, #4
 8009b8e:	4619      	mov	r1, r3
 8009b90:	4610      	mov	r0, r2
 8009b92:	f7fe f8ac 	bl	8007cee <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009b96:	697b      	ldr	r3, [r7, #20]
}
 8009b98:	4618      	mov	r0, r3
 8009b9a:	3718      	adds	r7, #24
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	bd80      	pop	{r7, pc}
 8009ba0:	20000fb4 	.word	0x20000fb4
 8009ba4:	20000fb0 	.word	0x20000fb0

08009ba8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009ba8:	b580      	push	{r7, lr}
 8009baa:	b08e      	sub	sp, #56	@ 0x38
 8009bac:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009bae:	e0ce      	b.n	8009d4e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	da19      	bge.n	8009bea <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009bb6:	1d3b      	adds	r3, r7, #4
 8009bb8:	3304      	adds	r3, #4
 8009bba:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009bbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d10b      	bne.n	8009bda <prvProcessReceivedCommands+0x32>
	__asm volatile
 8009bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bc6:	f383 8811 	msr	BASEPRI, r3
 8009bca:	f3bf 8f6f 	isb	sy
 8009bce:	f3bf 8f4f 	dsb	sy
 8009bd2:	61fb      	str	r3, [r7, #28]
}
 8009bd4:	bf00      	nop
 8009bd6:	bf00      	nop
 8009bd8:	e7fd      	b.n	8009bd6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009bda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009be0:	6850      	ldr	r0, [r2, #4]
 8009be2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009be4:	6892      	ldr	r2, [r2, #8]
 8009be6:	4611      	mov	r1, r2
 8009be8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	f2c0 80ae 	blt.w	8009d4e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009bf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bf8:	695b      	ldr	r3, [r3, #20]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d004      	beq.n	8009c08 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009bfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c00:	3304      	adds	r3, #4
 8009c02:	4618      	mov	r0, r3
 8009c04:	f7fe f8ac 	bl	8007d60 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009c08:	463b      	mov	r3, r7
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	f7ff ff6a 	bl	8009ae4 <prvSampleTimeNow>
 8009c10:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	2b09      	cmp	r3, #9
 8009c16:	f200 8097 	bhi.w	8009d48 <prvProcessReceivedCommands+0x1a0>
 8009c1a:	a201      	add	r2, pc, #4	@ (adr r2, 8009c20 <prvProcessReceivedCommands+0x78>)
 8009c1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c20:	08009c49 	.word	0x08009c49
 8009c24:	08009c49 	.word	0x08009c49
 8009c28:	08009c49 	.word	0x08009c49
 8009c2c:	08009cbf 	.word	0x08009cbf
 8009c30:	08009cd3 	.word	0x08009cd3
 8009c34:	08009d1f 	.word	0x08009d1f
 8009c38:	08009c49 	.word	0x08009c49
 8009c3c:	08009c49 	.word	0x08009c49
 8009c40:	08009cbf 	.word	0x08009cbf
 8009c44:	08009cd3 	.word	0x08009cd3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009c48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c4a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009c4e:	f043 0301 	orr.w	r3, r3, #1
 8009c52:	b2da      	uxtb	r2, r3
 8009c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c56:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009c5a:	68ba      	ldr	r2, [r7, #8]
 8009c5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c5e:	699b      	ldr	r3, [r3, #24]
 8009c60:	18d1      	adds	r1, r2, r3
 8009c62:	68bb      	ldr	r3, [r7, #8]
 8009c64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009c66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c68:	f7ff ff5c 	bl	8009b24 <prvInsertTimerInActiveList>
 8009c6c:	4603      	mov	r3, r0
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d06c      	beq.n	8009d4c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c74:	6a1b      	ldr	r3, [r3, #32]
 8009c76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c78:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009c7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009c80:	f003 0304 	and.w	r3, r3, #4
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d061      	beq.n	8009d4c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009c88:	68ba      	ldr	r2, [r7, #8]
 8009c8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c8c:	699b      	ldr	r3, [r3, #24]
 8009c8e:	441a      	add	r2, r3
 8009c90:	2300      	movs	r3, #0
 8009c92:	9300      	str	r3, [sp, #0]
 8009c94:	2300      	movs	r3, #0
 8009c96:	2100      	movs	r1, #0
 8009c98:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c9a:	f7ff fe01 	bl	80098a0 <xTimerGenericCommand>
 8009c9e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009ca0:	6a3b      	ldr	r3, [r7, #32]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d152      	bne.n	8009d4c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8009ca6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009caa:	f383 8811 	msr	BASEPRI, r3
 8009cae:	f3bf 8f6f 	isb	sy
 8009cb2:	f3bf 8f4f 	dsb	sy
 8009cb6:	61bb      	str	r3, [r7, #24]
}
 8009cb8:	bf00      	nop
 8009cba:	bf00      	nop
 8009cbc:	e7fd      	b.n	8009cba <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009cbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cc0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009cc4:	f023 0301 	bic.w	r3, r3, #1
 8009cc8:	b2da      	uxtb	r2, r3
 8009cca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ccc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009cd0:	e03d      	b.n	8009d4e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009cd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cd4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009cd8:	f043 0301 	orr.w	r3, r3, #1
 8009cdc:	b2da      	uxtb	r2, r3
 8009cde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ce0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009ce4:	68ba      	ldr	r2, [r7, #8]
 8009ce6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ce8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009cea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cec:	699b      	ldr	r3, [r3, #24]
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d10b      	bne.n	8009d0a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8009cf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cf6:	f383 8811 	msr	BASEPRI, r3
 8009cfa:	f3bf 8f6f 	isb	sy
 8009cfe:	f3bf 8f4f 	dsb	sy
 8009d02:	617b      	str	r3, [r7, #20]
}
 8009d04:	bf00      	nop
 8009d06:	bf00      	nop
 8009d08:	e7fd      	b.n	8009d06 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d0c:	699a      	ldr	r2, [r3, #24]
 8009d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d10:	18d1      	adds	r1, r2, r3
 8009d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d18:	f7ff ff04 	bl	8009b24 <prvInsertTimerInActiveList>
					break;
 8009d1c:	e017      	b.n	8009d4e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009d1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009d24:	f003 0302 	and.w	r3, r3, #2
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d103      	bne.n	8009d34 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009d2c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d2e:	f000 fbeb 	bl	800a508 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009d32:	e00c      	b.n	8009d4e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009d34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d36:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009d3a:	f023 0301 	bic.w	r3, r3, #1
 8009d3e:	b2da      	uxtb	r2, r3
 8009d40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d42:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009d46:	e002      	b.n	8009d4e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009d48:	bf00      	nop
 8009d4a:	e000      	b.n	8009d4e <prvProcessReceivedCommands+0x1a6>
					break;
 8009d4c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009d4e:	4b08      	ldr	r3, [pc, #32]	@ (8009d70 <prvProcessReceivedCommands+0x1c8>)
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	1d39      	adds	r1, r7, #4
 8009d54:	2200      	movs	r2, #0
 8009d56:	4618      	mov	r0, r3
 8009d58:	f7fe fb80 	bl	800845c <xQueueReceive>
 8009d5c:	4603      	mov	r3, r0
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	f47f af26 	bne.w	8009bb0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009d64:	bf00      	nop
 8009d66:	bf00      	nop
 8009d68:	3730      	adds	r7, #48	@ 0x30
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	bd80      	pop	{r7, pc}
 8009d6e:	bf00      	nop
 8009d70:	20000fb8 	.word	0x20000fb8

08009d74 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009d74:	b580      	push	{r7, lr}
 8009d76:	b088      	sub	sp, #32
 8009d78:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009d7a:	e049      	b.n	8009e10 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009d7c:	4b2e      	ldr	r3, [pc, #184]	@ (8009e38 <prvSwitchTimerLists+0xc4>)
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	68db      	ldr	r3, [r3, #12]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d86:	4b2c      	ldr	r3, [pc, #176]	@ (8009e38 <prvSwitchTimerLists+0xc4>)
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	68db      	ldr	r3, [r3, #12]
 8009d8c:	68db      	ldr	r3, [r3, #12]
 8009d8e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	3304      	adds	r3, #4
 8009d94:	4618      	mov	r0, r3
 8009d96:	f7fd ffe3 	bl	8007d60 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	6a1b      	ldr	r3, [r3, #32]
 8009d9e:	68f8      	ldr	r0, [r7, #12]
 8009da0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009da8:	f003 0304 	and.w	r3, r3, #4
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d02f      	beq.n	8009e10 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	699b      	ldr	r3, [r3, #24]
 8009db4:	693a      	ldr	r2, [r7, #16]
 8009db6:	4413      	add	r3, r2
 8009db8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009dba:	68ba      	ldr	r2, [r7, #8]
 8009dbc:	693b      	ldr	r3, [r7, #16]
 8009dbe:	429a      	cmp	r2, r3
 8009dc0:	d90e      	bls.n	8009de0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	68ba      	ldr	r2, [r7, #8]
 8009dc6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	68fa      	ldr	r2, [r7, #12]
 8009dcc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009dce:	4b1a      	ldr	r3, [pc, #104]	@ (8009e38 <prvSwitchTimerLists+0xc4>)
 8009dd0:	681a      	ldr	r2, [r3, #0]
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	3304      	adds	r3, #4
 8009dd6:	4619      	mov	r1, r3
 8009dd8:	4610      	mov	r0, r2
 8009dda:	f7fd ff88 	bl	8007cee <vListInsert>
 8009dde:	e017      	b.n	8009e10 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009de0:	2300      	movs	r3, #0
 8009de2:	9300      	str	r3, [sp, #0]
 8009de4:	2300      	movs	r3, #0
 8009de6:	693a      	ldr	r2, [r7, #16]
 8009de8:	2100      	movs	r1, #0
 8009dea:	68f8      	ldr	r0, [r7, #12]
 8009dec:	f7ff fd58 	bl	80098a0 <xTimerGenericCommand>
 8009df0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d10b      	bne.n	8009e10 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009df8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dfc:	f383 8811 	msr	BASEPRI, r3
 8009e00:	f3bf 8f6f 	isb	sy
 8009e04:	f3bf 8f4f 	dsb	sy
 8009e08:	603b      	str	r3, [r7, #0]
}
 8009e0a:	bf00      	nop
 8009e0c:	bf00      	nop
 8009e0e:	e7fd      	b.n	8009e0c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009e10:	4b09      	ldr	r3, [pc, #36]	@ (8009e38 <prvSwitchTimerLists+0xc4>)
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d1b0      	bne.n	8009d7c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009e1a:	4b07      	ldr	r3, [pc, #28]	@ (8009e38 <prvSwitchTimerLists+0xc4>)
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009e20:	4b06      	ldr	r3, [pc, #24]	@ (8009e3c <prvSwitchTimerLists+0xc8>)
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	4a04      	ldr	r2, [pc, #16]	@ (8009e38 <prvSwitchTimerLists+0xc4>)
 8009e26:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009e28:	4a04      	ldr	r2, [pc, #16]	@ (8009e3c <prvSwitchTimerLists+0xc8>)
 8009e2a:	697b      	ldr	r3, [r7, #20]
 8009e2c:	6013      	str	r3, [r2, #0]
}
 8009e2e:	bf00      	nop
 8009e30:	3718      	adds	r7, #24
 8009e32:	46bd      	mov	sp, r7
 8009e34:	bd80      	pop	{r7, pc}
 8009e36:	bf00      	nop
 8009e38:	20000fb0 	.word	0x20000fb0
 8009e3c:	20000fb4 	.word	0x20000fb4

08009e40 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b082      	sub	sp, #8
 8009e44:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009e46:	f000 f96f 	bl	800a128 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009e4a:	4b15      	ldr	r3, [pc, #84]	@ (8009ea0 <prvCheckForValidListAndQueue+0x60>)
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d120      	bne.n	8009e94 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009e52:	4814      	ldr	r0, [pc, #80]	@ (8009ea4 <prvCheckForValidListAndQueue+0x64>)
 8009e54:	f7fd fefa 	bl	8007c4c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009e58:	4813      	ldr	r0, [pc, #76]	@ (8009ea8 <prvCheckForValidListAndQueue+0x68>)
 8009e5a:	f7fd fef7 	bl	8007c4c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009e5e:	4b13      	ldr	r3, [pc, #76]	@ (8009eac <prvCheckForValidListAndQueue+0x6c>)
 8009e60:	4a10      	ldr	r2, [pc, #64]	@ (8009ea4 <prvCheckForValidListAndQueue+0x64>)
 8009e62:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009e64:	4b12      	ldr	r3, [pc, #72]	@ (8009eb0 <prvCheckForValidListAndQueue+0x70>)
 8009e66:	4a10      	ldr	r2, [pc, #64]	@ (8009ea8 <prvCheckForValidListAndQueue+0x68>)
 8009e68:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	9300      	str	r3, [sp, #0]
 8009e6e:	4b11      	ldr	r3, [pc, #68]	@ (8009eb4 <prvCheckForValidListAndQueue+0x74>)
 8009e70:	4a11      	ldr	r2, [pc, #68]	@ (8009eb8 <prvCheckForValidListAndQueue+0x78>)
 8009e72:	2110      	movs	r1, #16
 8009e74:	200a      	movs	r0, #10
 8009e76:	f7fe f807 	bl	8007e88 <xQueueGenericCreateStatic>
 8009e7a:	4603      	mov	r3, r0
 8009e7c:	4a08      	ldr	r2, [pc, #32]	@ (8009ea0 <prvCheckForValidListAndQueue+0x60>)
 8009e7e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009e80:	4b07      	ldr	r3, [pc, #28]	@ (8009ea0 <prvCheckForValidListAndQueue+0x60>)
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d005      	beq.n	8009e94 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009e88:	4b05      	ldr	r3, [pc, #20]	@ (8009ea0 <prvCheckForValidListAndQueue+0x60>)
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	490b      	ldr	r1, [pc, #44]	@ (8009ebc <prvCheckForValidListAndQueue+0x7c>)
 8009e8e:	4618      	mov	r0, r3
 8009e90:	f7fe fcfa 	bl	8008888 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009e94:	f000 f97a 	bl	800a18c <vPortExitCritical>
}
 8009e98:	bf00      	nop
 8009e9a:	46bd      	mov	sp, r7
 8009e9c:	bd80      	pop	{r7, pc}
 8009e9e:	bf00      	nop
 8009ea0:	20000fb8 	.word	0x20000fb8
 8009ea4:	20000f88 	.word	0x20000f88
 8009ea8:	20000f9c 	.word	0x20000f9c
 8009eac:	20000fb0 	.word	0x20000fb0
 8009eb0:	20000fb4 	.word	0x20000fb4
 8009eb4:	20001064 	.word	0x20001064
 8009eb8:	20000fc4 	.word	0x20000fc4
 8009ebc:	0800a988 	.word	0x0800a988

08009ec0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009ec0:	b480      	push	{r7}
 8009ec2:	b085      	sub	sp, #20
 8009ec4:	af00      	add	r7, sp, #0
 8009ec6:	60f8      	str	r0, [r7, #12]
 8009ec8:	60b9      	str	r1, [r7, #8]
 8009eca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	3b04      	subs	r3, #4
 8009ed0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009ed8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	3b04      	subs	r3, #4
 8009ede:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009ee0:	68bb      	ldr	r3, [r7, #8]
 8009ee2:	f023 0201 	bic.w	r2, r3, #1
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	3b04      	subs	r3, #4
 8009eee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009ef0:	4a0c      	ldr	r2, [pc, #48]	@ (8009f24 <pxPortInitialiseStack+0x64>)
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	3b14      	subs	r3, #20
 8009efa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009efc:	687a      	ldr	r2, [r7, #4]
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	3b04      	subs	r3, #4
 8009f06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	f06f 0202 	mvn.w	r2, #2
 8009f0e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	3b20      	subs	r3, #32
 8009f14:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009f16:	68fb      	ldr	r3, [r7, #12]
}
 8009f18:	4618      	mov	r0, r3
 8009f1a:	3714      	adds	r7, #20
 8009f1c:	46bd      	mov	sp, r7
 8009f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f22:	4770      	bx	lr
 8009f24:	08009f29 	.word	0x08009f29

08009f28 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009f28:	b480      	push	{r7}
 8009f2a:	b085      	sub	sp, #20
 8009f2c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009f2e:	2300      	movs	r3, #0
 8009f30:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009f32:	4b13      	ldr	r3, [pc, #76]	@ (8009f80 <prvTaskExitError+0x58>)
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009f3a:	d00b      	beq.n	8009f54 <prvTaskExitError+0x2c>
	__asm volatile
 8009f3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f40:	f383 8811 	msr	BASEPRI, r3
 8009f44:	f3bf 8f6f 	isb	sy
 8009f48:	f3bf 8f4f 	dsb	sy
 8009f4c:	60fb      	str	r3, [r7, #12]
}
 8009f4e:	bf00      	nop
 8009f50:	bf00      	nop
 8009f52:	e7fd      	b.n	8009f50 <prvTaskExitError+0x28>
	__asm volatile
 8009f54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f58:	f383 8811 	msr	BASEPRI, r3
 8009f5c:	f3bf 8f6f 	isb	sy
 8009f60:	f3bf 8f4f 	dsb	sy
 8009f64:	60bb      	str	r3, [r7, #8]
}
 8009f66:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009f68:	bf00      	nop
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d0fc      	beq.n	8009f6a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009f70:	bf00      	nop
 8009f72:	bf00      	nop
 8009f74:	3714      	adds	r7, #20
 8009f76:	46bd      	mov	sp, r7
 8009f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f7c:	4770      	bx	lr
 8009f7e:	bf00      	nop
 8009f80:	2000000c 	.word	0x2000000c
	...

08009f90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009f90:	4b07      	ldr	r3, [pc, #28]	@ (8009fb0 <pxCurrentTCBConst2>)
 8009f92:	6819      	ldr	r1, [r3, #0]
 8009f94:	6808      	ldr	r0, [r1, #0]
 8009f96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f9a:	f380 8809 	msr	PSP, r0
 8009f9e:	f3bf 8f6f 	isb	sy
 8009fa2:	f04f 0000 	mov.w	r0, #0
 8009fa6:	f380 8811 	msr	BASEPRI, r0
 8009faa:	4770      	bx	lr
 8009fac:	f3af 8000 	nop.w

08009fb0 <pxCurrentTCBConst2>:
 8009fb0:	20000a88 	.word	0x20000a88
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009fb4:	bf00      	nop
 8009fb6:	bf00      	nop

08009fb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009fb8:	4808      	ldr	r0, [pc, #32]	@ (8009fdc <prvPortStartFirstTask+0x24>)
 8009fba:	6800      	ldr	r0, [r0, #0]
 8009fbc:	6800      	ldr	r0, [r0, #0]
 8009fbe:	f380 8808 	msr	MSP, r0
 8009fc2:	f04f 0000 	mov.w	r0, #0
 8009fc6:	f380 8814 	msr	CONTROL, r0
 8009fca:	b662      	cpsie	i
 8009fcc:	b661      	cpsie	f
 8009fce:	f3bf 8f4f 	dsb	sy
 8009fd2:	f3bf 8f6f 	isb	sy
 8009fd6:	df00      	svc	0
 8009fd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009fda:	bf00      	nop
 8009fdc:	e000ed08 	.word	0xe000ed08

08009fe0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009fe0:	b580      	push	{r7, lr}
 8009fe2:	b086      	sub	sp, #24
 8009fe4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009fe6:	4b47      	ldr	r3, [pc, #284]	@ (800a104 <xPortStartScheduler+0x124>)
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	4a47      	ldr	r2, [pc, #284]	@ (800a108 <xPortStartScheduler+0x128>)
 8009fec:	4293      	cmp	r3, r2
 8009fee:	d10b      	bne.n	800a008 <xPortStartScheduler+0x28>
	__asm volatile
 8009ff0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ff4:	f383 8811 	msr	BASEPRI, r3
 8009ff8:	f3bf 8f6f 	isb	sy
 8009ffc:	f3bf 8f4f 	dsb	sy
 800a000:	613b      	str	r3, [r7, #16]
}
 800a002:	bf00      	nop
 800a004:	bf00      	nop
 800a006:	e7fd      	b.n	800a004 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a008:	4b3e      	ldr	r3, [pc, #248]	@ (800a104 <xPortStartScheduler+0x124>)
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	4a3f      	ldr	r2, [pc, #252]	@ (800a10c <xPortStartScheduler+0x12c>)
 800a00e:	4293      	cmp	r3, r2
 800a010:	d10b      	bne.n	800a02a <xPortStartScheduler+0x4a>
	__asm volatile
 800a012:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a016:	f383 8811 	msr	BASEPRI, r3
 800a01a:	f3bf 8f6f 	isb	sy
 800a01e:	f3bf 8f4f 	dsb	sy
 800a022:	60fb      	str	r3, [r7, #12]
}
 800a024:	bf00      	nop
 800a026:	bf00      	nop
 800a028:	e7fd      	b.n	800a026 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a02a:	4b39      	ldr	r3, [pc, #228]	@ (800a110 <xPortStartScheduler+0x130>)
 800a02c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a02e:	697b      	ldr	r3, [r7, #20]
 800a030:	781b      	ldrb	r3, [r3, #0]
 800a032:	b2db      	uxtb	r3, r3
 800a034:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a036:	697b      	ldr	r3, [r7, #20]
 800a038:	22ff      	movs	r2, #255	@ 0xff
 800a03a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a03c:	697b      	ldr	r3, [r7, #20]
 800a03e:	781b      	ldrb	r3, [r3, #0]
 800a040:	b2db      	uxtb	r3, r3
 800a042:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a044:	78fb      	ldrb	r3, [r7, #3]
 800a046:	b2db      	uxtb	r3, r3
 800a048:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a04c:	b2da      	uxtb	r2, r3
 800a04e:	4b31      	ldr	r3, [pc, #196]	@ (800a114 <xPortStartScheduler+0x134>)
 800a050:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a052:	4b31      	ldr	r3, [pc, #196]	@ (800a118 <xPortStartScheduler+0x138>)
 800a054:	2207      	movs	r2, #7
 800a056:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a058:	e009      	b.n	800a06e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a05a:	4b2f      	ldr	r3, [pc, #188]	@ (800a118 <xPortStartScheduler+0x138>)
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	3b01      	subs	r3, #1
 800a060:	4a2d      	ldr	r2, [pc, #180]	@ (800a118 <xPortStartScheduler+0x138>)
 800a062:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a064:	78fb      	ldrb	r3, [r7, #3]
 800a066:	b2db      	uxtb	r3, r3
 800a068:	005b      	lsls	r3, r3, #1
 800a06a:	b2db      	uxtb	r3, r3
 800a06c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a06e:	78fb      	ldrb	r3, [r7, #3]
 800a070:	b2db      	uxtb	r3, r3
 800a072:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a076:	2b80      	cmp	r3, #128	@ 0x80
 800a078:	d0ef      	beq.n	800a05a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a07a:	4b27      	ldr	r3, [pc, #156]	@ (800a118 <xPortStartScheduler+0x138>)
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	f1c3 0307 	rsb	r3, r3, #7
 800a082:	2b04      	cmp	r3, #4
 800a084:	d00b      	beq.n	800a09e <xPortStartScheduler+0xbe>
	__asm volatile
 800a086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a08a:	f383 8811 	msr	BASEPRI, r3
 800a08e:	f3bf 8f6f 	isb	sy
 800a092:	f3bf 8f4f 	dsb	sy
 800a096:	60bb      	str	r3, [r7, #8]
}
 800a098:	bf00      	nop
 800a09a:	bf00      	nop
 800a09c:	e7fd      	b.n	800a09a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a09e:	4b1e      	ldr	r3, [pc, #120]	@ (800a118 <xPortStartScheduler+0x138>)
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	021b      	lsls	r3, r3, #8
 800a0a4:	4a1c      	ldr	r2, [pc, #112]	@ (800a118 <xPortStartScheduler+0x138>)
 800a0a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a0a8:	4b1b      	ldr	r3, [pc, #108]	@ (800a118 <xPortStartScheduler+0x138>)
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a0b0:	4a19      	ldr	r2, [pc, #100]	@ (800a118 <xPortStartScheduler+0x138>)
 800a0b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	b2da      	uxtb	r2, r3
 800a0b8:	697b      	ldr	r3, [r7, #20]
 800a0ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a0bc:	4b17      	ldr	r3, [pc, #92]	@ (800a11c <xPortStartScheduler+0x13c>)
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	4a16      	ldr	r2, [pc, #88]	@ (800a11c <xPortStartScheduler+0x13c>)
 800a0c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a0c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a0c8:	4b14      	ldr	r3, [pc, #80]	@ (800a11c <xPortStartScheduler+0x13c>)
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	4a13      	ldr	r2, [pc, #76]	@ (800a11c <xPortStartScheduler+0x13c>)
 800a0ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a0d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a0d4:	f000 f8da 	bl	800a28c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a0d8:	4b11      	ldr	r3, [pc, #68]	@ (800a120 <xPortStartScheduler+0x140>)
 800a0da:	2200      	movs	r2, #0
 800a0dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a0de:	f000 f8f9 	bl	800a2d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a0e2:	4b10      	ldr	r3, [pc, #64]	@ (800a124 <xPortStartScheduler+0x144>)
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	4a0f      	ldr	r2, [pc, #60]	@ (800a124 <xPortStartScheduler+0x144>)
 800a0e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a0ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a0ee:	f7ff ff63 	bl	8009fb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a0f2:	f7ff f82b 	bl	800914c <vTaskSwitchContext>
	prvTaskExitError();
 800a0f6:	f7ff ff17 	bl	8009f28 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a0fa:	2300      	movs	r3, #0
}
 800a0fc:	4618      	mov	r0, r3
 800a0fe:	3718      	adds	r7, #24
 800a100:	46bd      	mov	sp, r7
 800a102:	bd80      	pop	{r7, pc}
 800a104:	e000ed00 	.word	0xe000ed00
 800a108:	410fc271 	.word	0x410fc271
 800a10c:	410fc270 	.word	0x410fc270
 800a110:	e000e400 	.word	0xe000e400
 800a114:	200010b4 	.word	0x200010b4
 800a118:	200010b8 	.word	0x200010b8
 800a11c:	e000ed20 	.word	0xe000ed20
 800a120:	2000000c 	.word	0x2000000c
 800a124:	e000ef34 	.word	0xe000ef34

0800a128 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a128:	b480      	push	{r7}
 800a12a:	b083      	sub	sp, #12
 800a12c:	af00      	add	r7, sp, #0
	__asm volatile
 800a12e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a132:	f383 8811 	msr	BASEPRI, r3
 800a136:	f3bf 8f6f 	isb	sy
 800a13a:	f3bf 8f4f 	dsb	sy
 800a13e:	607b      	str	r3, [r7, #4]
}
 800a140:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a142:	4b10      	ldr	r3, [pc, #64]	@ (800a184 <vPortEnterCritical+0x5c>)
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	3301      	adds	r3, #1
 800a148:	4a0e      	ldr	r2, [pc, #56]	@ (800a184 <vPortEnterCritical+0x5c>)
 800a14a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a14c:	4b0d      	ldr	r3, [pc, #52]	@ (800a184 <vPortEnterCritical+0x5c>)
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	2b01      	cmp	r3, #1
 800a152:	d110      	bne.n	800a176 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a154:	4b0c      	ldr	r3, [pc, #48]	@ (800a188 <vPortEnterCritical+0x60>)
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	b2db      	uxtb	r3, r3
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d00b      	beq.n	800a176 <vPortEnterCritical+0x4e>
	__asm volatile
 800a15e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a162:	f383 8811 	msr	BASEPRI, r3
 800a166:	f3bf 8f6f 	isb	sy
 800a16a:	f3bf 8f4f 	dsb	sy
 800a16e:	603b      	str	r3, [r7, #0]
}
 800a170:	bf00      	nop
 800a172:	bf00      	nop
 800a174:	e7fd      	b.n	800a172 <vPortEnterCritical+0x4a>
	}
}
 800a176:	bf00      	nop
 800a178:	370c      	adds	r7, #12
 800a17a:	46bd      	mov	sp, r7
 800a17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a180:	4770      	bx	lr
 800a182:	bf00      	nop
 800a184:	2000000c 	.word	0x2000000c
 800a188:	e000ed04 	.word	0xe000ed04

0800a18c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a18c:	b480      	push	{r7}
 800a18e:	b083      	sub	sp, #12
 800a190:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a192:	4b12      	ldr	r3, [pc, #72]	@ (800a1dc <vPortExitCritical+0x50>)
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	2b00      	cmp	r3, #0
 800a198:	d10b      	bne.n	800a1b2 <vPortExitCritical+0x26>
	__asm volatile
 800a19a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a19e:	f383 8811 	msr	BASEPRI, r3
 800a1a2:	f3bf 8f6f 	isb	sy
 800a1a6:	f3bf 8f4f 	dsb	sy
 800a1aa:	607b      	str	r3, [r7, #4]
}
 800a1ac:	bf00      	nop
 800a1ae:	bf00      	nop
 800a1b0:	e7fd      	b.n	800a1ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a1b2:	4b0a      	ldr	r3, [pc, #40]	@ (800a1dc <vPortExitCritical+0x50>)
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	3b01      	subs	r3, #1
 800a1b8:	4a08      	ldr	r2, [pc, #32]	@ (800a1dc <vPortExitCritical+0x50>)
 800a1ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a1bc:	4b07      	ldr	r3, [pc, #28]	@ (800a1dc <vPortExitCritical+0x50>)
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d105      	bne.n	800a1d0 <vPortExitCritical+0x44>
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a1c8:	683b      	ldr	r3, [r7, #0]
 800a1ca:	f383 8811 	msr	BASEPRI, r3
}
 800a1ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a1d0:	bf00      	nop
 800a1d2:	370c      	adds	r7, #12
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1da:	4770      	bx	lr
 800a1dc:	2000000c 	.word	0x2000000c

0800a1e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a1e0:	f3ef 8009 	mrs	r0, PSP
 800a1e4:	f3bf 8f6f 	isb	sy
 800a1e8:	4b15      	ldr	r3, [pc, #84]	@ (800a240 <pxCurrentTCBConst>)
 800a1ea:	681a      	ldr	r2, [r3, #0]
 800a1ec:	f01e 0f10 	tst.w	lr, #16
 800a1f0:	bf08      	it	eq
 800a1f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a1f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1fa:	6010      	str	r0, [r2, #0]
 800a1fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a200:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a204:	f380 8811 	msr	BASEPRI, r0
 800a208:	f3bf 8f4f 	dsb	sy
 800a20c:	f3bf 8f6f 	isb	sy
 800a210:	f7fe ff9c 	bl	800914c <vTaskSwitchContext>
 800a214:	f04f 0000 	mov.w	r0, #0
 800a218:	f380 8811 	msr	BASEPRI, r0
 800a21c:	bc09      	pop	{r0, r3}
 800a21e:	6819      	ldr	r1, [r3, #0]
 800a220:	6808      	ldr	r0, [r1, #0]
 800a222:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a226:	f01e 0f10 	tst.w	lr, #16
 800a22a:	bf08      	it	eq
 800a22c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a230:	f380 8809 	msr	PSP, r0
 800a234:	f3bf 8f6f 	isb	sy
 800a238:	4770      	bx	lr
 800a23a:	bf00      	nop
 800a23c:	f3af 8000 	nop.w

0800a240 <pxCurrentTCBConst>:
 800a240:	20000a88 	.word	0x20000a88
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a244:	bf00      	nop
 800a246:	bf00      	nop

0800a248 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b082      	sub	sp, #8
 800a24c:	af00      	add	r7, sp, #0
	__asm volatile
 800a24e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a252:	f383 8811 	msr	BASEPRI, r3
 800a256:	f3bf 8f6f 	isb	sy
 800a25a:	f3bf 8f4f 	dsb	sy
 800a25e:	607b      	str	r3, [r7, #4]
}
 800a260:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a262:	f7fe feb9 	bl	8008fd8 <xTaskIncrementTick>
 800a266:	4603      	mov	r3, r0
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d003      	beq.n	800a274 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a26c:	4b06      	ldr	r3, [pc, #24]	@ (800a288 <xPortSysTickHandler+0x40>)
 800a26e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a272:	601a      	str	r2, [r3, #0]
 800a274:	2300      	movs	r3, #0
 800a276:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a278:	683b      	ldr	r3, [r7, #0]
 800a27a:	f383 8811 	msr	BASEPRI, r3
}
 800a27e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a280:	bf00      	nop
 800a282:	3708      	adds	r7, #8
 800a284:	46bd      	mov	sp, r7
 800a286:	bd80      	pop	{r7, pc}
 800a288:	e000ed04 	.word	0xe000ed04

0800a28c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a28c:	b480      	push	{r7}
 800a28e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a290:	4b0b      	ldr	r3, [pc, #44]	@ (800a2c0 <vPortSetupTimerInterrupt+0x34>)
 800a292:	2200      	movs	r2, #0
 800a294:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a296:	4b0b      	ldr	r3, [pc, #44]	@ (800a2c4 <vPortSetupTimerInterrupt+0x38>)
 800a298:	2200      	movs	r2, #0
 800a29a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a29c:	4b0a      	ldr	r3, [pc, #40]	@ (800a2c8 <vPortSetupTimerInterrupt+0x3c>)
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	4a0a      	ldr	r2, [pc, #40]	@ (800a2cc <vPortSetupTimerInterrupt+0x40>)
 800a2a2:	fba2 2303 	umull	r2, r3, r2, r3
 800a2a6:	099b      	lsrs	r3, r3, #6
 800a2a8:	4a09      	ldr	r2, [pc, #36]	@ (800a2d0 <vPortSetupTimerInterrupt+0x44>)
 800a2aa:	3b01      	subs	r3, #1
 800a2ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a2ae:	4b04      	ldr	r3, [pc, #16]	@ (800a2c0 <vPortSetupTimerInterrupt+0x34>)
 800a2b0:	2207      	movs	r2, #7
 800a2b2:	601a      	str	r2, [r3, #0]
}
 800a2b4:	bf00      	nop
 800a2b6:	46bd      	mov	sp, r7
 800a2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2bc:	4770      	bx	lr
 800a2be:	bf00      	nop
 800a2c0:	e000e010 	.word	0xe000e010
 800a2c4:	e000e018 	.word	0xe000e018
 800a2c8:	20000000 	.word	0x20000000
 800a2cc:	10624dd3 	.word	0x10624dd3
 800a2d0:	e000e014 	.word	0xe000e014

0800a2d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a2d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a2e4 <vPortEnableVFP+0x10>
 800a2d8:	6801      	ldr	r1, [r0, #0]
 800a2da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a2de:	6001      	str	r1, [r0, #0]
 800a2e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a2e2:	bf00      	nop
 800a2e4:	e000ed88 	.word	0xe000ed88

0800a2e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a2e8:	b480      	push	{r7}
 800a2ea:	b085      	sub	sp, #20
 800a2ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a2ee:	f3ef 8305 	mrs	r3, IPSR
 800a2f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	2b0f      	cmp	r3, #15
 800a2f8:	d915      	bls.n	800a326 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a2fa:	4a18      	ldr	r2, [pc, #96]	@ (800a35c <vPortValidateInterruptPriority+0x74>)
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	4413      	add	r3, r2
 800a300:	781b      	ldrb	r3, [r3, #0]
 800a302:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a304:	4b16      	ldr	r3, [pc, #88]	@ (800a360 <vPortValidateInterruptPriority+0x78>)
 800a306:	781b      	ldrb	r3, [r3, #0]
 800a308:	7afa      	ldrb	r2, [r7, #11]
 800a30a:	429a      	cmp	r2, r3
 800a30c:	d20b      	bcs.n	800a326 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a30e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a312:	f383 8811 	msr	BASEPRI, r3
 800a316:	f3bf 8f6f 	isb	sy
 800a31a:	f3bf 8f4f 	dsb	sy
 800a31e:	607b      	str	r3, [r7, #4]
}
 800a320:	bf00      	nop
 800a322:	bf00      	nop
 800a324:	e7fd      	b.n	800a322 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a326:	4b0f      	ldr	r3, [pc, #60]	@ (800a364 <vPortValidateInterruptPriority+0x7c>)
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a32e:	4b0e      	ldr	r3, [pc, #56]	@ (800a368 <vPortValidateInterruptPriority+0x80>)
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	429a      	cmp	r2, r3
 800a334:	d90b      	bls.n	800a34e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a33a:	f383 8811 	msr	BASEPRI, r3
 800a33e:	f3bf 8f6f 	isb	sy
 800a342:	f3bf 8f4f 	dsb	sy
 800a346:	603b      	str	r3, [r7, #0]
}
 800a348:	bf00      	nop
 800a34a:	bf00      	nop
 800a34c:	e7fd      	b.n	800a34a <vPortValidateInterruptPriority+0x62>
	}
 800a34e:	bf00      	nop
 800a350:	3714      	adds	r7, #20
 800a352:	46bd      	mov	sp, r7
 800a354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a358:	4770      	bx	lr
 800a35a:	bf00      	nop
 800a35c:	e000e3f0 	.word	0xe000e3f0
 800a360:	200010b4 	.word	0x200010b4
 800a364:	e000ed0c 	.word	0xe000ed0c
 800a368:	200010b8 	.word	0x200010b8

0800a36c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b08a      	sub	sp, #40	@ 0x28
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a374:	2300      	movs	r3, #0
 800a376:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a378:	f7fe fd72 	bl	8008e60 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a37c:	4b5c      	ldr	r3, [pc, #368]	@ (800a4f0 <pvPortMalloc+0x184>)
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	2b00      	cmp	r3, #0
 800a382:	d101      	bne.n	800a388 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a384:	f000 f924 	bl	800a5d0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a388:	4b5a      	ldr	r3, [pc, #360]	@ (800a4f4 <pvPortMalloc+0x188>)
 800a38a:	681a      	ldr	r2, [r3, #0]
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	4013      	ands	r3, r2
 800a390:	2b00      	cmp	r3, #0
 800a392:	f040 8095 	bne.w	800a4c0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d01e      	beq.n	800a3da <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a39c:	2208      	movs	r2, #8
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	4413      	add	r3, r2
 800a3a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	f003 0307 	and.w	r3, r3, #7
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d015      	beq.n	800a3da <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	f023 0307 	bic.w	r3, r3, #7
 800a3b4:	3308      	adds	r3, #8
 800a3b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	f003 0307 	and.w	r3, r3, #7
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d00b      	beq.n	800a3da <pvPortMalloc+0x6e>
	__asm volatile
 800a3c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3c6:	f383 8811 	msr	BASEPRI, r3
 800a3ca:	f3bf 8f6f 	isb	sy
 800a3ce:	f3bf 8f4f 	dsb	sy
 800a3d2:	617b      	str	r3, [r7, #20]
}
 800a3d4:	bf00      	nop
 800a3d6:	bf00      	nop
 800a3d8:	e7fd      	b.n	800a3d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d06f      	beq.n	800a4c0 <pvPortMalloc+0x154>
 800a3e0:	4b45      	ldr	r3, [pc, #276]	@ (800a4f8 <pvPortMalloc+0x18c>)
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	687a      	ldr	r2, [r7, #4]
 800a3e6:	429a      	cmp	r2, r3
 800a3e8:	d86a      	bhi.n	800a4c0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a3ea:	4b44      	ldr	r3, [pc, #272]	@ (800a4fc <pvPortMalloc+0x190>)
 800a3ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a3ee:	4b43      	ldr	r3, [pc, #268]	@ (800a4fc <pvPortMalloc+0x190>)
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a3f4:	e004      	b.n	800a400 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a3f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a3fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a402:	685b      	ldr	r3, [r3, #4]
 800a404:	687a      	ldr	r2, [r7, #4]
 800a406:	429a      	cmp	r2, r3
 800a408:	d903      	bls.n	800a412 <pvPortMalloc+0xa6>
 800a40a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d1f1      	bne.n	800a3f6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a412:	4b37      	ldr	r3, [pc, #220]	@ (800a4f0 <pvPortMalloc+0x184>)
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a418:	429a      	cmp	r2, r3
 800a41a:	d051      	beq.n	800a4c0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a41c:	6a3b      	ldr	r3, [r7, #32]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	2208      	movs	r2, #8
 800a422:	4413      	add	r3, r2
 800a424:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a428:	681a      	ldr	r2, [r3, #0]
 800a42a:	6a3b      	ldr	r3, [r7, #32]
 800a42c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a42e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a430:	685a      	ldr	r2, [r3, #4]
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	1ad2      	subs	r2, r2, r3
 800a436:	2308      	movs	r3, #8
 800a438:	005b      	lsls	r3, r3, #1
 800a43a:	429a      	cmp	r2, r3
 800a43c:	d920      	bls.n	800a480 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a43e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	4413      	add	r3, r2
 800a444:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a446:	69bb      	ldr	r3, [r7, #24]
 800a448:	f003 0307 	and.w	r3, r3, #7
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d00b      	beq.n	800a468 <pvPortMalloc+0xfc>
	__asm volatile
 800a450:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a454:	f383 8811 	msr	BASEPRI, r3
 800a458:	f3bf 8f6f 	isb	sy
 800a45c:	f3bf 8f4f 	dsb	sy
 800a460:	613b      	str	r3, [r7, #16]
}
 800a462:	bf00      	nop
 800a464:	bf00      	nop
 800a466:	e7fd      	b.n	800a464 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a46a:	685a      	ldr	r2, [r3, #4]
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	1ad2      	subs	r2, r2, r3
 800a470:	69bb      	ldr	r3, [r7, #24]
 800a472:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a476:	687a      	ldr	r2, [r7, #4]
 800a478:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a47a:	69b8      	ldr	r0, [r7, #24]
 800a47c:	f000 f90a 	bl	800a694 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a480:	4b1d      	ldr	r3, [pc, #116]	@ (800a4f8 <pvPortMalloc+0x18c>)
 800a482:	681a      	ldr	r2, [r3, #0]
 800a484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a486:	685b      	ldr	r3, [r3, #4]
 800a488:	1ad3      	subs	r3, r2, r3
 800a48a:	4a1b      	ldr	r2, [pc, #108]	@ (800a4f8 <pvPortMalloc+0x18c>)
 800a48c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a48e:	4b1a      	ldr	r3, [pc, #104]	@ (800a4f8 <pvPortMalloc+0x18c>)
 800a490:	681a      	ldr	r2, [r3, #0]
 800a492:	4b1b      	ldr	r3, [pc, #108]	@ (800a500 <pvPortMalloc+0x194>)
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	429a      	cmp	r2, r3
 800a498:	d203      	bcs.n	800a4a2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a49a:	4b17      	ldr	r3, [pc, #92]	@ (800a4f8 <pvPortMalloc+0x18c>)
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	4a18      	ldr	r2, [pc, #96]	@ (800a500 <pvPortMalloc+0x194>)
 800a4a0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a4a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4a4:	685a      	ldr	r2, [r3, #4]
 800a4a6:	4b13      	ldr	r3, [pc, #76]	@ (800a4f4 <pvPortMalloc+0x188>)
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	431a      	orrs	r2, r3
 800a4ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4ae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a4b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a4b6:	4b13      	ldr	r3, [pc, #76]	@ (800a504 <pvPortMalloc+0x198>)
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	3301      	adds	r3, #1
 800a4bc:	4a11      	ldr	r2, [pc, #68]	@ (800a504 <pvPortMalloc+0x198>)
 800a4be:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a4c0:	f7fe fcdc 	bl	8008e7c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a4c4:	69fb      	ldr	r3, [r7, #28]
 800a4c6:	f003 0307 	and.w	r3, r3, #7
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d00b      	beq.n	800a4e6 <pvPortMalloc+0x17a>
	__asm volatile
 800a4ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4d2:	f383 8811 	msr	BASEPRI, r3
 800a4d6:	f3bf 8f6f 	isb	sy
 800a4da:	f3bf 8f4f 	dsb	sy
 800a4de:	60fb      	str	r3, [r7, #12]
}
 800a4e0:	bf00      	nop
 800a4e2:	bf00      	nop
 800a4e4:	e7fd      	b.n	800a4e2 <pvPortMalloc+0x176>
	return pvReturn;
 800a4e6:	69fb      	ldr	r3, [r7, #28]
}
 800a4e8:	4618      	mov	r0, r3
 800a4ea:	3728      	adds	r7, #40	@ 0x28
 800a4ec:	46bd      	mov	sp, r7
 800a4ee:	bd80      	pop	{r7, pc}
 800a4f0:	20001c7c 	.word	0x20001c7c
 800a4f4:	20001c90 	.word	0x20001c90
 800a4f8:	20001c80 	.word	0x20001c80
 800a4fc:	20001c74 	.word	0x20001c74
 800a500:	20001c84 	.word	0x20001c84
 800a504:	20001c88 	.word	0x20001c88

0800a508 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a508:	b580      	push	{r7, lr}
 800a50a:	b086      	sub	sp, #24
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	2b00      	cmp	r3, #0
 800a518:	d04f      	beq.n	800a5ba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a51a:	2308      	movs	r3, #8
 800a51c:	425b      	negs	r3, r3
 800a51e:	697a      	ldr	r2, [r7, #20]
 800a520:	4413      	add	r3, r2
 800a522:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a524:	697b      	ldr	r3, [r7, #20]
 800a526:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a528:	693b      	ldr	r3, [r7, #16]
 800a52a:	685a      	ldr	r2, [r3, #4]
 800a52c:	4b25      	ldr	r3, [pc, #148]	@ (800a5c4 <vPortFree+0xbc>)
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	4013      	ands	r3, r2
 800a532:	2b00      	cmp	r3, #0
 800a534:	d10b      	bne.n	800a54e <vPortFree+0x46>
	__asm volatile
 800a536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a53a:	f383 8811 	msr	BASEPRI, r3
 800a53e:	f3bf 8f6f 	isb	sy
 800a542:	f3bf 8f4f 	dsb	sy
 800a546:	60fb      	str	r3, [r7, #12]
}
 800a548:	bf00      	nop
 800a54a:	bf00      	nop
 800a54c:	e7fd      	b.n	800a54a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a54e:	693b      	ldr	r3, [r7, #16]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	2b00      	cmp	r3, #0
 800a554:	d00b      	beq.n	800a56e <vPortFree+0x66>
	__asm volatile
 800a556:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a55a:	f383 8811 	msr	BASEPRI, r3
 800a55e:	f3bf 8f6f 	isb	sy
 800a562:	f3bf 8f4f 	dsb	sy
 800a566:	60bb      	str	r3, [r7, #8]
}
 800a568:	bf00      	nop
 800a56a:	bf00      	nop
 800a56c:	e7fd      	b.n	800a56a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a56e:	693b      	ldr	r3, [r7, #16]
 800a570:	685a      	ldr	r2, [r3, #4]
 800a572:	4b14      	ldr	r3, [pc, #80]	@ (800a5c4 <vPortFree+0xbc>)
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	4013      	ands	r3, r2
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d01e      	beq.n	800a5ba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a57c:	693b      	ldr	r3, [r7, #16]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	2b00      	cmp	r3, #0
 800a582:	d11a      	bne.n	800a5ba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a584:	693b      	ldr	r3, [r7, #16]
 800a586:	685a      	ldr	r2, [r3, #4]
 800a588:	4b0e      	ldr	r3, [pc, #56]	@ (800a5c4 <vPortFree+0xbc>)
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	43db      	mvns	r3, r3
 800a58e:	401a      	ands	r2, r3
 800a590:	693b      	ldr	r3, [r7, #16]
 800a592:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a594:	f7fe fc64 	bl	8008e60 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a598:	693b      	ldr	r3, [r7, #16]
 800a59a:	685a      	ldr	r2, [r3, #4]
 800a59c:	4b0a      	ldr	r3, [pc, #40]	@ (800a5c8 <vPortFree+0xc0>)
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	4413      	add	r3, r2
 800a5a2:	4a09      	ldr	r2, [pc, #36]	@ (800a5c8 <vPortFree+0xc0>)
 800a5a4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a5a6:	6938      	ldr	r0, [r7, #16]
 800a5a8:	f000 f874 	bl	800a694 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a5ac:	4b07      	ldr	r3, [pc, #28]	@ (800a5cc <vPortFree+0xc4>)
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	3301      	adds	r3, #1
 800a5b2:	4a06      	ldr	r2, [pc, #24]	@ (800a5cc <vPortFree+0xc4>)
 800a5b4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a5b6:	f7fe fc61 	bl	8008e7c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a5ba:	bf00      	nop
 800a5bc:	3718      	adds	r7, #24
 800a5be:	46bd      	mov	sp, r7
 800a5c0:	bd80      	pop	{r7, pc}
 800a5c2:	bf00      	nop
 800a5c4:	20001c90 	.word	0x20001c90
 800a5c8:	20001c80 	.word	0x20001c80
 800a5cc:	20001c8c 	.word	0x20001c8c

0800a5d0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a5d0:	b480      	push	{r7}
 800a5d2:	b085      	sub	sp, #20
 800a5d4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a5d6:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800a5da:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a5dc:	4b27      	ldr	r3, [pc, #156]	@ (800a67c <prvHeapInit+0xac>)
 800a5de:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	f003 0307 	and.w	r3, r3, #7
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d00c      	beq.n	800a604 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	3307      	adds	r3, #7
 800a5ee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	f023 0307 	bic.w	r3, r3, #7
 800a5f6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a5f8:	68ba      	ldr	r2, [r7, #8]
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	1ad3      	subs	r3, r2, r3
 800a5fe:	4a1f      	ldr	r2, [pc, #124]	@ (800a67c <prvHeapInit+0xac>)
 800a600:	4413      	add	r3, r2
 800a602:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a608:	4a1d      	ldr	r2, [pc, #116]	@ (800a680 <prvHeapInit+0xb0>)
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a60e:	4b1c      	ldr	r3, [pc, #112]	@ (800a680 <prvHeapInit+0xb0>)
 800a610:	2200      	movs	r2, #0
 800a612:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	68ba      	ldr	r2, [r7, #8]
 800a618:	4413      	add	r3, r2
 800a61a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a61c:	2208      	movs	r2, #8
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	1a9b      	subs	r3, r3, r2
 800a622:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	f023 0307 	bic.w	r3, r3, #7
 800a62a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	4a15      	ldr	r2, [pc, #84]	@ (800a684 <prvHeapInit+0xb4>)
 800a630:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a632:	4b14      	ldr	r3, [pc, #80]	@ (800a684 <prvHeapInit+0xb4>)
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	2200      	movs	r2, #0
 800a638:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a63a:	4b12      	ldr	r3, [pc, #72]	@ (800a684 <prvHeapInit+0xb4>)
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	2200      	movs	r2, #0
 800a640:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a646:	683b      	ldr	r3, [r7, #0]
 800a648:	68fa      	ldr	r2, [r7, #12]
 800a64a:	1ad2      	subs	r2, r2, r3
 800a64c:	683b      	ldr	r3, [r7, #0]
 800a64e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a650:	4b0c      	ldr	r3, [pc, #48]	@ (800a684 <prvHeapInit+0xb4>)
 800a652:	681a      	ldr	r2, [r3, #0]
 800a654:	683b      	ldr	r3, [r7, #0]
 800a656:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a658:	683b      	ldr	r3, [r7, #0]
 800a65a:	685b      	ldr	r3, [r3, #4]
 800a65c:	4a0a      	ldr	r2, [pc, #40]	@ (800a688 <prvHeapInit+0xb8>)
 800a65e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a660:	683b      	ldr	r3, [r7, #0]
 800a662:	685b      	ldr	r3, [r3, #4]
 800a664:	4a09      	ldr	r2, [pc, #36]	@ (800a68c <prvHeapInit+0xbc>)
 800a666:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a668:	4b09      	ldr	r3, [pc, #36]	@ (800a690 <prvHeapInit+0xc0>)
 800a66a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a66e:	601a      	str	r2, [r3, #0]
}
 800a670:	bf00      	nop
 800a672:	3714      	adds	r7, #20
 800a674:	46bd      	mov	sp, r7
 800a676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a67a:	4770      	bx	lr
 800a67c:	200010bc 	.word	0x200010bc
 800a680:	20001c74 	.word	0x20001c74
 800a684:	20001c7c 	.word	0x20001c7c
 800a688:	20001c84 	.word	0x20001c84
 800a68c:	20001c80 	.word	0x20001c80
 800a690:	20001c90 	.word	0x20001c90

0800a694 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a694:	b480      	push	{r7}
 800a696:	b085      	sub	sp, #20
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a69c:	4b28      	ldr	r3, [pc, #160]	@ (800a740 <prvInsertBlockIntoFreeList+0xac>)
 800a69e:	60fb      	str	r3, [r7, #12]
 800a6a0:	e002      	b.n	800a6a8 <prvInsertBlockIntoFreeList+0x14>
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	60fb      	str	r3, [r7, #12]
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	687a      	ldr	r2, [r7, #4]
 800a6ae:	429a      	cmp	r2, r3
 800a6b0:	d8f7      	bhi.n	800a6a2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	685b      	ldr	r3, [r3, #4]
 800a6ba:	68ba      	ldr	r2, [r7, #8]
 800a6bc:	4413      	add	r3, r2
 800a6be:	687a      	ldr	r2, [r7, #4]
 800a6c0:	429a      	cmp	r2, r3
 800a6c2:	d108      	bne.n	800a6d6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	685a      	ldr	r2, [r3, #4]
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	685b      	ldr	r3, [r3, #4]
 800a6cc:	441a      	add	r2, r3
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	685b      	ldr	r3, [r3, #4]
 800a6de:	68ba      	ldr	r2, [r7, #8]
 800a6e0:	441a      	add	r2, r3
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	429a      	cmp	r2, r3
 800a6e8:	d118      	bne.n	800a71c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	681a      	ldr	r2, [r3, #0]
 800a6ee:	4b15      	ldr	r3, [pc, #84]	@ (800a744 <prvInsertBlockIntoFreeList+0xb0>)
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	429a      	cmp	r2, r3
 800a6f4:	d00d      	beq.n	800a712 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	685a      	ldr	r2, [r3, #4]
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	685b      	ldr	r3, [r3, #4]
 800a700:	441a      	add	r2, r3
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	681a      	ldr	r2, [r3, #0]
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	601a      	str	r2, [r3, #0]
 800a710:	e008      	b.n	800a724 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a712:	4b0c      	ldr	r3, [pc, #48]	@ (800a744 <prvInsertBlockIntoFreeList+0xb0>)
 800a714:	681a      	ldr	r2, [r3, #0]
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	601a      	str	r2, [r3, #0]
 800a71a:	e003      	b.n	800a724 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	681a      	ldr	r2, [r3, #0]
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a724:	68fa      	ldr	r2, [r7, #12]
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	429a      	cmp	r2, r3
 800a72a:	d002      	beq.n	800a732 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	687a      	ldr	r2, [r7, #4]
 800a730:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a732:	bf00      	nop
 800a734:	3714      	adds	r7, #20
 800a736:	46bd      	mov	sp, r7
 800a738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73c:	4770      	bx	lr
 800a73e:	bf00      	nop
 800a740:	20001c74 	.word	0x20001c74
 800a744:	20001c7c 	.word	0x20001c7c

0800a748 <memset>:
 800a748:	4402      	add	r2, r0
 800a74a:	4603      	mov	r3, r0
 800a74c:	4293      	cmp	r3, r2
 800a74e:	d100      	bne.n	800a752 <memset+0xa>
 800a750:	4770      	bx	lr
 800a752:	f803 1b01 	strb.w	r1, [r3], #1
 800a756:	e7f9      	b.n	800a74c <memset+0x4>

0800a758 <_reclaim_reent>:
 800a758:	4b29      	ldr	r3, [pc, #164]	@ (800a800 <_reclaim_reent+0xa8>)
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	4283      	cmp	r3, r0
 800a75e:	b570      	push	{r4, r5, r6, lr}
 800a760:	4604      	mov	r4, r0
 800a762:	d04b      	beq.n	800a7fc <_reclaim_reent+0xa4>
 800a764:	69c3      	ldr	r3, [r0, #28]
 800a766:	b1ab      	cbz	r3, 800a794 <_reclaim_reent+0x3c>
 800a768:	68db      	ldr	r3, [r3, #12]
 800a76a:	b16b      	cbz	r3, 800a788 <_reclaim_reent+0x30>
 800a76c:	2500      	movs	r5, #0
 800a76e:	69e3      	ldr	r3, [r4, #28]
 800a770:	68db      	ldr	r3, [r3, #12]
 800a772:	5959      	ldr	r1, [r3, r5]
 800a774:	2900      	cmp	r1, #0
 800a776:	d13b      	bne.n	800a7f0 <_reclaim_reent+0x98>
 800a778:	3504      	adds	r5, #4
 800a77a:	2d80      	cmp	r5, #128	@ 0x80
 800a77c:	d1f7      	bne.n	800a76e <_reclaim_reent+0x16>
 800a77e:	69e3      	ldr	r3, [r4, #28]
 800a780:	4620      	mov	r0, r4
 800a782:	68d9      	ldr	r1, [r3, #12]
 800a784:	f000 f872 	bl	800a86c <_free_r>
 800a788:	69e3      	ldr	r3, [r4, #28]
 800a78a:	6819      	ldr	r1, [r3, #0]
 800a78c:	b111      	cbz	r1, 800a794 <_reclaim_reent+0x3c>
 800a78e:	4620      	mov	r0, r4
 800a790:	f000 f86c 	bl	800a86c <_free_r>
 800a794:	6961      	ldr	r1, [r4, #20]
 800a796:	b111      	cbz	r1, 800a79e <_reclaim_reent+0x46>
 800a798:	4620      	mov	r0, r4
 800a79a:	f000 f867 	bl	800a86c <_free_r>
 800a79e:	69e1      	ldr	r1, [r4, #28]
 800a7a0:	b111      	cbz	r1, 800a7a8 <_reclaim_reent+0x50>
 800a7a2:	4620      	mov	r0, r4
 800a7a4:	f000 f862 	bl	800a86c <_free_r>
 800a7a8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a7aa:	b111      	cbz	r1, 800a7b2 <_reclaim_reent+0x5a>
 800a7ac:	4620      	mov	r0, r4
 800a7ae:	f000 f85d 	bl	800a86c <_free_r>
 800a7b2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a7b4:	b111      	cbz	r1, 800a7bc <_reclaim_reent+0x64>
 800a7b6:	4620      	mov	r0, r4
 800a7b8:	f000 f858 	bl	800a86c <_free_r>
 800a7bc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800a7be:	b111      	cbz	r1, 800a7c6 <_reclaim_reent+0x6e>
 800a7c0:	4620      	mov	r0, r4
 800a7c2:	f000 f853 	bl	800a86c <_free_r>
 800a7c6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a7c8:	b111      	cbz	r1, 800a7d0 <_reclaim_reent+0x78>
 800a7ca:	4620      	mov	r0, r4
 800a7cc:	f000 f84e 	bl	800a86c <_free_r>
 800a7d0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a7d2:	b111      	cbz	r1, 800a7da <_reclaim_reent+0x82>
 800a7d4:	4620      	mov	r0, r4
 800a7d6:	f000 f849 	bl	800a86c <_free_r>
 800a7da:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800a7dc:	b111      	cbz	r1, 800a7e4 <_reclaim_reent+0x8c>
 800a7de:	4620      	mov	r0, r4
 800a7e0:	f000 f844 	bl	800a86c <_free_r>
 800a7e4:	6a23      	ldr	r3, [r4, #32]
 800a7e6:	b14b      	cbz	r3, 800a7fc <_reclaim_reent+0xa4>
 800a7e8:	4620      	mov	r0, r4
 800a7ea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a7ee:	4718      	bx	r3
 800a7f0:	680e      	ldr	r6, [r1, #0]
 800a7f2:	4620      	mov	r0, r4
 800a7f4:	f000 f83a 	bl	800a86c <_free_r>
 800a7f8:	4631      	mov	r1, r6
 800a7fa:	e7bb      	b.n	800a774 <_reclaim_reent+0x1c>
 800a7fc:	bd70      	pop	{r4, r5, r6, pc}
 800a7fe:	bf00      	nop
 800a800:	20000010 	.word	0x20000010

0800a804 <__libc_init_array>:
 800a804:	b570      	push	{r4, r5, r6, lr}
 800a806:	4d0d      	ldr	r5, [pc, #52]	@ (800a83c <__libc_init_array+0x38>)
 800a808:	4c0d      	ldr	r4, [pc, #52]	@ (800a840 <__libc_init_array+0x3c>)
 800a80a:	1b64      	subs	r4, r4, r5
 800a80c:	10a4      	asrs	r4, r4, #2
 800a80e:	2600      	movs	r6, #0
 800a810:	42a6      	cmp	r6, r4
 800a812:	d109      	bne.n	800a828 <__libc_init_array+0x24>
 800a814:	4d0b      	ldr	r5, [pc, #44]	@ (800a844 <__libc_init_array+0x40>)
 800a816:	4c0c      	ldr	r4, [pc, #48]	@ (800a848 <__libc_init_array+0x44>)
 800a818:	f000 f87e 	bl	800a918 <_init>
 800a81c:	1b64      	subs	r4, r4, r5
 800a81e:	10a4      	asrs	r4, r4, #2
 800a820:	2600      	movs	r6, #0
 800a822:	42a6      	cmp	r6, r4
 800a824:	d105      	bne.n	800a832 <__libc_init_array+0x2e>
 800a826:	bd70      	pop	{r4, r5, r6, pc}
 800a828:	f855 3b04 	ldr.w	r3, [r5], #4
 800a82c:	4798      	blx	r3
 800a82e:	3601      	adds	r6, #1
 800a830:	e7ee      	b.n	800a810 <__libc_init_array+0xc>
 800a832:	f855 3b04 	ldr.w	r3, [r5], #4
 800a836:	4798      	blx	r3
 800a838:	3601      	adds	r6, #1
 800a83a:	e7f2      	b.n	800a822 <__libc_init_array+0x1e>
 800a83c:	0800aa80 	.word	0x0800aa80
 800a840:	0800aa80 	.word	0x0800aa80
 800a844:	0800aa80 	.word	0x0800aa80
 800a848:	0800aa84 	.word	0x0800aa84

0800a84c <__retarget_lock_acquire_recursive>:
 800a84c:	4770      	bx	lr

0800a84e <__retarget_lock_release_recursive>:
 800a84e:	4770      	bx	lr

0800a850 <memcpy>:
 800a850:	440a      	add	r2, r1
 800a852:	4291      	cmp	r1, r2
 800a854:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800a858:	d100      	bne.n	800a85c <memcpy+0xc>
 800a85a:	4770      	bx	lr
 800a85c:	b510      	push	{r4, lr}
 800a85e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a862:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a866:	4291      	cmp	r1, r2
 800a868:	d1f9      	bne.n	800a85e <memcpy+0xe>
 800a86a:	bd10      	pop	{r4, pc}

0800a86c <_free_r>:
 800a86c:	b538      	push	{r3, r4, r5, lr}
 800a86e:	4605      	mov	r5, r0
 800a870:	2900      	cmp	r1, #0
 800a872:	d041      	beq.n	800a8f8 <_free_r+0x8c>
 800a874:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a878:	1f0c      	subs	r4, r1, #4
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	bfb8      	it	lt
 800a87e:	18e4      	addlt	r4, r4, r3
 800a880:	f000 f83e 	bl	800a900 <__malloc_lock>
 800a884:	4a1d      	ldr	r2, [pc, #116]	@ (800a8fc <_free_r+0x90>)
 800a886:	6813      	ldr	r3, [r2, #0]
 800a888:	b933      	cbnz	r3, 800a898 <_free_r+0x2c>
 800a88a:	6063      	str	r3, [r4, #4]
 800a88c:	6014      	str	r4, [r2, #0]
 800a88e:	4628      	mov	r0, r5
 800a890:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a894:	f000 b83a 	b.w	800a90c <__malloc_unlock>
 800a898:	42a3      	cmp	r3, r4
 800a89a:	d908      	bls.n	800a8ae <_free_r+0x42>
 800a89c:	6820      	ldr	r0, [r4, #0]
 800a89e:	1821      	adds	r1, r4, r0
 800a8a0:	428b      	cmp	r3, r1
 800a8a2:	bf01      	itttt	eq
 800a8a4:	6819      	ldreq	r1, [r3, #0]
 800a8a6:	685b      	ldreq	r3, [r3, #4]
 800a8a8:	1809      	addeq	r1, r1, r0
 800a8aa:	6021      	streq	r1, [r4, #0]
 800a8ac:	e7ed      	b.n	800a88a <_free_r+0x1e>
 800a8ae:	461a      	mov	r2, r3
 800a8b0:	685b      	ldr	r3, [r3, #4]
 800a8b2:	b10b      	cbz	r3, 800a8b8 <_free_r+0x4c>
 800a8b4:	42a3      	cmp	r3, r4
 800a8b6:	d9fa      	bls.n	800a8ae <_free_r+0x42>
 800a8b8:	6811      	ldr	r1, [r2, #0]
 800a8ba:	1850      	adds	r0, r2, r1
 800a8bc:	42a0      	cmp	r0, r4
 800a8be:	d10b      	bne.n	800a8d8 <_free_r+0x6c>
 800a8c0:	6820      	ldr	r0, [r4, #0]
 800a8c2:	4401      	add	r1, r0
 800a8c4:	1850      	adds	r0, r2, r1
 800a8c6:	4283      	cmp	r3, r0
 800a8c8:	6011      	str	r1, [r2, #0]
 800a8ca:	d1e0      	bne.n	800a88e <_free_r+0x22>
 800a8cc:	6818      	ldr	r0, [r3, #0]
 800a8ce:	685b      	ldr	r3, [r3, #4]
 800a8d0:	6053      	str	r3, [r2, #4]
 800a8d2:	4408      	add	r0, r1
 800a8d4:	6010      	str	r0, [r2, #0]
 800a8d6:	e7da      	b.n	800a88e <_free_r+0x22>
 800a8d8:	d902      	bls.n	800a8e0 <_free_r+0x74>
 800a8da:	230c      	movs	r3, #12
 800a8dc:	602b      	str	r3, [r5, #0]
 800a8de:	e7d6      	b.n	800a88e <_free_r+0x22>
 800a8e0:	6820      	ldr	r0, [r4, #0]
 800a8e2:	1821      	adds	r1, r4, r0
 800a8e4:	428b      	cmp	r3, r1
 800a8e6:	bf04      	itt	eq
 800a8e8:	6819      	ldreq	r1, [r3, #0]
 800a8ea:	685b      	ldreq	r3, [r3, #4]
 800a8ec:	6063      	str	r3, [r4, #4]
 800a8ee:	bf04      	itt	eq
 800a8f0:	1809      	addeq	r1, r1, r0
 800a8f2:	6021      	streq	r1, [r4, #0]
 800a8f4:	6054      	str	r4, [r2, #4]
 800a8f6:	e7ca      	b.n	800a88e <_free_r+0x22>
 800a8f8:	bd38      	pop	{r3, r4, r5, pc}
 800a8fa:	bf00      	nop
 800a8fc:	20001dd0 	.word	0x20001dd0

0800a900 <__malloc_lock>:
 800a900:	4801      	ldr	r0, [pc, #4]	@ (800a908 <__malloc_lock+0x8>)
 800a902:	f7ff bfa3 	b.w	800a84c <__retarget_lock_acquire_recursive>
 800a906:	bf00      	nop
 800a908:	20001dcc 	.word	0x20001dcc

0800a90c <__malloc_unlock>:
 800a90c:	4801      	ldr	r0, [pc, #4]	@ (800a914 <__malloc_unlock+0x8>)
 800a90e:	f7ff bf9e 	b.w	800a84e <__retarget_lock_release_recursive>
 800a912:	bf00      	nop
 800a914:	20001dcc 	.word	0x20001dcc

0800a918 <_init>:
 800a918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a91a:	bf00      	nop
 800a91c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a91e:	bc08      	pop	{r3}
 800a920:	469e      	mov	lr, r3
 800a922:	4770      	bx	lr

0800a924 <_fini>:
 800a924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a926:	bf00      	nop
 800a928:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a92a:	bc08      	pop	{r3}
 800a92c:	469e      	mov	lr, r3
 800a92e:	4770      	bx	lr
