#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* LCD_bSeg_LCD */
LCD_bSeg_LCD__COMMON_0 EQU 43
LCD_bSeg_LCD__COMMON_1 EQU 11
LCD_bSeg_LCD__COMMON_2 EQU 9
LCD_bSeg_LCD__COMMON_3 EQU 10
LCD_bSeg_LCD__CONTROL EQU CYREG_LCD_CONTROL
LCD_bSeg_LCD__DATA00 EQU CYREG_LCD_DATA00
LCD_bSeg_LCD__DATA01 EQU CYREG_LCD_DATA01
LCD_bSeg_LCD__DATA02 EQU CYREG_LCD_DATA02
LCD_bSeg_LCD__DATA03 EQU CYREG_LCD_DATA03
LCD_bSeg_LCD__DATA04 EQU CYREG_LCD_DATA04
LCD_bSeg_LCD__DATA05 EQU CYREG_LCD_DATA05
LCD_bSeg_LCD__DATA06 EQU CYREG_LCD_DATA06
LCD_bSeg_LCD__DATA07 EQU CYREG_LCD_DATA07
LCD_bSeg_LCD__DATA10 EQU CYREG_LCD_DATA10
LCD_bSeg_LCD__DATA11 EQU CYREG_LCD_DATA11
LCD_bSeg_LCD__DATA12 EQU CYREG_LCD_DATA12
LCD_bSeg_LCD__DATA13 EQU CYREG_LCD_DATA13
LCD_bSeg_LCD__DATA14 EQU CYREG_LCD_DATA14
LCD_bSeg_LCD__DATA15 EQU CYREG_LCD_DATA15
LCD_bSeg_LCD__DATA16 EQU CYREG_LCD_DATA16
LCD_bSeg_LCD__DATA17 EQU CYREG_LCD_DATA17
LCD_bSeg_LCD__DIVIDER EQU CYREG_LCD_DIVIDER
LCD_bSeg_LCD__ID EQU CYREG_LCD_ID
LCD_bSeg_LCD__SEGMENT_0 EQU 16
LCD_bSeg_LCD__SEGMENT_1 EQU 18
LCD_bSeg_LCD__SEGMENT_2 EQU 19
LCD_bSeg_LCD__SEGMENT_3 EQU 20
LCD_bSeg_LCD__SEGMENT_4 EQU 21
LCD_bSeg_LCD__SEGMENT_5 EQU 3
LCD_bSeg_LCD__SEGMENT_6 EQU 2
LCD_bSeg_LCD__SEGMENT_7 EQU 45

/* LCD_Com */
LCD_Com__0__DR EQU CYREG_GPIO_PRT5_DR
LCD_Com__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
LCD_Com__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
LCD_Com__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
LCD_Com__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
LCD_Com__0__HSIOM_MASK EQU 0x0000F000
LCD_Com__0__HSIOM_SHIFT EQU 12
LCD_Com__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
LCD_Com__0__INTR EQU CYREG_GPIO_PRT5_INTR
LCD_Com__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
LCD_Com__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
LCD_Com__0__MASK EQU 0x08
LCD_Com__0__PC EQU CYREG_GPIO_PRT5_PC
LCD_Com__0__PC2 EQU CYREG_GPIO_PRT5_PC2
LCD_Com__0__PORT EQU 5
LCD_Com__0__PS EQU CYREG_GPIO_PRT5_PS
LCD_Com__0__SHIFT EQU 3
LCD_Com__1__DR EQU CYREG_GPIO_PRT1_DR
LCD_Com__1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_Com__1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_Com__1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_Com__1__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_Com__1__HSIOM_MASK EQU 0x0000F000
LCD_Com__1__HSIOM_SHIFT EQU 12
LCD_Com__1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_Com__1__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_Com__1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_Com__1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_Com__1__MASK EQU 0x08
LCD_Com__1__OUT_SEL EQU CYREG_UDB_PA1_CFG10
LCD_Com__1__OUT_SEL_SHIFT EQU 6
LCD_Com__1__OUT_SEL_VAL EQU -1
LCD_Com__1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_Com__1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_Com__1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_Com__1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_Com__1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_Com__1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_Com__1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_Com__1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_Com__1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_Com__1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_Com__1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_Com__1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_Com__1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_Com__1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_Com__1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_Com__1__PC EQU CYREG_GPIO_PRT1_PC
LCD_Com__1__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_Com__1__PORT EQU 1
LCD_Com__1__PS EQU CYREG_GPIO_PRT1_PS
LCD_Com__1__SHIFT EQU 3
LCD_Com__2__DR EQU CYREG_GPIO_PRT1_DR
LCD_Com__2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_Com__2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_Com__2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_Com__2__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_Com__2__HSIOM_MASK EQU 0x000000F0
LCD_Com__2__HSIOM_SHIFT EQU 4
LCD_Com__2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_Com__2__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_Com__2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_Com__2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_Com__2__MASK EQU 0x02
LCD_Com__2__OUT_SEL EQU CYREG_UDB_PA1_CFG10
LCD_Com__2__OUT_SEL_SHIFT EQU 2
LCD_Com__2__OUT_SEL_VAL EQU -1
LCD_Com__2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_Com__2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_Com__2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_Com__2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_Com__2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_Com__2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_Com__2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_Com__2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_Com__2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_Com__2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_Com__2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_Com__2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_Com__2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_Com__2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_Com__2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_Com__2__PC EQU CYREG_GPIO_PRT1_PC
LCD_Com__2__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_Com__2__PORT EQU 1
LCD_Com__2__PS EQU CYREG_GPIO_PRT1_PS
LCD_Com__2__SHIFT EQU 1
LCD_Com__3__DR EQU CYREG_GPIO_PRT1_DR
LCD_Com__3__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_Com__3__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_Com__3__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_Com__3__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_Com__3__HSIOM_MASK EQU 0x00000F00
LCD_Com__3__HSIOM_SHIFT EQU 8
LCD_Com__3__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_Com__3__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_Com__3__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_Com__3__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_Com__3__MASK EQU 0x04
LCD_Com__3__OUT_SEL EQU CYREG_UDB_PA1_CFG10
LCD_Com__3__OUT_SEL_SHIFT EQU 4
LCD_Com__3__OUT_SEL_VAL EQU -1
LCD_Com__3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_Com__3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_Com__3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_Com__3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_Com__3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_Com__3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_Com__3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_Com__3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_Com__3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_Com__3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_Com__3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_Com__3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_Com__3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_Com__3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_Com__3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_Com__3__PC EQU CYREG_GPIO_PRT1_PC
LCD_Com__3__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_Com__3__PORT EQU 1
LCD_Com__3__PS EQU CYREG_GPIO_PRT1_PS
LCD_Com__3__SHIFT EQU 2

/* LCD_Seg */
LCD_Seg__0__DR EQU CYREG_GPIO_PRT2_DR
LCD_Seg__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_Seg__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_Seg__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_Seg__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_Seg__0__HSIOM_MASK EQU 0x0000000F
LCD_Seg__0__HSIOM_SHIFT EQU 0
LCD_Seg__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_Seg__0__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_Seg__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_Seg__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_Seg__0__MASK EQU 0x01
LCD_Seg__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
LCD_Seg__0__OUT_SEL_SHIFT EQU 0
LCD_Seg__0__OUT_SEL_VAL EQU -1
LCD_Seg__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_Seg__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_Seg__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_Seg__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_Seg__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_Seg__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_Seg__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_Seg__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_Seg__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_Seg__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_Seg__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_Seg__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_Seg__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_Seg__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_Seg__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_Seg__0__PC EQU CYREG_GPIO_PRT2_PC
LCD_Seg__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_Seg__0__PORT EQU 2
LCD_Seg__0__PS EQU CYREG_GPIO_PRT2_PS
LCD_Seg__0__SHIFT EQU 0
LCD_Seg__1__DR EQU CYREG_GPIO_PRT2_DR
LCD_Seg__1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_Seg__1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_Seg__1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_Seg__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_Seg__1__HSIOM_MASK EQU 0x00000F00
LCD_Seg__1__HSIOM_SHIFT EQU 8
LCD_Seg__1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_Seg__1__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_Seg__1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_Seg__1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_Seg__1__MASK EQU 0x04
LCD_Seg__1__OUT_SEL EQU CYREG_UDB_PA2_CFG10
LCD_Seg__1__OUT_SEL_SHIFT EQU 4
LCD_Seg__1__OUT_SEL_VAL EQU -1
LCD_Seg__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_Seg__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_Seg__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_Seg__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_Seg__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_Seg__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_Seg__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_Seg__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_Seg__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_Seg__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_Seg__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_Seg__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_Seg__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_Seg__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_Seg__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_Seg__1__PC EQU CYREG_GPIO_PRT2_PC
LCD_Seg__1__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_Seg__1__PORT EQU 2
LCD_Seg__1__PS EQU CYREG_GPIO_PRT2_PS
LCD_Seg__1__SHIFT EQU 2
LCD_Seg__2__DR EQU CYREG_GPIO_PRT2_DR
LCD_Seg__2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_Seg__2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_Seg__2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_Seg__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_Seg__2__HSIOM_MASK EQU 0x0000F000
LCD_Seg__2__HSIOM_SHIFT EQU 12
LCD_Seg__2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_Seg__2__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_Seg__2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_Seg__2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_Seg__2__MASK EQU 0x08
LCD_Seg__2__OUT_SEL EQU CYREG_UDB_PA2_CFG10
LCD_Seg__2__OUT_SEL_SHIFT EQU 6
LCD_Seg__2__OUT_SEL_VAL EQU -1
LCD_Seg__2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_Seg__2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_Seg__2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_Seg__2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_Seg__2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_Seg__2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_Seg__2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_Seg__2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_Seg__2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_Seg__2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_Seg__2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_Seg__2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_Seg__2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_Seg__2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_Seg__2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_Seg__2__PC EQU CYREG_GPIO_PRT2_PC
LCD_Seg__2__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_Seg__2__PORT EQU 2
LCD_Seg__2__PS EQU CYREG_GPIO_PRT2_PS
LCD_Seg__2__SHIFT EQU 3
LCD_Seg__3__DR EQU CYREG_GPIO_PRT2_DR
LCD_Seg__3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_Seg__3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_Seg__3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_Seg__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_Seg__3__HSIOM_MASK EQU 0x000F0000
LCD_Seg__3__HSIOM_SHIFT EQU 16
LCD_Seg__3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_Seg__3__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_Seg__3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_Seg__3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_Seg__3__MASK EQU 0x10
LCD_Seg__3__OUT_SEL EQU CYREG_UDB_PA2_CFG10
LCD_Seg__3__OUT_SEL_SHIFT EQU 8
LCD_Seg__3__OUT_SEL_VAL EQU -1
LCD_Seg__3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_Seg__3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_Seg__3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_Seg__3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_Seg__3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_Seg__3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_Seg__3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_Seg__3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_Seg__3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_Seg__3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_Seg__3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_Seg__3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_Seg__3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_Seg__3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_Seg__3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_Seg__3__PC EQU CYREG_GPIO_PRT2_PC
LCD_Seg__3__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_Seg__3__PORT EQU 2
LCD_Seg__3__PS EQU CYREG_GPIO_PRT2_PS
LCD_Seg__3__SHIFT EQU 4
LCD_Seg__4__DR EQU CYREG_GPIO_PRT2_DR
LCD_Seg__4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_Seg__4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_Seg__4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_Seg__4__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_Seg__4__HSIOM_MASK EQU 0x00F00000
LCD_Seg__4__HSIOM_SHIFT EQU 20
LCD_Seg__4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_Seg__4__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_Seg__4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_Seg__4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_Seg__4__MASK EQU 0x20
LCD_Seg__4__OUT_SEL EQU CYREG_UDB_PA2_CFG11
LCD_Seg__4__OUT_SEL_SHIFT EQU 10
LCD_Seg__4__OUT_SEL_VAL EQU -1
LCD_Seg__4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_Seg__4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_Seg__4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_Seg__4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_Seg__4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_Seg__4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_Seg__4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_Seg__4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_Seg__4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_Seg__4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_Seg__4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_Seg__4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_Seg__4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_Seg__4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_Seg__4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_Seg__4__PC EQU CYREG_GPIO_PRT2_PC
LCD_Seg__4__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_Seg__4__PORT EQU 2
LCD_Seg__4__PS EQU CYREG_GPIO_PRT2_PS
LCD_Seg__4__SHIFT EQU 5
LCD_Seg__5__DR EQU CYREG_GPIO_PRT0_DR
LCD_Seg__5__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LCD_Seg__5__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LCD_Seg__5__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LCD_Seg__5__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_Seg__5__HSIOM_MASK EQU 0x0000F000
LCD_Seg__5__HSIOM_SHIFT EQU 12
LCD_Seg__5__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Seg__5__INTR EQU CYREG_GPIO_PRT0_INTR
LCD_Seg__5__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Seg__5__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LCD_Seg__5__MASK EQU 0x08
LCD_Seg__5__OUT_SEL EQU CYREG_UDB_PA0_CFG11
LCD_Seg__5__OUT_SEL_SHIFT EQU 6
LCD_Seg__5__OUT_SEL_VAL EQU -1
LCD_Seg__5__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_Seg__5__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_Seg__5__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_Seg__5__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_Seg__5__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_Seg__5__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_Seg__5__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_Seg__5__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_Seg__5__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_Seg__5__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_Seg__5__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_Seg__5__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_Seg__5__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_Seg__5__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_Seg__5__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_Seg__5__PC EQU CYREG_GPIO_PRT0_PC
LCD_Seg__5__PC2 EQU CYREG_GPIO_PRT0_PC2
LCD_Seg__5__PORT EQU 0
LCD_Seg__5__PS EQU CYREG_GPIO_PRT0_PS
LCD_Seg__5__SHIFT EQU 3
LCD_Seg__6__DR EQU CYREG_GPIO_PRT0_DR
LCD_Seg__6__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LCD_Seg__6__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LCD_Seg__6__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LCD_Seg__6__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_Seg__6__HSIOM_MASK EQU 0x00000F00
LCD_Seg__6__HSIOM_SHIFT EQU 8
LCD_Seg__6__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Seg__6__INTR EQU CYREG_GPIO_PRT0_INTR
LCD_Seg__6__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Seg__6__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LCD_Seg__6__MASK EQU 0x04
LCD_Seg__6__OUT_SEL EQU CYREG_UDB_PA0_CFG11
LCD_Seg__6__OUT_SEL_SHIFT EQU 4
LCD_Seg__6__OUT_SEL_VAL EQU -1
LCD_Seg__6__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_Seg__6__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_Seg__6__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_Seg__6__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_Seg__6__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_Seg__6__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_Seg__6__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_Seg__6__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_Seg__6__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_Seg__6__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_Seg__6__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_Seg__6__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_Seg__6__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_Seg__6__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_Seg__6__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_Seg__6__PC EQU CYREG_GPIO_PRT0_PC
LCD_Seg__6__PC2 EQU CYREG_GPIO_PRT0_PC2
LCD_Seg__6__PORT EQU 0
LCD_Seg__6__PS EQU CYREG_GPIO_PRT0_PS
LCD_Seg__6__SHIFT EQU 2
LCD_Seg__7__DR EQU CYREG_GPIO_PRT5_DR
LCD_Seg__7__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
LCD_Seg__7__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
LCD_Seg__7__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
LCD_Seg__7__HSIOM EQU CYREG_HSIOM_PORT_SEL5
LCD_Seg__7__HSIOM_MASK EQU 0x00F00000
LCD_Seg__7__HSIOM_SHIFT EQU 20
LCD_Seg__7__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
LCD_Seg__7__INTR EQU CYREG_GPIO_PRT5_INTR
LCD_Seg__7__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
LCD_Seg__7__INTSTAT EQU CYREG_GPIO_PRT5_INTR
LCD_Seg__7__MASK EQU 0x20
LCD_Seg__7__PC EQU CYREG_GPIO_PRT5_PC
LCD_Seg__7__PC2 EQU CYREG_GPIO_PRT5_PC2
LCD_Seg__7__PORT EQU 5
LCD_Seg__7__PS EQU CYREG_GPIO_PRT5_PS
LCD_Seg__7__SHIFT EQU 5

/* led0 */
led0__0__DR EQU CYREG_GPIO_PRT3_DR
led0__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
led0__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
led0__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
led0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
led0__0__HSIOM_MASK EQU 0x000000F0
led0__0__HSIOM_SHIFT EQU 4
led0__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
led0__0__INTR EQU CYREG_GPIO_PRT3_INTR
led0__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
led0__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
led0__0__MASK EQU 0x02
led0__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
led0__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
led0__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
led0__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
led0__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
led0__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
led0__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
led0__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
led0__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
led0__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
led0__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
led0__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
led0__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
led0__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
led0__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
led0__0__PC EQU CYREG_GPIO_PRT3_PC
led0__0__PC2 EQU CYREG_GPIO_PRT3_PC2
led0__0__PORT EQU 3
led0__0__PS EQU CYREG_GPIO_PRT3_PS
led0__0__SHIFT EQU 1
led0__DR EQU CYREG_GPIO_PRT3_DR
led0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
led0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
led0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
led0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
led0__INTR EQU CYREG_GPIO_PRT3_INTR
led0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
led0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
led0__MASK EQU 0x02
led0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
led0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
led0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
led0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
led0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
led0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
led0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
led0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
led0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
led0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
led0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
led0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
led0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
led0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
led0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
led0__PC EQU CYREG_GPIO_PRT3_PC
led0__PC2 EQU CYREG_GPIO_PRT3_PC2
led0__PORT EQU 3
led0__PS EQU CYREG_GPIO_PRT3_PS
led0__SHIFT EQU 1

/* led1 */
led1__0__DR EQU CYREG_GPIO_PRT3_DR
led1__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
led1__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
led1__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
led1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
led1__0__HSIOM_MASK EQU 0x0000000F
led1__0__HSIOM_SHIFT EQU 0
led1__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
led1__0__INTR EQU CYREG_GPIO_PRT3_INTR
led1__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
led1__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
led1__0__MASK EQU 0x01
led1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
led1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
led1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
led1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
led1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
led1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
led1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
led1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
led1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
led1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
led1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
led1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
led1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
led1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
led1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
led1__0__PC EQU CYREG_GPIO_PRT3_PC
led1__0__PC2 EQU CYREG_GPIO_PRT3_PC2
led1__0__PORT EQU 3
led1__0__PS EQU CYREG_GPIO_PRT3_PS
led1__0__SHIFT EQU 0
led1__DR EQU CYREG_GPIO_PRT3_DR
led1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
led1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
led1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
led1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
led1__INTR EQU CYREG_GPIO_PRT3_INTR
led1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
led1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
led1__MASK EQU 0x01
led1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
led1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
led1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
led1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
led1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
led1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
led1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
led1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
led1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
led1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
led1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
led1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
led1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
led1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
led1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
led1__PC EQU CYREG_GPIO_PRT3_PC
led1__PC2 EQU CYREG_GPIO_PRT3_PC2
led1__PORT EQU 3
led1__PS EQU CYREG_GPIO_PRT3_PS
led1__SHIFT EQU 0

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL23
Clock_1__DIV_ID EQU 0x00000042
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Clock_1__PA_DIV_ID EQU 0x000000FF

/* capsense_Cmod */
capsense_Cmod__0__DR EQU CYREG_GPIO_PRT4_DR
capsense_Cmod__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
capsense_Cmod__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
capsense_Cmod__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
capsense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
capsense_Cmod__0__HSIOM_MASK EQU 0x00000F00
capsense_Cmod__0__HSIOM_SHIFT EQU 8
capsense_Cmod__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
capsense_Cmod__0__INTR EQU CYREG_GPIO_PRT4_INTR
capsense_Cmod__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
capsense_Cmod__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
capsense_Cmod__0__MASK EQU 0x04
capsense_Cmod__0__PC EQU CYREG_GPIO_PRT4_PC
capsense_Cmod__0__PC2 EQU CYREG_GPIO_PRT4_PC2
capsense_Cmod__0__PORT EQU 4
capsense_Cmod__0__PS EQU CYREG_GPIO_PRT4_PS
capsense_Cmod__0__SHIFT EQU 2
capsense_Cmod__Cmod__DR EQU CYREG_GPIO_PRT4_DR
capsense_Cmod__Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
capsense_Cmod__Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
capsense_Cmod__Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
capsense_Cmod__Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
capsense_Cmod__Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
capsense_Cmod__Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
capsense_Cmod__Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
capsense_Cmod__Cmod__MASK EQU 0x04
capsense_Cmod__Cmod__PC EQU CYREG_GPIO_PRT4_PC
capsense_Cmod__Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
capsense_Cmod__Cmod__PORT EQU 4
capsense_Cmod__Cmod__PS EQU CYREG_GPIO_PRT4_PS
capsense_Cmod__Cmod__SHIFT EQU 2
capsense_Cmod__DR EQU CYREG_GPIO_PRT4_DR
capsense_Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
capsense_Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
capsense_Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
capsense_Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
capsense_Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
capsense_Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
capsense_Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
capsense_Cmod__MASK EQU 0x04
capsense_Cmod__PC EQU CYREG_GPIO_PRT4_PC
capsense_Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
capsense_Cmod__PORT EQU 4
capsense_Cmod__PS EQU CYREG_GPIO_PRT4_PS
capsense_Cmod__SHIFT EQU 2

/* capsense_CSD_FFB */
capsense_CSD_FFB__CSD_CONFIG EQU CYREG_CSD0_CONFIG
capsense_CSD_FFB__CSD_COUNTER EQU CYREG_CSD0_COUNTER
capsense_CSD_FFB__CSD_ID EQU CYREG_CSD0_ID
capsense_CSD_FFB__CSD_INTR EQU CYREG_CSD0_INTR
capsense_CSD_FFB__CSD_INTR_SET EQU CYREG_CSD0_INTR_SET
capsense_CSD_FFB__CSD_NUMBER EQU 0
capsense_CSD_FFB__CSD_PWM EQU CYREG_CSD0_PWM
capsense_CSD_FFB__CSD_STATUS EQU CYREG_CSD0_STATUS

/* capsense_IDAC1_cy_psoc4_idac */
capsense_IDAC1_cy_psoc4_idac__CONTROL EQU CYREG_CSD0_CONFIG
capsense_IDAC1_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD0_IDAC
capsense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
capsense_IDAC1_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD0_TRIM1
capsense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
capsense_IDAC1_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD0_TRIM2
capsense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
capsense_IDAC1_cy_psoc4_idac__IDAC_NUMBER EQU 1
capsense_IDAC1_cy_psoc4_idac__POLARITY EQU CYREG_CSD0_CONFIG
capsense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT EQU 16

/* capsense_IDAC2_cy_psoc4_idac */
capsense_IDAC2_cy_psoc4_idac__CONTROL EQU CYREG_CSD0_CONFIG
capsense_IDAC2_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD0_IDAC
capsense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 16
capsense_IDAC2_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD0_TRIM1
capsense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 4
capsense_IDAC2_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD0_TRIM2
capsense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 4
capsense_IDAC2_cy_psoc4_idac__IDAC_NUMBER EQU 2
capsense_IDAC2_cy_psoc4_idac__POLARITY EQU CYREG_CSD0_CONFIG
capsense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT EQU 17

/* capsense_ISR */
capsense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
capsense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
capsense_ISR__INTC_MASK EQU 0x20000
capsense_ISR__INTC_NUMBER EQU 17
capsense_ISR__INTC_PRIOR_MASK EQU 0xC000
capsense_ISR__INTC_PRIOR_NUM EQU 3
capsense_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
capsense_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
capsense_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* capsense_SampleClk */
capsense_SampleClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL7
capsense_SampleClk__DIV_ID EQU 0x00000040
capsense_SampleClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
capsense_SampleClk__PA_DIV_ID EQU 0x000000FF

/* capsense_SenseClk */
capsense_SenseClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL6
capsense_SenseClk__DIV_ID EQU 0x00000041
capsense_SenseClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
capsense_SenseClk__PA_DIV_ID EQU 0x000000FF

/* capsense_Sns */
capsense_Sns__0__DR EQU CYREG_GPIO_PRT1_DR
capsense_Sns__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
capsense_Sns__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
capsense_Sns__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
capsense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
capsense_Sns__0__HSIOM_MASK EQU 0x0000000F
capsense_Sns__0__HSIOM_SHIFT EQU 0
capsense_Sns__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
capsense_Sns__0__INTR EQU CYREG_GPIO_PRT1_INTR
capsense_Sns__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
capsense_Sns__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
capsense_Sns__0__MASK EQU 0x01
capsense_Sns__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
capsense_Sns__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
capsense_Sns__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
capsense_Sns__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
capsense_Sns__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
capsense_Sns__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
capsense_Sns__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
capsense_Sns__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
capsense_Sns__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
capsense_Sns__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
capsense_Sns__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
capsense_Sns__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
capsense_Sns__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
capsense_Sns__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
capsense_Sns__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
capsense_Sns__0__PC EQU CYREG_GPIO_PRT1_PC
capsense_Sns__0__PC2 EQU CYREG_GPIO_PRT1_PC2
capsense_Sns__0__PORT EQU 1
capsense_Sns__0__PS EQU CYREG_GPIO_PRT1_PS
capsense_Sns__0__SHIFT EQU 0
capsense_Sns__1__DR EQU CYREG_GPIO_PRT2_DR
capsense_Sns__1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
capsense_Sns__1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
capsense_Sns__1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
capsense_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
capsense_Sns__1__HSIOM_MASK EQU 0xF0000000
capsense_Sns__1__HSIOM_SHIFT EQU 28
capsense_Sns__1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
capsense_Sns__1__INTR EQU CYREG_GPIO_PRT2_INTR
capsense_Sns__1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
capsense_Sns__1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
capsense_Sns__1__MASK EQU 0x80
capsense_Sns__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
capsense_Sns__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
capsense_Sns__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
capsense_Sns__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
capsense_Sns__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
capsense_Sns__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
capsense_Sns__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
capsense_Sns__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
capsense_Sns__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
capsense_Sns__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
capsense_Sns__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
capsense_Sns__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
capsense_Sns__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
capsense_Sns__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
capsense_Sns__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
capsense_Sns__1__PC EQU CYREG_GPIO_PRT2_PC
capsense_Sns__1__PC2 EQU CYREG_GPIO_PRT2_PC2
capsense_Sns__1__PORT EQU 2
capsense_Sns__1__PS EQU CYREG_GPIO_PRT2_PS
capsense_Sns__1__SHIFT EQU 7
capsense_Sns__Button0__BTN__DR EQU CYREG_GPIO_PRT1_DR
capsense_Sns__Button0__BTN__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
capsense_Sns__Button0__BTN__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
capsense_Sns__Button0__BTN__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
capsense_Sns__Button0__BTN__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
capsense_Sns__Button0__BTN__INTR EQU CYREG_GPIO_PRT1_INTR
capsense_Sns__Button0__BTN__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
capsense_Sns__Button0__BTN__INTSTAT EQU CYREG_GPIO_PRT1_INTR
capsense_Sns__Button0__BTN__MASK EQU 0x01
capsense_Sns__Button0__BTN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
capsense_Sns__Button0__BTN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
capsense_Sns__Button0__BTN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
capsense_Sns__Button0__BTN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
capsense_Sns__Button0__BTN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
capsense_Sns__Button0__BTN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
capsense_Sns__Button0__BTN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
capsense_Sns__Button0__BTN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
capsense_Sns__Button0__BTN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
capsense_Sns__Button0__BTN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
capsense_Sns__Button0__BTN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
capsense_Sns__Button0__BTN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
capsense_Sns__Button0__BTN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
capsense_Sns__Button0__BTN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
capsense_Sns__Button0__BTN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
capsense_Sns__Button0__BTN__PC EQU CYREG_GPIO_PRT1_PC
capsense_Sns__Button0__BTN__PC2 EQU CYREG_GPIO_PRT1_PC2
capsense_Sns__Button0__BTN__PORT EQU 1
capsense_Sns__Button0__BTN__PS EQU CYREG_GPIO_PRT1_PS
capsense_Sns__Button0__BTN__SHIFT EQU 0
capsense_Sns__Button1__BTN__DR EQU CYREG_GPIO_PRT2_DR
capsense_Sns__Button1__BTN__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
capsense_Sns__Button1__BTN__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
capsense_Sns__Button1__BTN__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
capsense_Sns__Button1__BTN__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
capsense_Sns__Button1__BTN__INTR EQU CYREG_GPIO_PRT2_INTR
capsense_Sns__Button1__BTN__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
capsense_Sns__Button1__BTN__INTSTAT EQU CYREG_GPIO_PRT2_INTR
capsense_Sns__Button1__BTN__MASK EQU 0x80
capsense_Sns__Button1__BTN__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
capsense_Sns__Button1__BTN__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
capsense_Sns__Button1__BTN__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
capsense_Sns__Button1__BTN__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
capsense_Sns__Button1__BTN__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
capsense_Sns__Button1__BTN__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
capsense_Sns__Button1__BTN__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
capsense_Sns__Button1__BTN__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
capsense_Sns__Button1__BTN__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
capsense_Sns__Button1__BTN__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
capsense_Sns__Button1__BTN__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
capsense_Sns__Button1__BTN__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
capsense_Sns__Button1__BTN__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
capsense_Sns__Button1__BTN__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
capsense_Sns__Button1__BTN__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
capsense_Sns__Button1__BTN__PC EQU CYREG_GPIO_PRT2_PC
capsense_Sns__Button1__BTN__PC2 EQU CYREG_GPIO_PRT2_PC2
capsense_Sns__Button1__BTN__PORT EQU 2
capsense_Sns__Button1__BTN__PS EQU CYREG_GPIO_PRT2_PS
capsense_Sns__Button1__BTN__SHIFT EQU 7

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x110D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
