

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_19'
================================================================
* Date:           Mon Jun 26 15:21:35 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  0.10 us|  5.079 ns|    27.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.500 us|  0.500 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         1|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     32|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     14|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       4|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       4|     73|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_32_85_1_1_U141  |mux_32_85_1_1  |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |empty_72_fu_93_p2        |         +|   0|  0|  10|           2|           1|
    |empty_73_fu_103_p2       |         +|   0|  0|  14|           6|           6|
    |exitcond518130_fu_87_p2  |      icmp|   0|  0|   8|           2|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  32|          10|           9|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index2717_t_load  |   9|          2|    2|          4|
    |loop_index2717_t_fu_38                  |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  27|          6|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+---+----+-----+-----------+
    |          Name          | FF| LUT| Bits| Const Bits|
    +------------------------+---+----+-----+-----------+
    |ap_CS_fsm               |  1|   0|    1|          0|
    |ap_done_reg             |  1|   0|    1|          0|
    |loop_index2717_t_fu_38  |  2|   0|    2|          0|
    +------------------------+---+----+-----+-----------+
    |Total                   |  4|   0|    4|          0|
    +------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------+-----+-----+------------+----------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_19|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_19|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_19|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_19|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_19|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_19|  return value|
|empty          |   in|    6|     ap_none|                       empty|        scalar|
|k_V_address0   |  out|    6|   ap_memory|                         k_V|         array|
|k_V_ce0        |  out|    1|   ap_memory|                         k_V|         array|
|k_V_we0        |  out|    1|   ap_memory|                         k_V|         array|
|k_V_d0         |  out|   85|   ap_memory|                         k_V|         array|
|dr_dt_V_0_1_2  |   in|   85|     ap_none|               dr_dt_V_0_1_2|        scalar|
|dr_dt_V_1_1_2  |   in|   85|     ap_none|               dr_dt_V_1_1_2|        scalar|
|dr_dt_V_2_1_2  |   in|   85|     ap_none|               dr_dt_V_2_1_2|        scalar|
+---------------+-----+-----+------------+----------------------------+--------------+

