Design Assistant report for top_example_chaining_top
Wed Jan 18 14:00:01 2012
Quartus II Version 11.0 Build 157 04/27/2011 Service Pack 0.01 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Design Assistant Settings
  4. Critical Violations
  5. High Violations
  6. Medium Violations
  7. Information only Violations
  8. Rule Suppression Assignments
  9. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Wed Jan 18 14:00:01 2012 ;
; Revision Name                     ; top_example_chaining_top            ;
; Top-level Entity Name             ; sonic_top_wrapper                   ;
; Family                            ; Stratix IV                          ;
; Total Critical Violations         ; 2                                   ;
; - Rule C101                       ; 2                                   ;
; Total High Violations             ; 85                                  ;
; - Rule R101                       ; 2                                   ;
; - Rule S102                       ; 1                                   ;
; - Rule D101                       ; 64                                  ;
; - Rule D103                       ; 18                                  ;
; Total Medium Violations           ; 34                                  ;
; - Rule C103                       ; 2                                   ;
; - Rule C104                       ; 4                                   ;
; - Rule C106                       ; 1                                   ;
; - Rule R102                       ; 2                                   ;
; - Rule R105                       ; 4                                   ;
; - Rule D102                       ; 21                                  ;
; Total Information only Violations ; 785                                 ;
; - Rule T101                       ; 735                                 ;
; - Rule T102                       ; 50                                  ;
+-----------------------------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------+
; Option                                                                                                                                                                                                                                                                               ; Setting      ; To       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------+
; Design Assistant mode                                                                                                                                                                                                                                                                ; Post-Fitting ;          ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                                                                                                                                        ; 25           ;          ;
; Minimum number of clock port feed by gated clocks                                                                                                                                                                                                                                    ; 30           ;          ;
; Minimum number of node fan-out                                                                                                                                                                                                                                                       ; 30           ;          ;
; Maximum number of nodes to report                                                                                                                                                                                                                                                    ; 50           ;          ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                                                                                                                                                                                 ; On           ;          ;
; Rule C102: Logic cell should not be used to generate an inverted clock signal                                                                                                                                                                                                        ; On           ;          ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                                                                                                          ; On           ;          ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                                                                                                   ; On           ;          ;
; Rule C105: Clock signal should be a global signal (Rule applies during post-fitting analysis. This rule applies during both post-fitting analysis and post-synthesis analysis if the design targets a MAX 3000 or MAX 7000 device. For more information, see the Help for the rule.) ; On           ;          ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                                                                                                         ; On           ;          ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                                                         ; On           ;          ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                                                                                                                                ; On           ;          ;
; Rule R103: External reset signal should be correctly synchronized                                                                                                                                                                                                                    ; On           ;          ;
; Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized                                                                                                                                                  ; On           ;          ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                                                                                                                                            ; On           ;          ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                                                                                                                                     ; On           ;          ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                                                                                                                                             ; On           ;          ;
; Rule A101: Design should not contain combinational loops                                                                                                                                                                                                                             ; On           ;          ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                                                                                                                                           ; On           ;          ;
; Rule A103: Design should not contain delay chains                                                                                                                                                                                                                                    ; On           ;          ;
; Rule A104: Design should not contain ripple clock structures                                                                                                                                                                                                                         ; On           ;          ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                                                                                                                                           ; On           ;          ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                                                                                                                                         ; On           ;          ;
; Rule A107: Design should not contain SR latches                                                                                                                                                                                                                                      ; On           ;          ;
; Rule A108: Design should not contain latches                                                                                                                                                                                                                                         ; On           ;          ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                                                                                                                                             ; On           ;          ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                                                                ; On           ;          ;
; Rule S103: More than one asynchronous port of a register should not be driven by the same signal source                                                                                                                                                                              ; On           ;          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                                                                ; On           ;          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                                                                                                                                        ; On           ;          ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; On           ;          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                                                                                                                                              ; On           ;          ;
; Rule M101: Data bits are not synchronized when transferred to the state machine of asynchronous clock domains                                                                                                                                                                        ; Off          ;          ;
; Rule M102: No reset signal defined to initialize the state machine                                                                                                                                                                                                                   ; Off          ;          ;
; Rule M103: State machine should not contain an unreachable state                                                                                                                                                                                                                     ; Off          ;          ;
; Rule M104: State machine should not contain a deadlock state                                                                                                                                                                                                                         ; Off          ;          ;
; Rule M105: State machine should not contain a dead transition                                                                                                                                                                                                                        ; Off          ;          ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                                                                                                                                ; Off          ;          ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                                                                ; Off          ;          ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                                                                                                                                                                                 ; Off          ;          ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                                                                                                          ; Off          ;          ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                                                                                                   ; Off          ;          ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                                                                                                         ; Off          ;          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                                                                                                                                        ; Off          ;          ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; Off          ; wdata[0] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; Off          ; wdata[1] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; Off          ; wdata[2] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; Off          ; wdata[3] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; Off          ; wdata[4] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; Off          ; wdata[5] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; Off          ; wdata[6] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; Off          ; wdata[7] ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Violations                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                            ; Name                                                                                                                      ;
+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Rule C101: Gated clock should be implemented according to the Altera standard scheme ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:avalon_read_master_csr_translator|av_write ;
;  Gated clock destination node(s) list                                                ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_write_address_reg[2] ;
;  Gated clock destination node(s) list                                                ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_write_address_reg[0] ;
;  Gated clock destination node(s) list                                                ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_write_address_reg[1] ;
;  Gated clock destination node(s) list                                                ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_write_address_reg[3] ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:avalon_read_master_csr_translator|av_read  ;
;  Gated clock destination node(s) list                                                ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_read_address_reg[2]  ;
;  Gated clock destination node(s) list                                                ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_read_address_reg[0]  ;
;  Gated clock destination node(s) list                                                ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_read_address_reg[1]  ;
;  Gated clock destination node(s) list                                                ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_read_address_reg[3]  ;
+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; High Violations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                                                                                                                                                                  ; Name                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|always4~0                                                                                                          ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state[4]                                                                                                           ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state[5]                                                                                                           ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state[6]                                                                                                           ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state[3]                                                                                                           ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state[2]                                                                                                           ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state[1]                                                                                                           ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state[0]                                                                                                           ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|always4~0                                                                                                          ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state[6]                                                                                                           ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state[5]                                                                                                           ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state[2]                                                                                                           ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state[3]                                                                                                           ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state[4]                                                                                                           ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state[0]                                                                                                           ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state[1]                                                                                                           ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                                      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pllreset_delay_blk0c[0]                                                                                                                              ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                            ; pcie_rstn                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 1                                                                                                                                                ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "clk_200MHz"                                                                                                                                                                                                                    ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt_pma_ch_controller_tgx:channel_ctrl|alt_reset_ctrl_tgx_cdrauto:rc|alt_reset_ctrl_lego:lego_tx_digitalonly|sdone ;
;  Destination node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|wrusedqwords_reg[12]                                               ;
;  Destination node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|wrusedqwords_reg[11]                                               ;
;  Destination node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|wrusedqwords_reg[10]                                               ;
;  Destination node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|wrusedqwords_reg[13]                                               ;
;  Destination node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|wrusedqwords_reg[9]                                                ;
;  Destination node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|wrusedqwords_reg[0]                                                ;
;  Destination node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|wrusedqwords_reg[5]                                                ;
;  Destination node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|wrusedqwords_reg[8]                                                ;
;  Destination node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|wrusedqwords_reg[7]                                                ;
;  Destination node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|wrusedqwords_reg[6]                                                ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[3]                                                ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[12]                                               ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[11]                                               ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[13]                                               ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[9]                                                ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[10]                                               ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[2]                                                ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[1]                                                ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[5]                                                ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[6]                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 2                                                                                                                                                ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|enable_sfp1~_Duplicate_3                                                                                                                             ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[3]                                                ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[6]                                                ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[5]                                                ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[4]                                                ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[8]                                                ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[7]                                                ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[1]                                                ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[2]                                                ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[9]                                                ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[10]                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 3                                                                                                                                                ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|enable_sfp1                                                                                                                                          ;
;  Destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                               ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|user_datain_2_d1[31]                                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 4                                                                                                                                                ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|enable_sfp1                                                                                                                                          ;
;  Destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                               ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|user_datain_6_d1[31]                                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 5                                                                                                                                                ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|reset_nios                                                                                                                                           ;
;  Destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                               ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_ext_ctrl:ext_ctrl|d1_data_in[0]                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 6                                                                                                                                                ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|set_lpbk                                                                                                                                             ;
;  Destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                               ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_ext_ctrl:ext_ctrl|d1_data_in[1]                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 7                                                                                                                                                ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|unset_lpbk                                                                                                                                           ;
;  Destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                               ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_ext_ctrl:ext_ctrl|d1_data_in[2]                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 8                                                                                                                                                ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[0]                      ;
;  Destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                               ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|user_datain_6_d1[0]                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 9                                                                                                                                                ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[2]                      ;
;  Destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                               ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|user_datain_6_d1[2]                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 10                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[4]                      ;
;  Destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                               ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|user_datain_6_d1[4]                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 11                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[6]                      ;
;  Destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                               ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|user_datain_6_d1[6]                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 12                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[7]                      ;
;  Destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                               ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|user_datain_6_d1[7]                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 13                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[8]                      ;
;  Destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                               ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|user_datain_6_d1[8]                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 14                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[9]                      ;
;  Destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                               ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|user_datain_6_d1[9]                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 15                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[10]                     ;
;  Destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                               ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|user_datain_6_d1[10]                                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 16                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[11]                     ;
;  Destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                               ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|user_datain_6_d1[11]                                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 17                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[13]                     ;
;  Destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                               ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|user_datain_6_d1[13]                                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 18                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[1]                      ;
;  Destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                               ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|user_datain_6_d1[1]                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 19                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[3]                      ;
;  Destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                               ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|user_datain_6_d1[3]                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 20                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[0]                      ;
;  Destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                               ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|user_datain_6_d1[16]                                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 21                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[1]                      ;
;  Destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                               ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|user_datain_6_d1[17]                                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 22                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[2]                      ;
;  Destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                               ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|user_datain_6_d1[18]                                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 23                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[3]                      ;
;  Destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                               ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|user_datain_6_d1[19]                                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 24                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[4]                      ;
;  Destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                               ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|user_datain_6_d1[20]                                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 25                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[5]                      ;
;  Destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                               ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|user_datain_6_d1[21]                                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 26                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[6]                      ;
;  Destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                               ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|user_datain_6_d1[22]                                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 27                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[7]                      ;
;  Destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                               ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|user_datain_6_d1[23]                                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 28                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[8]                      ;
;  Destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                               ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|user_datain_6_d1[24]                                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 29                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[9]                      ;
;  Destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                               ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|user_datain_6_d1[25]                                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 30                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[10]                     ;
;  Destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                               ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|user_datain_6_d1[26]                                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 31                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 31                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[11]                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 32                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 32                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[12]                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 33                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 33                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[13]                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 34                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 34                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[5]                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 35                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 35                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[12]                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 36                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 36                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[0]                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 37                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 37                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[1]                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 38                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 38                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[2]                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 39                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 39                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[3]                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 40                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 40                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[8]                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 41                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 41                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[9]                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 42                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 42                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[4]                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 43                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 43                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[5]                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 44                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 44                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[7]                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 45                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 45                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[8]                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 46                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 46                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[9]                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 47                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 47                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[10]                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 48                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 48                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[11]                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 49                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 49                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[12]                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 50                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 50                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[13]                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 51                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 51                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[1]                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 52                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 52                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[2]                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 53                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 53                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[3]                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 54                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 54                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[0]                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 55                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 55                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[4]                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 56                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 56                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[5]                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 57                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 57                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[6]                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 58                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 58                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[7]                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 59                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 59                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[10]                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 60                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 60                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[11]                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 61                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 61                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[12]                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 62                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 62                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[13]                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 63                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 63                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[6]                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 64                                                                                                                                               ;                                                                                                                                                                                                                                                                            ;
;  Structure 64                                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|enable_sfp1~DUPLICATE                                                                                                                                ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 1                                                                                                                                      ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|enable_sfp1~_Duplicate_3                                                                                                                             ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[9]                                                ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|rd_cpld_qword_count[9]_OTERM883                                                                                        ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[10]                                               ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|rd_cpld_qword_count[10]_OTERM813                                                                                       ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[11]                                               ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|rd_cpld_qword_count[11]_OTERM701                                                                                       ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[12]                                               ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|rd_cpld_qword_count[12]_OTERM673                                                                                       ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[13]                                               ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|rd_cpld_qword_count[13]_OTERM585                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 2                                                                                                                                      ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rcving_last_cpl_for_tag                                                                                ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                     ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 3                                                                                                                                      ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tagram_data_rd_cycle                                                                                   ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                     ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 4                                                                                                                                      ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[9]                                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                     ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 5                                                                                                                                      ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|transferring_data                                                                                      ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                     ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 6                                                                                                                                      ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[7]                                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                     ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 7                                                                                                                                      ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[8]                                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                     ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 8                                                                                                                                      ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|reset_nios                                                                                                                                           ;
;  Synchronizer node(s) from clock "clk_200MHz"                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_ext_ctrl:ext_ctrl|readdata[0]                                                                                                                                                                        ;
;  Synchronizer node(s) from clock "clk_200MHz"                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:ext_ctrl_s1_translator|av_readdata_pre[0]                                                                                                                                                   ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 9                                                                                                                                      ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|set_lpbk                                                                                                                                             ;
;  Synchronizer node(s) from clock "clk_200MHz"                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_ext_ctrl:ext_ctrl|readdata[1]                                                                                                                                                                        ;
;  Synchronizer node(s) from clock "clk_200MHz"                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:ext_ctrl_s1_translator|av_readdata_pre[1]                                                                                                                                                   ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 10                                                                                                                                     ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|unset_lpbk                                                                                                                                           ;
;  Synchronizer node(s) from clock "clk_200MHz"                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_ext_ctrl:ext_ctrl|readdata[2]                                                                                                                                                                        ;
;  Synchronizer node(s) from clock "clk_200MHz"                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:ext_ctrl_s1_translator|av_readdata_pre[2]                                                                                                                                                   ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 11                                                                                                                                     ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[5]                                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                     ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 12                                                                                                                                     ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[6]                                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                     ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 13                                                                                                                                     ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[2]                                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                     ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 14                                                                                                                                     ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[3]                                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                     ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 15                                                                                                                                     ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[4]                                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                     ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 16                                                                                                                                     ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[0]                                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                     ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 17                                                                                                                                     ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|enable_sfp1~DUPLICATE                                                                                                                                ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[12]                                               ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|rd_cpld_qword_count[12]_OTERM667                                                                                       ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[11]                                               ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|rd_cpld_qword_count[11]_OTERM695                                                                                       ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[13]                                               ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|rd_cpld_qword_count[13]_OTERM575                                                                                       ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[9]                                                ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|rd_cpld_qword_count[9]_OTERM877                                                                                        ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[10]                                               ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|rd_cpld_qword_count[10]_OTERM791                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 18                                                                                                                                     ;                                                                                                                                                                                                                                                                            ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[1]                                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                     ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Medium Violations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                                                                                                                                                                              ; Name                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                                                                                            ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:avalon_read_master_csr_translator|av_write                                                                                                                                                      ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                                  ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_write_address_reg[2]                                                                                                                                                      ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                                  ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_write_address_reg[0]                                                                                                                                                      ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                                  ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_write_address_reg[1]                                                                                                                                                      ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                                  ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_write_address_reg[3]                                                                                                                                                      ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                                                                                            ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:avalon_read_master_csr_translator|av_read                                                                                                                                                       ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                                  ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_read_address_reg[2]                                                                                                                                                       ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                                  ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_read_address_reg[0]                                                                                                                                                       ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                                  ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_read_address_reg[1]                                                                                                                                                       ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                                  ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_read_address_reg[3]                                                                                                                                                       ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|init                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|dma_counter[12]                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|dma_counter[5]                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|dma_counter[11]                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|dma_counter[8]                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|dma_counter[3]                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|dma_counter[14]                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|dma_counter[10]                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|dma_counter[1]                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|dma_counter[9]                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|dma_counter[0]                                                                                                                                             ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[0]                                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[1]                                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[2]                                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[8]                                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[9]                                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[10]                                                                                                ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[11]                                                                                                ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[12]                                                                                                ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[3]                                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[4]                                                                                                 ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                                                                                     ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:avalon_read_master_csr_translator|av_write                                                                                                                                                      ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                                  ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_write_address_reg[2]                                                                                                                                                      ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                                  ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_write_address_reg[0]                                                                                                                                                      ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                                  ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_write_address_reg[1]                                                                                                                                                      ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                                  ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_write_address_reg[3]                                                                                                                                                      ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_write_reg                                                                                                                                                                 ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                                                                                     ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:avalon_read_master_csr_translator|av_read                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                                  ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_read_address_reg[2]                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                                  ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_read_address_reg[0]                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                                  ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_read_address_reg[1]                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                                  ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_read_address_reg[3]                                                                                                                                                       ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|always6~0                                                                                                                                                                         ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|init                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|dma_counter[3]                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|dma_counter[15]                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|dma_counter[9]                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|dma_counter[7]                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|dma_counter[13]                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|dma_counter[8]                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|dma_counter[4]                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|dma_counter[10]                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|dma_counter[5]                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|dma_counter[1]                                                                                                                                            ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|ep_lastupd_cycle                                                                                        ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_descriptor:descriptor|dt_fifo_tx_ready                                                                                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_descriptor:descriptor|rx_req_reg                                                                                                                ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|performance_counter[11]                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|performance_counter[12]                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|performance_counter[13]                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|performance_counter[14]                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|performance_counter[15]                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|performance_counter[17]                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|performance_counter[19]                                                                                 ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                                                                                           ; sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out                                                                                                                                                           ;
;  Positive edge destination node(s) list                                                                                                                                                                                                                                ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|soft_resetn                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                                                                                ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|soft_resetn                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                                                                                                ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|dma_counter[11]                                                                                                                                            ;
;  Negative edge destination node(s) list                                                                                                                                                                                                                                ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|dma_counter[8]                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                                                                                                ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|dma_counter[3]                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                                                                                                ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|dma_counter[14]                                                                                                                                            ;
;  Negative edge destination node(s) list                                                                                                                                                                                                                                ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|dma_counter[10]                                                                                                                                            ;
;  Negative edge destination node(s) list                                                                                                                                                                                                                                ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|dma_counter[1]                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                                                                                                ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|dma_counter[9]                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                                                                                                ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|dma_counter[0]                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                                                                                                ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|dma_counter[15]                                                                                                                                            ;
;  Negative edge destination node(s) list                                                                                                                                                                                                                                ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|dma_counter[13]                                                                                                                                            ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                                                                                                                  ; local_rstn_ext                                                                                                                                                                                                                                                                 ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                                 ; sonic_v1_15:SUT|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                  ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                                 ; sonic_v1_15:SUT|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                   ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                                 ; sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                      ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                                 ; sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                       ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                                 ; sonic_common_gray_clock_crosser:test_out_crosser|q_reg[0]                                                                                                                                                                                                                      ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                                 ; sonic_common_gray_clock_crosser:test_out_crosser|q_reg[1]                                                                                                                                                                                                                      ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                                 ; sonic_common_gray_clock_crosser:test_out_crosser|q_reg[2]                                                                                                                                                                                                                      ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                                 ; sonic_common_gray_clock_crosser:test_out_crosser|q_reg[6]                                                                                                                                                                                                                      ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                                 ; sonic_common_gray_clock_crosser:test_out_crosser|q_reg[8]                                                                                                                                                                                                                      ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                                 ; sonic_common_gray_clock_crosser:test_out_crosser|shift_register[0][0]                                                                                                                                                                                                          ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                                                                                                                  ; pcie_rstn                                                                                                                                                                                                                                                                      ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                                 ; sonic_top:core|top_plus:ep_plus|top:epmap|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                                                                                                ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                                 ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pcie_sw_sel_delay_blk0c[9]                                                                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                                 ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pcie_sw_sel_delay_blk0c[8]                                                                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                                 ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pcie_sw_sel_delay_blk0c[7]                                                                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                                 ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pcie_sw_sel_delay_blk0c[6]                                                                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                                 ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pcie_sw_sel_delay_blk0c[5]                                                                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                                 ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pcie_sw_sel_delay_blk0c[4]                                                                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                                 ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pcie_sw_sel_delay_blk0c[3]                                                                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                                 ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pcie_sw_sel_delay_blk0c[2]                                                                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                                 ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pcie_sw_sel_delay_blk0c[1]                                                                                                                               ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset                                                                                                                                                                     ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|rd_ready                                                                                                                   ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|altshift_taps:state_r_rtl_0|shift_taps_4431:auto_generated|dffe7                                                       ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|sr1[26]                                                                                                                ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|rd_cpld_qword_count[3]                                                                                                     ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|sr1[27]                                                                                                                ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|sr1[28]                                                                                                                ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|sr1[29]                                                                                                                ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|sr1[30]                                                                                                                ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|sr1[31]                                                                                                                ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|sr1[32]                                                                                                                ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|data_valid                                                                                                             ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|valid                                                                                                                  ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[0]                                         ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[2]                                         ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[3]                                         ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[5]                                         ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[6]                                         ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[7]                                         ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[9]                                         ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[6]                                                                                                               ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                                                                                                                              ; sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                      ;
;  Reset signal destination node(s) from clock "altera_reserved_tck"                                                                                                                                                                                                     ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                            ;
;  Reset signal destination node(s) from clock "altera_reserved_tck"                                                                                                                                                                                                     ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                            ;
;  Reset signal destination node(s) from clock "altera_reserved_tck"                                                                                                                                                                                                     ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                             ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset                                                                                                                                                                     ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|data_valid                                                                                                             ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|valid                                                                                                                  ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[0]                                         ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[2]                                         ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[5]                                         ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[6]                                         ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[7]                                         ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[8]                                         ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[9]                                         ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[10]                                        ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data[3]                      ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data[13]                     ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data[1]                      ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data[4]                      ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data[10]                     ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data[7]                      ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data[11]                     ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|rd_ready                                                                                                                   ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data[6]                      ;
;  Reset signal destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data[5]                      ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                ;
;  Reset signal destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]   ;
;  Reset signal destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]   ;
;  Reset signal destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]   ;
;  Reset signal destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]   ;
;  Reset signal destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]   ;
;  Reset signal destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]   ;
;  Reset signal destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]   ;
;  Reset signal destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1    ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 1                                                                                     ;                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|txfifo_q_pipe                                                                                                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus)     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg                                                                                                                                                                                        ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus)     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg                                                                                                                                                                                           ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 2                                                                                     ;                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold                                                                                   ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus)     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7]                                                            ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 3                                                                                     ;                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_reg_access:bar3_reg_access|prg_addr                                                                                                          ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus)     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg                                                                                                                                                                                        ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus)     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg                                                                                                                                                                                           ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 4                                                                                     ;                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data         ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus)     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 5                                                                                     ;                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                              ; sonic_top:core|rx_vc_in_data_r                                                                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus)     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg                                                                                                                                                                                        ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus)     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg                                                                                                                                                                                           ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 6                                                                                     ;                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg                             ;
;  Synchronizer node(s) from clock "clk_200MHz" - (Bus)                                                                                                                                                                                                                  ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|interrupt_logic:interrupt_2|data_in_d1                                                                                                                                                                                          ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 7                                                                                     ;                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg                             ;
;  Synchronizer node(s) from clock "clk_200MHz" - (Bus)                                                                                                                                                                                                                  ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|interrupt_logic:interrupt_2|data_in_d1                                                                                                                                                                                          ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 8                                                                                     ;                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                              ; sonic_top:core|rx_vc_in_bardec_r                                                                                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus)     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg                                                                                                                                                                                        ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus)     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg                                                                                                                                                                                           ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 9                                                                                     ;                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "clk_200MHz" - (Bus)                                                                                                                                                                                                                        ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|register_with_bytelanes:register_0|data_out                                                                                                                                                                                     ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus)     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg                                                                                                                                                                                        ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus)     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg                                                                                                                                                                                           ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 10                                                                                    ;                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|wrusedqwords_reg                                                       ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus)     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg                                                                                                                                                                                        ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus)     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg                                                                                                                                                                                           ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 11                                                                                    ;                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]" - (Bus)           ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data                         ;
;  Synchronizer node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                        ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2]                 ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 12                                                                                    ;                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus)           ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data                         ;
;  Synchronizer node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                        ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|shift_register[2]                 ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 13                                                                                    ;                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus)           ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data                         ;
;  Synchronizer node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                        ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|shift_register[2]                 ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 14                                                                                    ;                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]" - (Bus)           ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data                         ;
;  Synchronizer node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                        ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2]                 ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 15                                                                                    ;                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                              ; sonic_common_gray_clock_crosser:test_out_crosser|gray_data                                                                                                                                                                                                                     ;
;  Synchronizer node(s) from clock "clk_200MHz" - (Bus)                                                                                                                                                                                                                  ; sonic_common_gray_clock_crosser:test_out_crosser|shift_register[2]                                                                                                                                                                                                             ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 16                                                                                    ;                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus)           ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data         ;
;  Synchronizer node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                        ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|shift_register[2] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 17                                                                                    ;                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|dma_counter                                                                                                                                                ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus)     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg                                                                                                                                                                                        ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus)     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg                                                                                                                                                                                           ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 18                                                                                    ;                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|dma_counter                                                                                                                                               ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus)     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg                                                                                                                                                                                        ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus)     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg                                                                                                                                                                                           ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 19                                                                                    ;                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                              ; sonic_top:core|rx_vc_in_be_r                                                                                                                                                                                                                                                   ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus)     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg                                                                                                                                                                                        ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus)     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg                                                                                                                                                                                           ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 20                                                                                    ;                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data         ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus)     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 21                                                                                    ;                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus)           ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data         ;
;  Synchronizer node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                        ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|shift_register[2] ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule name                                                        ; Name                                                                                                                                                                                                                                                                                                                                                                                                  ; Fan-Out ;
+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]~clkctrl                                                                                                                                                                       ; 9713    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_156:pll_156|altpll:altpll_component|pll_156_altpll:auto_generated|wire_pll1_clk[1]~clkctrl                                                                                                                                                                                                                                                                                                        ; 3160    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|rd_ready                                                                                                                                                                                                                                          ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_basic_tgx:sc_basic|alt_dprio:inst_alt_dprio|state_mc_counter_q[5]                                                                                                                                                                                         ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|altshift_taps:state_r_rtl_0|shift_taps_4431:auto_generated|altsyncram_4hc1:altsyncram5|ram_block8a4                                                                                                                                           ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|altshift_taps:state_r_rtl_0|shift_taps_4431:auto_generated|altsyncram_4hc1:altsyncram5|ram_block8a6                                                                                                                                           ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|altshift_taps:state_r_rtl_0|shift_taps_4431:auto_generated|altsyncram_4hc1:altsyncram5|ram_block8a5                                                                                                                                           ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset                                                                                                                                                                                                                                                                                            ; 761     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                         ; 757     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|Mux39~10                                                                                                                                                                                                                                      ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|altshift_taps:state_r_rtl_0|shift_taps_4431:auto_generated|altsyncram_4hc1:altsyncram5|ram_block8a3                                                                                                                                           ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|altshift_taps:state_r_rtl_0|shift_taps_4431:auto_generated|altsyncram_4hc1:altsyncram5|ram_block8a2                                                                                                                                           ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out~clkctrl                                                                                                                                                                                                                                                                          ; 15068   ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_valid~2                                                                                                                                                                                                                                                                                                                             ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|grant[0]~0                                                                                                                                                                                                                                                                                                 ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_data[38]                                                                                                                                                                                                                                                                                                                            ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_data[46]                                                                                                                                                                                                                                                                                                                            ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_data[43]                                                                                                                                                                                                                                                                                                                            ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_data[39]                                                                                                                                                                                                                                                                                                                            ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|basic_address[0]                                                                                                                                                                                                                                                            ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_basic_tgx:sc_basic|alt_dprio:inst_alt_dprio|Equal0~0                                                                                                                                                                                                      ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|altshift_taps:state_r_rtl_0|shift_taps_4431:auto_generated|altsyncram_4hc1:altsyncram5|ram_block8a1                                                                                                                                           ; 191     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|altshift_taps:state_r_rtl_0|shift_taps_4431:auto_generated|altsyncram_4hc1:altsyncram5|ram_block8a0                                                                                                                                           ; 191     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|rd_req_r5                                                                                                                                                                                                                                     ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|top_plus:ep_plus|top_rs_hip:rs_hip|app_rstn                                                                                                                                                                                                                                                                                                                                            ; 2655    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                             ; 411     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_data[42]                                                                                                                                                                                                                                                                                                                            ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_data[41]                                                                                                                                                                                                                                                                                                                            ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_data[40]                                                                                                                                                                                                                                                                                                                            ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ~QUARTUS_CREATED_GND~I                                                                                                                                                                                                                                                                                                                                                                                ; 1136    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_basic_tgx:sc_basic|state.IDLE_STATE                                                                                                                                                                                                                       ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|Equal4~0                                                                                                                                                                                                                                                                        ; 107     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|write_master:avalon_write_master|user_buffer_data[0]~0                                                                                                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                             ; 870     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|write_master:avalon_write_master|read_fifo~1                                                                                                                                                                                                                                                                                                          ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|control_go                                                                                                                                                                                                                                                                                               ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|write_master:avalon_write_master|control_go                                                                                                                                                                                                                                                                                                           ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                  ; 863     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|sonic_vc_multiplexer_0:multiplexer_0|sonic_vc_multiplexer_0_1stage_pipeline:outpipe|always1~0                                                                                                                                                                                                                                                                              ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cmd_type_reg[0]                                                                                                                                                                                                                                                                 ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cmd_type_reg[1]                                                                                                                                                                                                                                                                 ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cstate[0]~DUPLICATE                                                                                                                                                                                                                                                             ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cstate[1]                                                                                                                                                                                                                                                                       ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cstate[2]                                                                                                                                                                                                                                                                       ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_dpram_async_128_64:data_ring|altsyncram:altsyncram_component|altsyncram_c662:auto_generated|altsyncram:ram_block1a0|altsyncram_ug04:auto_generated|address_reg_b[0]                                     ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|increment_address~0                                                                                                                                                                                                                                                                                      ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                                 ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_demux:cmd_xbar_demux_001|WideOr0                                                                                                                                                                                                                                                                                                                                 ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|control_read_base[18]~0                                                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|write_master:avalon_write_master|control_write_base[18]~0                                                                                                                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_eyemon:sc_eyemon|alt_xcvr_reconfig_eyemon_tgx:eyemon_tgx|alt_mutex_acq:mutex_inst|mutex_grant                                                                                                                                                             ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_dfe:sc_dfe|alt_xcvr_reconfig_dfe_tgx:dfe_tgx|alt_mutex_acq:mutex_inst|mutex_grant                                                                                                                                                                         ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|wren_data                                                                                                                                                                                                     ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[0]                                                                                                                                                                                                                        ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[1]                                                                                                                                                                                                                        ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[2]                                                                                                                                                                                                                        ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[8]                                                                                                                                                                                                                        ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[9]                                                                                                                                                                                                                        ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[10]                                                                                                                                                                                                                       ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[11]                                                                                                                                                                                                                       ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[0]                                                    ; 71      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[1]                                                    ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[2]                                                    ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[3]                                                    ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[4]                                                    ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[5]                                                    ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[6]                                                    ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[7]                                                    ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[8]                                                    ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[9]                                                    ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[10]                                                   ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[11]                                                   ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[12]                                                   ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|sonic_vc_demultiplexer_0:sonic_vc_demultiplexer_custom_0|sonic_vc_demultiplexer_0_1stage_pipeline:inpipe|always1~0                                                                                                                                                                                                                                                         ; 133     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|sonic_vc_multiplexer_0:multiplexer_0|select                                                                                                                                                                                                                                                                                                                                ; 139     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|srst                                                                                                                                                                                                                                                                                                                                             ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cmd_type_reg[2]                                                                                                                                                                                                                                                                 ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|always5~0                                                                                                                                                                                     ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[3]                                                                                                                                                                                                                        ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[4]                                                                                                                                                                                                                        ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[5]                                                                                                                                                                                                                        ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[6]                                                                                                                                                                                                                        ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[7]                                                                                                                                                                                                                        ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_dpram_async_128_64:data_ring|altsyncram:altsyncram_component|altsyncram_c662:auto_generated|altsyncram:ram_block1a0|altsyncram_ug04:auto_generated|decode_gpa:decode2|eq_node[0]                        ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux:cmd_xbar_mux|src_valid~1                                                                                                                                                                                                                                                                                                                                     ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux:cmd_xbar_mux_001|src_valid~2                                                                                                                                                                                                                                                                                                                                 ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|D_iw[3]                                                                                                                                                                                                                                                                                                                 ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                                               ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|write_master:avalon_write_master|Equal3~0                                                                                                                                                                                                                                                                                                             ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                                                                                                                                                                                                                                                   ; 5103    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                                   ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_basic_tgx:sc_basic|basic_reconfig_irq                                                                                                                                                                                                                     ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_offset_cancellation:sc_offset|alt_xcvr_reconfig_offset_cancellation_tgx:offset_cancellation_tgx|alt_mutex_acq:mutex_inst|mutex_grant                                                                                                                      ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_analog_tgx:sc_analog|state.READ_FROM_BASIC_DONE                                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_basic_tgx:sc_basic|basic_reconfig_readdata[0]                                                                                                                                                                                                             ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|init                                                                                                                                                                                                                                                    ; 470     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p0|internal_out_ready~0                                                                                                                                                                                                                                                                                                                      ; 143     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p1|internal_out_ready~0                                                                                                                                                                                                                                                                                                                      ; 143     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p1|write                                                                                                                                                                                                                                                                                                                                     ; 147     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p1|wr_ptr[0]                                                                                                                                                                                                                                                                                                                                 ; 135     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p1|wr_ptr[1]                                                                                                                                                                                                                                                                                                                                 ; 134     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p1|wr_ptr[2]                                                                                                                                                                                                                                                                                                                                 ; 134     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p1|wr_ptr[3]                                                                                                                                                                                                                                                                                                                                 ; 134     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p1|wr_ptr[4]                                                                                                                                                                                                                                                                                                                                 ; 134     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p1|wr_ptr[5]                                                                                                                                                                                                                                                                                                                                 ; 134     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p1|wr_ptr[6]                                                                                                                                                                                                                                                                                                                                 ; 134     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p1|wr_ptr[7]                                                                                                                                                                                                                                                                                                                                 ; 134     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p1|wr_ptr[8]                                                                                                                                                                                                                                                                                                                                 ; 134     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p1|wr_ptr[9]                                                                                                                                                                                                                                                                                                                                 ; 134     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p1|wr_ptr[10]                                                                                                                                                                                                                                                                                                                                ; 134     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p1|wr_ptr[11]                                                                                                                                                                                                                                                                                                                                ; 134     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p1|wr_ptr[12]                                                                                                                                                                                                                                                                                                                                ; 134     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p1|mem_rd_ptr[0]~0                                                                                                                                                                                                                                                                                                                           ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p1|mem_rd_ptr[1]~1                                                                                                                                                                                                                                                                                                                           ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p1|mem_rd_ptr[2]~2                                                                                                                                                                                                                                                                                                                           ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p1|mem_rd_ptr[3]~3                                                                                                                                                                                                                                                                                                                           ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p1|mem_rd_ptr[4]~4                                                                                                                                                                                                                                                                                                                           ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p1|mem_rd_ptr[5]~5                                                                                                                                                                                                                                                                                                                           ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p1|mem_rd_ptr[6]~6                                                                                                                                                                                                                                                                                                                           ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p1|mem_rd_ptr[7]~7                                                                                                                                                                                                                                                                                                                           ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p1|mem_rd_ptr[8]~8                                                                                                                                                                                                                                                                                                                           ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p1|mem_rd_ptr[9]~9                                                                                                                                                                                                                                                                                                                           ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p1|mem_rd_ptr[10]~10                                                                                                                                                                                                                                                                                                                         ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p1|mem_rd_ptr[11]~11                                                                                                                                                                                                                                                                                                                         ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p1|mem_rd_ptr[12]~12                                                                                                                                                                                                                                                                                                                         ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|soft_dma_reset                                                                                                                                                                                                                                         ; 271     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|soft_dma_reset                                                                                                                                                                                                                                          ; 271     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|tx_sel_command                                                                                                                                                                                                                                                                                          ; 211     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|tx_ws0_r                                                                                                                                                                                                                                                                        ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_rsp_xbar_demux:rsp_xbar_demux|src0_valid~0                                                                                                                                                                                                                                                                                                                                ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_rsp_xbar_demux_002:rsp_xbar_demux_002|src0_valid~0                                                                                                                                                                                                                                                                                                                        ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_rsp_xbar_demux:rsp_xbar_demux_001|src0_valid~0                                                                                                                                                                                                                                                                                                                            ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_rsp_xbar_demux_002:rsp_xbar_demux_002|src1_valid~0                                                                                                                                                                                                                                                                                                                        ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_rsp_xbar_demux:rsp_xbar_demux|src1_valid~0                                                                                                                                                                                                                                                                                                                                ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_rsp_xbar_demux:rsp_xbar_demux_001|src1_valid~0                                                                                                                                                                                                                                                                                                                            ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                                                          ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                                        ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|R_ctrl_logic                                                                                                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_master_translator:cpu_data_master_translator|uav_write~0                                                                                                                                                                                                                                                                                ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|R_ctrl_ld                                                                                                                                                                                                                                                                                                               ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_rsp_xbar_demux:rsp_xbar_demux_001|src1_valid~0                                                                                                                                                                                                                                                                                  ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_rsp_xbar_demux:rsp_xbar_demux|src1_valid~0                                                                                                                                                                                                                                                                                      ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux:cmd_xbar_mux_001|src_valid~3                                                                                                                                                                                                                                                                                                                                 ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|grant[0]~0                                                                                                                                                                                                                                                                                                         ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|grant[0]~0                                                                                                                                                                                                                                                                                                     ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_analog_tgx:sc_analog|control_reg[0]                                                                                                                                                                                                                       ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tagram_data_rd_cycle                                                                                                                                                                                                              ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p0|write                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p0|wr_ptr[0]                                                                                                                                                                                                                                                                                                                                 ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p0|wr_ptr[1]                                                                                                                                                                                                                                                                                                                                 ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p0|wr_ptr[2]                                                                                                                                                                                                                                                                                                                                 ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p0|wr_ptr[3]                                                                                                                                                                                                                                                                                                                                 ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p0|wr_ptr[4]                                                                                                                                                                                                                                                                                                                                 ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p0|wr_ptr[5]                                                                                                                                                                                                                                                                                                                                 ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p0|wr_ptr[6]                                                                                                                                                                                                                                                                                                                                 ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p0|wr_ptr[7]                                                                                                                                                                                                                                                                                                                                 ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p0|wr_ptr[8]                                                                                                                                                                                                                                                                                                                                 ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p0|wr_ptr[9]                                                                                                                                                                                                                                                                                                                                 ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p0|wr_ptr[10]                                                                                                                                                                                                                                                                                                                                ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p0|wr_ptr[11]                                                                                                                                                                                                                                                                                                                                ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p0|wr_ptr[12]                                                                                                                                                                                                                                                                                                                                ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p0|mem_rd_ptr[0]~0                                                                                                                                                                                                                                                                                                                           ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p0|mem_rd_ptr[1]~1                                                                                                                                                                                                                                                                                                                           ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p0|mem_rd_ptr[2]~2                                                                                                                                                                                                                                                                                                                           ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p0|mem_rd_ptr[3]~3                                                                                                                                                                                                                                                                                                                           ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p0|mem_rd_ptr[4]~4                                                                                                                                                                                                                                                                                                                           ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p0|mem_rd_ptr[5]~5                                                                                                                                                                                                                                                                                                                           ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p0|mem_rd_ptr[6]~6                                                                                                                                                                                                                                                                                                                           ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p0|mem_rd_ptr[7]~7                                                                                                                                                                                                                                                                                                                           ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p0|mem_rd_ptr[8]~8                                                                                                                                                                                                                                                                                                                           ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p0|mem_rd_ptr[9]~9                                                                                                                                                                                                                                                                                                                           ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p0|mem_rd_ptr[10]~10                                                                                                                                                                                                                                                                                                                         ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p0|mem_rd_ptr[11]~11                                                                                                                                                                                                                                                                                                                         ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|altera_avalon_sc_fifo:tx_fifo_p0|mem_rd_ptr[12]~12                                                                                                                                                                                                                                                                                                                         ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|tx_stream_ready0_reg                                                                                                                                                                                                                                                                                    ; 156     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|init                                                                                                                                                                                                                                                    ; 469     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|prg_reg_DW0~0                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|prg_reg_DW0~0                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|soft_cmd_reset                                                                                                                                                                                                                                    ; 231     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|tx_stream_ready0_reg                                                                                                                                                                                                                                                                                    ; 166     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                         ; 562     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|E_alu_sub                                                                                                                                                                                                                                                                                                               ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                              ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|R_logic_op[1]                                                                                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|R_logic_op[0]                                                                                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|sonic_v1_15_nios_base_cpu_nios2_oci:the_sonic_v1_15_nios_base_cpu_nios2_oci|sonic_v1_15_nios_base_cpu_jtag_debug_module_wrapper:the_sonic_v1_15_nios_base_cpu_jtag_debug_module_wrapper|sonic_v1_15_nios_base_cpu_jtag_debug_module_sysclk:the_sonic_v1_15_nios_base_cpu_jtag_debug_module_sysclk|update_jdo_strobe     ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|av_ld_rshift8~0                                                                                                                                                                                                                                                                                                         ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_srm1:auto_generated|address_reg_a[0]                                                                                                                                                                                                                                 ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                                                 ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_sdr~0                                                                                           ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_analog_tgx:sc_analog|addr_offset[1]                                                                                                                                                                                                                       ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_analog_tgx:sc_analog|addr_offset[0]                                                                                                                                                                                                                       ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_analog_tgx:sc_analog|state.IDLE                                                                                                                                                                                                                           ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_dv0                                                                                                                                                                                                                                                                          ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_data0~1                                                                                                                                                                                                                                                                      ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_ela1:auto_generated|a_dpfifo_1da1:dpfifo|altsyncram_mlk1:FIFOram|q_b[126]                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|rx_stream_valid0_reg                                                                                                                                                                                                                                                                                                                             ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rxfifo_rreq~3                                                                                                                                                                                                                                                                   ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|rx_stream_valid0_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                   ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rxfifo_rreq~3                                                                                                                                                                                                                                                                   ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|txfifo_wrreq_n~1                                                                                                                                                                                                                                                                ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|dma_prg_addr_reg[3]                                                                                                                                                                                                                                     ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|dma_prg_addr_reg[2]                                                                                                                                                                                                                                     ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|init_shift~0                                                                                                                                                                                                                                      ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_descriptor:descriptor|nstate.MRD_TX_ACK~0                                                                                                                                                                                                                               ; 152     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|R_ctrl_shift_rot_right                                                                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:avalon_write_master_csr_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                           ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|altera_eth_mdio:mdio|Equal0~0                                                                                                                                                                                                                                                                                                                                                         ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux:cmd_xbar_mux|src_data[43]                                                                                                                                                                                                                                                                                                                                    ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                     ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|D_iw[5]                                                                                                                                                                                                                                                                                                                 ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|D_iw[1]                                                                                                                                                                                                                                                                                                                 ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                                                                 ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                                 ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_rsp_xbar_demux:rsp_xbar_demux_001|src0_valid~0                                                                                                                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cmd_xbar_mux:cmd_xbar_mux_001|src_data[38]                                                                                                                                                                                                                                                                                      ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|sonic_v1_15_nios_base_cpu_nios2_oci:the_sonic_v1_15_nios_base_cpu_nios2_oci|sonic_v1_15_nios_base_cpu_nios2_avalon_reg:the_sonic_v1_15_nios_base_cpu_nios2_avalon_reg|Equal0~2                                                                                                                                          ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cmd_xbar_mux:cmd_xbar_mux_001|src_data[46]                                                                                                                                                                                                                                                                                      ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                                                   ; 75      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                                                  ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_offset_cancellation:sc_offset|alt_xcvr_reconfig_offset_cancellation_tgx:offset_cancellation_tgx|alt_cal_mm:alt_cal_inst|rx_done                                                                                                                           ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|ctrlrx_dw_addroffeset_reg[1]                                                                                                                                                                                                                                                    ; 130     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|ctrlrx_3dw_del                                                                                                                                                                                                                                                                  ; 129     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_sop~0                                                                                                                                                                                                                                                                        ; 102     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|tx_ws0_rr                                                                                                                                                                                                                                                                       ; 147     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|cstate_tx.DT_FIFO_RD_QW0                                                                                                                                                                                                          ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|init_shift~0                                                                                                                                                                                                                                            ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ack0                                                                                                                                                                                                                                                                                                 ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|rx_ack0                                                                                                                                                                                                                                                                                                 ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|txfifo_wrreq_n~1                                                                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|txfifo_d~0                                                                                                                                                                                                                                                                      ; 129     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|nstate~0                                                                                                                                                                                                                       ; 154     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_tx_req_reg:HIPCAB_128.altpcierd_tx_req128_reg|g_pipe.rtx_desc0[126]                                                                                                                                                                                                                                                                    ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|tx_ws0_rr                                                                                                                                                                                                                                                                       ; 145     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|sonic_cmd_prg_addr_reg[2]                                                                                                                                                                                                                         ; 103     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|sonic_cmd_prg_addr_reg[3]                                                                                                                                                                                                                         ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|tx_sel_descriptor_dmawr                                                                                                                                                                                                                                                                                 ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|tx_sel_descriptor_dmard                                                                                                                                                                                                                                                                                 ; 86      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|tx_sel_pcnt~3                                                                                                                                                                                                                                                                                           ; 171     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|tx_sel_interrupt                                                                                                                                                                                                                                                                                        ; 208     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|cstate_tx.TX_LENGTH                                                                                                                                                                                                               ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|Equal15~0                                                                                                                                                                                                                                                                       ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|init                                                                                                                                                                                                                                              ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|R_src1~0                                                                                                                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|R_src1~1                                                                                                                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|R_src2_use_imm                                                                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|sonic_v1_15_nios_base_cpu_nios2_oci:the_sonic_v1_15_nios_base_cpu_nios2_oci|sonic_v1_15_nios_base_cpu_jtag_debug_module_wrapper:the_sonic_v1_15_nios_base_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:sonic_v1_15_nios_base_cpu_jtag_debug_module_phy|virtual_state_sdr~0                                      ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                                                                                                                                                                                                        ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_rsp_xbar_demux:rsp_xbar_demux|src0_valid~0                                                                                                                                                                                                                                                                                      ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:avalon_read_master_csr_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                            ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|grant[0]~0                                                                                                                                                                                                                                                           ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|grant[0]~0                                                                                                                                                                                                                                                               ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                      ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cmd_xbar_demux:cmd_xbar_demux|src0_valid~1                                                                                                                                                                                                                                                                                      ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cmd_xbar_demux:cmd_xbar_demux|src0_valid~2                                                                                                                                                                                                                                                                                      ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                                                   ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_cdr~0                                                                                           ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                                                                                                                                              ; 119     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_offset_cancellation:sc_offset|alt_xcvr_reconfig_offset_cancellation_tgx:offset_cancellation_tgx|alt_cal_mm:alt_cal_inst|state.TEST_INPUT                                                                                                                  ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|cstate_tx.MRD_ACK                                                                                                                                                                                                                 ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tx_first_descriptor_cycle                                                                                                                                                                                                         ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|txfifo_d~0                                                                                                                                                                                                                                                                      ; 129     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_tx_req_reg:HIPCAB_128.altpcierd_tx_req128_reg|g_pipe.rtx_desc0[126]                                                                                                                                                                                                                                                                    ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|txdata_with_payload~0                                                                                                                                                                                                                                                           ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_dv0                                                                                                                                                                                                                                                                          ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|tx_ws0_r                                                                                                                                                                                                                                                                        ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|init_shift~0                                                                                                                                                                                                                                            ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|soft_dma_reset                                                                                                                                                                                                                                          ; 263     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|tx_sel_interrupt                                                                                                                                                                                                                                                                                        ; 212     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_generator:irq_gen|sonic_rc_update:rc_update|intr_data_upd_cycle                                                                                                                                                                                                       ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|tx_sel_command                                                                                                                                                                                                                                                                                          ; 212     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|ctrltx_3dw~0                                                                                                                                                                                                                                                                    ; 114     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|cstate.DONE                                                                                                                                                                                                                    ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|sonic_cmd_prg_addr_reg[4]                                                                                                                                                                                                                         ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|cstate_tx.DT_FIFO                                                                                                                                                                                                                 ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_descriptor:descriptor|cstate.IDLE_ST                                                                                                                                                                                                                                    ; 101     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|sonic_v1_15_nios_base_cpu_nios2_oci:the_sonic_v1_15_nios_base_cpu_nios2_oci|sonic_v1_15_nios_base_cpu_jtag_debug_module_wrapper:the_sonic_v1_15_nios_base_cpu_jtag_debug_module_wrapper|sonic_v1_15_nios_base_cpu_jtag_debug_module_tck:the_sonic_v1_15_nios_base_cpu_jtag_debug_module_tck|sr~7                        ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|sonic_v1_15_nios_base_cpu_nios2_oci:the_sonic_v1_15_nios_base_cpu_nios2_oci|sonic_v1_15_nios_base_cpu_nios2_ocimem:the_sonic_v1_15_nios_base_cpu_nios2_ocimem|MonDReg[31]~1                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                                                        ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|irf_reg[1][7]~0                                                                                                                                                                                                                                                                                                                                                                      ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_ela1:auto_generated|a_dpfifo_1da1:dpfifo|altsyncram_mlk1:FIFOram|q_b[126]                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|ctrltx_3dw~0                                                                                                                                                                                                                                                                    ; 112     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|txdata_with_payload~0                                                                                                                                                                                                                                                           ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_generator:irq_gen|sonic_rc_update:rc_update|intr_data_upd_cycle                                                                                                                                                                                                       ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|ctrltx_address[3]                                                                                                                                                                                                                                                               ; 174     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|ctrltx_address[2]                                                                                                                                                                                                                                                               ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|tx_sel_dmawr~0                                                                                                                                                                                                                                                                                          ; 236     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|tx_sel_pcnt                                                                                                                                                                                                                                                                                             ; 174     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|tx_sel_descriptor_dmard                                                                                                                                                                                                                                                                                 ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|tx_sel_descriptor_dmawr                                                                                                                                                                                                                                                                                 ; 86      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|ep_lastupd_cycle                                                                                                                                                                                                                  ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tag_cpl                                                                                                                                                                                                                           ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tag_cpl                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tx_tag_tx_desc[1]                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tx_tag_tx_desc[0]                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|dma_prg_addr_reg[2]                                                                                                                                                                                                                                     ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|dma_prg_addr_reg[3]                                                                                                                                                                                                                                     ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|init                                                                                                                                                                                                                                              ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_rc_update:rc_update|intr_data_upd_cycle                                                                                                                                                                                                                                   ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_generator:irq_gen|sonic_rc_update:rc_update|always9~0                                                                                                                                                                                                                 ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|tx_desc0[76]~25                                                                                                                                                                                                                                                                                         ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|init                                                                                                                                                                                                                                              ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|cstate.DT_FIFO_RD_QW0                                                                                                                                                                                                          ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_desc0[125]                                                                                                                                                                                                                                                                   ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_desc0[2]                                                                                                                                                                                                                                                                     ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_desc0[34]                                                                                                                                                                                                                                                                    ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_desc0[35]                                                                                                                                                                                                                                                                    ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_desc0[3]                                                                                                                                                                                                                                                                     ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|sonic_cmd_prg_addr_reg[5]                                                                                                                                                                                                                         ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|ep_lastupd_cycle                                                                                                                                                                                                                  ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|sonic_v1_15_nios_base_cpu_nios2_oci:the_sonic_v1_15_nios_base_cpu_nios2_oci|sonic_v1_15_nios_base_cpu_jtag_debug_module_wrapper:the_sonic_v1_15_nios_base_cpu_jtag_debug_module_wrapper|sonic_v1_15_nios_base_cpu_jtag_debug_module_sysclk:the_sonic_v1_15_nios_base_cpu_jtag_debug_module_sysclk|take_action_break_a~0 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|Equal4~0                                                                                                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|Equal3~0                                                                                                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|sonic_v1_15_nios_base_cpu_nios2_oci:the_sonic_v1_15_nios_base_cpu_nios2_oci|sonic_v1_15_nios_base_cpu_nios2_ocimem:the_sonic_v1_15_nios_base_cpu_nios2_ocimem|MonAReg[10]                                                                                                                                               ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|sonic_v1_15_nios_base_cpu_nios2_oci:the_sonic_v1_15_nios_base_cpu_nios2_oci|sonic_v1_15_nios_base_cpu_nios2_ocimem:the_sonic_v1_15_nios_base_cpu_nios2_ocimem|MonDReg[0]~2                                                                                                                                              ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|Equal24~0                                                                                                                                                                                                                                                                                                                                              ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|sonic_vc_demultiplexer_0:sonic_vc_demultiplexer_custom_0|sonic_vc_demultiplexer_0_1stage_pipeline:outpipe0|always1~0                                                                                                                                                                                                                                                       ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|init                                                                                                                                                                                                                                                   ; 198     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_sop~0                                                                                                                                                                                                                                                                        ; 102     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_rxtx_downstream_intf:sonic_rxtx_mem_intf|cstate_rx.RX_DESC2_ACK                                                                                                                                                                                                     ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|init                                                                                                                                                                                                                                                   ; 198     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_rxtx_downstream_intf:sonic_rxtx_mem_intf|cstate_rx.RX_DESC2_ACK                                                                                                                                                                                                     ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|ctrltx_address[3]                                                                                                                                                                                                                                                               ; 172     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|ctrltx_address[2]                                                                                                                                                                                                                                                               ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|tx_desc0[76]~25                                                                                                                                                                                                                                                                                         ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|tx_sel_dmawr                                                                                                                                                                                                                                                                                            ; 234     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_rc_update:rc_update|intr_data_upd_cycle                                                                                                                                                                                                                                   ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_generator:irq_gen|always2~0                                                                                                                                                                                                                                           ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|tx_req_p0~0_OTERM645                                                                                                                                                                                                                                                            ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|ep_lastupd_cycle                                                                                                                                                                                                               ; 184     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_generator:irq_gen|sonic_rc_update:rc_update|Equal5~7                                                                                                                                                                                                                  ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tagram_wren_b_mrd_ack                                                                                                                                                                                                             ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|cstate_tx.MRD_ACK                                                                                                                                                                                                                 ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tagram_data_rd_cycle                                                                                                                                                                                                              ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|init                                                                                                                                                                                                                                              ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_descriptor:descriptor|tx_desc~0                                                                                                                                                                                                                                        ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|addrval_32b                                                                                                                                                                                                                       ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_descriptor:descriptor|tx_desc~0                                                                                                                                                                                                                                         ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|cstate.DT_FIFO                                                                                                                                                                                                                 ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|sonic_v1_15_nios_base_cpu_nios2_oci:the_sonic_v1_15_nios_base_cpu_nios2_oci|sonic_v1_15_nios_base_cpu_jtag_debug_module_wrapper:the_sonic_v1_15_nios_base_cpu_jtag_debug_module_wrapper|sonic_v1_15_nios_base_cpu_jtag_debug_module_sysclk:the_sonic_v1_15_nios_base_cpu_jtag_debug_module_sysclk|jdo[36]               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|sonic_v1_15_nios_base_cpu_nios2_oci:the_sonic_v1_15_nios_base_cpu_nios2_oci|sonic_v1_15_nios_base_cpu_jtag_debug_module_wrapper:the_sonic_v1_15_nios_base_cpu_jtag_debug_module_wrapper|sonic_v1_15_nios_base_cpu_jtag_debug_module_sysclk:the_sonic_v1_15_nios_base_cpu_jtag_debug_module_sysclk|jdo[37]               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux:cmd_xbar_mux_001|src_data[39]~4                                                                                                                                                                                                                                                                                                                              ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux:cmd_xbar_mux_001|src_data[38]~5                                                                                                                                                                                                                                                                                                                              ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|address_bank_decode_d1[3]                                                                                                                                                                                                                                                                                                                              ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|read_from_user[31]~0                                                                                                                                                                                                                                                                                                                                   ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|tx_req_p0~0_OTERM647                                                                                                                                                                                                                                                            ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_descriptor:descriptor|tx_desc~0                                                                                                                                                                                                                                        ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|addrval_32b                                                                                                                                                                                                                       ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_descriptor:descriptor|tx_desc~0                                                                                                                                                                                                                                         ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_generator:irq_gen|sonic_rc_update:rc_update|Equal5~7                                                                                                                                                                                                                  ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|ep_lastupd_cycle                                                                                                                                                                                                               ; 184     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_rxtx_downstream_intf:sonic_rxtx_mem_intf|fifo_wr                                                                                                                                                                                                                    ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|wr_fifo_rdreq                                                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|wrreq_d[0]                                                                                                                                                                                                                     ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_rc_update:rc_update|Equal5~7                                                                                                                                                                                                                                              ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|dt_3dw_rcadd                                                                                                                                                                                                                                            ; 162     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_descriptor:descriptor|addrval_32b                                                                                                                                                                                                                                       ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|dt_3dw_rcadd                                                                                                                                                                                                                                           ; 133     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_descriptor:descriptor|always9~0                                                                                                                                                                                                                                        ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_descriptor:descriptor|cstate.IDLE_ST                                                                                                                                                                                                                                    ; 102     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_descriptor:descriptor|always9~0                                                                                                                                                                                                                                        ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tx_first_descriptor_cycle                                                                                                                                                                                                         ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|cstate_tx.TX_LENGTH                                                                                                                                                                                                               ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_descriptor:descriptor|cstate.IDLE_ST                                                                                                                                                                                                                                   ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_descriptor:descriptor|tx_desc_addr~0                                                                                                                                                                                                                                   ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|addrval_32b                                                                                                                                                                                                                    ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|addrval_32b_eplast                                                                                                                                                                                                             ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|soft_irq_reset                                                                                                                                                                                                                                    ; 258     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cstate[2]                                                                                                                                                                                                                                                                       ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|Selector2~2                                                                                                                                                                                                                                                                     ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_descriptor:descriptor|tx_desc_addr~0                                                                                                                                                                                                                                    ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|cstate_tx.DT_FIFO                                                                                                                                                                                                                 ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|addrval_32b~0                                                                                                                                                                                                                     ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tx_addr_eplast[2]~1                                                                                                                                                                                                               ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tx_desc_addr~1                                                                                                                                                                                                                    ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_rxtx_downstream_intf:sonic_rxtx_mem_intf|sel_ctl_sts                                                                                                                                                                                                                ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|wrreq_d[0]                                                                                                                                                                                                                     ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_rxtx_downstream_intf:sonic_rxtx_mem_intf|fifo_wr                                                                                                                                                                                                                    ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|cstate_tx.DT_FIFO_RD_QW1                                                                                                                                                                                                          ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|Equal24~4                                                                                                                                                                                                                                                                                                                                              ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|altera_eth_mdio:mdio|csr_readdata~2                                                                                                                                                                                                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|address_bank_decode_d1[2]                                                                                                                                                                                                                                                                                                                              ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|address_bank_decode_d1[1]                                                                                                                                                                                                                                                                                                                              ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|interrupt_logic:interrupt_2|irq_mask_wr_strobe~0                                                                                                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|interrupt_logic:interrupt_0|irq_mask_wr_strobe~0                                                                                                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|irf_reg[4][4]                                                                                                                                                                                                                                                                                                                                                                        ; 510     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|irf_reg[4][7]                                                                                                                                                                                                                                                                                                                                                                        ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                                                                                                                                                                                                                        ; 4166    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ~QIC_CREATED_GND~I                                                                                                                                                                                                                                                                                                                                                                                    ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_descriptor:descriptor|cstate.IDLE_ST                                                                                                                                                                                                                                   ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_descriptor:descriptor|tx_desc_addr~0                                                                                                                                                                                                                                   ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|addrval_32b_eplast                                                                                                                                                                                                             ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|addrval_32b                                                                                                                                                                                                                    ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|dt_3dw_rcadd                                                                                                                                                                                                                                           ; 133     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_rc_update:rc_update|Equal5~7                                                                                                                                                                                                                                              ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_descriptor:descriptor|tx_desc_addr~0                                                                                                                                                                                                                                    ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tx_addr_eplast[2]~1                                                                                                                                                                                                               ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|addrval_32b~0                                                                                                                                                                                                                     ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_descriptor:descriptor|addrval_32b                                                                                                                                                                                                                                       ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|dt_3dw_rcadd                                                                                                                                                                                                                                            ; 162     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tx_desc_addr~1                                                                                                                                                                                                                    ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|soft_irq_reset                                                                                                                                                                                                                                    ; 258     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|wr_fifo_rdreq                                                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|cstate.DT_FIFO                                                                                                                                                                                                                 ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_dpram_async_64_128:data_ring|altsyncram:altsyncram_component|altsyncram_d662:auto_generated|altsyncram:ram_block1a0|altsyncram_vg04:auto_generated|address_reg_b[1]                                     ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_out_sel                                                                                                                                                                                                  ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|wr_fifo_almost_full~0                                                                                                                                                                                                          ; 129     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|soft_dma_reset                                                                                                                                                                                                                                         ; 263     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|txadd_3dw                                                                                                                                                                                                                      ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|cstate_tx.DT_FIFO_RD_QW0                                                                                                                                                                                                          ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_data0~1                                                                                                                                                                                                                                                                      ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|cstate.DT_FIFO_RD_QW1                                                                                                                                                                                                          ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|tx_desc_addr~8                                                                                                                                                                                                                 ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|addrval_32b_eplast~8                                                                                                                                                                                                           ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|Equal3~0                                                                                                                                                                                                                                          ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|Equal3~2                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|cstate_tx.DT_FIFO_RD_QW1                                                                                                                                                                                                          ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|Equal2~7                                                                                                                                                                                                                          ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|txadd_3dw                                                                                                                                                                                                                         ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|reg_rd_data_valid~0                                                                                                                                                                                                                                                       ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|address_decode_d1[3]                                                                                                                                                                                                                                                                                                                                   ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|mux_first_stage_a[31]~1                                                                                                                                                                                                                                                                                                                                ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|address_decode_d1[7]                                                                                                                                                                                                                                                                                                                                   ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|mux_first_stage_b[31]~1                                                                                                                                                                                                                                                                                                                                ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|Equal0~2                                                                                                                                                                                                                                                                                                                                               ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|Equal0~0                                                                                                                                                                                                                                                                                                                                               ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|Equal22~1                                                                                                                                                                                                                                                                                                                                              ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|altera_merlin_slave_agent:avalon_slave_0_s0_translator_avalon_universal_slave_0_agent|m0_write~0                                                                                                                                                                                                                                                                                      ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|Equal22~0                                                                                                                                                                                                                                                                                                                                              ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                                                                                                ; 3038    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_vc:vc|sonic_vc_demultiplexer_0:sonic_vc_demultiplexer_custom_0|sonic_vc_demultiplexer_0_1stage_pipeline:outpipe1|always1~0                                                                                                                                                                                                                                                       ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|init_shift~0                                                                                                                                                                                                                                           ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|init_shift~0                                                                                                                                                                                                                                           ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|wr_fifo_almost_full~0                                                                                                                                                                                                          ; 129     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|addrval_32b_eplast~8                                                                                                                                                                                                           ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|tx_desc_addr~8                                                                                                                                                                                                                 ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|cstate.DT_FIFO_RD_QW1                                                                                                                                                                                                          ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|Equal2~7DUPLICATE                                                                                                                                                                                                                 ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|txadd_3dw                                                                                                                                                                                                                         ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|Equal3~0                                                                                                                                                                                                                                          ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|Equal3~2                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_out_sel                                                                                                                                                                                                  ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_dpram_async_64_128:data_ring|altsyncram:altsyncram_component|altsyncram_d662:auto_generated|altsyncram:ram_block1a0|altsyncram_vg04:auto_generated|address_reg_b[1]                                     ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|txadd_3dw                                                                                                                                                                                                                      ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset                                                                                                                                                                                                                                                                                            ; 756     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|cstate.DONE                                                                                                                                                                                                                    ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]~clkctrl                                                                                                                                                                       ; 624     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[0]                                                    ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[1]                                                    ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[2]                                                    ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[3]                                                    ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[4]                                                    ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[5]                                                    ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[6]                                                    ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[7]                                                    ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[8]                                                    ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[9]                                                    ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[10]                                                   ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[11]                                                   ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[0]                                                                                                                                                                                                                 ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[1]                                                                                                                                                                                                                 ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[2]                                                                                                                                                                                                                 ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[8]                                                                                                                                                                                                                 ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[9]                                                                                                                                                                                                                 ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[10]                                                                                                                                                                                                                ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|comb~0                                                                                                                                                                                                        ; 94      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_dpram_async_64_128:data_ring|altsyncram:altsyncram_component|altsyncram_d662:auto_generated|altsyncram:ram_block1a0|altsyncram_vg04:auto_generated|decode_c5a:rden_decode_b|w_anode2687w[2]             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_dpram_async_64_128:data_ring|altsyncram:altsyncram_component|altsyncram_d662:auto_generated|altsyncram:ram_block1a0|altsyncram_vg04:auto_generated|decode_jpa:decode2|w_anode2649w[2]~0                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[3]                                                                                                                                                                                                                 ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[4]                                                                                                                                                                                                                 ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[5]                                                                                                                                                                                                                 ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[6]                                                                                                                                                                                                                 ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[7]                                                                                                                                                                                                                 ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_dpram_async_64_128:data_ring|altsyncram:altsyncram_component|altsyncram_d662:auto_generated|altsyncram:ram_block1a0|altsyncram_vg04:auto_generated|decode_c5a:rden_decode_b|w_anode2701w[2]             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_dpram_async_64_128:data_ring|altsyncram:altsyncram_component|altsyncram_d662:auto_generated|altsyncram:ram_block1a0|altsyncram_vg04:auto_generated|decode_jpa:decode2|w_anode2662w[2]~0                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_dpram_async_64_128:data_ring|altsyncram:altsyncram_component|altsyncram_d662:auto_generated|altsyncram:ram_block1a0|altsyncram_vg04:auto_generated|address_reg_b[0]                                     ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|Equal4~0                                                                                                                                                                                                                                                                        ; 102     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|ctrlrx_3dw_del                                                                                                                                                                                                                                                                  ; 129     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|ctrlrx_dw_addroffeset_reg[1]                                                                                                                                                                                                                                                    ; 130     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|soft_cmd_reset                                                                                                                                                                                                                                    ; 231     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|init_shift~0                                                                                                                                                                                                                                      ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|tx_desc_addr~5                                                                                                                                                                                                                 ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|tx_desc_addr~6                                                                                                                                                                                                                 ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|Equal5~6                                                                                                                                                                                                                       ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|cstate.DT_FIFO_RD_QW0                                                                                                                                                                                                          ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|irq_prg_addr_reg[3]                                                                                                                                                                                                                               ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|irq_prg_addr_reg[2]                                                                                                                                                                                                                               ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cmd_type_reg[0]                                                                                                                                                                                                                                                                 ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cmd_type_reg[1]                                                                                                                                                                                                                                                                 ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cstate[1]                                                                                                                                                                                                                                                                       ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_generator:irq_gen|always2~1                                                                                                                                                                                                                                           ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_rxtx_downstream_intf:sonic_rxtx_mem_intf|sel_ctl_sts_p1                                                                                                                                                                                                             ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|address_decode_d1[6]                                                                                                                                                                                                                                                                                                                                   ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|address_decode_d1[1]                                                                                                                                                                                                                                                                                                                                   ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|address_decode_d1[2]                                                                                                                                                                                                                                                                                                                                   ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|collect_data                                                                                                                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]~clkctrl                                                                                                                                                                       ; 606     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|Equal5~6                                                                                                                                                                                                                       ; 71      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|tx_desc_addr~6                                                                                                                                                                                                                 ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|tx_desc_addr~5                                                                                                                                                                                                                 ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|irq_prg_addr_reg[2]                                                                                                                                                                                                                               ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|irq_prg_addr_reg[3]                                                                                                                                                                                                                               ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|comb~0                                                                                                                                                                                                        ; 77      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_dpram_async_64_128:data_ring|altsyncram:altsyncram_component|altsyncram_d662:auto_generated|altsyncram:ram_block1a0|altsyncram_vg04:auto_generated|decode_c5a:rden_decode_b|w_anode2701w[2]             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_dpram_async_64_128:data_ring|altsyncram:altsyncram_component|altsyncram_d662:auto_generated|altsyncram:ram_block1a0|altsyncram_vg04:auto_generated|decode_jpa:decode2|w_anode2662w[2]~0                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[0]                                                    ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[1]                                                    ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[2]                                                    ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[3]                                                    ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[4]                                                    ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[5]                                                    ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[6]                                                    ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[7]                                                    ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[8]                                                    ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[9]                                                    ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[10]                                                   ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[11]                                                   ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[0]                                                                                                                                                                                                                 ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[1]                                                                                                                                                                                                                 ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[2]                                                                                                                                                                                                                 ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[3]                                                                                                                                                                                                                 ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[4]                                                                                                                                                                                                                 ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[5]                                                                                                                                                                                                                 ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[6]                                                                                                                                                                                                                 ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[7]                                                                                                                                                                                                                 ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[8]                                                                                                                                                                                                                 ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[9]                                                                                                                                                                                                                 ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[10]                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_dpram_async_64_128:data_ring|altsyncram:altsyncram_component|altsyncram_d662:auto_generated|altsyncram:ram_block1a0|altsyncram_vg04:auto_generated|address_reg_b[0]                                     ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cmd_type_reg[4]                                                                                                                                                                                                                                                                 ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|Equal13~5                                                                                                                                                                                                                                                                       ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|prg_reg_DW1~0                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|prg_reg_DW1~0                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_generator:irq_gen|always2~0                                                                                                                                                                                                                                           ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|sonic_cmd_prg_addr_reg[3]                                                                                                                                                                                                                         ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|sonic_cmd_prg_addr_reg[2]                                                                                                                                                                                                                         ; 103     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|prg_reg_DW5~32                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|prg_reg_DW4~1                                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|soft_irq_reset~1                                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|irq_prg_wrena                                                                                                                                                                                                                                                                   ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|prg_reg_DW2~0                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|always0~1                                                                                                                                                                                                                                                                                                                                              ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|always0~0                                                                                                                                                                                                                                                                                                                                              ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|interrupt_logic:interrupt_3|irq_mask_wr_strobe                                                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                                                                                      ; 1008    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|prg_reg_DW1~0                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|prg_reg_DW5~32                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|prg_reg_DW1~0                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|soft_irq_reset~1                                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|irq_prg_wrena                                                                                                                                                                                                                                                                   ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|prg_reg_DW4~1                                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_reg_access:bar3_reg_access|reg_rd_addr_reg[1]                                                                                                                                                                                                                       ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_reg_access:bar3_reg_access|reg_rd_addr_reg[7]                                                                                                                                                                                                                       ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|prg_reg_DW2~0                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|data_valid                                                                                                                                                                                                                                    ; 203     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|sonic_cmd_prg_addr_reg[4]                                                                                                                                                                                                                         ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|Selector31~0                                                                                                                                                                                                                                      ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|prg_reg_DW2~0                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~0                                                                                                                                                                                                                                                                                                                               ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~1                                                                                                                                                                                                                                                                                                                               ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                                                                                                                   ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|Selector31~0                                                                                                                                                                                                                                      ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_reg_access:bar3_reg_access|reg_rd_addr_reg[6]                                                                                                                                                                                                                       ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_reg_access:bar3_reg_access|reg_rd_addr_reg[5]                                                                                                                                                                                                                       ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|data_valid                                                                                                                                                                                                                                    ; 202     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|prg_reg_DW2~0                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|valid                                                                                                                                                                                                                                         ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|ShiftRight0~66                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|ShiftLeft0~2                                                                                                                                                                                                                                 ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|Add3~21                                                                                                                                                                                                                                      ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[4]                                                                                                                                                                                                                                    ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|Add3~17                                                                                                                                                                                                                                      ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[5]                                                                                                                                                                                                                                    ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|Equal3~1                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|sonic_cmd_prg_addr_reg[5]                                                                                                                                                                                                                         ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|irq_prg_wrdata~2                                                                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|Equal22~0                                                                                                                                                                                                                                                                       ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|irq_prg_addr~0                                                                                                                                                                                                                                                                  ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_reg_access:bar3_reg_access|reg_rd_addr_reg[4]                                                                                                                                                                                                                       ; 248     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|irq_prg_wrdata~2                                                                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|irq_prg_addr~0                                                                                                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|Equal22~2                                                                                                                                                                                                                                                                       ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|Equal3~1                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_reg_access:bar3_reg_access|reg_rd_addr_reg[0]                                                                                                                                                                                                                       ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_reg_access:bar3_reg_access|reg_rd_addr_reg[3]                                                                                                                                                                                                                       ; 121     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|Add3~21                                                                                                                                                                                                                                      ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|ShiftRight0~21                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|valid                                                                                                                                                                                                                                         ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|Add3~17                                                                                                                                                                                                                                      ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[4]                                                                                                                                                                                                                                    ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|ShiftLeft0~0                                                                                                                                                                                                                                 ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[0]                                                                                                                                                                                                                                    ; 141     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|Add3~5                                                                                                                                                                                                                                       ; 71      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|Add3~9                                                                                                                                                                                                                                       ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|Add3~13                                                                                                                                                                                                                                      ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[6]                                                                                                                                                                                                                                      ; 102     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[1]                                                                                                                                                                                                                                    ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[3]                                                                                                                                                                                                                                    ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[2]                                                                                                                                                                                                                                    ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|prg_reg_DW0~0                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|prg_reg_DW0~0                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_reg_access:bar3_reg_access|reg_rd_addr_reg[2]                                                                                                                                                                                                                       ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[5]                                                                                                                                                                                                                                    ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|Add3~9                                                                                                                                                                                                                                       ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|Add3~13                                                                                                                                                                                                                                      ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[6]                                                                                                                                                                                                                                      ; 102     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[3]                                                                                                                                                                                                                                    ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[2]                                                                                                                                                                                                                                    ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[1]                                                                                                                                                                                                                                    ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[0]                                                                                                                                                                                                                                    ; 142     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|Add3~5                                                                                                                                                                                                                                       ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[2]                                                                                                                                                                                                                                      ; 209     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[5]                                                                                                                                                                                                                                      ; 110     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[0]                                                    ; 116     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[1]                                                    ; 117     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[2]                                                    ; 117     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[3]                                                    ; 117     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[4]                                                    ; 117     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[5]                                                    ; 114     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[6]                                                    ; 117     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[7]                                                    ; 117     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[8]                                                    ; 117     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[9]                                                    ; 117     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[10]                                                   ; 117     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[11]                                                   ; 117     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[12]                                                   ; 117     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|rx_cbuf_rdena                                                                                                                                                                                                                                     ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[5]                                                                                                                                                                                                                                      ; 110     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[2]                                                                                                                                                                                                                                      ; 209     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[1]                                                                                                                                                                                                                                      ; 494     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[3]                                                                                                                                                                                                                                      ; 390     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[0]                                                                                                                                                                                                                                      ; 439     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[4]                                                                                                                                                                                                                                      ; 202     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|rd_ready                                                                                                                                                                                                                                          ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[1]                                                                                                                                                                                                                                      ; 494     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[0]                                                                                                                                                                                                                                      ; 439     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[4]                                                                                                                                                                                                                                      ; 202     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[3]                                                                                                                                                                                                                                      ; 390     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|prg_reg_DW3~0                                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|prg_reg_DW2~0                                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|prg_reg_DW1~0                                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|Mux65~0                                                                                                                                                                                                                                       ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|state.INVALID_SH                                                                                                                                                                                                                             ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|prg_reg_DW2~0                                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|prg_reg_DW1~0                                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|state.INVALID_SH                                                                                                                                                                                                                             ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|Mux65~0                                                                                                                                                                                                                                       ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|state.RESET_CNT                                                                                                                                                                                                                              ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|always5~0                                                                                                                                                                                     ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|prg_reg_DW3~0                                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|state.RESET_CNT                                                                                                                                                                                                                              ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|WideOr2~0                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|WideOr2~0                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|altshift_taps:state_r_rtl_0|shift_taps_4431:auto_generated|altsyncram_4hc1:altsyncram5|ram_block8a0                                                                                                                                           ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|altshift_taps:state_r_rtl_0|shift_taps_4431:auto_generated|altsyncram_4hc1:altsyncram5|ram_block8a2                                                                                                                                           ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|altshift_taps:state_r_rtl_0|shift_taps_4431:auto_generated|altsyncram_4hc1:altsyncram5|ram_block8a1                                                                                                                                           ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|Mux39~10                                                                                                                                                                                                                                      ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|altshift_taps:state_r_rtl_0|shift_taps_4431:auto_generated|altsyncram_4hc1:altsyncram5|ram_block8a3                                                                                                                                           ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|altshift_taps:state_r_rtl_0|shift_taps_4431:auto_generated|altsyncram_4hc1:altsyncram5|ram_block8a4                                                                                                                                           ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|altshift_taps:state_r_rtl_0|shift_taps_4431:auto_generated|altsyncram_4hc1:altsyncram5|ram_block8a5                                                                                                                                           ; 189     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|altshift_taps:state_r_rtl_0|shift_taps_4431:auto_generated|altsyncram_4hc1:altsyncram5|ram_block8a6                                                                                                                                           ; 189     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|rd_req_r5                                                                                                                                                                                                                                     ; 130     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_dpram_async_128_64:data_ring|altsyncram:altsyncram_component|altsyncram_c662:auto_generated|altsyncram:ram_block1a0|altsyncram_ug04:auto_generated|address_reg_b[0]                                     ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|wren_data                                                                                                                                                                                                     ; 119     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_dpram_async_128_64:data_ring|altsyncram:altsyncram_component|altsyncram_c662:auto_generated|altsyncram:ram_block1a0|altsyncram_ug04:auto_generated|decode_gpa:decode2|eq_node[1]                        ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[0]                                                                                                                                                                                                                        ; 117     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[1]                                                                                                                                                                                                                        ; 116     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[2]                                                                                                                                                                                                                        ; 116     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[3]                                                                                                                                                                                                                        ; 115     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[4]                                                                                                                                                                                                                        ; 115     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[5]                                                                                                                                                                                                                        ; 115     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[6]                                                                                                                                                                                                                        ; 115     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[7]                                                                                                                                                                                                                        ; 115     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[8]                                                                                                                                                                                                                        ; 116     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[9]                                                                                                                                                                                                                        ; 116     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[10]                                                                                                                                                                                                                       ; 116     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[11]                                                                                                                                                                                                                       ; 116     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_dpram_async_128_64:data_ring|altsyncram:altsyncram_component|altsyncram_c662:auto_generated|altsyncram:ram_block1a0|altsyncram_ug04:auto_generated|decode_gpa:decode2|eq_node[0]                        ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                                                                                                                  ; 504     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                                                                                                                  ; 504     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                                                                                                                  ; 504     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                                                                                                                  ; 504     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                                                                                                                  ; 504     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                                                                                                                  ; 1004    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                                                                                                                  ; 504     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                                                                                                                  ; 504     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                                                                                                                  ; 504     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                                                                                                                  ; 504     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                                                                                                                  ; 504     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]~DUPLICATE                                                                                                                                                                                                                                                                                       ; 427     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                                                                                                                 ; 504     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[0]                                                                                                                                                                     ; 503     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[1]                                                                                                                                                                     ; 503     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[2]                                                                                                                                                                     ; 503     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[3]                                                                                                                                                                     ; 503     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[4]                                                                                                                                                                     ; 503     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[5]                                                                                                                                                                     ; 503     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[6]                                                                                                                                                                     ; 503     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[7]                                                                                                                                                                     ; 503     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[8]                                                                                                                                                                     ; 503     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[9]                                                                                                                                                                     ; 503     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[10]                                                                                                                                                                    ; 503     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[11]                                                                                                                                                                    ; 503     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                                                                                                                 ; 77      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl                                                                                                                                                                                                                                              ; 302     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                                                                                                      ; 172     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|top_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_busy                                                                                                                                                                                                     ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|top_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_counter:state_mc_counter|cntr_52h:auto_generated|counter_reg_bit[5]                                                                                                                    ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|top_plus:ep_plus|top:epmap|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                                                                                                                                                                                                                       ; 106     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; any_rstn_rr                                                                                                                                                                                                                                                                                                                                                                                           ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|top_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_compare:pre_amble_cmpr|cmpr_b0e:auto_generated|aeb_int~0                                                                                                                               ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|top_plus:ep_plus|top:epmap|altpcie_rs_serdes:rs_serdes|sd_state[0]                                                                                                                                                                                                                                                                                                                     ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|top_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|state.TEST_INPUT                                                                                                                                                                                                 ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|top_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|rx_done                                                                                                                                                                                                          ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|altera_eth_mdio:mdio|address[4]~1                                                                                                                                                                                                                                                                                                                                                     ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|wire_receive_pcs1_dataout[0]                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|wire_receive_pcs1_dataout[1]                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|wire_receive_pcs1_dataout[2]                                                                                                                                                                   ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|wire_receive_pcs1_dataout[3]                                                                                                                                                                   ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|wire_receive_pcs1_dataout[4]                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|wire_receive_pcs1_dataout[5]                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|wire_receive_pcs1_dataout[6]                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|wire_receive_pcs1_dataout[7]                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|wire_receive_pcs1_dataout[8]                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|wire_receive_pcs1_dataout[9]                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|wire_receive_pcs0_dataout[0]                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|wire_receive_pcs0_dataout[1]                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|wire_receive_pcs0_dataout[2]                                                                                                                                                                   ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|wire_receive_pcs0_dataout[3]                                                                                                                                                                   ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|wire_receive_pcs0_dataout[4]                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|wire_receive_pcs0_dataout[5]                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|wire_receive_pcs0_dataout[6]                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|wire_receive_pcs0_dataout[7]                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|wire_receive_pcs0_dataout[8]                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|wire_receive_pcs0_dataout[9]                                                                                                                                                                   ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out~clkctrl                                                                                                                                                                                                                                                                          ; 15068   ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]~clkctrl                                                                                                                                                                       ; 9713    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                                                                                                                                                                                                                                                   ; 5103    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                                                                                                                                                                                                                        ; 4166    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; pll_156:pll_156|altpll:altpll_component|pll_156_altpll:auto_generated|wire_pll1_clk[1]~clkctrl                                                                                                                                                                                                                                                                                                        ; 3160    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                                                                                                ; 3038    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|top_plus:ep_plus|top_rs_hip:rs_hip|app_rstn                                                                                                                                                                                                                                                                                                                                            ; 2655    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ~QUARTUS_CREATED_GND~I                                                                                                                                                                                                                                                                                                                                                                                ; 1136    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                                                                                      ; 1008    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                                                                                                                  ; 1004    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                             ; 870     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_vc:vc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                  ; 863     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset                                                                                                                                                                                                                                                                                            ; 761     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_v1_15:SUT|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                         ; 757     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset                                                                                                                                                                                                                                                                                            ; 756     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]~clkctrl                                                                                                                                                                       ; 624     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]~clkctrl                                                                                                                                                                       ; 606     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_v1_15:SUT|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                         ; 562     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_hub:auto_hub|irf_reg[4][4]                                                                                                                                                                                                                                                                                                                                                                        ; 510     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                                                                                                                  ; 504     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                                                                                                                  ; 504     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                                                                                                                  ; 504     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                                                                                                                  ; 504     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                                                                                                                 ; 504     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                                                                                                                  ; 504     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                                                                                                                  ; 504     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                                                                                                                  ; 504     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                                                                                                                  ; 504     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                                                                                                                  ; 504     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                                                                                                                  ; 504     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[4]                                                                                                                                                                     ; 503     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[2]                                                                                                                                                                     ; 503     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[0]                                                                                                                                                                     ; 503     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[10]                                                                                                                                                                    ; 503     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[1]                                                                                                                                                                     ; 503     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[7]                                                                                                                                                                     ; 503     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[9]                                                                                                                                                                     ; 503     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[11]                                                                                                                                                                    ; 503     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[3]                                                                                                                                                                     ; 503     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[8]                                                                                                                                                                     ; 503     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[6]                                                                                                                                                                     ; 503     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[5]                                                                                                                                                                     ; 503     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[1]                                                                                                                                                                                                                                      ; 494     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[1]                                                                                                                                                                                                                                      ; 494     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|init                                                                                                                                                                                                                                                    ; 470     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|init                                                                                                                                                                                                                                                    ; 469     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[0]                                                                                                                                                                                                                                      ; 439     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[0]                                                                                                                                                                                                                                      ; 439     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]~DUPLICATE                                                                                                                                                                                                                                                                                       ; 427     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                             ; 411     ;
+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Rule Suppression Assignments                            ;
+-----------------+-------+----+--------------------------+
; Assignment      ; Value ; To ; Comment                  ;
+-----------------+-------+----+--------------------------+
; DISABLE_DA_RULE ; S102  ;    ; Honored rule suppression ;
; DISABLE_DA_RULE ; C106  ;    ; Honored rule suppression ;
; DISABLE_DA_RULE ; C101  ;    ; Honored rule suppression ;
; DISABLE_DA_RULE ; C103  ;    ; Honored rule suppression ;
; DISABLE_DA_RULE ; C104  ;    ; Honored rule suppression ;
+-----------------+-------+----+--------------------------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus II Design Assistant
    Info: Version 11.0 Build 157 04/27/2011 Service Pack 0.01 SJ Full Version
    Info: Processing started: Wed Jan 18 13:58:50 2012
Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off top_example_chaining_top -c top_example_chaining_top
Info: Evaluating HDL-embedded SDC commands
    Info: Entity alt_cal
        Info: set_disable_timing [get_cells -compatibility_mode *|alt_cal_channel[*]] -to q 
        Info: set_disable_timing [get_cells -compatibility_mode *|alt_cal_busy] -to q 
    Info: Entity alt_cal_edge_detect
        Info: set_disable_timing [get_cells -compatibility_mode *pd*_det|alt_edge_det_ff?] -to q 
    Info: Entity alt_cal_edge_detect_mm
        Info: set_disable_timing [get_cells -compatibility_mode *pd*_det|alt_edge_det_ff?] -to q 
    Info: Entity alt_cal_mm
        Info: set_disable_timing [get_cells -compatibility_mode *|alt_cal_channel[*]] -to q 
    Info: Entity alt_jtag_atlantic
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_write}] -to [get_registers {*|alt_jtag_atlantic:*|read_write1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info: Entity altera_avalon_st_clock_crosser
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info: Entity altera_std_synchronizer
        Info: set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Info: Reading SDC File: '../../../lib/sonic/pcie/top.sdc'
Warning: Ignored filter at top.sdc(4): fixedclk_serdes could not be matched with a port or pin or register or keeper or net
Warning: Ignored create_clock at top.sdc(4): Argument <targets> is not an object ID
    Info: create_clock -period "100 MHz" -name {fixedclk_serdes} {fixedclk_serdes}
Warning: Ignored filter at top.sdc(6): *hssi_pcie_hip|testin[*] could not be matched with a pin
Warning: Ignored set_false_path at top.sdc(6): Argument <to> is an empty collection
    Info: set_false_path -to [get_pins -hierarchical {*hssi_pcie_hip|testin[*]} ]
Info: Reading SDC File: '../../../lib/sonic/xcvr_xg/nios/nios_base/synthesis/submodules/nios_base_cpu.sdc'
Warning: Ignored filter at nios_base_cpu.sdc(46): *nios_base_cpu:*|nios_base_cpu_nios2_oci:the_nios_base_cpu_nios2_oci|nios_base_cpu_nios2_oci_break:the_nios_base_cpu_nios2_oci_break|break_readreg* could not be matched with a keeper
Warning: Ignored filter at nios_base_cpu.sdc(46): *nios_base_cpu:*|nios_base_cpu_nios2_oci:the_nios_base_cpu_nios2_oci|nios_base_cpu_jtag_debug_module_wrapper:the_nios_base_cpu_jtag_debug_module_wrapper|nios_base_cpu_jtag_debug_module_tck:the_nios_base_cpu_jtag_debug_module_tck|*sr* could not be matched with a keeper
Warning: Ignored set_false_path at nios_base_cpu.sdc(46): Argument <from> is an empty collection
    Info: set_false_path -from [get_keepers *$nios_base_cpu_oci_break_path|break_readreg*] -to [get_keepers *$nios_base_cpu_jtag_sr*]
Warning: Ignored set_false_path at nios_base_cpu.sdc(46): Argument <to> is an empty collection
Warning: Ignored filter at nios_base_cpu.sdc(47): *nios_base_cpu:*|nios_base_cpu_nios2_oci:the_nios_base_cpu_nios2_oci|nios_base_cpu_nios2_oci_debug:the_nios_base_cpu_nios2_oci_debug|*resetlatch could not be matched with a keeper
Warning: Ignored filter at nios_base_cpu.sdc(47): *nios_base_cpu:*|nios_base_cpu_nios2_oci:the_nios_base_cpu_nios2_oci|nios_base_cpu_jtag_debug_module_wrapper:the_nios_base_cpu_jtag_debug_module_wrapper|nios_base_cpu_jtag_debug_module_tck:the_nios_base_cpu_jtag_debug_module_tck|*sr[33] could not be matched with a keeper
Warning: Ignored set_false_path at nios_base_cpu.sdc(47): Argument <from> is an empty collection
    Info: set_false_path -from [get_keepers *$nios_base_cpu_oci_debug_path|*resetlatch]     -to [get_keepers *$nios_base_cpu_jtag_sr[33]]
Warning: Ignored set_false_path at nios_base_cpu.sdc(47): Argument <to> is an empty collection
Warning: Ignored filter at nios_base_cpu.sdc(48): *nios_base_cpu:*|nios_base_cpu_nios2_oci:the_nios_base_cpu_nios2_oci|nios_base_cpu_nios2_oci_debug:the_nios_base_cpu_nios2_oci_debug|monitor_ready could not be matched with a keeper
Warning: Ignored filter at nios_base_cpu.sdc(48): *nios_base_cpu:*|nios_base_cpu_nios2_oci:the_nios_base_cpu_nios2_oci|nios_base_cpu_jtag_debug_module_wrapper:the_nios_base_cpu_jtag_debug_module_wrapper|nios_base_cpu_jtag_debug_module_tck:the_nios_base_cpu_jtag_debug_module_tck|*sr[0] could not be matched with a keeper
Warning: Ignored set_false_path at nios_base_cpu.sdc(48): Argument <from> is an empty collection
    Info: set_false_path -from [get_keepers *$nios_base_cpu_oci_debug_path|monitor_ready]  -to [get_keepers *$nios_base_cpu_jtag_sr[0]]
Warning: Ignored set_false_path at nios_base_cpu.sdc(48): Argument <to> is an empty collection
Warning: Ignored filter at nios_base_cpu.sdc(49): *nios_base_cpu:*|nios_base_cpu_nios2_oci:the_nios_base_cpu_nios2_oci|nios_base_cpu_nios2_oci_debug:the_nios_base_cpu_nios2_oci_debug|monitor_error could not be matched with a keeper
Warning: Ignored filter at nios_base_cpu.sdc(49): *nios_base_cpu:*|nios_base_cpu_nios2_oci:the_nios_base_cpu_nios2_oci|nios_base_cpu_jtag_debug_module_wrapper:the_nios_base_cpu_jtag_debug_module_wrapper|nios_base_cpu_jtag_debug_module_tck:the_nios_base_cpu_jtag_debug_module_tck|*sr[34] could not be matched with a keeper
Warning: Ignored set_false_path at nios_base_cpu.sdc(49): Argument <from> is an empty collection
    Info: set_false_path -from [get_keepers *$nios_base_cpu_oci_debug_path|monitor_error]  -to [get_keepers *$nios_base_cpu_jtag_sr[34]]
Warning: Ignored set_false_path at nios_base_cpu.sdc(49): Argument <to> is an empty collection
Warning: Ignored filter at nios_base_cpu.sdc(50): *nios_base_cpu:*|nios_base_cpu_nios2_oci:the_nios_base_cpu_nios2_oci|nios_base_cpu_nios2_ocimem:the_nios_base_cpu_nios2_ocimem|*MonDReg* could not be matched with a keeper
Warning: Ignored set_false_path at nios_base_cpu.sdc(50): Argument <from> is an empty collection
    Info: set_false_path -from [get_keepers *$nios_base_cpu_ocimem_path|*MonDReg*] -to [get_keepers *$nios_base_cpu_jtag_sr*]
Warning: Ignored set_false_path at nios_base_cpu.sdc(50): Argument <to> is an empty collection
Warning: Ignored filter at nios_base_cpu.sdc(51): *nios_base_cpu:*|nios_base_cpu_nios2_oci:the_nios_base_cpu_nios2_oci|nios_base_cpu_jtag_debug_module_wrapper:the_nios_base_cpu_jtag_debug_module_wrapper|nios_base_cpu_jtag_debug_module_tck:the_nios_base_cpu_jtag_debug_module_tck|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored filter at nios_base_cpu.sdc(51): *nios_base_cpu:*|nios_base_cpu_nios2_oci:the_nios_base_cpu_nios2_oci|nios_base_cpu_jtag_debug_module_wrapper:the_nios_base_cpu_jtag_debug_module_wrapper|nios_base_cpu_jtag_debug_module_sysclk:the_nios_base_cpu_jtag_debug_module_sysclk|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at nios_base_cpu.sdc(51): Argument <from> is not an object ID
    Info: set_false_path -from *$nios_base_cpu_jtag_sr*    -to *$nios_base_cpu_jtag_sysclk_path|*jdo*
Warning: Ignored set_false_path at nios_base_cpu.sdc(51): Argument <to> is not an object ID
Warning: Ignored filter at nios_base_cpu.sdc(52): *nios_base_cpu:*|nios_base_cpu_nios2_oci:the_nios_base_cpu_nios2_oci|nios_base_cpu_jtag_debug_module_wrapper:the_nios_base_cpu_jtag_debug_module_wrapper|nios_base_cpu_jtag_debug_module_sysclk:the_nios_base_cpu_jtag_debug_module_sysclk|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at nios_base_cpu.sdc(52): Argument <to> is not an object ID
    Info: set_false_path -from sld_hub:*|irf_reg* -to *$nios_base_cpu_jtag_sysclk_path|ir*
Warning: Ignored filter at nios_base_cpu.sdc(53): *nios_base_cpu:*|nios_base_cpu_nios2_oci:the_nios_base_cpu_nios2_oci|nios_base_cpu_nios2_oci_debug:the_nios_base_cpu_nios2_oci_debug|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at nios_base_cpu.sdc(53): Argument <to> is not an object ID
    Info: set_false_path -from sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] -to *$nios_base_cpu_oci_debug_path|monitor_go
Info: Reading SDC File: '../../../lib/sonic/xcvr_xg/nios/nios_base/synthesis/submodules/altera_reset_controller.sdc'
Warning: Ignored filter at altera_reset_controller.sdc(17): *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|aclr could not be matched with a pin
Warning: Ignored set_false_path at altera_reset_controller.sdc(17): Argument <to> is an empty collection
    Info: set_false_path -to [get_pins -compatibility_mode -nocase *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|aclr]
Info: Reading SDC File: '../../../lib/sonic/xcvr_xg/sonic_v1_15/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info: Reading SDC File: '../../../lib/sonic/xcvr_xg/sonic_v1_15/synthesis/submodules/sonic_v1_15_nios_base_cpu.sdc'
Info: Reading SDC File: '../../../lib/sonic/xcvr_xg/sonic_v1_15/synthesis/submodules/altera_reset_controller.sdc'
Warning: Ignored set_false_path at altera_reset_controller.sdc(17): Argument <to> is an empty collection
    Info: set_false_path -to [get_pins -compatibility_mode -nocase *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|aclr]
Info: Reading SDC File: 'top_example_chaining_top.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogrefclkout[0]} -divide_by 2 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma0|refclk0in[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma0|refclk0in[0]}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma0|clockout} -divide_by 2 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|localrefclk} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|localrefclk}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|localrefclk} -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}
    Info: create_generated_clock -source {pll_156|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 32 -multiply_by 25 -duty_cycle 50.00 -name {pll_156|altpll_component|auto_generated|pll1|clk[0]} {pll_156|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {pll_156|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {pll_156|altpll_component|auto_generated|pll1|clk[1]} {pll_156|altpll_component|auto_generated|pll1|clk[1]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|analogrefclkpulse} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|analogrefclkpulse}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|refclkout} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|refclkout}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|rateswitchbaseclock} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|rateswitchbaseclock}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|analogrefclkout[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|analogrefclkout[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]} -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|analogfastrefclkout[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|analogfastrefclkout[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|rateswitchbaseclock} -duty_cycle 50.00 -name {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk} {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}
    Info: create_generated_clock -source {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk} -divide_by 2 -duty_cycle 50.00 -name {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout} {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]}
    Info: create_clock -period 0.193 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|rx_cdr_pll0|clk[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|rx_cdr_pll0|clk[0]}
    Info: create_clock -period 0.193 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|rx_cdr_pll1|clk[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|rx_cdr_pll1|clk[0]}
    Info: create_clock -period 0.193 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|rx_cdr_pll1|clk[0]} -divide_by 10 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma1|deserclock[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma1|deserclock[0]}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|rx_cdr_pll0|clk[0]} -divide_by 10 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma0|deserclock[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma0|deserclock[0]}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma1|clockout} -divide_by 2 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|recoveredclk} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|recoveredclk}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|recoveredclk} -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma0|clockout} -divide_by 2 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|recoveredclk} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|recoveredclk}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|recoveredclk} -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div1|analogrefclkout[0]} -divide_by 2 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma1|refclk0in[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma1|refclk0in[0]}
    Info: create_generated_clock -source {core|reconfig_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]} {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {core|reconfig_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]} {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll5|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll5|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll6|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll6|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll7|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll7|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll3|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll3|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll1|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll1|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll2|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll2|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll4|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll4|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll0|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll0|clk[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma0|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma0|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll1|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma1|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma1|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll2|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma2|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma2|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll3|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma3|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma3|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll7|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma7|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma7|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll6|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma6|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma6|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll4|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma4|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma4|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll5|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma5|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma5|deserclock[0]}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogrefclkpulse} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogrefclkpulse}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogrefclkout[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogrefclkout[0]}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]} -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogfastrefclkout[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogfastrefclkout[0]}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div1|analogrefclkpulse} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div1|analogrefclkpulse}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div1|analogrefclkout[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div1|analogrefclkout[0]}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]} -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div1|analogfastrefclkout[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div1|analogfastrefclkout[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|refclkout} -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div1|refclkout} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div1|refclkout}
    Info: create_generated_clock -source {pll644|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -multiply_by 33 -duty_cycle 50.00 -name {pll644|altpll_component|auto_generated|pll1|clk[0]} {pll644|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {refclk~input|o} -duty_cycle 50.00 -name {refclk~input~INSERTED_REFCLK_DIVIDER|clkout} {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma2~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma2~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs1~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[0] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[0] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[0] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[0] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[5] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[10] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[10] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma5~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma5~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[5] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma4~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma4~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLEQUADRESET }] 20.000
    Info: set_false_path -from [get_pins { SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|rx_coreclk_in[0]~clkctrl|inclk}]
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma0~OBSERVABLELOCKTODATA }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma0~OBSERVABLESERIALLPBKEN }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma0~OBSERVABLESERIALLPBKEN }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma0~OBSERVABLELOCKTODATA }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLEDPRIORESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLEDPRIOLOAD }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLEDPRIOLOAD }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLEDPRIODISABLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLEDPRIODISABLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLEDPRIORESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[2] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[4] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[4] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma2~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma2~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[2] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[7] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[14] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[14] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma7~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma7~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[7] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIORESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIOLOAD }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIOLOAD }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIODISABLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIODISABLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLETXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLETXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXANALOGRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXANALOGRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIORESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma1~OBSERVABLELOCKTODATA }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma1~OBSERVABLESERIALLPBKEN }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma1~OBSERVABLESERIALLPBKEN }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma1~OBSERVABLELOCKTODATA }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pma0~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pma0~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma6~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma6~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[3] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[6] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[6] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma3~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma3~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[3] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pma1~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pma1~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs1~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma7~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma7~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[4] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[8] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[8] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma4~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma4~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[4] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma3~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma3~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[1] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[2] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[2] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma1~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma1~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[1] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIORESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIORESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[6] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[12] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[12] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma6~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma6~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[6] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma5~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma5~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 20.000
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Info: Reading SDC File: '../../../lib/sonic/xcvr_xg/sonic_v1_15/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Warning: Ignored filter at altera_avalon_dc_fifo.sdc(9): *|in_wr_ptr_gray[*] could not be matched with a register
Warning: Ignored filter at altera_avalon_dc_fifo.sdc(9): *|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[*].u|din_s1 could not be matched with a register
Warning: Ignored set_false_path at altera_avalon_dc_fifo.sdc(9): Argument <from> is an empty collection
    Info: set_false_path -from [get_registers {*|in_wr_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[*].u|din_s1}]
Warning: Ignored set_false_path at altera_avalon_dc_fifo.sdc(9): Argument <to> is an empty collection
Warning: Ignored filter at altera_avalon_dc_fifo.sdc(11): *|out_rd_ptr_gray[*] could not be matched with a register
Warning: Ignored filter at altera_avalon_dc_fifo.sdc(11): *|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[*].u|din_s1 could not be matched with a register
Warning: Ignored set_false_path at altera_avalon_dc_fifo.sdc(11): Argument <from> is an empty collection
    Info: set_false_path -from [get_registers {*|out_rd_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[*].u|din_s1}]
Warning: Ignored set_false_path at altera_avalon_dc_fifo.sdc(11): Argument <to> is an empty collection
Info: Reading SDC File: '../../../lib/sonic/xcvr_xg/sonic_v1_15/synthesis/submodules/alt_10gbaser_phy.sdc'
Warning: Ignored filter at alt_10gbaser_phy.sdc(66): xgmii_tx_clk could not be matched with a port
Warning: Ignored create_clock at alt_10gbaser_phy.sdc(66): Argument <targets> is an empty collection
    Info: create_clock -name {xgmii_tx_clk} -period 6.400 -waveform { 0.000 3.200 } [get_ports {xgmii_tx_clk}]
Warning: Ignored filter at alt_10gbaser_phy.sdc(67): phy_mgmt_clk could not be matched with a port
Warning: Ignored create_clock at alt_10gbaser_phy.sdc(67): Argument <targets> is an empty collection
    Info: create_clock -name {phy_mgmt_clk}   -period 20.00 -waveform { 0.000 10.000 } [get_ports {phy_mgmt_clk}]
Warning: Ignored filter at alt_10gbaser_phy.sdc(68): ref_clk could not be matched with a port
Warning: Ignored create_clock at alt_10gbaser_phy.sdc(68): Argument <targets> is an empty collection
    Info: create_clock -name {pll_ref_clk} -period 1.552 -waveform { 0.000 0.776  } [get_ports {ref_clk}]
Warning: derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks.
Info: Deriving PLL Clocks
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma2~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma2~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs1~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[0] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[0] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[0] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[0] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[5] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[10] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[10] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma5~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma5~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[5] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma4~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma4~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLEQUADRESET }] 20.000
    Info: set_false_path -from [get_pins { SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|rx_coreclk_in[0]~clkctrl|inclk}]
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma0~OBSERVABLELOCKTODATA }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma0~OBSERVABLESERIALLPBKEN }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma0~OBSERVABLESERIALLPBKEN }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma0~OBSERVABLELOCKTODATA }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLEDPRIORESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLEDPRIOLOAD }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLEDPRIOLOAD }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLEDPRIODISABLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLEDPRIODISABLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLEDPRIORESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[2] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[4] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[4] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma2~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma2~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[2] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[7] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[14] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[14] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma7~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma7~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[7] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIORESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIOLOAD }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIOLOAD }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIODISABLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIODISABLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLETXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLETXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXANALOGRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXANALOGRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIORESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma1~OBSERVABLELOCKTODATA }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma1~OBSERVABLESERIALLPBKEN }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma1~OBSERVABLESERIALLPBKEN }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma1~OBSERVABLELOCKTODATA }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pma0~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pma0~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma6~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma6~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[3] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[6] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[6] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma3~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma3~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[3] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pma1~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pma1~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs1~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma7~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma7~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[4] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[8] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[8] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma4~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma4~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[4] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma3~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma3~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[1] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[2] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[2] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma1~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma1~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[1] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIORESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIORESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[6] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[12] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[12] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma6~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma6~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[6] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma5~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma5~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 20.000
Warning: Ignored create_generated_clock at alt_10gbaser_phy.sdc(77): Argument -source is a collection with more than one object
    Info: create_generated_clock -name pll_mac_clk -source [get_pins -compatibility_mode {*altpll_component|auto_generated|pll1|clk[0]}] 
Warning: Ignored filter at alt_10gbaser_phy.sdc(78): *siv_alt_pma|pma_direct|auto_generated|transmit_pcs0|clkout could not be matched with a pin
Warning: Ignored create_generated_clock at alt_10gbaser_phy.sdc(78): Argument -source is an empty collection
    Info: create_generated_clock -name pma_tx_clk -source [get_pins -compatibility_mode {*siv_alt_pma|pma_direct|auto_generated|transmit_pcs0|clkout}] 
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Warning: Ignored filter at alt_10gbaser_phy.sdc(90): *siv_alt_pma|pma_ch*.pma_direct|receive_pcs*|clkout could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(90): pll_ref_clk could not be matched with a clock
Warning: Ignored set_clock_uncertainty at alt_10gbaser_phy.sdc(90): Argument -from with value [get_clocks {*siv_alt_pma|pma_ch*.pma_direct|receive_pcs*|clkout}] contains zero elements
    Info: set_clock_uncertainty -from [get_clocks {*siv_alt_pma|pma_ch*.pma_direct|receive_pcs*|clkout}] -to pll_ref_clk -setup 0.1
Warning: Ignored set_clock_uncertainty at alt_10gbaser_phy.sdc(90): Argument -to with value pll_ref_clk could not match any element of the following types: ( clk )
Warning: Ignored filter at alt_10gbaser_phy.sdc(91): *siv_alt_pma|pma_direct|auto_generated|transmit_pcs0|clkout could not be matched with a clock
Warning: Ignored set_clock_uncertainty at alt_10gbaser_phy.sdc(91): Argument -from with value [get_clocks {*siv_alt_pma|pma_direct|auto_generated|transmit_pcs0|clkout}] contains zero elements
    Info: set_clock_uncertainty -from [get_clocks {*siv_alt_pma|pma_direct|auto_generated|transmit_pcs0|clkout}] -to pll_ref_clk -setup 0.08
Warning: Ignored set_clock_uncertainty at alt_10gbaser_phy.sdc(91): Argument -to with value pll_ref_clk could not match any element of the following types: ( clk )
Warning: Ignored set_clock_uncertainty at alt_10gbaser_phy.sdc(92): Argument -from with value [get_clocks {*siv_alt_pma|pma_ch*.pma_direct|receive_pcs*|clkout}] contains zero elements
    Info: set_clock_uncertainty -from [get_clocks {*siv_alt_pma|pma_ch*.pma_direct|receive_pcs*|clkout}] -to pll_ref_clk -hold 0.1
Warning: Ignored set_clock_uncertainty at alt_10gbaser_phy.sdc(92): Argument -to with value pll_ref_clk could not match any element of the following types: ( clk )
Warning: Ignored set_clock_uncertainty at alt_10gbaser_phy.sdc(93): Argument -from with value [get_clocks {*siv_alt_pma|pma_direct|auto_generated|transmit_pcs0|clkout}] contains zero elements
    Info: set_clock_uncertainty -from [get_clocks {*siv_alt_pma|pma_direct|auto_generated|transmit_pcs0|clkout}] -to pll_ref_clk -hold 0.08
Warning: Ignored set_clock_uncertainty at alt_10gbaser_phy.sdc(93): Argument -to with value pll_ref_clk could not match any element of the following types: ( clk )
Warning: Ignored filter at alt_10gbaser_phy.sdc(109): *siv_alt_pma|pma_ch*.pma_direct|transmit_pcs*|clkout could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(109): *pll_siv_xgmii_clk|altpll_component|auto_generated|pll1|clk[0] could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(109): phy_mgmt_clk could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(109): xgmii_tx_clk could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(113): *pll_siv_xgmii_clk|altpll_component|auto_generated|pll1|clk[0] could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(113): *siv_alt_pma|pma_ch*.pma_direct|receive_pcs*|clkout could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(113): *siv_alt_pma|pma_ch*.pma_direct|transmit_pcs*|clkout could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(113): mgmt_clk could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(113): xgmii_tx_clk could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(113): *siv_10gbaser_xcvr*clk_reset_ctrl|rx_pma_rstn could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at alt_10gbaser_phy.sdc(113): Argument <from> is not an object ID
    Info: set_false_path -from {*siv_10gbaser_xcvr*clk_reset_ctrl|rx_pma_rstn} -to [get_clocks {{*siv_alt_pma|pma_ch*.pma_direct|transmit_pcs*|clkout} {*siv_alt_pma|pma_ch*.pma_direct|receive_pcs*|clkout} {*pll_siv_xgmii_clk|altpll_component|auto_generated|pll1|clk[0]} mgmt_clk xgmii_tx_clk}]
Warning: Ignored set_false_path at alt_10gbaser_phy.sdc(113): Argument <to> is an empty collection
Warning: Ignored filter at alt_10gbaser_phy.sdc(114): *pll_siv_xgmii_clk|altpll_component|auto_generated|pll1|clk[0] could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(114): *siv_alt_pma|pma_ch*.pma_direct|transmit_pcs*|clkout could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(114): mgmt_clk could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(114): xgmii_tx_clk could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(114): *siv_10gbaser_xcvr*clk_reset_ctrl|rx_usr_rstn could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at alt_10gbaser_phy.sdc(114): Argument <from> is not an object ID
    Info: set_false_path -from {*siv_10gbaser_xcvr*clk_reset_ctrl|rx_usr_rstn} -to [get_clocks {{*siv_alt_pma|pma_ch*.pma_direct|transmit_pcs*|clkout} {*siv_alt_pma|pma_ch*.pma_direct|transmit_pcs*|clkout}  {*pll_siv_xgmii_clk|altpll_component|auto_generated|pll1|clk[0]} mgmt_clk xgmii_tx_clk}]
Warning: Ignored set_false_path at alt_10gbaser_phy.sdc(114): Argument <to> is an empty collection
Warning: Ignored filter at alt_10gbaser_phy.sdc(115): *pll_siv_xgmii_clk|altpll_component|auto_generated|pll1|clk[0] could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(115): *siv_alt_pma|pma_ch*.pma_direct|receive_pcs*|clkout could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(115): *siv_alt_pma|pma_ch*.pma_direct|transmit_pcs*|clkout could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(115): mgmt_clk could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(115): xgmii_tx_clk could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(115): *siv_10gbaser_xcvr*clk_reset_ctrl|tx_pma_rstn could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at alt_10gbaser_phy.sdc(115): Argument <from> is not an object ID
    Info: set_false_path -from {*siv_10gbaser_xcvr*clk_reset_ctrl|tx_pma_rstn} -to [get_clocks {{*siv_alt_pma|pma_ch*.pma_direct|receive_pcs*|clkout} {*siv_alt_pma|pma_ch*.pma_direct|transmit_pcs*|clkout}  {*pll_siv_xgmii_clk|altpll_component|auto_generated|pll1|clk[0]} mgmt_clk xgmii_tx_clk}]
Warning: Ignored set_false_path at alt_10gbaser_phy.sdc(115): Argument <to> is an empty collection
Warning: Ignored filter at alt_10gbaser_phy.sdc(116): *siv_10gbaser_xcvr*clk_reset_ctrl|tx_usr_rstn could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at alt_10gbaser_phy.sdc(116): Argument <from> is not an object ID
    Info: set_false_path -from {*siv_10gbaser_xcvr*clk_reset_ctrl|tx_usr_rstn} -to [get_clocks {{*siv_alt_pma|pma_ch*.pma_direct|receive_pcs*|clkout} {*siv_alt_pma|pma_ch*.pma_direct|transmit_pcs*|clkout}  {*pll_siv_xgmii_clk|altpll_component|auto_generated|pll1|clk[0]} mgmt_clk xgmii_tx_clk}]
Warning: Ignored set_false_path at alt_10gbaser_phy.sdc(116): Argument <to> is an empty collection
Warning: Ignored filter at alt_10gbaser_phy.sdc(117): *siv_10gbaser_xcvr*rx_analog_rst_lego|rinit could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at alt_10gbaser_phy.sdc(117): Argument <from> is not an object ID
    Info: set_false_path -from {*siv_10gbaser_xcvr*rx_analog_rst_lego|rinit} -to [get_clocks {{*siv_alt_pma|pma_ch*.pma_direct|receive_pcs*|clkout} {*siv_alt_pma|pma_ch*.pma_direct|transmit_pcs*|clkout}  {*pll_siv_xgmii_clk|altpll_component|auto_generated|pll1|clk[0]} mgmt_clk xgmii_tx_clk}]
Warning: Ignored set_false_path at alt_10gbaser_phy.sdc(117): Argument <to> is an empty collection
Warning: Ignored filter at alt_10gbaser_phy.sdc(118): *siv_10gbaser_xcvr*rx_digital_rst_lego|rinit could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at alt_10gbaser_phy.sdc(118): Argument <from> is not an object ID
    Info: set_false_path -from {*siv_10gbaser_xcvr*rx_digital_rst_lego|rinit} -to [get_clocks {{*siv_alt_pma|pma_ch*.pma_direct|receive_pcs*|clkout} {*siv_alt_pma|pma_ch*.pma_direct|transmit_pcs*|clkout}  {*pll_siv_xgmii_clk|altpll_component|auto_generated|pll1|clk[0]} mgmt_clk xgmii_tx_clk}]
Warning: Ignored set_false_path at alt_10gbaser_phy.sdc(118): Argument <to> is an empty collection
Info: Reading SDC File: '../../../lib/sonic/vc/sonic_vc/synthesis/submodules/altera_reset_controller.sdc'
Warning: Ignored set_false_path at altera_reset_controller.sdc(17): Argument <to> is an empty collection
    Info: set_false_path -to [get_pins -compatibility_mode -nocase *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|aclr]
Warning: The master clock for this clock assignment could not be derived.  Clock: pll_156|altpll_component|auto_generated|pll1|clk[0] was not created.
    Warning: No clocks found on or feeding the specified source node: pll_156|altpll_component|auto_generated|pll1|inclk[0]
Warning: The master clock for this clock assignment could not be derived.  Clock: pll_156|altpll_component|auto_generated|pll1|clk[1] was not created.
    Warning: No clocks found on or feeding the specified source node: pll_156|altpll_component|auto_generated|pll1|inclk[0]
Warning: Ignoring clock spec: pll644|altpll_component|auto_generated|pll1|clk[0] Reason: Clock derived from ignored clock: pll_156|altpll_component|auto_generated|pll1|clk[0].  Clock assignment is being ignored.
Warning: Node: clk_200MHz was determined to be a clock but was found without an associated clock assignment.
Warning: Node: sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_avalon_sc_fifo:avalon_read_master_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|init was determined to be a clock but was found without an associated clock assignment.
Warning: Node: sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|init was determined to be a clock but was found without an associated clock assignment.
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0  from: recoveredclk  to: clkout
    Info: Cell: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1  from: recoveredclk  to: clkout
    Info: Cell: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma0  from: deserclock[0]  to: clockout
    Info: Cell: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma1  from: deserclock[0]  to: clockout
    Info: Cell: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0  from: localrefclk  to: clkout
    Info: Cell: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma0  from: refclk0in[0]  to: clockout
    Info: Cell: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma1  from: refclk0in[0]  to: clockout
    Info: From: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|cent_unit0|dpclk  to: sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLE_DPRIO_IN
    Info: From: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|cent_unit1|dpclk  to: sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLE_DPRIO_IN
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma0  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma1  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma2  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma3  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma4  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma5  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma6  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma7  from: deserclock[0]  to: clockout
    Info: From: core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pldclk  to: sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_PLD_CLK
    Info: From: core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk  to: sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl[30]
    Info: Cell: core|reconfig_pll|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Warning: PLL cross checking found inconsistent PLL clock settings:
    Warning: Node: pll_156|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 5.000
    Warning: Node: pll_156|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 5.000
    Warning: Node: pll644|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 6.400
Critical Warning: (Critical) Rule C101: Gated clock should be implemented according to the Altera standard scheme. Found 2 node(s) related to this rule.
    Critical Warning: Node  "sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:avalon_read_master_csr_translator|av_write"
    Critical Warning: Node  "sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:avalon_read_master_csr_translator|av_read"
Critical Warning: (High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 2 node(s) related to this rule.
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|always4~0"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|always4~0"
Critical Warning: (High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 1 node(s) related to this rule.
    Critical Warning: Node  "sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pllreset_delay_blk0c[0]"
Critical Warning: (High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 64 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning: Node  "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt_pma_ch_controller_tgx:channel_ctrl|alt_reset_ctrl_tgx_cdrauto:rc|alt_reset_ctrl_lego:lego_tx_digitalonly|sdone"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|enable_sfp1~_Duplicate_3"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|enable_sfp1"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|enable_sfp1"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|reset_nios"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|set_lpbk"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|unset_lpbk"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[0]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[2]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[4]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[6]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[7]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[8]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[9]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[10]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[11]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[13]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[1]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[3]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[0]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[1]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[2]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[3]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[4]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[5]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[6]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[7]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[8]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[9]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg[10]"
    Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Critical Warning: (High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 18 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|enable_sfp1~_Duplicate_3"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rcving_last_cpl_for_tag"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tagram_data_rd_cycle"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[9]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|transferring_data"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[7]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[8]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|reset_nios"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|set_lpbk"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|unset_lpbk"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[5]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[6]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[2]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[3]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[4]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[0]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|enable_sfp1~DUPLICATE"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[1]"
Warning: (Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 2 node(s) related to this rule.
    Warning: Node  "sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:avalon_read_master_csr_translator|av_write"
    Warning: Node  "sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:avalon_read_master_csr_translator|av_read"
Warning: (Medium) Rule C104: Clock signal source should drive only clock input ports. Found 4 nodes related to this rule.
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|init"
    Warning: Node  "sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:avalon_read_master_csr_translator|av_write"
    Warning: Node  "sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:avalon_read_master_csr_translator|av_read"
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|init"
Warning: (Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule.
    Warning: Node  "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"
Warning: (Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 2 node(s) related to this rule.
    Warning: Node  "local_rstn_ext"
    Warning: Node  "pcie_rstn"
Warning: (Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 4 node(s) related to this rule.
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset"
    Warning: Node  "sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out"
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset"
    Warning: Node  "sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n"
Warning: (Medium) Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain. (Value defined:2). Found 21 asynchronous clock domain interface structure(s) related to this rule.
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|txfifo_q_pipe (Bus)"
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold (Bus)"
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_reg_access:bar3_reg_access|prg_addr (Bus)"
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data (Bus)"
    Warning: Node  "sonic_top:core|rx_vc_in_data_r (Bus)"
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|q_reg (Bus)"
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg (Bus)"
    Warning: Node  "sonic_top:core|rx_vc_in_bardec_r (Bus)"
    Warning: Node  "sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|register_with_bytelanes:register_0|data_out (Bus)"
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|wrusedqwords_reg (Bus)"
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data (Bus)"
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data (Bus)"
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data (Bus)"
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data (Bus)"
    Warning: Node  "sonic_common_gray_clock_crosser:test_out_crosser|gray_data (Bus)"
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data (Bus)"
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|dma_counter (Bus)"
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|dma_counter (Bus)"
    Warning: Node  "sonic_top:core|rx_vc_in_be_r (Bus)"
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data (Bus)"
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data (Bus)"
Info: (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 735 node(s) with highest fan-out.
    Info: Node  "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]~clkctrl"
    Info: Node  "pll_156:pll_156|altpll:altpll_component|pll_156_altpll:auto_generated|wire_pll1_clk[1]~clkctrl"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|rd_ready"
    Info: Node  "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_basic_tgx:sc_basic|alt_dprio:inst_alt_dprio|state_mc_counter_q[5]"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|altshift_taps:state_r_rtl_0|shift_taps_4431:auto_generated|altsyncram_4hc1:altsyncram5|ram_block8a4"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|altshift_taps:state_r_rtl_0|shift_taps_4431:auto_generated|altsyncram_4hc1:altsyncram5|ram_block8a6"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|altshift_taps:state_r_rtl_0|shift_taps_4431:auto_generated|altsyncram_4hc1:altsyncram5|ram_block8a5"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset"
    Info: Node  "sonic_v1_15:SUT|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|Mux39~10"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|altshift_taps:state_r_rtl_0|shift_taps_4431:auto_generated|altsyncram_4hc1:altsyncram5|ram_block8a3"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|altshift_taps:state_r_rtl_0|shift_taps_4431:auto_generated|altsyncram_4hc1:altsyncram5|ram_block8a2"
    Info: Node  "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out~clkctrl"
    Info: Node  "sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_valid~2"
    Info: Node  "sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|grant[0]~0"
    Info: Node  "sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_data[38]"
    Info: Node  "sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_data[46]"
    Info: Node  "sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_data[43]"
    Info: Node  "sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_data[39]"
    Info: Node  "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|basic_address[0]"
    Info: Node  "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_basic_tgx:sc_basic|alt_dprio:inst_alt_dprio|Equal0~0"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|altshift_taps:state_r_rtl_0|shift_taps_4431:auto_generated|altsyncram_4hc1:altsyncram5|ram_block8a1"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|altshift_taps:state_r_rtl_0|shift_taps_4431:auto_generated|altsyncram_4hc1:altsyncram5|ram_block8a0"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|rd_req_r5"
    Info: Node  "sonic_top:core|top_plus:ep_plus|top_rs_hip:rs_hip|app_rstn"
    Info: Node  "sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out"
    Info: Node  "sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_data[42]"
    Info: Node  "sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_data[41]"
    Info: Node  "sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_data[40]"
    Info: Node  "~QUARTUS_CREATED_GND~I"
    Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info: (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info: Node  "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out~clkctrl"
    Info: Node  "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]~clkctrl"
    Info: Node  "altera_internal_jtag~TCKUTAPclkctrl"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all"
    Info: Node  "pll_156:pll_156|altpll:altpll_component|pll_156_altpll:auto_generated|wire_pll1_clk[1]~clkctrl"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena"
    Info: Node  "sonic_top:core|top_plus:ep_plus|top_rs_hip:rs_hip|app_rstn"
    Info: Node  "~QUARTUS_CREATED_GND~I"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load"
    Info: Node  "sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out"
    Info: Node  "sonic_top:core|sonic_vc:vc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset"
    Info: Node  "sonic_v1_15:SUT|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset"
    Info: Node  "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]~clkctrl"
    Info: Node  "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]~clkctrl"
    Info: Node  "sonic_v1_15:SUT|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out"
    Info: Node  "sld_hub:auto_hub|irf_reg[4][4]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[11]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]"
    Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info: Design Assistant information: finished post-fitting analysis of current design -- generated 785 information messages and 121 warning messages
Info: Quartus II Design Assistant was successful. 0 errors, 211 warnings
    Info: Peak virtual memory: 720 megabytes
    Info: Processing ended: Wed Jan 18 14:00:02 2012
    Info: Elapsed time: 00:01:12
    Info: Total CPU time (on all processors): 00:01:12


