
micro_needle.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002f90  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000020  20000000  00002f90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000234  20000020  00002fb0  00020020  2**2
                  ALLOC
  3 .stack        00000404  20000254  000031e4  00020020  2**0
                  ALLOC
  4 .ARM.attributes 0000002a  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002004a  2**0
                  CONTENTS, READONLY
  6 .debug_info   00057c02  00000000  00000000  000200a3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00005f61  00000000  00000000  00077ca5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00007af1  00000000  00000000  0007dc06  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000870  00000000  00000000  000856f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000920  00000000  00000000  00085f67  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001b469  00000000  00000000  00086887  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001526c  00000000  00000000  000a1cf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0007d32f  00000000  00000000  000b6f5c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000142c  00000000  00000000  0013428c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	58 06 00 20 09 27 00 00 05 27 00 00 05 27 00 00     X.. .'...'...'..
	...
      2c:	05 27 00 00 00 00 00 00 00 00 00 00 05 27 00 00     .'...........'..
      3c:	05 27 00 00 05 27 00 00 05 27 00 00 05 27 00 00     .'...'...'...'..
      4c:	05 27 00 00 31 06 00 00 05 27 00 00 05 27 00 00     .'..1....'...'..
      5c:	05 27 00 00 05 27 00 00 e9 18 00 00 f9 18 00 00     .'...'..........
      6c:	09 19 00 00 bd 23 00 00 5d 24 00 00 67 24 00 00     .....#..]$..g$..
      7c:	05 27 00 00 05 27 00 00 05 27 00 00 05 27 00 00     .'...'...'...'..

0000008c <__do_global_dtors_aux>:
      8c:	b510      	push	{r4, lr}
      8e:	4c06      	ldr	r4, [pc, #24]	; (a8 <__do_global_dtors_aux+0x1c>)
      90:	7823      	ldrb	r3, [r4, #0]
      92:	2b00      	cmp	r3, #0
      94:	d107      	bne.n	a6 <__do_global_dtors_aux+0x1a>
      96:	4b05      	ldr	r3, [pc, #20]	; (ac <__do_global_dtors_aux+0x20>)
      98:	2b00      	cmp	r3, #0
      9a:	d002      	beq.n	a2 <__do_global_dtors_aux+0x16>
      9c:	4804      	ldr	r0, [pc, #16]	; (b0 <__do_global_dtors_aux+0x24>)
      9e:	e000      	b.n	a2 <__do_global_dtors_aux+0x16>
      a0:	bf00      	nop
      a2:	2301      	movs	r3, #1
      a4:	7023      	strb	r3, [r4, #0]
      a6:	bd10      	pop	{r4, pc}
      a8:	20000020 	.word	0x20000020
      ac:	00000000 	.word	0x00000000
      b0:	00002f90 	.word	0x00002f90

000000b4 <frame_dummy>:
      b4:	4b08      	ldr	r3, [pc, #32]	; (d8 <frame_dummy+0x24>)
      b6:	b510      	push	{r4, lr}
      b8:	2b00      	cmp	r3, #0
      ba:	d003      	beq.n	c4 <frame_dummy+0x10>
      bc:	4907      	ldr	r1, [pc, #28]	; (dc <frame_dummy+0x28>)
      be:	4808      	ldr	r0, [pc, #32]	; (e0 <frame_dummy+0x2c>)
      c0:	e000      	b.n	c4 <frame_dummy+0x10>
      c2:	bf00      	nop
      c4:	4807      	ldr	r0, [pc, #28]	; (e4 <frame_dummy+0x30>)
      c6:	6803      	ldr	r3, [r0, #0]
      c8:	2b00      	cmp	r3, #0
      ca:	d100      	bne.n	ce <frame_dummy+0x1a>
      cc:	bd10      	pop	{r4, pc}
      ce:	4b06      	ldr	r3, [pc, #24]	; (e8 <frame_dummy+0x34>)
      d0:	2b00      	cmp	r3, #0
      d2:	d0fb      	beq.n	cc <frame_dummy+0x18>
      d4:	4798      	blx	r3
      d6:	e7f9      	b.n	cc <frame_dummy+0x18>
      d8:	00000000 	.word	0x00000000
      dc:	20000024 	.word	0x20000024
      e0:	00002f90 	.word	0x00002f90
      e4:	00002f90 	.word	0x00002f90
      e8:	00000000 	.word	0x00000000

000000ec <configure_adc>:

#include <adc_sample.h>

uint16_t adc_result;

void configure_adc(void) {
      ec:	b510      	push	{r4, lr}
      ee:	b08c      	sub	sp, #48	; 0x30
  struct adc_config config_adc;
  adc_get_config_defaults(&config_adc);
      f0:	4668      	mov	r0, sp
      f2:	f000 f85d 	bl	1b0 <adc_get_config_defaults>
  // config_adc.gain_factor = ADC_GAIN_FACTOR_DIV2;
  adc_init(&adc_instance, ADC, &config_adc);
      f6:	4c0d      	ldr	r4, [pc, #52]	; (12c <configure_adc+0x40>)
      f8:	466a      	mov	r2, sp
      fa:	490d      	ldr	r1, [pc, #52]	; (130 <configure_adc+0x44>)
      fc:	0020      	movs	r0, r4
      fe:	f000 f87b 	bl	1f8 <adc_init>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     102:	6822      	ldr	r2, [r4, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     104:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     106:	b25b      	sxtb	r3, r3
     108:	2b00      	cmp	r3, #0
     10a:	dbfb      	blt.n	104 <configure_adc+0x18>
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	/* Disbale interrupt */
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
     10c:	230f      	movs	r3, #15
     10e:	7593      	strb	r3, [r2, #22]
	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
     110:	7613      	strb	r3, [r2, #24]

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     112:	7813      	ldrb	r3, [r2, #0]
     114:	2102      	movs	r1, #2
     116:	430b      	orrs	r3, r1
     118:	7013      	strb	r3, [r2, #0]
	Adc *const adc_module = module_inst->hw;
     11a:	4b04      	ldr	r3, [pc, #16]	; (12c <configure_adc+0x40>)
     11c:	681a      	ldr	r2, [r3, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     11e:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     120:	b25b      	sxtb	r3, r3
     122:	2b00      	cmp	r3, #0
     124:	dbfb      	blt.n	11e <configure_adc+0x32>
  adc_enable(&adc_instance);
}
     126:	b00c      	add	sp, #48	; 0x30
     128:	bd10      	pop	{r4, pc}
     12a:	46c0      	nop			; (mov r8, r8)
     12c:	2000009c 	.word	0x2000009c
     130:	42002000 	.word	0x42002000

00000134 <sample_adc>:

void sample_adc(void) {
     134:	b530      	push	{r4, r5, lr}
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     136:	4b1c      	ldr	r3, [pc, #112]	; (1a8 <sample_adc+0x74>)
     138:	6819      	ldr	r1, [r3, #0]
     13a:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
     13c:	b25b      	sxtb	r3, r3
     13e:	2b00      	cmp	r3, #0
     140:	dbfb      	blt.n	13a <sample_adc+0x6>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     142:	7b0b      	ldrb	r3, [r1, #12]
     144:	2202      	movs	r2, #2
     146:	4313      	orrs	r3, r2
     148:	730b      	strb	r3, [r1, #12]
     14a:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
     14c:	b25b      	sxtb	r3, r3
     14e:	2b00      	cmp	r3, #0
     150:	dbfb      	blt.n	14a <sample_adc+0x16>
	if (int_flags & ADC_INTFLAG_RESRDY) {
     152:	2001      	movs	r0, #1
	if (int_flags & ADC_INTFLAG_WINMON) {
     154:	2504      	movs	r5, #4
		status_flags |= ADC_STATUS_WINDOW;
     156:	2402      	movs	r4, #2
     158:	e001      	b.n	15e <sample_adc+0x2a>
{
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
     15a:	4210      	tst	r0, r2
     15c:	d10a      	bne.n	174 <sample_adc+0x40>
	uint32_t int_flags = adc_module->INTFLAG.reg;
     15e:	7e0b      	ldrb	r3, [r1, #24]
     160:	b2db      	uxtb	r3, r3
	if (int_flags & ADC_INTFLAG_RESRDY) {
     162:	0002      	movs	r2, r0
     164:	401a      	ands	r2, r3
	if (int_flags & ADC_INTFLAG_WINMON) {
     166:	421d      	tst	r5, r3
     168:	d000      	beq.n	16c <sample_adc+0x38>
		status_flags |= ADC_STATUS_WINDOW;
     16a:	4322      	orrs	r2, r4
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     16c:	421c      	tst	r4, r3
     16e:	d0f4      	beq.n	15a <sample_adc+0x26>
		status_flags |= ADC_STATUS_OVERRUN;
     170:	432a      	orrs	r2, r5
     172:	e7f2      	b.n	15a <sample_adc+0x26>
     174:	7e4b      	ldrb	r3, [r1, #25]
	}

	Adc *const adc_module = module_inst->hw;

#if (SAMD) || (SAMHA1) || (SAMHA0) || (SAMR21)
	while (adc_is_syncing(module_inst)) {
     176:	b25b      	sxtb	r3, r3
     178:	2b00      	cmp	r3, #0
     17a:	dbfb      	blt.n	174 <sample_adc+0x40>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
     17c:	8b4a      	ldrh	r2, [r1, #26]
     17e:	4b0b      	ldr	r3, [pc, #44]	; (1ac <sample_adc+0x78>)
     180:	801a      	strh	r2, [r3, #0]
	adc_module->INTFLAG.reg = int_flags;
     182:	2301      	movs	r3, #1
     184:	760b      	strb	r3, [r1, #24]
	uint32_t int_flags = adc_module->INTFLAG.reg;
     186:	7e0a      	ldrb	r2, [r1, #24]
     188:	b2d2      	uxtb	r2, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
     18a:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_WINMON) {
     18c:	0750      	lsls	r0, r2, #29
     18e:	d501      	bpl.n	194 <sample_adc+0x60>
		status_flags |= ADC_STATUS_WINDOW;
     190:	2002      	movs	r0, #2
     192:	4303      	orrs	r3, r0
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     194:	0792      	lsls	r2, r2, #30
     196:	d501      	bpl.n	19c <sample_adc+0x68>
		status_flags |= ADC_STATUS_OVERRUN;
     198:	2204      	movs	r2, #4
     19a:	4313      	orrs	r3, r2

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
     19c:	075b      	lsls	r3, r3, #29
     19e:	d501      	bpl.n	1a4 <sample_adc+0x70>
	adc_module->INTFLAG.reg = int_flags;
     1a0:	2302      	movs	r3, #2
     1a2:	760b      	strb	r3, [r1, #24]
  adc_start_conversion(&adc_instance);
  do {
  } while (adc_read(&adc_instance, &adc_result) == STATUS_BUSY);
     1a4:	bd30      	pop	{r4, r5, pc}
     1a6:	46c0      	nop			; (mov r8, r8)
     1a8:	2000009c 	.word	0x2000009c
     1ac:	20000098 	.word	0x20000098

000001b0 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     1b0:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     1b2:	2200      	movs	r2, #0
     1b4:	2300      	movs	r3, #0
     1b6:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
     1b8:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
     1ba:	2100      	movs	r1, #0
     1bc:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     1be:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     1c0:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     1c2:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
     1c4:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
     1c6:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
     1c8:	7303      	strb	r3, [r0, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
     1ca:	24c0      	movs	r4, #192	; 0xc0
     1cc:	0164      	lsls	r4, r4, #5
     1ce:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     1d0:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     1d2:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
     1d4:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
     1d6:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
     1d8:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     1da:	242a      	movs	r4, #42	; 0x2a
     1dc:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
     1de:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
     1e0:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
     1e2:	3c06      	subs	r4, #6
     1e4:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     1e6:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     1e8:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     1ea:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
     1ec:	232b      	movs	r3, #43	; 0x2b
     1ee:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
     1f0:	3301      	adds	r3, #1
     1f2:	54c1      	strb	r1, [r0, r3]
}
     1f4:	bd10      	pop	{r4, pc}
	...

000001f8 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     1f8:	b5f0      	push	{r4, r5, r6, r7, lr}
     1fa:	46de      	mov	lr, fp
     1fc:	4657      	mov	r7, sl
     1fe:	464e      	mov	r6, r9
     200:	b5c0      	push	{r6, r7, lr}
     202:	b096      	sub	sp, #88	; 0x58
     204:	0007      	movs	r7, r0
     206:	0016      	movs	r6, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     208:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     20a:	4abd      	ldr	r2, [pc, #756]	; (500 <STACK_SIZE+0x100>)
     20c:	6a10      	ldr	r0, [r2, #32]
     20e:	2380      	movs	r3, #128	; 0x80
     210:	005b      	lsls	r3, r3, #1
     212:	4303      	orrs	r3, r0
     214:	6213      	str	r3, [r2, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     216:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     218:	2005      	movs	r0, #5
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     21a:	07db      	lsls	r3, r3, #31
     21c:	d505      	bpl.n	22a <adc_init+0x32>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
     21e:	b016      	add	sp, #88	; 0x58
     220:	bc1c      	pop	{r2, r3, r4}
     222:	4691      	mov	r9, r2
     224:	469a      	mov	sl, r3
     226:	46a3      	mov	fp, r4
     228:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     22a:	780b      	ldrb	r3, [r1, #0]
		return STATUS_ERR_DENIED;
     22c:	3017      	adds	r0, #23
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     22e:	079b      	lsls	r3, r3, #30
     230:	d4f5      	bmi.n	21e <adc_init+0x26>
	module_inst->reference = config->reference;
     232:	7873      	ldrb	r3, [r6, #1]
     234:	713b      	strb	r3, [r7, #4]
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
     236:	2b00      	cmp	r3, #0
     238:	d104      	bne.n	244 <adc_init+0x4c>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
     23a:	4ab2      	ldr	r2, [pc, #712]	; (504 <STACK_SIZE+0x104>)
     23c:	6c13      	ldr	r3, [r2, #64]	; 0x40
     23e:	2104      	movs	r1, #4
     240:	430b      	orrs	r3, r1
     242:	6413      	str	r3, [r2, #64]	; 0x40
	Adc *const adc_module = module_inst->hw;
     244:	683b      	ldr	r3, [r7, #0]
     246:	469b      	mov	fp, r3
	gclk_chan_conf.source_generator = config->clock_source;
     248:	7833      	ldrb	r3, [r6, #0]
     24a:	466a      	mov	r2, sp
     24c:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     24e:	4669      	mov	r1, sp
     250:	2013      	movs	r0, #19
     252:	f001 fd6b 	bl	1d2c <system_gclk_chan_set_config>
	system_gclk_chan_enable(ADC_GCLK_ID);
     256:	2013      	movs	r0, #19
     258:	f001 fd2a 	bl	1cb0 <system_gclk_chan_enable>
	if (config->pin_scan.inputs_to_scan != 0) {
     25c:	232c      	movs	r3, #44	; 0x2c
     25e:	5cf2      	ldrb	r2, [r6, r3]
     260:	2a00      	cmp	r2, #0
     262:	d057      	beq.n	314 <adc_init+0x11c>
		uint8_t offset = config->pin_scan.offset_start_scan;
     264:	3b01      	subs	r3, #1
     266:	5cf5      	ldrb	r5, [r6, r3]
		uint8_t start_pin =
     268:	7b33      	ldrb	r3, [r6, #12]
     26a:	18eb      	adds	r3, r5, r3
     26c:	b2db      	uxtb	r3, r3
		uint8_t end_pin =
     26e:	18d1      	adds	r1, r2, r3
		while (start_pin < end_pin) {
     270:	b2c9      	uxtb	r1, r1
     272:	428b      	cmp	r3, r1
     274:	d224      	bcs.n	2c0 <adc_init+0xc8>
     276:	1952      	adds	r2, r2, r5
     278:	b2d3      	uxtb	r3, r2
     27a:	4699      	mov	r9, r3
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     27c:	230f      	movs	r3, #15
     27e:	469a      	mov	sl, r3
     280:	e003      	b.n	28a <adc_init+0x92>
			offset++;
     282:	3501      	adds	r5, #1
     284:	b2ed      	uxtb	r5, r5
		while (start_pin < end_pin) {
     286:	45a9      	cmp	r9, r5
     288:	d01a      	beq.n	2c0 <adc_init+0xc8>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     28a:	7b33      	ldrb	r3, [r6, #12]
     28c:	4654      	mov	r4, sl
     28e:	402c      	ands	r4, r5
     290:	18e4      	adds	r4, r4, r3
	const uint32_t pinmapping[] = {
     292:	2250      	movs	r2, #80	; 0x50
     294:	499c      	ldr	r1, [pc, #624]	; (508 <STACK_SIZE+0x108>)
     296:	a802      	add	r0, sp, #8
     298:	f002 fd56 	bl	2d48 <memcpy>
	if (pin <= ADC_EXTCHANNEL_MSB) {
     29c:	2c09      	cmp	r4, #9
     29e:	d8f0      	bhi.n	282 <adc_init+0x8a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     2a0:	00a4      	lsls	r4, r4, #2
     2a2:	466b      	mov	r3, sp
     2a4:	2208      	movs	r2, #8
     2a6:	189b      	adds	r3, r3, r2
     2a8:	5918      	ldr	r0, [r3, r4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     2aa:	a901      	add	r1, sp, #4
     2ac:	2300      	movs	r3, #0
     2ae:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     2b0:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     2b2:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     2b4:	3301      	adds	r3, #1
     2b6:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     2b8:	b2c0      	uxtb	r0, r0
     2ba:	f001 fdab 	bl	1e14 <system_pinmux_pin_set_config>
     2be:	e7e0      	b.n	282 <adc_init+0x8a>
		_adc_configure_ain_pin(config->negative_input);
     2c0:	89f4      	ldrh	r4, [r6, #14]
	const uint32_t pinmapping[] = {
     2c2:	2250      	movs	r2, #80	; 0x50
     2c4:	4990      	ldr	r1, [pc, #576]	; (508 <STACK_SIZE+0x108>)
     2c6:	a802      	add	r0, sp, #8
     2c8:	f002 fd3e 	bl	2d48 <memcpy>
	if (pin <= ADC_EXTCHANNEL_MSB) {
     2cc:	2c09      	cmp	r4, #9
     2ce:	d913      	bls.n	2f8 <adc_init+0x100>
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
     2d0:	7d73      	ldrb	r3, [r6, #21]
     2d2:	009b      	lsls	r3, r3, #2
     2d4:	b2db      	uxtb	r3, r3
     2d6:	465a      	mov	r2, fp
     2d8:	7013      	strb	r3, [r2, #0]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
     2da:	7db3      	ldrb	r3, [r6, #22]
     2dc:	01db      	lsls	r3, r3, #7
     2de:	7872      	ldrb	r2, [r6, #1]
     2e0:	4313      	orrs	r3, r2
     2e2:	b2db      	uxtb	r3, r3
	adc_module->REFCTRL.reg =
     2e4:	465a      	mov	r2, fp
     2e6:	7053      	strb	r3, [r2, #1]
	switch (config->resolution) {
     2e8:	7933      	ldrb	r3, [r6, #4]
     2ea:	2b34      	cmp	r3, #52	; 0x34
     2ec:	d900      	bls.n	2f0 <adc_init+0xf8>
     2ee:	e171      	b.n	5d4 <STACK_SIZE+0x1d4>
     2f0:	009b      	lsls	r3, r3, #2
     2f2:	4a86      	ldr	r2, [pc, #536]	; (50c <STACK_SIZE+0x10c>)
     2f4:	58d3      	ldr	r3, [r2, r3]
     2f6:	469f      	mov	pc, r3
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     2f8:	00a4      	lsls	r4, r4, #2
     2fa:	ab02      	add	r3, sp, #8
     2fc:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     2fe:	a901      	add	r1, sp, #4
     300:	2300      	movs	r3, #0
     302:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     304:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     306:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     308:	3301      	adds	r3, #1
     30a:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     30c:	b2c0      	uxtb	r0, r0
     30e:	f001 fd81 	bl	1e14 <system_pinmux_pin_set_config>
     312:	e7dd      	b.n	2d0 <adc_init+0xd8>
		_adc_configure_ain_pin(config->positive_input);
     314:	7b34      	ldrb	r4, [r6, #12]
	const uint32_t pinmapping[] = {
     316:	2250      	movs	r2, #80	; 0x50
     318:	497b      	ldr	r1, [pc, #492]	; (508 <STACK_SIZE+0x108>)
     31a:	a802      	add	r0, sp, #8
     31c:	f002 fd14 	bl	2d48 <memcpy>
	if (pin <= ADC_EXTCHANNEL_MSB) {
     320:	2c09      	cmp	r4, #9
     322:	d915      	bls.n	350 <adc_init+0x158>
		_adc_configure_ain_pin(config->negative_input);
     324:	89f4      	ldrh	r4, [r6, #14]
	const uint32_t pinmapping[] = {
     326:	2250      	movs	r2, #80	; 0x50
     328:	4977      	ldr	r1, [pc, #476]	; (508 <STACK_SIZE+0x108>)
     32a:	a802      	add	r0, sp, #8
     32c:	f002 fd0c 	bl	2d48 <memcpy>
	if (pin <= ADC_EXTCHANNEL_MSB) {
     330:	2c09      	cmp	r4, #9
     332:	d8cd      	bhi.n	2d0 <adc_init+0xd8>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     334:	00a4      	lsls	r4, r4, #2
     336:	ab02      	add	r3, sp, #8
     338:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     33a:	a901      	add	r1, sp, #4
     33c:	2300      	movs	r3, #0
     33e:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     340:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     342:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     344:	3301      	adds	r3, #1
     346:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     348:	b2c0      	uxtb	r0, r0
     34a:	f001 fd63 	bl	1e14 <system_pinmux_pin_set_config>
     34e:	e7bf      	b.n	2d0 <adc_init+0xd8>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     350:	00a4      	lsls	r4, r4, #2
     352:	ab02      	add	r3, sp, #8
     354:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     356:	a901      	add	r1, sp, #4
     358:	2300      	movs	r3, #0
     35a:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     35c:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     35e:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     360:	3301      	adds	r3, #1
     362:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     364:	b2c0      	uxtb	r0, r0
     366:	f001 fd55 	bl	1e14 <system_pinmux_pin_set_config>
     36a:	e7db      	b.n	324 <adc_init+0x12c>
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     36c:	2304      	movs	r3, #4
		resolution = ADC_RESOLUTION_16BIT;
     36e:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_4;
     370:	2102      	movs	r1, #2
     372:	e01a      	b.n	3aa <adc_init+0x1b2>
		adjres = config->divide_result;
     374:	7c71      	ldrb	r1, [r6, #17]
		accumulate = config->accumulate_samples;
     376:	7c33      	ldrb	r3, [r6, #16]
		resolution = ADC_RESOLUTION_16BIT;
     378:	2410      	movs	r4, #16
     37a:	e016      	b.n	3aa <adc_init+0x1b2>
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     37c:	2306      	movs	r3, #6
		resolution = ADC_RESOLUTION_16BIT;
     37e:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_2;
     380:	2101      	movs	r1, #1
     382:	e012      	b.n	3aa <adc_init+0x1b2>
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     384:	2308      	movs	r3, #8
		resolution = ADC_RESOLUTION_16BIT;
     386:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     388:	2100      	movs	r1, #0
     38a:	e00e      	b.n	3aa <adc_init+0x1b2>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     38c:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_8BIT;
     38e:	2430      	movs	r4, #48	; 0x30
	uint8_t adjres = 0;
     390:	2100      	movs	r1, #0
     392:	e00a      	b.n	3aa <adc_init+0x1b2>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     394:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_10BIT;
     396:	2420      	movs	r4, #32
	uint8_t adjres = 0;
     398:	2100      	movs	r1, #0
     39a:	e006      	b.n	3aa <adc_init+0x1b2>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     39c:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_12BIT;
     39e:	2400      	movs	r4, #0
	uint8_t adjres = 0;
     3a0:	2100      	movs	r1, #0
     3a2:	e002      	b.n	3aa <adc_init+0x1b2>
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     3a4:	2302      	movs	r3, #2
		resolution = ADC_RESOLUTION_16BIT;
     3a6:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_2;
     3a8:	2101      	movs	r1, #1
	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     3aa:	0109      	lsls	r1, r1, #4
     3ac:	2270      	movs	r2, #112	; 0x70
     3ae:	400a      	ands	r2, r1
     3b0:	4313      	orrs	r3, r2
     3b2:	465a      	mov	r2, fp
     3b4:	7093      	strb	r3, [r2, #2]
	if (config->sample_length > 63) {
     3b6:	7df3      	ldrb	r3, [r6, #23]
		return STATUS_ERR_INVALID_ARG;
     3b8:	2017      	movs	r0, #23
	if (config->sample_length > 63) {
     3ba:	2b3f      	cmp	r3, #63	; 0x3f
     3bc:	d900      	bls.n	3c0 <adc_init+0x1c8>
     3be:	e72e      	b.n	21e <adc_init+0x26>
		adc_module->SAMPCTRL.reg =
     3c0:	70d3      	strb	r3, [r2, #3]
	Adc *const adc_module = module_inst->hw;
     3c2:	683a      	ldr	r2, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     3c4:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     3c6:	b25b      	sxtb	r3, r3
     3c8:	2b00      	cmp	r3, #0
     3ca:	dbfb      	blt.n	3c4 <adc_init+0x1cc>
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);
     3cc:	7cf3      	ldrb	r3, [r6, #19]
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     3ce:	8872      	ldrh	r2, [r6, #2]
     3d0:	4313      	orrs	r3, r2
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
     3d2:	2224      	movs	r2, #36	; 0x24
     3d4:	5cb2      	ldrb	r2, [r6, r2]
     3d6:	00d2      	lsls	r2, r2, #3
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     3d8:	4313      	orrs	r3, r2
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
     3da:	7d32      	ldrb	r2, [r6, #20]
     3dc:	0092      	lsls	r2, r2, #2
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     3de:	4313      	orrs	r3, r2
     3e0:	7cb2      	ldrb	r2, [r6, #18]
     3e2:	0052      	lsls	r2, r2, #1
     3e4:	4313      	orrs	r3, r2
     3e6:	4323      	orrs	r3, r4
	adc_module->CTRLB.reg =
     3e8:	465a      	mov	r2, fp
     3ea:	8093      	strh	r3, [r2, #4]
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     3ec:	7e33      	ldrb	r3, [r6, #24]
     3ee:	2b00      	cmp	r3, #0
     3f0:	d020      	beq.n	434 <STACK_SIZE+0x34>
		switch (resolution) {
     3f2:	2c10      	cmp	r4, #16
     3f4:	d100      	bne.n	3f8 <adc_init+0x200>
     3f6:	e0cf      	b.n	598 <STACK_SIZE+0x198>
     3f8:	d800      	bhi.n	3fc <adc_init+0x204>
     3fa:	e08f      	b.n	51c <STACK_SIZE+0x11c>
     3fc:	2c20      	cmp	r4, #32
     3fe:	d100      	bne.n	402 <STACK_SIZE+0x2>
     400:	e0ac      	b.n	55c <STACK_SIZE+0x15c>
     402:	2c30      	cmp	r4, #48	; 0x30
     404:	d116      	bne.n	434 <STACK_SIZE+0x34>
			if (config->differential_mode &&
     406:	7cf2      	ldrb	r2, [r6, #19]
     408:	2a00      	cmp	r2, #0
     40a:	d00a      	beq.n	422 <STACK_SIZE+0x22>
					(config->window.window_lower_value > 127 ||
     40c:	69f2      	ldr	r2, [r6, #28]
     40e:	3280      	adds	r2, #128	; 0x80
				return STATUS_ERR_INVALID_ARG;
     410:	2017      	movs	r0, #23
			if (config->differential_mode &&
     412:	2aff      	cmp	r2, #255	; 0xff
     414:	d900      	bls.n	418 <STACK_SIZE+0x18>
     416:	e702      	b.n	21e <adc_init+0x26>
					config->window.window_lower_value < -128 ||
     418:	6a32      	ldr	r2, [r6, #32]
     41a:	3280      	adds	r2, #128	; 0x80
     41c:	2aff      	cmp	r2, #255	; 0xff
     41e:	d900      	bls.n	422 <STACK_SIZE+0x22>
     420:	e6fd      	b.n	21e <adc_init+0x26>
				return STATUS_ERR_INVALID_ARG;
     422:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 255 ||
     424:	69f2      	ldr	r2, [r6, #28]
     426:	2aff      	cmp	r2, #255	; 0xff
     428:	dd00      	ble.n	42c <STACK_SIZE+0x2c>
     42a:	e6f8      	b.n	21e <adc_init+0x26>
     42c:	6a32      	ldr	r2, [r6, #32]
     42e:	2aff      	cmp	r2, #255	; 0xff
     430:	dd00      	ble.n	434 <STACK_SIZE+0x34>
     432:	e6f4      	b.n	21e <adc_init+0x26>
	Adc *const adc_module = module_inst->hw;
     434:	6839      	ldr	r1, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     436:	7e4a      	ldrb	r2, [r1, #25]
	while (adc_is_syncing(module_inst)) {
     438:	b252      	sxtb	r2, r2
     43a:	2a00      	cmp	r2, #0
     43c:	dbfb      	blt.n	436 <STACK_SIZE+0x36>
	adc_module->WINCTRL.reg = config->window.window_mode;
     43e:	465a      	mov	r2, fp
     440:	7213      	strb	r3, [r2, #8]
	Adc *const adc_module = module_inst->hw;
     442:	683a      	ldr	r2, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     444:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     446:	b25b      	sxtb	r3, r3
     448:	2b00      	cmp	r3, #0
     44a:	dbfb      	blt.n	444 <STACK_SIZE+0x44>
	adc_module->WINLT.reg =
     44c:	8bb3      	ldrh	r3, [r6, #28]
     44e:	465a      	mov	r2, fp
     450:	8393      	strh	r3, [r2, #28]
	Adc *const adc_module = module_inst->hw;
     452:	683a      	ldr	r2, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     454:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     456:	b25b      	sxtb	r3, r3
     458:	2b00      	cmp	r3, #0
     45a:	dbfb      	blt.n	454 <STACK_SIZE+0x54>
	adc_module->WINUT.reg = config->window.window_upper_value <<
     45c:	8c33      	ldrh	r3, [r6, #32]
     45e:	465a      	mov	r2, fp
     460:	8413      	strh	r3, [r2, #32]
	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
     462:	232c      	movs	r3, #44	; 0x2c
     464:	5cf3      	ldrb	r3, [r6, r3]
	if (inputs_to_scan > 0) {
     466:	2b00      	cmp	r3, #0
     468:	d005      	beq.n	476 <STACK_SIZE+0x76>
		inputs_to_scan--;
     46a:	3b01      	subs	r3, #1
     46c:	b2db      	uxtb	r3, r3
		return STATUS_ERR_INVALID_ARG;
     46e:	2017      	movs	r0, #23
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     470:	2b0f      	cmp	r3, #15
     472:	d900      	bls.n	476 <STACK_SIZE+0x76>
     474:	e6d3      	b.n	21e <adc_init+0x26>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
     476:	222b      	movs	r2, #43	; 0x2b
     478:	5cb1      	ldrb	r1, [r6, r2]
		return STATUS_ERR_INVALID_ARG;
     47a:	2017      	movs	r0, #23
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     47c:	290f      	cmp	r1, #15
     47e:	d900      	bls.n	482 <STACK_SIZE+0x82>
     480:	e6cd      	b.n	21e <adc_init+0x26>
	Adc *const adc_module = module_inst->hw;
     482:	6838      	ldr	r0, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     484:	7e42      	ldrb	r2, [r0, #25]
	while (adc_is_syncing(module_inst)) {
     486:	b252      	sxtb	r2, r2
     488:	2a00      	cmp	r2, #0
     48a:	dbfb      	blt.n	484 <STACK_SIZE+0x84>
			config->negative_input |
     48c:	89f2      	ldrh	r2, [r6, #14]
			config->positive_input;
     48e:	7b30      	ldrb	r0, [r6, #12]
			config->negative_input |
     490:	4302      	orrs	r2, r0
     492:	68b0      	ldr	r0, [r6, #8]
     494:	4302      	orrs	r2, r0
			(config->pin_scan.offset_start_scan <<
     496:	0509      	lsls	r1, r1, #20
			config->negative_input |
     498:	430a      	orrs	r2, r1
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
     49a:	041b      	lsls	r3, r3, #16
			config->negative_input |
     49c:	4313      	orrs	r3, r2
	adc_module->INPUTCTRL.reg =
     49e:	465a      	mov	r2, fp
     4a0:	6113      	str	r3, [r2, #16]
	adc_module->EVCTRL.reg = config->event_action;
     4a2:	232a      	movs	r3, #42	; 0x2a
     4a4:	5cf3      	ldrb	r3, [r6, r3]
     4a6:	7513      	strb	r3, [r2, #20]
	adc_module->INTENCLR.reg =
     4a8:	230f      	movs	r3, #15
     4aa:	7593      	strb	r3, [r2, #22]
	if (config->correction.correction_enable){
     4ac:	3315      	adds	r3, #21
     4ae:	5cf3      	ldrb	r3, [r6, r3]
     4b0:	2b00      	cmp	r3, #0
     4b2:	d012      	beq.n	4da <STACK_SIZE+0xda>
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     4b4:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
     4b6:	4a16      	ldr	r2, [pc, #88]	; (510 <STACK_SIZE+0x110>)
			return STATUS_ERR_INVALID_ARG;
     4b8:	2017      	movs	r0, #23
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     4ba:	4293      	cmp	r3, r2
     4bc:	d900      	bls.n	4c0 <STACK_SIZE+0xc0>
     4be:	e6ae      	b.n	21e <adc_init+0x26>
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
     4c0:	465a      	mov	r2, fp
     4c2:	8493      	strh	r3, [r2, #36]	; 0x24
		if (config->correction.offset_correction > 2047 ||
     4c4:	8d32      	ldrh	r2, [r6, #40]	; 0x28
     4c6:	2380      	movs	r3, #128	; 0x80
     4c8:	011b      	lsls	r3, r3, #4
     4ca:	18d3      	adds	r3, r2, r3
     4cc:	4910      	ldr	r1, [pc, #64]	; (510 <STACK_SIZE+0x110>)
     4ce:	b29b      	uxth	r3, r3
     4d0:	428b      	cmp	r3, r1
     4d2:	d900      	bls.n	4d6 <STACK_SIZE+0xd6>
     4d4:	e6a3      	b.n	21e <adc_init+0x26>
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
     4d6:	465b      	mov	r3, fp
     4d8:	84da      	strh	r2, [r3, #38]	; 0x26
			ADC_CALIB_BIAS_CAL(
     4da:	4b0e      	ldr	r3, [pc, #56]	; (514 <STACK_SIZE+0x114>)
     4dc:	681b      	ldr	r3, [r3, #0]
     4de:	015b      	lsls	r3, r3, #5
     4e0:	22e0      	movs	r2, #224	; 0xe0
     4e2:	00d2      	lsls	r2, r2, #3
     4e4:	4013      	ands	r3, r2
			ADC_CALIB_LINEARITY_CAL(
     4e6:	4a0c      	ldr	r2, [pc, #48]	; (518 <STACK_SIZE+0x118>)
     4e8:	6851      	ldr	r1, [r2, #4]
     4ea:	0149      	lsls	r1, r1, #5
     4ec:	6812      	ldr	r2, [r2, #0]
     4ee:	0ed2      	lsrs	r2, r2, #27
     4f0:	430a      	orrs	r2, r1
     4f2:	b2d2      	uxtb	r2, r2
			) |
     4f4:	4313      	orrs	r3, r2
	adc_module->CALIB.reg =
     4f6:	465a      	mov	r2, fp
     4f8:	8513      	strh	r3, [r2, #40]	; 0x28
	return STATUS_OK;
     4fa:	2000      	movs	r0, #0
     4fc:	e68f      	b.n	21e <adc_init+0x26>
     4fe:	46c0      	nop			; (mov r8, r8)
     500:	40000400 	.word	0x40000400
     504:	40000800 	.word	0x40000800
     508:	00002e30 	.word	0x00002e30
     50c:	00002d5c 	.word	0x00002d5c
     510:	00000fff 	.word	0x00000fff
     514:	00806024 	.word	0x00806024
     518:	00806020 	.word	0x00806020
		switch (resolution) {
     51c:	2c00      	cmp	r4, #0
     51e:	d189      	bne.n	434 <STACK_SIZE+0x34>
			if (config->differential_mode &&
     520:	7cf2      	ldrb	r2, [r6, #19]
     522:	2a00      	cmp	r2, #0
     524:	d00f      	beq.n	546 <STACK_SIZE+0x146>
					(config->window.window_lower_value > 2047 ||
     526:	69f2      	ldr	r2, [r6, #28]
     528:	2180      	movs	r1, #128	; 0x80
     52a:	0109      	lsls	r1, r1, #4
     52c:	468c      	mov	ip, r1
     52e:	4462      	add	r2, ip
			if (config->differential_mode &&
     530:	4929      	ldr	r1, [pc, #164]	; (5d8 <STACK_SIZE+0x1d8>)
				return STATUS_ERR_INVALID_ARG;
     532:	2017      	movs	r0, #23
			if (config->differential_mode &&
     534:	428a      	cmp	r2, r1
     536:	d900      	bls.n	53a <STACK_SIZE+0x13a>
     538:	e671      	b.n	21e <adc_init+0x26>
					config->window.window_lower_value < -2048 ||
     53a:	6a32      	ldr	r2, [r6, #32]
     53c:	4462      	add	r2, ip
     53e:	4926      	ldr	r1, [pc, #152]	; (5d8 <STACK_SIZE+0x1d8>)
     540:	428a      	cmp	r2, r1
     542:	d900      	bls.n	546 <STACK_SIZE+0x146>
     544:	e66b      	b.n	21e <adc_init+0x26>
			} else if (config->window.window_lower_value > 4095 ||
     546:	4a24      	ldr	r2, [pc, #144]	; (5d8 <STACK_SIZE+0x1d8>)
				return STATUS_ERR_INVALID_ARG;
     548:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 4095 ||
     54a:	69f1      	ldr	r1, [r6, #28]
     54c:	4291      	cmp	r1, r2
     54e:	dd00      	ble.n	552 <STACK_SIZE+0x152>
     550:	e665      	b.n	21e <adc_init+0x26>
     552:	6a31      	ldr	r1, [r6, #32]
     554:	4291      	cmp	r1, r2
     556:	dd00      	ble.n	55a <STACK_SIZE+0x15a>
     558:	e661      	b.n	21e <adc_init+0x26>
     55a:	e76b      	b.n	434 <STACK_SIZE+0x34>
			if (config->differential_mode &&
     55c:	7cf2      	ldrb	r2, [r6, #19]
     55e:	2a00      	cmp	r2, #0
     560:	d00f      	beq.n	582 <STACK_SIZE+0x182>
					(config->window.window_lower_value > 511 ||
     562:	69f2      	ldr	r2, [r6, #28]
     564:	2180      	movs	r1, #128	; 0x80
     566:	0089      	lsls	r1, r1, #2
     568:	468c      	mov	ip, r1
     56a:	4462      	add	r2, ip
			if (config->differential_mode &&
     56c:	491b      	ldr	r1, [pc, #108]	; (5dc <STACK_SIZE+0x1dc>)
				return STATUS_ERR_INVALID_ARG;
     56e:	2017      	movs	r0, #23
			if (config->differential_mode &&
     570:	428a      	cmp	r2, r1
     572:	d900      	bls.n	576 <STACK_SIZE+0x176>
     574:	e653      	b.n	21e <adc_init+0x26>
					config->window.window_lower_value < -512 ||
     576:	6a32      	ldr	r2, [r6, #32]
     578:	4462      	add	r2, ip
     57a:	4918      	ldr	r1, [pc, #96]	; (5dc <STACK_SIZE+0x1dc>)
     57c:	428a      	cmp	r2, r1
     57e:	d900      	bls.n	582 <STACK_SIZE+0x182>
     580:	e64d      	b.n	21e <adc_init+0x26>
			} else if (config->window.window_lower_value > 1023 ||
     582:	4a16      	ldr	r2, [pc, #88]	; (5dc <STACK_SIZE+0x1dc>)
				return STATUS_ERR_INVALID_ARG;
     584:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 1023 ||
     586:	69f1      	ldr	r1, [r6, #28]
     588:	4291      	cmp	r1, r2
     58a:	dd00      	ble.n	58e <STACK_SIZE+0x18e>
     58c:	e647      	b.n	21e <adc_init+0x26>
     58e:	6a31      	ldr	r1, [r6, #32]
     590:	4291      	cmp	r1, r2
     592:	dd00      	ble.n	596 <STACK_SIZE+0x196>
     594:	e643      	b.n	21e <adc_init+0x26>
     596:	e74d      	b.n	434 <STACK_SIZE+0x34>
			if (config->differential_mode &&
     598:	7cf2      	ldrb	r2, [r6, #19]
     59a:	2a00      	cmp	r2, #0
     59c:	d00f      	beq.n	5be <STACK_SIZE+0x1be>
					(config->window.window_lower_value > 32767 ||
     59e:	69f2      	ldr	r2, [r6, #28]
     5a0:	2180      	movs	r1, #128	; 0x80
     5a2:	0209      	lsls	r1, r1, #8
     5a4:	468c      	mov	ip, r1
     5a6:	4462      	add	r2, ip
			if (config->differential_mode &&
     5a8:	490d      	ldr	r1, [pc, #52]	; (5e0 <STACK_SIZE+0x1e0>)
				return STATUS_ERR_INVALID_ARG;
     5aa:	2017      	movs	r0, #23
			if (config->differential_mode &&
     5ac:	428a      	cmp	r2, r1
     5ae:	d900      	bls.n	5b2 <STACK_SIZE+0x1b2>
     5b0:	e635      	b.n	21e <adc_init+0x26>
					config->window.window_lower_value < -32768 ||
     5b2:	6a32      	ldr	r2, [r6, #32]
     5b4:	4462      	add	r2, ip
     5b6:	490a      	ldr	r1, [pc, #40]	; (5e0 <STACK_SIZE+0x1e0>)
     5b8:	428a      	cmp	r2, r1
     5ba:	d900      	bls.n	5be <STACK_SIZE+0x1be>
     5bc:	e62f      	b.n	21e <adc_init+0x26>
			} else if (config->window.window_lower_value > 65535 ||
     5be:	4a08      	ldr	r2, [pc, #32]	; (5e0 <STACK_SIZE+0x1e0>)
				return STATUS_ERR_INVALID_ARG;
     5c0:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 65535 ||
     5c2:	69f1      	ldr	r1, [r6, #28]
     5c4:	4291      	cmp	r1, r2
     5c6:	dd00      	ble.n	5ca <STACK_SIZE+0x1ca>
     5c8:	e629      	b.n	21e <adc_init+0x26>
     5ca:	6a31      	ldr	r1, [r6, #32]
     5cc:	4291      	cmp	r1, r2
     5ce:	dd00      	ble.n	5d2 <STACK_SIZE+0x1d2>
     5d0:	e625      	b.n	21e <adc_init+0x26>
     5d2:	e72f      	b.n	434 <STACK_SIZE+0x34>
		return STATUS_ERR_INVALID_ARG;
     5d4:	2017      	movs	r0, #23
     5d6:	e622      	b.n	21e <adc_init+0x26>
     5d8:	00000fff 	.word	0x00000fff
     5dc:	000003ff 	.word	0x000003ff
     5e0:	0000ffff 	.word	0x0000ffff

000005e4 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     5e4:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     5e6:	2a00      	cmp	r2, #0
     5e8:	d001      	beq.n	5ee <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     5ea:	0018      	movs	r0, r3
     5ec:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
     5ee:	008b      	lsls	r3, r1, #2
     5f0:	4a06      	ldr	r2, [pc, #24]	; (60c <extint_register_callback+0x28>)
     5f2:	589b      	ldr	r3, [r3, r2]
     5f4:	2b00      	cmp	r3, #0
     5f6:	d003      	beq.n	600 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
     5f8:	4283      	cmp	r3, r0
     5fa:	d005      	beq.n	608 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
     5fc:	231d      	movs	r3, #29
     5fe:	e7f4      	b.n	5ea <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
     600:	0089      	lsls	r1, r1, #2
     602:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     604:	2300      	movs	r3, #0
     606:	e7f0      	b.n	5ea <extint_register_callback+0x6>
		return STATUS_OK;
     608:	2300      	movs	r3, #0
     60a:	e7ee      	b.n	5ea <extint_register_callback+0x6>
     60c:	200000a8 	.word	0x200000a8

00000610 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     610:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     612:	2900      	cmp	r1, #0
     614:	d001      	beq.n	61a <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
     616:	0018      	movs	r0, r3
     618:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     61a:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     61c:	281f      	cmp	r0, #31
     61e:	d800      	bhi.n	622 <extint_chan_enable_callback+0x12>
		return eics[eic_index];
     620:	4a02      	ldr	r2, [pc, #8]	; (62c <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
     622:	2301      	movs	r3, #1
     624:	4083      	lsls	r3, r0
     626:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
     628:	2300      	movs	r3, #0
     62a:	e7f4      	b.n	616 <extint_chan_enable_callback+0x6>
     62c:	40001800 	.word	0x40001800

00000630 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     630:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     632:	2200      	movs	r2, #0
     634:	4b10      	ldr	r3, [pc, #64]	; (678 <EIC_Handler+0x48>)
     636:	701a      	strb	r2, [r3, #0]
     638:	2300      	movs	r3, #0
     63a:	4910      	ldr	r1, [pc, #64]	; (67c <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     63c:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     63e:	4e10      	ldr	r6, [pc, #64]	; (680 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     640:	4c0d      	ldr	r4, [pc, #52]	; (678 <EIC_Handler+0x48>)
     642:	e00a      	b.n	65a <EIC_Handler+0x2a>
		return eics[eic_index];
     644:	490d      	ldr	r1, [pc, #52]	; (67c <EIC_Handler+0x4c>)
     646:	e008      	b.n	65a <EIC_Handler+0x2a>
     648:	7823      	ldrb	r3, [r4, #0]
     64a:	3301      	adds	r3, #1
     64c:	b2db      	uxtb	r3, r3
     64e:	7023      	strb	r3, [r4, #0]
     650:	2b0f      	cmp	r3, #15
     652:	d810      	bhi.n	676 <EIC_Handler+0x46>
		return NULL;
     654:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     656:	2b1f      	cmp	r3, #31
     658:	d9f4      	bls.n	644 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
     65a:	0028      	movs	r0, r5
     65c:	4018      	ands	r0, r3
     65e:	2201      	movs	r2, #1
     660:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
     662:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     664:	4210      	tst	r0, r2
     666:	d0ef      	beq.n	648 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     668:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     66a:	009b      	lsls	r3, r3, #2
     66c:	599b      	ldr	r3, [r3, r6]
     66e:	2b00      	cmp	r3, #0
     670:	d0ea      	beq.n	648 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     672:	4798      	blx	r3
     674:	e7e8      	b.n	648 <EIC_Handler+0x18>
			}
		}
	}
}
     676:	bd70      	pop	{r4, r5, r6, pc}
     678:	200000a4 	.word	0x200000a4
     67c:	40001800 	.word	0x40001800
     680:	200000a8 	.word	0x200000a8

00000684 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     684:	4a04      	ldr	r2, [pc, #16]	; (698 <_extint_enable+0x14>)
     686:	7813      	ldrb	r3, [r2, #0]
     688:	2102      	movs	r1, #2
     68a:	430b      	orrs	r3, r1
     68c:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     68e:	7853      	ldrb	r3, [r2, #1]
     690:	b25b      	sxtb	r3, r3
     692:	2b00      	cmp	r3, #0
     694:	dbfb      	blt.n	68e <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     696:	4770      	bx	lr
     698:	40001800 	.word	0x40001800

0000069c <_system_extint_init>:
{
     69c:	b500      	push	{lr}
     69e:	b083      	sub	sp, #12
			PM->APBAMASK.reg |= mask;
     6a0:	4a12      	ldr	r2, [pc, #72]	; (6ec <_system_extint_init+0x50>)
     6a2:	6993      	ldr	r3, [r2, #24]
     6a4:	2140      	movs	r1, #64	; 0x40
     6a6:	430b      	orrs	r3, r1
     6a8:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     6aa:	a901      	add	r1, sp, #4
     6ac:	2300      	movs	r3, #0
     6ae:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     6b0:	2005      	movs	r0, #5
     6b2:	f001 fb3b 	bl	1d2c <system_gclk_chan_set_config>
	system_gclk_chan_enable(EIC_GCLK_ID);
     6b6:	2005      	movs	r0, #5
     6b8:	f001 fafa 	bl	1cb0 <system_gclk_chan_enable>
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     6bc:	4a0c      	ldr	r2, [pc, #48]	; (6f0 <_system_extint_init+0x54>)
     6be:	7813      	ldrb	r3, [r2, #0]
     6c0:	2101      	movs	r1, #1
     6c2:	430b      	orrs	r3, r1
     6c4:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     6c6:	7853      	ldrb	r3, [r2, #1]
     6c8:	b25b      	sxtb	r3, r3
     6ca:	2b00      	cmp	r3, #0
     6cc:	dbfb      	blt.n	6c6 <_system_extint_init+0x2a>
     6ce:	4b09      	ldr	r3, [pc, #36]	; (6f4 <_system_extint_init+0x58>)
     6d0:	0019      	movs	r1, r3
     6d2:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
     6d4:	2200      	movs	r2, #0
     6d6:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     6d8:	4299      	cmp	r1, r3
     6da:	d1fc      	bne.n	6d6 <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     6dc:	2210      	movs	r2, #16
     6de:	4b06      	ldr	r3, [pc, #24]	; (6f8 <_system_extint_init+0x5c>)
     6e0:	601a      	str	r2, [r3, #0]
	_extint_enable();
     6e2:	f7ff ffcf 	bl	684 <_extint_enable>
}
     6e6:	b003      	add	sp, #12
     6e8:	bd00      	pop	{pc}
     6ea:	46c0      	nop			; (mov r8, r8)
     6ec:	40000400 	.word	0x40000400
     6f0:	40001800 	.word	0x40001800
     6f4:	200000a8 	.word	0x200000a8
     6f8:	e000e100 	.word	0xe000e100

000006fc <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     6fc:	2300      	movs	r3, #0
     6fe:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     700:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     702:	2201      	movs	r2, #1
     704:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
     706:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
     708:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     70a:	3302      	adds	r3, #2
     70c:	72c3      	strb	r3, [r0, #11]
}
     70e:	4770      	bx	lr

00000710 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     710:	b5f0      	push	{r4, r5, r6, r7, lr}
     712:	b083      	sub	sp, #12
     714:	0005      	movs	r5, r0
     716:	000c      	movs	r4, r1
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     718:	a901      	add	r1, sp, #4
     71a:	2300      	movs	r3, #0
     71c:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     71e:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     720:	7923      	ldrb	r3, [r4, #4]
     722:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     724:	7a23      	ldrb	r3, [r4, #8]
     726:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     728:	7820      	ldrb	r0, [r4, #0]
     72a:	f001 fb73 	bl	1e14 <system_pinmux_pin_set_config>
		return NULL;
     72e:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
     730:	2d1f      	cmp	r5, #31
     732:	d800      	bhi.n	736 <extint_chan_set_config+0x26>
		return eics[eic_index];
     734:	4812      	ldr	r0, [pc, #72]	; (780 <extint_chan_set_config+0x70>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     736:	2207      	movs	r2, #7
     738:	402a      	ands	r2, r5
     73a:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     73c:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     73e:	7aa3      	ldrb	r3, [r4, #10]
     740:	2b00      	cmp	r3, #0
     742:	d001      	beq.n	748 <extint_chan_set_config+0x38>
     744:	2308      	movs	r3, #8
     746:	431f      	orrs	r7, r3
     748:	08eb      	lsrs	r3, r5, #3
     74a:	009b      	lsls	r3, r3, #2
     74c:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     74e:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     750:	260f      	movs	r6, #15
     752:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
     754:	43b1      	bics	r1, r6
			(new_config << config_pos);
     756:	4097      	lsls	r7, r2
     758:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     75a:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
     75c:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
     75e:	7a63      	ldrb	r3, [r4, #9]
     760:	2b00      	cmp	r3, #0
     762:	d106      	bne.n	772 <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
     764:	6943      	ldr	r3, [r0, #20]
     766:	2201      	movs	r2, #1
     768:	40aa      	lsls	r2, r5
     76a:	4393      	bics	r3, r2
     76c:	6143      	str	r3, [r0, #20]
	}
}
     76e:	b003      	add	sp, #12
     770:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
     772:	6942      	ldr	r2, [r0, #20]
     774:	2301      	movs	r3, #1
     776:	40ab      	lsls	r3, r5
     778:	4313      	orrs	r3, r2
     77a:	6143      	str	r3, [r0, #20]
     77c:	e7f7      	b.n	76e <extint_chan_set_config+0x5e>
     77e:	46c0      	nop			; (mov r8, r8)
     780:	40001800 	.word	0x40001800

00000784 <is_button_two_pressed>:
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
     784:	4b18      	ldr	r3, [pc, #96]	; (7e8 <is_button_two_pressed+0x64>)
     786:	6a1b      	ldr	r3, [r3, #32]
/* Button 2 function
 */
/************************************************************************/
bool is_button_two_pressed(void) {

  if (!port_pin_get_input_level(BUTTON_2)) {
     788:	041b      	lsls	r3, r3, #16
     78a:	d41d      	bmi.n	7c8 <is_button_two_pressed+0x44>
    BUTTON_TWO_PRESS_STATUS = true;
     78c:	2201      	movs	r2, #1
     78e:	4b17      	ldr	r3, [pc, #92]	; (7ec <is_button_two_pressed+0x68>)
     790:	701a      	strb	r2, [r3, #0]
    press_B2_delay_count--;
     792:	4a17      	ldr	r2, [pc, #92]	; (7f0 <is_button_two_pressed+0x6c>)
     794:	6813      	ldr	r3, [r2, #0]
     796:	3b01      	subs	r3, #1
     798:	6013      	str	r3, [r2, #0]
    long_press_B2_delay_count--;
     79a:	4a16      	ldr	r2, [pc, #88]	; (7f4 <is_button_two_pressed+0x70>)
     79c:	6813      	ldr	r3, [r2, #0]
     79e:	3b01      	subs	r3, #1
     7a0:	6013      	str	r3, [r2, #0]
    press_B2_delay_count = DELAY_DEBOUNCE_CN;
    long_press_B2_delay_count = DELAY_PRESS_CN;
  }

  // long press delay logic
  if (long_press_B2_delay_count <= 0) {
     7a2:	2b00      	cmp	r3, #0
     7a4:	dc05      	bgt.n	7b2 <is_button_two_pressed+0x2e>
    LongPressB2Flag = true;
     7a6:	2201      	movs	r2, #1
     7a8:	4b13      	ldr	r3, [pc, #76]	; (7f8 <is_button_two_pressed+0x74>)
     7aa:	701a      	strb	r2, [r3, #0]
    long_press_B2_delay_count = 0;
     7ac:	2200      	movs	r2, #0
     7ae:	4b11      	ldr	r3, [pc, #68]	; (7f4 <is_button_two_pressed+0x70>)
     7b0:	601a      	str	r2, [r3, #0]
  }

  // debounce logic
  if (press_B2_delay_count <= 0) {
     7b2:	4b0f      	ldr	r3, [pc, #60]	; (7f0 <is_button_two_pressed+0x6c>)
     7b4:	681b      	ldr	r3, [r3, #0]
     7b6:	2b00      	cmp	r3, #0
     7b8:	dc10      	bgt.n	7dc <is_button_two_pressed+0x58>
    BUTTON_TWO_RELEASE_STATUS = false;
     7ba:	2300      	movs	r3, #0
     7bc:	4a0f      	ldr	r2, [pc, #60]	; (7fc <is_button_two_pressed+0x78>)
     7be:	7013      	strb	r3, [r2, #0]
    press_B2_delay_count = 0;
     7c0:	4a0b      	ldr	r2, [pc, #44]	; (7f0 <is_button_two_pressed+0x6c>)
     7c2:	6013      	str	r3, [r2, #0]
    return true;
     7c4:	2001      	movs	r0, #1
     7c6:	e00d      	b.n	7e4 <is_button_two_pressed+0x60>
    BUTTON_TWO_PRESS_STATUS = false;
     7c8:	2200      	movs	r2, #0
     7ca:	4b08      	ldr	r3, [pc, #32]	; (7ec <is_button_two_pressed+0x68>)
     7cc:	701a      	strb	r2, [r3, #0]
    press_B2_delay_count = DELAY_DEBOUNCE_CN;
     7ce:	320a      	adds	r2, #10
     7d0:	4b07      	ldr	r3, [pc, #28]	; (7f0 <is_button_two_pressed+0x6c>)
     7d2:	601a      	str	r2, [r3, #0]
    long_press_B2_delay_count = DELAY_PRESS_CN;
     7d4:	3223      	adds	r2, #35	; 0x23
     7d6:	32ff      	adds	r2, #255	; 0xff
     7d8:	4b06      	ldr	r3, [pc, #24]	; (7f4 <is_button_two_pressed+0x70>)
     7da:	601a      	str	r2, [r3, #0]

  } else {
    BUTTON_TWO_RELEASE_STATUS = true;
     7dc:	2201      	movs	r2, #1
     7de:	4b07      	ldr	r3, [pc, #28]	; (7fc <is_button_two_pressed+0x78>)
     7e0:	701a      	strb	r2, [r3, #0]
    return false;
     7e2:	2000      	movs	r0, #0
  }
     7e4:	4770      	bx	lr
     7e6:	46c0      	nop			; (mov r8, r8)
     7e8:	41004400 	.word	0x41004400
     7ec:	2000003c 	.word	0x2000003c
     7f0:	20000004 	.word	0x20000004
     7f4:	20000000 	.word	0x20000000
     7f8:	2000003e 	.word	0x2000003e
     7fc:	2000003d 	.word	0x2000003d

00000800 <set_pwm_color_channel>:
int flash_led_counter;
// extern void flash_pwm_led(void);
bool is_cycle_led;
bool pwm_led_toggle_flag;

void set_pwm_color_channel(uint8_t channel, bool enable) {
     800:	b510      	push	{r4, lr}
  if (enable) {
     802:	2900      	cmp	r1, #0
     804:	d011      	beq.n	82a <set_pwm_color_channel+0x2a>
    tcc_set_compare_value(&tcc_instance, channel, INDICATION_LED_DUTY_CYCLE);
     806:	4a0d      	ldr	r2, [pc, #52]	; (83c <set_pwm_color_channel+0x3c>)
     808:	0001      	movs	r1, r0
     80a:	480d      	ldr	r0, [pc, #52]	; (840 <set_pwm_color_channel+0x40>)
     80c:	f001 fdaa 	bl	2364 <tcc_set_compare_value>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tcc *const tcc_module = module_inst->hw;
     810:	4b0b      	ldr	r3, [pc, #44]	; (840 <set_pwm_color_channel+0x40>)
     812:	681a      	ldr	r2, [r3, #0]
	uint32_t last_cmd;

	/* Wait until last command is done */
	do {
		while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
     814:	2104      	movs	r1, #4
			/* Wait for sync */
		}
		last_cmd = tcc_module->CTRLBSET.reg & TCC_CTRLBSET_CMD_Msk;
     816:	201f      	movs	r0, #31
		while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
     818:	6893      	ldr	r3, [r2, #8]
     81a:	4219      	tst	r1, r3
     81c:	d1fc      	bne.n	818 <set_pwm_color_channel+0x18>
		last_cmd = tcc_module->CTRLBSET.reg & TCC_CTRLBSET_CMD_Msk;
     81e:	7953      	ldrb	r3, [r2, #5]
     820:	4383      	bics	r3, r0
		if (last_cmd == TCC_CTRLBSET_CMD_NONE) {
     822:	d008      	beq.n	836 <set_pwm_color_channel+0x36>
			break;
		} else if (last_cmd == TCC_CTRLBSET_CMD_UPDATE) {
     824:	2b60      	cmp	r3, #96	; 0x60
     826:	d1f7      	bne.n	818 <set_pwm_color_channel+0x18>
     828:	e007      	b.n	83a <set_pwm_color_channel+0x3a>
  } else {
    tcc_set_compare_value(&tcc_instance, channel, ZERO_DUTY_CYCLE);
     82a:	2200      	movs	r2, #0
     82c:	0001      	movs	r1, r0
     82e:	4804      	ldr	r0, [pc, #16]	; (840 <set_pwm_color_channel+0x40>)
     830:	f001 fd98 	bl	2364 <tcc_set_compare_value>
     834:	e7ec      	b.n	810 <set_pwm_color_channel+0x10>
			return;
		}
	} while (1);

	/* Write command to execute */
	tcc_module->CTRLBSET.reg = TCC_CTRLBSET_CMD_UPDATE;
     836:	2360      	movs	r3, #96	; 0x60
     838:	7153      	strb	r3, [r2, #5]
  }

  tcc_force_double_buffer_update(&tcc_instance);
}
     83a:	bd10      	pop	{r4, pc}
     83c:	0000027f 	.word	0x0000027f
     840:	200000e8 	.word	0x200000e8

00000844 <pwm_led_system_cleanup>:

void pwm_led_system_cleanup(void) {
     844:	b510      	push	{r4, lr}
  set_pwm_color_channel(RED_CHANNEL, false);
     846:	2100      	movs	r1, #0
     848:	2000      	movs	r0, #0
     84a:	f7ff ffd9 	bl	800 <set_pwm_color_channel>
  set_pwm_color_channel(BLUE_CHANNEL, false);
     84e:	2100      	movs	r1, #0
     850:	2002      	movs	r0, #2
     852:	f7ff ffd5 	bl	800 <set_pwm_color_channel>
  set_pwm_color_channel(GREEN_CHANNEL, false);
     856:	2100      	movs	r1, #0
     858:	2001      	movs	r0, #1
     85a:	f7ff ffd1 	bl	800 <set_pwm_color_channel>
  set_pwm_color_channel(WHITE_CHANNEL, false);
     85e:	2100      	movs	r1, #0
     860:	2003      	movs	r0, #3
     862:	f7ff ffcd 	bl	800 <set_pwm_color_channel>
}
     866:	bd10      	pop	{r4, pc}

00000868 <set_pwm_color>:

void set_pwm_color(int color) {
     868:	b510      	push	{r4, lr}

  switch (color) {
     86a:	2806      	cmp	r0, #6
     86c:	d807      	bhi.n	87e <set_pwm_color+0x16>
     86e:	0080      	lsls	r0, r0, #2
     870:	4b18      	ldr	r3, [pc, #96]	; (8d4 <set_pwm_color+0x6c>)
     872:	581b      	ldr	r3, [r3, r0]
     874:	469f      	mov	pc, r3
  case 0: // Red
    set_pwm_color_channel(RED_CHANNEL, true);
     876:	2101      	movs	r1, #1
     878:	2000      	movs	r0, #0
     87a:	f7ff ffc1 	bl	800 <set_pwm_color_channel>
    set_pwm_color_channel(GREEN_CHANNEL, true);
    break;
  default:
    break;
  }
}
     87e:	bd10      	pop	{r4, pc}
    set_pwm_color_channel(GREEN_CHANNEL, true);
     880:	2101      	movs	r1, #1
     882:	2001      	movs	r0, #1
     884:	f7ff ffbc 	bl	800 <set_pwm_color_channel>
    break;
     888:	e7f9      	b.n	87e <set_pwm_color+0x16>
    set_pwm_color_channel(BLUE_CHANNEL, true);
     88a:	2101      	movs	r1, #1
     88c:	2002      	movs	r0, #2
     88e:	f7ff ffb7 	bl	800 <set_pwm_color_channel>
    break;
     892:	e7f4      	b.n	87e <set_pwm_color+0x16>
    set_pwm_color_channel(WHITE_CHANNEL, true);
     894:	2101      	movs	r1, #1
     896:	2003      	movs	r0, #3
     898:	f7ff ffb2 	bl	800 <set_pwm_color_channel>
    break;
     89c:	e7ef      	b.n	87e <set_pwm_color+0x16>
    set_pwm_color_channel(RED_CHANNEL, true);
     89e:	2101      	movs	r1, #1
     8a0:	2000      	movs	r0, #0
     8a2:	f7ff ffad 	bl	800 <set_pwm_color_channel>
    set_pwm_color_channel(GREEN_CHANNEL, true);
     8a6:	2101      	movs	r1, #1
     8a8:	2001      	movs	r0, #1
     8aa:	f7ff ffa9 	bl	800 <set_pwm_color_channel>
    break;
     8ae:	e7e6      	b.n	87e <set_pwm_color+0x16>
    set_pwm_color_channel(RED_CHANNEL, true);
     8b0:	2101      	movs	r1, #1
     8b2:	2000      	movs	r0, #0
     8b4:	f7ff ffa4 	bl	800 <set_pwm_color_channel>
    set_pwm_color_channel(BLUE_CHANNEL, true);
     8b8:	2101      	movs	r1, #1
     8ba:	2002      	movs	r0, #2
     8bc:	f7ff ffa0 	bl	800 <set_pwm_color_channel>
    break;
     8c0:	e7dd      	b.n	87e <set_pwm_color+0x16>
    set_pwm_color_channel(BLUE_CHANNEL, true);
     8c2:	2101      	movs	r1, #1
     8c4:	2002      	movs	r0, #2
     8c6:	f7ff ff9b 	bl	800 <set_pwm_color_channel>
    set_pwm_color_channel(GREEN_CHANNEL, true);
     8ca:	2101      	movs	r1, #1
     8cc:	2001      	movs	r0, #1
     8ce:	f7ff ff97 	bl	800 <set_pwm_color_channel>
}
     8d2:	e7d4      	b.n	87e <set_pwm_color+0x16>
     8d4:	00002e80 	.word	0x00002e80

000008d8 <configure_pwm_tcc>:

void configure_pwm_tcc(void) {
     8d8:	b570      	push	{r4, r5, r6, lr}
  tcc_get_config_defaults(&config_tcc, CONF_PWM_MODULE);
     8da:	4d1b      	ldr	r5, [pc, #108]	; (948 <configure_pwm_tcc+0x70>)
     8dc:	4c1b      	ldr	r4, [pc, #108]	; (94c <configure_pwm_tcc+0x74>)
     8de:	0029      	movs	r1, r5
     8e0:	0020      	movs	r0, r4
     8e2:	f001 fae7 	bl	1eb4 <tcc_get_config_defaults>
  config_tcc.compare.wave_generation = TCC_WAVE_GENERATION_SINGLE_SLOPE_PWM;
     8e6:	2302      	movs	r3, #2
     8e8:	7623      	strb	r3, [r4, #24]
  config_tcc.counter.period = CONF_DEFAULT_PERIOD;
     8ea:	4b19      	ldr	r3, [pc, #100]	; (950 <configure_pwm_tcc+0x78>)
     8ec:	6063      	str	r3, [r4, #4]
  config_tcc.counter.clock_prescaler = TCC_CLOCK_PRESCALER_DIV64;
     8ee:	2205      	movs	r2, #5
     8f0:	72e2      	strb	r2, [r4, #11]

  config_tcc.compare.match[RED_CHANNEL] = ZERO_DUTY_CYCLE;
     8f2:	2300      	movs	r3, #0
     8f4:	61e3      	str	r3, [r4, #28]
  config_tcc.compare.match[BLUE_CHANNEL] = ZERO_DUTY_CYCLE;
     8f6:	6263      	str	r3, [r4, #36]	; 0x24
  config_tcc.compare.match[GREEN_CHANNEL] = ZERO_DUTY_CYCLE;
     8f8:	6223      	str	r3, [r4, #32]
  config_tcc.compare.match[WHITE_CHANNEL] = ZERO_DUTY_CYCLE;
     8fa:	62a3      	str	r3, [r4, #40]	; 0x28

  config_tcc.pins.wave_out_pin[RED_CHANNEL] = PIN_PA04F_TCC0_WO0; // RED
     8fc:	2104      	movs	r1, #4
     8fe:	65a1      	str	r1, [r4, #88]	; 0x58
  config_tcc.pins.wave_out_pin_mux[RED_CHANNEL] = MUX_PA04F_TCC0_WO0;
     900:	67a2      	str	r2, [r4, #120]	; 0x78
  config_tcc.pins.enable_wave_out_pin[RED_CHANNEL] = true;
     902:	3301      	adds	r3, #1
     904:	2098      	movs	r0, #152	; 0x98
     906:	5423      	strb	r3, [r4, r0]

  config_tcc.pins.wave_out_pin[GREEN_CHANNEL] = PIN_PA05F_TCC0_WO1; // GREEN
     908:	65e2      	str	r2, [r4, #92]	; 0x5c
  config_tcc.pins.wave_out_pin_mux[GREEN_CHANNEL] = MUX_PA05F_TCC0_WO1;
     90a:	67e2      	str	r2, [r4, #124]	; 0x7c
  config_tcc.pins.enable_wave_out_pin[GREEN_CHANNEL] = true;
     90c:	3294      	adds	r2, #148	; 0x94
     90e:	54a3      	strb	r3, [r4, r2]

  config_tcc.pins.wave_out_pin[BLUE_CHANNEL] = PIN_PA08E_TCC0_WO2; // BLUE
     910:	3a91      	subs	r2, #145	; 0x91
     912:	6622      	str	r2, [r4, #96]	; 0x60
  config_tcc.pins.wave_out_pin_mux[BLUE_CHANNEL] = MUX_PA08E_TCC0_WO2;
     914:	3278      	adds	r2, #120	; 0x78
     916:	50a1      	str	r1, [r4, r2]
  config_tcc.pins.enable_wave_out_pin[BLUE_CHANNEL] = true;
     918:	321a      	adds	r2, #26
     91a:	54a3      	strb	r3, [r4, r2]

  config_tcc.pins.wave_out_pin[WHITE_CHANNEL] = PIN_PA09E_TCC0_WO3; // WHITE
     91c:	3a91      	subs	r2, #145	; 0x91
     91e:	6662      	str	r2, [r4, #100]	; 0x64
  config_tcc.pins.wave_out_pin_mux[WHITE_CHANNEL] = MUX_PA09E_TCC0_WO3;
     920:	327b      	adds	r2, #123	; 0x7b
     922:	50a1      	str	r1, [r4, r2]
  config_tcc.pins.enable_wave_out_pin[WHITE_CHANNEL] = true;
     924:	3217      	adds	r2, #23
     926:	54a3      	strb	r3, [r4, r2]

  tcc_init(&tcc_instance, CONF_PWM_MODULE, &config_tcc);
     928:	4e0a      	ldr	r6, [pc, #40]	; (954 <configure_pwm_tcc+0x7c>)
     92a:	0022      	movs	r2, r4
     92c:	0029      	movs	r1, r5
     92e:	0030      	movs	r0, r6
     930:	f001 fb5e 	bl	1ff0 <tcc_init>
	Tcc *const tcc_module = module_inst->hw;
     934:	6832      	ldr	r2, [r6, #0]
	while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_ENABLE) {
     936:	2102      	movs	r1, #2
     938:	6893      	ldr	r3, [r2, #8]
     93a:	4219      	tst	r1, r3
     93c:	d1fc      	bne.n	938 <configure_pwm_tcc+0x60>
	tcc_module->CTRLA.reg |= TCC_CTRLA_ENABLE;
     93e:	6813      	ldr	r3, [r2, #0]
     940:	2102      	movs	r1, #2
     942:	430b      	orrs	r3, r1
     944:	6013      	str	r3, [r2, #0]
  tcc_enable(&tcc_instance);
}
     946:	bd70      	pop	{r4, r5, r6, pc}
     948:	42001400 	.word	0x42001400
     94c:	20000144 	.word	0x20000144
     950:	000004ff 	.word	0x000004ff
     954:	200000e8 	.word	0x200000e8

00000958 <cycle_pwm_led>:
    //break;
  //}
//}


void cycle_pwm_led(void) {
     958:	b510      	push	{r4, lr}
	flash_led_counter = 0;
     95a:	2200      	movs	r2, #0
     95c:	4b0c      	ldr	r3, [pc, #48]	; (990 <cycle_pwm_led+0x38>)
     95e:	601a      	str	r2, [r3, #0]
	switch (pwm_led_toggle_count) {
     960:	4b0c      	ldr	r3, [pc, #48]	; (994 <cycle_pwm_led+0x3c>)
     962:	781b      	ldrb	r3, [r3, #0]
     964:	2b01      	cmp	r3, #1
     966:	d002      	beq.n	96e <cycle_pwm_led+0x16>
     968:	2b06      	cmp	r3, #6
     96a:	d00a      	beq.n	982 <cycle_pwm_led+0x2a>
		case 6:
		pwm_led_toggle_count = 0;
		pwm_led_system_cleanup(); // Reset to 1 for red
		break;
	}
}
     96c:	bd10      	pop	{r4, pc}
		  SET_RED;
     96e:	2000      	movs	r0, #0
     970:	f7ff ff7a 	bl	868 <set_pwm_color>
		  SET_BLU;
     974:	2002      	movs	r0, #2
     976:	f7ff ff77 	bl	868 <set_pwm_color>
		  SET_GRN;
     97a:	2001      	movs	r0, #1
     97c:	f7ff ff74 	bl	868 <set_pwm_color>
		break;
     980:	e7f4      	b.n	96c <cycle_pwm_led+0x14>
		pwm_led_toggle_count = 0;
     982:	2200      	movs	r2, #0
     984:	4b03      	ldr	r3, [pc, #12]	; (994 <cycle_pwm_led+0x3c>)
     986:	701a      	strb	r2, [r3, #0]
		pwm_led_system_cleanup(); // Reset to 1 for red
     988:	f7ff ff5c 	bl	844 <pwm_led_system_cleanup>
}
     98c:	e7ee      	b.n	96c <cycle_pwm_led+0x14>
     98e:	46c0      	nop			; (mov r8, r8)
     990:	20000208 	.word	0x20000208
     994:	2000003f 	.word	0x2000003f

00000998 <configure_pwm_generator>:

bool pulsating_motor_routine = false;
uint8_t motor_toggle_count = -1;
bool motor_running = false;

void configure_pwm_generator(void) {
     998:	b500      	push	{lr}
     99a:	b08f      	sub	sp, #60	; 0x3c
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
     99c:	aa01      	add	r2, sp, #4
     99e:	2300      	movs	r3, #0
     9a0:	2100      	movs	r1, #0
     9a2:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
     9a4:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
     9a6:	2000      	movs	r0, #0
     9a8:	7050      	strb	r0, [r2, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35) || (WLR089)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
     9aa:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
     9ac:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
     9ae:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
     9b0:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
     9b2:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
     9b4:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
     9b6:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
     9b8:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
     9ba:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
     9bc:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
     9be:	8593      	strh	r3, [r2, #44]	; 0x2c
  struct tc_config config_tc;
  tc_get_config_defaults(&config_tc);

  config_tc.clock_source = TC_CLOCK_SOURCE;
  config_tc.counter_size = TC_COUNTER_SIZE;
     9c0:	3304      	adds	r3, #4
     9c2:	7093      	strb	r3, [r2, #2]
  config_tc.clock_prescaler = TC_CLOCK_PRESCALER;
     9c4:	21a0      	movs	r1, #160	; 0xa0
     9c6:	00c9      	lsls	r1, r1, #3
     9c8:	8091      	strh	r1, [r2, #4]

  config_tc.counter_8_bit.value = 0;
  config_tc.counter_8_bit.period = PWM_PERIOD_VALUE;
     9ca:	2055      	movs	r0, #85	; 0x55
     9cc:	2129      	movs	r1, #41	; 0x29
     9ce:	5450      	strb	r0, [r2, r1]

  config_tc.counter_8_bit.compare_capture_channel[0] = INITIAL_DUTY_CYCLE;
     9d0:	3840      	subs	r0, #64	; 0x40
     9d2:	3101      	adds	r1, #1
     9d4:	5450      	strb	r0, [r2, r1]

  config_tc.wave_generation = TC_WAVE_GENERATION_NORMAL_PWM;
     9d6:	3116      	adds	r1, #22
     9d8:	7191      	strb	r1, [r2, #6]
  config_tc.pwm_channel[0].pin_out = PWM_PIN_OUT;
     9da:	3936      	subs	r1, #54	; 0x36
     9dc:	6151      	str	r1, [r2, #20]
  config_tc.pwm_channel[0].pin_mux = PWM_MUX_OUT;
     9de:	6193      	str	r3, [r2, #24]

  config_tc.pwm_channel[0].enabled = true;
     9e0:	3b03      	subs	r3, #3
     9e2:	7413      	strb	r3, [r2, #16]

  tc_init(&pwm_generator_instance, PWM_GENERATOR, &config_tc);
     9e4:	4902      	ldr	r1, [pc, #8]	; (9f0 <configure_pwm_generator+0x58>)
     9e6:	4803      	ldr	r0, [pc, #12]	; (9f4 <configure_pwm_generator+0x5c>)
     9e8:	f001 fd54 	bl	2494 <tc_init>
}
     9ec:	b00f      	add	sp, #60	; 0x3c
     9ee:	bd00      	pop	{pc}
     9f0:	42001c00 	.word	0x42001c00
     9f4:	200001e8 	.word	0x200001e8

000009f8 <motor_enable>:

void motor_enable(void) {
     9f8:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     9fa:	4b09      	ldr	r3, [pc, #36]	; (a20 <motor_enable+0x28>)
     9fc:	681a      	ldr	r2, [r3, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     9fe:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
     a00:	b25b      	sxtb	r3, r3
     a02:	2b00      	cmp	r3, #0
     a04:	dbfb      	blt.n	9fe <motor_enable+0x6>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
     a06:	8813      	ldrh	r3, [r2, #0]
     a08:	2102      	movs	r1, #2
     a0a:	430b      	orrs	r3, r1
     a0c:	8013      	strh	r3, [r2, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     a0e:	2240      	movs	r2, #64	; 0x40
     a10:	4b04      	ldr	r3, [pc, #16]	; (a24 <motor_enable+0x2c>)
     a12:	619a      	str	r2, [r3, #24]
  tc_enable(&pwm_generator_instance);
  port_pin_set_output_level(MOTOR_NSLEEP_PIN, HIGH);
  motor_running = true;
     a14:	3a3f      	subs	r2, #63	; 0x3f
     a16:	4b04      	ldr	r3, [pc, #16]	; (a28 <motor_enable+0x30>)
     a18:	701a      	strb	r2, [r3, #0]
  set_motor_speed_1_indication();
     a1a:	f001 ffc3 	bl	29a4 <set_motor_speed_1_indication>
}
     a1e:	bd10      	pop	{r4, pc}
     a20:	200001e8 	.word	0x200001e8
     a24:	41004400 	.word	0x41004400
     a28:	20000041 	.word	0x20000041

00000a2c <motor_disable>:

void motor_disable(void) {
     a2c:	b510      	push	{r4, lr}
  pulsating_motor_routine = false;
     a2e:	2300      	movs	r3, #0
     a30:	4a0e      	ldr	r2, [pc, #56]	; (a6c <motor_disable+0x40>)
     a32:	7013      	strb	r3, [r2, #0]
  motor_toggle_count = -1;
     a34:	21ff      	movs	r1, #255	; 0xff
     a36:	4a0e      	ldr	r2, [pc, #56]	; (a70 <motor_disable+0x44>)
     a38:	7011      	strb	r1, [r2, #0]
  motor_running = false;
     a3a:	4a0e      	ldr	r2, [pc, #56]	; (a74 <motor_disable+0x48>)
     a3c:	7013      	strb	r3, [r2, #0]
  tc_set_compare_value(&pwm_generator_instance, TC_COMPARE_CAPTURE_CHANNEL_0,
     a3e:	4c0e      	ldr	r4, [pc, #56]	; (a78 <motor_disable+0x4c>)
     a40:	2215      	movs	r2, #21
     a42:	2100      	movs	r1, #0
     a44:	0020      	movs	r0, r4
     a46:	f001 fe35 	bl	26b4 <tc_set_compare_value>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     a4a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     a4c:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
     a4e:	b25b      	sxtb	r3, r3
     a50:	2b00      	cmp	r3, #0
     a52:	dbfb      	blt.n	a4c <motor_disable+0x20>
		/* Wait for sync */
	}

	/* Disbale interrupt */
	tc_module->INTENCLR.reg = TC_INTENCLR_MASK;
     a54:	233b      	movs	r3, #59	; 0x3b
     a56:	7313      	strb	r3, [r2, #12]
	/* Clear interrupt flag */
	tc_module->INTFLAG.reg = TC_INTFLAG_MASK;
     a58:	7393      	strb	r3, [r2, #14]

	/* Disable TC module */
	tc_module->CTRLA.reg  &= ~TC_CTRLA_ENABLE;
     a5a:	8813      	ldrh	r3, [r2, #0]
     a5c:	2102      	movs	r1, #2
     a5e:	438b      	bics	r3, r1
     a60:	8013      	strh	r3, [r2, #0]
	} else {
		port_base->OUTCLR.reg = pin_mask;
     a62:	2240      	movs	r2, #64	; 0x40
     a64:	4b05      	ldr	r3, [pc, #20]	; (a7c <motor_disable+0x50>)
     a66:	615a      	str	r2, [r3, #20]
                       INITIAL_DUTY_CYCLE);
  tc_disable(&pwm_generator_instance);
  port_pin_set_output_level(MOTOR_NSLEEP_PIN, LOW);
}
     a68:	bd10      	pop	{r4, pc}
     a6a:	46c0      	nop			; (mov r8, r8)
     a6c:	20000042 	.word	0x20000042
     a70:	20000008 	.word	0x20000008
     a74:	20000041 	.word	0x20000041
     a78:	200001e8 	.word	0x200001e8
     a7c:	41004400 	.word	0x41004400

00000a80 <cycle_pwm_motor>:

void cycle_pwm_motor(void) {
     a80:	b510      	push	{r4, lr}
  {
    if (motor_running) {
     a82:	4b16      	ldr	r3, [pc, #88]	; (adc <cycle_pwm_motor+0x5c>)
     a84:	781b      	ldrb	r3, [r3, #0]
     a86:	2b00      	cmp	r3, #0
     a88:	d008      	beq.n	a9c <cycle_pwm_motor+0x1c>
      if (motor_toggle_count == 2) {
     a8a:	4b15      	ldr	r3, [pc, #84]	; (ae0 <cycle_pwm_motor+0x60>)
     a8c:	781b      	ldrb	r3, [r3, #0]
     a8e:	2b02      	cmp	r3, #2
     a90:	d005      	beq.n	a9e <cycle_pwm_motor+0x1e>
        tc_set_compare_value(&pwm_generator_instance,
                             TC_COMPARE_CAPTURE_CHANNEL_0, FIRST_DUTY_CYCLE);
        set_motor_speed_2_indication();
      } else if (motor_toggle_count == 3) {
     a92:	2b03      	cmp	r3, #3
     a94:	d00b      	beq.n	aae <cycle_pwm_motor+0x2e>
        tc_set_compare_value(&pwm_generator_instance,
                             TC_COMPARE_CAPTURE_CHANNEL_0, SECOND_DUTY_CYCLE);
        set_motor_speed_3_indication();
      } else if (motor_toggle_count == 4) {
     a96:	2b04      	cmp	r3, #4
     a98:	d011      	beq.n	abe <cycle_pwm_motor+0x3e>
        tc_set_compare_value(&pwm_generator_instance,
                             TC_COMPARE_CAPTURE_CHANNEL_0, SECOND_DUTY_CYCLE);
        set_motor_pulsating_indication();
      }

      else if (motor_toggle_count > 4) {
     a9a:	d81b      	bhi.n	ad4 <cycle_pwm_motor+0x54>
        motor_disable();
      }
    }
  }
}
     a9c:	bd10      	pop	{r4, pc}
        tc_set_compare_value(&pwm_generator_instance,
     a9e:	2222      	movs	r2, #34	; 0x22
     aa0:	2100      	movs	r1, #0
     aa2:	4810      	ldr	r0, [pc, #64]	; (ae4 <cycle_pwm_motor+0x64>)
     aa4:	f001 fe06 	bl	26b4 <tc_set_compare_value>
        set_motor_speed_2_indication();
     aa8:	f001 ffa6 	bl	29f8 <set_motor_speed_2_indication>
     aac:	e7f6      	b.n	a9c <cycle_pwm_motor+0x1c>
        tc_set_compare_value(&pwm_generator_instance,
     aae:	224d      	movs	r2, #77	; 0x4d
     ab0:	2100      	movs	r1, #0
     ab2:	480c      	ldr	r0, [pc, #48]	; (ae4 <cycle_pwm_motor+0x64>)
     ab4:	f001 fdfe 	bl	26b4 <tc_set_compare_value>
        set_motor_speed_3_indication();
     ab8:	f001 ffca 	bl	2a50 <set_motor_speed_3_indication>
     abc:	e7ee      	b.n	a9c <cycle_pwm_motor+0x1c>
        pulsating_motor_routine = true;
     abe:	2201      	movs	r2, #1
     ac0:	4b09      	ldr	r3, [pc, #36]	; (ae8 <cycle_pwm_motor+0x68>)
     ac2:	701a      	strb	r2, [r3, #0]
        tc_set_compare_value(&pwm_generator_instance,
     ac4:	324c      	adds	r2, #76	; 0x4c
     ac6:	2100      	movs	r1, #0
     ac8:	4806      	ldr	r0, [pc, #24]	; (ae4 <cycle_pwm_motor+0x64>)
     aca:	f001 fdf3 	bl	26b4 <tc_set_compare_value>
        set_motor_pulsating_indication();
     ace:	f001 ffeb 	bl	2aa8 <set_motor_pulsating_indication>
     ad2:	e7e3      	b.n	a9c <cycle_pwm_motor+0x1c>
        motor_disable();
     ad4:	f7ff ffaa 	bl	a2c <motor_disable>
}
     ad8:	e7e0      	b.n	a9c <cycle_pwm_motor+0x1c>
     ada:	46c0      	nop			; (mov r8, r8)
     adc:	20000041 	.word	0x20000041
     ae0:	20000008 	.word	0x20000008
     ae4:	200001e8 	.word	0x200001e8
     ae8:	20000042 	.word	0x20000042

00000aec <toggle_nsleep>:

void toggle_nsleep(void) {
  static bool PULSATING_MOTOR = false;
  if (pulsating_motor_routine) {
     aec:	4b0a      	ldr	r3, [pc, #40]	; (b18 <toggle_nsleep+0x2c>)
     aee:	781b      	ldrb	r3, [r3, #0]
     af0:	2b00      	cmp	r3, #0
     af2:	d009      	beq.n	b08 <toggle_nsleep+0x1c>
    if (PULSATING_MOTOR) {
     af4:	4b09      	ldr	r3, [pc, #36]	; (b1c <toggle_nsleep+0x30>)
     af6:	781b      	ldrb	r3, [r3, #0]
     af8:	2b00      	cmp	r3, #0
     afa:	d106      	bne.n	b0a <toggle_nsleep+0x1e>
      port_pin_set_output_level(MOTOR_NSLEEP_PIN, LOW);
      PULSATING_MOTOR = false;
    } else {
      PULSATING_MOTOR = true;
     afc:	2201      	movs	r2, #1
     afe:	4b07      	ldr	r3, [pc, #28]	; (b1c <toggle_nsleep+0x30>)
     b00:	701a      	strb	r2, [r3, #0]
		port_base->OUTSET.reg = pin_mask;
     b02:	323f      	adds	r2, #63	; 0x3f
     b04:	4b06      	ldr	r3, [pc, #24]	; (b20 <toggle_nsleep+0x34>)
     b06:	619a      	str	r2, [r3, #24]
      port_pin_set_output_level(MOTOR_NSLEEP_PIN, HIGH);	  
    }
  }
}
     b08:	4770      	bx	lr
		port_base->OUTCLR.reg = pin_mask;
     b0a:	2240      	movs	r2, #64	; 0x40
     b0c:	4b04      	ldr	r3, [pc, #16]	; (b20 <toggle_nsleep+0x34>)
     b0e:	615a      	str	r2, [r3, #20]
      PULSATING_MOTOR = false;
     b10:	2200      	movs	r2, #0
     b12:	4b02      	ldr	r3, [pc, #8]	; (b1c <toggle_nsleep+0x30>)
     b14:	701a      	strb	r2, [r3, #0]
     b16:	e7f7      	b.n	b08 <toggle_nsleep+0x1c>
     b18:	20000042 	.word	0x20000042
     b1c:	20000040 	.word	0x20000040
     b20:	41004400 	.word	0x41004400

00000b24 <system_inactive>:
extern bool is_cycle_led;
int SleepTickCount;
// extern int flash_led_counter = 0;
// void flash_pwm_led(void);

void system_inactive(void) {
     b24:	b510      	push	{r4, lr}
  motor_disable();          // shutdown PWM motor
     b26:	f7ff ff81 	bl	a2c <motor_disable>
  pwm_led_system_cleanup(); // shutdown illumination led
     b2a:	f7ff fe8b 	bl	844 <pwm_led_system_cleanup>
  is_cycle_led = false;
     b2e:	2300      	movs	r3, #0
     b30:	4a03      	ldr	r2, [pc, #12]	; (b40 <system_inactive+0x1c>)
     b32:	7013      	strb	r3, [r2, #0]
  pwm_led_toggle_count = 0; // reset counter to start the routine from beginning
     b34:	4a03      	ldr	r2, [pc, #12]	; (b44 <system_inactive+0x20>)
     b36:	7013      	strb	r3, [r2, #0]
  reset_chip();
     b38:	f001 fe8c 	bl	2854 <reset_chip>
}
     b3c:	bd10      	pop	{r4, pc}
     b3e:	46c0      	nop			; (mov r8, r8)
     b40:	20000204 	.word	0x20000204
     b44:	2000003f 	.word	0x2000003f

00000b48 <regular_routine>:

void regular_routine(void) {
     b48:	b510      	push	{r4, lr}

  /** shift from button 1 --> 2 11/17

  **/

  if (is_button_two_pressed()) {
     b4a:	f7ff fe1b 	bl	784 <is_button_two_pressed>
     b4e:	2800      	cmp	r0, #0
     b50:	d031      	beq.n	bb6 <regular_routine+0x6e>
    SleepTickCount = SLEEP_TICK_COUNT;
     b52:	4a30      	ldr	r2, [pc, #192]	; (c14 <regular_routine+0xcc>)
     b54:	4b30      	ldr	r3, [pc, #192]	; (c18 <regular_routine+0xd0>)
     b56:	601a      	str	r2, [r3, #0]
    if (LongPressB2Flag) {
     b58:	4b30      	ldr	r3, [pc, #192]	; (c1c <regular_routine+0xd4>)
     b5a:	781b      	ldrb	r3, [r3, #0]
     b5c:	2b00      	cmp	r3, #0
     b5e:	d125      	bne.n	bac <regular_routine+0x64>
      system_inactive();
      LongPressB2Flag = false; // ALLOW IT TO CYCLE AGAIN
    } else {
      if (!motor_status_changed && !led_button_status_changed &&
     b60:	4b2f      	ldr	r3, [pc, #188]	; (c20 <regular_routine+0xd8>)
     b62:	781b      	ldrb	r3, [r3, #0]
     b64:	2b00      	cmp	r3, #0
     b66:	d126      	bne.n	bb6 <regular_routine+0x6e>
     b68:	4b2e      	ldr	r3, [pc, #184]	; (c24 <regular_routine+0xdc>)
     b6a:	781b      	ldrb	r3, [r3, #0]
     b6c:	2b00      	cmp	r3, #0
     b6e:	d122      	bne.n	bb6 <regular_routine+0x6e>
          !Vbus_State) { // makeshift to stop led array working when connected
     b70:	4b2d      	ldr	r3, [pc, #180]	; (c28 <regular_routine+0xe0>)
      if (!motor_status_changed && !led_button_status_changed &&
     b72:	781b      	ldrb	r3, [r3, #0]
     b74:	2b00      	cmp	r3, #0
     b76:	d11e      	bne.n	bb6 <regular_routine+0x6e>
        led_button_status_changed = true;
     b78:	3301      	adds	r3, #1
     b7a:	4a2a      	ldr	r2, [pc, #168]	; (c24 <regular_routine+0xdc>)
     b7c:	7013      	strb	r3, [r2, #0]
        motor_status_changed = true;
     b7e:	4a28      	ldr	r2, [pc, #160]	; (c20 <regular_routine+0xd8>)
     b80:	7013      	strb	r3, [r2, #0]
        pwm_led_toggle_count++;
     b82:	4a2a      	ldr	r2, [pc, #168]	; (c2c <regular_routine+0xe4>)
     b84:	7813      	ldrb	r3, [r2, #0]
     b86:	3301      	adds	r3, #1
     b88:	7013      	strb	r3, [r2, #0]
        motor_toggle_count++;
     b8a:	4a29      	ldr	r2, [pc, #164]	; (c30 <regular_routine+0xe8>)
     b8c:	7813      	ldrb	r3, [r2, #0]
     b8e:	3301      	adds	r3, #1
     b90:	7013      	strb	r3, [r2, #0]

        // if (motor_toggle_count == 0) {
        // led_wave_flag = true;
        //}
        // if(!BATTERY_LOWEST){
        cycle_pwm_led();
     b92:	f7ff fee1 	bl	958 <cycle_pwm_led>
        if (!motor_running && motor_toggle_count == 1) {
     b96:	4b27      	ldr	r3, [pc, #156]	; (c34 <regular_routine+0xec>)
     b98:	781b      	ldrb	r3, [r3, #0]
     b9a:	2b00      	cmp	r3, #0
     b9c:	d103      	bne.n	ba6 <regular_routine+0x5e>
     b9e:	4b24      	ldr	r3, [pc, #144]	; (c30 <regular_routine+0xe8>)
     ba0:	781b      	ldrb	r3, [r3, #0]
     ba2:	2b01      	cmp	r3, #1
     ba4:	d024      	beq.n	bf0 <regular_routine+0xa8>
          motor_enable();
        } else {
          cycle_pwm_motor();
     ba6:	f7ff ff6b 	bl	a80 <cycle_pwm_motor>
     baa:	e004      	b.n	bb6 <regular_routine+0x6e>
      system_inactive();
     bac:	f7ff ffba 	bl	b24 <system_inactive>
      LongPressB2Flag = false; // ALLOW IT TO CYCLE AGAIN
     bb0:	2200      	movs	r2, #0
     bb2:	4b1a      	ldr	r3, [pc, #104]	; (c1c <regular_routine+0xd4>)
     bb4:	701a      	strb	r2, [r3, #0]
        }
      }
    }
  }

  if (BUTTON_TWO_RELEASE_STATUS) {
     bb6:	4b20      	ldr	r3, [pc, #128]	; (c38 <regular_routine+0xf0>)
     bb8:	781b      	ldrb	r3, [r3, #0]
     bba:	2b00      	cmp	r3, #0
     bbc:	d004      	beq.n	bc8 <regular_routine+0x80>
    motor_status_changed = false;
     bbe:	2300      	movs	r3, #0
     bc0:	4a17      	ldr	r2, [pc, #92]	; (c20 <regular_routine+0xd8>)
     bc2:	7013      	strb	r3, [r2, #0]
    led_button_status_changed = false;
     bc4:	4a17      	ldr	r2, [pc, #92]	; (c24 <regular_routine+0xdc>)
     bc6:	7013      	strb	r3, [r2, #0]
  }

  if (BATTERY_LOWEST) {
     bc8:	4b1c      	ldr	r3, [pc, #112]	; (c3c <regular_routine+0xf4>)
     bca:	781b      	ldrb	r3, [r3, #0]
     bcc:	2b00      	cmp	r3, #0
     bce:	d112      	bne.n	bf6 <regular_routine+0xae>
  //}
  // if (BUTTON_TWO_RELEASE_STATUS) {
  // led_button_status_changed = false;
  //}

  if (Vbus_State == false) {
     bd0:	4b15      	ldr	r3, [pc, #84]	; (c28 <regular_routine+0xe0>)
     bd2:	781b      	ldrb	r3, [r3, #0]
     bd4:	2b00      	cmp	r3, #0
     bd6:	d00a      	beq.n	bee <regular_routine+0xa6>
    ; // Enable Motor PWM
  } else {

    if (motor_running) {
     bd8:	4b16      	ldr	r3, [pc, #88]	; (c34 <regular_routine+0xec>)
     bda:	781b      	ldrb	r3, [r3, #0]
     bdc:	2b00      	cmp	r3, #0
     bde:	d112      	bne.n	c06 <regular_routine+0xbe>
      system_inactive();
    }
    // ITS PLUGGED IN
    if (Chargn_On_State == false) { // battery charging (plugged in)
     be0:	4b17      	ldr	r3, [pc, #92]	; (c40 <regular_routine+0xf8>)
     be2:	781b      	ldrb	r3, [r3, #0]
     be4:	2b00      	cmp	r3, #0
     be6:	d011      	beq.n	c0c <regular_routine+0xc4>
      BATTERY_CHARGING = true;      // show battery charge routine
    } else {
      BATTERY_CHARGING = false;
     be8:	2200      	movs	r2, #0
     bea:	4b16      	ldr	r3, [pc, #88]	; (c44 <regular_routine+0xfc>)
     bec:	701a      	strb	r2, [r3, #0]
    }
  }
}
     bee:	bd10      	pop	{r4, pc}
          motor_enable();
     bf0:	f7ff ff02 	bl	9f8 <motor_enable>
     bf4:	e7df      	b.n	bb6 <regular_routine+0x6e>
    motor_disable();          // shutdown PWM motor
     bf6:	f7ff ff19 	bl	a2c <motor_disable>
    pwm_led_system_cleanup(); // shutdown illumination led
     bfa:	f7ff fe23 	bl	844 <pwm_led_system_cleanup>
    pwm_led_toggle_count = 0;
     bfe:	2200      	movs	r2, #0
     c00:	4b0a      	ldr	r3, [pc, #40]	; (c2c <regular_routine+0xe4>)
     c02:	701a      	strb	r2, [r3, #0]
     c04:	e7e4      	b.n	bd0 <regular_routine+0x88>
      system_inactive();
     c06:	f7ff ff8d 	bl	b24 <system_inactive>
     c0a:	e7e9      	b.n	be0 <regular_routine+0x98>
      BATTERY_CHARGING = true;      // show battery charge routine
     c0c:	2201      	movs	r2, #1
     c0e:	4b0d      	ldr	r3, [pc, #52]	; (c44 <regular_routine+0xfc>)
     c10:	701a      	strb	r2, [r3, #0]
     c12:	e7ec      	b.n	bee <regular_routine+0xa6>
     c14:	00000bb8 	.word	0x00000bb8
     c18:	2000000c 	.word	0x2000000c
     c1c:	2000003e 	.word	0x2000003e
     c20:	20000048 	.word	0x20000048
     c24:	20000047 	.word	0x20000047
     c28:	2000020e 	.word	0x2000020e
     c2c:	2000003f 	.word	0x2000003f
     c30:	20000008 	.word	0x20000008
     c34:	20000041 	.word	0x20000041
     c38:	2000003d 	.word	0x2000003d
     c3c:	20000046 	.word	0x20000046
     c40:	2000020f 	.word	0x2000020f
     c44:	20000044 	.word	0x20000044

00000c48 <get_battery_level>:
//}
//}

void get_battery_level(void) {
  // bool logic = !motor_running && !Vbus_State;
  bool logic = !Vbus_State;
     c48:	4b20      	ldr	r3, [pc, #128]	; (ccc <get_battery_level+0x84>)
  if (logic) {
     c4a:	781b      	ldrb	r3, [r3, #0]
     c4c:	2b00      	cmp	r3, #0
     c4e:	d134      	bne.n	cba <get_battery_level+0x72>
    if (adc_result <= VOLTAGE_THRESH_LOWEST) {
     c50:	4b1f      	ldr	r3, [pc, #124]	; (cd0 <get_battery_level+0x88>)
     c52:	881b      	ldrh	r3, [r3, #0]
     c54:	4a1f      	ldr	r2, [pc, #124]	; (cd4 <get_battery_level+0x8c>)
     c56:	4293      	cmp	r3, r2
     c58:	d914      	bls.n	c84 <get_battery_level+0x3c>
      // LOWEST SITUATION
      BATTERY_LOWEST = true;
      BATTERY_LOW = false;
      BATTERY_CHARGED = false;

    } else if (adc_result > VOLTAGE_THRESH_LOWEST &&
     c5a:	4a1f      	ldr	r2, [pc, #124]	; (cd8 <get_battery_level+0x90>)
     c5c:	189a      	adds	r2, r3, r2
     c5e:	b292      	uxth	r2, r2
     c60:	2a23      	cmp	r2, #35	; 0x23
     c62:	d918      	bls.n	c96 <get_battery_level+0x4e>
      // LOW SITUATION
      BATTERY_LOWEST = false;
      BATTERY_LOW = true;
      BATTERY_CHARGED = false;

    } else if (adc_result > VOLTAGE_THRESH_LOW &&
     c64:	4a1d      	ldr	r2, [pc, #116]	; (cdc <get_battery_level+0x94>)
     c66:	4694      	mov	ip, r2
     c68:	4463      	add	r3, ip
     c6a:	226c      	movs	r2, #108	; 0x6c
     c6c:	32ff      	adds	r2, #255	; 0xff
     c6e:	b29b      	uxth	r3, r3
     c70:	4293      	cmp	r3, r2
     c72:	d819      	bhi.n	ca8 <get_battery_level+0x60>
               adc_result <= VOLTAGE_THRESH_MAX) {
      BATTERY_LOWEST = false;
     c74:	2300      	movs	r3, #0
     c76:	4a1a      	ldr	r2, [pc, #104]	; (ce0 <get_battery_level+0x98>)
     c78:	7013      	strb	r3, [r2, #0]
      BATTERY_LOW = false;
     c7a:	4a1a      	ldr	r2, [pc, #104]	; (ce4 <get_battery_level+0x9c>)
     c7c:	7013      	strb	r3, [r2, #0]
      BATTERY_CHARGED = false;
     c7e:	4a1a      	ldr	r2, [pc, #104]	; (ce8 <get_battery_level+0xa0>)
     c80:	7013      	strb	r3, [r2, #0]
     c82:	e021      	b.n	cc8 <get_battery_level+0x80>
      BATTERY_LOWEST = true;
     c84:	2201      	movs	r2, #1
     c86:	4b16      	ldr	r3, [pc, #88]	; (ce0 <get_battery_level+0x98>)
     c88:	701a      	strb	r2, [r3, #0]
      BATTERY_LOW = false;
     c8a:	2300      	movs	r3, #0
     c8c:	4a15      	ldr	r2, [pc, #84]	; (ce4 <get_battery_level+0x9c>)
     c8e:	7013      	strb	r3, [r2, #0]
      BATTERY_CHARGED = false;
     c90:	4a15      	ldr	r2, [pc, #84]	; (ce8 <get_battery_level+0xa0>)
     c92:	7013      	strb	r3, [r2, #0]
     c94:	e018      	b.n	cc8 <get_battery_level+0x80>
      BATTERY_LOWEST = false;
     c96:	2300      	movs	r3, #0
     c98:	4a11      	ldr	r2, [pc, #68]	; (ce0 <get_battery_level+0x98>)
     c9a:	7013      	strb	r3, [r2, #0]
      BATTERY_LOW = true;
     c9c:	2101      	movs	r1, #1
     c9e:	4a11      	ldr	r2, [pc, #68]	; (ce4 <get_battery_level+0x9c>)
     ca0:	7011      	strb	r1, [r2, #0]
      BATTERY_CHARGED = false;
     ca2:	4a11      	ldr	r2, [pc, #68]	; (ce8 <get_battery_level+0xa0>)
     ca4:	7013      	strb	r3, [r2, #0]
     ca6:	e00f      	b.n	cc8 <get_battery_level+0x80>
    } else {
      BATTERY_LOWEST = false;
     ca8:	2300      	movs	r3, #0
     caa:	4a0d      	ldr	r2, [pc, #52]	; (ce0 <get_battery_level+0x98>)
     cac:	7013      	strb	r3, [r2, #0]
      BATTERY_LOW = false;
     cae:	4a0d      	ldr	r2, [pc, #52]	; (ce4 <get_battery_level+0x9c>)
     cb0:	7013      	strb	r3, [r2, #0]
      BATTERY_CHARGED = true;
     cb2:	2201      	movs	r2, #1
     cb4:	4b0c      	ldr	r3, [pc, #48]	; (ce8 <get_battery_level+0xa0>)
     cb6:	701a      	strb	r2, [r3, #0]
     cb8:	e006      	b.n	cc8 <get_battery_level+0x80>
    }
  } else {
    if (Charged_State) {
     cba:	4b0c      	ldr	r3, [pc, #48]	; (cec <get_battery_level+0xa4>)
     cbc:	781b      	ldrb	r3, [r3, #0]
     cbe:	2b00      	cmp	r3, #0
     cc0:	d002      	beq.n	cc8 <get_battery_level+0x80>
      BATTERY_CHARGED = true;
     cc2:	2201      	movs	r2, #1
     cc4:	4b08      	ldr	r3, [pc, #32]	; (ce8 <get_battery_level+0xa0>)
     cc6:	701a      	strb	r2, [r3, #0]
    }
  }
}
     cc8:	4770      	bx	lr
     cca:	46c0      	nop			; (mov r8, r8)
     ccc:	2000020e 	.word	0x2000020e
     cd0:	20000098 	.word	0x20000098
     cd4:	00000c4d 	.word	0x00000c4d
     cd8:	fffff3b2 	.word	0xfffff3b2
     cdc:	fffff38e 	.word	0xfffff38e
     ce0:	20000046 	.word	0x20000046
     ce4:	20000045 	.word	0x20000045
     ce8:	20000043 	.word	0x20000043
     cec:	20000210 	.word	0x20000210

00000cf0 <put_to_sleep>:
/* LOGIC MACHINE */
/************************************************************************/
void sys_sleep_logic(void);
void put_to_sleep(void);

void put_to_sleep(void) {
     cf0:	b510      	push	{r4, lr}
  system_inactive(); // once entered sleep mode -- sys inactive
     cf2:	f7ff ff17 	bl	b24 <system_inactive>
			SCB->SCR &= ~SCB_SCR_SLEEPDEEP_Msk;
			PM->SLEEP.reg = sleep_mode;
			break;

		case SYSTEM_SLEEPMODE_STANDBY:
			SCB->SCR |=  SCB_SCR_SLEEPDEEP_Msk;
     cf6:	4a04      	ldr	r2, [pc, #16]	; (d08 <put_to_sleep+0x18>)
     cf8:	6913      	ldr	r3, [r2, #16]
     cfa:	2104      	movs	r1, #4
     cfc:	430b      	orrs	r3, r1
     cfe:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     d00:	f3bf 8f4f 	dsb	sy
 * \ref system_set_sleepmode until woken by an interrupt.
 */
static inline void system_sleep(void)
{
	__DSB();
	__WFI();
     d04:	bf30      	wfi
  system_set_sleepmode(SYSTEM_SLEEPMODE_STANDBY); // set sleep mode 0
  system_sleep();
}
     d06:	bd10      	pop	{r4, pc}
     d08:	e000ed00 	.word	0xe000ed00

00000d0c <system_logic>:

void sys_sleep_logic(void) { put_to_sleep(); }

void system_logic(void) {
     d0c:	b510      	push	{r4, lr}
  if (SYS_TICK_10MS) {
     d0e:	4b12      	ldr	r3, [pc, #72]	; (d58 <system_logic+0x4c>)
     d10:	781b      	ldrb	r3, [r3, #0]
     d12:	2b00      	cmp	r3, #0
     d14:	d108      	bne.n	d28 <system_logic+0x1c>
    //if (is_cycle_led){
		//flicker_pwm_led();
	//}
  //}

  if (SYS_TICK_200MS) {
     d16:	4b11      	ldr	r3, [pc, #68]	; (d5c <system_logic+0x50>)
     d18:	781b      	ldrb	r3, [r3, #0]
     d1a:	2b00      	cmp	r3, #0
     d1c:	d10c      	bne.n	d38 <system_logic+0x2c>
    // flash_pwm_led();
    //} else {
    // flash_led_counter = 0;
    //}
  }
  if (SYS_SLEEP) {
     d1e:	4b10      	ldr	r3, [pc, #64]	; (d60 <system_logic+0x54>)
     d20:	781b      	ldrb	r3, [r3, #0]
     d22:	2b00      	cmp	r3, #0
     d24:	d112      	bne.n	d4c <system_logic+0x40>
    SYS_SLEEP = false;
    sys_sleep_logic();
  }
}
     d26:	bd10      	pop	{r4, pc}
    SYS_TICK_10MS = false;
     d28:	2200      	movs	r2, #0
     d2a:	4b0b      	ldr	r3, [pc, #44]	; (d58 <system_logic+0x4c>)
     d2c:	701a      	strb	r2, [r3, #0]
    system_state(); // Get latest system_state
     d2e:	f000 f9e3 	bl	10f8 <system_state>
    regular_routine();
     d32:	f7ff ff09 	bl	b48 <regular_routine>
     d36:	e7ee      	b.n	d16 <system_logic+0xa>
    SYS_TICK_200MS = false;
     d38:	2200      	movs	r2, #0
     d3a:	4b08      	ldr	r3, [pc, #32]	; (d5c <system_logic+0x50>)
     d3c:	701a      	strb	r2, [r3, #0]
    sample_adc();
     d3e:	f7ff f9f9 	bl	134 <sample_adc>
    get_battery_level();
     d42:	f7ff ff81 	bl	c48 <get_battery_level>
    toggle_nsleep();
     d46:	f7ff fed1 	bl	aec <toggle_nsleep>
     d4a:	e7e8      	b.n	d1e <system_logic+0x12>
    SYS_SLEEP = false;
     d4c:	2200      	movs	r2, #0
     d4e:	4b04      	ldr	r3, [pc, #16]	; (d60 <system_logic+0x54>)
     d50:	701a      	strb	r2, [r3, #0]
void sys_sleep_logic(void) { put_to_sleep(); }
     d52:	f7ff ffcd 	bl	cf0 <put_to_sleep>
}
     d56:	e7e6      	b.n	d26 <system_logic+0x1a>
     d58:	2000004b 	.word	0x2000004b
     d5c:	2000004c 	.word	0x2000004c
     d60:	20000049 	.word	0x20000049

00000d64 <sys_tc_callback>:
  static int tick_count_100ms;
  static int tick_count_200ms;
  // static int tick_count_500ms;
  // static int tick_count_1000ms;

  tick_count_1ms++;
     d64:	4a29      	ldr	r2, [pc, #164]	; (e0c <sys_tc_callback+0xa8>)
     d66:	6813      	ldr	r3, [r2, #0]
     d68:	3301      	adds	r3, #1
     d6a:	6013      	str	r3, [r2, #0]

  // port_pin_toggle_output_level (LED0_PIN);
  // // visually check sys clock on PA16

  // Check for 10ms interval
  if (tick_count_1ms >= 10) {
     d6c:	2b09      	cmp	r3, #9
     d6e:	dd09      	ble.n	d84 <sys_tc_callback+0x20>
    tick_count_10ms++;
     d70:	4a27      	ldr	r2, [pc, #156]	; (e10 <sys_tc_callback+0xac>)
     d72:	6813      	ldr	r3, [r2, #0]
     d74:	3301      	adds	r3, #1
     d76:	6013      	str	r3, [r2, #0]
    tick_count_1ms = 0;
     d78:	2200      	movs	r2, #0
     d7a:	4b24      	ldr	r3, [pc, #144]	; (e0c <sys_tc_callback+0xa8>)
     d7c:	601a      	str	r2, [r3, #0]
    SYS_TICK_10MS = true; // Flag for 10ms interval
     d7e:	3201      	adds	r2, #1
     d80:	4b24      	ldr	r3, [pc, #144]	; (e14 <sys_tc_callback+0xb0>)
     d82:	701a      	strb	r2, [r3, #0]
                          // port_pin_toggle_output_level (LED0_PIN);
                          // //
    // visually check sys clock on PA16
  }

  if (tick_count_10ms >= 2) {
     d84:	4b22      	ldr	r3, [pc, #136]	; (e10 <sys_tc_callback+0xac>)
     d86:	681b      	ldr	r3, [r3, #0]
     d88:	2b01      	cmp	r3, #1
     d8a:	dd06      	ble.n	d9a <sys_tc_callback+0x36>
	tick_count_20ms++;
     d8c:	4922      	ldr	r1, [pc, #136]	; (e18 <sys_tc_callback+0xb4>)
     d8e:	680a      	ldr	r2, [r1, #0]
     d90:	3201      	adds	r2, #1
     d92:	600a      	str	r2, [r1, #0]
	//tick_count_10ms = 0;
	SYS_TICK_20MS = true; // Flag for 18ms interval
     d94:	2101      	movs	r1, #1
     d96:	4a21      	ldr	r2, [pc, #132]	; (e1c <sys_tc_callback+0xb8>)
     d98:	7011      	strb	r1, [r2, #0]
  }
  
  // Check for 50ms interval
  if (tick_count_10ms >= 5) {
     d9a:	2b04      	cmp	r3, #4
     d9c:	dd09      	ble.n	db2 <sys_tc_callback+0x4e>
    tick_count_50ms++;
     d9e:	4a20      	ldr	r2, [pc, #128]	; (e20 <sys_tc_callback+0xbc>)
     da0:	6813      	ldr	r3, [r2, #0]
     da2:	3301      	adds	r3, #1
     da4:	6013      	str	r3, [r2, #0]
    tick_count_10ms = 0;
     da6:	2200      	movs	r2, #0
     da8:	4b19      	ldr	r3, [pc, #100]	; (e10 <sys_tc_callback+0xac>)
     daa:	601a      	str	r2, [r3, #0]
    SYS_TICK_50MS = true; // Flag for 50ms interval
     dac:	3201      	adds	r2, #1
     dae:	4b1d      	ldr	r3, [pc, #116]	; (e24 <sys_tc_callback+0xc0>)
     db0:	701a      	strb	r2, [r3, #0]
                          // //
    // visually check sys clock on PA16
  }

  // Check for 100ms interval
  if (tick_count_50ms >= 2) {
     db2:	4b1b      	ldr	r3, [pc, #108]	; (e20 <sys_tc_callback+0xbc>)
     db4:	681b      	ldr	r3, [r3, #0]
     db6:	2b01      	cmp	r3, #1
     db8:	dd09      	ble.n	dce <sys_tc_callback+0x6a>
    tick_count_100ms++;
     dba:	4a1b      	ldr	r2, [pc, #108]	; (e28 <sys_tc_callback+0xc4>)
     dbc:	6813      	ldr	r3, [r2, #0]
     dbe:	3301      	adds	r3, #1
     dc0:	6013      	str	r3, [r2, #0]
    tick_count_50ms = 0;
     dc2:	2200      	movs	r2, #0
     dc4:	4b16      	ldr	r3, [pc, #88]	; (e20 <sys_tc_callback+0xbc>)
     dc6:	601a      	str	r2, [r3, #0]
    SYS_TICK_100MS = true; // Flag for 100ms interval
     dc8:	3201      	adds	r2, #1
     dca:	4b18      	ldr	r3, [pc, #96]	; (e2c <sys_tc_callback+0xc8>)
     dcc:	701a      	strb	r2, [r3, #0]
                           // //
    // visually check sys clock on PA16
  }

  // Check for 200ms interval
  if (tick_count_100ms >= 2) {
     dce:	4b16      	ldr	r3, [pc, #88]	; (e28 <sys_tc_callback+0xc4>)
     dd0:	681b      	ldr	r3, [r3, #0]
     dd2:	2b01      	cmp	r3, #1
     dd4:	dd10      	ble.n	df8 <sys_tc_callback+0x94>
    tick_count_200ms++;
     dd6:	4a16      	ldr	r2, [pc, #88]	; (e30 <sys_tc_callback+0xcc>)
     dd8:	6813      	ldr	r3, [r2, #0]
     dda:	3301      	adds	r3, #1
     ddc:	6013      	str	r3, [r2, #0]
    tick_count_100ms = 0;
     dde:	2200      	movs	r2, #0
     de0:	4b11      	ldr	r3, [pc, #68]	; (e28 <sys_tc_callback+0xc4>)
     de2:	601a      	str	r2, [r3, #0]
    SYS_TICK_200MS = true; // Flag for 200ms interval
     de4:	3201      	adds	r2, #1
     de6:	4b13      	ldr	r3, [pc, #76]	; (e34 <sys_tc_callback+0xd0>)
     de8:	701a      	strb	r2, [r3, #0]

    // visually check sys clock on PA16
  }

  if (SYS_TICK_200MS) {
    SleepTickCount--;
     dea:	4a13      	ldr	r2, [pc, #76]	; (e38 <sys_tc_callback+0xd4>)
     dec:	6813      	ldr	r3, [r2, #0]
     dee:	3b01      	subs	r3, #1
     df0:	6013      	str	r3, [r2, #0]
    if (SleepTickCount < 1) {
     df2:	2b00      	cmp	r3, #0
     df4:	dd05      	ble.n	e02 <sys_tc_callback+0x9e>
  // SYS_TICK_1000MS = true;                                 // Flag for 1000ms
  // interval
  ////port_pin_toggle_output_level (LED0_PIN);               // visually check
  /// sys clock on PA16
  //}
}
     df6:	4770      	bx	lr
  if (SYS_TICK_200MS) {
     df8:	4b0e      	ldr	r3, [pc, #56]	; (e34 <sys_tc_callback+0xd0>)
     dfa:	781b      	ldrb	r3, [r3, #0]
     dfc:	2b00      	cmp	r3, #0
     dfe:	d0fa      	beq.n	df6 <sys_tc_callback+0x92>
     e00:	e7f3      	b.n	dea <sys_tc_callback+0x86>
      SYS_SLEEP = true;
     e02:	2201      	movs	r2, #1
     e04:	4b0d      	ldr	r3, [pc, #52]	; (e3c <sys_tc_callback+0xd8>)
     e06:	701a      	strb	r2, [r3, #0]
}
     e08:	e7f5      	b.n	df6 <sys_tc_callback+0x92>
     e0a:	46c0      	nop			; (mov r8, r8)
     e0c:	20000058 	.word	0x20000058
     e10:	20000054 	.word	0x20000054
     e14:	2000004b 	.word	0x2000004b
     e18:	20000060 	.word	0x20000060
     e1c:	2000004d 	.word	0x2000004d
     e20:	20000064 	.word	0x20000064
     e24:	2000004e 	.word	0x2000004e
     e28:	20000050 	.word	0x20000050
     e2c:	2000004a 	.word	0x2000004a
     e30:	2000005c 	.word	0x2000005c
     e34:	2000004c 	.word	0x2000004c
     e38:	2000000c 	.word	0x2000000c
     e3c:	20000049 	.word	0x20000049

00000e40 <extint_detection_callback>:

void extint_detection_callback(void) {
  // motor_enable();
  // LED_Off(LED0_PIN);
  // set_color_cyan_indication();
  SleepTickCount = SLEEP_TICK_COUNT;
     e40:	4a01      	ldr	r2, [pc, #4]	; (e48 <extint_detection_callback+0x8>)
     e42:	4b02      	ldr	r3, [pc, #8]	; (e4c <extint_detection_callback+0xc>)
     e44:	601a      	str	r2, [r3, #0]
}
     e46:	4770      	bx	lr
     e48:	00000bb8 	.word	0x00000bb8
     e4c:	2000000c 	.word	0x2000000c

00000e50 <configure_port_pins>:
void configure_port_pins(void) {
     e50:	b5f0      	push	{r4, r5, r6, r7, lr}
     e52:	b083      	sub	sp, #12
	config->direction  = PORT_PIN_DIR_INPUT;
     e54:	ac01      	add	r4, sp, #4
     e56:	2600      	movs	r6, #0
     e58:	7026      	strb	r6, [r4, #0]
	config->powersave  = false;
     e5a:	70a6      	strb	r6, [r4, #2]
  config_port_pin.input_pull = PORT_PIN_PULL_DOWN;
     e5c:	2702      	movs	r7, #2
     e5e:	7067      	strb	r7, [r4, #1]
  port_pin_set_config(VBUS_PIN, &config_port_pin);
     e60:	0021      	movs	r1, r4
     e62:	201b      	movs	r0, #27
     e64:	f000 f986 	bl	1174 <port_pin_set_config>
  config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
     e68:	2501      	movs	r5, #1
     e6a:	7025      	strb	r5, [r4, #0]
  config_port_pin.input_pull = PORT_PIN_PULL_DOWN; // START AT PULL DOWN.
     e6c:	7067      	strb	r7, [r4, #1]
  port_pin_set_config(MOTOR_NSLEEP_PIN, &config_port_pin);
     e6e:	0021      	movs	r1, r4
     e70:	2006      	movs	r0, #6
     e72:	f000 f97f 	bl	1174 <port_pin_set_config>
  config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
     e76:	7025      	strb	r5, [r4, #0]
  config_port_pin.input_pull = PORT_PIN_PULL_UP; // START AT PULL UP.
     e78:	7065      	strb	r5, [r4, #1]
  port_pin_set_config(SWITCH_OFF_PIN, &config_port_pin);
     e7a:	0021      	movs	r1, r4
     e7c:	2007      	movs	r0, #7
     e7e:	f000 f979 	bl	1174 <port_pin_set_config>
  config_port_pin.direction = PORT_PIN_DIR_INPUT;
     e82:	7026      	strb	r6, [r4, #0]
  config_port_pin.input_pull = PORT_PIN_PULL_UP; // START AT PULL DOWN.
     e84:	7065      	strb	r5, [r4, #1]
  port_pin_set_config(BUTTON_2, &config_port_pin);
     e86:	0021      	movs	r1, r4
     e88:	200f      	movs	r0, #15
     e8a:	f000 f973 	bl	1174 <port_pin_set_config>
  config_port_pin.direction = PORT_PIN_DIR_INPUT;
     e8e:	7026      	strb	r6, [r4, #0]
  config_port_pin.input_pull = PORT_PIN_PULL_DOWN; // START AT PULL DOWN.
     e90:	7067      	strb	r7, [r4, #1]
  port_pin_set_config(BAT_CHARGED_PIN, &config_port_pin);
     e92:	0021      	movs	r1, r4
     e94:	200b      	movs	r0, #11
     e96:	f000 f96d 	bl	1174 <port_pin_set_config>
  config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
     e9a:	7025      	strb	r5, [r4, #0]
  config_port_pin.input_pull = PORT_PIN_PULL_DOWN; // START AT PULL DOWN.
     e9c:	7067      	strb	r7, [r4, #1]
  port_pin_set_config(CHARGN_OFF_PIN, &config_port_pin);
     e9e:	0021      	movs	r1, r4
     ea0:	2003      	movs	r0, #3
     ea2:	f000 f967 	bl	1174 <port_pin_set_config>
  config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
     ea6:	7025      	strb	r5, [r4, #0]
  port_pin_set_config(XPLAINED_LED, &config_port_pin);
     ea8:	0021      	movs	r1, r4
     eaa:	2010      	movs	r0, #16
     eac:	f000 f962 	bl	1174 <port_pin_set_config>
  config_port_pin.direction = PORT_PIN_DIR_INPUT;
     eb0:	7026      	strb	r6, [r4, #0]
  config_port_pin.input_pull = PORT_PIN_PULL_UP;
     eb2:	7065      	strb	r5, [r4, #1]
  port_pin_set_config(BUTTON_1, &config_port_pin);
     eb4:	0021      	movs	r1, r4
     eb6:	200e      	movs	r0, #14
     eb8:	f000 f95c 	bl	1174 <port_pin_set_config>
}
     ebc:	b003      	add	sp, #12
     ebe:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000ec0 <configure_system_tc>:
void configure_system_tc(void) {
     ec0:	b510      	push	{r4, lr}
     ec2:	b08e      	sub	sp, #56	; 0x38
	config->clock_source               = GCLK_GENERATOR_0;
     ec4:	aa01      	add	r2, sp, #4
     ec6:	2300      	movs	r3, #0
     ec8:	2100      	movs	r1, #0
     eca:	7013      	strb	r3, [r2, #0]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
     ecc:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
     ece:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
     ed0:	2000      	movs	r0, #0
     ed2:	7050      	strb	r0, [r2, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
     ed4:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
     ed6:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
     ed8:	7311      	strb	r1, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
     eda:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
     edc:	7351      	strb	r1, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
     ede:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
     ee0:	6193      	str	r3, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
     ee2:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
     ee4:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
     ee6:	6253      	str	r3, [r2, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
     ee8:	8513      	strh	r3, [r2, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
     eea:	8553      	strh	r3, [r2, #42]	; 0x2a
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
     eec:	8593      	strh	r3, [r2, #44]	; 0x2c
  config_tc.counter_size = TC_COUNTER_SIZE;
     eee:	3304      	adds	r3, #4
     ef0:	7093      	strb	r3, [r2, #2]
  config_tc.clock_prescaler = TC_CLOCK_PRESCALER;
     ef2:	23a0      	movs	r3, #160	; 0xa0
     ef4:	00db      	lsls	r3, r3, #3
     ef6:	8093      	strh	r3, [r2, #4]
  config_tc.counter_8_bit.period = SYSTEM_TC_PERIOD_VALUE;
     ef8:	216f      	movs	r1, #111	; 0x6f
     efa:	2329      	movs	r3, #41	; 0x29
     efc:	54d1      	strb	r1, [r2, r3]
  config_tc.pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = true;
     efe:	3b28      	subs	r3, #40	; 0x28
     f00:	7413      	strb	r3, [r2, #16]
  tc_init(&system_timer_instance, SYSTEM_TC, &config_tc);
     f02:	4c08      	ldr	r4, [pc, #32]	; (f24 <configure_system_tc+0x64>)
     f04:	4908      	ldr	r1, [pc, #32]	; (f28 <configure_system_tc+0x68>)
     f06:	0020      	movs	r0, r4
     f08:	f001 fac4 	bl	2494 <tc_init>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     f0c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     f0e:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     f10:	b25b      	sxtb	r3, r3
     f12:	2b00      	cmp	r3, #0
     f14:	dbfb      	blt.n	f0e <configure_system_tc+0x4e>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
     f16:	8813      	ldrh	r3, [r2, #0]
     f18:	2102      	movs	r1, #2
     f1a:	430b      	orrs	r3, r1
     f1c:	8013      	strh	r3, [r2, #0]
}
     f1e:	b00e      	add	sp, #56	; 0x38
     f20:	bd10      	pop	{r4, pc}
     f22:	46c0      	nop			; (mov r8, r8)
     f24:	20000128 	.word	0x20000128
     f28:	42001800 	.word	0x42001800

00000f2c <system_tc_callbacks>:
void system_tc_callbacks(void) {
     f2c:	b510      	push	{r4, lr}
  tc_register_callback(&system_timer_instance, sys_tc_callback,
     f2e:	4c0c      	ldr	r4, [pc, #48]	; (f60 <system_tc_callbacks+0x34>)
     f30:	2200      	movs	r2, #0
     f32:	490c      	ldr	r1, [pc, #48]	; (f64 <system_tc_callbacks+0x38>)
     f34:	0020      	movs	r0, r4
     f36:	f001 fa46 	bl	23c6 <tc_register_callback>
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
     f3a:	6820      	ldr	r0, [r4, #0]
     f3c:	f001 fa98 	bl	2470 <_tc_get_inst_index>
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
     f40:	4b09      	ldr	r3, [pc, #36]	; (f68 <system_tc_callbacks+0x3c>)
     f42:	5c1a      	ldrb	r2, [r3, r0]
     f44:	231f      	movs	r3, #31
     f46:	4013      	ands	r3, r2
     f48:	2201      	movs	r2, #1
     f4a:	0011      	movs	r1, r2
     f4c:	4099      	lsls	r1, r3
     f4e:	4b07      	ldr	r3, [pc, #28]	; (f6c <system_tc_callbacks+0x40>)
     f50:	6019      	str	r1, [r3, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
     f52:	7e63      	ldrb	r3, [r4, #25]
     f54:	2101      	movs	r1, #1
     f56:	430b      	orrs	r3, r1
     f58:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
     f5a:	6823      	ldr	r3, [r4, #0]
     f5c:	735a      	strb	r2, [r3, #13]
}
     f5e:	bd10      	pop	{r4, pc}
     f60:	20000128 	.word	0x20000128
     f64:	00000d65 	.word	0x00000d65
     f68:	00002e9c 	.word	0x00002e9c
     f6c:	e000e100 	.word	0xe000e100

00000f70 <configure_extint_channel>:
void configure_extint_channel(void) {
     f70:	b5f0      	push	{r4, r5, r6, r7, lr}
     f72:	b085      	sub	sp, #20
  extint_chan_get_config_defaults(&config_extint_chan);
     f74:	ac01      	add	r4, sp, #4
     f76:	0020      	movs	r0, r4
     f78:	f7ff fbc0 	bl	6fc <extint_chan_get_config_defaults>
  config_extint_chan.gpio_pin = PIN_PA15A_EIC_EXTINT1;
     f7c:	230f      	movs	r3, #15
     f7e:	9301      	str	r3, [sp, #4]
  config_extint_chan.gpio_pin_mux = MUX_PA15A_EIC_EXTINT1;
     f80:	2700      	movs	r7, #0
     f82:	6067      	str	r7, [r4, #4]
  config_extint_chan.wake_if_sleeping = true;
     f84:	2501      	movs	r5, #1
     f86:	7265      	strb	r5, [r4, #9]
  config_extint_chan.gpio_pin_pull = EXTINT_PULL_UP;
     f88:	7225      	strb	r5, [r4, #8]
  config_extint_chan.detection_criteria = EXTINT_DETECT_BOTH;
     f8a:	2603      	movs	r6, #3
     f8c:	72e6      	strb	r6, [r4, #11]
  extint_chan_set_config(BUTTON_0_EIC_LINE_custom, &config_extint_chan);
     f8e:	0021      	movs	r1, r4
     f90:	2001      	movs	r0, #1
     f92:	f7ff fbbd 	bl	710 <extint_chan_set_config>
  extint_chan_get_config_defaults(&config_extint_chan);
     f96:	0020      	movs	r0, r4
     f98:	f7ff fbb0 	bl	6fc <extint_chan_get_config_defaults>
  config_extint_chan.gpio_pin = PIN_PA11A_EIC_EXTINT3;
     f9c:	230b      	movs	r3, #11
     f9e:	9301      	str	r3, [sp, #4]
  config_extint_chan.gpio_pin_mux = MUX_PA11A_EIC_EXTINT3;
     fa0:	6067      	str	r7, [r4, #4]
  config_extint_chan.wake_if_sleeping = true;
     fa2:	7265      	strb	r5, [r4, #9]
  config_extint_chan.gpio_pin_pull = EXTINT_PULL_UP;
     fa4:	7225      	strb	r5, [r4, #8]
  config_extint_chan.detection_criteria = EXTINT_DETECT_BOTH;
     fa6:	72e6      	strb	r6, [r4, #11]
  extint_chan_set_config(PA_11_EIC_LINE_custom, &config_extint_chan);
     fa8:	0021      	movs	r1, r4
     faa:	2003      	movs	r0, #3
     fac:	f7ff fbb0 	bl	710 <extint_chan_set_config>
}
     fb0:	b005      	add	sp, #20
     fb2:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000fb4 <configure_extint_callbacks>:
void configure_extint_callbacks(void) {
     fb4:	b510      	push	{r4, lr}
  extint_register_callback(extint_detection_callback, BUTTON_0_EIC_LINE_custom,
     fb6:	4c0a      	ldr	r4, [pc, #40]	; (fe0 <configure_extint_callbacks+0x2c>)
     fb8:	2200      	movs	r2, #0
     fba:	2101      	movs	r1, #1
     fbc:	0020      	movs	r0, r4
     fbe:	f7ff fb11 	bl	5e4 <extint_register_callback>
  extint_chan_enable_callback(BUTTON_0_EIC_LINE_custom,
     fc2:	2100      	movs	r1, #0
     fc4:	2001      	movs	r0, #1
     fc6:	f7ff fb23 	bl	610 <extint_chan_enable_callback>
  extint_register_callback(extint_detection_callback, PA_11_EIC_LINE_custom,
     fca:	2200      	movs	r2, #0
     fcc:	2103      	movs	r1, #3
     fce:	0020      	movs	r0, r4
     fd0:	f7ff fb08 	bl	5e4 <extint_register_callback>
  extint_chan_enable_callback(PA_11_EIC_LINE_custom,
     fd4:	2100      	movs	r1, #0
     fd6:	2003      	movs	r0, #3
     fd8:	f7ff fb1a 	bl	610 <extint_chan_enable_callback>
}
     fdc:	bd10      	pop	{r4, pc}
     fde:	46c0      	nop			; (mov r8, r8)
     fe0:	00000e41 	.word	0x00000e41

00000fe4 <configure_sleep_clock>:
     fe4:	4a02      	ldr	r2, [pc, #8]	; (ff0 <configure_sleep_clock+0xc>)
     fe6:	6993      	ldr	r3, [r2, #24]
     fe8:	2140      	movs	r1, #64	; 0x40
     fea:	430b      	orrs	r3, r1
     fec:	6193      	str	r3, [r2, #24]
      system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, mask);

  if (result != STATUS_OK) {
    Assert(false);
  }
}
     fee:	4770      	bx	lr
     ff0:	40000400 	.word	0x40000400

00000ff4 <startup_default_pin_state>:
		port_base->OUTCLR.reg = pin_mask;
     ff4:	4b06      	ldr	r3, [pc, #24]	; (1010 <startup_default_pin_state+0x1c>)
     ff6:	2240      	movs	r2, #64	; 0x40
     ff8:	615a      	str	r2, [r3, #20]
		port_base->OUTSET.reg = pin_mask;
     ffa:	3240      	adds	r2, #64	; 0x40
     ffc:	619a      	str	r2, [r3, #24]
		port_base->OUTCLR.reg = pin_mask;
     ffe:	2280      	movs	r2, #128	; 0x80
    1000:	0212      	lsls	r2, r2, #8
    1002:	615a      	str	r2, [r3, #20]
    1004:	2280      	movs	r2, #128	; 0x80
    1006:	0112      	lsls	r2, r2, #4
    1008:	615a      	str	r2, [r3, #20]
		port_base->OUTSET.reg = pin_mask;
    100a:	2208      	movs	r2, #8
    100c:	619a      	str	r2, [r3, #24]
  port_pin_set_output_level(SWITCH_OFF_PIN, HIGH); // at high rev 2
  port_pin_set_output_level(BUTTON_2, LOW);
  port_pin_set_output_level(BAT_CHARGED_PIN, LOW);
  port_pin_set_output_level(CHARGN_OFF_PIN, HIGH);
  // port_pin_set_output_level(SAMPLE_ADC_PIN,LOW);
}
    100e:	4770      	bx	lr
    1010:	41004400 	.word	0x41004400

00001014 <startup_sys_configs>:

/************************************************************************/
/* SYSTEM startup function call (config functions)
 */
/************************************************************************/
void startup_sys_configs(void) {
    1014:	b510      	push	{r4, lr}
  system_init();                    // System Initialize
    1016:	f000 ff14 	bl	1e42 <system_init>
	cpu_irq_enable();
    101a:	2201      	movs	r2, #1
    101c:	4b0f      	ldr	r3, [pc, #60]	; (105c <startup_sys_configs+0x48>)
    101e:	701a      	strb	r2, [r3, #0]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    1020:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    1024:	b662      	cpsie	i
  system_interrupt_enable_global(); // System Interrupts
  configure_port_pins();            // System PORTs
    1026:	f7ff ff13 	bl	e50 <configure_port_pins>
  startup_default_pin_state();
    102a:	f7ff ffe3 	bl	ff4 <startup_default_pin_state>
  i2c_master_setup();    // Startup I2C
    102e:	f001 fd83 	bl	2b38 <i2c_master_setup>
  configure_system_tc(); // System Clock
    1032:	f7ff ff45 	bl	ec0 <configure_system_tc>
  system_tc_callbacks(); // System Clock Callback
    1036:	f7ff ff79 	bl	f2c <system_tc_callbacks>
  configure_pwm_tcc();   // Startup PWM
    103a:	f7ff fc4d 	bl	8d8 <configure_pwm_tcc>
  configure_adc();
    103e:	f7ff f855 	bl	ec <configure_adc>
  configure_pwm_generator();
    1042:	f7ff fca9 	bl	998 <configure_pwm_generator>

  configure_sleep_clock();
    1046:	f7ff ffcd 	bl	fe4 <configure_sleep_clock>
  configure_extint_channel();
    104a:	f7ff ff91 	bl	f70 <configure_extint_channel>
  configure_extint_callbacks();
    104e:	f7ff ffb1 	bl	fb4 <configure_extint_callbacks>
  SleepTickCount = SLEEP_TICK_COUNT;
    1052:	4a03      	ldr	r2, [pc, #12]	; (1060 <startup_sys_configs+0x4c>)
    1054:	4b03      	ldr	r3, [pc, #12]	; (1064 <startup_sys_configs+0x50>)
    1056:	601a      	str	r2, [r3, #0]
  extint_detection_callback();
}
    1058:	bd10      	pop	{r4, pc}
    105a:	46c0      	nop			; (mov r8, r8)
    105c:	20000010 	.word	0x20000010
    1060:	00000bb8 	.word	0x00000bb8
    1064:	2000000c 	.word	0x2000000c

00001068 <update_battery_states>:
	return (port_base->IN.reg & pin_mask);
    1068:	4906      	ldr	r1, [pc, #24]	; (1084 <update_battery_states+0x1c>)
    106a:	6a0b      	ldr	r3, [r1, #32]
    106c:	0edb      	lsrs	r3, r3, #27
    106e:	2201      	movs	r2, #1
    1070:	4013      	ands	r3, r2
#define VBUS_STATE port_pin_get_input_level(VBUS_PIN)
#define CHARGED_STATE port_pin_get_input_level(BAT_CHARGED_PIN)
// #define CHARGN_OFF_STATE port_pin_get_input_level(CHARGN_OFF_PIN)

void update_battery_states(void) {
  Vbus_State = VBUS_STATE;
    1072:	4805      	ldr	r0, [pc, #20]	; (1088 <update_battery_states+0x20>)
    1074:	7003      	strb	r3, [r0, #0]
    1076:	6a0b      	ldr	r3, [r1, #32]
    1078:	0adb      	lsrs	r3, r3, #11
    107a:	401a      	ands	r2, r3
  Charged_State = CHARGED_STATE;
    107c:	4b03      	ldr	r3, [pc, #12]	; (108c <update_battery_states+0x24>)
    107e:	701a      	strb	r2, [r3, #0]
}
    1080:	4770      	bx	lr
    1082:	46c0      	nop			; (mov r8, r8)
    1084:	41004400 	.word	0x41004400
    1088:	2000020e 	.word	0x2000020e
    108c:	20000210 	.word	0x20000210

00001090 <display_battery_state>:

/************************************************************************/
/* Indication LED Control                                               */
/************************************************************************/

void display_battery_state(void) {
    1090:	b510      	push	{r4, lr}
  2. Steady red light when device has a low battery
  3. Blinking green light when device is charging
  4. Steady green light when the device is at least 100% charged.
  */

  if (Vbus_State) {
    1092:	4b13      	ldr	r3, [pc, #76]	; (10e0 <display_battery_state+0x50>)
    1094:	781b      	ldrb	r3, [r3, #0]
    1096:	2b00      	cmp	r3, #0
    1098:	d009      	beq.n	10ae <display_battery_state+0x1e>
    // port_pin_set_output_level(BAT_CHARGED_PIN, false);
    // system_inactive();
    // // turn  off all motor/ led array if plugged in
    if (!Charged_State) {
    109a:	4b12      	ldr	r3, [pc, #72]	; (10e4 <display_battery_state+0x54>)
    109c:	781b      	ldrb	r3, [r3, #0]
    109e:	2b00      	cmp	r3, #0
    10a0:	d102      	bne.n	10a8 <display_battery_state+0x18>
      set_battery_charge_routine(); //  blink
    10a2:	f001 fbf3 	bl	288c <set_battery_charge_routine>
        set_color_red_indication();
      }
    } else {
    }
  }
}
    10a6:	bd10      	pop	{r4, pc}
      set_color_green_indication();
    10a8:	f001 fb9c 	bl	27e4 <set_color_green_indication>
    10ac:	e7fb      	b.n	10a6 <display_battery_state+0x16>
    if (!motor_running) {
    10ae:	4b0e      	ldr	r3, [pc, #56]	; (10e8 <display_battery_state+0x58>)
    10b0:	781b      	ldrb	r3, [r3, #0]
    10b2:	2b00      	cmp	r3, #0
    10b4:	d1f7      	bne.n	10a6 <display_battery_state+0x16>
      if (BATTERY_LOWEST) {
    10b6:	4b0d      	ldr	r3, [pc, #52]	; (10ec <display_battery_state+0x5c>)
    10b8:	781b      	ldrb	r3, [r3, #0]
    10ba:	2b00      	cmp	r3, #0
    10bc:	d1f3      	bne.n	10a6 <display_battery_state+0x16>
      } else if (BATTERY_LOW) {
    10be:	4b0c      	ldr	r3, [pc, #48]	; (10f0 <display_battery_state+0x60>)
    10c0:	781b      	ldrb	r3, [r3, #0]
    10c2:	2b00      	cmp	r3, #0
    10c4:	d106      	bne.n	10d4 <display_battery_state+0x44>
      } else if (BATTERY_CHARGED) {
    10c6:	4b0b      	ldr	r3, [pc, #44]	; (10f4 <display_battery_state+0x64>)
    10c8:	781b      	ldrb	r3, [r3, #0]
    10ca:	2b00      	cmp	r3, #0
    10cc:	d105      	bne.n	10da <display_battery_state+0x4a>
        set_color_red_indication();
    10ce:	f001 fba5 	bl	281c <set_color_red_indication>
}
    10d2:	e7e8      	b.n	10a6 <display_battery_state+0x16>
        set_battery_low_routine(); //  blink
    10d4:	f001 fc20 	bl	2918 <set_battery_low_routine>
    10d8:	e7e5      	b.n	10a6 <display_battery_state+0x16>
        set_color_green_indication();
    10da:	f001 fb83 	bl	27e4 <set_color_green_indication>
    10de:	e7e2      	b.n	10a6 <display_battery_state+0x16>
    10e0:	2000020e 	.word	0x2000020e
    10e4:	20000210 	.word	0x20000210
    10e8:	20000041 	.word	0x20000041
    10ec:	20000046 	.word	0x20000046
    10f0:	20000045 	.word	0x20000045
    10f4:	20000043 	.word	0x20000043

000010f8 <system_state>:

/************************************************************************/
/* STATE MACHINE */
/************************************************************************/

void system_state(void) {
    10f8:	b510      	push	{r4, lr}
  update_battery_states();
    10fa:	f7ff ffb5 	bl	1068 <update_battery_states>
  display_battery_state();
    10fe:	f7ff ffc7 	bl	1090 <display_battery_state>
    1102:	bd10      	pop	{r4, pc}

00001104 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    1104:	4b0c      	ldr	r3, [pc, #48]	; (1138 <cpu_irq_enter_critical+0x34>)
    1106:	681b      	ldr	r3, [r3, #0]
    1108:	2b00      	cmp	r3, #0
    110a:	d106      	bne.n	111a <cpu_irq_enter_critical+0x16>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    110c:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    1110:	2b00      	cmp	r3, #0
    1112:	d007      	beq.n	1124 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    1114:	2200      	movs	r2, #0
    1116:	4b09      	ldr	r3, [pc, #36]	; (113c <cpu_irq_enter_critical+0x38>)
    1118:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    111a:	4a07      	ldr	r2, [pc, #28]	; (1138 <cpu_irq_enter_critical+0x34>)
    111c:	6813      	ldr	r3, [r2, #0]
    111e:	3301      	adds	r3, #1
    1120:	6013      	str	r3, [r2, #0]
}
    1122:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    1124:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    1126:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    112a:	2200      	movs	r2, #0
    112c:	4b04      	ldr	r3, [pc, #16]	; (1140 <cpu_irq_enter_critical+0x3c>)
    112e:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    1130:	3201      	adds	r2, #1
    1132:	4b02      	ldr	r3, [pc, #8]	; (113c <cpu_irq_enter_critical+0x38>)
    1134:	701a      	strb	r2, [r3, #0]
    1136:	e7f0      	b.n	111a <cpu_irq_enter_critical+0x16>
    1138:	20000068 	.word	0x20000068
    113c:	2000006c 	.word	0x2000006c
    1140:	20000010 	.word	0x20000010

00001144 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    1144:	4b08      	ldr	r3, [pc, #32]	; (1168 <cpu_irq_leave_critical+0x24>)
    1146:	681a      	ldr	r2, [r3, #0]
    1148:	3a01      	subs	r2, #1
    114a:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    114c:	681b      	ldr	r3, [r3, #0]
    114e:	2b00      	cmp	r3, #0
    1150:	d109      	bne.n	1166 <cpu_irq_leave_critical+0x22>
    1152:	4b06      	ldr	r3, [pc, #24]	; (116c <cpu_irq_leave_critical+0x28>)
    1154:	781b      	ldrb	r3, [r3, #0]
    1156:	2b00      	cmp	r3, #0
    1158:	d005      	beq.n	1166 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    115a:	2201      	movs	r2, #1
    115c:	4b04      	ldr	r3, [pc, #16]	; (1170 <cpu_irq_leave_critical+0x2c>)
    115e:	701a      	strb	r2, [r3, #0]
    1160:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    1164:	b662      	cpsie	i
	}
}
    1166:	4770      	bx	lr
    1168:	20000068 	.word	0x20000068
    116c:	2000006c 	.word	0x2000006c
    1170:	20000010 	.word	0x20000010

00001174 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    1174:	b500      	push	{lr}
    1176:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1178:	ab01      	add	r3, sp, #4
    117a:	2280      	movs	r2, #128	; 0x80
    117c:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    117e:	780a      	ldrb	r2, [r1, #0]
    1180:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    1182:	784a      	ldrb	r2, [r1, #1]
    1184:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    1186:	788a      	ldrb	r2, [r1, #2]
    1188:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    118a:	0019      	movs	r1, r3
    118c:	f000 fe42 	bl	1e14 <system_pinmux_pin_set_config>
}
    1190:	b003      	add	sp, #12
    1192:	bd00      	pop	{pc}

00001194 <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    1194:	6801      	ldr	r1, [r0, #0]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    1196:	2207      	movs	r2, #7
    1198:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    119a:	421a      	tst	r2, r3
    119c:	d1fc      	bne.n	1198 <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
    119e:	4770      	bx	lr

000011a0 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
    11a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    11a2:	46ce      	mov	lr, r9
    11a4:	4647      	mov	r7, r8
    11a6:	b580      	push	{r7, lr}
    11a8:	b083      	sub	sp, #12
    11aa:	0007      	movs	r7, r0
    11ac:	000d      	movs	r5, r1
    11ae:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
    11b0:	6039      	str	r1, [r7, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    11b2:	0008      	movs	r0, r1
    11b4:	f000 fb4e 	bl	1854 <_sercom_get_sercom_inst_index>
			PM->APBCMASK.reg |= mask;
    11b8:	4a58      	ldr	r2, [pc, #352]	; (131c <i2c_master_init+0x17c>)
    11ba:	6a11      	ldr	r1, [r2, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    11bc:	1c84      	adds	r4, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    11be:	2301      	movs	r3, #1
    11c0:	40a3      	lsls	r3, r4
    11c2:	430b      	orrs	r3, r1
    11c4:	6213      	str	r3, [r2, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    11c6:	a901      	add	r1, sp, #4
    11c8:	7b33      	ldrb	r3, [r6, #12]
    11ca:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    11cc:	300e      	adds	r0, #14
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    11ce:	b2c4      	uxtb	r4, r0
    11d0:	0020      	movs	r0, r4
    11d2:	f000 fdab 	bl	1d2c <system_gclk_chan_set_config>
	system_gclk_chan_enable(gclk_index);
    11d6:	0020      	movs	r0, r4
    11d8:	f000 fd6a 	bl	1cb0 <system_gclk_chan_enable>
	sercom_set_gclk_generator(config->generator_source, false);
    11dc:	7b30      	ldrb	r0, [r6, #12]
    11de:	2100      	movs	r1, #0
    11e0:	f000 fab6 	bl	1750 <sercom_set_gclk_generator>

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    11e4:	682b      	ldr	r3, [r5, #0]
		return STATUS_ERR_DENIED;
    11e6:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    11e8:	079b      	lsls	r3, r3, #30
    11ea:	d504      	bpl.n	11f6 <i2c_master_init+0x56>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
    11ec:	b003      	add	sp, #12
    11ee:	bc0c      	pop	{r2, r3}
    11f0:	4690      	mov	r8, r2
    11f2:	4699      	mov	r9, r3
    11f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    11f6:	682b      	ldr	r3, [r5, #0]
		return STATUS_BUSY;
    11f8:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    11fa:	07db      	lsls	r3, r3, #31
    11fc:	d4f6      	bmi.n	11ec <i2c_master_init+0x4c>
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    11fe:	6838      	ldr	r0, [r7, #0]
    1200:	f000 fb28 	bl	1854 <_sercom_get_sercom_inst_index>
    1204:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
    1206:	4946      	ldr	r1, [pc, #280]	; (1320 <i2c_master_init+0x180>)
    1208:	f000 fb42 	bl	1890 <_sercom_set_handler>
	_sercom_instances[instance_index] = module;
    120c:	00a4      	lsls	r4, r4, #2
    120e:	4b45      	ldr	r3, [pc, #276]	; (1324 <i2c_master_init+0x184>)
    1210:	50e7      	str	r7, [r4, r3]
	module->registered_callback = 0;
    1212:	2300      	movs	r3, #0
    1214:	763b      	strb	r3, [r7, #24]
	module->enabled_callback = 0;
    1216:	767b      	strb	r3, [r7, #25]
	module->buffer_length = 0;
    1218:	2200      	movs	r2, #0
    121a:	4690      	mov	r8, r2
    121c:	837b      	strh	r3, [r7, #26]
	module->buffer_remaining = 0;
    121e:	83bb      	strh	r3, [r7, #28]
	module->status = STATUS_OK;
    1220:	2225      	movs	r2, #37	; 0x25
    1222:	4641      	mov	r1, r8
    1224:	54b9      	strb	r1, [r7, r2]
	module->buffer = NULL;
    1226:	623b      	str	r3, [r7, #32]
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
    1228:	3314      	adds	r3, #20
    122a:	602b      	str	r3, [r5, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    122c:	683c      	ldr	r4, [r7, #0]
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
    122e:	0020      	movs	r0, r4
    1230:	f000 fb10 	bl	1854 <_sercom_get_sercom_inst_index>
    1234:	4681      	mov	r9, r0
    1236:	2380      	movs	r3, #128	; 0x80
    1238:	466a      	mov	r2, sp
    123a:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    123c:	466b      	mov	r3, sp
    123e:	4642      	mov	r2, r8
    1240:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1242:	2301      	movs	r3, #1
    1244:	466a      	mov	r2, sp
    1246:	7093      	strb	r3, [r2, #2]
	config->powersave    = false;
    1248:	466b      	mov	r3, sp
    124a:	4642      	mov	r2, r8
    124c:	70da      	strb	r2, [r3, #3]
	uint32_t pad0 = config->pinmux_pad0;
    124e:	69f0      	ldr	r0, [r6, #28]
	uint32_t pad1 = config->pinmux_pad1;
    1250:	6a35      	ldr	r5, [r6, #32]
	if (pad0 == PINMUX_DEFAULT) {
    1252:	2800      	cmp	r0, #0
    1254:	d057      	beq.n	1306 <i2c_master_init+0x166>
	pin_conf.mux_position = pad0 & 0xFFFF;
    1256:	466b      	mov	r3, sp
    1258:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    125a:	2302      	movs	r3, #2
    125c:	466a      	mov	r2, sp
    125e:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
    1260:	0c00      	lsrs	r0, r0, #16
    1262:	b2c0      	uxtb	r0, r0
    1264:	4669      	mov	r1, sp
    1266:	f000 fdd5 	bl	1e14 <system_pinmux_pin_set_config>
	if (pad1 == PINMUX_DEFAULT) {
    126a:	2d00      	cmp	r5, #0
    126c:	d050      	beq.n	1310 <i2c_master_init+0x170>
	pin_conf.mux_position = pad1 & 0xFFFF;
    126e:	466b      	mov	r3, sp
    1270:	701d      	strb	r5, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    1272:	2302      	movs	r3, #2
    1274:	466a      	mov	r2, sp
    1276:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
    1278:	0c28      	lsrs	r0, r5, #16
    127a:	b2c0      	uxtb	r0, r0
    127c:	4669      	mov	r1, sp
    127e:	f000 fdc9 	bl	1e14 <system_pinmux_pin_set_config>
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
    1282:	8ab3      	ldrh	r3, [r6, #20]
    1284:	80fb      	strh	r3, [r7, #6]
	module->buffer_timeout = config->buffer_timeout;
    1286:	8af3      	ldrh	r3, [r6, #22]
    1288:	813b      	strh	r3, [r7, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
    128a:	7e33      	ldrb	r3, [r6, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    128c:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
    128e:	2b00      	cmp	r3, #0
    1290:	d104      	bne.n	129c <i2c_master_init+0xfc>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    1292:	4b25      	ldr	r3, [pc, #148]	; (1328 <i2c_master_init+0x188>)
    1294:	789b      	ldrb	r3, [r3, #2]
    1296:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    1298:	0fdb      	lsrs	r3, r3, #31
    129a:	01da      	lsls	r2, r3, #7
	tmp_ctrla |= config->transfer_speed;
    129c:	68b1      	ldr	r1, [r6, #8]
    129e:	6933      	ldr	r3, [r6, #16]
    12a0:	430b      	orrs	r3, r1
    12a2:	4313      	orrs	r3, r2
	if (config->scl_low_timeout) {
    12a4:	2224      	movs	r2, #36	; 0x24
    12a6:	5cb2      	ldrb	r2, [r6, r2]
    12a8:	2a00      	cmp	r2, #0
    12aa:	d002      	beq.n	12b2 <i2c_master_init+0x112>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
    12ac:	2280      	movs	r2, #128	; 0x80
    12ae:	05d2      	lsls	r2, r2, #23
    12b0:	4313      	orrs	r3, r2
		tmp_ctrla |= config->inactive_timeout;
    12b2:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    12b4:	4313      	orrs	r3, r2
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
    12b6:	222c      	movs	r2, #44	; 0x2c
    12b8:	5cb2      	ldrb	r2, [r6, r2]
    12ba:	2a00      	cmp	r2, #0
    12bc:	d103      	bne.n	12c6 <i2c_master_init+0x126>
    12be:	2280      	movs	r2, #128	; 0x80
    12c0:	0492      	lsls	r2, r2, #18
    12c2:	4291      	cmp	r1, r2
    12c4:	d102      	bne.n	12cc <i2c_master_init+0x12c>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
    12c6:	2280      	movs	r2, #128	; 0x80
    12c8:	0512      	lsls	r2, r2, #20
    12ca:	4313      	orrs	r3, r2
	if (config->slave_scl_low_extend_timeout) {
    12cc:	222d      	movs	r2, #45	; 0x2d
    12ce:	5cb2      	ldrb	r2, [r6, r2]
    12d0:	2a00      	cmp	r2, #0
    12d2:	d002      	beq.n	12da <i2c_master_init+0x13a>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
    12d4:	2280      	movs	r2, #128	; 0x80
    12d6:	0412      	lsls	r2, r2, #16
    12d8:	4313      	orrs	r3, r2
	if (config->master_scl_low_extend_timeout) {
    12da:	222e      	movs	r2, #46	; 0x2e
    12dc:	5cb2      	ldrb	r2, [r6, r2]
    12de:	2a00      	cmp	r2, #0
    12e0:	d002      	beq.n	12e8 <i2c_master_init+0x148>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
    12e2:	2280      	movs	r2, #128	; 0x80
    12e4:	03d2      	lsls	r2, r2, #15
    12e6:	4313      	orrs	r3, r2
	i2c_module->CTRLA.reg |= tmp_ctrla;
    12e8:	6822      	ldr	r2, [r4, #0]
    12ea:	4313      	orrs	r3, r2
    12ec:	6023      	str	r3, [r4, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
    12ee:	2380      	movs	r3, #128	; 0x80
    12f0:	005b      	lsls	r3, r3, #1
    12f2:	6063      	str	r3, [r4, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
    12f4:	464d      	mov	r5, r9
    12f6:	350e      	adds	r5, #14
    12f8:	b2e8      	uxtb	r0, r5
    12fa:	f000 fd23 	bl	1d44 <system_gclk_chan_get_hz>
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    12fe:	2323      	movs	r3, #35	; 0x23
    1300:	60e3      	str	r3, [r4, #12]
	return _i2c_master_set_config(module, config);
    1302:	2000      	movs	r0, #0
    1304:	e772      	b.n	11ec <i2c_master_init+0x4c>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
    1306:	2100      	movs	r1, #0
    1308:	0020      	movs	r0, r4
    130a:	f000 fa43 	bl	1794 <_sercom_get_default_pad>
    130e:	e7a2      	b.n	1256 <i2c_master_init+0xb6>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
    1310:	2101      	movs	r1, #1
    1312:	0020      	movs	r0, r4
    1314:	f000 fa3e 	bl	1794 <_sercom_get_default_pad>
    1318:	0005      	movs	r5, r0
    131a:	e7a8      	b.n	126e <i2c_master_init+0xce>
    131c:	40000400 	.word	0x40000400
    1320:	00001571 	.word	0x00001571
    1324:	20000214 	.word	0x20000214
    1328:	41002000 	.word	0x41002000

0000132c <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    132c:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    132e:	7e1a      	ldrb	r2, [r3, #24]
    1330:	0792      	lsls	r2, r2, #30
    1332:	d507      	bpl.n	1344 <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    1334:	2202      	movs	r2, #2
    1336:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    1338:	8b5b      	ldrh	r3, [r3, #26]
    133a:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
    133c:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
    133e:	17db      	asrs	r3, r3, #31
    1340:	4018      	ands	r0, r3
}
    1342:	4770      	bx	lr
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    1344:	8b5a      	ldrh	r2, [r3, #26]
    1346:	0752      	lsls	r2, r2, #29
    1348:	d506      	bpl.n	1358 <_i2c_master_address_response+0x2c>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    134a:	6859      	ldr	r1, [r3, #4]
    134c:	22c0      	movs	r2, #192	; 0xc0
    134e:	0292      	lsls	r2, r2, #10
    1350:	430a      	orrs	r2, r1
    1352:	605a      	str	r2, [r3, #4]
		return STATUS_ERR_BAD_ADDRESS;
    1354:	2018      	movs	r0, #24
    1356:	e7f4      	b.n	1342 <_i2c_master_address_response+0x16>
	return STATUS_OK;
    1358:	2000      	movs	r0, #0
    135a:	e7f2      	b.n	1342 <_i2c_master_address_response+0x16>

0000135c <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
    135c:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    135e:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
    1360:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    1362:	2401      	movs	r4, #1
    1364:	2502      	movs	r5, #2
    1366:	7e11      	ldrb	r1, [r2, #24]
    1368:	4221      	tst	r1, r4
    136a:	d10b      	bne.n	1384 <_i2c_master_wait_for_bus+0x28>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
    136c:	7e11      	ldrb	r1, [r2, #24]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    136e:	4229      	tst	r1, r5
    1370:	d106      	bne.n	1380 <_i2c_master_wait_for_bus+0x24>

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
    1372:	3301      	adds	r3, #1
    1374:	b29b      	uxth	r3, r3
    1376:	8901      	ldrh	r1, [r0, #8]
    1378:	4299      	cmp	r1, r3
    137a:	d8f4      	bhi.n	1366 <_i2c_master_wait_for_bus+0xa>
			return STATUS_ERR_TIMEOUT;
    137c:	2012      	movs	r0, #18
    137e:	e002      	b.n	1386 <_i2c_master_wait_for_bus+0x2a>
		}
	}
	return STATUS_OK;
    1380:	2000      	movs	r0, #0
    1382:	e000      	b.n	1386 <_i2c_master_wait_for_bus+0x2a>
    1384:	2000      	movs	r0, #0
}
    1386:	bd30      	pop	{r4, r5, pc}

00001388 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
    1388:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    138a:	6804      	ldr	r4, [r0, #0]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    138c:	6862      	ldr	r2, [r4, #4]
    138e:	2380      	movs	r3, #128	; 0x80
    1390:	02db      	lsls	r3, r3, #11
    1392:	4313      	orrs	r3, r2
    1394:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
    1396:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    1398:	f7ff ffe0 	bl	135c <_i2c_master_wait_for_bus>
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    139c:	2301      	movs	r3, #1
    139e:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
    13a0:	bd10      	pop	{r4, pc}
	...

000013a4 <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    13a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    13a6:	46de      	mov	lr, fp
    13a8:	4657      	mov	r7, sl
    13aa:	464e      	mov	r6, r9
    13ac:	4645      	mov	r5, r8
    13ae:	b5e0      	push	{r5, r6, r7, lr}
    13b0:	b083      	sub	sp, #12
    13b2:	0006      	movs	r6, r0
    13b4:	000f      	movs	r7, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    13b6:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    13b8:	884c      	ldrh	r4, [r1, #2]

	_i2c_master_wait_for_sync(module);
    13ba:	f7ff feeb 	bl	1194 <_i2c_master_wait_for_sync>

	/* Switch to high speed mode */
	if (packet->high_speed) {
    13be:	7a7b      	ldrb	r3, [r7, #9]
    13c0:	2b00      	cmp	r3, #0
    13c2:	d11d      	bne.n	1400 <_i2c_master_write_packet+0x5c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    13c4:	686b      	ldr	r3, [r5, #4]
    13c6:	4a30      	ldr	r2, [pc, #192]	; (1488 <_i2c_master_write_packet+0xe4>)
    13c8:	4013      	ands	r3, r2
    13ca:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    13cc:	7a3b      	ldrb	r3, [r7, #8]
    13ce:	2b00      	cmp	r3, #0
    13d0:	d01b      	beq.n	140a <_i2c_master_write_packet+0x66>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    13d2:	883b      	ldrh	r3, [r7, #0]
    13d4:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    13d6:	7a7a      	ldrb	r2, [r7, #9]
    13d8:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    13da:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    13dc:	2280      	movs	r2, #128	; 0x80
    13de:	0212      	lsls	r2, r2, #8
    13e0:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    13e2:	626b      	str	r3, [r5, #36]	; 0x24
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    13e4:	0030      	movs	r0, r6
    13e6:	f7ff ffb9 	bl	135c <_i2c_master_wait_for_bus>
    13ea:	9001      	str	r0, [sp, #4]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    13ec:	2800      	cmp	r0, #0
    13ee:	d013      	beq.n	1418 <_i2c_master_write_packet+0x74>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}

	return tmp_status;
}
    13f0:	9801      	ldr	r0, [sp, #4]
    13f2:	b003      	add	sp, #12
    13f4:	bc3c      	pop	{r2, r3, r4, r5}
    13f6:	4690      	mov	r8, r2
    13f8:	4699      	mov	r9, r3
    13fa:	46a2      	mov	sl, r4
    13fc:	46ab      	mov	fp, r5
    13fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    1400:	7ab9      	ldrb	r1, [r7, #10]
    1402:	0030      	movs	r0, r6
    1404:	f7ff ffc0 	bl	1388 <_i2c_master_send_hs_master_code>
    1408:	e7dc      	b.n	13c4 <_i2c_master_write_packet+0x20>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    140a:	883b      	ldrh	r3, [r7, #0]
    140c:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    140e:	7a7a      	ldrb	r2, [r7, #9]
    1410:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1412:	4313      	orrs	r3, r2
    1414:	626b      	str	r3, [r5, #36]	; 0x24
    1416:	e7e5      	b.n	13e4 <_i2c_master_write_packet+0x40>
		tmp_status = _i2c_master_address_response(module);
    1418:	0030      	movs	r0, r6
    141a:	f7ff ff87 	bl	132c <_i2c_master_address_response>
    141e:	1e03      	subs	r3, r0, #0
    1420:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
    1422:	d1e5      	bne.n	13f0 <_i2c_master_write_packet+0x4c>
    1424:	46a0      	mov	r8, r4
    1426:	2400      	movs	r4, #0
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    1428:	3320      	adds	r3, #32
    142a:	4699      	mov	r9, r3
			i2c_module->DATA.reg = packet->data[buffer_counter++];
    142c:	3308      	adds	r3, #8
    142e:	469a      	mov	sl, r3
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    1430:	3b24      	subs	r3, #36	; 0x24
    1432:	469b      	mov	fp, r3
		while (tmp_data_length--) {
    1434:	4544      	cmp	r4, r8
    1436:	d018      	beq.n	146a <_i2c_master_write_packet+0xc6>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    1438:	8b6b      	ldrh	r3, [r5, #26]
    143a:	464a      	mov	r2, r9
    143c:	4213      	tst	r3, r2
    143e:	d020      	beq.n	1482 <_i2c_master_write_packet+0xde>
			_i2c_master_wait_for_sync(module);
    1440:	0030      	movs	r0, r6
    1442:	f7ff fea7 	bl	1194 <_i2c_master_wait_for_sync>
			i2c_module->DATA.reg = packet->data[buffer_counter++];
    1446:	687b      	ldr	r3, [r7, #4]
    1448:	5d1b      	ldrb	r3, [r3, r4]
    144a:	4652      	mov	r2, sl
    144c:	54ab      	strb	r3, [r5, r2]
			tmp_status = _i2c_master_wait_for_bus(module);
    144e:	0030      	movs	r0, r6
    1450:	f7ff ff84 	bl	135c <_i2c_master_wait_for_bus>
			if (tmp_status != STATUS_OK) {
    1454:	2800      	cmp	r0, #0
    1456:	d107      	bne.n	1468 <_i2c_master_write_packet+0xc4>
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    1458:	8b6b      	ldrh	r3, [r5, #26]
    145a:	3401      	adds	r4, #1
    145c:	465a      	mov	r2, fp
    145e:	4213      	tst	r3, r2
    1460:	d0e8      	beq.n	1434 <_i2c_master_write_packet+0x90>
				tmp_status = STATUS_ERR_OVERFLOW;
    1462:	231e      	movs	r3, #30
    1464:	9301      	str	r3, [sp, #4]
    1466:	e000      	b.n	146a <_i2c_master_write_packet+0xc6>
			tmp_status = _i2c_master_wait_for_bus(module);
    1468:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
    146a:	7ab3      	ldrb	r3, [r6, #10]
    146c:	2b00      	cmp	r3, #0
    146e:	d0bf      	beq.n	13f0 <_i2c_master_write_packet+0x4c>
			_i2c_master_wait_for_sync(module);
    1470:	0030      	movs	r0, r6
    1472:	f7ff fe8f 	bl	1194 <_i2c_master_wait_for_sync>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1476:	686a      	ldr	r2, [r5, #4]
    1478:	23c0      	movs	r3, #192	; 0xc0
    147a:	029b      	lsls	r3, r3, #10
    147c:	4313      	orrs	r3, r2
    147e:	606b      	str	r3, [r5, #4]
    1480:	e7b6      	b.n	13f0 <_i2c_master_write_packet+0x4c>
				return STATUS_ERR_PACKET_COLLISION;
    1482:	2341      	movs	r3, #65	; 0x41
    1484:	9301      	str	r3, [sp, #4]
    1486:	e7b3      	b.n	13f0 <_i2c_master_write_packet+0x4c>
    1488:	fffbffff 	.word	0xfffbffff

0000148c <i2c_master_write_packet_wait>:
 *                                      last data sent
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    148c:	b510      	push	{r4, lr}
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job */
	if (module->buffer_remaining > 0) {
    148e:	8b83      	ldrh	r3, [r0, #28]
    1490:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    1492:	2205      	movs	r2, #5
	if (module->buffer_remaining > 0) {
    1494:	2b00      	cmp	r3, #0
    1496:	d001      	beq.n	149c <i2c_master_write_packet_wait+0x10>

	module->send_stop = true;
	module->send_nack = true;

	return _i2c_master_write_packet(module, packet);
}
    1498:	0010      	movs	r0, r2
    149a:	bd10      	pop	{r4, pc}
	module->send_stop = true;
    149c:	3301      	adds	r3, #1
    149e:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
    14a0:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_write_packet(module, packet);
    14a2:	f7ff ff7f 	bl	13a4 <_i2c_master_write_packet>
    14a6:	0002      	movs	r2, r0
    14a8:	e7f6      	b.n	1498 <i2c_master_write_packet_wait+0xc>

000014aa <_i2c_master_wait_for_sync>:
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    14aa:	6801      	ldr	r1, [r0, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    14ac:	2207      	movs	r2, #7
    14ae:	69cb      	ldr	r3, [r1, #28]
	while (i2c_master_is_syncing(module)) {
    14b0:	421a      	tst	r2, r3
    14b2:	d1fc      	bne.n	14ae <_i2c_master_wait_for_sync+0x4>
}
    14b4:	4770      	bx	lr

000014b6 <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
    14b6:	b570      	push	{r4, r5, r6, lr}
    14b8:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    14ba:	6806      	ldr	r6, [r0, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    14bc:	6832      	ldr	r2, [r6, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
    14be:	8b45      	ldrh	r5, [r0, #26]
	buffer_index -= module->buffer_remaining;
    14c0:	8b83      	ldrh	r3, [r0, #28]
    14c2:	1aed      	subs	r5, r5, r3
    14c4:	b2ad      	uxth	r5, r5

	module->buffer_remaining--;
    14c6:	8b83      	ldrh	r3, [r0, #28]
    14c8:	3b01      	subs	r3, #1
    14ca:	b29b      	uxth	r3, r3
    14cc:	8383      	strh	r3, [r0, #28]

	if (sclsm_flag) {
    14ce:	0113      	lsls	r3, r2, #4
    14d0:	d51d      	bpl.n	150e <_i2c_master_read+0x58>
		if (module->send_nack && module->buffer_remaining == 1) {
    14d2:	7ac3      	ldrb	r3, [r0, #11]
    14d4:	2b00      	cmp	r3, #0
    14d6:	d003      	beq.n	14e0 <_i2c_master_read+0x2a>
    14d8:	8b83      	ldrh	r3, [r0, #28]
    14da:	b29b      	uxth	r3, r3
    14dc:	2b01      	cmp	r3, #1
    14de:	d010      	beq.n	1502 <_i2c_master_read+0x4c>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
		}
	}

	if (module->buffer_remaining == 0) {
    14e0:	8ba3      	ldrh	r3, [r4, #28]
    14e2:	b29b      	uxth	r3, r3
    14e4:	2b00      	cmp	r3, #0
    14e6:	d102      	bne.n	14ee <_i2c_master_read+0x38>
		if (module->send_stop) {
    14e8:	7aa3      	ldrb	r3, [r4, #10]
    14ea:	2b00      	cmp	r3, #0
    14ec:	d11c      	bne.n	1528 <_i2c_master_read+0x72>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
    14ee:	0020      	movs	r0, r4
    14f0:	f7ff ffdb 	bl	14aa <_i2c_master_wait_for_sync>
	module->buffer[buffer_index] = i2c_module->DATA.reg;
    14f4:	6a23      	ldr	r3, [r4, #32]
    14f6:	195d      	adds	r5, r3, r5
    14f8:	2328      	movs	r3, #40	; 0x28
    14fa:	5cf3      	ldrb	r3, [r6, r3]
    14fc:	b2db      	uxtb	r3, r3
    14fe:	702b      	strb	r3, [r5, #0]
}
    1500:	bd70      	pop	{r4, r5, r6, pc}
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1502:	6872      	ldr	r2, [r6, #4]
    1504:	2380      	movs	r3, #128	; 0x80
    1506:	02db      	lsls	r3, r3, #11
    1508:	4313      	orrs	r3, r2
    150a:	6073      	str	r3, [r6, #4]
    150c:	e7e8      	b.n	14e0 <_i2c_master_read+0x2a>
		if (module->send_nack && module->buffer_remaining == 0) {
    150e:	7ac3      	ldrb	r3, [r0, #11]
    1510:	2b00      	cmp	r3, #0
    1512:	d0e5      	beq.n	14e0 <_i2c_master_read+0x2a>
    1514:	8b83      	ldrh	r3, [r0, #28]
    1516:	b29b      	uxth	r3, r3
    1518:	2b00      	cmp	r3, #0
    151a:	d1e1      	bne.n	14e0 <_i2c_master_read+0x2a>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    151c:	6872      	ldr	r2, [r6, #4]
    151e:	2380      	movs	r3, #128	; 0x80
    1520:	02db      	lsls	r3, r3, #11
    1522:	4313      	orrs	r3, r2
    1524:	6073      	str	r3, [r6, #4]
    1526:	e7db      	b.n	14e0 <_i2c_master_read+0x2a>
			_i2c_master_wait_for_sync(module);
    1528:	0020      	movs	r0, r4
    152a:	f7ff ffbe 	bl	14aa <_i2c_master_wait_for_sync>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    152e:	6872      	ldr	r2, [r6, #4]
    1530:	23c0      	movs	r3, #192	; 0xc0
    1532:	029b      	lsls	r3, r3, #10
    1534:	4313      	orrs	r3, r2
    1536:	6073      	str	r3, [r6, #4]
    1538:	e7d9      	b.n	14ee <_i2c_master_read+0x38>

0000153a <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
    153a:	b570      	push	{r4, r5, r6, lr}
    153c:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    153e:	6805      	ldr	r5, [r0, #0]

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
    1540:	8b6b      	ldrh	r3, [r5, #26]
    1542:	075b      	lsls	r3, r3, #29
    1544:	d503      	bpl.n	154e <_i2c_master_write+0x14>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
    1546:	221e      	movs	r2, #30
    1548:	2325      	movs	r3, #37	; 0x25
    154a:	54c2      	strb	r2, [r0, r3]
	module->buffer_remaining--;

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
	i2c_module->DATA.reg = module->buffer[buffer_index];
}
    154c:	bd70      	pop	{r4, r5, r6, pc}
	uint16_t buffer_index = module->buffer_length;
    154e:	8b46      	ldrh	r6, [r0, #26]
	buffer_index -= module->buffer_remaining;
    1550:	8b83      	ldrh	r3, [r0, #28]
    1552:	1af6      	subs	r6, r6, r3
    1554:	b2b6      	uxth	r6, r6
	module->buffer_remaining--;
    1556:	8b83      	ldrh	r3, [r0, #28]
    1558:	3b01      	subs	r3, #1
    155a:	b29b      	uxth	r3, r3
    155c:	8383      	strh	r3, [r0, #28]
	_i2c_master_wait_for_sync(module);
    155e:	f7ff ffa4 	bl	14aa <_i2c_master_wait_for_sync>
	i2c_module->DATA.reg = module->buffer[buffer_index];
    1562:	6a23      	ldr	r3, [r4, #32]
    1564:	199e      	adds	r6, r3, r6
    1566:	7833      	ldrb	r3, [r6, #0]
    1568:	b2db      	uxtb	r3, r3
    156a:	2228      	movs	r2, #40	; 0x28
    156c:	54ab      	strb	r3, [r5, r2]
    156e:	e7ed      	b.n	154c <_i2c_master_write+0x12>

00001570 <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
    1570:	b570      	push	{r4, r5, r6, lr}
	/* Get software module for callback handling */
	struct i2c_master_module *module =
    1572:	0080      	lsls	r0, r0, #2
    1574:	4b75      	ldr	r3, [pc, #468]	; (174c <_i2c_master_interrupt_handler+0x1dc>)
    1576:	58c4      	ldr	r4, [r0, r3]
			(struct i2c_master_module*)_sercom_instances[instance];

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1578:	6825      	ldr	r5, [r4, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    157a:	682b      	ldr	r3, [r5, #0]
    157c:	011b      	lsls	r3, r3, #4
    157e:	0fda      	lsrs	r2, r3, #31

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
    1580:	7e63      	ldrb	r3, [r4, #25]
	callback_mask &= module->registered_callback;
    1582:	7e26      	ldrb	r6, [r4, #24]
    1584:	401e      	ands	r6, r3

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
    1586:	8b63      	ldrh	r3, [r4, #26]
    1588:	b29b      	uxth	r3, r3
    158a:	2b00      	cmp	r3, #0
    158c:	d103      	bne.n	1596 <_i2c_master_interrupt_handler+0x26>
    158e:	8ba3      	ldrh	r3, [r4, #28]
    1590:	b29b      	uxth	r3, r3
    1592:	2b00      	cmp	r3, #0
    1594:	d123      	bne.n	15de <_i2c_master_interrupt_handler+0x6e>
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1596:	8b63      	ldrh	r3, [r4, #26]
    1598:	b29b      	uxth	r3, r3
    159a:	2b00      	cmp	r3, #0
    159c:	d008      	beq.n	15b0 <_i2c_master_interrupt_handler+0x40>
    159e:	8ba3      	ldrh	r3, [r4, #28]
    15a0:	b29b      	uxth	r3, r3
    15a2:	2b00      	cmp	r3, #0
    15a4:	d104      	bne.n	15b0 <_i2c_master_interrupt_handler+0x40>
			(module->status == STATUS_BUSY) &&
    15a6:	3325      	adds	r3, #37	; 0x25
    15a8:	5ce3      	ldrb	r3, [r4, r3]
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    15aa:	2b05      	cmp	r3, #5
    15ac:	d100      	bne.n	15b0 <_i2c_master_interrupt_handler+0x40>
    15ae:	e06d      	b.n	168c <_i2c_master_interrupt_handler+0x11c>
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
    15b0:	8b63      	ldrh	r3, [r4, #26]
    15b2:	b29b      	uxth	r3, r3
    15b4:	2b00      	cmp	r3, #0
    15b6:	d024      	beq.n	1602 <_i2c_master_interrupt_handler+0x92>
    15b8:	8ba3      	ldrh	r3, [r4, #28]
    15ba:	b29b      	uxth	r3, r3
    15bc:	2b00      	cmp	r3, #0
    15be:	d020      	beq.n	1602 <_i2c_master_interrupt_handler+0x92>
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
    15c0:	8b6b      	ldrh	r3, [r5, #26]
    15c2:	069b      	lsls	r3, r3, #26
    15c4:	d500      	bpl.n	15c8 <_i2c_master_interrupt_handler+0x58>
    15c6:	e081      	b.n	16cc <_i2c_master_interrupt_handler+0x15c>
    15c8:	2a00      	cmp	r2, #0
    15ca:	d004      	beq.n	15d6 <_i2c_master_interrupt_handler+0x66>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
    15cc:	8ba3      	ldrh	r3, [r4, #28]
    15ce:	b29b      	uxth	r3, r3
    15d0:	2b01      	cmp	r3, #1
    15d2:	d100      	bne.n	15d6 <_i2c_master_interrupt_handler+0x66>
    15d4:	e07a      	b.n	16cc <_i2c_master_interrupt_handler+0x15c>
			module->status = STATUS_ERR_PACKET_COLLISION;
    15d6:	2241      	movs	r2, #65	; 0x41
    15d8:	2325      	movs	r3, #37	; 0x25
    15da:	54e2      	strb	r2, [r4, r3]
    15dc:	e011      	b.n	1602 <_i2c_master_interrupt_handler+0x92>
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
    15de:	7e2b      	ldrb	r3, [r5, #24]
    15e0:	07db      	lsls	r3, r3, #31
    15e2:	d507      	bpl.n	15f4 <_i2c_master_interrupt_handler+0x84>
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    15e4:	2301      	movs	r3, #1
    15e6:	762b      	strb	r3, [r5, #24]
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    15e8:	8b6b      	ldrh	r3, [r5, #26]
    15ea:	079b      	lsls	r3, r3, #30
    15ec:	d52e      	bpl.n	164c <_i2c_master_interrupt_handler+0xdc>
			module->status = STATUS_ERR_PACKET_COLLISION;
    15ee:	2241      	movs	r2, #65	; 0x41
    15f0:	2325      	movs	r3, #37	; 0x25
    15f2:	54e2      	strb	r2, [r4, r3]
	module->buffer_length = module->buffer_remaining;
    15f4:	8ba3      	ldrh	r3, [r4, #28]
    15f6:	b29b      	uxth	r3, r3
    15f8:	8363      	strh	r3, [r4, #26]
	if (module->status == STATUS_BUSY) {
    15fa:	2325      	movs	r3, #37	; 0x25
    15fc:	5ce3      	ldrb	r3, [r4, r3]
    15fe:	2b05      	cmp	r3, #5
    1600:	d038      	beq.n	1674 <_i2c_master_interrupt_handler+0x104>
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1602:	8b63      	ldrh	r3, [r4, #26]
    1604:	b29b      	uxth	r3, r3
    1606:	2b00      	cmp	r3, #0
    1608:	d007      	beq.n	161a <_i2c_master_interrupt_handler+0xaa>
    160a:	8ba3      	ldrh	r3, [r4, #28]
    160c:	b29b      	uxth	r3, r3
    160e:	2b00      	cmp	r3, #0
    1610:	d103      	bne.n	161a <_i2c_master_interrupt_handler+0xaa>
			(module->status == STATUS_BUSY) &&
    1612:	3325      	adds	r3, #37	; 0x25
    1614:	5ce3      	ldrb	r3, [r4, r3]
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1616:	2b05      	cmp	r3, #5
    1618:	d064      	beq.n	16e4 <_i2c_master_interrupt_handler+0x174>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
    161a:	2325      	movs	r3, #37	; 0x25
    161c:	5ce3      	ldrb	r3, [r4, r3]
    161e:	2b05      	cmp	r3, #5
    1620:	d013      	beq.n	164a <_i2c_master_interrupt_handler+0xda>
    1622:	2325      	movs	r3, #37	; 0x25
    1624:	5ce3      	ldrb	r3, [r4, r3]
    1626:	2b00      	cmp	r3, #0
    1628:	d00f      	beq.n	164a <_i2c_master_interrupt_handler+0xda>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
    162a:	2303      	movs	r3, #3
    162c:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    162e:	2300      	movs	r3, #0
    1630:	8363      	strh	r3, [r4, #26]
		module->buffer_remaining = 0;
    1632:	83a3      	strh	r3, [r4, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
    1634:	3325      	adds	r3, #37	; 0x25
    1636:	5ce3      	ldrb	r3, [r4, r3]
    1638:	2b41      	cmp	r3, #65	; 0x41
    163a:	d003      	beq.n	1644 <_i2c_master_interrupt_handler+0xd4>
    163c:	7aa3      	ldrb	r3, [r4, #10]
    163e:	2b00      	cmp	r3, #0
    1640:	d000      	beq.n	1644 <_i2c_master_interrupt_handler+0xd4>
    1642:	e075      	b.n	1730 <_i2c_master_interrupt_handler+0x1c0>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
    1644:	0773      	lsls	r3, r6, #29
    1646:	d500      	bpl.n	164a <_i2c_master_interrupt_handler+0xda>
    1648:	e07b      	b.n	1742 <_i2c_master_interrupt_handler+0x1d2>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
		}
	}
}
    164a:	bd70      	pop	{r4, r5, r6, pc}
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    164c:	8b6b      	ldrh	r3, [r5, #26]
    164e:	075b      	lsls	r3, r3, #29
    1650:	d5d0      	bpl.n	15f4 <_i2c_master_interrupt_handler+0x84>
			module->status           = STATUS_ERR_BAD_ADDRESS;
    1652:	2218      	movs	r2, #24
    1654:	2325      	movs	r3, #37	; 0x25
    1656:	54e2      	strb	r2, [r4, r3]
			module->buffer_remaining = 0;
    1658:	2300      	movs	r3, #0
    165a:	83a3      	strh	r3, [r4, #28]
			if (module->send_stop) {
    165c:	7aa3      	ldrb	r3, [r4, #10]
    165e:	2b00      	cmp	r3, #0
    1660:	d0c8      	beq.n	15f4 <_i2c_master_interrupt_handler+0x84>
				_i2c_master_wait_for_sync(module);
    1662:	0020      	movs	r0, r4
    1664:	f7ff ff21 	bl	14aa <_i2c_master_wait_for_sync>
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1668:	686a      	ldr	r2, [r5, #4]
    166a:	23c0      	movs	r3, #192	; 0xc0
    166c:	029b      	lsls	r3, r3, #10
    166e:	4313      	orrs	r3, r2
    1670:	606b      	str	r3, [r5, #4]
    1672:	e7bf      	b.n	15f4 <_i2c_master_interrupt_handler+0x84>
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    1674:	331f      	adds	r3, #31
    1676:	5ce3      	ldrb	r3, [r4, r3]
    1678:	2b00      	cmp	r3, #0
    167a:	d003      	beq.n	1684 <_i2c_master_interrupt_handler+0x114>
			_i2c_master_read(module);
    167c:	0020      	movs	r0, r4
    167e:	f7ff ff1a 	bl	14b6 <_i2c_master_read>
    1682:	e7be      	b.n	1602 <_i2c_master_interrupt_handler+0x92>
			_i2c_master_write(module);
    1684:	0020      	movs	r0, r4
    1686:	f7ff ff58 	bl	153a <_i2c_master_write>
    168a:	e7ba      	b.n	1602 <_i2c_master_interrupt_handler+0x92>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
    168c:	331f      	adds	r3, #31
    168e:	5ce3      	ldrb	r3, [r4, r3]
			(module->status == STATUS_BUSY) &&
    1690:	2b00      	cmp	r3, #0
    1692:	d000      	beq.n	1696 <_i2c_master_interrupt_handler+0x126>
    1694:	e78c      	b.n	15b0 <_i2c_master_interrupt_handler+0x40>
		i2c_module->INTENCLR.reg =
    1696:	3303      	adds	r3, #3
    1698:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
    169a:	2300      	movs	r3, #0
    169c:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
    169e:	3325      	adds	r3, #37	; 0x25
    16a0:	2200      	movs	r2, #0
    16a2:	54e2      	strb	r2, [r4, r3]
		if (module->send_stop) {
    16a4:	7aa3      	ldrb	r3, [r4, #10]
    16a6:	2b00      	cmp	r3, #0
    16a8:	d107      	bne.n	16ba <_i2c_master_interrupt_handler+0x14a>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    16aa:	2301      	movs	r3, #1
    16ac:	762b      	strb	r3, [r5, #24]
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
    16ae:	07f3      	lsls	r3, r6, #31
    16b0:	d5a7      	bpl.n	1602 <_i2c_master_interrupt_handler+0x92>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    16b2:	68e3      	ldr	r3, [r4, #12]
    16b4:	0020      	movs	r0, r4
    16b6:	4798      	blx	r3
    16b8:	e7a3      	b.n	1602 <_i2c_master_interrupt_handler+0x92>
			_i2c_master_wait_for_sync(module);
    16ba:	0020      	movs	r0, r4
    16bc:	f7ff fef5 	bl	14aa <_i2c_master_wait_for_sync>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    16c0:	686a      	ldr	r2, [r5, #4]
    16c2:	23c0      	movs	r3, #192	; 0xc0
    16c4:	029b      	lsls	r3, r3, #10
    16c6:	4313      	orrs	r3, r2
    16c8:	606b      	str	r3, [r5, #4]
    16ca:	e7f0      	b.n	16ae <_i2c_master_interrupt_handler+0x13e>
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    16cc:	2324      	movs	r3, #36	; 0x24
    16ce:	5ce3      	ldrb	r3, [r4, r3]
    16d0:	2b00      	cmp	r3, #0
    16d2:	d103      	bne.n	16dc <_i2c_master_interrupt_handler+0x16c>
			_i2c_master_write(module);
    16d4:	0020      	movs	r0, r4
    16d6:	f7ff ff30 	bl	153a <_i2c_master_write>
    16da:	e792      	b.n	1602 <_i2c_master_interrupt_handler+0x92>
			_i2c_master_read(module);
    16dc:	0020      	movs	r0, r4
    16de:	f7ff feea 	bl	14b6 <_i2c_master_read>
    16e2:	e78e      	b.n	1602 <_i2c_master_interrupt_handler+0x92>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
    16e4:	331f      	adds	r3, #31
    16e6:	5ce3      	ldrb	r3, [r4, r3]
			(module->status == STATUS_BUSY) &&
    16e8:	2b01      	cmp	r3, #1
    16ea:	d196      	bne.n	161a <_i2c_master_interrupt_handler+0xaa>
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    16ec:	7e2b      	ldrb	r3, [r5, #24]
    16ee:	079b      	lsls	r3, r3, #30
    16f0:	d501      	bpl.n	16f6 <_i2c_master_interrupt_handler+0x186>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    16f2:	2302      	movs	r3, #2
    16f4:	762b      	strb	r3, [r5, #24]
		i2c_module->INTENCLR.reg =
    16f6:	2303      	movs	r3, #3
    16f8:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
    16fa:	2300      	movs	r3, #0
    16fc:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
    16fe:	3325      	adds	r3, #37	; 0x25
    1700:	2200      	movs	r2, #0
    1702:	54e2      	strb	r2, [r4, r3]
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
    1704:	07b3      	lsls	r3, r6, #30
    1706:	d503      	bpl.n	1710 <_i2c_master_interrupt_handler+0x1a0>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
    1708:	2324      	movs	r3, #36	; 0x24
    170a:	5ce3      	ldrb	r3, [r4, r3]
    170c:	2b01      	cmp	r3, #1
    170e:	d00b      	beq.n	1728 <_i2c_master_interrupt_handler+0x1b8>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
    1710:	07f3      	lsls	r3, r6, #31
    1712:	d400      	bmi.n	1716 <_i2c_master_interrupt_handler+0x1a6>
    1714:	e781      	b.n	161a <_i2c_master_interrupt_handler+0xaa>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
    1716:	2324      	movs	r3, #36	; 0x24
    1718:	5ce3      	ldrb	r3, [r4, r3]
    171a:	2b00      	cmp	r3, #0
    171c:	d000      	beq.n	1720 <_i2c_master_interrupt_handler+0x1b0>
    171e:	e77c      	b.n	161a <_i2c_master_interrupt_handler+0xaa>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    1720:	68e3      	ldr	r3, [r4, #12]
    1722:	0020      	movs	r0, r4
    1724:	4798      	blx	r3
    1726:	e778      	b.n	161a <_i2c_master_interrupt_handler+0xaa>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
    1728:	6923      	ldr	r3, [r4, #16]
    172a:	0020      	movs	r0, r4
    172c:	4798      	blx	r3
    172e:	e774      	b.n	161a <_i2c_master_interrupt_handler+0xaa>
			_i2c_master_wait_for_sync(module);
    1730:	0020      	movs	r0, r4
    1732:	f7ff feba 	bl	14aa <_i2c_master_wait_for_sync>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
    1736:	686a      	ldr	r2, [r5, #4]
    1738:	23e0      	movs	r3, #224	; 0xe0
    173a:	02db      	lsls	r3, r3, #11
    173c:	4313      	orrs	r3, r2
    173e:	606b      	str	r3, [r5, #4]
    1740:	e780      	b.n	1644 <_i2c_master_interrupt_handler+0xd4>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
    1742:	6963      	ldr	r3, [r4, #20]
    1744:	0020      	movs	r0, r4
    1746:	4798      	blx	r3
}
    1748:	e77f      	b.n	164a <_i2c_master_interrupt_handler+0xda>
    174a:	46c0      	nop			; (mov r8, r8)
    174c:	20000214 	.word	0x20000214

00001750 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1750:	b510      	push	{r4, lr}
    1752:	b082      	sub	sp, #8
    1754:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    1756:	4b0e      	ldr	r3, [pc, #56]	; (1790 <sercom_set_gclk_generator+0x40>)
    1758:	781b      	ldrb	r3, [r3, #0]
    175a:	2b00      	cmp	r3, #0
    175c:	d007      	beq.n	176e <sercom_set_gclk_generator+0x1e>
    175e:	2900      	cmp	r1, #0
    1760:	d105      	bne.n	176e <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    1762:	4b0b      	ldr	r3, [pc, #44]	; (1790 <sercom_set_gclk_generator+0x40>)
    1764:	785b      	ldrb	r3, [r3, #1]
    1766:	4283      	cmp	r3, r0
    1768:	d010      	beq.n	178c <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    176a:	201d      	movs	r0, #29
    176c:	e00c      	b.n	1788 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    176e:	a901      	add	r1, sp, #4
    1770:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1772:	200d      	movs	r0, #13
    1774:	f000 fada 	bl	1d2c <system_gclk_chan_set_config>
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1778:	200d      	movs	r0, #13
    177a:	f000 fa99 	bl	1cb0 <system_gclk_chan_enable>
		_sercom_config.generator_source = generator_source;
    177e:	4b04      	ldr	r3, [pc, #16]	; (1790 <sercom_set_gclk_generator+0x40>)
    1780:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1782:	2201      	movs	r2, #1
    1784:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    1786:	2000      	movs	r0, #0
}
    1788:	b002      	add	sp, #8
    178a:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    178c:	2000      	movs	r0, #0
    178e:	e7fb      	b.n	1788 <sercom_set_gclk_generator+0x38>
    1790:	20000070 	.word	0x20000070

00001794 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1794:	4b20      	ldr	r3, [pc, #128]	; (1818 <_sercom_get_default_pad+0x84>)
    1796:	4298      	cmp	r0, r3
    1798:	d017      	beq.n	17ca <_sercom_get_default_pad+0x36>
    179a:	4b20      	ldr	r3, [pc, #128]	; (181c <_sercom_get_default_pad+0x88>)
    179c:	4298      	cmp	r0, r3
    179e:	d024      	beq.n	17ea <_sercom_get_default_pad+0x56>
    17a0:	4b1f      	ldr	r3, [pc, #124]	; (1820 <_sercom_get_default_pad+0x8c>)
    17a2:	4298      	cmp	r0, r3
    17a4:	d001      	beq.n	17aa <_sercom_get_default_pad+0x16>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    17a6:	2000      	movs	r0, #0
}
    17a8:	4770      	bx	lr
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    17aa:	2901      	cmp	r1, #1
    17ac:	d007      	beq.n	17be <_sercom_get_default_pad+0x2a>
    17ae:	2900      	cmp	r1, #0
    17b0:	d02b      	beq.n	180a <_sercom_get_default_pad+0x76>
    17b2:	2902      	cmp	r1, #2
    17b4:	d005      	beq.n	17c2 <_sercom_get_default_pad+0x2e>
    17b6:	2903      	cmp	r1, #3
    17b8:	d005      	beq.n	17c6 <_sercom_get_default_pad+0x32>
	return 0;
    17ba:	2000      	movs	r0, #0
    17bc:	e7f4      	b.n	17a8 <_sercom_get_default_pad+0x14>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    17be:	4819      	ldr	r0, [pc, #100]	; (1824 <_sercom_get_default_pad+0x90>)
    17c0:	e7f2      	b.n	17a8 <_sercom_get_default_pad+0x14>
    17c2:	4819      	ldr	r0, [pc, #100]	; (1828 <_sercom_get_default_pad+0x94>)
    17c4:	e7f0      	b.n	17a8 <_sercom_get_default_pad+0x14>
    17c6:	4819      	ldr	r0, [pc, #100]	; (182c <_sercom_get_default_pad+0x98>)
    17c8:	e7ee      	b.n	17a8 <_sercom_get_default_pad+0x14>
    17ca:	2901      	cmp	r1, #1
    17cc:	d007      	beq.n	17de <_sercom_get_default_pad+0x4a>
    17ce:	2900      	cmp	r1, #0
    17d0:	d01d      	beq.n	180e <_sercom_get_default_pad+0x7a>
    17d2:	2902      	cmp	r1, #2
    17d4:	d005      	beq.n	17e2 <_sercom_get_default_pad+0x4e>
    17d6:	2903      	cmp	r1, #3
    17d8:	d005      	beq.n	17e6 <_sercom_get_default_pad+0x52>
	return 0;
    17da:	2000      	movs	r0, #0
    17dc:	e7e4      	b.n	17a8 <_sercom_get_default_pad+0x14>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    17de:	4814      	ldr	r0, [pc, #80]	; (1830 <_sercom_get_default_pad+0x9c>)
    17e0:	e7e2      	b.n	17a8 <_sercom_get_default_pad+0x14>
    17e2:	4814      	ldr	r0, [pc, #80]	; (1834 <_sercom_get_default_pad+0xa0>)
    17e4:	e7e0      	b.n	17a8 <_sercom_get_default_pad+0x14>
    17e6:	4814      	ldr	r0, [pc, #80]	; (1838 <_sercom_get_default_pad+0xa4>)
    17e8:	e7de      	b.n	17a8 <_sercom_get_default_pad+0x14>
    17ea:	2901      	cmp	r1, #1
    17ec:	d007      	beq.n	17fe <_sercom_get_default_pad+0x6a>
    17ee:	2900      	cmp	r1, #0
    17f0:	d00f      	beq.n	1812 <_sercom_get_default_pad+0x7e>
    17f2:	2902      	cmp	r1, #2
    17f4:	d005      	beq.n	1802 <_sercom_get_default_pad+0x6e>
    17f6:	2903      	cmp	r1, #3
    17f8:	d005      	beq.n	1806 <_sercom_get_default_pad+0x72>
	return 0;
    17fa:	2000      	movs	r0, #0
    17fc:	e7d4      	b.n	17a8 <_sercom_get_default_pad+0x14>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    17fe:	480f      	ldr	r0, [pc, #60]	; (183c <_sercom_get_default_pad+0xa8>)
    1800:	e7d2      	b.n	17a8 <_sercom_get_default_pad+0x14>
    1802:	480f      	ldr	r0, [pc, #60]	; (1840 <_sercom_get_default_pad+0xac>)
    1804:	e7d0      	b.n	17a8 <_sercom_get_default_pad+0x14>
    1806:	480f      	ldr	r0, [pc, #60]	; (1844 <_sercom_get_default_pad+0xb0>)
    1808:	e7ce      	b.n	17a8 <_sercom_get_default_pad+0x14>
    180a:	480f      	ldr	r0, [pc, #60]	; (1848 <_sercom_get_default_pad+0xb4>)
    180c:	e7cc      	b.n	17a8 <_sercom_get_default_pad+0x14>
    180e:	480f      	ldr	r0, [pc, #60]	; (184c <_sercom_get_default_pad+0xb8>)
    1810:	e7ca      	b.n	17a8 <_sercom_get_default_pad+0x14>
    1812:	480f      	ldr	r0, [pc, #60]	; (1850 <_sercom_get_default_pad+0xbc>)
    1814:	e7c8      	b.n	17a8 <_sercom_get_default_pad+0x14>
    1816:	46c0      	nop			; (mov r8, r8)
    1818:	42000c00 	.word	0x42000c00
    181c:	42001000 	.word	0x42001000
    1820:	42000800 	.word	0x42000800
    1824:	00050003 	.word	0x00050003
    1828:	00060003 	.word	0x00060003
    182c:	00070003 	.word	0x00070003
    1830:	00170002 	.word	0x00170002
    1834:	001e0003 	.word	0x001e0003
    1838:	001f0003 	.word	0x001f0003
    183c:	00170003 	.word	0x00170003
    1840:	00100003 	.word	0x00100003
    1844:	00190003 	.word	0x00190003
    1848:	00040003 	.word	0x00040003
    184c:	00160002 	.word	0x00160002
    1850:	00160003 	.word	0x00160003

00001854 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1854:	b530      	push	{r4, r5, lr}
    1856:	b085      	sub	sp, #20
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1858:	aa01      	add	r2, sp, #4
    185a:	4b0b      	ldr	r3, [pc, #44]	; (1888 <_sercom_get_sercom_inst_index+0x34>)
    185c:	cb32      	ldmia	r3!, {r1, r4, r5}
    185e:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1860:	0003      	movs	r3, r0
    1862:	9a01      	ldr	r2, [sp, #4]
    1864:	4282      	cmp	r2, r0
    1866:	d00c      	beq.n	1882 <_sercom_get_sercom_inst_index+0x2e>
    1868:	9a02      	ldr	r2, [sp, #8]
    186a:	4282      	cmp	r2, r0
    186c:	d007      	beq.n	187e <_sercom_get_sercom_inst_index+0x2a>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    186e:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1870:	9a03      	ldr	r2, [sp, #12]
    1872:	429a      	cmp	r2, r3
    1874:	d001      	beq.n	187a <_sercom_get_sercom_inst_index+0x26>
}
    1876:	b005      	add	sp, #20
    1878:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    187a:	3002      	adds	r0, #2
    187c:	e002      	b.n	1884 <_sercom_get_sercom_inst_index+0x30>
    187e:	2001      	movs	r0, #1
    1880:	e000      	b.n	1884 <_sercom_get_sercom_inst_index+0x30>
    1882:	2000      	movs	r0, #0
			return i;
    1884:	b2c0      	uxtb	r0, r0
    1886:	e7f6      	b.n	1876 <_sercom_get_sercom_inst_index+0x22>
    1888:	00002ea0 	.word	0x00002ea0

0000188c <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    188c:	4770      	bx	lr
	...

00001890 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1890:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    1892:	4b0a      	ldr	r3, [pc, #40]	; (18bc <_sercom_set_handler+0x2c>)
    1894:	781b      	ldrb	r3, [r3, #0]
    1896:	2b00      	cmp	r3, #0
    1898:	d10c      	bne.n	18b4 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    189a:	4c09      	ldr	r4, [pc, #36]	; (18c0 <_sercom_set_handler+0x30>)
    189c:	4d09      	ldr	r5, [pc, #36]	; (18c4 <_sercom_set_handler+0x34>)
    189e:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    18a0:	4b09      	ldr	r3, [pc, #36]	; (18c8 <_sercom_set_handler+0x38>)
    18a2:	2200      	movs	r2, #0
    18a4:	601a      	str	r2, [r3, #0]
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    18a6:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    18a8:	605a      	str	r2, [r3, #4]
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    18aa:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    18ac:	609a      	str	r2, [r3, #8]
		}

		_handler_table_initialized = true;
    18ae:	3201      	adds	r2, #1
    18b0:	4b02      	ldr	r3, [pc, #8]	; (18bc <_sercom_set_handler+0x2c>)
    18b2:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    18b4:	0080      	lsls	r0, r0, #2
    18b6:	4b02      	ldr	r3, [pc, #8]	; (18c0 <_sercom_set_handler+0x30>)
    18b8:	50c1      	str	r1, [r0, r3]
}
    18ba:	bd30      	pop	{r4, r5, pc}
    18bc:	20000072 	.word	0x20000072
    18c0:	20000074 	.word	0x20000074
    18c4:	0000188d 	.word	0x0000188d
    18c8:	20000214 	.word	0x20000214

000018cc <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    18cc:	b510      	push	{r4, lr}
    18ce:	b082      	sub	sp, #8
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    18d0:	ac01      	add	r4, sp, #4
    18d2:	2309      	movs	r3, #9
    18d4:	7023      	strb	r3, [r4, #0]
    18d6:	3301      	adds	r3, #1
    18d8:	7063      	strb	r3, [r4, #1]
    18da:	3301      	adds	r3, #1
    18dc:	70a3      	strb	r3, [r4, #2]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    18de:	f7ff ffb9 	bl	1854 <_sercom_get_sercom_inst_index>

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    18e2:	5620      	ldrsb	r0, [r4, r0]
}
    18e4:	b002      	add	sp, #8
    18e6:	bd10      	pop	{r4, pc}

000018e8 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    18e8:	b510      	push	{r4, lr}
    18ea:	4b02      	ldr	r3, [pc, #8]	; (18f4 <SERCOM0_Handler+0xc>)
    18ec:	681b      	ldr	r3, [r3, #0]
    18ee:	2000      	movs	r0, #0
    18f0:	4798      	blx	r3
    18f2:	bd10      	pop	{r4, pc}
    18f4:	20000074 	.word	0x20000074

000018f8 <SERCOM1_Handler>:
    18f8:	b510      	push	{r4, lr}
    18fa:	4b02      	ldr	r3, [pc, #8]	; (1904 <SERCOM1_Handler+0xc>)
    18fc:	685b      	ldr	r3, [r3, #4]
    18fe:	2001      	movs	r0, #1
    1900:	4798      	blx	r3
    1902:	bd10      	pop	{r4, pc}
    1904:	20000074 	.word	0x20000074

00001908 <SERCOM2_Handler>:
    1908:	b510      	push	{r4, lr}
    190a:	4b02      	ldr	r3, [pc, #8]	; (1914 <SERCOM2_Handler+0xc>)
    190c:	689b      	ldr	r3, [r3, #8]
    190e:	2002      	movs	r0, #2
    1910:	4798      	blx	r3
    1912:	bd10      	pop	{r4, pc}
    1914:	20000074 	.word	0x20000074

00001918 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    1918:	b510      	push	{r4, lr}
	switch (clock_source) {
    191a:	2808      	cmp	r0, #8
    191c:	d803      	bhi.n	1926 <system_clock_source_get_hz+0xe>
    191e:	0080      	lsls	r0, r0, #2
    1920:	4b1c      	ldr	r3, [pc, #112]	; (1994 <system_clock_source_get_hz+0x7c>)
    1922:	581b      	ldr	r3, [r3, r0]
    1924:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    1926:	2000      	movs	r0, #0
    1928:	e032      	b.n	1990 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
    192a:	4b1b      	ldr	r3, [pc, #108]	; (1998 <system_clock_source_get_hz+0x80>)
    192c:	6918      	ldr	r0, [r3, #16]
    192e:	e02f      	b.n	1990 <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    1930:	4b1a      	ldr	r3, [pc, #104]	; (199c <system_clock_source_get_hz+0x84>)
    1932:	6a1b      	ldr	r3, [r3, #32]
    1934:	059b      	lsls	r3, r3, #22
    1936:	0f9b      	lsrs	r3, r3, #30
    1938:	4819      	ldr	r0, [pc, #100]	; (19a0 <system_clock_source_get_hz+0x88>)
    193a:	40d8      	lsrs	r0, r3
    193c:	e028      	b.n	1990 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
    193e:	4b16      	ldr	r3, [pc, #88]	; (1998 <system_clock_source_get_hz+0x80>)
    1940:	6958      	ldr	r0, [r3, #20]
    1942:	e025      	b.n	1990 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1944:	4b14      	ldr	r3, [pc, #80]	; (1998 <system_clock_source_get_hz+0x80>)
    1946:	681b      	ldr	r3, [r3, #0]
			return 0;
    1948:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    194a:	079b      	lsls	r3, r3, #30
    194c:	d520      	bpl.n	1990 <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    194e:	4913      	ldr	r1, [pc, #76]	; (199c <system_clock_source_get_hz+0x84>)
    1950:	2210      	movs	r2, #16
    1952:	68cb      	ldr	r3, [r1, #12]
    1954:	421a      	tst	r2, r3
    1956:	d0fc      	beq.n	1952 <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
    1958:	4b0f      	ldr	r3, [pc, #60]	; (1998 <system_clock_source_get_hz+0x80>)
    195a:	681a      	ldr	r2, [r3, #0]
    195c:	2324      	movs	r3, #36	; 0x24
    195e:	4013      	ands	r3, r2
    1960:	2b04      	cmp	r3, #4
    1962:	d001      	beq.n	1968 <system_clock_source_get_hz+0x50>
			return 48000000UL;
    1964:	480f      	ldr	r0, [pc, #60]	; (19a4 <system_clock_source_get_hz+0x8c>)
    1966:	e013      	b.n	1990 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1968:	2000      	movs	r0, #0
    196a:	f000 f9eb 	bl	1d44 <system_gclk_chan_get_hz>
					(_system_clock_inst.dfll.mul & 0xffff);
    196e:	4b0a      	ldr	r3, [pc, #40]	; (1998 <system_clock_source_get_hz+0x80>)
    1970:	689b      	ldr	r3, [r3, #8]
    1972:	041b      	lsls	r3, r3, #16
    1974:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1976:	4358      	muls	r0, r3
    1978:	e00a      	b.n	1990 <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    197a:	2350      	movs	r3, #80	; 0x50
    197c:	4a07      	ldr	r2, [pc, #28]	; (199c <system_clock_source_get_hz+0x84>)
    197e:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    1980:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1982:	075b      	lsls	r3, r3, #29
    1984:	d504      	bpl.n	1990 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
    1986:	4b04      	ldr	r3, [pc, #16]	; (1998 <system_clock_source_get_hz+0x80>)
    1988:	68d8      	ldr	r0, [r3, #12]
    198a:	e001      	b.n	1990 <system_clock_source_get_hz+0x78>
		return 32768UL;
    198c:	2080      	movs	r0, #128	; 0x80
    198e:	0200      	lsls	r0, r0, #8
	}
}
    1990:	bd10      	pop	{r4, pc}
    1992:	46c0      	nop			; (mov r8, r8)
    1994:	00002eac 	.word	0x00002eac
    1998:	20000080 	.word	0x20000080
    199c:	40000800 	.word	0x40000800
    19a0:	007a1200 	.word	0x007a1200
    19a4:	02dc6c00 	.word	0x02dc6c00

000019a8 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    19a8:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    19aa:	490c      	ldr	r1, [pc, #48]	; (19dc <system_clock_source_osc8m_set_config+0x34>)
    19ac:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    19ae:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    19b0:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    19b2:	7840      	ldrb	r0, [r0, #1]
    19b4:	2201      	movs	r2, #1
    19b6:	4010      	ands	r0, r2
    19b8:	0180      	lsls	r0, r0, #6
    19ba:	2640      	movs	r6, #64	; 0x40
    19bc:	43b3      	bics	r3, r6
    19be:	4303      	orrs	r3, r0
    19c0:	402a      	ands	r2, r5
    19c2:	01d2      	lsls	r2, r2, #7
    19c4:	2080      	movs	r0, #128	; 0x80
    19c6:	4383      	bics	r3, r0
    19c8:	4313      	orrs	r3, r2
    19ca:	2203      	movs	r2, #3
    19cc:	4022      	ands	r2, r4
    19ce:	0212      	lsls	r2, r2, #8
    19d0:	4803      	ldr	r0, [pc, #12]	; (19e0 <system_clock_source_osc8m_set_config+0x38>)
    19d2:	4003      	ands	r3, r0
    19d4:	4313      	orrs	r3, r2
    19d6:	620b      	str	r3, [r1, #32]
}
    19d8:	bd70      	pop	{r4, r5, r6, pc}
    19da:	46c0      	nop			; (mov r8, r8)
    19dc:	40000800 	.word	0x40000800
    19e0:	fffffcff 	.word	0xfffffcff

000019e4 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    19e4:	2808      	cmp	r0, #8
    19e6:	d803      	bhi.n	19f0 <system_clock_source_enable+0xc>
    19e8:	0080      	lsls	r0, r0, #2
    19ea:	4b25      	ldr	r3, [pc, #148]	; (1a80 <system_clock_source_enable+0x9c>)
    19ec:	581b      	ldr	r3, [r3, r0]
    19ee:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    19f0:	2017      	movs	r0, #23
    19f2:	e044      	b.n	1a7e <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    19f4:	4a23      	ldr	r2, [pc, #140]	; (1a84 <system_clock_source_enable+0xa0>)
    19f6:	6a13      	ldr	r3, [r2, #32]
    19f8:	2102      	movs	r1, #2
    19fa:	430b      	orrs	r3, r1
    19fc:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    19fe:	2000      	movs	r0, #0
    1a00:	e03d      	b.n	1a7e <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    1a02:	4a20      	ldr	r2, [pc, #128]	; (1a84 <system_clock_source_enable+0xa0>)
    1a04:	6993      	ldr	r3, [r2, #24]
    1a06:	2102      	movs	r1, #2
    1a08:	430b      	orrs	r3, r1
    1a0a:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    1a0c:	2000      	movs	r0, #0
		break;
    1a0e:	e036      	b.n	1a7e <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    1a10:	4a1c      	ldr	r2, [pc, #112]	; (1a84 <system_clock_source_enable+0xa0>)
    1a12:	8a13      	ldrh	r3, [r2, #16]
    1a14:	2102      	movs	r1, #2
    1a16:	430b      	orrs	r3, r1
    1a18:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    1a1a:	2000      	movs	r0, #0
		break;
    1a1c:	e02f      	b.n	1a7e <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    1a1e:	4a19      	ldr	r2, [pc, #100]	; (1a84 <system_clock_source_enable+0xa0>)
    1a20:	8a93      	ldrh	r3, [r2, #20]
    1a22:	2102      	movs	r1, #2
    1a24:	430b      	orrs	r3, r1
    1a26:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    1a28:	2000      	movs	r0, #0
		break;
    1a2a:	e028      	b.n	1a7e <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    1a2c:	4916      	ldr	r1, [pc, #88]	; (1a88 <system_clock_source_enable+0xa4>)
    1a2e:	680b      	ldr	r3, [r1, #0]
    1a30:	2202      	movs	r2, #2
    1a32:	4313      	orrs	r3, r2
    1a34:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    1a36:	4b13      	ldr	r3, [pc, #76]	; (1a84 <system_clock_source_enable+0xa0>)
    1a38:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1a3a:	0019      	movs	r1, r3
    1a3c:	320e      	adds	r2, #14
    1a3e:	68cb      	ldr	r3, [r1, #12]
    1a40:	421a      	tst	r2, r3
    1a42:	d0fc      	beq.n	1a3e <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    1a44:	4a10      	ldr	r2, [pc, #64]	; (1a88 <system_clock_source_enable+0xa4>)
    1a46:	6891      	ldr	r1, [r2, #8]
    1a48:	4b0e      	ldr	r3, [pc, #56]	; (1a84 <system_clock_source_enable+0xa0>)
    1a4a:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1a4c:	6852      	ldr	r2, [r2, #4]
    1a4e:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    1a50:	2200      	movs	r2, #0
    1a52:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1a54:	0019      	movs	r1, r3
    1a56:	3210      	adds	r2, #16
    1a58:	68cb      	ldr	r3, [r1, #12]
    1a5a:	421a      	tst	r2, r3
    1a5c:	d0fc      	beq.n	1a58 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1a5e:	4b0a      	ldr	r3, [pc, #40]	; (1a88 <system_clock_source_enable+0xa4>)
    1a60:	681b      	ldr	r3, [r3, #0]
    1a62:	b29b      	uxth	r3, r3
    1a64:	4a07      	ldr	r2, [pc, #28]	; (1a84 <system_clock_source_enable+0xa0>)
    1a66:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    1a68:	2000      	movs	r0, #0
    1a6a:	e008      	b.n	1a7e <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    1a6c:	4905      	ldr	r1, [pc, #20]	; (1a84 <system_clock_source_enable+0xa0>)
    1a6e:	2244      	movs	r2, #68	; 0x44
    1a70:	5c8b      	ldrb	r3, [r1, r2]
    1a72:	2002      	movs	r0, #2
    1a74:	4303      	orrs	r3, r0
    1a76:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    1a78:	2000      	movs	r0, #0
		break;
    1a7a:	e000      	b.n	1a7e <system_clock_source_enable+0x9a>
		return STATUS_OK;
    1a7c:	2000      	movs	r0, #0
}
    1a7e:	4770      	bx	lr
    1a80:	00002ed0 	.word	0x00002ed0
    1a84:	40000800 	.word	0x40000800
    1a88:	20000080 	.word	0x20000080

00001a8c <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    1a8c:	b570      	push	{r4, r5, r6, lr}
    1a8e:	b084      	sub	sp, #16
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1a90:	22c2      	movs	r2, #194	; 0xc2
    1a92:	00d2      	lsls	r2, r2, #3
    1a94:	4b20      	ldr	r3, [pc, #128]	; (1b18 <system_clock_init+0x8c>)
    1a96:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    1a98:	4a20      	ldr	r2, [pc, #128]	; (1b1c <system_clock_init+0x90>)
    1a9a:	6853      	ldr	r3, [r2, #4]
    1a9c:	211e      	movs	r1, #30
    1a9e:	438b      	bics	r3, r1
    1aa0:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    1aa2:	2301      	movs	r3, #1
    1aa4:	466a      	mov	r2, sp
    1aa6:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1aa8:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    1aaa:	b2e0      	uxtb	r0, r4
    1aac:	4669      	mov	r1, sp
    1aae:	f000 f93d 	bl	1d2c <system_gclk_chan_set_config>
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1ab2:	3401      	adds	r4, #1
    1ab4:	2c18      	cmp	r4, #24
    1ab6:	d1f8      	bne.n	1aaa <system_clock_init+0x1e>

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    1ab8:	a803      	add	r0, sp, #12
    1aba:	2400      	movs	r4, #0
    1abc:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    1abe:	7084      	strb	r4, [r0, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;
    1ac0:	2501      	movs	r5, #1
    1ac2:	7045      	strb	r5, [r0, #1]

	system_clock_source_osc8m_set_config(&osc8m_conf);
    1ac4:	f7ff ff70 	bl	19a8 <system_clock_source_osc8m_set_config>
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    1ac8:	2006      	movs	r0, #6
    1aca:	f7ff ff8b 	bl	19e4 <system_clock_source_enable>


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    1ace:	f000 f829 	bl	1b24 <system_gclk_init>
	config->division_factor    = 1;
    1ad2:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    1ad4:	466b      	mov	r3, sp
    1ad6:	705c      	strb	r4, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    1ad8:	2606      	movs	r6, #6
    1ada:	701e      	strb	r6, [r3, #0]
	config->run_in_standby     = false;
    1adc:	721c      	strb	r4, [r3, #8]
	config->output_enable      = false;
    1ade:	725c      	strb	r4, [r3, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    1ae0:	4669      	mov	r1, sp
    1ae2:	2005      	movs	r0, #5
    1ae4:	f000 f830 	bl	1b48 <system_gclk_gen_set_config>
    1ae8:	2005      	movs	r0, #5
    1aea:	f000 f885 	bl	1bf8 <system_gclk_gen_enable>
	PM->CPUSEL.reg = (uint32_t)divider;
    1aee:	4b0c      	ldr	r3, [pc, #48]	; (1b20 <system_clock_init+0x94>)
    1af0:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    1af2:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    1af4:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    1af6:	72dc      	strb	r4, [r3, #11]
	config->division_factor    = 1;
    1af8:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    1afa:	466b      	mov	r3, sp
    1afc:	705c      	strb	r4, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    1afe:	701e      	strb	r6, [r3, #0]
	config->output_enable      = false;
    1b00:	725c      	strb	r4, [r3, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    1b02:	721d      	strb	r5, [r3, #8]
    1b04:	4669      	mov	r1, sp
    1b06:	2000      	movs	r0, #0
    1b08:	f000 f81e 	bl	1b48 <system_gclk_gen_set_config>
    1b0c:	2000      	movs	r0, #0
    1b0e:	f000 f873 	bl	1bf8 <system_gclk_gen_enable>
#endif
}
    1b12:	b004      	add	sp, #16
    1b14:	bd70      	pop	{r4, r5, r6, pc}
    1b16:	46c0      	nop			; (mov r8, r8)
    1b18:	40000800 	.word	0x40000800
    1b1c:	41004000 	.word	0x41004000
    1b20:	40000400 	.word	0x40000400

00001b24 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    1b24:	4a06      	ldr	r2, [pc, #24]	; (1b40 <system_gclk_init+0x1c>)
    1b26:	6993      	ldr	r3, [r2, #24]
    1b28:	2108      	movs	r1, #8
    1b2a:	430b      	orrs	r3, r1
    1b2c:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    1b2e:	2201      	movs	r2, #1
    1b30:	4b04      	ldr	r3, [pc, #16]	; (1b44 <system_gclk_init+0x20>)
    1b32:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1b34:	0019      	movs	r1, r3
    1b36:	780b      	ldrb	r3, [r1, #0]
    1b38:	4213      	tst	r3, r2
    1b3a:	d1fc      	bne.n	1b36 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1b3c:	4770      	bx	lr
    1b3e:	46c0      	nop			; (mov r8, r8)
    1b40:	40000400 	.word	0x40000400
    1b44:	40000c00 	.word	0x40000c00

00001b48 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1b48:	b570      	push	{r4, r5, r6, lr}
    1b4a:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1b4c:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1b4e:	780d      	ldrb	r5, [r1, #0]
    1b50:	022d      	lsls	r5, r5, #8
    1b52:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1b54:	784b      	ldrb	r3, [r1, #1]
    1b56:	2b00      	cmp	r3, #0
    1b58:	d002      	beq.n	1b60 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1b5a:	2380      	movs	r3, #128	; 0x80
    1b5c:	02db      	lsls	r3, r3, #11
    1b5e:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1b60:	7a4b      	ldrb	r3, [r1, #9]
    1b62:	2b00      	cmp	r3, #0
    1b64:	d002      	beq.n	1b6c <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    1b66:	2380      	movs	r3, #128	; 0x80
    1b68:	031b      	lsls	r3, r3, #12
    1b6a:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1b6c:	6848      	ldr	r0, [r1, #4]
    1b6e:	2801      	cmp	r0, #1
    1b70:	d910      	bls.n	1b94 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    1b72:	1e43      	subs	r3, r0, #1
    1b74:	4218      	tst	r0, r3
    1b76:	d134      	bne.n	1be2 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1b78:	2802      	cmp	r0, #2
    1b7a:	d930      	bls.n	1bde <system_gclk_gen_set_config+0x96>
    1b7c:	2302      	movs	r3, #2
    1b7e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1b80:	3201      	adds	r2, #1
						mask <<= 1) {
    1b82:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    1b84:	4298      	cmp	r0, r3
    1b86:	d8fb      	bhi.n	1b80 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1b88:	0212      	lsls	r2, r2, #8
    1b8a:	4332      	orrs	r2, r6
    1b8c:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    1b8e:	2380      	movs	r3, #128	; 0x80
    1b90:	035b      	lsls	r3, r3, #13
    1b92:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    1b94:	7a0b      	ldrb	r3, [r1, #8]
    1b96:	2b00      	cmp	r3, #0
    1b98:	d002      	beq.n	1ba0 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    1b9a:	2380      	movs	r3, #128	; 0x80
    1b9c:	039b      	lsls	r3, r3, #14
    1b9e:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1ba0:	4a13      	ldr	r2, [pc, #76]	; (1bf0 <system_gclk_gen_set_config+0xa8>)
    1ba2:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    1ba4:	b25b      	sxtb	r3, r3
    1ba6:	2b00      	cmp	r3, #0
    1ba8:	dbfb      	blt.n	1ba2 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    1baa:	f7ff faab 	bl	1104 <cpu_irq_enter_critical>
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1bae:	4b11      	ldr	r3, [pc, #68]	; (1bf4 <system_gclk_gen_set_config+0xac>)
    1bb0:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1bb2:	4a0f      	ldr	r2, [pc, #60]	; (1bf0 <system_gclk_gen_set_config+0xa8>)
    1bb4:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    1bb6:	b25b      	sxtb	r3, r3
    1bb8:	2b00      	cmp	r3, #0
    1bba:	dbfb      	blt.n	1bb4 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    1bbc:	4b0c      	ldr	r3, [pc, #48]	; (1bf0 <system_gclk_gen_set_config+0xa8>)
    1bbe:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1bc0:	001a      	movs	r2, r3
    1bc2:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    1bc4:	b25b      	sxtb	r3, r3
    1bc6:	2b00      	cmp	r3, #0
    1bc8:	dbfb      	blt.n	1bc2 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    1bca:	4a09      	ldr	r2, [pc, #36]	; (1bf0 <system_gclk_gen_set_config+0xa8>)
    1bcc:	6853      	ldr	r3, [r2, #4]
    1bce:	2180      	movs	r1, #128	; 0x80
    1bd0:	0249      	lsls	r1, r1, #9
    1bd2:	400b      	ands	r3, r1
    1bd4:	431d      	orrs	r5, r3
    1bd6:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    1bd8:	f7ff fab4 	bl	1144 <cpu_irq_leave_critical>

	system_interrupt_leave_critical_section();
}
    1bdc:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    1bde:	2200      	movs	r2, #0
    1be0:	e7d2      	b.n	1b88 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    1be2:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    1be4:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    1be6:	2380      	movs	r3, #128	; 0x80
    1be8:	029b      	lsls	r3, r3, #10
    1bea:	431d      	orrs	r5, r3
    1bec:	e7d2      	b.n	1b94 <system_gclk_gen_set_config+0x4c>
    1bee:	46c0      	nop			; (mov r8, r8)
    1bf0:	40000c00 	.word	0x40000c00
    1bf4:	40000c08 	.word	0x40000c08

00001bf8 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1bf8:	b510      	push	{r4, lr}
    1bfa:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1bfc:	4a0b      	ldr	r2, [pc, #44]	; (1c2c <system_gclk_gen_enable+0x34>)
    1bfe:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1c00:	b25b      	sxtb	r3, r3
    1c02:	2b00      	cmp	r3, #0
    1c04:	dbfb      	blt.n	1bfe <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    1c06:	f7ff fa7d 	bl	1104 <cpu_irq_enter_critical>
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1c0a:	4b09      	ldr	r3, [pc, #36]	; (1c30 <system_gclk_gen_enable+0x38>)
    1c0c:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1c0e:	4a07      	ldr	r2, [pc, #28]	; (1c2c <system_gclk_gen_enable+0x34>)
    1c10:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1c12:	b25b      	sxtb	r3, r3
    1c14:	2b00      	cmp	r3, #0
    1c16:	dbfb      	blt.n	1c10 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1c18:	4a04      	ldr	r2, [pc, #16]	; (1c2c <system_gclk_gen_enable+0x34>)
    1c1a:	6851      	ldr	r1, [r2, #4]
    1c1c:	2380      	movs	r3, #128	; 0x80
    1c1e:	025b      	lsls	r3, r3, #9
    1c20:	430b      	orrs	r3, r1
    1c22:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    1c24:	f7ff fa8e 	bl	1144 <cpu_irq_leave_critical>

	system_interrupt_leave_critical_section();
}
    1c28:	bd10      	pop	{r4, pc}
    1c2a:	46c0      	nop			; (mov r8, r8)
    1c2c:	40000c00 	.word	0x40000c00
    1c30:	40000c04 	.word	0x40000c04

00001c34 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1c34:	b570      	push	{r4, r5, r6, lr}
    1c36:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1c38:	4a1a      	ldr	r2, [pc, #104]	; (1ca4 <system_gclk_gen_get_hz+0x70>)
    1c3a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1c3c:	b25b      	sxtb	r3, r3
    1c3e:	2b00      	cmp	r3, #0
    1c40:	dbfb      	blt.n	1c3a <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    1c42:	f7ff fa5f 	bl	1104 <cpu_irq_enter_critical>
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1c46:	4b18      	ldr	r3, [pc, #96]	; (1ca8 <system_gclk_gen_get_hz+0x74>)
    1c48:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1c4a:	4a16      	ldr	r2, [pc, #88]	; (1ca4 <system_gclk_gen_get_hz+0x70>)
    1c4c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1c4e:	b25b      	sxtb	r3, r3
    1c50:	2b00      	cmp	r3, #0
    1c52:	dbfb      	blt.n	1c4c <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1c54:	4e13      	ldr	r6, [pc, #76]	; (1ca4 <system_gclk_gen_get_hz+0x70>)
    1c56:	6870      	ldr	r0, [r6, #4]
    1c58:	04c0      	lsls	r0, r0, #19
    1c5a:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1c5c:	f7ff fe5c 	bl	1918 <system_clock_source_get_hz>
    1c60:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1c62:	4b11      	ldr	r3, [pc, #68]	; (1ca8 <system_gclk_gen_get_hz+0x74>)
    1c64:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1c66:	6876      	ldr	r6, [r6, #4]
    1c68:	02f6      	lsls	r6, r6, #11
    1c6a:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1c6c:	4b0f      	ldr	r3, [pc, #60]	; (1cac <system_gclk_gen_get_hz+0x78>)
    1c6e:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1c70:	4a0c      	ldr	r2, [pc, #48]	; (1ca4 <system_gclk_gen_get_hz+0x70>)
    1c72:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1c74:	b25b      	sxtb	r3, r3
    1c76:	2b00      	cmp	r3, #0
    1c78:	dbfb      	blt.n	1c72 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1c7a:	4b0a      	ldr	r3, [pc, #40]	; (1ca4 <system_gclk_gen_get_hz+0x70>)
    1c7c:	689c      	ldr	r4, [r3, #8]
    1c7e:	0224      	lsls	r4, r4, #8
    1c80:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    1c82:	f7ff fa5f 	bl	1144 <cpu_irq_leave_critical>

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    1c86:	2e00      	cmp	r6, #0
    1c88:	d107      	bne.n	1c9a <system_gclk_gen_get_hz+0x66>
    1c8a:	2c01      	cmp	r4, #1
    1c8c:	d907      	bls.n	1c9e <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    1c8e:	0021      	movs	r1, r4
    1c90:	0028      	movs	r0, r5
    1c92:	f000 ffa9 	bl	2be8 <__udivsi3>
    1c96:	0005      	movs	r5, r0
    1c98:	e001      	b.n	1c9e <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    1c9a:	3401      	adds	r4, #1
    1c9c:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    1c9e:	0028      	movs	r0, r5
    1ca0:	bd70      	pop	{r4, r5, r6, pc}
    1ca2:	46c0      	nop			; (mov r8, r8)
    1ca4:	40000c00 	.word	0x40000c00
    1ca8:	40000c04 	.word	0x40000c04
    1cac:	40000c08 	.word	0x40000c08

00001cb0 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    1cb0:	b510      	push	{r4, lr}
    1cb2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1cb4:	f7ff fa26 	bl	1104 <cpu_irq_enter_critical>
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1cb8:	4b05      	ldr	r3, [pc, #20]	; (1cd0 <system_gclk_chan_enable+0x20>)
    1cba:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1cbc:	4a05      	ldr	r2, [pc, #20]	; (1cd4 <system_gclk_chan_enable+0x24>)
    1cbe:	8853      	ldrh	r3, [r2, #2]
    1cc0:	2180      	movs	r1, #128	; 0x80
    1cc2:	01c9      	lsls	r1, r1, #7
    1cc4:	430b      	orrs	r3, r1
    1cc6:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    1cc8:	f7ff fa3c 	bl	1144 <cpu_irq_leave_critical>

	system_interrupt_leave_critical_section();
}
    1ccc:	bd10      	pop	{r4, pc}
    1cce:	46c0      	nop			; (mov r8, r8)
    1cd0:	40000c02 	.word	0x40000c02
    1cd4:	40000c00 	.word	0x40000c00

00001cd8 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1cd8:	b510      	push	{r4, lr}
    1cda:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1cdc:	f7ff fa12 	bl	1104 <cpu_irq_enter_critical>
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1ce0:	4b0e      	ldr	r3, [pc, #56]	; (1d1c <system_gclk_chan_disable+0x44>)
    1ce2:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1ce4:	4a0e      	ldr	r2, [pc, #56]	; (1d20 <system_gclk_chan_disable+0x48>)
    1ce6:	8853      	ldrh	r3, [r2, #2]
    1ce8:	051b      	lsls	r3, r3, #20
    1cea:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1cec:	8853      	ldrh	r3, [r2, #2]
    1cee:	490d      	ldr	r1, [pc, #52]	; (1d24 <system_gclk_chan_disable+0x4c>)
    1cf0:	400b      	ands	r3, r1
    1cf2:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1cf4:	8853      	ldrh	r3, [r2, #2]
    1cf6:	490c      	ldr	r1, [pc, #48]	; (1d28 <system_gclk_chan_disable+0x50>)
    1cf8:	400b      	ands	r3, r1
    1cfa:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1cfc:	0011      	movs	r1, r2
    1cfe:	2280      	movs	r2, #128	; 0x80
    1d00:	01d2      	lsls	r2, r2, #7
    1d02:	884b      	ldrh	r3, [r1, #2]
    1d04:	4213      	tst	r3, r2
    1d06:	d1fc      	bne.n	1d02 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1d08:	4905      	ldr	r1, [pc, #20]	; (1d20 <system_gclk_chan_disable+0x48>)
    1d0a:	884a      	ldrh	r2, [r1, #2]
    1d0c:	0203      	lsls	r3, r0, #8
    1d0e:	4805      	ldr	r0, [pc, #20]	; (1d24 <system_gclk_chan_disable+0x4c>)
    1d10:	4002      	ands	r2, r0
    1d12:	4313      	orrs	r3, r2
    1d14:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    1d16:	f7ff fa15 	bl	1144 <cpu_irq_leave_critical>

	system_interrupt_leave_critical_section();
}
    1d1a:	bd10      	pop	{r4, pc}
    1d1c:	40000c02 	.word	0x40000c02
    1d20:	40000c00 	.word	0x40000c00
    1d24:	fffff0ff 	.word	0xfffff0ff
    1d28:	ffffbfff 	.word	0xffffbfff

00001d2c <system_gclk_chan_set_config>:
{
    1d2c:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1d2e:	780c      	ldrb	r4, [r1, #0]
    1d30:	0224      	lsls	r4, r4, #8
    1d32:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    1d34:	f7ff ffd0 	bl	1cd8 <system_gclk_chan_disable>
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1d38:	b2a4      	uxth	r4, r4
    1d3a:	4b01      	ldr	r3, [pc, #4]	; (1d40 <system_gclk_chan_set_config+0x14>)
    1d3c:	805c      	strh	r4, [r3, #2]
}
    1d3e:	bd10      	pop	{r4, pc}
    1d40:	40000c00 	.word	0x40000c00

00001d44 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1d44:	b510      	push	{r4, lr}
    1d46:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1d48:	f7ff f9dc 	bl	1104 <cpu_irq_enter_critical>
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1d4c:	4b05      	ldr	r3, [pc, #20]	; (1d64 <system_gclk_chan_get_hz+0x20>)
    1d4e:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1d50:	4b05      	ldr	r3, [pc, #20]	; (1d68 <system_gclk_chan_get_hz+0x24>)
    1d52:	885c      	ldrh	r4, [r3, #2]
    1d54:	0524      	lsls	r4, r4, #20
    1d56:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    1d58:	f7ff f9f4 	bl	1144 <cpu_irq_leave_critical>

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1d5c:	0020      	movs	r0, r4
    1d5e:	f7ff ff69 	bl	1c34 <system_gclk_gen_get_hz>
}
    1d62:	bd10      	pop	{r4, pc}
    1d64:	40000c02 	.word	0x40000c02
    1d68:	40000c00 	.word	0x40000c00

00001d6c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    1d6c:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    1d6e:	78d3      	ldrb	r3, [r2, #3]
    1d70:	2b00      	cmp	r3, #0
    1d72:	d135      	bne.n	1de0 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1d74:	7813      	ldrb	r3, [r2, #0]
    1d76:	2b80      	cmp	r3, #128	; 0x80
    1d78:	d029      	beq.n	1dce <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1d7a:	061b      	lsls	r3, r3, #24
    1d7c:	2480      	movs	r4, #128	; 0x80
    1d7e:	0264      	lsls	r4, r4, #9
    1d80:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1d82:	7854      	ldrb	r4, [r2, #1]
    1d84:	2502      	movs	r5, #2
    1d86:	43ac      	bics	r4, r5
    1d88:	d106      	bne.n	1d98 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1d8a:	7894      	ldrb	r4, [r2, #2]
    1d8c:	2c00      	cmp	r4, #0
    1d8e:	d120      	bne.n	1dd2 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    1d90:	2480      	movs	r4, #128	; 0x80
    1d92:	02a4      	lsls	r4, r4, #10
    1d94:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1d96:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1d98:	7854      	ldrb	r4, [r2, #1]
    1d9a:	3c01      	subs	r4, #1
    1d9c:	2c01      	cmp	r4, #1
    1d9e:	d91c      	bls.n	1dda <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1da0:	040d      	lsls	r5, r1, #16
    1da2:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1da4:	24a0      	movs	r4, #160	; 0xa0
    1da6:	05e4      	lsls	r4, r4, #23
    1da8:	432c      	orrs	r4, r5
    1daa:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1dac:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1dae:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1db0:	24d0      	movs	r4, #208	; 0xd0
    1db2:	0624      	lsls	r4, r4, #24
    1db4:	432c      	orrs	r4, r5
    1db6:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1db8:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1dba:	78d4      	ldrb	r4, [r2, #3]
    1dbc:	2c00      	cmp	r4, #0
    1dbe:	d122      	bne.n	1e06 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1dc0:	035b      	lsls	r3, r3, #13
    1dc2:	d51c      	bpl.n	1dfe <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1dc4:	7893      	ldrb	r3, [r2, #2]
    1dc6:	2b01      	cmp	r3, #1
    1dc8:	d01e      	beq.n	1e08 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    1dca:	6141      	str	r1, [r0, #20]
    1dcc:	e017      	b.n	1dfe <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    1dce:	2300      	movs	r3, #0
    1dd0:	e7d7      	b.n	1d82 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1dd2:	24c0      	movs	r4, #192	; 0xc0
    1dd4:	02e4      	lsls	r4, r4, #11
    1dd6:	4323      	orrs	r3, r4
    1dd8:	e7dd      	b.n	1d96 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1dda:	4c0d      	ldr	r4, [pc, #52]	; (1e10 <_system_pinmux_config+0xa4>)
    1ddc:	4023      	ands	r3, r4
    1dde:	e7df      	b.n	1da0 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    1de0:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1de2:	040c      	lsls	r4, r1, #16
    1de4:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1de6:	23a0      	movs	r3, #160	; 0xa0
    1de8:	05db      	lsls	r3, r3, #23
    1dea:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1dec:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1dee:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1df0:	23d0      	movs	r3, #208	; 0xd0
    1df2:	061b      	lsls	r3, r3, #24
    1df4:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1df6:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    1df8:	78d3      	ldrb	r3, [r2, #3]
    1dfa:	2b00      	cmp	r3, #0
    1dfc:	d103      	bne.n	1e06 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1dfe:	7853      	ldrb	r3, [r2, #1]
    1e00:	3b01      	subs	r3, #1
    1e02:	2b01      	cmp	r3, #1
    1e04:	d902      	bls.n	1e0c <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    1e06:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    1e08:	6181      	str	r1, [r0, #24]
    1e0a:	e7f8      	b.n	1dfe <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    1e0c:	6081      	str	r1, [r0, #8]
}
    1e0e:	e7fa      	b.n	1e06 <_system_pinmux_config+0x9a>
    1e10:	fffbffff 	.word	0xfffbffff

00001e14 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1e14:	b510      	push	{r4, lr}
    1e16:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1e18:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1e1a:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1e1c:	2900      	cmp	r1, #0
    1e1e:	d104      	bne.n	1e2a <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1e20:	0943      	lsrs	r3, r0, #5
    1e22:	01db      	lsls	r3, r3, #7
    1e24:	4905      	ldr	r1, [pc, #20]	; (1e3c <system_pinmux_pin_set_config+0x28>)
    1e26:	468c      	mov	ip, r1
    1e28:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1e2a:	241f      	movs	r4, #31
    1e2c:	4020      	ands	r0, r4
    1e2e:	2101      	movs	r1, #1
    1e30:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    1e32:	0018      	movs	r0, r3
    1e34:	f7ff ff9a 	bl	1d6c <_system_pinmux_config>
}
    1e38:	bd10      	pop	{r4, pc}
    1e3a:	46c0      	nop			; (mov r8, r8)
    1e3c:	41004400 	.word	0x41004400

00001e40 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1e40:	4770      	bx	lr

00001e42 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1e42:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1e44:	f7ff fe22 	bl	1a8c <system_clock_init>
	//system_board_init();
	

	
	/* Initialize EVSYS hardware */
	_system_events_init();
    1e48:	f7ff fffa 	bl	1e40 <_system_dummy_init>

	/* Initialize External hardware */
	_system_extint_init();
    1e4c:	f7fe fc26 	bl	69c <_system_extint_init>
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    1e50:	f7ff fff6 	bl	1e40 <_system_dummy_init>
}
    1e54:	bd10      	pop	{r4, pc}

00001e56 <_tcc_get_inst_index>:
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    1e56:	2000      	movs	r0, #0
    1e58:	4770      	bx	lr
	...

00001e5c <_tcc_set_compare_value>:
static enum status_code _tcc_set_compare_value(
		const struct tcc_module *const module_inst,
		const enum tcc_match_capture_channel channel_index,
		const uint32_t compare,
		const bool double_buffering_enabled)
{
    1e5c:	b530      	push	{r4, r5, lr}
    1e5e:	0004      	movs	r4, r0
	/* Get a index of the module */
	uint8_t module_index = _tcc_get_inst_index(tcc_module);

	/* Check index */
	if (channel_index >= _tcc_cc_nums[module_index]) {
		return STATUS_ERR_INVALID_ARG;
    1e60:	2017      	movs	r0, #23
	if (channel_index >= _tcc_cc_nums[module_index]) {
    1e62:	2903      	cmp	r1, #3
    1e64:	d900      	bls.n	1e68 <_tcc_set_compare_value+0xc>
			/* Sync wait */
		}
		tcc_module->CC[channel_index].reg = compare;
	}
	return STATUS_OK;
}
    1e66:	bd30      	pop	{r4, r5, pc}
	if (compare > max_count) {
    1e68:	4d11      	ldr	r5, [pc, #68]	; (1eb0 <_tcc_set_compare_value+0x54>)
    1e6a:	42aa      	cmp	r2, r5
    1e6c:	d8fb      	bhi.n	1e66 <_tcc_set_compare_value+0xa>
	Tcc *const tcc_module = module_inst->hw;
    1e6e:	6820      	ldr	r0, [r4, #0]
	if (double_buffering_enabled) {
    1e70:	2b00      	cmp	r3, #0
    1e72:	d010      	beq.n	1e96 <_tcc_set_compare_value+0x3a>
				(TCC_STATUS_CCBV0 << channel_index)) {
    1e74:	2480      	movs	r4, #128	; 0x80
    1e76:	0264      	lsls	r4, r4, #9
    1e78:	408c      	lsls	r4, r1
		while(tcc_module->STATUS.reg  &
    1e7a:	6b03      	ldr	r3, [r0, #48]	; 0x30
    1e7c:	421c      	tst	r4, r3
    1e7e:	d1fc      	bne.n	1e7a <_tcc_set_compare_value+0x1e>
				(TCC_SYNCBUSY_CCB0 << channel_index)) {
    1e80:	2480      	movs	r4, #128	; 0x80
    1e82:	0324      	lsls	r4, r4, #12
    1e84:	408c      	lsls	r4, r1
		while(tcc_module->SYNCBUSY.reg  &
    1e86:	6883      	ldr	r3, [r0, #8]
    1e88:	421c      	tst	r4, r3
    1e8a:	d1fc      	bne.n	1e86 <_tcc_set_compare_value+0x2a>
		tcc_module->CCB[channel_index].reg = compare;
    1e8c:	311c      	adds	r1, #28
    1e8e:	0089      	lsls	r1, r1, #2
    1e90:	500a      	str	r2, [r1, r0]
	return STATUS_OK;
    1e92:	2000      	movs	r0, #0
    1e94:	e7e7      	b.n	1e66 <_tcc_set_compare_value+0xa>
		while(tcc_module->SYNCBUSY.reg  & (TCC_SYNCBUSY_CC0 << channel_index)) {
    1e96:	2480      	movs	r4, #128	; 0x80
    1e98:	0064      	lsls	r4, r4, #1
    1e9a:	408c      	lsls	r4, r1
    1e9c:	6883      	ldr	r3, [r0, #8]
    1e9e:	421c      	tst	r4, r3
    1ea0:	d1fc      	bne.n	1e9c <_tcc_set_compare_value+0x40>
		tcc_module->CC[channel_index].reg = compare;
    1ea2:	3110      	adds	r1, #16
    1ea4:	0089      	lsls	r1, r1, #2
    1ea6:	1841      	adds	r1, r0, r1
    1ea8:	604a      	str	r2, [r1, #4]
	return STATUS_OK;
    1eaa:	2000      	movs	r0, #0
    1eac:	e7db      	b.n	1e66 <_tcc_set_compare_value+0xa>
    1eae:	46c0      	nop			; (mov r8, r8)
    1eb0:	00ffffff 	.word	0x00ffffff

00001eb4 <tcc_get_config_defaults>:
	config->counter.count                  = 0;
    1eb4:	2300      	movs	r3, #0
    1eb6:	6003      	str	r3, [r0, #0]
	config->counter.period                 = _tcc_maxs[module_index];
    1eb8:	4a4c      	ldr	r2, [pc, #304]	; (1fec <tcc_get_config_defaults+0x138>)
    1eba:	6042      	str	r2, [r0, #4]
	config->counter.clock_source           = GCLK_GENERATOR_0;
    1ebc:	7283      	strb	r3, [r0, #10]
	config->counter.clock_prescaler        = TCC_CLOCK_PRESCALER_DIV1;
    1ebe:	72c3      	strb	r3, [r0, #11]
	config->counter.reload_action          = TCC_RELOAD_ACTION_GCLK;
    1ec0:	7303      	strb	r3, [r0, #12]
	config->counter.direction              = TCC_COUNT_DIRECTION_UP;
    1ec2:	7243      	strb	r3, [r0, #9]
	config->counter.oneshot                = false;
    1ec4:	7203      	strb	r3, [r0, #8]
	MREPEAT(TCC_NUM_CHANNELS,
    1ec6:	61c3      	str	r3, [r0, #28]
    1ec8:	6203      	str	r3, [r0, #32]
    1eca:	6243      	str	r3, [r0, #36]	; 0x24
    1ecc:	6283      	str	r3, [r0, #40]	; 0x28
	MREPEAT(TCC_NUM_CHANNELS,
    1ece:	7503      	strb	r3, [r0, #20]
    1ed0:	7543      	strb	r3, [r0, #21]
    1ed2:	7583      	strb	r3, [r0, #22]
    1ed4:	75c3      	strb	r3, [r0, #23]
	config->compare.wave_generation = TCC_WAVE_GENERATION_NORMAL_FREQ;
    1ed6:	7603      	strb	r3, [r0, #24]
	config->compare.wave_ramp       = TCC_RAMP_RAMP1;
    1ed8:	7643      	strb	r3, [r0, #25]
	MREPEAT(TCC_NUM_CHANNELS,
    1eda:	7403      	strb	r3, [r0, #16]
    1edc:	7443      	strb	r3, [r0, #17]
    1ede:	7483      	strb	r3, [r0, #18]
    1ee0:	74c3      	strb	r3, [r0, #19]
	MREPEAT(TCC_NUM_FAULTS, _TCC_FAULT_FUNCTION_INIT, 0)
    1ee2:	222c      	movs	r2, #44	; 0x2c
    1ee4:	5483      	strb	r3, [r0, r2]
    1ee6:	3201      	adds	r2, #1
    1ee8:	5483      	strb	r3, [r0, r2]
    1eea:	3201      	adds	r2, #1
    1eec:	5483      	strb	r3, [r0, r2]
    1eee:	3201      	adds	r2, #1
    1ef0:	5483      	strb	r3, [r0, r2]
    1ef2:	3201      	adds	r2, #1
    1ef4:	5483      	strb	r3, [r0, r2]
    1ef6:	3201      	adds	r2, #1
    1ef8:	5483      	strb	r3, [r0, r2]
    1efa:	3201      	adds	r2, #1
    1efc:	5483      	strb	r3, [r0, r2]
    1efe:	3201      	adds	r2, #1
    1f00:	5483      	strb	r3, [r0, r2]
    1f02:	3201      	adds	r2, #1
    1f04:	5483      	strb	r3, [r0, r2]
    1f06:	3201      	adds	r2, #1
    1f08:	5483      	strb	r3, [r0, r2]
    1f0a:	3201      	adds	r2, #1
    1f0c:	5483      	strb	r3, [r0, r2]
    1f0e:	3201      	adds	r2, #1
    1f10:	5483      	strb	r3, [r0, r2]
    1f12:	3201      	adds	r2, #1
    1f14:	5483      	strb	r3, [r0, r2]
    1f16:	3201      	adds	r2, #1
    1f18:	5483      	strb	r3, [r0, r2]
    1f1a:	3201      	adds	r2, #1
    1f1c:	5483      	strb	r3, [r0, r2]
    1f1e:	3201      	adds	r2, #1
    1f20:	5483      	strb	r3, [r0, r2]
    1f22:	3201      	adds	r2, #1
    1f24:	5483      	strb	r3, [r0, r2]
    1f26:	3201      	adds	r2, #1
    1f28:	5483      	strb	r3, [r0, r2]
    1f2a:	3201      	adds	r2, #1
    1f2c:	5483      	strb	r3, [r0, r2]
    1f2e:	3201      	adds	r2, #1
    1f30:	5483      	strb	r3, [r0, r2]
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_NRF_FUNCTION_INIT, 0)
    1f32:	3201      	adds	r2, #1
    1f34:	5483      	strb	r3, [r0, r2]
    1f36:	3201      	adds	r2, #1
    1f38:	5483      	strb	r3, [r0, r2]
    1f3a:	3201      	adds	r2, #1
    1f3c:	5483      	strb	r3, [r0, r2]
    1f3e:	3201      	adds	r2, #1
    1f40:	5483      	strb	r3, [r0, r2]
    1f42:	3201      	adds	r2, #1
    1f44:	5483      	strb	r3, [r0, r2]
    1f46:	3201      	adds	r2, #1
    1f48:	5483      	strb	r3, [r0, r2]
    1f4a:	3201      	adds	r2, #1
    1f4c:	5483      	strb	r3, [r0, r2]
    1f4e:	3201      	adds	r2, #1
    1f50:	5483      	strb	r3, [r0, r2]
    1f52:	3201      	adds	r2, #1
    1f54:	5483      	strb	r3, [r0, r2]
    1f56:	3201      	adds	r2, #1
    1f58:	5483      	strb	r3, [r0, r2]
    1f5a:	3201      	adds	r2, #1
    1f5c:	5483      	strb	r3, [r0, r2]
    1f5e:	3201      	adds	r2, #1
    1f60:	5483      	strb	r3, [r0, r2]
    1f62:	3201      	adds	r2, #1
    1f64:	5483      	strb	r3, [r0, r2]
    1f66:	3201      	adds	r2, #1
    1f68:	5483      	strb	r3, [r0, r2]
    1f6a:	3201      	adds	r2, #1
    1f6c:	5483      	strb	r3, [r0, r2]
    1f6e:	3201      	adds	r2, #1
    1f70:	5483      	strb	r3, [r0, r2]
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_OUT_INVERT_INIT, false)
    1f72:	3201      	adds	r2, #1
    1f74:	5483      	strb	r3, [r0, r2]
    1f76:	3201      	adds	r2, #1
    1f78:	5483      	strb	r3, [r0, r2]
    1f7a:	3201      	adds	r2, #1
    1f7c:	5483      	strb	r3, [r0, r2]
    1f7e:	3201      	adds	r2, #1
    1f80:	5483      	strb	r3, [r0, r2]
    1f82:	3201      	adds	r2, #1
    1f84:	5483      	strb	r3, [r0, r2]
    1f86:	3201      	adds	r2, #1
    1f88:	5483      	strb	r3, [r0, r2]
    1f8a:	3201      	adds	r2, #1
    1f8c:	5483      	strb	r3, [r0, r2]
    1f8e:	3201      	adds	r2, #1
    1f90:	5483      	strb	r3, [r0, r2]
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_CHANNEL_OUT_PIN_INIT, 0)
    1f92:	3241      	adds	r2, #65	; 0x41
    1f94:	5483      	strb	r3, [r0, r2]
    1f96:	6583      	str	r3, [r0, #88]	; 0x58
    1f98:	6783      	str	r3, [r0, #120]	; 0x78
    1f9a:	3201      	adds	r2, #1
    1f9c:	5483      	strb	r3, [r0, r2]
    1f9e:	65c3      	str	r3, [r0, #92]	; 0x5c
    1fa0:	67c3      	str	r3, [r0, #124]	; 0x7c
    1fa2:	3201      	adds	r2, #1
    1fa4:	5483      	strb	r3, [r0, r2]
    1fa6:	6603      	str	r3, [r0, #96]	; 0x60
    1fa8:	3a1a      	subs	r2, #26
    1faa:	5083      	str	r3, [r0, r2]
    1fac:	321b      	adds	r2, #27
    1fae:	5483      	strb	r3, [r0, r2]
    1fb0:	6643      	str	r3, [r0, #100]	; 0x64
    1fb2:	3a17      	subs	r2, #23
    1fb4:	5083      	str	r3, [r0, r2]
    1fb6:	3218      	adds	r2, #24
    1fb8:	5483      	strb	r3, [r0, r2]
    1fba:	6683      	str	r3, [r0, #104]	; 0x68
    1fbc:	3a14      	subs	r2, #20
    1fbe:	5083      	str	r3, [r0, r2]
    1fc0:	3215      	adds	r2, #21
    1fc2:	5483      	strb	r3, [r0, r2]
    1fc4:	66c3      	str	r3, [r0, #108]	; 0x6c
    1fc6:	3a11      	subs	r2, #17
    1fc8:	5083      	str	r3, [r0, r2]
    1fca:	3212      	adds	r2, #18
    1fcc:	5483      	strb	r3, [r0, r2]
    1fce:	6703      	str	r3, [r0, #112]	; 0x70
    1fd0:	3a0e      	subs	r2, #14
    1fd2:	5083      	str	r3, [r0, r2]
    1fd4:	320f      	adds	r2, #15
    1fd6:	5483      	strb	r3, [r0, r2]
    1fd8:	6743      	str	r3, [r0, #116]	; 0x74
    1fda:	3a0b      	subs	r2, #11
    1fdc:	5083      	str	r3, [r0, r2]
	config->double_buffering_enabled  = true;
    1fde:	2101      	movs	r1, #1
    1fe0:	320c      	adds	r2, #12
    1fe2:	5481      	strb	r1, [r0, r2]
	config->run_in_standby            = false;
    1fe4:	3201      	adds	r2, #1
    1fe6:	5483      	strb	r3, [r0, r2]
}
    1fe8:	4770      	bx	lr
    1fea:	46c0      	nop			; (mov r8, r8)
    1fec:	00ffffff 	.word	0x00ffffff

00001ff0 <tcc_init>:
{
    1ff0:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ff2:	46de      	mov	lr, fp
    1ff4:	4657      	mov	r7, sl
    1ff6:	464e      	mov	r6, r9
    1ff8:	4645      	mov	r5, r8
    1ffa:	b5e0      	push	{r5, r6, r7, lr}
    1ffc:	b08d      	sub	sp, #52	; 0x34
    1ffe:	0006      	movs	r6, r0
    2000:	000c      	movs	r4, r1
    2002:	0015      	movs	r5, r2
	uint8_t module_index = _tcc_get_inst_index(hw);
    2004:	0008      	movs	r0, r1
    2006:	f7ff ff26 	bl	1e56 <_tcc_get_inst_index>
    200a:	0003      	movs	r3, r0
			PM->APBCMASK.reg |= mask;
    200c:	49cc      	ldr	r1, [pc, #816]	; (2340 <tcc_init+0x350>)
    200e:	6a0a      	ldr	r2, [r1, #32]
    2010:	2020      	movs	r0, #32
    2012:	4302      	orrs	r2, r0
    2014:	620a      	str	r2, [r1, #32]
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
    2016:	6822      	ldr	r2, [r4, #0]
		return STATUS_ERR_DENIED;
    2018:	3804      	subs	r0, #4
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
    201a:	0792      	lsls	r2, r2, #30
    201c:	d506      	bpl.n	202c <tcc_init+0x3c>
}
    201e:	b00d      	add	sp, #52	; 0x34
    2020:	bc3c      	pop	{r2, r3, r4, r5}
    2022:	4690      	mov	r8, r2
    2024:	4699      	mov	r9, r3
    2026:	46a2      	mov	sl, r4
    2028:	46ab      	mov	fp, r5
    202a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (hw->CTRLA.reg & TCC_CTRLA_SWRST) {
    202c:	6822      	ldr	r2, [r4, #0]
    202e:	2701      	movs	r7, #1
    2030:	4017      	ands	r7, r2
    2032:	d1f4      	bne.n	201e <tcc_init+0x2e>
	if ((config->counter.count > count_max)
    2034:	4ac3      	ldr	r2, [pc, #780]	; (2344 <tcc_init+0x354>)
		return STATUS_ERR_INVALID_ARG;
    2036:	3805      	subs	r0, #5
	if ((config->counter.count > count_max)
    2038:	6829      	ldr	r1, [r5, #0]
    203a:	4291      	cmp	r1, r2
    203c:	d8ef      	bhi.n	201e <tcc_init+0x2e>
		|| (config->counter.period > count_max)
    203e:	6869      	ldr	r1, [r5, #4]
    2040:	4291      	cmp	r1, r2
    2042:	d8ec      	bhi.n	201e <tcc_init+0x2e>
		if ((config->compare.match[i] > count_max)
    2044:	69e9      	ldr	r1, [r5, #28]
    2046:	4291      	cmp	r1, r2
    2048:	d900      	bls.n	204c <tcc_init+0x5c>
    204a:	e175      	b.n	2338 <tcc_init+0x348>
    204c:	6a29      	ldr	r1, [r5, #32]
    204e:	4291      	cmp	r1, r2
    2050:	d900      	bls.n	2054 <tcc_init+0x64>
    2052:	e173      	b.n	233c <tcc_init+0x34c>
    2054:	6a69      	ldr	r1, [r5, #36]	; 0x24
    2056:	4291      	cmp	r1, r2
    2058:	d900      	bls.n	205c <tcc_init+0x6c>
    205a:	e17d      	b.n	2358 <tcc_init+0x368>
    205c:	6aa9      	ldr	r1, [r5, #40]	; 0x28
    205e:	4291      	cmp	r1, r2
    2060:	d900      	bls.n	2064 <tcc_init+0x74>
    2062:	e17b      	b.n	235c <tcc_init+0x36c>
		if (config->capture.channel_function[i] ==
    2064:	7c2a      	ldrb	r2, [r5, #16]
    2066:	3a01      	subs	r2, #1
    2068:	4250      	negs	r0, r2
    206a:	4150      	adcs	r0, r2
    206c:	0602      	lsls	r2, r0, #24
    206e:	9201      	str	r2, [sp, #4]
    2070:	7c6a      	ldrb	r2, [r5, #17]
    2072:	2a01      	cmp	r2, #1
    2074:	d031      	beq.n	20da <tcc_init+0xea>
    2076:	7caa      	ldrb	r2, [r5, #18]
    2078:	2a01      	cmp	r2, #1
    207a:	d034      	beq.n	20e6 <tcc_init+0xf6>
    207c:	7cea      	ldrb	r2, [r5, #19]
    207e:	2a01      	cmp	r2, #1
    2080:	d037      	beq.n	20f2 <tcc_init+0x102>
	if (config->run_in_standby) {
    2082:	22a1      	movs	r2, #161	; 0xa1
    2084:	5caa      	ldrb	r2, [r5, r2]
    2086:	2a00      	cmp	r2, #0
    2088:	d004      	beq.n	2094 <tcc_init+0xa4>
		ctrla |= TCC_CTRLA_RUNSTDBY;
    208a:	2280      	movs	r2, #128	; 0x80
    208c:	0112      	lsls	r2, r2, #4
    208e:	9901      	ldr	r1, [sp, #4]
    2090:	4311      	orrs	r1, r2
    2092:	9101      	str	r1, [sp, #4]
	if (config->counter.oneshot) {
    2094:	7a2a      	ldrb	r2, [r5, #8]
		ctrlb |= TCC_CTRLBSET_ONESHOT;
    2096:	1e51      	subs	r1, r2, #1
    2098:	418a      	sbcs	r2, r1
    209a:	0092      	lsls	r2, r2, #2
    209c:	9203      	str	r2, [sp, #12]
	if (config->counter.direction == TCC_COUNT_DIRECTION_DOWN) {
    209e:	7a6a      	ldrb	r2, [r5, #9]
    20a0:	2a01      	cmp	r2, #1
    20a2:	d02c      	beq.n	20fe <tcc_init+0x10e>
		if (cfg->capture_channel >= cc_num) {
    20a4:	2235      	movs	r2, #53	; 0x35
    20a6:	5caa      	ldrb	r2, [r5, r2]
    20a8:	2a03      	cmp	r2, #3
    20aa:	d900      	bls.n	20ae <tcc_init+0xbe>
    20ac:	e158      	b.n	2360 <tcc_init+0x370>
		if (cfg->filter_value > 0xF) {
    20ae:	212c      	movs	r1, #44	; 0x2c
    20b0:	5c69      	ldrb	r1, [r5, r1]
    20b2:	290f      	cmp	r1, #15
    20b4:	d900      	bls.n	20b8 <tcc_init+0xc8>
    20b6:	e153      	b.n	2360 <tcc_init+0x370>
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
    20b8:	7b28      	ldrb	r0, [r5, #12]
    20ba:	9004      	str	r0, [sp, #16]
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    20bc:	7ae8      	ldrb	r0, [r5, #11]
    20be:	9005      	str	r0, [sp, #20]
    20c0:	202d      	movs	r0, #45	; 0x2d
    20c2:	4682      	mov	sl, r0
    20c4:	44aa      	add	sl, r5
    20c6:	2000      	movs	r0, #0
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
    20c8:	9702      	str	r7, [sp, #8]
    20ca:	4684      	mov	ip, r0
    20cc:	9606      	str	r6, [sp, #24]
    20ce:	000e      	movs	r6, r1
    20d0:	46a0      	mov	r8, r4
    20d2:	4654      	mov	r4, sl
    20d4:	46a9      	mov	r9, r5
    20d6:	9307      	str	r3, [sp, #28]
    20d8:	e047      	b.n	216a <tcc_init+0x17a>
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
    20da:	2280      	movs	r2, #128	; 0x80
    20dc:	0492      	lsls	r2, r2, #18
    20de:	9901      	ldr	r1, [sp, #4]
    20e0:	4311      	orrs	r1, r2
    20e2:	9101      	str	r1, [sp, #4]
    20e4:	e7c7      	b.n	2076 <tcc_init+0x86>
    20e6:	2280      	movs	r2, #128	; 0x80
    20e8:	04d2      	lsls	r2, r2, #19
    20ea:	9901      	ldr	r1, [sp, #4]
    20ec:	4311      	orrs	r1, r2
    20ee:	9101      	str	r1, [sp, #4]
    20f0:	e7c4      	b.n	207c <tcc_init+0x8c>
    20f2:	2280      	movs	r2, #128	; 0x80
    20f4:	0512      	lsls	r2, r2, #20
    20f6:	9901      	ldr	r1, [sp, #4]
    20f8:	4311      	orrs	r1, r2
    20fa:	9101      	str	r1, [sp, #4]
    20fc:	e7c1      	b.n	2082 <tcc_init+0x92>
		ctrlb |= TCC_CTRLBSET_DIR;
    20fe:	9903      	ldr	r1, [sp, #12]
    2100:	4311      	orrs	r1, r2
    2102:	9103      	str	r1, [sp, #12]
    2104:	e7ce      	b.n	20a4 <tcc_init+0xb4>
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
    2106:	0292      	lsls	r2, r2, #10
    2108:	25c0      	movs	r5, #192	; 0xc0
    210a:	012d      	lsls	r5, r5, #4
    210c:	402a      	ands	r2, r5
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    210e:	4332      	orrs	r2, r6
				| TCC_FCTRLA_SRC(cfg->source)
    2110:	790d      	ldrb	r5, [r1, #4]
    2112:	2603      	movs	r6, #3
    2114:	402e      	ands	r6, r5
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    2116:	4332      	orrs	r2, r6
    2118:	4655      	mov	r5, sl
    211a:	432a      	orrs	r2, r5
				| TCC_FCTRLA_BLANK(cfg->blanking)
    211c:	794e      	ldrb	r6, [r1, #5]
    211e:	0176      	lsls	r6, r6, #5
    2120:	2560      	movs	r5, #96	; 0x60
    2122:	4035      	ands	r5, r6
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    2124:	432a      	orrs	r2, r5
				| TCC_FCTRLA_HALT(cfg->halt_action)
    2126:	798d      	ldrb	r5, [r1, #6]
    2128:	022d      	lsls	r5, r5, #8
    212a:	26c0      	movs	r6, #192	; 0xc0
    212c:	00b6      	lsls	r6, r6, #2
    212e:	4035      	ands	r5, r6
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    2130:	432a      	orrs	r2, r5
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
    2132:	79cd      	ldrb	r5, [r1, #7]
    2134:	032d      	lsls	r5, r5, #12
    2136:	26e0      	movs	r6, #224	; 0xe0
    2138:	01f6      	lsls	r6, r6, #7
    213a:	4035      	ands	r5, r6
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    213c:	432a      	orrs	r2, r5
    213e:	4310      	orrs	r0, r2
    2140:	4303      	orrs	r3, r0
    2142:	431f      	orrs	r7, r3
		value_buffer[i] = fault;
    2144:	ab08      	add	r3, sp, #32
    2146:	4662      	mov	r2, ip
    2148:	2008      	movs	r0, #8
    214a:	181b      	adds	r3, r3, r0
    214c:	509f      	str	r7, [r3, r2]
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
    214e:	2a04      	cmp	r2, #4
    2150:	d028      	beq.n	21a4 <tcc_init+0x1b4>
		if (cfg->capture_channel >= cc_num) {
    2152:	7c8a      	ldrb	r2, [r1, #18]
    2154:	2a03      	cmp	r2, #3
    2156:	d900      	bls.n	215a <tcc_init+0x16a>
    2158:	e102      	b.n	2360 <tcc_init+0x370>
		if (cfg->filter_value > 0xF) {
    215a:	7a4e      	ldrb	r6, [r1, #9]
    215c:	340a      	adds	r4, #10
    215e:	2304      	movs	r3, #4
    2160:	469a      	mov	sl, r3
    2162:	44d4      	add	ip, sl
    2164:	2e0f      	cmp	r6, #15
    2166:	d900      	bls.n	216a <tcc_init+0x17a>
    2168:	e0fa      	b.n	2360 <tcc_init+0x370>
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    216a:	0636      	lsls	r6, r6, #24
    216c:	23f0      	movs	r3, #240	; 0xf0
    216e:	051b      	lsls	r3, r3, #20
    2170:	401e      	ands	r6, r3
    2172:	0021      	movs	r1, r4
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
    2174:	7825      	ldrb	r5, [r4, #0]
    2176:	042d      	lsls	r5, r5, #16
    2178:	23ff      	movs	r3, #255	; 0xff
    217a:	041b      	lsls	r3, r3, #16
    217c:	401d      	ands	r5, r3
    217e:	46aa      	mov	sl, r5
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
    2180:	7863      	ldrb	r3, [r4, #1]
    2182:	2080      	movs	r0, #128	; 0x80
    2184:	2b00      	cmp	r3, #0
    2186:	d100      	bne.n	218a <tcc_init+0x19a>
    2188:	9802      	ldr	r0, [sp, #8]
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
    218a:	788f      	ldrb	r7, [r1, #2]
    218c:	2308      	movs	r3, #8
    218e:	2f00      	cmp	r7, #0
    2190:	d100      	bne.n	2194 <tcc_init+0x1a4>
    2192:	9b02      	ldr	r3, [sp, #8]
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
    2194:	78cf      	ldrb	r7, [r1, #3]
    2196:	46bb      	mov	fp, r7
    2198:	2710      	movs	r7, #16
    219a:	465d      	mov	r5, fp
    219c:	2d00      	cmp	r5, #0
    219e:	d1b2      	bne.n	2106 <tcc_init+0x116>
    21a0:	9f02      	ldr	r7, [sp, #8]
    21a2:	e7b0      	b.n	2106 <tcc_init+0x116>
    21a4:	9e06      	ldr	r6, [sp, #24]
    21a6:	4644      	mov	r4, r8
    21a8:	464d      	mov	r5, r9
    21aa:	9b07      	ldr	r3, [sp, #28]
    21ac:	4648      	mov	r0, r9
    21ae:	3050      	adds	r0, #80	; 0x50
    21b0:	4649      	mov	r1, r9
    21b2:	3141      	adds	r1, #65	; 0x41
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
    21b4:	2200      	movs	r2, #0
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    21b6:	2780      	movs	r7, #128	; 0x80
    21b8:	027f      	lsls	r7, r7, #9
    21ba:	46bc      	mov	ip, r7
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
    21bc:	2701      	movs	r7, #1
    21be:	46b9      	mov	r9, r7
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
    21c0:	2702      	movs	r7, #2
    21c2:	37ff      	adds	r7, #255	; 0xff
    21c4:	46ba      	mov	sl, r7
    21c6:	001f      	movs	r7, r3
    21c8:	0013      	movs	r3, r2
    21ca:	46a0      	mov	r8, r4
    21cc:	003c      	movs	r4, r7
    21ce:	e007      	b.n	21e0 <tcc_init+0x1f0>
    21d0:	4657      	mov	r7, sl
    21d2:	4097      	lsls	r7, r2
    21d4:	433b      	orrs	r3, r7
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    21d6:	3201      	adds	r2, #1
    21d8:	3001      	adds	r0, #1
    21da:	3102      	adds	r1, #2
    21dc:	2a08      	cmp	r2, #8
    21de:	d00e      	beq.n	21fe <tcc_init+0x20e>
		if (config->wave_ext.invert[i]) {
    21e0:	7807      	ldrb	r7, [r0, #0]
    21e2:	2f00      	cmp	r7, #0
    21e4:	d002      	beq.n	21ec <tcc_init+0x1fc>
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    21e6:	4667      	mov	r7, ip
    21e8:	4097      	lsls	r7, r2
    21ea:	433b      	orrs	r3, r7
		if (config->wave_ext.non_recoverable_fault[i].output !=
    21ec:	780f      	ldrb	r7, [r1, #0]
    21ee:	2f00      	cmp	r7, #0
    21f0:	d0f1      	beq.n	21d6 <tcc_init+0x1e6>
			if (config->wave_ext.non_recoverable_fault[i].output ==
    21f2:	2f02      	cmp	r7, #2
    21f4:	d0ec      	beq.n	21d0 <tcc_init+0x1e0>
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
    21f6:	464f      	mov	r7, r9
    21f8:	4097      	lsls	r7, r2
    21fa:	433b      	orrs	r3, r7
    21fc:	e7eb      	b.n	21d6 <tcc_init+0x1e6>
    21fe:	0022      	movs	r2, r4
    2200:	4644      	mov	r4, r8
    2202:	4698      	mov	r8, r3
    2204:	0013      	movs	r3, r2
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    2206:	7e6a      	ldrb	r2, [r5, #25]
    2208:	0112      	lsls	r2, r2, #4
    220a:	2130      	movs	r1, #48	; 0x30
    220c:	4011      	ands	r1, r2
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);
    220e:	7e28      	ldrb	r0, [r5, #24]
    2210:	2207      	movs	r2, #7
    2212:	4002      	ands	r2, r0
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    2214:	4311      	orrs	r1, r2
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    2216:	2200      	movs	r2, #0
			wave |= (TCC_WAVE_POL0 << n);
    2218:	2080      	movs	r0, #128	; 0x80
    221a:	0240      	lsls	r0, r0, #9
    221c:	000f      	movs	r7, r1
    221e:	e002      	b.n	2226 <tcc_init+0x236>
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    2220:	3201      	adds	r2, #1
    2222:	2a04      	cmp	r2, #4
    2224:	d007      	beq.n	2236 <tcc_init+0x246>
		if (wav_cfg->wave_polarity[n]) {
    2226:	18a9      	adds	r1, r5, r2
    2228:	7d09      	ldrb	r1, [r1, #20]
    222a:	2900      	cmp	r1, #0
    222c:	d0f8      	beq.n	2220 <tcc_init+0x230>
			wave |= (TCC_WAVE_POL0 << n);
    222e:	0001      	movs	r1, r0
    2230:	4091      	lsls	r1, r2
    2232:	430f      	orrs	r7, r1
    2234:	e7f4      	b.n	2220 <tcc_init+0x230>
    2236:	46ba      	mov	sl, r7
    2238:	1d32      	adds	r2, r6, #4
    223a:	0030      	movs	r0, r6
    223c:	3034      	adds	r0, #52	; 0x34
		module_inst->callback[i] = NULL;
    223e:	2100      	movs	r1, #0
    2240:	c202      	stmia	r2!, {r1}
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    2242:	4290      	cmp	r0, r2
    2244:	d1fc      	bne.n	2240 <tcc_init+0x250>
	module_inst->register_callback_mask = 0;
    2246:	2200      	movs	r2, #0
    2248:	6372      	str	r2, [r6, #52]	; 0x34
	module_inst->enable_callback_mask = 0;
    224a:	63b2      	str	r2, [r6, #56]	; 0x38
	_tcc_instances[module_index] = module_inst;
    224c:	009b      	lsls	r3, r3, #2
    224e:	4a3e      	ldr	r2, [pc, #248]	; (2348 <tcc_init+0x358>)
    2250:	509e      	str	r6, [r3, r2]
	module_inst->hw = hw;
    2252:	6034      	str	r4, [r6, #0]
	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    2254:	23a0      	movs	r3, #160	; 0xa0
    2256:	5cea      	ldrb	r2, [r5, r3]
    2258:	3b64      	subs	r3, #100	; 0x64
    225a:	54f2      	strb	r2, [r6, r3]
	gclk_chan_config.source_generator = config->counter.clock_source;
    225c:	a909      	add	r1, sp, #36	; 0x24
    225e:	7aab      	ldrb	r3, [r5, #10]
    2260:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
    2262:	2011      	movs	r0, #17
    2264:	f7ff fd62 	bl	1d2c <system_gclk_chan_set_config>
	system_gclk_chan_enable(_tcc_gclk_ids[module_index]);
    2268:	2011      	movs	r0, #17
    226a:	f7ff fd21 	bl	1cb0 <system_gclk_chan_enable>
    226e:	002f      	movs	r7, r5
    2270:	3798      	adds	r7, #152	; 0x98
    2272:	002e      	movs	r6, r5
    2274:	3658      	adds	r6, #88	; 0x58
    2276:	2378      	movs	r3, #120	; 0x78
    2278:	4699      	mov	r9, r3
    227a:	44a9      	add	r9, r5
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    227c:	3b77      	subs	r3, #119	; 0x77
    227e:	469b      	mov	fp, r3
	config->powersave    = false;
    2280:	0023      	movs	r3, r4
    2282:	464c      	mov	r4, r9
    2284:	4699      	mov	r9, r3
    2286:	e003      	b.n	2290 <tcc_init+0x2a0>
    2288:	3701      	adds	r7, #1
    228a:	3604      	adds	r6, #4
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    228c:	42b4      	cmp	r4, r6
    228e:	d012      	beq.n	22b6 <tcc_init+0x2c6>
		if (!config->pins.enable_wave_out_pin[i]) {
    2290:	783b      	ldrb	r3, [r7, #0]
    2292:	2b00      	cmp	r3, #0
    2294:	d0f8      	beq.n	2288 <tcc_init+0x298>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2296:	ab08      	add	r3, sp, #32
    2298:	465a      	mov	r2, fp
    229a:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    229c:	2200      	movs	r2, #0
    229e:	70da      	strb	r2, [r3, #3]
		pin_config.mux_position = config->pins.wave_out_pin_mux[i];
    22a0:	2220      	movs	r2, #32
    22a2:	18b2      	adds	r2, r6, r2
    22a4:	7812      	ldrb	r2, [r2, #0]
    22a6:	701a      	strb	r2, [r3, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    22a8:	465a      	mov	r2, fp
    22aa:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
    22ac:	7830      	ldrb	r0, [r6, #0]
    22ae:	0019      	movs	r1, r3
    22b0:	f7ff fdb0 	bl	1e14 <system_pinmux_pin_set_config>
    22b4:	e7e8      	b.n	2288 <tcc_init+0x298>
    22b6:	464c      	mov	r4, r9
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
    22b8:	9b04      	ldr	r3, [sp, #16]
    22ba:	031b      	lsls	r3, r3, #12
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    22bc:	9a05      	ldr	r2, [sp, #20]
    22be:	0212      	lsls	r2, r2, #8
    22c0:	4313      	orrs	r3, r2
    22c2:	9a01      	ldr	r2, [sp, #4]
    22c4:	4313      	orrs	r3, r2
	hw->CTRLA.reg = ctrla;
    22c6:	6023      	str	r3, [r4, #0]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    22c8:	2204      	movs	r2, #4
    22ca:	68a3      	ldr	r3, [r4, #8]
    22cc:	421a      	tst	r2, r3
    22ce:	d1fc      	bne.n	22ca <tcc_init+0x2da>
	hw->CTRLBCLR.reg = 0xFF;
    22d0:	23ff      	movs	r3, #255	; 0xff
    22d2:	7123      	strb	r3, [r4, #4]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    22d4:	2204      	movs	r2, #4
    22d6:	68a3      	ldr	r3, [r4, #8]
    22d8:	421a      	tst	r2, r3
    22da:	d1fc      	bne.n	22d6 <tcc_init+0x2e6>
	hw->CTRLBSET.reg = ctrlb;
    22dc:	466b      	mov	r3, sp
    22de:	7b1b      	ldrb	r3, [r3, #12]
    22e0:	7163      	strb	r3, [r4, #5]
	hw->FCTRLA.reg = faults[0];
    22e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    22e4:	60e3      	str	r3, [r4, #12]
	hw->FCTRLB.reg = faults[1];
    22e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    22e8:	6123      	str	r3, [r4, #16]
	hw->DRVCTRL.reg = drvctrl;
    22ea:	4643      	mov	r3, r8
    22ec:	61a3      	str	r3, [r4, #24]
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_WAVE | TCC_SYNCBUSY_WAVEB)) {
    22ee:	4a17      	ldr	r2, [pc, #92]	; (234c <tcc_init+0x35c>)
    22f0:	68a3      	ldr	r3, [r4, #8]
    22f2:	4213      	tst	r3, r2
    22f4:	d1fc      	bne.n	22f0 <tcc_init+0x300>
	hw->WAVE.reg = waves[0];
    22f6:	4653      	mov	r3, sl
    22f8:	63e3      	str	r3, [r4, #60]	; 0x3c
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_COUNT) {
    22fa:	2210      	movs	r2, #16
    22fc:	68a3      	ldr	r3, [r4, #8]
    22fe:	421a      	tst	r2, r3
    2300:	d1fc      	bne.n	22fc <tcc_init+0x30c>
	hw->COUNT.reg = config->counter.count;
    2302:	682b      	ldr	r3, [r5, #0]
    2304:	6363      	str	r3, [r4, #52]	; 0x34
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_PER | TCC_SYNCBUSY_PERB)) {
    2306:	4a12      	ldr	r2, [pc, #72]	; (2350 <tcc_init+0x360>)
    2308:	68a3      	ldr	r3, [r4, #8]
    230a:	4213      	tst	r3, r2
    230c:	d1fc      	bne.n	2308 <tcc_init+0x318>
	hw->PER.reg = (config->counter.period);
    230e:	686b      	ldr	r3, [r5, #4]
    2310:	6423      	str	r3, [r4, #64]	; 0x40
    2312:	351c      	adds	r5, #28
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    2314:	2100      	movs	r1, #0
			(TCC_SYNCBUSY_CC0 | TCC_SYNCBUSY_CCB0) << i)) {
    2316:	480f      	ldr	r0, [pc, #60]	; (2354 <tcc_init+0x364>)
    2318:	0002      	movs	r2, r0
    231a:	408a      	lsls	r2, r1
		while (hw->SYNCBUSY.reg & (
    231c:	68a3      	ldr	r3, [r4, #8]
    231e:	421a      	tst	r2, r3
    2320:	d1fc      	bne.n	231c <tcc_init+0x32c>
		hw->CC[i].reg = (config->compare.match[i]);
    2322:	cd04      	ldmia	r5!, {r2}
    2324:	000b      	movs	r3, r1
    2326:	3310      	adds	r3, #16
    2328:	009b      	lsls	r3, r3, #2
    232a:	18e3      	adds	r3, r4, r3
    232c:	605a      	str	r2, [r3, #4]
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    232e:	3101      	adds	r1, #1
    2330:	2904      	cmp	r1, #4
    2332:	d1f1      	bne.n	2318 <tcc_init+0x328>
	return STATUS_OK;
    2334:	2000      	movs	r0, #0
    2336:	e672      	b.n	201e <tcc_init+0x2e>
			return STATUS_ERR_INVALID_ARG;
    2338:	2017      	movs	r0, #23
    233a:	e670      	b.n	201e <tcc_init+0x2e>
    233c:	2017      	movs	r0, #23
    233e:	e66e      	b.n	201e <tcc_init+0x2e>
    2340:	40000400 	.word	0x40000400
    2344:	00ffffff 	.word	0x00ffffff
    2348:	20000220 	.word	0x20000220
    234c:	00020040 	.word	0x00020040
    2350:	00040080 	.word	0x00040080
    2354:	00080100 	.word	0x00080100
    2358:	2017      	movs	r0, #23
    235a:	e660      	b.n	201e <tcc_init+0x2e>
    235c:	2017      	movs	r0, #23
    235e:	e65e      	b.n	201e <tcc_init+0x2e>
    2360:	2017      	movs	r0, #23
    2362:	e65c      	b.n	201e <tcc_init+0x2e>

00002364 <tcc_set_compare_value>:
 */
enum status_code tcc_set_compare_value(
		const struct tcc_module *const module_inst,
		const enum tcc_match_capture_channel channel_index,
		const uint32_t compare)
{
    2364:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);

	return _tcc_set_compare_value(module_inst, channel_index, compare,
    2366:	233c      	movs	r3, #60	; 0x3c
    2368:	5cc3      	ldrb	r3, [r0, r3]
    236a:	f7ff fd77 	bl	1e5c <_tcc_set_compare_value>
			module_inst->double_buffering_enabled);
}
    236e:	bd10      	pop	{r4, pc}

00002370 <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
    2370:	b5f0      	push	{r4, r5, r6, r7, lr}
    2372:	46c6      	mov	lr, r8
    2374:	b500      	push	{lr}
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
    2376:	0080      	lsls	r0, r0, #2
    2378:	4b0e      	ldr	r3, [pc, #56]	; (23b4 <_tcc_interrupt_handler+0x44>)
    237a:	58c7      	ldr	r7, [r0, r3]
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    237c:	683b      	ldr	r3, [r7, #0]
    237e:	6ade      	ldr	r6, [r3, #44]	; 0x2c
    2380:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    2382:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    2384:	4013      	ands	r3, r2
    2386:	401e      	ands	r6, r3
    2388:	2400      	movs	r4, #0
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    238a:	4b0b      	ldr	r3, [pc, #44]	; (23b8 <_tcc_interrupt_handler+0x48>)
    238c:	4698      	mov	r8, r3
    238e:	e002      	b.n	2396 <_tcc_interrupt_handler+0x26>
    2390:	3404      	adds	r4, #4
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    2392:	2c30      	cmp	r4, #48	; 0x30
    2394:	d00a      	beq.n	23ac <_tcc_interrupt_handler+0x3c>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    2396:	4643      	mov	r3, r8
    2398:	58e5      	ldr	r5, [r4, r3]
    239a:	4235      	tst	r5, r6
    239c:	d0f8      	beq.n	2390 <_tcc_interrupt_handler+0x20>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
    239e:	193b      	adds	r3, r7, r4
    23a0:	685b      	ldr	r3, [r3, #4]
    23a2:	0038      	movs	r0, r7
    23a4:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
    23a6:	683b      	ldr	r3, [r7, #0]
    23a8:	62dd      	str	r5, [r3, #44]	; 0x2c
    23aa:	e7f1      	b.n	2390 <_tcc_interrupt_handler+0x20>
		}
	}
}
    23ac:	bc04      	pop	{r2}
    23ae:	4690      	mov	r8, r2
    23b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    23b2:	46c0      	nop			; (mov r8, r8)
    23b4:	20000220 	.word	0x20000220
    23b8:	00002ef4 	.word	0x00002ef4

000023bc <TCC0_Handler>:
MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
    23bc:	b510      	push	{r4, lr}
    23be:	2000      	movs	r0, #0
    23c0:	f7ff ffd6 	bl	2370 <_tcc_interrupt_handler>
    23c4:	bd10      	pop	{r4, pc}

000023c6 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    23c6:	1c93      	adds	r3, r2, #2
    23c8:	009b      	lsls	r3, r3, #2
    23ca:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    23cc:	2a02      	cmp	r2, #2
    23ce:	d009      	beq.n	23e4 <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    23d0:	2a03      	cmp	r2, #3
    23d2:	d00c      	beq.n	23ee <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    23d4:	2301      	movs	r3, #1
    23d6:	4093      	lsls	r3, r2
    23d8:	001a      	movs	r2, r3
    23da:	7e03      	ldrb	r3, [r0, #24]
    23dc:	4313      	orrs	r3, r2
    23de:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    23e0:	2000      	movs	r0, #0
    23e2:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    23e4:	7e03      	ldrb	r3, [r0, #24]
    23e6:	2210      	movs	r2, #16
    23e8:	4313      	orrs	r3, r2
    23ea:	7603      	strb	r3, [r0, #24]
    23ec:	e7f8      	b.n	23e0 <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    23ee:	7e03      	ldrb	r3, [r0, #24]
    23f0:	2220      	movs	r2, #32
    23f2:	4313      	orrs	r3, r2
    23f4:	7603      	strb	r3, [r0, #24]
    23f6:	e7f3      	b.n	23e0 <tc_register_callback+0x1a>

000023f8 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    23f8:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    23fa:	0080      	lsls	r0, r0, #2
    23fc:	4b16      	ldr	r3, [pc, #88]	; (2458 <_tc_interrupt_handler+0x60>)
    23fe:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    2400:	6823      	ldr	r3, [r4, #0]
    2402:	7b9d      	ldrb	r5, [r3, #14]
    2404:	7e22      	ldrb	r2, [r4, #24]
    2406:	7e63      	ldrb	r3, [r4, #25]
    2408:	4013      	ands	r3, r2
    240a:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    240c:	07eb      	lsls	r3, r5, #31
    240e:	d406      	bmi.n	241e <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    2410:	07ab      	lsls	r3, r5, #30
    2412:	d40b      	bmi.n	242c <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    2414:	06eb      	lsls	r3, r5, #27
    2416:	d410      	bmi.n	243a <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    2418:	06ab      	lsls	r3, r5, #26
    241a:	d415      	bmi.n	2448 <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
    241c:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    241e:	0020      	movs	r0, r4
    2420:	68a3      	ldr	r3, [r4, #8]
    2422:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    2424:	2301      	movs	r3, #1
    2426:	6822      	ldr	r2, [r4, #0]
    2428:	7393      	strb	r3, [r2, #14]
    242a:	e7f1      	b.n	2410 <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
    242c:	0020      	movs	r0, r4
    242e:	68e3      	ldr	r3, [r4, #12]
    2430:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    2432:	2302      	movs	r3, #2
    2434:	6822      	ldr	r2, [r4, #0]
    2436:	7393      	strb	r3, [r2, #14]
    2438:	e7ec      	b.n	2414 <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    243a:	0020      	movs	r0, r4
    243c:	6923      	ldr	r3, [r4, #16]
    243e:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    2440:	2310      	movs	r3, #16
    2442:	6822      	ldr	r2, [r4, #0]
    2444:	7393      	strb	r3, [r2, #14]
    2446:	e7e7      	b.n	2418 <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    2448:	0020      	movs	r0, r4
    244a:	6963      	ldr	r3, [r4, #20]
    244c:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    244e:	6823      	ldr	r3, [r4, #0]
    2450:	2220      	movs	r2, #32
    2452:	739a      	strb	r2, [r3, #14]
}
    2454:	e7e2      	b.n	241c <_tc_interrupt_handler+0x24>
    2456:	46c0      	nop			; (mov r8, r8)
    2458:	20000224 	.word	0x20000224

0000245c <TC1_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    245c:	b510      	push	{r4, lr}
    245e:	2000      	movs	r0, #0
    2460:	f7ff ffca 	bl	23f8 <_tc_interrupt_handler>
    2464:	bd10      	pop	{r4, pc}

00002466 <TC2_Handler>:
    2466:	b510      	push	{r4, lr}
    2468:	2001      	movs	r0, #1
    246a:	f7ff ffc5 	bl	23f8 <_tc_interrupt_handler>
    246e:	bd10      	pop	{r4, pc}

00002470 <_tc_get_inst_index>:
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    2470:	4b06      	ldr	r3, [pc, #24]	; (248c <_tc_get_inst_index+0x1c>)
    2472:	4298      	cmp	r0, r3
    2474:	d008      	beq.n	2488 <_tc_get_inst_index+0x18>
    2476:	4a06      	ldr	r2, [pc, #24]	; (2490 <_tc_get_inst_index+0x20>)
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    2478:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
    247a:	4290      	cmp	r0, r2
    247c:	d001      	beq.n	2482 <_tc_get_inst_index+0x12>
}
    247e:	0018      	movs	r0, r3
    2480:	4770      	bx	lr
    2482:	3301      	adds	r3, #1
			return i;
    2484:	b2db      	uxtb	r3, r3
    2486:	e7fa      	b.n	247e <_tc_get_inst_index+0xe>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    2488:	2300      	movs	r3, #0
    248a:	e7fb      	b.n	2484 <_tc_get_inst_index+0x14>
    248c:	42001800 	.word	0x42001800
    2490:	42001c00 	.word	0x42001c00

00002494 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    2494:	b5f0      	push	{r4, r5, r6, r7, lr}
    2496:	b085      	sub	sp, #20
    2498:	0004      	movs	r4, r0
    249a:	000d      	movs	r5, r1
    249c:	0016      	movs	r6, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    249e:	0008      	movs	r0, r1
    24a0:	f7ff ffe6 	bl	2470 <_tc_get_inst_index>
    24a4:	0007      	movs	r7, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    24a6:	ab03      	add	r3, sp, #12
    24a8:	2212      	movs	r2, #18
    24aa:	701a      	strb	r2, [r3, #0]
    24ac:	705a      	strb	r2, [r3, #1]
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    24ae:	ab02      	add	r3, sp, #8
    24b0:	322e      	adds	r2, #46	; 0x2e
    24b2:	801a      	strh	r2, [r3, #0]
    24b4:	3240      	adds	r2, #64	; 0x40
    24b6:	805a      	strh	r2, [r3, #2]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    24b8:	2300      	movs	r3, #0
    24ba:	60a3      	str	r3, [r4, #8]
    24bc:	60e3      	str	r3, [r4, #12]
    24be:	6123      	str	r3, [r4, #16]
    24c0:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    24c2:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    24c4:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    24c6:	0082      	lsls	r2, r0, #2
    24c8:	4b78      	ldr	r3, [pc, #480]	; (26ac <tc_init+0x218>)
    24ca:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    24cc:	6025      	str	r5, [r4, #0]
#if SAMD09 || SAMD10 || SAMD11 || SAMHA1 || SAMHA0
	/* Check if even numbered TC modules are being configured in 32-bit
	 * counter size. Only odd numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    24ce:	78b3      	ldrb	r3, [r6, #2]
    24d0:	2b08      	cmp	r3, #8
    24d2:	d006      	beq.n	24e2 <tc_init+0x4e>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    24d4:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    24d6:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    24d8:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    24da:	07db      	lsls	r3, r3, #31
    24dc:	d505      	bpl.n	24ea <tc_init+0x56>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    24de:	b005      	add	sp, #20
    24e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    24e2:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    24e4:	07fa      	lsls	r2, r7, #31
    24e6:	d4fa      	bmi.n	24de <tc_init+0x4a>
    24e8:	e7f4      	b.n	24d4 <tc_init+0x40>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    24ea:	7beb      	ldrb	r3, [r5, #15]
		return STATUS_ERR_DENIED;
    24ec:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    24ee:	06db      	lsls	r3, r3, #27
    24f0:	d4f5      	bmi.n	24de <tc_init+0x4a>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    24f2:	882b      	ldrh	r3, [r5, #0]
    24f4:	079b      	lsls	r3, r3, #30
    24f6:	d4f2      	bmi.n	24de <tc_init+0x4a>
	if (config->pwm_channel[0].enabled) {
    24f8:	7c33      	ldrb	r3, [r6, #16]
    24fa:	2b00      	cmp	r3, #0
    24fc:	d000      	beq.n	2500 <tc_init+0x6c>
    24fe:	e07a      	b.n	25f6 <tc_init+0x162>
	if (config->pwm_channel[1].enabled) {
    2500:	7f33      	ldrb	r3, [r6, #28]
    2502:	2b00      	cmp	r3, #0
    2504:	d000      	beq.n	2508 <tc_init+0x74>
    2506:	e082      	b.n	260e <tc_init+0x17a>
    2508:	4969      	ldr	r1, [pc, #420]	; (26b0 <tc_init+0x21c>)
    250a:	6a08      	ldr	r0, [r1, #32]
			inst_pm_apbmask[instance]);
    250c:	007a      	lsls	r2, r7, #1
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    250e:	ab02      	add	r3, sp, #8
    2510:	5ad3      	ldrh	r3, [r2, r3]
    2512:	4303      	orrs	r3, r0
    2514:	620b      	str	r3, [r1, #32]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    2516:	78b3      	ldrb	r3, [r6, #2]
    2518:	2b08      	cmp	r3, #8
    251a:	d100      	bne.n	251e <tc_init+0x8a>
    251c:	e087      	b.n	262e <tc_init+0x19a>
	gclk_chan_config.source_generator = config->clock_source;
    251e:	7833      	ldrb	r3, [r6, #0]
    2520:	466a      	mov	r2, sp
    2522:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    2524:	ab03      	add	r3, sp, #12
    2526:	5ddf      	ldrb	r7, [r3, r7]
    2528:	4669      	mov	r1, sp
    252a:	0038      	movs	r0, r7
    252c:	f7ff fbfe 	bl	1d2c <system_gclk_chan_set_config>
	system_gclk_chan_enable(inst_gclk_id[instance]);
    2530:	0038      	movs	r0, r7
    2532:	f7ff fbbd 	bl	1cb0 <system_gclk_chan_enable>
	ctrla_tmp =
    2536:	8931      	ldrh	r1, [r6, #8]
    2538:	88b3      	ldrh	r3, [r6, #4]
    253a:	430b      	orrs	r3, r1
			(uint32_t)config->wave_generation |
    253c:	78b1      	ldrb	r1, [r6, #2]
    253e:	79b2      	ldrb	r2, [r6, #6]
    2540:	4311      	orrs	r1, r2
	ctrla_tmp =
    2542:	4319      	orrs	r1, r3
	if (config->run_in_standby) {
    2544:	7873      	ldrb	r3, [r6, #1]
    2546:	2b00      	cmp	r3, #0
    2548:	d002      	beq.n	2550 <tc_init+0xbc>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    254a:	2380      	movs	r3, #128	; 0x80
    254c:	011b      	lsls	r3, r3, #4
    254e:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2550:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2552:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    2554:	b25b      	sxtb	r3, r3
    2556:	2b00      	cmp	r3, #0
    2558:	dbfb      	blt.n	2552 <tc_init+0xbe>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    255a:	8029      	strh	r1, [r5, #0]
	if (config->oneshot) {
    255c:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    255e:	1e4b      	subs	r3, r1, #1
    2560:	4199      	sbcs	r1, r3
    2562:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
    2564:	7bb3      	ldrb	r3, [r6, #14]
    2566:	2b00      	cmp	r3, #0
    2568:	d001      	beq.n	256e <tc_init+0xda>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    256a:	2301      	movs	r3, #1
    256c:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    256e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2570:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    2572:	b25b      	sxtb	r3, r3
    2574:	2b00      	cmp	r3, #0
    2576:	dbfb      	blt.n	2570 <tc_init+0xdc>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    2578:	23ff      	movs	r3, #255	; 0xff
    257a:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
    257c:	2900      	cmp	r1, #0
    257e:	d005      	beq.n	258c <tc_init+0xf8>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2580:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2582:	7bd3      	ldrb	r3, [r2, #15]
		while (tc_is_syncing(module_inst)) {
    2584:	b25b      	sxtb	r3, r3
    2586:	2b00      	cmp	r3, #0
    2588:	dbfb      	blt.n	2582 <tc_init+0xee>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    258a:	7169      	strb	r1, [r5, #5]
	ctrlc_tmp = config->waveform_invert_output;
    258c:	7ab1      	ldrb	r1, [r6, #10]
		if (config->enable_capture_on_channel[i] == true) {
    258e:	7af3      	ldrb	r3, [r6, #11]
    2590:	2b00      	cmp	r3, #0
    2592:	d001      	beq.n	2598 <tc_init+0x104>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    2594:	2310      	movs	r3, #16
    2596:	4319      	orrs	r1, r3
		if (config->enable_capture_on_channel[i] == true) {
    2598:	7b33      	ldrb	r3, [r6, #12]
    259a:	2b00      	cmp	r3, #0
    259c:	d001      	beq.n	25a2 <tc_init+0x10e>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    259e:	2320      	movs	r3, #32
    25a0:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    25a2:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    25a4:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    25a6:	b25b      	sxtb	r3, r3
    25a8:	2b00      	cmp	r3, #0
    25aa:	dbfb      	blt.n	25a4 <tc_init+0x110>
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    25ac:	71a9      	strb	r1, [r5, #6]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    25ae:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    25b0:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    25b2:	b25b      	sxtb	r3, r3
    25b4:	2b00      	cmp	r3, #0
    25b6:	dbfb      	blt.n	25b0 <tc_init+0x11c>
	switch (module_inst->counter_size) {
    25b8:	7923      	ldrb	r3, [r4, #4]
    25ba:	2b04      	cmp	r3, #4
    25bc:	d03f      	beq.n	263e <tc_init+0x1aa>
    25be:	2b08      	cmp	r3, #8
    25c0:	d05e      	beq.n	2680 <tc_init+0x1ec>
	return STATUS_ERR_INVALID_ARG;
    25c2:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    25c4:	2b00      	cmp	r3, #0
    25c6:	d000      	beq.n	25ca <tc_init+0x136>
    25c8:	e789      	b.n	24de <tc_init+0x4a>
    25ca:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    25cc:	b25b      	sxtb	r3, r3
    25ce:	2b00      	cmp	r3, #0
    25d0:	dbfb      	blt.n	25ca <tc_init+0x136>
				= config->counter_16_bit.value;
    25d2:	8d33      	ldrh	r3, [r6, #40]	; 0x28
    25d4:	822b      	strh	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    25d6:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    25d8:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    25da:	b25b      	sxtb	r3, r3
    25dc:	2b00      	cmp	r3, #0
    25de:	dbfb      	blt.n	25d8 <tc_init+0x144>
					config->counter_16_bit.compare_capture_channel[0];
    25e0:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    25e2:	832b      	strh	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    25e4:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    25e6:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    25e8:	b25b      	sxtb	r3, r3
    25ea:	2b00      	cmp	r3, #0
    25ec:	dbfb      	blt.n	25e6 <tc_init+0x152>
					config->counter_16_bit.compare_capture_channel[1];
    25ee:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    25f0:	836b      	strh	r3, [r5, #26]
			return STATUS_OK;
    25f2:	2000      	movs	r0, #0
    25f4:	e773      	b.n	24de <tc_init+0x4a>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    25f6:	a901      	add	r1, sp, #4
    25f8:	2301      	movs	r3, #1
    25fa:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    25fc:	2200      	movs	r2, #0
    25fe:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    2600:	7e32      	ldrb	r2, [r6, #24]
    2602:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    2604:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    2606:	7d30      	ldrb	r0, [r6, #20]
    2608:	f7ff fc04 	bl	1e14 <system_pinmux_pin_set_config>
    260c:	e778      	b.n	2500 <tc_init+0x6c>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    260e:	a901      	add	r1, sp, #4
    2610:	2301      	movs	r3, #1
    2612:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    2614:	2200      	movs	r2, #0
    2616:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    2618:	3224      	adds	r2, #36	; 0x24
    261a:	18b2      	adds	r2, r6, r2
    261c:	7812      	ldrb	r2, [r2, #0]
    261e:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    2620:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    2622:	331f      	adds	r3, #31
    2624:	18f3      	adds	r3, r6, r3
    2626:	7818      	ldrb	r0, [r3, #0]
    2628:	f7ff fbf4 	bl	1e14 <system_pinmux_pin_set_config>
    262c:	e76c      	b.n	2508 <tc_init+0x74>
    262e:	6a08      	ldr	r0, [r1, #32]
				inst_pm_apbmask[instance + 1]);
    2630:	1c7a      	adds	r2, r7, #1
    2632:	0052      	lsls	r2, r2, #1
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    2634:	ab02      	add	r3, sp, #8
    2636:	5ad3      	ldrh	r3, [r2, r3]
    2638:	4303      	orrs	r3, r0
    263a:	620b      	str	r3, [r1, #32]
    263c:	e76f      	b.n	251e <tc_init+0x8a>
    263e:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2640:	b25b      	sxtb	r3, r3
    2642:	2b00      	cmp	r3, #0
    2644:	dbfb      	blt.n	263e <tc_init+0x1aa>
					config->counter_8_bit.value;
    2646:	2328      	movs	r3, #40	; 0x28
    2648:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
    264a:	742b      	strb	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    264c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    264e:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2650:	b25b      	sxtb	r3, r3
    2652:	2b00      	cmp	r3, #0
    2654:	dbfb      	blt.n	264e <tc_init+0x1ba>
					config->counter_8_bit.period;
    2656:	2329      	movs	r3, #41	; 0x29
    2658:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
    265a:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    265c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    265e:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2660:	b25b      	sxtb	r3, r3
    2662:	2b00      	cmp	r3, #0
    2664:	dbfb      	blt.n	265e <tc_init+0x1ca>
					config->counter_8_bit.compare_capture_channel[0];
    2666:	232a      	movs	r3, #42	; 0x2a
    2668:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
    266a:	762b      	strb	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    266c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    266e:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2670:	b25b      	sxtb	r3, r3
    2672:	2b00      	cmp	r3, #0
    2674:	dbfb      	blt.n	266e <tc_init+0x1da>
					config->counter_8_bit.compare_capture_channel[1];
    2676:	232b      	movs	r3, #43	; 0x2b
    2678:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
    267a:	766b      	strb	r3, [r5, #25]
			return STATUS_OK;
    267c:	2000      	movs	r0, #0
    267e:	e72e      	b.n	24de <tc_init+0x4a>
    2680:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2682:	b25b      	sxtb	r3, r3
    2684:	2b00      	cmp	r3, #0
    2686:	dbfb      	blt.n	2680 <tc_init+0x1ec>
				= config->counter_32_bit.value;
    2688:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    268a:	612b      	str	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    268c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    268e:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2690:	b25b      	sxtb	r3, r3
    2692:	2b00      	cmp	r3, #0
    2694:	dbfb      	blt.n	268e <tc_init+0x1fa>
			hw->COUNT32.CC[0].reg =
    2696:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    2698:	61ab      	str	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    269a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    269c:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    269e:	b25b      	sxtb	r3, r3
    26a0:	2b00      	cmp	r3, #0
    26a2:	dbfb      	blt.n	269c <tc_init+0x208>
					config->counter_32_bit.compare_capture_channel[1];
    26a4:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    26a6:	61eb      	str	r3, [r5, #28]
			return STATUS_OK;
    26a8:	2000      	movs	r0, #0
    26aa:	e718      	b.n	24de <tc_init+0x4a>
    26ac:	20000224 	.word	0x20000224
    26b0:	40000400 	.word	0x40000400

000026b4 <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    26b4:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    26b6:	6804      	ldr	r4, [r0, #0]
    26b8:	7be3      	ldrb	r3, [r4, #15]

	while (tc_is_syncing(module_inst)) {
    26ba:	b25b      	sxtb	r3, r3
    26bc:	2b00      	cmp	r3, #0
    26be:	dbfb      	blt.n	26b8 <tc_set_compare_value+0x4>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    26c0:	7903      	ldrb	r3, [r0, #4]
    26c2:	2b04      	cmp	r3, #4
    26c4:	d005      	beq.n	26d2 <tc_set_compare_value+0x1e>
    26c6:	2b08      	cmp	r3, #8
    26c8:	d014      	beq.n	26f4 <tc_set_compare_value+0x40>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    26ca:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    26cc:	2b00      	cmp	r3, #0
    26ce:	d008      	beq.n	26e2 <tc_set_compare_value+0x2e>
}
    26d0:	bd10      	pop	{r4, pc}
	return STATUS_ERR_INVALID_ARG;
    26d2:	2017      	movs	r0, #23
			if (channel_index <
    26d4:	2901      	cmp	r1, #1
    26d6:	d8fb      	bhi.n	26d0 <tc_set_compare_value+0x1c>
						(uint8_t)compare;
    26d8:	b2d2      	uxtb	r2, r2
				tc_module->COUNT8.CC[channel_index].reg  =
    26da:	1861      	adds	r1, r4, r1
    26dc:	760a      	strb	r2, [r1, #24]
				return STATUS_OK;
    26de:	2000      	movs	r0, #0
    26e0:	e7f6      	b.n	26d0 <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    26e2:	2017      	movs	r0, #23
			if (channel_index <
    26e4:	2901      	cmp	r1, #1
    26e6:	d8f3      	bhi.n	26d0 <tc_set_compare_value+0x1c>
						(uint16_t)compare;
    26e8:	b292      	uxth	r2, r2
				tc_module->COUNT16.CC[channel_index].reg =
    26ea:	310c      	adds	r1, #12
    26ec:	0049      	lsls	r1, r1, #1
    26ee:	530a      	strh	r2, [r1, r4]
				return STATUS_OK;
    26f0:	2000      	movs	r0, #0
    26f2:	e7ed      	b.n	26d0 <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    26f4:	2017      	movs	r0, #23
			if (channel_index <
    26f6:	2901      	cmp	r1, #1
    26f8:	d8ea      	bhi.n	26d0 <tc_set_compare_value+0x1c>
				tc_module->COUNT32.CC[channel_index].reg =
    26fa:	3106      	adds	r1, #6
    26fc:	0089      	lsls	r1, r1, #2
    26fe:	510a      	str	r2, [r1, r4]
				return STATUS_OK;
    2700:	2000      	movs	r0, #0
    2702:	e7e5      	b.n	26d0 <tc_set_compare_value+0x1c>

00002704 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    2704:	e7fe      	b.n	2704 <Dummy_Handler>
	...

00002708 <Reset_Handler>:
{
    2708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    270a:	4a2a      	ldr	r2, [pc, #168]	; (27b4 <Reset_Handler+0xac>)
    270c:	4b2a      	ldr	r3, [pc, #168]	; (27b8 <Reset_Handler+0xb0>)
    270e:	429a      	cmp	r2, r3
    2710:	d011      	beq.n	2736 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    2712:	001a      	movs	r2, r3
    2714:	4b29      	ldr	r3, [pc, #164]	; (27bc <Reset_Handler+0xb4>)
    2716:	429a      	cmp	r2, r3
    2718:	d20d      	bcs.n	2736 <Reset_Handler+0x2e>
    271a:	4a29      	ldr	r2, [pc, #164]	; (27c0 <Reset_Handler+0xb8>)
    271c:	3303      	adds	r3, #3
    271e:	1a9b      	subs	r3, r3, r2
    2720:	089b      	lsrs	r3, r3, #2
    2722:	3301      	adds	r3, #1
    2724:	009b      	lsls	r3, r3, #2
    2726:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    2728:	4823      	ldr	r0, [pc, #140]	; (27b8 <Reset_Handler+0xb0>)
    272a:	4922      	ldr	r1, [pc, #136]	; (27b4 <Reset_Handler+0xac>)
    272c:	588c      	ldr	r4, [r1, r2]
    272e:	5084      	str	r4, [r0, r2]
    2730:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    2732:	429a      	cmp	r2, r3
    2734:	d1fa      	bne.n	272c <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    2736:	4a23      	ldr	r2, [pc, #140]	; (27c4 <Reset_Handler+0xbc>)
    2738:	4b23      	ldr	r3, [pc, #140]	; (27c8 <Reset_Handler+0xc0>)
    273a:	429a      	cmp	r2, r3
    273c:	d20a      	bcs.n	2754 <Reset_Handler+0x4c>
    273e:	43d3      	mvns	r3, r2
    2740:	4921      	ldr	r1, [pc, #132]	; (27c8 <Reset_Handler+0xc0>)
    2742:	185b      	adds	r3, r3, r1
    2744:	2103      	movs	r1, #3
    2746:	438b      	bics	r3, r1
    2748:	3304      	adds	r3, #4
    274a:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    274c:	2100      	movs	r1, #0
    274e:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    2750:	4293      	cmp	r3, r2
    2752:	d1fc      	bne.n	274e <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2754:	4a1d      	ldr	r2, [pc, #116]	; (27cc <Reset_Handler+0xc4>)
    2756:	21ff      	movs	r1, #255	; 0xff
    2758:	4b1d      	ldr	r3, [pc, #116]	; (27d0 <Reset_Handler+0xc8>)
    275a:	438b      	bics	r3, r1
    275c:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    275e:	39fd      	subs	r1, #253	; 0xfd
    2760:	2390      	movs	r3, #144	; 0x90
    2762:	005b      	lsls	r3, r3, #1
    2764:	4a1b      	ldr	r2, [pc, #108]	; (27d4 <Reset_Handler+0xcc>)
    2766:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    2768:	4a1b      	ldr	r2, [pc, #108]	; (27d8 <Reset_Handler+0xd0>)
    276a:	78d3      	ldrb	r3, [r2, #3]
    276c:	2503      	movs	r5, #3
    276e:	43ab      	bics	r3, r5
    2770:	2402      	movs	r4, #2
    2772:	4323      	orrs	r3, r4
    2774:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    2776:	78d3      	ldrb	r3, [r2, #3]
    2778:	270c      	movs	r7, #12
    277a:	43bb      	bics	r3, r7
    277c:	2608      	movs	r6, #8
    277e:	4333      	orrs	r3, r6
    2780:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    2782:	4b16      	ldr	r3, [pc, #88]	; (27dc <Reset_Handler+0xd4>)
    2784:	7b98      	ldrb	r0, [r3, #14]
    2786:	2230      	movs	r2, #48	; 0x30
    2788:	4390      	bics	r0, r2
    278a:	2220      	movs	r2, #32
    278c:	4310      	orrs	r0, r2
    278e:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2790:	7b99      	ldrb	r1, [r3, #14]
    2792:	43b9      	bics	r1, r7
    2794:	4331      	orrs	r1, r6
    2796:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    2798:	7b9a      	ldrb	r2, [r3, #14]
    279a:	43aa      	bics	r2, r5
    279c:	4322      	orrs	r2, r4
    279e:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    27a0:	4a0f      	ldr	r2, [pc, #60]	; (27e0 <Reset_Handler+0xd8>)
    27a2:	6853      	ldr	r3, [r2, #4]
    27a4:	2180      	movs	r1, #128	; 0x80
    27a6:	430b      	orrs	r3, r1
    27a8:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    27aa:	f000 faa9 	bl	2d00 <__libc_init_array>
        main();
    27ae:	f000 fa13 	bl	2bd8 <main>
    27b2:	e7fe      	b.n	27b2 <Reset_Handler+0xaa>
    27b4:	00002f90 	.word	0x00002f90
    27b8:	20000000 	.word	0x20000000
    27bc:	20000020 	.word	0x20000020
    27c0:	20000004 	.word	0x20000004
    27c4:	20000020 	.word	0x20000020
    27c8:	20000254 	.word	0x20000254
    27cc:	e000ed00 	.word	0xe000ed00
    27d0:	00000000 	.word	0x00000000
    27d4:	41007000 	.word	0x41007000
    27d8:	41005000 	.word	0x41005000
    27dc:	41004800 	.word	0x41004800
    27e0:	41004000 	.word	0x41004000

000027e4 <set_color_green_indication>:
#define BUFFER_SET_COLOR_BLUE_PWM_TIMER                                        \
  { 0x02, 0x19 }
#define BUFFER_SET_COLOR_BLUE_PWM_FLASH                                        \
  { 0x01, 0x82 }

void set_color_green_indication(void) {
    27e4:	b530      	push	{r4, r5, lr}
    27e6:	b083      	sub	sp, #12
  uint8_t buffer_set_color_green[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_GREEN;
    27e8:	aa01      	add	r2, sp, #4
    27ea:	4b09      	ldr	r3, [pc, #36]	; (2810 <set_color_green_indication+0x2c>)
    27ec:	881b      	ldrh	r3, [r3, #0]
    27ee:	8013      	strh	r3, [r2, #0]
  packet.data = buffer_set_color_green;
    27f0:	4b08      	ldr	r3, [pc, #32]	; (2814 <set_color_green_indication+0x30>)
    27f2:	605a      	str	r2, [r3, #4]
  packet.address = KTD2026_DEVICE_ADDRESS;
    27f4:	2231      	movs	r2, #49	; 0x31
    27f6:	801a      	strh	r2, [r3, #0]
  packet.data_length = DATA_LENGTH_PRIMARY;
    27f8:	3a2f      	subs	r2, #47	; 0x2f
    27fa:	805a      	strh	r2, [r3, #2]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    27fc:	001d      	movs	r5, r3
    27fe:	4c06      	ldr	r4, [pc, #24]	; (2818 <set_color_green_indication+0x34>)
    2800:	0029      	movs	r1, r5
    2802:	0020      	movs	r0, r4
    2804:	f7fe fe42 	bl	148c <i2c_master_write_packet_wait>
    2808:	2800      	cmp	r0, #0
    280a:	d1f9      	bne.n	2800 <set_color_green_indication+0x1c>
         STATUS_OK) {
  }
}
    280c:	b003      	add	sp, #12
    280e:	bd30      	pop	{r4, r5, pc}
    2810:	00002f24 	.word	0x00002f24
    2814:	20000014 	.word	0x20000014
    2818:	2000022c 	.word	0x2000022c

0000281c <set_color_red_indication>:

void set_color_red_indication(void) {
    281c:	b530      	push	{r4, r5, lr}
    281e:	b083      	sub	sp, #12
  uint8_t buffer_set_color_red[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_RED;
    2820:	aa01      	add	r2, sp, #4
    2822:	4b09      	ldr	r3, [pc, #36]	; (2848 <set_color_red_indication+0x2c>)
    2824:	889b      	ldrh	r3, [r3, #4]
    2826:	8013      	strh	r3, [r2, #0]
  packet.data = buffer_set_color_red;
    2828:	4b08      	ldr	r3, [pc, #32]	; (284c <set_color_red_indication+0x30>)
    282a:	605a      	str	r2, [r3, #4]
  packet.address = KTD2026_DEVICE_ADDRESS;
    282c:	2231      	movs	r2, #49	; 0x31
    282e:	801a      	strh	r2, [r3, #0]
  packet.data_length = DATA_LENGTH_PRIMARY;
    2830:	3a2f      	subs	r2, #47	; 0x2f
    2832:	805a      	strh	r2, [r3, #2]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    2834:	001d      	movs	r5, r3
    2836:	4c06      	ldr	r4, [pc, #24]	; (2850 <set_color_red_indication+0x34>)
    2838:	0029      	movs	r1, r5
    283a:	0020      	movs	r0, r4
    283c:	f7fe fe26 	bl	148c <i2c_master_write_packet_wait>
    2840:	2800      	cmp	r0, #0
    2842:	d1f9      	bne.n	2838 <set_color_red_indication+0x1c>
         STATUS_OK) {
  }
}
    2844:	b003      	add	sp, #12
    2846:	bd30      	pop	{r4, r5, pc}
    2848:	00002f24 	.word	0x00002f24
    284c:	20000014 	.word	0x20000014
    2850:	2000022c 	.word	0x2000022c

00002854 <reset_chip>:
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
         STATUS_OK) {
  }
}

void reset_chip(void) {
    2854:	b530      	push	{r4, r5, lr}
    2856:	b083      	sub	sp, #12

  uint8_t buffer_reset_green_red_channel[DATA_LENGTH_PRIMARY] =
    2858:	aa01      	add	r2, sp, #4
    285a:	2304      	movs	r3, #4
    285c:	7013      	strb	r3, [r2, #0]
    285e:	2300      	movs	r3, #0
    2860:	7053      	strb	r3, [r2, #1]
      BUFFER_TURN_OFF_MAIN_DIGITAL;
  packet.data = buffer_reset_green_red_channel;
    2862:	4b08      	ldr	r3, [pc, #32]	; (2884 <reset_chip+0x30>)
    2864:	605a      	str	r2, [r3, #4]
  packet.address = KTD2026_DEVICE_ADDRESS;
    2866:	2231      	movs	r2, #49	; 0x31
    2868:	801a      	strh	r2, [r3, #0]
  packet.data_length = DATA_LENGTH_PRIMARY;
    286a:	3a2f      	subs	r2, #47	; 0x2f
    286c:	805a      	strh	r2, [r3, #2]

  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    286e:	001d      	movs	r5, r3
    2870:	4c05      	ldr	r4, [pc, #20]	; (2888 <reset_chip+0x34>)
    2872:	0029      	movs	r1, r5
    2874:	0020      	movs	r0, r4
    2876:	f7fe fe09 	bl	148c <i2c_master_write_packet_wait>
    287a:	2800      	cmp	r0, #0
    287c:	d1f9      	bne.n	2872 <reset_chip+0x1e>
         STATUS_OK) {
  }
}
    287e:	b003      	add	sp, #12
    2880:	bd30      	pop	{r4, r5, pc}
    2882:	46c0      	nop			; (mov r8, r8)
    2884:	20000014 	.word	0x20000014
    2888:	2000022c 	.word	0x2000022c

0000288c <set_battery_charge_routine>:

void set_battery_charge_routine(void) {
    288c:	b530      	push	{r4, r5, lr}
    288e:	b085      	sub	sp, #20

  uint8_t buffer_set_color_green_PWM[DATA_LENGTH_PRIMARY] =
    2890:	aa03      	add	r2, sp, #12
    2892:	4b1e      	ldr	r3, [pc, #120]	; (290c <set_battery_charge_routine+0x80>)
    2894:	8b19      	ldrh	r1, [r3, #24]
    2896:	8011      	strh	r1, [r2, #0]
      BUFFER_SET_COLOR_GREEN_PWM;
  uint8_t buffer_set_charge_routine_flash_period[DATA_LENGTH_PRIMARY] =
    2898:	8b98      	ldrh	r0, [r3, #28]
    289a:	a902      	add	r1, sp, #8
    289c:	8008      	strh	r0, [r1, #0]
      BUFFER_SET_CHARGE_ROUTINE_FLASH_PERIOD;
  uint8_t buffer_set_charge_routine_trise_tfall[DATA_LENGTH_PRIMARY] =
    289e:	8c18      	ldrh	r0, [r3, #32]
    28a0:	a901      	add	r1, sp, #4
    28a2:	8008      	strh	r0, [r1, #0]
      BUFFER_SET_CHARGE_ROUTINE_TRISE_TFALL;
  uint8_t buffer_set_charge_routine_PWM1_timer[DATA_LENGTH_PRIMARY] =
    28a4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    28a6:	4669      	mov	r1, sp
    28a8:	800b      	strh	r3, [r1, #0]
      BUFFER_SET_CHARGE_ROUTINE_PWM1_TIMER;

  packet.address = KTD2026_DEVICE_ADDRESS;
    28aa:	4b19      	ldr	r3, [pc, #100]	; (2910 <set_battery_charge_routine+0x84>)
    28ac:	2131      	movs	r1, #49	; 0x31
    28ae:	8019      	strh	r1, [r3, #0]
  packet.data_length = DATA_LENGTH_PRIMARY;
    28b0:	392f      	subs	r1, #47	; 0x2f
    28b2:	8059      	strh	r1, [r3, #2]

  packet.data = buffer_set_color_green_PWM;
    28b4:	605a      	str	r2, [r3, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    28b6:	001d      	movs	r5, r3
    28b8:	4c16      	ldr	r4, [pc, #88]	; (2914 <set_battery_charge_routine+0x88>)
    28ba:	0029      	movs	r1, r5
    28bc:	0020      	movs	r0, r4
    28be:	f7fe fde5 	bl	148c <i2c_master_write_packet_wait>
    28c2:	2800      	cmp	r0, #0
    28c4:	d1f9      	bne.n	28ba <set_battery_charge_routine+0x2e>
         STATUS_OK) {
  }
  packet.data = buffer_set_charge_routine_flash_period;
    28c6:	aa02      	add	r2, sp, #8
    28c8:	4b11      	ldr	r3, [pc, #68]	; (2910 <set_battery_charge_routine+0x84>)
    28ca:	605a      	str	r2, [r3, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    28cc:	001d      	movs	r5, r3
    28ce:	4c11      	ldr	r4, [pc, #68]	; (2914 <set_battery_charge_routine+0x88>)
    28d0:	0029      	movs	r1, r5
    28d2:	0020      	movs	r0, r4
    28d4:	f7fe fdda 	bl	148c <i2c_master_write_packet_wait>
    28d8:	2800      	cmp	r0, #0
    28da:	d1f9      	bne.n	28d0 <set_battery_charge_routine+0x44>
         STATUS_OK) {
  }
  packet.data = buffer_set_charge_routine_trise_tfall;
    28dc:	aa01      	add	r2, sp, #4
    28de:	4b0c      	ldr	r3, [pc, #48]	; (2910 <set_battery_charge_routine+0x84>)
    28e0:	605a      	str	r2, [r3, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    28e2:	001d      	movs	r5, r3
    28e4:	4c0b      	ldr	r4, [pc, #44]	; (2914 <set_battery_charge_routine+0x88>)
    28e6:	0029      	movs	r1, r5
    28e8:	0020      	movs	r0, r4
    28ea:	f7fe fdcf 	bl	148c <i2c_master_write_packet_wait>
    28ee:	2800      	cmp	r0, #0
    28f0:	d1f9      	bne.n	28e6 <set_battery_charge_routine+0x5a>
         STATUS_OK) {
  }
  packet.data = buffer_set_charge_routine_PWM1_timer;
    28f2:	4b07      	ldr	r3, [pc, #28]	; (2910 <set_battery_charge_routine+0x84>)
    28f4:	466a      	mov	r2, sp
    28f6:	605a      	str	r2, [r3, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    28f8:	001d      	movs	r5, r3
    28fa:	4c06      	ldr	r4, [pc, #24]	; (2914 <set_battery_charge_routine+0x88>)
    28fc:	0029      	movs	r1, r5
    28fe:	0020      	movs	r0, r4
    2900:	f7fe fdc4 	bl	148c <i2c_master_write_packet_wait>
    2904:	2800      	cmp	r0, #0
    2906:	d1f9      	bne.n	28fc <set_battery_charge_routine+0x70>
         STATUS_OK) {
  }
}
    2908:	b005      	add	sp, #20
    290a:	bd30      	pop	{r4, r5, pc}
    290c:	00002f24 	.word	0x00002f24
    2910:	20000014 	.word	0x20000014
    2914:	2000022c 	.word	0x2000022c

00002918 <set_battery_low_routine>:

void set_battery_low_routine(void) {
    2918:	b530      	push	{r4, r5, lr}
    291a:	b085      	sub	sp, #20

  uint8_t buffer_set_color_red_PWM[DATA_LENGTH_PRIMARY] =
    291c:	aa03      	add	r2, sp, #12
    291e:	4b1e      	ldr	r3, [pc, #120]	; (2998 <set_battery_low_routine+0x80>)
    2920:	8d19      	ldrh	r1, [r3, #40]	; 0x28
    2922:	8011      	strh	r1, [r2, #0]
      BUFFER_SET_COLOR_RED_PWM;
  uint8_t buffer_set_low_routine_flash_period[DATA_LENGTH_PRIMARY] =
    2924:	8d98      	ldrh	r0, [r3, #44]	; 0x2c
    2926:	a902      	add	r1, sp, #8
    2928:	8008      	strh	r0, [r1, #0]
      BUFFER_SET_LOW_ROUTINE_FLASH_PERIOD;
  uint8_t buffer_set_low_routine_trise_tfall[DATA_LENGTH_PRIMARY] =
    292a:	8e18      	ldrh	r0, [r3, #48]	; 0x30
    292c:	a901      	add	r1, sp, #4
    292e:	8008      	strh	r0, [r1, #0]
      BUFFER_SET_LOW_ROUTINE_TRISE_TFALL;
  uint8_t buffer_set_low_routine_brightness[DATA_LENGTH_PRIMARY] =
    2930:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
    2932:	4669      	mov	r1, sp
    2934:	800b      	strh	r3, [r1, #0]
      BUFFER_SET_COLOR_RED_BRIGHTNESS;

  packet.address = KTD2026_DEVICE_ADDRESS;
    2936:	4b19      	ldr	r3, [pc, #100]	; (299c <set_battery_low_routine+0x84>)
    2938:	2131      	movs	r1, #49	; 0x31
    293a:	8019      	strh	r1, [r3, #0]
  packet.data_length = DATA_LENGTH_PRIMARY;
    293c:	392f      	subs	r1, #47	; 0x2f
    293e:	8059      	strh	r1, [r3, #2]

  packet.data = buffer_set_color_red_PWM;
    2940:	605a      	str	r2, [r3, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    2942:	001d      	movs	r5, r3
    2944:	4c16      	ldr	r4, [pc, #88]	; (29a0 <set_battery_low_routine+0x88>)
    2946:	0029      	movs	r1, r5
    2948:	0020      	movs	r0, r4
    294a:	f7fe fd9f 	bl	148c <i2c_master_write_packet_wait>
    294e:	2800      	cmp	r0, #0
    2950:	d1f9      	bne.n	2946 <set_battery_low_routine+0x2e>
         STATUS_OK) {
  }
  packet.data = buffer_set_low_routine_flash_period;
    2952:	aa02      	add	r2, sp, #8
    2954:	4b11      	ldr	r3, [pc, #68]	; (299c <set_battery_low_routine+0x84>)
    2956:	605a      	str	r2, [r3, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    2958:	001d      	movs	r5, r3
    295a:	4c11      	ldr	r4, [pc, #68]	; (29a0 <set_battery_low_routine+0x88>)
    295c:	0029      	movs	r1, r5
    295e:	0020      	movs	r0, r4
    2960:	f7fe fd94 	bl	148c <i2c_master_write_packet_wait>
    2964:	2800      	cmp	r0, #0
    2966:	d1f9      	bne.n	295c <set_battery_low_routine+0x44>
         STATUS_OK) {
  }
  packet.data = buffer_set_low_routine_brightness;
    2968:	4b0c      	ldr	r3, [pc, #48]	; (299c <set_battery_low_routine+0x84>)
    296a:	466a      	mov	r2, sp
    296c:	605a      	str	r2, [r3, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    296e:	001d      	movs	r5, r3
    2970:	4c0b      	ldr	r4, [pc, #44]	; (29a0 <set_battery_low_routine+0x88>)
    2972:	0029      	movs	r1, r5
    2974:	0020      	movs	r0, r4
    2976:	f7fe fd89 	bl	148c <i2c_master_write_packet_wait>
    297a:	2800      	cmp	r0, #0
    297c:	d1f9      	bne.n	2972 <set_battery_low_routine+0x5a>
         STATUS_OK) {
  }

  packet.data = buffer_set_low_routine_trise_tfall;
    297e:	aa01      	add	r2, sp, #4
    2980:	4b06      	ldr	r3, [pc, #24]	; (299c <set_battery_low_routine+0x84>)
    2982:	605a      	str	r2, [r3, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    2984:	001d      	movs	r5, r3
    2986:	4c06      	ldr	r4, [pc, #24]	; (29a0 <set_battery_low_routine+0x88>)
    2988:	0029      	movs	r1, r5
    298a:	0020      	movs	r0, r4
    298c:	f7fe fd7e 	bl	148c <i2c_master_write_packet_wait>
    2990:	2800      	cmp	r0, #0
    2992:	d1f9      	bne.n	2988 <set_battery_low_routine+0x70>
         STATUS_OK) {
  }
}
    2994:	b005      	add	sp, #20
    2996:	bd30      	pop	{r4, r5, pc}
    2998:	00002f24 	.word	0x00002f24
    299c:	20000014 	.word	0x20000014
    29a0:	2000022c 	.word	0x2000022c

000029a4 <set_motor_speed_1_indication>:

void set_motor_speed_1_indication(void) {
    29a4:	b530      	push	{r4, r5, lr}
    29a6:	b083      	sub	sp, #12

  uint8_t buffer_set_blue[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_BLUE_PWM;
    29a8:	aa01      	add	r2, sp, #4
    29aa:	4b10      	ldr	r3, [pc, #64]	; (29ec <set_motor_speed_1_indication+0x48>)
    29ac:	8f19      	ldrh	r1, [r3, #56]	; 0x38
    29ae:	8011      	strh	r1, [r2, #0]
  uint8_t buffer_set_blue_lowest_brightness[DATA_LENGTH_PRIMARY] =
    29b0:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
    29b2:	4669      	mov	r1, sp
    29b4:	800b      	strh	r3, [r1, #0]
      BUFFER_SET_COLOR_BLUE_LOWEST_BRIGTHNESS;

  packet.address = KTD2026_DEVICE_ADDRESS;
    29b6:	4b0e      	ldr	r3, [pc, #56]	; (29f0 <set_motor_speed_1_indication+0x4c>)
    29b8:	2131      	movs	r1, #49	; 0x31
    29ba:	8019      	strh	r1, [r3, #0]
  packet.data_length = DATA_LENGTH_PRIMARY;
    29bc:	392f      	subs	r1, #47	; 0x2f
    29be:	8059      	strh	r1, [r3, #2]

  packet.data = buffer_set_blue;
    29c0:	605a      	str	r2, [r3, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    29c2:	001d      	movs	r5, r3
    29c4:	4c0b      	ldr	r4, [pc, #44]	; (29f4 <set_motor_speed_1_indication+0x50>)
    29c6:	0029      	movs	r1, r5
    29c8:	0020      	movs	r0, r4
    29ca:	f7fe fd5f 	bl	148c <i2c_master_write_packet_wait>
    29ce:	2800      	cmp	r0, #0
    29d0:	d1f9      	bne.n	29c6 <set_motor_speed_1_indication+0x22>
         STATUS_OK) {
  }

  packet.data = buffer_set_blue_lowest_brightness;
    29d2:	4b07      	ldr	r3, [pc, #28]	; (29f0 <set_motor_speed_1_indication+0x4c>)
    29d4:	466a      	mov	r2, sp
    29d6:	605a      	str	r2, [r3, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    29d8:	001d      	movs	r5, r3
    29da:	4c06      	ldr	r4, [pc, #24]	; (29f4 <set_motor_speed_1_indication+0x50>)
    29dc:	0029      	movs	r1, r5
    29de:	0020      	movs	r0, r4
    29e0:	f7fe fd54 	bl	148c <i2c_master_write_packet_wait>
    29e4:	2800      	cmp	r0, #0
    29e6:	d1f9      	bne.n	29dc <set_motor_speed_1_indication+0x38>
         STATUS_OK) {
  }
}
    29e8:	b003      	add	sp, #12
    29ea:	bd30      	pop	{r4, r5, pc}
    29ec:	00002f24 	.word	0x00002f24
    29f0:	20000014 	.word	0x20000014
    29f4:	2000022c 	.word	0x2000022c

000029f8 <set_motor_speed_2_indication>:

void set_motor_speed_2_indication(void) {
    29f8:	b530      	push	{r4, r5, lr}
    29fa:	b083      	sub	sp, #12

  uint8_t buffer_set_blue[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_BLUE_PWM;
    29fc:	aa01      	add	r2, sp, #4
    29fe:	4b11      	ldr	r3, [pc, #68]	; (2a44 <set_motor_speed_2_indication+0x4c>)
    2a00:	8f19      	ldrh	r1, [r3, #56]	; 0x38
    2a02:	8011      	strh	r1, [r2, #0]
  uint8_t buffer_set_blue_low_brightness[DATA_LENGTH_PRIMARY] =
    2a04:	2140      	movs	r1, #64	; 0x40
    2a06:	5a5b      	ldrh	r3, [r3, r1]
    2a08:	4669      	mov	r1, sp
    2a0a:	800b      	strh	r3, [r1, #0]
      BUFFER_SET_COLOR_BLUE_LOW_BRIGTHNESS;

  packet.address = KTD2026_DEVICE_ADDRESS;
    2a0c:	4b0e      	ldr	r3, [pc, #56]	; (2a48 <set_motor_speed_2_indication+0x50>)
    2a0e:	2131      	movs	r1, #49	; 0x31
    2a10:	8019      	strh	r1, [r3, #0]
  packet.data_length = DATA_LENGTH_PRIMARY;
    2a12:	392f      	subs	r1, #47	; 0x2f
    2a14:	8059      	strh	r1, [r3, #2]

  packet.data = buffer_set_blue;
    2a16:	605a      	str	r2, [r3, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    2a18:	001d      	movs	r5, r3
    2a1a:	4c0c      	ldr	r4, [pc, #48]	; (2a4c <set_motor_speed_2_indication+0x54>)
    2a1c:	0029      	movs	r1, r5
    2a1e:	0020      	movs	r0, r4
    2a20:	f7fe fd34 	bl	148c <i2c_master_write_packet_wait>
    2a24:	2800      	cmp	r0, #0
    2a26:	d1f9      	bne.n	2a1c <set_motor_speed_2_indication+0x24>
         STATUS_OK) {
  }

  packet.data = buffer_set_blue_low_brightness;
    2a28:	4b07      	ldr	r3, [pc, #28]	; (2a48 <set_motor_speed_2_indication+0x50>)
    2a2a:	466a      	mov	r2, sp
    2a2c:	605a      	str	r2, [r3, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    2a2e:	001d      	movs	r5, r3
    2a30:	4c06      	ldr	r4, [pc, #24]	; (2a4c <set_motor_speed_2_indication+0x54>)
    2a32:	0029      	movs	r1, r5
    2a34:	0020      	movs	r0, r4
    2a36:	f7fe fd29 	bl	148c <i2c_master_write_packet_wait>
    2a3a:	2800      	cmp	r0, #0
    2a3c:	d1f9      	bne.n	2a32 <set_motor_speed_2_indication+0x3a>
         STATUS_OK) {
  }
}
    2a3e:	b003      	add	sp, #12
    2a40:	bd30      	pop	{r4, r5, pc}
    2a42:	46c0      	nop			; (mov r8, r8)
    2a44:	00002f24 	.word	0x00002f24
    2a48:	20000014 	.word	0x20000014
    2a4c:	2000022c 	.word	0x2000022c

00002a50 <set_motor_speed_3_indication>:

void set_motor_speed_3_indication(void) {
    2a50:	b530      	push	{r4, r5, lr}
    2a52:	b083      	sub	sp, #12
  uint8_t buffer_set_blue[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_BLUE_PWM;
    2a54:	aa01      	add	r2, sp, #4
    2a56:	4b11      	ldr	r3, [pc, #68]	; (2a9c <set_motor_speed_3_indication+0x4c>)
    2a58:	8f19      	ldrh	r1, [r3, #56]	; 0x38
    2a5a:	8011      	strh	r1, [r2, #0]
  uint8_t buffer_set_blue_high_brightness[DATA_LENGTH_PRIMARY] =
    2a5c:	2144      	movs	r1, #68	; 0x44
    2a5e:	5a5b      	ldrh	r3, [r3, r1]
    2a60:	4669      	mov	r1, sp
    2a62:	800b      	strh	r3, [r1, #0]
      BUFFER_SET_COLOR_BLUE_HIGH_BRIGTHNESS;

  packet.address = KTD2026_DEVICE_ADDRESS;
    2a64:	4b0e      	ldr	r3, [pc, #56]	; (2aa0 <set_motor_speed_3_indication+0x50>)
    2a66:	2131      	movs	r1, #49	; 0x31
    2a68:	8019      	strh	r1, [r3, #0]
  packet.data_length = DATA_LENGTH_PRIMARY;
    2a6a:	392f      	subs	r1, #47	; 0x2f
    2a6c:	8059      	strh	r1, [r3, #2]

  packet.data = buffer_set_blue;
    2a6e:	605a      	str	r2, [r3, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    2a70:	001d      	movs	r5, r3
    2a72:	4c0c      	ldr	r4, [pc, #48]	; (2aa4 <set_motor_speed_3_indication+0x54>)
    2a74:	0029      	movs	r1, r5
    2a76:	0020      	movs	r0, r4
    2a78:	f7fe fd08 	bl	148c <i2c_master_write_packet_wait>
    2a7c:	2800      	cmp	r0, #0
    2a7e:	d1f9      	bne.n	2a74 <set_motor_speed_3_indication+0x24>
         STATUS_OK) {
  }

  packet.data = buffer_set_blue_high_brightness;
    2a80:	4b07      	ldr	r3, [pc, #28]	; (2aa0 <set_motor_speed_3_indication+0x50>)
    2a82:	466a      	mov	r2, sp
    2a84:	605a      	str	r2, [r3, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    2a86:	001d      	movs	r5, r3
    2a88:	4c06      	ldr	r4, [pc, #24]	; (2aa4 <set_motor_speed_3_indication+0x54>)
    2a8a:	0029      	movs	r1, r5
    2a8c:	0020      	movs	r0, r4
    2a8e:	f7fe fcfd 	bl	148c <i2c_master_write_packet_wait>
    2a92:	2800      	cmp	r0, #0
    2a94:	d1f9      	bne.n	2a8a <set_motor_speed_3_indication+0x3a>
         STATUS_OK) {
  }
}
    2a96:	b003      	add	sp, #12
    2a98:	bd30      	pop	{r4, r5, pc}
    2a9a:	46c0      	nop			; (mov r8, r8)
    2a9c:	00002f24 	.word	0x00002f24
    2aa0:	20000014 	.word	0x20000014
    2aa4:	2000022c 	.word	0x2000022c

00002aa8 <set_motor_pulsating_indication>:

void set_motor_pulsating_indication(void) {
    2aa8:	b530      	push	{r4, r5, lr}
    2aaa:	b085      	sub	sp, #20
  uint8_t buffer_set_blue[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_BLUE_PWM;
    2aac:	aa03      	add	r2, sp, #12
    2aae:	4b1f      	ldr	r3, [pc, #124]	; (2b2c <set_motor_pulsating_indication+0x84>)
    2ab0:	8f19      	ldrh	r1, [r3, #56]	; 0x38
    2ab2:	8011      	strh	r1, [r2, #0]
  uint8_t buffer_set_blue_high_brightness[DATA_LENGTH_PRIMARY] =
    2ab4:	2144      	movs	r1, #68	; 0x44
    2ab6:	5a58      	ldrh	r0, [r3, r1]
    2ab8:	a902      	add	r1, sp, #8
    2aba:	8008      	strh	r0, [r1, #0]
      BUFFER_SET_COLOR_BLUE_HIGH_BRIGTHNESS;
  uint8_t buffer_set_blue_pwm_timer[DATA_LENGTH_PRIMARY] =
    2abc:	2148      	movs	r1, #72	; 0x48
    2abe:	5a58      	ldrh	r0, [r3, r1]
    2ac0:	a901      	add	r1, sp, #4
    2ac2:	8008      	strh	r0, [r1, #0]
      BUFFER_SET_COLOR_BLUE_PWM_TIMER;
  uint8_t buffer_set_blue_pwm_flash[DATA_LENGTH_PRIMARY] =
    2ac4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    2ac6:	4669      	mov	r1, sp
    2ac8:	800b      	strh	r3, [r1, #0]
      BUFFER_SET_COLOR_BLUE_PWM_FLASH;

  packet.address = KTD2026_DEVICE_ADDRESS;
    2aca:	4b19      	ldr	r3, [pc, #100]	; (2b30 <set_motor_pulsating_indication+0x88>)
    2acc:	2131      	movs	r1, #49	; 0x31
    2ace:	8019      	strh	r1, [r3, #0]
  packet.data_length = DATA_LENGTH_PRIMARY;
    2ad0:	392f      	subs	r1, #47	; 0x2f
    2ad2:	8059      	strh	r1, [r3, #2]

  packet.data = buffer_set_blue;
    2ad4:	605a      	str	r2, [r3, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    2ad6:	001d      	movs	r5, r3
    2ad8:	4c16      	ldr	r4, [pc, #88]	; (2b34 <set_motor_pulsating_indication+0x8c>)
    2ada:	0029      	movs	r1, r5
    2adc:	0020      	movs	r0, r4
    2ade:	f7fe fcd5 	bl	148c <i2c_master_write_packet_wait>
    2ae2:	2800      	cmp	r0, #0
    2ae4:	d1f9      	bne.n	2ada <set_motor_pulsating_indication+0x32>
         STATUS_OK) {
  }

  packet.data = buffer_set_blue_high_brightness;
    2ae6:	aa02      	add	r2, sp, #8
    2ae8:	4b11      	ldr	r3, [pc, #68]	; (2b30 <set_motor_pulsating_indication+0x88>)
    2aea:	605a      	str	r2, [r3, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    2aec:	001d      	movs	r5, r3
    2aee:	4c11      	ldr	r4, [pc, #68]	; (2b34 <set_motor_pulsating_indication+0x8c>)
    2af0:	0029      	movs	r1, r5
    2af2:	0020      	movs	r0, r4
    2af4:	f7fe fcca 	bl	148c <i2c_master_write_packet_wait>
    2af8:	2800      	cmp	r0, #0
    2afa:	d1f9      	bne.n	2af0 <set_motor_pulsating_indication+0x48>
         STATUS_OK) {
  }

  packet.data = buffer_set_blue_pwm_timer;
    2afc:	aa01      	add	r2, sp, #4
    2afe:	4b0c      	ldr	r3, [pc, #48]	; (2b30 <set_motor_pulsating_indication+0x88>)
    2b00:	605a      	str	r2, [r3, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    2b02:	001d      	movs	r5, r3
    2b04:	4c0b      	ldr	r4, [pc, #44]	; (2b34 <set_motor_pulsating_indication+0x8c>)
    2b06:	0029      	movs	r1, r5
    2b08:	0020      	movs	r0, r4
    2b0a:	f7fe fcbf 	bl	148c <i2c_master_write_packet_wait>
    2b0e:	2800      	cmp	r0, #0
    2b10:	d1f9      	bne.n	2b06 <set_motor_pulsating_indication+0x5e>
         STATUS_OK) {
  }

  packet.data = buffer_set_blue_pwm_flash;
    2b12:	4b07      	ldr	r3, [pc, #28]	; (2b30 <set_motor_pulsating_indication+0x88>)
    2b14:	466a      	mov	r2, sp
    2b16:	605a      	str	r2, [r3, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    2b18:	001d      	movs	r5, r3
    2b1a:	4c06      	ldr	r4, [pc, #24]	; (2b34 <set_motor_pulsating_indication+0x8c>)
    2b1c:	0029      	movs	r1, r5
    2b1e:	0020      	movs	r0, r4
    2b20:	f7fe fcb4 	bl	148c <i2c_master_write_packet_wait>
    2b24:	2800      	cmp	r0, #0
    2b26:	d1f9      	bne.n	2b1c <set_motor_pulsating_indication+0x74>
         STATUS_OK) {
  }
}
    2b28:	b005      	add	sp, #20
    2b2a:	bd30      	pop	{r4, r5, pc}
    2b2c:	00002f24 	.word	0x00002f24
    2b30:	20000014 	.word	0x20000014
    2b34:	2000022c 	.word	0x2000022c

00002b38 <i2c_master_setup>:

void i2c_master_setup(void) {
    2b38:	b530      	push	{r4, r5, lr}
    2b3a:	b08f      	sub	sp, #60	; 0x3c
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    2b3c:	aa01      	add	r2, sp, #4
    2b3e:	2364      	movs	r3, #100	; 0x64
    2b40:	9301      	str	r3, [sp, #4]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    2b42:	4b20      	ldr	r3, [pc, #128]	; (2bc4 <i2c_master_setup+0x8c>)
    2b44:	6053      	str	r3, [r2, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    2b46:	2300      	movs	r3, #0
    2b48:	6093      	str	r3, [r2, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    2b4a:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
    2b4c:	7613      	strb	r3, [r2, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    2b4e:	2180      	movs	r1, #128	; 0x80
    2b50:	0389      	lsls	r1, r1, #14
    2b52:	6111      	str	r1, [r2, #16]
	config->buffer_timeout   = 65535;
	config->unknown_bus_state_timeout = 65535;
    2b54:	2101      	movs	r1, #1
    2b56:	4249      	negs	r1, r1
    2b58:	8291      	strh	r1, [r2, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    2b5a:	61d3      	str	r3, [r2, #28]
	config->pinmux_pad1      = PINMUX_DEFAULT;
    2b5c:	6213      	str	r3, [r2, #32]
	config->scl_low_timeout  = false;
    2b5e:	3125      	adds	r1, #37	; 0x25
    2b60:	5453      	strb	r3, [r2, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    2b62:	6293      	str	r3, [r2, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    2b64:	3108      	adds	r1, #8
    2b66:	5453      	strb	r3, [r2, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    2b68:	3101      	adds	r1, #1
    2b6a:	5453      	strb	r3, [r2, r1]
	config->master_scl_low_extend_timeout  = false;
    2b6c:	3101      	adds	r1, #1
    2b6e:	5453      	strb	r3, [r2, r1]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
    2b70:	33d7      	adds	r3, #215	; 0xd7
    2b72:	8613      	strh	r3, [r2, #48]	; 0x30
  struct i2c_master_config config_i2c_master;
  i2c_master_get_config_defaults(&config_i2c_master);
  config_i2c_master.buffer_timeout = 10000;
    2b74:	4b14      	ldr	r3, [pc, #80]	; (2bc8 <i2c_master_setup+0x90>)
    2b76:	82d3      	strh	r3, [r2, #22]
  i2c_master_init(&i2c_master_instance, MASTER_MODULE, &config_i2c_master);
    2b78:	4c14      	ldr	r4, [pc, #80]	; (2bcc <i2c_master_setup+0x94>)
    2b7a:	4915      	ldr	r1, [pc, #84]	; (2bd0 <i2c_master_setup+0x98>)
    2b7c:	0020      	movs	r0, r4
    2b7e:	f7fe fb0f 	bl	11a0 <i2c_master_init>
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    2b82:	6824      	ldr	r4, [r4, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    2b84:	2207      	movs	r2, #7
    2b86:	69e3      	ldr	r3, [r4, #28]
	while (i2c_master_is_syncing(module)) {
    2b88:	421a      	tst	r2, r3
    2b8a:	d1fc      	bne.n	2b86 <i2c_master_setup+0x4e>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    2b8c:	6823      	ldr	r3, [r4, #0]
    2b8e:	2202      	movs	r2, #2
    2b90:	4313      	orrs	r3, r2
    2b92:	6023      	str	r3, [r4, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    2b94:	4d0d      	ldr	r5, [pc, #52]	; (2bcc <i2c_master_setup+0x94>)
    2b96:	6828      	ldr	r0, [r5, #0]
    2b98:	f7fe fe98 	bl	18cc <_sercom_get_interrupt_vector>
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    2b9c:	231f      	movs	r3, #31
    2b9e:	4018      	ands	r0, r3
    2ba0:	3b1e      	subs	r3, #30
    2ba2:	4083      	lsls	r3, r0
    2ba4:	4a0b      	ldr	r2, [pc, #44]	; (2bd4 <i2c_master_setup+0x9c>)
    2ba6:	6013      	str	r3, [r2, #0]
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    2ba8:	88e8      	ldrh	r0, [r5, #6]
	uint32_t timeout_counter = 0;
    2baa:	2300      	movs	r3, #0
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    2bac:	2110      	movs	r1, #16
    2bae:	8b62      	ldrh	r2, [r4, #26]
    2bb0:	420a      	tst	r2, r1
    2bb2:	d104      	bne.n	2bbe <i2c_master_setup+0x86>
		timeout_counter++;
    2bb4:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    2bb6:	4283      	cmp	r3, r0
    2bb8:	d3f9      	bcc.n	2bae <i2c_master_setup+0x76>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    2bba:	2310      	movs	r3, #16
    2bbc:	8363      	strh	r3, [r4, #26]
  i2c_master_enable(&i2c_master_instance);
}
    2bbe:	b00f      	add	sp, #60	; 0x3c
    2bc0:	bd30      	pop	{r4, r5, pc}
    2bc2:	46c0      	nop			; (mov r8, r8)
    2bc4:	00000d48 	.word	0x00000d48
    2bc8:	00002710 	.word	0x00002710
    2bcc:	2000022c 	.word	0x2000022c
    2bd0:	42001000 	.word	0x42001000
    2bd4:	e000e100 	.word	0xe000e100

00002bd8 <main>:

#include "system_logic.h"

#include "adc_sample.h"

int main(void) {
    2bd8:	b510      	push	{r4, lr}
  startup_sys_configs();
    2bda:	f7fe fa1b 	bl	1014 <startup_sys_configs>
  while (true) {
    system_state(); // Get latest system_state
    2bde:	f7fe fa8b 	bl	10f8 <system_state>
    system_logic(); // Invoke System Logic
    2be2:	f7fe f893 	bl	d0c <system_logic>
    2be6:	e7fa      	b.n	2bde <main+0x6>

00002be8 <__udivsi3>:
    2be8:	2200      	movs	r2, #0
    2bea:	0843      	lsrs	r3, r0, #1
    2bec:	428b      	cmp	r3, r1
    2bee:	d374      	bcc.n	2cda <__udivsi3+0xf2>
    2bf0:	0903      	lsrs	r3, r0, #4
    2bf2:	428b      	cmp	r3, r1
    2bf4:	d35f      	bcc.n	2cb6 <__udivsi3+0xce>
    2bf6:	0a03      	lsrs	r3, r0, #8
    2bf8:	428b      	cmp	r3, r1
    2bfa:	d344      	bcc.n	2c86 <__udivsi3+0x9e>
    2bfc:	0b03      	lsrs	r3, r0, #12
    2bfe:	428b      	cmp	r3, r1
    2c00:	d328      	bcc.n	2c54 <__udivsi3+0x6c>
    2c02:	0c03      	lsrs	r3, r0, #16
    2c04:	428b      	cmp	r3, r1
    2c06:	d30d      	bcc.n	2c24 <__udivsi3+0x3c>
    2c08:	22ff      	movs	r2, #255	; 0xff
    2c0a:	0209      	lsls	r1, r1, #8
    2c0c:	ba12      	rev	r2, r2
    2c0e:	0c03      	lsrs	r3, r0, #16
    2c10:	428b      	cmp	r3, r1
    2c12:	d302      	bcc.n	2c1a <__udivsi3+0x32>
    2c14:	1212      	asrs	r2, r2, #8
    2c16:	0209      	lsls	r1, r1, #8
    2c18:	d065      	beq.n	2ce6 <__udivsi3+0xfe>
    2c1a:	0b03      	lsrs	r3, r0, #12
    2c1c:	428b      	cmp	r3, r1
    2c1e:	d319      	bcc.n	2c54 <__udivsi3+0x6c>
    2c20:	e000      	b.n	2c24 <__udivsi3+0x3c>
    2c22:	0a09      	lsrs	r1, r1, #8
    2c24:	0bc3      	lsrs	r3, r0, #15
    2c26:	428b      	cmp	r3, r1
    2c28:	d301      	bcc.n	2c2e <__udivsi3+0x46>
    2c2a:	03cb      	lsls	r3, r1, #15
    2c2c:	1ac0      	subs	r0, r0, r3
    2c2e:	4152      	adcs	r2, r2
    2c30:	0b83      	lsrs	r3, r0, #14
    2c32:	428b      	cmp	r3, r1
    2c34:	d301      	bcc.n	2c3a <__udivsi3+0x52>
    2c36:	038b      	lsls	r3, r1, #14
    2c38:	1ac0      	subs	r0, r0, r3
    2c3a:	4152      	adcs	r2, r2
    2c3c:	0b43      	lsrs	r3, r0, #13
    2c3e:	428b      	cmp	r3, r1
    2c40:	d301      	bcc.n	2c46 <__udivsi3+0x5e>
    2c42:	034b      	lsls	r3, r1, #13
    2c44:	1ac0      	subs	r0, r0, r3
    2c46:	4152      	adcs	r2, r2
    2c48:	0b03      	lsrs	r3, r0, #12
    2c4a:	428b      	cmp	r3, r1
    2c4c:	d301      	bcc.n	2c52 <__udivsi3+0x6a>
    2c4e:	030b      	lsls	r3, r1, #12
    2c50:	1ac0      	subs	r0, r0, r3
    2c52:	4152      	adcs	r2, r2
    2c54:	0ac3      	lsrs	r3, r0, #11
    2c56:	428b      	cmp	r3, r1
    2c58:	d301      	bcc.n	2c5e <__udivsi3+0x76>
    2c5a:	02cb      	lsls	r3, r1, #11
    2c5c:	1ac0      	subs	r0, r0, r3
    2c5e:	4152      	adcs	r2, r2
    2c60:	0a83      	lsrs	r3, r0, #10
    2c62:	428b      	cmp	r3, r1
    2c64:	d301      	bcc.n	2c6a <__udivsi3+0x82>
    2c66:	028b      	lsls	r3, r1, #10
    2c68:	1ac0      	subs	r0, r0, r3
    2c6a:	4152      	adcs	r2, r2
    2c6c:	0a43      	lsrs	r3, r0, #9
    2c6e:	428b      	cmp	r3, r1
    2c70:	d301      	bcc.n	2c76 <__udivsi3+0x8e>
    2c72:	024b      	lsls	r3, r1, #9
    2c74:	1ac0      	subs	r0, r0, r3
    2c76:	4152      	adcs	r2, r2
    2c78:	0a03      	lsrs	r3, r0, #8
    2c7a:	428b      	cmp	r3, r1
    2c7c:	d301      	bcc.n	2c82 <__udivsi3+0x9a>
    2c7e:	020b      	lsls	r3, r1, #8
    2c80:	1ac0      	subs	r0, r0, r3
    2c82:	4152      	adcs	r2, r2
    2c84:	d2cd      	bcs.n	2c22 <__udivsi3+0x3a>
    2c86:	09c3      	lsrs	r3, r0, #7
    2c88:	428b      	cmp	r3, r1
    2c8a:	d301      	bcc.n	2c90 <__udivsi3+0xa8>
    2c8c:	01cb      	lsls	r3, r1, #7
    2c8e:	1ac0      	subs	r0, r0, r3
    2c90:	4152      	adcs	r2, r2
    2c92:	0983      	lsrs	r3, r0, #6
    2c94:	428b      	cmp	r3, r1
    2c96:	d301      	bcc.n	2c9c <__udivsi3+0xb4>
    2c98:	018b      	lsls	r3, r1, #6
    2c9a:	1ac0      	subs	r0, r0, r3
    2c9c:	4152      	adcs	r2, r2
    2c9e:	0943      	lsrs	r3, r0, #5
    2ca0:	428b      	cmp	r3, r1
    2ca2:	d301      	bcc.n	2ca8 <__udivsi3+0xc0>
    2ca4:	014b      	lsls	r3, r1, #5
    2ca6:	1ac0      	subs	r0, r0, r3
    2ca8:	4152      	adcs	r2, r2
    2caa:	0903      	lsrs	r3, r0, #4
    2cac:	428b      	cmp	r3, r1
    2cae:	d301      	bcc.n	2cb4 <__udivsi3+0xcc>
    2cb0:	010b      	lsls	r3, r1, #4
    2cb2:	1ac0      	subs	r0, r0, r3
    2cb4:	4152      	adcs	r2, r2
    2cb6:	08c3      	lsrs	r3, r0, #3
    2cb8:	428b      	cmp	r3, r1
    2cba:	d301      	bcc.n	2cc0 <__udivsi3+0xd8>
    2cbc:	00cb      	lsls	r3, r1, #3
    2cbe:	1ac0      	subs	r0, r0, r3
    2cc0:	4152      	adcs	r2, r2
    2cc2:	0883      	lsrs	r3, r0, #2
    2cc4:	428b      	cmp	r3, r1
    2cc6:	d301      	bcc.n	2ccc <__udivsi3+0xe4>
    2cc8:	008b      	lsls	r3, r1, #2
    2cca:	1ac0      	subs	r0, r0, r3
    2ccc:	4152      	adcs	r2, r2
    2cce:	0843      	lsrs	r3, r0, #1
    2cd0:	428b      	cmp	r3, r1
    2cd2:	d301      	bcc.n	2cd8 <__udivsi3+0xf0>
    2cd4:	004b      	lsls	r3, r1, #1
    2cd6:	1ac0      	subs	r0, r0, r3
    2cd8:	4152      	adcs	r2, r2
    2cda:	1a41      	subs	r1, r0, r1
    2cdc:	d200      	bcs.n	2ce0 <__udivsi3+0xf8>
    2cde:	4601      	mov	r1, r0
    2ce0:	4152      	adcs	r2, r2
    2ce2:	4610      	mov	r0, r2
    2ce4:	4770      	bx	lr
    2ce6:	e7ff      	b.n	2ce8 <__udivsi3+0x100>
    2ce8:	b501      	push	{r0, lr}
    2cea:	2000      	movs	r0, #0
    2cec:	f000 f806 	bl	2cfc <__aeabi_idiv0>
    2cf0:	bd02      	pop	{r1, pc}
    2cf2:	46c0      	nop			; (mov r8, r8)

00002cf4 <__aeabi_uidivmod>:
    2cf4:	2900      	cmp	r1, #0
    2cf6:	d0f7      	beq.n	2ce8 <__udivsi3+0x100>
    2cf8:	e776      	b.n	2be8 <__udivsi3>
    2cfa:	4770      	bx	lr

00002cfc <__aeabi_idiv0>:
    2cfc:	4770      	bx	lr
    2cfe:	46c0      	nop			; (mov r8, r8)

00002d00 <__libc_init_array>:
    2d00:	b570      	push	{r4, r5, r6, lr}
    2d02:	2600      	movs	r6, #0
    2d04:	4d0c      	ldr	r5, [pc, #48]	; (2d38 <__libc_init_array+0x38>)
    2d06:	4c0d      	ldr	r4, [pc, #52]	; (2d3c <__libc_init_array+0x3c>)
    2d08:	1b64      	subs	r4, r4, r5
    2d0a:	10a4      	asrs	r4, r4, #2
    2d0c:	42a6      	cmp	r6, r4
    2d0e:	d109      	bne.n	2d24 <__libc_init_array+0x24>
    2d10:	2600      	movs	r6, #0
    2d12:	f000 f92d 	bl	2f70 <_init>
    2d16:	4d0a      	ldr	r5, [pc, #40]	; (2d40 <__libc_init_array+0x40>)
    2d18:	4c0a      	ldr	r4, [pc, #40]	; (2d44 <__libc_init_array+0x44>)
    2d1a:	1b64      	subs	r4, r4, r5
    2d1c:	10a4      	asrs	r4, r4, #2
    2d1e:	42a6      	cmp	r6, r4
    2d20:	d105      	bne.n	2d2e <__libc_init_array+0x2e>
    2d22:	bd70      	pop	{r4, r5, r6, pc}
    2d24:	00b3      	lsls	r3, r6, #2
    2d26:	58eb      	ldr	r3, [r5, r3]
    2d28:	4798      	blx	r3
    2d2a:	3601      	adds	r6, #1
    2d2c:	e7ee      	b.n	2d0c <__libc_init_array+0xc>
    2d2e:	00b3      	lsls	r3, r6, #2
    2d30:	58eb      	ldr	r3, [r5, r3]
    2d32:	4798      	blx	r3
    2d34:	3601      	adds	r6, #1
    2d36:	e7f2      	b.n	2d1e <__libc_init_array+0x1e>
    2d38:	00002f7c 	.word	0x00002f7c
    2d3c:	00002f7c 	.word	0x00002f7c
    2d40:	00002f7c 	.word	0x00002f7c
    2d44:	00002f80 	.word	0x00002f80

00002d48 <memcpy>:
    2d48:	2300      	movs	r3, #0
    2d4a:	b510      	push	{r4, lr}
    2d4c:	429a      	cmp	r2, r3
    2d4e:	d100      	bne.n	2d52 <memcpy+0xa>
    2d50:	bd10      	pop	{r4, pc}
    2d52:	5ccc      	ldrb	r4, [r1, r3]
    2d54:	54c4      	strb	r4, [r0, r3]
    2d56:	3301      	adds	r3, #1
    2d58:	e7f8      	b.n	2d4c <memcpy+0x4>
    2d5a:	0000      	movs	r0, r0
    2d5c:	0000039c 	.word	0x0000039c
    2d60:	000005d4 	.word	0x000005d4
    2d64:	000005d4 	.word	0x000005d4
    2d68:	000005d4 	.word	0x000005d4
    2d6c:	000005d4 	.word	0x000005d4
    2d70:	000005d4 	.word	0x000005d4
    2d74:	000005d4 	.word	0x000005d4
    2d78:	000005d4 	.word	0x000005d4
    2d7c:	000005d4 	.word	0x000005d4
    2d80:	000005d4 	.word	0x000005d4
    2d84:	000005d4 	.word	0x000005d4
    2d88:	000005d4 	.word	0x000005d4
    2d8c:	000005d4 	.word	0x000005d4
    2d90:	000005d4 	.word	0x000005d4
    2d94:	000005d4 	.word	0x000005d4
    2d98:	000005d4 	.word	0x000005d4
    2d9c:	00000384 	.word	0x00000384
    2da0:	000005d4 	.word	0x000005d4
    2da4:	000005d4 	.word	0x000005d4
    2da8:	000005d4 	.word	0x000005d4
    2dac:	000005d4 	.word	0x000005d4
    2db0:	000005d4 	.word	0x000005d4
    2db4:	000005d4 	.word	0x000005d4
    2db8:	000005d4 	.word	0x000005d4
    2dbc:	000005d4 	.word	0x000005d4
    2dc0:	000005d4 	.word	0x000005d4
    2dc4:	000005d4 	.word	0x000005d4
    2dc8:	000005d4 	.word	0x000005d4
    2dcc:	000005d4 	.word	0x000005d4
    2dd0:	000005d4 	.word	0x000005d4
    2dd4:	000005d4 	.word	0x000005d4
    2dd8:	000005d4 	.word	0x000005d4
    2ddc:	00000394 	.word	0x00000394
    2de0:	000005d4 	.word	0x000005d4
    2de4:	000005d4 	.word	0x000005d4
    2de8:	000005d4 	.word	0x000005d4
    2dec:	000005d4 	.word	0x000005d4
    2df0:	000005d4 	.word	0x000005d4
    2df4:	000005d4 	.word	0x000005d4
    2df8:	000005d4 	.word	0x000005d4
    2dfc:	000005d4 	.word	0x000005d4
    2e00:	000005d4 	.word	0x000005d4
    2e04:	000005d4 	.word	0x000005d4
    2e08:	000005d4 	.word	0x000005d4
    2e0c:	000005d4 	.word	0x000005d4
    2e10:	000005d4 	.word	0x000005d4
    2e14:	000005d4 	.word	0x000005d4
    2e18:	000005d4 	.word	0x000005d4
    2e1c:	0000038c 	.word	0x0000038c
    2e20:	000003a4 	.word	0x000003a4
    2e24:	0000036c 	.word	0x0000036c
    2e28:	0000037c 	.word	0x0000037c
    2e2c:	00000374 	.word	0x00000374
    2e30:	00000002 	.word	0x00000002
    2e34:	00000003 	.word	0x00000003
    2e38:	00000004 	.word	0x00000004
    2e3c:	00000005 	.word	0x00000005
    2e40:	00000006 	.word	0x00000006
    2e44:	00000007 	.word	0x00000007
    2e48:	0000000e 	.word	0x0000000e
    2e4c:	0000000f 	.word	0x0000000f
    2e50:	0000000a 	.word	0x0000000a
    2e54:	0000000b 	.word	0x0000000b
    2e58:	0000ffff 	.word	0x0000ffff
    2e5c:	0000ffff 	.word	0x0000ffff
    2e60:	0000ffff 	.word	0x0000ffff
    2e64:	0000ffff 	.word	0x0000ffff
    2e68:	0000ffff 	.word	0x0000ffff
    2e6c:	0000ffff 	.word	0x0000ffff
    2e70:	0000ffff 	.word	0x0000ffff
    2e74:	0000ffff 	.word	0x0000ffff
    2e78:	0000ffff 	.word	0x0000ffff
    2e7c:	0000ffff 	.word	0x0000ffff
    2e80:	00000876 	.word	0x00000876
    2e84:	00000880 	.word	0x00000880
    2e88:	0000088a 	.word	0x0000088a
    2e8c:	00000894 	.word	0x00000894
    2e90:	0000089e 	.word	0x0000089e
    2e94:	000008b0 	.word	0x000008b0
    2e98:	000008c2 	.word	0x000008c2

00002e9c <tc_interrupt_vectors.12581>:
    2e9c:	00000e0d 42000800 42000c00 42001000     .......B...B...B
    2eac:	0000192a 00001926 00001926 0000198c     *...&...&.......
    2ebc:	0000198c 0000193e 00001930 00001944     ....>...0...D...
    2ecc:	0000197a 00001a10 000019f0 000019f0     z...............
    2edc:	00001a7c 00001a02 00001a1e 000019f4     |...............
    2eec:	00001a2c 00001a6c                       ,...l...

00002ef4 <_tcc_intflag>:
    2ef4:	00000001 00000002 00000004 00000008     ................
    2f04:	00001000 00002000 00004000 00008000     ..... ...@......
    2f14:	00010000 00020000 00040000 00080000     ................
    2f24:	00000404 00000104 00001004 00000504     ................
    2f34:	00001404 00001504 00000804 00002501     .............%..
    2f44:	0000ef05 00001c02 00000204 00008201     ................
    2f54:	00003202 00000506 00002004 00000308     .2....... ......
    2f64:	00000908 00001508 00001902              ............

00002f70 <_init>:
    2f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2f72:	46c0      	nop			; (mov r8, r8)
    2f74:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2f76:	bc08      	pop	{r3}
    2f78:	469e      	mov	lr, r3
    2f7a:	4770      	bx	lr

00002f7c <__init_array_start>:
    2f7c:	000000b5 	.word	0x000000b5

00002f80 <_fini>:
    2f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2f82:	46c0      	nop			; (mov r8, r8)
    2f84:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2f86:	bc08      	pop	{r3}
    2f88:	469e      	mov	lr, r3
    2f8a:	4770      	bx	lr

00002f8c <__fini_array_start>:
    2f8c:	0000008d 	.word	0x0000008d
