// Seed: 1356362531
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1
);
  initial id_0 = 1;
  logic id_2;
endmodule
