{"Source Block": ["hdl/library/axi_dmac/request_arb.v@319:329@HdlStmAssign", "wire [1:0] response_src_resp;\n*/\n\nassign dbg_dest_request_id = dest_request_id;\nassign dbg_dest_response_id = dest_response_id;\nassign dbg_src_request_id = src_request_id;\nassign dbg_src_response_id = src_response_id;\n\nalways @(posedge req_clk)\nbegin\n  eot_mem_src[request_id] <= request_eot;\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@317:327", "wire response_src_valid;\nwire response_src_ready = 1'b1;\nwire [1:0] response_src_resp;\n*/\n\nassign dbg_dest_request_id = dest_request_id;\nassign dbg_dest_response_id = dest_response_id;\nassign dbg_src_request_id = src_request_id;\nassign dbg_src_response_id = src_response_id;\n\nalways @(posedge req_clk)\n"], ["hdl/library/axi_dmac/request_arb.v@318:328", "wire response_src_ready = 1'b1;\nwire [1:0] response_src_resp;\n*/\n\nassign dbg_dest_request_id = dest_request_id;\nassign dbg_dest_response_id = dest_response_id;\nassign dbg_src_request_id = src_request_id;\nassign dbg_src_response_id = src_response_id;\n\nalways @(posedge req_clk)\nbegin\n"], ["hdl/library/axi_dmac/request_arb.v@320:330", "*/\n\nassign dbg_dest_request_id = dest_request_id;\nassign dbg_dest_response_id = dest_response_id;\nassign dbg_src_request_id = src_request_id;\nassign dbg_src_response_id = src_response_id;\n\nalways @(posedge req_clk)\nbegin\n  eot_mem_src[request_id] <= request_eot;\nend\n"], ["hdl/library/axi_dmac/request_arb.v@322:335", "assign dbg_dest_request_id = dest_request_id;\nassign dbg_dest_response_id = dest_response_id;\nassign dbg_src_request_id = src_request_id;\nassign dbg_src_response_id = src_response_id;\n\nalways @(posedge req_clk)\nbegin\n  eot_mem_src[request_id] <= request_eot;\nend\n\nalways @(posedge src_clk)\nbegin\n  eot_mem_dest[source_id] <= source_eot;\nend\n"]], "Diff Content": {"Delete": [[324, "assign dbg_src_request_id = src_request_id;\n"]], "Add": []}}