# VE270 Lecture 10 FSM

## Synchronous FSM

FSM behaviors synchronized to the active edge of clock.

| FSM shows clock change                   | Synchronous FSM                          |
| ---------------------------------------- | ---------------------------------------- |
| <img src="./ve270_note_pic/l10fsmc.png" alt="Drawing" style="width: 200px;"/> | <img src="./ve270_note_pic/l10fsms.png" alt="Drawing" style="width: 200px;"/> |

## Common State Transition Property

-   Only one condition should be true, among all transitions leaving a state
-   One condition must be true, for any input combination
-   All conditions must be considered when leaving a state

<img src="./ve270_note_pic/l10ts.png" alt="Drawing" style="width: 250px;"/>

<div style="page-break-after: always;"></div>

## Standard FSM Architecture

<img src="./ve270_note_pic/l10p24.png" alt="Drawing" style="width: 250px;"/>

FSM can be used as a controller.

Apply state register and combinational logic, this is a controller.

## FSM Design Steps

-   Capture FSM, draw the FSM plot out

-   Create Architecture

    State-Register bit width

    input output specify

    present state signals

    next state signals

-   Encode the states

-   Create state table for input and output, present state and next state

-   Implement with combinational logic (K-Map)

