Loading plugins phase: Elapsed time ==> 0s.350ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\GitHub\UDBws2812\UDBws2812\psoc5lp\ws2812.cydsn\ws2812.cyprj -d CY8C5888LTI-LP097 -s C:\GitHub\UDBws2812\UDBws2812\psoc5lp\ws2812.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.810ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.140ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  ws2812.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\GitHub\UDBws2812\UDBws2812\psoc5lp\ws2812.cydsn\ws2812.cyprj -dcpsoc3 ws2812.v -verilog
======================================================================

======================================================================
Compiling:  ws2812.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\GitHub\UDBws2812\UDBws2812\psoc5lp\ws2812.cydsn\ws2812.cyprj -dcpsoc3 ws2812.v -verilog
======================================================================

======================================================================
Compiling:  ws2812.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\GitHub\UDBws2812\UDBws2812\psoc5lp\ws2812.cydsn\ws2812.cyprj -dcpsoc3 -verilog ws2812.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Apr 21 09:41:31 2021


======================================================================
Compiling:  ws2812.v
Program  :   vpp
Options  :    -yv2 -q10 ws2812.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Apr 21 09:41:31 2021

Flattening file 'C:\GitHub\UDBws2812\UDBws2812\psoc5lp\ws2812.cydsn\ws2812_v1_0\ws2812_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'ws2812.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  ws2812.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\GitHub\UDBws2812\UDBws2812\psoc5lp\ws2812.cydsn\ws2812.cyprj -dcpsoc3 -verilog ws2812.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Apr 21 09:41:32 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\GitHub\UDBws2812\UDBws2812\psoc5lp\ws2812.cydsn\codegentemp\ws2812.ctl'.
Linking 'C:\GitHub\UDBws2812\UDBws2812\psoc5lp\ws2812.cydsn\ws2812_v1_0\ws2812_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\GitHub\UDBws2812\UDBws2812\psoc5lp\ws2812.cydsn\codegentemp\ws2812.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  ws2812.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\GitHub\UDBws2812\UDBws2812\psoc5lp\ws2812.cydsn\ws2812.cyprj -dcpsoc3 -verilog ws2812.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Apr 21 09:41:32 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\GitHub\UDBws2812\UDBws2812\psoc5lp\ws2812.cydsn\codegentemp\ws2812.ctl'.
Linking 'C:\GitHub\UDBws2812\UDBws2812\psoc5lp\ws2812.cydsn\ws2812_v1_0\ws2812_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\GitHub\UDBws2812\UDBws2812\psoc5lp\ws2812.cydsn\codegentemp\ws2812.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_15


Deleted 1 User equation or component.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing Net_25 to \ws2812_1:out\\R\
Aliasing \ws2812_1:state_2\\R\ to \ws2812_1:out\\S\
Aliasing \ws2812_1:state_2\\S\ to \ws2812_1:out\\R\
Aliasing \ws2812_1:state_1\\R\ to \ws2812_1:out\\S\
Aliasing \ws2812_1:state_1\\S\ to \ws2812_1:out\\R\
Aliasing \ws2812_1:state_0\\R\ to \ws2812_1:out\\S\
Aliasing \ws2812_1:state_0\\S\ to \ws2812_1:out\\R\
Aliasing zero to \ws2812_1:out\\R\
Aliasing one to tmpOE__ws2812_port_net_0
Aliasing Net_12 to \ws2812_1:out\\R\
Aliasing \Timer_1:Net_260\ to \ws2812_1:out\\R\
Aliasing \Timer_1:Net_102\ to tmpOE__ws2812_port_net_0
Removing Rhs of wire Net_4[0] = \ws2812_1:fifo_empty\[1]
Removing Rhs of wire Net_3[2] = \ws2812_1:out\[3]
Removing Lhs of wire Net_25[13] = \ws2812_1:out\\R\[12]
Removing Lhs of wire \ws2812_1:out\\S\[14] = \ws2812_1:out\\R\[12]
Removing Lhs of wire \ws2812_1:state_2\\R\[15] = \ws2812_1:out\\R\[12]
Removing Lhs of wire \ws2812_1:state_2\\S\[16] = \ws2812_1:out\\R\[12]
Removing Lhs of wire \ws2812_1:state_1\\R\[17] = \ws2812_1:out\\R\[12]
Removing Lhs of wire \ws2812_1:state_1\\S\[18] = \ws2812_1:out\\R\[12]
Removing Lhs of wire \ws2812_1:state_0\\R\[19] = \ws2812_1:out\\R\[12]
Removing Lhs of wire \ws2812_1:state_0\\S\[20] = \ws2812_1:out\\R\[12]
Removing Lhs of wire zero[22] = \ws2812_1:out\\R\[12]
Removing Lhs of wire one[57] = tmpOE__ws2812_port_net_0[53]
Removing Rhs of wire Net_14[61] = \Timer_1:Net_57\[68]
Removing Lhs of wire Net_12[62] = \ws2812_1:out\\R\[12]
Removing Lhs of wire \Timer_1:Net_260\[64] = \ws2812_1:out\\R\[12]
Removing Lhs of wire \Timer_1:Net_266\[65] = tmpOE__ws2812_port_net_0[53]
Removing Lhs of wire \Timer_1:Net_102\[70] = tmpOE__ws2812_port_net_0[53]

------------------------------------------------------
Aliased 0 equations, 17 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\GitHub\UDBws2812\UDBws2812\psoc5lp\ws2812.cydsn\ws2812.cyprj -dcpsoc3 ws2812.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.945ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Wednesday, 21 April 2021 09:41:32
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\GitHub\UDBws2812\UDBws2812\psoc5lp\ws2812.cydsn\ws2812.cyprj -d CY8C5888LTI-LP097 ws2812.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.110ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=7, Signal=Net_22
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = ws2812_port(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ws2812_port(0)__PA ,
            pin_input => Net_3 ,
            pad => ws2812_port(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=Net_3, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !Net_4 * Net_3 * !\ws2812_1:state_2\ * !\ws2812_1:state_1\ * 
              !\ws2812_1:state_0\
            + Net_4 * !Net_3 * !\ws2812_1:state_2\ * !\ws2812_1:state_1\ * 
              !\ws2812_1:state_0\
            + !Net_3 * !\ws2812_1:state_2\ * !\ws2812_1:state_1\ * 
              \ws2812_1:state_0\ * \ws2812_1:end_ws2812_reset\
            + !Net_3 * \ws2812_1:state_2\ * \ws2812_1:state_1\ * 
              !\ws2812_1:state_0\
            + Net_3 * !\ws2812_1:state_2\ * \ws2812_1:state_1\ * 
              \ws2812_1:state_0\ * !\ws2812_1:send_bit\
            + Net_3 * \ws2812_1:state_2\ * !\ws2812_1:state_1\ * 
              !\ws2812_1:state_0\ * \ws2812_1:send_tic\
        );
        Output = Net_3 (fanout=2)

    MacroCell: Name=\ws2812_1:state_2\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ws2812_1:state_2\ * \ws2812_1:state_1\ * 
              \ws2812_1:z_count_bit\
            + \ws2812_1:state_1\ * \ws2812_1:state_0\
        );
        Output = \ws2812_1:state_2\ (fanout=6)

    MacroCell: Name=\ws2812_1:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_4 * \ws2812_1:state_2\ * !\ws2812_1:state_0\ * 
              \ws2812_1:z_count_bit\
            + !\ws2812_1:state_2\ * \ws2812_1:state_1\ * \ws2812_1:state_0\
            + !\ws2812_1:state_2\ * \ws2812_1:state_0\ * 
              !\ws2812_1:end_ws2812_reset\
            + !\ws2812_1:state_1\ * !\ws2812_1:state_0\
        );
        Output = \ws2812_1:state_1\ (fanout=6)

    MacroCell: Name=\ws2812_1:state_0\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              Net_4 * !\ws2812_1:state_2\ * !\ws2812_1:state_1\ * 
              !\ws2812_1:state_0\
            + !\ws2812_1:state_2\ * !\ws2812_1:state_1\ * \ws2812_1:state_0\ * 
              !\ws2812_1:end_ws2812_reset\
            + \ws2812_1:state_2\ * !\ws2812_1:state_1\ * !\ws2812_1:state_0\ * 
              !\ws2812_1:send_tic\
            + \ws2812_1:state_2\ * \ws2812_1:state_1\ * \ws2812_1:state_0\
            + \ws2812_1:state_2\ * \ws2812_1:state_1\ * 
              \ws2812_1:z_count_bit\
        );
        Output = \ws2812_1:state_0\ (fanout=6)

    MacroCell: Name=\ws2812_1:send_tic\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ws2812_1:state_2\ * \ws2812_1:state_1\ * \ws2812_1:state_0\ * 
              \ws2812_1:send_tic\
            + \ws2812_1:state_2\ * !\ws2812_1:state_1\ * !\ws2812_1:state_0\ * 
              !\ws2812_1:send_tic\
        );
        Output = \ws2812_1:send_tic\ (fanout=3)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\ws2812_1:udb8:u0\
        PORT MAP (
            clock => Net_22 ,
            cs_addr_2 => \ws2812_1:state_2\ ,
            cs_addr_1 => \ws2812_1:state_1\ ,
            cs_addr_0 => \ws2812_1:state_0\ ,
            ce0_comb => \ws2812_1:send_bit\ ,
            z1_comb => \ws2812_1:z_count_bit\ ,
            f1_comb => \ws2812_1:end_ws2812_reset\ ,
            f0_blk_stat_comb => Net_4 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1011110000010000001100000001000000000000111000000000000000000000000000000000000001010000000100000000000101000000000000000000000011111111000000001111111110000000000000000100000000000000000000000000000000000000"
            d0_init = "10000000"
            d1_init = "00001000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_ws2812
        PORT MAP (
            interrupt => Net_4 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_timer
        PORT MAP (
            interrupt => Net_14 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :    4 :   44 :   48 :  8.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :    6 :  186 :  192 :  3.13 %
  Unique P-terms              :   17 :  367 :  384 :  4.43 %
  Total P-terms               :   19 :      :      :        
  Datapath Cells              :    1 :   23 :   24 :  4.17 %
  Status Cells                :    0 :   24 :   24 :  0.00 %
  Control Cells               :    0 :   24 :   24 :  0.00 %
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.200ms
Tech Mapping phase: Elapsed time ==> 0s.290ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(1)][IoId=(7)] : ws2812_port(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.120ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.446ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    5 :   43 :   48 :  10.42%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.00
                   Pterms :            3.80
               Macrocells :            1.20
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          3 :       5.00 :       2.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !Net_4 * Net_3 * !\ws2812_1:state_2\ * !\ws2812_1:state_1\ * 
              !\ws2812_1:state_0\
            + Net_4 * !Net_3 * !\ws2812_1:state_2\ * !\ws2812_1:state_1\ * 
              !\ws2812_1:state_0\
            + !Net_3 * !\ws2812_1:state_2\ * !\ws2812_1:state_1\ * 
              \ws2812_1:state_0\ * \ws2812_1:end_ws2812_reset\
            + !Net_3 * \ws2812_1:state_2\ * \ws2812_1:state_1\ * 
              !\ws2812_1:state_0\
            + Net_3 * !\ws2812_1:state_2\ * \ws2812_1:state_1\ * 
              \ws2812_1:state_0\ * !\ws2812_1:send_bit\
            + Net_3 * \ws2812_1:state_2\ * !\ws2812_1:state_1\ * 
              !\ws2812_1:state_0\ * \ws2812_1:send_tic\
        );
        Output = Net_3 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ws2812_1:send_tic\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ws2812_1:state_2\ * \ws2812_1:state_1\ * \ws2812_1:state_0\ * 
              \ws2812_1:send_tic\
            + \ws2812_1:state_2\ * !\ws2812_1:state_1\ * !\ws2812_1:state_0\ * 
              !\ws2812_1:send_tic\
        );
        Output = \ws2812_1:send_tic\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\ws2812_1:state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              Net_4 * !\ws2812_1:state_2\ * !\ws2812_1:state_1\ * 
              !\ws2812_1:state_0\
            + !\ws2812_1:state_2\ * !\ws2812_1:state_1\ * \ws2812_1:state_0\ * 
              !\ws2812_1:end_ws2812_reset\
            + \ws2812_1:state_2\ * !\ws2812_1:state_1\ * !\ws2812_1:state_0\ * 
              !\ws2812_1:send_tic\
            + \ws2812_1:state_2\ * \ws2812_1:state_1\ * \ws2812_1:state_0\
            + \ws2812_1:state_2\ * \ws2812_1:state_1\ * 
              \ws2812_1:z_count_bit\
        );
        Output = \ws2812_1:state_0\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ws2812_1:udb8:u0\
    PORT MAP (
        clock => Net_22 ,
        cs_addr_2 => \ws2812_1:state_2\ ,
        cs_addr_1 => \ws2812_1:state_1\ ,
        cs_addr_0 => \ws2812_1:state_0\ ,
        ce0_comb => \ws2812_1:send_bit\ ,
        z1_comb => \ws2812_1:z_count_bit\ ,
        f1_comb => \ws2812_1:end_ws2812_reset\ ,
        f0_blk_stat_comb => Net_4 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1011110000010000001100000001000000000000111000000000000000000000000000000000000001010000000100000000000101000000000000000000000011111111000000001111111110000000000000000100000000000000000000000000000000000000"
        d0_init = "10000000"
        d1_init = "00001000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ws2812_1:state_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_4 * \ws2812_1:state_2\ * !\ws2812_1:state_0\ * 
              \ws2812_1:z_count_bit\
            + !\ws2812_1:state_2\ * \ws2812_1:state_1\ * \ws2812_1:state_0\
            + !\ws2812_1:state_2\ * \ws2812_1:state_0\ * 
              !\ws2812_1:end_ws2812_reset\
            + !\ws2812_1:state_1\ * !\ws2812_1:state_0\
        );
        Output = \ws2812_1:state_1\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ws2812_1:state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ws2812_1:state_2\ * \ws2812_1:state_1\ * 
              \ws2812_1:z_count_bit\
            + \ws2812_1:state_1\ * \ws2812_1:state_0\
        );
        Output = \ws2812_1:state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_ws2812
        PORT MAP (
            interrupt => Net_4 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =isr_timer
        PORT MAP (
            interrupt => Net_14 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
[IoId=7]: 
Pin : Name = ws2812_port(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ws2812_port(0)__PA ,
        pin_input => Net_3 ,
        pad => ws2812_port(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_22 ,
            dclk_0 => Net_22_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer_1:TimerHW\
        PORT MAP (
            clock => Net_22 ,
            enable => __ONE__ ,
            tc => \Timer_1:Net_51\ ,
            cmp => \Timer_1:Net_261\ ,
            irq => Net_14 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                | 
Port | Pin | Fixed |      Type |       Drive Mode |           Name | Connections
-----+-----+-------+-----------+------------------+----------------+------------
   1 |   7 |     * |      NONE |         CMOS_OUT | ws2812_port(0) | In(Net_3)
--------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.020ms
Digital Placement phase: Elapsed time ==> 2s.276ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "ws2812_r.vh2" --pcf-path "ws2812.pco" --des-name "ws2812" --dsf-path "ws2812.dsf" --sdc-path "ws2812.sdc" --lib-path "ws2812_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.354ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.320ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.070ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in ws2812_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.855ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.278ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.139ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.159ms
API generation phase: Elapsed time ==> 2s.586ms
Dependency generation phase: Elapsed time ==> 0s.010ms
Cleanup phase: Elapsed time ==> 0s.000ms
