# Reading D:/QuartusLite/modelsim_ase/tcl/vsim/pref.tcl
# do cpu_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying D:/QuartusLite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {cpu_7_1200mv_100c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:34 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." cpu_7_1200mv_100c_slow.vo 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 20:56:34 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/QuartusLite/Projeto\ de\ Sistemas\ Digitais/MIPS_CPU {D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:35 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU" D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/TB.v 
# -- Compiling module TB
# 
# Top level modules:
# 	TB
# End time: 20:56:35 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  TB
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=""+acc"" TB 
# Start time: 20:56:35 on Jul 20,2022
# Loading work.TB
# Loading work.cpu
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_pll
# Loading cycloneiv_ver.cycloneiv_m_cntr
# Loading cycloneiv_ver.cycloneiv_n_cntr
# Loading cycloneiv_ver.cycloneiv_post_divider
# Loading cycloneiv_ver.cycloneiv_scale_cntr
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_ram_block
# Loading cycloneiv_ver.cycloneiv_ram_register
# Loading cycloneiv_ver.cycloneiv_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from cpu_7_1200mv_100c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 11526 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Loading timing data from cpu_7_1200mv_100c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /TB File: D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/TB.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: init_signal_spy [D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/TB.v(55)] : Mirroring the value of '/TB/DUT/instruction' onto '/TB/instruction'.
# ** Note: init_signal_spy [D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/TB.v(56)] : Mirroring the value of '/TB/DUT/output_register_A' onto '/TB/output_register_A'.
# ** Note: init_signal_spy [D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/TB.v(57)] : Mirroring the value of '/TB/DUT/output_register_B_1' onto '/TB/output_register_B_1'.
# ** Note: init_signal_spy [D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/TB.v(58)] : Mirroring the value of '/TB/DUT/output_register_D_1' onto '/TB/output_register_D_1'.
# ** Note: init_signal_spy [D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/TB.v(59)] : Mirroring the value of '/TB/DUT/output_register_ctrl_1' onto '/TB/output_register_ctrl_1'.
# ** Note: init_signal_spy [D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/TB.v(60)] : Mirroring the value of '/TB/DUT/output_mult' onto '/TB/output_mult'.
# ** Note: init_signal_spy [D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/TB.v(61)] : Mirroring the value of '/TB/DUT/output_datamemory' onto '/TB/output_datamemory'.
# ** Note: init_signal_spy [D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/TB.v(62)] : Mirroring the value of '/TB/DUT/CLK_SYS' onto '/TB/CLK_SYS'.
# ** Note: init_signal_spy [D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/TB.v(63)] : Mirroring the value of '/TB/DUT/CLK_MUL' onto '/TB/CLK_MUL'.
#  Note : cycloneiv PLL was reset
# Time: 3984  Instance: TB.DUT.\PLLGenerator|altpll_component|auto_generated|pll1 
#  Note : cycloneiv PLL locked to incoming clock
# Time: 57901  Instance: TB.DUT.\PLLGenerator|altpll_component|auto_generated|pll1 
#  Note : cycloneiv PLL was reset
# Time: 15014646  Instance: TB.DUT.\PLLGenerator|altpll_component|auto_generated|pll1 
#  Note : cycloneiv PLL locked to incoming clock
# Time: 15107901  Instance: TB.DUT.\PLLGenerator|altpll_component|auto_generated|pll1 
# ** Note: $stop    : D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/TB.v(68)
#    Time: 25200 ns  Iteration: 0  Instance: /TB
# Break in Module TB at D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/TB.v line 68
