&#8226; An optimized two register update model, where software can select the region to update by writing to the MPU Region Base Address Register. This optimization applies to the first sixteen memory regions (0 &#8804; RegionNumber &#8804; 0xF) only.