/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_raaga_dsp_peri_dbg_ctrl.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/17/12 4:33p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Jan 17 13:26:48 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b2/bchp_raaga_dsp_peri_dbg_ctrl.h $
 * 
 * Hydra_Software_Devel/1   1/17/12 4:33p vanessah
 * SW7425-2202: add B2 headers
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_DSP_PERI_DBG_CTRL_H__
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_H__

/***************************************************************************
 *RAAGA_DSP_PERI_DBG_CTRL - Raaga DSP Debug Control Registers
 ***************************************************************************/
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_STATUS 0x00c21080 /* DSP Subsystem UART Status */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_RCV_DATA 0x00c21084 /* DSP Subsystem UART Receive Data */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_XMIT_DATA 0x00c21088 /* DSP Subsystem UART Transmit Data */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_CTRL   0x00c2108c /* DSP Subsystem UART Control */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_DEBUG_CONSOLE_WR_DATA 0x00c21090 /* Debug Console Write Data */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_DEBUG_CONSOLE_RD_DATA 0x00c21094 /* Debug Console Read Data */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_DEBUG_CONSOLE_CTRL 0x00c21098 /* Debug Console Control */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_DEBUG_CONSOLE_STATUS 0x00c2109c /* Debug Console Status */

/***************************************************************************
 *UART_STATUS - DSP Subsystem UART Status
 ***************************************************************************/
/* RAAGA_DSP_PERI_DBG_CTRL :: UART_STATUS :: reserved0 [31:24] */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_STATUS_reserved0_MASK    0xff000000
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_STATUS_reserved0_SHIFT   24

/* RAAGA_DSP_PERI_DBG_CTRL :: UART_STATUS :: XMIT_FIFO_AVAIL [23:16] */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_STATUS_XMIT_FIFO_AVAIL_MASK 0x00ff0000
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_STATUS_XMIT_FIFO_AVAIL_SHIFT 16

/* RAAGA_DSP_PERI_DBG_CTRL :: UART_STATUS :: reserved1 [15:05] */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_STATUS_reserved1_MASK    0x0000ffe0
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_STATUS_reserved1_SHIFT   5

/* RAAGA_DSP_PERI_DBG_CTRL :: UART_STATUS :: RCV_OVERFLOW [04:04] */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_STATUS_RCV_OVERFLOW_MASK 0x00000010
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_STATUS_RCV_OVERFLOW_SHIFT 4

/* RAAGA_DSP_PERI_DBG_CTRL :: UART_STATUS :: XMIT_OVERFLOW [03:03] */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_STATUS_XMIT_OVERFLOW_MASK 0x00000008
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_STATUS_XMIT_OVERFLOW_SHIFT 3

/* RAAGA_DSP_PERI_DBG_CTRL :: UART_STATUS :: XMIT_ACTIVE [02:02] */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_STATUS_XMIT_ACTIVE_MASK  0x00000004
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_STATUS_XMIT_ACTIVE_SHIFT 2

/* RAAGA_DSP_PERI_DBG_CTRL :: UART_STATUS :: XMIT_FULL [01:01] */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_STATUS_XMIT_FULL_MASK    0x00000002
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_STATUS_XMIT_FULL_SHIFT   1

/* RAAGA_DSP_PERI_DBG_CTRL :: UART_STATUS :: RCV_EMPTY [00:00] */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_STATUS_RCV_EMPTY_MASK    0x00000001
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_STATUS_RCV_EMPTY_SHIFT   0

/***************************************************************************
 *UART_RCV_DATA - DSP Subsystem UART Receive Data
 ***************************************************************************/
/* RAAGA_DSP_PERI_DBG_CTRL :: UART_RCV_DATA :: reserved0 [31:08] */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_RCV_DATA_reserved0_MASK  0xffffff00
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_RCV_DATA_reserved0_SHIFT 8

/* RAAGA_DSP_PERI_DBG_CTRL :: UART_RCV_DATA :: RCV_DATA [07:00] */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_RCV_DATA_RCV_DATA_MASK   0x000000ff
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_RCV_DATA_RCV_DATA_SHIFT  0

/***************************************************************************
 *UART_XMIT_DATA - DSP Subsystem UART Transmit Data
 ***************************************************************************/
/* RAAGA_DSP_PERI_DBG_CTRL :: UART_XMIT_DATA :: reserved0 [31:08] */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_XMIT_DATA_reserved0_MASK 0xffffff00
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_XMIT_DATA_reserved0_SHIFT 8

/* RAAGA_DSP_PERI_DBG_CTRL :: UART_XMIT_DATA :: XMIT_DATA [07:00] */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_XMIT_DATA_XMIT_DATA_MASK 0x000000ff
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_XMIT_DATA_XMIT_DATA_SHIFT 0
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_XMIT_DATA_XMIT_DATA_DEFAULT 0x00000000

/***************************************************************************
 *UART_CTRL - DSP Subsystem UART Control
 ***************************************************************************/
/* RAAGA_DSP_PERI_DBG_CTRL :: UART_CTRL :: XMIT_FIFO_LEVEL [31:24] */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_CTRL_XMIT_FIFO_LEVEL_MASK 0xff000000
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_CTRL_XMIT_FIFO_LEVEL_SHIFT 24
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_CTRL_XMIT_FIFO_LEVEL_DEFAULT 0x00000000

/* RAAGA_DSP_PERI_DBG_CTRL :: UART_CTRL :: reserved0 [23:18] */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_CTRL_reserved0_MASK      0x00fc0000
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_CTRL_reserved0_SHIFT     18

/* RAAGA_DSP_PERI_DBG_CTRL :: UART_CTRL :: TX_FIFO_RESET [17:17] */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_CTRL_TX_FIFO_RESET_MASK  0x00020000
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_CTRL_TX_FIFO_RESET_SHIFT 17
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_CTRL_TX_FIFO_RESET_DEFAULT 0x00000000

/* RAAGA_DSP_PERI_DBG_CTRL :: UART_CTRL :: ENABLE [16:16] */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_CTRL_ENABLE_MASK         0x00010000
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_CTRL_ENABLE_SHIFT        16
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_CTRL_ENABLE_DEFAULT      0x00000000

/* RAAGA_DSP_PERI_DBG_CTRL :: UART_CTRL :: reserved1 [15:12] */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_CTRL_reserved1_MASK      0x0000f000
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_CTRL_reserved1_SHIFT     12

/* RAAGA_DSP_PERI_DBG_CTRL :: UART_CTRL :: BAUD_RATE_DIV [11:00] */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_CTRL_BAUD_RATE_DIV_MASK  0x00000fff
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_CTRL_BAUD_RATE_DIV_SHIFT 0
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_CTRL_BAUD_RATE_DIV_DEFAULT 0x00000000

/***************************************************************************
 *DEBUG_CONSOLE_WR_DATA - Debug Console Write Data
 ***************************************************************************/
/* RAAGA_DSP_PERI_DBG_CTRL :: DEBUG_CONSOLE_WR_DATA :: reserved0 [31:08] */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_DEBUG_CONSOLE_WR_DATA_reserved0_MASK 0xffffff00
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_DEBUG_CONSOLE_WR_DATA_reserved0_SHIFT 8

/* RAAGA_DSP_PERI_DBG_CTRL :: DEBUG_CONSOLE_WR_DATA :: WR_DATA [07:00] */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_DEBUG_CONSOLE_WR_DATA_WR_DATA_MASK 0x000000ff
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_DEBUG_CONSOLE_WR_DATA_WR_DATA_SHIFT 0
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_DEBUG_CONSOLE_WR_DATA_WR_DATA_DEFAULT 0x00000000

/***************************************************************************
 *DEBUG_CONSOLE_RD_DATA - Debug Console Read Data
 ***************************************************************************/
/* RAAGA_DSP_PERI_DBG_CTRL :: DEBUG_CONSOLE_RD_DATA :: reserved0 [31:08] */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_DEBUG_CONSOLE_RD_DATA_reserved0_MASK 0xffffff00
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_DEBUG_CONSOLE_RD_DATA_reserved0_SHIFT 8

/* RAAGA_DSP_PERI_DBG_CTRL :: DEBUG_CONSOLE_RD_DATA :: RD_DATA [07:00] */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_DEBUG_CONSOLE_RD_DATA_RD_DATA_MASK 0x000000ff
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_DEBUG_CONSOLE_RD_DATA_RD_DATA_SHIFT 0

/***************************************************************************
 *DEBUG_CONSOLE_CTRL - Debug Console Control
 ***************************************************************************/
/* RAAGA_DSP_PERI_DBG_CTRL :: DEBUG_CONSOLE_CTRL :: reserved0 [31:01] */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_DEBUG_CONSOLE_CTRL_reserved0_MASK 0xfffffffe
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_DEBUG_CONSOLE_CTRL_reserved0_SHIFT 1

/* RAAGA_DSP_PERI_DBG_CTRL :: DEBUG_CONSOLE_CTRL :: RD_DATA_DONE [00:00] */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_DEBUG_CONSOLE_CTRL_RD_DATA_DONE_MASK 0x00000001
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_DEBUG_CONSOLE_CTRL_RD_DATA_DONE_SHIFT 0
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_DEBUG_CONSOLE_CTRL_RD_DATA_DONE_DEFAULT 0x00000000

/***************************************************************************
 *DEBUG_CONSOLE_STATUS - Debug Console Status
 ***************************************************************************/
/* RAAGA_DSP_PERI_DBG_CTRL :: DEBUG_CONSOLE_STATUS :: reserved0 [31:02] */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_DEBUG_CONSOLE_STATUS_reserved0_MASK 0xfffffffc
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_DEBUG_CONSOLE_STATUS_reserved0_SHIFT 2

/* RAAGA_DSP_PERI_DBG_CTRL :: DEBUG_CONSOLE_STATUS :: RD_DATA_RDY [01:01] */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_DEBUG_CONSOLE_STATUS_RD_DATA_RDY_MASK 0x00000002
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_DEBUG_CONSOLE_STATUS_RD_DATA_RDY_SHIFT 1
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_DEBUG_CONSOLE_STATUS_RD_DATA_RDY_DEFAULT 0x00000000

/* RAAGA_DSP_PERI_DBG_CTRL :: DEBUG_CONSOLE_STATUS :: WR_DATA_ACCEPT [00:00] */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_DEBUG_CONSOLE_STATUS_WR_DATA_ACCEPT_MASK 0x00000001
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_DEBUG_CONSOLE_STATUS_WR_DATA_ACCEPT_SHIFT 0
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_DEBUG_CONSOLE_STATUS_WR_DATA_ACCEPT_DEFAULT 0x00000001

#endif /* #ifndef BCHP_RAAGA_DSP_PERI_DBG_CTRL_H__ */

/* End of File */
