{
  "bancoRegistradores": {
    "toplevel": "regfile",
    "sources": [
      "src/genericRegister.vhd",
      "src/RegFile.vhd"
    ],
    "test_module": "tests.python.unittests.entities.bancoRegistradores"
  },
  "ALU": {
    "toplevel": "alu",
    "sources": [
      "src/rv32i_ctrl_consts.vhd",
      "src/ALU.vhd"
    ],
    "test_module": "tests.python.unittests.entities.ALU"
  },
  "InstructionDecoder": {
    "toplevel": "instructiondecoder",
    "sources": [
    "src/rv32i_ctrl_consts.vhd",
      "src/InstructionDecoder.vhd"
    ],
    "test_module": "tests.python.unittests.entities.instructionDecoder"
  },
  "RAM": {
    "toplevel": "ram_sim",
    "sources": [
    "src/RAM_sim.vhd"
    ],
    "test_module": "tests.python.unittests.entities.RAM"
  },
  "ExtenderRAM": {
    "toplevel": "extenderram",
    "sources": [
      "src/rv32i_ctrl_consts.vhd",
      "src/ExtenderRAM.vhd"
    ],
    "test_module": "tests.python.unittests.entities.ExtenderRAM"
  },
  "ExtenderImm": {
    "toplevel": "extenderimm",
    "sources": [
      "src/rv32i_ctrl_consts.vhd",
      "src/ExtenderImm.vhd"
    ],
  "test_module": "tests.python.unittests.entities.ExtenderImm"
  },
  "StoreManager": {
    "toplevel": "storemanager",
    "sources": [
      "src/StoreManager.vhd"
    ],
  "test_module": "tests.python.unittests.entities.StoreManager"
  },
  "ROM": {
    "toplevel": "rom_simulation",
    "sources": [
      "src/ROM_simulation.vhd"
    ],
    "test_module": "tests.python.unittests.entities.ROM",
    "parameters": {
      "ROM_FILE": "tests/python/unittests/entities/data/testROM.hex"
    }
  },
  "clk_gen_3way": {
    "toplevel": "clk_gen_3way",
    "sources": [
      "src/clk_gen_3way.vhd"
    ],
    "test_module": "tests.python.unittests.entities.ClkGen3Way"
  },
  "one": {
    "toplevel": "rv32i3stage",               
    "sources": [
      "src/rv32i_ctrl_consts.vhd",
      "src/ALU.vhd",
      "src/RegFile.vhd",
      "src/RAM_sim.vhd",
      "src/ROM_simulation.vhd",
      "src/InstructionDecoder.vhd",
      "src/ExtenderImm.vhd",
      "src/ExtenderRAM.vhd",
      "src/StoreManager.vhd",
      "src/genericAdder.vhd",
      "src/genericAdderU.vhd",
      "src/genericMux2x1.vhd",
      "src/genericMux3x1.vhd",
      "src/genericRegister.vhd",
      "src/clk_gen_3way.vhd",
      "src/FlipFlop.vhd",
      "src/rv32i3stage.vhd"
    ],
    "test_module": "tests.python.unittests.instructions.one",
    "parameters": {
      "SIMULATION" : true,
      "ROM_FILE": "tests/python/unittests/instructions/codes/build/one.hex"
    }
  },
  "two": {
    "toplevel": "rv32i3stage",               
    "sources": [
      "src/rv32i_ctrl_consts.vhd",
      "src/ALU.vhd",
      "src/RegFile.vhd",
      "src/RAM_sim.vhd",
      "src/ROM_simulation.vhd",
      "src/InstructionDecoder.vhd",
      "src/ExtenderImm.vhd",
      "src/ExtenderRAM.vhd",
      "src/StoreManager.vhd",
      "src/genericAdder.vhd",
      "src/genericAdderU.vhd",
      "src/genericMux2x1.vhd",
      "src/genericMux3x1.vhd",
      "src/genericRegister.vhd",
      "src/clk_gen_3way.vhd",
      "src/FlipFlop.vhd",
      "src/rv32i3stage.vhd"
    ],
    "test_module": "tests.python.unittests.instructions.two",
    "parameters": {
      "SIMULATION" : true,
      "ROM_FILE": "tests/python/unittests/instructions/codes/build/two.hex"
    }
  },
  "three": {
    "toplevel": "rv32i3stage",               
    "sources": [
      "src/rv32i_ctrl_consts.vhd",
      "src/ALU.vhd",
      "src/RegFile.vhd",
      "src/RAM_sim.vhd",
      "src/ROM_simulation.vhd",
      "src/InstructionDecoder.vhd",
      "src/ExtenderImm.vhd",
      "src/ExtenderRAM.vhd",
      "src/StoreManager.vhd",
      "src/genericAdder.vhd",
      "src/genericAdderU.vhd",
      "src/genericMux2x1.vhd",
      "src/genericMux3x1.vhd",
      "src/genericRegister.vhd",
      "src/clk_gen_3way.vhd",
      "src/FlipFlop.vhd",
      "src/rv32i3stage.vhd"
    ],
    "test_module": "tests.python.unittests.instructions.three",
    "parameters": {
      "SIMULATION" : true,
      "ROM_FILE": "tests/python/unittests/instructions/codes/build/three.hex"
    }
  },
  "four": {
    "toplevel": "rv32i",               
    "sources": [
      "src/rv32i_ctrl_consts.vhd",
      "src/ALU.vhd",
      "src/RegFile.vhd",
      "src/RAM.vhd",
      "src/ROM_simulation.vhd",
      "src/InstructionDecoder.vhd",
      "src/ExtenderImm.vhd",
      "src/ExtenderRAM.vhd",
      "src/StoreManager.vhd",
      "src/genericAdder.vhd",
      "src/genericAdderU.vhd",
      "src/genericMux2x1.vhd",
      "src/genericMux3x1.vhd",
      "src/genericRegister.vhd",
      "src/rv32i.vhd"
    ],
    "test_module": "tests.python.unittests.instructions.four",
    "parameters": {
      "SIMULATION" : true,
      "ROM_FILE": "tests/python/unittests/instructions/codes/build/four.hex"
    }
  },
  "five": {
    "toplevel": "rv32i",               
    "sources": [
      "src/rv32i_ctrl_consts.vhd",
      "src/ALU.vhd",
      "src/RegFile.vhd",
      "src/RAM.vhd",
      "src/ROM_simulation.vhd",
      "src/InstructionDecoder.vhd",
      "src/ExtenderImm.vhd",
      "src/ExtenderRAM.vhd",
      "src/StoreManager.vhd",
      "src/genericAdder.vhd",
      "src/genericAdderU.vhd",
      "src/genericMux2x1.vhd",
      "src/genericMux3x1.vhd",
      "src/genericRegister.vhd",
      "src/rv32i.vhd"
    ],
    "test_module": "tests.python.unittests.instructions.five",
    "parameters": {
      "SIMULATION" : true,
      "ROM_FILE": "tests/python/unittests/instructions/codes/build/five.hex"
    }
  },
  "six": {
    "toplevel": "rv32i",               
    "sources": [
      "src/rv32i_ctrl_consts.vhd",
      "src/ALU.vhd",
      "src/RegFile.vhd",
      "src/RAM.vhd",
      "src/ROM_simulation.vhd",
      "src/InstructionDecoder.vhd",
      "src/ExtenderImm.vhd",
      "src/ExtenderRAM.vhd",
      "src/StoreManager.vhd",
      "src/genericAdder.vhd",
      "src/genericAdderU.vhd",
      "src/genericMux2x1.vhd",
      "src/genericMux3x1.vhd",
      "src/genericRegister.vhd",
      "src/rv32i.vhd"
    ],
    "test_module": "tests.python.unittests.instructions.six",
    "parameters": {
      "SIMULATION" : true,
      "ROM_FILE": "tests/python/unittests/instructions/codes/build/six.hex"
    }
  }
}
