<pre>name: asicworld_code_verilog_tutorial_v2k_reg
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

%Warning-WIDTH: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:20: Operator ADD expects 8 bits on the LHS, but LHS's VARREF 'a_in' generates 1 bits.
%Warning-WIDTH: Use "/* verilator lint_off WIDTH */" and lint_on around source to disable this message.
%Warning-WIDTH: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:20: Operator ADD expects 8 bits on the RHS, but RHS's VARREF 'b_in' generates 1 bits.
%Warning-WIDTH: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:20: Operator ADD expects 8 bits on the RHS, but RHS's VARREF 'c_in' generates 1 bits.
</pre>