// Seed: 694633605
module module_0 (
    output uwire id_0,
    input uwire id_1,
    input uwire id_2,
    output tri id_3,
    input wand id_4,
    input wor id_5,
    output uwire id_6,
    input uwire id_7,
    input supply0 id_8,
    input tri id_9,
    output tri id_10,
    output supply1 id_11,
    input wire id_12,
    input wire id_13,
    input tri1 id_14,
    input wor id_15,
    input supply1 id_16,
    input wire id_17,
    input wor id_18,
    output supply0 id_19,
    input supply1 id_20
    , id_32,
    input wand id_21,
    input supply1 id_22,
    input supply0 id_23,
    input supply1 id_24,
    input tri id_25,
    input wor id_26,
    input tri1 id_27,
    input tri id_28,
    input wand id_29,
    output supply1 id_30
);
  wire id_33;
  id_34(
      id_9, id_12, 1'b0, 1, id_28
  );
  assign #1 id_11 = 1;
endmodule
module module_1 (
    input tri id_0,
    output wire id_1,
    input tri id_2,
    input wire id_3,
    output tri0 id_4,
    output supply0 id_5
);
  module_0(
      id_1,
      id_0,
      id_2,
      id_1,
      id_0,
      id_3,
      id_4,
      id_3,
      id_2,
      id_3,
      id_5,
      id_1,
      id_2,
      id_3,
      id_3,
      id_0,
      id_0,
      id_3,
      id_2,
      id_4,
      id_3,
      id_3,
      id_0,
      id_0,
      id_3,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_5
  ); id_7(
      id_1, 1, id_1
  );
endmodule
