<module name="EMU_CM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_CLKSEL1_EMU" acronym="CM_CLKSEL1_EMU" offset="0x40" width="32" description="Modules clock selection.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="DIV_DPLL4" width="6" begin="29" end="24" resetval="0x04" description="DPLL4 M6 clock divider factor (1 up to 32); Other enums: Reserved" range="" rwaccess="RW">
      <bitenum value="1" token="DIV_DPLL4_1" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 1"/>
      <bitenum value="2" token="DIV_DPLL4_2" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 2"/>
      <bitenum value="3" token="DIV_DPLL4_3" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 3"/>
      <bitenum value="4" token="DIV_DPLL4_4" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 4"/>
      <bitenum value="5" token="DIV_DPLL4_5" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 5"/>
      <bitenum value="6" token="DIV_DPLL4_6" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 6"/>
      <bitenum value="7" token="DIV_DPLL4_7" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 7"/>
      <bitenum value="8" token="DIV_DPLL4_8" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 8"/>
      <bitenum value="9" token="DIV_DPLL4_9" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 9"/>
      <bitenum value="10" token="DIV_DPLL4_10" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 10"/>
      <bitenum value="11" token="DIV_DPLL4_11" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 11"/>
      <bitenum value="12" token="DIV_DPLL4_12" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 12"/>
      <bitenum value="13" token="DIV_DPLL4_13" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 13"/>
      <bitenum value="14" token="DIV_DPLL4_14" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 14"/>
      <bitenum value="15" token="DIV_DPLL4_15" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 15"/>
      <bitenum value="16" token="DIV_DPLL4_16" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 16"/>
      <bitenum value="17" token="DIV_DPLL4_17" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 17"/>
      <bitenum value="18" token="DIV_DPLL4_18" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 18"/>
      <bitenum value="19" token="DIV_DPLL4_19" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 19"/>
      <bitenum value="20" token="DIV_DPLL4_20" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 20"/>
      <bitenum value="21" token="DIV_DPLL4_21" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 21"/>
      <bitenum value="22" token="DIV_DPLL4_22" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 22"/>
      <bitenum value="23" token="DIV_DPLL4_23" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 23"/>
      <bitenum value="24" token="DIV_DPLL4_24" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 24"/>
      <bitenum value="25" token="DIV_DPLL4_25" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 25"/>
      <bitenum value="26" token="DIV_DPLL4_26" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 26"/>
      <bitenum value="27" token="DIV_DPLL4_27" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 27"/>
      <bitenum value="28" token="DIV_DPLL4_28" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 28"/>
      <bitenum value="29" token="DIV_DPLL4_29" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 29"/>
      <bitenum value="30" token="DIV_DPLL4_30" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 30"/>
      <bitenum value="31" token="DIV_DPLL4_31" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 31"/>
      <bitenum value="32" token="DIV_DPLL4_32" description="EMU_PER_ALWON_CLK is DPLL4 clock divided by 32"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="DIV_DPLL3" width="6" begin="21" end="16" resetval="0x04" description="DPLL3_M3X2 clock divider factor (1 up to 32); Other enums: Reserved" range="" rwaccess="RW">
      <bitenum value="1" token="DIV_DPLL3_1" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 1"/>
      <bitenum value="2" token="DIV_DPLL3_2" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 2"/>
      <bitenum value="3" token="DIV_DPLL3_3" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 3"/>
      <bitenum value="4" token="DIV_DPLL3_4" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 4"/>
      <bitenum value="5" token="DIV_DPLL3_5" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 5"/>
      <bitenum value="6" token="DIV_DPLL3_6" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 6"/>
      <bitenum value="7" token="DIV_DPLL3_7" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 7"/>
      <bitenum value="8" token="DIV_DPLL3_8" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 8"/>
      <bitenum value="9" token="DIV_DPLL3_9" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 9"/>
      <bitenum value="10" token="DIV_DPLL3_10" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 10"/>
      <bitenum value="11" token="DIV_DPLL3_11" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 11"/>
      <bitenum value="12" token="DIV_DPLL3_12" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 12"/>
      <bitenum value="13" token="DIV_DPLL3_13" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 13"/>
      <bitenum value="14" token="DIV_DPLL3_14" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 14"/>
      <bitenum value="15" token="DIV_DPLL3_15" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 15"/>
      <bitenum value="16" token="DIV_DPLL3_16" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 16"/>
      <bitenum value="17" token="DIV_DPLL3_17" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 17"/>
      <bitenum value="18" token="DIV_DPLL3_18" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 18"/>
      <bitenum value="19" token="DIV_DPLL3_19" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 19"/>
      <bitenum value="20" token="DIV_DPLL3_20" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 20"/>
      <bitenum value="21" token="DIV_DPLL3_21" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 21"/>
      <bitenum value="22" token="DIV_DPLL3_22" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 22"/>
      <bitenum value="23" token="DIV_DPLL3_23" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 23"/>
      <bitenum value="24" token="DIV_DPLL3_24" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 24"/>
      <bitenum value="25" token="DIV_DPLL3_25" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 25"/>
      <bitenum value="26" token="DIV_DPLL3_26" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 26"/>
      <bitenum value="27" token="DIV_DPLL3_27" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 27"/>
      <bitenum value="28" token="DIV_DPLL3_28" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 28"/>
      <bitenum value="29" token="DIV_DPLL3_29" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 29"/>
      <bitenum value="30" token="DIV_DPLL3_30" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 30"/>
      <bitenum value="31" token="DIV_DPLL3_31" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 31"/>
      <bitenum value="32" token="DIV_DPLL3_32" description="EMU_CORE_ALWON_CLK is DPLL3 clock divided by 32"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKSEL_TRACECLK" width="3" begin="13" end="11" resetval="0x1" description="Selects the TRACE clock; Other enums: Reserved" range="" rwaccess="RW">
      <bitenum value="1" token="CLKSEL_TRACECLK_1" description="TRACECLK.FCLK is the selected TRACE source clock divided by 1"/>
      <bitenum value="2" token="CLKSEL_TRACECLK_2" description="TRACECLK.FCLK is the selected TRACE source clock divided by 2"/>
      <bitenum value="4" token="CLKSEL_TRACECLK_4" description="TRACECLK.FCLK is the selected TRACE source clock divided by 4"/>
    </bitfield>
    <bitfield id="CLKSEL_PCLK" width="3" begin="10" end="8" resetval="0x2" description="Selects the PCLK clock; Other enums: Reserved" range="" rwaccess="RW">
      <bitenum value="2" token="CLKSEL_PCLK_2" description="PCLK.FCLK is the selected PCLK source clock divided by 2"/>
      <bitenum value="3" token="CLKSEL_PCLK_3" description="PCLK.FCLK is the selected PCLK source clock divided by 3"/>
      <bitenum value="4" token="CLKSEL_PCLK_4" description="PCLK.FCLK is the selected PCLK source clock divided by 4"/>
      <bitenum value="6" token="CLKSEL_PCLK_6" description="PCLK.FCLK is the selected PCLK source clock divided by 6"/>
    </bitfield>
    <bitfield id="CLKSEL_PCLKX2" width="2" begin="7" end="6" resetval="0x1" description="Selects the PCLKx2 clock; Other enums: Reserved" range="" rwaccess="RW">
      <bitenum value="1" token="CLKSEL_PCLKX2_1" description="PCLKx2.FCLK is the selected PCLK source clock divided by 1"/>
      <bitenum value="2" token="CLKSEL_PCLKX2_2" description="PCLKx2.FCLK is the selected PCLK source clock divided by 2"/>
      <bitenum value="3" token="CLKSEL_PCLKX2_3" description="PCLKx2.FCLK is the selected PCLK source clock divided by 3"/>
    </bitfield>
    <bitfield id="CLKSEL_ATCLK" width="2" begin="5" end="4" resetval="0x1" description="Selects the ATCLK clock; Other enums: Reserved" range="" rwaccess="RW">
      <bitenum value="1" token="CLKSEL_ATCLK_1" description="ATCLK.FCLK is the selected ATCLK source clock divided by 1"/>
      <bitenum value="2" token="CLKSEL_ATCLK_2" description="ATCLK.FCLK is the selected ATCLK source clock divided by 2"/>
    </bitfield>
    <bitfield id="TRACE_MUX_CTRL" width="2" begin="3" end="2" resetval="0x0" description="Selection of TRACECLK.FCLK source clock" range="" rwaccess="RW">
      <bitenum value="0" token="TRACE_MUX_CTRL_0" description="TRACE source clock is SYS_CLK"/>
      <bitenum value="1" token="TRACE_MUX_CTRL_1" description="TRACE source clock is EMU_CORE_ALWON_CLK"/>
      <bitenum value="2" token="TRACE_MUX_CTRL_2" description="TRACE source clock is EMU_PER_ALWON clock"/>
      <bitenum value="3" token="TRACE_MUX_CTRL_3" description="TRACE source clock is EMU_MPU_ALWON clock"/>
    </bitfield>
    <bitfield id="MUX_CTRL" width="2" begin="1" end="0" resetval="0x0" description="Selection of ATCLK.FCLK, PCLK.FCLK and PCLKx2.FCLK source clock" range="" rwaccess="RW">
      <bitenum value="0" token="MUX_CTRL_0" description="ATCLK, PCLK and PCLKx2 source clock is SYS_CLK"/>
      <bitenum value="1" token="MUX_CTRL_1" description="ATCLK, PCLK and PCLKx2 source clock is EMU_CORE_ALWON_CLK"/>
      <bitenum value="2" token="MUX_CTRL_2" description="ATCLK, PCLK and PCLKx2 source clock is EMU_PER_ALWON clock"/>
      <bitenum value="3" token="MUX_CTRL_3" description="ATCLK, PCLK and PCLKx2 source clock is EMU_MPU_ALWON_CLK"/>
    </bitfield>
  </register>
  <register id="CM_CLKSTCTRL_EMU" acronym="CM_CLKSTCTRL_EMU" offset="0x48" width="32" description="This register allows to enable or disable SW and HW supervised transition between ACTIVE and INACTIVE states.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL_EMU" width="2" begin="1" end="0" resetval="0x2" description="Controls the clock state transition of the EMULATION clock domain." range="" rwaccess="RW">
      <bitenum value="0" token="CLKTRCTRL_EMU_0" description="Reserved"/>
      <bitenum value="1" token="CLKTRCTRL_EMU_1" description="Start a software supervised sleep transition on the domain"/>
      <bitenum value="2" token="CLKTRCTRL_EMU_2" description="Start a software supervised wake-up transition on the domain or maintain emulation domain active. (force wakeup has to be kept asserted to keep Emulation domain ON)"/>
      <bitenum value="3" token="CLKTRCTRL_EMU_3" description="Automatic transition is enabled. Transition is supervised by the HardWare."/>
    </bitfield>
  </register>
  <register id="CM_CLKSTST_EMU" acronym="CM_CLKSTST_EMU" offset="0x4C" width="32" description="This register provides a status on the clock activity in the domain (depends on the selected source clock).">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_EMU" width="1" begin="0" end="0" resetval="0x0" description="Clock activity status (depends on the selected source clock)" range="" rwaccess="R">
      <bitenum value="0" token="CLKACTIVITY_EMU_0" description="No domain clock activity"/>
      <bitenum value="1" token="CLKACTIVITY_EMU_1" description="Domain clock is active"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL2_EMU" acronym="CM_CLKSEL2_EMU" offset="0x50" width="32" description="This register provides override controls over the DPLL3.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="OVERRIDE_ENABLE" width="1" begin="19" end="19" resetval="0x0" description="This bit allows to enable or disable the emulation override controls" range="" rwaccess="RW">
      <bitenum value="0" token="OVERRIDE_ENABLE_0" description="The emulation override controls are disabled"/>
      <bitenum value="1" token="OVERRIDE_ENABLE_1" description="The emulation override controls are enabled"/>
    </bitfield>
    <bitfield id="CORE_DPLL_EMU_MULT" width="11" begin="18" end="8" resetval="0x000" description="DPLL3 override multiplier factor (0 to 2047)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CORE_DPLL_EMU_DIV" width="7" begin="6" end="0" resetval="0x00" description="DPLL3 override divider factor (0 to 127)" range="" rwaccess="RW"/>
  </register>
  <register id="CM_CLKSEL3_EMU" acronym="CM_CLKSEL3_EMU" offset="0x54" width="32" description="This register provides override controls over the PERIPHERAL DPLL.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="OVERRIDE_ENABLE" width="1" begin="19" end="19" resetval="0x0" description="This bit allows to enable or disable the emulation override controls" range="" rwaccess="RW">
      <bitenum value="0" token="OVERRIDE_ENABLE_0" description="The emulation override controls are disabled"/>
      <bitenum value="1" token="OVERRIDE_ENABLE_1" description="The emulation override controls are enabled"/>
    </bitfield>
    <bitfield id="PERIPH_DPLL_EMU_MULT" width="11" begin="18" end="8" resetval="0x000" description="DPLL4 override multiplier factor (0 to 2047)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PERIPH_DPLL_EMU_DIV" width="7" begin="6" end="0" resetval="0x00" description="DPLL4 override divider factor (0 to 127)" range="" rwaccess="RW"/>
  </register>
</module>
