// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.348429,HLS_SYN_LAT=8,HLS_SYN_TPT=1,HLS_SYN_MEM=19,HLS_SYN_DSP=72,HLS_SYN_FF=3411,HLS_SYN_LUT=4699,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [255:0] x_V;
output  [15:0] y_0_V;
output   y_0_V_ap_vld;
output  [15:0] y_1_V;
output   y_1_V_ap_vld;
output  [15:0] y_2_V;
output   y_2_V_ap_vld;
output  [15:0] y_3_V;
output   y_3_V_ap_vld;
output  [15:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
reg    ap_block_pp0_stage0_11001;
reg   [255:0] x_V_preg;
reg   [255:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
reg  signed [15:0] p_Val2_7_reg_1410;
reg  signed [15:0] p_Val2_7_reg_1410_pp0_iter1_reg;
reg  signed [15:0] p_Val2_7_reg_1410_pp0_iter2_reg;
reg   [15:0] p_Val2_7_reg_1410_pp0_iter3_reg;
reg  signed [15:0] p_Val2_1_reg_1421;
reg  signed [15:0] p_Val2_1_reg_1421_pp0_iter1_reg;
reg  signed [15:0] p_Val2_1_reg_1421_pp0_iter2_reg;
reg  signed [15:0] p_Val2_1_reg_1421_pp0_iter3_reg;
reg  signed [15:0] p_Val2_s_reg_1429;
reg  signed [15:0] p_Val2_s_reg_1429_pp0_iter1_reg;
reg  signed [15:0] p_Val2_s_reg_1429_pp0_iter2_reg;
reg  signed [15:0] p_Val2_s_reg_1429_pp0_iter3_reg;
wire  signed [15:0] p_Val2_6_fu_396_p4;
reg   [15:0] p_Val2_6_reg_1439;
reg  signed [15:0] p_Val2_6_reg_1439_pp0_iter1_reg;
reg   [15:0] p_Val2_6_reg_1439_pp0_iter2_reg;
wire  signed [25:0] mul_ln1192_fu_1197_p2;
reg  signed [25:0] mul_ln1192_reg_1449;
reg  signed [15:0] p_Val2_13_reg_1454;
reg   [15:0] p_Val2_13_reg_1454_pp0_iter1_reg;
reg  signed [15:0] p_Val2_13_reg_1454_pp0_iter2_reg;
reg  signed [15:0] p_Val2_13_reg_1454_pp0_iter3_reg;
wire  signed [25:0] sext_ln1118_2_fu_426_p1;
reg  signed [25:0] sext_ln1118_2_reg_1466;
wire   [15:0] add_ln703_fu_429_p2;
reg   [15:0] add_ln703_reg_1471;
reg   [15:0] trunc_ln_reg_1476;
wire   [15:0] add_ln703_1_fu_452_p2;
reg   [15:0] add_ln703_1_reg_1481;
wire   [8:0] grp_operator_1_fu_233_ap_return;
reg   [8:0] p_Val2_s_20_reg_1486;
reg   [8:0] p_Val2_s_20_reg_1486_pp0_iter2_reg;
wire   [15:0] sub_ln703_1_fu_458_p2;
reg   [15:0] sub_ln703_1_reg_1491;
wire   [15:0] add_ln703_2_fu_462_p2;
reg   [15:0] add_ln703_2_reg_1496;
reg   [15:0] trunc_ln708_2_reg_1501;
wire  signed [31:0] r_V_12_fu_1218_p2;
reg  signed [31:0] r_V_12_reg_1506;
wire   [10:0] grp_operator_s_fu_296_ap_return;
reg   [10:0] p_Val2_25_reg_1511;
wire  signed [16:0] lhs_V_2_fu_482_p1;
reg  signed [16:0] lhs_V_2_reg_1516;
wire  signed [16:0] ret_V_37_fu_488_p2;
reg  signed [16:0] ret_V_37_reg_1521;
wire  signed [10:0] grp_operator_s_fu_303_ap_return;
reg  signed [10:0] p_s_reg_1526;
wire  signed [18:0] r_V_27_fu_1224_p2;
reg  signed [18:0] r_V_27_reg_1531;
wire   [38:0] r_V_13_fu_504_p2;
reg   [38:0] r_V_13_reg_1536;
wire  signed [35:0] r_V_15_fu_1230_p2;
reg  signed [35:0] r_V_15_reg_1541;
wire  signed [25:0] mul_ln728_1_fu_1236_p2;
reg  signed [25:0] mul_ln728_1_reg_1546;
wire  signed [23:0] r_V_18_fu_1241_p2;
reg  signed [23:0] r_V_18_reg_1551;
reg   [15:0] trunc_ln708_6_reg_1556;
wire  signed [27:0] grp_fu_1256_p3;
reg  signed [27:0] ret_V_23_reg_1561;
reg   [15:0] trunc_ln708_9_reg_1566;
wire  signed [24:0] ret_V_31_fu_1273_p2;
reg  signed [24:0] ret_V_31_reg_1571;
wire  signed [22:0] grp_fu_1279_p4;
reg  signed [22:0] ret_V_32_reg_1576;
wire   [10:0] grp_operator_s_fu_310_ap_return;
reg  signed [10:0] p_1_reg_1581;
wire   [10:0] grp_operator_s_fu_317_ap_return;
reg   [10:0] p_2_reg_1586;
wire  signed [24:0] grp_fu_1289_p3;
reg  signed [24:0] ret_V_9_reg_1591;
wire   [8:0] grp_operator_1_fu_254_ap_return;
reg  signed [8:0] p_Val2_14_reg_1596;
wire  signed [17:0] r_V_30_fu_622_p2;
reg  signed [17:0] r_V_30_reg_1601;
wire   [10:0] grp_operator_s_fu_331_ap_return;
reg   [10:0] p_Val2_16_reg_1607;
wire  signed [31:0] r_V_6_fu_1297_p2;
reg  signed [31:0] r_V_6_reg_1612;
wire  signed [31:0] r_V_8_fu_1303_p2;
reg  signed [31:0] r_V_8_reg_1617;
wire   [68:0] r_V_16_fu_637_p2;
reg  signed [68:0] r_V_16_reg_1622;
wire  signed [21:0] r_V_17_fu_1309_p2;
reg  signed [21:0] r_V_17_reg_1627;
reg   [15:0] trunc_ln708_4_reg_1632;
wire  signed [36:0] grp_fu_1324_p3;
reg  signed [36:0] ret_V_41_reg_1637;
reg   [15:0] trunc_ln708_7_reg_1642;
reg   [15:0] trunc_ln708_s_reg_1647;
reg   [15:0] trunc_ln708_1_reg_1652;
reg   [15:0] trunc_ln708_1_reg_1652_pp0_iter5_reg;
reg   [15:0] trunc_ln708_1_reg_1652_pp0_iter6_reg;
reg   [15:0] trunc_ln708_1_reg_1652_pp0_iter7_reg;
wire   [49:0] r_V_4_fu_811_p2;
reg   [49:0] r_V_4_reg_1657;
wire  signed [8:0] grp_operator_1_fu_261_ap_return;
reg  signed [8:0] p_8_reg_1662;
wire   [15:0] add_ln703_3_fu_817_p2;
reg   [15:0] add_ln703_3_reg_1667;
wire   [35:0] add_ln700_1_fu_842_p2;
reg   [35:0] add_ln700_1_reg_1672;
wire   [38:0] r_V_9_fu_851_p2;
reg   [38:0] r_V_9_reg_1677;
wire  signed [26:0] grp_fu_1375_p3;
reg  signed [26:0] ret_V_12_reg_1682;
wire   [52:0] r_V_19_fu_896_p2;
reg   [52:0] r_V_19_reg_1697;
wire   [17:0] r_V_20_fu_906_p2;
reg   [17:0] r_V_20_reg_1702;
wire   [19:0] r_V_22_fu_1383_p2;
reg   [19:0] r_V_22_reg_1707;
wire   [8:0] grp_operator_1_fu_275_ap_return;
reg   [8:0] p_7_reg_1712;
reg   [15:0] trunc_ln708_3_reg_1717;
wire   [52:0] mul_ln1192_2_fu_947_p2;
reg   [52:0] mul_ln1192_2_reg_1722;
wire   [10:0] grp_operator_s_fu_338_ap_return;
reg   [10:0] p_9_reg_1727;
wire   [55:0] sub_ln700_fu_972_p2;
reg   [55:0] sub_ln700_reg_1732;
wire   [75:0] grp_fu_878_p2;
reg   [75:0] mul_ln700_2_reg_1737;
wire   [10:0] grp_operator_s_fu_345_ap_return;
reg   [10:0] p_Val2_23_reg_1742;
wire   [68:0] mul_ln1192_6_fu_984_p2;
reg  signed [68:0] mul_ln1192_6_reg_1747;
wire   [17:0] r_V_21_fu_994_p2;
reg  signed [17:0] r_V_21_reg_1752;
wire  signed [39:0] r_V_24_fu_1398_p2;
reg  signed [39:0] r_V_24_reg_1757;
wire   [17:0] r_V_25_fu_1020_p2;
reg   [17:0] r_V_25_reg_1762;
wire   [62:0] mul_ln1192_3_fu_1032_p2;
reg   [62:0] mul_ln1192_3_reg_1767;
wire   [10:0] grp_operator_s_fu_352_ap_return;
reg   [10:0] p_3_reg_1772;
reg   [15:0] trunc_ln708_5_reg_1777;
reg   [15:0] trunc_ln708_5_reg_1777_pp0_iter7_reg;
wire   [52:0] mul_ln1192_10_fu_1095_p2;
reg   [52:0] mul_ln1192_10_reg_1792;
wire  signed [21:0] r_V_26_fu_1404_p2;
reg  signed [21:0] r_V_26_reg_1797;
wire   [72:0] mul_ln1192_4_fu_1111_p2;
reg   [72:0] mul_ln1192_4_reg_1802;
wire   [84:0] grp_fu_1083_p2;
reg   [84:0] mul_ln1192_7_reg_1807;
wire   [72:0] mul_ln1192_11_fu_1123_p2;
reg   [72:0] mul_ln1192_11_reg_1812;
reg    ap_block_pp0_stage0_subdone;
reg    grp_operator_1_fu_233_ap_start;
wire    grp_operator_1_fu_233_ap_done;
wire    grp_operator_1_fu_233_ap_idle;
wire    grp_operator_1_fu_233_ap_ready;
reg    grp_operator_1_fu_233_ap_ce;
wire   [15:0] grp_operator_1_fu_233_n_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call68;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call68;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call68;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call68;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call68;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call68;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call68;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call68;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call68;
reg    ap_block_pp0_stage0_11001_ignoreCallOp18;
wire    grp_operator_1_fu_240_ap_start;
wire    grp_operator_1_fu_240_ap_done;
wire    grp_operator_1_fu_240_ap_idle;
wire    grp_operator_1_fu_240_ap_ready;
reg    grp_operator_1_fu_240_ap_ce;
wire  signed [8:0] grp_operator_1_fu_240_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call27;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call27;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call27;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call27;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call27;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call27;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call27;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call27;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call27;
reg    ap_block_pp0_stage0_11001_ignoreCallOp42;
wire    grp_operator_1_fu_247_ap_start;
wire    grp_operator_1_fu_247_ap_done;
wire    grp_operator_1_fu_247_ap_idle;
wire    grp_operator_1_fu_247_ap_ready;
reg    grp_operator_1_fu_247_ap_ce;
wire  signed [8:0] grp_operator_1_fu_247_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call73;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call73;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call73;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call73;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call73;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call73;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call73;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call73;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call73;
reg    ap_block_pp0_stage0_11001_ignoreCallOp48;
wire    grp_operator_1_fu_254_ap_start;
wire    grp_operator_1_fu_254_ap_done;
wire    grp_operator_1_fu_254_ap_idle;
wire    grp_operator_1_fu_254_ap_ready;
reg    grp_operator_1_fu_254_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call83;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call83;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call83;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call83;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call83;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call83;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call83;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call83;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call83;
reg    ap_block_pp0_stage0_11001_ignoreCallOp50;
wire    grp_operator_1_fu_261_ap_start;
wire    grp_operator_1_fu_261_ap_done;
wire    grp_operator_1_fu_261_ap_idle;
wire    grp_operator_1_fu_261_ap_ready;
reg    grp_operator_1_fu_261_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call96;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call96;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call96;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call96;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call96;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call96;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call96;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call96;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call96;
reg    ap_block_pp0_stage0_11001_ignoreCallOp103;
wire    grp_operator_1_fu_268_ap_start;
wire    grp_operator_1_fu_268_ap_done;
wire    grp_operator_1_fu_268_ap_idle;
wire    grp_operator_1_fu_268_ap_ready;
reg    grp_operator_1_fu_268_ap_ce;
wire   [8:0] grp_operator_1_fu_268_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call186;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call186;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call186;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call186;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call186;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call186;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call186;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call186;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call186;
reg    ap_block_pp0_stage0_11001_ignoreCallOp125;
wire    grp_operator_1_fu_275_ap_start;
wire    grp_operator_1_fu_275_ap_done;
wire    grp_operator_1_fu_275_ap_idle;
wire    grp_operator_1_fu_275_ap_ready;
reg    grp_operator_1_fu_275_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call218;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call218;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call218;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call218;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call218;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call218;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call218;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call218;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call218;
reg    ap_block_pp0_stage0_11001_ignoreCallOp132;
wire    grp_operator_1_fu_282_ap_start;
wire    grp_operator_1_fu_282_ap_done;
wire    grp_operator_1_fu_282_ap_idle;
wire    grp_operator_1_fu_282_ap_ready;
reg    grp_operator_1_fu_282_ap_ce;
wire   [8:0] grp_operator_1_fu_282_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call201;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call201;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call201;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call201;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call201;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call201;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call201;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call201;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call201;
reg    ap_block_pp0_stage0_11001_ignoreCallOp191;
wire    grp_operator_1_fu_289_ap_start;
wire    grp_operator_1_fu_289_ap_done;
wire    grp_operator_1_fu_289_ap_idle;
wire    grp_operator_1_fu_289_ap_ready;
reg    grp_operator_1_fu_289_ap_ce;
wire   [8:0] grp_operator_1_fu_289_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call229;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call229;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call229;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call229;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call229;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call229;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call229;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call229;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call229;
reg    ap_block_pp0_stage0_11001_ignoreCallOp197;
reg    grp_operator_s_fu_296_ap_start;
wire    grp_operator_s_fu_296_ap_done;
wire    grp_operator_s_fu_296_ap_idle;
wire    grp_operator_s_fu_296_ap_ready;
reg    grp_operator_s_fu_296_ap_ce;
wire   [15:0] grp_operator_s_fu_296_n_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call168;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call168;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call168;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call168;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call168;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call168;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call168;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call168;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call168;
reg    ap_block_pp0_stage0_11001_ignoreCallOp20;
wire    grp_operator_s_fu_303_ap_start;
wire    grp_operator_s_fu_303_ap_done;
wire    grp_operator_s_fu_303_ap_idle;
wire    grp_operator_s_fu_303_ap_ready;
reg    grp_operator_s_fu_303_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call33;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call33;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call33;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call33;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call33;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call33;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call33;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call33;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call33;
reg    ap_block_pp0_stage0_11001_ignoreCallOp23;
wire    grp_operator_s_fu_310_ap_start;
wire    grp_operator_s_fu_310_ap_done;
wire    grp_operator_s_fu_310_ap_idle;
wire    grp_operator_s_fu_310_ap_ready;
reg    grp_operator_s_fu_310_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call48;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call48;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call48;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call48;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call48;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call48;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call48;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call48;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call48;
reg    ap_block_pp0_stage0_11001_ignoreCallOp46;
wire    grp_operator_s_fu_317_ap_start;
wire    grp_operator_s_fu_317_ap_done;
wire    grp_operator_s_fu_317_ap_idle;
wire    grp_operator_s_fu_317_ap_ready;
reg    grp_operator_s_fu_317_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call58;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call58;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call58;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call58;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call58;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call58;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call58;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call58;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call58;
reg    ap_block_pp0_stage0_11001_ignoreCallOp47;
wire    grp_operator_s_fu_324_ap_start;
wire    grp_operator_s_fu_324_ap_done;
wire    grp_operator_s_fu_324_ap_idle;
wire    grp_operator_s_fu_324_ap_ready;
reg    grp_operator_s_fu_324_ap_ce;
wire   [10:0] grp_operator_s_fu_324_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call78;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call78;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call78;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call78;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call78;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call78;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call78;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call78;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call78;
reg    ap_block_pp0_stage0_11001_ignoreCallOp49;
wire    grp_operator_s_fu_331_ap_start;
wire    grp_operator_s_fu_331_ap_done;
wire    grp_operator_s_fu_331_ap_idle;
wire    grp_operator_s_fu_331_ap_ready;
reg    grp_operator_s_fu_331_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call89;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call89;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call89;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call89;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call89;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call89;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call89;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call89;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call89;
reg    ap_block_pp0_stage0_11001_ignoreCallOp51;
wire    grp_operator_s_fu_338_ap_start;
wire    grp_operator_s_fu_338_ap_done;
wire    grp_operator_s_fu_338_ap_idle;
wire    grp_operator_s_fu_338_ap_ready;
reg    grp_operator_s_fu_338_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call101;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call101;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call101;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call101;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call101;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call101;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call101;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call101;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call101;
reg    ap_block_pp0_stage0_11001_ignoreCallOp164;
wire    grp_operator_s_fu_345_ap_start;
wire    grp_operator_s_fu_345_ap_done;
wire    grp_operator_s_fu_345_ap_idle;
wire    grp_operator_s_fu_345_ap_ready;
reg    grp_operator_s_fu_345_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call161;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call161;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call161;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call161;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call161;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call161;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call161;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call161;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call161;
reg    ap_block_pp0_stage0_11001_ignoreCallOp183;
wire    grp_operator_s_fu_352_ap_start;
wire    grp_operator_s_fu_352_ap_done;
wire    grp_operator_s_fu_352_ap_idle;
wire    grp_operator_s_fu_352_ap_ready;
reg    grp_operator_s_fu_352_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call106;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call106;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call106;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call106;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call106;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call106;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call106;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call106;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call106;
reg    ap_block_pp0_stage0_11001_ignoreCallOp206;
wire    grp_operator_s_fu_359_ap_start;
wire    grp_operator_s_fu_359_ap_done;
wire    grp_operator_s_fu_359_ap_idle;
wire    grp_operator_s_fu_359_ap_ready;
reg    grp_operator_s_fu_359_ap_ce;
wire   [10:0] grp_operator_s_fu_359_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call240;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call240;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call240;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call240;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call240;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call240;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call240;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call240;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call240;
reg    ap_block_pp0_stage0_11001_ignoreCallOp228;
reg    grp_operator_1_fu_240_ap_start_reg;
reg    grp_operator_1_fu_247_ap_start_reg;
reg    grp_operator_1_fu_254_ap_start_reg;
reg    grp_operator_1_fu_261_ap_start_reg;
reg    grp_operator_1_fu_268_ap_start_reg;
reg    grp_operator_1_fu_275_ap_start_reg;
reg    grp_operator_1_fu_282_ap_start_reg;
reg    grp_operator_1_fu_289_ap_start_reg;
reg    grp_operator_s_fu_303_ap_start_reg;
reg    grp_operator_s_fu_310_ap_start_reg;
reg    grp_operator_s_fu_317_ap_start_reg;
reg    grp_operator_s_fu_324_ap_start_reg;
reg    grp_operator_s_fu_331_ap_start_reg;
reg    grp_operator_s_fu_338_ap_start_reg;
reg    grp_operator_s_fu_345_ap_start_reg;
reg    grp_operator_s_fu_352_ap_start_reg;
reg    grp_operator_s_fu_359_ap_start_reg;
reg    ap_block_pp0_stage0_01001;
wire  signed [25:0] grp_fu_1203_p3;
(* use_dsp48 = "no" *) wire   [25:0] ret_V_33_fu_433_p2;
wire   [15:0] sub_ln703_fu_448_p2;
wire  signed [25:0] r_V_31_fu_1211_p2;
wire  signed [16:0] rhs_V_2_fu_485_p1;
wire  signed [31:0] r_V_13_fu_504_p1;
wire  signed [17:0] lhs_V_3_fu_510_p1;
wire   [17:0] ret_V_14_fu_514_p2;
wire  signed [11:0] sext_ln703_4_fu_524_p1;
wire   [11:0] ret_V_19_fu_527_p2;
wire  signed [25:0] grp_fu_1247_p3;
wire  signed [25:0] grp_fu_1264_p3;
wire  signed [16:0] r_V_fu_561_p1;
wire   [16:0] r_V_29_fu_577_p2;
wire  signed [16:0] sext_ln703_1_fu_583_p1;
wire   [16:0] ret_V_35_fu_586_p2;
wire  signed [16:0] ret_V_fu_592_p2;
wire  signed [20:0] tmp_2_fu_606_p3;
wire  signed [8:0] sext_ln1116_1_fu_618_p0;
wire  signed [8:0] r_V_30_fu_622_p0;
wire  signed [17:0] sext_ln1116_1_fu_618_p1;
wire  signed [8:0] r_V_30_fu_622_p1;
wire  signed [35:0] r_V_16_fu_637_p0;
wire  signed [38:0] r_V_16_fu_637_p1;
wire  signed [16:0] rhs_V_3_fu_628_p1;
wire   [16:0] ret_V_38_fu_643_p2;
wire  signed [17:0] lhs_V_4_fu_648_p1;
wire   [17:0] ret_V_16_fu_652_p2;
wire  signed [25:0] grp_fu_1315_p3;
wire  signed [35:0] lhs_V_6_fu_681_p3;
wire  signed [35:0] mul_ln700_3_fu_1332_p2;
wire   [35:0] rhs_V_5_fu_698_p3;
(* use_dsp48 = "no" *) wire   [35:0] ret_V_43_fu_705_p2;
wire  signed [25:0] grp_fu_1339_p4;
wire  signed [34:0] lhs_V_fu_744_p3;
wire  signed [21:0] r_V_28_fu_1361_p2;
wire   [31:0] tmp_1_fu_758_p3;
wire  signed [35:0] grp_fu_1350_p4;
wire  signed [35:0] rhs_V_fu_765_p1;
(* use_dsp48 = "no" *) wire   [35:0] ret_V_34_fu_769_p2;
wire   [20:0] tmp_3_fu_787_p3;
wire  signed [21:0] sext_ln1118_7_fu_784_p1;
wire  signed [21:0] sext_ln1193_4_fu_794_p1;
wire   [21:0] ret_V_10_fu_798_p2;
wire  signed [21:0] r_V_4_fu_811_p0;
wire  signed [24:0] r_V_4_fu_811_p1;
wire  signed [31:0] mul_ln700_6_fu_825_p1;
wire  signed [21:0] mul_ln728_fu_1368_p2;
wire   [31:0] rhs_V_1_fu_831_p3;
wire   [35:0] mul_ln700_6_fu_825_p2;
wire  signed [35:0] sext_ln700_13_fu_838_p1;
wire  signed [31:0] r_V_9_fu_851_p1;
wire  signed [25:0] lhs_V_1_fu_861_p3;
(* use_dsp48 = "no" *) wire   [36:0] ret_V_21_fu_884_p2;
wire  signed [17:0] r_V_19_fu_896_p0;
wire  signed [36:0] r_V_19_fu_896_p1;
wire  signed [8:0] r_V_20_fu_906_p0;
wire  signed [17:0] sext_ln1116_8_fu_902_p1;
wire  signed [8:0] r_V_20_fu_906_p1;
wire  signed [9:0] sext_ln1192_14_fu_912_p1;
wire   [9:0] ret_V_26_fu_915_p2;
wire  signed [25:0] grp_fu_1389_p3;
wire  signed [8:0] mul_ln1192_2_fu_947_p0;
wire  signed [46:0] mul_ln1192_2_fu_947_p1;
wire  signed [26:0] mul_ln700_1_fu_959_p0;
wire  signed [38:0] mul_ln700_1_fu_959_p1;
wire   [55:0] shl_ln_fu_965_p3;
wire   [55:0] mul_ln700_1_fu_959_p2;
wire  signed [17:0] mul_ln1192_6_fu_984_p0;
wire  signed [52:0] mul_ln1192_6_fu_984_p1;
wire  signed [8:0] r_V_21_fu_994_p0;
wire  signed [17:0] sext_ln1116_9_fu_990_p1;
wire  signed [8:0] r_V_21_fu_994_p1;
wire  signed [8:0] r_V_23_fu_1003_p0;
wire  signed [17:0] sext_ln1116_10_fu_1000_p1;
wire  signed [8:0] r_V_23_fu_1003_p1;
wire  signed [17:0] r_V_23_fu_1003_p2;
wire  signed [8:0] r_V_25_fu_1020_p0;
wire  signed [17:0] sext_ln1116_11_fu_1016_p1;
wire  signed [8:0] r_V_25_fu_1020_p1;
wire  signed [10:0] mul_ln1192_3_fu_1032_p0;
wire  signed [52:0] mul_ln1192_3_fu_1032_p1;
wire   [75:0] shl_ln700_1_fu_1038_p3;
wire   [70:0] tmp_7_fu_1050_p3;
wire   [75:0] sub_ln700_1_fu_1045_p2;
wire  signed [75:0] rhs_V_4_fu_1057_p1;
wire   [75:0] ret_V_40_fu_1061_p2;
wire  signed [17:0] mul_ln1192_10_fu_1095_p0;
wire  signed [37:0] mul_ln1192_10_fu_1095_p1;
wire  signed [10:0] mul_ln1192_4_fu_1111_p0;
wire  signed [62:0] mul_ln1192_4_fu_1111_p1;
wire  signed [21:0] mul_ln1192_11_fu_1123_p0;
wire  signed [52:0] mul_ln1192_11_fu_1123_p1;
wire   [72:0] ret_V_36_fu_1129_p2;
wire   [12:0] tmp_fu_1134_p4;
wire  signed [90:0] sext_ln1192_13_fu_1149_p1;
wire   [90:0] ret_V_44_fu_1152_p2;
wire   [10:0] tmp_8_fu_1158_p4;
wire  signed [80:0] sext_ln1192_20_fu_1173_p1;
wire   [80:0] ret_V_48_fu_1176_p2;
wire   [10:0] tmp_9_fu_1182_p4;
wire   [10:0] mul_ln1192_fu_1197_p0;
wire  signed [10:0] grp_fu_1203_p0;
wire  signed [15:0] grp_fu_1203_p1;
wire   [9:0] r_V_31_fu_1211_p0;
wire  signed [15:0] r_V_31_fu_1211_p1;
wire  signed [15:0] r_V_12_fu_1218_p0;
wire  signed [31:0] r_V_11_fu_476_p1;
wire  signed [15:0] r_V_12_fu_1218_p1;
wire   [7:0] r_V_27_fu_1224_p0;
wire  signed [17:0] r_V_15_fu_1230_p0;
wire  signed [35:0] r_V_14_fu_520_p1;
wire  signed [17:0] r_V_15_fu_1230_p1;
wire  signed [10:0] mul_ln728_1_fu_1236_p0;
wire  signed [15:0] mul_ln728_1_fu_1236_p1;
wire  signed [11:0] r_V_18_fu_1241_p0;
wire  signed [23:0] sext_ln1116_7_fu_533_p1;
wire  signed [11:0] r_V_18_fu_1241_p1;
wire   [12:0] grp_fu_1247_p0;
wire  signed [15:0] grp_fu_1247_p1;
wire  signed [25:0] sext_ln1116_3_fu_498_p1;
wire   [20:0] grp_fu_1247_p2;
wire   [12:0] grp_fu_1256_p0;
wire   [23:0] grp_fu_1256_p2;
wire   [12:0] grp_fu_1264_p0;
wire  signed [15:0] grp_fu_1264_p1;
wire   [18:0] grp_fu_1264_p2;
wire   [8:0] ret_V_31_fu_1273_p0;
wire  signed [15:0] grp_fu_1279_p0;
wire   [7:0] grp_fu_1279_p2;
wire  signed [15:0] r_V_6_fu_1297_p0;
wire  signed [31:0] r_V_5_fu_558_p1;
wire  signed [15:0] r_V_6_fu_1297_p1;
wire  signed [15:0] r_V_8_fu_1303_p0;
wire  signed [31:0] r_V_7_fu_574_p1;
wire  signed [15:0] r_V_8_fu_1303_p1;
wire  signed [10:0] r_V_17_fu_1309_p0;
wire  signed [21:0] sext_ln1118_4_fu_568_p1;
wire  signed [10:0] r_V_17_fu_1309_p1;
wire  signed [17:0] grp_fu_1315_p0;
wire  signed [25:0] sext_ln1118_15_fu_658_p1;
wire  signed [17:0] grp_fu_1315_p1;
wire   [25:0] grp_fu_1315_p2;
wire  signed [10:0] grp_fu_1324_p0;
wire  signed [15:0] grp_fu_1339_p0;
wire  signed [15:0] grp_fu_1339_p1;
wire   [9:0] grp_fu_1339_p2;
wire   [19:0] grp_fu_1339_p3;
wire  signed [21:0] grp_fu_1350_p0;
wire  signed [10:0] r_V_28_fu_1361_p0;
wire  signed [21:0] sext_ln1116_fu_755_p1;
wire  signed [10:0] r_V_28_fu_1361_p1;
wire   [6:0] mul_ln728_fu_1368_p0;
wire   [9:0] r_V_22_fu_1383_p0;
wire   [19:0] zext_ln1118_fu_921_p1;
wire   [9:0] r_V_22_fu_1383_p1;
wire   [13:0] grp_fu_1389_p0;
wire   [25:0] grp_fu_1389_p2;
wire   [19:0] r_V_24_fu_1398_p1;
wire  signed [10:0] r_V_26_fu_1404_p0;
wire  signed [21:0] sext_ln1116_12_fu_1101_p1;
wire  signed [10:0] r_V_26_fu_1404_p1;
reg    grp_fu_878_ce;
reg    grp_fu_1083_ce;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to7;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [39:0] r_V_24_fu_1398_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 x_V_preg = 256'd0;
#0 x_V_ap_vld_preg = 1'b0;
#0 grp_operator_1_fu_240_ap_start_reg = 1'b0;
#0 grp_operator_1_fu_247_ap_start_reg = 1'b0;
#0 grp_operator_1_fu_254_ap_start_reg = 1'b0;
#0 grp_operator_1_fu_261_ap_start_reg = 1'b0;
#0 grp_operator_1_fu_268_ap_start_reg = 1'b0;
#0 grp_operator_1_fu_275_ap_start_reg = 1'b0;
#0 grp_operator_1_fu_282_ap_start_reg = 1'b0;
#0 grp_operator_1_fu_289_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_303_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_310_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_317_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_324_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_331_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_338_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_345_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_352_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_359_ap_start_reg = 1'b0;
end

operator_1 grp_operator_1_fu_233(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_fu_233_ap_start),
    .ap_done(grp_operator_1_fu_233_ap_done),
    .ap_idle(grp_operator_1_fu_233_ap_idle),
    .ap_ready(grp_operator_1_fu_233_ap_ready),
    .ap_ce(grp_operator_1_fu_233_ap_ce),
    .n_V(grp_operator_1_fu_233_n_V),
    .ap_return(grp_operator_1_fu_233_ap_return)
);

operator_1 grp_operator_1_fu_240(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_fu_240_ap_start),
    .ap_done(grp_operator_1_fu_240_ap_done),
    .ap_idle(grp_operator_1_fu_240_ap_idle),
    .ap_ready(grp_operator_1_fu_240_ap_ready),
    .ap_ce(grp_operator_1_fu_240_ap_ce),
    .n_V(add_ln703_reg_1471),
    .ap_return(grp_operator_1_fu_240_ap_return)
);

operator_1 grp_operator_1_fu_247(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_fu_247_ap_start),
    .ap_done(grp_operator_1_fu_247_ap_done),
    .ap_idle(grp_operator_1_fu_247_ap_idle),
    .ap_ready(grp_operator_1_fu_247_ap_ready),
    .ap_ce(grp_operator_1_fu_247_ap_ce),
    .n_V(sub_ln703_1_reg_1491),
    .ap_return(grp_operator_1_fu_247_ap_return)
);

operator_1 grp_operator_1_fu_254(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_fu_254_ap_start),
    .ap_done(grp_operator_1_fu_254_ap_done),
    .ap_idle(grp_operator_1_fu_254_ap_idle),
    .ap_ready(grp_operator_1_fu_254_ap_ready),
    .ap_ce(grp_operator_1_fu_254_ap_ce),
    .n_V(p_Val2_13_reg_1454_pp0_iter1_reg),
    .ap_return(grp_operator_1_fu_254_ap_return)
);

operator_1 grp_operator_1_fu_261(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_fu_261_ap_start),
    .ap_done(grp_operator_1_fu_261_ap_done),
    .ap_idle(grp_operator_1_fu_261_ap_idle),
    .ap_ready(grp_operator_1_fu_261_ap_ready),
    .ap_ce(grp_operator_1_fu_261_ap_ce),
    .n_V(p_Val2_6_reg_1439_pp0_iter2_reg),
    .ap_return(grp_operator_1_fu_261_ap_return)
);

operator_1 grp_operator_1_fu_268(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_fu_268_ap_start),
    .ap_done(grp_operator_1_fu_268_ap_done),
    .ap_idle(grp_operator_1_fu_268_ap_idle),
    .ap_ready(grp_operator_1_fu_268_ap_ready),
    .ap_ce(grp_operator_1_fu_268_ap_ce),
    .n_V(trunc_ln708_6_reg_1556),
    .ap_return(grp_operator_1_fu_268_ap_return)
);

operator_1 grp_operator_1_fu_275(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_fu_275_ap_start),
    .ap_done(grp_operator_1_fu_275_ap_done),
    .ap_idle(grp_operator_1_fu_275_ap_idle),
    .ap_ready(grp_operator_1_fu_275_ap_ready),
    .ap_ce(grp_operator_1_fu_275_ap_ce),
    .n_V(trunc_ln708_9_reg_1566),
    .ap_return(grp_operator_1_fu_275_ap_return)
);

operator_1 grp_operator_1_fu_282(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_fu_282_ap_start),
    .ap_done(grp_operator_1_fu_282_ap_done),
    .ap_idle(grp_operator_1_fu_282_ap_idle),
    .ap_ready(grp_operator_1_fu_282_ap_ready),
    .ap_ce(grp_operator_1_fu_282_ap_ce),
    .n_V(trunc_ln708_7_reg_1642),
    .ap_return(grp_operator_1_fu_282_ap_return)
);

operator_1 grp_operator_1_fu_289(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_fu_289_ap_start),
    .ap_done(grp_operator_1_fu_289_ap_done),
    .ap_idle(grp_operator_1_fu_289_ap_idle),
    .ap_ready(grp_operator_1_fu_289_ap_ready),
    .ap_ce(grp_operator_1_fu_289_ap_ce),
    .n_V(trunc_ln708_s_reg_1647),
    .ap_return(grp_operator_1_fu_289_ap_return)
);

operator_s grp_operator_s_fu_296(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_296_ap_start),
    .ap_done(grp_operator_s_fu_296_ap_done),
    .ap_idle(grp_operator_s_fu_296_ap_idle),
    .ap_ready(grp_operator_s_fu_296_ap_ready),
    .ap_ce(grp_operator_s_fu_296_ap_ce),
    .n_V(grp_operator_s_fu_296_n_V),
    .ap_return(grp_operator_s_fu_296_ap_return)
);

operator_s grp_operator_s_fu_303(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_303_ap_start),
    .ap_done(grp_operator_s_fu_303_ap_done),
    .ap_idle(grp_operator_s_fu_303_ap_idle),
    .ap_ready(grp_operator_s_fu_303_ap_ready),
    .ap_ce(grp_operator_s_fu_303_ap_ce),
    .n_V(p_Val2_6_reg_1439),
    .ap_return(grp_operator_s_fu_303_ap_return)
);

operator_s grp_operator_s_fu_310(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_310_ap_start),
    .ap_done(grp_operator_s_fu_310_ap_done),
    .ap_idle(grp_operator_s_fu_310_ap_idle),
    .ap_ready(grp_operator_s_fu_310_ap_ready),
    .ap_ce(grp_operator_s_fu_310_ap_ce),
    .n_V(trunc_ln_reg_1476),
    .ap_return(grp_operator_s_fu_310_ap_return)
);

operator_s grp_operator_s_fu_317(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_317_ap_start),
    .ap_done(grp_operator_s_fu_317_ap_done),
    .ap_idle(grp_operator_s_fu_317_ap_idle),
    .ap_ready(grp_operator_s_fu_317_ap_ready),
    .ap_ce(grp_operator_s_fu_317_ap_ce),
    .n_V(add_ln703_1_reg_1481),
    .ap_return(grp_operator_s_fu_317_ap_return)
);

operator_s grp_operator_s_fu_324(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_324_ap_start),
    .ap_done(grp_operator_s_fu_324_ap_done),
    .ap_idle(grp_operator_s_fu_324_ap_idle),
    .ap_ready(grp_operator_s_fu_324_ap_ready),
    .ap_ce(grp_operator_s_fu_324_ap_ce),
    .n_V(add_ln703_2_reg_1496),
    .ap_return(grp_operator_s_fu_324_ap_return)
);

operator_s grp_operator_s_fu_331(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_331_ap_start),
    .ap_done(grp_operator_s_fu_331_ap_done),
    .ap_idle(grp_operator_s_fu_331_ap_idle),
    .ap_ready(grp_operator_s_fu_331_ap_ready),
    .ap_ce(grp_operator_s_fu_331_ap_ce),
    .n_V(trunc_ln708_2_reg_1501),
    .ap_return(grp_operator_s_fu_331_ap_return)
);

operator_s grp_operator_s_fu_338(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_338_ap_start),
    .ap_done(grp_operator_s_fu_338_ap_done),
    .ap_idle(grp_operator_s_fu_338_ap_idle),
    .ap_ready(grp_operator_s_fu_338_ap_ready),
    .ap_ce(grp_operator_s_fu_338_ap_ce),
    .n_V(p_Val2_7_reg_1410_pp0_iter3_reg),
    .ap_return(grp_operator_s_fu_338_ap_return)
);

operator_s grp_operator_s_fu_345(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_345_ap_start),
    .ap_done(grp_operator_s_fu_345_ap_done),
    .ap_idle(grp_operator_s_fu_345_ap_idle),
    .ap_ready(grp_operator_s_fu_345_ap_ready),
    .ap_ce(grp_operator_s_fu_345_ap_ce),
    .n_V(trunc_ln708_4_reg_1632),
    .ap_return(grp_operator_s_fu_345_ap_return)
);

operator_s grp_operator_s_fu_352(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_352_ap_start),
    .ap_done(grp_operator_s_fu_352_ap_done),
    .ap_idle(grp_operator_s_fu_352_ap_idle),
    .ap_ready(grp_operator_s_fu_352_ap_ready),
    .ap_ce(grp_operator_s_fu_352_ap_ce),
    .n_V(add_ln703_3_reg_1667),
    .ap_return(grp_operator_s_fu_352_ap_return)
);

operator_s grp_operator_s_fu_359(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_359_ap_start),
    .ap_done(grp_operator_s_fu_359_ap_done),
    .ap_idle(grp_operator_s_fu_359_ap_idle),
    .ap_ready(grp_operator_s_fu_359_ap_ready),
    .ap_ce(grp_operator_s_fu_359_ap_ce),
    .n_V(trunc_ln708_3_reg_1717),
    .ap_return(grp_operator_s_fu_359_ap_return)
);

myproject_mul_22s_69s_76_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 69 ),
    .dout_WIDTH( 76 ))
myproject_mul_22s_69s_76_2_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_17_reg_1627),
    .din1(r_V_16_reg_1622),
    .ce(grp_fu_878_ce),
    .dout(grp_fu_878_p2)
);

myproject_mul_18s_69s_85_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 69 ),
    .dout_WIDTH( 85 ))
myproject_mul_18s_69s_85_2_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_21_reg_1752),
    .din1(mul_ln1192_6_reg_1747),
    .ce(grp_fu_1083_ce),
    .dout(grp_fu_1083_p2)
);

myproject_mul_mul_11ns_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_11ns_16s_26_1_1_U7(
    .din0(mul_ln1192_fu_1197_p0),
    .din1(p_Val2_6_fu_396_p4),
    .dout(mul_ln1192_fu_1197_p2)
);

myproject_mac_muladd_11s_16s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_11s_16s_26s_26_1_1_U8(
    .din0(grp_fu_1203_p0),
    .din1(grp_fu_1203_p1),
    .din2(mul_ln1192_reg_1449),
    .dout(grp_fu_1203_p3)
);

myproject_mul_mul_10ns_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_10ns_16s_26_1_1_U9(
    .din0(r_V_31_fu_1211_p0),
    .din1(r_V_31_fu_1211_p1),
    .dout(r_V_31_fu_1211_p2)
);

myproject_mul_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_16s_16s_32_1_1_U10(
    .din0(r_V_12_fu_1218_p0),
    .din1(r_V_12_fu_1218_p1),
    .dout(r_V_12_fu_1218_p2)
);

myproject_mul_mul_8ns_11s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
myproject_mul_mul_8ns_11s_19_1_1_U11(
    .din0(r_V_27_fu_1224_p0),
    .din1(grp_operator_s_fu_303_ap_return),
    .dout(r_V_27_fu_1224_p2)
);

myproject_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
myproject_mul_mul_18s_18s_36_1_1_U12(
    .din0(r_V_15_fu_1230_p0),
    .din1(r_V_15_fu_1230_p1),
    .dout(r_V_15_fu_1230_p2)
);

myproject_mul_mul_11s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_11s_16s_26_1_1_U13(
    .din0(mul_ln728_1_fu_1236_p0),
    .din1(mul_ln728_1_fu_1236_p1),
    .dout(mul_ln728_1_fu_1236_p2)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U14(
    .din0(r_V_18_fu_1241_p0),
    .din1(r_V_18_fu_1241_p1),
    .dout(r_V_18_fu_1241_p2)
);

myproject_mac_muladd_13ns_16s_21ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_13ns_16s_21ns_26_1_1_U15(
    .din0(grp_fu_1247_p0),
    .din1(grp_fu_1247_p1),
    .din2(grp_fu_1247_p2),
    .dout(grp_fu_1247_p3)
);

myproject_mac_muladd_13ns_16s_24ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_13ns_16s_24ns_28_1_1_U16(
    .din0(grp_fu_1256_p0),
    .din1(p_Val2_7_reg_1410_pp0_iter1_reg),
    .din2(grp_fu_1256_p2),
    .dout(grp_fu_1256_p3)
);

myproject_mac_muladd_13ns_16s_19ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_13ns_16s_19ns_26_1_1_U17(
    .din0(grp_fu_1264_p0),
    .din1(grp_fu_1264_p1),
    .din2(grp_fu_1264_p2),
    .dout(grp_fu_1264_p3)
);

myproject_mul_mul_9ns_17s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 25 ))
myproject_mul_mul_9ns_17s_25_1_1_U18(
    .din0(ret_V_31_fu_1273_p0),
    .din1(ret_V_37_reg_1521),
    .dout(ret_V_31_fu_1273_p2)
);

myproject_ama_submuladd_16s_9s_8ns_19s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 19 ),
    .dout_WIDTH( 23 ))
myproject_ama_submuladd_16s_9s_8ns_19s_23_1_1_U19(
    .din0(grp_fu_1279_p0),
    .din1(grp_operator_1_fu_240_ap_return),
    .din2(grp_fu_1279_p2),
    .din3(r_V_27_reg_1531),
    .dout(grp_fu_1279_p4)
);

myproject_mac_mul_sub_9s_17s_21s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 17 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 25 ))
myproject_mac_mul_sub_9s_17s_21s_25_1_1_U20(
    .din0(grp_operator_1_fu_247_ap_return),
    .din1(ret_V_fu_592_p2),
    .din2(tmp_2_fu_606_p3),
    .dout(grp_fu_1289_p3)
);

myproject_mul_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_16s_16s_32_1_1_U21(
    .din0(r_V_6_fu_1297_p0),
    .din1(r_V_6_fu_1297_p1),
    .dout(r_V_6_fu_1297_p2)
);

myproject_mul_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_16s_16s_32_1_1_U22(
    .din0(r_V_8_fu_1303_p0),
    .din1(r_V_8_fu_1303_p1),
    .dout(r_V_8_fu_1303_p2)
);

myproject_mul_mul_11s_11s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_11s_11s_22_1_1_U23(
    .din0(r_V_17_fu_1309_p0),
    .din1(r_V_17_fu_1309_p1),
    .dout(r_V_17_fu_1309_p2)
);

myproject_mac_mulsub_18s_18s_26ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_mulsub_18s_18s_26ns_26_1_1_U24(
    .din0(grp_fu_1315_p0),
    .din1(grp_fu_1315_p1),
    .din2(grp_fu_1315_p2),
    .dout(grp_fu_1315_p3)
);

myproject_mac_muladd_11s_24s_36s_37_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 36 ),
    .dout_WIDTH( 37 ))
myproject_mac_muladd_11s_24s_36s_37_1_1_U25(
    .din0(grp_fu_1324_p0),
    .din1(r_V_18_reg_1551),
    .din2(lhs_V_6_fu_681_p3),
    .dout(grp_fu_1324_p3)
);

myproject_mul_mul_16s_28s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 36 ))
myproject_mul_mul_16s_28s_36_1_1_U26(
    .din0(p_Val2_7_reg_1410_pp0_iter2_reg),
    .din1(ret_V_23_reg_1561),
    .dout(mul_ln700_3_fu_1332_p2)
);

myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 20 ),
    .dout_WIDTH( 26 ))
myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_U27(
    .din0(grp_fu_1339_p0),
    .din1(grp_fu_1339_p1),
    .din2(grp_fu_1339_p2),
    .din3(grp_fu_1339_p3),
    .dout(grp_fu_1339_p4)
);

myproject_ama_addmuladd_22s_23s_11s_35s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 23 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 35 ),
    .dout_WIDTH( 36 ))
myproject_ama_addmuladd_22s_23s_11s_35s_36_1_1_U28(
    .din0(grp_fu_1350_p0),
    .din1(ret_V_32_reg_1576),
    .din2(p_1_reg_1581),
    .din3(lhs_V_fu_744_p3),
    .dout(grp_fu_1350_p4)
);

myproject_mul_mul_11s_11s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_11s_11s_22_1_1_U29(
    .din0(r_V_28_fu_1361_p0),
    .din1(r_V_28_fu_1361_p1),
    .dout(r_V_28_fu_1361_p2)
);

myproject_mul_mul_7ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_7ns_16s_22_1_1_U30(
    .din0(mul_ln728_fu_1368_p0),
    .din1(p_Val2_s_reg_1429_pp0_iter3_reg),
    .dout(mul_ln728_fu_1368_p2)
);

myproject_mac_muladd_16s_9s_26s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
myproject_mac_muladd_16s_9s_26s_27_1_1_U31(
    .din0(p_Val2_1_reg_1421_pp0_iter3_reg),
    .din1(grp_operator_1_fu_261_ap_return),
    .din2(lhs_V_1_fu_861_p3),
    .dout(grp_fu_1375_p3)
);

myproject_mul_mul_10ns_10ns_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 20 ))
myproject_mul_mul_10ns_10ns_20_1_1_U32(
    .din0(r_V_22_fu_1383_p0),
    .din1(r_V_22_fu_1383_p1),
    .dout(r_V_22_fu_1383_p2)
);

myproject_mac_muladd_14ns_16s_26ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_14ns_16s_26ns_26_1_1_U33(
    .din0(grp_fu_1389_p0),
    .din1(p_Val2_7_reg_1410_pp0_iter3_reg),
    .din2(grp_fu_1389_p2),
    .dout(grp_fu_1389_p3)
);

myproject_mul_mul_18s_20ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 40 ))
myproject_mul_mul_18s_20ns_40_1_1_U34(
    .din0(r_V_23_fu_1003_p2),
    .din1(r_V_24_fu_1398_p1),
    .dout(r_V_24_fu_1398_p2)
);

myproject_mul_mul_11s_11s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_11s_11s_22_1_1_U35(
    .din0(r_V_26_fu_1404_p0),
    .din1(r_V_26_fu_1404_p1),
    .dout(r_V_26_fu_1404_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_fu_240_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_1_fu_240_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_fu_240_ap_ready == 1'b1)) begin
            grp_operator_1_fu_240_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_fu_247_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_1_fu_247_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_fu_247_ap_ready == 1'b1)) begin
            grp_operator_1_fu_247_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_fu_254_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_1_fu_254_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_fu_254_ap_ready == 1'b1)) begin
            grp_operator_1_fu_254_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_fu_261_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_operator_1_fu_261_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_fu_261_ap_ready == 1'b1)) begin
            grp_operator_1_fu_261_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_fu_268_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_operator_1_fu_268_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_fu_268_ap_ready == 1'b1)) begin
            grp_operator_1_fu_268_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_fu_275_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_operator_1_fu_275_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_fu_275_ap_ready == 1'b1)) begin
            grp_operator_1_fu_275_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_fu_282_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            grp_operator_1_fu_282_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_fu_282_ap_ready == 1'b1)) begin
            grp_operator_1_fu_282_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_fu_289_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            grp_operator_1_fu_289_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_fu_289_ap_ready == 1'b1)) begin
            grp_operator_1_fu_289_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_303_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_s_fu_303_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_303_ap_ready == 1'b1)) begin
            grp_operator_s_fu_303_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_310_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_s_fu_310_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_310_ap_ready == 1'b1)) begin
            grp_operator_s_fu_310_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_317_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_s_fu_317_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_317_ap_ready == 1'b1)) begin
            grp_operator_s_fu_317_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_324_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_s_fu_324_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_324_ap_ready == 1'b1)) begin
            grp_operator_s_fu_324_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_331_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_s_fu_331_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_331_ap_ready == 1'b1)) begin
            grp_operator_s_fu_331_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_338_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            grp_operator_s_fu_338_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_338_ap_ready == 1'b1)) begin
            grp_operator_s_fu_338_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_345_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            grp_operator_s_fu_345_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_345_ap_ready == 1'b1)) begin
            grp_operator_s_fu_345_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_352_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_operator_s_fu_352_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_352_ap_ready == 1'b1)) begin
            grp_operator_s_fu_352_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_359_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_operator_s_fu_359_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_359_ap_ready == 1'b1)) begin
            grp_operator_s_fu_359_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 256'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln700_1_reg_1672 <= add_ln700_1_fu_842_p2;
        add_ln703_3_reg_1667 <= add_ln703_3_fu_817_p2;
        lhs_V_2_reg_1516 <= lhs_V_2_fu_482_p1;
        mul_ln1192_10_reg_1792 <= mul_ln1192_10_fu_1095_p2;
        mul_ln1192_11_reg_1812 <= mul_ln1192_11_fu_1123_p2;
        mul_ln1192_2_reg_1722 <= mul_ln1192_2_fu_947_p2;
        mul_ln1192_3_reg_1767 <= mul_ln1192_3_fu_1032_p2;
        mul_ln1192_4_reg_1802 <= mul_ln1192_4_fu_1111_p2;
        mul_ln1192_6_reg_1747 <= mul_ln1192_6_fu_984_p2;
        mul_ln1192_7_reg_1807 <= grp_fu_1083_p2;
        mul_ln700_2_reg_1737 <= grp_fu_878_p2;
        mul_ln728_1_reg_1546 <= mul_ln728_1_fu_1236_p2;
        p_1_reg_1581 <= grp_operator_s_fu_310_ap_return;
        p_2_reg_1586 <= grp_operator_s_fu_317_ap_return;
        p_3_reg_1772 <= grp_operator_s_fu_352_ap_return;
        p_7_reg_1712 <= grp_operator_1_fu_275_ap_return;
        p_8_reg_1662 <= grp_operator_1_fu_261_ap_return;
        p_9_reg_1727 <= grp_operator_s_fu_338_ap_return;
        p_Val2_13_reg_1454_pp0_iter2_reg <= p_Val2_13_reg_1454_pp0_iter1_reg;
        p_Val2_13_reg_1454_pp0_iter3_reg <= p_Val2_13_reg_1454_pp0_iter2_reg;
        p_Val2_14_reg_1596 <= grp_operator_1_fu_254_ap_return;
        p_Val2_16_reg_1607 <= grp_operator_s_fu_331_ap_return;
        p_Val2_1_reg_1421_pp0_iter2_reg <= p_Val2_1_reg_1421_pp0_iter1_reg;
        p_Val2_1_reg_1421_pp0_iter3_reg <= p_Val2_1_reg_1421_pp0_iter2_reg;
        p_Val2_23_reg_1742 <= grp_operator_s_fu_345_ap_return;
        p_Val2_6_reg_1439_pp0_iter2_reg <= p_Val2_6_reg_1439_pp0_iter1_reg;
        p_Val2_7_reg_1410_pp0_iter2_reg <= p_Val2_7_reg_1410_pp0_iter1_reg;
        p_Val2_7_reg_1410_pp0_iter3_reg <= p_Val2_7_reg_1410_pp0_iter2_reg;
        p_Val2_s_20_reg_1486_pp0_iter2_reg <= p_Val2_s_20_reg_1486;
        p_Val2_s_reg_1429_pp0_iter2_reg <= p_Val2_s_reg_1429_pp0_iter1_reg;
        p_Val2_s_reg_1429_pp0_iter3_reg <= p_Val2_s_reg_1429_pp0_iter2_reg;
        p_s_reg_1526 <= grp_operator_s_fu_303_ap_return;
        r_V_13_reg_1536 <= r_V_13_fu_504_p2;
        r_V_15_reg_1541 <= r_V_15_fu_1230_p2;
        r_V_16_reg_1622 <= r_V_16_fu_637_p2;
        r_V_17_reg_1627 <= r_V_17_fu_1309_p2;
        r_V_18_reg_1551 <= r_V_18_fu_1241_p2;
        r_V_19_reg_1697 <= r_V_19_fu_896_p2;
        r_V_20_reg_1702 <= r_V_20_fu_906_p2;
        r_V_21_reg_1752 <= r_V_21_fu_994_p2;
        r_V_22_reg_1707 <= r_V_22_fu_1383_p2;
        r_V_24_reg_1757 <= r_V_24_fu_1398_p2;
        r_V_25_reg_1762 <= r_V_25_fu_1020_p2;
        r_V_26_reg_1797 <= r_V_26_fu_1404_p2;
        r_V_27_reg_1531 <= r_V_27_fu_1224_p2;
        r_V_30_reg_1601 <= r_V_30_fu_622_p2;
        r_V_4_reg_1657 <= r_V_4_fu_811_p2;
        r_V_6_reg_1612 <= r_V_6_fu_1297_p2;
        r_V_8_reg_1617 <= r_V_8_fu_1303_p2;
        r_V_9_reg_1677 <= r_V_9_fu_851_p2;
        ret_V_31_reg_1571 <= ret_V_31_fu_1273_p2;
        ret_V_37_reg_1521 <= ret_V_37_fu_488_p2;
        sub_ln700_reg_1732 <= sub_ln700_fu_972_p2;
        trunc_ln708_1_reg_1652 <= {{ret_V_34_fu_769_p2[35:20]}};
        trunc_ln708_1_reg_1652_pp0_iter5_reg <= trunc_ln708_1_reg_1652;
        trunc_ln708_1_reg_1652_pp0_iter6_reg <= trunc_ln708_1_reg_1652_pp0_iter5_reg;
        trunc_ln708_1_reg_1652_pp0_iter7_reg <= trunc_ln708_1_reg_1652_pp0_iter6_reg;
        trunc_ln708_3_reg_1717 <= {{grp_fu_1389_p3[25:10]}};
        trunc_ln708_4_reg_1632 <= {{grp_fu_1315_p3[25:10]}};
        trunc_ln708_5_reg_1777 <= {{ret_V_40_fu_1061_p2[75:60]}};
        trunc_ln708_5_reg_1777_pp0_iter7_reg <= trunc_ln708_5_reg_1777;
        trunc_ln708_6_reg_1556 <= {{grp_fu_1247_p3[25:10]}};
        trunc_ln708_7_reg_1642 <= {{ret_V_43_fu_705_p2[35:20]}};
        trunc_ln708_9_reg_1566 <= {{grp_fu_1264_p3[25:10]}};
        trunc_ln708_s_reg_1647 <= {{grp_fu_1339_p4[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln703_1_reg_1481 <= add_ln703_1_fu_452_p2;
        add_ln703_2_reg_1496 <= add_ln703_2_fu_462_p2;
        add_ln703_reg_1471 <= add_ln703_fu_429_p2;
        mul_ln1192_reg_1449 <= mul_ln1192_fu_1197_p2;
        p_Val2_13_reg_1454 <= {{x_V_in_sig[63:48]}};
        p_Val2_13_reg_1454_pp0_iter1_reg <= p_Val2_13_reg_1454;
        p_Val2_1_reg_1421 <= {{x_V_in_sig[79:64]}};
        p_Val2_1_reg_1421_pp0_iter1_reg <= p_Val2_1_reg_1421;
        p_Val2_25_reg_1511 <= grp_operator_s_fu_296_ap_return;
        p_Val2_6_reg_1439 <= {{x_V_in_sig[47:32]}};
        p_Val2_6_reg_1439_pp0_iter1_reg <= p_Val2_6_reg_1439;
        p_Val2_7_reg_1410 <= {{x_V_in_sig[239:224]}};
        p_Val2_7_reg_1410_pp0_iter1_reg <= p_Val2_7_reg_1410;
        p_Val2_s_20_reg_1486 <= grp_operator_1_fu_233_ap_return;
        p_Val2_s_reg_1429 <= {{x_V_in_sig[255:240]}};
        p_Val2_s_reg_1429_pp0_iter1_reg <= p_Val2_s_reg_1429;
        r_V_12_reg_1506 <= r_V_12_fu_1218_p2;
        sext_ln1118_2_reg_1466 <= sext_ln1118_2_fu_426_p1;
        sub_ln703_1_reg_1491 <= sub_ln703_1_fu_458_p2;
        trunc_ln708_2_reg_1501 <= {{r_V_31_fu_1211_p2[25:10]}};
        trunc_ln_reg_1476 <= {{ret_V_33_fu_433_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ret_V_12_reg_1682 <= grp_fu_1375_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ret_V_23_reg_1561 <= grp_fu_1256_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ret_V_32_reg_1576 <= grp_fu_1279_p4;
        ret_V_41_reg_1637 <= grp_fu_1324_p3;
        ret_V_9_reg_1591 <= grp_fu_1289_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to7 = 1'b1;
    end else begin
        ap_idle_pp0_0to7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1083_ce = 1'b1;
    end else begin
        grp_fu_1083_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_878_ce = 1'b1;
    end else begin
        grp_fu_878_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp18) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_1_fu_233_ap_ce = 1'b1;
    end else begin
        grp_operator_1_fu_233_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_1_fu_233_ap_start = 1'b1;
    end else begin
        grp_operator_1_fu_233_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp42) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_1_fu_240_ap_ce = 1'b1;
    end else begin
        grp_operator_1_fu_240_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp48) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_1_fu_247_ap_ce = 1'b1;
    end else begin
        grp_operator_1_fu_247_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp50) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_1_fu_254_ap_ce = 1'b1;
    end else begin
        grp_operator_1_fu_254_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp103) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_1_fu_261_ap_ce = 1'b1;
    end else begin
        grp_operator_1_fu_261_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp125) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_1_fu_268_ap_ce = 1'b1;
    end else begin
        grp_operator_1_fu_268_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp132) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_1_fu_275_ap_ce = 1'b1;
    end else begin
        grp_operator_1_fu_275_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp191) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_1_fu_282_ap_ce = 1'b1;
    end else begin
        grp_operator_1_fu_282_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp197) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_1_fu_289_ap_ce = 1'b1;
    end else begin
        grp_operator_1_fu_289_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp20) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_296_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_296_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_296_ap_start = 1'b1;
    end else begin
        grp_operator_s_fu_296_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp23) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_303_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_303_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp46) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_310_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_310_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp47) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_317_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_317_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp49) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_324_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_324_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp51) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_331_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_331_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp164) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_338_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_338_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp183) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_345_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_345_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp206) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_352_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_352_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp228) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_359_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_359_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln700_1_fu_842_p2 = ($signed(mul_ln700_6_fu_825_p2) + $signed(sext_ln700_13_fu_838_p1));

assign add_ln703_1_fu_452_p2 = (16'd298 + sub_ln703_fu_448_p2);

assign add_ln703_2_fu_462_p2 = ($signed(16'd65140) + $signed(p_Val2_6_reg_1439));

assign add_ln703_3_fu_817_p2 = ($signed(16'd65480) + $signed(p_Val2_13_reg_1454_pp0_iter3_reg));

assign add_ln703_fu_429_p2 = ($signed(p_Val2_1_reg_1421) + $signed(p_Val2_s_reg_1429));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp103 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp125 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp132 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp164 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp18 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp183 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp191 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp197 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp20 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp206 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp228 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp23 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp42 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp46 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp47 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp48 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp49 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp50 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp51 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call101 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call106 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call161 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call168 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call186 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call201 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call218 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call229 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call240 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call27 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call33 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call48 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call58 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call68 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call73 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call78 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call83 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call89 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call96 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call161 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call168 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call186 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call201 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call229 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call240 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call161 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call168 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call186 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call201 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call229 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call240 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call161 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call168 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call186 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call201 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call229 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call240 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call161 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call168 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call186 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call201 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call229 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call240 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call161 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call168 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call186 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call201 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call229 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call240 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call161 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call168 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call186 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call201 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call229 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call240 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call161 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call168 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call186 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call201 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call229 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call240 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call161 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call168 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call186 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call201 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call229 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call240 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1203_p0 = 26'd67108139;

assign grp_fu_1203_p1 = sext_ln1118_2_fu_426_p1;

assign grp_fu_1247_p0 = 26'd2419;

assign grp_fu_1247_p1 = sext_ln1116_3_fu_498_p1;

assign grp_fu_1247_p2 = 26'd894976;

assign grp_fu_1256_p0 = 28'd2419;

assign grp_fu_1256_p2 = 28'd4633600;

assign grp_fu_1264_p0 = 26'd2935;

assign grp_fu_1264_p1 = sext_ln1116_3_fu_498_p1;

assign grp_fu_1264_p2 = 26'd182272;

assign grp_fu_1279_p0 = r_V_fu_561_p1;

assign grp_fu_1279_p2 = 23'd91;

assign grp_fu_1315_p0 = sext_ln1118_15_fu_658_p1;

assign grp_fu_1315_p1 = sext_ln1118_15_fu_658_p1;

assign grp_fu_1315_p2 = {{p_Val2_6_reg_1439_pp0_iter2_reg}, {10'd0}};

assign grp_fu_1324_p0 = 35'd34359737669;

assign grp_fu_1339_p0 = r_V_fu_561_p1;

assign grp_fu_1339_p1 = rhs_V_3_fu_628_p1;

assign grp_fu_1339_p2 = 26'd452;

assign grp_fu_1339_p3 = 26'd402432;

assign grp_fu_1350_p0 = 24'd15502336;

assign grp_fu_1389_p0 = 26'd5004;

assign grp_fu_1389_p2 = {{p_Val2_13_reg_1454_pp0_iter3_reg}, {10'd0}};

assign grp_operator_1_fu_233_n_V = x_V_in_sig[15:0];

assign grp_operator_1_fu_240_ap_start = grp_operator_1_fu_240_ap_start_reg;

assign grp_operator_1_fu_247_ap_start = grp_operator_1_fu_247_ap_start_reg;

assign grp_operator_1_fu_254_ap_start = grp_operator_1_fu_254_ap_start_reg;

assign grp_operator_1_fu_261_ap_start = grp_operator_1_fu_261_ap_start_reg;

assign grp_operator_1_fu_268_ap_start = grp_operator_1_fu_268_ap_start_reg;

assign grp_operator_1_fu_275_ap_start = grp_operator_1_fu_275_ap_start_reg;

assign grp_operator_1_fu_282_ap_start = grp_operator_1_fu_282_ap_start_reg;

assign grp_operator_1_fu_289_ap_start = grp_operator_1_fu_289_ap_start_reg;

assign grp_operator_s_fu_296_n_V = {{x_V_in_sig[63:48]}};

assign grp_operator_s_fu_303_ap_start = grp_operator_s_fu_303_ap_start_reg;

assign grp_operator_s_fu_310_ap_start = grp_operator_s_fu_310_ap_start_reg;

assign grp_operator_s_fu_317_ap_start = grp_operator_s_fu_317_ap_start_reg;

assign grp_operator_s_fu_324_ap_start = grp_operator_s_fu_324_ap_start_reg;

assign grp_operator_s_fu_331_ap_start = grp_operator_s_fu_331_ap_start_reg;

assign grp_operator_s_fu_338_ap_start = grp_operator_s_fu_338_ap_start_reg;

assign grp_operator_s_fu_345_ap_start = grp_operator_s_fu_345_ap_start_reg;

assign grp_operator_s_fu_352_ap_start = grp_operator_s_fu_352_ap_start_reg;

assign grp_operator_s_fu_359_ap_start = grp_operator_s_fu_359_ap_start_reg;

assign lhs_V_1_fu_861_p3 = {{p_Val2_s_reg_1429_pp0_iter3_reg}, {10'd0}};

assign lhs_V_2_fu_482_p1 = p_Val2_7_reg_1410_pp0_iter1_reg;

assign lhs_V_3_fu_510_p1 = ret_V_37_fu_488_p2;

assign lhs_V_4_fu_648_p1 = $signed(ret_V_38_fu_643_p2);

assign lhs_V_6_fu_681_p3 = {{mul_ln728_1_reg_1546}, {10'd0}};

assign lhs_V_fu_744_p3 = {{ret_V_31_reg_1571}, {10'd0}};

assign mul_ln1192_10_fu_1095_p0 = r_V_25_reg_1762;

assign mul_ln1192_10_fu_1095_p1 = r_V_24_reg_1757;

assign mul_ln1192_10_fu_1095_p2 = ($signed(mul_ln1192_10_fu_1095_p0) * $signed(mul_ln1192_10_fu_1095_p1));

assign mul_ln1192_11_fu_1123_p0 = r_V_26_reg_1797;

assign mul_ln1192_11_fu_1123_p1 = mul_ln1192_10_reg_1792;

assign mul_ln1192_11_fu_1123_p2 = ($signed(mul_ln1192_11_fu_1123_p0) * $signed(mul_ln1192_11_fu_1123_p1));

assign mul_ln1192_2_fu_947_p0 = p_8_reg_1662;

assign mul_ln1192_2_fu_947_p1 = r_V_4_reg_1657;

assign mul_ln1192_2_fu_947_p2 = ($signed(mul_ln1192_2_fu_947_p0) * $signed(mul_ln1192_2_fu_947_p1));

assign mul_ln1192_3_fu_1032_p0 = p_9_reg_1727;

assign mul_ln1192_3_fu_1032_p1 = mul_ln1192_2_reg_1722;

assign mul_ln1192_3_fu_1032_p2 = ($signed(mul_ln1192_3_fu_1032_p0) * $signed(mul_ln1192_3_fu_1032_p1));

assign mul_ln1192_4_fu_1111_p0 = p_3_reg_1772;

assign mul_ln1192_4_fu_1111_p1 = mul_ln1192_3_reg_1767;

assign mul_ln1192_4_fu_1111_p2 = ($signed(mul_ln1192_4_fu_1111_p0) * $signed(mul_ln1192_4_fu_1111_p1));

assign mul_ln1192_6_fu_984_p0 = r_V_20_reg_1702;

assign mul_ln1192_6_fu_984_p1 = r_V_19_reg_1697;

assign mul_ln1192_6_fu_984_p2 = ($signed(mul_ln1192_6_fu_984_p0) * $signed(mul_ln1192_6_fu_984_p1));

assign mul_ln1192_fu_1197_p0 = 26'd725;

assign mul_ln700_1_fu_959_p0 = ret_V_12_reg_1682;

assign mul_ln700_1_fu_959_p1 = r_V_9_reg_1677;

assign mul_ln700_1_fu_959_p2 = ($signed(mul_ln700_1_fu_959_p0) * $signed(mul_ln700_1_fu_959_p1));

assign mul_ln700_6_fu_825_p1 = r_V_6_reg_1612;

assign mul_ln700_6_fu_825_p2 = ($signed(36'd68719476686) * $signed(mul_ln700_6_fu_825_p1));

assign mul_ln728_1_fu_1236_p0 = 26'd67108165;

assign mul_ln728_1_fu_1236_p1 = sext_ln1118_2_reg_1466;

assign mul_ln728_fu_1368_p0 = 22'd50;

assign p_Val2_6_fu_396_p4 = {{x_V_in_sig[47:32]}};

assign r_V_11_fu_476_p1 = p_Val2_13_reg_1454;

assign r_V_12_fu_1218_p0 = r_V_11_fu_476_p1;

assign r_V_12_fu_1218_p1 = r_V_11_fu_476_p1;

assign r_V_13_fu_504_p1 = r_V_12_reg_1506;

assign r_V_13_fu_504_p2 = ($signed({{1'b0}, {39'd50}}) * $signed(r_V_13_fu_504_p1));

assign r_V_14_fu_520_p1 = $signed(ret_V_14_fu_514_p2);

assign r_V_15_fu_1230_p0 = r_V_14_fu_520_p1;

assign r_V_15_fu_1230_p1 = r_V_14_fu_520_p1;

assign r_V_16_fu_637_p0 = r_V_15_reg_1541;

assign r_V_16_fu_637_p1 = r_V_13_reg_1536;

assign r_V_16_fu_637_p2 = ($signed(r_V_16_fu_637_p0) * $signed(r_V_16_fu_637_p1));

assign r_V_17_fu_1309_p0 = sext_ln1118_4_fu_568_p1;

assign r_V_17_fu_1309_p1 = sext_ln1118_4_fu_568_p1;

assign r_V_18_fu_1241_p0 = sext_ln1116_7_fu_533_p1;

assign r_V_18_fu_1241_p1 = sext_ln1116_7_fu_533_p1;

assign r_V_19_fu_896_p0 = r_V_30_reg_1601;

assign r_V_19_fu_896_p1 = ret_V_21_fu_884_p2;

assign r_V_19_fu_896_p2 = ($signed(r_V_19_fu_896_p0) * $signed(r_V_19_fu_896_p1));

assign r_V_20_fu_906_p0 = sext_ln1116_8_fu_902_p1;

assign r_V_20_fu_906_p1 = sext_ln1116_8_fu_902_p1;

assign r_V_20_fu_906_p2 = ($signed(r_V_20_fu_906_p0) * $signed(r_V_20_fu_906_p1));

assign r_V_21_fu_994_p0 = sext_ln1116_9_fu_990_p1;

assign r_V_21_fu_994_p1 = sext_ln1116_9_fu_990_p1;

assign r_V_21_fu_994_p2 = ($signed(r_V_21_fu_994_p0) * $signed(r_V_21_fu_994_p1));

assign r_V_22_fu_1383_p0 = zext_ln1118_fu_921_p1;

assign r_V_22_fu_1383_p1 = zext_ln1118_fu_921_p1;

assign r_V_23_fu_1003_p0 = sext_ln1116_10_fu_1000_p1;

assign r_V_23_fu_1003_p1 = sext_ln1116_10_fu_1000_p1;

assign r_V_23_fu_1003_p2 = ($signed(r_V_23_fu_1003_p0) * $signed(r_V_23_fu_1003_p1));

assign r_V_24_fu_1398_p1 = r_V_24_fu_1398_p10;

assign r_V_24_fu_1398_p10 = r_V_22_reg_1707;

assign r_V_25_fu_1020_p0 = sext_ln1116_11_fu_1016_p1;

assign r_V_25_fu_1020_p1 = sext_ln1116_11_fu_1016_p1;

assign r_V_25_fu_1020_p2 = ($signed(r_V_25_fu_1020_p0) * $signed(r_V_25_fu_1020_p1));

assign r_V_26_fu_1404_p0 = sext_ln1116_12_fu_1101_p1;

assign r_V_26_fu_1404_p1 = sext_ln1116_12_fu_1101_p1;

assign r_V_27_fu_1224_p0 = 19'd91;

assign r_V_28_fu_1361_p0 = sext_ln1116_fu_755_p1;

assign r_V_28_fu_1361_p1 = sext_ln1116_fu_755_p1;

assign r_V_29_fu_577_p2 = ($signed(17'd0) - $signed(r_V_fu_561_p1));

assign r_V_30_fu_622_p0 = sext_ln1116_1_fu_618_p1;

assign r_V_30_fu_622_p1 = sext_ln1116_1_fu_618_p1;

assign r_V_30_fu_622_p2 = ($signed(r_V_30_fu_622_p0) * $signed(r_V_30_fu_622_p1));

assign r_V_31_fu_1211_p0 = 26'd395;

assign r_V_31_fu_1211_p1 = sext_ln1118_2_fu_426_p1;

assign r_V_4_fu_811_p0 = ret_V_10_fu_798_p2;

assign r_V_4_fu_811_p1 = ret_V_9_reg_1591;

assign r_V_4_fu_811_p2 = ($signed(r_V_4_fu_811_p0) * $signed(r_V_4_fu_811_p1));

assign r_V_5_fu_558_p1 = p_Val2_s_reg_1429_pp0_iter2_reg;

assign r_V_6_fu_1297_p0 = r_V_5_fu_558_p1;

assign r_V_6_fu_1297_p1 = r_V_5_fu_558_p1;

assign r_V_7_fu_574_p1 = $signed(p_Val2_6_reg_1439_pp0_iter2_reg);

assign r_V_8_fu_1303_p0 = r_V_7_fu_574_p1;

assign r_V_8_fu_1303_p1 = r_V_7_fu_574_p1;

assign r_V_9_fu_851_p1 = r_V_8_reg_1617;

assign r_V_9_fu_851_p2 = ($signed({{1'b0}, {39'd50}}) * $signed(r_V_9_fu_851_p1));

assign r_V_fu_561_p1 = p_Val2_s_reg_1429_pp0_iter2_reg;

assign ret_V_10_fu_798_p2 = ($signed(sext_ln1118_7_fu_784_p1) - $signed(sext_ln1193_4_fu_794_p1));

assign ret_V_14_fu_514_p2 = ($signed(18'd562) + $signed(lhs_V_3_fu_510_p1));

assign ret_V_16_fu_652_p2 = ($signed(18'd713) + $signed(lhs_V_4_fu_648_p1));

assign ret_V_19_fu_527_p2 = ($signed(12'd438) + $signed(sext_ln703_4_fu_524_p1));

assign ret_V_21_fu_884_p2 = ($signed(37'd1795162112) + $signed(ret_V_41_reg_1637));

assign ret_V_26_fu_915_p2 = ($signed(10'd484) + $signed(sext_ln1192_14_fu_912_p1));

assign ret_V_31_fu_1273_p0 = 25'd187;

assign ret_V_33_fu_433_p2 = ($signed(26'd819200) + $signed(grp_fu_1203_p3));

assign ret_V_34_fu_769_p2 = ($signed(grp_fu_1350_p4) + $signed(rhs_V_fu_765_p1));

assign ret_V_35_fu_586_p2 = ($signed(r_V_29_fu_577_p2) - $signed(sext_ln703_1_fu_583_p1));

assign ret_V_36_fu_1129_p2 = ($signed(73'd8414021140620769230848) + $signed(mul_ln1192_4_reg_1802));

assign ret_V_37_fu_488_p2 = ($signed(lhs_V_2_fu_482_p1) - $signed(rhs_V_2_fu_485_p1));

assign ret_V_38_fu_643_p2 = ($signed(lhs_V_2_reg_1516) - $signed(rhs_V_3_fu_628_p1));

assign ret_V_40_fu_1061_p2 = ($signed(sub_ln700_1_fu_1045_p2) + $signed(rhs_V_4_fu_1057_p1));

assign ret_V_43_fu_705_p2 = ($signed(mul_ln700_3_fu_1332_p2) + $signed(rhs_V_5_fu_698_p3));

assign ret_V_44_fu_1152_p2 = ($signed(91'd1294759552807267846110314496) + $signed(sext_ln1192_13_fu_1149_p1));

assign ret_V_48_fu_1176_p2 = ($signed(81'd1237260018511847045988352) + $signed(sext_ln1192_20_fu_1173_p1));

assign ret_V_fu_592_p2 = (17'd3323 + ret_V_35_fu_586_p2);

assign rhs_V_1_fu_831_p3 = {{mul_ln728_fu_1368_p2}, {10'd0}};

assign rhs_V_2_fu_485_p1 = p_Val2_1_reg_1421_pp0_iter1_reg;

assign rhs_V_3_fu_628_p1 = p_Val2_13_reg_1454_pp0_iter2_reg;

assign rhs_V_4_fu_1057_p1 = $signed(tmp_7_fu_1050_p3);

assign rhs_V_5_fu_698_p3 = {{p_Val2_13_reg_1454_pp0_iter2_reg}, {20'd0}};

assign rhs_V_fu_765_p1 = $signed(tmp_1_fu_758_p3);

assign sext_ln1116_10_fu_1000_p1 = $signed(p_7_reg_1712);

assign sext_ln1116_11_fu_1016_p1 = $signed(grp_operator_1_fu_289_ap_return);

assign sext_ln1116_12_fu_1101_p1 = $signed(grp_operator_s_fu_359_ap_return);

assign sext_ln1116_1_fu_618_p0 = grp_operator_1_fu_254_ap_return;

assign sext_ln1116_1_fu_618_p1 = sext_ln1116_1_fu_618_p0;

assign sext_ln1116_3_fu_498_p1 = $signed(p_Val2_13_reg_1454_pp0_iter1_reg);

assign sext_ln1116_7_fu_533_p1 = $signed(ret_V_19_fu_527_p2);

assign sext_ln1116_8_fu_902_p1 = $signed(grp_operator_1_fu_268_ap_return);

assign sext_ln1116_9_fu_990_p1 = $signed(grp_operator_1_fu_282_ap_return);

assign sext_ln1116_fu_755_p1 = $signed(p_2_reg_1586);

assign sext_ln1118_15_fu_658_p1 = $signed(ret_V_16_fu_652_p2);

assign sext_ln1118_2_fu_426_p1 = p_Val2_s_reg_1429;

assign sext_ln1118_4_fu_568_p1 = p_s_reg_1526;

assign sext_ln1118_7_fu_784_p1 = r_V_30_reg_1601;

assign sext_ln1192_13_fu_1149_p1 = $signed(mul_ln1192_7_reg_1807);

assign sext_ln1192_14_fu_912_p1 = p_Val2_14_reg_1596;

assign sext_ln1192_20_fu_1173_p1 = $signed(mul_ln1192_11_reg_1812);

assign sext_ln1193_4_fu_794_p1 = $signed(tmp_3_fu_787_p3);

assign sext_ln700_13_fu_838_p1 = $signed(rhs_V_1_fu_831_p3);

assign sext_ln703_1_fu_583_p1 = $signed(p_Val2_s_20_reg_1486_pp0_iter2_reg);

assign sext_ln703_4_fu_524_p1 = $signed(p_Val2_25_reg_1511);

assign shl_ln700_1_fu_1038_p3 = {{sub_ln700_reg_1732}, {20'd0}};

assign shl_ln_fu_965_p3 = {{add_ln700_1_reg_1672}, {20'd0}};

assign sub_ln700_1_fu_1045_p2 = (shl_ln700_1_fu_1038_p3 - mul_ln700_2_reg_1737);

assign sub_ln700_fu_972_p2 = (shl_ln_fu_965_p3 - mul_ln700_1_fu_959_p2);

assign sub_ln703_1_fu_458_p2 = ($signed(p_Val2_7_reg_1410) - $signed(p_Val2_1_reg_1421));

assign sub_ln703_fu_448_p2 = ($signed(p_Val2_7_reg_1410) - $signed(p_Val2_6_reg_1439));

assign tmp_1_fu_758_p3 = {{r_V_28_fu_1361_p2}, {10'd0}};

assign tmp_2_fu_606_p3 = {{grp_operator_s_fu_324_ap_return}, {10'd0}};

assign tmp_3_fu_787_p3 = {{p_Val2_16_reg_1607}, {10'd0}};

assign tmp_7_fu_1050_p3 = {{p_Val2_23_reg_1742}, {60'd0}};

assign tmp_8_fu_1158_p4 = {{ret_V_44_fu_1152_p2[90:80]}};

assign tmp_9_fu_1182_p4 = {{ret_V_48_fu_1176_p2[80:70]}};

assign tmp_fu_1134_p4 = {{ret_V_36_fu_1129_p2[72:60]}};

assign y_0_V = trunc_ln708_1_reg_1652_pp0_iter7_reg;

assign y_1_V = $signed(tmp_fu_1134_p4);

assign y_2_V = trunc_ln708_5_reg_1777_pp0_iter7_reg;

assign y_3_V = $signed(tmp_8_fu_1158_p4);

assign y_4_V = $signed(tmp_9_fu_1182_p4);

assign zext_ln1118_fu_921_p1 = ret_V_26_fu_915_p2;

endmodule //myproject
