/home/ubuntu/mbucio/tools/openROAD/flow/util/preprocessLib.py -i /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz -o objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
Opening file for replace: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
/home/ubuntu/mbucio/tools/openROAD/flow/util/preprocessLib.py -i /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz -o objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
Opening file for replace: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
/home/ubuntu/mbucio/tools/openROAD/flow/util/preprocessLib.py -i /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz -o objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
Opening file for replace: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
/home/ubuntu/mbucio/tools/openROAD/flow/util/preprocessLib.py -i /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz -o objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
Opening file for replace: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
/home/ubuntu/mbucio/tools/openROAD/flow/util/preprocessLib.py -i /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib -o objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
Opening file for replace: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
/home/ubuntu/mbucio/tools/openROAD/flow/util/mergeLib.pl asap7_merged  ./objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib  ./objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib  ./objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib  ./objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib ./objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib > objects/asap7/riscv_v_bw_xor/base/lib/merged.lib
mkdir -p results/asap7/riscv_v_bw_xor/base/
echo 5000.0 > results/asap7/riscv_v_bw_xor/base/clock_period.txt
mkdir -p ./results/asap7/riscv_v_bw_xor/base ./logs/asap7/riscv_v_bw_xor/base ./reports/asap7/riscv_v_bw_xor/base ./objects/asap7/riscv_v_bw_xor/base
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_canonicalize.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_bw_xor/base/1_1_yosys_canonicalize.log
1. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_7EB58.v
2. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_1F582_5645A.v
3. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_96DA9_C2B4E.v
4. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_300B3_9090A.v
5. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_969A4_CCEB1.v
6. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_63257_B3D37.v
7. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_A4EAF_A7C6B.v
8. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_C3F9D_39151.v
9. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_E6BB0_71521.v
10. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_EA379.v
11. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_EE621_F935D.v
12. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_300C0.v
13. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_A8A75.v
14. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_C9449.v
15. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_ctrl.v
16. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_csr_ctrl.v
17. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_csr.v
18. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_rf_ctrl.v
19. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_rf.v
20. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_decode.v
21. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_memory.v
22. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_reduct_src.v
23. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_bitwise_and.v
24. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_bw_and.v
25. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_bitwise_or.v
26. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_bw_or.v
27. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_bitwise_xor.v
28. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_bw_xor.v
29. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/shifter.v
30. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_shifter.v
31. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_logic_ALU.v
32. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/full_adder.v
33. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/half_adder.v
34. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/ripple_carry_adder.v
35. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/behavioral_adder.v
36. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/adder_nbit.v
37. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_adder.v
38. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_twos_comp_sel.v
39. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/multiplier_2bit.v
40. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/vedic_mul_unsigned_2bits.v
41. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/vedic_mul_unsigned_4bits.v
42. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/vedic_mul_unsigned_8bits.v
43. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/vedic_mul_unsigned_16bits.v
44. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/vedic_mul_unsigned_32bits.v
45. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/vedic_mul_unsigned_64bits.v
46. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/vedic_mul_unsigned_128bits.v
47. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_mul.v
48. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_extend.v
49. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_arithmetic_ALU.v
50. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_permutation_ALU.v
51. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_exe_alu.v
52. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_decode_element.v
53. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_bypass.v
54. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_swizzle.v
55. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_execute.v
56. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v.v
57. Executing Liberty frontend: ./objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
58. Executing Liberty frontend: ./objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
59. Executing Liberty frontend: ./objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
60. Executing Liberty frontend: ./objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
61. Executing Liberty frontend: ./objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
62. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_clkgate_R.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/riscv_v_bw_xor/base/clock_period.txt
Setting clock period to 5000.0
63. Executing HIERARCHY pass (managing design hierarchy).
64. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bw_xor'.
64.1. Analyzing design hierarchy..
64.2. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bitwise_xor'.
64.3. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_reduct_src'.
64.4. Analyzing design hierarchy..
64.5. Analyzing design hierarchy..
65. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module riscv_v_reduct_src because it contains processes (run 'proc' command first).
66. Executing RTLIL backend.
Warnings: 1 unique messages, 1 total
End of script. Logfile hash: f147756b1b, CPU: user 0.56s system 0.04s, MEM: 82.75 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 86% 6x read_liberty (0 sec), 8% 114x read_verilog (0 sec), ...
Elapsed time: 0:00.65[h:]min:sec. CPU time: user 0.61 sys 0.04 (100%). Peak memory: 85888KB.
mkdir -p ./results/asap7/riscv_v_bw_xor/base ./logs/asap7/riscv_v_bw_xor/base ./reports/asap7/riscv_v_bw_xor/base
(export VERILOG_FILES=./results/asap7/riscv_v_bw_xor/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_hier_report.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_bw_xor/base/1_1_yosys_hier_report.log
End of script. Logfile hash: da39a3ee5e, CPU: user 0.00s system 0.00s, MEM: 11.12 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: no commands executed
Elapsed time: 0:00.00[h:]min:sec. CPU time: user 0.00 sys 0.00 (80%). Peak memory: 13056KB.
mkdir -p ./results/asap7/riscv_v_bw_xor/base ./logs/asap7/riscv_v_bw_xor/base ./reports/asap7/riscv_v_bw_xor/base ./objects/asap7/riscv_v_bw_xor/base
(export VERILOG_FILES=./results/asap7/riscv_v_bw_xor/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_bw_xor/base/1_1_yosys.log
1. Executing RTLIL frontend.
2. Executing Liberty frontend: ./objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
3. Executing Liberty frontend: ./objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
4. Executing Liberty frontend: ./objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
5. Executing Liberty frontend: ./objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
6. Executing Liberty frontend: ./objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
7. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_clkgate_R.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/riscv_v_bw_xor/base/clock_period.txt
Setting clock period to 5000.0
synth -top riscv_v_bw_xor -run :fine -flatten -extra-map /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
8. Executing SYNTH pass.
8.1. Executing HIERARCHY pass (managing design hierarchy).
8.1.1. Analyzing design hierarchy..
8.1.2. Analyzing design hierarchy..
8.2. Executing PROC pass (convert processes to netlists).
8.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
8.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
8.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
8.2.4. Executing PROC_INIT pass (extract init attributes).
8.2.5. Executing PROC_ARST pass (detect async resets in processes).
8.2.6. Executing PROC_ROM pass (convert switches to ROMs).
8.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
8.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
8.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
8.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
8.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
8.2.12. Executing OPT_EXPR pass (perform const folding).
8.3. Executing FLATTEN pass (flatten design).
8.4. Executing OPT_EXPR pass (perform const folding).
8.5. Executing OPT_CLEAN pass (remove unused cells and wires).
8.6. Executing CHECK pass (checking for obvious problems).
8.7. Executing OPT pass (performing simple optimizations).
8.7.1. Executing OPT_EXPR pass (perform const folding).
8.7.2. Executing OPT_MERGE pass (detect identical cells).
8.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.7.5. Executing OPT_MERGE pass (detect identical cells).
8.7.6. Executing OPT_DFF pass (perform DFF optimizations).
8.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.7.8. Executing OPT_EXPR pass (perform const folding).
8.7.9. Finished OPT passes. (There is nothing left to do.)
8.8. Executing FSM pass (extract and optimize FSM).
8.8.1. Executing FSM_DETECT pass (finding FSMs in design).
8.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
8.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
8.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
8.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
8.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
8.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
8.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
8.9. Executing OPT pass (performing simple optimizations).
8.9.1. Executing OPT_EXPR pass (perform const folding).
8.9.2. Executing OPT_MERGE pass (detect identical cells).
8.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.9.5. Executing OPT_MERGE pass (detect identical cells).
8.9.6. Executing OPT_DFF pass (perform DFF optimizations).
8.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.9.8. Executing OPT_EXPR pass (perform const folding).
8.9.9. Finished OPT passes. (There is nothing left to do.)
8.10. Executing WREDUCE pass (reducing word size of cells).
8.11. Executing PEEPOPT pass (run peephole optimizers).
8.12. Executing OPT_CLEAN pass (remove unused cells and wires).
8.13. Executing ALUMACC pass (create $alu and $macc cells).
8.14. Executing SHARE pass (SAT-based resource sharing).
8.15. Executing OPT pass (performing simple optimizations).
8.15.1. Executing OPT_EXPR pass (perform const folding).
8.15.2. Executing OPT_MERGE pass (detect identical cells).
8.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.15.5. Executing OPT_MERGE pass (detect identical cells).
8.15.6. Executing OPT_DFF pass (perform DFF optimizations).
8.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.15.8. Executing OPT_EXPR pass (perform const folding).
8.15.9. Finished OPT passes. (There is nothing left to do.)
8.16. Executing MEMORY pass.
8.16.1. Executing OPT_MEM pass (optimize memories).
8.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
8.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
8.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
8.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
8.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
8.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
8.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
8.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
8.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).
8.17. Executing OPT_CLEAN pass (remove unused cells and wires).
9. Executing SYNTH pass.
9.1. Executing OPT pass (performing simple optimizations).
9.1.1. Executing OPT_EXPR pass (perform const folding).
9.1.2. Executing OPT_MERGE pass (detect identical cells).
9.1.3. Executing OPT_DFF pass (perform DFF optimizations).
9.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.1.5. Finished fast OPT passes.
9.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
9.3. Executing OPT pass (performing simple optimizations).
9.3.1. Executing OPT_EXPR pass (perform const folding).
9.3.2. Executing OPT_MERGE pass (detect identical cells).
9.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.3.5. Executing OPT_MERGE pass (detect identical cells).
9.3.6. Executing OPT_SHARE pass.
9.3.7. Executing OPT_DFF pass (perform DFF optimizations).
9.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
9.3.9. Executing OPT_EXPR pass (perform const folding).
9.3.10. Finished OPT passes. (There is nothing left to do.)
9.4. Executing TECHMAP pass (map to technology primitives).
9.4.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
9.4.2. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
9.4.3. Continuing TECHMAP pass.
9.5. Executing OPT pass (performing simple optimizations).
9.5.1. Executing OPT_EXPR pass (perform const folding).
9.5.2. Executing OPT_MERGE pass (detect identical cells).
9.5.3. Executing OPT_DFF pass (perform DFF optimizations).
9.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.5.5. Finished fast OPT passes.
9.6. Executing ABC pass (technology mapping using ABC).
9.6.1. Extracting gate netlist of module `\riscv_v_bw_xor' to `<abc-temp-dir>/input.blif'..
9.7. Executing OPT pass (performing simple optimizations).
9.7.1. Executing OPT_EXPR pass (perform const folding).
9.7.2. Executing OPT_MERGE pass (detect identical cells).
9.7.3. Executing OPT_DFF pass (perform DFF optimizations).
9.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.7.5. Finished fast OPT passes.
9.8. Executing HIERARCHY pass (managing design hierarchy).
9.8.1. Analyzing design hierarchy..
9.8.2. Analyzing design hierarchy..
9.9. Printing statistics.
9.10. Executing CHECK pass (checking for obvious problems).
10. Executing OPT pass (performing simple optimizations).
10.1. Executing OPT_EXPR pass (perform const folding).
10.2. Executing OPT_MERGE pass (detect identical cells).
10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.5. Executing OPT_MERGE pass (detect identical cells).
10.6. Executing OPT_DFF pass (perform DFF optimizations).
10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
10.8. Executing OPT_EXPR pass (perform const folding).
10.9. Rerunning OPT passes. (Maybe there is more to do..)
10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.12. Executing OPT_MERGE pass (detect identical cells).
10.13. Executing OPT_DFF pass (perform DFF optimizations).
10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
10.15. Executing OPT_EXPR pass (perform const folding).
10.16. Finished OPT passes. (There is nothing left to do.)
11. Executing TECHMAP pass (map to technology primitives).
11.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_latch_R.v
11.2. Continuing TECHMAP pass.
12. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
12.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
13. Executing OPT pass (performing simple optimizations).
13.1. Executing OPT_EXPR pass (perform const folding).
13.2. Executing OPT_MERGE pass (detect identical cells).
13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
13.5. Executing OPT_MERGE pass (detect identical cells).
13.6. Executing OPT_DFF pass (perform DFF optimizations).
13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
13.8. Executing OPT_EXPR pass (perform const folding).
13.9. Finished OPT passes. (There is nothing left to do.)
abc -script /home/ubuntu/mbucio/tools/openROAD/flow/scripts/abc_speed.script -liberty ./objects/asap7/riscv_v_bw_xor/base/lib/merged.lib -constr ./objects/asap7/riscv_v_bw_xor/base/abc.constr -dont_use *x1p*_ASAP7* -dont_use *xp*_ASAP7* -dont_use SDF* -dont_use ICG* -D 5000.0
14. Executing ABC pass (technology mapping using ABC).
14.1. Extracting gate netlist of module `\riscv_v_bw_xor' to `<abc-temp-dir>/input.blif'..
14.1.1. Executing ABC.
14.1.2. Re-integrating ABC results.
15. Executing SETUNDEF pass (replace undef values with defined constants).
16. Executing SPLITNETS pass (splitting up multi-bit signals).
17. Executing OPT_CLEAN pass (remove unused cells and wires).
18. Executing HILOMAP pass (mapping to constant drivers).
19. Executing INSBUF pass (insert buffer cells for connected wires).
20. Executing CHECK pass (checking for obvious problems).
21. Printing statistics.
22. Executing Verilog backend.
exec cp ./designs/asap7/riscv_v_bw_xor/constraint.sdc ./results/asap7/riscv_v_bw_xor/base/1_synth.sdc
End of script. Logfile hash: e628bb40f7, CPU: user 1.77s system 0.10s, MEM: 139.50 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 61% 2x abc (2 sec), 10% 6x read_liberty (0 sec), ...
Elapsed time: 0:04.88[h:]min:sec. CPU time: user 4.71 sys 0.17 (100%). Peak memory: 143616KB.
mkdir -p ./results/asap7/riscv_v_bw_xor/base ./logs/asap7/riscv_v_bw_xor/base ./reports/asap7/riscv_v_bw_xor/base
cp ./results/asap7/riscv_v_bw_xor/base/1_1_yosys.v ./results/asap7/riscv_v_bw_xor/base/1_synth.v
OpenROAD v2.0-16316-gf9cfd9383 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
mkdir -p ./objects/asap7/riscv_v_bw_xor/base
Running floorplan.tcl, stage 2_1_floorplan
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef, created 24 layers, 9 vias
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef, created 212 library cells
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
number instances in verilog is 1984
[WARNING IFP-0028] Core area lower left (200.000, 200.000) snapped to (200.016, 200.070).
[INFO IFP-0001] Added 1110 rows of 5555 site asap7sc7p5t.
[INFO RSZ-0026] Removed 145 buffers.
Default units for flow
 time 1ps
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1pW
 distance 1um
Report metrics stage 2, floorplan final...

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 213 u^2 0% utilization.
Elapsed time: 0:02.44[h:]min:sec. CPU time: user 2.33 sys 0.10 (99%). Peak memory: 222700KB.
Running io_placement_random.tcl, stage 2_2_floorplan_io
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
place_pins -hor_layers M4 -ver_layers M5 -random
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0007] Random pin placement.
Elapsed time: 0:01.40[h:]min:sec. CPU time: user 1.32 sys 0.08 (99%). Peak memory: 215560KB.
Running tdms_place.tcl, stage 2_3_floorplan_tdms
exec cp ./results/asap7/riscv_v_bw_xor/base/2_2_floorplan_io.odb ./results/asap7/riscv_v_bw_xor/base/2_3_floorplan_tdms.odb
Elapsed time: 0:00.15[h:]min:sec. CPU time: user 0.11 sys 0.04 (100%). Peak memory: 100464KB.
Running macro_place.tcl, stage 2_4_floorplan_macro
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
No macros found: Skipping macro_placement
Elapsed time: 0:01.42[h:]min:sec. CPU time: user 1.32 sys 0.08 (99%). Peak memory: 213996KB.
Running tapcell.tcl, stage 2_5_floorplan_tapcell
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
Tap and End Cap cell insertion
  TAP Cell          : TAPCELL_ASAP7_75t_R
  ENDCAP Cell       : TAPCELL_ASAP7_75t_R
  Halo Around Macro : 2 2
  TAP Cell Distance : 25
[INFO TAP-0004] Inserted 2220 endcaps.
[INFO TAP-0005] Inserted 6672 tapcells.
Elapsed time: 0:01.40[h:]min:sec. CPU time: user 1.31 sys 0.08 (99%). Peak memory: 216808KB.
Running pdn.tcl, stage 2_6_floorplan_pdn
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
[INFO PDN-0001] Inserting grid: top
Elapsed time: 0:03.35[h:]min:sec. CPU time: user 3.22 sys 0.11 (99%). Peak memory: 246896KB.
cp ./results/asap7/riscv_v_bw_xor/base/2_6_floorplan_pdn.odb ./results/asap7/riscv_v_bw_xor/base/2_floorplan.odb
Running global_place_skip_io.tcl, stage 3_1_place_gp_skip_io
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:             10731
[INFO GPL-0007] NumPlaceInstances:         1839
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   2173
[INFO GPL-0011] NumPins:                   7945
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:         212.926 um^2
[INFO GPL-0019] Util:                     0.238 %
[INFO GPL-0020] StdInstsArea:           212.926 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    794225
[INFO GPL-0032] FillerInit:NumGNets:       2173
[INFO GPL-0033] FillerInit:NumGPins:       7945
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        0.116 um^2
[INFO GPL-0025] IdealBinArea:             0.116 um^2
[INFO GPL-0026] IdealBinCnt:             776461
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:             10731
[INFO GPL-0007] NumPlaceInstances:         1839
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   2173
[INFO GPL-0011] NumPins:                   7483
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:         212.926 um^2
[INFO GPL-0019] Util:                     0.238 %
[INFO GPL-0020] StdInstsArea:           212.926 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    405975
[INFO GPL-0032] FillerInit:NumGNets:       2173
[INFO GPL-0033] FillerInit:NumGPins:       7483
[INFO GPL-0023] Ta[NesterovSolve] Iter:  430 overflow: 0.214 HPWL: 36737716
[NesterovSolve] Iter:  440 overflow: 0.225 HPWL: 20549758
[NesterovSolve] Iter:  450 overflow: 0.209 HPWL: 20661963
[NesterovSolve] Iter:  460 overflow: 0.179 HPWL: 20457934
[NesterovSolve] Iter:  470 overflow: 0.151 HPWL: 20449214
[NesterovSolve] Iter:  480 overflow: 0.130 HPWL: 20487525
[NesterovSolve] Iter:  490 overflow: 0.109 HPWL: 20635328
[NesterovSolve] Finished with Overflow: 0.099317
Elapsed time: 57:54.51[h:]min:sec. CPU time: user 3751.87 sys 3.78 (108%). Peak memory: 3254392KB.
Running io_placement.tcl, stage 3_2_place_iop
place_pins -hor_layers metal5 -ver_layers metal6
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots           28564
[INFO PPL-0002] Number of I/O             462
[INFO PPL-0003] Number of I/O w/sink      412
[INFO PPL-0004] Number of I/O w/o sink    50
[INFO PPL-0005] Slots per section         200
[INFO PPL-0006] Slots increase factor     0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 789123.31 um.
Elapsed time: 0:00.79[h:]min:sec. CPU time: user 0.70 sys 0.09 (100%). Peak memory: 200328KB.
Running global_place.tcl, stage 3_3_place_gp
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0006] NumInstances:             49759
[INFO GPL-0007] NumPlaceInstances:         2233
[INFO GPL-0008] NumFixedInstances:        47526
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   2567
[INFO GPL-0011] NumPins:                   9100
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 4000.000 4000.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0016] CoreArea:            14437758.076 um^2
[INFO GPL-0017] NonPlaceInstsArea:    12641.916 um^2
[INFO GPL-0018] PlaceInstsArea:        2869.076 um^2
[INFO GPL-0019] Util:                     0.020 %
[INFO GPL-0020] StdInstsArea:          2869.076 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:  11695314
[INFO GPL-0032] FillerInit:NumGNets:       2567
[INFO GPL-0033] FillerInit:NumGPins:       9100
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        1.285 um^2
[INFO GPL-0025] IdealBinArea:             1.285 um^2
[INFO GPL-0026] IdealBinCnt:           11236899
[INFO GPL-0027] TotalBinArea:        14437758.076 um^2
[INFO GPL-0028] BinCnt:      2048   2048
[INFO GPL-0029] BinSize: (  1.855  1.855 )
[INFO GPL-0030] NumBins: 4194304
global_placement -density 0.9100198894471396 -pad_left 0 -pad_right 0 -routability_driven -timing_driven
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0006] NumInstances:             49759
[INFO GPL-0007] NumPlaceInstances:         2233
[INFO GPL-0008] NumFixedInstances:        47526
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   2567
[INFO GPL-0011] NumPins:                   9100
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 4000.000 4000.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0016] CoreArea:            14437758.076 um^2
[INFO GPL-0017] NonPlaceInstsArea:    12641.916 um^2
[INFO GPL-0018] PlaceInstsArea:        2869.076 um^2
[INFO GPL-0019] Util:                     0.020 %
[INFO GPL-0020] StdInstsArea:          2869.076 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[InitialPlace]  Iter: 1 CG residual: 0.00000011 HPWL: 1608735104
[InitialPlace]  Iter: 2 CG residual: 0.00000012 HPWL: 1599766759
[InitialPlace]  Iter: 3 CG residual: 0.00000046 HPWL: 1595554366
[InitialPlace]  Iter: 4 CG residual: 0.00000758 HPWL: 1591472468
[InitialPlace]  Iter: 5 CG residual: 0.00005386 HPWL: 1585281893
[InitialPlace]  Iter: 6 CG residual: 0.00011099 HPWL: 1574251705
[InitialPlace]  Iter: 7 CG residual: 0.00021091 HPWL: 1556109238
[InitialPlace]  Iter: 8 CG residual: 0.00018675 HPWL: 1527003886
[InitialPlace]  Iter: 9 CG residual: 0.00021746 HPWL: 1485349735
[InitialPlace]  Iter: 10 CG residual: 0.00019937 HPWL: 1436332714
[InitialPlace]  Iter: 11 CG residual: 0.00015021 HPWL: 1385063260
[InitialPlace]  Iter: 12 CG residual: 0.00013325 HPWL: 1327183026
[InitialPlace]  Iter: 13 CG residual: 0.00013599 HPWL: 1274833926
[InitialPlace]  Iter: 14 CG residual: 0.00011998 HPWL: 1227058633
[InitialPlace]  Iter: 15 CG residual: 0.00011386 HPWL: 1191399378
[InitialPlace]  Iter: 16 CG residual: 0.00008742 HPWL: 1161722888
[InitialPlace]  Iter: 17 CG residual: 0.00010110 HPWL: 1137383057
[InitialPlace]  Iter: 18 CG residual: 0.00008840 HPWL: 1116528262
[InitialPlace]  Iter: 19 CG residual: 0.00006119 HPWL: 1101152921
[InitialPlace]  Iter: 20 CG residual: 0.00006161 HPWL: 1088956051
[INFO GPL-0031] FillerInit:NumGCells:  10642960
[INFO GPL-0032] FillerInit:NumGNets:       2567
[INFO GPL-0033] FillerInit:NumGPins:       9100
[INFO GPL-0023] TargetDensity:            0.910
[INFO GPL-0024] AvrgPlaceInstArea:        1.285 um^2
[INFO GPL-0025] IdealBinArea:             1.412 um^2
[INFO GPL-0026] IdealBinCnt:           10225801
[INFO GPL-0027] TotalBinArea:        14437758.076 um^2
[INFO GPL-0028] BinCnt:      2048   2048
[INFO GPL-0029] BinSize: (  1.855  1.855 )
[INFO GPL-0030] NumBins: 4194304
[NesterovSolve] Iter:    1 overflow: 0.526 HPWL: 1078475389
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 5.54e-09
[INFO GPL-0103] Timing-driven: weighted 250 nets.
[NesterovSolve] Snapshot saved at iter = 0
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 5.57e-09
[INFO GPL-0103] Timing-driven: weighted 251 nets.
[NesterovSolve] Iter:   10 overflow: 0.471 HPWL: 1072852909
[NesterovSolve] Iter:   20 overflow: 0.453 HPWL: 1071856641
[NesterovSolve] Iter:   30 overflow: 0.456 HPWL: 1070992952
[NesterovSolve] Iter:   40 overflow: 0.468 HPWL: 1070273313
[NesterovSolve] Iter:   50 overflow: 0.465 HPWL: 1069568080
[NesterovSolve] Iter:   60 overflow: 0.477 HPWL: 1068829642
[NesterovSolve] Iter:   70 overflow: 0.479 HPWL: 1068193653
[NesterovSolve] Iter:   80 overflow: 0.479 HPWL: 1067149067
[NesterovSolve] Iter:   90 overflow: 0.488 HPWL: 1066297964
[NesterovSolve] Iter:  100 overflow: 0.470 HPWL: 1065712674
[NesterovSolve] Iter:  110 overflow: 0.469 HPWL: 1065123250
[NesterovSolve] Iter:  120 overflow: 0.477 HPWL: 1064563510
[NesterovSolve] Iter:  130 overflow: 0.482 HPWL: 1063914830
[NesterovSolve] Iter:  140 overflow: 0.478 HPWL: 1063364211
[NesterovSolve] Iter:  150 overflow: 0.479 HPWL: 1062526778
[NesterovSolve] Iter:  160 overflow: 0.475 HPWL: 1061768487
[NesterovSolve] Iter:  170 overflow: 0.475 HPWL: 1060862845
[NesterovSolve] Iter:  180 overflow: 0.480 HPWL: 1059984684
[NesterovSolve] Iter:  190 overflow: 0.474 HPWL: 1059127247
[NesterovSolve] Iter:  200 overflow: 0.476 HPWL: 1058256073
[NesterovSolve] Iter:  210 overflow: 0.477 HPWL: 1057364216
[NesterovSolve] Iter:  220 overflow: 0.472 HPWL: 1056109643
[NesterovSolve] Iter:  230 overflow: 0.465 HPWL: 1055508466
[NesterovSolve] Iter:  240 overflow: 0.443 HPWL: 1057884855
[NesterovSolve] Iter:  250 overflow: 0.448 HPWL: 1060135589
[NesterovSolve] Iter:  260 overflow: 0.464 HPWL: 1055907591
[NesterovSolve] Iter:  270 overflow: 0.462 HPWL: 1049550843
[NesterovSolve] Iter:  280 overflow: 0.401 HPWL: 1058258166
[NesterovSolve] Iter:  290 overflow: 0.478 HPWL: 1049228492
[NesterovSolve] Iter:  300 overflow: 0.393 HPWL: 1055187420
[NesterovSolve] Iter:  310 overflow: 0.412 HPWL: 1050166592
[NesterovSolve] Iter:  320 overflow: 0.416 HPWL: 1047017967
[NesterovSolve] Iter:  330 overflow: 0.381 HPWL: 1048358796
[NesterovSolve] Iter:  340 overflow: 0.349 HPWL: 1048021096
[NesterovSolve] Iter:  350 overflow: 0.331 HPWL: 1048178039
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileBBox: (    0    0 ) ( 4200 4200 ) DBU
[INFO GPL-0038] TileCnt:    1904 1904
[INFO GPL-0040] NumTiles: 3625216
[INFO GPL-0081] TotalRouteOverflow: 0.5056706666946411
[INFO GPL-0082] OverflowTileCnt: 8
[INFO GPL-0083] 0.5%RC: 0.4737794368895231
[INFO GPL-0084] 1.0%RC: 0.46414588938166357
[INFO GPL-0085] 2.0%RC: 0.457772006579378
[INFO GPL-0086] 5.0%RC: 0.43788869634606326
[INFO GPL-0087] FinalRC: 0.46896267
[INFO GPL-0077] FinalRC lower than targetRC(1.01), routability not needed.
[NesterovSolve] Iter:  360 overflow: 0.296 HPWL: 1049442820
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 5.99e-09
[INFO GPL-0103] Timing-driven: weighted 255 nets.
[NesterovSolve] Iter:  370 overflow: 0.240 HPWL: 1052026704
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 5.96e-09
[INFO GPL-0103] Timing-driven: weighted 252 nets.
[NesterovSolve] Iter:  380 overflow: 0.155 HPWL: 1056822126
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 5.95e-09
[INFO GPL-0103] Timing-driven: weighted 255 nets.
[NesterovSolve] Iter:  390 overflow: 0.234 HPWL: 1038680140
[NesterovSolve] Iter:  400 overflow: 0.205 HPWL: 1035264431
[NesterovSolve] Iter:  410 overflow: 0.179 HPWL: 1033957786
[NesterovSolve] Iter:  420 overflow: 0.154 HPWL: 1032136795
[NesterovSolve] Iter:  430 overflow: 0.129 HPWL: 1030906560
[NesterovSolve] Iter:  440 overflow: 0.108 HPWL: 1029866298
[NesterovSolve] Finished with Overflow: 0.096043
Report metrics stage 5, global place...

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 15511 u^2 0% utilization.
Elapsed time: 51:55.43[h:]min:sec. CPU time: user 3657.52 sys 5.08 (117%). Peak memory: 6110184KB.
Running resize.tcl, stage 3_4_place_resized
Perform port buffering...
[INFO RSZ-0027] Inserted 284 input buffers.
[INFO RSZ-0028] Inserted 128 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 640um.
[INFO RSZ-0034] Found 678 slew violations.
[INFO RSZ-0036] Found 69 capacitance violations.
[INFO RSZ-0037] Found 162 long wires.
[INFO RSZ-0038] Inserted 798 buffers in 801 nets.
[INFO RSZ-0039] Resized 902 instances.
Repair tie lo fanout...
Repair tie hi fanout...
Floating nets: 
Report metrics stage 3, resizer...
No registers in design

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 24148 u^2 0% utilization.
Instance count before 49759, after 50969
Pin count before 8638, after 11058
Elapsed time: 0:03.18[h:]min:sec. CPU time: user 2.99 sys 0.19 (100%). Peak memory: 335192KB.
Running detail_place.tcl, stage 3_5_place_dp
Placement Analysis
---------------------------------
total displacement      15722.0 u
average displacement        0.3 u
max displacement           34.1 u
original HPWL          516051.5 u
legalized HPWL         532039.2 u
delta HPWL                    3 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 50969 cells, 462 terminals, 3777 edges, 11520 pins, and 0 blockages.
[INFO DPO-0109] Network stats: inst 51431, edges 3777, pins 11520
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 47988 fixed cells.
[INFO DPO-0318] Collected 3443 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (400140, 400400) - (7999380, 7999600)
[INFO DPO-0310] Assigned 3443 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 1.064394e+09.
[INFO DPO-0302] End of matching; objective is 1.063684e+09, improvement is 0.07 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 1.062058e+09.
[INFO DPO-0307] End of global swaps; objective is 1.062058e+09, improvement is 0.15 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 1.061652e+09.
[INFO DPO-0309] End of vertical swaps; objective is 1.061652e+09, improvement is 0.04 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 1.058649e+09.
[INFO DPO-0305] End of reordering; objective is 1.058649e+09, improvement is 0.28 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 68860 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 68860, swaps 9351, moves 12740 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 1.058649e+09, Scratch cost 1.056314e+09, Incremental cost 1.056314e+09, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 1.056314e+09.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 0.22 percent.
[INFO DPO-0328] End of random improver; improvement is 0.220513 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 1721 cell orientations for row compatibility.
[INFO DPO-0383] Performed 1127 cell flips.
[INFO DPO-0384] End of flipping; objective is 1.052656e+09, improvement is 0.35 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           532039.2 u
Final HPWL              526141.7 u
Delta HPWL                  -1.1 %

[INFO DPL-0020] Mirrored 240 instances
[INFO DPL-0021] HPWL before          526141.7 u
[INFO DPL-0022] HPWL after           526101.7 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .
Report metrics stage 3, detailed place...
No registers in design

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 24148 u^2 0% utilization.
Elapsed time: 0:24.11[h:]min:sec. CPU time: user 19.73 sys 4.37 (99%). Peak memory: 7992444KB.
cp ./results/nangate45/riscv_v_bw_xor/base/3_5_place_dp.odb ./results/nangate45/riscv_v_bw_xor/base/3_place.odb
cp ./results/nangate45/riscv_v_bw_xor/base/2_floorplan.sdc ./results/nangate45/riscv_v_bw_xor/base/3_place.sdc
Running cts.tcl, stage 4_1_cts
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is CLKBUF_X3.
[INFO CTS-0051] Sink buffer is CLKBUF_X3.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    CLKBUF_X3
[INFO CTS-0049] Characterization buffer is CLKBUF_X3.
[WARNING CTS-0083] No clock nets have been found.
[INFO CTS-0008] TritonCTS found 0 clock nets.
[WARNING CTS-0082] No valid clock nets in the design.
[WARNING STA-0450] virtual clock clk can not be propagated.
[INFO RSZ-0058] Using max wire length 640um.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          526101.7 u
legalized HPWL         528024.6 u
delta HPWL                    0 %

repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          528024.6 u
legalized HPWL         528024.6 u
delta HPWL                    0 %

Report metrics stage 4, cts final...
No registers in design

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 24148 u^2 0% utilization.
Elapsed time: 0:21.27[h:]min:sec. CPU time: user 18.25 sys 3.01 (99%). Peak memory: 8059364KB.
cp ./results/nangate45/riscv_v_bw_xor/base/4_1_cts.odb ./results/nangate45/riscv_v_bw_xor/base/4_cts.odb
Running global_route.tcl, stage 5_1_grt
global_route -congestion_report_file ./reports/nangate45/riscv_v_bw_xor/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: metal2
[INFO GRT-0021] Max routing layer: metal10
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer metal1  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1350
[INFO GRT-0088] Layer metal2  Track-Pitch = 0.1900  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal3  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal4  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal5  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal6  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal7  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal8  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal9  Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0088] Layer metal10 Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0019] Found 0 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 82
[INFO GRT-0003] Macros: 0
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 0

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
metal1     Horizontal          0             0          0.00%
metal2     Vertical     39892608      25249755          36.71%
metal3     Horizontal   54399184      32623129          40.03%
metal4     Vertical     25387936      14173612          44.17%
metal5     Horizontal   25387936      14500860          42.88%
metal6     Vertical     25387936      14488552          42.93%
metal7     Horizontal    7254240       3235649          55.40%
metal8     Vertical      7254240       3625215          50.03%
metal9     Horizontal    3627120       3621409          0.16%
metal10    Vertical      3627120       3621409          0.16%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 23196
[INFO GRT-0198] Via related Steiner nodes: 560
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 32691
[INFO GRT-0112] Final usage 3D: 351711

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
metal1               0             0            0.00%             0 /  0 /  0
metal2        25249755        118349            0.47%             0 /  0 /  0
metal3        32623129        118304            0.36%             0 /  0 /  0
metal4        14173612          4520            0.03%             0 /  0 /  0
metal5        14500860          4846            0.03%             0 /  0 /  0
metal6        14488552          3813            0.03%             0 /  0 /  0
metal7         3235649          1047            0.03%             0 /  0 /  0
metal8         3625215          1180            0.03%             0 /  0 /  0
metal9         3621409           648            0.02%             0 /  0 /  0
metal10        3621409           931            0.03%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total        115139590        253638            0.22%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 556579 um
[INFO GRT-0014] Routed nets: 3727
[WARNING STA-0450] virtual clock clk can not be propagated.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 640um.
[INFO RSZ-0036] Found 4 capacitance violations.
[INFO RSZ-0037] Found 16 long wires.
[INFO RSZ-0038] Inserted 8 buffers in 10 nets.
[INFO RSZ-0039] Resized 8 instances.
Placement Analysis
---------------------------------
total displacement         49.5 u
average displacement        0.0 u
max displacement           16.3 u
original HPWL          528029.9 u
legalized HPWL         528061.8 u
delta HPWL                    0 %

Repair setup and hold violations...
repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          528061.8 u
legalized HPWL         528061.8 u
delta HPWL                    0 %

Repair antennas...
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Estimate parasitics...
Report metrics stage 5, global route...
No registers in design

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 24136 u^2 0% utilization.
[INFO FLW-0007] clock clk period 15.000000
[INFO FLW-0008] Clock clk period 8.775
[INFO FLW-0009] Clock clk slack 5.763
[WARNING STA-0450] virtual clock clk can not be propagated.
[INFO FLW-0011] Path endpoint count 128
Elapsed time: 0:46.55[h:]min:sec. CPU time: user 46.66 sys 4.82 (110%). Peak memory: 10564472KB.
Running detail_route.tcl, stage 5_2_route
[WARNING STA-0450] virtual clock clk can not be propagated.
detailed_route -output_drc ./reports/nangate45/riscv_v_bw_xor/base/5_route_drc.rpt -output_maze ./results/nangate45/riscv_v_bw_xor/base/maze.log -bottom_routing_layer metal2 -top_routing_layer metal10 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                2000
Number of layers:     21
Number of macros:     135
Number of vias:       33
Number of viarulegen: 19

[INFO DRT-0150] Reading design.

Design:                   riscv_v_bw_xor
Die area:                 ( 0 0 ) ( 8000000 8000000 )
Number of track patterns: 20
Number of DEF vias:       0
Number of components:     50977
Number of terminals:      462
Number of snets:          2
Number of nets:           3785

[INFO DRT-0167] List of default vias:
  Layer via2
    default via: via2_5
  Layer via3
    default via: via3_2
  Layer via4
    default via: via4_0
  Layer via5
    default via: via5_0
  Layer via6
    default via: via6_0
  Layer via7
    default via: via7_0
  Layer via8
    default via: via8_0
  Layer via9
    default via: via9_0
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 154.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete active.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete metal1.
[INFO DRT-0024]   Complete via1.
[INFO DRT-0024]   Complete metal2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete metal3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete metal4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete metal5.
[INFO DRT-0024]   Complete via5.
[INFO DRT-0024]   Complete metal6.
[INFO DRT-0024]   Complete via6.
[INFO DRT-0024]   Complete metal7.
[INFO DRT-0024]   Complete via7.
[INFO DRT-0024]   Complete metal8.
[INFO DRT-0024]   Complete via8.
[INFO DRT-0024]   Complete metal9.
[INFO DRT-0024]   Complete via9.
[INFO DRT-0024]   Complete metal10.
[INFO DRT-0033] active shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] metal1 shape region query size = 477284.
[INFO DRT-0033] via1 shape region query size = 553860.
[INFO DRT-0033] metal2 shape region query size = 369240.
[INFO DRT-0033] via2 shape region query size = 553860.
[INFO DRT-0033] metal3 shape region query size = 369240.
[INFO DRT-0033] via3 shape region query size = 553860.
[INFO DRT-0033] metal4 shape region query size = 202028.
[INFO DRT-0033] via4 shape region query size = 172720.
[INFO DRT-0033] metal5 shape region query size = 34744.
[INFO DRT-0033] via5 shape region query size = 172720.
[INFO DRT-0033] metal6 shape region query size = 34806.
[INFO DRT-0033] via6 shape region query size = 69088.
[INFO DRT-0033] metal7 shape region query size = 17526.
[INFO DRT-0033] via7 shape region query size = 0.
[INFO DRT-0033] metal8 shape region query size = 0.
[INFO DRT-0033] via8 shape region query size = 0.
[INFO DRT-0033] metal9 shape region query size = 0.
[INFO DRT-0033] via9 shape region query size = 0.
[INFO DRT-0033] metal10 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 587 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 150 unique inst patterns.
[INFO DRT-0084]   Complete 1619 groups.
#scanned instances     = 50977
#unique  instances     = 154
#stdCellGenAp          = 6054
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 4122
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 11074
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:56, elapsed time = 00:00:08, memory = 450.14 (MB), peak = 460.92 (MB)

[INFO DRT-0157] Number of guides:     35516

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 1904 STEP 4200 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 1904 STEP 4200 ;
[INFO DRT-0028]   Complete active.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete metal1.
[INFO DRT-0028]   Complete via1.
[INFO DRT-0028]   Complete metal2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete metal3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete metal4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete metal5.
[INFO DRT-0028]   Complete via5.
[INFO DRT-0028]   Complete metal6.
[INFO DRT-0028]   Complete via6.
[INFO DRT-0028]   Complete metal7.
[INFO DRT-0028]   Complete via7.
[INFO DRT-0028]   Complete metal8.
[INFO DRT-0028]   Complete via8.
[INFO DRT-0028]   Complete metal9.
[INFO DRT-0028]   Complete via9.
[INFO DRT-0028]   Complete metal10.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete active (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete metal1 (guide).
[INFO DRT-0035]   Complete via1 (guide).
[INFO DRT-0035]   Complete metal2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete metal3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete metal4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete metal5 (guide).
[INFO DRT-0035]   Complete via5 (guide).
[INFO DRT-0035]   Complete metal6 (guide).
[INFO DRT-0035]   Complete via6 (guide).
[INFO DRT-0035]   Complete metal7 (guide).
[INFO DRT-0035]   Complete via7 (guide).
[INFO DRT-0035]   Complete metal8 (guide).
[INFO DRT-0035]   Complete via8 (guide).
[INFO DRT-0035]   Complete metal9 (guide).
[INFO DRT-0035]   Complete via9 (guide).
[INFO DRT-0035]   Complete metal10 (guide).
[INFO DRT-0036] active guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] metal1 guide region query size = 10027.
[INFO DRT-0036] via1 guide region query size = 0.
[INFO DRT-0036] metal2 guide region query size = 9119.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] metal3 guide region query size = 5665.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] metal4 guide region query size = 1420.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] metal5 guide region query size = 990.
[INFO DRT-0036] via5 guide region query size = 0.
[INFO DRT-0036] metal6 guide region query size = 550.
[INFO DRT-0036] via6 guide region query size = 0.
[INFO DRT-0036] metal7 guide region query size = 167.
[INFO DRT-0036] via7 guide region query size = 0.
[INFO DRT-0036] metal8 guide region query size = 110.
[INFO DRT-0036] via8 guide region query size = 0.
[INFO DRT-0036] metal9 guide region query size = 65.
[INFO DRT-0036] via9 guide region query size = 0.
[INFO DRT-0036] metal10 guide region query size = 24.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 11223 vertical wires in 39 frboxes and 16914 horizontal wires in 39 frboxes.
[INFO DRT-0186] Done with 3977 vertical wires in 39 frboxes and 3731 horizontal wires in 39 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:02, memory = 531.27 (MB), peak = 531.27 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 741.64 (MB), peak = 741.64 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 913.89 (MB).
    Completing 20% with 193 violations.
    elapsed time = 00:00:06, memory = 983.02 (MB).
    Completing 30% with 290 violations.
    elapsed time = 00:00:10, memory = 1004.14 (MB).
    Completing 40% with 478 violations.
    elapsed time = 00:00:14, memory = 1033.02 (MB).
    Completing 50% with 532 violations.
    elapsed time = 00:00:19, memory = 1033.14 (MB).
    Completing 60% with 532 violations.
    elapsed time = 00:00:19, memory = 1033.14 (MB).
    Completing 70% with 872 violations.
    elapsed time = 00:00:27, memory = 1043.52 (MB).
    Completing 80% with 1081 violations.
    elapsed time = 00:00:31, memory = 1052.64 (MB).
    Completing 90% with 1322 violations.
    elapsed time = 00:00:38, memory = 1078.02 (MB).
    Completing 100% with 1567 violations.
    elapsed time = 00:00:44, memory = 1078.02 (MB).
[INFO DRT-0199]   Number of violations = 1898.
Viol/Layer      metal1   via1 metal2   via2 metal3 metal4   via4 metal5   via5 metal6   via7   via9
Cut Spacing          0      2      0      5      0      0      8      0      2      0      1      1
Metal Spacing       20      0    107      0     17      3      0      0      0      0      0      0
Recheck              0      0    245      0     56     17      0     10      0      3      0      0
Short                0      0   1182      1    211      6      0      1      0      0      0      0
[INFO DRT-0267] cpu time = 00:03:11, elapsed time = 00:00:44, memory = 1238.77 (MB), peak = 1238.77 (MB)
Total wire length = 535290 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 249305 um.
Total wire length on LAYER metal3 = 249209 um.
Total wire length on LAYER metal4 = 10088 um.
Total wire length on LAYER metal5 = 10381 um.
Total wire length on LAYER metal6 = 8409 um.
Total wire length on LAYER metal7 = 2183 um.
Total wire length on LAYER metal8 = 2453 um.
Total wire length on LAYER metal9 = 1332 um.
Total wire length on LAYER metal10 = 1926 um.
Total number of vias = 27620.
Up-via summary (total 27620):

----------------
 active        0
 metal1    11075
 metal2    12428
 metal3     2004
 metal4     1067
 metal5      658
 metal6      161
 metal7      118
 metal8       67
 metal9       42
----------------
           27620


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1898 violations.
    elapsed time = 00:00:00, memory = 1238.77 (MB).
    Completing 20% with 1875 violations.
    elapsed time = 00:00:06, memory = 1242.39 (MB).
    Completing 30% with 1771 violations.
    elapsed time = 00:00:10, memory = 1250.64 (MB).
    Completing 40% with 1597 violations.
    elapsed time = 00:00:15, memory = 1259.14 (MB).
    Completing 50% with 1474 violations.
    elapsed time = 00:00:20, memory = 1259.14 (MB).
    Completing 60% with 1434 violations.
    elapsed time = 00:00:21, memory = 1259.14 (MB).
    Completing 70% with 1397 violations.
    elapsed time = 00:00:25, memory = 1259.14 (MB).
    Completing 80% with 1343 violations.
    elapsed time = 00:00:29, memory = 1259.14 (MB).
    Completing 90% with 1244 violations.
    elapsed time = 00:00:36, memory = 1285.02 (MB).
    Completing 100% with 1032 violations.
    elapsed time = 00:00:40, memory = 1285.02 (MB).
[INFO DRT-0199]   Number of violations = 1032.
Viol/Layer        via1 metal2   via2 metal3 metal4   via4
Cut Spacing          1      0      8      0      0      2
Metal Spacing        0    133      0     17      0      0
Short                0    740      0    129      2      0
[INFO DRT-0267] cpu time = 00:03:08, elapsed time = 00:00:41, memory = 1291.02 (MB), peak = 1291.02 (MB)
Total wire length = 534887 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 248987 um.
Total wire length on LAYER metal3 = 249088 um.
Total wire length on LAYER metal4 = 10170 um.
Total wire length on LAYER metal5 = 10352 um.
Total wire length on LAYER metal6 = 8474 um.
Total wire length on LAYER metal7 = 2191 um.
Total wire length on LAYER metal8 = 2419 um.
Total wire length on LAYER metal9 = 1313 um.
Total wire length on LAYER metal10 = 1889 um.
Total number of vias = 27416.
Up-via summary (total 27416):

----------------
 active        0
 metal1    11074
 metal2    12254
 metal3     2048
 metal4     1048
 metal5      653
 metal6      147
 metal7      104
 metal8       58
 metal9       30
----------------
           27416


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1032 violations.
    elapsed time = 00:00:00, memory = 1291.02 (MB).
    Completing 20% with 1027 violations.
    elapsed time = 00:00:01, memory = 1291.02 (MB).
    Completing 30% with 1082 violations.
    elapsed time = 00:00:05, memory = 1291.02 (MB).
    Completing 40% with 1072 violations.
    elapsed time = 00:00:11, memory = 1291.02 (MB).
    Completing 50% with 1063 violations.
    elapsed time = 00:00:14, memory = 1291.02 (MB).
    Completing 60% with 1026 violations.
    elapsed time = 00:00:16, memory = 1291.02 (MB).
    Completing 70% with 1018 violations.
    elapsed time = 00:00:18, memory = 1106.35 (MB).
    Completing 80% with 1010 violations.
    elapsed time = 00:00:18, memory = 1106.35 (MB).
    Completing 90% with 865 violations.
    elapsed time = 00:00:23, memory = 1106.35 (MB).
    Completing 100% with 870 violations.
    elapsed time = 00:00:24, memory = 1106.35 (MB).
[INFO DRT-0199]   Number of violations = 870.
Viol/Layer      metal2   via2 metal3 metal4   via4 metal5
Cut Spacing          0      6      0      0      2      0
Metal Spacing      120      0     12      0      0      2
Short              571      0    155      2      0      0
[INFO DRT-0267] cpu time = 00:00:49, elapsed time = 00:00:24, memory = 1289.98 (MB), peak = 1291.02 (MB)
Total wire length = 534775 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 248999 um.
Total wire length on LAYER metal3 = 249070 um.
Total wire length on LAYER metal4 = 10113 um.
Total wire length on LAYER metal5 = 10378 um.
Total wire length on LAYER metal6 = 8495 um.
Total wire length on LAYER metal7 = 2194 um.
Total wire length on LAYER metal8 = 2377 um.
Total wire length on LAYER metal9 = 1299 um.
Total wire length on LAYER metal10 = 1846 um.
Total number of vias = 27349.
Up-via summary (total 27349):

----------------
 active        0
 metal1    11074
 metal2    12287
 metal3     2027
 metal4     1054
 metal5      639
 metal6      124
 metal7       80
 metal8       44
 metal9       20
----------------
           27349


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 870 violations.
    elapsed time = 00:00:00, memory = 1289.98 (MB).
    Completing 20% with 798 violations.
    elapsed time = 00:00:02, memory = 1289.98 (MB).
    Completing 30% with 752 violations.
    elapsed time = 00:00:05, memory = 1289.98 (MB).
    Completing 40% with 635 violations.
    elapsed time = 00:00:06, memory = 1304.23 (MB).
    Completing 50% with 619 violations.
    elapsed time = 00:00:07, memory = 1304.23 (MB).
    Completing 60% with 619 violations.
    elapsed time = 00:00:07, memory = 1304.23 (MB).
    Completing 70% with 526 violations.
    elapsed time = 00:00:13, memory = 1304.23 (MB).
    Completing 80% with 412 violations.
    elapsed time = 00:00:14, memory = 1304.23 (MB).
    Completing 90% with 278 violations.
    elapsed time = 00:00:22, memory = 1324.10 (MB).
    Completing 100% with 182 violations.
    elapsed time = 00:00:24, memory = 1324.10 (MB).
[INFO DRT-0199]   Number of violations = 182.
Viol/Layer      metal2   via2 metal3 metal4
Cut Spacing          0      3      0      0
Metal Spacing       23      0      4      5
Short               92      0     55      0
[INFO DRT-0267] cpu time = 00:00:48, elapsed time = 00:00:24, memory = 1146.52 (MB), peak = 1324.10 (MB)
Total wire length = 534805 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 248393 um.
Total wire length on LAYER metal3 = 248963 um.
Total wire length on LAYER metal4 = 10639 um.
Total wire length on LAYER metal5 = 10548 um.
Total wire length on LAYER metal6 = 8545 um.
Total wire length on LAYER metal7 = 2195 um.
Total wire length on LAYER metal8 = 2369 um.
Total wire length on LAYER metal9 = 1306 um.
Total wire length on LAYER metal10 = 1843 um.
Total number of vias = 27957.
Up-via summary (total 27957):

----------------
 active        0
 metal1    11074
 metal2    12532
 metal3     2327
 metal4     1097
 metal5      658
 metal6      125
 metal7       80
 metal8       44
 metal9       20
----------------
           27957


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 182 violations.
    elapsed time = 00:00:00, memory = 1146.52 (MB).
    Completing 20% with 161 violations.
    elapsed time = 00:00:00, memory = 1146.52 (MB).
    Completing 30% with 161 violations.
    elapsed time = 00:00:00, memory = 1146.52 (MB).
    Completing 40% with 152 violations.
    elapsed time = 00:00:01, memory = 1146.52 (MB).
    Completing 50% with 144 violations.
    elapsed time = 00:00:01, memory = 1146.52 (MB).
    Completing 60% with 144 violations.
    elapsed time = 00:00:01, memory = 1146.52 (MB).
    Completing 70% with 120 violations.
    elapsed time = 00:00:03, memory = 1146.52 (MB).
    Completing 80% with 120 violations.
    elapsed time = 00:00:03, memory = 1146.52 (MB).
    Completing 90% with 25 violations.
    elapsed time = 00:00:10, memory = 1149.65 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:10, memory = 1149.65 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer      metal2 metal3
Metal Spacing        5      0
Short               12      2
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:10, memory = 1327.02 (MB), peak = 1327.02 (MB)
Total wire length = 534810 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 248357 um.
Total wire length on LAYER metal3 = 248941 um.
Total wire length on LAYER metal4 = 10673 um.
Total wire length on LAYER metal5 = 10570 um.
Total wire length on LAYER metal6 = 8552 um.
Total wire length on LAYER metal7 = 2195 um.
Total wire length on LAYER metal8 = 2370 um.
Total wire length on LAYER metal9 = 1306 um.
Total wire length on LAYER metal10 = 1843 um.
Total number of vias = 27998.
Up-via summary (total 27998):

----------------
 active        0
 metal1    11074
 metal2    12541
 metal3     2340
 metal4     1109
 metal5      666
 metal6      124
 metal7       80
 metal8       44
 metal9       20
----------------
           27998


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 1327.02 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 1327.02 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 1327.02 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:03, memory = 1330.40 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:04, memory = 1330.40 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:04, memory = 1330.40 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:05, memory = 1330.40 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:05, memory = 1330.40 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:05, memory = 1330.40 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:05, memory = 1330.40 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer      metal2
Short                5
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:06, memory = 1251.48 (MB), peak = 1330.40 (MB)
Total wire length = 534805 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 248348 um.
Total wire length on LAYER metal3 = 248942 um.
Total wire length on LAYER metal4 = 10668 um.
Total wire length on LAYER metal5 = 10572 um.
Total wire length on LAYER metal6 = 8565 um.
Total wire length on LAYER metal7 = 2195 um.
Total wire length on LAYER metal8 = 2363 um.
Total wire length on LAYER metal9 = 1304 um.
Total wire length on LAYER metal10 = 1843 um.
Total number of vias = 27998.
Up-via summary (total 27998):

----------------
 active        0
 metal1    11074
 metal2    12538
 metal3     2339
 metal4     1110
 metal5      668
 metal6      125
 metal7       80
 metal8       44
 metal9       20
----------------
           27998


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 1251.48 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 1251.48 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 1251.48 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:05, memory = 1263.61 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:05, memory = 1263.61 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:05, memory = 1263.61 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:05, memory = 1263.61 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:05, memory = 1263.61 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:06, memory = 1263.61 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:06, memory = 1263.61 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer      metal2
Short                1
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:06, memory = 1342.48 (MB), peak = 1342.48 (MB)
Total wire length = 534798 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 248346 um.
Total wire length on LAYER metal3 = 248935 um.
Total wire length on LAYER metal4 = 10677 um.
Total wire length on LAYER metal5 = 10574 um.
Total wire length on LAYER metal6 = 8557 um.
Total wire length on LAYER metal7 = 2195 um.
Total wire length on LAYER metal8 = 2363 um.
Total wire length on LAYER metal9 = 1304 um.
Total wire length on LAYER metal10 = 1843 um.
Total number of vias = 27996.
Up-via summary (total 27996):

----------------
 active        0
 metal1    11074
 metal2    12535
 metal3     2343
 metal4     1109
 metal5      666
 metal6      125
 metal7       80
 metal8       44
 metal9       20
----------------
           27996


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1342.48 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1342.48 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1342.48 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:04, memory = 1342.48 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:04, memory = 1342.48 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:04, memory = 1342.48 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:04, memory = 1342.48 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:04, memory = 1342.48 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:04, memory = 1342.48 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:04, memory = 1342.48 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer      metal2
Short                1
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:05, memory = 1342.61 (MB), peak = 1342.61 (MB)
Total wire length = 534798 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 248346 um.
Total wire length on LAYER metal3 = 248935 um.
Total wire length on LAYER metal4 = 10677 um.
Total wire length on LAYER metal5 = 10574 um.
Total wire length on LAYER metal6 = 8557 um.
Total wire length on LAYER metal7 = 2195 um.
Total wire length on LAYER metal8 = 2363 um.
Total wire length on LAYER metal9 = 1304 um.
Total wire length on LAYER metal10 = 1843 um.
Total number of vias = 27996.
Up-via summary (total 27996):

----------------
 active        0
 metal1    11074
 metal2    12535
 metal3     2343
 metal4     1109
 metal5      666
 metal6      125
 metal7       80
 metal8       44
 metal9       20
----------------
           27996


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1342.61 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1342.61 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1342.61 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:03, memory = 1342.61 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:03, memory = 1342.61 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:03, memory = 1342.61 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:03, memory = 1342.61 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:03, memory = 1342.61 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:03, memory = 1342.61 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:03, memory = 1342.61 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer      metal2
Short                1
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:04, memory = 1260.55 (MB), peak = 1342.61 (MB)
Total wire length = 534798 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 248346 um.
Total wire length on LAYER metal3 = 248935 um.
Total wire length on LAYER metal4 = 10677 um.
Total wire length on LAYER metal5 = 10574 um.
Total wire length on LAYER metal6 = 8557 um.
Total wire length on LAYER metal7 = 2195 um.
Total wire length on LAYER metal8 = 2363 um.
Total wire length on LAYER metal9 = 1304 um.
Total wire length on LAYER metal10 = 1843 um.
Total number of vias = 27996.
Up-via summary (total 27996):

----------------
 active        0
 metal1    11074
 metal2    12535
 metal3     2343
 metal4     1109
 metal5      666
 metal6      125
 metal7       80
 metal8       44
 metal9       20
----------------
           27996


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1260.55 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1260.55 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1260.55 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:01, memory = 1260.55 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:01, memory = 1260.55 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:01, memory = 1260.55 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:01, memory = 1260.55 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 1260.55 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 1260.55 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 1260.55 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:01, memory = 1342.43 (MB), peak = 1342.61 (MB)
Total wire length = 534802 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 248338 um.
Total wire length on LAYER metal3 = 248935 um.
Total wire length on LAYER metal4 = 10680 um.
Total wire length on LAYER metal5 = 10581 um.
Total wire length on LAYER metal6 = 8560 um.
Total wire length on LAYER metal7 = 2195 um.
Total wire length on LAYER metal8 = 2363 um.
Total wire length on LAYER metal9 = 1304 um.
Total wire length on LAYER metal10 = 1843 um.
Total number of vias = 28005.
Up-via summary (total 28005):

----------------
 active        0
 metal1    11074
 metal2    12544
 metal3     2343
 metal4     1107
 metal5      668
 metal6      125
 metal7       80
 metal8       44
 metal9       20
----------------
           28005


[INFO DRT-0198] Complete detail routing.
Total wire length = 534802 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 248338 um.
Total wire length on LAYER metal3 = 248935 um.
Total wire length on LAYER metal4 = 10680 um.
Total wire length on LAYER metal5 = 10581 um.
Total wire length on LAYER metal6 = 8560 um.
Total wire length on LAYER metal7 = 2195 um.
Total wire length on LAYER metal8 = 2363 um.
Total wire length on LAYER metal9 = 1304 um.
Total wire length on LAYER metal10 = 1843 um.
Total number of vias = 28005.
Up-via summary (total 28005):

----------------
 active        0
 metal1    11074
 metal2    12544
 metal3     2343
 metal4     1107
 metal5      668
 metal6      125
 metal7       80
 metal8       44
 metal9       20
----------------
           28005


[INFO DRT-0267] cpu time = 00:08:56, elapsed time = 00:02:49, memory = 1342.43 (MB), peak = 1342.61 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 3:05.04[h:]min:sec. CPU time: user 609.96 sys 1.22 (330%). Peak memory: 1375668KB.
Running fillcell.tcl, stage 5_3_fillcell
[WARNING STA-0450] virtual clock clk can not be propagated.
filler_placement FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 FILLCELL_X16 FILLCELL_X32
[INFO DPL-0001] Placed 1808422 filler instances.
Elapsed time: 0:24.55[h:]min:sec. CPU time: user 19.51 sys 5.03 (99%). Peak memory: 8833236KB.
cp ./results/nangate45/riscv_v_bw_xor/base/5_3_fillcell.odb ./results/nangate45/riscv_v_bw_xor/base/5_route.odb
cp ./results/nangate45/riscv_v_bw_xor/base/4_cts.sdc ./results/nangate45/riscv_v_bw_xor/base/5_route.sdc
Running density_fill.tcl, stage 6_1_fill
exec cp ./results/nangate45/riscv_v_bw_xor/base/5_route.odb ./results/nangate45/riscv_v_bw_xor/base/6_1_fill.odb
Elapsed time: 0:03.50[h:]min:sec. CPU time: user 2.72 sys 0.77 (100%). Peak memory: 966212KB.
cp ./results/nangate45/riscv_v_bw_xor/base/5_route.sdc ./results/nangate45/riscv_v_bw_xor/base/6_1_fill.sdc
Running final_report.tcl, stage 6_report
[WARNING STA-0450] virtual clock clk can not be propagated.
Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0435] Reading extraction model file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation riscv_v_bw_xor (max_merge_res 50.0) ...
[INFO RCX-0040] Final 17489 rc segments
[INFO RCX-0439] Coupling Cap extraction riscv_v_bw_xor ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0442] 17% of 31549 wires extracted
[INFO RCX-0442] 23% of 31549 wires extracted
[INFO RCX-0442] 28% of 31549 wires extracted
[INFO RCX-0442] 52% of 31549 wires extracted
[INFO RCX-0442] 63% of 31549 wires extracted
[INFO RCX-0442] 74% of 31549 wires extracted
[INFO RCX-0442] 79% of 31549 wires extracted
[INFO RCX-0442] 100% of 31549 wires extracted
[INFO RCX-0045] Extract 3785 nets, 21224 rsegs, 21224 caps, 42003 ccs
[INFO RCX-0443] 3785 nets finished
[INFO PSM-0040] All shapes on net VDD are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VDD
Corner           : default
Supply voltage   : 1.10e+00 V
Worstcase voltage: 1.10e+00 V
Average voltage  : 1.10e+00 V
Average IR drop  : 5.81e-06 V
Worstcase IR drop: 4.30e-04 V
Percentage drop  : 0.04 %
######################################
[INFO PSM-0040] All shapes on net VSS are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VSS
Corner           : default
Supply voltage   : 0.00e+00 V
Worstcase voltage: 7.94e-04 V
Average voltage  : 7.16e-06 V
Average IR drop  : 7.16e-06 V
Worstcase IR drop: 7.94e-04 V
Percentage drop  : 0.07 %
######################################
Cell type report:                       Count       Area
  Fill cell                           1808422 14413622.57
  Tap cell                              47526   12641.92
  Timing Repair Buffer                   1218    7706.55
  Inverter                                 90      90.44
  Multi-Input combinational cell         2143    3696.60
  Total                               1859399 14437758.08
Report metrics stage 6, finish...
No registers in design

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 24136 u^2 0% utilization.
Elapsed time: 5:07.80[h:]min:sec. CPU time: user 297.76 sys 5.19 (98%). Peak memory: 6757732KB.
cp ./results/nangate45/riscv_v_bw_xor/base/5_route.sdc ./results/nangate45/riscv_v_bw_xor/base/6_final.sdc
cp /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef ./objects/nangate45/riscv_v_bw_xor/base/klayout_tech.lef
sed 's,<lef-files>.*</lef-files>,<lef-files>../../../../../tools/openROAD/flow/objects/nangate45/riscv_v_bw_xor/base/klayout_tech.lef</lef-files> <lef-files>../../../../../tools/openROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef</lef-files>,g' /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/FreePDK45.lyt > ./objects/nangate45/riscv_v_bw_xor/base/klayout.lyt
sed -i 's,<map-file>.*</map-file>,<map-file>/home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/*map</map-file>,g' ./objects/nangate45/riscv_v_bw_xor/base/klayout.lyt
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' stdbuf -o L /usr/bin/klayout -zz -rd design_name=riscv_v_bw_xor \
        -rd in_def=./results/nangate45/riscv_v_bw_xor/base/6_final.def \
        -rd in_files="/home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/gds/NangateOpenCellLibrary.gds  " \
        -rd seal_file="" \
        -rd out_file=./results/nangate45/riscv_v_bw_xor/base/6_1_merged.gds \
        -rd tech_file=./objects/nangate45/riscv_v_bw_xor/base/klayout.lyt \
        -rd layer_map= \
        -r /home/ubuntu/mbucio/tools/openROAD/flow/util/def2stream.py) 2>&1 | tee ./logs/nangate45/riscv_v_bw_xor/base/6_1_merge.log
[INFO] Reporting cells prior to loading DEF ...
[INFO] Reading DEF ...
[INFO] Clearing cells...
[INFO] Merging GDS/OAS files...
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/gds/NangateOpenCellLibrary.gds
[INFO] Copying toplevel cell 'riscv_v_bw_xor'
[INFO] Checking for missing cell from GDS/OAS...
[INFO] Found GDS_ALLOW_EMPTY variable.
[INFO] All LEF cells have matching GDS/OAS cells
[INFO] Checking for orphan cell in the final layout...
[INFO] No orphan cells
[INFO] Writing out GDS/OAS './results/nangate45/riscv_v_bw_xor/base/6_1_merged.gds'
Elapsed time: 0:23.90[h:]min:sec. CPU time: user 22.43 sys 1.46 (99%). Peak memory: 3721864KB.
cp results/nangate45/riscv_v_bw_xor/base/6_1_merged.gds results/nangate45/riscv_v_bw_xor/base/6_final.gds
./logs/nangate45/riscv_v_bw_xor/base
Log                            Elapsed seconds Peak Memory/MB
1_1_yosys                                    3             41
1_1_yosys_canonicalize                       0             45
1_1_yosys_hier_report                        0             12
2_1_floorplan                                0            129
2_2_floorplan_io                             0            122
2_3_floorplan_tdms                           0             98
2_4_floorplan_macro                          0            121
2_5_floorplan_tapcell                        0            138
2_6_floorplan_pdn                            4            212
3_1_place_gp_skip_io                      3474           3178
3_2_place_iop                                0            195
3_3_place_gp                              3115           5966
3_4_place_resized                            3            327
3_5_place_dp                                24           7805
4_1_cts                                     21           7870
5_1_grt                                     46          10316
5_2_route                                  185           1343
5_3_fillcell                                24           8626
6_1_fill                                     3            943
6_1_merge                                   23           3634
6_report                                   307           6599
Total                                     7232          10316
 M2 = 14248 um.
Total wire length on LAYER M3 = 17884 um.
Total wire length on LAYER M4 = 5030 um.
Total wire length on LAYER M5 = 1586 um.
Total wire length on LAYER M6 = 33 um.
Total wire length on LAYER M7 = 2 um.
Total wire length on LAYER M8 = 7 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24771.
Up-via summary (total 24771):

----------------
 Active        0
     M1     8968
     M2    12754
     M3     2522
     M4      484
     M5       29
     M6       12
     M7        2
     M8        0
     M9        0
----------------
           24771


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 3525.94 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 3525.94 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:01, memory = 3525.94 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:01, memory = 3525.94 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:01, memory = 3525.94 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:01, memory = 3525.94 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:01, memory = 3525.94 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:03, memory = 3525.94 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:03, memory = 3525.94 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:03, memory = 3525.94 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer          M5
EOL                  1
Metal Spacing        7
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:03, memory = 3525.94 (MB), peak = 4080.91 (MB)
Total wire length = 38822 um.
Total wire length on LAYER M1 = 29 um.
Total wire length on LAYER M2 = 14249 um.
Total wire length on LAYER M3 = 17884 um.
Total wire length on LAYER M4 = 5030 um.
Total wire length on LAYER M5 = 1587 um.
Total wire length on LAYER M6 = 32 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 7 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24773.
Up-via summary (total 24773):

----------------
 Active        0
     M1     8968
     M2    12756
     M3     2526
     M4      484
     M5       29
     M6        8
     M7        2
     M8        0
     M9        0
----------------
           24773


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 3525.94 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 3525.94 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:01, memory = 3525.74 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:01, memory = 3525.74 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:01, memory = 3525.74 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:01, memory = 3525.74 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:01, memory = 3525.74 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:03, memory = 3525.77 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:03, memory = 3525.77 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:03, memory = 3525.77 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer          M5
Metal Spacing        6
Short                1
eolKeepOut           1
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 3525.77 (MB), peak = 4080.91 (MB)
Total wire length = 38822 um.
Total wire length on LAYER M1 = 29 um.
Total wire length on LAYER M2 = 14249 um.
Total wire length on LAYER M3 = 17884 um.
Total wire length on LAYER M4 = 5030 um.
Total wire length on LAYER M5 = 1586 um.
Total wire length on LAYER M6 = 33 um.
Total wire length on LAYER M7 = 1 um.
Total wire length on LAYER M8 = 7 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24773.
Up-via summary (total 24773):

----------------
 Active        0
     M1     8968
     M2    12758
     M3     2524
     M4      482
     M5       29
     M6       10
     M7        2
     M8        0
     M9        0
----------------
           24773


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 3525.77 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 3525.77 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 3525.85 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 3525.85 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 3525.85 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:01, memory = 3525.85 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:01, memory = 3525.85 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:03, memory = 3525.85 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:03, memory = 3525.85 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:03, memory = 3525.85 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer          M5
EOL                  1
Metal Spacing        7
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:04, memory = 3525.85 (MB), peak = 4080.91 (MB)
Total wire length = 38822 um.
Total wire length on LAYER M1 = 29 um.
Total wire length on LAYER M2 = 14249 um.
Total wire length on LAYER M3 = 17885 um.
Total wire length on LAYER M4 = 5030 um.
Total wire length on LAYER M5 = 1586 um.
Total wire length on LAYER M6 = 32 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 7 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24773.
Up-via summary (total 24773):

----------------
 Active        0
     M1     8968
     M2    12760
     M3     2526
     M4      482
     M5       27
     M6        8
     M7        2
     M8        0
     M9        0
----------------
           24773


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 3525.85 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 3525.85 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:02, memory = 3525.92 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:02, memory = 3525.92 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:02, memory = 3525.92 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:02, memory = 3525.92 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:03, memory = 3525.92 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:07, memory = 3525.93 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:07, memory = 3525.93 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:07, memory = 3525.93 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer          M2     M5
EOL                  0      2
Metal Spacing        0      8
Short                1      0
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:07, memory = 3525.93 (MB), peak = 4080.91 (MB)
Total wire length = 38803 um.
Total wire length on LAYER M1 = 28 um.
Total wire length on LAYER M2 = 14091 um.
Total wire length on LAYER M3 = 17847 um.
Total wire length on LAYER M4 = 5161 um.
Total wire length on LAYER M5 = 1612 um.
Total wire length on LAYER M6 = 55 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 6 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24894.
Up-via summary (total 24894):

----------------
 Active        0
     M1     8940
     M2    12673
     M3     2714
     M4      517
     M5       44
     M6        4
     M7        2
     M8        0
     M9        0
----------------
           24894


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 3525.93 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:00, memory = 3525.93 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:00, memory = 3525.93 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:00, memory = 3525.93 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:00, memory = 3525.93 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:00, memory = 3525.93 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:01, memory = 3525.93 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:01, memory = 3525.93 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:01, memory = 3525.93 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:02, memory = 3525.93 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer          M5
EOL                  2
Metal Spacing        6
Short                1
eolKeepOut           1
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 3525.93 (MB), peak = 4080.91 (MB)
Total wire length = 38802 um.
Total wire length on LAYER M1 = 28 um.
Total wire length on LAYER M2 = 14091 um.
Total wire length on LAYER M3 = 17847 um.
Total wire length on LAYER M4 = 5160 um.
Total wire length on LAYER M5 = 1612 um.
Total wire length on LAYER M6 = 54 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 6 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24886.
Up-via summary (total 24886):

----------------
 Active        0
     M1     8942
     M2    12669
     M3     2710
     M4      515
     M5       44
     M6        4
     M7        2
     M8        0
     M9        0
----------------
           24886


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 3525.93 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 3525.93 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 3525.93 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 3525.93 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 3525.93 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:00, memory = 3525.93 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:00, memory = 3525.93 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:01, memory = 3525.93 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:01, memory = 3525.93 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:01, memory = 3525.93 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer          M5
EOL                  1
Metal Spacing        5
Short                2
eolKeepOut           2
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3525.93 (MB), peak = 4080.91 (MB)
Total wire length = 38802 um.
Total wire length on LAYER M1 = 28 um.
Total wire length on LAYER M2 = 14090 um.
Total wire length on LAYER M3 = 17845 um.
Total wire length on LAYER M4 = 5160 um.
Total wire length on LAYER M5 = 1612 um.
Total wire length on LAYER M6 = 56 um.
Total wire length on LAYER M7 = 1 um.
Total wire length on LAYER M8 = 6 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24892.
Up-via summary (total 24892):

----------------
 Active        0
     M1     8942
     M2    12669
     M3     2712
     M4      515
     M5       46
     M6        6
     M7        2
     M8        0
     M9        0
----------------
           24892


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 3525.93 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 3525.93 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 3525.93 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 3525.93 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 3525.93 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 3525.93 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 3525.93 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 3525.90 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 3525.90 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 3525.90 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M5
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3525.90 (MB), peak = 4080.91 (MB)
Total wire length = 38802 um.
Total wire length on LAYER M1 = 28 um.
Total wire length on LAYER M2 = 14089 um.
Total wire length on LAYER M3 = 17846 um.
Total wire length on LAYER M4 = 5161 um.
Total wire length on LAYER M5 = 1612 um.
Total wire length on LAYER M6 = 55 um.
Total wire length on LAYER M7 = 1 um.
Total wire length on LAYER M8 = 6 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24892.
Up-via summary (total 24892):

----------------
 Active        0
     M1     8942
     M2    12669
     M3     2712
     M4      515
     M5       46
     M6        6
     M7        2
     M8        0
     M9        0
----------------
           24892


[INFO DRT-0195] Start 21st optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 3525.90 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 3525.90 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 3525.90 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 3525.90 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 3525.90 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 3525.90 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:01, memory = 3525.90 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:02, memory = 3525.88 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:02, memory = 3525.88 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:02, memory = 3525.88 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M5
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3525.88 (MB), peak = 4080.91 (MB)
Total wire length = 38802 um.
Total wire length on LAYER M1 = 28 um.
Total wire length on LAYER M2 = 14089 um.
Total wire length on LAYER M3 = 17846 um.
Total wire length on LAYER M4 = 5161 um.
Total wire length on LAYER M5 = 1612 um.
Total wire length on LAYER M6 = 55 um.
Total wire length on LAYER M7 = 1 um.
Total wire length on LAYER M8 = 6 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24892.
Up-via summary (total 24892):

----------------
 Active        0
     M1     8942
     M2    12669
     M3     2712
     M4      515
     M5       46
     M6        6
     M7        2
     M8        0
     M9        0
----------------
           24892


[INFO DRT-0195] Start 22nd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 3525.88 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 3525.88 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:01, memory = 3525.88 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:01, memory = 3525.88 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:01, memory = 3525.88 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:01, memory = 3525.88 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:01, memory = 3525.88 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:02, memory = 3525.88 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:02, memory = 3525.88 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:02, memory = 3525.88 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M5
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3525.88 (MB), peak = 4080.91 (MB)
Total wire length = 38802 um.
Total wire length on LAYER M1 = 28 um.
Total wire length on LAYER M2 = 14089 um.
Total wire length on LAYER M3 = 17846 um.
Total wire length on LAYER M4 = 5161 um.
Total wire length on LAYER M5 = 1612 um.
Total wire length on LAYER M6 = 55 um.
Total wire length on LAYER M7 = 1 um.
Total wire length on LAYER M8 = 6 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24892.
Up-via summary (total 24892):

----------------
 Active        0
     M1     8942
     M2    12669
     M3     2712
     M4      515
     M5       46
     M6        6
     M7        2
     M8        0
     M9        0
----------------
           24892


[INFO DRT-0195] Start 23rd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 3525.88 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 3525.88 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:01, memory = 3525.88 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:01, memory = 3525.88 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:01, memory = 3525.88 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:01, memory = 3525.88 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:01, memory = 3525.88 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 3525.88 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 3525.88 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 3525.88 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3525.88 (MB), peak = 4080.91 (MB)
Total wire length = 38802 um.
Total wire length on LAYER M1 = 28 um.
Total wire length on LAYER M2 = 14091 um.
Total wire length on LAYER M3 = 17846 um.
Total wire length on LAYER M4 = 5159 um.
Total wire length on LAYER M5 = 1613 um.
Total wire length on LAYER M6 = 55 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 6 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24896.
Up-via summary (total 24896):

----------------
 Active        0
     M1     8944
     M2    12669
     M3     2712
     M4      517
     M5       46
     M6        6
     M7        2
     M8        0
     M9        0
----------------
           24896


[INFO DRT-0198] Complete detail routing.
Total wire length = 38802 um.
Total wire length on LAYER M1 = 28 um.
Total wire length on LAYER M2 = 14091 um.
Total wire length on LAYER M3 = 17846 um.
Total wire length on LAYER M4 = 5159 um.
Total wire length on LAYER M5 = 1613 um.
Total wire length on LAYER M6 = 55 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 6 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24896.
Up-via summary (total 24896):

----------------
 Active        0
     M1     8944
     M2    12669
     M3     2712
     M4      517
     M5       46
     M6        6
     M7        2
     M8        0
     M9        0
----------------
           24896


[INFO DRT-0267] cpu time = 00:32:30, elapsed time = 00:06:49, memory = 3525.88 (MB), peak = 4080.91 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 7:09.63[h:]min:sec. CPU time: user 1948.73 sys 83.55 (473%). Peak memory: 4178852KB.
Running fillcell.tcl, stage 5_3_fillcell
[WARNING STA-0450] virtual clock clk can not be propagated.
filler_placement FILLERxp5_ASAP7_75t_R FILLER_ASAP7_75t_R DECAPx1_ASAP7_75t_R DECAPx2_ASAP7_75t_R DECAPx4_ASAP7_75t_R DECAPx6_ASAP7_75t_R DECAPx10_ASAP7_75t_R
[INFO DPL-0001] Placed 289381 filler instances.
Elapsed time: 0:06.90[h:]min:sec. CPU time: user 5.88 sys 0.65 (94%). Peak memory: 1270380KB.
cp ./results/asap7/riscv_v_bw_xor/base/5_3_fillcell.odb ./results/asap7/riscv_v_bw_xor/base/5_route.odb
cp ./results/asap7/riscv_v_bw_xor/base/4_cts.sdc ./results/asap7/riscv_v_bw_xor/base/5_route.sdc
Running density_fill.tcl, stage 6_1_fill
exec cp ./results/asap7/riscv_v_bw_xor/base/5_route.odb ./results/asap7/riscv_v_bw_xor/base/6_1_fill.odb
Elapsed time: 0:02.96[h:]min:sec. CPU time: user 2.64 sys 0.27 (98%). Peak memory: 364652KB.
cp ./results/asap7/riscv_v_bw_xor/base/5_route.sdc ./results/asap7/riscv_v_bw_xor/base/6_1_fill.sdc
Running final_report.tcl, stage 6_report
[WARNING STA-0450] virtual clock clk can not be propagated.
Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0435] Reading extraction model file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation riscv_v_bw_xor (max_merge_res 50.0) ...
[INFO RCX-0040] Final 19689 rc segments
[INFO RCX-0439] Coupling Cap extraction riscv_v_bw_xor ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0442] 13% of 84666 wires extracted
[INFO RCX-0442] 22% of 84666 wires extracted
[INFO RCX-0442] 31% of 84666 wires extracted
[INFO RCX-0442] 45% of 84666 wires extracted
[INFO RCX-0442] 55% of 84666 wires extracted
[INFO RCX-0442] 64% of 84666 wires extracted
[INFO RCX-0442] 89% of 84666 wires extracted
[INFO RCX-0442] 95% of 84666 wires extracted
[INFO RCX-0442] 100% of 84666 wires extracted
[INFO RCX-0045] Extract 2711 nets, 22350 rsegs, 22350 caps, 28924 ccs
[INFO RCX-0443] 2711 nets finished
[INFO PSM-0040] All shapes on net VDD are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VDD
Corner           : default
Supply voltage   : 7.70e-01 V
Worstcase voltage: 7.69e-01 V
Average voltage  : 7.70e-01 V
Average IR drop  : 1.64e-04 V
Worstcase IR drop: 7.37e-04 V
Percentage drop  : 0.10 %
######################################
[INFO PSM-0040] All shapes on net VSS are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VSS
Corner           : default
Supply voltage   : 0.00e+00 V
Worstcase voltage: 7.56e-04 V
Average voltage  : 1.64e-04 V
Average IR drop  : 1.64e-04 V
Worstcase IR drop: 7.56e-04 V
Percentage drop  : 0.10 %
######################################
Cell type report:                       Count       Area
  Fill cell                            289381   89340.55
  Tap cell                               8892     259.29
  Timing Repair Buffer                    538      71.47
  Inverter                                 71       3.98
  Multi-Input combinational cell         1768     225.71
  Total                                300650   89901.01
Report metrics stage 6, finish...
No registers in design

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 560 u^2 1% utilization.
Elapsed time: 4:22.22[h:]min:sec. CPU time: user 258.21 sys 2.84 (99%). Peak memory: 4445364KB.
cp ./results/asap7/riscv_v_bw_xor/base/5_route.sdc ./results/asap7/riscv_v_bw_xor/base/6_final.sdc
cp /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef ./objects/asap7/riscv_v_bw_xor/base/klayout_tech.lef
sed 's,<lef-files>.*</lef-files>,<lef-files>../../../../../tools/openROAD/flow/objects/asap7/riscv_v_bw_xor/base/klayout_tech.lef</lef-files> <lef-files>../../../../../tools/openROAD/flow/platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef</lef-files>,g' /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/KLayout/asap7.lyt > ./objects/asap7/riscv_v_bw_xor/base/klayout.lyt
sed -i 's,<map-file>.*</map-file>,<map-file>/home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/*map</map-file>,g' ./objects/asap7/riscv_v_bw_xor/base/klayout.lyt
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' stdbuf -o L /usr/bin/klayout -zz -rd design_name=riscv_v_bw_xor \
        -rd in_def=./results/asap7/riscv_v_bw_xor/base/6_final.def \
        -rd in_files="/home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/gds/asap7sc7p5t_28_R_220121a.gds  " \
        -rd seal_file="" \
        -rd out_file=./results/asap7/riscv_v_bw_xor/base/6_1_merged.gds \
        -rd tech_file=./objects/asap7/riscv_v_bw_xor/base/klayout.lyt \
        -rd layer_map= \
        -r /home/ubuntu/mbucio/tools/openROAD/flow/util/def2stream.py) 2>&1 | tee ./logs/asap7/riscv_v_bw_xor/base/6_1_merge.log
[INFO] Reporting cells prior to loading DEF ...
[INFO] Reading DEF ...
[INFO] Clearing cells...
[INFO] Merging GDS/OAS files...
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/gds/asap7sc7p5t_28_R_220121a.gds
[INFO] Copying toplevel cell 'riscv_v_bw_xor'
[INFO] Checking for missing cell from GDS/OAS...
[INFO] Found GDS_ALLOW_EMPTY variable.
[INFO] All LEF cells have matching GDS/OAS cells
[INFO] Checking for orphan cell in the final layout...
[INFO] No orphan cells
[INFO] Writing out GDS/OAS './results/asap7/riscv_v_bw_xor/base/6_1_merged.gds'
Elapsed time: 0:04.98[h:]min:sec. CPU time: user 4.66 sys 0.31 (99%). Peak memory: 922256KB.
cp results/asap7/riscv_v_bw_xor/base/6_1_merged.gds results/asap7/riscv_v_bw_xor/base/6_final.gds
./logs/asap7/riscv_v_bw_xor/base
Log                            Elapsed seconds Peak Memory/MB
1_1_yosys                                    4            140
1_1_yosys_canonicalize                       0             83
1_1_yosys_hier_report                        0             12
2_1_floorplan                                2            217
2_2_floorplan_io                             1            210
2_3_floorplan_tdms                           0             98
2_4_floorplan_macro                          1            208
2_5_floorplan_tapcell                        1            211
2_6_floorplan_pdn                            3            241
3_1_place_gp_skip_io                        89            434
3_2_place_iop                                1            230
3_3_place_gp                                97           1271
3_4_place_resized                            3            491
3_5_place_dp                                 5           1103
4_1_cts                                      6           1419
5_1_grt                                     11           1973
5_2_route                                  429           4080
5_3_fillcell                                 6           1240
6_1_fill                                     2            356
6_1_merge                                    4            900
6_report                                   262           4341
Total                                      927           4341
