Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb 23 17:47:18 2024
| Host         : mee085065 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file modulator_wrapper_timing_summary_routed.rpt -pb modulator_wrapper_timing_summary_routed.pb -rpx modulator_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : modulator_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.663        0.000                      0                  227        0.196        0.000                      0                  227        4.500        0.000                       0                   110  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_p  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p               3.663        0.000                      0                  227        0.196        0.000                      0                  227        4.500        0.000                       0                   110  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 pwmmodulator/sine/sine_s_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/pwmmodule/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 3.522ns (56.141%)  route 2.751ns (43.859%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.842     5.605    pwmmodulator/sine/clk_p_IBUF_BUFG
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     8.059 f  pwmmodulator/sine/sine_s_reg/DOADO[11]
                         net (fo=4, routed)           1.292     9.351    pwmmodulator/sine/DOADO[11]
    SLICE_X105Y42        LUT2 (Prop_lut2_I0_O)        0.124     9.475 r  pwmmodulator/sine/gtOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.475    pwmmodulator/pwmmodule/FSM_sequential_state[1]_i_4_0[1]
    SLICE_X105Y42        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.966 r  pwmmodulator/pwmmodule/gtOp_carry__0/CO[1]
                         net (fo=3, routed)           0.482    10.447    pwmmodulator/sine/CO[0]
    SLICE_X104Y41        LUT6 (Prop_lut6_I3_O)        0.329    10.776 r  pwmmodulator/sine/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.978    11.754    pwmmodulator/pwmmodule/fsm_ce/FSM_sequential_state_reg[0]
    SLICE_X102Y43        LUT6 (Prop_lut6_I3_O)        0.124    11.878 r  pwmmodulator/pwmmodule/fsm_ce/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.878    pwmmodulator/pwmmodule/fsm_ce_n_3
    SLICE_X102Y43        FDRE                                         r  pwmmodulator/pwmmodule/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.622    15.105    pwmmodulator/pwmmodule/clk_p_IBUF_BUFG
    SLICE_X102Y43        FDRE                                         r  pwmmodulator/pwmmodule/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.394    15.499    
                         clock uncertainty           -0.035    15.464    
    SLICE_X102Y43        FDRE (Setup_fdre_C_D)        0.077    15.541    pwmmodulator/pwmmodule/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.541    
                         arrival time                         -11.878    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.817ns  (required time - arrival time)
  Source:                 pwmmodulator/freq_ce/freq_cnt_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/freq_ce/freq_cnt_s_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 1.932ns (33.936%)  route 3.761ns (66.064%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 15.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.635ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.873     5.635    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X107Y35        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y35        FDRE (Prop_fdre_C_Q)         0.456     6.091 r  pwmmodulator/freq_ce/freq_cnt_s_reg[4]/Q
                         net (fo=3, routed)           1.107     7.198    pwmmodulator/freq_ce/freq_cnt_s_reg[4]
    SLICE_X108Y37        LUT2 (Prop_lut2_I0_O)        0.124     7.322 r  pwmmodulator/freq_ce/geqOp_carry_i_2__0/O
                         net (fo=1, routed)           0.000     7.322    pwmmodulator/freq_ce/geqOp_carry_i_2__0_n_0
    SLICE_X108Y37        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.702 r  pwmmodulator/freq_ce/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.702    pwmmodulator/freq_ce/geqOp_carry_n_0
    SLICE_X108Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.819 r  pwmmodulator/freq_ce/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.819    pwmmodulator/freq_ce/geqOp_carry__0_n_0
    SLICE_X108Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.936 r  pwmmodulator/freq_ce/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.936    pwmmodulator/freq_ce/geqOp_carry__1_n_0
    SLICE_X108Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.053 r  pwmmodulator/freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.053    pwmmodulator/freq_ce/geqOp_carry__2_n_0
    SLICE_X108Y41        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.307 r  pwmmodulator/freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.805     9.112    pwmmodulator/freq_ce/geqOp_carry__3_n_3
    SLICE_X108Y42        LUT3 (Prop_lut3_I0_O)        0.367     9.479 r  pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.849    11.328    pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X107Y34        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.691    15.174    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X107Y34        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[0]/C
                         clock pessimism              0.435    15.609    
                         clock uncertainty           -0.035    15.574    
    SLICE_X107Y34        FDRE (Setup_fdre_C_R)       -0.429    15.145    pwmmodulator/freq_ce/freq_cnt_s_reg[0]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                  3.817    

Slack (MET) :             3.817ns  (required time - arrival time)
  Source:                 pwmmodulator/freq_ce/freq_cnt_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/freq_ce/freq_cnt_s_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 1.932ns (33.936%)  route 3.761ns (66.064%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 15.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.635ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.873     5.635    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X107Y35        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y35        FDRE (Prop_fdre_C_Q)         0.456     6.091 r  pwmmodulator/freq_ce/freq_cnt_s_reg[4]/Q
                         net (fo=3, routed)           1.107     7.198    pwmmodulator/freq_ce/freq_cnt_s_reg[4]
    SLICE_X108Y37        LUT2 (Prop_lut2_I0_O)        0.124     7.322 r  pwmmodulator/freq_ce/geqOp_carry_i_2__0/O
                         net (fo=1, routed)           0.000     7.322    pwmmodulator/freq_ce/geqOp_carry_i_2__0_n_0
    SLICE_X108Y37        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.702 r  pwmmodulator/freq_ce/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.702    pwmmodulator/freq_ce/geqOp_carry_n_0
    SLICE_X108Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.819 r  pwmmodulator/freq_ce/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.819    pwmmodulator/freq_ce/geqOp_carry__0_n_0
    SLICE_X108Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.936 r  pwmmodulator/freq_ce/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.936    pwmmodulator/freq_ce/geqOp_carry__1_n_0
    SLICE_X108Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.053 r  pwmmodulator/freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.053    pwmmodulator/freq_ce/geqOp_carry__2_n_0
    SLICE_X108Y41        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.307 r  pwmmodulator/freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.805     9.112    pwmmodulator/freq_ce/geqOp_carry__3_n_3
    SLICE_X108Y42        LUT3 (Prop_lut3_I0_O)        0.367     9.479 r  pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.849    11.328    pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X107Y34        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.691    15.174    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X107Y34        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[1]/C
                         clock pessimism              0.435    15.609    
                         clock uncertainty           -0.035    15.574    
    SLICE_X107Y34        FDRE (Setup_fdre_C_R)       -0.429    15.145    pwmmodulator/freq_ce/freq_cnt_s_reg[1]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                  3.817    

Slack (MET) :             3.817ns  (required time - arrival time)
  Source:                 pwmmodulator/freq_ce/freq_cnt_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/freq_ce/freq_cnt_s_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 1.932ns (33.936%)  route 3.761ns (66.064%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 15.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.635ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.873     5.635    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X107Y35        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y35        FDRE (Prop_fdre_C_Q)         0.456     6.091 r  pwmmodulator/freq_ce/freq_cnt_s_reg[4]/Q
                         net (fo=3, routed)           1.107     7.198    pwmmodulator/freq_ce/freq_cnt_s_reg[4]
    SLICE_X108Y37        LUT2 (Prop_lut2_I0_O)        0.124     7.322 r  pwmmodulator/freq_ce/geqOp_carry_i_2__0/O
                         net (fo=1, routed)           0.000     7.322    pwmmodulator/freq_ce/geqOp_carry_i_2__0_n_0
    SLICE_X108Y37        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.702 r  pwmmodulator/freq_ce/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.702    pwmmodulator/freq_ce/geqOp_carry_n_0
    SLICE_X108Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.819 r  pwmmodulator/freq_ce/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.819    pwmmodulator/freq_ce/geqOp_carry__0_n_0
    SLICE_X108Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.936 r  pwmmodulator/freq_ce/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.936    pwmmodulator/freq_ce/geqOp_carry__1_n_0
    SLICE_X108Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.053 r  pwmmodulator/freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.053    pwmmodulator/freq_ce/geqOp_carry__2_n_0
    SLICE_X108Y41        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.307 r  pwmmodulator/freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.805     9.112    pwmmodulator/freq_ce/geqOp_carry__3_n_3
    SLICE_X108Y42        LUT3 (Prop_lut3_I0_O)        0.367     9.479 r  pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.849    11.328    pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X107Y34        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.691    15.174    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X107Y34        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[2]/C
                         clock pessimism              0.435    15.609    
                         clock uncertainty           -0.035    15.574    
    SLICE_X107Y34        FDRE (Setup_fdre_C_R)       -0.429    15.145    pwmmodulator/freq_ce/freq_cnt_s_reg[2]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                  3.817    

Slack (MET) :             3.817ns  (required time - arrival time)
  Source:                 pwmmodulator/freq_ce/freq_cnt_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/freq_ce/freq_cnt_s_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 1.932ns (33.936%)  route 3.761ns (66.064%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 15.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.635ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.873     5.635    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X107Y35        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y35        FDRE (Prop_fdre_C_Q)         0.456     6.091 r  pwmmodulator/freq_ce/freq_cnt_s_reg[4]/Q
                         net (fo=3, routed)           1.107     7.198    pwmmodulator/freq_ce/freq_cnt_s_reg[4]
    SLICE_X108Y37        LUT2 (Prop_lut2_I0_O)        0.124     7.322 r  pwmmodulator/freq_ce/geqOp_carry_i_2__0/O
                         net (fo=1, routed)           0.000     7.322    pwmmodulator/freq_ce/geqOp_carry_i_2__0_n_0
    SLICE_X108Y37        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.702 r  pwmmodulator/freq_ce/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.702    pwmmodulator/freq_ce/geqOp_carry_n_0
    SLICE_X108Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.819 r  pwmmodulator/freq_ce/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.819    pwmmodulator/freq_ce/geqOp_carry__0_n_0
    SLICE_X108Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.936 r  pwmmodulator/freq_ce/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.936    pwmmodulator/freq_ce/geqOp_carry__1_n_0
    SLICE_X108Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.053 r  pwmmodulator/freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.053    pwmmodulator/freq_ce/geqOp_carry__2_n_0
    SLICE_X108Y41        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.307 r  pwmmodulator/freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.805     9.112    pwmmodulator/freq_ce/geqOp_carry__3_n_3
    SLICE_X108Y42        LUT3 (Prop_lut3_I0_O)        0.367     9.479 r  pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.849    11.328    pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X107Y34        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.691    15.174    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X107Y34        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/C
                         clock pessimism              0.435    15.609    
                         clock uncertainty           -0.035    15.574    
    SLICE_X107Y34        FDRE (Setup_fdre_C_R)       -0.429    15.145    pwmmodulator/freq_ce/freq_cnt_s_reg[3]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                  3.817    

Slack (MET) :             3.952ns  (required time - arrival time)
  Source:                 pwmmodulator/sine/sine_s_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/pwmmodule/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 3.758ns (62.407%)  route 2.264ns (37.593%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.842     5.605    pwmmodulator/sine/clk_p_IBUF_BUFG
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     8.059 f  pwmmodulator/sine/sine_s_reg/DOADO[11]
                         net (fo=4, routed)           1.292     9.351    pwmmodulator/sine/DOADO[11]
    SLICE_X105Y42        LUT2 (Prop_lut2_I0_O)        0.124     9.475 r  pwmmodulator/sine/gtOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.475    pwmmodulator/pwmmodule/FSM_sequential_state[1]_i_4_0[1]
    SLICE_X105Y42        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.966 r  pwmmodulator/pwmmodule/gtOp_carry__0/CO[1]
                         net (fo=3, routed)           0.694    10.659    pwmmodulator/pwmmodule/CO[0]
    SLICE_X104Y43        LUT3 (Prop_lut3_I0_O)        0.358    11.017 r  pwmmodulator/pwmmodule/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.278    11.296    pwmmodulator/pwmmodule/fsm_ce/FSM_sequential_state_reg[0]_0
    SLICE_X104Y43        LUT6 (Prop_lut6_I0_O)        0.331    11.627 r  pwmmodulator/pwmmodule/fsm_ce/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.627    pwmmodulator/pwmmodule/fsm_ce_n_4
    SLICE_X104Y43        FDRE                                         r  pwmmodulator/pwmmodule/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.623    15.106    pwmmodulator/pwmmodule/clk_p_IBUF_BUFG
    SLICE_X104Y43        FDRE                                         r  pwmmodulator/pwmmodule/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.431    15.537    
                         clock uncertainty           -0.035    15.502    
    SLICE_X104Y43        FDRE (Setup_fdre_C_D)        0.077    15.579    pwmmodulator/pwmmodule/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.579    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                  3.952    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 pwmmodulator/freq_ce/freq_cnt_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/freq_ce/freq_cnt_s_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 2.085ns (37.526%)  route 3.471ns (62.474%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 15.175 - 10.000 ) 
    Source Clock Delay      (SCD):    5.633ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.871     5.633    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X107Y34        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y34        FDRE (Prop_fdre_C_Q)         0.456     6.089 r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/Q
                         net (fo=3, routed)           0.958     7.047    pwmmodulator/freq_ce/freq_cnt_s_reg[3]
    SLICE_X108Y37        LUT2 (Prop_lut2_I1_O)        0.124     7.171 r  pwmmodulator/freq_ce/geqOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.171    pwmmodulator/freq_ce/geqOp_carry_i_3__0_n_0
    SLICE_X108Y37        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.704 r  pwmmodulator/freq_ce/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.704    pwmmodulator/freq_ce/geqOp_carry_n_0
    SLICE_X108Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.821 r  pwmmodulator/freq_ce/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.821    pwmmodulator/freq_ce/geqOp_carry__0_n_0
    SLICE_X108Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.938 r  pwmmodulator/freq_ce/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.938    pwmmodulator/freq_ce/geqOp_carry__1_n_0
    SLICE_X108Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.055 r  pwmmodulator/freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.055    pwmmodulator/freq_ce/geqOp_carry__2_n_0
    SLICE_X108Y41        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.309 r  pwmmodulator/freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.805     9.114    pwmmodulator/freq_ce/geqOp_carry__3_n_3
    SLICE_X108Y42        LUT3 (Prop_lut3_I0_O)        0.367     9.481 r  pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.708    11.190    pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X107Y35        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.692    15.175    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X107Y35        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[4]/C
                         clock pessimism              0.435    15.610    
                         clock uncertainty           -0.035    15.575    
    SLICE_X107Y35        FDRE (Setup_fdre_C_R)       -0.429    15.146    pwmmodulator/freq_ce/freq_cnt_s_reg[4]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -11.190    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 pwmmodulator/freq_ce/freq_cnt_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/freq_ce/freq_cnt_s_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 2.085ns (37.526%)  route 3.471ns (62.474%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 15.175 - 10.000 ) 
    Source Clock Delay      (SCD):    5.633ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.871     5.633    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X107Y34        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y34        FDRE (Prop_fdre_C_Q)         0.456     6.089 r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/Q
                         net (fo=3, routed)           0.958     7.047    pwmmodulator/freq_ce/freq_cnt_s_reg[3]
    SLICE_X108Y37        LUT2 (Prop_lut2_I1_O)        0.124     7.171 r  pwmmodulator/freq_ce/geqOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.171    pwmmodulator/freq_ce/geqOp_carry_i_3__0_n_0
    SLICE_X108Y37        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.704 r  pwmmodulator/freq_ce/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.704    pwmmodulator/freq_ce/geqOp_carry_n_0
    SLICE_X108Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.821 r  pwmmodulator/freq_ce/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.821    pwmmodulator/freq_ce/geqOp_carry__0_n_0
    SLICE_X108Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.938 r  pwmmodulator/freq_ce/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.938    pwmmodulator/freq_ce/geqOp_carry__1_n_0
    SLICE_X108Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.055 r  pwmmodulator/freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.055    pwmmodulator/freq_ce/geqOp_carry__2_n_0
    SLICE_X108Y41        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.309 r  pwmmodulator/freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.805     9.114    pwmmodulator/freq_ce/geqOp_carry__3_n_3
    SLICE_X108Y42        LUT3 (Prop_lut3_I0_O)        0.367     9.481 r  pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.708    11.190    pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X107Y35        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.692    15.175    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X107Y35        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[5]/C
                         clock pessimism              0.435    15.610    
                         clock uncertainty           -0.035    15.575    
    SLICE_X107Y35        FDRE (Setup_fdre_C_R)       -0.429    15.146    pwmmodulator/freq_ce/freq_cnt_s_reg[5]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -11.190    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 pwmmodulator/freq_ce/freq_cnt_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/freq_ce/freq_cnt_s_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 2.085ns (37.526%)  route 3.471ns (62.474%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 15.175 - 10.000 ) 
    Source Clock Delay      (SCD):    5.633ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.871     5.633    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X107Y34        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y34        FDRE (Prop_fdre_C_Q)         0.456     6.089 r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/Q
                         net (fo=3, routed)           0.958     7.047    pwmmodulator/freq_ce/freq_cnt_s_reg[3]
    SLICE_X108Y37        LUT2 (Prop_lut2_I1_O)        0.124     7.171 r  pwmmodulator/freq_ce/geqOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.171    pwmmodulator/freq_ce/geqOp_carry_i_3__0_n_0
    SLICE_X108Y37        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.704 r  pwmmodulator/freq_ce/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.704    pwmmodulator/freq_ce/geqOp_carry_n_0
    SLICE_X108Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.821 r  pwmmodulator/freq_ce/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.821    pwmmodulator/freq_ce/geqOp_carry__0_n_0
    SLICE_X108Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.938 r  pwmmodulator/freq_ce/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.938    pwmmodulator/freq_ce/geqOp_carry__1_n_0
    SLICE_X108Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.055 r  pwmmodulator/freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.055    pwmmodulator/freq_ce/geqOp_carry__2_n_0
    SLICE_X108Y41        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.309 r  pwmmodulator/freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.805     9.114    pwmmodulator/freq_ce/geqOp_carry__3_n_3
    SLICE_X108Y42        LUT3 (Prop_lut3_I0_O)        0.367     9.481 r  pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.708    11.190    pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X107Y35        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.692    15.175    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X107Y35        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[6]/C
                         clock pessimism              0.435    15.610    
                         clock uncertainty           -0.035    15.575    
    SLICE_X107Y35        FDRE (Setup_fdre_C_R)       -0.429    15.146    pwmmodulator/freq_ce/freq_cnt_s_reg[6]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -11.190    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 pwmmodulator/freq_ce/freq_cnt_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/freq_ce/freq_cnt_s_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 2.085ns (37.526%)  route 3.471ns (62.474%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 15.175 - 10.000 ) 
    Source Clock Delay      (SCD):    5.633ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.871     5.633    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X107Y34        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y34        FDRE (Prop_fdre_C_Q)         0.456     6.089 r  pwmmodulator/freq_ce/freq_cnt_s_reg[3]/Q
                         net (fo=3, routed)           0.958     7.047    pwmmodulator/freq_ce/freq_cnt_s_reg[3]
    SLICE_X108Y37        LUT2 (Prop_lut2_I1_O)        0.124     7.171 r  pwmmodulator/freq_ce/geqOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.171    pwmmodulator/freq_ce/geqOp_carry_i_3__0_n_0
    SLICE_X108Y37        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.704 r  pwmmodulator/freq_ce/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.704    pwmmodulator/freq_ce/geqOp_carry_n_0
    SLICE_X108Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.821 r  pwmmodulator/freq_ce/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.821    pwmmodulator/freq_ce/geqOp_carry__0_n_0
    SLICE_X108Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.938 r  pwmmodulator/freq_ce/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.938    pwmmodulator/freq_ce/geqOp_carry__1_n_0
    SLICE_X108Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.055 r  pwmmodulator/freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.055    pwmmodulator/freq_ce/geqOp_carry__2_n_0
    SLICE_X108Y41        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.309 r  pwmmodulator/freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.805     9.114    pwmmodulator/freq_ce/geqOp_carry__3_n_3
    SLICE_X108Y42        LUT3 (Prop_lut3_I0_O)        0.367     9.481 r  pwmmodulator/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.708    11.190    pwmmodulator/freq_ce/freq_trig_i_1_n_0
    SLICE_X107Y35        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.692    15.175    pwmmodulator/freq_ce/clk_p_IBUF_BUFG
    SLICE_X107Y35        FDRE                                         r  pwmmodulator/freq_ce/freq_cnt_s_reg[7]/C
                         clock pessimism              0.435    15.610    
                         clock uncertainty           -0.035    15.575    
    SLICE_X107Y35        FDRE (Setup_fdre_C_R)       -0.429    15.146    pwmmodulator/freq_ce/freq_cnt_s_reg[7]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -11.190    
  -------------------------------------------------------------------
                         slack                                  3.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 pwmmodulator/sine/ampl_cnt_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/sine/sine_s_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.723%)  route 0.252ns (66.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.638     1.585    pwmmodulator/sine/clk_p_IBUF_BUFG
    SLICE_X106Y40        FDRE                                         r  pwmmodulator/sine/ampl_cnt_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y40        FDRE (Prop_fdre_C_Q)         0.128     1.713 r  pwmmodulator/sine/ampl_cnt_s_reg[6]/Q
                         net (fo=1, routed)           0.252     1.964    pwmmodulator/sine/ampl_cnt_s[6]
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.924     2.119    pwmmodulator/sine/clk_p_IBUF_BUFG
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/CLKARDCLK
                         clock pessimism             -0.480     1.638    
    RAMB18_X5Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130     1.768    pwmmodulator/sine/sine_s_reg
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 pwmmodulator/counterampl/cnt_out_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/sine/ampl_cnt_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.693%)  route 0.143ns (50.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.637     1.584    pwmmodulator/counterampl/clk_p_IBUF_BUFG
    SLICE_X106Y39        FDRE                                         r  pwmmodulator/counterampl/cnt_out_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y39        FDRE (Prop_fdre_C_Q)         0.141     1.725 r  pwmmodulator/counterampl/cnt_out_s_reg[3]/Q
                         net (fo=5, routed)           0.143     1.868    pwmmodulator/sine/D[3]
    SLICE_X106Y38        FDRE                                         r  pwmmodulator/sine/ampl_cnt_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.908     2.102    pwmmodulator/sine/clk_p_IBUF_BUFG
    SLICE_X106Y38        FDRE                                         r  pwmmodulator/sine/ampl_cnt_s_reg[3]/C
                         clock pessimism             -0.502     1.600    
    SLICE_X106Y38        FDRE (Hold_fdre_C_D)         0.070     1.670    pwmmodulator/sine/ampl_cnt_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 pwmmodulator/counterampl/cnt_out_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/sine/ampl_cnt_s_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.601%)  route 0.155ns (52.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.638     1.585    pwmmodulator/counterampl/clk_p_IBUF_BUFG
    SLICE_X106Y41        FDRE                                         r  pwmmodulator/counterampl/cnt_out_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y41        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  pwmmodulator/counterampl/cnt_out_s_reg[6]/Q
                         net (fo=7, routed)           0.155     1.881    pwmmodulator/sine/D[6]
    SLICE_X106Y40        FDRE                                         r  pwmmodulator/sine/ampl_cnt_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.909     2.103    pwmmodulator/sine/clk_p_IBUF_BUFG
    SLICE_X106Y40        FDRE                                         r  pwmmodulator/sine/ampl_cnt_s_reg[6]/C
                         clock pessimism             -0.502     1.601    
    SLICE_X106Y40        FDRE (Hold_fdre_C_D)         0.071     1.672    pwmmodulator/sine/ampl_cnt_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 pwmmodulator/counterampl/cnt_out_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/sine/ampl_cnt_s_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.488%)  route 0.191ns (57.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.637     1.584    pwmmodulator/counterampl/clk_p_IBUF_BUFG
    SLICE_X106Y39        FDRE                                         r  pwmmodulator/counterampl/cnt_out_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y39        FDRE (Prop_fdre_C_Q)         0.141     1.725 r  pwmmodulator/counterampl/cnt_out_s_reg[5]/Q
                         net (fo=3, routed)           0.191     1.916    pwmmodulator/sine/D[5]
    SLICE_X106Y40        FDRE                                         r  pwmmodulator/sine/ampl_cnt_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.909     2.103    pwmmodulator/sine/clk_p_IBUF_BUFG
    SLICE_X106Y40        FDRE                                         r  pwmmodulator/sine/ampl_cnt_s_reg[5]/C
                         clock pessimism             -0.502     1.601    
    SLICE_X106Y40        FDRE (Hold_fdre_C_D)         0.075     1.676    pwmmodulator/sine/ampl_cnt_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 pwmmodulator/counterampl/cnt_out_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/counterampl/cnt_out_s_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (68.010%)  route 0.107ns (31.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.637     1.584    pwmmodulator/counterampl/clk_p_IBUF_BUFG
    SLICE_X106Y39        FDRE                                         r  pwmmodulator/counterampl/cnt_out_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y39        FDRE (Prop_fdre_C_Q)         0.128     1.712 r  pwmmodulator/counterampl/cnt_out_s_reg[4]/Q
                         net (fo=4, routed)           0.107     1.819    pwmmodulator/counterampl/Q[4]
    SLICE_X106Y39        LUT6 (Prop_lut6_I0_O)        0.099     1.918 r  pwmmodulator/counterampl/cnt_out_s[5]_i_2/O
                         net (fo=1, routed)           0.000     1.918    pwmmodulator/counterampl/plusOp[5]
    SLICE_X106Y39        FDRE                                         r  pwmmodulator/counterampl/cnt_out_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.908     2.102    pwmmodulator/counterampl/clk_p_IBUF_BUFG
    SLICE_X106Y39        FDRE                                         r  pwmmodulator/counterampl/cnt_out_s_reg[5]/C
                         clock pessimism             -0.518     1.584    
    SLICE_X106Y39        FDRE (Hold_fdre_C_D)         0.092     1.676    pwmmodulator/counterampl/cnt_out_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 pwmmodulator/sine/ampl_cnt_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/sine/sine_s_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.128ns (29.610%)  route 0.304ns (70.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.638     1.585    pwmmodulator/sine/clk_p_IBUF_BUFG
    SLICE_X106Y40        FDRE                                         r  pwmmodulator/sine/ampl_cnt_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y40        FDRE (Prop_fdre_C_Q)         0.128     1.713 r  pwmmodulator/sine/ampl_cnt_s_reg[5]/Q
                         net (fo=1, routed)           0.304     2.017    pwmmodulator/sine/ampl_cnt_s[5]
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.924     2.119    pwmmodulator/sine/clk_p_IBUF_BUFG
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/CLKARDCLK
                         clock pessimism             -0.480     1.638    
    RAMB18_X5Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.129     1.767    pwmmodulator/sine/sine_s_reg
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 pwmmodulator/pwmmodule/count_v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/pwmmodule/count_v_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.612     1.559    pwmmodulator/pwmmodule/clk_p_IBUF_BUFG
    SLICE_X103Y44        FDRE                                         r  pwmmodulator/pwmmodule/count_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y44        FDRE (Prop_fdre_C_Q)         0.141     1.700 r  pwmmodulator/pwmmodule/count_v_reg[4]/Q
                         net (fo=1, routed)           0.108     1.808    pwmmodulator/pwmmodule/count_v_reg_n_0_[4]
    SLICE_X103Y44        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.916 r  pwmmodulator/pwmmodule/count_v0_carry/O[3]
                         net (fo=5, routed)           0.000     1.916    pwmmodulator/pwmmodule/in9[4]
    SLICE_X103Y44        FDRE                                         r  pwmmodulator/pwmmodule/count_v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.882     2.076    pwmmodulator/pwmmodule/clk_p_IBUF_BUFG
    SLICE_X103Y44        FDRE                                         r  pwmmodulator/pwmmodule/count_v_reg[4]/C
                         clock pessimism             -0.517     1.559    
    SLICE_X103Y44        FDRE (Hold_fdre_C_D)         0.102     1.661    pwmmodulator/pwmmodule/count_v_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 pwmmodulator/pwmmodule/count_v_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/pwmmodule/count_v_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.612     1.559    pwmmodulator/pwmmodule/clk_p_IBUF_BUFG
    SLICE_X103Y45        FDRE                                         r  pwmmodulator/pwmmodule/count_v_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y45        FDRE (Prop_fdre_C_Q)         0.141     1.700 r  pwmmodulator/pwmmodule/count_v_reg[8]/Q
                         net (fo=1, routed)           0.108     1.808    pwmmodulator/pwmmodule/count_v_reg_n_0_[8]
    SLICE_X103Y45        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.916 r  pwmmodulator/pwmmodule/count_v0_carry__0/O[3]
                         net (fo=5, routed)           0.000     1.916    pwmmodulator/pwmmodule/in9[8]
    SLICE_X103Y45        FDRE                                         r  pwmmodulator/pwmmodule/count_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.882     2.076    pwmmodulator/pwmmodule/clk_p_IBUF_BUFG
    SLICE_X103Y45        FDRE                                         r  pwmmodulator/pwmmodule/count_v_reg[8]/C
                         clock pessimism             -0.517     1.559    
    SLICE_X103Y45        FDRE (Hold_fdre_C_D)         0.102     1.661    pwmmodulator/pwmmodule/count_v_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 pwmmodulator/sine/ampl_cnt_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/sine/sine_s_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.452%)  route 0.355ns (71.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.638     1.585    pwmmodulator/sine/clk_p_IBUF_BUFG
    SLICE_X106Y40        FDRE                                         r  pwmmodulator/sine/ampl_cnt_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y40        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  pwmmodulator/sine/ampl_cnt_s_reg[1]/Q
                         net (fo=1, routed)           0.355     2.080    pwmmodulator/sine/ampl_cnt_s[1]
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.924     2.119    pwmmodulator/sine/clk_p_IBUF_BUFG
    RAMB18_X5Y16         RAMB18E1                                     r  pwmmodulator/sine/sine_s_reg/CLKARDCLK
                         clock pessimism             -0.480     1.638    
    RAMB18_X5Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.821    pwmmodulator/sine/sine_s_reg
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 pwmmodulator/pwmmodule/count_v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/pwmmodule/count_v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.612     1.559    pwmmodulator/pwmmodule/clk_p_IBUF_BUFG
    SLICE_X103Y45        FDRE                                         r  pwmmodulator/pwmmodule/count_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y45        FDRE (Prop_fdre_C_Q)         0.141     1.700 r  pwmmodulator/pwmmodule/count_v_reg[5]/Q
                         net (fo=1, routed)           0.105     1.805    pwmmodulator/pwmmodule/count_v_reg_n_0_[5]
    SLICE_X103Y45        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.920 r  pwmmodulator/pwmmodule/count_v0_carry__0/O[0]
                         net (fo=5, routed)           0.000     1.920    pwmmodulator/pwmmodule/in9[5]
    SLICE_X103Y45        FDRE                                         r  pwmmodulator/pwmmodule/count_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.882     2.076    pwmmodulator/pwmmodule/clk_p_IBUF_BUFG
    SLICE_X103Y45        FDRE                                         r  pwmmodulator/pwmmodule/count_v_reg[5]/C
                         clock pessimism             -0.517     1.559    
    SLICE_X103Y45        FDRE (Hold_fdre_C_D)         0.102     1.661    pwmmodulator/pwmmodule/count_v_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y16   pwmmodulator/sine/sine_s_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_p_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X106Y41  pwmmodulator/counterampl/cnt_out_s_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X106Y41  pwmmodulator/counterampl/cnt_out_s_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X106Y41  pwmmodulator/counterampl/cnt_out_s_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X106Y39  pwmmodulator/counterampl/cnt_out_s_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X106Y39  pwmmodulator/counterampl/cnt_out_s_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X106Y39  pwmmodulator/counterampl/cnt_out_s_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X106Y41  pwmmodulator/counterampl/cnt_out_s_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X106Y41  pwmmodulator/counterampl/cnt_out_s_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y38  pwmmodulator/freq_ce/freq_cnt_s_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y38  pwmmodulator/freq_ce/freq_cnt_s_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y38  pwmmodulator/freq_ce/freq_cnt_s_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y38  pwmmodulator/sine/ampl_cnt_s_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y38  pwmmodulator/freq_ce/freq_cnt_s_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y41  pwmmodulator/counterampl/cnt_out_s_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y41  pwmmodulator/counterampl/cnt_out_s_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y41  pwmmodulator/counterampl/cnt_out_s_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y39  pwmmodulator/counterampl/cnt_out_s_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y39  pwmmodulator/counterampl/cnt_out_s_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y46  pwmmodulator/pwmmodule/count_v_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y46  pwmmodulator/pwmmodule/count_v_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y44  pwmmodulator/pwmmodule/count_v_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y44  pwmmodulator/pwmmodule/count_v_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y44  pwmmodulator/pwmmodule/count_v_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y44  pwmmodulator/pwmmodule/count_v_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y45  pwmmodulator/pwmmodule/count_v_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y45  pwmmodulator/pwmmodule/count_v_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y45  pwmmodulator/pwmmodule/count_v_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y45  pwmmodulator/pwmmodule/count_v_reg[8]/C



