

================================================================
== Vivado HLS Report for 'dummy_proc_be'
================================================================
* Date:           Sun Apr 26 15:38:30 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fft
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.657 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1039|     1039| 10.390 us | 10.390 us |  1039|  1039|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1037|     1037|        15|          1|          1|  1024|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|     80|   1769|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      8|    491|    485|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|     75|    -|
|Register         |        0|      -|   1003|    160|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      8|   1574|   2489|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      8|      3|     11|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |fft_top_fadd_32nsbkb_U4  |fft_top_fadd_32nsbkb  |        0|      2|  205|  205|    0|
    |fft_top_fmul_32nscud_U5  |fft_top_fmul_32nscud  |        0|      3|  143|  140|    0|
    |fft_top_fmul_32nscud_U6  |fft_top_fmul_32nscud  |        0|      3|  143|  140|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      8|  491|  485|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+----+-----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+----+-----+------------+------------+
    |add_ln949_1_fu_561_p2               |     +    |      0|   0|   23|           6|          16|
    |add_ln949_fu_408_p2                 |     +    |      0|   0|   23|           6|          16|
    |add_ln958_1_fu_604_p2               |     +    |      0|   0|   39|           6|          32|
    |add_ln958_fu_451_p2                 |     +    |      0|   0|   39|           6|          32|
    |add_ln964_1_fu_740_p2               |     +    |      0|   0|    8|           8|           8|
    |add_ln964_fu_685_p2                 |     +    |      0|   0|    8|           8|           8|
    |i_fu_158_p2                         |     +    |      0|   0|   18|          11|           1|
    |lsb_index_1_fu_334_p2               |     +    |      0|   0|   39|           6|          32|
    |lsb_index_fu_279_p2                 |     +    |      0|   0|   39|           6|          32|
    |m_12_fu_646_p2                      |     +    |      0|   0|   71|          64|          64|
    |m_2_fu_493_p2                       |     +    |      0|   0|   71|          64|          64|
    |sub_ln944_1_fu_324_p2               |     -    |      0|   0|   39|           5|          32|
    |sub_ln944_fu_269_p2                 |     -    |      0|   0|   39|           5|          32|
    |sub_ln947_1_fu_354_p2               |     -    |      0|   0|   15|           4|           5|
    |sub_ln947_fu_299_p2                 |     -    |      0|   0|   15|           4|           5|
    |sub_ln958_1_fu_619_p2               |     -    |      0|   0|   39|           5|          32|
    |sub_ln958_fu_466_p2                 |     -    |      0|   0|   39|           5|          32|
    |sub_ln964_1_fu_735_p2               |     -    |      0|   0|    8|           1|           8|
    |sub_ln964_fu_680_p2                 |     -    |      0|   0|    8|           1|           8|
    |tmp_V_4_fu_230_p2                   |     -    |      0|   0|   23|           1|          16|
    |tmp_V_fu_182_p2                     |     -    |      0|   0|   23|           1|          16|
    |a_1_fu_542_p2                       |    and   |      0|   0|    2|           1|           1|
    |a_fu_389_p2                         |    and   |      0|   0|    2|           1|           1|
    |and_ln949_1_fu_573_p2               |    and   |      0|   0|    2|           1|           1|
    |and_ln949_fu_420_p2                 |    and   |      0|   0|    2|           1|           1|
    |ap_block_state16_pp0_stage0_iter14  |    and   |      0|   0|    2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1    |    and   |      0|   0|    2|           1|           1|
    |p_Result_3_fu_378_p2                |    and   |      0|   0|   16|          16|          16|
    |p_Result_9_fu_531_p2                |    and   |      0|   0|   16|          16|          16|
    |l_1_fu_316_p3                       |   cttz   |      0|  40|   36|          32|           0|
    |l_fu_261_p3                         |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln24_fu_152_p2                 |   icmp   |      0|   0|   13|          11|          12|
    |icmp_ln935_1_fu_216_p2              |   icmp   |      0|   0|   13|          16|           1|
    |icmp_ln935_fu_168_p2                |   icmp   |      0|   0|   13|          16|           1|
    |icmp_ln947_1_fu_383_p2              |   icmp   |      0|   0|   13|          16|           1|
    |icmp_ln947_2_fu_517_p2              |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln947_3_fu_536_p2              |   icmp   |      0|   0|   13|          16|           1|
    |icmp_ln947_fu_364_p2                |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln958_1_fu_599_p2              |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln958_fu_446_p2                |   icmp   |      0|   0|   18|          32|           1|
    |lshr_ln947_1_fu_525_p2              |   lshr   |      0|   0|   35|           2|          16|
    |lshr_ln947_fu_372_p2                |   lshr   |      0|   0|   35|           2|          16|
    |lshr_ln958_1_fu_609_p2              |   lshr   |      0|   0|  101|          32|          32|
    |lshr_ln958_fu_456_p2                |   lshr   |      0|   0|  101|          32|          32|
    |ap_block_pp0_stage0_01001           |    or    |      0|   0|    2|           1|           1|
    |ap_block_state1                     |    or    |      0|   0|    2|           1|           1|
    |or_ln949_2_fu_426_p2                |    or    |      0|   0|    2|           1|           1|
    |or_ln949_fu_579_p2                  |    or    |      0|   0|    2|           1|           1|
    |im_fu_773_p3                        |  select  |      0|   0|   32|           1|           1|
    |m_10_fu_634_p3                      |  select  |      0|   0|   64|           1|          64|
    |m_1_fu_481_p3                       |  select  |      0|   0|   64|           1|          64|
    |re_fu_718_p3                        |  select  |      0|   0|   32|           1|           1|
    |select_ln964_1_fu_728_p3            |  select  |      0|   0|    7|           1|           7|
    |select_ln964_fu_673_p3              |  select  |      0|   0|    7|           1|           7|
    |tmp_V_7_fu_188_p3                   |  select  |      0|   0|   16|           1|          16|
    |tmp_V_9_fu_236_p3                   |  select  |      0|   0|   16|           1|          16|
    |shl_ln958_1_fu_628_p2               |    shl   |      0|   0|  182|          64|          64|
    |shl_ln958_fu_475_p2                 |    shl   |      0|   0|  182|          64|          64|
    |ap_enable_pp0                       |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|   0|    2|           2|           1|
    |xor_ln949_1_fu_555_p2               |    xor   |      0|   0|    2|           1|           2|
    |xor_ln949_fu_402_p2                 |    xor   |      0|   0|    2|           1|           2|
    +------------------------------------+----------+-------+----+-----+------------+------------+
    |Total                               |          |      0|  80| 1769|         739|         960|
    +------------------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter14  |   9|          2|    1|          2|
    |i_0_reg_129               |   9|          2|   11|         22|
    |in_r_blk_n                |   9|          2|    1|          2|
    |out_r_blk_n               |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  75|         16|   17|         36|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   3|   0|    3|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |i_0_reg_129                          |  11|   0|   11|          0|
    |icmp_ln24_reg_780                    |   1|   0|    1|          0|
    |icmp_ln935_1_reg_812                 |   1|   0|    1|          0|
    |icmp_ln935_reg_789                   |   1|   0|    1|          0|
    |im_reg_925                           |  32|   0|   32|          0|
    |lsb_index_1_reg_878                  |  32|   0|   32|          0|
    |lsb_index_reg_846                    |  32|   0|   32|          0|
    |m_3_reg_909                          |  63|   0|   63|          0|
    |m_s_reg_899                          |  63|   0|   63|          0|
    |p_Result_12_reg_794                  |   1|   0|    1|          0|
    |p_Result_15_reg_817                  |   1|   0|    1|          0|
    |p_Result_7_reg_830                   |  16|   0|   16|          0|
    |p_Result_s_reg_807                   |  16|   0|   16|          0|
    |re_reg_919                           |  32|   0|   32|          0|
    |sub_ln944_1_reg_867                  |  32|   0|   32|          0|
    |sub_ln944_reg_835                    |  32|   0|   32|          0|
    |sub_ln947_1_reg_889                  |   5|   0|    5|          0|
    |sub_ln947_reg_857                    |   5|   0|    5|          0|
    |tmp_11_reg_884                       |  31|   0|   31|          0|
    |tmp_13_reg_914                       |   1|   0|    1|          0|
    |tmp_1_reg_936                        |  32|   0|   32|          0|
    |tmp_2_reg_941                        |  32|   0|   32|          0|
    |tmp_6_reg_852                        |  31|   0|   31|          0|
    |tmp_9_reg_904                        |   1|   0|    1|          0|
    |tmp_V_7_reg_799                      |  16|   0|   16|          0|
    |tmp_V_7_reg_799_pp0_iter2_reg        |  16|   0|   16|          0|
    |tmp_V_9_reg_822                      |  16|   0|   16|          0|
    |tmp_V_9_reg_822_pp0_iter2_reg        |  16|   0|   16|          0|
    |tmp_reg_931                          |  32|   0|   32|          0|
    |trunc_ln943_1_reg_894                |   8|   0|    8|          0|
    |trunc_ln943_1_reg_894_pp0_iter3_reg  |   8|   0|    8|          0|
    |trunc_ln943_reg_862                  |   8|   0|    8|          0|
    |trunc_ln943_reg_862_pp0_iter3_reg    |   8|   0|    8|          0|
    |trunc_ln944_1_reg_873                |  16|   0|   16|          0|
    |trunc_ln944_reg_841                  |  16|   0|   16|          0|
    |icmp_ln24_reg_780                    |  64|  32|    1|          0|
    |icmp_ln935_1_reg_812                 |  64|  32|    1|          0|
    |icmp_ln935_reg_789                   |  64|  32|    1|          0|
    |p_Result_12_reg_794                  |  64|  32|    1|          0|
    |p_Result_15_reg_817                  |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1003| 160|  688|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------+-----+-----+------------+---------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | dummy_proc_be | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | dummy_proc_be | return value |
|ap_start      |  in |    1| ap_ctrl_hs | dummy_proc_be | return value |
|ap_done       | out |    1| ap_ctrl_hs | dummy_proc_be | return value |
|ap_continue   |  in |    1| ap_ctrl_hs | dummy_proc_be | return value |
|ap_idle       | out |    1| ap_ctrl_hs | dummy_proc_be | return value |
|ap_ready      | out |    1| ap_ctrl_hs | dummy_proc_be | return value |
|in_r_dout     |  in |   32|   ap_fifo  |      in_r     |    pointer   |
|in_r_empty_n  |  in |    1|   ap_fifo  |      in_r     |    pointer   |
|in_r_read     | out |    1|   ap_fifo  |      in_r     |    pointer   |
|out_r_din     | out |   32|   ap_fifo  |     out_r     |    pointer   |
|out_r_full_n  |  in |    1|   ap_fifo  |     out_r     |    pointer   |
|out_r_write   | out |    1|   ap_fifo  |     out_r     |    pointer   |
+--------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 17 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 2 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_r, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str70, i32 0, i32 0, [1 x i8]* @p_str71, [1 x i8]* @p_str72, [1 x i8]* @p_str73, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str74, [1 x i8]* @p_str75)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %out_r, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1024, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.66ns)   --->   "br label %1" [fft/solution1/fft_top.cpp:24]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.12>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ 0, %0 ], [ %i, %hls_label_1 ]"   --->   Operation 21 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.81ns)   --->   "%icmp_ln24 = icmp eq i11 %i_0, -1024" [fft/solution1/fft_top.cpp:24]   --->   Operation 22 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.12ns)   --->   "%i = add i11 %i_0, 1" [fft/solution1/fft_top.cpp:24]   --->   Operation 24 'add' 'i' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %2, label %hls_label_1" [fft/solution1/fft_top.cpp:24]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.34>
ST_3 : Operation 26 [1/1] (3.90ns)   --->   "%in_read = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_r)" [fft/solution1/fft_top.cpp:26]   --->   Operation 26 'read' 'in_read' <Predicate = (!icmp_ln24)> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_V_6 = trunc i32 %in_read to i16" [fft/solution1/fft_top.cpp:26]   --->   Operation 27 'trunc' 'tmp_V_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (2.38ns)   --->   "%icmp_ln935 = icmp eq i16 %tmp_V_6, 0" [fft/solution1/fft_top.cpp:26]   --->   Operation 28 'icmp' 'icmp_ln935' <Predicate = (!icmp_ln24)> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_read, i32 15)" [fft/solution1/fft_top.cpp:26]   --->   Operation 29 'bitselect' 'p_Result_12' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.14ns)   --->   "%tmp_V = sub i16 0, %tmp_V_6" [fft/solution1/fft_top.cpp:26]   --->   Operation 30 'sub' 'tmp_V' <Predicate = (!icmp_ln24)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (1.29ns)   --->   "%tmp_V_7 = select i1 %p_Result_12, i16 %tmp_V, i16 %tmp_V_6" [fft/solution1/fft_top.cpp:26]   --->   Operation 31 'select' 'tmp_V_7' <Predicate = (!icmp_ln24)> <Delay = 1.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_s = call i16 @llvm.part.select.i16(i16 %tmp_V_7, i32 15, i32 0) nounwind" [fft/solution1/fft_top.cpp:26]   --->   Operation 32 'partselect' 'p_Result_s' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_V_8 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %in_read, i32 16, i32 31)" [fft/solution1/fft_top.cpp:27]   --->   Operation 33 'partselect' 'tmp_V_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (2.38ns)   --->   "%icmp_ln935_1 = icmp eq i16 %tmp_V_8, 0" [fft/solution1/fft_top.cpp:27]   --->   Operation 34 'icmp' 'icmp_ln935_1' <Predicate = (!icmp_ln24)> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_read, i32 31)" [fft/solution1/fft_top.cpp:27]   --->   Operation 35 'bitselect' 'p_Result_15' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.14ns)   --->   "%tmp_V_4 = sub i16 0, %tmp_V_8" [fft/solution1/fft_top.cpp:27]   --->   Operation 36 'sub' 'tmp_V_4' <Predicate = (!icmp_ln24)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.29ns)   --->   "%tmp_V_9 = select i1 %p_Result_15, i16 %tmp_V_4, i16 %tmp_V_8" [fft/solution1/fft_top.cpp:27]   --->   Operation 37 'select' 'tmp_V_9' <Predicate = (!icmp_ln24)> <Delay = 1.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_7 = call i16 @llvm.part.select.i16(i16 %tmp_V_9, i32 15, i32 0) nounwind" [fft/solution1/fft_top.cpp:27]   --->   Operation 38 'partselect' 'p_Result_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.65>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_13 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_s)" [fft/solution1/fft_top.cpp:26]   --->   Operation 39 'bitconcatenate' 'p_Result_13' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (3.25ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_13, i1 true) nounwind" [fft/solution1/fft_top.cpp:26]   --->   Operation 40 'cttz' 'l' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 3.25> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (2.70ns)   --->   "%sub_ln944 = sub nsw i32 16, %l" [fft/solution1/fft_top.cpp:26]   --->   Operation 41 'sub' 'sub_ln944' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i16" [fft/solution1/fft_top.cpp:26]   --->   Operation 42 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (2.70ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [fft/solution1/fft_top.cpp:26]   --->   Operation 43 'add' 'lsb_index' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_6 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [fft/solution1/fft_top.cpp:26]   --->   Operation 44 'partselect' 'tmp_6' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i5" [fft/solution1/fft_top.cpp:26]   --->   Operation 45 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.86ns)   --->   "%sub_ln947 = sub i5 9, %trunc_ln947" [fft/solution1/fft_top.cpp:26]   --->   Operation 46 'sub' 'sub_ln947' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [fft/solution1/fft_top.cpp:26]   --->   Operation 47 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_16 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_7)" [fft/solution1/fft_top.cpp:27]   --->   Operation 48 'bitconcatenate' 'p_Result_16' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (3.25ns)   --->   "%l_1 = call i32 @llvm.cttz.i32(i32 %p_Result_16, i1 true) nounwind" [fft/solution1/fft_top.cpp:27]   --->   Operation 49 'cttz' 'l_1' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 3.25> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (2.70ns)   --->   "%sub_ln944_1 = sub nsw i32 16, %l_1" [fft/solution1/fft_top.cpp:27]   --->   Operation 50 'sub' 'sub_ln944_1' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln944_1 = trunc i32 %sub_ln944_1 to i16" [fft/solution1/fft_top.cpp:27]   --->   Operation 51 'trunc' 'trunc_ln944_1' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (2.70ns)   --->   "%lsb_index_1 = add nsw i32 -24, %sub_ln944_1" [fft/solution1/fft_top.cpp:27]   --->   Operation 52 'add' 'lsb_index_1' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_11 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_1, i32 1, i32 31)" [fft/solution1/fft_top.cpp:27]   --->   Operation 53 'partselect' 'tmp_11' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln947_1 = trunc i32 %sub_ln944_1 to i5" [fft/solution1/fft_top.cpp:27]   --->   Operation 54 'trunc' 'trunc_ln947_1' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.86ns)   --->   "%sub_ln947_1 = sub i5 9, %trunc_ln947_1" [fft/solution1/fft_top.cpp:27]   --->   Operation 55 'sub' 'sub_ln947_1' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln943_1 = trunc i32 %l_1 to i8" [fft/solution1/fft_top.cpp:27]   --->   Operation 56 'trunc' 'trunc_ln943_1' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.62>
ST_5 : Operation 57 [1/1] (2.43ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_6, 0" [fft/solution1/fft_top.cpp:26]   --->   Operation 57 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i5 %sub_ln947 to i16" [fft/solution1/fft_top.cpp:26]   --->   Operation 58 'zext' 'zext_ln947' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i16 -1, %zext_ln947" [fft/solution1/fft_top.cpp:26]   --->   Operation 59 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_3 = and i16 %tmp_V_7, %lshr_ln947" [fft/solution1/fft_top.cpp:26]   --->   Operation 60 'and' 'p_Result_3' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (2.55ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i16 %p_Result_3, 0" [fft/solution1/fft_top.cpp:26]   --->   Operation 61 'icmp' 'icmp_ln947_1' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 2.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [fft/solution1/fft_top.cpp:26]   --->   Operation 62 'and' 'a' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [fft/solution1/fft_top.cpp:26]   --->   Operation 63 'bitselect' 'tmp_8' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_8, true" [fft/solution1/fft_top.cpp:26]   --->   Operation 64 'xor' 'xor_ln949' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (2.14ns)   --->   "%add_ln949 = add i16 -24, %trunc_ln944" [fft/solution1/fft_top.cpp:26]   --->   Operation 65 'add' 'add_ln949' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_7, i16 %add_ln949)" [fft/solution1/fft_top.cpp:26]   --->   Operation 66 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_4, %xor_ln949" [fft/solution1/fft_top.cpp:26]   --->   Operation 67 'and' 'and_ln949' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949_2 = or i1 %and_ln949, %a" [fft/solution1/fft_top.cpp:26]   --->   Operation 68 'or' 'or_ln949_2' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_2)" [fft/solution1/fft_top.cpp:26]   --->   Operation 69 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.97>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = zext i16 %tmp_V_7 to i64" [fft/solution1/fft_top.cpp:26]   --->   Operation 70 'zext' 'm' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln957_1 = zext i16 %tmp_V_7 to i32" [fft/solution1/fft_top.cpp:26]   --->   Operation 71 'zext' 'zext_ln957_1' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (2.43ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [fft/solution1/fft_top.cpp:26]   --->   Operation 72 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (2.70ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [fft/solution1/fft_top.cpp:26]   --->   Operation 73 'add' 'add_ln958' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln958 = lshr i32 %zext_ln957_1, %add_ln958" [fft/solution1/fft_top.cpp:26]   --->   Operation 74 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln958 = zext i32 %lshr_ln958 to i64" [fft/solution1/fft_top.cpp:26]   --->   Operation 75 'zext' 'zext_ln958' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (2.70ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [fft/solution1/fft_top.cpp:26]   --->   Operation 76 'sub' 'sub_ln958' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln958_1 = zext i32 %sub_ln958 to i64" [fft/solution1/fft_top.cpp:26]   --->   Operation 77 'zext' 'zext_ln958_1' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln958 = shl i64 %m, %zext_ln958_1" [fft/solution1/fft_top.cpp:26]   --->   Operation 78 'shl' 'shl_ln958' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln958, i64 %zext_ln958, i64 %shl_ln958" [fft/solution1/fft_top.cpp:26]   --->   Operation 79 'select' 'm_1' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln961 = zext i32 %or_ln to i64" [fft/solution1/fft_top.cpp:26]   --->   Operation 80 'zext' 'zext_ln961' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (4.08ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln961, %m_1" [fft/solution1/fft_top.cpp:26]   --->   Operation 81 'add' 'm_2' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 4.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [fft/solution1/fft_top.cpp:26]   --->   Operation 82 'partselect' 'm_s' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 25)" [fft/solution1/fft_top.cpp:26]   --->   Operation 83 'bitselect' 'tmp_9' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (2.43ns)   --->   "%icmp_ln947_2 = icmp sgt i31 %tmp_11, 0" [fft/solution1/fft_top.cpp:27]   --->   Operation 84 'icmp' 'icmp_ln947_2' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%zext_ln947_1 = zext i5 %sub_ln947_1 to i16" [fft/solution1/fft_top.cpp:27]   --->   Operation 85 'zext' 'zext_ln947_1' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%lshr_ln947_1 = lshr i16 -1, %zext_ln947_1" [fft/solution1/fft_top.cpp:27]   --->   Operation 86 'lshr' 'lshr_ln947_1' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%p_Result_9 = and i16 %tmp_V_9, %lshr_ln947_1" [fft/solution1/fft_top.cpp:27]   --->   Operation 87 'and' 'p_Result_9' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (2.55ns) (out node of the LUT)   --->   "%icmp_ln947_3 = icmp ne i16 %p_Result_9, 0" [fft/solution1/fft_top.cpp:27]   --->   Operation 88 'icmp' 'icmp_ln947_3' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 2.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%a_1 = and i1 %icmp_ln947_2, %icmp_ln947_3" [fft/solution1/fft_top.cpp:27]   --->   Operation 89 'and' 'a_1' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_1, i32 31)" [fft/solution1/fft_top.cpp:27]   --->   Operation 90 'bitselect' 'tmp_12' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%xor_ln949_1 = xor i1 %tmp_12, true" [fft/solution1/fft_top.cpp:27]   --->   Operation 91 'xor' 'xor_ln949_1' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (2.14ns)   --->   "%add_ln949_1 = add i16 -24, %trunc_ln944_1" [fft/solution1/fft_top.cpp:27]   --->   Operation 92 'add' 'add_ln949_1' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_9, i16 %add_ln949_1)" [fft/solution1/fft_top.cpp:27]   --->   Operation 93 'bitselect' 'p_Result_10' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%and_ln949_1 = and i1 %p_Result_10, %xor_ln949_1" [fft/solution1/fft_top.cpp:27]   --->   Operation 94 'and' 'and_ln949_1' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%or_ln949 = or i1 %and_ln949_1, %a_1" [fft/solution1/fft_top.cpp:27]   --->   Operation 95 'or' 'or_ln949' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [fft/solution1/fft_top.cpp:27]   --->   Operation 96 'bitconcatenate' 'or_ln949_1' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.97>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%m_9 = zext i16 %tmp_V_9 to i64" [fft/solution1/fft_top.cpp:27]   --->   Operation 97 'zext' 'm_9' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%zext_ln957_2 = zext i16 %tmp_V_9 to i32" [fft/solution1/fft_top.cpp:27]   --->   Operation 98 'zext' 'zext_ln957_2' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (2.43ns)   --->   "%icmp_ln958_1 = icmp sgt i32 %lsb_index_1, 0" [fft/solution1/fft_top.cpp:27]   --->   Operation 99 'icmp' 'icmp_ln958_1' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (2.70ns)   --->   "%add_ln958_1 = add nsw i32 -25, %sub_ln944_1" [fft/solution1/fft_top.cpp:27]   --->   Operation 100 'add' 'add_ln958_1' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%lshr_ln958_1 = lshr i32 %zext_ln957_2, %add_ln958_1" [fft/solution1/fft_top.cpp:27]   --->   Operation 101 'lshr' 'lshr_ln958_1' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%zext_ln958_2 = zext i32 %lshr_ln958_1 to i64" [fft/solution1/fft_top.cpp:27]   --->   Operation 102 'zext' 'zext_ln958_2' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (2.70ns)   --->   "%sub_ln958_1 = sub i32 25, %sub_ln944_1" [fft/solution1/fft_top.cpp:27]   --->   Operation 103 'sub' 'sub_ln958_1' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%zext_ln958_3 = zext i32 %sub_ln958_1 to i64" [fft/solution1/fft_top.cpp:27]   --->   Operation 104 'zext' 'zext_ln958_3' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%shl_ln958_1 = shl i64 %m_9, %zext_ln958_3" [fft/solution1/fft_top.cpp:27]   --->   Operation 105 'shl' 'shl_ln958_1' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%m_10 = select i1 %icmp_ln958_1, i64 %zext_ln958_2, i64 %shl_ln958_1" [fft/solution1/fft_top.cpp:27]   --->   Operation 106 'select' 'm_10' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%zext_ln961_1 = zext i32 %or_ln949_1 to i64" [fft/solution1/fft_top.cpp:27]   --->   Operation 107 'zext' 'zext_ln961_1' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (4.08ns) (out node of the LUT)   --->   "%m_12 = add i64 %zext_ln961_1, %m_10" [fft/solution1/fft_top.cpp:27]   --->   Operation 108 'add' 'm_12' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 4.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%m_3 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_12, i32 1, i32 63)" [fft/solution1/fft_top.cpp:27]   --->   Operation 109 'partselect' 'm_3' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_12, i32 25)" [fft/solution1/fft_top.cpp:27]   --->   Operation 110 'bitselect' 'tmp_13' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.51>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%m_15 = zext i63 %m_s to i64" [fft/solution1/fft_top.cpp:26]   --->   Operation 111 'zext' 'm_15' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (1.04ns)   --->   "%select_ln964 = select i1 %tmp_9, i8 127, i8 126" [fft/solution1/fft_top.cpp:26]   --->   Operation 112 'select' 'select_ln964' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 1, %trunc_ln943" [fft/solution1/fft_top.cpp:26]   --->   Operation 113 'sub' 'sub_ln964' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 114 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, %select_ln964" [fft/solution1/fft_top.cpp:26]   --->   Operation 114 'add' 'add_ln964' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 3.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_5 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_12, i8 %add_ln964)" [fft/solution1/fft_top.cpp:26]   --->   Operation 115 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_14 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_15, i9 %tmp_5, i32 23, i32 31)" [fft/solution1/fft_top.cpp:26]   --->   Operation 116 'partset' 'p_Result_14' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln738 = trunc i64 %p_Result_14 to i32" [fft/solution1/fft_top.cpp:26]   --->   Operation 117 'trunc' 'trunc_ln738' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %trunc_ln738 to float" [fft/solution1/fft_top.cpp:26]   --->   Operation 118 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln24 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.79ns)   --->   "%re = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [fft/solution1/fft_top.cpp:26]   --->   Operation 119 'select' 're' <Predicate = (!icmp_ln24)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%m_16 = zext i63 %m_3 to i64" [fft/solution1/fft_top.cpp:27]   --->   Operation 120 'zext' 'm_16' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (1.04ns)   --->   "%select_ln964_1 = select i1 %tmp_13, i8 127, i8 126" [fft/solution1/fft_top.cpp:27]   --->   Operation 121 'select' 'select_ln964_1' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_1 = sub i8 1, %trunc_ln943_1" [fft/solution1/fft_top.cpp:27]   --->   Operation 122 'sub' 'sub_ln964_1' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 123 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln964_1 = add i8 %sub_ln964_1, %select_ln964_1" [fft/solution1/fft_top.cpp:27]   --->   Operation 123 'add' 'add_ln964_1' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 3.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_7 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_15, i8 %add_ln964_1)" [fft/solution1/fft_top.cpp:27]   --->   Operation 124 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_17 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_16, i9 %tmp_7, i32 23, i32 31)" [fft/solution1/fft_top.cpp:27]   --->   Operation 125 'partset' 'p_Result_17' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln738_1 = trunc i64 %p_Result_17 to i32" [fft/solution1/fft_top.cpp:27]   --->   Operation 126 'trunc' 'trunc_ln738_1' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%bitcast_ln739_1 = bitcast i32 %trunc_ln738_1 to float" [fft/solution1/fft_top.cpp:27]   --->   Operation 127 'bitcast' 'bitcast_ln739_1' <Predicate = (!icmp_ln24 & !icmp_ln935_1)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.79ns)   --->   "%im = select i1 %icmp_ln935_1, float 0.000000e+00, float %bitcast_ln739_1" [fft/solution1/fft_top.cpp:27]   --->   Operation 128 'select' 'im' <Predicate = (!icmp_ln24)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.78>
ST_7 : Operation 129 [4/4] (5.78ns)   --->   "%tmp = fmul float %re, %re" [fft/solution1/fft_top.cpp:28]   --->   Operation 129 'fmul' 'tmp' <Predicate = (!icmp_ln24)> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [4/4] (5.78ns)   --->   "%tmp_1 = fmul float %im, %im" [fft/solution1/fft_top.cpp:28]   --->   Operation 130 'fmul' 'tmp_1' <Predicate = (!icmp_ln24)> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.78>
ST_8 : Operation 131 [3/4] (5.78ns)   --->   "%tmp = fmul float %re, %re" [fft/solution1/fft_top.cpp:28]   --->   Operation 131 'fmul' 'tmp' <Predicate = (!icmp_ln24)> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [3/4] (5.78ns)   --->   "%tmp_1 = fmul float %im, %im" [fft/solution1/fft_top.cpp:28]   --->   Operation 132 'fmul' 'tmp_1' <Predicate = (!icmp_ln24)> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.78>
ST_9 : Operation 133 [2/4] (5.78ns)   --->   "%tmp = fmul float %re, %re" [fft/solution1/fft_top.cpp:28]   --->   Operation 133 'fmul' 'tmp' <Predicate = (!icmp_ln24)> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [2/4] (5.78ns)   --->   "%tmp_1 = fmul float %im, %im" [fft/solution1/fft_top.cpp:28]   --->   Operation 134 'fmul' 'tmp_1' <Predicate = (!icmp_ln24)> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.78>
ST_10 : Operation 135 [1/4] (5.78ns)   --->   "%tmp = fmul float %re, %re" [fft/solution1/fft_top.cpp:28]   --->   Operation 135 'fmul' 'tmp' <Predicate = (!icmp_ln24)> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [1/4] (5.78ns)   --->   "%tmp_1 = fmul float %im, %im" [fft/solution1/fft_top.cpp:28]   --->   Operation 136 'fmul' 'tmp_1' <Predicate = (!icmp_ln24)> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.26>
ST_11 : Operation 137 [5/5] (8.26ns)   --->   "%tmp_2 = fadd float %tmp, %tmp_1" [fft/solution1/fft_top.cpp:28]   --->   Operation 137 'fadd' 'tmp_2' <Predicate = (!icmp_ln24)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.26>
ST_12 : Operation 138 [4/5] (8.26ns)   --->   "%tmp_2 = fadd float %tmp, %tmp_1" [fft/solution1/fft_top.cpp:28]   --->   Operation 138 'fadd' 'tmp_2' <Predicate = (!icmp_ln24)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.26>
ST_13 : Operation 139 [3/5] (8.26ns)   --->   "%tmp_2 = fadd float %tmp, %tmp_1" [fft/solution1/fft_top.cpp:28]   --->   Operation 139 'fadd' 'tmp_2' <Predicate = (!icmp_ln24)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.26>
ST_14 : Operation 140 [2/5] (8.26ns)   --->   "%tmp_2 = fadd float %tmp, %tmp_1" [fft/solution1/fft_top.cpp:28]   --->   Operation 140 'fadd' 'tmp_2' <Predicate = (!icmp_ln24)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.26>
ST_15 : Operation 141 [1/5] (8.26ns)   --->   "%tmp_2 = fadd float %tmp, %tmp_1" [fft/solution1/fft_top.cpp:28]   --->   Operation 141 'fadd' 'tmp_2' <Predicate = (!icmp_ln24)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.90>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [fft/solution1/fft_top.cpp:24]   --->   Operation 142 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [fft/solution1/fft_top.cpp:25]   --->   Operation 143 'specpipeline' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %out_r, float %tmp_2)" [fft/solution1/fft_top.cpp:28]   --->   Operation 144 'write' <Predicate = (!icmp_ln24)> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_3)" [fft/solution1/fft_top.cpp:29]   --->   Operation 145 'specregionend' 'empty_25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "br label %1" [fft/solution1/fft_top.cpp:24]   --->   Operation 146 'br' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 17 <SV = 2> <Delay = 0.00>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "ret void" [fft/solution1/fft_top.cpp:30]   --->   Operation 147 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000]
br_ln24           (br               ) [ 011111111111111110]
i_0               (phi              ) [ 001000000000000000]
icmp_ln24         (icmp             ) [ 001111111111111110]
empty             (speclooptripcount) [ 000000000000000000]
i                 (add              ) [ 011111111111111110]
br_ln24           (br               ) [ 000000000000000000]
in_read           (read             ) [ 000000000000000000]
tmp_V_6           (trunc            ) [ 000000000000000000]
icmp_ln935        (icmp             ) [ 001011100000000000]
p_Result_12       (bitselect        ) [ 001011100000000000]
tmp_V             (sub              ) [ 000000000000000000]
tmp_V_7           (select           ) [ 001011000000000000]
p_Result_s        (partselect       ) [ 001010000000000000]
tmp_V_8           (partselect       ) [ 000000000000000000]
icmp_ln935_1      (icmp             ) [ 001011100000000000]
p_Result_15       (bitselect        ) [ 001011100000000000]
tmp_V_4           (sub              ) [ 000000000000000000]
tmp_V_9           (select           ) [ 001011000000000000]
p_Result_7        (partselect       ) [ 001010000000000000]
p_Result_13       (bitconcatenate   ) [ 000000000000000000]
l                 (cttz             ) [ 000000000000000000]
sub_ln944         (sub              ) [ 001001000000000000]
trunc_ln944       (trunc            ) [ 001001000000000000]
lsb_index         (add              ) [ 001001000000000000]
tmp_6             (partselect       ) [ 001001000000000000]
trunc_ln947       (trunc            ) [ 000000000000000000]
sub_ln947         (sub              ) [ 001001000000000000]
trunc_ln943       (trunc            ) [ 001001100000000000]
p_Result_16       (bitconcatenate   ) [ 000000000000000000]
l_1               (cttz             ) [ 000000000000000000]
sub_ln944_1       (sub              ) [ 001001000000000000]
trunc_ln944_1     (trunc            ) [ 001001000000000000]
lsb_index_1       (add              ) [ 001001000000000000]
tmp_11            (partselect       ) [ 001001000000000000]
trunc_ln947_1     (trunc            ) [ 000000000000000000]
sub_ln947_1       (sub              ) [ 001001000000000000]
trunc_ln943_1     (trunc            ) [ 001001100000000000]
icmp_ln947        (icmp             ) [ 000000000000000000]
zext_ln947        (zext             ) [ 000000000000000000]
lshr_ln947        (lshr             ) [ 000000000000000000]
p_Result_3        (and              ) [ 000000000000000000]
icmp_ln947_1      (icmp             ) [ 000000000000000000]
a                 (and              ) [ 000000000000000000]
tmp_8             (bitselect        ) [ 000000000000000000]
xor_ln949         (xor              ) [ 000000000000000000]
add_ln949         (add              ) [ 000000000000000000]
p_Result_4        (bitselect        ) [ 000000000000000000]
and_ln949         (and              ) [ 000000000000000000]
or_ln949_2        (or               ) [ 000000000000000000]
or_ln             (bitconcatenate   ) [ 000000000000000000]
m                 (zext             ) [ 000000000000000000]
zext_ln957_1      (zext             ) [ 000000000000000000]
icmp_ln958        (icmp             ) [ 000000000000000000]
add_ln958         (add              ) [ 000000000000000000]
lshr_ln958        (lshr             ) [ 000000000000000000]
zext_ln958        (zext             ) [ 000000000000000000]
sub_ln958         (sub              ) [ 000000000000000000]
zext_ln958_1      (zext             ) [ 000000000000000000]
shl_ln958         (shl              ) [ 000000000000000000]
m_1               (select           ) [ 000000000000000000]
zext_ln961        (zext             ) [ 000000000000000000]
m_2               (add              ) [ 000000000000000000]
m_s               (partselect       ) [ 001000100000000000]
tmp_9             (bitselect        ) [ 001000100000000000]
icmp_ln947_2      (icmp             ) [ 000000000000000000]
zext_ln947_1      (zext             ) [ 000000000000000000]
lshr_ln947_1      (lshr             ) [ 000000000000000000]
p_Result_9        (and              ) [ 000000000000000000]
icmp_ln947_3      (icmp             ) [ 000000000000000000]
a_1               (and              ) [ 000000000000000000]
tmp_12            (bitselect        ) [ 000000000000000000]
xor_ln949_1       (xor              ) [ 000000000000000000]
add_ln949_1       (add              ) [ 000000000000000000]
p_Result_10       (bitselect        ) [ 000000000000000000]
and_ln949_1       (and              ) [ 000000000000000000]
or_ln949          (or               ) [ 000000000000000000]
or_ln949_1        (bitconcatenate   ) [ 000000000000000000]
m_9               (zext             ) [ 000000000000000000]
zext_ln957_2      (zext             ) [ 000000000000000000]
icmp_ln958_1      (icmp             ) [ 000000000000000000]
add_ln958_1       (add              ) [ 000000000000000000]
lshr_ln958_1      (lshr             ) [ 000000000000000000]
zext_ln958_2      (zext             ) [ 000000000000000000]
sub_ln958_1       (sub              ) [ 000000000000000000]
zext_ln958_3      (zext             ) [ 000000000000000000]
shl_ln958_1       (shl              ) [ 000000000000000000]
m_10              (select           ) [ 000000000000000000]
zext_ln961_1      (zext             ) [ 000000000000000000]
m_12              (add              ) [ 000000000000000000]
m_3               (partselect       ) [ 001000100000000000]
tmp_13            (bitselect        ) [ 001000100000000000]
m_15              (zext             ) [ 000000000000000000]
select_ln964      (select           ) [ 000000000000000000]
sub_ln964         (sub              ) [ 000000000000000000]
add_ln964         (add              ) [ 000000000000000000]
tmp_5             (bitconcatenate   ) [ 000000000000000000]
p_Result_14       (partset          ) [ 000000000000000000]
trunc_ln738       (trunc            ) [ 000000000000000000]
bitcast_ln739     (bitcast          ) [ 000000000000000000]
re                (select           ) [ 001000011110000000]
m_16              (zext             ) [ 000000000000000000]
select_ln964_1    (select           ) [ 000000000000000000]
sub_ln964_1       (sub              ) [ 000000000000000000]
add_ln964_1       (add              ) [ 000000000000000000]
tmp_7             (bitconcatenate   ) [ 000000000000000000]
p_Result_17       (partset          ) [ 000000000000000000]
trunc_ln738_1     (trunc            ) [ 000000000000000000]
bitcast_ln739_1   (bitcast          ) [ 000000000000000000]
im                (select           ) [ 001000011110000000]
tmp               (fmul             ) [ 001000000001111100]
tmp_1             (fmul             ) [ 001000000001111100]
tmp_2             (fadd             ) [ 001000000000000010]
tmp_3             (specregionbegin  ) [ 000000000000000000]
specpipeline_ln25 (specpipeline     ) [ 000000000000000000]
write_ln28        (write            ) [ 000000000000000000]
empty_25          (specregionend    ) [ 000000000000000000]
br_ln24           (br               ) [ 011111111111111110]
ret_ln30          (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str70"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str72"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str73"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str74"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i16"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="in_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln28_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="32" slack="1"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln28/16 "/>
</bind>
</comp>

<comp id="129" class="1005" name="i_0_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="11" slack="1"/>
<pin id="131" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_0_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="11" slack="0"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="0" index="1" bw="32" slack="1"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_2/11 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="0" index="1" bw="32" slack="1"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln24_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="11" slack="0"/>
<pin id="154" dir="0" index="1" bw="11" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="11" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_V_6_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_6/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln935_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_Result_12_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_V_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_V_7_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="0" index="2" bw="16" slack="0"/>
<pin id="192" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_7/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_Result_s_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="0" index="2" bw="5" slack="0"/>
<pin id="200" dir="0" index="3" bw="1" slack="0"/>
<pin id="201" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_V_8_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="6" slack="0"/>
<pin id="210" dir="0" index="3" bw="6" slack="0"/>
<pin id="211" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_8/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln935_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935_1/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_Result_15_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="6" slack="0"/>
<pin id="226" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_V_4_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V_4/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_V_9_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="0" index="2" bw="16" slack="0"/>
<pin id="240" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_9/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_Result_7_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="0"/>
<pin id="247" dir="0" index="2" bw="5" slack="0"/>
<pin id="248" dir="0" index="3" bw="1" slack="0"/>
<pin id="249" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_Result_13_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="16" slack="1"/>
<pin id="258" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_13/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="l_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sub_ln944_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="trunc_ln944_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln944/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="lsb_index_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="6" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_6_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="31" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="0" index="3" bw="6" slack="0"/>
<pin id="290" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="trunc_ln947_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sub_ln947_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="0" index="1" bw="5" slack="0"/>
<pin id="302" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln943_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_Result_16_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="16" slack="1"/>
<pin id="313" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_16/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="l_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l_1/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sub_ln944_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="6" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944_1/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="trunc_ln944_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln944_1/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="lsb_index_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index_1/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_11_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="31" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="0" index="3" bw="6" slack="0"/>
<pin id="345" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="trunc_ln947_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947_1/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sub_ln947_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="0"/>
<pin id="356" dir="0" index="1" bw="5" slack="0"/>
<pin id="357" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947_1/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="trunc_ln943_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943_1/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln947_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="31" slack="1"/>
<pin id="366" dir="0" index="1" bw="31" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln947_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="1"/>
<pin id="371" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="lshr_ln947_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="5" slack="0"/>
<pin id="375" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="p_Result_3_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="2"/>
<pin id="380" dir="0" index="1" bw="16" slack="0"/>
<pin id="381" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_3/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="icmp_ln947_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="0"/>
<pin id="385" dir="0" index="1" bw="16" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_1/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="a_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_8_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="1"/>
<pin id="398" dir="0" index="2" bw="6" slack="0"/>
<pin id="399" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="xor_ln949_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln949_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="6" slack="0"/>
<pin id="410" dir="0" index="1" bw="16" slack="1"/>
<pin id="411" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln949/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_Result_4_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="16" slack="2"/>
<pin id="416" dir="0" index="2" bw="16" slack="0"/>
<pin id="417" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="and_ln949_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="or_ln949_2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949_2/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="or_ln_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="1" slack="0"/>
<pin id="436" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="m_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="16" slack="2"/>
<pin id="442" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln957_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="16" slack="2"/>
<pin id="445" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln957_1/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp_ln958_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln958_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="6" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="1"/>
<pin id="454" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="lshr_ln958_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln958_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="sub_ln958_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="6" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="1"/>
<pin id="469" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln958/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln958_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958_1/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="shl_ln958_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="16" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="m_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="64" slack="0"/>
<pin id="484" dir="0" index="2" bw="64" slack="0"/>
<pin id="485" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/5 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln961_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="m_2_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="0" index="1" bw="64" slack="0"/>
<pin id="496" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/5 "/>
</bind>
</comp>

<comp id="499" class="1004" name="m_s_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="63" slack="0"/>
<pin id="501" dir="0" index="1" bw="64" slack="0"/>
<pin id="502" dir="0" index="2" bw="1" slack="0"/>
<pin id="503" dir="0" index="3" bw="7" slack="0"/>
<pin id="504" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_s/5 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_9_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="64" slack="0"/>
<pin id="512" dir="0" index="2" bw="6" slack="0"/>
<pin id="513" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="icmp_ln947_2_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="31" slack="1"/>
<pin id="519" dir="0" index="1" bw="31" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_2/5 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln947_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="5" slack="1"/>
<pin id="524" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947_1/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="lshr_ln947_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="5" slack="0"/>
<pin id="528" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947_1/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="p_Result_9_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="2"/>
<pin id="533" dir="0" index="1" bw="16" slack="0"/>
<pin id="534" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_9/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="icmp_ln947_3_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="0"/>
<pin id="538" dir="0" index="1" bw="16" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_3/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="a_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a_1/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_12_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="32" slack="1"/>
<pin id="551" dir="0" index="2" bw="6" slack="0"/>
<pin id="552" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="555" class="1004" name="xor_ln949_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949_1/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="add_ln949_1_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="6" slack="0"/>
<pin id="563" dir="0" index="1" bw="16" slack="1"/>
<pin id="564" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln949_1/5 "/>
</bind>
</comp>

<comp id="566" class="1004" name="p_Result_10_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="16" slack="2"/>
<pin id="569" dir="0" index="2" bw="16" slack="0"/>
<pin id="570" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="and_ln949_1_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949_1/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="or_ln949_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949/5 "/>
</bind>
</comp>

<comp id="585" class="1004" name="or_ln949_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="0" index="2" bw="1" slack="0"/>
<pin id="589" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln949_1/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="m_9_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="16" slack="2"/>
<pin id="595" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_9/5 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln957_2_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="16" slack="2"/>
<pin id="598" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln957_2/5 "/>
</bind>
</comp>

<comp id="599" class="1004" name="icmp_ln958_1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="0" index="1" bw="32" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958_1/5 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add_ln958_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="6" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="1"/>
<pin id="607" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958_1/5 "/>
</bind>
</comp>

<comp id="609" class="1004" name="lshr_ln958_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="16" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="0"/>
<pin id="612" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958_1/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="zext_ln958_2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958_2/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="sub_ln958_1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="6" slack="0"/>
<pin id="621" dir="0" index="1" bw="32" slack="1"/>
<pin id="622" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln958_1/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="zext_ln958_3_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958_3/5 "/>
</bind>
</comp>

<comp id="628" class="1004" name="shl_ln958_1_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="16" slack="0"/>
<pin id="630" dir="0" index="1" bw="32" slack="0"/>
<pin id="631" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958_1/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="m_10_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="64" slack="0"/>
<pin id="637" dir="0" index="2" bw="64" slack="0"/>
<pin id="638" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_10/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="zext_ln961_1_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961_1/5 "/>
</bind>
</comp>

<comp id="646" class="1004" name="m_12_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="0"/>
<pin id="648" dir="0" index="1" bw="64" slack="0"/>
<pin id="649" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_12/5 "/>
</bind>
</comp>

<comp id="652" class="1004" name="m_3_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="63" slack="0"/>
<pin id="654" dir="0" index="1" bw="64" slack="0"/>
<pin id="655" dir="0" index="2" bw="1" slack="0"/>
<pin id="656" dir="0" index="3" bw="7" slack="0"/>
<pin id="657" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_3/5 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_13_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="64" slack="0"/>
<pin id="665" dir="0" index="2" bw="6" slack="0"/>
<pin id="666" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="670" class="1004" name="m_15_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="63" slack="1"/>
<pin id="672" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_15/6 "/>
</bind>
</comp>

<comp id="673" class="1004" name="select_ln964_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="1"/>
<pin id="675" dir="0" index="1" bw="8" slack="0"/>
<pin id="676" dir="0" index="2" bw="8" slack="0"/>
<pin id="677" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964/6 "/>
</bind>
</comp>

<comp id="680" class="1004" name="sub_ln964_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="8" slack="2"/>
<pin id="683" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/6 "/>
</bind>
</comp>

<comp id="685" class="1004" name="add_ln964_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="0" index="1" bw="8" slack="0"/>
<pin id="688" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/6 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_5_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="9" slack="0"/>
<pin id="693" dir="0" index="1" bw="1" slack="3"/>
<pin id="694" dir="0" index="2" bw="8" slack="0"/>
<pin id="695" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="698" class="1004" name="p_Result_14_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="64" slack="0"/>
<pin id="700" dir="0" index="1" bw="63" slack="0"/>
<pin id="701" dir="0" index="2" bw="9" slack="0"/>
<pin id="702" dir="0" index="3" bw="6" slack="0"/>
<pin id="703" dir="0" index="4" bw="6" slack="0"/>
<pin id="704" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_14/6 "/>
</bind>
</comp>

<comp id="710" class="1004" name="trunc_ln738_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="64" slack="0"/>
<pin id="712" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln738/6 "/>
</bind>
</comp>

<comp id="714" class="1004" name="bitcast_ln739_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln739/6 "/>
</bind>
</comp>

<comp id="718" class="1004" name="re_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="3"/>
<pin id="720" dir="0" index="1" bw="32" slack="0"/>
<pin id="721" dir="0" index="2" bw="32" slack="0"/>
<pin id="722" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="re/6 "/>
</bind>
</comp>

<comp id="725" class="1004" name="m_16_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="63" slack="1"/>
<pin id="727" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_16/6 "/>
</bind>
</comp>

<comp id="728" class="1004" name="select_ln964_1_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="1"/>
<pin id="730" dir="0" index="1" bw="8" slack="0"/>
<pin id="731" dir="0" index="2" bw="8" slack="0"/>
<pin id="732" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964_1/6 "/>
</bind>
</comp>

<comp id="735" class="1004" name="sub_ln964_1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="8" slack="2"/>
<pin id="738" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964_1/6 "/>
</bind>
</comp>

<comp id="740" class="1004" name="add_ln964_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="8" slack="0"/>
<pin id="742" dir="0" index="1" bw="8" slack="0"/>
<pin id="743" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964_1/6 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_7_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="9" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="3"/>
<pin id="749" dir="0" index="2" bw="8" slack="0"/>
<pin id="750" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="753" class="1004" name="p_Result_17_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="64" slack="0"/>
<pin id="755" dir="0" index="1" bw="63" slack="0"/>
<pin id="756" dir="0" index="2" bw="9" slack="0"/>
<pin id="757" dir="0" index="3" bw="6" slack="0"/>
<pin id="758" dir="0" index="4" bw="6" slack="0"/>
<pin id="759" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_17/6 "/>
</bind>
</comp>

<comp id="765" class="1004" name="trunc_ln738_1_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="64" slack="0"/>
<pin id="767" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln738_1/6 "/>
</bind>
</comp>

<comp id="769" class="1004" name="bitcast_ln739_1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="0"/>
<pin id="771" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln739_1/6 "/>
</bind>
</comp>

<comp id="773" class="1004" name="im_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="3"/>
<pin id="775" dir="0" index="1" bw="32" slack="0"/>
<pin id="776" dir="0" index="2" bw="32" slack="0"/>
<pin id="777" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="im/6 "/>
</bind>
</comp>

<comp id="780" class="1005" name="icmp_ln24_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="1"/>
<pin id="782" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="784" class="1005" name="i_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="11" slack="0"/>
<pin id="786" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="789" class="1005" name="icmp_ln935_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="1"/>
<pin id="791" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln935 "/>
</bind>
</comp>

<comp id="794" class="1005" name="p_Result_12_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="3"/>
<pin id="796" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="799" class="1005" name="tmp_V_7_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="16" slack="2"/>
<pin id="801" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_7 "/>
</bind>
</comp>

<comp id="807" class="1005" name="p_Result_s_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="16" slack="1"/>
<pin id="809" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="812" class="1005" name="icmp_ln935_1_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="1"/>
<pin id="814" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln935_1 "/>
</bind>
</comp>

<comp id="817" class="1005" name="p_Result_15_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="3"/>
<pin id="819" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_15 "/>
</bind>
</comp>

<comp id="822" class="1005" name="tmp_V_9_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="16" slack="2"/>
<pin id="824" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_9 "/>
</bind>
</comp>

<comp id="830" class="1005" name="p_Result_7_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="16" slack="1"/>
<pin id="832" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="835" class="1005" name="sub_ln944_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="1"/>
<pin id="837" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944 "/>
</bind>
</comp>

<comp id="841" class="1005" name="trunc_ln944_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="16" slack="1"/>
<pin id="843" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln944 "/>
</bind>
</comp>

<comp id="846" class="1005" name="lsb_index_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="1"/>
<pin id="848" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lsb_index "/>
</bind>
</comp>

<comp id="852" class="1005" name="tmp_6_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="31" slack="1"/>
<pin id="854" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="857" class="1005" name="sub_ln947_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="5" slack="1"/>
<pin id="859" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln947 "/>
</bind>
</comp>

<comp id="862" class="1005" name="trunc_ln943_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="8" slack="2"/>
<pin id="864" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln943 "/>
</bind>
</comp>

<comp id="867" class="1005" name="sub_ln944_1_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="1"/>
<pin id="869" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944_1 "/>
</bind>
</comp>

<comp id="873" class="1005" name="trunc_ln944_1_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="16" slack="1"/>
<pin id="875" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln944_1 "/>
</bind>
</comp>

<comp id="878" class="1005" name="lsb_index_1_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="1"/>
<pin id="880" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lsb_index_1 "/>
</bind>
</comp>

<comp id="884" class="1005" name="tmp_11_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="31" slack="1"/>
<pin id="886" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="889" class="1005" name="sub_ln947_1_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="5" slack="1"/>
<pin id="891" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln947_1 "/>
</bind>
</comp>

<comp id="894" class="1005" name="trunc_ln943_1_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="8" slack="2"/>
<pin id="896" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln943_1 "/>
</bind>
</comp>

<comp id="899" class="1005" name="m_s_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="63" slack="1"/>
<pin id="901" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="m_s "/>
</bind>
</comp>

<comp id="904" class="1005" name="tmp_9_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="1"/>
<pin id="906" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="909" class="1005" name="m_3_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="63" slack="1"/>
<pin id="911" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="m_3 "/>
</bind>
</comp>

<comp id="914" class="1005" name="tmp_13_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="1"/>
<pin id="916" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="919" class="1005" name="re_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="1"/>
<pin id="921" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="re "/>
</bind>
</comp>

<comp id="925" class="1005" name="im_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="1"/>
<pin id="927" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="im "/>
</bind>
</comp>

<comp id="931" class="1005" name="tmp_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="1"/>
<pin id="933" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="936" class="1005" name="tmp_1_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="1"/>
<pin id="938" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="941" class="1005" name="tmp_2_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="32" slack="1"/>
<pin id="943" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="120"><net_src comp="42" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="112" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="156"><net_src comp="133" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="133" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="116" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="44" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="46" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="116" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="48" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="186"><net_src comp="44" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="164" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="174" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="182" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="164" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="202"><net_src comp="50" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="188" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="204"><net_src comp="48" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="212"><net_src comp="52" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="116" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="20" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="54" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="220"><net_src comp="206" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="44" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="46" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="116" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="54" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="234"><net_src comp="44" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="206" pin="4"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="222" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="230" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="206" pin="4"/><net_sink comp="236" pin=2"/></net>

<net id="250"><net_src comp="50" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="236" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="48" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="8" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="259"><net_src comp="56" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="58" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="60" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="254" pin="3"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="62" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="273"><net_src comp="20" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="261" pin="3"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="269" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="64" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="269" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="66" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="279" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="68" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="294"><net_src comp="54" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="298"><net_src comp="269" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="70" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="295" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="261" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="56" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="58" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="60" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="309" pin="3"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="62" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="20" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="316" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="64" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="324" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="346"><net_src comp="66" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="334" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="68" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="54" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="353"><net_src comp="324" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="70" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="350" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="316" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="72" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="58" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="369" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="372" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="378" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="44" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="364" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="383" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="46" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="54" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="395" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="62" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="74" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="418"><net_src comp="76" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="408" pin="2"/><net_sink comp="413" pin=2"/></net>

<net id="424"><net_src comp="413" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="402" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="389" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="437"><net_src comp="78" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="72" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="426" pin="2"/><net_sink comp="432" pin=2"/></net>

<net id="450"><net_src comp="8" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="80" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="443" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="451" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="456" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="82" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="466" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="440" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="471" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="486"><net_src comp="446" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="462" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="475" pin="2"/><net_sink comp="481" pin=2"/></net>

<net id="492"><net_src comp="432" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="489" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="481" pin="3"/><net_sink comp="493" pin=1"/></net>

<net id="505"><net_src comp="84" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="493" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="507"><net_src comp="68" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="508"><net_src comp="86" pin="0"/><net_sink comp="499" pin=3"/></net>

<net id="514"><net_src comp="88" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="493" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="82" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="521"><net_src comp="72" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="529"><net_src comp="58" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="522" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="525" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="531" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="44" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="517" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="536" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="553"><net_src comp="46" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="54" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="559"><net_src comp="548" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="62" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="74" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="571"><net_src comp="76" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="561" pin="2"/><net_sink comp="566" pin=2"/></net>

<net id="577"><net_src comp="566" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="555" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="573" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="542" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="590"><net_src comp="78" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="72" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="579" pin="2"/><net_sink comp="585" pin=2"/></net>

<net id="603"><net_src comp="8" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="80" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="613"><net_src comp="596" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="604" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="623"><net_src comp="82" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="627"><net_src comp="619" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="632"><net_src comp="593" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="624" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="639"><net_src comp="599" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="615" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="641"><net_src comp="628" pin="2"/><net_sink comp="634" pin=2"/></net>

<net id="645"><net_src comp="585" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="650"><net_src comp="642" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="634" pin="3"/><net_sink comp="646" pin=1"/></net>

<net id="658"><net_src comp="84" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="646" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="660"><net_src comp="68" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="661"><net_src comp="86" pin="0"/><net_sink comp="652" pin=3"/></net>

<net id="667"><net_src comp="88" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="646" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="82" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="678"><net_src comp="90" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="679"><net_src comp="92" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="684"><net_src comp="94" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="689"><net_src comp="680" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="673" pin="3"/><net_sink comp="685" pin=1"/></net>

<net id="696"><net_src comp="96" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="685" pin="2"/><net_sink comp="691" pin=2"/></net>

<net id="705"><net_src comp="98" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="706"><net_src comp="670" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="707"><net_src comp="691" pin="3"/><net_sink comp="698" pin=2"/></net>

<net id="708"><net_src comp="100" pin="0"/><net_sink comp="698" pin=3"/></net>

<net id="709"><net_src comp="54" pin="0"/><net_sink comp="698" pin=4"/></net>

<net id="713"><net_src comp="698" pin="5"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="710" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="723"><net_src comp="102" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="724"><net_src comp="714" pin="1"/><net_sink comp="718" pin=2"/></net>

<net id="733"><net_src comp="90" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="734"><net_src comp="92" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="739"><net_src comp="94" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="744"><net_src comp="735" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="728" pin="3"/><net_sink comp="740" pin=1"/></net>

<net id="751"><net_src comp="96" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="740" pin="2"/><net_sink comp="746" pin=2"/></net>

<net id="760"><net_src comp="98" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="761"><net_src comp="725" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="762"><net_src comp="746" pin="3"/><net_sink comp="753" pin=2"/></net>

<net id="763"><net_src comp="100" pin="0"/><net_sink comp="753" pin=3"/></net>

<net id="764"><net_src comp="54" pin="0"/><net_sink comp="753" pin=4"/></net>

<net id="768"><net_src comp="753" pin="5"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="765" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="778"><net_src comp="102" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="779"><net_src comp="769" pin="1"/><net_sink comp="773" pin=2"/></net>

<net id="783"><net_src comp="152" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="158" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="792"><net_src comp="168" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="797"><net_src comp="174" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="802"><net_src comp="188" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="805"><net_src comp="799" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="806"><net_src comp="799" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="810"><net_src comp="196" pin="4"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="815"><net_src comp="216" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="820"><net_src comp="222" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="825"><net_src comp="236" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="828"><net_src comp="822" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="829"><net_src comp="822" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="833"><net_src comp="244" pin="4"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="838"><net_src comp="269" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="840"><net_src comp="835" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="844"><net_src comp="275" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="849"><net_src comp="279" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="855"><net_src comp="285" pin="4"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="860"><net_src comp="299" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="865"><net_src comp="305" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="870"><net_src comp="324" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="872"><net_src comp="867" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="876"><net_src comp="330" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="881"><net_src comp="334" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="887"><net_src comp="340" pin="4"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="892"><net_src comp="354" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="897"><net_src comp="360" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="902"><net_src comp="499" pin="4"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="907"><net_src comp="509" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="912"><net_src comp="652" pin="4"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="917"><net_src comp="662" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="922"><net_src comp="718" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="928"><net_src comp="773" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="930"><net_src comp="925" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="934"><net_src comp="144" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="939"><net_src comp="148" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="944"><net_src comp="140" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="122" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {16 }
 - Input state : 
	Port: dummy_proc_be : in_r | {3 }
	Port: dummy_proc_be : out_r | {}
  - Chain level:
	State 1
	State 2
		icmp_ln24 : 1
		i : 1
		br_ln24 : 2
	State 3
		icmp_ln935 : 1
		tmp_V : 1
		tmp_V_7 : 2
		p_Result_s : 3
		icmp_ln935_1 : 1
		tmp_V_4 : 1
		tmp_V_9 : 2
		p_Result_7 : 3
	State 4
		l : 1
		sub_ln944 : 2
		trunc_ln944 : 3
		lsb_index : 3
		tmp_6 : 4
		trunc_ln947 : 3
		sub_ln947 : 4
		trunc_ln943 : 2
		l_1 : 1
		sub_ln944_1 : 2
		trunc_ln944_1 : 3
		lsb_index_1 : 3
		tmp_11 : 4
		trunc_ln947_1 : 3
		sub_ln947_1 : 4
		trunc_ln943_1 : 2
	State 5
		lshr_ln947 : 1
		p_Result_3 : 2
		icmp_ln947_1 : 2
		a : 3
		xor_ln949 : 1
		p_Result_4 : 1
		and_ln949 : 2
		or_ln949_2 : 3
		or_ln : 3
		lshr_ln958 : 1
		zext_ln958 : 2
		zext_ln958_1 : 1
		shl_ln958 : 2
		m_1 : 3
		zext_ln961 : 4
		m_2 : 5
		m_s : 6
		tmp_9 : 6
		lshr_ln947_1 : 1
		p_Result_9 : 2
		icmp_ln947_3 : 2
		a_1 : 3
		xor_ln949_1 : 1
		p_Result_10 : 1
		and_ln949_1 : 2
		or_ln949 : 3
		or_ln949_1 : 3
		lshr_ln958_1 : 1
		zext_ln958_2 : 2
		zext_ln958_3 : 1
		shl_ln958_1 : 2
		m_10 : 3
		zext_ln961_1 : 4
		m_12 : 5
		m_3 : 6
		tmp_13 : 6
	State 6
		add_ln964 : 1
		tmp_5 : 2
		p_Result_14 : 3
		trunc_ln738 : 4
		bitcast_ln739 : 5
		re : 6
		add_ln964_1 : 1
		tmp_7 : 2
		p_Result_17 : 3
		trunc_ln738_1 : 4
		bitcast_ln739_1 : 5
		im : 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		empty_25 : 1
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fmul   |        grp_fu_144       |    3    |   143   |   140   |
|          |        grp_fu_148       |    3    |   143   |   140   |
|----------|-------------------------|---------|---------|---------|
|   fadd   |        grp_fu_140       |    2    |   205   |   205   |
|----------|-------------------------|---------|---------|---------|
|          |         i_fu_158        |    0    |    0    |    18   |
|          |     lsb_index_fu_279    |    0    |    0    |    39   |
|          |    lsb_index_1_fu_334   |    0    |    0    |    39   |
|          |     add_ln949_fu_408    |    0    |    0    |    23   |
|          |     add_ln958_fu_451    |    0    |    0    |    39   |
|    add   |        m_2_fu_493       |    0    |    0    |    71   |
|          |    add_ln949_1_fu_561   |    0    |    0    |    23   |
|          |    add_ln958_1_fu_604   |    0    |    0    |    39   |
|          |       m_12_fu_646       |    0    |    0    |    71   |
|          |     add_ln964_fu_685    |    0    |    0    |    8    |
|          |    add_ln964_1_fu_740   |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_V_fu_182      |    0    |    0    |    23   |
|          |      tmp_V_4_fu_230     |    0    |    0    |    23   |
|          |     sub_ln944_fu_269    |    0    |    0    |    39   |
|          |     sub_ln947_fu_299    |    0    |    0    |    15   |
|    sub   |    sub_ln944_1_fu_324   |    0    |    0    |    39   |
|          |    sub_ln947_1_fu_354   |    0    |    0    |    15   |
|          |     sub_ln958_fu_466    |    0    |    0    |    39   |
|          |    sub_ln958_1_fu_619   |    0    |    0    |    39   |
|          |     sub_ln964_fu_680    |    0    |    0    |    8    |
|          |    sub_ln964_1_fu_735   |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_V_7_fu_188     |    0    |    0    |    16   |
|          |      tmp_V_9_fu_236     |    0    |    0    |    16   |
|          |        m_1_fu_481       |    0    |    0    |    64   |
|  select  |       m_10_fu_634       |    0    |    0    |    64   |
|          |   select_ln964_fu_673   |    0    |    0    |    8    |
|          |        re_fu_718        |    0    |    0    |    32   |
|          |  select_ln964_1_fu_728  |    0    |    0    |    8    |
|          |        im_fu_773        |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|          |    lshr_ln947_fu_372    |    0    |    0    |    12   |
|   lshr   |    lshr_ln958_fu_456    |    0    |    0    |   101   |
|          |   lshr_ln947_1_fu_525   |    0    |    0    |    12   |
|          |   lshr_ln958_1_fu_609   |    0    |    0    |   101   |
|----------|-------------------------|---------|---------|---------|
|    shl   |     shl_ln958_fu_475    |    0    |    0    |   101   |
|          |    shl_ln958_1_fu_628   |    0    |    0    |   101   |
|----------|-------------------------|---------|---------|---------|
|   cttz   |         l_fu_261        |    0    |    40   |    36   |
|          |        l_1_fu_316       |    0    |    40   |    36   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln24_fu_152    |    0    |    0    |    13   |
|          |    icmp_ln935_fu_168    |    0    |    0    |    13   |
|          |   icmp_ln935_1_fu_216   |    0    |    0    |    13   |
|          |    icmp_ln947_fu_364    |    0    |    0    |    18   |
|   icmp   |   icmp_ln947_1_fu_383   |    0    |    0    |    13   |
|          |    icmp_ln958_fu_446    |    0    |    0    |    18   |
|          |   icmp_ln947_2_fu_517   |    0    |    0    |    18   |
|          |   icmp_ln947_3_fu_536   |    0    |    0    |    13   |
|          |   icmp_ln958_1_fu_599   |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_3_fu_378    |    0    |    0    |    16   |
|          |         a_fu_389        |    0    |    0    |    2    |
|    and   |     and_ln949_fu_420    |    0    |    0    |    2    |
|          |    p_Result_9_fu_531    |    0    |    0    |    16   |
|          |        a_1_fu_542       |    0    |    0    |    2    |
|          |    and_ln949_1_fu_573   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    xor   |     xor_ln949_fu_402    |    0    |    0    |    2    |
|          |    xor_ln949_1_fu_555   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    or    |    or_ln949_2_fu_426    |    0    |    0    |    2    |
|          |     or_ln949_fu_579     |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|   read   |   in_read_read_fu_116   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln28_write_fu_122 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_V_6_fu_164     |    0    |    0    |    0    |
|          |    trunc_ln944_fu_275   |    0    |    0    |    0    |
|          |    trunc_ln947_fu_295   |    0    |    0    |    0    |
|          |    trunc_ln943_fu_305   |    0    |    0    |    0    |
|   trunc  |   trunc_ln944_1_fu_330  |    0    |    0    |    0    |
|          |   trunc_ln947_1_fu_350  |    0    |    0    |    0    |
|          |   trunc_ln943_1_fu_360  |    0    |    0    |    0    |
|          |    trunc_ln738_fu_710   |    0    |    0    |    0    |
|          |   trunc_ln738_1_fu_765  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_12_fu_174   |    0    |    0    |    0    |
|          |    p_Result_15_fu_222   |    0    |    0    |    0    |
|          |       tmp_8_fu_395      |    0    |    0    |    0    |
| bitselect|    p_Result_4_fu_413    |    0    |    0    |    0    |
|          |       tmp_9_fu_509      |    0    |    0    |    0    |
|          |      tmp_12_fu_548      |    0    |    0    |    0    |
|          |    p_Result_10_fu_566   |    0    |    0    |    0    |
|          |      tmp_13_fu_662      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_s_fu_196    |    0    |    0    |    0    |
|          |      tmp_V_8_fu_206     |    0    |    0    |    0    |
|          |    p_Result_7_fu_244    |    0    |    0    |    0    |
|partselect|       tmp_6_fu_285      |    0    |    0    |    0    |
|          |      tmp_11_fu_340      |    0    |    0    |    0    |
|          |        m_s_fu_499       |    0    |    0    |    0    |
|          |        m_3_fu_652       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_13_fu_254   |    0    |    0    |    0    |
|          |    p_Result_16_fu_309   |    0    |    0    |    0    |
|bitconcatenate|       or_ln_fu_432      |    0    |    0    |    0    |
|          |    or_ln949_1_fu_585    |    0    |    0    |    0    |
|          |       tmp_5_fu_691      |    0    |    0    |    0    |
|          |       tmp_7_fu_746      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln947_fu_369    |    0    |    0    |    0    |
|          |         m_fu_440        |    0    |    0    |    0    |
|          |   zext_ln957_1_fu_443   |    0    |    0    |    0    |
|          |    zext_ln958_fu_462    |    0    |    0    |    0    |
|          |   zext_ln958_1_fu_471   |    0    |    0    |    0    |
|          |    zext_ln961_fu_489    |    0    |    0    |    0    |
|   zext   |   zext_ln947_1_fu_522   |    0    |    0    |    0    |
|          |        m_9_fu_593       |    0    |    0    |    0    |
|          |   zext_ln957_2_fu_596   |    0    |    0    |    0    |
|          |   zext_ln958_2_fu_615   |    0    |    0    |    0    |
|          |   zext_ln958_3_fu_624   |    0    |    0    |    0    |
|          |   zext_ln961_1_fu_642   |    0    |    0    |    0    |
|          |       m_15_fu_670       |    0    |    0    |    0    |
|          |       m_16_fu_725       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  partset |    p_Result_14_fu_698   |    0    |    0    |    0    |
|          |    p_Result_17_fu_753   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    8    |   571   |   2036  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     i_0_reg_129     |   11   |
|      i_reg_784      |   11   |
|  icmp_ln24_reg_780  |    1   |
| icmp_ln935_1_reg_812|    1   |
|  icmp_ln935_reg_789 |    1   |
|      im_reg_925     |   32   |
| lsb_index_1_reg_878 |   32   |
|  lsb_index_reg_846  |   32   |
|     m_3_reg_909     |   63   |
|     m_s_reg_899     |   63   |
| p_Result_12_reg_794 |    1   |
| p_Result_15_reg_817 |    1   |
|  p_Result_7_reg_830 |   16   |
|  p_Result_s_reg_807 |   16   |
|      re_reg_919     |   32   |
| sub_ln944_1_reg_867 |   32   |
|  sub_ln944_reg_835  |   32   |
| sub_ln947_1_reg_889 |    5   |
|  sub_ln947_reg_857  |    5   |
|    tmp_11_reg_884   |   31   |
|    tmp_13_reg_914   |    1   |
|    tmp_1_reg_936    |   32   |
|    tmp_2_reg_941    |   32   |
|    tmp_6_reg_852    |   31   |
|    tmp_9_reg_904    |    1   |
|   tmp_V_7_reg_799   |   16   |
|   tmp_V_9_reg_822   |   16   |
|     tmp_reg_931     |   32   |
|trunc_ln943_1_reg_894|    8   |
| trunc_ln943_reg_862 |    8   |
|trunc_ln944_1_reg_873|   16   |
| trunc_ln944_reg_841 |   16   |
+---------------------+--------+
|        Total        |   627  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    8   |   571  |  2036  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   627  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |  1198  |  2036  |
+-----------+--------+--------+--------+
