Protel Design System Design Rule Check
PCB File : D:\Projects\Hardware\openTrad\switch\switch\PCB1.PcbDoc
Date     : 23.11.2022
Time     : 15:49:12

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: NONET_L02_P000 In net GND On Layer 1
   Polygon named: NONET_L03_P001 In net VCC_nRF On Layer 2

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Shelved  (NONET_L02_P000) on Layer 1 
   Violation between Modified Polygon: Polygon Shelved  (NONET_L03_P001) on Layer 2 
Rule Violations :2

Processing Rule : Width Constraint (Min=0.09mm) (Max=10mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.2mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.17mm < 0.2mm) Between Pad A1-1(125.984mm,101.854mm) on Multi-Layer And Pad A1-2(124.714mm,101.854mm) on Multi-Layer [Top Solder] Mask Sliver [0.17mm] / [Bottom Solder] Mask Sliver [0.17mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.107mm < 0.2mm) Between Pad C25-2(108.169mm,100.077mm) on Top Layer And Pad R1-1(108.026mm,100.669mm) on Top Layer [Top Solder] Mask Sliver [0.107mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.2mm) Between Pad C26-1(108.788mm,101.981mm) on Top Layer And Pad C26-2(108.128mm,101.981mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.2mm) Between Pad C3-1(111.445mm,94.728mm) on Top Layer And Pad C3-2(112.105mm,94.728mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.2mm) Between Pad C4-1(111.43mm,96.52mm) on Top Layer And Pad C4-2(112.09mm,96.52mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad C4-2(112.09mm,96.52mm) on Top Layer And Pad L1-2(112.268mm,95.935mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.199mm < 0.2mm) Between Pad Free-2(115.57mm,93.472mm) on Bottom Layer And Via (116.713mm,96.012mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.199mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.155mm < 0.2mm) Between Pad L1-1(112.268mm,95.327mm) on Top Layer And Pad L1-2(112.268mm,95.935mm) on Top Layer [Top Solder] Mask Sliver [0.155mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.039mm < 0.2mm) Between Pad R3-1(121.4mm,87.503mm) on Top Layer And Via (121.412mm,88.392mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.039mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.154mm < 0.2mm) Between Pad R3-2(119.9mm,87.503mm) on Top Layer And Via (118.996mm,87.757mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.154mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.2mm) Between Pad SB1-1(117.475mm,84.201mm) on Top Layer And Pad SB1-2(117.475mm,85.201mm) on Top Layer [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.2mm) Between Pad SB1-1(117.475mm,84.201mm) on Top Layer And Pad SB2-2(117.475mm,83.312mm) on Top Layer [Top Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.2mm) Between Pad SB2-1(117.475mm,82.312mm) on Top Layer And Pad SB2-2(117.475mm,83.312mm) on Top Layer [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.089mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-AB2(115.53mm,87.42mm) on Top Layer [Top Solder] Mask Sliver [0.089mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-AC11(115.78mm,89.67mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-AC13(115.78mm,90.17mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-AC15(115.78mm,90.67mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-AC21(115.78mm,92.17mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-AC5(115.78mm,88.17mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-AC9(115.78mm,89.17mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-B11(110.28mm,89.67mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-B13(110.28mm,90.17mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-B15(110.28mm,90.67mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-B17(110.28mm,91.17mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-B19(110.28mm,91.67mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.089mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-B3(110.28mm,87.67mm) on Top Layer [Top Solder] Mask Sliver [0.089mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-B5(110.28mm,88.17mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-B7(110.28mm,88.67mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-B9(110.28mm,89.17mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-D2(111.03mm,87.42mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-D23(111.03mm,92.92mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-F2(111.53mm,87.42mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-F23(111.53mm,92.92mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-H2(112.03mm,87.42mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-H23(112.03mm,92.92mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-K2(112.53mm,87.42mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-M2(113.03mm,87.42mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-P2(113.53mm,87.42mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-P23(113.53mm,92.92mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-T2(114.03mm,87.42mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-T23(114.03mm,92.92mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-V23(114.53mm,92.92mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-Y2(115.03mm,87.42mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.2mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Pad U1-Y23(115.03mm,92.92mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-A10(109.78mm,89.42mm) on Top Layer And Pad U1-A12(109.78mm,89.92mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-A10(109.78mm,89.42mm) on Top Layer And Pad U1-A8(109.78mm,88.92mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-A10(109.78mm,89.42mm) on Top Layer And Pad U1-B11(110.28mm,89.67mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-A10(109.78mm,89.42mm) on Top Layer And Pad U1-B9(110.28mm,89.17mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-A12(109.78mm,89.92mm) on Top Layer And Pad U1-A14(109.78mm,90.42mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-A12(109.78mm,89.92mm) on Top Layer And Pad U1-B11(110.28mm,89.67mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-A12(109.78mm,89.92mm) on Top Layer And Pad U1-B13(110.28mm,90.17mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-A14(109.78mm,90.42mm) on Top Layer And Pad U1-A16(109.78mm,90.92mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-A14(109.78mm,90.42mm) on Top Layer And Pad U1-B13(110.28mm,90.17mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-A14(109.78mm,90.42mm) on Top Layer And Pad U1-B15(110.28mm,90.67mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-A16(109.78mm,90.92mm) on Top Layer And Pad U1-A18(109.78mm,91.42mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-A16(109.78mm,90.92mm) on Top Layer And Pad U1-B15(110.28mm,90.67mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-A16(109.78mm,90.92mm) on Top Layer And Pad U1-B17(110.28mm,91.17mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-A18(109.78mm,91.42mm) on Top Layer And Pad U1-A20(109.78mm,91.92mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-A18(109.78mm,91.42mm) on Top Layer And Pad U1-B17(110.28mm,91.17mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-A18(109.78mm,91.42mm) on Top Layer And Pad U1-B19(110.28mm,91.67mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-A20(109.78mm,91.92mm) on Top Layer And Pad U1-A22(109.78mm,92.42mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-A20(109.78mm,91.92mm) on Top Layer And Pad U1-B19(110.28mm,91.67mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-A22(109.78mm,92.42mm) on Top Layer And Pad U1-A23(109.78mm,92.92mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-A8(109.78mm,88.92mm) on Top Layer And Pad U1-B7(110.28mm,88.67mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-A8(109.78mm,88.92mm) on Top Layer And Pad U1-B9(110.28mm,89.17mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-AA24(115.28mm,93.42mm) on Top Layer And Pad U1-AC24(115.78mm,93.42mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-AA24(115.28mm,93.42mm) on Top Layer And Pad U1-W24(114.78mm,93.42mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-AA24(115.28mm,93.42mm) on Top Layer And Pad U1-Y23(115.03mm,92.92mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-AB2(115.53mm,87.42mm) on Top Layer And Pad U1-Y2(115.03mm,87.42mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-AC11(115.78mm,89.67mm) on Top Layer And Pad U1-AC13(115.78mm,90.17mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-AC11(115.78mm,89.67mm) on Top Layer And Pad U1-AC9(115.78mm,89.17mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-AC11(115.78mm,89.67mm) on Top Layer And Pad U1-AD10(116.28mm,89.42mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-AC11(115.78mm,89.67mm) on Top Layer And Pad U1-AD12(116.28mm,89.92mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-AC13(115.78mm,90.17mm) on Top Layer And Pad U1-AC15(115.78mm,90.67mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-AC13(115.78mm,90.17mm) on Top Layer And Pad U1-AD12(116.28mm,89.92mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-AC13(115.78mm,90.17mm) on Top Layer And Pad U1-AD14(116.28mm,90.42mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-AC15(115.78mm,90.67mm) on Top Layer And Pad U1-AC17(115.78mm,91.17mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-AC15(115.78mm,90.67mm) on Top Layer And Pad U1-AD14(116.28mm,90.42mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-AC15(115.78mm,90.67mm) on Top Layer And Pad U1-AD16(116.28mm,90.92mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-AC17(115.78mm,91.17mm) on Top Layer And Pad U1-AC19(115.78mm,91.67mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-AC17(115.78mm,91.17mm) on Top Layer And Pad U1-AD16(116.28mm,90.92mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-AC17(115.78mm,91.17mm) on Top Layer And Pad U1-AD18(116.28mm,91.42mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-AC19(115.78mm,91.67mm) on Top Layer And Pad U1-AC21(115.78mm,92.17mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-AC19(115.78mm,91.67mm) on Top Layer And Pad U1-AD18(116.28mm,91.42mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-AC19(115.78mm,91.67mm) on Top Layer And Pad U1-AD20(116.28mm,91.92mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-AC21(115.78mm,92.17mm) on Top Layer And Pad U1-AD20(116.28mm,91.92mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-AC21(115.78mm,92.17mm) on Top Layer And Pad U1-AD22(116.28mm,92.42mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-AC5(115.78mm,88.17mm) on Top Layer And Pad U1-AD4(116.28mm,87.92mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-AC5(115.78mm,88.17mm) on Top Layer And Pad U1-AD6(116.28mm,88.42mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-AC9(115.78mm,89.17mm) on Top Layer And Pad U1-AD10(116.28mm,89.42mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-AC9(115.78mm,89.17mm) on Top Layer And Pad U1-AD8(116.28mm,88.92mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-AD10(116.28mm,89.42mm) on Top Layer And Pad U1-AD12(116.28mm,89.92mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-AD10(116.28mm,89.42mm) on Top Layer And Pad U1-AD8(116.28mm,88.92mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-AD12(116.28mm,89.92mm) on Top Layer And Pad U1-AD14(116.28mm,90.42mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-AD14(116.28mm,90.42mm) on Top Layer And Pad U1-AD16(116.28mm,90.92mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-AD16(116.28mm,90.92mm) on Top Layer And Pad U1-AD18(116.28mm,91.42mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-AD18(116.28mm,91.42mm) on Top Layer And Pad U1-AD20(116.28mm,91.92mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-AD2(116.28mm,87.42mm) on Top Layer And Pad U1-AD4(116.28mm,87.92mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-AD20(116.28mm,91.92mm) on Top Layer And Pad U1-AD22(116.28mm,92.42mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-AD22(116.28mm,92.42mm) on Top Layer And Pad U1-AD23(116.28mm,92.92mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-AD4(116.28mm,87.92mm) on Top Layer And Pad U1-AD6(116.28mm,88.42mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-AD6(116.28mm,88.42mm) on Top Layer And Pad U1-AD8(116.28mm,88.92mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-B1(110.28mm,86.92mm) on Top Layer And Pad U1-C1(110.78mm,86.92mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-B11(110.28mm,89.67mm) on Top Layer And Pad U1-B13(110.28mm,90.17mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-B11(110.28mm,89.67mm) on Top Layer And Pad U1-B9(110.28mm,89.17mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-B13(110.28mm,90.17mm) on Top Layer And Pad U1-B15(110.28mm,90.67mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-B15(110.28mm,90.67mm) on Top Layer And Pad U1-B17(110.28mm,91.17mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-B17(110.28mm,91.17mm) on Top Layer And Pad U1-B19(110.28mm,91.67mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-B3(110.28mm,87.67mm) on Top Layer And Pad U1-B5(110.28mm,88.17mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-B5(110.28mm,88.17mm) on Top Layer And Pad U1-B7(110.28mm,88.67mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-B7(110.28mm,88.67mm) on Top Layer And Pad U1-B9(110.28mm,89.17mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-C1(110.78mm,86.92mm) on Top Layer And Pad U1-D2(111.03mm,87.42mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-D2(111.03mm,87.42mm) on Top Layer And Pad U1-F2(111.53mm,87.42mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-D23(111.03mm,92.92mm) on Top Layer And Pad U1-E24(111.28mm,93.42mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-D23(111.03mm,92.92mm) on Top Layer And Pad U1-F23(111.53mm,92.92mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-E24(111.28mm,93.42mm) on Top Layer And Pad U1-F23(111.53mm,92.92mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-F2(111.53mm,87.42mm) on Top Layer And Pad U1-G1(111.78mm,86.92mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-F2(111.53mm,87.42mm) on Top Layer And Pad U1-H2(112.03mm,87.42mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-F23(111.53mm,92.92mm) on Top Layer And Pad U1-H23(112.03mm,92.92mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-G1(111.78mm,86.92mm) on Top Layer And Pad U1-H2(112.03mm,87.42mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-G1(111.78mm,86.92mm) on Top Layer And Pad U1-J1(112.28mm,86.92mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-H2(112.03mm,87.42mm) on Top Layer And Pad U1-J1(112.28mm,86.92mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-H2(112.03mm,87.42mm) on Top Layer And Pad U1-K2(112.53mm,87.42mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-H23(112.03mm,92.92mm) on Top Layer And Pad U1-J24(112.28mm,93.42mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-J1(112.28mm,86.92mm) on Top Layer And Pad U1-K2(112.53mm,87.42mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-J1(112.28mm,86.92mm) on Top Layer And Pad U1-L1(112.78mm,86.92mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-J24(112.28mm,93.42mm) on Top Layer And Pad U1-L24(112.78mm,93.42mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-K2(112.53mm,87.42mm) on Top Layer And Pad U1-L1(112.78mm,86.92mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-K2(112.53mm,87.42mm) on Top Layer And Pad U1-M2(113.03mm,87.42mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-L1(112.78mm,86.92mm) on Top Layer And Pad U1-M2(113.03mm,87.42mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-L1(112.78mm,86.92mm) on Top Layer And Pad U1-N1(113.28mm,86.92mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-L24(112.78mm,93.42mm) on Top Layer And Pad U1-N24(113.28mm,93.42mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-M2(113.03mm,87.42mm) on Top Layer And Pad U1-N1(113.28mm,86.92mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-M2(113.03mm,87.42mm) on Top Layer And Pad U1-P2(113.53mm,87.42mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-N1(113.28mm,86.92mm) on Top Layer And Pad U1-P2(113.53mm,87.42mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-N1(113.28mm,86.92mm) on Top Layer And Pad U1-R1(113.78mm,86.92mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-N24(113.28mm,93.42mm) on Top Layer And Pad U1-P23(113.53mm,92.92mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-N24(113.28mm,93.42mm) on Top Layer And Pad U1-R24(113.78mm,93.42mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-P2(113.53mm,87.42mm) on Top Layer And Pad U1-R1(113.78mm,86.92mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-P2(113.53mm,87.42mm) on Top Layer And Pad U1-T2(114.03mm,87.42mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-P23(113.53mm,92.92mm) on Top Layer And Pad U1-R24(113.78mm,93.42mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-P23(113.53mm,92.92mm) on Top Layer And Pad U1-T23(114.03mm,92.92mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-R1(113.78mm,86.92mm) on Top Layer And Pad U1-T2(114.03mm,87.42mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-R1(113.78mm,86.92mm) on Top Layer And Pad U1-U1(114.28mm,86.92mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-R24(113.78mm,93.42mm) on Top Layer And Pad U1-T23(114.03mm,92.92mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-R24(113.78mm,93.42mm) on Top Layer And Pad U1-U24(114.28mm,93.42mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-T2(114.03mm,87.42mm) on Top Layer And Pad U1-U1(114.28mm,86.92mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-T23(114.03mm,92.92mm) on Top Layer And Pad U1-U24(114.28mm,93.42mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-T23(114.03mm,92.92mm) on Top Layer And Pad U1-V23(114.53mm,92.92mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-U1(114.28mm,86.92mm) on Top Layer And Pad U1-W1(114.78mm,86.92mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-U24(114.28mm,93.42mm) on Top Layer And Pad U1-V23(114.53mm,92.92mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-U24(114.28mm,93.42mm) on Top Layer And Pad U1-W24(114.78mm,93.42mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-V23(114.53mm,92.92mm) on Top Layer And Pad U1-W24(114.78mm,93.42mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U1-V23(114.53mm,92.92mm) on Top Layer And Pad U1-Y23(115.03mm,92.92mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-W1(114.78mm,86.92mm) on Top Layer And Pad U1-Y2(115.03mm,87.42mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.2mm) Between Pad U1-W24(114.78mm,93.42mm) on Top Layer And Pad U1-Y23(115.03mm,92.92mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.2mm) Between Pad U2-1(118.257mm,96.171mm) on Top Layer And Pad U2-2(118.757mm,96.171mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.2mm) Between Pad U2-1(118.257mm,96.171mm) on Top Layer And Pad U2-24(117.532mm,96.921mm) on Top Layer [Top Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad U2-1(118.257mm,96.171mm) on Top Layer And Pad U2-25(119.507mm,98.171mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.2mm) Between Pad U2-10(121.482mm,98.421mm) on Top Layer And Pad U2-25(119.507mm,98.171mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.2mm) Between Pad U2-11(121.482mm,98.921mm) on Top Layer And Pad U2-25(119.507mm,98.171mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.2mm) Between Pad U2-12(121.482mm,99.421mm) on Top Layer And Pad U2-13(120.757mm,100.171mm) on Top Layer [Top Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.2mm) Between Pad U2-12(121.482mm,99.421mm) on Top Layer And Pad U2-25(119.507mm,98.171mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.2mm) Between Pad U2-13(120.757mm,100.171mm) on Top Layer And Pad U2-14(120.257mm,100.171mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad U2-13(120.757mm,100.171mm) on Top Layer And Pad U2-25(119.507mm,98.171mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.2mm) Between Pad U2-14(120.257mm,100.171mm) on Top Layer And Pad U2-15(119.757mm,100.171mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad U2-14(120.257mm,100.171mm) on Top Layer And Pad U2-25(119.507mm,98.171mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.2mm) Between Pad U2-15(119.757mm,100.171mm) on Top Layer And Pad U2-16(119.257mm,100.171mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad U2-15(119.757mm,100.171mm) on Top Layer And Pad U2-25(119.507mm,98.171mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.2mm) Between Pad U2-16(119.257mm,100.171mm) on Top Layer And Pad U2-17(118.757mm,100.171mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad U2-16(119.257mm,100.171mm) on Top Layer And Pad U2-25(119.507mm,98.171mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.2mm) Between Pad U2-17(118.757mm,100.171mm) on Top Layer And Pad U2-18(118.257mm,100.171mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad U2-17(118.757mm,100.171mm) on Top Layer And Pad U2-25(119.507mm,98.171mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.2mm) Between Pad U2-18(118.257mm,100.171mm) on Top Layer And Pad U2-19(117.532mm,99.421mm) on Top Layer [Top Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad U2-18(118.257mm,100.171mm) on Top Layer And Pad U2-25(119.507mm,98.171mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.2mm) Between Pad U2-19(117.532mm,99.421mm) on Top Layer And Pad U2-25(119.507mm,98.171mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad U2-2(118.757mm,96.171mm) on Top Layer And Pad U2-25(119.507mm,98.171mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.2mm) Between Pad U2-2(118.757mm,96.171mm) on Top Layer And Pad U2-3(119.257mm,96.171mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.2mm) Between Pad U2-20(117.532mm,98.921mm) on Top Layer And Pad U2-25(119.507mm,98.171mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.2mm) Between Pad U2-21(117.532mm,98.421mm) on Top Layer And Pad U2-25(119.507mm,98.171mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.2mm) Between Pad U2-22(117.532mm,97.921mm) on Top Layer And Pad U2-25(119.507mm,98.171mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.2mm) Between Pad U2-23(117.532mm,97.421mm) on Top Layer And Pad U2-25(119.507mm,98.171mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.2mm) Between Pad U2-24(117.532mm,96.921mm) on Top Layer And Pad U2-25(119.507mm,98.171mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad U2-25(119.507mm,98.171mm) on Top Layer And Pad U2-3(119.257mm,96.171mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad U2-25(119.507mm,98.171mm) on Top Layer And Pad U2-4(119.757mm,96.171mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad U2-25(119.507mm,98.171mm) on Top Layer And Pad U2-5(120.257mm,96.171mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad U2-25(119.507mm,98.171mm) on Top Layer And Pad U2-6(120.757mm,96.171mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.2mm) Between Pad U2-25(119.507mm,98.171mm) on Top Layer And Pad U2-7(121.482mm,96.921mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.2mm) Between Pad U2-25(119.507mm,98.171mm) on Top Layer And Pad U2-8(121.482mm,97.421mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.2mm) Between Pad U2-25(119.507mm,98.171mm) on Top Layer And Pad U2-9(121.482mm,97.921mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.2mm) Between Pad U2-3(119.257mm,96.171mm) on Top Layer And Pad U2-4(119.757mm,96.171mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.2mm) Between Pad U2-4(119.757mm,96.171mm) on Top Layer And Pad U2-5(120.257mm,96.171mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.2mm) Between Pad U2-5(120.257mm,96.171mm) on Top Layer And Pad U2-6(120.757mm,96.171mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.2mm) Between Pad U2-6(120.757mm,96.171mm) on Top Layer And Pad U2-7(121.482mm,96.921mm) on Top Layer [Top Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.17mm < 0.2mm) Between Pad U2-7(121.482mm,96.921mm) on Top Layer And Via (122.428mm,97.409mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.17mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.119mm < 0.2mm) Between Pad U2-8(121.482mm,97.421mm) on Top Layer And Via (122.428mm,97.409mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.119mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.181mm < 0.2mm) Between Pad U2-9(121.482mm,97.921mm) on Top Layer And Via (122.428mm,97.409mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.181mm]
Rule Violations :197

Processing Rule : Silk To Solder Mask (Clearance=0.15mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Arc (124.206mm,101.6mm) on Top Overlay And Pad C22-2(122.563mm,98.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Arc (124.206mm,101.6mm) on Top Overlay And Pad CT1-2(124.714mm,97.552mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Arc (124.206mm,101.6mm) on Top Overlay And Pad CT2-1(125.984mm,97.552mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.15mm) Between Arc (124.206mm,101.6mm) on Top Overlay And Pad CT2-2(125.984mm,98.552mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Arc (124.206mm,101.6mm) on Top Overlay And Pad U2-10(121.482mm,98.421mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Arc (124.206mm,101.6mm) on Top Overlay And Pad U2-11(121.482mm,98.921mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.15mm) Between Arc (124.206mm,101.6mm) on Top Overlay And Pad U2-12(121.482mm,99.421mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Arc (124.206mm,101.6mm) on Top Overlay And Pad U2-13(120.757mm,100.171mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Arc (124.206mm,101.6mm) on Top Overlay And Pad U2-14(120.257mm,100.171mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Arc (124.206mm,101.6mm) on Top Overlay And Pad U2-25(119.507mm,98.171mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Arc (124.206mm,101.6mm) on Top Overlay And Pad U2-9(121.482mm,97.921mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.15mm) Between Arc (124.714mm,101.854mm) on Top Overlay And Pad A1-2(124.714mm,101.854mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad A1-1(125.984mm,101.854mm) on Multi-Layer And Text "CT3" (124.46mm,101.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.15mm) Between Pad A1-1(125.984mm,101.854mm) on Multi-Layer And Track (124.714mm,101.254mm)(125.984mm,101.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.15mm) Between Pad A1-1(125.984mm,101.854mm) on Multi-Layer And Track (124.714mm,102.454mm)(125.984mm,102.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad A1-2(124.714mm,101.854mm) on Multi-Layer And Text "CT3" (124.46mm,101.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.15mm) Between Pad A1-2(124.714mm,101.854mm) on Multi-Layer And Track (124.714mm,101.254mm)(125.984mm,101.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.15mm) Between Pad A1-2(124.714mm,101.854mm) on Multi-Layer And Track (124.714mm,102.454mm)(125.984mm,102.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C10-1(108.077mm,85.844mm) on Top Layer And Track (107.727mm,85.594mm)(107.727mm,86.244mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C10-2(108.077mm,84.844mm) on Top Layer And Track (107.727mm,84.444mm)(107.727mm,85.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C10-2(108.077mm,84.844mm) on Top Layer And Track (107.727mm,84.444mm)(108.427mm,84.444mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C10-2(108.077mm,84.844mm) on Top Layer And Track (108.427mm,84.444mm)(108.427mm,85.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C11-1(110.617mm,94.504mm) on Top Layer And Text "C3" (109.149mm,94.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C11-1(110.617mm,94.504mm) on Top Layer And Track (110.267mm,94.104mm)(110.267mm,94.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C11-1(110.617mm,94.504mm) on Top Layer And Track (110.267mm,94.104mm)(110.967mm,94.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C11-1(110.617mm,94.504mm) on Top Layer And Track (110.967mm,94.104mm)(110.967mm,94.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C11-2(110.617mm,95.504mm) on Top Layer And Text "C3" (109.149mm,94.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.15mm) Between Pad C11-2(110.617mm,95.504mm) on Top Layer And Text "C4" (109.149mm,96.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C11-2(110.617mm,95.504mm) on Top Layer And Track (110.267mm,95.254mm)(110.267mm,95.904mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C11-2(110.617mm,95.504mm) on Top Layer And Track (110.267mm,95.904mm)(110.967mm,95.904mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C11-2(110.617mm,95.504mm) on Top Layer And Track (110.967mm,95.254mm)(110.967mm,95.904mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C1-2(107.577mm,90.17mm) on Top Layer And Text "C5" (107.244mm,89.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C1-2(107.577mm,90.17mm) on Top Layer And Track (107.177mm,89.82mm)(107.177mm,90.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C1-2(107.577mm,90.17mm) on Top Layer And Track (107.177mm,89.82mm)(107.827mm,89.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C1-2(107.577mm,90.17mm) on Top Layer And Track (107.177mm,90.52mm)(107.827mm,90.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C12-1(106.434mm,95.123mm) on Top Layer And Track (106.034mm,94.773mm)(106.034mm,95.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C12-1(106.434mm,95.123mm) on Top Layer And Track (106.034mm,94.773mm)(106.684mm,94.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C12-1(106.434mm,95.123mm) on Top Layer And Track (106.034mm,95.473mm)(106.684mm,95.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C12-2(107.434mm,95.123mm) on Top Layer And Text "X1" (107.157mm,94.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C12-2(107.434mm,95.123mm) on Top Layer And Track (107.184mm,94.773mm)(107.834mm,94.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C12-2(107.434mm,95.123mm) on Top Layer And Track (107.184mm,95.473mm)(107.834mm,95.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C12-2(107.434mm,95.123mm) on Top Layer And Track (107.834mm,94.773mm)(107.834mm,95.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C13-1(112.903mm,85.844mm) on Top Layer And Track (112.553mm,85.594mm)(112.553mm,86.244mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C13-1(112.903mm,85.844mm) on Top Layer And Track (112.553mm,86.244mm)(113.253mm,86.244mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C13-1(112.903mm,85.844mm) on Top Layer And Track (113.253mm,85.594mm)(113.253mm,86.244mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C13-2(112.903mm,84.844mm) on Top Layer And Track (112.553mm,84.444mm)(112.553mm,85.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C13-2(112.903mm,84.844mm) on Top Layer And Track (112.553mm,84.444mm)(113.253mm,84.444mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C13-2(112.903mm,84.844mm) on Top Layer And Track (113.253mm,84.444mm)(113.253mm,85.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.15mm) Between Pad C14-1(114.927mm,94.361mm) on Top Layer And Text "U1" (115.412mm,94.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C14-1(114.927mm,94.361mm) on Top Layer And Track (114.677mm,94.011mm)(115.327mm,94.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C14-1(114.927mm,94.361mm) on Top Layer And Track (114.677mm,94.711mm)(115.327mm,94.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C14-1(114.927mm,94.361mm) on Top Layer And Track (115.327mm,94.011mm)(115.327mm,94.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C14-2(113.927mm,94.361mm) on Top Layer And Track (113.527mm,94.011mm)(113.527mm,94.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C14-2(113.927mm,94.361mm) on Top Layer And Track (113.527mm,94.011mm)(114.177mm,94.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C14-2(113.927mm,94.361mm) on Top Layer And Track (113.527mm,94.711mm)(114.177mm,94.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C15-1(114.046mm,84.415mm) on Top Layer And Text "C13" (111.78mm,83.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C15-1(114.046mm,84.415mm) on Top Layer And Track (113.546mm,83.915mm)(113.546mm,84.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.15mm) Between Pad C15-1(114.046mm,84.415mm) on Top Layer And Track (113.546mm,83.915mm)(114.546mm,83.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C15-1(114.046mm,84.415mm) on Top Layer And Track (113.746mm,84.99mm)(113.746mm,85.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C15-1(114.046mm,84.415mm) on Top Layer And Track (114.346mm,84.99mm)(114.346mm,85.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C15-1(114.046mm,84.415mm) on Top Layer And Track (114.546mm,83.915mm)(114.546mm,84.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C15-2(114.046mm,85.765mm) on Top Layer And Track (113.546mm,85.34mm)(113.546mm,86.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.15mm) Between Pad C15-2(114.046mm,85.765mm) on Top Layer And Track (113.546mm,86.265mm)(114.546mm,86.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C15-2(114.046mm,85.765mm) on Top Layer And Track (113.746mm,84.99mm)(113.746mm,85.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C15-2(114.046mm,85.765mm) on Top Layer And Track (114.346mm,84.99mm)(114.346mm,85.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C15-2(114.046mm,85.765mm) on Top Layer And Track (114.546mm,85.34mm)(114.546mm,86.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C17-1(115.316mm,84.415mm) on Top Layer And Track (114.816mm,83.915mm)(114.816mm,84.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.15mm) Between Pad C17-1(115.316mm,84.415mm) on Top Layer And Track (114.816mm,83.915mm)(115.816mm,83.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C17-1(115.316mm,84.415mm) on Top Layer And Track (115.016mm,84.99mm)(115.016mm,85.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C17-1(115.316mm,84.415mm) on Top Layer And Track (115.616mm,84.99mm)(115.616mm,85.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C17-1(115.316mm,84.415mm) on Top Layer And Track (115.816mm,83.915mm)(115.816mm,84.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C18-1(118.356mm,93.472mm) on Top Layer And Track (118.106mm,93.122mm)(118.756mm,93.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C18-1(118.356mm,93.472mm) on Top Layer And Track (118.106mm,93.822mm)(118.756mm,93.822mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C18-1(118.356mm,93.472mm) on Top Layer And Track (118.756mm,93.122mm)(118.756mm,93.822mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C18-2(117.356mm,93.472mm) on Top Layer And Track (116.956mm,93.122mm)(116.956mm,93.822mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C18-2(117.356mm,93.472mm) on Top Layer And Track (116.956mm,93.122mm)(117.606mm,93.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C18-2(117.356mm,93.472mm) on Top Layer And Track (116.956mm,93.822mm)(117.606mm,93.822mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C19-1(116.459mm,84.415mm) on Top Layer And Track (115.959mm,83.915mm)(115.959mm,84.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.15mm) Between Pad C19-1(116.459mm,84.415mm) on Top Layer And Track (115.959mm,83.915mm)(116.959mm,83.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C19-1(116.459mm,84.415mm) on Top Layer And Track (116.159mm,84.99mm)(116.159mm,85.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C19-1(116.459mm,84.415mm) on Top Layer And Track (116.759mm,84.99mm)(116.759mm,85.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C19-1(116.459mm,84.415mm) on Top Layer And Track (116.959mm,83.915mm)(116.959mm,84.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C19-2(116.459mm,85.765mm) on Top Layer And Track (115.959mm,85.34mm)(115.959mm,86.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.15mm) Between Pad C19-2(116.459mm,85.765mm) on Top Layer And Track (115.959mm,86.265mm)(116.959mm,86.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C19-2(116.459mm,85.765mm) on Top Layer And Track (116.159mm,84.99mm)(116.159mm,85.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C19-2(116.459mm,85.765mm) on Top Layer And Track (116.759mm,84.99mm)(116.759mm,85.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C19-2(116.459mm,85.765mm) on Top Layer And Track (116.959mm,85.34mm)(116.959mm,86.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C20-1(118.356mm,90.17mm) on Top Layer And Track (118.106mm,89.82mm)(118.756mm,89.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C20-1(118.356mm,90.17mm) on Top Layer And Track (118.106mm,90.52mm)(118.756mm,90.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C20-1(118.356mm,90.17mm) on Top Layer And Track (118.756mm,89.82mm)(118.756mm,90.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.15mm) Between Pad C2-1(107.275mm,88.265mm) on Top Layer And Track (106.775mm,87.765mm)(106.775mm,88.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C2-1(107.275mm,88.265mm) on Top Layer And Track (106.775mm,87.765mm)(107.7mm,87.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C2-1(107.275mm,88.265mm) on Top Layer And Track (106.775mm,88.765mm)(107.7mm,88.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C2-1(107.275mm,88.265mm) on Top Layer And Track (107.85mm,87.965mm)(108.05mm,87.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C2-1(107.275mm,88.265mm) on Top Layer And Track (107.85mm,88.565mm)(108.05mm,88.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C21-1(116.078mm,97.583mm) on Top Layer And Text "U2" (115.832mm,97.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C2-2(108.625mm,88.265mm) on Top Layer And Track (107.85mm,87.965mm)(108.05mm,87.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C2-2(108.625mm,88.265mm) on Top Layer And Track (107.85mm,88.565mm)(108.05mm,88.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C2-2(108.625mm,88.265mm) on Top Layer And Track (108.2mm,87.765mm)(109.125mm,87.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C2-2(108.625mm,88.265mm) on Top Layer And Track (108.2mm,88.765mm)(109.125mm,88.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.15mm) Between Pad C2-2(108.625mm,88.265mm) on Top Layer And Track (109.125mm,87.765mm)(109.125mm,88.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C22-2(122.563mm,98.425mm) on Top Layer And Track (122.163mm,98.075mm)(122.163mm,98.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C22-2(122.563mm,98.425mm) on Top Layer And Track (122.163mm,98.075mm)(122.813mm,98.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C22-2(122.563mm,98.425mm) on Top Layer And Track (122.163mm,98.775mm)(122.813mm,98.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C23-1(124.206mm,85.098mm) on Top Layer And Track (123.856mm,84.698mm)(123.856mm,85.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C23-1(124.206mm,85.098mm) on Top Layer And Track (123.856mm,84.698mm)(124.556mm,84.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C23-1(124.206mm,85.098mm) on Top Layer And Track (124.556mm,84.698mm)(124.556mm,85.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C23-2(124.206mm,86.098mm) on Top Layer And Track (123.856mm,85.848mm)(123.856mm,86.498mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C23-2(124.206mm,86.098mm) on Top Layer And Track (123.856mm,86.498mm)(124.556mm,86.498mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C23-2(124.206mm,86.098mm) on Top Layer And Track (124.556mm,85.848mm)(124.556mm,86.498mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.15mm) Between Pad C24-2(104.775mm,92.194mm) on Top Layer And Text "C8" (105.212mm,91.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C24-2(104.775mm,92.194mm) on Top Layer And Track (104.425mm,91.944mm)(104.425mm,92.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C24-2(104.775mm,92.194mm) on Top Layer And Track (104.425mm,92.594mm)(105.125mm,92.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C24-2(104.775mm,92.194mm) on Top Layer And Track (105.125mm,91.944mm)(105.125mm,92.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C27-1(121.793mm,93.083mm) on Top Layer And Text "R6" (121.488mm,92.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C27-1(121.793mm,93.083mm) on Top Layer And Track (121.443mm,92.833mm)(121.443mm,93.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C27-1(121.793mm,93.083mm) on Top Layer And Track (121.443mm,93.483mm)(122.143mm,93.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C27-1(121.793mm,93.083mm) on Top Layer And Track (122.143mm,92.833mm)(122.143mm,93.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C27-2(121.793mm,92.083mm) on Top Layer And Text "R6" (121.488mm,92.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C27-2(121.793mm,92.083mm) on Top Layer And Track (121.443mm,91.683mm)(121.443mm,92.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C27-2(121.793mm,92.083mm) on Top Layer And Track (121.443mm,91.683mm)(122.143mm,91.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C27-2(121.793mm,92.083mm) on Top Layer And Track (122.143mm,91.683mm)(122.143mm,92.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C28-1(108.585mm,80.383mm) on Top Layer And Text "R7" (108.28mm,79.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C28-1(108.585mm,80.383mm) on Top Layer And Track (108.235mm,80.133mm)(108.235mm,80.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C28-1(108.585mm,80.383mm) on Top Layer And Track (108.235mm,80.783mm)(108.935mm,80.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C28-1(108.585mm,80.383mm) on Top Layer And Track (108.935mm,80.133mm)(108.935mm,80.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C4-1(111.43mm,96.52mm) on Top Layer And Text "C11" (110.363mm,96.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C4-2(112.09mm,96.52mm) on Top Layer And Text "C11" (110.363mm,96.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C5-1(108.577mm,91.059mm) on Top Layer And Text "C1" (107.264mm,91.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C5-1(108.577mm,91.059mm) on Top Layer And Track (108.327mm,90.709mm)(108.977mm,90.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C5-1(108.577mm,91.059mm) on Top Layer And Track (108.327mm,91.409mm)(108.977mm,91.409mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C5-1(108.577mm,91.059mm) on Top Layer And Track (108.977mm,90.709mm)(108.977mm,91.409mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.15mm) Between Pad C6-1(107.275mm,86.995mm) on Top Layer And Track (106.775mm,86.495mm)(106.775mm,87.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C6-1(107.275mm,86.995mm) on Top Layer And Track (106.775mm,86.495mm)(107.7mm,86.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C6-1(107.275mm,86.995mm) on Top Layer And Track (106.775mm,87.495mm)(107.7mm,87.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C6-1(107.275mm,86.995mm) on Top Layer And Track (107.85mm,86.695mm)(108.05mm,86.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C6-1(107.275mm,86.995mm) on Top Layer And Track (107.85mm,87.295mm)(108.05mm,87.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C6-2(108.625mm,86.995mm) on Top Layer And Track (107.85mm,86.695mm)(108.05mm,86.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C6-2(108.625mm,86.995mm) on Top Layer And Track (107.85mm,87.295mm)(108.05mm,87.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C6-2(108.625mm,86.995mm) on Top Layer And Track (108.2mm,86.495mm)(109.125mm,86.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C6-2(108.625mm,86.995mm) on Top Layer And Track (108.2mm,87.495mm)(109.125mm,87.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.15mm) Between Pad C6-2(108.625mm,86.995mm) on Top Layer And Track (109.125mm,86.495mm)(109.125mm,87.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.15mm) Between Pad C7-1(104.021mm,95.504mm) on Top Layer And Text "R5" (104.47mm,95.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C7-1(104.021mm,95.504mm) on Top Layer And Track (103.621mm,95.154mm)(103.621mm,95.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C7-1(104.021mm,95.504mm) on Top Layer And Track (103.621mm,95.154mm)(104.271mm,95.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C7-1(104.021mm,95.504mm) on Top Layer And Track (103.621mm,95.854mm)(104.271mm,95.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C7-2(105.021mm,95.504mm) on Top Layer And Text "R5" (104.47mm,95.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C7-2(105.021mm,95.504mm) on Top Layer And Track (104.771mm,95.154mm)(105.421mm,95.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C7-2(105.021mm,95.504mm) on Top Layer And Track (104.771mm,95.854mm)(105.421mm,95.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C7-2(105.021mm,95.504mm) on Top Layer And Track (105.421mm,95.154mm)(105.421mm,95.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C8-1(106.426mm,93.718mm) on Top Layer And Text "C24" (104.521mm,93.345mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C8-1(106.426mm,93.718mm) on Top Layer And Track (106.076mm,93.468mm)(106.076mm,94.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C8-1(106.426mm,93.718mm) on Top Layer And Track (106.076mm,94.118mm)(106.776mm,94.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C8-1(106.426mm,93.718mm) on Top Layer And Track (106.776mm,93.468mm)(106.776mm,94.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C8-2(106.426mm,92.718mm) on Top Layer And Track (106.076mm,92.318mm)(106.076mm,92.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C8-2(106.426mm,92.718mm) on Top Layer And Track (106.076mm,92.318mm)(106.776mm,92.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C8-2(106.426mm,92.718mm) on Top Layer And Track (106.776mm,92.318mm)(106.776mm,92.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad CT1-1(124.714mm,98.552mm) on Top Layer And Track (124.364mm,98.302mm)(124.364mm,98.952mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad CT1-1(124.714mm,98.552mm) on Top Layer And Track (124.364mm,98.952mm)(125.064mm,98.952mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad CT1-1(124.714mm,98.552mm) on Top Layer And Track (125.064mm,98.302mm)(125.064mm,98.952mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad CT1-2(124.714mm,97.552mm) on Top Layer And Track (124.364mm,97.152mm)(124.364mm,97.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad CT1-2(124.714mm,97.552mm) on Top Layer And Track (124.364mm,97.152mm)(125.064mm,97.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad CT1-2(124.714mm,97.552mm) on Top Layer And Track (125.064mm,97.152mm)(125.064mm,97.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad CT2-1(125.984mm,97.552mm) on Top Layer And Track (125.634mm,97.152mm)(125.634mm,97.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad CT2-1(125.984mm,97.552mm) on Top Layer And Track (125.634mm,97.152mm)(126.334mm,97.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad CT2-1(125.984mm,97.552mm) on Top Layer And Track (126.334mm,97.152mm)(126.334mm,97.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad CT2-2(125.984mm,98.552mm) on Top Layer And Track (125.634mm,98.302mm)(125.634mm,98.952mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad CT2-2(125.984mm,98.552mm) on Top Layer And Track (125.634mm,98.952mm)(126.334mm,98.952mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad CT2-2(125.984mm,98.552mm) on Top Layer And Track (126.334mm,98.302mm)(126.334mm,98.952mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad CT3-1(124.714mm,100.576mm) on Top Layer And Text "CT1" (124.46mm,99.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad CT3-1(124.714mm,100.576mm) on Top Layer And Track (124.364mm,100.326mm)(124.364mm,100.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad CT3-1(124.714mm,100.576mm) on Top Layer And Track (124.364mm,100.976mm)(125.064mm,100.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad CT3-1(124.714mm,100.576mm) on Top Layer And Track (125.064mm,100.326mm)(125.064mm,100.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.15mm) Between Pad CT3-2(124.714mm,99.576mm) on Top Layer And Text "C22" (121.603mm,99.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad CT3-2(124.714mm,99.576mm) on Top Layer And Text "CT1" (124.46mm,99.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad CT3-2(124.714mm,99.576mm) on Top Layer And Track (124.364mm,99.176mm)(124.364mm,99.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad CT3-2(124.714mm,99.576mm) on Top Layer And Track (124.364mm,99.176mm)(125.064mm,99.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad CT3-2(124.714mm,99.576mm) on Top Layer And Track (125.064mm,99.176mm)(125.064mm,99.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad CT4-1(125.984mm,99.584mm) on Top Layer And Text "CT1" (124.46mm,99.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad CT4-1(125.984mm,99.584mm) on Top Layer And Text "CT2" (125.73mm,99.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad CT4-1(125.984mm,99.584mm) on Top Layer And Track (125.634mm,99.184mm)(125.634mm,99.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad CT4-1(125.984mm,99.584mm) on Top Layer And Track (125.634mm,99.184mm)(126.334mm,99.184mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad CT4-1(125.984mm,99.584mm) on Top Layer And Track (126.334mm,99.184mm)(126.334mm,99.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad CT4-2(125.984mm,100.584mm) on Top Layer And Text "CT1" (124.46mm,99.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad CT4-2(125.984mm,100.584mm) on Top Layer And Text "CT2" (125.73mm,99.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad CT4-2(125.984mm,100.584mm) on Top Layer And Track (125.634mm,100.334mm)(125.634mm,100.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad CT4-2(125.984mm,100.584mm) on Top Layer And Track (125.634mm,100.984mm)(126.334mm,100.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad CT4-2(125.984mm,100.584mm) on Top Layer And Track (126.334mm,100.334mm)(126.334mm,100.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad D1-1(101.485mm,101.219mm) on Top Layer And Text "R2" (101.524mm,100.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad D1-2(102.985mm,101.219mm) on Top Layer And Text "R2" (101.524mm,100.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Free-2(119.761mm,85.09mm) on Bottom Layer And Track (98.816mm,86.238mm)(127.916mm,86.238mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad P1-6(104.935mm,77.343mm) on Top Layer And Text "TP5" (106.426mm,75.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Pad R2-1(102.685mm,99.822mm) on Top Layer And Track (102.235mm,99.622mm)(102.235mm,100.022mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Pad R2-2(101.785mm,99.822mm) on Top Layer And Track (102.235mm,99.622mm)(102.235mm,100.022mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.15mm) Between Pad R3-1(121.4mm,87.503mm) on Top Layer And Text "R4" (119.126mm,87.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R3-2(119.9mm,87.503mm) on Top Layer And Text "R4" (119.126mm,87.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R3-2(119.9mm,87.503mm) on Top Layer And Text "SB1" (117.373mm,86.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R4-1(121.388mm,85.471mm) on Top Layer And Text "SB2" (117.373mm,84.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R4-2(119.888mm,85.471mm) on Top Layer And Text "SB2" (117.373mm,84.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R5-1(104.775mm,94.176mm) on Top Layer And Text "C24" (104.521mm,93.345mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Pad R5-1(104.775mm,94.176mm) on Top Layer And Track (104.575mm,93.726mm)(104.975mm,93.726mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R5-2(104.775mm,93.276mm) on Top Layer And Text "C24" (104.521mm,93.345mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Pad R5-2(104.775mm,93.276mm) on Top Layer And Track (104.575mm,93.726mm)(104.975mm,93.726mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Pad R6-1(121.793mm,90.101mm) on Top Layer And Track (121.593mm,90.551mm)(121.993mm,90.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Pad R6-2(121.793mm,91.001mm) on Top Layer And Track (121.593mm,90.551mm)(121.993mm,90.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Pad R7-1(108.585mm,78.428mm) on Top Layer And Track (108.385mm,77.978mm)(108.785mm,77.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad SB1-1(117.475mm,84.201mm) on Top Layer And Text "SB2" (117.373mm,84.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.15mm) Between Pad SB1-1(117.475mm,84.201mm) on Top Layer And Track (116.959mm,83.915mm)(116.959mm,84.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad SB1-2(117.475mm,85.201mm) on Top Layer And Text "SB2" (117.373mm,84.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.15mm) Between Pad SB1-2(117.475mm,85.201mm) on Top Layer And Track (116.959mm,83.915mm)(116.959mm,84.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.15mm) Between Pad SB1-2(117.475mm,85.201mm) on Top Layer And Track (116.959mm,85.34mm)(116.959mm,86.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad SW1-4(99.242mm,94.138mm) on Top Layer And Text "TP49" (97.536mm,94.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad SW1-6(98.567mm,91.138mm) on Top Layer And Text "TP27" (97.536mm,89.967mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad SW2-1(123.571mm,94.138mm) on Top Layer And Text "C27" (121.539mm,94.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad TP10-1(123.19mm,79.375mm) on Top Layer And Text "TP1" (122.936mm,79.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad TP10-1(123.19mm,79.375mm) on Top Layer And Text "TP4" (121.666mm,79.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.15mm) Between Pad TP18-1(121.92mm,80.645mm) on Top Layer And Text "TP4" (121.666mm,79.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad TP18-1(121.92mm,80.645mm) on Top Layer And Text "TP9" (121.666mm,80.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad TP29-1(97.79mm,94.615mm) on Top Layer And Text "TP49" (97.536mm,94.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.15mm) Between Pad TP38-1(125.73mm,79.375mm) on Top Layer And Text "TP1" (122.936mm,79.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad TP38-1(125.73mm,79.375mm) on Top Layer And Text "TP2" (124.206mm,79.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad TP38-1(125.73mm,79.375mm) on Top Layer And Text "TP50" (125.476mm,79.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad TP39-1(125.73mm,80.645mm) on Top Layer And Text "TP10" (122.936mm,80.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.15mm) Between Pad TP39-1(125.73mm,80.645mm) on Top Layer And Text "TP2" (124.206mm,79.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad TP39-1(125.73mm,80.645mm) on Top Layer And Text "TP38" (125.476mm,80.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.15mm) Between Pad TP39-1(125.73mm,80.645mm) on Top Layer And Text "TP50" (125.476mm,79.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.15mm) Between Pad TP40-1(124.46mm,80.645mm) on Top Layer And Text "TP1" (122.936mm,79.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad TP40-1(124.46mm,80.645mm) on Top Layer And Text "TP10" (122.936mm,80.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.15mm) Between Pad TP40-1(124.46mm,80.645mm) on Top Layer And Text "TP2" (124.206mm,79.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad TP40-1(124.46mm,80.645mm) on Top Layer And Text "TP9" (121.666mm,80.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad TP9-1(121.92mm,79.375mm) on Top Layer And Text "TP4" (121.666mm,79.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U1-74(113.03mm,90.17mm) on Top Layer And Text "C15" (113.64mm,87.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-A10(109.78mm,89.42mm) on Top Layer And Track (109.43mm,86.57mm)(109.43mm,93.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-A12(109.78mm,89.92mm) on Top Layer And Track (109.43mm,86.57mm)(109.43mm,93.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-A14(109.78mm,90.42mm) on Top Layer And Track (109.43mm,86.57mm)(109.43mm,93.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-A16(109.78mm,90.92mm) on Top Layer And Track (109.43mm,86.57mm)(109.43mm,93.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-A18(109.78mm,91.42mm) on Top Layer And Track (109.43mm,86.57mm)(109.43mm,93.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-A22(109.78mm,92.42mm) on Top Layer And Track (109.43mm,86.57mm)(109.43mm,93.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-A23(109.78mm,92.92mm) on Top Layer And Track (109.43mm,86.57mm)(109.43mm,93.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-A8(109.78mm,88.92mm) on Top Layer And Track (109.43mm,86.57mm)(109.43mm,93.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-AA24(115.28mm,93.42mm) on Top Layer And Track (109.43mm,93.77mm)(116.63mm,93.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U1-AB2(115.53mm,87.42mm) on Top Layer And Text "C15" (113.64mm,87.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-AC24(115.78mm,93.42mm) on Top Layer And Track (109.43mm,93.77mm)(116.63mm,93.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U1-AC5(115.78mm,88.17mm) on Top Layer And Text "C15" (113.64mm,87.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-AD10(116.28mm,89.42mm) on Top Layer And Track (116.63mm,86.57mm)(116.63mm,93.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-AD12(116.28mm,89.92mm) on Top Layer And Track (116.63mm,86.57mm)(116.63mm,93.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-AD14(116.28mm,90.42mm) on Top Layer And Track (116.63mm,86.57mm)(116.63mm,93.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-AD16(116.28mm,90.92mm) on Top Layer And Track (116.63mm,86.57mm)(116.63mm,93.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-AD18(116.28mm,91.42mm) on Top Layer And Track (116.63mm,86.57mm)(116.63mm,93.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-AD20(116.28mm,91.92mm) on Top Layer And Track (116.63mm,86.57mm)(116.63mm,93.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-AD22(116.28mm,92.42mm) on Top Layer And Track (116.63mm,86.57mm)(116.63mm,93.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-AD23(116.28mm,92.92mm) on Top Layer And Track (116.63mm,86.57mm)(116.63mm,93.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U1-AD4(116.28mm,87.92mm) on Top Layer And Text "C15" (113.64mm,87.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U1-AD4(116.28mm,87.92mm) on Top Layer And Text "C19" (116.053mm,87.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-AD4(116.28mm,87.92mm) on Top Layer And Track (116.63mm,86.57mm)(116.63mm,93.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-AD6(116.28mm,88.42mm) on Top Layer And Track (116.63mm,86.57mm)(116.63mm,93.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-AD8(116.28mm,88.92mm) on Top Layer And Track (116.63mm,86.57mm)(116.63mm,93.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-B24(110.28mm,93.42mm) on Top Layer And Track (109.43mm,93.77mm)(116.63mm,93.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-C1(110.78mm,86.92mm) on Top Layer And Track (109.43mm,86.57mm)(116.63mm,86.57mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-G1(111.78mm,86.92mm) on Top Layer And Track (109.43mm,86.57mm)(116.63mm,86.57mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-J1(112.28mm,86.92mm) on Top Layer And Track (109.43mm,86.57mm)(116.63mm,86.57mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-J24(112.28mm,93.42mm) on Top Layer And Track (109.43mm,93.77mm)(116.63mm,93.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-L1(112.78mm,86.92mm) on Top Layer And Track (109.43mm,86.57mm)(116.63mm,86.57mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-N24(113.28mm,93.42mm) on Top Layer And Track (109.43mm,93.77mm)(116.63mm,93.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U1-P2(113.53mm,87.42mm) on Top Layer And Text "C15" (113.64mm,87.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U1-R1(113.78mm,86.92mm) on Top Layer And Text "C15" (113.64mm,87.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-R1(113.78mm,86.92mm) on Top Layer And Track (109.43mm,86.57mm)(116.63mm,86.57mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-R24(113.78mm,93.42mm) on Top Layer And Track (109.43mm,93.77mm)(116.63mm,93.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.15mm) Between Pad U1-T2(114.03mm,87.42mm) on Top Layer And Text "C15" (113.64mm,87.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U1-U1(114.28mm,86.92mm) on Top Layer And Text "C15" (113.64mm,87.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-U1(114.28mm,86.92mm) on Top Layer And Track (109.43mm,86.57mm)(116.63mm,86.57mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-U24(114.28mm,93.42mm) on Top Layer And Track (109.43mm,93.77mm)(116.63mm,93.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U1-W1(114.78mm,86.92mm) on Top Layer And Text "C15" (113.64mm,87.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-W1(114.78mm,86.92mm) on Top Layer And Track (109.43mm,86.57mm)(116.63mm,86.57mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Pad U1-W24(114.78mm,93.42mm) on Top Layer And Track (109.43mm,93.77mm)(116.63mm,93.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.15mm) Between Pad U2-1(118.257mm,96.171mm) on Top Layer And Text "C18" (117.043mm,94.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.019mm < 0.15mm) Between Pad U2-11(121.482mm,98.921mm) on Top Layer And Text "C22" (121.603mm,99.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.019mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U2-12(121.482mm,99.421mm) on Top Layer And Text "C22" (121.603mm,99.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.15mm) Between Pad U2-3(119.257mm,96.171mm) on Top Layer And Text "C18" (117.043mm,94.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.15mm) Between Pad U3-2(126.873mm,84.709mm) on Top Layer And Text "C23" (124.778mm,85.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U3-3(126.873mm,85.359mm) on Top Layer And Text "C23" (124.778mm,85.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U3-4(126.873mm,86.009mm) on Top Layer And Text "C23" (124.778mm,85.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad X1-2(107.502mm,92.239mm) on Top Layer And Text "C1" (107.264mm,91.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.15mm) Between Pad X1-2(107.502mm,92.239mm) on Top Layer And Text "C8" (105.212mm,91.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.15mm) Between Pad X1-2(107.502mm,92.239mm) on Top Layer And Track (107.197mm,92.804mm)(107.197mm,93.124mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.15mm) Between Pad X1-2(107.502mm,92.239mm) on Top Layer And Track (108.017mm,91.884mm)(108.137mm,91.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad X1-3(108.652mm,92.239mm) on Top Layer And Text "C1" (107.264mm,91.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.15mm) Between Pad X1-3(108.652mm,92.239mm) on Top Layer And Track (108.017mm,91.884mm)(108.137mm,91.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.15mm) Between Pad X1-3(108.652mm,92.239mm) on Top Layer And Track (108.957mm,92.804mm)(108.957mm,93.124mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad X2-1(111.74mm,85.344mm) on Top Layer And Text "C9" (110.439mm,84.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.15mm) Between Pad X2-1(111.74mm,85.344mm) on Top Layer And Track (109.89mm,84.594mm)(111.09mm,84.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.15mm) Between Pad X2-1(111.74mm,85.344mm) on Top Layer And Track (109.89mm,86.094mm)(111.09mm,86.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.15mm) Between Pad X2-2(109.24mm,85.344mm) on Top Layer And Track (109.89mm,84.594mm)(111.09mm,84.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.15mm) Between Pad X2-2(109.24mm,85.344mm) on Top Layer And Track (109.89mm,86.094mm)(111.09mm,86.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
Rule Violations :294

Processing Rule : Silk to Silk (Clearance=0.254mm) (Disabled)(All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Track (117.475mm,84.501mm)(117.475mm,84.901mm) on Top Layer 
   Violation between Net Antennae: Via (111.23mm,89.57mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (111.23mm,90.77mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (112.43mm,88.37mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (114.83mm,89.57mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (114.83mm,90.77mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (120.057mm,97.621mm) from Top Layer to Bottom Layer 
Rule Violations :7

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01