# libs
../../vlib/slvtypes.vhd
../../vlib/memlib/memlib.vhd
../../vlib/rbus/rblib.vhd
${sys_conf}
# components
[sim]../../vlib/memlib/ram_1swsr_wfirst_gen.vbom
[sim]../../vlib/memlib/ram_2swsr_wfirst_gen.vbom
[xst]../../vlib/memlib/ram_1swsr_wfirst_gen_unisim.vbom
[vsyn]../../vlib/memlib/ram_1swsr_wfirst_gen.vbom
[xst]../../vlib/memlib/ram_2swsr_wfirst_gen_unisim.vbom
[vsyn]../../vlib/memlib/ram_2swsr_wfirst_gen.vbom
# design
tst_sram.vhd
