
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//Radii_24500M.champsim.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2500050 heartbeat IPC: 3.99992 cumulative IPC: 3.99992 (Simulation time: 0 hr 0 min 39 sec) 
Heartbeat CPU 0 instructions: 20000004 cycles: 5582235 heartbeat IPC: 3.24445 cumulative IPC: 3.5828 (Simulation time: 0 hr 1 min 8 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 8560054 heartbeat IPC: 3.35816 cumulative IPC: 3.50465 (Simulation time: 0 hr 1 min 34 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 11489644 heartbeat IPC: 3.41345 cumulative IPC: 3.4814 (Simulation time: 0 hr 2 min 10 sec) 

Warmup complete CPU 0 instructions: 40000001 cycles: 11489644 (Simulation time: 0 hr 2 min 10 sec) 

Heartbeat CPU 0 instructions: 50000000 cycles: 47952731 heartbeat IPC: 0.27425 cumulative IPC: 0.27425 (Simulation time: 0 hr 7 min 56 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 57794406 heartbeat IPC: 1.01609 cumulative IPC: 0.431921 (Simulation time: 0 hr 9 min 45 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 66700975 heartbeat IPC: 1.12277 cumulative IPC: 0.543367 (Simulation time: 0 hr 11 min 22 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 77337407 heartbeat IPC: 0.940165 cumulative IPC: 0.607462 (Simulation time: 0 hr 12 min 39 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 91303911 heartbeat IPC: 0.715999 cumulative IPC: 0.626454 (Simulation time: 0 hr 13 min 51 sec) 
Heartbeat CPU 0 instructions: 100000004 cycles: 105123453 heartbeat IPC: 0.723613 cumulative IPC: 0.640794 (Simulation time: 0 hr 15 min 2 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 118785816 heartbeat IPC: 0.731938 cumulative IPC: 0.6524 (Simulation time: 0 hr 16 min 11 sec) 
Heartbeat CPU 0 instructions: 120000004 cycles: 132549151 heartbeat IPC: 0.726568 cumulative IPC: 0.660832 (Simulation time: 0 hr 17 min 22 sec) 
Heartbeat CPU 0 instructions: 130000003 cycles: 145817963 heartbeat IPC: 0.753647 cumulative IPC: 0.67 (Simulation time: 0 hr 18 min 31 sec) 
Heartbeat CPU 0 instructions: 140000002 cycles: 160330583 heartbeat IPC: 0.689055 cumulative IPC: 0.671858 (Simulation time: 0 hr 19 min 41 sec) 
Finished CPU 0 instructions: 100000001 cycles: 148840939 cumulative IPC: 0.671858 (Simulation time: 0 hr 19 min 41 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.671858 instructions: 100000001 cycles: 148840939
cpu0_DTLB TOTAL     ACCESS:   19294678  HIT:   18173550  MISS:    1121128
cpu0_DTLB LOAD      ACCESS:   17093499  HIT:   15982136  MISS:    1111363
cpu0_DTLB RFO       ACCESS:    2201179  HIT:    2191414  MISS:       9765
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 19.455 cycles
cpu0_DTLB MSHR FULL EVENTS: 14958 MSHR MERGE EVENTS: 387438
cpu0_ITLB TOTAL     ACCESS:    7664109  HIT:    7664108  MISS:          1
cpu0_ITLB LOAD      ACCESS:    7664109  HIT:    7664108  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1080 cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1I TOTAL     ACCESS:        154  HIT:        119  MISS:         35
cpu0_L1I LOAD      ACCESS:        154  HIT:        119  MISS:         35
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 213.4 cycles
cpu0_L1I MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:    1121129  HIT:    1087831  MISS:      33298
cpu0_STLB LOAD      ACCESS:    1111364  HIT:    1080736  MISS:      30628
cpu0_STLB RFO       ACCESS:       9765  HIT:       7095  MISS:       2670
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 348.01 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   17241440  HIT:   12110563  MISS:    5130877
cpu0_L1D LOAD      ACCESS:   15518764  HIT:   10543346  MISS:    4975418
cpu0_L1D RFO       ACCESS:    1689563  HIT:    1541865  MISS:     147698
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      33113  HIT:      25352  MISS:       7761
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 117.742 cycles
cpu0_L1D MSHR FULL EVENTS: 25435183 MSHR MERGE EVENTS: 3017186
cpu0_L2C TOTAL     ACCESS:    5279681  HIT:    3622426  MISS:    1657247
cpu0_L2C LOAD      ACCESS:    4975453  HIT:    3465952  MISS:    1509501
cpu0_L2C RFO       ACCESS:     147698  HIT:          5  MISS:     147693
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     148769  HIT:     148761  MISS:          8
cpu0_L2C TRANSLATION ACCESS:       7761  HIT:       7708  MISS:         53
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 330.42 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    3314497  HIT:      98919  MISS:    1558327
LLC LOAD      ACCESS:    1509495  HIT:      97648  MISS:    1411847
LLC RFO       ACCESS:     147693  HIT:       1232  MISS:     146461
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1657256  HIT:          5  MISS:    1657251
LLC TRANSLATION ACCESS:         53  HIT:         34  MISS:         19
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 330.061 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     498264  ROW_BUFFER_MISS:    1060062
 DBUS AVG_CONGESTED_CYCLE:    3.87444
 WQ ROW_BUFFER_HIT:      12263  ROW_BUFFER_MISS:     174989  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.3744% MPKI: 7.77203 Average ROB Occupancy at Mispredict: 142.64
Branch type MPKI
BRANCH_DIRECT_JUMP: 7e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 7.77181
BRANCH_DIRECT_CALL: 8e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 7e-05

