# Digital-Timer
A VHDL code that implements a digital counter.

## Description:

Implementation of a counter that counts the seconds from 0 to 59 and has the option to reset and pause. 

Once uploaded onto an FPGA, the output should be displayed on two seven segment display.

#### Report:

The repord includes detailed information of pin placement onto the FPGA as well as description of the code functionality.
