// Seed: 2715862689
module module_0 #(
    parameter id_17 = 32'd2
) (
    input  tri0 id_0,
    input  tri0 id_1,
    output wand id_2,
    output tri1 id_3,
    input  tri1 id_4
);
  assign id_2 = (id_0 == 1'b0);
  logic id_6 = id_6;
  logic id_7;
  wire  [  -1  :  1  >=  1 'b0 ]  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  _id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ;
  logic id_24;
  wire id_25;
  wire [id_17 : -1] id_26;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    output uwire id_2,
    output supply0 id_3,
    input wor id_4,
    input supply0 id_5,
    output supply0 id_6,
    output wor id_7
);
  logic id_9;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_0,
      id_0,
      id_5
  );
endmodule
