// Seed: 9214772
module module_0 (
    input  tri1 id_0,
    input  tri1 id_1,
    output wand id_2,
    output tri  id_3
    , id_5
);
  wire id_6;
  wor  id_7;
  assign id_7 = "" + -1 + id_6 & 1'h0 ? -1 : id_6 | "";
endmodule
module module_1 (
    input  uwire id_0,
    input  wand  id_1,
    output wire  id_2,
    input  tri1  id_3,
    input  tri1  id_4
);
  assign id_2 = id_3;
  logic [-1 : -1] id_6;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_0 = 32'd75
) (
    output wand _id_0,
    output wand id_1,
    output tri id_2,
    input supply1 id_3,
    input tri1 id_4
    , id_6
);
  logic [~  id_0 : 1 'b0] id_7;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
