Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sat Jun 16 21:18:36 2018
| Host         : Vivado-dev running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file lab3_top_timing_summary_routed.rpt -pb lab3_top_timing_summary_routed.pb -rpx lab3_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.022        0.000                      0                  117        0.177        0.000                      0                  117        4.500        0.000                       0                    90  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.022        0.000                      0                  117        0.177        0.000                      0                  117        4.500        0.000                       0                    90  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_1/pulse_generator_0/pulseCnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 1.808ns (36.296%)  route 3.173ns (63.704%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.720     5.323    seg7_controller_1/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]/Q
                         net (fo=2, routed)           0.950     6.729    seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124     6.853 f  seg7_controller_1/pulse_generator_0/cntr_sig[2]_i_3/O
                         net (fo=1, routed)           1.037     7.890    seg7_controller_1/pulse_generator_0/cntr_sig[2]_i_3_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.124     8.014 f  seg7_controller_1/pulse_generator_0/cntr_sig[2]_i_2/O
                         net (fo=31, routed)          1.186     9.200    seg7_controller_1/pulse_generator_0/cntr_sig_reg[2]
    SLICE_X1Y86          LUT2 (Prop_lut2_I1_O)        0.124     9.324 r  seg7_controller_1/pulse_generator_0/pulseCnt[16]_i_5__0/O
                         net (fo=1, routed)           0.000     9.324    seg7_controller_1/pulse_generator_0/pulseCnt[16]_i_5__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.856 r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.856    seg7_controller_1/pulse_generator_0/pulseCnt_reg[16]_i_1__0_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.970 r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.970    seg7_controller_1/pulse_generator_0/pulseCnt_reg[20]_i_1__0_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.304 r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.304    seg7_controller_1/pulse_generator_0/pulseCnt_reg[24]_i_1__0_n_6
    SLICE_X1Y88          FDCE                                         r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.602    15.025    seg7_controller_1/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[25]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDCE (Setup_fdce_C_D)        0.062    15.326    seg7_controller_1/pulse_generator_0/pulseCnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                         -10.304    
  -------------------------------------------------------------------
                         slack                                  5.022    

Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_1/pulse_generator_0/pulseCnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 1.713ns (35.058%)  route 3.173ns (64.942%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.720     5.323    seg7_controller_1/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]/Q
                         net (fo=2, routed)           0.950     6.729    seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124     6.853 f  seg7_controller_1/pulse_generator_0/cntr_sig[2]_i_3/O
                         net (fo=1, routed)           1.037     7.890    seg7_controller_1/pulse_generator_0/cntr_sig[2]_i_3_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.124     8.014 f  seg7_controller_1/pulse_generator_0/cntr_sig[2]_i_2/O
                         net (fo=31, routed)          1.186     9.200    seg7_controller_1/pulse_generator_0/cntr_sig_reg[2]
    SLICE_X1Y86          LUT2 (Prop_lut2_I1_O)        0.124     9.324 r  seg7_controller_1/pulse_generator_0/pulseCnt[16]_i_5__0/O
                         net (fo=1, routed)           0.000     9.324    seg7_controller_1/pulse_generator_0/pulseCnt[16]_i_5__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.856 r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.856    seg7_controller_1/pulse_generator_0/pulseCnt_reg[16]_i_1__0_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.970 r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.970    seg7_controller_1/pulse_generator_0/pulseCnt_reg[20]_i_1__0_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.209 r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.209    seg7_controller_1/pulse_generator_0/pulseCnt_reg[24]_i_1__0_n_5
    SLICE_X1Y88          FDCE                                         r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.602    15.025    seg7_controller_1/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[26]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDCE (Setup_fdce_C_D)        0.062    15.326    seg7_controller_1/pulse_generator_0/pulseCnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  5.117    

Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_1/pulse_generator_0/pulseCnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 1.697ns (34.844%)  route 3.173ns (65.156%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.720     5.323    seg7_controller_1/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]/Q
                         net (fo=2, routed)           0.950     6.729    seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124     6.853 f  seg7_controller_1/pulse_generator_0/cntr_sig[2]_i_3/O
                         net (fo=1, routed)           1.037     7.890    seg7_controller_1/pulse_generator_0/cntr_sig[2]_i_3_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.124     8.014 f  seg7_controller_1/pulse_generator_0/cntr_sig[2]_i_2/O
                         net (fo=31, routed)          1.186     9.200    seg7_controller_1/pulse_generator_0/cntr_sig_reg[2]
    SLICE_X1Y86          LUT2 (Prop_lut2_I1_O)        0.124     9.324 r  seg7_controller_1/pulse_generator_0/pulseCnt[16]_i_5__0/O
                         net (fo=1, routed)           0.000     9.324    seg7_controller_1/pulse_generator_0/pulseCnt[16]_i_5__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.856 r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.856    seg7_controller_1/pulse_generator_0/pulseCnt_reg[16]_i_1__0_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.970 r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.970    seg7_controller_1/pulse_generator_0/pulseCnt_reg[20]_i_1__0_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.193 r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.193    seg7_controller_1/pulse_generator_0/pulseCnt_reg[24]_i_1__0_n_7
    SLICE_X1Y88          FDCE                                         r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.602    15.025    seg7_controller_1/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[24]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDCE (Setup_fdce_C_D)        0.062    15.326    seg7_controller_1/pulse_generator_0/pulseCnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  5.133    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_1/pulse_generator_0/pulseCnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 1.694ns (34.804%)  route 3.173ns (65.196%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.720     5.323    seg7_controller_1/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]/Q
                         net (fo=2, routed)           0.950     6.729    seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124     6.853 f  seg7_controller_1/pulse_generator_0/cntr_sig[2]_i_3/O
                         net (fo=1, routed)           1.037     7.890    seg7_controller_1/pulse_generator_0/cntr_sig[2]_i_3_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.124     8.014 f  seg7_controller_1/pulse_generator_0/cntr_sig[2]_i_2/O
                         net (fo=31, routed)          1.186     9.200    seg7_controller_1/pulse_generator_0/cntr_sig_reg[2]
    SLICE_X1Y86          LUT2 (Prop_lut2_I1_O)        0.124     9.324 r  seg7_controller_1/pulse_generator_0/pulseCnt[16]_i_5__0/O
                         net (fo=1, routed)           0.000     9.324    seg7_controller_1/pulse_generator_0/pulseCnt[16]_i_5__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.856 r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.856    seg7_controller_1/pulse_generator_0/pulseCnt_reg[16]_i_1__0_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.190 r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.190    seg7_controller_1/pulse_generator_0/pulseCnt_reg[20]_i_1__0_n_6
    SLICE_X1Y87          FDCE                                         r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.601    15.024    seg7_controller_1/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y87          FDCE                                         r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[21]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDCE (Setup_fdce_C_D)        0.062    15.325    seg7_controller_1/pulse_generator_0/pulseCnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_1/pulse_generator_0/pulseCnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 1.673ns (34.522%)  route 3.173ns (65.478%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.720     5.323    seg7_controller_1/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]/Q
                         net (fo=2, routed)           0.950     6.729    seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124     6.853 f  seg7_controller_1/pulse_generator_0/cntr_sig[2]_i_3/O
                         net (fo=1, routed)           1.037     7.890    seg7_controller_1/pulse_generator_0/cntr_sig[2]_i_3_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.124     8.014 f  seg7_controller_1/pulse_generator_0/cntr_sig[2]_i_2/O
                         net (fo=31, routed)          1.186     9.200    seg7_controller_1/pulse_generator_0/cntr_sig_reg[2]
    SLICE_X1Y86          LUT2 (Prop_lut2_I1_O)        0.124     9.324 r  seg7_controller_1/pulse_generator_0/pulseCnt[16]_i_5__0/O
                         net (fo=1, routed)           0.000     9.324    seg7_controller_1/pulse_generator_0/pulseCnt[16]_i_5__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.856 r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.856    seg7_controller_1/pulse_generator_0/pulseCnt_reg[16]_i_1__0_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.169 r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.169    seg7_controller_1/pulse_generator_0/pulseCnt_reg[20]_i_1__0_n_4
    SLICE_X1Y87          FDCE                                         r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.601    15.024    seg7_controller_1/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y87          FDCE                                         r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[23]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDCE (Setup_fdce_C_D)        0.062    15.325    seg7_controller_1/pulse_generator_0/pulseCnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_1/pulse_generator_0/pulseCnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 1.599ns (33.506%)  route 3.173ns (66.494%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.720     5.323    seg7_controller_1/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]/Q
                         net (fo=2, routed)           0.950     6.729    seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124     6.853 f  seg7_controller_1/pulse_generator_0/cntr_sig[2]_i_3/O
                         net (fo=1, routed)           1.037     7.890    seg7_controller_1/pulse_generator_0/cntr_sig[2]_i_3_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.124     8.014 f  seg7_controller_1/pulse_generator_0/cntr_sig[2]_i_2/O
                         net (fo=31, routed)          1.186     9.200    seg7_controller_1/pulse_generator_0/cntr_sig_reg[2]
    SLICE_X1Y86          LUT2 (Prop_lut2_I1_O)        0.124     9.324 r  seg7_controller_1/pulse_generator_0/pulseCnt[16]_i_5__0/O
                         net (fo=1, routed)           0.000     9.324    seg7_controller_1/pulse_generator_0/pulseCnt[16]_i_5__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.856 r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.856    seg7_controller_1/pulse_generator_0/pulseCnt_reg[16]_i_1__0_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.095 r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.095    seg7_controller_1/pulse_generator_0/pulseCnt_reg[20]_i_1__0_n_5
    SLICE_X1Y87          FDCE                                         r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.601    15.024    seg7_controller_1/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y87          FDCE                                         r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[22]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDCE (Setup_fdce_C_D)        0.062    15.325    seg7_controller_1/pulse_generator_0/pulseCnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.242ns  (required time - arrival time)
  Source:                 pulse_generator_0/pulseCnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator_0/pulseCnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.791ns (37.609%)  route 2.971ns (62.391%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.721     5.324    pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  pulse_generator_0/pulseCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 f  pulse_generator_0/pulseCnt_reg[18]/Q
                         net (fo=2, routed)           0.831     6.611    pulse_generator_0/pulseCnt_reg[18]
    SLICE_X2Y86          LUT4 (Prop_lut4_I0_O)        0.124     6.735 f  pulse_generator_0/q[3]_i_4/O
                         net (fo=1, routed)           0.980     7.715    pulse_generator_0/q[3]_i_4_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I2_O)        0.124     7.839 f  pulse_generator_0/q[3]_i_1/O
                         net (fo=60, routed)          1.160     8.999    pulse_generator_0/load
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.124     9.123 r  pulse_generator_0/pulseCnt[12]_i_2/O
                         net (fo=1, routed)           0.000     9.123    pulse_generator_0/pulseCnt[12]_i_2_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.524 r  pulse_generator_0/pulseCnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.524    pulse_generator_0/pulseCnt_reg[12]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.638 r  pulse_generator_0/pulseCnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.638    pulse_generator_0/pulseCnt_reg[16]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.752 r  pulse_generator_0/pulseCnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    pulse_generator_0/pulseCnt_reg[20]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.086 r  pulse_generator_0/pulseCnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.086    pulse_generator_0/pulseCnt_reg[24]_i_1_n_6
    SLICE_X3Y89          FDCE                                         r  pulse_generator_0/pulseCnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.603    15.026    pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  pulse_generator_0/pulseCnt_reg[25]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDCE (Setup_fdce_C_D)        0.062    15.327    pulse_generator_0/pulseCnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  5.242    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_1/pulse_generator_0/pulseCnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 1.583ns (33.283%)  route 3.173ns (66.717%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.720     5.323    seg7_controller_1/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]/Q
                         net (fo=2, routed)           0.950     6.729    seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124     6.853 f  seg7_controller_1/pulse_generator_0/cntr_sig[2]_i_3/O
                         net (fo=1, routed)           1.037     7.890    seg7_controller_1/pulse_generator_0/cntr_sig[2]_i_3_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.124     8.014 f  seg7_controller_1/pulse_generator_0/cntr_sig[2]_i_2/O
                         net (fo=31, routed)          1.186     9.200    seg7_controller_1/pulse_generator_0/cntr_sig_reg[2]
    SLICE_X1Y86          LUT2 (Prop_lut2_I1_O)        0.124     9.324 r  seg7_controller_1/pulse_generator_0/pulseCnt[16]_i_5__0/O
                         net (fo=1, routed)           0.000     9.324    seg7_controller_1/pulse_generator_0/pulseCnt[16]_i_5__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.856 r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.856    seg7_controller_1/pulse_generator_0/pulseCnt_reg[16]_i_1__0_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.079 r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.079    seg7_controller_1/pulse_generator_0/pulseCnt_reg[20]_i_1__0_n_7
    SLICE_X1Y87          FDCE                                         r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.601    15.024    seg7_controller_1/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y87          FDCE                                         r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[20]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDCE (Setup_fdce_C_D)        0.062    15.325    seg7_controller_1/pulse_generator_0/pulseCnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.249ns  (required time - arrival time)
  Source:                 seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_1/pulse_generator_0/pulseCnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 1.905ns (40.079%)  route 2.848ns (59.921%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.720     5.323    seg7_controller_1/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]/Q
                         net (fo=2, routed)           0.950     6.729    seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124     6.853 f  seg7_controller_1/pulse_generator_0/cntr_sig[2]_i_3/O
                         net (fo=1, routed)           1.037     7.890    seg7_controller_1/pulse_generator_0/cntr_sig[2]_i_3_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.124     8.014 f  seg7_controller_1/pulse_generator_0/cntr_sig[2]_i_2/O
                         net (fo=31, routed)          0.861     8.875    seg7_controller_1/pulse_generator_0/cntr_sig_reg[2]
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.124     8.999 r  seg7_controller_1/pulse_generator_0/pulseCnt[0]_i_3__0/O
                         net (fo=1, routed)           0.000     8.999    seg7_controller_1/pulse_generator_0/pulseCnt[0]_i_3__0_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.400 r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.400    seg7_controller_1/pulse_generator_0/pulseCnt_reg[0]_i_1__0_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.514    seg7_controller_1/pulse_generator_0/pulseCnt_reg[4]_i_1__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.628    seg7_controller_1/pulse_generator_0/pulseCnt_reg[8]_i_1__0_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.742 r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.742    seg7_controller_1/pulse_generator_0/pulseCnt_reg[12]_i_1__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.076 r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.076    seg7_controller_1/pulse_generator_0/pulseCnt_reg[16]_i_1__0_n_6
    SLICE_X1Y86          FDCE                                         r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.600    15.023    seg7_controller_1/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDCE                                         r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[17]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y86          FDCE (Setup_fdce_C_D)        0.062    15.324    seg7_controller_1/pulse_generator_0/pulseCnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  5.249    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_1/pulse_generator_0/pulseCnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 1.884ns (39.813%)  route 2.848ns (60.187%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.720     5.323    seg7_controller_1/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]/Q
                         net (fo=2, routed)           0.950     6.729    seg7_controller_1/pulse_generator_0/pulseCnt_reg[15]
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124     6.853 f  seg7_controller_1/pulse_generator_0/cntr_sig[2]_i_3/O
                         net (fo=1, routed)           1.037     7.890    seg7_controller_1/pulse_generator_0/cntr_sig[2]_i_3_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.124     8.014 f  seg7_controller_1/pulse_generator_0/cntr_sig[2]_i_2/O
                         net (fo=31, routed)          0.861     8.875    seg7_controller_1/pulse_generator_0/cntr_sig_reg[2]
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.124     8.999 r  seg7_controller_1/pulse_generator_0/pulseCnt[0]_i_3__0/O
                         net (fo=1, routed)           0.000     8.999    seg7_controller_1/pulse_generator_0/pulseCnt[0]_i_3__0_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.400 r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.400    seg7_controller_1/pulse_generator_0/pulseCnt_reg[0]_i_1__0_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.514    seg7_controller_1/pulse_generator_0/pulseCnt_reg[4]_i_1__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.628    seg7_controller_1/pulse_generator_0/pulseCnt_reg[8]_i_1__0_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.742 r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.742    seg7_controller_1/pulse_generator_0/pulseCnt_reg[12]_i_1__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.055 r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.055    seg7_controller_1/pulse_generator_0/pulseCnt_reg[16]_i_1__0_n_4
    SLICE_X1Y86          FDCE                                         r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.600    15.023    seg7_controller_1/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDCE                                         r  seg7_controller_1/pulse_generator_0/pulseCnt_reg[19]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y86          FDCE (Setup_fdce_C_D)        0.062    15.324    seg7_controller_1/pulse_generator_0/pulseCnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -10.055    
  -------------------------------------------------------------------
                         slack                                  5.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Dtype_1/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dtype_2/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.844%)  route 0.121ns (46.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.598     1.517    Dtype_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y83          FDCE                                         r  Dtype_1/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  Dtype_1/q_reg[3]/Q
                         net (fo=2, routed)           0.121     1.779    Dtype_2/D[3]
    SLICE_X5Y84          FDCE                                         r  Dtype_2/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.868     2.033    Dtype_2/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y84          FDCE                                         r  Dtype_2/q_reg[3]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X5Y84          FDCE (Hold_fdce_C_D)         0.070     1.602    Dtype_2/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Dtype_0/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dtype_1/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.131%)  route 0.129ns (47.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.601     1.520    Dtype_0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  Dtype_0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  Dtype_0/q_reg[1]/Q
                         net (fo=2, routed)           0.129     1.791    Dtype_1/D[1]
    SLICE_X5Y88          FDCE                                         r  Dtype_1/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.872     2.037    Dtype_1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  Dtype_1/q_reg[1]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X5Y88          FDCE (Hold_fdce_C_D)         0.070     1.603    Dtype_1/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Dtype_0/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dtype_1/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.230%)  route 0.176ns (51.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.600     1.519    Dtype_0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  Dtype_0/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  Dtype_0/q_reg[2]/Q
                         net (fo=2, routed)           0.176     1.859    Dtype_1/D[2]
    SLICE_X4Y86          FDCE                                         r  Dtype_1/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.869     2.034    Dtype_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  Dtype_1/q_reg[2]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X4Y86          FDCE (Hold_fdce_C_D)         0.070     1.624    Dtype_1/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Dtype_1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dtype_2/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.983%)  route 0.187ns (57.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.601     1.520    Dtype_1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  Dtype_1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  Dtype_1/q_reg[1]/Q
                         net (fo=2, routed)           0.187     1.848    Dtype_2/D[1]
    SLICE_X4Y87          FDCE                                         r  Dtype_2/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.870     2.035    Dtype_2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  Dtype_2/q_reg[1]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X4Y87          FDCE (Hold_fdce_C_D)         0.070     1.604    Dtype_2/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Dtype_2/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dtype_3/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.208%)  route 0.185ns (56.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.600     1.519    Dtype_2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  Dtype_2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  Dtype_2/q_reg[1]/Q
                         net (fo=2, routed)           0.185     1.846    Dtype_3/D[1]
    SLICE_X5Y87          FDCE                                         r  Dtype_3/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.870     2.035    Dtype_3/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  Dtype_3/q_reg[1]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X5Y87          FDCE (Hold_fdce_C_D)         0.066     1.598    Dtype_3/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Dtype_6/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dtype_7/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.650%)  route 0.182ns (56.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.599     1.518    Dtype_6/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  Dtype_6/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  Dtype_6/q_reg[2]/Q
                         net (fo=2, routed)           0.182     1.841    Dtype_7/D[2]
    SLICE_X4Y86          FDCE                                         r  Dtype_7/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.869     2.034    Dtype_7/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  Dtype_7/q_reg[2]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X4Y86          FDCE (Hold_fdce_C_D)         0.070     1.588    Dtype_7/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Dtype_6/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dtype_7/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.503%)  route 0.191ns (57.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.599     1.518    Dtype_6/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y84          FDCE                                         r  Dtype_6/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  Dtype_6/q_reg[3]/Q
                         net (fo=2, routed)           0.191     1.850    Dtype_7/D[3]
    SLICE_X4Y84          FDCE                                         r  Dtype_7/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.868     2.033    Dtype_7/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y84          FDCE                                         r  Dtype_7/q_reg[3]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X4Y84          FDCE (Hold_fdce_C_D)         0.076     1.594    Dtype_7/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Dtype_0/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dtype_1/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.121%)  route 0.186ns (56.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.598     1.517    Dtype_0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y83          FDCE                                         r  Dtype_0/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  Dtype_0/q_reg[3]/Q
                         net (fo=2, routed)           0.186     1.844    Dtype_1/D[3]
    SLICE_X4Y83          FDCE                                         r  Dtype_1/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.867     2.032    Dtype_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y83          FDCE                                         r  Dtype_1/q_reg[3]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X4Y83          FDCE (Hold_fdce_C_D)         0.066     1.583    Dtype_1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Dtype_4/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dtype_5/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.511%)  route 0.207ns (59.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.599     1.518    Dtype_4/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  Dtype_4/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  Dtype_4/q_reg[2]/Q
                         net (fo=2, routed)           0.207     1.866    Dtype_5/D[2]
    SLICE_X5Y86          FDCE                                         r  Dtype_5/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.869     2.034    Dtype_5/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  Dtype_5/q_reg[2]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y86          FDCE (Hold_fdce_C_D)         0.076     1.594    Dtype_5/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Dtype_3/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dtype_4/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.166%)  route 0.186ns (56.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.599     1.518    Dtype_3/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDCE                                         r  Dtype_3/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  Dtype_3/q_reg[0]/Q
                         net (fo=2, routed)           0.186     1.845    Dtype_4/D[0]
    SLICE_X4Y85          FDCE                                         r  Dtype_4/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.869     2.034    Dtype_4/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDCE                                         r  Dtype_4/q_reg[0]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X4Y85          FDCE (Hold_fdce_C_D)         0.047     1.565    Dtype_4/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     Dtype_0/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     Dtype_0/q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     Dtype_0/q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y83     Dtype_0/q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y85     Dtype_1/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y88     Dtype_1/q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y86     Dtype_1/q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y83     Dtype_1/q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y85     Dtype_2/q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     Dtype_2/q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     Dtype_3/q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     Dtype_4/q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     Dtype_5/q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     Dtype_6/q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     Dtype_7/q_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     pulse_generator_0/pulseCnt_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     pulse_generator_0/pulseCnt_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     pulse_generator_0/pulseCnt_reg[26]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     Dtype_0/q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     Dtype_0/q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     Dtype_1/q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     Dtype_2/q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     Dtype_3/q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     Dtype_4/q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     Dtype_5/q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     Dtype_6/q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     Dtype_7/q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     pulse_generator_0/pulseCnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     pulse_generator_0/pulseCnt_reg[2]/C



