# vsim -voptargs=""+acc"" work.Integer_Clk_Divider_TB -logfile transcript_output.log 
# Start time: 20:41:18 on Jul 21,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): Integer_Clk_Divider_TB.v(47): (vopt-7063) Failed to find 'DATA_IN' in hierarchical name 'DATA_IN'.
#         Region: Integer_Clk_Divider_TB
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run_questa.do PAUSED at line 5
do run_questa.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 20:42:33 on Jul 21,2024
# vlog -reportprogress 300 -f source_file.txt 
# -- Compiling module Integer_Clk_Divider
# -- Compiling module Integer_Clk_Divider_TB
# 
# Top level modules:
# 	Integer_Clk_Divider_TB
# End time: 20:42:33 on Jul 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" work.Integer_Clk_Divider_TB -logfile transcript_output.log 
# Start time: 20:41:18 on Jul 21,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): Integer_Clk_Divider_TB.v(47): (vopt-7063) Failed to find 'DATA_IN' in hierarchical name 'DATA_IN'.
#         Region: Integer_Clk_Divider_TB
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run_questa.do PAUSED at line 5
# Compile of Integer_Clk_Divider_TB.v was successful.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
do run_questa.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 20:42:45 on Jul 21,2024
# vlog -reportprogress 300 -f source_file.txt 
# -- Compiling module Integer_Clk_Divider
# -- Compiling module Integer_Clk_Divider_TB
# 
# Top level modules:
# 	Integer_Clk_Divider_TB
# End time: 20:42:45 on Jul 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" work.Integer_Clk_Divider_TB -logfile transcript_output.log 
# Start time: 20:41:18 on Jul 21,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): Integer_Clk_Divider_TB.v(47): (vopt-7063) Failed to find 'DATA_IN' in hierarchical name 'DATA_IN'.
#         Region: Integer_Clk_Divider_TB
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=0.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run_questa.do PAUSED at line 5
# Compile of Integer_Clk_Divider_TB.v was successful.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
do run_questa.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 20:43:39 on Jul 21,2024
# vlog -reportprogress 300 -f source_file.txt 
# -- Compiling module Integer_Clk_Divider
# -- Compiling module Integer_Clk_Divider_TB
# 
# Top level modules:
# 	Integer_Clk_Divider_TB
# End time: 20:43:39 on Jul 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" work.Integer_Clk_Divider_TB -logfile transcript_output.log 
# Start time: 20:41:18 on Jul 21,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.Integer_Clk_Divider_TB(fast)
# Loading work.Integer_Clk_Divider(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'I_div_ratio'. The port definition is at: Integer_Clk_Divider.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /Integer_Clk_Divider_TB/DUT File: Integer_Clk_Divider_TB.v Line: 18
# ** Note: $stop    : Integer_Clk_Divider_TB.v(58)
#    Time: 4080 ns  Iteration: 0  Instance: /Integer_Clk_Divider_TB
# Break in Module Integer_Clk_Divider_TB at Integer_Clk_Divider_TB.v line 58
quit -sim
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# End time: 21:11:14 on Jul 21,2024, Elapsed time: 0:29:56
# Errors: 9, Warnings: 4
# Compile of Integer_Clk_Divider_TB.v was successful.
do run_questa.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:16:59 on Jul 21,2024
# vlog -reportprogress 300 -f source_file.txt 
# -- Compiling module Integer_Clk_Divider
# -- Compiling module Integer_Clk_Divider_TB
# 
# Top level modules:
# 	Integer_Clk_Divider_TB
# End time: 21:16:59 on Jul 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" work.Integer_Clk_Divider_TB -logfile transcript_output.log 
# Start time: 21:17:00 on Jul 21,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.Integer_Clk_Divider_TB(fast)
# Loading work.Integer_Clk_Divider(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'I_div_ratio'. The port definition is at: Integer_Clk_Divider.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /Integer_Clk_Divider_TB/DUT File: Integer_Clk_Divider_TB.v Line: 18
# ** Note: $stop    : Integer_Clk_Divider_TB.v(60)
#    Time: 420 ns  Iteration: 0  Instance: /Integer_Clk_Divider_TB
# Break in Module Integer_Clk_Divider_TB at Integer_Clk_Divider_TB.v line 60
quit -sim
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# End time: 21:18:41 on Jul 21,2024, Elapsed time: 0:01:41
# Errors: 2, Warnings: 3
# Compile of Integer_Clk_Divider_TB.v was successful.
do run_questa.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:18:47 on Jul 21,2024
# vlog -reportprogress 300 -f source_file.txt 
# -- Compiling module Integer_Clk_Divider
# -- Compiling module Integer_Clk_Divider_TB
# 
# Top level modules:
# 	Integer_Clk_Divider_TB
# End time: 21:18:47 on Jul 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" work.Integer_Clk_Divider_TB -logfile transcript_output.log 
# Start time: 21:18:47 on Jul 21,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.Integer_Clk_Divider_TB(fast)
# Loading work.Integer_Clk_Divider(fast)
# ** Note: $stop    : Integer_Clk_Divider_TB.v(60)
#    Time: 420 ns  Iteration: 0  Instance: /Integer_Clk_Divider_TB
# Break in Module Integer_Clk_Divider_TB at Integer_Clk_Divider_TB.v line 60
add wave -position insertpoint  \
sim:/Integer_Clk_Divider_TB/DUT/odd_toggle_flag \
sim:/Integer_Clk_Divider_TB/DUT/odd_Div_flag \
sim:/Integer_Clk_Divider_TB/DUT/div_counter
quit -sim
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# End time: 21:20:30 on Jul 21,2024, Elapsed time: 0:01:43
# Errors: 2, Warnings: 2
do run_questa.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:20:37 on Jul 21,2024
# vlog -reportprogress 300 -f source_file.txt 
# -- Compiling module Integer_Clk_Divider
# -- Compiling module Integer_Clk_Divider_TB
# 
# Top level modules:
# 	Integer_Clk_Divider_TB
# End time: 21:20:37 on Jul 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" work.Integer_Clk_Divider_TB -logfile transcript_output.log 
# Start time: 21:20:37 on Jul 21,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.Integer_Clk_Divider_TB(fast)
# Loading work.Integer_Clk_Divider(fast)
# ** Note: $stop    : Integer_Clk_Divider_TB.v(60)
#    Time: 420 ns  Iteration: 0  Instance: /Integer_Clk_Divider_TB
# Break in Module Integer_Clk_Divider_TB at Integer_Clk_Divider_TB.v line 60
quit -sim
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# End time: 21:24:27 on Jul 21,2024, Elapsed time: 0:03:50
# Errors: 2, Warnings: 1
do run_questa.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:24:29 on Jul 21,2024
# vlog -reportprogress 300 -f source_file.txt 
# -- Compiling module Integer_Clk_Divider
# -- Compiling module Integer_Clk_Divider_TB
# 
# Top level modules:
# 	Integer_Clk_Divider_TB
# End time: 21:24:29 on Jul 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" work.Integer_Clk_Divider_TB -logfile transcript_output.log 
# Start time: 21:24:29 on Jul 21,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.Integer_Clk_Divider_TB(fast)
# Loading work.Integer_Clk_Divider(fast)
# ** Note: $stop    : Integer_Clk_Divider_TB.v(60)
#    Time: 220 ns  Iteration: 0  Instance: /Integer_Clk_Divider_TB
# Break in Module Integer_Clk_Divider_TB at Integer_Clk_Divider_TB.v line 60
quit -sim
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# End time: 21:29:49 on Jul 21,2024, Elapsed time: 0:05:20
# Errors: 2, Warnings: 1
# Compile of Integer_Clk_Divider.v was successful.
# Compile of Integer_Clk_Divider_TB.v was successful.
# 2 compiles, 0 failed with no errors.
do run_questa.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:29:58 on Jul 21,2024
# vlog -reportprogress 300 -f source_file.txt 
# -- Compiling module Integer_Clk_Divider
# -- Compiling module Integer_Clk_Divider_TB
# 
# Top level modules:
# 	Integer_Clk_Divider_TB
# End time: 21:29:58 on Jul 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" work.Integer_Clk_Divider_TB -logfile transcript_output.log 
# Start time: 21:29:58 on Jul 21,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.Integer_Clk_Divider_TB(fast)
# Loading work.Integer_Clk_Divider(fast)
# ** Note: $stop    : Integer_Clk_Divider_TB.v(60)
#    Time: 220 ns  Iteration: 0  Instance: /Integer_Clk_Divider_TB
# Break in Module Integer_Clk_Divider_TB at Integer_Clk_Divider_TB.v line 60
quit -sim
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# End time: 21:32:38 on Jul 21,2024, Elapsed time: 0:02:40
# Errors: 2, Warnings: 2
# Compile of Integer_Clk_Divider_TB.v was successful.
do run_questa.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:32:45 on Jul 21,2024
# vlog -reportprogress 300 -f source_file.txt 
# -- Compiling module Integer_Clk_Divider
# -- Compiling module Integer_Clk_Divider_TB
# 
# Top level modules:
# 	Integer_Clk_Divider_TB
# End time: 21:32:45 on Jul 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" work.Integer_Clk_Divider_TB -logfile transcript_output.log 
# Start time: 21:32:45 on Jul 21,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.Integer_Clk_Divider_TB(fast)
# Loading work.Integer_Clk_Divider(fast)
# ** Note: $stop    : Integer_Clk_Divider_TB.v(60)
#    Time: 220 ns  Iteration: 0  Instance: /Integer_Clk_Divider_TB
# Break in Module Integer_Clk_Divider_TB at Integer_Clk_Divider_TB.v line 60
quit -sim
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# End time: 21:33:43 on Jul 21,2024, Elapsed time: 0:00:58
# Errors: 2, Warnings: 2
do run_questa.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:33:47 on Jul 21,2024
# vlog -reportprogress 300 -f source_file.txt 
# -- Compiling module Integer_Clk_Divider
# -- Compiling module Integer_Clk_Divider_TB
# 
# Top level modules:
# 	Integer_Clk_Divider_TB
# End time: 21:33:47 on Jul 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" work.Integer_Clk_Divider_TB -logfile transcript_output.log 
# Start time: 21:33:47 on Jul 21,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.Integer_Clk_Divider_TB(fast)
# Loading work.Integer_Clk_Divider(fast)
# ** Note: $stop    : Integer_Clk_Divider_TB.v(60)
#    Time: 220 ns  Iteration: 0  Instance: /Integer_Clk_Divider_TB
# Break in Module Integer_Clk_Divider_TB at Integer_Clk_Divider_TB.v line 60
quit -sim
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# End time: 22:04:09 on Jul 21,2024, Elapsed time: 0:30:22
# Errors: 2, Warnings: 1
# Compile of Integer_Clk_Divider.v was successful.
# Compile of Integer_Clk_Divider_TB.v was successful.
# 2 compiles, 0 failed with no errors.
do run_questa.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 22:04:24 on Jul 21,2024
# vlog -reportprogress 300 -f source_file.txt 
# -- Compiling module Integer_Clk_Divider
# -- Compiling module Integer_Clk_Divider_TB
# 
# Top level modules:
# 	Integer_Clk_Divider_TB
# End time: 22:04:24 on Jul 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" work.Integer_Clk_Divider_TB -logfile transcript_output.log 
# Start time: 22:04:24 on Jul 21,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.Integer_Clk_Divider_TB(fast)
# Loading work.Integer_Clk_Divider(fast)
# ** Note: $stop    : Integer_Clk_Divider_TB.v(60)
#    Time: 220 ns  Iteration: 0  Instance: /Integer_Clk_Divider_TB
# Break in Module Integer_Clk_Divider_TB at Integer_Clk_Divider_TB.v line 60
quit -sim
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# End time: 22:07:23 on Jul 21,2024, Elapsed time: 0:02:59
# Errors: 2, Warnings: 2
# Compile of Integer_Clk_Divider.v was successful.
do run_questa.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 22:07:31 on Jul 21,2024
# vlog -reportprogress 300 -f source_file.txt 
# -- Compiling module Integer_Clk_Divider
# -- Compiling module Integer_Clk_Divider_TB
# 
# Top level modules:
# 	Integer_Clk_Divider_TB
# End time: 22:07:31 on Jul 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" work.Integer_Clk_Divider_TB -logfile transcript_output.log 
# Start time: 22:07:31 on Jul 21,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.Integer_Clk_Divider_TB(fast)
# Loading work.Integer_Clk_Divider(fast)
# ** Note: $stop    : Integer_Clk_Divider_TB.v(60)
#    Time: 220 ns  Iteration: 0  Instance: /Integer_Clk_Divider_TB
# Break in Module Integer_Clk_Divider_TB at Integer_Clk_Divider_TB.v line 60
quit -sim
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# End time: 22:13:49 on Jul 21,2024, Elapsed time: 0:06:18
# Errors: 2, Warnings: 2
# Compile of Integer_Clk_Divider_TB.v was successful.
do run_questa.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 22:15:59 on Jul 21,2024
# vlog -reportprogress 300 -f source_file.txt 
# -- Compiling module Integer_Clk_Divider
# -- Compiling module Integer_Clk_Divider_TB
# 
# Top level modules:
# 	Integer_Clk_Divider_TB
# End time: 22:15:59 on Jul 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" work.Integer_Clk_Divider_TB -logfile transcript_output.log 
# Start time: 22:15:59 on Jul 21,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.Integer_Clk_Divider_TB(fast)
# Loading work.Integer_Clk_Divider(fast)
# ** Note: $stop    : Integer_Clk_Divider_TB.v(60)
#    Time: 220 ns  Iteration: 0  Instance: /Integer_Clk_Divider_TB
# Break in Module Integer_Clk_Divider_TB at Integer_Clk_Divider_TB.v line 60
quit -sim
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# End time: 22:17:52 on Jul 21,2024, Elapsed time: 0:01:53
# Errors: 2, Warnings: 2
# Compile of Integer_Clk_Divider_TB.v was successful.
do run_questa.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 22:18:11 on Jul 21,2024
# vlog -reportprogress 300 -f source_file.txt 
# -- Compiling module Integer_Clk_Divider
# -- Compiling module Integer_Clk_Divider_TB
# 
# Top level modules:
# 	Integer_Clk_Divider_TB
# End time: 22:18:11 on Jul 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" work.Integer_Clk_Divider_TB -logfile transcript_output.log 
# Start time: 22:18:11 on Jul 21,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.Integer_Clk_Divider_TB(fast)
# Loading work.Integer_Clk_Divider(fast)
# ** Note: $stop    : Integer_Clk_Divider_TB.v(60)
#    Time: 220 ns  Iteration: 0  Instance: /Integer_Clk_Divider_TB
# Break in Module Integer_Clk_Divider_TB at Integer_Clk_Divider_TB.v line 60
quit -sim
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# End time: 22:27:03 on Jul 21,2024, Elapsed time: 0:08:52
# Errors: 2, Warnings: 2
# Compile of Integer_Clk_Divider_TB.v was successful.
do run_questa.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 22:27:22 on Jul 21,2024
# vlog -reportprogress 300 -f source_file.txt 
# -- Compiling module Integer_Clk_Divider
# -- Compiling module Integer_Clk_Divider_TB
# 
# Top level modules:
# 	Integer_Clk_Divider_TB
# End time: 22:27:22 on Jul 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" work.Integer_Clk_Divider_TB -logfile transcript_output.log 
# Start time: 22:27:22 on Jul 21,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.Integer_Clk_Divider_TB(fast)
# Loading work.Integer_Clk_Divider(fast)
# ** Note: $stop    : Integer_Clk_Divider_TB.v(60)
#    Time: 220 ns  Iteration: 0  Instance: /Integer_Clk_Divider_TB
# Break in Module Integer_Clk_Divider_TB at Integer_Clk_Divider_TB.v line 60
quit -sim
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# End time: 22:30:52 on Jul 21,2024, Elapsed time: 0:03:30
# Errors: 2, Warnings: 2
# Compile of Integer_Clk_Divider_TB.v was successful.
do run_questa.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 22:32:57 on Jul 21,2024
# vlog -reportprogress 300 -f source_file.txt 
# -- Compiling module Integer_Clk_Divider
# -- Compiling module Integer_Clk_Divider_TB
# 
# Top level modules:
# 	Integer_Clk_Divider_TB
# End time: 22:32:57 on Jul 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" work.Integer_Clk_Divider_TB -logfile transcript_output.log 
# Start time: 22:32:57 on Jul 21,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.Integer_Clk_Divider_TB(fast)
# Loading work.Integer_Clk_Divider(fast)
# ** Note: $stop    : Integer_Clk_Divider_TB.v(60)
#    Time: 240 ns  Iteration: 0  Instance: /Integer_Clk_Divider_TB
# Break in Module Integer_Clk_Divider_TB at Integer_Clk_Divider_TB.v line 60
quit -sim
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# End time: 22:34:47 on Jul 21,2024, Elapsed time: 0:01:50
# Errors: 2, Warnings: 2
# Compile of Integer_Clk_Divider_TB.v was successful.
do run_questa.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 22:34:54 on Jul 21,2024
# vlog -reportprogress 300 -f source_file.txt 
# -- Compiling module Integer_Clk_Divider
# -- Compiling module Integer_Clk_Divider_TB
# 
# Top level modules:
# 	Integer_Clk_Divider_TB
# End time: 22:34:54 on Jul 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" work.Integer_Clk_Divider_TB -logfile transcript_output.log 
# Start time: 22:34:55 on Jul 21,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.Integer_Clk_Divider_TB(fast)
# Loading work.Integer_Clk_Divider(fast)
# ** Note: $stop    : Integer_Clk_Divider_TB.v(62)
#    Time: 440 ns  Iteration: 0  Instance: /Integer_Clk_Divider_TB
# Break in Module Integer_Clk_Divider_TB at Integer_Clk_Divider_TB.v line 62
# Causality operation skipped due to absence of debug database file
quit -sim
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# End time: 22:51:29 on Jul 21,2024, Elapsed time: 0:16:34
# Errors: 2, Warnings: 2
# Compile of Integer_Clk_Divider_TB.v failed with 7 errors.
# Compile of Integer_Clk_Divider_TB.v failed with 5 errors.
# Compile of Integer_Clk_Divider_TB.v failed with 3 errors.
# Compile of Integer_Clk_Divider_TB.v was successful with warnings.
# Compile of Integer_Clk_Divider_TB.v was successful.
do run_questa.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 22:54:02 on Jul 21,2024
# vlog -reportprogress 300 -f source_file.txt 
# -- Compiling module Integer_Clk_Divider
# -- Compiling module Integer_Clk_Divider_TB
# 
# Top level modules:
# 	Integer_Clk_Divider_TB
# End time: 22:54:02 on Jul 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** UI-Msg: (vish-3296) Unknown option '-filemode'.
# Use the -help option for complete vsim usage.
# ** Error: Error loading design
# Error in macro ./run_questa.do line 5
# Error loading design
#     while executing
# "error "Error loading design""
#     (procedure "vsim" line 158)
#     invoked from within
# "vsim -voptargs="+acc" work.Integer_Clk_Divider_TB -logfile transcript_output.log -filemode {overwrite}"
do run_questa.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 22:58:44 on Jul 21,2024
# vlog -reportprogress 300 -f source_file.txt 
# -- Compiling module Integer_Clk_Divider
# -- Compiling module Integer_Clk_Divider_TB
# 
# Top level modules:
# 	Integer_Clk_Divider_TB
# End time: 22:58:44 on Jul 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** UI-Msg: (vish-3296) Unknown option '-filemode'.
# Use the -help option for complete vsim usage.
# ** Error: Error loading design
# Error in macro ./run_questa.do line 5
# Error loading design
#     while executing
# "error "Error loading design""
#     (procedure "vsim" line 158)
#     invoked from within
# "vsim -voptargs="+acc" work.Integer_Clk_Divider_TB -logfile transcript_output.log -filemode {overwrite}"
do run_questa.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 22:58:58 on Jul 21,2024
# vlog -reportprogress 300 -f source_file.txt 
# -- Compiling module Integer_Clk_Divider
# -- Compiling module Integer_Clk_Divider_TB
# 
# Top level modules:
# 	Integer_Clk_Divider_TB
# End time: 22:58:58 on Jul 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" work.Integer_Clk_Divider_TB -logfile transcript_output.log 
# Start time: 22:58:58 on Jul 21,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.Integer_Clk_Divider_TB(fast)
# Loading work.Integer_Clk_Divider(fast)
# corner Case is passed succesfully !! , I_div_ratio not equals Zero or One before enable the clock divider
# ** Note: $stop    : Integer_Clk_Divider_TB.v(68)
#    Time: 440 ns  Iteration: 0  Instance: /Integer_Clk_Divider_TB
# Break in Module Integer_Clk_Divider_TB at Integer_Clk_Divider_TB.v line 68
quit -sim
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# End time: 23:00:29 on Jul 21,2024, Elapsed time: 0:01:31
# Errors: 2, Warnings: 6
do run_questa.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 23:00:32 on Jul 21,2024
# vlog -reportprogress 300 -f source_file.txt 
# -- Compiling module Integer_Clk_Divider
# -- Compiling module Integer_Clk_Divider_TB
# 
# Top level modules:
# 	Integer_Clk_Divider_TB
# End time: 23:00:32 on Jul 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" work.Integer_Clk_Divider_TB -logfile transcript_output.log 
# Start time: 23:00:32 on Jul 21,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.Integer_Clk_Divider_TB(fast)
# Loading work.Integer_Clk_Divider(fast)
# ** Error: wrong # args: should be one of...
#   write cell_report ?arg arg ...?
#   write format option ?arg arg ...?
#   write list ?arg arg ...?
#   write newreport ?arg arg ...?
#   write preferences fn
#   write report ?arg arg ...?
#   write source ?arg arg ...?
#   write timing ?arg arg ...?
#   write transcript ?fn?
#   write tssi ?arg arg ...?
#   write wave ?arg arg ...?
# Error in macro ./run_questa.do line 7
# ** Error: wrong # args: should be one of...
#   write cell_report ?arg arg ...?
#   write format option ?arg arg ...?
#   write list ?arg arg ...?
#   write newreport ?arg arg ...?
#   write preferences fn
#   write report ?arg arg ...?
#   write source ?arg arg ...?
#   write timing ?arg arg ...?
#   write transcript ?fn?
#   write tssi ?arg arg ...?
#   write wave ?arg arg ...?
#     while executing
# "error $msg"
#     (procedure "::write::_unknown_" line 34)
#     invoked from within
# "::write::_unknown_ ::write -w transcript trans.log"
#     (ensemble unknown subcommand handler)
#     invoked from within
# "write -w transcript trans.log "
do run_questa.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 23:01:02 on Jul 21,2024
# vlog -reportprogress 300 -f source_file.txt 
# -- Compiling module Integer_Clk_Divider
# -- Compiling module Integer_Clk_Divider_TB
# 
# Top level modules:
# 	Integer_Clk_Divider_TB
# End time: 23:01:02 on Jul 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# End time: 23:01:04 on Jul 21,2024, Elapsed time: 0:00:32
# Errors: 2, Warnings: 1
# vsim -voptargs=""+acc"" work.Integer_Clk_Divider_TB -logfile transcript_output.log 
# Start time: 23:01:04 on Jul 21,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.Integer_Clk_Divider_TB(fast)
# Loading work.Integer_Clk_Divider(fast)
# ** Error: wrong # args: should be one of...
#   write cell_report ?arg arg ...?
#   write format option ?arg arg ...?
#   write list ?arg arg ...?
#   write newreport ?arg arg ...?
#   write preferences fn
#   write report ?arg arg ...?
#   write source ?arg arg ...?
#   write timing ?arg arg ...?
#   write transcript ?fn?
#   write tssi ?arg arg ...?
#   write wave ?arg arg ...?
# Error in macro ./run_questa.do line 7
# ** Error: wrong # args: should be one of...
#   write cell_report ?arg arg ...?
#   write format option ?arg arg ...?
#   write list ?arg arg ...?
#   write newreport ?arg arg ...?
#   write preferences fn
#   write report ?arg arg ...?
#   write source ?arg arg ...?
#   write timing ?arg arg ...?
#   write transcript ?fn?
#   write tssi ?arg arg ...?
#   write wave ?arg arg ...?
#     while executing
# "error $msg"
#     (procedure "::write::_unknown_" line 34)
#     invoked from within
# "::write::_unknown_ ::write -r transcript trans.log"
#     (ensemble unknown subcommand handler)
#     invoked from within
# "write -r transcript trans.log "
quit -sim
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# End time: 23:05:26 on Jul 21,2024, Elapsed time: 0:04:22
# Errors: 2, Warnings: 1
do run_questa.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 23:05:29 on Jul 21,2024
# vlog -reportprogress 300 -f source_file.txt 
# -- Compiling module Integer_Clk_Divider
# -- Compiling module Integer_Clk_Divider_TB
# 
# Top level modules:
# 	Integer_Clk_Divider_TB
# End time: 23:05:29 on Jul 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" work.Integer_Clk_Divider_TB -logfile transcript_output.log 
# Start time: 23:05:29 on Jul 21,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.Integer_Clk_Divider_TB(fast)
# Loading work.Integer_Clk_Divider(fast)
# corner Case is passed succesfully !! , I_div_ratio not equals Zero or One before enable the clock divider
# ** Note: $stop    : Integer_Clk_Divider_TB.v(68)
#    Time: 440 ns  Iteration: 0  Instance: /Integer_Clk_Divider_TB
# Break in Module Integer_Clk_Divider_TB at Integer_Clk_Divider_TB.v line 68
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/SW & EDA Tools/programming/Sublime Text (4152)/Sublime Projects/Digital IC Design & ASIC Diploma/HomeWork/6 ) CDC & RDC/clk_divider.mpf).  File can not be renamed.
# End time: 23:16:53 on Jul 21,2024, Elapsed time: 0:11:24
# Errors: 2, Warnings: 1
