INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/ALU_Registers_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Registers_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/DFF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/DLatch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DLatch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/Decoder_Demux_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_Demux_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/Decoder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/Demux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/Demux_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demux_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/IM_Decoder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_Decoder_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/InstructionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/InstructionMemory_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/K2Processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module K2Processor
INFO: [VRFC 10-2458] undeclared symbol wen, assumed default net type wire [/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/K2Processor.sv:225]
INFO: [VRFC 10-2458] undeclared symbol load_en, assumed default net type wire [/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/K2Processor.sv:226]
INFO: [VRFC 10-2458] undeclared symbol dm_out, assumed default net type wire [/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/K2Processor.sv:237]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/PC_IM_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_IM_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/ProgramCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/ProgramCounter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/register_behavioral_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_behavioral_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/sev_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sev_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/sev_seg_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sev_seg_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/tb_ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/tb_K2Processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_K2Processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/ControlLogic.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/RealTimeMod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RealTimeMod
INFO: [VRFC 10-311] analyzing module SevenSegmentDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/generateHz.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generateHz
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sim_1/new/tb_nov_k2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_nov_k2
