#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001c023364f70 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001c0233d6d90_0 .net "PC", 31 0, v000001c0233d1580_0;  1 drivers
v000001c0233d6390_0 .var "clk", 0 0;
v000001c0233d78d0_0 .net "clkout", 0 0, L_000001c023420c90;  1 drivers
v000001c0233d7e70_0 .net "cycles_consumed", 31 0, v000001c0233d53c0_0;  1 drivers
v000001c0233d7c90_0 .var "rst", 0 0;
S_000001c023306580 .scope module, "cpu" "processor" 2 31, 3 4 0, S_000001c023364f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001c023379a40 .param/l "RType" 0 4 2, C4<000000>;
P_000001c023379a78 .param/l "add" 0 4 5, C4<100000>;
P_000001c023379ab0 .param/l "addi" 0 4 8, C4<001000>;
P_000001c023379ae8 .param/l "addu" 0 4 5, C4<100001>;
P_000001c023379b20 .param/l "and_" 0 4 5, C4<100100>;
P_000001c023379b58 .param/l "andi" 0 4 8, C4<001100>;
P_000001c023379b90 .param/l "beq" 0 4 10, C4<000100>;
P_000001c023379bc8 .param/l "bne" 0 4 10, C4<000101>;
P_000001c023379c00 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001c023379c38 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c023379c70 .param/l "j" 0 4 12, C4<000010>;
P_000001c023379ca8 .param/l "jal" 0 4 12, C4<000011>;
P_000001c023379ce0 .param/l "jr" 0 4 6, C4<001000>;
P_000001c023379d18 .param/l "lw" 0 4 8, C4<100011>;
P_000001c023379d50 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c023379d88 .param/l "or_" 0 4 5, C4<100101>;
P_000001c023379dc0 .param/l "ori" 0 4 8, C4<001101>;
P_000001c023379df8 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c023379e30 .param/l "sll" 0 4 6, C4<000000>;
P_000001c023379e68 .param/l "slt" 0 4 5, C4<101010>;
P_000001c023379ea0 .param/l "slti" 0 4 8, C4<101010>;
P_000001c023379ed8 .param/l "srl" 0 4 6, C4<000010>;
P_000001c023379f10 .param/l "sub" 0 4 5, C4<100010>;
P_000001c023379f48 .param/l "subu" 0 4 5, C4<100011>;
P_000001c023379f80 .param/l "sw" 0 4 8, C4<101011>;
P_000001c023379fb8 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c023379ff0 .param/l "xori" 0 4 8, C4<001110>;
L_000001c023346bd0 .functor NOT 1, v000001c0233d7c90_0, C4<0>, C4<0>, C4<0>;
L_000001c023420980 .functor NOT 1, v000001c0233d7c90_0, C4<0>, C4<0>, C4<0>;
L_000001c023420280 .functor NOT 1, v000001c0233d7c90_0, C4<0>, C4<0>, C4<0>;
L_000001c023420f30 .functor NOT 1, v000001c0233d7c90_0, C4<0>, C4<0>, C4<0>;
L_000001c0234201a0 .functor NOT 1, v000001c0233d7c90_0, C4<0>, C4<0>, C4<0>;
L_000001c023420fa0 .functor NOT 1, v000001c0233d7c90_0, C4<0>, C4<0>, C4<0>;
L_000001c023420e50 .functor NOT 1, v000001c0233d7c90_0, C4<0>, C4<0>, C4<0>;
L_000001c023420360 .functor NOT 1, v000001c0233d7c90_0, C4<0>, C4<0>, C4<0>;
L_000001c023420c90 .functor OR 1, v000001c0233d6390_0, v000001c0233692b0_0, C4<0>, C4<0>;
L_000001c023420ad0 .functor OR 1, L_000001c0233d64d0, L_000001c0233d6610, C4<0>, C4<0>;
L_000001c023420d00 .functor AND 1, L_000001c0233d66b0, L_000001c0233d7b50, C4<1>, C4<1>;
L_000001c0234203d0 .functor NOT 1, v000001c0233d7c90_0, C4<0>, C4<0>, C4<0>;
L_000001c023421010 .functor OR 1, L_000001c023433ac0, L_000001c0234337a0, C4<0>, C4<0>;
L_000001c0234202f0 .functor OR 1, L_000001c023421010, L_000001c023434100, C4<0>, C4<0>;
L_000001c023420de0 .functor OR 1, L_000001c023433340, L_000001c023433ca0, C4<0>, C4<0>;
L_000001c023420440 .functor AND 1, L_000001c0234341a0, L_000001c023420de0, C4<1>, C4<1>;
L_000001c023420520 .functor OR 1, L_000001c023434ba0, L_000001c0234344c0, C4<0>, C4<0>;
L_000001c023420b40 .functor AND 1, L_000001c023433e80, L_000001c023420520, C4<1>, C4<1>;
L_000001c023420590 .functor NOT 1, L_000001c023420c90, C4<0>, C4<0>, C4<0>;
v000001c0233d13a0_0 .net "ALUOp", 3 0, v000001c023369530_0;  1 drivers
v000001c0233d0400_0 .net "ALUResult", 31 0, v000001c0233999e0_0;  1 drivers
v000001c0233d0860_0 .net "ALUSrc", 0 0, v000001c023369210_0;  1 drivers
v000001c0233d1800_0 .net "ALUin2", 31 0, L_000001c023433de0;  1 drivers
v000001c0233d18a0_0 .net "MemReadEn", 0 0, v000001c023368e50_0;  1 drivers
v000001c0233d04a0_0 .net "MemWriteEn", 0 0, v000001c0233679b0_0;  1 drivers
v000001c0233d0680_0 .net "MemtoReg", 0 0, v000001c023368ef0_0;  1 drivers
v000001c0233d1940_0 .net "PC", 31 0, v000001c0233d1580_0;  alias, 1 drivers
v000001c0233d11c0_0 .net "PCPlus1", 31 0, L_000001c0233d6430;  1 drivers
v000001c0233d0ea0_0 .net "PCsrc", 1 0, v000001c023399d00_0;  1 drivers
v000001c0233d1260_0 .net "RegDst", 0 0, v000001c023367af0_0;  1 drivers
v000001c0233d0360_0 .net "RegWriteEn", 0 0, v000001c023368130_0;  1 drivers
v000001c0233d0b80_0 .net "WriteRegister", 4 0, L_000001c023434ec0;  1 drivers
v000001c0233d14e0_0 .net *"_ivl_0", 0 0, L_000001c023346bd0;  1 drivers
L_000001c0233d8120 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c0233d19e0_0 .net/2u *"_ivl_10", 4 0, L_000001c0233d8120;  1 drivers
L_000001c0233d8510 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0233d0540_0 .net *"_ivl_101", 15 0, L_000001c0233d8510;  1 drivers
v000001c0233d05e0_0 .net *"_ivl_102", 31 0, L_000001c0233d7ab0;  1 drivers
L_000001c0233d8558 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0233d1620_0 .net *"_ivl_105", 25 0, L_000001c0233d8558;  1 drivers
L_000001c0233d85a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0233d1a80_0 .net/2u *"_ivl_106", 31 0, L_000001c0233d85a0;  1 drivers
v000001c0233d07c0_0 .net *"_ivl_108", 0 0, L_000001c0233d66b0;  1 drivers
L_000001c0233d85e8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001c0233d0fe0_0 .net/2u *"_ivl_110", 5 0, L_000001c0233d85e8;  1 drivers
v000001c0233d0c20_0 .net *"_ivl_112", 0 0, L_000001c0233d7b50;  1 drivers
v000001c0233d0720_0 .net *"_ivl_115", 0 0, L_000001c023420d00;  1 drivers
v000001c0233d1b20_0 .net *"_ivl_116", 47 0, L_000001c0233d6f70;  1 drivers
L_000001c0233d8630 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0233d0f40_0 .net *"_ivl_119", 15 0, L_000001c0233d8630;  1 drivers
L_000001c0233d8168 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c0233d0e00_0 .net/2u *"_ivl_12", 5 0, L_000001c0233d8168;  1 drivers
v000001c0233d16c0_0 .net *"_ivl_120", 47 0, L_000001c0233d6c50;  1 drivers
L_000001c0233d8678 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0233d1760_0 .net *"_ivl_123", 15 0, L_000001c0233d8678;  1 drivers
v000001c0233d1bc0_0 .net *"_ivl_125", 0 0, L_000001c0233d6bb0;  1 drivers
v000001c0233d1e40_0 .net *"_ivl_126", 31 0, L_000001c0233d6930;  1 drivers
v000001c0233d1c60_0 .net *"_ivl_128", 47 0, L_000001c0233d7010;  1 drivers
v000001c0233d0900_0 .net *"_ivl_130", 47 0, L_000001c0233d69d0;  1 drivers
v000001c0233d09a0_0 .net *"_ivl_132", 47 0, L_000001c0233d6a70;  1 drivers
v000001c0233d1d00_0 .net *"_ivl_134", 47 0, L_000001c0233d6cf0;  1 drivers
L_000001c0233d86c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c0233d1080_0 .net/2u *"_ivl_138", 1 0, L_000001c0233d86c0;  1 drivers
v000001c0233d0d60_0 .net *"_ivl_14", 0 0, L_000001c0233d67f0;  1 drivers
v000001c0233d0a40_0 .net *"_ivl_140", 0 0, L_000001c0233d7330;  1 drivers
L_000001c0233d8708 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c0233d1f80_0 .net/2u *"_ivl_142", 1 0, L_000001c0233d8708;  1 drivers
v000001c0233d1da0_0 .net *"_ivl_144", 0 0, L_000001c0233d73d0;  1 drivers
L_000001c0233d8750 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c0233d0180_0 .net/2u *"_ivl_146", 1 0, L_000001c0233d8750;  1 drivers
v000001c0233d1120_0 .net *"_ivl_148", 0 0, L_000001c023434240;  1 drivers
L_000001c0233d8798 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001c0233d0ae0_0 .net/2u *"_ivl_150", 31 0, L_000001c0233d8798;  1 drivers
L_000001c0233d87e0 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001c0233d1ee0_0 .net/2u *"_ivl_152", 31 0, L_000001c0233d87e0;  1 drivers
v000001c0233d00e0_0 .net *"_ivl_154", 31 0, L_000001c0234332a0;  1 drivers
v000001c0233d02c0_0 .net *"_ivl_156", 31 0, L_000001c0234338e0;  1 drivers
L_000001c0233d81b0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001c0233d2c30_0 .net/2u *"_ivl_16", 4 0, L_000001c0233d81b0;  1 drivers
v000001c0233d3630_0 .net *"_ivl_160", 0 0, L_000001c0234203d0;  1 drivers
L_000001c0233d8870 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0233d20f0_0 .net/2u *"_ivl_162", 31 0, L_000001c0233d8870;  1 drivers
L_000001c0233d8948 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001c0233d2b90_0 .net/2u *"_ivl_166", 5 0, L_000001c0233d8948;  1 drivers
v000001c0233d2910_0 .net *"_ivl_168", 0 0, L_000001c023433ac0;  1 drivers
L_000001c0233d8990 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001c0233d2eb0_0 .net/2u *"_ivl_170", 5 0, L_000001c0233d8990;  1 drivers
v000001c0233d22d0_0 .net *"_ivl_172", 0 0, L_000001c0234337a0;  1 drivers
v000001c0233d25f0_0 .net *"_ivl_175", 0 0, L_000001c023421010;  1 drivers
L_000001c0233d89d8 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001c0233d27d0_0 .net/2u *"_ivl_176", 5 0, L_000001c0233d89d8;  1 drivers
v000001c0233d2cd0_0 .net *"_ivl_178", 0 0, L_000001c023434100;  1 drivers
v000001c0233d2af0_0 .net *"_ivl_181", 0 0, L_000001c0234202f0;  1 drivers
L_000001c0233d8a20 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0233d2370_0 .net/2u *"_ivl_182", 15 0, L_000001c0233d8a20;  1 drivers
v000001c0233d38b0_0 .net *"_ivl_184", 31 0, L_000001c023434ce0;  1 drivers
v000001c0233d3810_0 .net *"_ivl_187", 0 0, L_000001c023433660;  1 drivers
v000001c0233d2730_0 .net *"_ivl_188", 15 0, L_000001c023433840;  1 drivers
v000001c0233d31d0_0 .net *"_ivl_19", 4 0, L_000001c0233d6e30;  1 drivers
v000001c0233d2190_0 .net *"_ivl_190", 31 0, L_000001c023434420;  1 drivers
v000001c0233d3950_0 .net *"_ivl_194", 31 0, L_000001c023433c00;  1 drivers
L_000001c0233d8a68 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0233d39f0_0 .net *"_ivl_197", 25 0, L_000001c0233d8a68;  1 drivers
L_000001c0233d8ab0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0233d3ef0_0 .net/2u *"_ivl_198", 31 0, L_000001c0233d8ab0;  1 drivers
L_000001c0233d80d8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c0233d3310_0 .net/2u *"_ivl_2", 5 0, L_000001c0233d80d8;  1 drivers
v000001c0233d33b0_0 .net *"_ivl_20", 4 0, L_000001c0233d6250;  1 drivers
v000001c0233d3c70_0 .net *"_ivl_200", 0 0, L_000001c0234341a0;  1 drivers
L_000001c0233d8af8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c0233d2870_0 .net/2u *"_ivl_202", 5 0, L_000001c0233d8af8;  1 drivers
v000001c0233d3f90_0 .net *"_ivl_204", 0 0, L_000001c023433340;  1 drivers
L_000001c0233d8b40 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c0233d2d70_0 .net/2u *"_ivl_206", 5 0, L_000001c0233d8b40;  1 drivers
v000001c0233d2e10_0 .net *"_ivl_208", 0 0, L_000001c023433ca0;  1 drivers
v000001c0233d2410_0 .net *"_ivl_211", 0 0, L_000001c023420de0;  1 drivers
v000001c0233d2230_0 .net *"_ivl_213", 0 0, L_000001c023420440;  1 drivers
L_000001c0233d8b88 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c0233d29b0_0 .net/2u *"_ivl_214", 5 0, L_000001c0233d8b88;  1 drivers
v000001c0233d3a90_0 .net *"_ivl_216", 0 0, L_000001c023434920;  1 drivers
L_000001c0233d8bd0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c0233d3b30_0 .net/2u *"_ivl_218", 31 0, L_000001c0233d8bd0;  1 drivers
v000001c0233d24b0_0 .net *"_ivl_220", 31 0, L_000001c023433480;  1 drivers
v000001c0233d2f50_0 .net *"_ivl_224", 31 0, L_000001c0234349c0;  1 drivers
L_000001c0233d8c18 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0233d36d0_0 .net *"_ivl_227", 25 0, L_000001c0233d8c18;  1 drivers
L_000001c0233d8c60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0233d3bd0_0 .net/2u *"_ivl_228", 31 0, L_000001c0233d8c60;  1 drivers
v000001c0233d2ff0_0 .net *"_ivl_230", 0 0, L_000001c023433e80;  1 drivers
L_000001c0233d8ca8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c0233d3130_0 .net/2u *"_ivl_232", 5 0, L_000001c0233d8ca8;  1 drivers
v000001c0233d2550_0 .net *"_ivl_234", 0 0, L_000001c023434ba0;  1 drivers
L_000001c0233d8cf0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c0233d2690_0 .net/2u *"_ivl_236", 5 0, L_000001c0233d8cf0;  1 drivers
v000001c0233d3d10_0 .net *"_ivl_238", 0 0, L_000001c0234344c0;  1 drivers
v000001c0233d3db0_0 .net *"_ivl_24", 0 0, L_000001c023420280;  1 drivers
v000001c0233d3e50_0 .net *"_ivl_241", 0 0, L_000001c023420520;  1 drivers
v000001c0233d2a50_0 .net *"_ivl_243", 0 0, L_000001c023420b40;  1 drivers
L_000001c0233d8d38 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c0233d3090_0 .net/2u *"_ivl_244", 5 0, L_000001c0233d8d38;  1 drivers
v000001c0233d3450_0 .net *"_ivl_246", 0 0, L_000001c023434a60;  1 drivers
v000001c0233d3270_0 .net *"_ivl_248", 31 0, L_000001c023435000;  1 drivers
L_000001c0233d81f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c0233d34f0_0 .net/2u *"_ivl_26", 4 0, L_000001c0233d81f8;  1 drivers
v000001c0233d3590_0 .net *"_ivl_29", 4 0, L_000001c0233d75b0;  1 drivers
v000001c0233d3770_0 .net *"_ivl_32", 0 0, L_000001c023420f30;  1 drivers
L_000001c0233d8240 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c0233d41a0_0 .net/2u *"_ivl_34", 4 0, L_000001c0233d8240;  1 drivers
v000001c0233d4880_0 .net *"_ivl_37", 4 0, L_000001c0233d7150;  1 drivers
v000001c0233d46a0_0 .net *"_ivl_40", 0 0, L_000001c0234201a0;  1 drivers
L_000001c0233d8288 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0233d55a0_0 .net/2u *"_ivl_42", 15 0, L_000001c0233d8288;  1 drivers
v000001c0233d5640_0 .net *"_ivl_45", 15 0, L_000001c0233d7dd0;  1 drivers
v000001c0233d47e0_0 .net *"_ivl_48", 0 0, L_000001c023420fa0;  1 drivers
v000001c0233d4380_0 .net *"_ivl_5", 5 0, L_000001c0233d7970;  1 drivers
L_000001c0233d82d0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0233d5b40_0 .net/2u *"_ivl_50", 36 0, L_000001c0233d82d0;  1 drivers
L_000001c0233d8318 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0233d4ba0_0 .net/2u *"_ivl_52", 31 0, L_000001c0233d8318;  1 drivers
v000001c0233d4240_0 .net *"_ivl_55", 4 0, L_000001c0233d7650;  1 drivers
v000001c0233d42e0_0 .net *"_ivl_56", 36 0, L_000001c0233d7790;  1 drivers
v000001c0233d4a60_0 .net *"_ivl_58", 36 0, L_000001c0233d70b0;  1 drivers
v000001c0233d4740_0 .net *"_ivl_62", 0 0, L_000001c023420e50;  1 drivers
L_000001c0233d8360 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c0233d56e0_0 .net/2u *"_ivl_64", 5 0, L_000001c0233d8360;  1 drivers
v000001c0233d4420_0 .net *"_ivl_67", 5 0, L_000001c0233d7a10;  1 drivers
v000001c0233d4920_0 .net *"_ivl_70", 0 0, L_000001c023420360;  1 drivers
L_000001c0233d83a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0233d5820_0 .net/2u *"_ivl_72", 57 0, L_000001c0233d83a8;  1 drivers
L_000001c0233d83f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0233d49c0_0 .net/2u *"_ivl_74", 31 0, L_000001c0233d83f0;  1 drivers
v000001c0233d44c0_0 .net *"_ivl_77", 25 0, L_000001c0233d6b10;  1 drivers
v000001c0233d58c0_0 .net *"_ivl_78", 57 0, L_000001c0233d7830;  1 drivers
v000001c0233d51e0_0 .net *"_ivl_8", 0 0, L_000001c023420980;  1 drivers
v000001c0233d5960_0 .net *"_ivl_80", 57 0, L_000001c0233d7fb0;  1 drivers
L_000001c0233d8438 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c0233d4b00_0 .net/2u *"_ivl_84", 31 0, L_000001c0233d8438;  1 drivers
L_000001c0233d8480 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c0233d4560_0 .net/2u *"_ivl_88", 5 0, L_000001c0233d8480;  1 drivers
v000001c0233d4600_0 .net *"_ivl_90", 0 0, L_000001c0233d64d0;  1 drivers
L_000001c0233d84c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c0233d4c40_0 .net/2u *"_ivl_92", 5 0, L_000001c0233d84c8;  1 drivers
v000001c0233d4ce0_0 .net *"_ivl_94", 0 0, L_000001c0233d6610;  1 drivers
v000001c0233d4d80_0 .net *"_ivl_97", 0 0, L_000001c023420ad0;  1 drivers
v000001c0233d4e20_0 .net *"_ivl_98", 47 0, L_000001c0233d6750;  1 drivers
v000001c0233d5280_0 .net "adderResult", 31 0, L_000001c0233d7290;  1 drivers
v000001c0233d5500_0 .net "address", 31 0, L_000001c0233d61b0;  1 drivers
v000001c0233d5320_0 .net "clk", 0 0, L_000001c023420c90;  alias, 1 drivers
v000001c0233d53c0_0 .var "cycles_consumed", 31 0;
o000001c0233a1048 .functor BUFZ 1, C4<z>; HiZ drive
v000001c0233d5780_0 .net "excep_flag", 0 0, o000001c0233a1048;  0 drivers
v000001c0233d4ec0_0 .net "extImm", 31 0, L_000001c023433b60;  1 drivers
v000001c0233d5a00_0 .net "funct", 5 0, L_000001c0233d71f0;  1 drivers
v000001c0233d5aa0_0 .net "hlt", 0 0, v000001c0233692b0_0;  1 drivers
v000001c0233d5d20_0 .net "imm", 15 0, L_000001c0233d7470;  1 drivers
v000001c0233d4f60_0 .net "immediate", 31 0, L_000001c0234342e0;  1 drivers
v000001c0233d5000_0 .net "input_clk", 0 0, v000001c0233d6390_0;  1 drivers
v000001c0233d50a0_0 .net "instruction", 31 0, L_000001c023434380;  1 drivers
v000001c0233d5140_0 .net "memoryReadData", 31 0, v000001c023399580_0;  1 drivers
v000001c0233d5460_0 .net "nextPC", 31 0, L_000001c023433700;  1 drivers
v000001c0233d5be0_0 .net "opcode", 5 0, L_000001c0233d7f10;  1 drivers
v000001c0233d5c80_0 .net "rd", 4 0, L_000001c0233d7510;  1 drivers
v000001c0233d5dc0_0 .net "readData1", 31 0, L_000001c0234207c0;  1 drivers
v000001c0233d5e60_0 .net "readData1_w", 31 0, L_000001c023434560;  1 drivers
v000001c0233d5f00_0 .net "readData2", 31 0, L_000001c023420670;  1 drivers
v000001c0233d5fa0_0 .net "rs", 4 0, L_000001c0233d6890;  1 drivers
v000001c0233d4100_0 .net "rst", 0 0, v000001c0233d7c90_0;  1 drivers
v000001c0233d7bf0_0 .net "rt", 4 0, L_000001c0233d7d30;  1 drivers
v000001c0233d76f0_0 .net "shamt", 31 0, L_000001c0233d6570;  1 drivers
v000001c0233d6110_0 .net "wire_instruction", 31 0, L_000001c023420d70;  1 drivers
v000001c0233d6ed0_0 .net "writeData", 31 0, L_000001c023434600;  1 drivers
v000001c0233d62f0_0 .net "zero", 0 0, L_000001c023433d40;  1 drivers
L_000001c0233d7970 .part L_000001c023434380, 26, 6;
L_000001c0233d7f10 .functor MUXZ 6, L_000001c0233d7970, L_000001c0233d80d8, L_000001c023346bd0, C4<>;
L_000001c0233d67f0 .cmp/eq 6, L_000001c0233d7f10, L_000001c0233d8168;
L_000001c0233d6e30 .part L_000001c023434380, 11, 5;
L_000001c0233d6250 .functor MUXZ 5, L_000001c0233d6e30, L_000001c0233d81b0, L_000001c0233d67f0, C4<>;
L_000001c0233d7510 .functor MUXZ 5, L_000001c0233d6250, L_000001c0233d8120, L_000001c023420980, C4<>;
L_000001c0233d75b0 .part L_000001c023434380, 21, 5;
L_000001c0233d6890 .functor MUXZ 5, L_000001c0233d75b0, L_000001c0233d81f8, L_000001c023420280, C4<>;
L_000001c0233d7150 .part L_000001c023434380, 16, 5;
L_000001c0233d7d30 .functor MUXZ 5, L_000001c0233d7150, L_000001c0233d8240, L_000001c023420f30, C4<>;
L_000001c0233d7dd0 .part L_000001c023434380, 0, 16;
L_000001c0233d7470 .functor MUXZ 16, L_000001c0233d7dd0, L_000001c0233d8288, L_000001c0234201a0, C4<>;
L_000001c0233d7650 .part L_000001c023434380, 6, 5;
L_000001c0233d7790 .concat [ 5 32 0 0], L_000001c0233d7650, L_000001c0233d8318;
L_000001c0233d70b0 .functor MUXZ 37, L_000001c0233d7790, L_000001c0233d82d0, L_000001c023420fa0, C4<>;
L_000001c0233d6570 .part L_000001c0233d70b0, 0, 32;
L_000001c0233d7a10 .part L_000001c023434380, 0, 6;
L_000001c0233d71f0 .functor MUXZ 6, L_000001c0233d7a10, L_000001c0233d8360, L_000001c023420e50, C4<>;
L_000001c0233d6b10 .part L_000001c023434380, 0, 26;
L_000001c0233d7830 .concat [ 26 32 0 0], L_000001c0233d6b10, L_000001c0233d83f0;
L_000001c0233d7fb0 .functor MUXZ 58, L_000001c0233d7830, L_000001c0233d83a8, L_000001c023420360, C4<>;
L_000001c0233d61b0 .part L_000001c0233d7fb0, 0, 32;
L_000001c0233d6430 .arith/sum 32, v000001c0233d1580_0, L_000001c0233d8438;
L_000001c0233d64d0 .cmp/eq 6, L_000001c0233d7f10, L_000001c0233d8480;
L_000001c0233d6610 .cmp/eq 6, L_000001c0233d7f10, L_000001c0233d84c8;
L_000001c0233d6750 .concat [ 32 16 0 0], L_000001c0233d61b0, L_000001c0233d8510;
L_000001c0233d7ab0 .concat [ 6 26 0 0], L_000001c0233d7f10, L_000001c0233d8558;
L_000001c0233d66b0 .cmp/eq 32, L_000001c0233d7ab0, L_000001c0233d85a0;
L_000001c0233d7b50 .cmp/eq 6, L_000001c0233d71f0, L_000001c0233d85e8;
L_000001c0233d6f70 .concat [ 32 16 0 0], L_000001c0234207c0, L_000001c0233d8630;
L_000001c0233d6c50 .concat [ 32 16 0 0], v000001c0233d1580_0, L_000001c0233d8678;
L_000001c0233d6bb0 .part L_000001c0233d7470, 15, 1;
LS_000001c0233d6930_0_0 .concat [ 1 1 1 1], L_000001c0233d6bb0, L_000001c0233d6bb0, L_000001c0233d6bb0, L_000001c0233d6bb0;
LS_000001c0233d6930_0_4 .concat [ 1 1 1 1], L_000001c0233d6bb0, L_000001c0233d6bb0, L_000001c0233d6bb0, L_000001c0233d6bb0;
LS_000001c0233d6930_0_8 .concat [ 1 1 1 1], L_000001c0233d6bb0, L_000001c0233d6bb0, L_000001c0233d6bb0, L_000001c0233d6bb0;
LS_000001c0233d6930_0_12 .concat [ 1 1 1 1], L_000001c0233d6bb0, L_000001c0233d6bb0, L_000001c0233d6bb0, L_000001c0233d6bb0;
LS_000001c0233d6930_0_16 .concat [ 1 1 1 1], L_000001c0233d6bb0, L_000001c0233d6bb0, L_000001c0233d6bb0, L_000001c0233d6bb0;
LS_000001c0233d6930_0_20 .concat [ 1 1 1 1], L_000001c0233d6bb0, L_000001c0233d6bb0, L_000001c0233d6bb0, L_000001c0233d6bb0;
LS_000001c0233d6930_0_24 .concat [ 1 1 1 1], L_000001c0233d6bb0, L_000001c0233d6bb0, L_000001c0233d6bb0, L_000001c0233d6bb0;
LS_000001c0233d6930_0_28 .concat [ 1 1 1 1], L_000001c0233d6bb0, L_000001c0233d6bb0, L_000001c0233d6bb0, L_000001c0233d6bb0;
LS_000001c0233d6930_1_0 .concat [ 4 4 4 4], LS_000001c0233d6930_0_0, LS_000001c0233d6930_0_4, LS_000001c0233d6930_0_8, LS_000001c0233d6930_0_12;
LS_000001c0233d6930_1_4 .concat [ 4 4 4 4], LS_000001c0233d6930_0_16, LS_000001c0233d6930_0_20, LS_000001c0233d6930_0_24, LS_000001c0233d6930_0_28;
L_000001c0233d6930 .concat [ 16 16 0 0], LS_000001c0233d6930_1_0, LS_000001c0233d6930_1_4;
L_000001c0233d7010 .concat [ 16 32 0 0], L_000001c0233d7470, L_000001c0233d6930;
L_000001c0233d69d0 .arith/sum 48, L_000001c0233d6c50, L_000001c0233d7010;
L_000001c0233d6a70 .functor MUXZ 48, L_000001c0233d69d0, L_000001c0233d6f70, L_000001c023420d00, C4<>;
L_000001c0233d6cf0 .functor MUXZ 48, L_000001c0233d6a70, L_000001c0233d6750, L_000001c023420ad0, C4<>;
L_000001c0233d7290 .part L_000001c0233d6cf0, 0, 32;
L_000001c0233d7330 .cmp/eq 2, v000001c023399d00_0, L_000001c0233d86c0;
L_000001c0233d73d0 .cmp/eq 2, v000001c023399d00_0, L_000001c0233d8708;
L_000001c023434240 .cmp/eq 2, v000001c023399d00_0, L_000001c0233d8750;
L_000001c0234332a0 .functor MUXZ 32, L_000001c0233d87e0, L_000001c0233d8798, L_000001c023434240, C4<>;
L_000001c0234338e0 .functor MUXZ 32, L_000001c0234332a0, L_000001c0233d7290, L_000001c0233d73d0, C4<>;
L_000001c023433700 .functor MUXZ 32, L_000001c0234338e0, L_000001c0233d6430, L_000001c0233d7330, C4<>;
L_000001c023434380 .functor MUXZ 32, L_000001c023420d70, L_000001c0233d8870, L_000001c0234203d0, C4<>;
L_000001c023433ac0 .cmp/eq 6, L_000001c0233d7f10, L_000001c0233d8948;
L_000001c0234337a0 .cmp/eq 6, L_000001c0233d7f10, L_000001c0233d8990;
L_000001c023434100 .cmp/eq 6, L_000001c0233d7f10, L_000001c0233d89d8;
L_000001c023434ce0 .concat [ 16 16 0 0], L_000001c0233d7470, L_000001c0233d8a20;
L_000001c023433660 .part L_000001c0233d7470, 15, 1;
LS_000001c023433840_0_0 .concat [ 1 1 1 1], L_000001c023433660, L_000001c023433660, L_000001c023433660, L_000001c023433660;
LS_000001c023433840_0_4 .concat [ 1 1 1 1], L_000001c023433660, L_000001c023433660, L_000001c023433660, L_000001c023433660;
LS_000001c023433840_0_8 .concat [ 1 1 1 1], L_000001c023433660, L_000001c023433660, L_000001c023433660, L_000001c023433660;
LS_000001c023433840_0_12 .concat [ 1 1 1 1], L_000001c023433660, L_000001c023433660, L_000001c023433660, L_000001c023433660;
L_000001c023433840 .concat [ 4 4 4 4], LS_000001c023433840_0_0, LS_000001c023433840_0_4, LS_000001c023433840_0_8, LS_000001c023433840_0_12;
L_000001c023434420 .concat [ 16 16 0 0], L_000001c0233d7470, L_000001c023433840;
L_000001c023433b60 .functor MUXZ 32, L_000001c023434420, L_000001c023434ce0, L_000001c0234202f0, C4<>;
L_000001c023433c00 .concat [ 6 26 0 0], L_000001c0233d7f10, L_000001c0233d8a68;
L_000001c0234341a0 .cmp/eq 32, L_000001c023433c00, L_000001c0233d8ab0;
L_000001c023433340 .cmp/eq 6, L_000001c0233d71f0, L_000001c0233d8af8;
L_000001c023433ca0 .cmp/eq 6, L_000001c0233d71f0, L_000001c0233d8b40;
L_000001c023434920 .cmp/eq 6, L_000001c0233d7f10, L_000001c0233d8b88;
L_000001c023433480 .functor MUXZ 32, L_000001c023433b60, L_000001c0233d8bd0, L_000001c023434920, C4<>;
L_000001c0234342e0 .functor MUXZ 32, L_000001c023433480, L_000001c0233d6570, L_000001c023420440, C4<>;
L_000001c0234349c0 .concat [ 6 26 0 0], L_000001c0233d7f10, L_000001c0233d8c18;
L_000001c023433e80 .cmp/eq 32, L_000001c0234349c0, L_000001c0233d8c60;
L_000001c023434ba0 .cmp/eq 6, L_000001c0233d71f0, L_000001c0233d8ca8;
L_000001c0234344c0 .cmp/eq 6, L_000001c0233d71f0, L_000001c0233d8cf0;
L_000001c023434a60 .cmp/eq 6, L_000001c0233d7f10, L_000001c0233d8d38;
L_000001c023435000 .functor MUXZ 32, L_000001c0234207c0, v000001c0233d1580_0, L_000001c023434a60, C4<>;
L_000001c023434560 .functor MUXZ 32, L_000001c023435000, L_000001c023420670, L_000001c023420b40, C4<>;
S_000001c023306710 .scope module, "ALUMux" "mux2x1" 3 86, 5 1 0, S_000001c023306580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c023356430 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001c0234204b0 .functor NOT 1, v000001c023369210_0, C4<0>, C4<0>, C4<0>;
v000001c023368db0_0 .net *"_ivl_0", 0 0, L_000001c0234204b0;  1 drivers
v000001c023368450_0 .net "in1", 31 0, L_000001c023420670;  alias, 1 drivers
v000001c023367910_0 .net "in2", 31 0, L_000001c0234342e0;  alias, 1 drivers
v000001c023369490_0 .net "out", 31 0, L_000001c023433de0;  alias, 1 drivers
v000001c023367a50_0 .net "s", 0 0, v000001c023369210_0;  alias, 1 drivers
L_000001c023433de0 .functor MUXZ 32, L_000001c0234342e0, L_000001c023420670, L_000001c0234204b0, C4<>;
S_000001c0232b29c0 .scope module, "CU" "controlUnit" 3 71, 6 1 0, S_000001c023306580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001c023398b10 .param/l "RType" 0 4 2, C4<000000>;
P_000001c023398b48 .param/l "add" 0 4 5, C4<100000>;
P_000001c023398b80 .param/l "addi" 0 4 8, C4<001000>;
P_000001c023398bb8 .param/l "addu" 0 4 5, C4<100001>;
P_000001c023398bf0 .param/l "and_" 0 4 5, C4<100100>;
P_000001c023398c28 .param/l "andi" 0 4 8, C4<001100>;
P_000001c023398c60 .param/l "beq" 0 4 10, C4<000100>;
P_000001c023398c98 .param/l "bne" 0 4 10, C4<000101>;
P_000001c023398cd0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c023398d08 .param/l "j" 0 4 12, C4<000010>;
P_000001c023398d40 .param/l "jal" 0 4 12, C4<000011>;
P_000001c023398d78 .param/l "jr" 0 4 6, C4<001000>;
P_000001c023398db0 .param/l "lw" 0 4 8, C4<100011>;
P_000001c023398de8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c023398e20 .param/l "or_" 0 4 5, C4<100101>;
P_000001c023398e58 .param/l "ori" 0 4 8, C4<001101>;
P_000001c023398e90 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c023398ec8 .param/l "sll" 0 4 6, C4<000000>;
P_000001c023398f00 .param/l "slt" 0 4 5, C4<101010>;
P_000001c023398f38 .param/l "slti" 0 4 8, C4<101010>;
P_000001c023398f70 .param/l "srl" 0 4 6, C4<000010>;
P_000001c023398fa8 .param/l "sub" 0 4 5, C4<100010>;
P_000001c023398fe0 .param/l "subu" 0 4 5, C4<100011>;
P_000001c023399018 .param/l "sw" 0 4 8, C4<101011>;
P_000001c023399050 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c023399088 .param/l "xori" 0 4 8, C4<001110>;
v000001c023369530_0 .var "ALUOp", 3 0;
v000001c023369210_0 .var "ALUSrc", 0 0;
v000001c023368e50_0 .var "MemReadEn", 0 0;
v000001c0233679b0_0 .var "MemWriteEn", 0 0;
v000001c023368ef0_0 .var "MemtoReg", 0 0;
v000001c023367af0_0 .var "RegDst", 0 0;
v000001c023368130_0 .var "RegWriteEn", 0 0;
v000001c023368f90_0 .net "funct", 5 0, L_000001c0233d71f0;  alias, 1 drivers
v000001c0233692b0_0 .var "hlt", 0 0;
v000001c023367b90_0 .net "opcode", 5 0, L_000001c0233d7f10;  alias, 1 drivers
v000001c023367c30_0 .net "rst", 0 0, v000001c0233d7c90_0;  alias, 1 drivers
E_000001c023355cb0 .event anyedge, v000001c023367c30_0, v000001c023367b90_0, v000001c023368f90_0;
S_000001c0232b2b50 .scope module, "InstMem" "IM" 3 67, 7 1 0, S_000001c023306580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001c0233558b0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001c023420d70 .functor BUFZ 32, L_000001c023433200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c0233681d0_0 .net "Data_Out", 31 0, L_000001c023420d70;  alias, 1 drivers
v000001c023367d70 .array "InstMem", 0 1023, 31 0;
v000001c023368270_0 .net *"_ivl_0", 31 0, L_000001c023433200;  1 drivers
v000001c023368310_0 .net *"_ivl_3", 9 0, L_000001c0234347e0;  1 drivers
v000001c0233684f0_0 .net *"_ivl_4", 11 0, L_000001c023434060;  1 drivers
L_000001c0233d8828 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c023344a80_0 .net *"_ivl_7", 1 0, L_000001c0233d8828;  1 drivers
v000001c0233458e0_0 .net "addr", 31 0, v000001c0233d1580_0;  alias, 1 drivers
v000001c02339a2a0_0 .var/i "i", 31 0;
L_000001c023433200 .array/port v000001c023367d70, L_000001c023434060;
L_000001c0234347e0 .part v000001c0233d1580_0, 0, 10;
L_000001c023434060 .concat [ 10 2 0 0], L_000001c0234347e0, L_000001c0233d8828;
S_000001c02331b070 .scope module, "RF" "registerFile" 3 77, 8 1 0, S_000001c023306580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001c0234207c0 .functor BUFZ 32, L_000001c0234335c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c023420670 .functor BUFZ 32, L_000001c023433a20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c02339a160_0 .net *"_ivl_0", 31 0, L_000001c0234335c0;  1 drivers
v000001c02339a700_0 .net *"_ivl_10", 6 0, L_000001c023433fc0;  1 drivers
L_000001c0233d8900 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c023399260_0 .net *"_ivl_13", 1 0, L_000001c0233d8900;  1 drivers
v000001c02339a200_0 .net *"_ivl_2", 6 0, L_000001c023433980;  1 drivers
L_000001c0233d88b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c02339a8e0_0 .net *"_ivl_5", 1 0, L_000001c0233d88b8;  1 drivers
v000001c023399440_0 .net *"_ivl_8", 31 0, L_000001c023433a20;  1 drivers
v000001c02339a980_0 .net "clk", 0 0, L_000001c023420c90;  alias, 1 drivers
v000001c023399300_0 .var/i "i", 31 0;
v000001c02339aca0_0 .net "readData1", 31 0, L_000001c0234207c0;  alias, 1 drivers
v000001c0233998a0_0 .net "readData2", 31 0, L_000001c023420670;  alias, 1 drivers
v000001c0233993a0_0 .net "readRegister1", 4 0, L_000001c0233d6890;  alias, 1 drivers
v000001c023399620_0 .net "readRegister2", 4 0, L_000001c0233d7d30;  alias, 1 drivers
v000001c02339aa20 .array "registers", 31 0, 31 0;
v000001c023399760_0 .net "rst", 0 0, v000001c0233d7c90_0;  alias, 1 drivers
v000001c023399c60_0 .net "we", 0 0, v000001c023368130_0;  alias, 1 drivers
v000001c023399e40_0 .net "writeData", 31 0, L_000001c023434600;  alias, 1 drivers
v000001c02339a340_0 .net "writeRegister", 4 0, L_000001c023434ec0;  alias, 1 drivers
E_000001c023355ff0/0 .event negedge, v000001c023367c30_0;
E_000001c023355ff0/1 .event posedge, v000001c02339a980_0;
E_000001c023355ff0 .event/or E_000001c023355ff0/0, E_000001c023355ff0/1;
L_000001c0234335c0 .array/port v000001c02339aa20, L_000001c023433980;
L_000001c023433980 .concat [ 5 2 0 0], L_000001c0233d6890, L_000001c0233d88b8;
L_000001c023433a20 .array/port v000001c02339aa20, L_000001c023433fc0;
L_000001c023433fc0 .concat [ 5 2 0 0], L_000001c0233d7d30, L_000001c0233d8900;
S_000001c02331b200 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001c02331b070;
 .timescale 0 0;
v000001c023399800_0 .var/i "i", 31 0;
S_000001c023304c30 .scope module, "RFMux" "mux2x1" 3 75, 5 1 0, S_000001c023306580;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001c023356470 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001c023420a60 .functor NOT 1, v000001c023367af0_0, C4<0>, C4<0>, C4<0>;
v000001c023399a80_0 .net *"_ivl_0", 0 0, L_000001c023420a60;  1 drivers
v000001c02339afc0_0 .net "in1", 4 0, L_000001c0233d7d30;  alias, 1 drivers
v000001c023399ee0_0 .net "in2", 4 0, L_000001c0233d7510;  alias, 1 drivers
v000001c02339ab60_0 .net "out", 4 0, L_000001c023434ec0;  alias, 1 drivers
v000001c023399940_0 .net "s", 0 0, v000001c023367af0_0;  alias, 1 drivers
L_000001c023434ec0 .functor MUXZ 5, L_000001c0233d7510, L_000001c0233d7d30, L_000001c023420a60, C4<>;
S_000001c023304dc0 .scope module, "WBMux" "mux2x1" 3 97, 5 1 0, S_000001c023306580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c023355e30 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001c023420830 .functor NOT 1, v000001c023368ef0_0, C4<0>, C4<0>, C4<0>;
v000001c02339a660_0 .net *"_ivl_0", 0 0, L_000001c023420830;  1 drivers
v000001c02339a480_0 .net "in1", 31 0, v000001c0233999e0_0;  alias, 1 drivers
v000001c02339a520_0 .net "in2", 31 0, v000001c023399580_0;  alias, 1 drivers
v000001c02339aac0_0 .net "out", 31 0, L_000001c023434600;  alias, 1 drivers
v000001c02339a020_0 .net "s", 0 0, v000001c023368ef0_0;  alias, 1 drivers
L_000001c023434600 .functor MUXZ 32, v000001c023399580_0, v000001c0233999e0_0, L_000001c023420830, C4<>;
S_000001c0232eede0 .scope module, "alu" "ALU" 3 91, 9 1 0, S_000001c023306580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001c0232eef70 .param/l "ADD" 0 9 12, C4<0000>;
P_000001c0232eefa8 .param/l "AND" 0 9 12, C4<0010>;
P_000001c0232eefe0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001c0232ef018 .param/l "OR" 0 9 12, C4<0011>;
P_000001c0232ef050 .param/l "SGT" 0 9 12, C4<0111>;
P_000001c0232ef088 .param/l "SLL" 0 9 12, C4<1000>;
P_000001c0232ef0c0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001c0232ef0f8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001c0232ef130 .param/l "SUB" 0 9 12, C4<0001>;
P_000001c0232ef168 .param/l "XOR" 0 9 12, C4<0100>;
P_000001c0232ef1a0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001c0232ef1d8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001c0233d8d80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c02339a3e0_0 .net/2u *"_ivl_0", 31 0, L_000001c0233d8d80;  1 drivers
v000001c02339ae80_0 .net "opSel", 3 0, v000001c023369530_0;  alias, 1 drivers
v000001c023399b20_0 .net "operand1", 31 0, L_000001c023434560;  alias, 1 drivers
v000001c023399f80_0 .net "operand2", 31 0, L_000001c023433de0;  alias, 1 drivers
v000001c0233999e0_0 .var "result", 31 0;
v000001c02339a0c0_0 .net "zero", 0 0, L_000001c023433d40;  alias, 1 drivers
E_000001c023356630 .event anyedge, v000001c023369530_0, v000001c023399b20_0, v000001c023369490_0;
L_000001c023433d40 .cmp/eq 32, v000001c0233999e0_0, L_000001c0233d8d80;
S_000001c023332a60 .scope module, "branchcontroller" "BranchController" 3 47, 10 1 0, S_000001c023306580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001c02339d0f0 .param/l "RType" 0 4 2, C4<000000>;
P_000001c02339d128 .param/l "add" 0 4 5, C4<100000>;
P_000001c02339d160 .param/l "addi" 0 4 8, C4<001000>;
P_000001c02339d198 .param/l "addu" 0 4 5, C4<100001>;
P_000001c02339d1d0 .param/l "and_" 0 4 5, C4<100100>;
P_000001c02339d208 .param/l "andi" 0 4 8, C4<001100>;
P_000001c02339d240 .param/l "beq" 0 4 10, C4<000100>;
P_000001c02339d278 .param/l "bne" 0 4 10, C4<000101>;
P_000001c02339d2b0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c02339d2e8 .param/l "j" 0 4 12, C4<000010>;
P_000001c02339d320 .param/l "jal" 0 4 12, C4<000011>;
P_000001c02339d358 .param/l "jr" 0 4 6, C4<001000>;
P_000001c02339d390 .param/l "lw" 0 4 8, C4<100011>;
P_000001c02339d3c8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c02339d400 .param/l "or_" 0 4 5, C4<100101>;
P_000001c02339d438 .param/l "ori" 0 4 8, C4<001101>;
P_000001c02339d470 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c02339d4a8 .param/l "sll" 0 4 6, C4<000000>;
P_000001c02339d4e0 .param/l "slt" 0 4 5, C4<101010>;
P_000001c02339d518 .param/l "slti" 0 4 8, C4<101010>;
P_000001c02339d550 .param/l "srl" 0 4 6, C4<000010>;
P_000001c02339d588 .param/l "sub" 0 4 5, C4<100010>;
P_000001c02339d5c0 .param/l "subu" 0 4 5, C4<100011>;
P_000001c02339d5f8 .param/l "sw" 0 4 8, C4<101011>;
P_000001c02339d630 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c02339d668 .param/l "xori" 0 4 8, C4<001110>;
v000001c023399d00_0 .var "PCsrc", 1 0;
v000001c02339af20_0 .net "excep_flag", 0 0, o000001c0233a1048;  alias, 0 drivers
v000001c023399da0_0 .net "funct", 5 0, L_000001c0233d71f0;  alias, 1 drivers
v000001c0233991c0_0 .net "opcode", 5 0, L_000001c0233d7f10;  alias, 1 drivers
v000001c02339a7a0_0 .net "operand1", 31 0, L_000001c0234207c0;  alias, 1 drivers
v000001c02339a840_0 .net "operand2", 31 0, L_000001c023433de0;  alias, 1 drivers
v000001c02339ac00_0 .net "rst", 0 0, v000001c0233d7c90_0;  alias, 1 drivers
E_000001c023355930/0 .event anyedge, v000001c023367c30_0, v000001c02339af20_0, v000001c023367b90_0, v000001c02339aca0_0;
E_000001c023355930/1 .event anyedge, v000001c023369490_0, v000001c023368f90_0;
E_000001c023355930 .event/or E_000001c023355930/0, E_000001c023355930/1;
S_000001c023332bf0 .scope module, "dataMem" "DM" 3 95, 11 1 0, S_000001c023306580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001c02339ad40 .array "DataMem", 0 1023, 31 0;
v000001c02339ade0_0 .net "address", 31 0, v000001c0233999e0_0;  alias, 1 drivers
v000001c023399120_0 .net "clock", 0 0, L_000001c023420590;  1 drivers
v000001c0233996c0_0 .net "data", 31 0, L_000001c023420670;  alias, 1 drivers
v000001c0233994e0_0 .var/i "i", 31 0;
v000001c023399580_0 .var "q", 31 0;
v000001c023399bc0_0 .net "rden", 0 0, v000001c023368e50_0;  alias, 1 drivers
v000001c0233d1300_0 .net "wren", 0 0, v000001c0233679b0_0;  alias, 1 drivers
E_000001c023355d30 .event posedge, v000001c023399120_0;
S_000001c0232e6ab0 .scope module, "pc" "programCounter" 3 64, 12 1 0, S_000001c023306580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001c023355e70 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001c0233d1440_0 .net "PCin", 31 0, L_000001c023433700;  alias, 1 drivers
v000001c0233d1580_0 .var "PCout", 31 0;
v000001c0233d0220_0 .net "clk", 0 0, L_000001c023420c90;  alias, 1 drivers
v000001c0233d0cc0_0 .net "rst", 0 0, v000001c0233d7c90_0;  alias, 1 drivers
    .scope S_000001c023332a60;
T_0 ;
    %wait E_000001c023355930;
    %load/vec4 v000001c02339ac00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c023399d00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c02339af20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001c023399d00_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001c0233991c0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001c02339a7a0_0;
    %load/vec4 v000001c02339a840_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001c0233991c0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001c02339a7a0_0;
    %load/vec4 v000001c02339a840_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001c0233991c0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001c0233991c0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001c0233991c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001c023399da0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001c023399d00_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c023399d00_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001c0232e6ab0;
T_1 ;
    %wait E_000001c023355ff0;
    %load/vec4 v000001c0233d0cc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001c0233d1580_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001c0233d1440_0;
    %assign/vec4 v000001c0233d1580_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c0232b2b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c02339a2a0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001c02339a2a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c02339a2a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c023367d70, 0, 4;
    %load/vec4 v000001c02339a2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c02339a2a0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c023367d70, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c023367d70, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c023367d70, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c023367d70, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c023367d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c023367d70, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c023367d70, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c023367d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c023367d70, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c023367d70, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c023367d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c023367d70, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c023367d70, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c023367d70, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c023367d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c023367d70, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c023367d70, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c023367d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c023367d70, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c023367d70, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c023367d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c023367d70, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c023367d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c023367d70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c023367d70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c023367d70, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c023367d70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c023367d70, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001c0232b29c0;
T_3 ;
    %wait E_000001c023355cb0;
    %load/vec4 v000001c023367c30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001c0233692b0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001c023369530_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c023369210_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c023368130_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c0233679b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c023368ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c023368e50_0, 0;
    %assign/vec4 v000001c023367af0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001c0233692b0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001c023369530_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001c023369210_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c023368130_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c0233679b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c023368ef0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c023368e50_0, 0, 1;
    %store/vec4 v000001c023367af0_0, 0, 1;
    %load/vec4 v000001c023367b90_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c0233692b0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c023367af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c023368130_0, 0;
    %load/vec4 v000001c023368f90_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c023369530_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c023369530_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c023369530_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c023369530_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c023369530_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c023369530_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c023369530_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001c023369530_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001c023369530_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001c023369530_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c023369210_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001c023369530_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c023369210_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001c023369530_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c023369530_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c023368130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c023367af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c023369210_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c023368130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c023367af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c023369210_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001c023369530_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c023368130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c023369210_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c023369530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c023368130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c023369210_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c023369530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c023368130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c023369210_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c023369530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c023368130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c023369210_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c023368e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c023368130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c023369210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c023368ef0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c0233679b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c023369210_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c023369530_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c023369530_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001c02331b070;
T_4 ;
    %wait E_000001c023355ff0;
    %fork t_1, S_000001c02331b200;
    %jmp t_0;
    .scope S_000001c02331b200;
t_1 ;
    %load/vec4 v000001c023399760_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c023399800_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001c023399800_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c023399800_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c02339aa20, 0, 4;
    %load/vec4 v000001c023399800_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c023399800_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001c023399c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001c023399e40_0;
    %load/vec4 v000001c02339a340_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c02339aa20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c02339aa20, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001c02331b070;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c02331b070;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c023399300_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001c023399300_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001c023399300_0;
    %ix/getv/s 4, v000001c023399300_0;
    %load/vec4a v000001c02339aa20, 4;
    %ix/getv/s 4, v000001c023399300_0;
    %load/vec4a v000001c02339aa20, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001c023399300_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c023399300_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001c0232eede0;
T_6 ;
    %wait E_000001c023356630;
    %load/vec4 v000001c02339ae80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001c0233999e0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001c023399b20_0;
    %load/vec4 v000001c023399f80_0;
    %add;
    %assign/vec4 v000001c0233999e0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001c023399b20_0;
    %load/vec4 v000001c023399f80_0;
    %sub;
    %assign/vec4 v000001c0233999e0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001c023399b20_0;
    %load/vec4 v000001c023399f80_0;
    %and;
    %assign/vec4 v000001c0233999e0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001c023399b20_0;
    %load/vec4 v000001c023399f80_0;
    %or;
    %assign/vec4 v000001c0233999e0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001c023399b20_0;
    %load/vec4 v000001c023399f80_0;
    %xor;
    %assign/vec4 v000001c0233999e0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001c023399b20_0;
    %load/vec4 v000001c023399f80_0;
    %or;
    %inv;
    %assign/vec4 v000001c0233999e0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001c023399b20_0;
    %load/vec4 v000001c023399f80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001c0233999e0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001c023399f80_0;
    %load/vec4 v000001c023399b20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001c0233999e0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001c023399b20_0;
    %ix/getv 4, v000001c023399f80_0;
    %shiftl 4;
    %assign/vec4 v000001c0233999e0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001c023399b20_0;
    %ix/getv 4, v000001c023399f80_0;
    %shiftr 4;
    %assign/vec4 v000001c0233999e0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001c023332bf0;
T_7 ;
    %wait E_000001c023355d30;
    %load/vec4 v000001c023399bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001c02339ade0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001c02339ad40, 4;
    %assign/vec4 v000001c023399580_0, 0;
T_7.0 ;
    %load/vec4 v000001c0233d1300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001c0233996c0_0;
    %ix/getv 3, v000001c02339ade0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c02339ad40, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c023332bf0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000001c023332bf0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c0233994e0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001c0233994e0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001c0233994e0_0;
    %load/vec4a v000001c02339ad40, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v000001c0233994e0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001c0233994e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c0233994e0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001c023306580;
T_10 ;
    %wait E_000001c023355ff0;
    %load/vec4 v000001c0233d4100_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c0233d53c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001c0233d53c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001c0233d53c0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001c023364f70;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0233d6390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0233d7c90_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001c023364f70;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001c0233d6390_0;
    %inv;
    %assign/vec4 v000001c0233d6390_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001c023364f70;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0233d7c90_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0233d7c90_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001c0233d7e70_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
