{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 17 18:20:23 2020 " "Info: Processing started: Tue Nov 17 18:20:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FAbyHA -c FAbyHA --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FAbyHA -c FAbyHA --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FAbyHA.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file FAbyHA.v" { { "Info" "ISGN_ENTITY_NAME" "1 FAbyHA " "Info: Found entity 1: FAbyHA" {  } { { "FAbyHA.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/FAbyHA/FAbyHA.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 HA " "Info: Found entity 2: HA" {  } { { "FAbyHA.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/FAbyHA/FAbyHA.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "FAbyHA " "Info: Elaborating entity \"FAbyHA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA HA:one " "Info: Elaborating entity \"HA\" for hierarchy \"HA:one\"" {  } { { "FAbyHA.v" "one" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/FAbyHA/FAbyHA.v" 8 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "HA:two\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HA:two\|Mult0\"" {  } { { "FAbyHA.v" "Mult0" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/FAbyHA/FAbyHA.v" 24 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "HA:one\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HA:one\|Mult0\"" {  } { { "FAbyHA.v" "Mult0" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/FAbyHA/FAbyHA.v" 24 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "HA:two\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"HA:two\|lpm_mult:Mult0\"" {  } { { "FAbyHA.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/FAbyHA/FAbyHA.v" 24 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HA:two\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"HA:two\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 1 " "Info: Parameter \"LPM_WIDTHA\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 1 " "Info: Parameter \"LPM_WIDTHB\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 2 " "Info: Parameter \"LPM_WIDTHP\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 2 " "Info: Parameter \"LPM_WIDTHR\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "FAbyHA.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/FAbyHA/FAbyHA.v" 24 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "HA:two\|lpm_mult:Mult0\|multcore:mult_core HA:two\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"HA:two\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"HA:two\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "FAbyHA.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/FAbyHA/FAbyHA.v" 24 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "HA:two\|lpm_mult:Mult0\|altshift:external_latency_ffs HA:two\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"HA:two\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"HA:two\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "FAbyHA.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/FAbyHA/FAbyHA.v" 24 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 17 18:20:24 2020 " "Info: Processing ended: Tue Nov 17 18:20:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
