{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662358491068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662358491074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 05 14:14:50 2022 " "Processing started: Mon Sep 05 14:14:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662358491074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358491074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358491074 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662358491923 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1662358491923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/oled/oled_showfont.v 1 1 " "Found 1 design units, including 1 entities, in source file src/oled/oled_showfont.v" { { "Info" "ISGN_ENTITY_NAME" "1 OLED_ShowFont " "Found entity 1: OLED_ShowFont" {  } { { "src/oled/OLED_ShowFont.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_ShowFont.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662358498405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/oled/oled_fontdata.v 1 1 " "Found 1 design units, including 1 entities, in source file src/oled/oled_fontdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 OLED_FontData " "Found entity 1: OLED_FontData" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662358498407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/oled/oled_seldata.v 1 1 " "Found 1 design units, including 1 entities, in source file src/oled/oled_seldata.v" { { "Info" "ISGN_ENTITY_NAME" "1 OLED_SelData " "Found entity 1: OLED_SelData" {  } { { "src/oled/OLED_SelData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_SelData.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662358498409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/iic/iic.v 1 1 " "Found 1 design units, including 1 entities, in source file src/iic/iic.v" { { "Info" "ISGN_ENTITY_NAME" "1 IIC_Driver " "Found entity 1: IIC_Driver" {  } { { "src/iic/iic.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/iic/iic.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662358498411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/oled/oled_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/oled/oled_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 OLED_Top " "Found entity 1: OLED_Top" {  } { { "src/oled/OLED_Top.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_Top.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662358498413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/oled/oled_init.v 1 1 " "Found 1 design units, including 1 entities, in source file src/oled/oled_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 OLED_Init " "Found entity 1: OLED_Init" {  } { { "src/oled/OLED_Init.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_Init.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662358498414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498414 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "main.v(32) " "Verilog HDL Module Instantiation warning at main.v(32): ignored dangling comma in List of Port Connections" {  } { { "src/main.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/main.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1662358498416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/main.v 1 1 " "Found 1 design units, including 1 entities, in source file src/main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "src/main.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/main.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662358498416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498416 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662358498441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OLED_Top OLED_Top:OLED_TopHP " "Elaborating entity \"OLED_Top\" for hierarchy \"OLED_Top:OLED_TopHP\"" {  } { { "src/main.v" "OLED_TopHP" { Text "E:/FPGA/SIM/example11/Quartus11/src/main.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662358498443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OLED_Init OLED_Top:OLED_TopHP\|OLED_Init:OLED_InitHP " "Elaborating entity \"OLED_Init\" for hierarchy \"OLED_Top:OLED_TopHP\|OLED_Init:OLED_InitHP\"" {  } { { "src/oled/OLED_Top.v" "OLED_InitHP" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_Top.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662358498444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OLED_ShowFont OLED_Top:OLED_TopHP\|OLED_ShowFont:OLED_ShowFont_HP " "Elaborating entity \"OLED_ShowFont\" for hierarchy \"OLED_Top:OLED_TopHP\|OLED_ShowFont:OLED_ShowFont_HP\"" {  } { { "src/oled/OLED_Top.v" "OLED_ShowFont_HP" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_Top.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662358498445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OLED_FontData OLED_Top:OLED_TopHP\|OLED_ShowFont:OLED_ShowFont_HP\|OLED_FontData:OLED_FontData_HP " "Elaborating entity \"OLED_FontData\" for hierarchy \"OLED_Top:OLED_TopHP\|OLED_ShowFont:OLED_ShowFont_HP\|OLED_FontData:OLED_FontData_HP\"" {  } { { "src/oled/OLED_ShowFont.v" "OLED_FontData_HP" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_ShowFont.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662358498458 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data1\[16\] 0 OLED_FontData.v(17) " "Net \"data1\[16\]\" at OLED_FontData.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1662358498459 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[0\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498460 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[0\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498460 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[0\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498460 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[0\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498460 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[0\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498460 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[0\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498460 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[0\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498460 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[0\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498460 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[1\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498460 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[1\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498460 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[1\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498460 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[1\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498460 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[1\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498460 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[1\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498461 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[1\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498461 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[1\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498461 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[2\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498461 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[2\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498461 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[2\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498461 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[2\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498461 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[2\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498461 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[2\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498461 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[2\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498461 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[2\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498461 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[3\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498461 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[3\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498461 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[3\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498461 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[3\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498461 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[3\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498461 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[3\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498461 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[3\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498461 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[3\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498461 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[4\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498461 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[4\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498461 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[4\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498462 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[4\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498462 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[4\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498462 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[4\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498462 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[4\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498462 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[4\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498462 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[5\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498462 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[5\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498462 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[5\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498462 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[5\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498462 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[5\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498462 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[5\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498462 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[5\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498462 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[5\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498462 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[6\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498462 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[6\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498462 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[6\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498462 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[6\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498462 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[6\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498462 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[6\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498462 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[6\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498462 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[6\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498463 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[7\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498463 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[7\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498463 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[7\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498463 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[7\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498463 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[7\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498463 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[7\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498463 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[7\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498463 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[7\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498463 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[8\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[8\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498463 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[8\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[8\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498463 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[8\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[8\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498463 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[8\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[8\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498463 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[8\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[8\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498463 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[8\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[8\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498463 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[8\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[8\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498463 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[8\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[8\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498463 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[9\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[9\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498463 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[9\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[9\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498463 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[9\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[9\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498463 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[9\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[9\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498464 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[9\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[9\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498464 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[9\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[9\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498464 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[9\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[9\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498464 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[9\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[9\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498464 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[10\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[10\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498464 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[10\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[10\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498464 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[10\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[10\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498464 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[10\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[10\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498464 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[10\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[10\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498464 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[10\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[10\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498464 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[10\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[10\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498464 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[10\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[10\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498464 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[11\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[11\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498464 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[11\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[11\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498464 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[11\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[11\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498464 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[11\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[11\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498464 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[11\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[11\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498464 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[11\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[11\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498464 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[11\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[11\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498464 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[11\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[11\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498464 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[12\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[12\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498464 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[12\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[12\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498465 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[12\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[12\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498465 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[12\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[12\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498465 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[12\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[12\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498465 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[12\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[12\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498465 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[12\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[12\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498465 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[12\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[12\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498465 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[13\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[13\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498465 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[13\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[13\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498465 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[13\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[13\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498465 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[13\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[13\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498465 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[13\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[13\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498465 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[13\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[13\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498465 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[13\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[13\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498465 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[13\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[13\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498465 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[14\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[14\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498465 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[14\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[14\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498465 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[14\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[14\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498465 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[14\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[14\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498465 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[14\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[14\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498465 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[14\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[14\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498465 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[14\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[14\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498466 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[14\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[14\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498466 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[15\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[15\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498466 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[15\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[15\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498466 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[15\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[15\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498466 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[15\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[15\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498466 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[15\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[15\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498466 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[15\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[15\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498466 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[15\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[15\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498466 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[15\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[15\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358498466 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OLED_SelData OLED_Top:OLED_TopHP\|OLED_SelData:OLED_SelDataHP " "Elaborating entity \"OLED_SelData\" for hierarchy \"OLED_Top:OLED_TopHP\|OLED_SelData:OLED_SelDataHP\"" {  } { { "src/oled/OLED_Top.v" "OLED_SelDataHP" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_Top.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662358498476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IIC_Driver OLED_Top:OLED_TopHP\|IIC_Driver:IIC_DriverHP_OLED " "Elaborating entity \"IIC_Driver\" for hierarchy \"OLED_Top:OLED_TopHP\|IIC_Driver:IIC_DriverHP_OLED\"" {  } { { "src/oled/OLED_Top.v" "IIC_DriverHP_OLED" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_Top.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662358498477 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "OLED_Top:OLED_TopHP\|OLED_Init:OLED_InitHP\|Ram0 " "RAM logic \"OLED_Top:OLED_TopHP\|OLED_Init:OLED_InitHP\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "src/oled/OLED_Init.v" "Ram0" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_Init.v" 46 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1662358498675 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1662358498675 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1662358498913 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/iic/iic.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/iic/iic.v" 243 -1 0 } } { "src/iic/iic.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/iic/iic.v" 57 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1662358498919 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1662358498920 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1662358499055 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1662358499713 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1662358499798 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662358499798 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "240 " "Implemented 240 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662358499828 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662358499828 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1662358499828 ""} { "Info" "ICUT_CUT_TM_LCELLS" "236 " "Implemented 236 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1662358499828 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662358499828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662358499840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 05 14:14:59 2022 " "Processing ended: Mon Sep 05 14:14:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662358499840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662358499840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662358499840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358499840 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1662358500950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662358500956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 05 14:15:00 2022 " "Processing started: Mon Sep 05 14:15:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662358500956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1662358500956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1662358500956 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1662358501077 ""}
{ "Info" "0" "" "Project  = main" {  } {  } 0 0 "Project  = main" 0 0 "Fitter" 0 0 1662358501077 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1662358501077 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1662358501124 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1662358501124 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1662358501130 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1662358501176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1662358501176 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1662358501253 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1662358501258 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662358501385 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662358501385 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662358501385 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1662358501385 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/FPGA/SIM/example11/Quartus11/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1662358501386 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/FPGA/SIM/example11/Quartus11/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1662358501386 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/FPGA/SIM/example11/Quartus11/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1662358501386 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/FPGA/SIM/example11/Quartus11/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1662358501386 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/FPGA/SIM/example11/Quartus11/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1662358501386 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1662358501386 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1662358501387 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1662358501710 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1662358501710 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1662358501713 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1662358501713 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1662358501713 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1662358501731 ""}  } { { "src/main.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/main.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SIM/example11/Quartus11/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1662358501731 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1662358501875 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1662358501876 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1662358501876 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1662358501876 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1662358501877 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1662358501877 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1662358501877 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1662358501877 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1662358501891 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1662358501891 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1662358501891 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662358501899 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1662358501901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1662358502189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662358502254 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1662358502263 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1662358502697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662358502697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1662358502855 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "E:/FPGA/SIM/example11/Quartus11/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1662358503183 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1662358503183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1662358503460 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1662358503460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662358503463 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1662358503552 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1662358503557 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1662358503661 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1662358503661 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1662358503776 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662358504046 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/SIM/example11/Quartus11/output_files/main.fit.smsg " "Generated suppressed messages file E:/FPGA/SIM/example11/Quartus11/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1662358504252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5634 " "Peak virtual memory: 5634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662358504496 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 05 14:15:04 2022 " "Processing ended: Mon Sep 05 14:15:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662358504496 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662358504496 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662358504496 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1662358504496 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1662358505423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662358505429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 05 14:15:05 2022 " "Processing started: Mon Sep 05 14:15:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662358505429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1662358505429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1662358505429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1662358505839 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1662358506041 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1662358506060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662358506153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 05 14:15:06 2022 " "Processing ended: Mon Sep 05 14:15:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662358506153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662358506153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662358506153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1662358506153 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1662358506726 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1662358507231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662358507238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 05 14:15:06 2022 " "Processing started: Mon Sep 05 14:15:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662358507238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1662358507238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main -c main " "Command: quartus_sta main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1662358507238 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1662358507350 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1662358507923 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1662358507923 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662358507964 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662358507964 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1662358508093 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1662358508093 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sys_clk sys_clk " "create_clock -period 1.000 -name sys_clk sys_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1662358508094 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662358508094 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1662358508095 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662358508095 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1662358508096 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1662358508101 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1662358508114 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1662358508114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.932 " "Worst-case setup slack is -5.932" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662358508115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662358508115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.932            -316.119 sys_clk  " "   -5.932            -316.119 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662358508115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662358508115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.432 " "Worst-case hold slack is 0.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662358508118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662358508118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 sys_clk  " "    0.432               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662358508118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662358508118 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662358508120 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662358508122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662358508123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662358508123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -107.090 sys_clk  " "   -3.000            -107.090 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662358508123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662358508123 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1662358508135 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1662358508150 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1662358508301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662358508348 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1662358508353 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1662358508353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.542 " "Worst-case setup slack is -5.542" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662358508354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662358508354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.542            -291.735 sys_clk  " "   -5.542            -291.735 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662358508354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662358508354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.382 " "Worst-case hold slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662358508357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662358508357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 sys_clk  " "    0.382               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662358508357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662358508357 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662358508359 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662358508361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662358508363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662358508363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -107.090 sys_clk  " "   -3.000            -107.090 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662358508363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662358508363 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1662358508375 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662358508462 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1662358508463 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1662358508463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.951 " "Worst-case setup slack is -1.951" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662358508465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662358508465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.951             -94.024 sys_clk  " "   -1.951             -94.024 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662358508465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662358508465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662358508468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662358508468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 sys_clk  " "    0.178               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662358508468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662358508468 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662358508471 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662358508474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662358508476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662358508476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -77.624 sys_clk  " "   -3.000             -77.624 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662358508476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662358508476 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1662358508736 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1662358508736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662358508770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 05 14:15:08 2022 " "Processing ended: Mon Sep 05 14:15:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662358508770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662358508770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662358508770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1662358508770 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus Prime Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1662358509376 ""}
