

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>Introduction &mdash; SpinalHDL 1.11 documentation</title>
  

  
  
  
  

  

  
  
    

  

  <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" /> 

  
  <script src="../_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="../index.html" class="icon icon-home"> SpinalHDL
          

          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <p class="caption"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="introduction.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="support.html">Support</a></li>
<li class="toctree-l1"><a class="reference internal" href="faq.html">FAQ</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">SpinalHDL</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../index.html">Docs</a> &raquo;</li>
        
      <li>Introduction</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../_sources/rst/vhdl_comp.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="introduction">
<h1>Introduction<a class="headerlink" href="#introduction" title="Permalink to this headline">¶</a></h1>
<p>This page will show the main differences between VHDL and SpinalHDL. Things will not be explained in depth.</p>
</div>
<div class="section" id="process">
<h1>Process<a class="headerlink" href="#process" title="Permalink to this headline">¶</a></h1>
<p>Processes have no senses when you define RTL, and worst than that, they are very annoying and force you to split your code and duplicate things.</p>
<p>To produce the following RTL:</p>
<p>&lt;img src=”{{ “/images/process_rtl.svg” |  prepend: site.baseurl }}” alt=”Company logo”/&gt;</p>
<p>You will have to write the following VHDL:</p>
<div class="highlight-ada notranslate"><div class="highlight"><pre><span></span>  <span class="n">signal</span> <span class="n">mySignal</span> <span class="p">:</span> <span class="n">std_logic</span><span class="p">;</span>
  <span class="n">signal</span> <span class="n">myRegister</span> <span class="p">:</span> <span class="n">std_logic_vector</span><span class="p">(</span><span class="mi">3</span> <span class="n">downto</span> <span class="mi">0</span><span class="p">);</span>
  <span class="n">signal</span> <span class="n">myRegisterWithReset</span> <span class="p">:</span> <span class="n">std_logic_vector</span><span class="p">(</span><span class="mi">3</span> <span class="n">downto</span> <span class="mi">0</span><span class="p">);</span>
<span class="kr">begin</span>
  <span class="n">process</span><span class="p">(</span><span class="n">cond</span><span class="p">)</span>
  <span class="kr">begin</span>
    <span class="n">mySignal</span> <span class="o">&lt;=</span> <span class="p">&#39;</span><span class="na">0</span><span class="p">&#39;;</span>
    <span class="kr">if</span> <span class="n">cond</span> <span class="o">=</span> <span class="p">&#39;</span><span class="na">1</span><span class="p">&#39;</span> <span class="kr">then</span>
      <span class="n">mySignal</span> <span class="o">&lt;=</span> <span class="p">&#39;</span><span class="na">1</span><span class="p">&#39;;</span>
    <span class="kr">end</span> <span class="kr">if</span><span class="p">;</span>
  <span class="kr">end</span> <span class="nf">process</span><span class="p">;</span>

  <span class="n">process</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span>
  <span class="kr">begin</span>
    <span class="kr">if</span> <span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span> <span class="kr">then</span>
      <span class="kr">if</span> <span class="n">cond</span> <span class="o">=</span> <span class="p">&#39;</span><span class="na">1</span><span class="p">&#39;</span> <span class="kr">then</span>
        <span class="n">myRegister</span> <span class="o">&lt;=</span> <span class="n">myRegister</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
      <span class="kr">end</span> <span class="kr">if</span><span class="p">;</span>
    <span class="kr">end</span> <span class="kr">if</span><span class="p">;</span>
  <span class="kr">end</span> <span class="nf">process</span><span class="p">;</span>

  <span class="n">process</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span><span class="n">reset</span><span class="p">)</span>
  <span class="kr">begin</span>
    <span class="kr">if</span> <span class="n">reset</span> <span class="o">=</span> <span class="p">&#39;</span><span class="na">1</span><span class="p">&#39;</span> <span class="kr">then</span>
      <span class="n">myRegisterWithReset</span> <span class="o">&lt;=</span> <span class="p">(</span><span class="kr">others</span> <span class="p">=&gt;</span> <span class="p">&#39;</span><span class="na">0</span><span class="p">&#39;);</span>
    <span class="kr">elsif</span> <span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span> <span class="kr">then</span>
      <span class="kr">if</span> <span class="n">cond</span> <span class="o">=</span> <span class="p">&#39;</span><span class="na">1</span><span class="p">&#39;</span> <span class="kr">then</span>
        <span class="n">myRegisterWithReset</span> <span class="o">&lt;=</span> <span class="n">myRegisterWithReset</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
      <span class="kr">end</span> <span class="kr">if</span><span class="p">;</span>
    <span class="kr">end</span> <span class="kr">if</span><span class="p">;</span>
  <span class="kr">end</span> <span class="nf">process</span><span class="p">;</span>
</pre></div>
</div>
<p>While in SpinalHDL, it’s:</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">mySignal</span> <span class="k">=</span> <span class="nc">Bool</span>
<span class="k">val</span> <span class="n">myRegister</span> <span class="k">=</span> <span class="nc">Reg</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mi">4</span> <span class="n">bits</span><span class="o">))</span>
<span class="k">val</span> <span class="n">myRegisterWithReset</span> <span class="k">=</span> <span class="nc">Reg</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mi">4</span> <span class="n">bits</span><span class="o">))</span> <span class="n">init</span><span class="o">(</span><span class="mi">0</span><span class="o">)</span>

<span class="n">mySignal</span> <span class="o">:=</span> <span class="nc">False</span>
<span class="n">when</span><span class="o">(</span><span class="n">cond</span><span class="o">)</span> <span class="o">{</span>
  <span class="n">mySignal</span> <span class="o">:=</span> <span class="nc">True</span>
  <span class="n">myRegister</span> <span class="o">:=</span> <span class="n">myRegister</span> <span class="o">+</span> <span class="mi">1</span>
  <span class="n">myRegisterWithReset</span> <span class="o">:=</span> <span class="n">myRegisterWithReset</span> <span class="o">+</span> <span class="mi">1</span>
<span class="o">}</span>
</pre></div>
</div>
</div>
<div class="section" id="implicit-vs-explicit-definitions">
<h1>Implicit vs explicit definitions<a class="headerlink" href="#implicit-vs-explicit-definitions" title="Permalink to this headline">¶</a></h1>
<p>In VHDL, when you declare a signal, you don’t specify if this is a combinatorial signal or a register. Where and how you assign to it decides whether it is combinatorial or registered.</p>
<p>In SpinalHDL these kinds of things are explicit. Registers are defined as registers directly in their declaration.</p>
</div>
<div class="section" id="clock-domains">
<h1>Clock domains<a class="headerlink" href="#clock-domains" title="Permalink to this headline">¶</a></h1>
<p>In VHDL, every time you want to define a bunch of registers, you need the carry the clock and the reset wire to them. In addition, you have to hardcode everywhere how those clock and reset signals should be used (clock edge, reset polarity, reset nature (async, sync)).</p>
<p>In SpinalHDL you can define a ClockDomain, and then define the area of your hardware that uses it.</p>
<p>For example:</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">coreClockDomain</span> <span class="k">=</span> <span class="nc">ClockDomain</span><span class="o">(</span>
  <span class="n">clock</span> <span class="k">=</span> <span class="n">io</span><span class="o">.</span><span class="n">coreClk</span><span class="o">,</span>
  <span class="n">reset</span> <span class="k">=</span> <span class="n">io</span><span class="o">.</span><span class="n">coreReset</span><span class="o">,</span>
  <span class="n">config</span> <span class="k">=</span> <span class="nc">ClockDomainConfig</span><span class="o">(</span>
    <span class="n">clockEdge</span> <span class="k">=</span> <span class="nc">RISING</span><span class="o">,</span>
    <span class="n">resetKind</span> <span class="k">=</span> <span class="nc">ASYNC</span><span class="o">,</span>
    <span class="n">resetActiveLevel</span> <span class="k">=</span> <span class="nc">HIGH</span>
  <span class="o">)</span>
<span class="o">)</span>
<span class="k">val</span> <span class="n">coreArea</span> <span class="k">=</span> <span class="k">new</span> <span class="nc">ClockingArea</span><span class="o">(</span><span class="n">coreClockDomain</span><span class="o">)</span> <span class="o">{</span>
  <span class="k">val</span> <span class="n">myCoreClockedRegister</span> <span class="k">=</span> <span class="nc">Reg</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mi">4</span> <span class="n">bit</span><span class="o">))</span>
  <span class="c1">// ...</span>
  <span class="c1">// coreClockDomain will also be applied to all sub components instantiated in the Area</span>
  <span class="c1">// ...</span>
<span class="o">}</span>
</pre></div>
</div>
</div>
<div class="section" id="component-s-internal-organization">
<h1>Component’s internal organization<a class="headerlink" href="#component-s-internal-organization" title="Permalink to this headline">¶</a></h1>
<p>In VHDL, you have the <code class="docutils literal notranslate"><span class="pre">block</span></code> features that allow you to define sub areas of logic inside your component. But in fact, nobody uses them, because most people don’t know about them, and also because all signals defined inside them are not readable from the outside.</p>
<p>In SpinalHDL you have an <code class="docutils literal notranslate"><span class="pre">Area</span></code> feature that does it correctly:</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">timeout</span> <span class="k">=</span> <span class="k">new</span> <span class="nc">Area</span> <span class="o">{</span>
  <span class="k">val</span> <span class="n">counter</span> <span class="k">=</span> <span class="nc">Reg</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mi">8</span> <span class="n">bits</span><span class="o">))</span> <span class="n">init</span><span class="o">(</span><span class="mi">0</span><span class="o">)</span>
  <span class="k">val</span> <span class="n">overflow</span> <span class="k">=</span> <span class="nc">False</span>
  <span class="n">when</span><span class="o">(</span><span class="n">counter</span> <span class="o">=/=</span> <span class="mi">100</span><span class="o">){</span>
    <span class="n">counter</span> <span class="o">:=</span> <span class="n">counter</span> <span class="o">+</span> <span class="mi">1</span>
  <span class="o">}</span> <span class="n">otherwise</span> <span class="o">{</span>
    <span class="n">overflow</span> <span class="o">:=</span> <span class="nc">True</span>
  <span class="o">}</span>
<span class="o">}</span>

<span class="k">val</span> <span class="n">core</span> <span class="k">=</span> <span class="k">new</span> <span class="nc">Area</span> <span class="o">{</span>
  <span class="n">when</span><span class="o">(</span><span class="n">timeout</span><span class="o">.</span><span class="n">overflow</span><span class="o">){</span>
    <span class="n">timeout</span><span class="o">.</span><span class="n">counter</span> <span class="o">:=</span> <span class="mi">0</span>
  <span class="o">}</span>
<span class="o">}</span>
</pre></div>
</div>
</div>
<div class="section" id="safety">
<h1>Safety<a class="headerlink" href="#safety" title="Permalink to this headline">¶</a></h1>
<p>In VHDL as in SpinalHDL, it’s easy to write combinatorial loops, or to infer a latch by forgetting to drive a signal in paths of a process.</p>
<p>Then, to detect those issues, you can use some <code class="docutils literal notranslate"><span class="pre">lint</span></code> tools that will analyse your VHDL, but those tools aren’t free. In SpinalHDL the <code class="docutils literal notranslate"><span class="pre">lint</span></code> process in integrated inside the compiler, and it won’t generate the RTL code until everything is fine. It also checks clock domain crossing.</p>
</div>
<div class="section" id="functions-and-procedures">
<h1>Functions and procedures<a class="headerlink" href="#functions-and-procedures" title="Permalink to this headline">¶</a></h1>
<p>Function and procedures are not used very often in VHDL, probably because they are very limited:</p>
<ul class="simple">
<li>You can only define a chunk of combinatorial hardware, or only a chunk of registers (if you call the function/procedure inside a clocked process).</li>
<li>You can’t define a process inside them.</li>
<li>You can’t instantiate a component inside them.</li>
<li>The scope of what you can read/write inside them are limited.</li>
</ul>
<p>In spinalHDL, all those limitation are removed.</p>
<p>An example that mixes combinatorial logic and a register in a single function:</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">def</span> <span class="n">simpleAluPipeline</span><span class="o">(</span><span class="n">op</span><span class="k">:</span> <span class="kt">Bits</span><span class="o">,</span> <span class="n">a</span><span class="k">:</span> <span class="kt">UInt</span><span class="o">,</span> <span class="n">b</span><span class="k">:</span> <span class="kt">UInt</span><span class="o">)</span><span class="k">:</span> <span class="kt">UInt</span> <span class="o">=</span> <span class="o">{</span>
  <span class="k">val</span> <span class="n">result</span> <span class="k">=</span> <span class="nc">UInt</span><span class="o">(</span><span class="mi">8</span> <span class="n">bits</span><span class="o">)</span>

  <span class="n">switch</span><span class="o">(</span><span class="n">op</span><span class="o">){</span>
    <span class="n">is</span><span class="o">(</span><span class="mi">0</span><span class="o">){</span><span class="n">result</span> <span class="o">:=</span> <span class="n">a</span> <span class="o">+</span> <span class="n">b</span><span class="o">}</span>
    <span class="n">is</span><span class="o">(</span><span class="mi">1</span><span class="o">){</span><span class="n">result</span> <span class="o">:=</span> <span class="n">a</span> <span class="o">-</span> <span class="n">b</span><span class="o">}</span>
    <span class="n">is</span><span class="o">(</span><span class="mi">2</span><span class="o">){</span><span class="n">result</span> <span class="o">:=</span> <span class="n">a</span> <span class="o">*</span> <span class="n">b</span><span class="o">}</span>
  <span class="o">}</span>

  <span class="k">return</span> <span class="nc">RegNext</span><span class="o">(</span><span class="n">result</span><span class="o">)</span>
<span class="o">}</span>
</pre></div>
</div>
<p>An example with the queue function inside the Stream Bundle (handshake). This function instantiates a FIFO component:</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">class</span> <span class="nc">Stream</span><span class="o">[</span><span class="kt">T</span> <span class="k">&lt;:</span> <span class="kt">Data</span><span class="o">](</span><span class="n">dataType</span><span class="k">:</span>  <span class="kt">T</span><span class="o">)</span> <span class="k">extends</span> <span class="nc">Bundle</span> <span class="k">with</span> <span class="nc">IMasterSlave</span> <span class="k">with</span> <span class="nc">DataCarrier</span><span class="o">[</span><span class="kt">T</span><span class="o">]</span> <span class="o">{</span>
  <span class="k">val</span> <span class="n">valid</span> <span class="k">=</span> <span class="nc">Bool</span>
  <span class="k">val</span> <span class="n">ready</span> <span class="k">=</span> <span class="nc">Bool</span>
  <span class="k">val</span> <span class="n">payload</span> <span class="k">=</span> <span class="n">cloneOf</span><span class="o">(</span><span class="n">dataType</span><span class="o">)</span>

  <span class="k">def</span> <span class="n">queue</span><span class="o">(</span><span class="n">size</span><span class="k">:</span> <span class="kt">Int</span><span class="o">)</span><span class="k">:</span> <span class="kt">Stream</span><span class="o">[</span><span class="kt">T</span><span class="o">]</span> <span class="k">=</span> <span class="o">{</span>
    <span class="k">val</span> <span class="n">fifo</span> <span class="k">=</span> <span class="k">new</span> <span class="nc">StreamFifo</span><span class="o">(</span><span class="n">dataType</span><span class="o">,</span> <span class="n">size</span><span class="o">)</span>
    <span class="n">fifo</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">push</span> <span class="o">&lt;&gt;</span> <span class="k">this</span>
    <span class="n">fifo</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">pop</span>
  <span class="o">}</span>
<span class="o">}</span>
</pre></div>
</div>
<p>An example where a function assigns a signal defined outside itself:</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">counter</span> <span class="k">=</span> <span class="nc">Reg</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mi">8</span> <span class="n">bits</span><span class="o">))</span> <span class="n">init</span><span class="o">(</span><span class="mi">0</span><span class="o">)</span>
<span class="n">counter</span> <span class="o">:=</span> <span class="n">counter</span> <span class="o">+</span> <span class="mi">1</span>

<span class="k">def</span> <span class="n">clear</span><span class="o">()</span> <span class="k">:</span> <span class="kt">Unit</span> <span class="o">=</span> <span class="o">{</span>
  <span class="n">counter</span> <span class="o">:=</span> <span class="mi">0</span>
<span class="o">}</span>

<span class="n">when</span><span class="o">(</span><span class="n">counter</span> <span class="o">&gt;</span> <span class="mi">42</span><span class="o">){</span>
  <span class="n">clear</span><span class="o">()</span>
<span class="o">}</span>
</pre></div>
</div>
</div>
<div class="section" id="buses-and-interfaces">
<h1>Buses and Interfaces<a class="headerlink" href="#buses-and-interfaces" title="Permalink to this headline">¶</a></h1>
<p>VHDL is very boring when it comes to buses and interfaces. You have two options:</p>
<ol class="arabic simple">
<li>Define buses and interfaces wire by wire, each time and everywhere:</li>
</ol>
<div class="highlight-ada notranslate"><div class="highlight"><pre><span></span><span class="n">PADDR</span>   <span class="p">:</span> <span class="ow">in</span> <span class="n">unsigned</span><span class="p">(</span><span class="n">addressWidth</span><span class="o">-</span><span class="mi">1</span> <span class="n">downto</span> <span class="mi">0</span><span class="p">);</span>
<span class="n">PSEL</span>    <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic</span>
<span class="n">PENABLE</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic</span><span class="p">;</span>
<span class="n">PREADY</span>  <span class="p">:</span> <span class="kr">out</span> <span class="n">std_logic</span><span class="p">;</span>
<span class="n">PWRITE</span>  <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic</span><span class="p">;</span>
<span class="n">PWDATA</span>  <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic_vector</span><span class="p">(</span><span class="n">dataWidth</span><span class="o">-</span><span class="mi">1</span> <span class="n">downto</span> <span class="mi">0</span><span class="p">);</span>
<span class="n">PRDATA</span>  <span class="p">:</span> <span class="kr">out</span> <span class="n">std_logic_vector</span><span class="p">(</span><span class="n">dataWidth</span><span class="o">-</span><span class="mi">1</span> <span class="n">downto</span> <span class="mi">0</span><span class="p">);</span>
</pre></div>
</div>
<ol class="arabic simple" start="2">
<li>Use records but lose parameterization (statically fixed in package), and you have to define one for each directions:</li>
</ol>
<div class="highlight-ada notranslate"><div class="highlight"><pre><span></span><span class="n">P_m</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">APB_M</span><span class="p">;</span>
<span class="n">P_s</span> <span class="p">:</span> <span class="kr">out</span> <span class="n">APB_S</span><span class="p">;</span>
</pre></div>
</div>
<p>SpinalHDL has very strong support for bus and interface declarations with limitless parameterizations:</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">P</span> <span class="k">=</span> <span class="n">slave</span><span class="o">(</span><span class="nc">Apb3</span><span class="o">(</span><span class="n">addressWidth</span><span class="o">,</span> <span class="n">dataWidth</span><span class="o">))</span>
</pre></div>
</div>
<p>You can also use object oriented programming to define configuration objects:</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">coreConfig</span> <span class="k">=</span> <span class="nc">CoreConfig</span><span class="o">(</span>
  <span class="n">pcWidth</span> <span class="k">=</span> <span class="mi">32</span><span class="o">,</span>
  <span class="n">addrWidth</span> <span class="k">=</span> <span class="mi">32</span><span class="o">,</span>
  <span class="n">startAddress</span> <span class="k">=</span> <span class="mh">0x00000000</span><span class="o">,</span>
  <span class="n">regFileReadyKind</span> <span class="k">=</span> <span class="n">sync</span><span class="o">,</span>
  <span class="n">branchPrediction</span> <span class="k">=</span> <span class="n">dynamic</span><span class="o">,</span>
  <span class="n">bypassExecute0</span> <span class="k">=</span> <span class="kc">true</span><span class="o">,</span>
  <span class="n">bypassExecute1</span> <span class="k">=</span> <span class="kc">true</span><span class="o">,</span>
  <span class="n">bypassWriteBack</span> <span class="k">=</span> <span class="kc">true</span><span class="o">,</span>
  <span class="n">bypassWriteBackBuffer</span> <span class="k">=</span> <span class="kc">true</span><span class="o">,</span>
  <span class="n">collapseBubble</span> <span class="k">=</span> <span class="kc">false</span><span class="o">,</span>
  <span class="n">fastFetchCmdPcCalculation</span> <span class="k">=</span> <span class="kc">true</span><span class="o">,</span>
  <span class="n">dynamicBranchPredictorCacheSizeLog2</span> <span class="k">=</span> <span class="mi">7</span>
<span class="o">)</span>

<span class="c1">//The CPU has a system of plugins which allows adding new features into the core.</span>
<span class="c1">//Those extensions are not directly implemented into the core, but are kind of an additive logic patch defined in a separated area.</span>
<span class="n">coreConfig</span><span class="o">.</span><span class="n">add</span><span class="o">(</span><span class="k">new</span> <span class="nc">MulExtension</span><span class="o">)</span>
<span class="n">coreConfig</span><span class="o">.</span><span class="n">add</span><span class="o">(</span><span class="k">new</span> <span class="nc">DivExtension</span><span class="o">)</span>
<span class="n">coreConfig</span><span class="o">.</span><span class="n">add</span><span class="o">(</span><span class="k">new</span> <span class="nc">BarrelShifterFullExtension</span><span class="o">)</span>

<span class="k">val</span> <span class="n">iCacheConfig</span> <span class="k">=</span> <span class="nc">InstructionCacheConfig</span><span class="o">(</span>
  <span class="n">cacheSize</span> <span class="k">=</span><span class="mi">4096</span><span class="o">,</span>
  <span class="n">bytePerLine</span> <span class="k">=</span><span class="mi">32</span><span class="o">,</span>
  <span class="n">wayCount</span> <span class="k">=</span> <span class="mi">1</span><span class="o">,</span>  <span class="c1">//Can only be one for the moment</span>
  <span class="n">wrappedMemAccess</span> <span class="k">=</span> <span class="kc">true</span><span class="o">,</span>
  <span class="n">addressWidth</span> <span class="k">=</span> <span class="mi">32</span><span class="o">,</span>
  <span class="n">cpuDataWidth</span> <span class="k">=</span> <span class="mi">32</span><span class="o">,</span>
  <span class="n">memDataWidth</span> <span class="k">=</span> <span class="mi">32</span>
<span class="o">)</span>

<span class="k">new</span> <span class="nc">RiscvCoreAxi4</span><span class="o">(</span>
  <span class="n">coreConfig</span> <span class="k">=</span> <span class="n">coreConfig</span><span class="o">,</span>
  <span class="n">iCacheConfig</span> <span class="k">=</span> <span class="n">iCacheConfig</span><span class="o">,</span>
  <span class="n">dCacheConfig</span> <span class="k">=</span> <span class="kc">null</span><span class="o">,</span>
  <span class="n">debug</span> <span class="k">=</span> <span class="n">debug</span><span class="o">,</span>
  <span class="n">interruptCount</span> <span class="k">=</span> <span class="n">interruptCount</span>
<span class="o">)</span>
</pre></div>
</div>
</div>
<div class="section" id="signal-declaration">
<h1>Signal declaration<a class="headerlink" href="#signal-declaration" title="Permalink to this headline">¶</a></h1>
<p>VHDL forces you to define all signals on the top of your architecture, which is annoying.</p>
<div class="highlight-VHDL notranslate"><div class="highlight"><pre><span></span>  <span class="p">..</span>
  <span class="p">..</span> <span class="p">(</span><span class="n">many</span> <span class="k">signal</span> <span class="n">declarations</span><span class="p">)</span>
  <span class="p">..</span>
  <span class="k">signal</span> <span class="n">a</span> <span class="o">:</span> <span class="kt">std_logic</span><span class="p">;</span>
  <span class="p">..</span>
  <span class="p">..</span> <span class="p">(</span><span class="n">many</span> <span class="k">signal</span> <span class="n">declarations</span><span class="p">)</span>
  <span class="p">..</span>
<span class="k">begin</span>
  <span class="p">..</span>
  <span class="p">..</span> <span class="p">(</span><span class="n">many</span> <span class="n">logic</span> <span class="n">definitions</span><span class="p">)</span>
  <span class="p">..</span>
  <span class="n">a</span> <span class="o">&lt;=</span> <span class="n">x</span> <span class="o">&amp;</span> <span class="n">y</span>
  <span class="p">..</span>
  <span class="p">..</span> <span class="p">(</span><span class="n">many</span> <span class="n">logic</span> <span class="n">definitions</span><span class="p">)</span>
  <span class="p">..</span>
</pre></div>
</div>
<p>SpinalHDL is flexible when it comes to signal declarations.</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">a</span> <span class="k">=</span> <span class="nc">Bool</span>
<span class="n">a</span> <span class="o">:=</span> <span class="n">x</span> <span class="o">&amp;</span> <span class="n">y</span>
</pre></div>
</div>
<p>It also allows you to define and assign signals in a single line.</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">a</span> <span class="k">=</span> <span class="n">x</span> <span class="o">&amp;</span> <span class="n">y</span>
</pre></div>
</div>
</div>
<div class="section" id="component-instantiation">
<h1>Component instantiation<a class="headerlink" href="#component-instantiation" title="Permalink to this headline">¶</a></h1>
<p>VHDL is very verbose about this as you have to redefine all signals of your sub component entity, and then bind them one by one when you instantiate your component.</p>
<div class="highlight-VHDL notranslate"><div class="highlight"><pre><span></span><span class="n">divider_cmd_valid</span> <span class="o">:</span> <span class="k">in</span> <span class="kt">std_logic</span><span class="p">;</span>
<span class="n">divider_cmd_ready</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic</span><span class="p">;</span>
<span class="n">divider_cmd_numerator</span> <span class="o">:</span> <span class="k">in</span> <span class="kt">unsigned</span><span class="p">(</span><span class="mi">31</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
<span class="n">divider_cmd_denominator</span> <span class="o">:</span> <span class="k">in</span> <span class="kt">unsigned</span><span class="p">(</span><span class="mi">31</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
<span class="n">divider_rsp_valid</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic</span><span class="p">;</span>
<span class="n">divider_rsp_ready</span> <span class="o">:</span> <span class="k">in</span> <span class="kt">std_logic</span><span class="p">;</span>
<span class="n">divider_rsp_quotient</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">unsigned</span><span class="p">(</span><span class="mi">31</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
<span class="n">divider_rsp_remainder</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">unsigned</span><span class="p">(</span><span class="mi">31</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>

<span class="n">divider</span> <span class="o">:</span> <span class="k">entity</span> <span class="nc">work</span><span class="p">.</span><span class="n">UnsignedDivider</span>
  <span class="k">port</span> <span class="k">map</span> <span class="p">(</span>
    <span class="n">clk</span>             <span class="o">=&gt;</span> <span class="n">clk</span><span class="p">,</span>
    <span class="n">reset</span>           <span class="o">=&gt;</span> <span class="n">reset</span><span class="p">,</span>
    <span class="n">cmd_valid</span>       <span class="o">=&gt;</span> <span class="n">divider_cmd_valid</span><span class="p">,</span>
    <span class="n">cmd_ready</span>       <span class="o">=&gt;</span> <span class="n">divider_cmd_ready</span><span class="p">,</span>
    <span class="n">cmd_numerator</span>   <span class="o">=&gt;</span> <span class="n">divider_cmd_numerator</span><span class="p">,</span>
    <span class="n">cmd_denominator</span> <span class="o">=&gt;</span> <span class="n">divider_cmd_denominator</span><span class="p">,</span>
    <span class="n">rsp_valid</span>       <span class="o">=&gt;</span> <span class="n">divider_rsp_valid</span><span class="p">,</span>
    <span class="n">rsp_ready</span>       <span class="o">=&gt;</span> <span class="n">divider_rsp_ready</span><span class="p">,</span>
    <span class="n">rsp_quotient</span>    <span class="o">=&gt;</span> <span class="n">divider_rsp_quotient</span><span class="p">,</span>
    <span class="n">rsp_remainder</span>   <span class="o">=&gt;</span> <span class="n">divider_rsp_remainder</span>
  <span class="p">);</span>
</pre></div>
</div>
<p>SpinalHDL removes that, and allows you to access the IO of sub components in an object oriented way.</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">divider</span> <span class="k">=</span> <span class="k">new</span> <span class="nc">UnsignedDivider</span><span class="o">()</span>

<span class="c1">//And then if you want to access IO signals of that divider:</span>
<span class="n">divider</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">cmd</span><span class="o">.</span><span class="n">valid</span> <span class="o">:=</span> <span class="nc">True</span>
<span class="n">divider</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">cmd</span><span class="o">.</span><span class="n">numerator</span> <span class="o">:=</span> <span class="mi">42</span>
</pre></div>
</div>
</div>
<div class="section" id="casting">
<h1>Casting<a class="headerlink" href="#casting" title="Permalink to this headline">¶</a></h1>
<p>There are two annoying casting methods in VHDL:</p>
<ul class="simple">
<li>boolean &lt;&gt; std_logic (ex: To assign a signal using a condition such as <code class="docutils literal notranslate"><span class="pre">mySignal</span> <span class="pre">&lt;=</span> <span class="pre">myValue</span> <span class="pre">&lt;</span> <span class="pre">10</span></code> is not legal)</li>
<li>unsigned &lt;&gt; integer  (ex: To access an array)</li>
</ul>
<p>SpinalHDL removes these casts by unifying things.</p>
<p>boolean/std_logic:</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">value</span> <span class="k">=</span> <span class="nc">UInt</span><span class="o">(</span><span class="mi">8</span> <span class="n">bits</span><span class="o">)</span>
<span class="k">val</span> <span class="n">valueBiggerThanTwo</span> <span class="k">=</span> <span class="nc">Bool</span>
<span class="n">valueBiggerThanTwo</span> <span class="o">:=</span> <span class="n">value</span> <span class="o">&gt;</span> <span class="mi">2</span>  <span class="c1">//value &gt; 2 return a Bool</span>
</pre></div>
</div>
<p>unsigned/integer:</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">array</span> <span class="k">=</span> <span class="nc">Vec</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mi">4</span> <span class="n">bits</span><span class="o">),</span><span class="mi">8</span><span class="o">)</span>
<span class="k">val</span> <span class="n">sel</span> <span class="k">=</span> <span class="nc">UInt</span><span class="o">(</span><span class="mi">3</span> <span class="n">bits</span><span class="o">)</span>
<span class="k">val</span> <span class="n">arraySel</span> <span class="k">=</span> <span class="n">array</span><span class="o">(</span><span class="n">sel</span><span class="o">)</span> <span class="c1">//Arrays are indexed directly by using UInt</span>
</pre></div>
</div>
</div>
<div class="section" id="resizing">
<h1>Resizing<a class="headerlink" href="#resizing" title="Permalink to this headline">¶</a></h1>
<p>The fact that VHDL is strict about bit size is probably a good thing.</p>
<div class="highlight-ada notranslate"><div class="highlight"><pre><span></span><span class="n">my8BitsSignal</span> <span class="o">&lt;=</span> <span class="n">resize</span><span class="p">(</span><span class="n">my4BitsSignal</span><span class="p">,</span><span class="mi">8</span><span class="p">);</span>
</pre></div>
</div>
<p>In SpinalHDL you have two ways to do the same:</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="c1">//The traditional way</span>
<span class="n">my8BitsSignal</span> <span class="o">:=</span> <span class="n">my4BitsSignal</span><span class="o">.</span><span class="n">resize</span><span class="o">(</span><span class="mi">8</span><span class="o">)</span>

<span class="c1">//The smart way</span>
<span class="n">my8BitsSignal</span> <span class="o">:=</span> <span class="n">my4BitsSignal</span><span class="o">.</span><span class="n">resized</span>
</pre></div>
</div>
</div>
<div class="section" id="parameterization">
<h1>Parameterization<a class="headerlink" href="#parameterization" title="Permalink to this headline">¶</a></h1>
<p>VHDL prior to the 2008 revision has many issues with generics. For example, you can’t parameterize records, you can’t parameterize arrays in the entity, and you can’t have types parameters. <span class="raw-html-m2r"><br></span>
Then VHDL 2008 came and fixed those issues. But RTL tool support for VHDL 2008 is really weak depending the vendor.</p>
<p>SpinalHDL has full support of generics integrated natively in its compiler, and it doesn’t rely on the VHDL one.</p>
<p>Here is an example of parameterized data structures:</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">colorStream</span> <span class="k">=</span> <span class="nc">Stream</span><span class="o">(</span><span class="nc">Color</span><span class="o">(</span><span class="mi">5</span><span class="o">,</span> <span class="mi">6</span><span class="o">,</span> <span class="mi">5</span><span class="o">)))</span>
<span class="k">val</span> <span class="n">colorFifo</span>   <span class="k">=</span> <span class="nc">StreamFifo</span><span class="o">(</span><span class="nc">Color</span><span class="o">(</span><span class="mi">5</span><span class="o">,</span> <span class="mi">6</span><span class="o">,</span> <span class="mi">5</span><span class="o">),</span><span class="n">depth</span> <span class="k">=</span> <span class="mi">128</span><span class="o">)</span>
<span class="n">colorFifo</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">push</span> <span class="o">&lt;&gt;</span> <span class="n">colorStream</span>
</pre></div>
</div>
<p>Here is an example of a parameterized component:</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">class</span> <span class="nc">Arbiter</span><span class="o">[</span><span class="kt">T</span> <span class="k">&lt;:</span> <span class="kt">Data</span><span class="o">](</span><span class="n">payloadType</span><span class="k">:</span> <span class="kt">T</span><span class="o">,</span> <span class="n">portCount</span><span class="k">:</span> <span class="kt">Int</span><span class="o">)</span> <span class="k">extends</span> <span class="nc">Component</span> <span class="o">{</span>
  <span class="k">val</span> <span class="n">io</span> <span class="k">=</span> <span class="k">new</span> <span class="nc">Bundle</span> <span class="o">{</span>
    <span class="k">val</span> <span class="n">sources</span> <span class="k">=</span> <span class="nc">Vec</span><span class="o">(</span><span class="n">slave</span><span class="o">(</span><span class="nc">Stream</span><span class="o">(</span><span class="n">payloadType</span><span class="o">)),</span> <span class="n">portCount</span><span class="o">)</span>
    <span class="k">val</span> <span class="n">sink</span> <span class="k">=</span> <span class="n">master</span><span class="o">(</span><span class="nc">Stream</span><span class="o">(</span><span class="n">payloadType</span><span class="o">))</span>
  <span class="o">}</span>
  <span class="c1">//...</span>
<span class="o">}</span>
</pre></div>
</div>
</div>
<div class="section" id="meta-hardware-description">
<h1>Meta hardware description<a class="headerlink" href="#meta-hardware-description" title="Permalink to this headline">¶</a></h1>
<p>VHDL has kind of a closed syntax. You can’t add abstraction layers on top of it.</p>
<p>SpinalHDL, because it’s built on top of Scala, is very flexible, and allows you to define new abstraction layers very easily.</p>
<p>Some examples of that are the <a class="reference external" href="/SpinalDoc/spinal/lib/fsm/">FSM</a> tool, the <a class="reference external" href="/SpinalDoc/spinal/lib/bus_slave_factory/">BusSlaveFactory</a> tool, and also the <a class="reference external" href="/SpinalDoc/spinal/examples/jtag/">JTAG</a> tool.</p>
</div>


           </div>
           
          </div>
          <footer>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2018, penis

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    
    
      <script type="text/javascript" id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
        <script type="text/javascript" src="../_static/jquery.js"></script>
        <script type="text/javascript" src="../_static/underscore.js"></script>
        <script type="text/javascript" src="../_static/doctools.js"></script>
        <script async="async" type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
    

  

  <script type="text/javascript" src="../_static/js/theme.js"></script>

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>