date thu 21 nov 1996 222118 gmt  server ncsa142  contenttype texthtml          cse471  computer design and organization     cse471  computer design and organization      general information     meets mwf 10301120 loew 102    instructor larry snyder    office hours mw 430530 or by appointment   email address snydercs    office sieg 426b  5439265    assistant  judy watson jwatsoncs sieg 426e 5430374      ta  robert chen   office hours sieg 326a 430530 tuesdaysthursdays   email address  chensgcs            catalog description    cpu instruction addressing models cpu structure and functions  computer arithmetic and logic unit register transfer level design  hardware and microprogram control memory hierarchy design and  organization io and system components interconnection laboratory  project involves design and simulation of an instruction set  processor     prerequisite cse 370 and cse 378            class notes    monday       30 sep 96 postscript reading 1114     wednesday 2 oct 96 postscript reading 1516     friday        4 oct 96 postscript reading 17110    monday       7 oct 96 postscript    review sheet and    answer sheet      wednesday 9 oct 96 postscript      friday 11 oct 96 postscript      monday 14 oct 96 postscript   homework 1   alu in html reading skim appendix a     wednesday 16 oct 96 postscript      friday 18 oct 96 color postscript reading 3132      monday 21 oct 96 postscript reading 3334      wednesday 23 oct 96 postscript   homework 2 reading 4142     friday 25 oct 96 postscript reading 4312      monday 28 oct 96 postscript    homework 3 reading skim hampp chap 6     wednesday 30 oct 96 postscript     friday 1 nov 96 postscript     monday 4 nov 96 revised    review      wednesday 6 nov 96 postscript     review answers    friday 8 nov 96 midterm  fast answers    holiday monday 11 nov 96      wednesday 13 nov 96 postscript   homework 4 reading 46    friday 15 nov 96 postscript    monday 18 nov 96 postscript    wednesday 20 nov 96 postscript    homework 567    friday 22 nov 96 postscript    monday 25 nov 96 postscript    wednesday 27 nov 96 postscript    holiday friday 29 nov 96 postscript    monday 2 dec 96 postscript    wednesday 4 dec 96 postscript    friday 6 dec 96 postscript    monday 9 dec 96 postscript    wednesday 11 dec 96 postscript                 lab materials   the following files are available for the verilog pipeline design    verilog simulation of mips pipeline  pipelinev    additional modules for pipeline design  commonv        sample program source form tests    sample program program segment in binary progbin    sample program data segment in binary databin        simple assembler for mips assembly language asmbin    man page for the assembler man      previous quarters       fall 95      fall 94             verilog references    this is a free postscript   verilog reference card         ta    tacswashingtonedu    
