

================================================================
== Vivado HLS Report for 'cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s'
================================================================
* Date:           Wed Jul 27 22:58:13 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.234 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|     384|    768|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       1|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     385|    768|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------------+--------------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+
    |            Memory            |                            Module                            | BRAM_18K| FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------+--------------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+
    |layer_in_row_Array_V_3_0_0_U  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_layebkb  |        0|  64|  128|    0|   130|   32|     1|         4160|
    |layer_in_row_Array_V_3_1_0_U  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_layebkb  |        0|  64|  128|    0|   130|   32|     1|         4160|
    |layer_in_row_Array_V_3_0_1_U  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_layebkb  |        0|  64|  128|    0|   130|   32|     1|         4160|
    |layer_in_row_Array_V_3_1_1_U  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_layebkb  |        0|  64|  128|    0|   130|   32|     1|         4160|
    |layer_in_row_Array_V_3_0_2_U  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_layebkb  |        0|  64|  128|    0|   130|   32|     1|         4160|
    |layer_in_row_Array_V_3_1_2_U  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_layebkb  |        0|  64|  128|    0|   130|   32|     1|         4160|
    +------------------------------+--------------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+
    |Total                         |                                                              |        0| 384|  768|    0|   780|  192|     6|        24960|
    +------------------------------+--------------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+---------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|ap_start       |  in |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|ap_done        | out |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|ap_idle        | out |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|ap_ready       | out |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|ap_return      | out |  864| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|data_V_read    |  in |   96|   ap_none  |                      data_V_read                     |    scalar    |
|output_V_read  |  in |  864|   ap_none  |                     output_V_read                    |    scalar    |
+---------------+-----+-----+------------+------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%output_V_read76 = call i864 @_ssdm_op_Read.ap_auto.i864(i864 %output_V_read)" [firmware/nnet_utils/nnet_conv2d_stream.h:141]   --->   Operation 2 'read' 'output_V_read76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_V_read75 = call i96 @_ssdm_op_Read.ap_auto.i96(i96 %data_V_read)" [firmware/nnet_utils/nnet_conv2d_stream.h:141]   --->   Operation 3 'read' 'data_V_read75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str35) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:145]   --->   Operation 4 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i96 %data_V_read75 to i32" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 5 'trunc' 'trunc_ln203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.61ns)   --->   "%DataOut_V_90 = call i32 @"_ssdm_op_MemShiftRead.[130 x i32]P"(i32* getelementptr inbounds ([130 x i32]* @layer_in_row_Array_V_3_0_0, i64 0, i64 129), i32 %trunc_ln203, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 6 'memshiftread' 'DataOut_V_90' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 130> <ShiftMem>
ST_1 : Operation 7 [1/1] (1.61ns)   --->   "%DataOut_V = call i32 @"_ssdm_op_MemShiftRead.[130 x i32]P"(i32* getelementptr inbounds ([130 x i32]* @layer_in_row_Array_V_3_1_0, i64 0, i64 129), i32 %DataOut_V_90, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 7 'memshiftread' 'DataOut_V' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 130> <ShiftMem>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%DataIn_V_assign_s = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %data_V_read75, i32 32, i32 63)" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 8 'partselect' 'DataIn_V_assign_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.61ns)   --->   "%DataOut_V_91 = call i32 @"_ssdm_op_MemShiftRead.[130 x i32]P"(i32* getelementptr inbounds ([130 x i32]* @layer_in_row_Array_V_3_0_1, i64 0, i64 129), i32 %DataIn_V_assign_s, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 9 'memshiftread' 'DataOut_V_91' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 130> <ShiftMem>
ST_1 : Operation 10 [1/1] (1.61ns)   --->   "%DataOut_V_92 = call i32 @"_ssdm_op_MemShiftRead.[130 x i32]P"(i32* getelementptr inbounds ([130 x i32]* @layer_in_row_Array_V_3_1_1, i64 0, i64 129), i32 %DataOut_V_91, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 10 'memshiftread' 'DataOut_V_92' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 130> <ShiftMem>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%DataIn_V_assign_25 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %data_V_read75, i32 64, i32 95)" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 11 'partselect' 'DataIn_V_assign_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%DataOut_V_93 = call i32 @"_ssdm_op_MemShiftRead.[130 x i32]P"(i32* getelementptr inbounds ([130 x i32]* @layer_in_row_Array_V_3_0_2, i64 0, i64 129), i32 %DataIn_V_assign_25, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 12 'memshiftread' 'DataOut_V_93' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 130> <ShiftMem>
ST_1 : Operation 13 [1/1] (1.61ns)   --->   "%DataOut_V94 = call i32 @"_ssdm_op_MemShiftRead.[130 x i32]P"(i32* getelementptr inbounds ([130 x i32]* @layer_in_row_Array_V_3_1_2, i64 0, i64 129), i32 %DataOut_V_93, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 13 'memshiftread' 'DataOut_V94' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 130> <ShiftMem>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = call i192 @_ssdm_op_PartSelect.i192.i864.i32.i32(i864 %output_V_read76, i32 672, i32 863)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 14 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_s = call i192 @_ssdm_op_PartSelect.i192.i864.i32.i32(i864 %output_V_read76, i32 384, i32 575)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 15 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_4 = call i192 @_ssdm_op_PartSelect.i192.i864.i32.i32(i864 %output_V_read76, i32 96, i32 287)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 16 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%output_V_write_assign = call i864 @_ssdm_op_BitConcatenate.i864.i96.i192.i32.i32.i32.i192.i32.i32.i32.i192(i96 %data_V_read75, i192 %tmp, i32 %DataOut_V_93, i32 %DataOut_V_91, i32 %DataOut_V_90, i192 %tmp_s, i32 %DataOut_V94, i32 %DataOut_V_92, i32 %DataOut_V, i192 %tmp_4)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 17 'bitconcatenate' 'output_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "ret i864 %output_V_write_assign" [firmware/nnet_utils/nnet_conv2d_stream.h:162]   --->   Operation 18 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_in_row_Array_V_3_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_0_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_1_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_V_read76       (read          ) [ 00]
data_V_read75         (read          ) [ 00]
specpipeline_ln145    (specpipeline  ) [ 00]
trunc_ln203           (trunc         ) [ 00]
DataOut_V_90          (memshiftread  ) [ 00]
DataOut_V             (memshiftread  ) [ 00]
DataIn_V_assign_s     (partselect    ) [ 00]
DataOut_V_91          (memshiftread  ) [ 00]
DataOut_V_92          (memshiftread  ) [ 00]
DataIn_V_assign_25    (partselect    ) [ 00]
DataOut_V_93          (memshiftread  ) [ 00]
DataOut_V94           (memshiftread  ) [ 00]
tmp                   (partselect    ) [ 00]
tmp_s                 (partselect    ) [ 00]
tmp_4                 (partselect    ) [ 00]
output_V_write_assign (bitconcatenate) [ 00]
ret_ln162             (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_in_row_Array_V_3_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_in_row_Array_V_3_1_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer_in_row_Array_V_3_0_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer_in_row_Array_V_3_1_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer_in_row_Array_V_3_0_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer_in_row_Array_V_3_1_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i864"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i96"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[130 x i32]P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i192.i864.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i864.i96.i192.i32.i32.i32.i192.i32.i32.i32.i192"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="output_V_read76_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="864" slack="0"/>
<pin id="74" dir="0" index="1" bw="864" slack="0"/>
<pin id="75" dir="1" index="2" bw="864" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_V_read76/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="data_V_read75_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="96" slack="0"/>
<pin id="80" dir="0" index="1" bw="96" slack="0"/>
<pin id="81" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read75/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="trunc_ln203_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="96" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="DataOut_V_90_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="0" index="3" bw="1" slack="0"/>
<pin id="93" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_90/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="DataOut_V_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="0" index="3" bw="1" slack="0"/>
<pin id="103" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="DataIn_V_assign_s_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="96" slack="0"/>
<pin id="111" dir="0" index="2" bw="7" slack="0"/>
<pin id="112" dir="0" index="3" bw="7" slack="0"/>
<pin id="113" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="DataIn_V_assign_s/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="DataOut_V_91_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="0" index="3" bw="1" slack="0"/>
<pin id="123" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_91/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="DataOut_V_92_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="0" index="3" bw="1" slack="0"/>
<pin id="133" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_92/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="DataIn_V_assign_25_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="96" slack="0"/>
<pin id="141" dir="0" index="2" bw="8" slack="0"/>
<pin id="142" dir="0" index="3" bw="8" slack="0"/>
<pin id="143" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="DataIn_V_assign_25/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="DataOut_V_93_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="0" index="3" bw="1" slack="0"/>
<pin id="153" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_93/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="DataOut_V94_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="32" slack="0"/>
<pin id="162" dir="0" index="3" bw="1" slack="0"/>
<pin id="163" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V94/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="192" slack="0"/>
<pin id="170" dir="0" index="1" bw="864" slack="0"/>
<pin id="171" dir="0" index="2" bw="11" slack="0"/>
<pin id="172" dir="0" index="3" bw="11" slack="0"/>
<pin id="173" dir="1" index="4" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_s_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="192" slack="0"/>
<pin id="180" dir="0" index="1" bw="864" slack="0"/>
<pin id="181" dir="0" index="2" bw="10" slack="0"/>
<pin id="182" dir="0" index="3" bw="11" slack="0"/>
<pin id="183" dir="1" index="4" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_4_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="192" slack="0"/>
<pin id="190" dir="0" index="1" bw="864" slack="0"/>
<pin id="191" dir="0" index="2" bw="8" slack="0"/>
<pin id="192" dir="0" index="3" bw="10" slack="0"/>
<pin id="193" dir="1" index="4" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="output_V_write_assign_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="864" slack="0"/>
<pin id="200" dir="0" index="1" bw="96" slack="0"/>
<pin id="201" dir="0" index="2" bw="192" slack="0"/>
<pin id="202" dir="0" index="3" bw="32" slack="0"/>
<pin id="203" dir="0" index="4" bw="32" slack="0"/>
<pin id="204" dir="0" index="5" bw="32" slack="0"/>
<pin id="205" dir="0" index="6" bw="192" slack="0"/>
<pin id="206" dir="0" index="7" bw="32" slack="0"/>
<pin id="207" dir="0" index="8" bw="32" slack="0"/>
<pin id="208" dir="0" index="9" bw="32" slack="0"/>
<pin id="209" dir="0" index="10" bw="192" slack="0"/>
<pin id="210" dir="1" index="11" bw="864" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="output_V_write_assign/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="87"><net_src comp="78" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="32" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="96"><net_src comp="84" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="36" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="106"><net_src comp="88" pin="4"/><net_sink comp="98" pin=2"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="114"><net_src comp="38" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="78" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="117"><net_src comp="42" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="44" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="126"><net_src comp="108" pin="4"/><net_sink comp="118" pin=2"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="46" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="136"><net_src comp="118" pin="4"/><net_sink comp="128" pin=2"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="78" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="146"><net_src comp="48" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="147"><net_src comp="50" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="52" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="138" pin="4"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="54" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="148" pin="4"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="34" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="174"><net_src comp="56" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="72" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="58" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="60" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="184"><net_src comp="56" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="72" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="186"><net_src comp="62" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="187"><net_src comp="64" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="194"><net_src comp="56" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="72" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="66" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="197"><net_src comp="68" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="211"><net_src comp="70" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="212"><net_src comp="78" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="213"><net_src comp="168" pin="4"/><net_sink comp="198" pin=2"/></net>

<net id="214"><net_src comp="148" pin="4"/><net_sink comp="198" pin=3"/></net>

<net id="215"><net_src comp="118" pin="4"/><net_sink comp="198" pin=4"/></net>

<net id="216"><net_src comp="88" pin="4"/><net_sink comp="198" pin=5"/></net>

<net id="217"><net_src comp="178" pin="4"/><net_sink comp="198" pin=6"/></net>

<net id="218"><net_src comp="158" pin="4"/><net_sink comp="198" pin=7"/></net>

<net id="219"><net_src comp="128" pin="4"/><net_sink comp="198" pin=8"/></net>

<net id="220"><net_src comp="98" pin="4"/><net_sink comp="198" pin=9"/></net>

<net id="221"><net_src comp="188" pin="4"/><net_sink comp="198" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer_in_row_Array_V_3_0_0 | {}
	Port: layer_in_row_Array_V_3_1_0 | {}
	Port: layer_in_row_Array_V_3_0_1 | {}
	Port: layer_in_row_Array_V_3_1_1 | {}
	Port: layer_in_row_Array_V_3_0_2 | {}
	Port: layer_in_row_Array_V_3_1_2 | {}
 - Input state : 
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config2> : data_V_read | {1 }
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config2> : output_V_read | {1 }
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config2> : layer_in_row_Array_V_3_0_0 | {}
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config2> : layer_in_row_Array_V_3_1_0 | {}
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config2> : layer_in_row_Array_V_3_0_1 | {}
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config2> : layer_in_row_Array_V_3_1_1 | {}
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config2> : layer_in_row_Array_V_3_0_2 | {}
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config2> : layer_in_row_Array_V_3_1_2 | {}
  - Chain level:
	State 1
		DataOut_V_90 : 1
		DataOut_V : 2
		DataOut_V_91 : 1
		DataOut_V_92 : 2
		DataOut_V_93 : 1
		DataOut_V94 : 2
		output_V_write_assign : 3
		ret_ln162 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|
| Operation|        Functional Unit       |
|----------|------------------------------|
|   read   |  output_V_read76_read_fu_72  |
|          |   data_V_read75_read_fu_78   |
|----------|------------------------------|
|   trunc  |       trunc_ln203_fu_84      |
|----------|------------------------------|
|          |      DataOut_V_90_fu_88      |
|          |        DataOut_V_fu_98       |
|memshiftread|      DataOut_V_91_fu_118     |
|          |      DataOut_V_92_fu_128     |
|          |      DataOut_V_93_fu_148     |
|          |      DataOut_V94_fu_158      |
|----------|------------------------------|
|          |   DataIn_V_assign_s_fu_108   |
|          |   DataIn_V_assign_25_fu_138  |
|partselect|          tmp_fu_168          |
|          |         tmp_s_fu_178         |
|          |         tmp_4_fu_188         |
|----------|------------------------------|
|bitconcatenate| output_V_write_assign_fu_198 |
|----------|------------------------------|
|   Total  |                              |
|----------|------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
