read -sv run_verilog_mid/adder_32b_9_83_c45d77ca97f87772cf27303280efd003.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_83_c45d77ca97f87772cf27303280efd003_yosys.v
