#
if
!
defined
(
SIMDE_ARM_NEON_ABDL_H
)
#
define
SIMDE_ARM_NEON_ABDL_H
#
include
"
abs
.
h
"
#
include
"
subl
.
h
"
#
include
"
movl
.
h
"
#
include
"
reinterpret
.
h
"
HEDLEY_DIAGNOSTIC_PUSH
SIMDE_DISABLE_UNWANTED_DIAGNOSTICS
SIMDE_BEGIN_DECLS_
SIMDE_FUNCTION_ATTRIBUTES
simde_int16x8_t
simde_vabdl_s8
(
simde_int8x8_t
a
simde_int8x8_t
b
)
{
#
if
defined
(
SIMDE_ARM_NEON_A32V7_NATIVE
)
return
vabdl_s8
(
a
b
)
;
#
else
return
simde_vabsq_s16
(
simde_vsubl_s8
(
a
b
)
)
;
#
endif
}
#
if
defined
(
SIMDE_ARM_NEON_A32V7_ENABLE_NATIVE_ALIASES
)
#
undef
vabdl_s8
#
define
vabdl_s8
(
a
b
)
simde_vabdl_s8
(
(
a
)
(
b
)
)
#
endif
SIMDE_FUNCTION_ATTRIBUTES
simde_int32x4_t
simde_vabdl_s16
(
simde_int16x4_t
a
simde_int16x4_t
b
)
{
#
if
defined
(
SIMDE_ARM_NEON_A32V7_NATIVE
)
return
vabdl_s16
(
a
b
)
;
#
else
return
simde_vabsq_s32
(
simde_vsubl_s16
(
a
b
)
)
;
#
endif
}
#
if
defined
(
SIMDE_ARM_NEON_A32V7_ENABLE_NATIVE_ALIASES
)
#
undef
vabdl_s16
#
define
vabdl_s16
(
a
b
)
simde_vabdl_s16
(
(
a
)
(
b
)
)
#
endif
SIMDE_FUNCTION_ATTRIBUTES
simde_int64x2_t
simde_vabdl_s32
(
simde_int32x2_t
a
simde_int32x2_t
b
)
{
#
if
defined
(
SIMDE_ARM_NEON_A32V7_NATIVE
)
return
vabdl_s32
(
a
b
)
;
#
else
return
simde_vabsq_s64
(
simde_vsubl_s32
(
a
b
)
)
;
#
endif
}
#
if
defined
(
SIMDE_ARM_NEON_A32V7_ENABLE_NATIVE_ALIASES
)
#
undef
vabdl_s32
#
define
vabdl_s32
(
a
b
)
simde_vabdl_s32
(
(
a
)
(
b
)
)
#
endif
SIMDE_FUNCTION_ATTRIBUTES
simde_uint16x8_t
simde_vabdl_u8
(
simde_uint8x8_t
a
simde_uint8x8_t
b
)
{
#
if
defined
(
SIMDE_ARM_NEON_A32V7_NATIVE
)
return
vabdl_u8
(
a
b
)
;
#
else
return
simde_vreinterpretq_u16_s16
(
simde_vabsq_s16
(
simde_vsubq_s16
(
simde_vreinterpretq_s16_u16
(
simde_vmovl_u8
(
a
)
)
simde_vreinterpretq_s16_u16
(
simde_vmovl_u8
(
b
)
)
)
)
)
;
#
endif
}
#
if
defined
(
SIMDE_ARM_NEON_A32V7_ENABLE_NATIVE_ALIASES
)
#
undef
vabdl_u8
#
define
vabdl_u8
(
a
b
)
simde_vabdl_u8
(
(
a
)
(
b
)
)
#
endif
SIMDE_FUNCTION_ATTRIBUTES
simde_uint32x4_t
simde_vabdl_u16
(
simde_uint16x4_t
a
simde_uint16x4_t
b
)
{
#
if
defined
(
SIMDE_ARM_NEON_A32V7_NATIVE
)
return
vabdl_u16
(
a
b
)
;
#
else
return
simde_vreinterpretq_u32_s32
(
simde_vabsq_s32
(
simde_vsubq_s32
(
simde_vreinterpretq_s32_u32
(
simde_vmovl_u16
(
a
)
)
simde_vreinterpretq_s32_u32
(
simde_vmovl_u16
(
b
)
)
)
)
)
;
#
endif
}
#
if
defined
(
SIMDE_ARM_NEON_A32V7_ENABLE_NATIVE_ALIASES
)
#
undef
vabdl_u16
#
define
vabdl_u16
(
a
b
)
simde_vabdl_u16
(
(
a
)
(
b
)
)
#
endif
SIMDE_FUNCTION_ATTRIBUTES
simde_uint64x2_t
simde_vabdl_u32
(
simde_uint32x2_t
a
simde_uint32x2_t
b
)
{
#
if
defined
(
SIMDE_ARM_NEON_A32V7_NATIVE
)
return
vabdl_u32
(
a
b
)
;
#
else
return
simde_vreinterpretq_u64_s64
(
simde_vabsq_s64
(
simde_vsubq_s64
(
simde_vreinterpretq_s64_u64
(
simde_vmovl_u32
(
a
)
)
simde_vreinterpretq_s64_u64
(
simde_vmovl_u32
(
b
)
)
)
)
)
;
#
endif
}
#
if
defined
(
SIMDE_ARM_NEON_A32V7_ENABLE_NATIVE_ALIASES
)
#
undef
vabdl_u32
#
define
vabdl_u32
(
a
b
)
simde_vabdl_u32
(
(
a
)
(
b
)
)
#
endif
SIMDE_END_DECLS_
HEDLEY_DIAGNOSTIC_POP
#
endif
