0.6
2018.3
Dec  7 2018
00:33:28
D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sim_1/new/nlms_h_fetch_manager_TB.sv,1680807623,systemVerilog,,,,nlms_h_fetch_manager_TB,,,../../../../nlms_accelerator_ip.srcs/sources_1/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sim_1/new/nlms_mul_TB.sv,1681768905,systemVerilog,,,,nlms_mul_TB,,,../../../../nlms_accelerator_ip.srcs/sources_1/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sim_1/new/nlms_x_fifo__TB.sv,1680721439,systemVerilog,,,,nlms_x_fifo__TB,,,,,,,,
D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_bram.sv,1680801628,systemVerilog,,D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_h_fetch_manager.sv,,nlms_bram,,,../../../../nlms_accelerator_ip.srcs/sources_1/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_design_macros.vh,1680806772,verilog,,,,,,,,,,,,
D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_h_fetch_manager.sv,1681584979,systemVerilog,,D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sim_1/new/nlms_h_fetch_manager_TB.sv,D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_design_macros.vh,nlms_h_fetch_manager,,,../../../../nlms_accelerator_ip.srcs/sources_1/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_mul.sv,1681847687,systemVerilog,,D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sim_1/new/nlms_mul_TB.sv,D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_design_macros.vh,nlms_mul,,,../../../../nlms_accelerator_ip.srcs/sources_1/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_x_fifo_buff.sv,1680801620,systemVerilog,,D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sim_1/new/nlms_x_fifo__TB.sv,,nlms_x_fifo_buff,,,,,,,,
