

================================================================
== Vivado HLS Report for 'dimage_do_image'
================================================================
* Date:           Fri Nov 29 11:19:46 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fractale_hls
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.165|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.16>
ST_1 : Operation 3 [1/1] (3.90ns)   --->   "%val_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %counter)" [fractale_hls/src/image.cpp:45]   --->   Operation 3 'read' 'val_V' <Predicate = true> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = zext i8 %val_V to i64" [fractale_hls/src/image.cpp:45]   --->   Operation 4 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%color_addr = getelementptr [51 x i12]* @color, i64 0, i64 %tmp" [fractale_hls/src/image.cpp:45]   --->   Operation 5 'getelementptr' 'color_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (3.25ns)   --->   "%v_V = load i12* %color_addr, align 2" [fractale_hls/src/image.cpp:45]   --->   Operation 6 'load' 'v_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 51> <ROM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !186"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !190"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %counter), !map !194"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %couleur), !map !198"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str2, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str210, i32 0, i32 0, i1* %clk) nounwind" [fractale_hls/src/image.cpp:8]   --->   Operation 11 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str2, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind" [fractale_hls/src/image.cpp:9]   --->   Operation 12 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %counter, [8 x i8]* @p_str411, i32 0, i32 0, [1 x i8]* @p_str512, i32 0, i32 0, [1 x i8]* @p_str512, [1 x i8]* @p_str512, [1 x i8]* @p_str512, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str512, [1 x i8]* @p_str512) nounwind" [fractale_hls/src/image.cpp:10]   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str2, i32 1, [14 x i8]* @p_str613, [8 x i8]* @p_str714, i32 0, i32 0, i12* %couleur) nounwind" [fractale_hls/src/image.cpp:11]   --->   Operation 14 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDef([7 x i8]* @p_str2, i32 2, [9 x i8]* @p_str815) nounwind" [fractale_hls/src/image.cpp:12]   --->   Operation 15 'specprocessdef' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str916)" [fractale_hls/src/image.cpp:12]   --->   Operation 16 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str512) nounwind" [fractale_hls/src/image.cpp:12]   --->   Operation 17 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_ssdm_reset_v_0 = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind" [fractale_hls/src/image.cpp:12]   --->   Operation 18 'specstatebegin' 'p_ssdm_reset_v_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (3.25ns)   --->   "%v_V = load i12* %color_addr, align 2" [fractale_hls/src/image.cpp:45]   --->   Operation 19 'load' 'v_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 51> <ROM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i12P(i12* %couleur, i12 %v_V)" [fractale_hls/src/image.cpp:45]   --->   Operation 20 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str916, i32 %tmp_1)" [fractale_hls/src/image.cpp:12]   --->   Operation 21 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "ret void" [fractale_hls/src/image.cpp:45]   --->   Operation 22 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.17ns
The critical path consists of the following:
	fifo read on port 'counter' (fractale_hls/src/image.cpp:45) [18]  (3.91 ns)
	'getelementptr' operation ('color_addr', fractale_hls/src/image.cpp:45) [20]  (0 ns)
	'load' operation ('v.V', fractale_hls/src/image.cpp:45) on array 'color' [21]  (3.26 ns)

 <State 2>: 3.26ns
The critical path consists of the following:
	'load' operation ('v.V', fractale_hls/src/image.cpp:45) on array 'color' [21]  (3.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
