#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x119e0cff0 .scope module, "memory_controller" "memory_controller" 2 14;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "cpu_addr";
    .port_info 3 /INOUT 8 "cpu_data";
    .port_info 4 /INPUT 1 "cpu_read";
    .port_info 5 /INPUT 1 "cpu_write";
    .port_info 6 /OUTPUT 1 "cpu_ready";
    .port_info 7 /OUTPUT 16 "mem_addr";
    .port_info 8 /INOUT 8 "mem_data";
    .port_info 9 /OUTPUT 1 "mem_read";
    .port_info 10 /OUTPUT 1 "mem_write";
    .port_info 11 /OUTPUT 1 "mem_cs";
    .port_info 12 /INPUT 1 "mem_ready";
    .port_info 13 /OUTPUT 8 "io_addr";
    .port_info 14 /INOUT 8 "io_data";
    .port_info 15 /OUTPUT 1 "io_read";
    .port_info 16 /OUTPUT 1 "io_write";
    .port_info 17 /OUTPUT 1 "io_cs";
    .port_info 18 /INPUT 1 "io_ready";
    .port_info 19 /OUTPUT 1 "cache_enable";
    .port_info 20 /INPUT 1 "cache_hit";
    .port_info 21 /INPUT 1 "cache_ready";
P_0x119e0d160 .param/l "ACCESS" 1 2 66, C4<01>;
P_0x119e0d1a0 .param/l "DONE" 1 2 68, C4<11>;
P_0x119e0d1e0 .param/l "IDLE" 1 2 65, C4<00>;
P_0x119e0d220 .param/l "IO_SPACE_END" 1 2 53, C4<1111000011111111>;
P_0x119e0d260 .param/l "IO_SPACE_START" 1 2 52, C4<1111000000000000>;
P_0x119e0d2a0 .param/l "KERNEL_SPACE_END" 1 2 51, C4<1110111111111111>;
P_0x119e0d2e0 .param/l "KERNEL_SPACE_START" 1 2 50, C4<1000000000000000>;
P_0x119e0d320 .param/l "ROM_SPACE_END" 1 2 55, C4<1111111111111111>;
P_0x119e0d360 .param/l "ROM_SPACE_START" 1 2 54, C4<1111000100000000>;
P_0x119e0d3a0 .param/l "USER_SPACE_END" 1 2 49, C4<0111111111111111>;
P_0x119e0d3e0 .param/l "USER_SPACE_START" 1 2 48, C4<0000000000000000>;
P_0x119e0d420 .param/l "WAIT" 1 2 67, C4<10>;
o0x110008340 .functor BUFZ 1, C4<z>; HiZ drive
o0x1100083a0 .functor BUFZ 1, C4<z>; HiZ drive
L_0x119e1df50 .functor OR 1, o0x110008340, o0x1100083a0, C4<0>, C4<0>;
L_0x119e0d760 .functor AND 1, v0x119e1ecc0_0, L_0x119e1df50, C4<1>, C4<1>;
L_0x119e1f7e0 .functor OR 1, o0x110008340, o0x1100083a0, C4<0>, C4<0>;
L_0x119e1f8f0 .functor AND 1, v0x119e1ec20_0, L_0x119e1f7e0, C4<1>, C4<1>;
o0x1100082e0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x119e1f9e0 .functor BUFZ 16, o0x1100082e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x119e1fb80 .functor AND 1, v0x119e1ecc0_0, o0x110008340, C4<1>, C4<1>;
L_0x119e1fc50 .functor AND 1, v0x119e1ecc0_0, o0x1100083a0, C4<1>, C4<1>;
L_0x119e1fd20 .functor AND 1, v0x119e1ec20_0, o0x110008340, C4<1>, C4<1>;
L_0x119e1fe90 .functor AND 1, v0x119e1ec20_0, o0x1100083a0, C4<1>, C4<1>;
L_0x119e201d0 .functor AND 1, L_0x119e1ffd0, L_0x119e20070, C4<1>, C4<1>;
L_0x119e202c0 .functor AND 1, o0x110008340, v0x119e1e070_0, C4<1>, C4<1>;
L_0x119e20860 .functor BUFZ 1, v0x119e1e070_0, C4<0>, C4<0>, C4<0>;
v0x119e0daf0_0 .net *"_ivl_1", 0 0, L_0x119e1df50;  1 drivers
L_0x110040010 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x119e1d9d0_0 .net/2u *"_ivl_20", 15 0, L_0x110040010;  1 drivers
v0x119e1da80_0 .net *"_ivl_22", 0 0, L_0x119e1ffd0;  1 drivers
L_0x110040058 .functor BUFT 1, C4<1110111111111111>, C4<0>, C4<0>, C4<0>;
v0x119e1db30_0 .net/2u *"_ivl_24", 15 0, L_0x110040058;  1 drivers
v0x119e1dbe0_0 .net *"_ivl_26", 0 0, L_0x119e20070;  1 drivers
v0x119e1dcc0_0 .net *"_ivl_31", 0 0, L_0x119e202c0;  1 drivers
o0x110008130 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x119e1dd60_0 name=_ivl_32
o0x110008160 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x119e1de10_0 name=_ivl_36
o0x110008190 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x119e1dec0_0 name=_ivl_40
v0x119e1dfd0_0 .net *"_ivl_5", 0 0, L_0x119e1f7e0;  1 drivers
v0x119e1e070_0 .var "access_ready", 0 0;
v0x119e1e110_0 .net "cache_enable", 0 0, L_0x119e201d0;  1 drivers
o0x110008250 .functor BUFZ 1, C4<z>; HiZ drive
v0x119e1e1b0_0 .net "cache_hit", 0 0, o0x110008250;  0 drivers
o0x110008280 .functor BUFZ 1, C4<z>; HiZ drive
v0x119e1e250_0 .net "cache_ready", 0 0, o0x110008280;  0 drivers
o0x1100082b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x119e1e2f0_0 .net "clk", 0 0, o0x1100082b0;  0 drivers
v0x119e1e390_0 .net "cpu_addr", 15 0, o0x1100082e0;  0 drivers
v0x119e1e440_0 .net "cpu_data", 7 0, L_0x119e20390;  1 drivers
v0x119e1e5d0_0 .net "cpu_read", 0 0, o0x110008340;  0 drivers
v0x119e1e660_0 .net "cpu_ready", 0 0, L_0x119e20860;  1 drivers
v0x119e1e6f0_0 .net "cpu_write", 0 0, o0x1100083a0;  0 drivers
v0x119e1e790_0 .net "data_in", 7 0, L_0x119e20680;  1 drivers
v0x119e1e840_0 .net "io_addr", 7 0, L_0x119e1faa0;  1 drivers
v0x119e1e8f0_0 .net "io_cs", 0 0, L_0x119e1f8f0;  1 drivers
v0x119e1e990_0 .net "io_data", 7 0, L_0x119e205a0;  1 drivers
v0x119e1ea40_0 .net "io_read", 0 0, L_0x119e1fd20;  1 drivers
o0x1100084c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x119e1eae0_0 .net "io_ready", 0 0, o0x1100084c0;  0 drivers
v0x119e1eb80_0 .net "io_write", 0 0, L_0x119e1fe90;  1 drivers
v0x119e1ec20_0 .var "is_io_access", 0 0;
v0x119e1ecc0_0 .var "is_mem_access", 0 0;
v0x119e1ed60_0 .net "mem_addr", 15 0, L_0x119e1f9e0;  1 drivers
v0x119e1ee10_0 .net "mem_cs", 0 0, L_0x119e0d760;  1 drivers
v0x119e1eeb0_0 .net "mem_data", 7 0, L_0x119e20450;  1 drivers
v0x119e1ef60_0 .net "mem_read", 0 0, L_0x119e1fb80;  1 drivers
o0x110008640 .functor BUFZ 1, C4<z>; HiZ drive
v0x119e1e4e0_0 .net "mem_ready", 0 0, o0x110008640;  0 drivers
v0x119e1f1f0_0 .net "mem_write", 0 0, L_0x119e1fc50;  1 drivers
v0x119e1f280_0 .var "next_state", 1 0;
o0x1100086d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x119e1f310_0 .net "rst_n", 0 0, o0x1100086d0;  0 drivers
v0x119e1f3a0_0 .var "state", 1 0;
v0x119e1f440_0 .var "wait_counter", 2 0;
E_0x119e0d9e0/0 .event anyedge, v0x119e1f3a0_0, v0x119e1e5d0_0, v0x119e1e6f0_0, v0x119e1e110_0;
E_0x119e0d9e0/1 .event anyedge, v0x119e1e1b0_0, v0x119e1ec20_0, v0x119e1eae0_0, v0x119e1e4e0_0;
E_0x119e0d9e0/2 .event anyedge, v0x119e1ecc0_0, v0x119e1f440_0;
E_0x119e0d9e0 .event/or E_0x119e0d9e0/0, E_0x119e0d9e0/1, E_0x119e0d9e0/2;
E_0x119e0da70/0 .event negedge, v0x119e1f310_0;
E_0x119e0da70/1 .event posedge, v0x119e1e2f0_0;
E_0x119e0da70 .event/or E_0x119e0da70/0, E_0x119e0da70/1;
E_0x119e0dab0 .event anyedge, v0x119e1e390_0, v0x119e1ec20_0;
L_0x119e1faa0 .part o0x1100082e0, 0, 8;
L_0x119e1ffd0 .cmp/ge 16, o0x1100082e0, L_0x110040010;
L_0x119e20070 .cmp/ge 16, L_0x110040058, o0x1100082e0;
L_0x119e20390 .functor MUXZ 8, o0x110008130, L_0x119e20680, L_0x119e202c0, C4<>;
L_0x119e20450 .functor MUXZ 8, o0x110008160, L_0x119e20390, L_0x119e1fc50, C4<>;
L_0x119e205a0 .functor MUXZ 8, o0x110008190, L_0x119e20390, L_0x119e1fe90, C4<>;
L_0x119e20680 .functor MUXZ 8, L_0x119e20450, L_0x119e205a0, v0x119e1ec20_0, C4<>;
    .scope S_0x119e0cff0;
T_0 ;
    %wait E_0x119e0dab0;
    %load/vec4 v0x119e1e390_0;
    %cmpi/u 61440, 0, 16;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_0.0, 5;
    %load/vec4 v0x119e1e390_0;
    %cmpi/u 61695, 0, 16;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.0;
    %store/vec4 v0x119e1ec20_0, 0, 1;
    %load/vec4 v0x119e1ec20_0;
    %nor/r;
    %store/vec4 v0x119e1ecc0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x119e0cff0;
T_1 ;
    %wait E_0x119e0da70;
    %load/vec4 v0x119e1f310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x119e1f3a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x119e1f440_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x119e1f280_0;
    %assign/vec4 v0x119e1f3a0_0, 0;
    %load/vec4 v0x119e1f3a0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x119e1f440_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x119e1f440_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x119e1f440_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x119e0cff0;
T_2 ;
    %wait E_0x119e0d9e0;
    %load/vec4 v0x119e1f3a0_0;
    %store/vec4 v0x119e1f280_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x119e1e070_0, 0, 1;
    %load/vec4 v0x119e1f3a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x119e1e5d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.7, 8;
    %load/vec4 v0x119e1e6f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.7;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x119e1e110_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v0x119e1e1b0_0;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x119e1f280_0, 0, 2;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x119e1f280_0, 0, 2;
T_2.9 ;
T_2.5 ;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x119e1ec20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x119e1eae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x119e1f280_0, 0, 2;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x119e1f280_0, 0, 2;
T_2.14 ;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v0x119e1e4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x119e1f280_0, 0, 2;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x119e1f280_0, 0, 2;
T_2.16 ;
T_2.12 ;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x119e1ec20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x119e1eae0_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x119e1f280_0, 0, 2;
    %jmp T_2.18;
T_2.17 ;
    %load/vec4 v0x119e1ecc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.22, 9;
    %load/vec4 v0x119e1e4e0_0;
    %and;
T_2.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x119e1f280_0, 0, 2;
    %jmp T_2.21;
T_2.20 ;
    %load/vec4 v0x119e1f440_0;
    %cmpi/u 7, 0, 3;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.23, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x119e1f280_0, 0, 2;
T_2.23 ;
T_2.21 ;
T_2.18 ;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x119e1e070_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x119e1f280_0, 0, 2;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "memory/memory_controller.v";
