#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Dec  6 17:04:18 2023
# Process ID: 12152
# Current directory: C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20116 C:\Users\eslamtawfik\Desktop\8-Bit-Signed-Multiplier\project_1\project_1.xpr
# Log file: C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/vivado.log
# Journal file: C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1\vivado.jou
# Running On: CSE-P07-2165-06, OS: Windows, CPU Frequency: 3696 MHz, CPU Physical cores: 8, Host memory: 34016 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 1605.012 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/counterModN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterModN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
WARNING: [VRFC 10-8884] decimal constant 1000000000000 should be smaller than 2147483648; using -727379968 instead [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test.v:39]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counterModN(x=32,n=50000000)
Compiling module xil_defaultlib.clockDivider
Compiling module xil_defaultlib.Test
WARNING: [XSIM 43-3368] "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test.v" Line 39. Negative delay (-727379968000.000000) treated as 0.
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1605.012 ; gain = 0.000
set_property top main [current_fileset]
update_compile_order -fileset sources_1
set_property top Test_mltiplier [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_mltiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_mltiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/shift_left_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/shift_right_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/twos_complementor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_complementor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test_mltiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_mltiplier
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.twos_complementor
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.synchronizer
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.shift_right_register
Compiling module xil_defaultlib.shift_left_register
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.Test_mltiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_mltiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_mltiplier_behav -key {Behavioral:sim_1:Functional:Test_mltiplier} -tclbatch {Test_mltiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test_mltiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_mltiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1605.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_mltiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_mltiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/shift_left_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/shift_right_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/twos_complementor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_complementor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test_mltiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_mltiplier
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.twos_complementor
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.synchronizer
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.shift_right_register
Compiling module xil_defaultlib.shift_left_register
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.Test_mltiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_mltiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_mltiplier_behav -key {Behavioral:sim_1:Functional:Test_mltiplier} -tclbatch {Test_mltiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test_mltiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_mltiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1605.012 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_mltiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_mltiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/counterModN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterModN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/shift_left_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/shift_right_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/twos_complementor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_complementor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test_mltiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_mltiplier
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counterModN(x=32,n=50000000)
Compiling module xil_defaultlib.clockDivider
Compiling module xil_defaultlib.twos_complementor
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.synchronizer
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.shift_right_register
Compiling module xil_defaultlib.shift_left_register
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.Test_mltiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_mltiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_mltiplier_behav -key {Behavioral:sim_1:Functional:Test_mltiplier} -tclbatch {Test_mltiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test_mltiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_mltiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1605.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Dec  6 17:18:16 2023] Launched synth_1...
Run output will be captured here: C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
[Wed Dec  6 17:18:16 2023] Launched impl_1...
Run output will be captured here: C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 12 2022-21:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1605.012 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183637345A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3295.809 ; gain = 1690.797
set_property PROGRAM.FILE {C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183637345A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183637345A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_mltiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_mltiplier_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_mltiplier_behav -key {Behavioral:sim_1:Functional:Test_mltiplier} -tclbatch {Test_mltiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test_mltiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_mltiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3340.680 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_mltiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_mltiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/counterModN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterModN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/shift_left_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/shift_right_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/twos_complementor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_complementor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test_mltiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_mltiplier
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counterModN(x=32,n=5000000)
Compiling module xil_defaultlib.clockDivider
Compiling module xil_defaultlib.twos_complementor
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.synchronizer
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.shift_right_register
Compiling module xil_defaultlib.shift_left_register
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.Test_mltiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_mltiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_mltiplier_behav -key {Behavioral:sim_1:Functional:Test_mltiplier} -tclbatch {Test_mltiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test_mltiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_mltiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3364.832 ; gain = 2.207
close_sim
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183637345A
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_mltiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_mltiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/counterModN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterModN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
ERROR: [VRFC 10-1280] procedural assignment to a non-register A is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:43]
ERROR: [VRFC 10-1280] procedural assignment to a non-register B is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:44]
ERROR: [VRFC 10-8530] module 'main' is ignored due to previous errors [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_mltiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_mltiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/counterModN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterModN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
ERROR: [VRFC 10-1280] procedural assignment to a non-register A is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:47]
ERROR: [VRFC 10-1280] procedural assignment to a non-register B is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:48]
ERROR: [VRFC 10-8530] module 'main' is ignored due to previous errors [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_mltiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_mltiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/counterModN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterModN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/shift_left_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/shift_right_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/twos_complementor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_complementor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test_mltiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_mltiplier
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counterModN(x=32,n=5000000)
Compiling module xil_defaultlib.clockDivider
Compiling module xil_defaultlib.twos_complementor
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.synchronizer
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.shift_right_register
Compiling module xil_defaultlib.shift_left_register
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.Test_mltiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_mltiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_mltiplier_behav -key {Behavioral:sim_1:Functional:Test_mltiplier} -tclbatch {Test_mltiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test_mltiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_mltiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3397.898 ; gain = 9.234
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_mltiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_mltiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/counterModN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterModN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
ERROR: [VRFC 10-1280] procedural assignment to a non-register A is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:47]
ERROR: [VRFC 10-1280] procedural assignment to a non-register B is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:48]
ERROR: [VRFC 10-8530] module 'main' is ignored due to previous errors [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Dec  6 18:00:44 2023] Launched synth_1...
Run output will be captured here: C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
[Wed Dec  6 18:00:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183637345A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183637345A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183637345A
set_property PROGRAM.FILE {C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183637345A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183637345A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183637345A
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
ERROR: [Labtools 27-3419] Disconnecting from hw_server since it's not responding to requests.  It is recommended to investigate hw_server to find any issues.
INFO: [Labtools 27-2058] connect_hw_server command cancelled.
connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 3397.898 ; gain = 0.000
INFO: [Common 17-344] 'connect_hw_server' was cancelled
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 12 2022-21:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183637345A
set_property PROGRAM.FILE {C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_mltiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_mltiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/counterModN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterModN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/shift_left_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/shift_right_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/twos_complementor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_complementor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test_mltiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_mltiplier
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'Num' [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counterModN(x=32,n=5000000)
Compiling module xil_defaultlib.clockDivider
Compiling module xil_defaultlib.twos_complementor
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.synchronizer
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.shift_right_register
Compiling module xil_defaultlib.shift_left_register
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.Test_mltiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_mltiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_mltiplier_behav -key {Behavioral:sim_1:Functional:Test_mltiplier} -tclbatch {Test_mltiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test_mltiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_mltiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3404.410 ; gain = 6.512
add_bp {C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test_mltiplier.v} 37
remove_bps -file {C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test_mltiplier.v} -line 37
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_mltiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_mltiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/counterModN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterModN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/shift_left_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/shift_right_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/twos_complementor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_complementor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test_mltiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_mltiplier
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'Num' [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counterModN(x=32,n=5000000)
Compiling module xil_defaultlib.clockDivider
Compiling module xil_defaultlib.twos_complementor
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.synchronizer
Compiling module xil_defaultlib.shift_right_register
Compiling module xil_defaultlib.shift_left_register
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.Test_mltiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_mltiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_mltiplier_behav -key {Behavioral:sim_1:Functional:Test_mltiplier} -tclbatch {Test_mltiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test_mltiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_mltiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3406.355 ; gain = 1.945
set_property top Test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top clockDivider [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counterModN(x=32,n=5000000)
Compiling module xil_defaultlib.clockDivider
Compiling module xil_defaultlib.Test
WARNING: [XSIM 43-3368] "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test.v" Line 39. Negative delay (-727379968000.000000) treated as 0.
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3406.910 ; gain = 0.555
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/counterModN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterModN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
WARNING: [VRFC 10-8884] decimal constant 1000000000000 should be smaller than 2147483648; using -727379968 instead [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test.v:39]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counterModN(x=32,n=5000000)
Compiling module xil_defaultlib.clockDivider
Compiling module xil_defaultlib.Test
WARNING: [XSIM 43-3368] "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test.v" Line 39. Negative delay (-727379968000.000000) treated as 0.
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3406.910 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3407.277 ; gain = 0.367
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/counterModN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterModN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
WARNING: [VRFC 10-8884] decimal constant 1000000000000 should be smaller than 2147483648; using -727379968 instead [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test.v:39]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counterModN(x=32,n=5000000)
Compiling module xil_defaultlib.clockDivider
Compiling module xil_defaultlib.Test
WARNING: [XSIM 43-3368] "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test.v" Line 39. Negative delay (-727379968000.000000) treated as 0.
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3407.336 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3408.480 ; gain = 1.145
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/counterModN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterModN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
WARNING: [VRFC 10-8884] decimal constant 1000000000000 should be smaller than 2147483648; using -727379968 instead [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test.v:39]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counterModN(x=32,n=5000000)
Compiling module xil_defaultlib.clockDivider
Compiling module xil_defaultlib.Test
WARNING: [XSIM 43-3368] "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test.v" Line 39. Negative delay (-727379968000.000000) treated as 0.
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3409.441 ; gain = 0.941
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/counterModN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterModN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counterModN(x=32,n=5000000)
Compiling module xil_defaultlib.clockDivider
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3414.598 ; gain = 5.074
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3418.824 ; gain = 0.191
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3418.824 ; gain = 0.000
set_property top main [current_fileset]
update_compile_order -fileset sources_1
set_property top Test_mltiplier [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_mltiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_mltiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/counterModN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterModN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/shift_left_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/shift_right_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/twos_complementor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_complementor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test_mltiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_mltiplier
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'Num' [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counterModN(x=32,n=5000000)
Compiling module xil_defaultlib.clockDivider
Compiling module xil_defaultlib.twos_complementor
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.synchronizer
Compiling module xil_defaultlib.shift_right_register
Compiling module xil_defaultlib.shift_left_register
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.Test_mltiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_mltiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_mltiplier_behav -key {Behavioral:sim_1:Functional:Test_mltiplier} -tclbatch {Test_mltiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test_mltiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_mltiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3435.180 ; gain = 13.703
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_mltiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_mltiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/counterModN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterModN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/shift_left_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/shift_right_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/twos_complementor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_complementor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test_mltiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_mltiplier
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counterModN(x=32,n=5000000)
Compiling module xil_defaultlib.clockDivider
Compiling module xil_defaultlib.twos_complementor
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.synchronizer
Compiling module xil_defaultlib.shift_right_register
Compiling module xil_defaultlib.shift_left_register
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.Test_mltiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_mltiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_mltiplier_behav -key {Behavioral:sim_1:Functional:Test_mltiplier} -tclbatch {Test_mltiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test_mltiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_mltiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3439.508 ; gain = 4.328
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_mltiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_mltiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
ERROR: [VRFC 10-1280] procedural assignment to a non-register Psel is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/CU.v:14]
ERROR: [VRFC 10-1280] procedural assignment to a non-register EP is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/CU.v:16]
ERROR: [VRFC 10-1280] procedural assignment to a non-register EA is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/CU.v:17]
ERROR: [VRFC 10-1280] procedural assignment to a non-register EB is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/CU.v:18]
ERROR: [VRFC 10-1280] procedural assignment to a non-register LA is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/CU.v:19]
ERROR: [VRFC 10-1280] procedural assignment to a non-register LB is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/CU.v:20]
ERROR: [VRFC 10-1280] procedural assignment to a non-register RstP is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/CU.v:21]
ERROR: [VRFC 10-8530] module 'CU' is ignored due to previous errors [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/CU.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_mltiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_mltiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/shift_left_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/shift_right_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/twos_complementor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_complementor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test_mltiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_mltiplier
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.twos_complementor
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.synchronizer
Compiling module xil_defaultlib.shift_right_register
Compiling module xil_defaultlib.shift_left_register
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.Test_mltiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_mltiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_mltiplier_behav -key {Behavioral:sim_1:Functional:Test_mltiplier} -tclbatch {Test_mltiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test_mltiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_mltiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3448.125 ; gain = 8.617
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_mltiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_mltiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/twos_complementor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_complementor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test_mltiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_mltiplier
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.twos_complementor
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.Test_mltiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_mltiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_mltiplier_behav -key {Behavioral:sim_1:Functional:Test_mltiplier} -tclbatch {Test_mltiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test_mltiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_mltiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3453.488 ; gain = 5.363
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_mltiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_mltiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/twos_complementor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_complementor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test_mltiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_mltiplier
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.twos_complementor
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.Test_mltiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_mltiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_mltiplier_behav -key {Behavioral:sim_1:Functional:Test_mltiplier} -tclbatch {Test_mltiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test_mltiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_mltiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3463.605 ; gain = 10.117
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_mltiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_mltiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/twos_complementor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_complementor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test_mltiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_mltiplier
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'A' is not permitted [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test_mltiplier.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_mltiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_mltiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/twos_complementor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_complementor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test_mltiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_mltiplier
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.twos_complementor
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.Test_mltiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_mltiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_mltiplier_behav -key {Behavioral:sim_1:Functional:Test_mltiplier} -tclbatch {Test_mltiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test_mltiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_mltiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3471.570 ; gain = 7.965
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_mltiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_mltiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/twos_complementor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_complementor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test_mltiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_mltiplier
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.twos_complementor
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.Test_mltiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_mltiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_mltiplier_behav -key {Behavioral:sim_1:Functional:Test_mltiplier} -tclbatch {Test_mltiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test_mltiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_mltiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3479.902 ; gain = 7.445
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_mltiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_mltiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/twos_complementor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_complementor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test_mltiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_mltiplier
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.twos_complementor
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.Test_mltiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_mltiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_mltiplier_behav -key {Behavioral:sim_1:Functional:Test_mltiplier} -tclbatch {Test_mltiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test_mltiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_mltiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3496.082 ; gain = 11.488
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_mltiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_mltiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/twos_complementor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_complementor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test_mltiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_mltiplier
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.twos_complementor
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.Test_mltiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_mltiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_mltiplier_behav -key {Behavioral:sim_1:Functional:Test_mltiplier} -tclbatch {Test_mltiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test_mltiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_mltiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3496.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_mltiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_mltiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
ERROR: [VRFC 10-2939] 'clk' is an unknown type [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:3]
ERROR: [VRFC 10-2989] 'clk' is not declared [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:3]
ERROR: [VRFC 10-2989] 'clk' is not declared [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:8]
ERROR: [VRFC 10-8530] module 'main' is ignored due to previous errors [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_mltiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_mltiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
ERROR: [VRFC 10-2939] 'clk' is an unknown type [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:3]
ERROR: [VRFC 10-2989] 'clk' is not declared [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:3]
ERROR: [VRFC 10-2989] 'clk' is not declared [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:8]
ERROR: [VRFC 10-8530] module 'main' is ignored due to previous errors [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_mltiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_mltiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/shift_left_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/shift_right_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/twos_complementor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_complementor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test_mltiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_mltiplier
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'Num' [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:39]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'Num' [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.twos_complementor
Compiling module xil_defaultlib.shift_right_register
Compiling module xil_defaultlib.shift_left_register
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.Test_mltiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_mltiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_mltiplier_behav -key {Behavioral:sim_1:Functional:Test_mltiplier} -tclbatch {Test_mltiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test_mltiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_mltiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.121 ; gain = 5.762
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_mltiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_mltiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/shift_left_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/shift_right_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/twos_complementor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_complementor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test_mltiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_mltiplier
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'Num' [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:39]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'Num' [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.twos_complementor
Compiling module xil_defaultlib.shift_right_register
Compiling module xil_defaultlib.shift_left_register
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.Test_mltiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_mltiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_mltiplier_behav -key {Behavioral:sim_1:Functional:Test_mltiplier} -tclbatch {Test_mltiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test_mltiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_mltiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3518.465 ; gain = 8.344
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_mltiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_mltiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/shift_left_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/shift_right_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/twos_complementor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_complementor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sim_1/new/Test_mltiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_mltiplier
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'Num' [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:39]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'Num' [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.twos_complementor
Compiling module xil_defaultlib.shift_right_register
Compiling module xil_defaultlib.shift_left_register
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.Test_mltiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_mltiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_mltiplier_behav -key {Behavioral:sim_1:Functional:Test_mltiplier} -tclbatch {Test_mltiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test_mltiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_mltiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3524.207 ; gain = 5.703
remove_forces { {/Test_mltiplier/m/A_shifted} }
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_mltiplier_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'Num' [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:39]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'Num' [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:40]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3527.410 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_mltiplier_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Test_mltiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_mltiplier_behav xil_defaultlib.Test_mltiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'Num' [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:39]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'Num' [C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:40]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3527.930 ; gain = 0.121
close [ open C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/constrs_1/new/test.xdc w ]
add_files -fileset constrs_1 C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/constrs_1/new/test.xdc
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Dec  6 19:43:04 2023] Launched synth_1...
Run output will be captured here: C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
[Wed Dec  6 19:43:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Dec  6 19:44:02 2023] Launched synth_1...
Run output will be captured here: C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
[Wed Dec  6 19:44:02 2023] Launched impl_1...
Run output will be captured here: C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 12 2022-21:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183637345A
set_property PROGRAM.FILE {C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Dec  6 19:50:15 2023] Launched synth_1...
Run output will be captured here: C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
[Wed Dec  6 19:50:15 2023] Launched impl_1...
Run output will be captured here: C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3872.418 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.029 . Memory (MB): peak = 4547.977 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.029 . Memory (MB): peak = 4547.977 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4547.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 4707.621 ; gain = 1170.824
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/main.dcp
launch_runs synth_1 -jobs 8
[Wed Dec  6 19:55:30 2023] Launched synth_1...
Run output will be captured here: C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Dec  6 19:56:11 2023] Launched synth_1...
Run output will be captured here: C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Dec  6 19:57:11 2023] Launched synth_1...
Run output will be captured here: C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
close_design
launch_runs synth_1 -jobs 8
[Wed Dec  6 19:57:43 2023] Launched synth_1...
Run output will be captured here: C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Dec  6 19:59:08 2023] Launched synth_1...
Run output will be captured here: C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Dec  6 20:02:21 2023] Launched synth_1...
Run output will be captured here: C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Dec  6 20:03:27 2023] Launched synth_1...
Run output will be captured here: C:/Users/eslamtawfik/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  6 20:06:46 2023...
