

================================================================
== Vitis HLS Report for 'decision_function_103'
================================================================
* Date:           Tue Mar 11 16:16:46 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_15_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_15_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_14_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_14_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_13_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_13_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_12_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_12_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_10_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_10_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_7_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_7_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_6_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_6_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_5_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_5_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_2_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_2_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_0_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_0_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_5_val_read, i18 3962" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_2069 = icmp_slt  i18 %x_6_val_read, i18 2174" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_2069' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_2070 = icmp_slt  i18 %x_14_val_read, i18 4105" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_2070' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_2071 = icmp_slt  i18 %x_10_val_read, i18 1248" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_2071' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_2072 = icmp_slt  i18 %x_1_val_read, i18 243" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_2072' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_2073 = icmp_slt  i18 %x_5_val_read, i18 6192" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_2073' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_2074 = icmp_slt  i18 %x_10_val_read, i18 1387" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_2074' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_2075 = icmp_slt  i18 %x_11_val_read, i18 1293" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_2075' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_2076 = icmp_slt  i18 %x_5_val_read, i18 3810" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_2076' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_2077 = icmp_slt  i18 %x_2_val_read, i18 559" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_2077' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_2078 = icmp_slt  i18 %x_0_val_read, i18 261960" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_2078' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_2079 = icmp_slt  i18 %x_9_val_read, i18 282" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_2079' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_2080 = icmp_slt  i18 %x_10_val_read, i18 763" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_2080' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_2081 = icmp_slt  i18 %x_5_val_read, i18 5287" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_2081' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_2082 = icmp_slt  i18 %x_7_val_read, i18 1066" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_2082' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_2083 = icmp_slt  i18 %x_1_val_read, i18 261090" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_2083' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_2084 = icmp_slt  i18 %x_1_val_read, i18 971" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_2084' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_2085 = icmp_slt  i18 %x_13_val_read, i18 1578" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_2085' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_2086 = icmp_slt  i18 %x_0_val_read, i18 312" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_2086' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_2087 = icmp_slt  i18 %x_5_val_read, i18 2289" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_2087' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_2088 = icmp_slt  i18 %x_14_val_read, i18 262081" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_2088' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_2089 = icmp_slt  i18 %x_11_val_read, i18 262079" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_2089' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_2090 = icmp_slt  i18 %x_15_val_read, i18 737" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_2090' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_2091 = icmp_slt  i18 %x_12_val_read, i18 738" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_2091' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_2092 = icmp_slt  i18 %x_14_val_read, i18 1771" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_2092' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_2093 = icmp_slt  i18 %x_12_val_read, i18 1543" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_2093' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 47 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_2069, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 48 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.94>
ST_2 : Operation 49 [1/1] (0.97ns)   --->   "%and_ln102_2336 = and i1 %icmp_ln86_2070, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 49 'and' 'and_ln102_2336' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_377)   --->   "%xor_ln104_982 = xor i1 %icmp_ln86_2070, i1 1" [firmware/BDT.h:104]   --->   Operation 50 'xor' 'xor_ln104_982' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_377 = and i1 %xor_ln104_982, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 51 'and' 'and_ln104_377' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.97ns)   --->   "%and_ln102_2337 = and i1 %icmp_ln86_2071, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 52 'and' 'and_ln102_2337' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_378)   --->   "%xor_ln104_983 = xor i1 %icmp_ln86_2071, i1 1" [firmware/BDT.h:104]   --->   Operation 53 'xor' 'xor_ln104_983' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_378 = and i1 %and_ln102, i1 %xor_ln104_983" [firmware/BDT.h:104]   --->   Operation 54 'and' 'and_ln104_378' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns)   --->   "%and_ln102_2340 = and i1 %icmp_ln86_2074, i1 %and_ln104_377" [firmware/BDT.h:102]   --->   Operation 55 'and' 'and_ln102_2340' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2010)   --->   "%xor_ln104_986 = xor i1 %icmp_ln86_2074, i1 1" [firmware/BDT.h:104]   --->   Operation 56 'xor' 'xor_ln104_986' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns)   --->   "%and_ln102_2341 = and i1 %icmp_ln86_2075, i1 %and_ln102_2337" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_2341' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2010)   --->   "%and_ln102_2347 = and i1 %icmp_ln86_2081, i1 %xor_ln104_986" [firmware/BDT.h:102]   --->   Operation 58 'and' 'and_ln102_2347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2010)   --->   "%and_ln102_2348 = and i1 %and_ln102_2347, i1 %and_ln104_377" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_2348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2010)   --->   "%or_ln117 = or i1 %and_ln102_2340, i1 %and_ln102_2348" [firmware/BDT.h:117]   --->   Operation 60 'or' 'or_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2010)   --->   "%xor_ln117 = xor i1 %and_ln102_2340, i1 1" [firmware/BDT.h:117]   --->   Operation 61 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2010)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 62 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2010)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 63 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_2010 = select i1 %and_ln104_377, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 64 'select' 'select_ln117_2010' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.97ns)   --->   "%or_ln117_1835 = or i1 %and_ln104_377, i1 %and_ln102_2341" [firmware/BDT.h:117]   --->   Operation 65 'or' 'or_ln117_1835' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.98>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_981 = xor i1 %icmp_ln86_2069, i1 1" [firmware/BDT.h:104]   --->   Operation 66 'xor' 'xor_ln104_981' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_981" [firmware/BDT.h:104]   --->   Operation 67 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.97ns)   --->   "%and_ln102_2338 = and i1 %icmp_ln86_2072, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_2338' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_379)   --->   "%xor_ln104_984 = xor i1 %icmp_ln86_2072, i1 1" [firmware/BDT.h:104]   --->   Operation 69 'xor' 'xor_ln104_984' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_379 = and i1 %and_ln104, i1 %xor_ln104_984" [firmware/BDT.h:104]   --->   Operation 70 'and' 'and_ln104_379' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2014)   --->   "%xor_ln104_987 = xor i1 %icmp_ln86_2075, i1 1" [firmware/BDT.h:104]   --->   Operation 71 'xor' 'xor_ln104_987' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.97ns)   --->   "%and_ln102_2342 = and i1 %icmp_ln86_2076, i1 %and_ln104_378" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_2342' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.97ns)   --->   "%and_ln102_2343 = and i1 %icmp_ln86_2077, i1 %and_ln102_2338" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_2343' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2012)   --->   "%and_ln102_2349 = and i1 %icmp_ln86_2082, i1 %and_ln102_2341" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_2349' <Predicate = (or_ln117_1835)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2014)   --->   "%and_ln102_2350 = and i1 %icmp_ln86_2083, i1 %xor_ln104_987" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_2350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2014)   --->   "%and_ln102_2351 = and i1 %and_ln102_2350, i1 %and_ln102_2337" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_2351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2016)   --->   "%and_ln102_2352 = and i1 %icmp_ln86_2084, i1 %and_ln102_2342" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_2352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2012)   --->   "%or_ln117_1834 = or i1 %and_ln104_377, i1 %and_ln102_2349" [firmware/BDT.h:117]   --->   Operation 78 'or' 'or_ln117_1834' <Predicate = (or_ln117_1835)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2012)   --->   "%zext_ln117_214 = zext i2 %select_ln117_2010" [firmware/BDT.h:117]   --->   Operation 79 'zext' 'zext_ln117_214' <Predicate = (or_ln117_1835)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2012)   --->   "%select_ln117_2011 = select i1 %or_ln117_1834, i3 %zext_ln117_214, i3 4" [firmware/BDT.h:117]   --->   Operation 80 'select' 'select_ln117_2011' <Predicate = (or_ln117_1835)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2014)   --->   "%or_ln117_1836 = or i1 %or_ln117_1835, i1 %and_ln102_2351" [firmware/BDT.h:117]   --->   Operation 81 'or' 'or_ln117_1836' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_2012 = select i1 %or_ln117_1835, i3 %select_ln117_2011, i3 5" [firmware/BDT.h:117]   --->   Operation 82 'select' 'select_ln117_2012' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.97ns)   --->   "%or_ln117_1837 = or i1 %and_ln104_377, i1 %and_ln102_2337" [firmware/BDT.h:117]   --->   Operation 83 'or' 'or_ln117_1837' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2014)   --->   "%select_ln117_2013 = select i1 %or_ln117_1836, i3 %select_ln117_2012, i3 6" [firmware/BDT.h:117]   --->   Operation 84 'select' 'select_ln117_2013' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2016)   --->   "%or_ln117_1838 = or i1 %or_ln117_1837, i1 %and_ln102_2352" [firmware/BDT.h:117]   --->   Operation 85 'or' 'or_ln117_1838' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_2014 = select i1 %or_ln117_1837, i3 %select_ln117_2013, i3 7" [firmware/BDT.h:117]   --->   Operation 86 'select' 'select_ln117_2014' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2016)   --->   "%zext_ln117_215 = zext i3 %select_ln117_2014" [firmware/BDT.h:117]   --->   Operation 87 'zext' 'zext_ln117_215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.97ns)   --->   "%or_ln117_1839 = or i1 %or_ln117_1837, i1 %and_ln102_2342" [firmware/BDT.h:117]   --->   Operation 88 'or' 'or_ln117_1839' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2016)   --->   "%select_ln117_2015 = select i1 %or_ln117_1838, i4 %zext_ln117_215, i4 8" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117_2015' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_2016 = select i1 %or_ln117_1839, i4 %select_ln117_2015, i4 9" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117_2016' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.97ns)   --->   "%or_ln117_1841 = or i1 %and_ln104_377, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 91 'or' 'or_ln117_1841' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.97ns)   --->   "%or_ln117_1849 = or i1 %and_ln104_377, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_1849' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 93 [1/1] (0.97ns)   --->   "%and_ln102_2339 = and i1 %icmp_ln86_2073, i1 %and_ln102_2336" [firmware/BDT.h:102]   --->   Operation 93 'and' 'and_ln102_2339' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_380)   --->   "%xor_ln104_985 = xor i1 %icmp_ln86_2073, i1 1" [firmware/BDT.h:104]   --->   Operation 94 'xor' 'xor_ln104_985' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_380 = and i1 %and_ln102_2336, i1 %xor_ln104_985" [firmware/BDT.h:104]   --->   Operation 95 'and' 'and_ln104_380' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2018)   --->   "%xor_ln104_988 = xor i1 %icmp_ln86_2076, i1 1" [firmware/BDT.h:104]   --->   Operation 96 'xor' 'xor_ln104_988' <Predicate = (or_ln117_1841 & or_ln117_1849)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2022)   --->   "%xor_ln104_989 = xor i1 %icmp_ln86_2077, i1 1" [firmware/BDT.h:104]   --->   Operation 97 'xor' 'xor_ln104_989' <Predicate = (or_ln117_1849)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.97ns)   --->   "%and_ln102_2344 = and i1 %icmp_ln86_2078, i1 %and_ln104_379" [firmware/BDT.h:102]   --->   Operation 98 'and' 'and_ln102_2344' <Predicate = (or_ln117_1849)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2018)   --->   "%and_ln102_2353 = and i1 %icmp_ln86_2085, i1 %xor_ln104_988" [firmware/BDT.h:102]   --->   Operation 99 'and' 'and_ln102_2353' <Predicate = (or_ln117_1841 & or_ln117_1849)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2018)   --->   "%and_ln102_2354 = and i1 %and_ln102_2353, i1 %and_ln104_378" [firmware/BDT.h:102]   --->   Operation 100 'and' 'and_ln102_2354' <Predicate = (or_ln117_1841 & or_ln117_1849)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2020)   --->   "%and_ln102_2355 = and i1 %icmp_ln86_2086, i1 %and_ln102_2343" [firmware/BDT.h:102]   --->   Operation 101 'and' 'and_ln102_2355' <Predicate = (or_ln117_1849)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2022)   --->   "%and_ln102_2356 = and i1 %icmp_ln86_2087, i1 %xor_ln104_989" [firmware/BDT.h:102]   --->   Operation 102 'and' 'and_ln102_2356' <Predicate = (or_ln117_1849)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2022)   --->   "%and_ln102_2357 = and i1 %and_ln102_2356, i1 %and_ln102_2338" [firmware/BDT.h:102]   --->   Operation 103 'and' 'and_ln102_2357' <Predicate = (or_ln117_1849)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2018)   --->   "%or_ln117_1840 = or i1 %or_ln117_1839, i1 %and_ln102_2354" [firmware/BDT.h:117]   --->   Operation 104 'or' 'or_ln117_1840' <Predicate = (or_ln117_1841 & or_ln117_1849)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2018)   --->   "%select_ln117_2017 = select i1 %or_ln117_1840, i4 %select_ln117_2016, i4 10" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_2017' <Predicate = (or_ln117_1841 & or_ln117_1849)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2020)   --->   "%or_ln117_1842 = or i1 %or_ln117_1841, i1 %and_ln102_2355" [firmware/BDT.h:117]   --->   Operation 106 'or' 'or_ln117_1842' <Predicate = (or_ln117_1849)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_2018 = select i1 %or_ln117_1841, i4 %select_ln117_2017, i4 11" [firmware/BDT.h:117]   --->   Operation 107 'select' 'select_ln117_2018' <Predicate = (or_ln117_1849)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.97ns)   --->   "%or_ln117_1843 = or i1 %or_ln117_1841, i1 %and_ln102_2343" [firmware/BDT.h:117]   --->   Operation 108 'or' 'or_ln117_1843' <Predicate = (or_ln117_1849)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2020)   --->   "%select_ln117_2019 = select i1 %or_ln117_1842, i4 %select_ln117_2018, i4 12" [firmware/BDT.h:117]   --->   Operation 109 'select' 'select_ln117_2019' <Predicate = (or_ln117_1849)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2022)   --->   "%or_ln117_1844 = or i1 %or_ln117_1843, i1 %and_ln102_2357" [firmware/BDT.h:117]   --->   Operation 110 'or' 'or_ln117_1844' <Predicate = (or_ln117_1849)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_2020 = select i1 %or_ln117_1843, i4 %select_ln117_2019, i4 13" [firmware/BDT.h:117]   --->   Operation 111 'select' 'select_ln117_2020' <Predicate = (or_ln117_1849)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.97ns)   --->   "%or_ln117_1845 = or i1 %or_ln117_1841, i1 %and_ln102_2338" [firmware/BDT.h:117]   --->   Operation 112 'or' 'or_ln117_1845' <Predicate = (or_ln117_1849)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2022)   --->   "%select_ln117_2021 = select i1 %or_ln117_1844, i4 %select_ln117_2020, i4 14" [firmware/BDT.h:117]   --->   Operation 113 'select' 'select_ln117_2021' <Predicate = (or_ln117_1849)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_2022 = select i1 %or_ln117_1845, i4 %select_ln117_2021, i4 15" [firmware/BDT.h:117]   --->   Operation 114 'select' 'select_ln117_2022' <Predicate = (or_ln117_1849)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.97ns)   --->   "%or_ln117_1847 = or i1 %or_ln117_1845, i1 %and_ln102_2344" [firmware/BDT.h:117]   --->   Operation 115 'or' 'or_ln117_1847' <Predicate = (or_ln117_1849)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2026)   --->   "%xor_ln104_990 = xor i1 %icmp_ln86_2078, i1 1" [firmware/BDT.h:104]   --->   Operation 116 'xor' 'xor_ln104_990' <Predicate = (or_ln117_1849)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.97ns)   --->   "%and_ln102_2345 = and i1 %icmp_ln86_2079, i1 %and_ln102_2339" [firmware/BDT.h:102]   --->   Operation 117 'and' 'and_ln102_2345' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2024)   --->   "%and_ln102_2358 = and i1 %icmp_ln86_2088, i1 %and_ln102_2344" [firmware/BDT.h:102]   --->   Operation 118 'and' 'and_ln102_2358' <Predicate = (or_ln117_1847 & or_ln117_1849)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2026)   --->   "%and_ln102_2359 = and i1 %icmp_ln86_2089, i1 %xor_ln104_990" [firmware/BDT.h:102]   --->   Operation 119 'and' 'and_ln102_2359' <Predicate = (or_ln117_1849)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2026)   --->   "%and_ln102_2360 = and i1 %and_ln102_2359, i1 %and_ln104_379" [firmware/BDT.h:102]   --->   Operation 120 'and' 'and_ln102_2360' <Predicate = (or_ln117_1849)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2028)   --->   "%and_ln102_2361 = and i1 %icmp_ln86_2090, i1 %and_ln102_2345" [firmware/BDT.h:102]   --->   Operation 121 'and' 'and_ln102_2361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2024)   --->   "%or_ln117_1846 = or i1 %or_ln117_1845, i1 %and_ln102_2358" [firmware/BDT.h:117]   --->   Operation 122 'or' 'or_ln117_1846' <Predicate = (or_ln117_1847 & or_ln117_1849)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2024)   --->   "%zext_ln117_216 = zext i4 %select_ln117_2022" [firmware/BDT.h:117]   --->   Operation 123 'zext' 'zext_ln117_216' <Predicate = (or_ln117_1847 & or_ln117_1849)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2024)   --->   "%select_ln117_2023 = select i1 %or_ln117_1846, i5 %zext_ln117_216, i5 16" [firmware/BDT.h:117]   --->   Operation 124 'select' 'select_ln117_2023' <Predicate = (or_ln117_1847 & or_ln117_1849)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2026)   --->   "%or_ln117_1848 = or i1 %or_ln117_1847, i1 %and_ln102_2360" [firmware/BDT.h:117]   --->   Operation 125 'or' 'or_ln117_1848' <Predicate = (or_ln117_1849)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_2024 = select i1 %or_ln117_1847, i5 %select_ln117_2023, i5 17" [firmware/BDT.h:117]   --->   Operation 126 'select' 'select_ln117_2024' <Predicate = (or_ln117_1849)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2026)   --->   "%select_ln117_2025 = select i1 %or_ln117_1848, i5 %select_ln117_2024, i5 18" [firmware/BDT.h:117]   --->   Operation 127 'select' 'select_ln117_2025' <Predicate = (or_ln117_1849)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2028)   --->   "%or_ln117_1850 = or i1 %or_ln117_1849, i1 %and_ln102_2361" [firmware/BDT.h:117]   --->   Operation 128 'or' 'or_ln117_1850' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_2026 = select i1 %or_ln117_1849, i5 %select_ln117_2025, i5 19" [firmware/BDT.h:117]   --->   Operation 129 'select' 'select_ln117_2026' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.97ns)   --->   "%or_ln117_1851 = or i1 %or_ln117_1849, i1 %and_ln102_2345" [firmware/BDT.h:117]   --->   Operation 130 'or' 'or_ln117_1851' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2028)   --->   "%select_ln117_2027 = select i1 %or_ln117_1850, i5 %select_ln117_2026, i5 20" [firmware/BDT.h:117]   --->   Operation 131 'select' 'select_ln117_2027' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_2028 = select i1 %or_ln117_1851, i5 %select_ln117_2027, i5 21" [firmware/BDT.h:117]   --->   Operation 132 'select' 'select_ln117_2028' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.40>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2030)   --->   "%xor_ln104_991 = xor i1 %icmp_ln86_2079, i1 1" [firmware/BDT.h:104]   --->   Operation 133 'xor' 'xor_ln104_991' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.97ns)   --->   "%and_ln102_2346 = and i1 %icmp_ln86_2080, i1 %and_ln104_380" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_2346' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2030)   --->   "%and_ln102_2362 = and i1 %icmp_ln86_2091, i1 %xor_ln104_991" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_2362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2030)   --->   "%and_ln102_2363 = and i1 %and_ln102_2362, i1 %and_ln102_2339" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_2363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2032)   --->   "%and_ln102_2364 = and i1 %icmp_ln86_2092, i1 %and_ln102_2346" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_2364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2030)   --->   "%or_ln117_1852 = or i1 %or_ln117_1851, i1 %and_ln102_2363" [firmware/BDT.h:117]   --->   Operation 138 'or' 'or_ln117_1852' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.97ns)   --->   "%or_ln117_1853 = or i1 %or_ln117_1849, i1 %and_ln102_2339" [firmware/BDT.h:117]   --->   Operation 139 'or' 'or_ln117_1853' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2030)   --->   "%select_ln117_2029 = select i1 %or_ln117_1852, i5 %select_ln117_2028, i5 22" [firmware/BDT.h:117]   --->   Operation 140 'select' 'select_ln117_2029' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2032)   --->   "%or_ln117_1854 = or i1 %or_ln117_1853, i1 %and_ln102_2364" [firmware/BDT.h:117]   --->   Operation 141 'or' 'or_ln117_1854' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_2030 = select i1 %or_ln117_1853, i5 %select_ln117_2029, i5 23" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_2030' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.97ns)   --->   "%or_ln117_1855 = or i1 %or_ln117_1853, i1 %and_ln102_2346" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_1855' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2032)   --->   "%select_ln117_2031 = select i1 %or_ln117_1854, i5 %select_ln117_2030, i5 24" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_2031' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_2032 = select i1 %or_ln117_1855, i5 %select_ln117_2031, i5 25" [firmware/BDT.h:117]   --->   Operation 145 'select' 'select_ln117_2032' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.20>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 146 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_992 = xor i1 %icmp_ln86_2080, i1 1" [firmware/BDT.h:104]   --->   Operation 147 'xor' 'xor_ln104_992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_2365 = and i1 %icmp_ln86_2093, i1 %xor_ln104_992" [firmware/BDT.h:102]   --->   Operation 148 'and' 'and_ln102_2365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_2366 = and i1 %and_ln102_2365, i1 %and_ln104_380" [firmware/BDT.h:102]   --->   Operation 149 'and' 'and_ln102_2366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_1856 = or i1 %or_ln117_1855, i1 %and_ln102_2366" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_1856' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_2033 = select i1 %or_ln117_1856, i5 %select_ln117_2032, i5 26" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_2033' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i11 @_ssdm_op_SparseMux.ap_auto.27i11.i11.i5, i5 0, i11 1425, i5 1, i11 341, i5 2, i11 1550, i5 3, i11 2046, i5 4, i11 42, i5 5, i11 1981, i5 6, i11 126, i5 7, i11 2028, i5 8, i11 1952, i5 9, i11 1495, i5 10, i11 1995, i5 11, i11 128, i5 12, i11 2003, i5 13, i11 411, i5 14, i11 1484, i5 15, i11 97, i5 16, i11 1890, i5 17, i11 1652, i5 18, i11 321, i5 19, i11 77, i5 20, i11 1419, i5 21, i11 265, i5 22, i11 44, i5 23, i11 432, i5 24, i11 1854, i5 25, i11 793, i5 26, i11 1973, i11 0, i5 %select_ln117_2033" [firmware/BDT.h:118]   --->   Operation 152 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i11 %agg_result" [firmware/BDT.h:122]   --->   Operation 153 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('x_5_val_read', firmware/BDT.h:86) on port 'x_5_val' (firmware/BDT.h:86) [24]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [28]  (2.136 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [54]  (0.978 ns)

 <State 2>: 2.949ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_982', firmware/BDT.h:104) [59]  (0.000 ns)
	'and' operation 1 bit ('and_ln104_377', firmware/BDT.h:104) [60]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_2340', firmware/BDT.h:102) [70]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [104]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [107]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_2010', firmware/BDT.h:117) [109]  (0.993 ns)

 <State 3>: 2.984ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_2349', firmware/BDT.h:102) [86]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1834', firmware/BDT.h:117) [108]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_2011', firmware/BDT.h:117) [112]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_2012', firmware/BDT.h:117) [114]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_2013', firmware/BDT.h:117) [116]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_2014', firmware/BDT.h:117) [118]  (0.980 ns)
	'select' operation 4 bit ('select_ln117_2015', firmware/BDT.h:117) [121]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_2016', firmware/BDT.h:117) [123]  (1.024 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_988', firmware/BDT.h:104) [75]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2353', firmware/BDT.h:102) [90]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2354', firmware/BDT.h:102) [91]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1840', firmware/BDT.h:117) [122]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_2017', firmware/BDT.h:117) [125]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_2018', firmware/BDT.h:117) [127]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_2019', firmware/BDT.h:117) [129]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_2020', firmware/BDT.h:117) [131]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_2021', firmware/BDT.h:117) [133]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_2022', firmware/BDT.h:117) [135]  (1.024 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_2358', firmware/BDT.h:102) [95]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1846', firmware/BDT.h:117) [134]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_2023', firmware/BDT.h:117) [138]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_2024', firmware/BDT.h:117) [140]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_2025', firmware/BDT.h:117) [142]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_2026', firmware/BDT.h:117) [144]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_2027', firmware/BDT.h:117) [146]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_2028', firmware/BDT.h:117) [148]  (1.215 ns)

 <State 6>: 3.408ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1853', firmware/BDT.h:117) [149]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_2030', firmware/BDT.h:117) [152]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_2031', firmware/BDT.h:117) [154]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_2032', firmware/BDT.h:117) [156]  (1.215 ns)

 <State 7>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_992', firmware/BDT.h:104) [83]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2365', firmware/BDT.h:102) [102]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2366', firmware/BDT.h:102) [103]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1856', firmware/BDT.h:117) [155]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_2033', firmware/BDT.h:117) [157]  (0.000 ns)
	'sparsemux' operation 11 bit ('agg_result', firmware/BDT.h:118) [158]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
