# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Problem4.srcs/sources_1/new/BitSlice.v"
verilog xil_defaultlib  "../../../Problem4.srcs/sources_1/new/RCA4Bit.v"
verilog xil_defaultlib  "../../../Problem4.srcs/sources_1/new/Problem4Mod.v"
verilog xil_defaultlib  "../../../Problem4.srcs/sim_1/new/Problem4Sim.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
