<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SHUBv3_MLC_DatalogFusion_GUI: Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal_tim_ex.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript">var page_layout=1;</script>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="side-nav" class="ui-resizable side-nav-resizable"><!-- do not remove this div, it is closed by doxygen! -->
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SHUBv3_MLC_DatalogFusion_GUI<span id="projectnumber">&#160;0.2.6</span>
   </div>
   <div id="projectbrief">ISCA Lab, HMU</div>
  </td>
 </tr>
   <tr><td colspan="2">        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td></tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('stm32wlxx__hal__tim__ex_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">stm32wlxx_hal_tim_ex.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Header file of TIM HAL Extended module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32wlxx__hal__def_8h_source.html">stm32wlxx_hal_def.h</a>&quot;</code><br />
</div>
<p><a href="stm32wlxx__hal__tim__ex_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__HallSensor__InitTypeDef.html">TIM_HallSensor_InitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM Hall sensor Configuration Structure definition.  <a href="structTIM__HallSensor__InitTypeDef.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIMEx__BreakInputConfigTypeDef.html">TIMEx_BreakInputConfigTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM Break/Break2 input configuration.  <a href="structTIMEx__BreakInputConfigTypeDef.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga5156e463b51b1a7d92e6d87c2be4563a" id="r_ga5156e463b51b1a7d92e6d87c2be4563a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Remap.html#ga5156e463b51b1a7d92e6d87c2be4563a">TIM_TIM1_ETR_GPIO</a>&#160;&#160;&#160;0x00000000U                                           /* !&lt; TIM1_ETR is not connected to I/O      */</td></tr>
<tr class="separator:ga5156e463b51b1a7d92e6d87c2be4563a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ee505d5bb6597f4b9430e10ccc82029" id="r_ga7ee505d5bb6597f4b9430e10ccc82029"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Remap.html#ga7ee505d5bb6597f4b9430e10ccc82029">TIM_TIM1_ETR_ADC_AWD1</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gac17b92b42b255c92a9d082d421e7a7b3">TIM1_OR1_ETR_ADC_RMP_0</a>                                /* !&lt; TIM1_ETR is connected to <a class="el" href="group__Peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea">ADC</a> AWD1    */</td></tr>
<tr class="separator:ga7ee505d5bb6597f4b9430e10ccc82029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35f007160ef8ee4d2f0452bf676dbf25" id="r_ga35f007160ef8ee4d2f0452bf676dbf25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Remap.html#ga35f007160ef8ee4d2f0452bf676dbf25">TIM_TIM1_ETR_ADC_AWD2</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga641546126246186fd9010d1853bc9610">TIM1_OR1_ETR_ADC_RMP_1</a>                                /* !&lt; TIM1_ETR is connected to <a class="el" href="group__Peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea">ADC</a> AWD2    */</td></tr>
<tr class="separator:ga35f007160ef8ee4d2f0452bf676dbf25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3651aea15bad2cab82536fd5d3e9327d" id="r_ga3651aea15bad2cab82536fd5d3e9327d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Remap.html#ga3651aea15bad2cab82536fd5d3e9327d">TIM_TIM1_ETR_ADC_AWD3</a>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gac17b92b42b255c92a9d082d421e7a7b3">TIM1_OR1_ETR_ADC_RMP_0</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga641546126246186fd9010d1853bc9610">TIM1_OR1_ETR_ADC_RMP_1</a>)     /* !&lt; TIM1_ETR is connected to <a class="el" href="group__Peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea">ADC</a> AWD3    */</td></tr>
<tr class="separator:ga3651aea15bad2cab82536fd5d3e9327d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3eb3f4f99db6c14b3ce91bebfe8d07" id="r_ga2e3eb3f4f99db6c14b3ce91bebfe8d07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Remap.html#ga2e3eb3f4f99db6c14b3ce91bebfe8d07">TIM_TIM1_ETR_COMP1</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>                                     /* !&lt; TIM1_ETR is connected to <a class="el" href="group__Peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b">COMP1</a> output */</td></tr>
<tr class="separator:ga2e3eb3f4f99db6c14b3ce91bebfe8d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga734d16e8c8e368bedc159f97422e26b9" id="r_ga734d16e8c8e368bedc159f97422e26b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Remap.html#ga734d16e8c8e368bedc159f97422e26b9">TIM_TIM1_ETR_COMP2</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a>                                     /* !&lt; TIM1_ETR is connected to <a class="el" href="group__Peripheral__declaration.html#ga6985fa7e9bb3c2edf15b29b7af210a2b">COMP2</a> output */</td></tr>
<tr class="separator:ga734d16e8c8e368bedc159f97422e26b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d3d7a7e977f98110d2833d2feb7236a" id="r_ga4d3d7a7e977f98110d2833d2feb7236a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Remap.html#ga4d3d7a7e977f98110d2833d2feb7236a">TIM_TIM1_TI1_GPIO</a>&#160;&#160;&#160;0x00000000U                                           /* !&lt; <a class="el" href="group__Peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a> Input capture 1 is connected to I/0      */</td></tr>
<tr class="separator:ga4d3d7a7e977f98110d2833d2feb7236a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabba4a562a6e0f83acf57807e50de0de4" id="r_gabba4a562a6e0f83acf57807e50de0de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Remap.html#gabba4a562a6e0f83acf57807e50de0de4">TIM_TIM1_TI1_COMP1</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga001fc39f08ec583f846e9d2c43ccad24">TIM1_OR1_TI1_RMP</a>                                       /* !&lt; <a class="el" href="group__Peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a> Input capture 1is connected to <a class="el" href="group__Peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b">COMP1</a> OUT */</td></tr>
<tr class="separator:gabba4a562a6e0f83acf57807e50de0de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e1c800a3f8e7eb60b50f446cf321f7" id="r_ga05e1c800a3f8e7eb60b50f446cf321f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Remap.html#ga05e1c800a3f8e7eb60b50f446cf321f7">TIM_TIM2_ETR_GPIO</a>&#160;&#160;&#160;0x00000000U                                           /* !&lt; <a class="el" href="group__Peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a> External trigger ETR is connected to I/O */</td></tr>
<tr class="separator:ga05e1c800a3f8e7eb60b50f446cf321f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906f5f281fa8283e5574b5ec7cb95b62" id="r_ga906f5f281fa8283e5574b5ec7cb95b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Remap.html#ga906f5f281fa8283e5574b5ec7cb95b62">TIM_TIM2_ETR_LSE</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga5c6f7b28b776edc9beac571f9b8f6ebe">TIM2_OR1_ETR_RMP</a>                                      /* !&lt; <a class="el" href="group__Peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a> External trigger ETR is connected to LSE */</td></tr>
<tr class="separator:ga906f5f281fa8283e5574b5ec7cb95b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a125bc7559dc01f8de056e19f11972" id="r_ga79a125bc7559dc01f8de056e19f11972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Remap.html#ga79a125bc7559dc01f8de056e19f11972">TIM_TIM2_ETR_COMP1</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaaa7a4ed17a8432d8c81e31e32dd87e20">TIM2_AF1_ETRSEL_0</a>                                     /* !&lt; TIM2_ETR is connected to <a class="el" href="group__Peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b">COMP1</a> output         */</td></tr>
<tr class="separator:ga79a125bc7559dc01f8de056e19f11972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76dfe019f143b4bff5ba2c2e1a38a387" id="r_ga76dfe019f143b4bff5ba2c2e1a38a387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Remap.html#ga76dfe019f143b4bff5ba2c2e1a38a387">TIM_TIM2_ETR_COMP2</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga6a1413b9834ebc2b96c8eb27b74b0fdc">TIM2_AF1_ETRSEL_1</a>                                     /* !&lt; TIM2_ETR is connected to <a class="el" href="group__Peripheral__declaration.html#ga6985fa7e9bb3c2edf15b29b7af210a2b">COMP2</a> output         */</td></tr>
<tr class="separator:ga76dfe019f143b4bff5ba2c2e1a38a387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11cd0b8d94b5ab46488aa3f2c3769d1f" id="r_ga11cd0b8d94b5ab46488aa3f2c3769d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Remap.html#ga11cd0b8d94b5ab46488aa3f2c3769d1f">TIM_TIM2_TI4_GPIO</a>&#160;&#160;&#160;0x00000000U                                           /* !&lt; TIM2_TI4 is connected to I/O                 */</td></tr>
<tr class="separator:ga11cd0b8d94b5ab46488aa3f2c3769d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10665a31da680e9c23ff66b4e9f85b1e" id="r_ga10665a31da680e9c23ff66b4e9f85b1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Remap.html#ga10665a31da680e9c23ff66b4e9f85b1e">TIM_TIM2_TI4_COMP1</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7588d98b96a166d39ea3af92e1946719">TIM2_OR1_TI4_RMP_0</a>                                    /* !&lt; TIM2_TI4 is connected to <a class="el" href="group__Peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b">COMP1</a> OUT           */</td></tr>
<tr class="separator:ga10665a31da680e9c23ff66b4e9f85b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d384c8a9c0687b64290b54c256a5152" id="r_ga4d384c8a9c0687b64290b54c256a5152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Remap.html#ga4d384c8a9c0687b64290b54c256a5152">TIM_TIM2_TI4_COMP2</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga4192bd67852ce52f4019a9d73078a9d3">TIM2_OR1_TI4_RMP_1</a>                                    /* !&lt; TIM2_TI4 is connected to <a class="el" href="group__Peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b">COMP1</a> OUT           */</td></tr>
<tr class="separator:ga4d384c8a9c0687b64290b54c256a5152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0449ea1c33b15b3f91222fcb3a239559" id="r_ga0449ea1c33b15b3f91222fcb3a239559"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Remap.html#ga0449ea1c33b15b3f91222fcb3a239559">TIM_TIM2_TI4_COMP1_COMP2</a>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7588d98b96a166d39ea3af92e1946719">TIM2_OR1_TI4_RMP_0</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga4192bd67852ce52f4019a9d73078a9d3">TIM2_OR1_TI4_RMP_1</a>)             /* !&lt; TIM2_TI4 is connected to <a class="el" href="group__Peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b">COMP1</a> and <a class="el" href="group__Peripheral__declaration.html#ga6985fa7e9bb3c2edf15b29b7af210a2b">COMP2</a> OUT */</td></tr>
<tr class="separator:ga0449ea1c33b15b3f91222fcb3a239559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4435f9a5d0eb16d1b2b1192ad004392" id="r_gaf4435f9a5d0eb16d1b2b1192ad004392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Remap.html#gaf4435f9a5d0eb16d1b2b1192ad004392">TIM_TIM16_TI1_GPIO</a>&#160;&#160;&#160;0x00000000U                                           /* !&lt; TIM16_TI1 is connected to I/O       */</td></tr>
<tr class="separator:gaf4435f9a5d0eb16d1b2b1192ad004392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga671abe85f9feb1fcee7c2bf05e9245cd" id="r_ga671abe85f9feb1fcee7c2bf05e9245cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Remap.html#ga671abe85f9feb1fcee7c2bf05e9245cd">TIM_TIM16_TI1_LSI</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7594e3dcaf59a34b5c6fdac1518a425e">TIM16_OR1_TI1_RMP_0</a>                                   /* !&lt; TIM16_TI1 is connected to LSI Clock */</td></tr>
<tr class="separator:ga671abe85f9feb1fcee7c2bf05e9245cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabff23fbb0cd0a7f09de517b0469038b0" id="r_gabff23fbb0cd0a7f09de517b0469038b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Remap.html#gabff23fbb0cd0a7f09de517b0469038b0">TIM_TIM16_TI1_LSE</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga20ec6a97a69d7492a26cc6240d2d9f8f">TIM16_OR1_TI1_RMP_1</a>                                   /* !&lt; TIM16_TI1 is connected to LSE Clock */</td></tr>
<tr class="separator:gabff23fbb0cd0a7f09de517b0469038b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23533444072953152f7e9600db5437a6" id="r_ga23533444072953152f7e9600db5437a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Remap.html#ga23533444072953152f7e9600db5437a6">TIM_TIM16_TI1_RTC</a>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7594e3dcaf59a34b5c6fdac1518a425e">TIM16_OR1_TI1_RMP_0</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga20ec6a97a69d7492a26cc6240d2d9f8f">TIM16_OR1_TI1_RMP_1</a>)           /* !&lt; TIM16_TI1 is connected to <a class="el" href="group__Peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>       */</td></tr>
<tr class="separator:ga23533444072953152f7e9600db5437a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab97c8da0527e5686a80a50f906225e02" id="r_gab97c8da0527e5686a80a50f906225e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Remap.html#gab97c8da0527e5686a80a50f906225e02">TIM_TIM17_TI1_GPIO</a>&#160;&#160;&#160;0x00000000U                                           /* !&lt; TIM17_TI1 is connected to I/O       */</td></tr>
<tr class="separator:gab97c8da0527e5686a80a50f906225e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0cb9d4bfcf7ea14d6999e5b4f6b137c" id="r_gae0cb9d4bfcf7ea14d6999e5b4f6b137c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Remap.html#gae0cb9d4bfcf7ea14d6999e5b4f6b137c">TIM_TIM17_TI1_MSI</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga19153e63351a1f8c36766d6f8e6b802c">TIM17_OR1_TI1_RMP_0</a>                                   /* !&lt; TIM17_TI1 is connected to MSI       */</td></tr>
<tr class="separator:gae0cb9d4bfcf7ea14d6999e5b4f6b137c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ab23553152276bb3151f22fee9ba87b" id="r_ga9ab23553152276bb3151f22fee9ba87b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Remap.html#ga9ab23553152276bb3151f22fee9ba87b">TIM_TIM17_TI1_HSE</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gae0d8646efede31a45aaf957a1f1619e2">TIM17_OR1_TI1_RMP_1</a>                                   /* !&lt; TIM17_TI1 is connected to HSE/32    */</td></tr>
<tr class="separator:ga9ab23553152276bb3151f22fee9ba87b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d6fcc0f18c7208728ea9702d2caf434" id="r_ga1d6fcc0f18c7208728ea9702d2caf434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Remap.html#ga1d6fcc0f18c7208728ea9702d2caf434">TIM_TIM17_TI1_MCO</a>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga19153e63351a1f8c36766d6f8e6b802c">TIM17_OR1_TI1_RMP_0</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gae0d8646efede31a45aaf957a1f1619e2">TIM17_OR1_TI1_RMP_1</a>)           /* !&lt; TIM17_TI1 is connected to MCO       */</td></tr>
<tr class="separator:ga1d6fcc0f18c7208728ea9702d2caf434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga729a1c5fd937111405416cb6dc216162" id="r_ga729a1c5fd937111405416cb6dc216162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Break__Input.html#ga729a1c5fd937111405416cb6dc216162">TIM_BREAKINPUT_BRK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:ga729a1c5fd937111405416cb6dc216162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2473abcbfc87ad498da670688ae3573d" id="r_ga2473abcbfc87ad498da670688ae3573d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Break__Input.html#ga2473abcbfc87ad498da670688ae3573d">TIM_BREAKINPUT_BRK2</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="separator:ga2473abcbfc87ad498da670688ae3573d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c925e5a7769a9c0d3bbd15bde096985" id="r_ga7c925e5a7769a9c0d3bbd15bde096985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Break__Input__Source.html#ga7c925e5a7769a9c0d3bbd15bde096985">TIM_BREAKINPUTSOURCE_BKIN</a>&#160;&#160;&#160;0x00000001U                               /* !&lt; An external source (GPIO) is connected to the BKIN pin  */</td></tr>
<tr class="separator:ga7c925e5a7769a9c0d3bbd15bde096985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea744fc5a6aa81792611805716d82757" id="r_gaea744fc5a6aa81792611805716d82757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Break__Input__Source.html#gaea744fc5a6aa81792611805716d82757">TIM_BREAKINPUTSOURCE_COMP1</a>&#160;&#160;&#160;0x00000002U                               /* !&lt; The <a class="el" href="group__Peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b">COMP1</a> output is connected to the break input */</td></tr>
<tr class="separator:gaea744fc5a6aa81792611805716d82757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d172367f5a3845adfda70f2c9de4f46" id="r_ga0d172367f5a3845adfda70f2c9de4f46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Break__Input__Source.html#ga0d172367f5a3845adfda70f2c9de4f46">TIM_BREAKINPUTSOURCE_COMP2</a>&#160;&#160;&#160;0x00000004U                               /* !&lt; The <a class="el" href="group__Peripheral__declaration.html#ga6985fa7e9bb3c2edf15b29b7af210a2b">COMP2</a> output is connected to the break input */</td></tr>
<tr class="separator:ga0d172367f5a3845adfda70f2c9de4f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa95a5b76d66c123e6234803f73dcafdb" id="r_gaa95a5b76d66c123e6234803f73dcafdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Break__Input__Source__Enable.html#gaa95a5b76d66c123e6234803f73dcafdb">TIM_BREAKINPUTSOURCE_DISABLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaa95a5b76d66c123e6234803f73dcafdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf955feb94df5918b6392c0b0a5dbfc45" id="r_gaf955feb94df5918b6392c0b0a5dbfc45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Break__Input__Source__Enable.html#gaf955feb94df5918b6392c0b0a5dbfc45">TIM_BREAKINPUTSOURCE_ENABLE</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:gaf955feb94df5918b6392c0b0a5dbfc45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74e8fc7221fa7e194acb39794b803334" id="r_ga74e8fc7221fa7e194acb39794b803334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Break__Input__Source__Polarity.html#ga74e8fc7221fa7e194acb39794b803334">TIM_BREAKINPUTSOURCE_POLARITY_LOW</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:ga74e8fc7221fa7e194acb39794b803334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0157e9dfd27513767399b58ec78e0693" id="r_ga0157e9dfd27513767399b58ec78e0693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Break__Input__Source__Polarity.html#ga0157e9dfd27513767399b58ec78e0693">TIM_BREAKINPUTSOURCE_POLARITY_HIGH</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga0157e9dfd27513767399b58ec78e0693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga990f4b2287217a017ed8a68f48367985" id="r_ga990f4b2287217a017ed8a68f48367985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Private__Macros.html#ga990f4b2287217a017ed8a68f48367985">IS_TIM_REMAP</a>(__INSTANCE__,  __REMAP__)</td></tr>
<tr class="separator:ga990f4b2287217a017ed8a68f48367985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11038f927b530ed9ff66cbf88b5fe48" id="r_gac11038f927b530ed9ff66cbf88b5fe48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Private__Macros.html#gac11038f927b530ed9ff66cbf88b5fe48">IS_TIM_BREAKINPUT</a>(__BREAKINPUT__)</td></tr>
<tr class="separator:gac11038f927b530ed9ff66cbf88b5fe48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8206e59b599377ce8abb3d806ffcf5a1" id="r_ga8206e59b599377ce8abb3d806ffcf5a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Private__Macros.html#ga8206e59b599377ce8abb3d806ffcf5a1">IS_TIM_BREAKINPUTSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga8206e59b599377ce8abb3d806ffcf5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafea36303ed2332cea12b392d987649e3" id="r_gafea36303ed2332cea12b392d987649e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Private__Macros.html#gafea36303ed2332cea12b392d987649e3">IS_TIM_BREAKINPUTSOURCE_STATE</a>(__STATE__)</td></tr>
<tr class="separator:gafea36303ed2332cea12b392d987649e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga350bdeccbe405fde9ab61b83a53321ea" id="r_ga350bdeccbe405fde9ab61b83a53321ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Private__Macros.html#ga350bdeccbe405fde9ab61b83a53321ea">IS_TIM_BREAKINPUTSOURCE_POLARITY</a>(__POLARITY__)</td></tr>
<tr class="separator:ga350bdeccbe405fde9ab61b83a53321ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga9edc6a00a673eb7c07b0c3cf86a95169" id="r_ga9edc6a00a673eb7c07b0c3cf86a95169"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group1.html#ga9edc6a00a673eb7c07b0c3cf86a95169">HAL_TIMEx_HallSensor_Init</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, <a class="el" href="structTIM__HallSensor__InitTypeDef.html">TIM_HallSensor_InitTypeDef</a> *sConfig)</td></tr>
<tr class="separator:ga9edc6a00a673eb7c07b0c3cf86a95169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f3c18eb8fe53b65b55ec855072631d" id="r_ga61f3c18eb8fe53b65b55ec855072631d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group1.html#ga61f3c18eb8fe53b65b55ec855072631d">HAL_TIMEx_HallSensor_DeInit</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga61f3c18eb8fe53b65b55ec855072631d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d9e7c4bc86e1a1190fda06e04552ea" id="r_ga88d9e7c4bc86e1a1190fda06e04552ea"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group1.html#ga88d9e7c4bc86e1a1190fda06e04552ea">HAL_TIMEx_HallSensor_MspInit</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga88d9e7c4bc86e1a1190fda06e04552ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac19734439bdfa549b7fb5d85f3c0720d" id="r_gac19734439bdfa549b7fb5d85f3c0720d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group1.html#gac19734439bdfa549b7fb5d85f3c0720d">HAL_TIMEx_HallSensor_MspDeInit</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gac19734439bdfa549b7fb5d85f3c0720d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f4bfa2a4b890a2219ca927bbbb455fc" id="r_ga9f4bfa2a4b890a2219ca927bbbb455fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group1.html#ga9f4bfa2a4b890a2219ca927bbbb455fc">HAL_TIMEx_HallSensor_Start</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga9f4bfa2a4b890a2219ca927bbbb455fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga714c2a7a51f4ab61b04df84ab182eb86" id="r_ga714c2a7a51f4ab61b04df84ab182eb86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group1.html#ga714c2a7a51f4ab61b04df84ab182eb86">HAL_TIMEx_HallSensor_Stop</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga714c2a7a51f4ab61b04df84ab182eb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e7068c5bc6fc74e016cc8e990cbb02" id="r_gaf3e7068c5bc6fc74e016cc8e990cbb02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group1.html#gaf3e7068c5bc6fc74e016cc8e990cbb02">HAL_TIMEx_HallSensor_Start_IT</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gaf3e7068c5bc6fc74e016cc8e990cbb02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6ab7ab0cada425a8d4deb637bd2ad71" id="r_gac6ab7ab0cada425a8d4deb637bd2ad71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group1.html#gac6ab7ab0cada425a8d4deb637bd2ad71">HAL_TIMEx_HallSensor_Stop_IT</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gac6ab7ab0cada425a8d4deb637bd2ad71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d0d063498f6888d61411d56380f5211" id="r_ga3d0d063498f6888d61411d56380f5211"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group1.html#ga3d0d063498f6888d61411d56380f5211">HAL_TIMEx_HallSensor_Start_DMA</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, uint32_t *pData, uint16_t Length)</td></tr>
<tr class="separator:ga3d0d063498f6888d61411d56380f5211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab361d1aa6e0eb244886b93908beded6f" id="r_gab361d1aa6e0eb244886b93908beded6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group1.html#gab361d1aa6e0eb244886b93908beded6f">HAL_TIMEx_HallSensor_Stop_DMA</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gab361d1aa6e0eb244886b93908beded6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d25f544564ef28a66dca7ec150de00" id="r_ga56d25f544564ef28a66dca7ec150de00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group2.html#ga56d25f544564ef28a66dca7ec150de00">HAL_TIMEx_OCN_Start</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga56d25f544564ef28a66dca7ec150de00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga576cb1c3e40fc49555f232773cb2cdbc" id="r_ga576cb1c3e40fc49555f232773cb2cdbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group2.html#ga576cb1c3e40fc49555f232773cb2cdbc">HAL_TIMEx_OCN_Stop</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga576cb1c3e40fc49555f232773cb2cdbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f4d7c285095d5293b81d2e11cd991af" id="r_ga2f4d7c285095d5293b81d2e11cd991af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group2.html#ga2f4d7c285095d5293b81d2e11cd991af">HAL_TIMEx_OCN_Start_IT</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga2f4d7c285095d5293b81d2e11cd991af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe91877781dbd7fb9fdd63262e6ea10f" id="r_gabe91877781dbd7fb9fdd63262e6ea10f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group2.html#gabe91877781dbd7fb9fdd63262e6ea10f">HAL_TIMEx_OCN_Stop_IT</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:gabe91877781dbd7fb9fdd63262e6ea10f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf9eba45624d72a463fd0f950cf72964" id="r_gacf9eba45624d72a463fd0f950cf72964"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group2.html#gacf9eba45624d72a463fd0f950cf72964">HAL_TIMEx_OCN_Start_DMA</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)</td></tr>
<tr class="separator:gacf9eba45624d72a463fd0f950cf72964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09216649456d28828492740232b275fd" id="r_ga09216649456d28828492740232b275fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group2.html#ga09216649456d28828492740232b275fd">HAL_TIMEx_OCN_Stop_DMA</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga09216649456d28828492740232b275fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f2b0bb4b66a5acd76eac4e8d32cc498" id="r_ga4f2b0bb4b66a5acd76eac4e8d32cc498"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group3.html#ga4f2b0bb4b66a5acd76eac4e8d32cc498">HAL_TIMEx_PWMN_Start</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga4f2b0bb4b66a5acd76eac4e8d32cc498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f2e27f3fb6d8f42d998e2071e5f0482" id="r_ga0f2e27f3fb6d8f42d998e2071e5f0482"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group3.html#ga0f2e27f3fb6d8f42d998e2071e5f0482">HAL_TIMEx_PWMN_Stop</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga0f2e27f3fb6d8f42d998e2071e5f0482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82f0b53f6b10e6aafc6835178662c488" id="r_ga82f0b53f6b10e6aafc6835178662c488"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group3.html#ga82f0b53f6b10e6aafc6835178662c488">HAL_TIMEx_PWMN_Start_IT</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga82f0b53f6b10e6aafc6835178662c488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13848e20df29fa552ef4f5b69fef20a6" id="r_ga13848e20df29fa552ef4f5b69fef20a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group3.html#ga13848e20df29fa552ef4f5b69fef20a6">HAL_TIMEx_PWMN_Stop_IT</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga13848e20df29fa552ef4f5b69fef20a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac525533dc108ee4915ca93d5a43cb3b5" id="r_gac525533dc108ee4915ca93d5a43cb3b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group3.html#gac525533dc108ee4915ca93d5a43cb3b5">HAL_TIMEx_PWMN_Start_DMA</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)</td></tr>
<tr class="separator:gac525533dc108ee4915ca93d5a43cb3b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10afdfdc5eed2e0288ccb969f48bc0e4" id="r_ga10afdfdc5eed2e0288ccb969f48bc0e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group3.html#ga10afdfdc5eed2e0288ccb969f48bc0e4">HAL_TIMEx_PWMN_Stop_DMA</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga10afdfdc5eed2e0288ccb969f48bc0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41e254708b0215a68acb6e0836d4f8ca" id="r_ga41e254708b0215a68acb6e0836d4f8ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group4.html#ga41e254708b0215a68acb6e0836d4f8ca">HAL_TIMEx_OnePulseN_Start</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, uint32_t OutputChannel)</td></tr>
<tr class="separator:ga41e254708b0215a68acb6e0836d4f8ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42ab805f75ecece735d600e54cabf83" id="r_gaf42ab805f75ecece735d600e54cabf83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group4.html#gaf42ab805f75ecece735d600e54cabf83">HAL_TIMEx_OnePulseN_Stop</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, uint32_t OutputChannel)</td></tr>
<tr class="separator:gaf42ab805f75ecece735d600e54cabf83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga297a97004076cee5734510a0dece7665" id="r_ga297a97004076cee5734510a0dece7665"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group4.html#ga297a97004076cee5734510a0dece7665">HAL_TIMEx_OnePulseN_Start_IT</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, uint32_t OutputChannel)</td></tr>
<tr class="separator:ga297a97004076cee5734510a0dece7665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b6f320c18f453054a5409db6b98254e" id="r_ga5b6f320c18f453054a5409db6b98254e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group4.html#ga5b6f320c18f453054a5409db6b98254e">HAL_TIMEx_OnePulseN_Stop_IT</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, uint32_t OutputChannel)</td></tr>
<tr class="separator:ga5b6f320c18f453054a5409db6b98254e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5802aa4b8b5a79b93b209b0277622ac" id="r_gab5802aa4b8b5a79b93b209b0277622ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group5.html#gab5802aa4b8b5a79b93b209b0277622ac">HAL_TIMEx_ConfigCommutEvent</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, uint32_t InputTrigger, uint32_t CommutationSource)</td></tr>
<tr class="separator:gab5802aa4b8b5a79b93b209b0277622ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9f5f717a203adafb70e66451b4f0472" id="r_gad9f5f717a203adafb70e66451b4f0472"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group5.html#gad9f5f717a203adafb70e66451b4f0472">HAL_TIMEx_ConfigCommutEvent_IT</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, uint32_t InputTrigger, uint32_t CommutationSource)</td></tr>
<tr class="separator:gad9f5f717a203adafb70e66451b4f0472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ab2af489cfc5783e4ddd76a35edde31" id="r_ga6ab2af489cfc5783e4ddd76a35edde31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group5.html#ga6ab2af489cfc5783e4ddd76a35edde31">HAL_TIMEx_ConfigCommutEvent_DMA</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, uint32_t InputTrigger, uint32_t CommutationSource)</td></tr>
<tr class="separator:ga6ab2af489cfc5783e4ddd76a35edde31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga056fd97d3be6c60dcfa12963f6ec8aad" id="r_ga056fd97d3be6c60dcfa12963f6ec8aad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group5.html#ga056fd97d3be6c60dcfa12963f6ec8aad">HAL_TIMEx_MasterConfigSynchronization</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, <a class="el" href="structTIM__MasterConfigTypeDef.html">TIM_MasterConfigTypeDef</a> *sMasterConfig)</td></tr>
<tr class="separator:ga056fd97d3be6c60dcfa12963f6ec8aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4414f3b3dcbed3f21ee3b06d6db9ffa4" id="r_ga4414f3b3dcbed3f21ee3b06d6db9ffa4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group5.html#ga4414f3b3dcbed3f21ee3b06d6db9ffa4">HAL_TIMEx_ConfigBreakDeadTime</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, <a class="el" href="structTIM__BreakDeadTimeConfigTypeDef.html">TIM_BreakDeadTimeConfigTypeDef</a> *sBreakDeadTimeConfig)</td></tr>
<tr class="separator:ga4414f3b3dcbed3f21ee3b06d6db9ffa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd64073fccb41470171d9599ffb699c" id="r_ga7cd64073fccb41470171d9599ffb699c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group5.html#ga7cd64073fccb41470171d9599ffb699c">HAL_TIMEx_ConfigBreakInput</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, uint32_t BreakInput, <a class="el" href="structTIMEx__BreakInputConfigTypeDef.html">TIMEx_BreakInputConfigTypeDef</a> *sBreakInputConfig)</td></tr>
<tr class="separator:ga7cd64073fccb41470171d9599ffb699c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aef10325df17a0d17a3a0a7ebfae383" id="r_ga8aef10325df17a0d17a3a0a7ebfae383"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group5.html#ga8aef10325df17a0d17a3a0a7ebfae383">HAL_TIMEx_GroupChannel5</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, uint32_t Channels)</td></tr>
<tr class="separator:ga8aef10325df17a0d17a3a0a7ebfae383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga683118282daf3aa2e319eb8eea93af31" id="r_ga683118282daf3aa2e319eb8eea93af31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group5.html#ga683118282daf3aa2e319eb8eea93af31">HAL_TIMEx_RemapConfig</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, uint32_t Remap)</td></tr>
<tr class="separator:ga683118282daf3aa2e319eb8eea93af31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016cb04e175f5a27ce01f9d1802c1826" id="r_ga016cb04e175f5a27ce01f9d1802c1826"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group5.html#ga016cb04e175f5a27ce01f9d1802c1826">HAL_TIMEx_DisarmBreakInput</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, uint32_t BreakInput)</td></tr>
<tr class="separator:ga016cb04e175f5a27ce01f9d1802c1826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97991f186d084f95ea75410f2986333a" id="r_ga97991f186d084f95ea75410f2986333a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group5.html#ga97991f186d084f95ea75410f2986333a">HAL_TIMEx_ReArmBreakInput</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, uint32_t BreakInput)</td></tr>
<tr class="separator:ga97991f186d084f95ea75410f2986333a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4189b31d2c006ee33f55f8c6eeba930" id="r_gaa4189b31d2c006ee33f55f8c6eeba930"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group6.html#gaa4189b31d2c006ee33f55f8c6eeba930">HAL_TIMEx_CommutCallback</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gaa4189b31d2c006ee33f55f8c6eeba930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga971ecdc215921771e56ed2c4944dc0b1" id="r_ga971ecdc215921771e56ed2c4944dc0b1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group6.html#ga971ecdc215921771e56ed2c4944dc0b1">HAL_TIMEx_CommutHalfCpltCallback</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga971ecdc215921771e56ed2c4944dc0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d868a55ca7c62c4a5ef85dec514402c" id="r_ga2d868a55ca7c62c4a5ef85dec514402c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group6.html#ga2d868a55ca7c62c4a5ef85dec514402c">HAL_TIMEx_BreakCallback</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga2d868a55ca7c62c4a5ef85dec514402c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1efa3cf97c2c2a7b21a25b55ce2c67fa" id="r_ga1efa3cf97c2c2a7b21a25b55ce2c67fa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group6.html#ga1efa3cf97c2c2a7b21a25b55ce2c67fa">HAL_TIMEx_Break2Callback</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga1efa3cf97c2c2a7b21a25b55ce2c67fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69d56afa939909717370413d35311dbd" id="r_ga69d56afa939909717370413d35311dbd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__TIM__Exported__Types.html#gae0994cf5970e56ca4903e9151f40010c">HAL_TIM_StateTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group7.html#ga69d56afa939909717370413d35311dbd">HAL_TIMEx_HallSensor_GetState</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga69d56afa939909717370413d35311dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8869a865ab7b9572e5ff29ef920080a7" id="r_ga8869a865ab7b9572e5ff29ef920080a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__TIM__Exported__Types.html#ga1a70fcbe9952e18af5c890e216a15f34">HAL_TIM_ChannelStateTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Exported__Functions__Group7.html#ga8869a865ab7b9572e5ff29ef920080a7">HAL_TIMEx_GetChannelNState</a> (<a class="el" href="structTIM__HandleTypeDef.html">TIM_HandleTypeDef</a> *htim, uint32_t ChannelN)</td></tr>
<tr class="separator:ga8869a865ab7b9572e5ff29ef920080a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf473fa38254d62a74a006a781fe0aeb8" id="r_gaf473fa38254d62a74a006a781fe0aeb8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Private__Functions.html#gaf473fa38254d62a74a006a781fe0aeb8">TIMEx_DMACommutationCplt</a> (<a class="el" href="group__DMA__Exported__Types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr class="separator:gaf473fa38254d62a74a006a781fe0aeb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65b7244a1ee94cf20081543377ba8d2a" id="r_ga65b7244a1ee94cf20081543377ba8d2a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMEx__Private__Functions.html#ga65b7244a1ee94cf20081543377ba8d2a">TIMEx_DMACommutationHalfCplt</a> (<a class="el" href="group__DMA__Exported__Types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr class="separator:ga65b7244a1ee94cf20081543377ba8d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of TIM HAL Extended module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<p>Copyright (c) 2020 STMicroelectronics. All rights reserved.</p>
<p>This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS. </p>

<p class="definition">Definition in file <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html">stm32wlxx_hal_tim_ex.h</a>.</p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_28a6ecdd6f5d4685f8b62df88a393c2c.html">STM32WLxx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_8edc0e14bdd6ecfbdb0e77d6b4c08eb4.html">Inc</a></li><li class="navelem"><a class="el" href="stm32wlxx__hal__tim__ex_8h.html">stm32wlxx_hal_tim_ex.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0 </li>
  </ul>
</div>
</body>
</html>
