{"vcs1":{"timestamp_begin":1681609801.022529815, "rt":0.87, "ut":0.21, "st":0.13}}
{"vcselab":{"timestamp_begin":1681609801.923613752, "rt":1.19, "ut":0.18, "st":0.15}}
{"link":{"timestamp_begin":1681609803.136261263, "rt":0.51, "ut":0.07, "st":0.30}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681609800.727350306}
{"VCS_COMP_START_TIME": 1681609800.727350306}
{"VCS_COMP_END_TIME": 1681609804.170009477}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338312}}
{"stitch_vcselab": {"peak_mem": 238988}}
