Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Sat Nov 29 17:16:44 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt basiclights_impl_1.twr basiclights_impl_1.udb -gui -msgset C:/Users/sojayaweera/E155/project/fpga/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 93.1794%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
led_i12/Q                               |          No required time
led_i11/Q                               |          No required time
led_i1/Q                                |          No required time
led_i2/Q                                |          No required time
led_i3/Q                                |          No required time
led_i4/Q                                |          No required time
led_i5/Q                                |          No required time
led_i6/Q                                |          No required time
led_i7/Q                                |          No required time
led_i8/Q                                |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        12
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
pwm_counter_840__i7/SR                  |           No arrival time
{pwm_counter_840__i5/SR   pwm_counter_840__i6/SR}                           
                                        |           No arrival time
{pwm_counter_840__i3/SR   pwm_counter_840__i4/SR}                           
                                        |           No arrival time
{pwm_counter_840__i1/SR   pwm_counter_840__i2/SR}                           
                                        |           No arrival time
pwm_counter_840__i0/SR                  |           No arrival time
{brightness[0]_i1/SR   brightness[0]_i2/SR}                           
                                        |           No arrival time
{edge_count_i0_i0/SR   edge_count_i0_i1/SR}                           
                                        |           No arrival time
{fade_timer_839__i0/SR   fade_timer_839__i1/SR}                           
                                        |           No arrival time
{led_i12/SR   led_i11/SR}               |           No arrival time
{pwm_timer_841__i0/SR   pwm_timer_841__i1/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       104
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
reset_in                                |                     input
square                                  |                     input
led[9]                                  |                    output
led[10]                                 |                    output
led[8]                                  |                    output
led[11]                                 |                    output
led[7]                                  |                    output
led[6]                                  |                    output
led[5]                                  |                    output
led[4]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        14
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc.osc_inst/CLKHF (MPW)             |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{brightness[0]_i31/SP   brightness[0]_i32/SP}              
                                         |    1.707 ns 
{brightness[0]_i29/SP   brightness[0]_i30/SP}              
                                         |    1.707 ns 
{brightness[0]_i27/SP   brightness[0]_i28/SP}              
                                         |    1.707 ns 
{brightness[0]_i25/SP   brightness[0]_i26/SP}              
                                         |    1.707 ns 
{brightness[0]_i77/SP   brightness[0]_i78/SP}              
                                         |    3.465 ns 
{brightness[0]_i75/SP   brightness[0]_i76/SP}              
                                         |    3.465 ns 
{brightness[0]_i63/SP   brightness[0]_i64/SP}              
                                         |    3.465 ns 
{brightness[0]_i15/SP   brightness[0]_i16/SP}              
                                         |    3.544 ns 
{brightness[0]_i13/SP   brightness[0]_i14/SP}              
                                         |    3.544 ns 
{brightness[0]_i11/SP   brightness[0]_i12/SP}              
                                         |    3.544 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : fade_timer_839__i0/Q  (SLICE_R19C14A)
Path End         : {brightness[0]_i31/SP   brightness[0]_i32/SP}  (SLICE_R17C10D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 10
Delay Ratio      : 70.5% (route), 29.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 1.707 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  104     
square_synchronizer/int_osc                                  NET DELAY           5.499                  5.499  104     
{fade_timer_839__i0/CK   fade_timer_839__i1/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fade_timer_839__i0/CK->fade_timer_839__i0/Q
                                          SLICE_R19C14A      CLK_TO_Q0_DELAY     1.388                  6.887  2       
fade_timer[0]                                                NET DELAY           2.075                  8.962  2       
i2_3_lut_adj_18/C->i2_3_lut_adj_18/Z      SLICE_R18C14A      B0_TO_F0_DELAY      0.476                  9.438  1       
n4893                                                        NET DELAY           0.304                  9.742  1       
i966_4_lut/A->i966_4_lut/Z                SLICE_R18C14A      C1_TO_F1_DELAY      0.476                 10.218  1       
n12                                                          NET DELAY           0.304                 10.522  1       
i1_4_lut_adj_19/D->i1_4_lut_adj_19/Z      SLICE_R18C14B      C0_TO_F0_DELAY      0.476                 10.998  1       
n5_adj_323                                                   NET DELAY           0.304                 11.302  1       
i1_4_lut_adj_20/A->i1_4_lut_adj_20/Z      SLICE_R18C14B      C1_TO_F1_DELAY      0.476                 11.778  1       
n5_adj_258                                                   NET DELAY           0.304                 12.082  1       
i975_4_lut/A->i975_4_lut/Z                SLICE_R18C14C      C0_TO_F0_DELAY      0.476                 12.558  1       
n30                                                          NET DELAY           0.304                 12.862  1       
i978_4_lut/D->i978_4_lut/Z                SLICE_R18C14C      C1_TO_F1_DELAY      0.476                 13.338  1       
n36                                                          NET DELAY           0.304                 13.642  1       
i4_4_lut/C->i4_4_lut/Z                    SLICE_R18C14D      C0_TO_F0_DELAY      0.449                 14.091  35      
n4941                                                        NET DELAY           3.952                 18.043  35      
i1_4_lut_adj_41/A->i1_4_lut_adj_41/Z      SLICE_R16C10C      D1_TO_F1_DELAY      0.449                 18.492  9       
n2695                                                        NET DELAY           2.168                 20.660  9       
i1_3_lut_4_lut_adj_35/C->i1_3_lut_4_lut_adj_35/Z
                                          SLICE_R16C10C      D0_TO_F0_DELAY      0.449                 21.109  4       
n3012                                                        NET DELAY           3.318                 24.427  4       
{brightness[0]_i31/SP   brightness[0]_i32/SP}
                                                             ENDPOINT            0.000                 24.427  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  104     
square_synchronizer/int_osc                                  NET DELAY           5.499                 26.332  104     
{brightness[0]_i31/CK   brightness[0]_i32/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(24.426)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    1.707  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fade_timer_839__i0/Q  (SLICE_R19C14A)
Path End         : {brightness[0]_i29/SP   brightness[0]_i30/SP}  (SLICE_R17C10C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 10
Delay Ratio      : 70.5% (route), 29.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 1.707 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  104     
square_synchronizer/int_osc                                  NET DELAY           5.499                  5.499  104     
{fade_timer_839__i0/CK   fade_timer_839__i1/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fade_timer_839__i0/CK->fade_timer_839__i0/Q
                                          SLICE_R19C14A      CLK_TO_Q0_DELAY     1.388                  6.887  2       
fade_timer[0]                                                NET DELAY           2.075                  8.962  2       
i2_3_lut_adj_18/C->i2_3_lut_adj_18/Z      SLICE_R18C14A      B0_TO_F0_DELAY      0.476                  9.438  1       
n4893                                                        NET DELAY           0.304                  9.742  1       
i966_4_lut/A->i966_4_lut/Z                SLICE_R18C14A      C1_TO_F1_DELAY      0.476                 10.218  1       
n12                                                          NET DELAY           0.304                 10.522  1       
i1_4_lut_adj_19/D->i1_4_lut_adj_19/Z      SLICE_R18C14B      C0_TO_F0_DELAY      0.476                 10.998  1       
n5_adj_323                                                   NET DELAY           0.304                 11.302  1       
i1_4_lut_adj_20/A->i1_4_lut_adj_20/Z      SLICE_R18C14B      C1_TO_F1_DELAY      0.476                 11.778  1       
n5_adj_258                                                   NET DELAY           0.304                 12.082  1       
i975_4_lut/A->i975_4_lut/Z                SLICE_R18C14C      C0_TO_F0_DELAY      0.476                 12.558  1       
n30                                                          NET DELAY           0.304                 12.862  1       
i978_4_lut/D->i978_4_lut/Z                SLICE_R18C14C      C1_TO_F1_DELAY      0.476                 13.338  1       
n36                                                          NET DELAY           0.304                 13.642  1       
i4_4_lut/C->i4_4_lut/Z                    SLICE_R18C14D      C0_TO_F0_DELAY      0.449                 14.091  35      
n4941                                                        NET DELAY           3.952                 18.043  35      
i1_4_lut_adj_41/A->i1_4_lut_adj_41/Z      SLICE_R16C10C      D1_TO_F1_DELAY      0.449                 18.492  9       
n2695                                                        NET DELAY           2.168                 20.660  9       
i1_3_lut_4_lut_adj_35/C->i1_3_lut_4_lut_adj_35/Z
                                          SLICE_R16C10C      D0_TO_F0_DELAY      0.449                 21.109  4       
n3012                                                        NET DELAY           3.318                 24.427  4       
{brightness[0]_i29/SP   brightness[0]_i30/SP}
                                                             ENDPOINT            0.000                 24.427  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  104     
square_synchronizer/int_osc                                  NET DELAY           5.499                 26.332  104     
{brightness[0]_i29/CK   brightness[0]_i30/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(24.426)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    1.707  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fade_timer_839__i0/Q  (SLICE_R19C14A)
Path End         : {brightness[0]_i27/SP   brightness[0]_i28/SP}  (SLICE_R16C9D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 10
Delay Ratio      : 70.5% (route), 29.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 1.707 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  104     
square_synchronizer/int_osc                                  NET DELAY           5.499                  5.499  104     
{fade_timer_839__i0/CK   fade_timer_839__i1/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fade_timer_839__i0/CK->fade_timer_839__i0/Q
                                          SLICE_R19C14A      CLK_TO_Q0_DELAY     1.388                  6.887  2       
fade_timer[0]                                                NET DELAY           2.075                  8.962  2       
i2_3_lut_adj_18/C->i2_3_lut_adj_18/Z      SLICE_R18C14A      B0_TO_F0_DELAY      0.476                  9.438  1       
n4893                                                        NET DELAY           0.304                  9.742  1       
i966_4_lut/A->i966_4_lut/Z                SLICE_R18C14A      C1_TO_F1_DELAY      0.476                 10.218  1       
n12                                                          NET DELAY           0.304                 10.522  1       
i1_4_lut_adj_19/D->i1_4_lut_adj_19/Z      SLICE_R18C14B      C0_TO_F0_DELAY      0.476                 10.998  1       
n5_adj_323                                                   NET DELAY           0.304                 11.302  1       
i1_4_lut_adj_20/A->i1_4_lut_adj_20/Z      SLICE_R18C14B      C1_TO_F1_DELAY      0.476                 11.778  1       
n5_adj_258                                                   NET DELAY           0.304                 12.082  1       
i975_4_lut/A->i975_4_lut/Z                SLICE_R18C14C      C0_TO_F0_DELAY      0.476                 12.558  1       
n30                                                          NET DELAY           0.304                 12.862  1       
i978_4_lut/D->i978_4_lut/Z                SLICE_R18C14C      C1_TO_F1_DELAY      0.476                 13.338  1       
n36                                                          NET DELAY           0.304                 13.642  1       
i4_4_lut/C->i4_4_lut/Z                    SLICE_R18C14D      C0_TO_F0_DELAY      0.449                 14.091  35      
n4941                                                        NET DELAY           3.952                 18.043  35      
i1_4_lut_adj_41/A->i1_4_lut_adj_41/Z      SLICE_R16C10C      D1_TO_F1_DELAY      0.449                 18.492  9       
n2695                                                        NET DELAY           2.168                 20.660  9       
i1_3_lut_4_lut_adj_35/C->i1_3_lut_4_lut_adj_35/Z
                                          SLICE_R16C10C      D0_TO_F0_DELAY      0.449                 21.109  4       
n3012                                                        NET DELAY           3.318                 24.427  4       
{brightness[0]_i27/SP   brightness[0]_i28/SP}
                                                             ENDPOINT            0.000                 24.427  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  104     
square_synchronizer/int_osc                                  NET DELAY           5.499                 26.332  104     
{brightness[0]_i27/CK   brightness[0]_i28/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(24.426)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    1.707  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fade_timer_839__i0/Q  (SLICE_R19C14A)
Path End         : {brightness[0]_i25/SP   brightness[0]_i26/SP}  (SLICE_R16C10D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 10
Delay Ratio      : 70.5% (route), 29.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 1.707 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  104     
square_synchronizer/int_osc                                  NET DELAY           5.499                  5.499  104     
{fade_timer_839__i0/CK   fade_timer_839__i1/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fade_timer_839__i0/CK->fade_timer_839__i0/Q
                                          SLICE_R19C14A      CLK_TO_Q0_DELAY     1.388                  6.887  2       
fade_timer[0]                                                NET DELAY           2.075                  8.962  2       
i2_3_lut_adj_18/C->i2_3_lut_adj_18/Z      SLICE_R18C14A      B0_TO_F0_DELAY      0.476                  9.438  1       
n4893                                                        NET DELAY           0.304                  9.742  1       
i966_4_lut/A->i966_4_lut/Z                SLICE_R18C14A      C1_TO_F1_DELAY      0.476                 10.218  1       
n12                                                          NET DELAY           0.304                 10.522  1       
i1_4_lut_adj_19/D->i1_4_lut_adj_19/Z      SLICE_R18C14B      C0_TO_F0_DELAY      0.476                 10.998  1       
n5_adj_323                                                   NET DELAY           0.304                 11.302  1       
i1_4_lut_adj_20/A->i1_4_lut_adj_20/Z      SLICE_R18C14B      C1_TO_F1_DELAY      0.476                 11.778  1       
n5_adj_258                                                   NET DELAY           0.304                 12.082  1       
i975_4_lut/A->i975_4_lut/Z                SLICE_R18C14C      C0_TO_F0_DELAY      0.476                 12.558  1       
n30                                                          NET DELAY           0.304                 12.862  1       
i978_4_lut/D->i978_4_lut/Z                SLICE_R18C14C      C1_TO_F1_DELAY      0.476                 13.338  1       
n36                                                          NET DELAY           0.304                 13.642  1       
i4_4_lut/C->i4_4_lut/Z                    SLICE_R18C14D      C0_TO_F0_DELAY      0.449                 14.091  35      
n4941                                                        NET DELAY           3.952                 18.043  35      
i1_4_lut_adj_41/A->i1_4_lut_adj_41/Z      SLICE_R16C10C      D1_TO_F1_DELAY      0.449                 18.492  9       
n2695                                                        NET DELAY           2.168                 20.660  9       
i1_3_lut_4_lut_adj_35/C->i1_3_lut_4_lut_adj_35/Z
                                          SLICE_R16C10C      D0_TO_F0_DELAY      0.449                 21.109  4       
n3012                                                        NET DELAY           3.318                 24.427  4       
{brightness[0]_i25/SP   brightness[0]_i26/SP}
                                                             ENDPOINT            0.000                 24.427  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  104     
square_synchronizer/int_osc                                  NET DELAY           5.499                 26.332  104     
{brightness[0]_i25/CK   brightness[0]_i26/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(24.426)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    1.707  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fade_timer_839__i0/Q  (SLICE_R19C14A)
Path End         : {brightness[0]_i77/SP   brightness[0]_i78/SP}  (SLICE_R15C9A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 10
Delay Ratio      : 67.3% (route), 32.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 3.465 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  104     
square_synchronizer/int_osc                                  NET DELAY           5.499                  5.499  104     
{fade_timer_839__i0/CK   fade_timer_839__i1/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fade_timer_839__i0/CK->fade_timer_839__i0/Q
                                          SLICE_R19C14A      CLK_TO_Q0_DELAY     1.388                  6.887  2       
fade_timer[0]                                                NET DELAY           2.075                  8.962  2       
i2_3_lut_adj_18/C->i2_3_lut_adj_18/Z      SLICE_R18C14A      B0_TO_F0_DELAY      0.476                  9.438  1       
n4893                                                        NET DELAY           0.304                  9.742  1       
i966_4_lut/A->i966_4_lut/Z                SLICE_R18C14A      C1_TO_F1_DELAY      0.476                 10.218  1       
n12                                                          NET DELAY           0.304                 10.522  1       
i1_4_lut_adj_19/D->i1_4_lut_adj_19/Z      SLICE_R18C14B      C0_TO_F0_DELAY      0.476                 10.998  1       
n5_adj_323                                                   NET DELAY           0.304                 11.302  1       
i1_4_lut_adj_20/A->i1_4_lut_adj_20/Z      SLICE_R18C14B      C1_TO_F1_DELAY      0.476                 11.778  1       
n5_adj_258                                                   NET DELAY           0.304                 12.082  1       
i975_4_lut/A->i975_4_lut/Z                SLICE_R18C14C      C0_TO_F0_DELAY      0.476                 12.558  1       
n30                                                          NET DELAY           0.304                 12.862  1       
i978_4_lut/D->i978_4_lut/Z                SLICE_R18C14C      C1_TO_F1_DELAY      0.476                 13.338  1       
n36                                                          NET DELAY           0.304                 13.642  1       
i4_4_lut/C->i4_4_lut/Z                    SLICE_R18C14D      C0_TO_F0_DELAY      0.449                 14.091  35      
n4941                                                        NET DELAY           3.952                 18.043  35      
i1_4_lut_adj_8/A->i1_4_lut_adj_8/Z        SLICE_R15C10C      D0_TO_F0_DELAY      0.476                 18.519  9       
n2791                                                        NET DELAY           0.304                 18.823  9       
i4561_3_lut_4_lut/C->i4561_3_lut_4_lut/Z  SLICE_R15C10C      C1_TO_F1_DELAY      0.449                 19.272  4       
n3118                                                        NET DELAY           3.397                 22.669  4       
{brightness[0]_i77/SP   brightness[0]_i78/SP}
                                                             ENDPOINT            0.000                 22.669  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  104     
square_synchronizer/int_osc                                  NET DELAY           5.499                 26.332  104     
{brightness[0]_i77/CK   brightness[0]_i78/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(22.668)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.465  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fade_timer_839__i0/Q  (SLICE_R19C14A)
Path End         : {brightness[0]_i75/SP   brightness[0]_i76/SP}  (SLICE_R15C9B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 10
Delay Ratio      : 67.3% (route), 32.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 3.465 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  104     
square_synchronizer/int_osc                                  NET DELAY           5.499                  5.499  104     
{fade_timer_839__i0/CK   fade_timer_839__i1/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fade_timer_839__i0/CK->fade_timer_839__i0/Q
                                          SLICE_R19C14A      CLK_TO_Q0_DELAY     1.388                  6.887  2       
fade_timer[0]                                                NET DELAY           2.075                  8.962  2       
i2_3_lut_adj_18/C->i2_3_lut_adj_18/Z      SLICE_R18C14A      B0_TO_F0_DELAY      0.476                  9.438  1       
n4893                                                        NET DELAY           0.304                  9.742  1       
i966_4_lut/A->i966_4_lut/Z                SLICE_R18C14A      C1_TO_F1_DELAY      0.476                 10.218  1       
n12                                                          NET DELAY           0.304                 10.522  1       
i1_4_lut_adj_19/D->i1_4_lut_adj_19/Z      SLICE_R18C14B      C0_TO_F0_DELAY      0.476                 10.998  1       
n5_adj_323                                                   NET DELAY           0.304                 11.302  1       
i1_4_lut_adj_20/A->i1_4_lut_adj_20/Z      SLICE_R18C14B      C1_TO_F1_DELAY      0.476                 11.778  1       
n5_adj_258                                                   NET DELAY           0.304                 12.082  1       
i975_4_lut/A->i975_4_lut/Z                SLICE_R18C14C      C0_TO_F0_DELAY      0.476                 12.558  1       
n30                                                          NET DELAY           0.304                 12.862  1       
i978_4_lut/D->i978_4_lut/Z                SLICE_R18C14C      C1_TO_F1_DELAY      0.476                 13.338  1       
n36                                                          NET DELAY           0.304                 13.642  1       
i4_4_lut/C->i4_4_lut/Z                    SLICE_R18C14D      C0_TO_F0_DELAY      0.449                 14.091  35      
n4941                                                        NET DELAY           3.952                 18.043  35      
i1_4_lut_adj_8/A->i1_4_lut_adj_8/Z        SLICE_R15C10C      D0_TO_F0_DELAY      0.476                 18.519  9       
n2791                                                        NET DELAY           0.304                 18.823  9       
i4561_3_lut_4_lut/C->i4561_3_lut_4_lut/Z  SLICE_R15C10C      C1_TO_F1_DELAY      0.449                 19.272  4       
n3118                                                        NET DELAY           3.397                 22.669  4       
{brightness[0]_i75/SP   brightness[0]_i76/SP}
                                                             ENDPOINT            0.000                 22.669  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  104     
square_synchronizer/int_osc                                  NET DELAY           5.499                 26.332  104     
{brightness[0]_i75/CK   brightness[0]_i76/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(22.668)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.465  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fade_timer_839__i0/Q  (SLICE_R19C14A)
Path End         : {brightness[0]_i63/SP   brightness[0]_i64/SP}  (SLICE_R14C12A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 10
Delay Ratio      : 67.3% (route), 32.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 3.465 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  104     
square_synchronizer/int_osc                                  NET DELAY           5.499                  5.499  104     
{fade_timer_839__i0/CK   fade_timer_839__i1/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fade_timer_839__i0/CK->fade_timer_839__i0/Q
                                          SLICE_R19C14A      CLK_TO_Q0_DELAY     1.388                  6.887  2       
fade_timer[0]                                                NET DELAY           2.075                  8.962  2       
i2_3_lut_adj_18/C->i2_3_lut_adj_18/Z      SLICE_R18C14A      B0_TO_F0_DELAY      0.476                  9.438  1       
n4893                                                        NET DELAY           0.304                  9.742  1       
i966_4_lut/A->i966_4_lut/Z                SLICE_R18C14A      C1_TO_F1_DELAY      0.476                 10.218  1       
n12                                                          NET DELAY           0.304                 10.522  1       
i1_4_lut_adj_19/D->i1_4_lut_adj_19/Z      SLICE_R18C14B      C0_TO_F0_DELAY      0.476                 10.998  1       
n5_adj_323                                                   NET DELAY           0.304                 11.302  1       
i1_4_lut_adj_20/A->i1_4_lut_adj_20/Z      SLICE_R18C14B      C1_TO_F1_DELAY      0.476                 11.778  1       
n5_adj_258                                                   NET DELAY           0.304                 12.082  1       
i975_4_lut/A->i975_4_lut/Z                SLICE_R18C14C      C0_TO_F0_DELAY      0.476                 12.558  1       
n30                                                          NET DELAY           0.304                 12.862  1       
i978_4_lut/D->i978_4_lut/Z                SLICE_R18C14C      C1_TO_F1_DELAY      0.476                 13.338  1       
n36                                                          NET DELAY           0.304                 13.642  1       
i4_4_lut/C->i4_4_lut/Z                    SLICE_R18C14D      C0_TO_F0_DELAY      0.449                 14.091  35      
n4941                                                        NET DELAY           3.357                 17.448  35      
i1_4_lut_adj_14/A->i1_4_lut_adj_14/Z      SLICE_R14C12D      D0_TO_F0_DELAY      0.476                 17.924  9       
n2759                                                        NET DELAY           0.304                 18.228  9       
i4573_3_lut_4_lut/C->i4573_3_lut_4_lut/Z  SLICE_R14C12D      C1_TO_F1_DELAY      0.449                 18.677  4       
n3084                                                        NET DELAY           3.992                 22.669  4       
{brightness[0]_i63/SP   brightness[0]_i64/SP}
                                                             ENDPOINT            0.000                 22.669  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  104     
square_synchronizer/int_osc                                  NET DELAY           5.499                 26.332  104     
{brightness[0]_i63/CK   brightness[0]_i64/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(22.668)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.465  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fade_timer_839__i0/Q  (SLICE_R19C14A)
Path End         : {brightness[0]_i15/SP   brightness[0]_i16/SP}  (SLICE_R16C21D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 10
Delay Ratio      : 67.1% (route), 32.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 3.544 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  104     
square_synchronizer/int_osc                                  NET DELAY           5.499                  5.499  104     
{fade_timer_839__i0/CK   fade_timer_839__i1/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fade_timer_839__i0/CK->fade_timer_839__i0/Q
                                          SLICE_R19C14A      CLK_TO_Q0_DELAY     1.388                  6.887  2       
fade_timer[0]                                                NET DELAY           2.075                  8.962  2       
i2_3_lut_adj_18/C->i2_3_lut_adj_18/Z      SLICE_R18C14A      B0_TO_F0_DELAY      0.476                  9.438  1       
n4893                                                        NET DELAY           0.304                  9.742  1       
i966_4_lut/A->i966_4_lut/Z                SLICE_R18C14A      C1_TO_F1_DELAY      0.476                 10.218  1       
n12                                                          NET DELAY           0.304                 10.522  1       
i1_4_lut_adj_19/D->i1_4_lut_adj_19/Z      SLICE_R18C14B      C0_TO_F0_DELAY      0.476                 10.998  1       
n5_adj_323                                                   NET DELAY           0.304                 11.302  1       
i1_4_lut_adj_20/A->i1_4_lut_adj_20/Z      SLICE_R18C14B      C1_TO_F1_DELAY      0.476                 11.778  1       
n5_adj_258                                                   NET DELAY           0.304                 12.082  1       
i975_4_lut/A->i975_4_lut/Z                SLICE_R18C14C      C0_TO_F0_DELAY      0.476                 12.558  1       
n30                                                          NET DELAY           0.304                 12.862  1       
i978_4_lut/D->i978_4_lut/Z                SLICE_R18C14C      C1_TO_F1_DELAY      0.476                 13.338  1       
n36                                                          NET DELAY           0.304                 13.642  1       
i4_4_lut/C->i4_4_lut/Z                    SLICE_R18C14D      C0_TO_F0_DELAY      0.449                 14.091  35      
n4941                                                        NET DELAY           3.873                 17.964  35      
i1_4_lut_adj_9/A->i1_4_lut_adj_9/Z        SLICE_R16C20C      D0_TO_F0_DELAY      0.476                 18.440  9       
n2663                                                        NET DELAY           0.304                 18.744  9       
i4582_3_lut_4_lut/C->i4582_3_lut_4_lut/Z  SLICE_R16C20C      C1_TO_F1_DELAY      0.449                 19.193  4       
n2976                                                        NET DELAY           3.397                 22.590  4       
{brightness[0]_i15/SP   brightness[0]_i16/SP}
                                                             ENDPOINT            0.000                 22.590  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  104     
square_synchronizer/int_osc                                  NET DELAY           5.499                 26.332  104     
{brightness[0]_i15/CK   brightness[0]_i16/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(22.589)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.544  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fade_timer_839__i0/Q  (SLICE_R19C14A)
Path End         : {brightness[0]_i13/SP   brightness[0]_i14/SP}  (SLICE_R16C21B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 10
Delay Ratio      : 67.1% (route), 32.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 3.544 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  104     
square_synchronizer/int_osc                                  NET DELAY           5.499                  5.499  104     
{fade_timer_839__i0/CK   fade_timer_839__i1/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fade_timer_839__i0/CK->fade_timer_839__i0/Q
                                          SLICE_R19C14A      CLK_TO_Q0_DELAY     1.388                  6.887  2       
fade_timer[0]                                                NET DELAY           2.075                  8.962  2       
i2_3_lut_adj_18/C->i2_3_lut_adj_18/Z      SLICE_R18C14A      B0_TO_F0_DELAY      0.476                  9.438  1       
n4893                                                        NET DELAY           0.304                  9.742  1       
i966_4_lut/A->i966_4_lut/Z                SLICE_R18C14A      C1_TO_F1_DELAY      0.476                 10.218  1       
n12                                                          NET DELAY           0.304                 10.522  1       
i1_4_lut_adj_19/D->i1_4_lut_adj_19/Z      SLICE_R18C14B      C0_TO_F0_DELAY      0.476                 10.998  1       
n5_adj_323                                                   NET DELAY           0.304                 11.302  1       
i1_4_lut_adj_20/A->i1_4_lut_adj_20/Z      SLICE_R18C14B      C1_TO_F1_DELAY      0.476                 11.778  1       
n5_adj_258                                                   NET DELAY           0.304                 12.082  1       
i975_4_lut/A->i975_4_lut/Z                SLICE_R18C14C      C0_TO_F0_DELAY      0.476                 12.558  1       
n30                                                          NET DELAY           0.304                 12.862  1       
i978_4_lut/D->i978_4_lut/Z                SLICE_R18C14C      C1_TO_F1_DELAY      0.476                 13.338  1       
n36                                                          NET DELAY           0.304                 13.642  1       
i4_4_lut/C->i4_4_lut/Z                    SLICE_R18C14D      C0_TO_F0_DELAY      0.449                 14.091  35      
n4941                                                        NET DELAY           3.873                 17.964  35      
i1_4_lut_adj_9/A->i1_4_lut_adj_9/Z        SLICE_R16C20C      D0_TO_F0_DELAY      0.476                 18.440  9       
n2663                                                        NET DELAY           0.304                 18.744  9       
i4582_3_lut_4_lut/C->i4582_3_lut_4_lut/Z  SLICE_R16C20C      C1_TO_F1_DELAY      0.449                 19.193  4       
n2976                                                        NET DELAY           3.397                 22.590  4       
{brightness[0]_i13/SP   brightness[0]_i14/SP}
                                                             ENDPOINT            0.000                 22.590  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  104     
square_synchronizer/int_osc                                  NET DELAY           5.499                 26.332  104     
{brightness[0]_i13/CK   brightness[0]_i14/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(22.589)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.544  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fade_timer_839__i0/Q  (SLICE_R19C14A)
Path End         : {brightness[0]_i11/SP   brightness[0]_i12/SP}  (SLICE_R16C21A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 10
Delay Ratio      : 67.1% (route), 32.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 3.544 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  104     
square_synchronizer/int_osc                                  NET DELAY           5.499                  5.499  104     
{fade_timer_839__i0/CK   fade_timer_839__i1/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fade_timer_839__i0/CK->fade_timer_839__i0/Q
                                          SLICE_R19C14A      CLK_TO_Q0_DELAY     1.388                  6.887  2       
fade_timer[0]                                                NET DELAY           2.075                  8.962  2       
i2_3_lut_adj_18/C->i2_3_lut_adj_18/Z      SLICE_R18C14A      B0_TO_F0_DELAY      0.476                  9.438  1       
n4893                                                        NET DELAY           0.304                  9.742  1       
i966_4_lut/A->i966_4_lut/Z                SLICE_R18C14A      C1_TO_F1_DELAY      0.476                 10.218  1       
n12                                                          NET DELAY           0.304                 10.522  1       
i1_4_lut_adj_19/D->i1_4_lut_adj_19/Z      SLICE_R18C14B      C0_TO_F0_DELAY      0.476                 10.998  1       
n5_adj_323                                                   NET DELAY           0.304                 11.302  1       
i1_4_lut_adj_20/A->i1_4_lut_adj_20/Z      SLICE_R18C14B      C1_TO_F1_DELAY      0.476                 11.778  1       
n5_adj_258                                                   NET DELAY           0.304                 12.082  1       
i975_4_lut/A->i975_4_lut/Z                SLICE_R18C14C      C0_TO_F0_DELAY      0.476                 12.558  1       
n30                                                          NET DELAY           0.304                 12.862  1       
i978_4_lut/D->i978_4_lut/Z                SLICE_R18C14C      C1_TO_F1_DELAY      0.476                 13.338  1       
n36                                                          NET DELAY           0.304                 13.642  1       
i4_4_lut/C->i4_4_lut/Z                    SLICE_R18C14D      C0_TO_F0_DELAY      0.449                 14.091  35      
n4941                                                        NET DELAY           3.873                 17.964  35      
i1_4_lut_adj_9/A->i1_4_lut_adj_9/Z        SLICE_R16C20C      D0_TO_F0_DELAY      0.476                 18.440  9       
n2663                                                        NET DELAY           0.304                 18.744  9       
i4582_3_lut_4_lut/C->i4582_3_lut_4_lut/Z  SLICE_R16C20C      C1_TO_F1_DELAY      0.449                 19.193  4       
n2976                                                        NET DELAY           3.397                 22.590  4       
{brightness[0]_i11/SP   brightness[0]_i12/SP}
                                                             ENDPOINT            0.000                 22.590  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  104     
square_synchronizer/int_osc                                  NET DELAY           5.499                 26.332  104     
{brightness[0]_i11/CK   brightness[0]_i12/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(22.589)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.544  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
square_synchronizer/sync2/D              |    1.743 ns 
timer_i0_i16/D                           |    1.743 ns 
edge_count_latched_i0_i5/D               |    1.743 ns 
edge_count_latched_i0_i4/D               |    1.743 ns 
edge_count_latched_i0_i7/D               |    1.743 ns 
bucket_display_i0_i1/D                   |    1.743 ns 
bucket_display_i0_i3/D                   |    1.743 ns 
pwm_counter_840__i5/D                    |    1.913 ns 
pwm_counter_840__i6/D                    |    1.913 ns 
pwm_counter_840__i7/D                    |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : square_synchronizer/sync1_c/Q  (SLICE_R22C6A)
Path End         : square_synchronizer/sync2/D  (SLICE_R22C6A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  105     
square_synchronizer/int_osc                                  NET DELAY        3.084                  3.084  105     
{square_synchronizer/sync1_c/CK   square_synchronizer/sync2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
square_synchronizer/sync1_c/CK->square_synchronizer/sync1_c/Q
                                          SLICE_R22C6A       CLK_TO_Q0_DELAY  0.779                  3.863  1       
square_synchronizer/sync1                                    NET DELAY        0.712                  4.575  1       
SLICE_294/D1->SLICE_294/F1                SLICE_R22C6A       D1_TO_F1_DELAY   0.252                  4.827  1       
square_synchronizer.sync1.sig_010.FeedThruLUT
                                                             NET DELAY        0.000                  4.827  1       
square_synchronizer/sync2/D                                  ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  105     
square_synchronizer/int_osc                                  NET DELAY        3.084                  3.084  105     
{square_synchronizer/sync1_c/CK   square_synchronizer/sync2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state__i1/Q  (SLICE_R17C8C)
Path End         : timer_i0_i16/D  (SLICE_R17C8A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  105     
square_synchronizer/int_osc                                  NET DELAY        3.084                  3.084  105     
state__i1/CK                                                 CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
state__i1/CK->state__i1/Q                 SLICE_R17C8C       CLK_TO_Q1_DELAY  0.779                  3.863  56      
state[0]                                                     NET DELAY        0.712                  4.575  56      
i1906_2_lut/B->i1906_2_lut/Z              SLICE_R17C8A       D0_TO_F0_DELAY   0.252                  4.827  1       
timer_25__N_2[16]                                            NET DELAY        0.000                  4.827  1       
timer_i0_i16/D                                               ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  105     
square_synchronizer/int_osc                                  NET DELAY        3.084                  3.084  105     
{timer_i0_i16/CK   timer_i0_i17/CK}                          CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : edge_count_i0_i5/Q  (SLICE_R22C16C)
Path End         : edge_count_latched_i0_i5/D  (SLICE_R21C16B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  105     
square_synchronizer/int_osc                                  NET DELAY        3.084                  3.084  105     
{edge_count_i0_i5/CK   edge_count_i0_i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
edge_count_i0_i5/CK->edge_count_i0_i5/Q   SLICE_R22C16C      CLK_TO_Q0_DELAY  0.779                  3.863  2       
edge_count[5]                                                NET DELAY        0.712                  4.575  2       
SLICE_116/D0->SLICE_116/F0                SLICE_R21C16B      D0_TO_F0_DELAY   0.252                  4.827  1       
edge_count[5].sig_003.FeedThruLUT                            NET DELAY        0.000                  4.827  1       
edge_count_latched_i0_i5/D                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  105     
square_synchronizer/int_osc                                  NET DELAY        3.084                  3.084  105     
{edge_count_latched_i0_i5/CK   edge_count_latched_i0_i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : edge_count_i0_i4/Q  (SLICE_R22C16C)
Path End         : edge_count_latched_i0_i4/D  (SLICE_R21C16B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  105     
square_synchronizer/int_osc                                  NET DELAY        3.084                  3.084  105     
{edge_count_i0_i5/CK   edge_count_i0_i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
edge_count_i0_i4/CK->edge_count_i0_i4/Q   SLICE_R22C16C      CLK_TO_Q1_DELAY  0.779                  3.863  2       
edge_count[4]                                                NET DELAY        0.712                  4.575  2       
SLICE_116/D1->SLICE_116/F1                SLICE_R21C16B      D1_TO_F1_DELAY   0.252                  4.827  1       
edge_count[4].sig_004.FeedThruLUT                            NET DELAY        0.000                  4.827  1       
edge_count_latched_i0_i4/D                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  105     
square_synchronizer/int_osc                                  NET DELAY        3.084                  3.084  105     
{edge_count_latched_i0_i5/CK   edge_count_latched_i0_i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : edge_count_i0_i7/Q  (SLICE_R23C18C)
Path End         : edge_count_latched_i0_i7/D  (SLICE_R23C17D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  105     
square_synchronizer/int_osc                                  NET DELAY        3.084                  3.084  105     
{edge_count_i0_i7/CK   edge_count_i0_i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
edge_count_i0_i7/CK->edge_count_i0_i7/Q   SLICE_R23C18C      CLK_TO_Q0_DELAY  0.779                  3.863  2       
edge_count[7]                                                NET DELAY        0.712                  4.575  2       
SLICE_114/D0->SLICE_114/F0                SLICE_R23C17D      D0_TO_F0_DELAY   0.252                  4.827  1       
edge_count[7].sig_001.FeedThruLUT                            NET DELAY        0.000                  4.827  1       
edge_count_latched_i0_i7/D                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  105     
square_synchronizer/int_osc                                  NET DELAY        3.084                  3.084  105     
{edge_count_latched_i0_i7/CK   edge_count_latched_i0_i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : edge_count_latched_i0_i7/Q  (SLICE_R23C17D)
Path End         : bucket_display_i0_i1/D  (SLICE_R22C18C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  105     
square_synchronizer/int_osc                                  NET DELAY        3.084                  3.084  105     
{edge_count_latched_i0_i7/CK   edge_count_latched_i0_i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
edge_count_latched_i0_i7/CK->edge_count_latched_i0_i7/Q
                                          SLICE_R23C17D      CLK_TO_Q0_DELAY  0.779                  3.863  10      
edge_count_latched[7]                                        NET DELAY        0.712                  4.575  10      
i2022_4_lut_4_lut/A->i2022_4_lut_4_lut/Z  SLICE_R22C18C      D0_TO_F0_DELAY   0.252                  4.827  1       
bucket[1]                                                    NET DELAY        0.000                  4.827  1       
bucket_display_i0_i1/D                                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  105     
square_synchronizer/int_osc                                  NET DELAY        3.084                  3.084  105     
{bucket_display_i0_i1/CK   bucket_display_i0_i0/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : edge_count_latched_i0_i5/Q  (SLICE_R21C16B)
Path End         : bucket_display_i0_i3/D  (SLICE_R21C16A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  105     
square_synchronizer/int_osc                                  NET DELAY        3.084                  3.084  105     
{edge_count_latched_i0_i5/CK   edge_count_latched_i0_i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
edge_count_latched_i0_i5/CK->edge_count_latched_i0_i5/Q
                                          SLICE_R21C16B      CLK_TO_Q0_DELAY  0.779                  3.863  12      
edge_count_latched[5]                                        NET DELAY        0.712                  4.575  12      
i2193_4_lut/C->i2193_4_lut/Z              SLICE_R21C16A      D0_TO_F0_DELAY   0.252                  4.827  1       
bucket[3]                                                    NET DELAY        0.000                  4.827  1       
bucket_display_i0_i3/D                                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  105     
square_synchronizer/int_osc                                  NET DELAY        3.084                  3.084  105     
{bucket_display_i0_i3/CK   bucket_display_i0_i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_counter_840__i5/Q  (SLICE_R14C20D)
Path End         : pwm_counter_840__i5/D  (SLICE_R14C20D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  105     
square_synchronizer/int_osc                                  NET DELAY        3.084                  3.084  105     
{pwm_counter_840__i5/CK   pwm_counter_840__i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
pwm_counter_840__i5/CK->pwm_counter_840__i5/Q
                                          SLICE_R14C20D      CLK_TO_Q0_DELAY  0.779                  3.863  13      
pwm_counter[5]                                               NET DELAY        0.882                  4.745  13      
pwm_counter_840_add_4_7/C0->pwm_counter_840_add_4_7/S0
                                          SLICE_R14C20D      C0_TO_F0_DELAY   0.252                  4.997  1       
pwm_counter_7__N_152[5]                                      NET DELAY        0.000                  4.997  1       
pwm_counter_840__i5/D                                        ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  105     
square_synchronizer/int_osc                                  NET DELAY        3.084                  3.084  105     
{pwm_counter_840__i5/CK   pwm_counter_840__i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_counter_840__i6/Q  (SLICE_R14C20D)
Path End         : pwm_counter_840__i6/D  (SLICE_R14C20D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  105     
square_synchronizer/int_osc                                  NET DELAY        3.084                  3.084  105     
{pwm_counter_840__i5/CK   pwm_counter_840__i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
pwm_counter_840__i6/CK->pwm_counter_840__i6/Q
                                          SLICE_R14C20D      CLK_TO_Q1_DELAY  0.779                  3.863  13      
pwm_counter[6]                                               NET DELAY        0.882                  4.745  13      
pwm_counter_840_add_4_7/C1->pwm_counter_840_add_4_7/S1
                                          SLICE_R14C20D      C1_TO_F1_DELAY   0.252                  4.997  1       
pwm_counter_7__N_152[6]                                      NET DELAY        0.000                  4.997  1       
pwm_counter_840__i6/D                                        ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  105     
square_synchronizer/int_osc                                  NET DELAY        3.084                  3.084  105     
{pwm_counter_840__i5/CK   pwm_counter_840__i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pwm_counter_840__i7/Q  (SLICE_R14C21A)
Path End         : pwm_counter_840__i7/D  (SLICE_R14C21A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  105     
square_synchronizer/int_osc                                  NET DELAY        3.084                  3.084  105     
pwm_counter_840__i7/CK                                       CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
pwm_counter_840__i7/CK->pwm_counter_840__i7/Q
                                          SLICE_R14C21A      CLK_TO_Q0_DELAY  0.779                  3.863  13      
pwm_counter[7]                                               NET DELAY        0.882                  4.745  13      
pwm_counter_840_add_4_9/C0->pwm_counter_840_add_4_9/S0
                                          SLICE_R14C21A      C0_TO_F0_DELAY   0.252                  4.997  1       
pwm_counter_7__N_152[7]                                      NET DELAY        0.000                  4.997  1       
pwm_counter_840__i7/D                                        ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  105     
square_synchronizer/int_osc                                  NET DELAY        3.084                  3.084  105     
pwm_counter_840__i7/CK                                       CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



