$date
	Sat Oct 22 19:38:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#189018
b11110 &
b11110 %
1$
b11110 !
1"
#189019
0"
#189022
b1111 &
b1111 %
#189026
b101110 &
b101110 %
#189030
b10111 &
b10111 %
#189034
b1000110 &
b1000110 %
#189038
b100011 &
b100011 %
#189042
b1101010 &
b1101010 %
#189046
b110101 &
b110101 %
#189050
b10100000 &
b10100000 %
#189054
b1010000 &
b1010000 %
#189058
b101000 &
b101000 %
#189062
b10100 &
b10100 %
#189066
b1010 &
b1010 %
#189070
b101 &
b101 %
#189074
b10000 &
b10000 %
#189078
b1000 &
b1000 %
#189082
b100 &
b100 %
#189086
b10 &
b10 %
#189090
b1 &
b1 %
1#
#189094
b0 &
0#
b0 %
0$
#1247339
b11 !
1"
#1247342
b11 &
b11 %
1$
#1247343
0"
#1247346
b1010 &
b1010 %
#1247350
b101 &
b101 %
#1247354
b10000 &
b10000 %
#1247358
b1000 &
b1000 %
#1247362
b100 &
b100 %
#1247366
b10 &
b10 %
#1247370
b1 &
b1 %
1#
#1247374
b0 &
0#
b0 %
0$
#2260896
b11000 !
1"
#2260898
b11000 &
b11000 %
1$
#2260899
0"
#2260902
b1100 &
b1100 %
#2260906
b110 &
b110 %
#2260910
b11 &
b11 %
#2260914
b1010 &
b1010 %
#2260918
b101 &
b101 %
#2260922
b10000 &
b10000 %
#2260926
b1000 &
b1000 %
#2260930
b100 &
b100 %
#2260934
b10 &
b10 %
#2260938
b1 &
b1 %
1#
#2260942
b0 &
0#
b0 %
0$
#4500012
