rggen_bit_field_w01s_w01c #(
  .MODE             (rggen_rtl_pkg::RGGEN_SET_MODE),
  .SET_CLEAR_VALUE  (<%= set_value %>),
  .WIDTH            (<%= width %>),
  .INITIAL_VALUE    (<%= initial_value %>)
) u_bit_field (
  .clk            (<%= register_block.clock %>),
  .rst_n          (<%= register_block.reset %>),
  .i_set_or_clear (<%= clear[loop_variables] %>),
  .bit_field_if   (<%= bit_field_sub_if %>),
  .o_value        (<%= value_out[loop_variables] %>)
);
