
*** Running vivado
    with args -log uc_system_microblaze_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uc_system_microblaze_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source uc_system_microblaze_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 326.438 ; gain = 84.590
INFO: [Synth 8-638] synthesizing module 'uc_system_microblaze_0_0' [d:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ip/uc_system_microblaze_0_0/synth/uc_system_microblaze_0_0.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'uc_system_microblaze_0_0' (47#1) [d:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ip/uc_system_microblaze_0_0/synth/uc_system_microblaze_0_0.vhd:107]
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 652.594 ; gain = 410.746
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 652.594 ; gain = 410.746
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.312 . Memory (MB): peak = 919.555 ; gain = 0.316
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 919.555 ; gain = 677.707
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 919.555 ; gain = 677.707
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 919.555 ; gain = 677.707
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 919.555 ; gain = 677.707
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:06 . Memory (MB): peak = 919.555 ; gain = 677.707
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 919.555 ; gain = 677.707
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:23 . Memory (MB): peak = 919.555 ; gain = 677.707
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 919.555 ; gain = 677.707
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:25 . Memory (MB): peak = 919.555 ; gain = 677.707
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:25 . Memory (MB): peak = 919.555 ; gain = 677.707
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:01:25 . Memory (MB): peak = 919.555 ; gain = 677.707
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:25 . Memory (MB): peak = 919.555 ; gain = 677.707
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:26 . Memory (MB): peak = 919.555 ; gain = 677.707
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:26 . Memory (MB): peak = 919.555 ; gain = 677.707

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |AND2B1L  |     1|
|2     |LUT1     |    15|
|3     |LUT2     |    30|
|4     |LUT3     |   200|
|5     |LUT4     |    77|
|6     |LUT5     |   215|
|7     |LUT6     |   311|
|8     |LUT6_2   |    64|
|9     |MULT_AND |     1|
|10    |MUXCY_L  |    94|
|11    |MUXF7    |   108|
|12    |RAM32M   |    16|
|13    |SRL16E   |    75|
|14    |XORCY    |    62|
|15    |FDE      |    32|
|16    |FDR      |    87|
|17    |FDRE     |  1069|
|18    |FDS      |     1|
|19    |FDSE     |    35|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:26 . Memory (MB): peak = 919.555 ; gain = 677.707
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:31 . Memory (MB): peak = 919.555 ; gain = 681.777
