###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          369   # Number of WRITE/WRITEP commands
num_reads_done                 =       980886   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       788774   # Number of read row buffer hits
num_read_cmds                  =       980877   # Number of READ/READP commands
num_writes_done                =          369   # Number of read requests issued
num_write_row_hits             =          279   # Number of write row buffer hits
num_act_cmds                   =       192911   # Number of ACT commands
num_pre_cmds                   =       192897   # Number of PRE commands
num_ondemand_pres              =       180840   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9409356   # Cyles of rank active rank.0
rank_active_cycles.1           =      9106014   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       590644   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       893986   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       909109   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        19910   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        11028   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7231   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3576   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3320   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4815   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2885   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          558   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          362   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18463   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            3   # Write cmd latency (cycles)
write_latency[80-99]           =            1   # Write cmd latency (cycles)
write_latency[100-119]         =            3   # Write cmd latency (cycles)
write_latency[120-139]         =            5   # Write cmd latency (cycles)
write_latency[140-159]         =            7   # Write cmd latency (cycles)
write_latency[160-179]         =           18   # Write cmd latency (cycles)
write_latency[180-199]         =            9   # Write cmd latency (cycles)
write_latency[200-]            =          323   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            9   # Read request latency (cycles)
read_latency[20-39]            =       313302   # Read request latency (cycles)
read_latency[40-59]            =       113518   # Read request latency (cycles)
read_latency[60-79]            =       111370   # Read request latency (cycles)
read_latency[80-99]            =        63929   # Read request latency (cycles)
read_latency[100-119]          =        52168   # Read request latency (cycles)
read_latency[120-139]          =        48086   # Read request latency (cycles)
read_latency[140-159]          =        35736   # Read request latency (cycles)
read_latency[160-179]          =        29303   # Read request latency (cycles)
read_latency[180-199]          =        24171   # Read request latency (cycles)
read_latency[200-]             =       189294   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.84205e+06   # Write energy
read_energy                    =   3.9549e+09   # Read energy
act_energy                     =  5.27804e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.83509e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.29113e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.87144e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.68215e+09   # Active standby energy rank.1
average_read_latency           =      141.395   # Average read request latency (cycles)
average_interarrival           =      10.1909   # Average request interarrival latency (cycles)
total_energy                   =  1.74554e+10   # Total energy (pJ)
average_power                  =      1745.54   # Average power (mW)
average_bandwidth              =      8.37338   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          490   # Number of WRITE/WRITEP commands
num_reads_done                 =      1006120   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       892207   # Number of read row buffer hits
num_read_cmds                  =      1006116   # Number of READ/READP commands
num_writes_done                =          498   # Number of read requests issued
num_write_row_hits             =          396   # Number of write row buffer hits
num_act_cmds                   =       114420   # Number of ACT commands
num_pre_cmds                   =       114400   # Number of PRE commands
num_ondemand_pres              =        99580   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9293552   # Cyles of rank active rank.0
rank_active_cycles.1           =      9213585   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       706448   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       786415   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       932933   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        20600   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        11746   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7072   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3672   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3471   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5079   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2702   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          566   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          417   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18361   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            2   # Write cmd latency (cycles)
write_latency[120-139]         =            2   # Write cmd latency (cycles)
write_latency[140-159]         =            1   # Write cmd latency (cycles)
write_latency[160-179]         =            6   # Write cmd latency (cycles)
write_latency[180-199]         =           12   # Write cmd latency (cycles)
write_latency[200-]            =          467   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       376961   # Read request latency (cycles)
read_latency[40-59]            =       137426   # Read request latency (cycles)
read_latency[60-79]            =        96461   # Read request latency (cycles)
read_latency[80-99]            =        59985   # Read request latency (cycles)
read_latency[100-119]          =        46633   # Read request latency (cycles)
read_latency[120-139]          =        41256   # Read request latency (cycles)
read_latency[140-159]          =        31434   # Read request latency (cycles)
read_latency[160-179]          =        25930   # Read request latency (cycles)
read_latency[180-199]          =        21326   # Read request latency (cycles)
read_latency[200-]             =       168703   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.44608e+06   # Write energy
read_energy                    =  4.05666e+09   # Read energy
act_energy                     =  3.13053e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.39095e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.77479e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.79918e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74928e+09   # Active standby energy rank.1
average_read_latency           =      133.724   # Average read request latency (cycles)
average_interarrival           =      9.93412   # Average request interarrival latency (cycles)
total_energy                   =  1.73418e+10   # Total energy (pJ)
average_power                  =      1734.18   # Average power (mW)
average_bandwidth              =      8.58981   # Average bandwidth
