#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Sun Dec 06 22:08:17 2015
# Process ID: 200
# Current directory: C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.runs/synth_1
# Command line: vivado.exe -log CONTROLLOR_VHDL.vds -mode batch -messageDb vivado.pb -notrace -source CONTROLLOR_VHDL.tcl
# Log file: C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.runs/synth_1/CONTROLLOR_VHDL.vds
# Journal file: C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CONTROLLOR_VHDL.tcl -notrace
Command: synth_design -top CONTROLLOR_VHDL -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 261.418 ; gain = 90.797
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/TEXT_INPUT_VHDL.vhd:17]
INFO: [Synth 8-638] synthesizing module 'CONTROLLOR_VHDL' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:11]
INFO: [Synth 8-3491] module 'FILE_INPUT_VHDL' declared at 'C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:7' bound to instance 'FILE_INPUT' of component 'FILE_INPUT_VHDL' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:198]
INFO: [Synth 8-638] synthesizing module 'FILE_INPUT_VHDL' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'FILE_INPUT_VHDL' (1#1) [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:30]
INFO: [Synth 8-3491] module 'TEXT_INPUT_VHDL' declared at 'C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/TEXT_INPUT_VHDL.vhd:5' bound to instance 'TEXT_INPUT' of component 'TEXT_INPUT_VHDL' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:216]
INFO: [Synth 8-638] synthesizing module 'TEXT_INPUT_VHDL' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/TEXT_INPUT_VHDL.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'TEXT_INPUT_VHDL' (2#1) [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/TEXT_INPUT_VHDL.vhd:14]
INFO: [Synth 8-3491] module 'STATE_CONTROLLOR_VHDL' declared at 'C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/STATE_CONTROLLOR_VHDL.vhd:5' bound to instance 'STATE_CONTROLLOR' of component 'STATE_CONTROLLOR_VHDL' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:228]
INFO: [Synth 8-638] synthesizing module 'STATE_CONTROLLOR_VHDL' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/STATE_CONTROLLOR_VHDL.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'STATE_CONTROLLOR_VHDL' (3#1) [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/STATE_CONTROLLOR_VHDL.vhd:21]
WARNING: [Synth 8-5640] Port 'r' is missing in component declaration [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:66]
WARNING: [Synth 8-5640] Port 'count_in' is missing in component declaration [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:66]
WARNING: [Synth 8-5640] Port 'count_out' is missing in component declaration [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:66]
INFO: [Synth 8-3491] module 'BYTE_VHDL' declared at 'C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/BYTE_VHDL.vhd:5' bound to instance 'BYTE' of component 'BYTE_VHDL' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:244]
INFO: [Synth 8-638] synthesizing module 'BYTE_VHDL' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/BYTE_VHDL.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'BYTE_VHDL' (4#1) [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/BYTE_VHDL.vhd:18]
WARNING: [Synth 8-5640] Port 'r' is missing in component declaration [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:78]
WARNING: [Synth 8-5640] Port 'count_in' is missing in component declaration [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:78]
WARNING: [Synth 8-5640] Port 'count_out' is missing in component declaration [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:78]
INFO: [Synth 8-3491] module 'SET_VHDL' declared at 'C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/SET_VHDL.vhd:5' bound to instance 'SET' of component 'SET_VHDL' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:254]
INFO: [Synth 8-638] synthesizing module 'SET_VHDL' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/SET_VHDL.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'SET_VHDL' (5#1) [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/SET_VHDL.vhd:20]
WARNING: [Synth 8-5640] Port 'r' is missing in component declaration [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:91]
WARNING: [Synth 8-5640] Port 'continue_trg' is missing in component declaration [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:91]
WARNING: [Synth 8-5640] Port 'count_in' is missing in component declaration [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:91]
WARNING: [Synth 8-5640] Port 'count_out' is missing in component declaration [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:91]
INFO: [Synth 8-3491] module 'RSET_VHDL' declared at 'C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/RSET_VHDL.vhd:5' bound to instance 'RSET' of component 'RSET_VHDL' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:265]
INFO: [Synth 8-638] synthesizing module 'RSET_VHDL' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/RSET_VHDL.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'RSET_VHDL' (6#1) [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/RSET_VHDL.vhd:22]
WARNING: [Synth 8-5640] Port 'r' is missing in component declaration [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:104]
WARNING: [Synth 8-5640] Port 'count_in' is missing in component declaration [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:104]
WARNING: [Synth 8-5640] Port 'count_out' is missing in component declaration [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:104]
INFO: [Synth 8-3491] module 'OBYTE_VHDL' declared at 'C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/OBYTE_VHDL.vhd:5' bound to instance 'OBYTE' of component 'OBYTE_VHDL' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:276]
INFO: [Synth 8-638] synthesizing module 'OBYTE_VHDL' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/OBYTE_VHDL.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'OBYTE_VHDL' (7#1) [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/OBYTE_VHDL.vhd:17]
WARNING: [Synth 8-5640] Port 'r' is missing in component declaration [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:114]
WARNING: [Synth 8-5640] Port 'count_in' is missing in component declaration [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:114]
WARNING: [Synth 8-5640] Port 'count_out' is missing in component declaration [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:114]
INFO: [Synth 8-3491] module 'STR_VHDL' declared at 'C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/STR_VHDL.vhd:5' bound to instance 'STR' of component 'STR_VHDL' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:284]
INFO: [Synth 8-638] synthesizing module 'STR_VHDL' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/STR_VHDL.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'STR_VHDL' (8#1) [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/STR_VHDL.vhd:18]
WARNING: [Synth 8-5640] Port 'r' is missing in component declaration [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:125]
WARNING: [Synth 8-5640] Port 'count_in' is missing in component declaration [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:125]
WARNING: [Synth 8-5640] Port 'count_out' is missing in component declaration [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:125]
INFO: [Synth 8-3491] module 'NANY_VHDL' declared at 'C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/NANY_VHDL.vhd:5' bound to instance 'NANY' of component 'NANY_VHDL' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:293]
INFO: [Synth 8-638] synthesizing module 'NANY_VHDL' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/NANY_VHDL.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'NANY_VHDL' (9#1) [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/NANY_VHDL.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'CONTROLLOR_VHDL' (10#1) [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 349.207 ; gain = 178.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin BYTE:R to constant 0 [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:244]
WARNING: [Synth 8-3295] tying undriven pin SET:R to constant 0 [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:254]
WARNING: [Synth 8-3295] tying undriven pin RSET:R to constant 0 [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:265]
WARNING: [Synth 8-3295] tying undriven pin RSET:CONTINUE_TRG to constant 0 [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:265]
WARNING: [Synth 8-3295] tying undriven pin OBYTE:R to constant 0 [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:276]
WARNING: [Synth 8-3295] tying undriven pin STR:R to constant 0 [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:284]
WARNING: [Synth 8-3295] tying undriven pin NANY:R to constant 0 [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:293]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 349.207 ; gain = 178.586
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/constrs_1/new/controllor.xdc]
Finished Parsing XDC File [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/constrs_1/new/controllor.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/constrs_1/new/controllor.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CONTROLLOR_VHDL_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CONTROLLOR_VHDL_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 670.660 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 670.660 ; gain = 500.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 670.660 ; gain = 500.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 670.660 ; gain = 500.039
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'command_array_reg[1][save][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[2][char_second][7:0]' into 'command_array_reg[2][char_first][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[2][option][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[3][id][31:0]' into 'command_array_reg[1][id][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[3][save][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[3][next_cmd][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[3][char_first][7:0]' into 'command_array_reg[1][char_first][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[3][char_second][7:0]' into 'command_array_reg[1][char_second][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[3][option][31:0]' into 'command_array_reg[1][option][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[4][save][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[4][next_cmd][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[4][char_first][7:0]' into 'command_array_reg[2][char_first][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[4][char_second][7:0]' into 'command_array_reg[2][char_first][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[4][option][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[5][save][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[5][next_cmd][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[5][char_first][7:0]' into 'command_array_reg[2][char_first][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[5][char_second][7:0]' into 'command_array_reg[2][char_first][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[5][option][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[6][id][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[6][save][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[6][next_cmd][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[6][char_first][7:0]' into 'command_array_reg[2][char_first][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[6][char_second][7:0]' into 'command_array_reg[2][char_first][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[6][option][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[7][save][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[7][next_cmd][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[7][char_first][7:0]' into 'command_array_reg[2][char_first][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[7][char_second][7:0]' into 'command_array_reg[2][char_first][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[7][option][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[8][save][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[8][next_cmd][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[8][char_first][7:0]' into 'command_array_reg[2][char_first][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[8][char_second][7:0]' into 'command_array_reg[2][char_first][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[8][option][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[9][id][31:0]' into 'command_array_reg[2][id][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[9][char_first][7:0]' into 'command_array_reg[2][char_first][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[9][char_second][7:0]' into 'command_array_reg[2][char_first][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[9][option][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[10][id][31:0]' into 'command_array_reg[5][id][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[10][save][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[10][next_cmd][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[10][char_first][7:0]' into 'command_array_reg[2][char_first][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[10][char_second][7:0]' into 'command_array_reg[2][char_first][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[10][option][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[11][save][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[11][next_cmd][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[11][char_second][7:0]' into 'command_array_reg[2][char_first][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[11][option][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[12][id][31:0]' into 'command_array_reg[7][id][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[12][save][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[12][next_cmd][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[12][char_first][7:0]' into 'command_array_reg[2][char_first][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[12][char_second][7:0]' into 'command_array_reg[2][char_first][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[12][option][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[13][save][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[13][next_cmd][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[13][char_second][7:0]' into 'command_array_reg[2][char_first][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[13][option][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[14][id][31:0]' into 'command_array_reg[7][id][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[14][save][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[14][next_cmd][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[14][char_first][7:0]' into 'command_array_reg[2][char_first][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[14][char_second][7:0]' into 'command_array_reg[2][char_first][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[14][option][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[15][id][31:0]' into 'command_array_reg[1][id][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[15][save][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[9][save][31:0]' into 'command_array_reg[15][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[15][char_first][7:0]' into 'command_array_reg[1][char_first][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[15][char_second][7:0]' into 'command_array_reg[1][char_second][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[15][option][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[16][id][31:0]' into 'command_array_reg[15][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[16][save][31:0]' into 'command_array_reg[5][id][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[16][next_cmd][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[16][char_first][7:0]' into 'command_array_reg[2][char_first][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[16][char_second][7:0]' into 'command_array_reg[2][char_first][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[16][option][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[17][id][31:0]' into 'command_array_reg[13][id][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[17][save][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[17][next_cmd][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[17][char_second][7:0]' into 'command_array_reg[2][char_first][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[17][option][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[2][save][31:0]' into 'command_array_reg[18][id][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[18][save][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[18][next_cmd][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[18][char_first][7:0]' into 'command_array_reg[13][char_first][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[18][option][31:0]' into 'command_array_reg[1][option][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[19][id][31:0]' into 'command_array_reg[1][id][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[19][save][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[19][next_cmd][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[19][char_first][7:0]' into 'command_array_reg[13][char_first][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[19][char_second][7:0]' into 'command_array_reg[18][char_second][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[19][option][31:0]' into 'command_array_reg[1][option][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[20][id][31:0]' into 'command_array_reg[15][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[20][next_cmd][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[20][char_first][7:0]' into 'command_array_reg[2][char_first][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[20][char_second][7:0]' into 'command_array_reg[2][char_first][7:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[20][option][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[21][id][31:0]' into 'command_array_reg[18][id][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Synth 8-4471] merging register 'command_array_reg[21][save][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:208]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:306]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:294]
INFO: [Synth 8-5587] ROM size for "cmd_read_no" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "cmd_read_no" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmd_read_no" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "alt_stack_reg[1]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[2]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[3]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[4]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[5]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[6]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[7]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[8]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[9]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[10]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[11]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[12]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[13]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[14]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[15]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[16]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[17]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[18]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[19]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[20]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[21]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[22]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[23]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[24]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[25]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[26]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[27]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[28]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[29]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[30]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[31]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[32]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[32]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[33]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[33]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[34]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[34]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[35]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[35]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[36]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[36]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[37]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[37]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[38]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[38]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[39]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[39]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[40]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[40]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[41]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[41]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[42]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[42]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[43]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[43]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[44]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[44]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[45]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[45]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[46]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[46]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[47]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[47]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[48]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[48]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[49]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[49]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[50]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[50]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "next_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fail_reg" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 670.660 ; gain = 500.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |FILE_INPUT_VHDL__GB0 |           1|     41817|
|2     |FILE_INPUT_VHDL__GB1 |           1|     15428|
|3     |FILE_INPUT_VHDL__GB2 |           1|     19492|
|4     |FILE_INPUT_VHDL__GB3 |           1|     26586|
|5     |CONTROLLOR_VHDL__GC0 |           1|      7033|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 47    
	               31 Bit    Registers := 79    
	               21 Bit    Registers := 1     
	                8 Bit    Registers := 152   
	                1 Bit    Registers := 19    
+---Muxes : 
	  16 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 13    
	   5 Input     31 Bit        Muxes := 1     
	  12 Input     31 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	  14 Input     20 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	  42 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 205   
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	 125 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	 125 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 98    
	   5 Input      1 Bit        Muxes := 83    
	  14 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CONTROLLOR_VHDL 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FILE_INPUT_VHDL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 42    
	               31 Bit    Registers := 79    
	                8 Bit    Registers := 49    
	                1 Bit    Registers := 6     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 12    
	   5 Input     31 Bit        Muxes := 1     
	  12 Input     31 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	  14 Input     20 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	  42 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	 125 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	 125 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 90    
	   5 Input      1 Bit        Muxes := 83    
	  14 Input      1 Bit        Muxes := 4     
Module TEXT_INPUT_VHDL 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 103   
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 205   
	   2 Input      1 Bit        Muxes := 1     
Module STATE_CONTROLLOR_VHDL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BYTE_VHDL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SET_VHDL 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module RSET_VHDL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OBYTE_VHDL 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module STR_VHDL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NANY_VHDL 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 670.660 ; gain = 500.039
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "cmd_read_no" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cmd_read_no" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'STATE_CONTROLLOR/trg_array_reg' and it is trimmed from '21' to '20' bits. [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/STATE_CONTROLLOR_VHDL.vhd:39]
INFO: [Synth 8-5546] ROM "NANY/fail_reg" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 670.660 ; gain = 500.039
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 670.660 ; gain = 500.039

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |FILE_INPUT_VHDL__GB0 |           1|     32875|
|2     |FILE_INPUT_VHDL__GB1 |           1|     15428|
|3     |FILE_INPUT_VHDL__GB2 |           1|     19492|
|4     |FILE_INPUT_VHDL__GB3 |           1|     24370|
|5     |CONTROLLOR_VHDL__GC0 |           1|      3644|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[1][option][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[104][save][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[89][save][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[88][save][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[65][save][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[62][save][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[20][save][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[115][save][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[88][save][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[60][save][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[115][save][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[107][save][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[89][save][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[88][save][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[93][save][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[65][save][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[61][save][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[60][save][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[20][save][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[118][save][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[115][save][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[88][save][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[65][save][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[62][save][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[60][save][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[107][save][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[104][save][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[100][save][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[88][save][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[65][save][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[62][save][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[60][save][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[90][save][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[89][save][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[93][save][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[65][save][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[62][save][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[60][save][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[20][save][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[66][save][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[61][save][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[20][save][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[118][save][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[115][save][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[107][save][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[104][save][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[100][save][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[90][save][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[89][save][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[88][save][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[93][save][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[66][save][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[65][save][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[62][save][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[61][save][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[60][save][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[20][save][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[118][save][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[115][save][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[107][save][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[104][save][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[100][save][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[90][save][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[89][save][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[88][save][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[93][save][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[66][save][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[65][save][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[62][save][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FILE_INPUTi_0/\command_array_reg[61][save][8] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[27][28] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[27][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[26][28] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[26][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[25][28] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[25][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[24][28] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[24][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[30][28] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[30][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[29][28] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[29][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[28][28] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[28][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[23][28] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[23][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[22][28] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[22][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[21][28] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[21][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[20][28] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[20][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[19][28] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[19][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[18][28] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[18][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[17][28] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[17][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[16][28] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[16][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[15][28] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[15][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[14][28] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[14][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[13][28] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[13][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[12][28] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[12][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[11][28] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[11][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[10][28] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[10][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[9][28] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[9][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[8][28] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[8][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[7][28] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[7][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[6][28] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[6][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[5][28] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[5][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[4][28] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[4][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[3][28] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[3][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[2][28] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[2][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[27][30] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[27][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[26][30] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[26][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[25][30] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[25][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[24][30] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[24][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[30][30] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[30][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[29][30] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[29][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[28][30] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[28][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[23][30] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[23][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[22][30] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[22][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[21][30] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[21][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[20][30] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[20][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[19][30] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[19][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[18][30] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[18][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[17][30] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[17][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[16][30] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[16][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[15][30] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[15][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[14][30] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[14][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[13][30] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[13][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[12][30] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[12][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[11][30] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[11][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[10][30] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[10][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[9][30] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[9][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[8][30] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[8][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[7][30] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[7][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[6][30] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[6][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[5][30] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[5][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[4][30] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[4][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[3][30] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[3][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[2][30] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[2][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[27][29] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[27][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[26][29] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[26][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[25][29] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[25][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[24][29] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[24][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[30][29] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[30][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[29][29] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[29][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[28][29] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[28][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[23][29] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[23][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[22][29] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[22][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[21][29] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[21][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[20][29] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[20][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[19][29] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[19][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[18][29] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[18][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[17][29] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[17][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[16][29] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[16][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[15][29] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[15][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[14][29] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[14][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[13][29] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[13][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[12][29] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[12][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[11][29] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[11][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[10][29] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[10][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[9][29] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[9][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[8][29] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[8][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[7][29] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[7][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[6][29] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[6][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[5][29] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[5][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[4][29] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[4][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[3][29] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[3][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[2][29] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[2][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[27][27] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[27][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[26][27] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[26][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[25][27] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[25][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[24][27] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[24][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[30][27] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[30][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[29][27] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[29][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[28][27] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[28][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[23][27] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[23][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[22][27] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[22][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[21][27] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[21][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[20][27] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[20][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[19][27] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[19][7] '
INFO: [Synth 8-3886] merging instance 'FILE_INPUTi_0/\call_stack_reg[18][27] ' (FDE) to 'FILE_INPUTi_0/\call_stack_reg[18][7] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:12 ; elapsed = 00:02:17 . Memory (MB): peak = 670.660 ; gain = 500.039
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:02:12 ; elapsed = 00:02:17 . Memory (MB): peak = 670.660 ; gain = 500.039

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |FILE_INPUT_VHDL__GB0 |           1|      4447|
|2     |FILE_INPUT_VHDL__GB1 |           1|        54|
|3     |FILE_INPUT_VHDL__GB2 |           1|        76|
|4     |FILE_INPUT_VHDL__GB3 |           1|        56|
|5     |CONTROLLOR_VHDL__GC0 |           1|      3043|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:28 ; elapsed = 00:02:33 . Memory (MB): peak = 698.398 ; gain = 527.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:37 ; elapsed = 00:02:42 . Memory (MB): peak = 720.801 ; gain = 550.180
---------------------------------------------------------------------------------
Finished Parallel Timing Optimization  : Time (s): cpu = 00:02:37 ; elapsed = 00:02:42 . Memory (MB): peak = 720.801 ; gain = 550.180

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |CONTROLLOR_VHDL_GT0 |           1|      7676|
+------+--------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:37 ; elapsed = 00:02:42 . Memory (MB): peak = 720.801 ; gain = 550.180
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[1][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[1][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[1][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[2][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[2][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[2][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[3][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[3][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[3][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[4][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[4][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[4][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[5][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[5][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[5][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[6][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[6][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[6][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[7][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[7][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[7][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[8][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[8][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[8][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[9][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[9][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[9][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[10][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[10][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[10][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[11][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[11][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[11][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[12][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[12][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[12][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[13][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[13][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[13][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[14][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[14][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[14][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[15][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[15][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[15][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[16][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[16][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[16][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[17][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[17][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[17][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[18][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[18][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[18][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[19][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[19][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[19][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[20][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[20][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[20][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[21][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[21][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[21][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[22][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[22][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[22][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[23][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[23][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[23][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[24][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[24][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[24][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[25][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[25][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[25][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[26][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[26][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[26][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[27][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[27][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[27][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[28][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[28][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[28][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[29][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[29][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[29][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[30][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[30][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[30][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[31][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[31][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[31][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[32][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[32][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[32][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[33][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[33][2] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[33][5] ) is unused and will be removed from module CONTROLLOR_VHDL.
WARNING: [Synth 8-3332] Sequential element (\TEXT_INPUT/str_reg[34][7] ) is unused and will be removed from module CONTROLLOR_VHDL.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:39 ; elapsed = 00:02:45 . Memory (MB): peak = 725.516 ; gain = 554.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:40 ; elapsed = 00:02:46 . Memory (MB): peak = 725.516 ; gain = 554.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:41 ; elapsed = 00:02:46 . Memory (MB): peak = 725.516 ; gain = 554.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:41 ; elapsed = 00:02:46 . Memory (MB): peak = 725.516 ; gain = 554.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:41 ; elapsed = 00:02:46 . Memory (MB): peak = 725.516 ; gain = 554.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:41 ; elapsed = 00:02:46 . Memory (MB): peak = 725.516 ; gain = 554.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:41 ; elapsed = 00:02:46 . Memory (MB): peak = 725.516 ; gain = 554.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    77|
|3     |LUT1   |   163|
|4     |LUT2   |   222|
|5     |LUT3   |   117|
|6     |LUT4   |   238|
|7     |LUT5   |   192|
|8     |LUT6   |   777|
|9     |MUXF7  |    81|
|10    |MUXF8  |    17|
|11    |FDRE   |   810|
|12    |FDSE   |   501|
|13    |IBUF   |     1|
|14    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+----------------------+------+
|      |Instance           |Module                |Cells |
+------+-------------------+----------------------+------+
|1     |top                |                      |  3198|
|2     |  BYTE             |BYTE_VHDL             |     3|
|3     |  FILE_INPUT       |FILE_INPUT_VHDL       |  1998|
|4     |  NANY             |NANY_VHDL             |     3|
|5     |  OBYTE            |OBYTE_VHDL            |     1|
|6     |  RSET             |RSET_VHDL             |     4|
|7     |  SET              |SET_VHDL              |     2|
|8     |  STATE_CONTROLLOR |STATE_CONTROLLOR_VHDL |    29|
|9     |  STR              |STR_VHDL              |    51|
|10    |  TEXT_INPUT       |TEXT_INPUT_VHDL       |   995|
+------+-------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:41 ; elapsed = 00:02:46 . Memory (MB): peak = 725.516 ; gain = 554.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 307 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:55 ; elapsed = 00:02:31 . Memory (MB): peak = 725.516 ; gain = 212.871
Synthesis Optimization Complete : Time (s): cpu = 00:02:41 ; elapsed = 00:02:47 . Memory (MB): peak = 725.516 ; gain = 554.895
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 34 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
458 Infos, 128 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:42 ; elapsed = 00:02:46 . Memory (MB): peak = 725.516 ; gain = 538.172
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 725.516 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 06 22:11:07 2015...
