#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Thu Nov  6 15:18:15 2025
# Process ID         : 27964
# Current directory  : /home/ddubon/research/project-mode
# Command line       : vivado -mode tcl -source project.tcl
# Log file           : /home/ddubon/research/project-mode/vivado.log
# Journal file       : /home/ddubon/research/project-mode/vivado.jou
# Running On         : sharla
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : AMD Ryzen Threadripper PRO 5965WX 24-Cores
# CPU Frequency      : 2448.900 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 48
# Host memory        : 134935 MB
# Swap memory        : 8589 MB
# Total Virtual      : 143525 MB
# Available Virtual  : 139666 MB
#-----------------------------------------------------------
source project.tcl
# set proj_name "Inverter"
# set proj_dir  "./$proj_name"
# set part "xc7a100tcsg324-1"
# set top "top"
# set src_dir "./src"
# set xdc "./pin_setting.xdc"
# set ila_xdc "./small-debug.xdc"
# if {[file exists $proj_dir]} {
#     file delete -force $proj_dir
# }
# create_project $proj_name $proj_dir -part $part -force
# add_files [glob -nocomplain -directory $src_dir *.sv]
# if {[file exists $xdc]} {
#     add_files -fileset constrs_1 $xdc
#     read_xdc $xdc
# } else {
#     puts "WARNING: No XDC found at $xdc"
# }
WARNING: [filemgmt 56-128] File '/home/ddubon/research/project-mode/pin_setting.xdc' is already in the project and will not be added again
# set_property top $top [get_filesets sources_1]
# update_compile_order -fileset sources_1
# launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Nov  6 15:18:21 2025] Launched synth_1...
Run output will be captured here: /home/ddubon/research/project-mode/Inverter/Inverter.runs/synth_1/runme.log
# wait_on_run synth_1
[Thu Nov  6 15:18:21 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Nov  6 15:18:22 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28300
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2226.594 ; gain = 441.711 ; free physical = 119289 ; free virtual = 131124
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ddubon/research/project-mode/src/top.sv:6]
INFO: [Synth 8-6157] synthesizing module 'inverter' [/home/ddubon/research/project-mode/src/inverter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'inverter' (0#1) [/home/ddubon/research/project-mode/src/inverter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ddubon/research/project-mode/src/top.sv:6]
WARNING: [Synth 8-7129] Port clk100mhz in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2299.531 ; gain = 514.648 ; free physical = 119289 ; free virtual = 131125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2317.344 ; gain = 532.461 ; free physical = 119289 ; free virtual = 131125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2317.344 ; gain = 532.461 ; free physical = 119289 ; free virtual = 131125
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2317.344 ; gain = 0.000 ; free physical = 119289 ; free virtual = 131125
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ddubon/research/project-mode/pin_setting.xdc]
Finished Parsing XDC File [/home/ddubon/research/project-mode/pin_setting.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ddubon/research/project-mode/pin_setting.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.270 ; gain = 0.000 ; free physical = 119288 ; free virtual = 131123
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.305 ; gain = 0.000 ; free physical = 119288 ; free virtual = 131123
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2366.305 ; gain = 581.422 ; free physical = 119291 ; free virtual = 131126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2374.273 ; gain = 589.391 ; free physical = 119291 ; free virtual = 131126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2374.273 ; gain = 589.391 ; free physical = 119291 ; free virtual = 131126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2374.273 ; gain = 589.391 ; free physical = 119291 ; free virtual = 131127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port clk100mhz in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.273 ; gain = 589.391 ; free physical = 119292 ; free virtual = 131133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2478.273 ; gain = 693.391 ; free physical = 119183 ; free virtual = 131027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2478.273 ; gain = 693.391 ; free physical = 119183 ; free virtual = 131027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2487.289 ; gain = 702.406 ; free physical = 119175 ; free virtual = 131019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2663.102 ; gain = 878.219 ; free physical = 119025 ; free virtual = 130866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2663.102 ; gain = 878.219 ; free physical = 119025 ; free virtual = 130866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2663.102 ; gain = 878.219 ; free physical = 119025 ; free virtual = 130866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2663.102 ; gain = 878.219 ; free physical = 119025 ; free virtual = 130866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2663.102 ; gain = 878.219 ; free physical = 119025 ; free virtual = 130866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2663.102 ; gain = 878.219 ; free physical = 119025 ; free virtual = 130866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |IBUF |     1|
|3     |OBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2663.102 ; gain = 878.219 ; free physical = 119025 ; free virtual = 130866
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2663.102 ; gain = 829.258 ; free physical = 119025 ; free virtual = 130866
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2663.109 ; gain = 878.219 ; free physical = 119025 ; free virtual = 130866
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.109 ; gain = 0.000 ; free physical = 119024 ; free virtual = 130865
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.109 ; gain = 0.000 ; free physical = 119194 ; free virtual = 131035
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 427d7a53
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2663.137 ; gain = 1024.434 ; free physical = 119194 ; free virtual = 131034
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1845.918; main = 1845.918; forked = 274.461
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3338.316; main = 2663.105; forked = 964.039
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2687.113 ; gain = 0.000 ; free physical = 119194 ; free virtual = 131034
INFO: [Common 17-1381] The checkpoint '/home/ddubon/research/project-mode/Inverter/Inverter.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 15:18:44 2025...
[Thu Nov  6 15:19:01 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 1642.230 ; gain = 0.000 ; free physical = 120807 ; free virtual = 132642
# open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1789.316 ; gain = 0.000 ; free physical = 120665 ; free virtual = 132503
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ddubon/research/project-mode/pin_setting.xdc]
Finished Parsing XDC File [/home/ddubon/research/project-mode/pin_setting.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1922.832 ; gain = 0.000 ; free physical = 120560 ; free virtual = 132398
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

# if {[file exists $ila_xdc]} {
#     source $ila_xdc
#     puts "INFO: Sourced ILA constraints from $ila_xdc"
# } else {
#     puts "WARNING: No ILA constraints found at $ila_xdc"
# }
## create_debug_core u_ila_0 ila
## set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
## set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
## set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
## set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
## set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
## set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
## set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
## set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
## startgroup 
## set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
## set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
## set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
## set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
## endgroup
## connect_debug_port u_ila_0/clk [get_ports clk100mhz]
## create_debug_port u_ila_0 probe
## set_property port_width 1 [get_debug_ports u_ila_0/probe0]
## set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
## connect_debug_port u_ila_0/probe0 [get_ports {btn}]
## create_debug_port u_ila_0 probe
## set_property port_width 1 [get_debug_ports u_ila_0/probe1]
## set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
## connect_debug_port u_ila_0/probe1 [get_ports {led}]
## connect_debug_port dbg_hub/clk [get_ports clk100mhz]
INFO: Sourced ILA constraints from ./small-debug.xdc
# launch_runs impl_1 -to_step write_bitstream
ERROR: [Chipscope 16-213] The debug port 'dbg_hub/clk' has 1 unconnected channels (bits). This will cause errors during implementation.
report_debug_core
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Nov  6 15:19:22 2025
| Host         : sharla running 64-bit Ubuntu 24.04.3 LTS
| Design       : top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
---------------------------------------------------------------------------------------------------------------------------------------------

Debug Core Information

Table of Contents
-----------------
1. Debug Cores
1.1 dbg_hub: (labtools_xsdbm_v3, black box, inserted)
1.2 u_ila_0: (labtools_ila_v6, black box, inserted)

1. Debug Cores
--------------

1.1 dbg_hub: (labtools_xsdbm_v3, black box, inserted)
-----------------------------------------------------

Parameter Data for Debug Core "dbg_hub"
+----------------------+-----------+
| Parameter            | Value     |
+----------------------+-----------+
| C_CLK_INPUT_FREQ_HZ  | 300000000 |
+----------------------+-----------+
| C_ENABLE_CLK_DIVIDER | false     |
+----------------------+-----------+
| C_USER_SCAN_CHAIN    | 1         |
+----------------------+-----------+


Channel Data for Debug Core "dbg_hub"
+---------------+---------+---------------+------------------+----------+------------+-----+
| Port Name     | Port    | Port Spec     | Channel Name     | Net Type | MARK_DEBUG | Net |
|               | Type    |               |                  |          |            | Nam |
+---------------+---------+---------------+------------------+----------+------------+-----+
| clk           | input   | clk           | clk[0]           |          |            |     |
+---------------+---------+---------------+------------------+----------+------------+-----+


Peripherals Connected to Debug Hub 'dbg_hub' (1 Peripherals):
+-------+----------+---------------+
| Index | Type     | Instance Name |
+-------+----------+---------------+
| 0     | ila_v6_2 | u_ila_0       |
+-------+----------+---------------+


1.2 u_ila_0: (labtools_ila_v6, black box, inserted)
---------------------------------------------------

Parameter Data for Debug Core "u_ila_0"
+-----------------------+-------+
| Parameter             | Value |
+-----------------------+-------+
| ALL_PROBE_SAME_MU     | true  |
+-----------------------+-------+
| ALL_PROBE_SAME_MU_CNT | 4     |
+-----------------------+-------+
| C_ADV_TRIGGER         | true  |
+-----------------------+-------+
| C_DATA_DEPTH          | 1024  |
+-----------------------+-------+
| C_EN_STRG_QUAL        | true  |
+-----------------------+-------+
| C_INPUT_PIPE_STAGES   | 0     |
+-----------------------+-------+
| C_TRIGIN_EN           | false |
+-----------------------+-------+
| C_TRIGOUT_EN          | false |
+-----------------------+-------+


Channel Data for Debug Core "u_ila_0"
+---------------+---------+---------------+--------------------------------+------------------+----------+------------+-----+
| Port Name     | Port    | Port Spec     | Parameters                     | Channel Name     | Net Type | MARK_DEBUG | Net |
|               | Type    |               |                                |                  |          |            | Nam |
+---------------+---------+---------------+--------------------------------+------------------+----------+------------+-----+
| clk           | input   | clk           |                                | clk[0]           |          |            |     |
+---------------+---------+---------------+--------------------------------+------------------+----------+------------+-----+
| probe0        | input   | probe         | PROBE_TYPE=DATA_AND_TRIGGER    | probe0[0]        |          |            |     |
+---------------+---------+---------------+--------------------------------+------------------+----------+------------+-----+
| probe1        | input   | probe         | PROBE_TYPE=DATA_AND_TRIGGER    | probe1[0]        |          |            |     |
+---------------+---------+---------------+--------------------------------+------------------+----------+------------+-----+
| probe2        | input   | probe         | PROBE_TYPE=DATA_AND_TRIGGER    | probe2[0]        |          |            |     |
+---------------+---------+---------------+--------------------------------+------------------+----------+------------+-----+


report_debug_core: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1934.773 ; gain = 0.000 ; free physical = 120580 ; free virtual = 132416
get_ports
btn clk100mhz led
get_nets
btn btn_IBUF led led_OBUF sl_iport0_o_0[0] sl_iport0_o_0[1] sl_iport0_o_0[2] sl_iport0_o_0[3] sl_iport0_o_0[4] sl_iport0_o_0[5] sl_iport0_o_0[6] sl_iport0_o_0[7] sl_iport0_o_0[8] sl_iport0_o_0[9] sl_iport0_o_0[10] sl_iport0_o_0[11] sl_iport0_o_0[12] sl_iport0_o_0[13] sl_iport0_o_0[14] sl_iport0_o_0[15] sl_iport0_o_0[16] sl_iport0_o_0[17] sl_iport0_o_0[18] sl_iport0_o_0[19] sl_iport0_o_0[20] sl_iport0_o_0[21] sl_iport0_o_0[22] sl_iport0_o_0[23] sl_iport0_o_0[24] sl_iport0_o_0[25] sl_iport0_o_0[26] sl_iport0_o_0[27] sl_iport0_o_0[28] sl_iport0_o_0[29] sl_iport0_o_0[30] sl_iport0_o_0[31] sl_iport0_o_0[32] sl_iport0_o_0[33] sl_iport0_o_0[34] sl_iport0_o_0[35] sl_iport0_o_0[36] sl_oport0_i_0[0] sl_oport0_i_0[1] sl_oport0_i_0[2] sl_oport0_i_0[3] sl_oport0_i_0[4] sl_oport0_i_0[5] sl_oport0_i_0[6] sl_oport0_i_0[7] sl_oport0_i_0[8] sl_oport0_i_0[9] sl_oport0_i_0[10] sl_oport0_i_0[11] sl_oport0_i_0[12] sl_oport0_i_0[13] sl_oport0_i_0[14] sl_oport0_i_0[15] sl_oport0_i_0[16]
get_debug_port
dbg_hub/clk u_ila_0/clk u_ila_0/probe0 u_ila_0/probe1 u_ila_0/probe2
connect_debug_port dbg_hub/clk [get_ports clk100mhz]
exirt
invalid command name "exirt"
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 15:27:45 2025...
