#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Apr 10 14:42:52 2018
# Process ID: 2768
# Current directory: F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/axi_lite_par2ser_1_0_synth_1
# Command line: vivado.exe -log axi_lite_par2ser_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_lite_par2ser_1_0.tcl
# Log file: F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/axi_lite_par2ser_1_0_synth_1/axi_lite_par2ser_1_0.vds
# Journal file: F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/axi_lite_par2ser_1_0_synth_1\vivado.jou
#-----------------------------------------------------------
source axi_lite_par2ser_1_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP axi_lite_par2ser_1_0, cache-ID = bdc44e21acc3ac4f.
INFO: [Common 17-206] Exiting Vivado at Tue Apr 10 14:43:02 2018...
