// Seed: 404488350
module module_0 (
    output tri0  id_0,
    input  uwire id_1,
    input  uwire id_2
);
  wire id_4, id_5;
  assign module_1.type_39 = 0;
endmodule
module module_4 #(
    parameter id_30 = 32'd56,
    parameter id_31 = 32'd44
) (
    output wand id_0,
    input wand id_1,
    input tri id_2,
    output supply0 id_3,
    input wor id_4,
    input wire id_5,
    input tri id_6,
    output uwire module_1,
    input wire id_8,
    output uwire id_9,
    input supply0 id_10,
    output wire id_11,
    output uwire id_12,
    input supply1 id_13,
    output tri0 id_14,
    output supply1 id_15,
    output tri0 id_16,
    output tri id_17,
    output wor id_18,
    output supply1 id_19,
    output tri0 id_20,
    input tri1 id_21,
    input tri1 id_22,
    input uwire id_23,
    input wand id_24,
    input supply1 id_25
);
  logic [7:0] id_27;
  module_0 modCall_1 (
      id_14,
      id_10,
      id_4
  );
  wire id_28;
  assign id_27[1==1] = 1'b0;
  wire id_29;
  defparam id_30.id_31 = 1 == id_29;
endmodule
