

================================================================
== Vitis HLS Report for 'dpu_pack'
================================================================
* Date:           Thu Dec 29 13:21:10 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.334 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2743|     2743|  27.430 us|  27.430 us|  2743|  2743|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_427_1  |     2742|     2742|       457|          -|          -|     6|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_10 = alloca i32 1"   --->   Operation 7 'alloca' 'j_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%this_5_0 = alloca i32 1"   --->   Operation 8 'alloca' 'this_5_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_0"   --->   Operation 9 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%this_5_1_loc = alloca i64 1"   --->   Operation 10 'alloca' 'this_5_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_0, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pk, void @empty_69, i32 0, i32 0, void @empty_70, i32 4294967295, i32 0, void @empty_70, void @empty_70, void @empty_70, i32 0, i32 0, i32 0, i32 0, void @empty_70, void @empty_70, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%store_ln424 = store i32 32, i32 %ptr" [HLS_Final_vitis_src/dpu.cpp:424]   --->   Operation 13 'store' 'store_ln424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln427 = store i3 0, i3 %j_10" [HLS_Final_vitis_src/dpu.cpp:427]   --->   Operation 14 'store' 'store_ln427' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln427 = br void %VITIS_LOOP_429_2" [HLS_Final_vitis_src/dpu.cpp:427]   --->   Operation 15 'br' 'br_ln427' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%j = load i3 %j_10" [HLS_Final_vitis_src/dpu.cpp:427]   --->   Operation 16 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.56ns)   --->   "%icmp_ln427 = icmp_eq  i3 %j, i3 6" [HLS_Final_vitis_src/dpu.cpp:427]   --->   Operation 17 'icmp' 'icmp_ln427' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.71ns)   --->   "%j_15 = add i3 %j, i3 1" [HLS_Final_vitis_src/dpu.cpp:427]   --->   Operation 19 'add' 'j_15' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln427 = br i1 %icmp_ln427, void %VITIS_LOOP_429_2.split, void %sw.epilog" [HLS_Final_vitis_src/dpu.cpp:427]   --->   Operation 20 'br' 'br_ln427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln428 = zext i3 %j" [HLS_Final_vitis_src/dpu.cpp:428]   --->   Operation 21 'zext' 'zext_ln428' <Predicate = (!icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.85ns)   --->   "%addr = add i7 %zext_ln428, i7 63" [HLS_Final_vitis_src/dpu.cpp:428]   --->   Operation 22 'add' 'addr' <Predicate = (!icmp_ln427)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%idxprom_i = zext i7 %addr" [HLS_Final_vitis_src/dpu.cpp:428]   --->   Operation 23 'zext' 'idxprom_i' <Predicate = (!icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%this_0_addr = getelementptr i8192 %this_0, i64 0, i64 %idxprom_i" [HLS_Final_vitis_src/dpu.cpp:428]   --->   Operation 24 'getelementptr' 'this_0_addr' <Predicate = (!icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.29ns)   --->   "%this_0_load = load i8 %this_0_addr" [HLS_Final_vitis_src/dpu.cpp:73]   --->   Operation 25 'load' 'this_0_load' <Predicate = (!icmp_ln427)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_2 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln427 = store i3 %j_15, i3 %j_10" [HLS_Final_vitis_src/dpu.cpp:427]   --->   Operation 26 'store' 'store_ln427' <Predicate = (!icmp_ln427)> <Delay = 0.46>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%this_5_0_load_1 = load i8192 %this_5_0" [HLS_Final_vitis_src/dpu.cpp:659]   --->   Operation 27 'load' 'this_5_0_load_1' <Predicate = (icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln659 = ret i8192 %this_5_0_load_1" [HLS_Final_vitis_src/dpu.cpp:659]   --->   Operation 28 'ret' 'ret_ln659' <Predicate = (icmp_ln427)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%this_5_0_load = load i8192 %this_5_0"   --->   Operation 29 'load' 'this_5_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/2] (1.29ns)   --->   "%this_0_load = load i8 %this_0_addr" [HLS_Final_vitis_src/dpu.cpp:73]   --->   Operation 30 'load' 'this_0_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_3 : Operation 31 [2/2] (0.46ns)   --->   "%call_ln73 = call void @dpu_pack_Pipeline_VITIS_LOOP_73_1, i8192 %this_5_0_load, i8192 %this_0_load, i8192 %this_5_1_loc" [HLS_Final_vitis_src/dpu.cpp:73]   --->   Operation 31 'call' 'call_ln73' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.73>
ST_4 : Operation 32 [1/2] (0.73ns)   --->   "%call_ln73 = call void @dpu_pack_Pipeline_VITIS_LOOP_73_1, i8192 %this_5_0_load, i8192 %this_0_load, i8192 %this_5_1_loc" [HLS_Final_vitis_src/dpu.cpp:73]   --->   Operation 32 'call' 'call_ln73' <Predicate = true> <Delay = 0.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.30>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%this_5_1_loc_load = load i8192 %this_5_1_loc"   --->   Operation 33 'load' 'this_5_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [2/2] (3.30ns)   --->   "%call_ln0 = call void @dpu_pack_Pipeline_VITIS_LOOP_429_2, i8192 %this_5_1_loc_load, i8 %pk, i32 %ptr"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 3.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln427 = store i8192 %this_5_1_loc_load, i8192 %this_5_0" [HLS_Final_vitis_src/dpu.cpp:427]   --->   Operation 35 'store' 'store_ln427' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln427 = specloopname void @_ssdm_op_SpecLoopName, void @empty_56" [HLS_Final_vitis_src/dpu.cpp:427]   --->   Operation 36 'specloopname' 'specloopname_ln427' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_pack_Pipeline_VITIS_LOOP_429_2, i8192 %this_5_1_loc_load, i8 %pk, i32 %ptr"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln427 = br void %VITIS_LOOP_429_2" [HLS_Final_vitis_src/dpu.cpp:427]   --->   Operation 38 'br' 'br_ln427' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.46ns
The critical path consists of the following:
	'alloca' operation ('j') [4]  (0 ns)
	'store' operation ('store_ln427', HLS_Final_vitis_src/dpu.cpp:427) of constant 0 on local variable 'j' [11]  (0.46 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	'load' operation ('j', HLS_Final_vitis_src/dpu.cpp:427) on local variable 'j' [14]  (0 ns)
	'add' operation ('addr', HLS_Final_vitis_src/dpu.cpp:428) [23]  (0.856 ns)
	'getelementptr' operation ('this_0_addr', HLS_Final_vitis_src/dpu.cpp:428) [25]  (0 ns)
	'load' operation ('this_0_load', HLS_Final_vitis_src/dpu.cpp:73) on array 'this_0' [26]  (1.3 ns)

 <State 3>: 1.76ns
The critical path consists of the following:
	'load' operation ('this_0_load', HLS_Final_vitis_src/dpu.cpp:73) on array 'this_0' [26]  (1.3 ns)
	'call' operation ('call_ln73', HLS_Final_vitis_src/dpu.cpp:73) to 'dpu_pack_Pipeline_VITIS_LOOP_73_1' [27]  (0.46 ns)

 <State 4>: 0.739ns
The critical path consists of the following:
	'call' operation ('call_ln73', HLS_Final_vitis_src/dpu.cpp:73) to 'dpu_pack_Pipeline_VITIS_LOOP_73_1' [27]  (0.739 ns)

 <State 5>: 3.31ns
The critical path consists of the following:
	'load' operation ('this_5_1_loc_load') on local variable 'this_5_1_loc' [28]  (0 ns)
	'call' operation ('call_ln0') to 'dpu_pack_Pipeline_VITIS_LOOP_429_2' [29]  (3.31 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
