/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  wire [5:0] _03_;
  reg [10:0] _04_;
  wire celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [22:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = celloutsig_1_5z | ~(_00_);
  assign celloutsig_0_11z = celloutsig_0_5z | ~(celloutsig_0_5z);
  assign celloutsig_0_22z = celloutsig_0_11z | ~(celloutsig_0_4z);
  assign celloutsig_1_1z = in_data[177] | ~(in_data[123]);
  reg [5:0] _09_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _09_ <= 6'h00;
    else _09_ <= in_data[81:76];
  assign { _03_[5:1], _01_ } = _09_;
  reg [5:0] _10_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _10_ <= 6'h00;
    else _10_ <= { in_data[117:114], celloutsig_1_1z, celloutsig_1_4z };
  assign { _02_[5:2], _00_, _02_[0] } = _10_;
  reg [9:0] _11_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _11_ <= 10'h000;
    else _11_ <= { in_data[59:51], celloutsig_0_1z };
  assign out_data[41:32] = _11_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 11'h000;
    else _04_ <= in_data[161:151];
  assign celloutsig_0_4z = in_data[81:70] == { _03_[3:1], _01_, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_2z = { in_data[169:161], celloutsig_1_1z } == { in_data[156:148], celloutsig_1_0z };
  assign celloutsig_1_7z = in_data[181:177] >= celloutsig_1_6z[13:9];
  assign celloutsig_1_8z = celloutsig_1_6z[18:12] >= { _04_[6:1], celloutsig_1_5z };
  assign celloutsig_0_3z = { in_data[16:3], _03_[5:1], _01_, celloutsig_0_2z, celloutsig_0_1z } >= in_data[45:24];
  assign celloutsig_1_13z = { celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_7z } >= { in_data[166:165], celloutsig_1_8z };
  assign celloutsig_1_17z = { _02_[2], _00_, _02_[0] } >= { celloutsig_1_16z[1], celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_5z = { in_data[69:58], _03_[5:1], _01_, celloutsig_0_4z } >= { in_data[63:47], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[165:163] >= in_data[134:132];
  assign celloutsig_0_2z = in_data[64:59] >= { _03_[5:1], _01_ };
  assign celloutsig_1_9z = _04_[7] ? { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_0z } : { in_data[112:105], celloutsig_1_5z };
  assign celloutsig_1_16z = celloutsig_1_15z ? { _04_[4:1], celloutsig_1_11z, celloutsig_1_5z } : { _02_[4:2], _00_, _02_[0], celloutsig_1_11z };
  assign celloutsig_1_6z = in_data[188] ? { celloutsig_1_1z, _04_, _04_ } : in_data[149:127];
  assign celloutsig_1_15z = celloutsig_1_1z & celloutsig_1_13z;
  assign celloutsig_1_18z = celloutsig_1_9z[8] & celloutsig_1_8z;
  assign celloutsig_1_19z = celloutsig_1_16z[2] & celloutsig_1_17z;
  assign celloutsig_0_1z = _03_[4] & in_data[7];
  assign celloutsig_1_4z = _04_[10] & celloutsig_1_2z;
  assign celloutsig_1_5z = in_data[118] & celloutsig_1_1z;
  assign _02_[1] = _00_;
  assign _03_[0] = _01_;
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z };
endmodule
