
UART_LED_CONTROL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005118  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  080052c8  080052c8  000152c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080053c0  080053c0  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080053c0  080053c0  000153c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080053c8  080053c8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080053c8  080053c8  000153c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080053cc  080053cc  000153cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080053d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          000001a8  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000218  20000218  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c0bc  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000021bf  00000000  00000000  0002c15c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000960  00000000  00000000  0002e320  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000868  00000000  00000000  0002ec80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025220  00000000  00000000  0002f4e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000cd27  00000000  00000000  00054708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000df8d7  00000000  00000000  0006142f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00140d06  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002bb8  00000000  00000000  00140d58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000070 	.word	0x20000070
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080052b0 	.word	0x080052b0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000074 	.word	0x20000074
 80001ec:	080052b0 	.word	0x080052b0

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc3;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b084      	sub	sp, #16
 8000598:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800059a:	463b      	mov	r3, r7
 800059c:	2200      	movs	r2, #0
 800059e:	601a      	str	r2, [r3, #0]
 80005a0:	605a      	str	r2, [r3, #4]
 80005a2:	609a      	str	r2, [r3, #8]
 80005a4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80005a6:	4b55      	ldr	r3, [pc, #340]	; (80006fc <MX_ADC1_Init+0x168>)
 80005a8:	4a55      	ldr	r2, [pc, #340]	; (8000700 <MX_ADC1_Init+0x16c>)
 80005aa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80005ac:	4b53      	ldr	r3, [pc, #332]	; (80006fc <MX_ADC1_Init+0x168>)
 80005ae:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80005b2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005b4:	4b51      	ldr	r3, [pc, #324]	; (80006fc <MX_ADC1_Init+0x168>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80005ba:	4b50      	ldr	r3, [pc, #320]	; (80006fc <MX_ADC1_Init+0x168>)
 80005bc:	2201      	movs	r2, #1
 80005be:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005c0:	4b4e      	ldr	r3, [pc, #312]	; (80006fc <MX_ADC1_Init+0x168>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005c6:	4b4d      	ldr	r3, [pc, #308]	; (80006fc <MX_ADC1_Init+0x168>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005ce:	4b4b      	ldr	r3, [pc, #300]	; (80006fc <MX_ADC1_Init+0x168>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005d4:	4b49      	ldr	r3, [pc, #292]	; (80006fc <MX_ADC1_Init+0x168>)
 80005d6:	4a4b      	ldr	r2, [pc, #300]	; (8000704 <MX_ADC1_Init+0x170>)
 80005d8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005da:	4b48      	ldr	r3, [pc, #288]	; (80006fc <MX_ADC1_Init+0x168>)
 80005dc:	2200      	movs	r2, #0
 80005de:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 9;
 80005e0:	4b46      	ldr	r3, [pc, #280]	; (80006fc <MX_ADC1_Init+0x168>)
 80005e2:	2209      	movs	r2, #9
 80005e4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005e6:	4b45      	ldr	r3, [pc, #276]	; (80006fc <MX_ADC1_Init+0x168>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005ee:	4b43      	ldr	r3, [pc, #268]	; (80006fc <MX_ADC1_Init+0x168>)
 80005f0:	2201      	movs	r2, #1
 80005f2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005f4:	4841      	ldr	r0, [pc, #260]	; (80006fc <MX_ADC1_Init+0x168>)
 80005f6:	f000 fe3f 	bl	8001278 <HAL_ADC_Init>
 80005fa:	4603      	mov	r3, r0
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d001      	beq.n	8000604 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000600:	f000 fbfa 	bl	8000df8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000604:	2303      	movs	r3, #3
 8000606:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000608:	2301      	movs	r3, #1
 800060a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800060c:	2307      	movs	r3, #7
 800060e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000610:	463b      	mov	r3, r7
 8000612:	4619      	mov	r1, r3
 8000614:	4839      	ldr	r0, [pc, #228]	; (80006fc <MX_ADC1_Init+0x168>)
 8000616:	f000 ffa1 	bl	800155c <HAL_ADC_ConfigChannel>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d001      	beq.n	8000624 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000620:	f000 fbea 	bl	8000df8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000624:	230a      	movs	r3, #10
 8000626:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000628:	2302      	movs	r3, #2
 800062a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800062c:	463b      	mov	r3, r7
 800062e:	4619      	mov	r1, r3
 8000630:	4832      	ldr	r0, [pc, #200]	; (80006fc <MX_ADC1_Init+0x168>)
 8000632:	f000 ff93 	bl	800155c <HAL_ADC_ConfigChannel>
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	d001      	beq.n	8000640 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800063c:	f000 fbdc 	bl	8000df8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000640:	2300      	movs	r3, #0
 8000642:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000644:	2303      	movs	r3, #3
 8000646:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000648:	2300      	movs	r3, #0
 800064a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800064c:	463b      	mov	r3, r7
 800064e:	4619      	mov	r1, r3
 8000650:	482a      	ldr	r0, [pc, #168]	; (80006fc <MX_ADC1_Init+0x168>)
 8000652:	f000 ff83 	bl	800155c <HAL_ADC_ConfigChannel>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	d001      	beq.n	8000660 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 800065c:	f000 fbcc 	bl	8000df8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 4;
 8000660:	2304      	movs	r3, #4
 8000662:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000664:	463b      	mov	r3, r7
 8000666:	4619      	mov	r1, r3
 8000668:	4824      	ldr	r0, [pc, #144]	; (80006fc <MX_ADC1_Init+0x168>)
 800066a:	f000 ff77 	bl	800155c <HAL_ADC_ConfigChannel>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000674:	f000 fbc0 	bl	8000df8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 5;
 8000678:	2305      	movs	r3, #5
 800067a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800067c:	463b      	mov	r3, r7
 800067e:	4619      	mov	r1, r3
 8000680:	481e      	ldr	r0, [pc, #120]	; (80006fc <MX_ADC1_Init+0x168>)
 8000682:	f000 ff6b 	bl	800155c <HAL_ADC_ConfigChannel>
 8000686:	4603      	mov	r3, r0
 8000688:	2b00      	cmp	r3, #0
 800068a:	d001      	beq.n	8000690 <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 800068c:	f000 fbb4 	bl	8000df8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 6;
 8000690:	2306      	movs	r3, #6
 8000692:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000694:	463b      	mov	r3, r7
 8000696:	4619      	mov	r1, r3
 8000698:	4818      	ldr	r0, [pc, #96]	; (80006fc <MX_ADC1_Init+0x168>)
 800069a:	f000 ff5f 	bl	800155c <HAL_ADC_ConfigChannel>
 800069e:	4603      	mov	r3, r0
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d001      	beq.n	80006a8 <MX_ADC1_Init+0x114>
  {
    Error_Handler();
 80006a4:	f000 fba8 	bl	8000df8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 7;
 80006a8:	2307      	movs	r3, #7
 80006aa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006ac:	463b      	mov	r3, r7
 80006ae:	4619      	mov	r1, r3
 80006b0:	4812      	ldr	r0, [pc, #72]	; (80006fc <MX_ADC1_Init+0x168>)
 80006b2:	f000 ff53 	bl	800155c <HAL_ADC_ConfigChannel>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d001      	beq.n	80006c0 <MX_ADC1_Init+0x12c>
  {
    Error_Handler();
 80006bc:	f000 fb9c 	bl	8000df8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 8;
 80006c0:	2308      	movs	r3, #8
 80006c2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006c4:	463b      	mov	r3, r7
 80006c6:	4619      	mov	r1, r3
 80006c8:	480c      	ldr	r0, [pc, #48]	; (80006fc <MX_ADC1_Init+0x168>)
 80006ca:	f000 ff47 	bl	800155c <HAL_ADC_ConfigChannel>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d001      	beq.n	80006d8 <MX_ADC1_Init+0x144>
  {
    Error_Handler();
 80006d4:	f000 fb90 	bl	8000df8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 9;
 80006d8:	2309      	movs	r3, #9
 80006da:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80006dc:	2307      	movs	r3, #7
 80006de:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006e0:	463b      	mov	r3, r7
 80006e2:	4619      	mov	r1, r3
 80006e4:	4805      	ldr	r0, [pc, #20]	; (80006fc <MX_ADC1_Init+0x168>)
 80006e6:	f000 ff39 	bl	800155c <HAL_ADC_ConfigChannel>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <MX_ADC1_Init+0x160>
  {
    Error_Handler();
 80006f0:	f000 fb82 	bl	8000df8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006f4:	bf00      	nop
 80006f6:	3710      	adds	r7, #16
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	2000008c 	.word	0x2000008c
 8000700:	40012000 	.word	0x40012000
 8000704:	0f000001 	.word	0x0f000001

08000708 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b084      	sub	sp, #16
 800070c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800070e:	463b      	mov	r3, r7
 8000710:	2200      	movs	r2, #0
 8000712:	601a      	str	r2, [r3, #0]
 8000714:	605a      	str	r2, [r3, #4]
 8000716:	609a      	str	r2, [r3, #8]
 8000718:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 800071a:	4b42      	ldr	r3, [pc, #264]	; (8000824 <MX_ADC3_Init+0x11c>)
 800071c:	4a42      	ldr	r2, [pc, #264]	; (8000828 <MX_ADC3_Init+0x120>)
 800071e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000720:	4b40      	ldr	r3, [pc, #256]	; (8000824 <MX_ADC3_Init+0x11c>)
 8000722:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000726:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000728:	4b3e      	ldr	r3, [pc, #248]	; (8000824 <MX_ADC3_Init+0x11c>)
 800072a:	2200      	movs	r2, #0
 800072c:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ENABLE;
 800072e:	4b3d      	ldr	r3, [pc, #244]	; (8000824 <MX_ADC3_Init+0x11c>)
 8000730:	2201      	movs	r2, #1
 8000732:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000734:	4b3b      	ldr	r3, [pc, #236]	; (8000824 <MX_ADC3_Init+0x11c>)
 8000736:	2200      	movs	r2, #0
 8000738:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800073a:	4b3a      	ldr	r3, [pc, #232]	; (8000824 <MX_ADC3_Init+0x11c>)
 800073c:	2200      	movs	r2, #0
 800073e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000742:	4b38      	ldr	r3, [pc, #224]	; (8000824 <MX_ADC3_Init+0x11c>)
 8000744:	2200      	movs	r2, #0
 8000746:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000748:	4b36      	ldr	r3, [pc, #216]	; (8000824 <MX_ADC3_Init+0x11c>)
 800074a:	4a38      	ldr	r2, [pc, #224]	; (800082c <MX_ADC3_Init+0x124>)
 800074c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800074e:	4b35      	ldr	r3, [pc, #212]	; (8000824 <MX_ADC3_Init+0x11c>)
 8000750:	2200      	movs	r2, #0
 8000752:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 6;
 8000754:	4b33      	ldr	r3, [pc, #204]	; (8000824 <MX_ADC3_Init+0x11c>)
 8000756:	2206      	movs	r2, #6
 8000758:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 800075a:	4b32      	ldr	r3, [pc, #200]	; (8000824 <MX_ADC3_Init+0x11c>)
 800075c:	2200      	movs	r2, #0
 800075e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000762:	4b30      	ldr	r3, [pc, #192]	; (8000824 <MX_ADC3_Init+0x11c>)
 8000764:	2201      	movs	r2, #1
 8000766:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000768:	482e      	ldr	r0, [pc, #184]	; (8000824 <MX_ADC3_Init+0x11c>)
 800076a:	f000 fd85 	bl	8001278 <HAL_ADC_Init>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d001      	beq.n	8000778 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000774:	f000 fb40 	bl	8000df8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000778:	2309      	movs	r3, #9
 800077a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800077c:	2301      	movs	r3, #1
 800077e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000780:	2307      	movs	r3, #7
 8000782:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000784:	463b      	mov	r3, r7
 8000786:	4619      	mov	r1, r3
 8000788:	4826      	ldr	r0, [pc, #152]	; (8000824 <MX_ADC3_Init+0x11c>)
 800078a:	f000 fee7 	bl	800155c <HAL_ADC_ConfigChannel>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000794:	f000 fb30 	bl	8000df8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000798:	230f      	movs	r3, #15
 800079a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800079c:	2302      	movs	r3, #2
 800079e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80007a0:	463b      	mov	r3, r7
 80007a2:	4619      	mov	r1, r3
 80007a4:	481f      	ldr	r0, [pc, #124]	; (8000824 <MX_ADC3_Init+0x11c>)
 80007a6:	f000 fed9 	bl	800155c <HAL_ADC_ConfigChannel>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d001      	beq.n	80007b4 <MX_ADC3_Init+0xac>
  {
    Error_Handler();
 80007b0:	f000 fb22 	bl	8000df8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80007b4:	2302      	movs	r3, #2
 80007b6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80007b8:	2303      	movs	r3, #3
 80007ba:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80007bc:	2300      	movs	r3, #0
 80007be:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80007c0:	463b      	mov	r3, r7
 80007c2:	4619      	mov	r1, r3
 80007c4:	4817      	ldr	r0, [pc, #92]	; (8000824 <MX_ADC3_Init+0x11c>)
 80007c6:	f000 fec9 	bl	800155c <HAL_ADC_ConfigChannel>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d001      	beq.n	80007d4 <MX_ADC3_Init+0xcc>
  {
    Error_Handler();
 80007d0:	f000 fb12 	bl	8000df8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 4;
 80007d4:	2304      	movs	r3, #4
 80007d6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80007d8:	463b      	mov	r3, r7
 80007da:	4619      	mov	r1, r3
 80007dc:	4811      	ldr	r0, [pc, #68]	; (8000824 <MX_ADC3_Init+0x11c>)
 80007de:	f000 febd 	bl	800155c <HAL_ADC_ConfigChannel>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <MX_ADC3_Init+0xe4>
  {
    Error_Handler();
 80007e8:	f000 fb06 	bl	8000df8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 5;
 80007ec:	2305      	movs	r3, #5
 80007ee:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80007f0:	463b      	mov	r3, r7
 80007f2:	4619      	mov	r1, r3
 80007f4:	480b      	ldr	r0, [pc, #44]	; (8000824 <MX_ADC3_Init+0x11c>)
 80007f6:	f000 feb1 	bl	800155c <HAL_ADC_ConfigChannel>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d001      	beq.n	8000804 <MX_ADC3_Init+0xfc>
  {
    Error_Handler();
 8000800:	f000 fafa 	bl	8000df8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 6;
 8000804:	2306      	movs	r3, #6
 8000806:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000808:	463b      	mov	r3, r7
 800080a:	4619      	mov	r1, r3
 800080c:	4805      	ldr	r0, [pc, #20]	; (8000824 <MX_ADC3_Init+0x11c>)
 800080e:	f000 fea5 	bl	800155c <HAL_ADC_ConfigChannel>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d001      	beq.n	800081c <MX_ADC3_Init+0x114>
  {
    Error_Handler();
 8000818:	f000 faee 	bl	8000df8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800081c:	bf00      	nop
 800081e:	3710      	adds	r7, #16
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}
 8000824:	200000d4 	.word	0x200000d4
 8000828:	40012200 	.word	0x40012200
 800082c:	0f000001 	.word	0x0f000001

08000830 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b08e      	sub	sp, #56	; 0x38
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000838:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800083c:	2200      	movs	r2, #0
 800083e:	601a      	str	r2, [r3, #0]
 8000840:	605a      	str	r2, [r3, #4]
 8000842:	609a      	str	r2, [r3, #8]
 8000844:	60da      	str	r2, [r3, #12]
 8000846:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	4a6e      	ldr	r2, [pc, #440]	; (8000a08 <HAL_ADC_MspInit+0x1d8>)
 800084e:	4293      	cmp	r3, r2
 8000850:	f040 808d 	bne.w	800096e <HAL_ADC_MspInit+0x13e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000854:	2300      	movs	r3, #0
 8000856:	623b      	str	r3, [r7, #32]
 8000858:	4b6c      	ldr	r3, [pc, #432]	; (8000a0c <HAL_ADC_MspInit+0x1dc>)
 800085a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800085c:	4a6b      	ldr	r2, [pc, #428]	; (8000a0c <HAL_ADC_MspInit+0x1dc>)
 800085e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000862:	6453      	str	r3, [r2, #68]	; 0x44
 8000864:	4b69      	ldr	r3, [pc, #420]	; (8000a0c <HAL_ADC_MspInit+0x1dc>)
 8000866:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000868:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800086c:	623b      	str	r3, [r7, #32]
 800086e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000870:	2300      	movs	r3, #0
 8000872:	61fb      	str	r3, [r7, #28]
 8000874:	4b65      	ldr	r3, [pc, #404]	; (8000a0c <HAL_ADC_MspInit+0x1dc>)
 8000876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000878:	4a64      	ldr	r2, [pc, #400]	; (8000a0c <HAL_ADC_MspInit+0x1dc>)
 800087a:	f043 0304 	orr.w	r3, r3, #4
 800087e:	6313      	str	r3, [r2, #48]	; 0x30
 8000880:	4b62      	ldr	r3, [pc, #392]	; (8000a0c <HAL_ADC_MspInit+0x1dc>)
 8000882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000884:	f003 0304 	and.w	r3, r3, #4
 8000888:	61fb      	str	r3, [r7, #28]
 800088a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800088c:	2300      	movs	r3, #0
 800088e:	61bb      	str	r3, [r7, #24]
 8000890:	4b5e      	ldr	r3, [pc, #376]	; (8000a0c <HAL_ADC_MspInit+0x1dc>)
 8000892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000894:	4a5d      	ldr	r2, [pc, #372]	; (8000a0c <HAL_ADC_MspInit+0x1dc>)
 8000896:	f043 0301 	orr.w	r3, r3, #1
 800089a:	6313      	str	r3, [r2, #48]	; 0x30
 800089c:	4b5b      	ldr	r3, [pc, #364]	; (8000a0c <HAL_ADC_MspInit+0x1dc>)
 800089e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a0:	f003 0301 	and.w	r3, r3, #1
 80008a4:	61bb      	str	r3, [r7, #24]
 80008a6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008a8:	2300      	movs	r3, #0
 80008aa:	617b      	str	r3, [r7, #20]
 80008ac:	4b57      	ldr	r3, [pc, #348]	; (8000a0c <HAL_ADC_MspInit+0x1dc>)
 80008ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b0:	4a56      	ldr	r2, [pc, #344]	; (8000a0c <HAL_ADC_MspInit+0x1dc>)
 80008b2:	f043 0302 	orr.w	r3, r3, #2
 80008b6:	6313      	str	r3, [r2, #48]	; 0x30
 80008b8:	4b54      	ldr	r3, [pc, #336]	; (8000a0c <HAL_ADC_MspInit+0x1dc>)
 80008ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008bc:	f003 0302 	and.w	r3, r3, #2
 80008c0:	617b      	str	r3, [r7, #20]
 80008c2:	697b      	ldr	r3, [r7, #20]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 80008c4:	230d      	movs	r3, #13
 80008c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008c8:	2303      	movs	r3, #3
 80008ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008cc:	2300      	movs	r3, #0
 80008ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008d4:	4619      	mov	r1, r3
 80008d6:	484e      	ldr	r0, [pc, #312]	; (8000a10 <HAL_ADC_MspInit+0x1e0>)
 80008d8:	f001 fe04 	bl	80024e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80008dc:	2379      	movs	r3, #121	; 0x79
 80008de:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008e0:	2303      	movs	r3, #3
 80008e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e4:	2300      	movs	r3, #0
 80008e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008ec:	4619      	mov	r1, r3
 80008ee:	4849      	ldr	r0, [pc, #292]	; (8000a14 <HAL_ADC_MspInit+0x1e4>)
 80008f0:	f001 fdf8 	bl	80024e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80008f4:	2302      	movs	r3, #2
 80008f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008f8:	2303      	movs	r3, #3
 80008fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fc:	2300      	movs	r3, #0
 80008fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000900:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000904:	4619      	mov	r1, r3
 8000906:	4844      	ldr	r0, [pc, #272]	; (8000a18 <HAL_ADC_MspInit+0x1e8>)
 8000908:	f001 fdec 	bl	80024e4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800090c:	4b43      	ldr	r3, [pc, #268]	; (8000a1c <HAL_ADC_MspInit+0x1ec>)
 800090e:	4a44      	ldr	r2, [pc, #272]	; (8000a20 <HAL_ADC_MspInit+0x1f0>)
 8000910:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000912:	4b42      	ldr	r3, [pc, #264]	; (8000a1c <HAL_ADC_MspInit+0x1ec>)
 8000914:	2200      	movs	r2, #0
 8000916:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000918:	4b40      	ldr	r3, [pc, #256]	; (8000a1c <HAL_ADC_MspInit+0x1ec>)
 800091a:	2200      	movs	r2, #0
 800091c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800091e:	4b3f      	ldr	r3, [pc, #252]	; (8000a1c <HAL_ADC_MspInit+0x1ec>)
 8000920:	2200      	movs	r2, #0
 8000922:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000924:	4b3d      	ldr	r3, [pc, #244]	; (8000a1c <HAL_ADC_MspInit+0x1ec>)
 8000926:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800092a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800092c:	4b3b      	ldr	r3, [pc, #236]	; (8000a1c <HAL_ADC_MspInit+0x1ec>)
 800092e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000932:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000934:	4b39      	ldr	r3, [pc, #228]	; (8000a1c <HAL_ADC_MspInit+0x1ec>)
 8000936:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800093a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800093c:	4b37      	ldr	r3, [pc, #220]	; (8000a1c <HAL_ADC_MspInit+0x1ec>)
 800093e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000942:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000944:	4b35      	ldr	r3, [pc, #212]	; (8000a1c <HAL_ADC_MspInit+0x1ec>)
 8000946:	2200      	movs	r2, #0
 8000948:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800094a:	4b34      	ldr	r3, [pc, #208]	; (8000a1c <HAL_ADC_MspInit+0x1ec>)
 800094c:	2200      	movs	r2, #0
 800094e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000950:	4832      	ldr	r0, [pc, #200]	; (8000a1c <HAL_ADC_MspInit+0x1ec>)
 8000952:	f001 f9c5 	bl	8001ce0 <HAL_DMA_Init>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 800095c:	f000 fa4c 	bl	8000df8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	4a2e      	ldr	r2, [pc, #184]	; (8000a1c <HAL_ADC_MspInit+0x1ec>)
 8000964:	639a      	str	r2, [r3, #56]	; 0x38
 8000966:	4a2d      	ldr	r2, [pc, #180]	; (8000a1c <HAL_ADC_MspInit+0x1ec>)
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800096c:	e047      	b.n	80009fe <HAL_ADC_MspInit+0x1ce>
  else if(adcHandle->Instance==ADC3)
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	4a2c      	ldr	r2, [pc, #176]	; (8000a24 <HAL_ADC_MspInit+0x1f4>)
 8000974:	4293      	cmp	r3, r2
 8000976:	d142      	bne.n	80009fe <HAL_ADC_MspInit+0x1ce>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000978:	2300      	movs	r3, #0
 800097a:	613b      	str	r3, [r7, #16]
 800097c:	4b23      	ldr	r3, [pc, #140]	; (8000a0c <HAL_ADC_MspInit+0x1dc>)
 800097e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000980:	4a22      	ldr	r2, [pc, #136]	; (8000a0c <HAL_ADC_MspInit+0x1dc>)
 8000982:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000986:	6453      	str	r3, [r2, #68]	; 0x44
 8000988:	4b20      	ldr	r3, [pc, #128]	; (8000a0c <HAL_ADC_MspInit+0x1dc>)
 800098a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800098c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000990:	613b      	str	r3, [r7, #16]
 8000992:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000994:	2300      	movs	r3, #0
 8000996:	60fb      	str	r3, [r7, #12]
 8000998:	4b1c      	ldr	r3, [pc, #112]	; (8000a0c <HAL_ADC_MspInit+0x1dc>)
 800099a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800099c:	4a1b      	ldr	r2, [pc, #108]	; (8000a0c <HAL_ADC_MspInit+0x1dc>)
 800099e:	f043 0320 	orr.w	r3, r3, #32
 80009a2:	6313      	str	r3, [r2, #48]	; 0x30
 80009a4:	4b19      	ldr	r3, [pc, #100]	; (8000a0c <HAL_ADC_MspInit+0x1dc>)
 80009a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a8:	f003 0320 	and.w	r3, r3, #32
 80009ac:	60fb      	str	r3, [r7, #12]
 80009ae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009b0:	2300      	movs	r3, #0
 80009b2:	60bb      	str	r3, [r7, #8]
 80009b4:	4b15      	ldr	r3, [pc, #84]	; (8000a0c <HAL_ADC_MspInit+0x1dc>)
 80009b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b8:	4a14      	ldr	r2, [pc, #80]	; (8000a0c <HAL_ADC_MspInit+0x1dc>)
 80009ba:	f043 0301 	orr.w	r3, r3, #1
 80009be:	6313      	str	r3, [r2, #48]	; 0x30
 80009c0:	4b12      	ldr	r3, [pc, #72]	; (8000a0c <HAL_ADC_MspInit+0x1dc>)
 80009c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009c4:	f003 0301 	and.w	r3, r3, #1
 80009c8:	60bb      	str	r3, [r7, #8]
 80009ca:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_9
 80009cc:	f44f 63c7 	mov.w	r3, #1592	; 0x638
 80009d0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009d2:	2303      	movs	r3, #3
 80009d4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d6:	2300      	movs	r3, #0
 80009d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80009da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009de:	4619      	mov	r1, r3
 80009e0:	4811      	ldr	r0, [pc, #68]	; (8000a28 <HAL_ADC_MspInit+0x1f8>)
 80009e2:	f001 fd7f 	bl	80024e4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80009e6:	2304      	movs	r3, #4
 80009e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009ea:	2303      	movs	r3, #3
 80009ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ee:	2300      	movs	r3, #0
 80009f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009f6:	4619      	mov	r1, r3
 80009f8:	4806      	ldr	r0, [pc, #24]	; (8000a14 <HAL_ADC_MspInit+0x1e4>)
 80009fa:	f001 fd73 	bl	80024e4 <HAL_GPIO_Init>
}
 80009fe:	bf00      	nop
 8000a00:	3738      	adds	r7, #56	; 0x38
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	40012000 	.word	0x40012000
 8000a0c:	40023800 	.word	0x40023800
 8000a10:	40020800 	.word	0x40020800
 8000a14:	40020000 	.word	0x40020000
 8000a18:	40020400 	.word	0x40020400
 8000a1c:	2000011c 	.word	0x2000011c
 8000a20:	40026410 	.word	0x40026410
 8000a24:	40012200 	.word	0x40012200
 8000a28:	40021400 	.word	0x40021400

08000a2c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b082      	sub	sp, #8
 8000a30:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000a32:	2300      	movs	r3, #0
 8000a34:	607b      	str	r3, [r7, #4]
 8000a36:	4b0c      	ldr	r3, [pc, #48]	; (8000a68 <MX_DMA_Init+0x3c>)
 8000a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a3a:	4a0b      	ldr	r2, [pc, #44]	; (8000a68 <MX_DMA_Init+0x3c>)
 8000a3c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000a40:	6313      	str	r3, [r2, #48]	; 0x30
 8000a42:	4b09      	ldr	r3, [pc, #36]	; (8000a68 <MX_DMA_Init+0x3c>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000a4a:	607b      	str	r3, [r7, #4]
 8000a4c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000a4e:	2200      	movs	r2, #0
 8000a50:	2100      	movs	r1, #0
 8000a52:	2038      	movs	r0, #56	; 0x38
 8000a54:	f001 f90d 	bl	8001c72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000a58:	2038      	movs	r0, #56	; 0x38
 8000a5a:	f001 f926 	bl	8001caa <HAL_NVIC_EnableIRQ>

}
 8000a5e:	bf00      	nop
 8000a60:	3708      	adds	r7, #8
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	40023800 	.word	0x40023800

08000a6c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b08a      	sub	sp, #40	; 0x28
 8000a70:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a72:	f107 0314 	add.w	r3, r7, #20
 8000a76:	2200      	movs	r2, #0
 8000a78:	601a      	str	r2, [r3, #0]
 8000a7a:	605a      	str	r2, [r3, #4]
 8000a7c:	609a      	str	r2, [r3, #8]
 8000a7e:	60da      	str	r2, [r3, #12]
 8000a80:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a82:	2300      	movs	r3, #0
 8000a84:	613b      	str	r3, [r7, #16]
 8000a86:	4b2e      	ldr	r3, [pc, #184]	; (8000b40 <MX_GPIO_Init+0xd4>)
 8000a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8a:	4a2d      	ldr	r2, [pc, #180]	; (8000b40 <MX_GPIO_Init+0xd4>)
 8000a8c:	f043 0320 	orr.w	r3, r3, #32
 8000a90:	6313      	str	r3, [r2, #48]	; 0x30
 8000a92:	4b2b      	ldr	r3, [pc, #172]	; (8000b40 <MX_GPIO_Init+0xd4>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a96:	f003 0320 	and.w	r3, r3, #32
 8000a9a:	613b      	str	r3, [r7, #16]
 8000a9c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	60fb      	str	r3, [r7, #12]
 8000aa2:	4b27      	ldr	r3, [pc, #156]	; (8000b40 <MX_GPIO_Init+0xd4>)
 8000aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa6:	4a26      	ldr	r2, [pc, #152]	; (8000b40 <MX_GPIO_Init+0xd4>)
 8000aa8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000aac:	6313      	str	r3, [r2, #48]	; 0x30
 8000aae:	4b24      	ldr	r3, [pc, #144]	; (8000b40 <MX_GPIO_Init+0xd4>)
 8000ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ab2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ab6:	60fb      	str	r3, [r7, #12]
 8000ab8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aba:	2300      	movs	r3, #0
 8000abc:	60bb      	str	r3, [r7, #8]
 8000abe:	4b20      	ldr	r3, [pc, #128]	; (8000b40 <MX_GPIO_Init+0xd4>)
 8000ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac2:	4a1f      	ldr	r2, [pc, #124]	; (8000b40 <MX_GPIO_Init+0xd4>)
 8000ac4:	f043 0304 	orr.w	r3, r3, #4
 8000ac8:	6313      	str	r3, [r2, #48]	; 0x30
 8000aca:	4b1d      	ldr	r3, [pc, #116]	; (8000b40 <MX_GPIO_Init+0xd4>)
 8000acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ace:	f003 0304 	and.w	r3, r3, #4
 8000ad2:	60bb      	str	r3, [r7, #8]
 8000ad4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	607b      	str	r3, [r7, #4]
 8000ada:	4b19      	ldr	r3, [pc, #100]	; (8000b40 <MX_GPIO_Init+0xd4>)
 8000adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ade:	4a18      	ldr	r2, [pc, #96]	; (8000b40 <MX_GPIO_Init+0xd4>)
 8000ae0:	f043 0301 	orr.w	r3, r3, #1
 8000ae4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ae6:	4b16      	ldr	r3, [pc, #88]	; (8000b40 <MX_GPIO_Init+0xd4>)
 8000ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aea:	f003 0301 	and.w	r3, r3, #1
 8000aee:	607b      	str	r3, [r7, #4]
 8000af0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000af2:	2300      	movs	r3, #0
 8000af4:	603b      	str	r3, [r7, #0]
 8000af6:	4b12      	ldr	r3, [pc, #72]	; (8000b40 <MX_GPIO_Init+0xd4>)
 8000af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000afa:	4a11      	ldr	r2, [pc, #68]	; (8000b40 <MX_GPIO_Init+0xd4>)
 8000afc:	f043 0302 	orr.w	r3, r3, #2
 8000b00:	6313      	str	r3, [r2, #48]	; 0x30
 8000b02:	4b0f      	ldr	r3, [pc, #60]	; (8000b40 <MX_GPIO_Init+0xd4>)
 8000b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b06:	f003 0302 	and.w	r3, r3, #2
 8000b0a:	603b      	str	r3, [r7, #0]
 8000b0c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_ONE_Pin|LED_THREE_Pin|LED_TWO_Pin, GPIO_PIN_RESET);
 8000b0e:	2200      	movs	r2, #0
 8000b10:	f244 0181 	movw	r1, #16513	; 0x4081
 8000b14:	480b      	ldr	r0, [pc, #44]	; (8000b44 <MX_GPIO_Init+0xd8>)
 8000b16:	f001 fe91 	bl	800283c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED_ONE_Pin|LED_THREE_Pin|LED_TWO_Pin;
 8000b1a:	f244 0381 	movw	r3, #16513	; 0x4081
 8000b1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b20:	2301      	movs	r3, #1
 8000b22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b24:	2300      	movs	r3, #0
 8000b26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b2c:	f107 0314 	add.w	r3, r7, #20
 8000b30:	4619      	mov	r1, r3
 8000b32:	4804      	ldr	r0, [pc, #16]	; (8000b44 <MX_GPIO_Init+0xd8>)
 8000b34:	f001 fcd6 	bl	80024e4 <HAL_GPIO_Init>

}
 8000b38:	bf00      	nop
 8000b3a:	3728      	adds	r7, #40	; 0x28
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	40023800 	.word	0x40023800
 8000b44:	40020400 	.word	0x40020400

08000b48 <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int myData = 0;
uint8_t _test = 0;

int _write(int fd, char *ptr, int len) {
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b084      	sub	sp, #16
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	60f8      	str	r0, [r7, #12]
 8000b50:	60b9      	str	r1, [r7, #8]
 8000b52:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (unsigned char*) ptr, len, HAL_MAX_DELAY);
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	b29a      	uxth	r2, r3
 8000b58:	f04f 33ff 	mov.w	r3, #4294967295
 8000b5c:	68b9      	ldr	r1, [r7, #8]
 8000b5e:	4804      	ldr	r0, [pc, #16]	; (8000b70 <_write+0x28>)
 8000b60:	f002 fbbb 	bl	80032da <HAL_UART_Transmit>
	return len;
 8000b64:	687b      	ldr	r3, [r7, #4]
}
 8000b66:	4618      	mov	r0, r3
 8000b68:	3710      	adds	r7, #16
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	200001c0 	.word	0x200001c0

08000b74 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]

	if (huart->Instance == huart3.Instance) {
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681a      	ldr	r2, [r3, #0]
 8000b80:	4b26      	ldr	r3, [pc, #152]	; (8000c1c <HAL_UART_RxCpltCallback+0xa8>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	429a      	cmp	r2, r3
 8000b86:	d145      	bne.n	8000c14 <HAL_UART_RxCpltCallback+0xa0>
		if (myData == '1') {
 8000b88:	4b25      	ldr	r3, [pc, #148]	; (8000c20 <HAL_UART_RxCpltCallback+0xac>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	2b31      	cmp	r3, #49	; 0x31
 8000b8e:	d10b      	bne.n	8000ba8 <HAL_UART_RxCpltCallback+0x34>
			HAL_UART_Transmit(&huart3, &myData, 1, 10);
 8000b90:	230a      	movs	r3, #10
 8000b92:	2201      	movs	r2, #1
 8000b94:	4922      	ldr	r1, [pc, #136]	; (8000c20 <HAL_UART_RxCpltCallback+0xac>)
 8000b96:	4821      	ldr	r0, [pc, #132]	; (8000c1c <HAL_UART_RxCpltCallback+0xa8>)
 8000b98:	f002 fb9f 	bl	80032da <HAL_UART_Transmit>
			HAL_GPIO_WritePin(LED_ONE_GPIO_Port, LED_ONE_Pin, 1);
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	2101      	movs	r1, #1
 8000ba0:	4820      	ldr	r0, [pc, #128]	; (8000c24 <HAL_UART_RxCpltCallback+0xb0>)
 8000ba2:	f001 fe4b 	bl	800283c <HAL_GPIO_WritePin>
 8000ba6:	e030      	b.n	8000c0a <HAL_UART_RxCpltCallback+0x96>

		} else if (myData == '2') {
 8000ba8:	4b1d      	ldr	r3, [pc, #116]	; (8000c20 <HAL_UART_RxCpltCallback+0xac>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	2b32      	cmp	r3, #50	; 0x32
 8000bae:	d10b      	bne.n	8000bc8 <HAL_UART_RxCpltCallback+0x54>
			HAL_UART_Transmit(&huart3, &myData, 1, 10);
 8000bb0:	230a      	movs	r3, #10
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	491a      	ldr	r1, [pc, #104]	; (8000c20 <HAL_UART_RxCpltCallback+0xac>)
 8000bb6:	4819      	ldr	r0, [pc, #100]	; (8000c1c <HAL_UART_RxCpltCallback+0xa8>)
 8000bb8:	f002 fb8f 	bl	80032da <HAL_UART_Transmit>
			HAL_GPIO_WritePin(LED_TWO_GPIO_Port, LED_TWO_Pin, 1);
 8000bbc:	2201      	movs	r2, #1
 8000bbe:	2180      	movs	r1, #128	; 0x80
 8000bc0:	4818      	ldr	r0, [pc, #96]	; (8000c24 <HAL_UART_RxCpltCallback+0xb0>)
 8000bc2:	f001 fe3b 	bl	800283c <HAL_GPIO_WritePin>
 8000bc6:	e020      	b.n	8000c0a <HAL_UART_RxCpltCallback+0x96>

		} else if (myData == '3') {
 8000bc8:	4b15      	ldr	r3, [pc, #84]	; (8000c20 <HAL_UART_RxCpltCallback+0xac>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	2b33      	cmp	r3, #51	; 0x33
 8000bce:	d10c      	bne.n	8000bea <HAL_UART_RxCpltCallback+0x76>
			HAL_UART_Transmit(&huart3, &myData, 1, 10);
 8000bd0:	230a      	movs	r3, #10
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	4912      	ldr	r1, [pc, #72]	; (8000c20 <HAL_UART_RxCpltCallback+0xac>)
 8000bd6:	4811      	ldr	r0, [pc, #68]	; (8000c1c <HAL_UART_RxCpltCallback+0xa8>)
 8000bd8:	f002 fb7f 	bl	80032da <HAL_UART_Transmit>
			HAL_GPIO_WritePin(LED_THREE_GPIO_Port, LED_THREE_Pin, 1);
 8000bdc:	2201      	movs	r2, #1
 8000bde:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000be2:	4810      	ldr	r0, [pc, #64]	; (8000c24 <HAL_UART_RxCpltCallback+0xb0>)
 8000be4:	f001 fe2a 	bl	800283c <HAL_GPIO_WritePin>
 8000be8:	e00f      	b.n	8000c0a <HAL_UART_RxCpltCallback+0x96>

		} else if (myData == '4') {
 8000bea:	4b0d      	ldr	r3, [pc, #52]	; (8000c20 <HAL_UART_RxCpltCallback+0xac>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	2b34      	cmp	r3, #52	; 0x34
 8000bf0:	d10b      	bne.n	8000c0a <HAL_UART_RxCpltCallback+0x96>
			HAL_UART_Transmit(&huart3, &myData, 1, 10);
 8000bf2:	230a      	movs	r3, #10
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	490a      	ldr	r1, [pc, #40]	; (8000c20 <HAL_UART_RxCpltCallback+0xac>)
 8000bf8:	4808      	ldr	r0, [pc, #32]	; (8000c1c <HAL_UART_RxCpltCallback+0xa8>)
 8000bfa:	f002 fb6e 	bl	80032da <HAL_UART_Transmit>
			HAL_GPIO_WritePin(GPIOB, LED_ONE_Pin | LED_TWO_Pin | LED_THREE_Pin,
 8000bfe:	2200      	movs	r2, #0
 8000c00:	f244 0181 	movw	r1, #16513	; 0x4081
 8000c04:	4807      	ldr	r0, [pc, #28]	; (8000c24 <HAL_UART_RxCpltCallback+0xb0>)
 8000c06:	f001 fe19 	bl	800283c <HAL_GPIO_WritePin>
					0);
		}
		HAL_UART_Receive_IT(&huart3, &myData, 1);
 8000c0a:	2201      	movs	r2, #1
 8000c0c:	4904      	ldr	r1, [pc, #16]	; (8000c20 <HAL_UART_RxCpltCallback+0xac>)
 8000c0e:	4803      	ldr	r0, [pc, #12]	; (8000c1c <HAL_UART_RxCpltCallback+0xa8>)
 8000c10:	f002 fbf5 	bl	80033fe <HAL_UART_Receive_IT>

	}
}
 8000c14:	bf00      	nop
 8000c16:	3708      	adds	r7, #8
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	200001c0 	.word	0x200001c0
 8000c20:	200001b8 	.word	0x200001b8
 8000c24:	40020400 	.word	0x40020400

08000c28 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000c28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c2a:	b097      	sub	sp, #92	; 0x5c
 8000c2c:	af0c      	add	r7, sp, #48	; 0x30
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000c2e:	f000 fa8d 	bl	800114c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000c32:	f000 f871 	bl	8000d18 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000c36:	f7ff ff19 	bl	8000a6c <MX_GPIO_Init>
	MX_DMA_Init();
 8000c3a:	f7ff fef7 	bl	8000a2c <MX_DMA_Init>
	MX_USART3_UART_Init();
 8000c3e:	f000 f9e1 	bl	8001004 <MX_USART3_UART_Init>
	MX_ADC1_Init();
 8000c42:	f7ff fca7 	bl	8000594 <MX_ADC1_Init>
	MX_ADC3_Init();
 8000c46:	f7ff fd5f 	bl	8000708 <MX_ADC3_Init>
	/* USER CODE BEGIN 2 */
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC1Result, ADC1_NUM);
 8000c4a:	2209      	movs	r2, #9
 8000c4c:	492a      	ldr	r1, [pc, #168]	; (8000cf8 <main+0xd0>)
 8000c4e:	482b      	ldr	r0, [pc, #172]	; (8000cfc <main+0xd4>)
 8000c50:	f000 fb56 	bl	8001300 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc3, (uint32_t*) ADC3Result, ADC3_NUM);
 8000c54:	2206      	movs	r2, #6
 8000c56:	492a      	ldr	r1, [pc, #168]	; (8000d00 <main+0xd8>)
 8000c58:	482a      	ldr	r0, [pc, #168]	; (8000d04 <main+0xdc>)
 8000c5a:	f000 fb51 	bl	8001300 <HAL_ADC_Start_DMA>
	char *str = "Hello world!";
 8000c5e:	4b2a      	ldr	r3, [pc, #168]	; (8000d08 <main+0xe0>)
 8000c60:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_UART_Receive_IT(&huart3, &myData, 1);
 8000c62:	2201      	movs	r2, #1
 8000c64:	4929      	ldr	r1, [pc, #164]	; (8000d0c <main+0xe4>)
 8000c66:	482a      	ldr	r0, [pc, #168]	; (8000d10 <main+0xe8>)
 8000c68:	f002 fbc9 	bl	80033fe <HAL_UART_Receive_IT>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	while (1) {

		printf("%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d\r\n",
 8000c6c:	4b22      	ldr	r3, [pc, #136]	; (8000cf8 <main+0xd0>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	61fb      	str	r3, [r7, #28]
 8000c72:	4b21      	ldr	r3, [pc, #132]	; (8000cf8 <main+0xd0>)
 8000c74:	685a      	ldr	r2, [r3, #4]
 8000c76:	61ba      	str	r2, [r7, #24]
 8000c78:	4b1f      	ldr	r3, [pc, #124]	; (8000cf8 <main+0xd0>)
 8000c7a:	6898      	ldr	r0, [r3, #8]
 8000c7c:	6178      	str	r0, [r7, #20]
 8000c7e:	4b1e      	ldr	r3, [pc, #120]	; (8000cf8 <main+0xd0>)
 8000c80:	68d9      	ldr	r1, [r3, #12]
 8000c82:	4b1d      	ldr	r3, [pc, #116]	; (8000cf8 <main+0xd0>)
 8000c84:	6918      	ldr	r0, [r3, #16]
 8000c86:	4b1c      	ldr	r3, [pc, #112]	; (8000cf8 <main+0xd0>)
 8000c88:	695c      	ldr	r4, [r3, #20]
 8000c8a:	4b1b      	ldr	r3, [pc, #108]	; (8000cf8 <main+0xd0>)
 8000c8c:	699d      	ldr	r5, [r3, #24]
 8000c8e:	4b1a      	ldr	r3, [pc, #104]	; (8000cf8 <main+0xd0>)
 8000c90:	69de      	ldr	r6, [r3, #28]
 8000c92:	4b19      	ldr	r3, [pc, #100]	; (8000cf8 <main+0xd0>)
 8000c94:	6a1b      	ldr	r3, [r3, #32]
 8000c96:	613b      	str	r3, [r7, #16]
 8000c98:	4b19      	ldr	r3, [pc, #100]	; (8000d00 <main+0xd8>)
 8000c9a:	681a      	ldr	r2, [r3, #0]
 8000c9c:	60fa      	str	r2, [r7, #12]
 8000c9e:	4b18      	ldr	r3, [pc, #96]	; (8000d00 <main+0xd8>)
 8000ca0:	685b      	ldr	r3, [r3, #4]
 8000ca2:	60bb      	str	r3, [r7, #8]
 8000ca4:	4b16      	ldr	r3, [pc, #88]	; (8000d00 <main+0xd8>)
 8000ca6:	689a      	ldr	r2, [r3, #8]
 8000ca8:	607a      	str	r2, [r7, #4]
 8000caa:	4b15      	ldr	r3, [pc, #84]	; (8000d00 <main+0xd8>)
 8000cac:	68db      	ldr	r3, [r3, #12]
 8000cae:	603b      	str	r3, [r7, #0]
 8000cb0:	4b13      	ldr	r3, [pc, #76]	; (8000d00 <main+0xd8>)
 8000cb2:	691a      	ldr	r2, [r3, #16]
 8000cb4:	4b12      	ldr	r3, [pc, #72]	; (8000d00 <main+0xd8>)
 8000cb6:	695b      	ldr	r3, [r3, #20]
 8000cb8:	930b      	str	r3, [sp, #44]	; 0x2c
 8000cba:	920a      	str	r2, [sp, #40]	; 0x28
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	9309      	str	r3, [sp, #36]	; 0x24
 8000cc0:	687a      	ldr	r2, [r7, #4]
 8000cc2:	9208      	str	r2, [sp, #32]
 8000cc4:	68bb      	ldr	r3, [r7, #8]
 8000cc6:	9307      	str	r3, [sp, #28]
 8000cc8:	68fa      	ldr	r2, [r7, #12]
 8000cca:	9206      	str	r2, [sp, #24]
 8000ccc:	693b      	ldr	r3, [r7, #16]
 8000cce:	9305      	str	r3, [sp, #20]
 8000cd0:	9604      	str	r6, [sp, #16]
 8000cd2:	9503      	str	r5, [sp, #12]
 8000cd4:	9402      	str	r4, [sp, #8]
 8000cd6:	9001      	str	r0, [sp, #4]
 8000cd8:	9100      	str	r1, [sp, #0]
 8000cda:	697b      	ldr	r3, [r7, #20]
 8000cdc:	69ba      	ldr	r2, [r7, #24]
 8000cde:	69f9      	ldr	r1, [r7, #28]
 8000ce0:	480c      	ldr	r0, [pc, #48]	; (8000d14 <main+0xec>)
 8000ce2:	f003 fb57 	bl	8004394 <iprintf>
				ADC1Result[0], ADC1Result[1], ADC1Result[2], ADC1Result[3],
				ADC1Result[4], ADC1Result[5], ADC1Result[6], ADC1Result[7],
				ADC1Result[8], ADC3Result[0], ADC3Result[1], ADC3Result[2],
				ADC3Result[3], ADC3Result[4], ADC3Result[5]);

		HAL_Delay(100);
 8000ce6:	2064      	movs	r0, #100	; 0x64
 8000ce8:	f000 faa2 	bl	8001230 <HAL_Delay>
		HAL_Delay(1000);
 8000cec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000cf0:	f000 fa9e 	bl	8001230 <HAL_Delay>
	while (1) {
 8000cf4:	e7ba      	b.n	8000c6c <main+0x44>
 8000cf6:	bf00      	nop
 8000cf8:	2000017c 	.word	0x2000017c
 8000cfc:	2000008c 	.word	0x2000008c
 8000d00:	200001a0 	.word	0x200001a0
 8000d04:	200000d4 	.word	0x200000d4
 8000d08:	080052c8 	.word	0x080052c8
 8000d0c:	200001b8 	.word	0x200001b8
 8000d10:	200001c0 	.word	0x200001c0
 8000d14:	080052d8 	.word	0x080052d8

08000d18 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b094      	sub	sp, #80	; 0x50
 8000d1c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000d1e:	f107 0320 	add.w	r3, r7, #32
 8000d22:	2230      	movs	r2, #48	; 0x30
 8000d24:	2100      	movs	r1, #0
 8000d26:	4618      	mov	r0, r3
 8000d28:	f003 fb2c 	bl	8004384 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000d2c:	f107 030c 	add.w	r3, r7, #12
 8000d30:	2200      	movs	r2, #0
 8000d32:	601a      	str	r2, [r3, #0]
 8000d34:	605a      	str	r2, [r3, #4]
 8000d36:	609a      	str	r2, [r3, #8]
 8000d38:	60da      	str	r2, [r3, #12]
 8000d3a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	60bb      	str	r3, [r7, #8]
 8000d40:	4b2b      	ldr	r3, [pc, #172]	; (8000df0 <SystemClock_Config+0xd8>)
 8000d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d44:	4a2a      	ldr	r2, [pc, #168]	; (8000df0 <SystemClock_Config+0xd8>)
 8000d46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d4a:	6413      	str	r3, [r2, #64]	; 0x40
 8000d4c:	4b28      	ldr	r3, [pc, #160]	; (8000df0 <SystemClock_Config+0xd8>)
 8000d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d54:	60bb      	str	r3, [r7, #8]
 8000d56:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d58:	2300      	movs	r3, #0
 8000d5a:	607b      	str	r3, [r7, #4]
 8000d5c:	4b25      	ldr	r3, [pc, #148]	; (8000df4 <SystemClock_Config+0xdc>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4a24      	ldr	r2, [pc, #144]	; (8000df4 <SystemClock_Config+0xdc>)
 8000d62:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000d66:	6013      	str	r3, [r2, #0]
 8000d68:	4b22      	ldr	r3, [pc, #136]	; (8000df4 <SystemClock_Config+0xdc>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000d70:	607b      	str	r3, [r7, #4]
 8000d72:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d74:	2302      	movs	r3, #2
 8000d76:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d78:	2301      	movs	r3, #1
 8000d7a:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d7c:	2310      	movs	r3, #16
 8000d7e:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d80:	2302      	movs	r3, #2
 8000d82:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d84:	2300      	movs	r3, #0
 8000d86:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8000d88:	2308      	movs	r3, #8
 8000d8a:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 180;
 8000d8c:	23b4      	movs	r3, #180	; 0xb4
 8000d8e:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d90:	2302      	movs	r3, #2
 8000d92:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8000d94:	2304      	movs	r3, #4
 8000d96:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000d98:	f107 0320 	add.w	r3, r7, #32
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f001 fdb7 	bl	8002910 <HAL_RCC_OscConfig>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d001      	beq.n	8000dac <SystemClock_Config+0x94>
		Error_Handler();
 8000da8:	f000 f826 	bl	8000df8 <Error_Handler>
	}

	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 8000dac:	f001 fd60 	bl	8002870 <HAL_PWREx_EnableOverDrive>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d001      	beq.n	8000dba <SystemClock_Config+0xa2>
		Error_Handler();
 8000db6:	f000 f81f 	bl	8000df8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000dba:	230f      	movs	r3, #15
 8000dbc:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dbe:	2302      	movs	r3, #2
 8000dc0:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000dc6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000dca:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000dcc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000dd0:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8000dd2:	f107 030c 	add.w	r3, r7, #12
 8000dd6:	2105      	movs	r1, #5
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f002 f811 	bl	8002e00 <HAL_RCC_ClockConfig>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d001      	beq.n	8000de8 <SystemClock_Config+0xd0>
		Error_Handler();
 8000de4:	f000 f808 	bl	8000df8 <Error_Handler>
	}
}
 8000de8:	bf00      	nop
 8000dea:	3750      	adds	r7, #80	; 0x50
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	40023800 	.word	0x40023800
 8000df4:	40007000 	.word	0x40007000

08000df8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dfc:	b672      	cpsid	i
}
 8000dfe:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000e00:	e7fe      	b.n	8000e00 <Error_Handler+0x8>
	...

08000e04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	607b      	str	r3, [r7, #4]
 8000e0e:	4b10      	ldr	r3, [pc, #64]	; (8000e50 <HAL_MspInit+0x4c>)
 8000e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e12:	4a0f      	ldr	r2, [pc, #60]	; (8000e50 <HAL_MspInit+0x4c>)
 8000e14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e18:	6453      	str	r3, [r2, #68]	; 0x44
 8000e1a:	4b0d      	ldr	r3, [pc, #52]	; (8000e50 <HAL_MspInit+0x4c>)
 8000e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e22:	607b      	str	r3, [r7, #4]
 8000e24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e26:	2300      	movs	r3, #0
 8000e28:	603b      	str	r3, [r7, #0]
 8000e2a:	4b09      	ldr	r3, [pc, #36]	; (8000e50 <HAL_MspInit+0x4c>)
 8000e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e2e:	4a08      	ldr	r2, [pc, #32]	; (8000e50 <HAL_MspInit+0x4c>)
 8000e30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e34:	6413      	str	r3, [r2, #64]	; 0x40
 8000e36:	4b06      	ldr	r3, [pc, #24]	; (8000e50 <HAL_MspInit+0x4c>)
 8000e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e3e:	603b      	str	r3, [r7, #0]
 8000e40:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e42:	bf00      	nop
 8000e44:	370c      	adds	r7, #12
 8000e46:	46bd      	mov	sp, r7
 8000e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop
 8000e50:	40023800 	.word	0x40023800

08000e54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e58:	e7fe      	b.n	8000e58 <NMI_Handler+0x4>

08000e5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e5a:	b480      	push	{r7}
 8000e5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e5e:	e7fe      	b.n	8000e5e <HardFault_Handler+0x4>

08000e60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e64:	e7fe      	b.n	8000e64 <MemManage_Handler+0x4>

08000e66 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e66:	b480      	push	{r7}
 8000e68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e6a:	e7fe      	b.n	8000e6a <BusFault_Handler+0x4>

08000e6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e70:	e7fe      	b.n	8000e70 <UsageFault_Handler+0x4>

08000e72 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e72:	b480      	push	{r7}
 8000e74:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e76:	bf00      	nop
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7e:	4770      	bx	lr

08000e80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e84:	bf00      	nop
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr

08000e8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e8e:	b480      	push	{r7}
 8000e90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e92:	bf00      	nop
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr

08000e9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ea0:	f000 f9a6 	bl	80011f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ea4:	bf00      	nop
 8000ea6:	bd80      	pop	{r7, pc}

08000ea8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000eac:	4802      	ldr	r0, [pc, #8]	; (8000eb8 <USART3_IRQHandler+0x10>)
 8000eae:	f002 fad7 	bl	8003460 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000eb2:	bf00      	nop
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	200001c0 	.word	0x200001c0

08000ebc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000ec0:	4802      	ldr	r0, [pc, #8]	; (8000ecc <DMA2_Stream0_IRQHandler+0x10>)
 8000ec2:	f001 f8a5 	bl	8002010 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8000ec6:	bf00      	nop
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	2000011c 	.word	0x2000011c

08000ed0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b086      	sub	sp, #24
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	60f8      	str	r0, [r7, #12]
 8000ed8:	60b9      	str	r1, [r7, #8]
 8000eda:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000edc:	2300      	movs	r3, #0
 8000ede:	617b      	str	r3, [r7, #20]
 8000ee0:	e00a      	b.n	8000ef8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ee2:	f3af 8000 	nop.w
 8000ee6:	4601      	mov	r1, r0
 8000ee8:	68bb      	ldr	r3, [r7, #8]
 8000eea:	1c5a      	adds	r2, r3, #1
 8000eec:	60ba      	str	r2, [r7, #8]
 8000eee:	b2ca      	uxtb	r2, r1
 8000ef0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ef2:	697b      	ldr	r3, [r7, #20]
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	617b      	str	r3, [r7, #20]
 8000ef8:	697a      	ldr	r2, [r7, #20]
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	429a      	cmp	r2, r3
 8000efe:	dbf0      	blt.n	8000ee2 <_read+0x12>
  }

  return len;
 8000f00:	687b      	ldr	r3, [r7, #4]
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	3718      	adds	r7, #24
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}

08000f0a <_close>:
  }
  return len;
}

int _close(int file)
{
 8000f0a:	b480      	push	{r7}
 8000f0c:	b083      	sub	sp, #12
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	370c      	adds	r7, #12
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr

08000f22 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f22:	b480      	push	{r7}
 8000f24:	b083      	sub	sp, #12
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	6078      	str	r0, [r7, #4]
 8000f2a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f32:	605a      	str	r2, [r3, #4]
  return 0;
 8000f34:	2300      	movs	r3, #0
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	370c      	adds	r7, #12
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f40:	4770      	bx	lr

08000f42 <_isatty>:

int _isatty(int file)
{
 8000f42:	b480      	push	{r7}
 8000f44:	b083      	sub	sp, #12
 8000f46:	af00      	add	r7, sp, #0
 8000f48:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f4a:	2301      	movs	r3, #1
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	370c      	adds	r7, #12
 8000f50:	46bd      	mov	sp, r7
 8000f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f56:	4770      	bx	lr

08000f58 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b085      	sub	sp, #20
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	60f8      	str	r0, [r7, #12]
 8000f60:	60b9      	str	r1, [r7, #8]
 8000f62:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f64:	2300      	movs	r3, #0
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	3714      	adds	r7, #20
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr
	...

08000f74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b086      	sub	sp, #24
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f7c:	4a14      	ldr	r2, [pc, #80]	; (8000fd0 <_sbrk+0x5c>)
 8000f7e:	4b15      	ldr	r3, [pc, #84]	; (8000fd4 <_sbrk+0x60>)
 8000f80:	1ad3      	subs	r3, r2, r3
 8000f82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f88:	4b13      	ldr	r3, [pc, #76]	; (8000fd8 <_sbrk+0x64>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d102      	bne.n	8000f96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f90:	4b11      	ldr	r3, [pc, #68]	; (8000fd8 <_sbrk+0x64>)
 8000f92:	4a12      	ldr	r2, [pc, #72]	; (8000fdc <_sbrk+0x68>)
 8000f94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f96:	4b10      	ldr	r3, [pc, #64]	; (8000fd8 <_sbrk+0x64>)
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	4413      	add	r3, r2
 8000f9e:	693a      	ldr	r2, [r7, #16]
 8000fa0:	429a      	cmp	r2, r3
 8000fa2:	d207      	bcs.n	8000fb4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fa4:	f003 f9c4 	bl	8004330 <__errno>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	220c      	movs	r2, #12
 8000fac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fae:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb2:	e009      	b.n	8000fc8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fb4:	4b08      	ldr	r3, [pc, #32]	; (8000fd8 <_sbrk+0x64>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fba:	4b07      	ldr	r3, [pc, #28]	; (8000fd8 <_sbrk+0x64>)
 8000fbc:	681a      	ldr	r2, [r3, #0]
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	4413      	add	r3, r2
 8000fc2:	4a05      	ldr	r2, [pc, #20]	; (8000fd8 <_sbrk+0x64>)
 8000fc4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fc6:	68fb      	ldr	r3, [r7, #12]
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	3718      	adds	r7, #24
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	20030000 	.word	0x20030000
 8000fd4:	00000400 	.word	0x00000400
 8000fd8:	200001bc 	.word	0x200001bc
 8000fdc:	20000218 	.word	0x20000218

08000fe0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fe4:	4b06      	ldr	r3, [pc, #24]	; (8001000 <SystemInit+0x20>)
 8000fe6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000fea:	4a05      	ldr	r2, [pc, #20]	; (8001000 <SystemInit+0x20>)
 8000fec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ff0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ff4:	bf00      	nop
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	e000ed00 	.word	0xe000ed00

08001004 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001008:	4b11      	ldr	r3, [pc, #68]	; (8001050 <MX_USART3_UART_Init+0x4c>)
 800100a:	4a12      	ldr	r2, [pc, #72]	; (8001054 <MX_USART3_UART_Init+0x50>)
 800100c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800100e:	4b10      	ldr	r3, [pc, #64]	; (8001050 <MX_USART3_UART_Init+0x4c>)
 8001010:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001014:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001016:	4b0e      	ldr	r3, [pc, #56]	; (8001050 <MX_USART3_UART_Init+0x4c>)
 8001018:	2200      	movs	r2, #0
 800101a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800101c:	4b0c      	ldr	r3, [pc, #48]	; (8001050 <MX_USART3_UART_Init+0x4c>)
 800101e:	2200      	movs	r2, #0
 8001020:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001022:	4b0b      	ldr	r3, [pc, #44]	; (8001050 <MX_USART3_UART_Init+0x4c>)
 8001024:	2200      	movs	r2, #0
 8001026:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001028:	4b09      	ldr	r3, [pc, #36]	; (8001050 <MX_USART3_UART_Init+0x4c>)
 800102a:	220c      	movs	r2, #12
 800102c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800102e:	4b08      	ldr	r3, [pc, #32]	; (8001050 <MX_USART3_UART_Init+0x4c>)
 8001030:	2200      	movs	r2, #0
 8001032:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001034:	4b06      	ldr	r3, [pc, #24]	; (8001050 <MX_USART3_UART_Init+0x4c>)
 8001036:	2200      	movs	r2, #0
 8001038:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800103a:	4805      	ldr	r0, [pc, #20]	; (8001050 <MX_USART3_UART_Init+0x4c>)
 800103c:	f002 f900 	bl	8003240 <HAL_UART_Init>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001046:	f7ff fed7 	bl	8000df8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800104a:	bf00      	nop
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	200001c0 	.word	0x200001c0
 8001054:	40004800 	.word	0x40004800

08001058 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b08a      	sub	sp, #40	; 0x28
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001060:	f107 0314 	add.w	r3, r7, #20
 8001064:	2200      	movs	r2, #0
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	605a      	str	r2, [r3, #4]
 800106a:	609a      	str	r2, [r3, #8]
 800106c:	60da      	str	r2, [r3, #12]
 800106e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a1d      	ldr	r2, [pc, #116]	; (80010ec <HAL_UART_MspInit+0x94>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d134      	bne.n	80010e4 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800107a:	2300      	movs	r3, #0
 800107c:	613b      	str	r3, [r7, #16]
 800107e:	4b1c      	ldr	r3, [pc, #112]	; (80010f0 <HAL_UART_MspInit+0x98>)
 8001080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001082:	4a1b      	ldr	r2, [pc, #108]	; (80010f0 <HAL_UART_MspInit+0x98>)
 8001084:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001088:	6413      	str	r3, [r2, #64]	; 0x40
 800108a:	4b19      	ldr	r3, [pc, #100]	; (80010f0 <HAL_UART_MspInit+0x98>)
 800108c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800108e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001092:	613b      	str	r3, [r7, #16]
 8001094:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001096:	2300      	movs	r3, #0
 8001098:	60fb      	str	r3, [r7, #12]
 800109a:	4b15      	ldr	r3, [pc, #84]	; (80010f0 <HAL_UART_MspInit+0x98>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109e:	4a14      	ldr	r2, [pc, #80]	; (80010f0 <HAL_UART_MspInit+0x98>)
 80010a0:	f043 0302 	orr.w	r3, r3, #2
 80010a4:	6313      	str	r3, [r2, #48]	; 0x30
 80010a6:	4b12      	ldr	r3, [pc, #72]	; (80010f0 <HAL_UART_MspInit+0x98>)
 80010a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010aa:	f003 0302 	and.w	r3, r3, #2
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80010b2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80010b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b8:	2302      	movs	r3, #2
 80010ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010bc:	2300      	movs	r3, #0
 80010be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010c0:	2303      	movs	r3, #3
 80010c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80010c4:	2307      	movs	r3, #7
 80010c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010c8:	f107 0314 	add.w	r3, r7, #20
 80010cc:	4619      	mov	r1, r3
 80010ce:	4809      	ldr	r0, [pc, #36]	; (80010f4 <HAL_UART_MspInit+0x9c>)
 80010d0:	f001 fa08 	bl	80024e4 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80010d4:	2200      	movs	r2, #0
 80010d6:	2100      	movs	r1, #0
 80010d8:	2027      	movs	r0, #39	; 0x27
 80010da:	f000 fdca 	bl	8001c72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80010de:	2027      	movs	r0, #39	; 0x27
 80010e0:	f000 fde3 	bl	8001caa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80010e4:	bf00      	nop
 80010e6:	3728      	adds	r7, #40	; 0x28
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	40004800 	.word	0x40004800
 80010f0:	40023800 	.word	0x40023800
 80010f4:	40020400 	.word	0x40020400

080010f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80010f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001130 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80010fc:	480d      	ldr	r0, [pc, #52]	; (8001134 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80010fe:	490e      	ldr	r1, [pc, #56]	; (8001138 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001100:	4a0e      	ldr	r2, [pc, #56]	; (800113c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001102:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001104:	e002      	b.n	800110c <LoopCopyDataInit>

08001106 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001106:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001108:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800110a:	3304      	adds	r3, #4

0800110c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800110c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800110e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001110:	d3f9      	bcc.n	8001106 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001112:	4a0b      	ldr	r2, [pc, #44]	; (8001140 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001114:	4c0b      	ldr	r4, [pc, #44]	; (8001144 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001116:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001118:	e001      	b.n	800111e <LoopFillZerobss>

0800111a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800111a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800111c:	3204      	adds	r2, #4

0800111e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800111e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001120:	d3fb      	bcc.n	800111a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001122:	f7ff ff5d 	bl	8000fe0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001126:	f003 f909 	bl	800433c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800112a:	f7ff fd7d 	bl	8000c28 <main>
  bx  lr    
 800112e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001130:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001134:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001138:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800113c:	080053d0 	.word	0x080053d0
  ldr r2, =_sbss
 8001140:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001144:	20000218 	.word	0x20000218

08001148 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001148:	e7fe      	b.n	8001148 <ADC_IRQHandler>
	...

0800114c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001150:	4b0e      	ldr	r3, [pc, #56]	; (800118c <HAL_Init+0x40>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a0d      	ldr	r2, [pc, #52]	; (800118c <HAL_Init+0x40>)
 8001156:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800115a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800115c:	4b0b      	ldr	r3, [pc, #44]	; (800118c <HAL_Init+0x40>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a0a      	ldr	r2, [pc, #40]	; (800118c <HAL_Init+0x40>)
 8001162:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001166:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001168:	4b08      	ldr	r3, [pc, #32]	; (800118c <HAL_Init+0x40>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a07      	ldr	r2, [pc, #28]	; (800118c <HAL_Init+0x40>)
 800116e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001172:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001174:	2003      	movs	r0, #3
 8001176:	f000 fd71 	bl	8001c5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800117a:	200f      	movs	r0, #15
 800117c:	f000 f808 	bl	8001190 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001180:	f7ff fe40 	bl	8000e04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001184:	2300      	movs	r3, #0
}
 8001186:	4618      	mov	r0, r3
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	40023c00 	.word	0x40023c00

08001190 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001198:	4b12      	ldr	r3, [pc, #72]	; (80011e4 <HAL_InitTick+0x54>)
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	4b12      	ldr	r3, [pc, #72]	; (80011e8 <HAL_InitTick+0x58>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	4619      	mov	r1, r3
 80011a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80011aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80011ae:	4618      	mov	r0, r3
 80011b0:	f000 fd89 	bl	8001cc6 <HAL_SYSTICK_Config>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011ba:	2301      	movs	r3, #1
 80011bc:	e00e      	b.n	80011dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2b0f      	cmp	r3, #15
 80011c2:	d80a      	bhi.n	80011da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011c4:	2200      	movs	r2, #0
 80011c6:	6879      	ldr	r1, [r7, #4]
 80011c8:	f04f 30ff 	mov.w	r0, #4294967295
 80011cc:	f000 fd51 	bl	8001c72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011d0:	4a06      	ldr	r2, [pc, #24]	; (80011ec <HAL_InitTick+0x5c>)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011d6:	2300      	movs	r3, #0
 80011d8:	e000      	b.n	80011dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
}
 80011dc:	4618      	mov	r0, r3
 80011de:	3708      	adds	r7, #8
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	20000000 	.word	0x20000000
 80011e8:	20000008 	.word	0x20000008
 80011ec:	20000004 	.word	0x20000004

080011f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011f4:	4b06      	ldr	r3, [pc, #24]	; (8001210 <HAL_IncTick+0x20>)
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	461a      	mov	r2, r3
 80011fa:	4b06      	ldr	r3, [pc, #24]	; (8001214 <HAL_IncTick+0x24>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4413      	add	r3, r2
 8001200:	4a04      	ldr	r2, [pc, #16]	; (8001214 <HAL_IncTick+0x24>)
 8001202:	6013      	str	r3, [r2, #0]
}
 8001204:	bf00      	nop
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	20000008 	.word	0x20000008
 8001214:	20000204 	.word	0x20000204

08001218 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
  return uwTick;
 800121c:	4b03      	ldr	r3, [pc, #12]	; (800122c <HAL_GetTick+0x14>)
 800121e:	681b      	ldr	r3, [r3, #0]
}
 8001220:	4618      	mov	r0, r3
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	20000204 	.word	0x20000204

08001230 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001238:	f7ff ffee 	bl	8001218 <HAL_GetTick>
 800123c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001248:	d005      	beq.n	8001256 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800124a:	4b0a      	ldr	r3, [pc, #40]	; (8001274 <HAL_Delay+0x44>)
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	461a      	mov	r2, r3
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	4413      	add	r3, r2
 8001254:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001256:	bf00      	nop
 8001258:	f7ff ffde 	bl	8001218 <HAL_GetTick>
 800125c:	4602      	mov	r2, r0
 800125e:	68bb      	ldr	r3, [r7, #8]
 8001260:	1ad3      	subs	r3, r2, r3
 8001262:	68fa      	ldr	r2, [r7, #12]
 8001264:	429a      	cmp	r2, r3
 8001266:	d8f7      	bhi.n	8001258 <HAL_Delay+0x28>
  {
  }
}
 8001268:	bf00      	nop
 800126a:	bf00      	nop
 800126c:	3710      	adds	r7, #16
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	20000008 	.word	0x20000008

08001278 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001280:	2300      	movs	r3, #0
 8001282:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d101      	bne.n	800128e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800128a:	2301      	movs	r3, #1
 800128c:	e033      	b.n	80012f6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001292:	2b00      	cmp	r3, #0
 8001294:	d109      	bne.n	80012aa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f7ff faca 	bl	8000830 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	2200      	movs	r2, #0
 80012a0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	2200      	movs	r2, #0
 80012a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ae:	f003 0310 	and.w	r3, r3, #16
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d118      	bne.n	80012e8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ba:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80012be:	f023 0302 	bic.w	r3, r3, #2
 80012c2:	f043 0202 	orr.w	r2, r3, #2
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80012ca:	6878      	ldr	r0, [r7, #4]
 80012cc:	f000 fa78 	bl	80017c0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2200      	movs	r2, #0
 80012d4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012da:	f023 0303 	bic.w	r3, r3, #3
 80012de:	f043 0201 	orr.w	r2, r3, #1
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	641a      	str	r2, [r3, #64]	; 0x40
 80012e6:	e001      	b.n	80012ec <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80012e8:	2301      	movs	r3, #1
 80012ea:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2200      	movs	r2, #0
 80012f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80012f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3710      	adds	r7, #16
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
	...

08001300 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b086      	sub	sp, #24
 8001304:	af00      	add	r7, sp, #0
 8001306:	60f8      	str	r0, [r7, #12]
 8001308:	60b9      	str	r1, [r7, #8]
 800130a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800130c:	2300      	movs	r3, #0
 800130e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001316:	2b01      	cmp	r3, #1
 8001318:	d101      	bne.n	800131e <HAL_ADC_Start_DMA+0x1e>
 800131a:	2302      	movs	r3, #2
 800131c:	e0e9      	b.n	80014f2 <HAL_ADC_Start_DMA+0x1f2>
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	2201      	movs	r2, #1
 8001322:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	689b      	ldr	r3, [r3, #8]
 800132c:	f003 0301 	and.w	r3, r3, #1
 8001330:	2b01      	cmp	r3, #1
 8001332:	d018      	beq.n	8001366 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	689a      	ldr	r2, [r3, #8]
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f042 0201 	orr.w	r2, r2, #1
 8001342:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001344:	4b6d      	ldr	r3, [pc, #436]	; (80014fc <HAL_ADC_Start_DMA+0x1fc>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a6d      	ldr	r2, [pc, #436]	; (8001500 <HAL_ADC_Start_DMA+0x200>)
 800134a:	fba2 2303 	umull	r2, r3, r2, r3
 800134e:	0c9a      	lsrs	r2, r3, #18
 8001350:	4613      	mov	r3, r2
 8001352:	005b      	lsls	r3, r3, #1
 8001354:	4413      	add	r3, r2
 8001356:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001358:	e002      	b.n	8001360 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800135a:	693b      	ldr	r3, [r7, #16]
 800135c:	3b01      	subs	r3, #1
 800135e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001360:	693b      	ldr	r3, [r7, #16]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d1f9      	bne.n	800135a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	689b      	ldr	r3, [r3, #8]
 800136c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001370:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001374:	d107      	bne.n	8001386 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	689a      	ldr	r2, [r3, #8]
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001384:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	689b      	ldr	r3, [r3, #8]
 800138c:	f003 0301 	and.w	r3, r3, #1
 8001390:	2b01      	cmp	r3, #1
 8001392:	f040 80a1 	bne.w	80014d8 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800139a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800139e:	f023 0301 	bic.w	r3, r3, #1
 80013a2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d007      	beq.n	80013c8 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013bc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80013c0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80013d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80013d4:	d106      	bne.n	80013e4 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013da:	f023 0206 	bic.w	r2, r3, #6
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	645a      	str	r2, [r3, #68]	; 0x44
 80013e2:	e002      	b.n	80013ea <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	2200      	movs	r2, #0
 80013e8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	2200      	movs	r2, #0
 80013ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80013f2:	4b44      	ldr	r3, [pc, #272]	; (8001504 <HAL_ADC_Start_DMA+0x204>)
 80013f4:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013fa:	4a43      	ldr	r2, [pc, #268]	; (8001508 <HAL_ADC_Start_DMA+0x208>)
 80013fc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001402:	4a42      	ldr	r2, [pc, #264]	; (800150c <HAL_ADC_Start_DMA+0x20c>)
 8001404:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800140a:	4a41      	ldr	r2, [pc, #260]	; (8001510 <HAL_ADC_Start_DMA+0x210>)
 800140c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001416:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	685a      	ldr	r2, [r3, #4]
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001426:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	689a      	ldr	r2, [r3, #8]
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001436:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	334c      	adds	r3, #76	; 0x4c
 8001442:	4619      	mov	r1, r3
 8001444:	68ba      	ldr	r2, [r7, #8]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	f000 fcf8 	bl	8001e3c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	f003 031f 	and.w	r3, r3, #31
 8001454:	2b00      	cmp	r3, #0
 8001456:	d12a      	bne.n	80014ae <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a2d      	ldr	r2, [pc, #180]	; (8001514 <HAL_ADC_Start_DMA+0x214>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d015      	beq.n	800148e <HAL_ADC_Start_DMA+0x18e>
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	4a2c      	ldr	r2, [pc, #176]	; (8001518 <HAL_ADC_Start_DMA+0x218>)
 8001468:	4293      	cmp	r3, r2
 800146a:	d105      	bne.n	8001478 <HAL_ADC_Start_DMA+0x178>
 800146c:	4b25      	ldr	r3, [pc, #148]	; (8001504 <HAL_ADC_Start_DMA+0x204>)
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	f003 031f 	and.w	r3, r3, #31
 8001474:	2b00      	cmp	r3, #0
 8001476:	d00a      	beq.n	800148e <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a27      	ldr	r2, [pc, #156]	; (800151c <HAL_ADC_Start_DMA+0x21c>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d136      	bne.n	80014f0 <HAL_ADC_Start_DMA+0x1f0>
 8001482:	4b20      	ldr	r3, [pc, #128]	; (8001504 <HAL_ADC_Start_DMA+0x204>)
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	f003 0310 	and.w	r3, r3, #16
 800148a:	2b00      	cmp	r3, #0
 800148c:	d130      	bne.n	80014f0 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	689b      	ldr	r3, [r3, #8]
 8001494:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001498:	2b00      	cmp	r3, #0
 800149a:	d129      	bne.n	80014f0 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	689a      	ldr	r2, [r3, #8]
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80014aa:	609a      	str	r2, [r3, #8]
 80014ac:	e020      	b.n	80014f0 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4a18      	ldr	r2, [pc, #96]	; (8001514 <HAL_ADC_Start_DMA+0x214>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d11b      	bne.n	80014f0 <HAL_ADC_Start_DMA+0x1f0>
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	689b      	ldr	r3, [r3, #8]
 80014be:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d114      	bne.n	80014f0 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	689a      	ldr	r2, [r3, #8]
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80014d4:	609a      	str	r2, [r3, #8]
 80014d6:	e00b      	b.n	80014f0 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014dc:	f043 0210 	orr.w	r2, r3, #16
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014e8:	f043 0201 	orr.w	r2, r3, #1
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80014f0:	2300      	movs	r3, #0
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	3718      	adds	r7, #24
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	20000000 	.word	0x20000000
 8001500:	431bde83 	.word	0x431bde83
 8001504:	40012300 	.word	0x40012300
 8001508:	080019b9 	.word	0x080019b9
 800150c:	08001a73 	.word	0x08001a73
 8001510:	08001a8f 	.word	0x08001a8f
 8001514:	40012000 	.word	0x40012000
 8001518:	40012100 	.word	0x40012100
 800151c:	40012200 	.word	0x40012200

08001520 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001520:	b480      	push	{r7}
 8001522:	b083      	sub	sp, #12
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001528:	bf00      	nop
 800152a:	370c      	adds	r7, #12
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr

08001534 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001534:	b480      	push	{r7}
 8001536:	b083      	sub	sp, #12
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800153c:	bf00      	nop
 800153e:	370c      	adds	r7, #12
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr

08001548 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001550:	bf00      	nop
 8001552:	370c      	adds	r7, #12
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr

0800155c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800155c:	b480      	push	{r7}
 800155e:	b085      	sub	sp, #20
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
 8001564:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001566:	2300      	movs	r3, #0
 8001568:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001570:	2b01      	cmp	r3, #1
 8001572:	d101      	bne.n	8001578 <HAL_ADC_ConfigChannel+0x1c>
 8001574:	2302      	movs	r3, #2
 8001576:	e113      	b.n	80017a0 <HAL_ADC_ConfigChannel+0x244>
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2201      	movs	r2, #1
 800157c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	2b09      	cmp	r3, #9
 8001586:	d925      	bls.n	80015d4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	68d9      	ldr	r1, [r3, #12]
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	b29b      	uxth	r3, r3
 8001594:	461a      	mov	r2, r3
 8001596:	4613      	mov	r3, r2
 8001598:	005b      	lsls	r3, r3, #1
 800159a:	4413      	add	r3, r2
 800159c:	3b1e      	subs	r3, #30
 800159e:	2207      	movs	r2, #7
 80015a0:	fa02 f303 	lsl.w	r3, r2, r3
 80015a4:	43da      	mvns	r2, r3
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	400a      	ands	r2, r1
 80015ac:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	68d9      	ldr	r1, [r3, #12]
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	689a      	ldr	r2, [r3, #8]
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	b29b      	uxth	r3, r3
 80015be:	4618      	mov	r0, r3
 80015c0:	4603      	mov	r3, r0
 80015c2:	005b      	lsls	r3, r3, #1
 80015c4:	4403      	add	r3, r0
 80015c6:	3b1e      	subs	r3, #30
 80015c8:	409a      	lsls	r2, r3
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	430a      	orrs	r2, r1
 80015d0:	60da      	str	r2, [r3, #12]
 80015d2:	e022      	b.n	800161a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	6919      	ldr	r1, [r3, #16]
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	b29b      	uxth	r3, r3
 80015e0:	461a      	mov	r2, r3
 80015e2:	4613      	mov	r3, r2
 80015e4:	005b      	lsls	r3, r3, #1
 80015e6:	4413      	add	r3, r2
 80015e8:	2207      	movs	r2, #7
 80015ea:	fa02 f303 	lsl.w	r3, r2, r3
 80015ee:	43da      	mvns	r2, r3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	400a      	ands	r2, r1
 80015f6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	6919      	ldr	r1, [r3, #16]
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	689a      	ldr	r2, [r3, #8]
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	b29b      	uxth	r3, r3
 8001608:	4618      	mov	r0, r3
 800160a:	4603      	mov	r3, r0
 800160c:	005b      	lsls	r3, r3, #1
 800160e:	4403      	add	r3, r0
 8001610:	409a      	lsls	r2, r3
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	430a      	orrs	r2, r1
 8001618:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	2b06      	cmp	r3, #6
 8001620:	d824      	bhi.n	800166c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	685a      	ldr	r2, [r3, #4]
 800162c:	4613      	mov	r3, r2
 800162e:	009b      	lsls	r3, r3, #2
 8001630:	4413      	add	r3, r2
 8001632:	3b05      	subs	r3, #5
 8001634:	221f      	movs	r2, #31
 8001636:	fa02 f303 	lsl.w	r3, r2, r3
 800163a:	43da      	mvns	r2, r3
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	400a      	ands	r2, r1
 8001642:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	b29b      	uxth	r3, r3
 8001650:	4618      	mov	r0, r3
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	685a      	ldr	r2, [r3, #4]
 8001656:	4613      	mov	r3, r2
 8001658:	009b      	lsls	r3, r3, #2
 800165a:	4413      	add	r3, r2
 800165c:	3b05      	subs	r3, #5
 800165e:	fa00 f203 	lsl.w	r2, r0, r3
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	430a      	orrs	r2, r1
 8001668:	635a      	str	r2, [r3, #52]	; 0x34
 800166a:	e04c      	b.n	8001706 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	2b0c      	cmp	r3, #12
 8001672:	d824      	bhi.n	80016be <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	685a      	ldr	r2, [r3, #4]
 800167e:	4613      	mov	r3, r2
 8001680:	009b      	lsls	r3, r3, #2
 8001682:	4413      	add	r3, r2
 8001684:	3b23      	subs	r3, #35	; 0x23
 8001686:	221f      	movs	r2, #31
 8001688:	fa02 f303 	lsl.w	r3, r2, r3
 800168c:	43da      	mvns	r2, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	400a      	ands	r2, r1
 8001694:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	b29b      	uxth	r3, r3
 80016a2:	4618      	mov	r0, r3
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	685a      	ldr	r2, [r3, #4]
 80016a8:	4613      	mov	r3, r2
 80016aa:	009b      	lsls	r3, r3, #2
 80016ac:	4413      	add	r3, r2
 80016ae:	3b23      	subs	r3, #35	; 0x23
 80016b0:	fa00 f203 	lsl.w	r2, r0, r3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	430a      	orrs	r2, r1
 80016ba:	631a      	str	r2, [r3, #48]	; 0x30
 80016bc:	e023      	b.n	8001706 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	685a      	ldr	r2, [r3, #4]
 80016c8:	4613      	mov	r3, r2
 80016ca:	009b      	lsls	r3, r3, #2
 80016cc:	4413      	add	r3, r2
 80016ce:	3b41      	subs	r3, #65	; 0x41
 80016d0:	221f      	movs	r2, #31
 80016d2:	fa02 f303 	lsl.w	r3, r2, r3
 80016d6:	43da      	mvns	r2, r3
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	400a      	ands	r2, r1
 80016de:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	b29b      	uxth	r3, r3
 80016ec:	4618      	mov	r0, r3
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	685a      	ldr	r2, [r3, #4]
 80016f2:	4613      	mov	r3, r2
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	4413      	add	r3, r2
 80016f8:	3b41      	subs	r3, #65	; 0x41
 80016fa:	fa00 f203 	lsl.w	r2, r0, r3
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	430a      	orrs	r2, r1
 8001704:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001706:	4b29      	ldr	r3, [pc, #164]	; (80017ac <HAL_ADC_ConfigChannel+0x250>)
 8001708:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4a28      	ldr	r2, [pc, #160]	; (80017b0 <HAL_ADC_ConfigChannel+0x254>)
 8001710:	4293      	cmp	r3, r2
 8001712:	d10f      	bne.n	8001734 <HAL_ADC_ConfigChannel+0x1d8>
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	2b12      	cmp	r3, #18
 800171a:	d10b      	bne.n	8001734 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a1d      	ldr	r2, [pc, #116]	; (80017b0 <HAL_ADC_ConfigChannel+0x254>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d12b      	bne.n	8001796 <HAL_ADC_ConfigChannel+0x23a>
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4a1c      	ldr	r2, [pc, #112]	; (80017b4 <HAL_ADC_ConfigChannel+0x258>)
 8001744:	4293      	cmp	r3, r2
 8001746:	d003      	beq.n	8001750 <HAL_ADC_ConfigChannel+0x1f4>
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	2b11      	cmp	r3, #17
 800174e:	d122      	bne.n	8001796 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a11      	ldr	r2, [pc, #68]	; (80017b4 <HAL_ADC_ConfigChannel+0x258>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d111      	bne.n	8001796 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001772:	4b11      	ldr	r3, [pc, #68]	; (80017b8 <HAL_ADC_ConfigChannel+0x25c>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4a11      	ldr	r2, [pc, #68]	; (80017bc <HAL_ADC_ConfigChannel+0x260>)
 8001778:	fba2 2303 	umull	r2, r3, r2, r3
 800177c:	0c9a      	lsrs	r2, r3, #18
 800177e:	4613      	mov	r3, r2
 8001780:	009b      	lsls	r3, r3, #2
 8001782:	4413      	add	r3, r2
 8001784:	005b      	lsls	r3, r3, #1
 8001786:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001788:	e002      	b.n	8001790 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800178a:	68bb      	ldr	r3, [r7, #8]
 800178c:	3b01      	subs	r3, #1
 800178e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d1f9      	bne.n	800178a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	2200      	movs	r2, #0
 800179a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800179e:	2300      	movs	r3, #0
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	3714      	adds	r7, #20
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr
 80017ac:	40012300 	.word	0x40012300
 80017b0:	40012000 	.word	0x40012000
 80017b4:	10000012 	.word	0x10000012
 80017b8:	20000000 	.word	0x20000000
 80017bc:	431bde83 	.word	0x431bde83

080017c0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b085      	sub	sp, #20
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80017c8:	4b79      	ldr	r3, [pc, #484]	; (80019b0 <ADC_Init+0x1f0>)
 80017ca:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	685a      	ldr	r2, [r3, #4]
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	431a      	orrs	r2, r3
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	685a      	ldr	r2, [r3, #4]
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80017f4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	6859      	ldr	r1, [r3, #4]
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	691b      	ldr	r3, [r3, #16]
 8001800:	021a      	lsls	r2, r3, #8
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	430a      	orrs	r2, r1
 8001808:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	685a      	ldr	r2, [r3, #4]
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001818:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	6859      	ldr	r1, [r3, #4]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	689a      	ldr	r2, [r3, #8]
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	430a      	orrs	r2, r1
 800182a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	689a      	ldr	r2, [r3, #8]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800183a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	6899      	ldr	r1, [r3, #8]
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	68da      	ldr	r2, [r3, #12]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	430a      	orrs	r2, r1
 800184c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001852:	4a58      	ldr	r2, [pc, #352]	; (80019b4 <ADC_Init+0x1f4>)
 8001854:	4293      	cmp	r3, r2
 8001856:	d022      	beq.n	800189e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	689a      	ldr	r2, [r3, #8]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001866:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	6899      	ldr	r1, [r3, #8]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	430a      	orrs	r2, r1
 8001878:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	689a      	ldr	r2, [r3, #8]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001888:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	6899      	ldr	r1, [r3, #8]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	430a      	orrs	r2, r1
 800189a:	609a      	str	r2, [r3, #8]
 800189c:	e00f      	b.n	80018be <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	689a      	ldr	r2, [r3, #8]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80018ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	689a      	ldr	r2, [r3, #8]
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80018bc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	689a      	ldr	r2, [r3, #8]
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f022 0202 	bic.w	r2, r2, #2
 80018cc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	6899      	ldr	r1, [r3, #8]
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	7e1b      	ldrb	r3, [r3, #24]
 80018d8:	005a      	lsls	r2, r3, #1
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	430a      	orrs	r2, r1
 80018e0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d01b      	beq.n	8001924 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	685a      	ldr	r2, [r3, #4]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80018fa:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	685a      	ldr	r2, [r3, #4]
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800190a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	6859      	ldr	r1, [r3, #4]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001916:	3b01      	subs	r3, #1
 8001918:	035a      	lsls	r2, r3, #13
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	430a      	orrs	r2, r1
 8001920:	605a      	str	r2, [r3, #4]
 8001922:	e007      	b.n	8001934 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	685a      	ldr	r2, [r3, #4]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001932:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001942:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	69db      	ldr	r3, [r3, #28]
 800194e:	3b01      	subs	r3, #1
 8001950:	051a      	lsls	r2, r3, #20
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	430a      	orrs	r2, r1
 8001958:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	689a      	ldr	r2, [r3, #8]
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001968:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	6899      	ldr	r1, [r3, #8]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001976:	025a      	lsls	r2, r3, #9
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	430a      	orrs	r2, r1
 800197e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	689a      	ldr	r2, [r3, #8]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800198e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	6899      	ldr	r1, [r3, #8]
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	695b      	ldr	r3, [r3, #20]
 800199a:	029a      	lsls	r2, r3, #10
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	430a      	orrs	r2, r1
 80019a2:	609a      	str	r2, [r3, #8]
}
 80019a4:	bf00      	nop
 80019a6:	3714      	adds	r7, #20
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr
 80019b0:	40012300 	.word	0x40012300
 80019b4:	0f000001 	.word	0x0f000001

080019b8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b084      	sub	sp, #16
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019c4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ca:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d13c      	bne.n	8001a4c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	689b      	ldr	r3, [r3, #8]
 80019e4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d12b      	bne.n	8001a44 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d127      	bne.n	8001a44 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019fa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d006      	beq.n	8001a10 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	689b      	ldr	r3, [r3, #8]
 8001a08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d119      	bne.n	8001a44 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	685a      	ldr	r2, [r3, #4]
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f022 0220 	bic.w	r2, r2, #32
 8001a1e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a24:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a30:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d105      	bne.n	8001a44 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a3c:	f043 0201 	orr.w	r2, r3, #1
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001a44:	68f8      	ldr	r0, [r7, #12]
 8001a46:	f7ff fd6b 	bl	8001520 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001a4a:	e00e      	b.n	8001a6a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a50:	f003 0310 	and.w	r3, r3, #16
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d003      	beq.n	8001a60 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001a58:	68f8      	ldr	r0, [r7, #12]
 8001a5a:	f7ff fd75 	bl	8001548 <HAL_ADC_ErrorCallback>
}
 8001a5e:	e004      	b.n	8001a6a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a66:	6878      	ldr	r0, [r7, #4]
 8001a68:	4798      	blx	r3
}
 8001a6a:	bf00      	nop
 8001a6c:	3710      	adds	r7, #16
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b084      	sub	sp, #16
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a7e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001a80:	68f8      	ldr	r0, [r7, #12]
 8001a82:	f7ff fd57 	bl	8001534 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001a86:	bf00      	nop
 8001a88:	3710      	adds	r7, #16
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}

08001a8e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001a8e:	b580      	push	{r7, lr}
 8001a90:	b084      	sub	sp, #16
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a9a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	2240      	movs	r2, #64	; 0x40
 8001aa0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aa6:	f043 0204 	orr.w	r2, r3, #4
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001aae:	68f8      	ldr	r0, [r7, #12]
 8001ab0:	f7ff fd4a 	bl	8001548 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001ab4:	bf00      	nop
 8001ab6:	3710      	adds	r7, #16
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}

08001abc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b085      	sub	sp, #20
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	f003 0307 	and.w	r3, r3, #7
 8001aca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001acc:	4b0c      	ldr	r3, [pc, #48]	; (8001b00 <__NVIC_SetPriorityGrouping+0x44>)
 8001ace:	68db      	ldr	r3, [r3, #12]
 8001ad0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ad2:	68ba      	ldr	r2, [r7, #8]
 8001ad4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ad8:	4013      	ands	r3, r2
 8001ada:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ae0:	68bb      	ldr	r3, [r7, #8]
 8001ae2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ae4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ae8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001aec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001aee:	4a04      	ldr	r2, [pc, #16]	; (8001b00 <__NVIC_SetPriorityGrouping+0x44>)
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	60d3      	str	r3, [r2, #12]
}
 8001af4:	bf00      	nop
 8001af6:	3714      	adds	r7, #20
 8001af8:	46bd      	mov	sp, r7
 8001afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afe:	4770      	bx	lr
 8001b00:	e000ed00 	.word	0xe000ed00

08001b04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b08:	4b04      	ldr	r3, [pc, #16]	; (8001b1c <__NVIC_GetPriorityGrouping+0x18>)
 8001b0a:	68db      	ldr	r3, [r3, #12]
 8001b0c:	0a1b      	lsrs	r3, r3, #8
 8001b0e:	f003 0307 	and.w	r3, r3, #7
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	46bd      	mov	sp, r7
 8001b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1a:	4770      	bx	lr
 8001b1c:	e000ed00 	.word	0xe000ed00

08001b20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b083      	sub	sp, #12
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	4603      	mov	r3, r0
 8001b28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	db0b      	blt.n	8001b4a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b32:	79fb      	ldrb	r3, [r7, #7]
 8001b34:	f003 021f 	and.w	r2, r3, #31
 8001b38:	4907      	ldr	r1, [pc, #28]	; (8001b58 <__NVIC_EnableIRQ+0x38>)
 8001b3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b3e:	095b      	lsrs	r3, r3, #5
 8001b40:	2001      	movs	r0, #1
 8001b42:	fa00 f202 	lsl.w	r2, r0, r2
 8001b46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b4a:	bf00      	nop
 8001b4c:	370c      	adds	r7, #12
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr
 8001b56:	bf00      	nop
 8001b58:	e000e100 	.word	0xe000e100

08001b5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	4603      	mov	r3, r0
 8001b64:	6039      	str	r1, [r7, #0]
 8001b66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	db0a      	blt.n	8001b86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	b2da      	uxtb	r2, r3
 8001b74:	490c      	ldr	r1, [pc, #48]	; (8001ba8 <__NVIC_SetPriority+0x4c>)
 8001b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b7a:	0112      	lsls	r2, r2, #4
 8001b7c:	b2d2      	uxtb	r2, r2
 8001b7e:	440b      	add	r3, r1
 8001b80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b84:	e00a      	b.n	8001b9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	b2da      	uxtb	r2, r3
 8001b8a:	4908      	ldr	r1, [pc, #32]	; (8001bac <__NVIC_SetPriority+0x50>)
 8001b8c:	79fb      	ldrb	r3, [r7, #7]
 8001b8e:	f003 030f 	and.w	r3, r3, #15
 8001b92:	3b04      	subs	r3, #4
 8001b94:	0112      	lsls	r2, r2, #4
 8001b96:	b2d2      	uxtb	r2, r2
 8001b98:	440b      	add	r3, r1
 8001b9a:	761a      	strb	r2, [r3, #24]
}
 8001b9c:	bf00      	nop
 8001b9e:	370c      	adds	r7, #12
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr
 8001ba8:	e000e100 	.word	0xe000e100
 8001bac:	e000ed00 	.word	0xe000ed00

08001bb0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b089      	sub	sp, #36	; 0x24
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	60f8      	str	r0, [r7, #12]
 8001bb8:	60b9      	str	r1, [r7, #8]
 8001bba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	f003 0307 	and.w	r3, r3, #7
 8001bc2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bc4:	69fb      	ldr	r3, [r7, #28]
 8001bc6:	f1c3 0307 	rsb	r3, r3, #7
 8001bca:	2b04      	cmp	r3, #4
 8001bcc:	bf28      	it	cs
 8001bce:	2304      	movcs	r3, #4
 8001bd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	3304      	adds	r3, #4
 8001bd6:	2b06      	cmp	r3, #6
 8001bd8:	d902      	bls.n	8001be0 <NVIC_EncodePriority+0x30>
 8001bda:	69fb      	ldr	r3, [r7, #28]
 8001bdc:	3b03      	subs	r3, #3
 8001bde:	e000      	b.n	8001be2 <NVIC_EncodePriority+0x32>
 8001be0:	2300      	movs	r3, #0
 8001be2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001be4:	f04f 32ff 	mov.w	r2, #4294967295
 8001be8:	69bb      	ldr	r3, [r7, #24]
 8001bea:	fa02 f303 	lsl.w	r3, r2, r3
 8001bee:	43da      	mvns	r2, r3
 8001bf0:	68bb      	ldr	r3, [r7, #8]
 8001bf2:	401a      	ands	r2, r3
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bf8:	f04f 31ff 	mov.w	r1, #4294967295
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	fa01 f303 	lsl.w	r3, r1, r3
 8001c02:	43d9      	mvns	r1, r3
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c08:	4313      	orrs	r3, r2
         );
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3724      	adds	r7, #36	; 0x24
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c14:	4770      	bx	lr
	...

08001c18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	3b01      	subs	r3, #1
 8001c24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c28:	d301      	bcc.n	8001c2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e00f      	b.n	8001c4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c2e:	4a0a      	ldr	r2, [pc, #40]	; (8001c58 <SysTick_Config+0x40>)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	3b01      	subs	r3, #1
 8001c34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c36:	210f      	movs	r1, #15
 8001c38:	f04f 30ff 	mov.w	r0, #4294967295
 8001c3c:	f7ff ff8e 	bl	8001b5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c40:	4b05      	ldr	r3, [pc, #20]	; (8001c58 <SysTick_Config+0x40>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c46:	4b04      	ldr	r3, [pc, #16]	; (8001c58 <SysTick_Config+0x40>)
 8001c48:	2207      	movs	r2, #7
 8001c4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c4c:	2300      	movs	r3, #0
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	3708      	adds	r7, #8
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	e000e010 	.word	0xe000e010

08001c5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c64:	6878      	ldr	r0, [r7, #4]
 8001c66:	f7ff ff29 	bl	8001abc <__NVIC_SetPriorityGrouping>
}
 8001c6a:	bf00      	nop
 8001c6c:	3708      	adds	r7, #8
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}

08001c72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c72:	b580      	push	{r7, lr}
 8001c74:	b086      	sub	sp, #24
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	4603      	mov	r3, r0
 8001c7a:	60b9      	str	r1, [r7, #8]
 8001c7c:	607a      	str	r2, [r7, #4]
 8001c7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c80:	2300      	movs	r3, #0
 8001c82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c84:	f7ff ff3e 	bl	8001b04 <__NVIC_GetPriorityGrouping>
 8001c88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c8a:	687a      	ldr	r2, [r7, #4]
 8001c8c:	68b9      	ldr	r1, [r7, #8]
 8001c8e:	6978      	ldr	r0, [r7, #20]
 8001c90:	f7ff ff8e 	bl	8001bb0 <NVIC_EncodePriority>
 8001c94:	4602      	mov	r2, r0
 8001c96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c9a:	4611      	mov	r1, r2
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f7ff ff5d 	bl	8001b5c <__NVIC_SetPriority>
}
 8001ca2:	bf00      	nop
 8001ca4:	3718      	adds	r7, #24
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}

08001caa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001caa:	b580      	push	{r7, lr}
 8001cac:	b082      	sub	sp, #8
 8001cae:	af00      	add	r7, sp, #0
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f7ff ff31 	bl	8001b20 <__NVIC_EnableIRQ>
}
 8001cbe:	bf00      	nop
 8001cc0:	3708      	adds	r7, #8
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}

08001cc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cc6:	b580      	push	{r7, lr}
 8001cc8:	b082      	sub	sp, #8
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cce:	6878      	ldr	r0, [r7, #4]
 8001cd0:	f7ff ffa2 	bl	8001c18 <SysTick_Config>
 8001cd4:	4603      	mov	r3, r0
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	3708      	adds	r7, #8
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
	...

08001ce0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b086      	sub	sp, #24
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001cec:	f7ff fa94 	bl	8001218 <HAL_GetTick>
 8001cf0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d101      	bne.n	8001cfc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	e099      	b.n	8001e30 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2202      	movs	r2, #2
 8001d00:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2200      	movs	r2, #0
 8001d08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f022 0201 	bic.w	r2, r2, #1
 8001d1a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d1c:	e00f      	b.n	8001d3e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d1e:	f7ff fa7b 	bl	8001218 <HAL_GetTick>
 8001d22:	4602      	mov	r2, r0
 8001d24:	693b      	ldr	r3, [r7, #16]
 8001d26:	1ad3      	subs	r3, r2, r3
 8001d28:	2b05      	cmp	r3, #5
 8001d2a:	d908      	bls.n	8001d3e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2220      	movs	r2, #32
 8001d30:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2203      	movs	r2, #3
 8001d36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	e078      	b.n	8001e30 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0301 	and.w	r3, r3, #1
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d1e8      	bne.n	8001d1e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001d54:	697a      	ldr	r2, [r7, #20]
 8001d56:	4b38      	ldr	r3, [pc, #224]	; (8001e38 <HAL_DMA_Init+0x158>)
 8001d58:	4013      	ands	r3, r2
 8001d5a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	685a      	ldr	r2, [r3, #4]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	689b      	ldr	r3, [r3, #8]
 8001d64:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	691b      	ldr	r3, [r3, #16]
 8001d70:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d76:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	699b      	ldr	r3, [r3, #24]
 8001d7c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d82:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6a1b      	ldr	r3, [r3, #32]
 8001d88:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d8a:	697a      	ldr	r2, [r7, #20]
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d94:	2b04      	cmp	r3, #4
 8001d96:	d107      	bne.n	8001da8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da0:	4313      	orrs	r3, r2
 8001da2:	697a      	ldr	r2, [r7, #20]
 8001da4:	4313      	orrs	r3, r2
 8001da6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	697a      	ldr	r2, [r7, #20]
 8001dae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	695b      	ldr	r3, [r3, #20]
 8001db6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	f023 0307 	bic.w	r3, r3, #7
 8001dbe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dc4:	697a      	ldr	r2, [r7, #20]
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dce:	2b04      	cmp	r3, #4
 8001dd0:	d117      	bne.n	8001e02 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dd6:	697a      	ldr	r2, [r7, #20]
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d00e      	beq.n	8001e02 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001de4:	6878      	ldr	r0, [r7, #4]
 8001de6:	f000 fb01 	bl	80023ec <DMA_CheckFifoParam>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d008      	beq.n	8001e02 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2240      	movs	r2, #64	; 0x40
 8001df4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2201      	movs	r2, #1
 8001dfa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e016      	b.n	8001e30 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	697a      	ldr	r2, [r7, #20]
 8001e08:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001e0a:	6878      	ldr	r0, [r7, #4]
 8001e0c:	f000 fab8 	bl	8002380 <DMA_CalcBaseAndBitshift>
 8001e10:	4603      	mov	r3, r0
 8001e12:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e18:	223f      	movs	r2, #63	; 0x3f
 8001e1a:	409a      	lsls	r2, r3
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2200      	movs	r2, #0
 8001e24:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2201      	movs	r2, #1
 8001e2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001e2e:	2300      	movs	r3, #0
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	3718      	adds	r7, #24
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	f010803f 	.word	0xf010803f

08001e3c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b086      	sub	sp, #24
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	60f8      	str	r0, [r7, #12]
 8001e44:	60b9      	str	r1, [r7, #8]
 8001e46:	607a      	str	r2, [r7, #4]
 8001e48:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e52:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d101      	bne.n	8001e62 <HAL_DMA_Start_IT+0x26>
 8001e5e:	2302      	movs	r3, #2
 8001e60:	e040      	b.n	8001ee4 <HAL_DMA_Start_IT+0xa8>
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	2201      	movs	r2, #1
 8001e66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	2b01      	cmp	r3, #1
 8001e74:	d12f      	bne.n	8001ed6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	2202      	movs	r2, #2
 8001e7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	2200      	movs	r2, #0
 8001e82:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	687a      	ldr	r2, [r7, #4]
 8001e88:	68b9      	ldr	r1, [r7, #8]
 8001e8a:	68f8      	ldr	r0, [r7, #12]
 8001e8c:	f000 fa4a 	bl	8002324 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e94:	223f      	movs	r2, #63	; 0x3f
 8001e96:	409a      	lsls	r2, r3
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	681a      	ldr	r2, [r3, #0]
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f042 0216 	orr.w	r2, r2, #22
 8001eaa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d007      	beq.n	8001ec4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	681a      	ldr	r2, [r3, #0]
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f042 0208 	orr.w	r2, r2, #8
 8001ec2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	681a      	ldr	r2, [r3, #0]
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f042 0201 	orr.w	r2, r2, #1
 8001ed2:	601a      	str	r2, [r3, #0]
 8001ed4:	e005      	b.n	8001ee2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001ede:	2302      	movs	r3, #2
 8001ee0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001ee2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	3718      	adds	r7, #24
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}

08001eec <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b084      	sub	sp, #16
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ef8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001efa:	f7ff f98d 	bl	8001218 <HAL_GetTick>
 8001efe:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f06:	b2db      	uxtb	r3, r3
 8001f08:	2b02      	cmp	r3, #2
 8001f0a:	d008      	beq.n	8001f1e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2280      	movs	r2, #128	; 0x80
 8001f10:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e052      	b.n	8001fc4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f022 0216 	bic.w	r2, r2, #22
 8001f2c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	695a      	ldr	r2, [r3, #20]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001f3c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d103      	bne.n	8001f4e <HAL_DMA_Abort+0x62>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d007      	beq.n	8001f5e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f022 0208 	bic.w	r2, r2, #8
 8001f5c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f022 0201 	bic.w	r2, r2, #1
 8001f6c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f6e:	e013      	b.n	8001f98 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001f70:	f7ff f952 	bl	8001218 <HAL_GetTick>
 8001f74:	4602      	mov	r2, r0
 8001f76:	68bb      	ldr	r3, [r7, #8]
 8001f78:	1ad3      	subs	r3, r2, r3
 8001f7a:	2b05      	cmp	r3, #5
 8001f7c:	d90c      	bls.n	8001f98 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2220      	movs	r2, #32
 8001f82:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2203      	movs	r2, #3
 8001f88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2200      	movs	r2, #0
 8001f90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001f94:	2303      	movs	r3, #3
 8001f96:	e015      	b.n	8001fc4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f003 0301 	and.w	r3, r3, #1
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d1e4      	bne.n	8001f70 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001faa:	223f      	movs	r2, #63	; 0x3f
 8001fac:	409a      	lsls	r2, r3
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2201      	movs	r2, #1
 8001fb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001fc2:	2300      	movs	r3, #0
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	3710      	adds	r7, #16
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}

08001fcc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001fda:	b2db      	uxtb	r3, r3
 8001fdc:	2b02      	cmp	r3, #2
 8001fde:	d004      	beq.n	8001fea <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2280      	movs	r2, #128	; 0x80
 8001fe4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e00c      	b.n	8002004 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2205      	movs	r2, #5
 8001fee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	681a      	ldr	r2, [r3, #0]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f022 0201 	bic.w	r2, r2, #1
 8002000:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002002:	2300      	movs	r3, #0
}
 8002004:	4618      	mov	r0, r3
 8002006:	370c      	adds	r7, #12
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr

08002010 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b086      	sub	sp, #24
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002018:	2300      	movs	r3, #0
 800201a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800201c:	4b8e      	ldr	r3, [pc, #568]	; (8002258 <HAL_DMA_IRQHandler+0x248>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a8e      	ldr	r2, [pc, #568]	; (800225c <HAL_DMA_IRQHandler+0x24c>)
 8002022:	fba2 2303 	umull	r2, r3, r2, r3
 8002026:	0a9b      	lsrs	r3, r3, #10
 8002028:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800202e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800203a:	2208      	movs	r2, #8
 800203c:	409a      	lsls	r2, r3
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	4013      	ands	r3, r2
 8002042:	2b00      	cmp	r3, #0
 8002044:	d01a      	beq.n	800207c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f003 0304 	and.w	r3, r3, #4
 8002050:	2b00      	cmp	r3, #0
 8002052:	d013      	beq.n	800207c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f022 0204 	bic.w	r2, r2, #4
 8002062:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002068:	2208      	movs	r2, #8
 800206a:	409a      	lsls	r2, r3
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002074:	f043 0201 	orr.w	r2, r3, #1
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002080:	2201      	movs	r2, #1
 8002082:	409a      	lsls	r2, r3
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	4013      	ands	r3, r2
 8002088:	2b00      	cmp	r3, #0
 800208a:	d012      	beq.n	80020b2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	695b      	ldr	r3, [r3, #20]
 8002092:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002096:	2b00      	cmp	r3, #0
 8002098:	d00b      	beq.n	80020b2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800209e:	2201      	movs	r2, #1
 80020a0:	409a      	lsls	r2, r3
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020aa:	f043 0202 	orr.w	r2, r3, #2
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020b6:	2204      	movs	r2, #4
 80020b8:	409a      	lsls	r2, r3
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	4013      	ands	r3, r2
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d012      	beq.n	80020e8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 0302 	and.w	r3, r3, #2
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d00b      	beq.n	80020e8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020d4:	2204      	movs	r2, #4
 80020d6:	409a      	lsls	r2, r3
 80020d8:	693b      	ldr	r3, [r7, #16]
 80020da:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020e0:	f043 0204 	orr.w	r2, r3, #4
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020ec:	2210      	movs	r2, #16
 80020ee:	409a      	lsls	r2, r3
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	4013      	ands	r3, r2
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d043      	beq.n	8002180 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f003 0308 	and.w	r3, r3, #8
 8002102:	2b00      	cmp	r3, #0
 8002104:	d03c      	beq.n	8002180 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800210a:	2210      	movs	r2, #16
 800210c:	409a      	lsls	r2, r3
 800210e:	693b      	ldr	r3, [r7, #16]
 8002110:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800211c:	2b00      	cmp	r3, #0
 800211e:	d018      	beq.n	8002152 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800212a:	2b00      	cmp	r3, #0
 800212c:	d108      	bne.n	8002140 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002132:	2b00      	cmp	r3, #0
 8002134:	d024      	beq.n	8002180 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213a:	6878      	ldr	r0, [r7, #4]
 800213c:	4798      	blx	r3
 800213e:	e01f      	b.n	8002180 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002144:	2b00      	cmp	r3, #0
 8002146:	d01b      	beq.n	8002180 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	4798      	blx	r3
 8002150:	e016      	b.n	8002180 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800215c:	2b00      	cmp	r3, #0
 800215e:	d107      	bne.n	8002170 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f022 0208 	bic.w	r2, r2, #8
 800216e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002174:	2b00      	cmp	r3, #0
 8002176:	d003      	beq.n	8002180 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217c:	6878      	ldr	r0, [r7, #4]
 800217e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002184:	2220      	movs	r2, #32
 8002186:	409a      	lsls	r2, r3
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	4013      	ands	r3, r2
 800218c:	2b00      	cmp	r3, #0
 800218e:	f000 808f 	beq.w	80022b0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f003 0310 	and.w	r3, r3, #16
 800219c:	2b00      	cmp	r3, #0
 800219e:	f000 8087 	beq.w	80022b0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021a6:	2220      	movs	r2, #32
 80021a8:	409a      	lsls	r2, r3
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80021b4:	b2db      	uxtb	r3, r3
 80021b6:	2b05      	cmp	r3, #5
 80021b8:	d136      	bne.n	8002228 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	681a      	ldr	r2, [r3, #0]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f022 0216 	bic.w	r2, r2, #22
 80021c8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	695a      	ldr	r2, [r3, #20]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80021d8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d103      	bne.n	80021ea <HAL_DMA_IRQHandler+0x1da>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d007      	beq.n	80021fa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f022 0208 	bic.w	r2, r2, #8
 80021f8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021fe:	223f      	movs	r2, #63	; 0x3f
 8002200:	409a      	lsls	r2, r3
 8002202:	693b      	ldr	r3, [r7, #16]
 8002204:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2201      	movs	r2, #1
 800220a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2200      	movs	r2, #0
 8002212:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800221a:	2b00      	cmp	r3, #0
 800221c:	d07e      	beq.n	800231c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002222:	6878      	ldr	r0, [r7, #4]
 8002224:	4798      	blx	r3
        }
        return;
 8002226:	e079      	b.n	800231c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002232:	2b00      	cmp	r3, #0
 8002234:	d01d      	beq.n	8002272 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002240:	2b00      	cmp	r3, #0
 8002242:	d10d      	bne.n	8002260 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002248:	2b00      	cmp	r3, #0
 800224a:	d031      	beq.n	80022b0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002250:	6878      	ldr	r0, [r7, #4]
 8002252:	4798      	blx	r3
 8002254:	e02c      	b.n	80022b0 <HAL_DMA_IRQHandler+0x2a0>
 8002256:	bf00      	nop
 8002258:	20000000 	.word	0x20000000
 800225c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002264:	2b00      	cmp	r3, #0
 8002266:	d023      	beq.n	80022b0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	4798      	blx	r3
 8002270:	e01e      	b.n	80022b0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800227c:	2b00      	cmp	r3, #0
 800227e:	d10f      	bne.n	80022a0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	681a      	ldr	r2, [r3, #0]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f022 0210 	bic.w	r2, r2, #16
 800228e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2201      	movs	r2, #1
 8002294:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2200      	movs	r2, #0
 800229c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d003      	beq.n	80022b0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d032      	beq.n	800231e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022bc:	f003 0301 	and.w	r3, r3, #1
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d022      	beq.n	800230a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2205      	movs	r2, #5
 80022c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	681a      	ldr	r2, [r3, #0]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f022 0201 	bic.w	r2, r2, #1
 80022da:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	3301      	adds	r3, #1
 80022e0:	60bb      	str	r3, [r7, #8]
 80022e2:	697a      	ldr	r2, [r7, #20]
 80022e4:	429a      	cmp	r2, r3
 80022e6:	d307      	bcc.n	80022f8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 0301 	and.w	r3, r3, #1
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d1f2      	bne.n	80022dc <HAL_DMA_IRQHandler+0x2cc>
 80022f6:	e000      	b.n	80022fa <HAL_DMA_IRQHandler+0x2ea>
          break;
 80022f8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2201      	movs	r2, #1
 80022fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2200      	movs	r2, #0
 8002306:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800230e:	2b00      	cmp	r3, #0
 8002310:	d005      	beq.n	800231e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	4798      	blx	r3
 800231a:	e000      	b.n	800231e <HAL_DMA_IRQHandler+0x30e>
        return;
 800231c:	bf00      	nop
    }
  }
}
 800231e:	3718      	adds	r7, #24
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}

08002324 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002324:	b480      	push	{r7}
 8002326:	b085      	sub	sp, #20
 8002328:	af00      	add	r7, sp, #0
 800232a:	60f8      	str	r0, [r7, #12]
 800232c:	60b9      	str	r1, [r7, #8]
 800232e:	607a      	str	r2, [r7, #4]
 8002330:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	681a      	ldr	r2, [r3, #0]
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002340:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	683a      	ldr	r2, [r7, #0]
 8002348:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	2b40      	cmp	r3, #64	; 0x40
 8002350:	d108      	bne.n	8002364 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	687a      	ldr	r2, [r7, #4]
 8002358:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	68ba      	ldr	r2, [r7, #8]
 8002360:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002362:	e007      	b.n	8002374 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	68ba      	ldr	r2, [r7, #8]
 800236a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	687a      	ldr	r2, [r7, #4]
 8002372:	60da      	str	r2, [r3, #12]
}
 8002374:	bf00      	nop
 8002376:	3714      	adds	r7, #20
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr

08002380 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002380:	b480      	push	{r7}
 8002382:	b085      	sub	sp, #20
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	b2db      	uxtb	r3, r3
 800238e:	3b10      	subs	r3, #16
 8002390:	4a14      	ldr	r2, [pc, #80]	; (80023e4 <DMA_CalcBaseAndBitshift+0x64>)
 8002392:	fba2 2303 	umull	r2, r3, r2, r3
 8002396:	091b      	lsrs	r3, r3, #4
 8002398:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800239a:	4a13      	ldr	r2, [pc, #76]	; (80023e8 <DMA_CalcBaseAndBitshift+0x68>)
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	4413      	add	r3, r2
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	461a      	mov	r2, r3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	2b03      	cmp	r3, #3
 80023ac:	d909      	bls.n	80023c2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80023b6:	f023 0303 	bic.w	r3, r3, #3
 80023ba:	1d1a      	adds	r2, r3, #4
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	659a      	str	r2, [r3, #88]	; 0x58
 80023c0:	e007      	b.n	80023d2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80023ca:	f023 0303 	bic.w	r3, r3, #3
 80023ce:	687a      	ldr	r2, [r7, #4]
 80023d0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	3714      	adds	r7, #20
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr
 80023e2:	bf00      	nop
 80023e4:	aaaaaaab 	.word	0xaaaaaaab
 80023e8:	08005320 	.word	0x08005320

080023ec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b085      	sub	sp, #20
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023f4:	2300      	movs	r3, #0
 80023f6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023fc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	699b      	ldr	r3, [r3, #24]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d11f      	bne.n	8002446 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	2b03      	cmp	r3, #3
 800240a:	d856      	bhi.n	80024ba <DMA_CheckFifoParam+0xce>
 800240c:	a201      	add	r2, pc, #4	; (adr r2, 8002414 <DMA_CheckFifoParam+0x28>)
 800240e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002412:	bf00      	nop
 8002414:	08002425 	.word	0x08002425
 8002418:	08002437 	.word	0x08002437
 800241c:	08002425 	.word	0x08002425
 8002420:	080024bb 	.word	0x080024bb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002428:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800242c:	2b00      	cmp	r3, #0
 800242e:	d046      	beq.n	80024be <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002434:	e043      	b.n	80024be <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800243a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800243e:	d140      	bne.n	80024c2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002444:	e03d      	b.n	80024c2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	699b      	ldr	r3, [r3, #24]
 800244a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800244e:	d121      	bne.n	8002494 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	2b03      	cmp	r3, #3
 8002454:	d837      	bhi.n	80024c6 <DMA_CheckFifoParam+0xda>
 8002456:	a201      	add	r2, pc, #4	; (adr r2, 800245c <DMA_CheckFifoParam+0x70>)
 8002458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800245c:	0800246d 	.word	0x0800246d
 8002460:	08002473 	.word	0x08002473
 8002464:	0800246d 	.word	0x0800246d
 8002468:	08002485 	.word	0x08002485
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	73fb      	strb	r3, [r7, #15]
      break;
 8002470:	e030      	b.n	80024d4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002476:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800247a:	2b00      	cmp	r3, #0
 800247c:	d025      	beq.n	80024ca <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800247e:	2301      	movs	r3, #1
 8002480:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002482:	e022      	b.n	80024ca <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002488:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800248c:	d11f      	bne.n	80024ce <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002492:	e01c      	b.n	80024ce <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002494:	68bb      	ldr	r3, [r7, #8]
 8002496:	2b02      	cmp	r3, #2
 8002498:	d903      	bls.n	80024a2 <DMA_CheckFifoParam+0xb6>
 800249a:	68bb      	ldr	r3, [r7, #8]
 800249c:	2b03      	cmp	r3, #3
 800249e:	d003      	beq.n	80024a8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80024a0:	e018      	b.n	80024d4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	73fb      	strb	r3, [r7, #15]
      break;
 80024a6:	e015      	b.n	80024d4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d00e      	beq.n	80024d2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	73fb      	strb	r3, [r7, #15]
      break;
 80024b8:	e00b      	b.n	80024d2 <DMA_CheckFifoParam+0xe6>
      break;
 80024ba:	bf00      	nop
 80024bc:	e00a      	b.n	80024d4 <DMA_CheckFifoParam+0xe8>
      break;
 80024be:	bf00      	nop
 80024c0:	e008      	b.n	80024d4 <DMA_CheckFifoParam+0xe8>
      break;
 80024c2:	bf00      	nop
 80024c4:	e006      	b.n	80024d4 <DMA_CheckFifoParam+0xe8>
      break;
 80024c6:	bf00      	nop
 80024c8:	e004      	b.n	80024d4 <DMA_CheckFifoParam+0xe8>
      break;
 80024ca:	bf00      	nop
 80024cc:	e002      	b.n	80024d4 <DMA_CheckFifoParam+0xe8>
      break;   
 80024ce:	bf00      	nop
 80024d0:	e000      	b.n	80024d4 <DMA_CheckFifoParam+0xe8>
      break;
 80024d2:	bf00      	nop
    }
  } 
  
  return status; 
 80024d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	3714      	adds	r7, #20
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr
 80024e2:	bf00      	nop

080024e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b089      	sub	sp, #36	; 0x24
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80024ee:	2300      	movs	r3, #0
 80024f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80024f2:	2300      	movs	r3, #0
 80024f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80024f6:	2300      	movs	r3, #0
 80024f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024fa:	2300      	movs	r3, #0
 80024fc:	61fb      	str	r3, [r7, #28]
 80024fe:	e177      	b.n	80027f0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002500:	2201      	movs	r2, #1
 8002502:	69fb      	ldr	r3, [r7, #28]
 8002504:	fa02 f303 	lsl.w	r3, r2, r3
 8002508:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	697a      	ldr	r2, [r7, #20]
 8002510:	4013      	ands	r3, r2
 8002512:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002514:	693a      	ldr	r2, [r7, #16]
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	429a      	cmp	r2, r3
 800251a:	f040 8166 	bne.w	80027ea <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	f003 0303 	and.w	r3, r3, #3
 8002526:	2b01      	cmp	r3, #1
 8002528:	d005      	beq.n	8002536 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002532:	2b02      	cmp	r3, #2
 8002534:	d130      	bne.n	8002598 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	689b      	ldr	r3, [r3, #8]
 800253a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800253c:	69fb      	ldr	r3, [r7, #28]
 800253e:	005b      	lsls	r3, r3, #1
 8002540:	2203      	movs	r2, #3
 8002542:	fa02 f303 	lsl.w	r3, r2, r3
 8002546:	43db      	mvns	r3, r3
 8002548:	69ba      	ldr	r2, [r7, #24]
 800254a:	4013      	ands	r3, r2
 800254c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	68da      	ldr	r2, [r3, #12]
 8002552:	69fb      	ldr	r3, [r7, #28]
 8002554:	005b      	lsls	r3, r3, #1
 8002556:	fa02 f303 	lsl.w	r3, r2, r3
 800255a:	69ba      	ldr	r2, [r7, #24]
 800255c:	4313      	orrs	r3, r2
 800255e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	69ba      	ldr	r2, [r7, #24]
 8002564:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800256c:	2201      	movs	r2, #1
 800256e:	69fb      	ldr	r3, [r7, #28]
 8002570:	fa02 f303 	lsl.w	r3, r2, r3
 8002574:	43db      	mvns	r3, r3
 8002576:	69ba      	ldr	r2, [r7, #24]
 8002578:	4013      	ands	r3, r2
 800257a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	091b      	lsrs	r3, r3, #4
 8002582:	f003 0201 	and.w	r2, r3, #1
 8002586:	69fb      	ldr	r3, [r7, #28]
 8002588:	fa02 f303 	lsl.w	r3, r2, r3
 800258c:	69ba      	ldr	r2, [r7, #24]
 800258e:	4313      	orrs	r3, r2
 8002590:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	69ba      	ldr	r2, [r7, #24]
 8002596:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	f003 0303 	and.w	r3, r3, #3
 80025a0:	2b03      	cmp	r3, #3
 80025a2:	d017      	beq.n	80025d4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	68db      	ldr	r3, [r3, #12]
 80025a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80025aa:	69fb      	ldr	r3, [r7, #28]
 80025ac:	005b      	lsls	r3, r3, #1
 80025ae:	2203      	movs	r2, #3
 80025b0:	fa02 f303 	lsl.w	r3, r2, r3
 80025b4:	43db      	mvns	r3, r3
 80025b6:	69ba      	ldr	r2, [r7, #24]
 80025b8:	4013      	ands	r3, r2
 80025ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	689a      	ldr	r2, [r3, #8]
 80025c0:	69fb      	ldr	r3, [r7, #28]
 80025c2:	005b      	lsls	r3, r3, #1
 80025c4:	fa02 f303 	lsl.w	r3, r2, r3
 80025c8:	69ba      	ldr	r2, [r7, #24]
 80025ca:	4313      	orrs	r3, r2
 80025cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	69ba      	ldr	r2, [r7, #24]
 80025d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	f003 0303 	and.w	r3, r3, #3
 80025dc:	2b02      	cmp	r3, #2
 80025de:	d123      	bne.n	8002628 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80025e0:	69fb      	ldr	r3, [r7, #28]
 80025e2:	08da      	lsrs	r2, r3, #3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	3208      	adds	r2, #8
 80025e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80025ee:	69fb      	ldr	r3, [r7, #28]
 80025f0:	f003 0307 	and.w	r3, r3, #7
 80025f4:	009b      	lsls	r3, r3, #2
 80025f6:	220f      	movs	r2, #15
 80025f8:	fa02 f303 	lsl.w	r3, r2, r3
 80025fc:	43db      	mvns	r3, r3
 80025fe:	69ba      	ldr	r2, [r7, #24]
 8002600:	4013      	ands	r3, r2
 8002602:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	691a      	ldr	r2, [r3, #16]
 8002608:	69fb      	ldr	r3, [r7, #28]
 800260a:	f003 0307 	and.w	r3, r3, #7
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	fa02 f303 	lsl.w	r3, r2, r3
 8002614:	69ba      	ldr	r2, [r7, #24]
 8002616:	4313      	orrs	r3, r2
 8002618:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800261a:	69fb      	ldr	r3, [r7, #28]
 800261c:	08da      	lsrs	r2, r3, #3
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	3208      	adds	r2, #8
 8002622:	69b9      	ldr	r1, [r7, #24]
 8002624:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	005b      	lsls	r3, r3, #1
 8002632:	2203      	movs	r2, #3
 8002634:	fa02 f303 	lsl.w	r3, r2, r3
 8002638:	43db      	mvns	r3, r3
 800263a:	69ba      	ldr	r2, [r7, #24]
 800263c:	4013      	ands	r3, r2
 800263e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	f003 0203 	and.w	r2, r3, #3
 8002648:	69fb      	ldr	r3, [r7, #28]
 800264a:	005b      	lsls	r3, r3, #1
 800264c:	fa02 f303 	lsl.w	r3, r2, r3
 8002650:	69ba      	ldr	r2, [r7, #24]
 8002652:	4313      	orrs	r3, r2
 8002654:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	69ba      	ldr	r2, [r7, #24]
 800265a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002664:	2b00      	cmp	r3, #0
 8002666:	f000 80c0 	beq.w	80027ea <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800266a:	2300      	movs	r3, #0
 800266c:	60fb      	str	r3, [r7, #12]
 800266e:	4b66      	ldr	r3, [pc, #408]	; (8002808 <HAL_GPIO_Init+0x324>)
 8002670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002672:	4a65      	ldr	r2, [pc, #404]	; (8002808 <HAL_GPIO_Init+0x324>)
 8002674:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002678:	6453      	str	r3, [r2, #68]	; 0x44
 800267a:	4b63      	ldr	r3, [pc, #396]	; (8002808 <HAL_GPIO_Init+0x324>)
 800267c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800267e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002682:	60fb      	str	r3, [r7, #12]
 8002684:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002686:	4a61      	ldr	r2, [pc, #388]	; (800280c <HAL_GPIO_Init+0x328>)
 8002688:	69fb      	ldr	r3, [r7, #28]
 800268a:	089b      	lsrs	r3, r3, #2
 800268c:	3302      	adds	r3, #2
 800268e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002692:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002694:	69fb      	ldr	r3, [r7, #28]
 8002696:	f003 0303 	and.w	r3, r3, #3
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	220f      	movs	r2, #15
 800269e:	fa02 f303 	lsl.w	r3, r2, r3
 80026a2:	43db      	mvns	r3, r3
 80026a4:	69ba      	ldr	r2, [r7, #24]
 80026a6:	4013      	ands	r3, r2
 80026a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	4a58      	ldr	r2, [pc, #352]	; (8002810 <HAL_GPIO_Init+0x32c>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d037      	beq.n	8002722 <HAL_GPIO_Init+0x23e>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4a57      	ldr	r2, [pc, #348]	; (8002814 <HAL_GPIO_Init+0x330>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d031      	beq.n	800271e <HAL_GPIO_Init+0x23a>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4a56      	ldr	r2, [pc, #344]	; (8002818 <HAL_GPIO_Init+0x334>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d02b      	beq.n	800271a <HAL_GPIO_Init+0x236>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	4a55      	ldr	r2, [pc, #340]	; (800281c <HAL_GPIO_Init+0x338>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d025      	beq.n	8002716 <HAL_GPIO_Init+0x232>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	4a54      	ldr	r2, [pc, #336]	; (8002820 <HAL_GPIO_Init+0x33c>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d01f      	beq.n	8002712 <HAL_GPIO_Init+0x22e>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	4a53      	ldr	r2, [pc, #332]	; (8002824 <HAL_GPIO_Init+0x340>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d019      	beq.n	800270e <HAL_GPIO_Init+0x22a>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4a52      	ldr	r2, [pc, #328]	; (8002828 <HAL_GPIO_Init+0x344>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d013      	beq.n	800270a <HAL_GPIO_Init+0x226>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4a51      	ldr	r2, [pc, #324]	; (800282c <HAL_GPIO_Init+0x348>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d00d      	beq.n	8002706 <HAL_GPIO_Init+0x222>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	4a50      	ldr	r2, [pc, #320]	; (8002830 <HAL_GPIO_Init+0x34c>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d007      	beq.n	8002702 <HAL_GPIO_Init+0x21e>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	4a4f      	ldr	r2, [pc, #316]	; (8002834 <HAL_GPIO_Init+0x350>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d101      	bne.n	80026fe <HAL_GPIO_Init+0x21a>
 80026fa:	2309      	movs	r3, #9
 80026fc:	e012      	b.n	8002724 <HAL_GPIO_Init+0x240>
 80026fe:	230a      	movs	r3, #10
 8002700:	e010      	b.n	8002724 <HAL_GPIO_Init+0x240>
 8002702:	2308      	movs	r3, #8
 8002704:	e00e      	b.n	8002724 <HAL_GPIO_Init+0x240>
 8002706:	2307      	movs	r3, #7
 8002708:	e00c      	b.n	8002724 <HAL_GPIO_Init+0x240>
 800270a:	2306      	movs	r3, #6
 800270c:	e00a      	b.n	8002724 <HAL_GPIO_Init+0x240>
 800270e:	2305      	movs	r3, #5
 8002710:	e008      	b.n	8002724 <HAL_GPIO_Init+0x240>
 8002712:	2304      	movs	r3, #4
 8002714:	e006      	b.n	8002724 <HAL_GPIO_Init+0x240>
 8002716:	2303      	movs	r3, #3
 8002718:	e004      	b.n	8002724 <HAL_GPIO_Init+0x240>
 800271a:	2302      	movs	r3, #2
 800271c:	e002      	b.n	8002724 <HAL_GPIO_Init+0x240>
 800271e:	2301      	movs	r3, #1
 8002720:	e000      	b.n	8002724 <HAL_GPIO_Init+0x240>
 8002722:	2300      	movs	r3, #0
 8002724:	69fa      	ldr	r2, [r7, #28]
 8002726:	f002 0203 	and.w	r2, r2, #3
 800272a:	0092      	lsls	r2, r2, #2
 800272c:	4093      	lsls	r3, r2
 800272e:	69ba      	ldr	r2, [r7, #24]
 8002730:	4313      	orrs	r3, r2
 8002732:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002734:	4935      	ldr	r1, [pc, #212]	; (800280c <HAL_GPIO_Init+0x328>)
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	089b      	lsrs	r3, r3, #2
 800273a:	3302      	adds	r3, #2
 800273c:	69ba      	ldr	r2, [r7, #24]
 800273e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002742:	4b3d      	ldr	r3, [pc, #244]	; (8002838 <HAL_GPIO_Init+0x354>)
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002748:	693b      	ldr	r3, [r7, #16]
 800274a:	43db      	mvns	r3, r3
 800274c:	69ba      	ldr	r2, [r7, #24]
 800274e:	4013      	ands	r3, r2
 8002750:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800275a:	2b00      	cmp	r3, #0
 800275c:	d003      	beq.n	8002766 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800275e:	69ba      	ldr	r2, [r7, #24]
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	4313      	orrs	r3, r2
 8002764:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002766:	4a34      	ldr	r2, [pc, #208]	; (8002838 <HAL_GPIO_Init+0x354>)
 8002768:	69bb      	ldr	r3, [r7, #24]
 800276a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800276c:	4b32      	ldr	r3, [pc, #200]	; (8002838 <HAL_GPIO_Init+0x354>)
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002772:	693b      	ldr	r3, [r7, #16]
 8002774:	43db      	mvns	r3, r3
 8002776:	69ba      	ldr	r2, [r7, #24]
 8002778:	4013      	ands	r3, r2
 800277a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002784:	2b00      	cmp	r3, #0
 8002786:	d003      	beq.n	8002790 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002788:	69ba      	ldr	r2, [r7, #24]
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	4313      	orrs	r3, r2
 800278e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002790:	4a29      	ldr	r2, [pc, #164]	; (8002838 <HAL_GPIO_Init+0x354>)
 8002792:	69bb      	ldr	r3, [r7, #24]
 8002794:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002796:	4b28      	ldr	r3, [pc, #160]	; (8002838 <HAL_GPIO_Init+0x354>)
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800279c:	693b      	ldr	r3, [r7, #16]
 800279e:	43db      	mvns	r3, r3
 80027a0:	69ba      	ldr	r2, [r7, #24]
 80027a2:	4013      	ands	r3, r2
 80027a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d003      	beq.n	80027ba <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80027b2:	69ba      	ldr	r2, [r7, #24]
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	4313      	orrs	r3, r2
 80027b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80027ba:	4a1f      	ldr	r2, [pc, #124]	; (8002838 <HAL_GPIO_Init+0x354>)
 80027bc:	69bb      	ldr	r3, [r7, #24]
 80027be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80027c0:	4b1d      	ldr	r3, [pc, #116]	; (8002838 <HAL_GPIO_Init+0x354>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	43db      	mvns	r3, r3
 80027ca:	69ba      	ldr	r2, [r7, #24]
 80027cc:	4013      	ands	r3, r2
 80027ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d003      	beq.n	80027e4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80027dc:	69ba      	ldr	r2, [r7, #24]
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	4313      	orrs	r3, r2
 80027e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80027e4:	4a14      	ldr	r2, [pc, #80]	; (8002838 <HAL_GPIO_Init+0x354>)
 80027e6:	69bb      	ldr	r3, [r7, #24]
 80027e8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027ea:	69fb      	ldr	r3, [r7, #28]
 80027ec:	3301      	adds	r3, #1
 80027ee:	61fb      	str	r3, [r7, #28]
 80027f0:	69fb      	ldr	r3, [r7, #28]
 80027f2:	2b0f      	cmp	r3, #15
 80027f4:	f67f ae84 	bls.w	8002500 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80027f8:	bf00      	nop
 80027fa:	bf00      	nop
 80027fc:	3724      	adds	r7, #36	; 0x24
 80027fe:	46bd      	mov	sp, r7
 8002800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002804:	4770      	bx	lr
 8002806:	bf00      	nop
 8002808:	40023800 	.word	0x40023800
 800280c:	40013800 	.word	0x40013800
 8002810:	40020000 	.word	0x40020000
 8002814:	40020400 	.word	0x40020400
 8002818:	40020800 	.word	0x40020800
 800281c:	40020c00 	.word	0x40020c00
 8002820:	40021000 	.word	0x40021000
 8002824:	40021400 	.word	0x40021400
 8002828:	40021800 	.word	0x40021800
 800282c:	40021c00 	.word	0x40021c00
 8002830:	40022000 	.word	0x40022000
 8002834:	40022400 	.word	0x40022400
 8002838:	40013c00 	.word	0x40013c00

0800283c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
 8002844:	460b      	mov	r3, r1
 8002846:	807b      	strh	r3, [r7, #2]
 8002848:	4613      	mov	r3, r2
 800284a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800284c:	787b      	ldrb	r3, [r7, #1]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d003      	beq.n	800285a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002852:	887a      	ldrh	r2, [r7, #2]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002858:	e003      	b.n	8002862 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800285a:	887b      	ldrh	r3, [r7, #2]
 800285c:	041a      	lsls	r2, r3, #16
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	619a      	str	r2, [r3, #24]
}
 8002862:	bf00      	nop
 8002864:	370c      	adds	r7, #12
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr
	...

08002870 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002876:	2300      	movs	r3, #0
 8002878:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800287a:	2300      	movs	r3, #0
 800287c:	603b      	str	r3, [r7, #0]
 800287e:	4b20      	ldr	r3, [pc, #128]	; (8002900 <HAL_PWREx_EnableOverDrive+0x90>)
 8002880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002882:	4a1f      	ldr	r2, [pc, #124]	; (8002900 <HAL_PWREx_EnableOverDrive+0x90>)
 8002884:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002888:	6413      	str	r3, [r2, #64]	; 0x40
 800288a:	4b1d      	ldr	r3, [pc, #116]	; (8002900 <HAL_PWREx_EnableOverDrive+0x90>)
 800288c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002892:	603b      	str	r3, [r7, #0]
 8002894:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002896:	4b1b      	ldr	r3, [pc, #108]	; (8002904 <HAL_PWREx_EnableOverDrive+0x94>)
 8002898:	2201      	movs	r2, #1
 800289a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800289c:	f7fe fcbc 	bl	8001218 <HAL_GetTick>
 80028a0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80028a2:	e009      	b.n	80028b8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80028a4:	f7fe fcb8 	bl	8001218 <HAL_GetTick>
 80028a8:	4602      	mov	r2, r0
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80028b2:	d901      	bls.n	80028b8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80028b4:	2303      	movs	r3, #3
 80028b6:	e01f      	b.n	80028f8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80028b8:	4b13      	ldr	r3, [pc, #76]	; (8002908 <HAL_PWREx_EnableOverDrive+0x98>)
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028c4:	d1ee      	bne.n	80028a4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80028c6:	4b11      	ldr	r3, [pc, #68]	; (800290c <HAL_PWREx_EnableOverDrive+0x9c>)
 80028c8:	2201      	movs	r2, #1
 80028ca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80028cc:	f7fe fca4 	bl	8001218 <HAL_GetTick>
 80028d0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80028d2:	e009      	b.n	80028e8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80028d4:	f7fe fca0 	bl	8001218 <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80028e2:	d901      	bls.n	80028e8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80028e4:	2303      	movs	r3, #3
 80028e6:	e007      	b.n	80028f8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80028e8:	4b07      	ldr	r3, [pc, #28]	; (8002908 <HAL_PWREx_EnableOverDrive+0x98>)
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028f0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80028f4:	d1ee      	bne.n	80028d4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80028f6:	2300      	movs	r3, #0
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	3708      	adds	r7, #8
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}
 8002900:	40023800 	.word	0x40023800
 8002904:	420e0040 	.word	0x420e0040
 8002908:	40007000 	.word	0x40007000
 800290c:	420e0044 	.word	0x420e0044

08002910 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b086      	sub	sp, #24
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d101      	bne.n	8002922 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	e267      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 0301 	and.w	r3, r3, #1
 800292a:	2b00      	cmp	r3, #0
 800292c:	d075      	beq.n	8002a1a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800292e:	4b88      	ldr	r3, [pc, #544]	; (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	f003 030c 	and.w	r3, r3, #12
 8002936:	2b04      	cmp	r3, #4
 8002938:	d00c      	beq.n	8002954 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800293a:	4b85      	ldr	r3, [pc, #532]	; (8002b50 <HAL_RCC_OscConfig+0x240>)
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002942:	2b08      	cmp	r3, #8
 8002944:	d112      	bne.n	800296c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002946:	4b82      	ldr	r3, [pc, #520]	; (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800294e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002952:	d10b      	bne.n	800296c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002954:	4b7e      	ldr	r3, [pc, #504]	; (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800295c:	2b00      	cmp	r3, #0
 800295e:	d05b      	beq.n	8002a18 <HAL_RCC_OscConfig+0x108>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d157      	bne.n	8002a18 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	e242      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002974:	d106      	bne.n	8002984 <HAL_RCC_OscConfig+0x74>
 8002976:	4b76      	ldr	r3, [pc, #472]	; (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4a75      	ldr	r2, [pc, #468]	; (8002b50 <HAL_RCC_OscConfig+0x240>)
 800297c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002980:	6013      	str	r3, [r2, #0]
 8002982:	e01d      	b.n	80029c0 <HAL_RCC_OscConfig+0xb0>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800298c:	d10c      	bne.n	80029a8 <HAL_RCC_OscConfig+0x98>
 800298e:	4b70      	ldr	r3, [pc, #448]	; (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a6f      	ldr	r2, [pc, #444]	; (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002994:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002998:	6013      	str	r3, [r2, #0]
 800299a:	4b6d      	ldr	r3, [pc, #436]	; (8002b50 <HAL_RCC_OscConfig+0x240>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a6c      	ldr	r2, [pc, #432]	; (8002b50 <HAL_RCC_OscConfig+0x240>)
 80029a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029a4:	6013      	str	r3, [r2, #0]
 80029a6:	e00b      	b.n	80029c0 <HAL_RCC_OscConfig+0xb0>
 80029a8:	4b69      	ldr	r3, [pc, #420]	; (8002b50 <HAL_RCC_OscConfig+0x240>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a68      	ldr	r2, [pc, #416]	; (8002b50 <HAL_RCC_OscConfig+0x240>)
 80029ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029b2:	6013      	str	r3, [r2, #0]
 80029b4:	4b66      	ldr	r3, [pc, #408]	; (8002b50 <HAL_RCC_OscConfig+0x240>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a65      	ldr	r2, [pc, #404]	; (8002b50 <HAL_RCC_OscConfig+0x240>)
 80029ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d013      	beq.n	80029f0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029c8:	f7fe fc26 	bl	8001218 <HAL_GetTick>
 80029cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029ce:	e008      	b.n	80029e2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80029d0:	f7fe fc22 	bl	8001218 <HAL_GetTick>
 80029d4:	4602      	mov	r2, r0
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	2b64      	cmp	r3, #100	; 0x64
 80029dc:	d901      	bls.n	80029e2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80029de:	2303      	movs	r3, #3
 80029e0:	e207      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029e2:	4b5b      	ldr	r3, [pc, #364]	; (8002b50 <HAL_RCC_OscConfig+0x240>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d0f0      	beq.n	80029d0 <HAL_RCC_OscConfig+0xc0>
 80029ee:	e014      	b.n	8002a1a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029f0:	f7fe fc12 	bl	8001218 <HAL_GetTick>
 80029f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029f6:	e008      	b.n	8002a0a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80029f8:	f7fe fc0e 	bl	8001218 <HAL_GetTick>
 80029fc:	4602      	mov	r2, r0
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	2b64      	cmp	r3, #100	; 0x64
 8002a04:	d901      	bls.n	8002a0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a06:	2303      	movs	r3, #3
 8002a08:	e1f3      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a0a:	4b51      	ldr	r3, [pc, #324]	; (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d1f0      	bne.n	80029f8 <HAL_RCC_OscConfig+0xe8>
 8002a16:	e000      	b.n	8002a1a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d063      	beq.n	8002aee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002a26:	4b4a      	ldr	r3, [pc, #296]	; (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	f003 030c 	and.w	r3, r3, #12
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d00b      	beq.n	8002a4a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a32:	4b47      	ldr	r3, [pc, #284]	; (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002a34:	689b      	ldr	r3, [r3, #8]
 8002a36:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002a3a:	2b08      	cmp	r3, #8
 8002a3c:	d11c      	bne.n	8002a78 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a3e:	4b44      	ldr	r3, [pc, #272]	; (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d116      	bne.n	8002a78 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a4a:	4b41      	ldr	r3, [pc, #260]	; (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 0302 	and.w	r3, r3, #2
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d005      	beq.n	8002a62 <HAL_RCC_OscConfig+0x152>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	68db      	ldr	r3, [r3, #12]
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d001      	beq.n	8002a62 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e1c7      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a62:	4b3b      	ldr	r3, [pc, #236]	; (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	691b      	ldr	r3, [r3, #16]
 8002a6e:	00db      	lsls	r3, r3, #3
 8002a70:	4937      	ldr	r1, [pc, #220]	; (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002a72:	4313      	orrs	r3, r2
 8002a74:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a76:	e03a      	b.n	8002aee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d020      	beq.n	8002ac2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a80:	4b34      	ldr	r3, [pc, #208]	; (8002b54 <HAL_RCC_OscConfig+0x244>)
 8002a82:	2201      	movs	r2, #1
 8002a84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a86:	f7fe fbc7 	bl	8001218 <HAL_GetTick>
 8002a8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a8c:	e008      	b.n	8002aa0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a8e:	f7fe fbc3 	bl	8001218 <HAL_GetTick>
 8002a92:	4602      	mov	r2, r0
 8002a94:	693b      	ldr	r3, [r7, #16]
 8002a96:	1ad3      	subs	r3, r2, r3
 8002a98:	2b02      	cmp	r3, #2
 8002a9a:	d901      	bls.n	8002aa0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002a9c:	2303      	movs	r3, #3
 8002a9e:	e1a8      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002aa0:	4b2b      	ldr	r3, [pc, #172]	; (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f003 0302 	and.w	r3, r3, #2
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d0f0      	beq.n	8002a8e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aac:	4b28      	ldr	r3, [pc, #160]	; (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	691b      	ldr	r3, [r3, #16]
 8002ab8:	00db      	lsls	r3, r3, #3
 8002aba:	4925      	ldr	r1, [pc, #148]	; (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002abc:	4313      	orrs	r3, r2
 8002abe:	600b      	str	r3, [r1, #0]
 8002ac0:	e015      	b.n	8002aee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ac2:	4b24      	ldr	r3, [pc, #144]	; (8002b54 <HAL_RCC_OscConfig+0x244>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ac8:	f7fe fba6 	bl	8001218 <HAL_GetTick>
 8002acc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ace:	e008      	b.n	8002ae2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ad0:	f7fe fba2 	bl	8001218 <HAL_GetTick>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d901      	bls.n	8002ae2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	e187      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ae2:	4b1b      	ldr	r3, [pc, #108]	; (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 0302 	and.w	r3, r3, #2
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d1f0      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0308 	and.w	r3, r3, #8
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d036      	beq.n	8002b68 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	695b      	ldr	r3, [r3, #20]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d016      	beq.n	8002b30 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b02:	4b15      	ldr	r3, [pc, #84]	; (8002b58 <HAL_RCC_OscConfig+0x248>)
 8002b04:	2201      	movs	r2, #1
 8002b06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b08:	f7fe fb86 	bl	8001218 <HAL_GetTick>
 8002b0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b0e:	e008      	b.n	8002b22 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b10:	f7fe fb82 	bl	8001218 <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d901      	bls.n	8002b22 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002b1e:	2303      	movs	r3, #3
 8002b20:	e167      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b22:	4b0b      	ldr	r3, [pc, #44]	; (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002b24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b26:	f003 0302 	and.w	r3, r3, #2
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d0f0      	beq.n	8002b10 <HAL_RCC_OscConfig+0x200>
 8002b2e:	e01b      	b.n	8002b68 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b30:	4b09      	ldr	r3, [pc, #36]	; (8002b58 <HAL_RCC_OscConfig+0x248>)
 8002b32:	2200      	movs	r2, #0
 8002b34:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b36:	f7fe fb6f 	bl	8001218 <HAL_GetTick>
 8002b3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b3c:	e00e      	b.n	8002b5c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b3e:	f7fe fb6b 	bl	8001218 <HAL_GetTick>
 8002b42:	4602      	mov	r2, r0
 8002b44:	693b      	ldr	r3, [r7, #16]
 8002b46:	1ad3      	subs	r3, r2, r3
 8002b48:	2b02      	cmp	r3, #2
 8002b4a:	d907      	bls.n	8002b5c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	e150      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
 8002b50:	40023800 	.word	0x40023800
 8002b54:	42470000 	.word	0x42470000
 8002b58:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b5c:	4b88      	ldr	r3, [pc, #544]	; (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002b5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b60:	f003 0302 	and.w	r3, r3, #2
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d1ea      	bne.n	8002b3e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0304 	and.w	r3, r3, #4
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	f000 8097 	beq.w	8002ca4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b76:	2300      	movs	r3, #0
 8002b78:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b7a:	4b81      	ldr	r3, [pc, #516]	; (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d10f      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b86:	2300      	movs	r3, #0
 8002b88:	60bb      	str	r3, [r7, #8]
 8002b8a:	4b7d      	ldr	r3, [pc, #500]	; (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8e:	4a7c      	ldr	r2, [pc, #496]	; (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002b90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b94:	6413      	str	r3, [r2, #64]	; 0x40
 8002b96:	4b7a      	ldr	r3, [pc, #488]	; (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b9e:	60bb      	str	r3, [r7, #8]
 8002ba0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ba6:	4b77      	ldr	r3, [pc, #476]	; (8002d84 <HAL_RCC_OscConfig+0x474>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d118      	bne.n	8002be4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002bb2:	4b74      	ldr	r3, [pc, #464]	; (8002d84 <HAL_RCC_OscConfig+0x474>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a73      	ldr	r2, [pc, #460]	; (8002d84 <HAL_RCC_OscConfig+0x474>)
 8002bb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bbc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bbe:	f7fe fb2b 	bl	8001218 <HAL_GetTick>
 8002bc2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bc4:	e008      	b.n	8002bd8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bc6:	f7fe fb27 	bl	8001218 <HAL_GetTick>
 8002bca:	4602      	mov	r2, r0
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	1ad3      	subs	r3, r2, r3
 8002bd0:	2b02      	cmp	r3, #2
 8002bd2:	d901      	bls.n	8002bd8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002bd4:	2303      	movs	r3, #3
 8002bd6:	e10c      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bd8:	4b6a      	ldr	r3, [pc, #424]	; (8002d84 <HAL_RCC_OscConfig+0x474>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d0f0      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	2b01      	cmp	r3, #1
 8002bea:	d106      	bne.n	8002bfa <HAL_RCC_OscConfig+0x2ea>
 8002bec:	4b64      	ldr	r3, [pc, #400]	; (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002bee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bf0:	4a63      	ldr	r2, [pc, #396]	; (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002bf2:	f043 0301 	orr.w	r3, r3, #1
 8002bf6:	6713      	str	r3, [r2, #112]	; 0x70
 8002bf8:	e01c      	b.n	8002c34 <HAL_RCC_OscConfig+0x324>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	2b05      	cmp	r3, #5
 8002c00:	d10c      	bne.n	8002c1c <HAL_RCC_OscConfig+0x30c>
 8002c02:	4b5f      	ldr	r3, [pc, #380]	; (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c06:	4a5e      	ldr	r2, [pc, #376]	; (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c08:	f043 0304 	orr.w	r3, r3, #4
 8002c0c:	6713      	str	r3, [r2, #112]	; 0x70
 8002c0e:	4b5c      	ldr	r3, [pc, #368]	; (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c12:	4a5b      	ldr	r2, [pc, #364]	; (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c14:	f043 0301 	orr.w	r3, r3, #1
 8002c18:	6713      	str	r3, [r2, #112]	; 0x70
 8002c1a:	e00b      	b.n	8002c34 <HAL_RCC_OscConfig+0x324>
 8002c1c:	4b58      	ldr	r3, [pc, #352]	; (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c20:	4a57      	ldr	r2, [pc, #348]	; (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c22:	f023 0301 	bic.w	r3, r3, #1
 8002c26:	6713      	str	r3, [r2, #112]	; 0x70
 8002c28:	4b55      	ldr	r3, [pc, #340]	; (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c2c:	4a54      	ldr	r2, [pc, #336]	; (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c2e:	f023 0304 	bic.w	r3, r3, #4
 8002c32:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d015      	beq.n	8002c68 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c3c:	f7fe faec 	bl	8001218 <HAL_GetTick>
 8002c40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c42:	e00a      	b.n	8002c5a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c44:	f7fe fae8 	bl	8001218 <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d901      	bls.n	8002c5a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002c56:	2303      	movs	r3, #3
 8002c58:	e0cb      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c5a:	4b49      	ldr	r3, [pc, #292]	; (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c5e:	f003 0302 	and.w	r3, r3, #2
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d0ee      	beq.n	8002c44 <HAL_RCC_OscConfig+0x334>
 8002c66:	e014      	b.n	8002c92 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c68:	f7fe fad6 	bl	8001218 <HAL_GetTick>
 8002c6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c6e:	e00a      	b.n	8002c86 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c70:	f7fe fad2 	bl	8001218 <HAL_GetTick>
 8002c74:	4602      	mov	r2, r0
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	1ad3      	subs	r3, r2, r3
 8002c7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d901      	bls.n	8002c86 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	e0b5      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c86:	4b3e      	ldr	r3, [pc, #248]	; (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c8a:	f003 0302 	and.w	r3, r3, #2
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d1ee      	bne.n	8002c70 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c92:	7dfb      	ldrb	r3, [r7, #23]
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d105      	bne.n	8002ca4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c98:	4b39      	ldr	r3, [pc, #228]	; (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c9c:	4a38      	ldr	r2, [pc, #224]	; (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c9e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ca2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	699b      	ldr	r3, [r3, #24]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	f000 80a1 	beq.w	8002df0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002cae:	4b34      	ldr	r3, [pc, #208]	; (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	f003 030c 	and.w	r3, r3, #12
 8002cb6:	2b08      	cmp	r3, #8
 8002cb8:	d05c      	beq.n	8002d74 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	699b      	ldr	r3, [r3, #24]
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d141      	bne.n	8002d46 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cc2:	4b31      	ldr	r3, [pc, #196]	; (8002d88 <HAL_RCC_OscConfig+0x478>)
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cc8:	f7fe faa6 	bl	8001218 <HAL_GetTick>
 8002ccc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cce:	e008      	b.n	8002ce2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cd0:	f7fe faa2 	bl	8001218 <HAL_GetTick>
 8002cd4:	4602      	mov	r2, r0
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	1ad3      	subs	r3, r2, r3
 8002cda:	2b02      	cmp	r3, #2
 8002cdc:	d901      	bls.n	8002ce2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002cde:	2303      	movs	r3, #3
 8002ce0:	e087      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ce2:	4b27      	ldr	r3, [pc, #156]	; (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d1f0      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	69da      	ldr	r2, [r3, #28]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6a1b      	ldr	r3, [r3, #32]
 8002cf6:	431a      	orrs	r2, r3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cfc:	019b      	lsls	r3, r3, #6
 8002cfe:	431a      	orrs	r2, r3
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d04:	085b      	lsrs	r3, r3, #1
 8002d06:	3b01      	subs	r3, #1
 8002d08:	041b      	lsls	r3, r3, #16
 8002d0a:	431a      	orrs	r2, r3
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d10:	061b      	lsls	r3, r3, #24
 8002d12:	491b      	ldr	r1, [pc, #108]	; (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002d14:	4313      	orrs	r3, r2
 8002d16:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d18:	4b1b      	ldr	r3, [pc, #108]	; (8002d88 <HAL_RCC_OscConfig+0x478>)
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d1e:	f7fe fa7b 	bl	8001218 <HAL_GetTick>
 8002d22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d24:	e008      	b.n	8002d38 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d26:	f7fe fa77 	bl	8001218 <HAL_GetTick>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	1ad3      	subs	r3, r2, r3
 8002d30:	2b02      	cmp	r3, #2
 8002d32:	d901      	bls.n	8002d38 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002d34:	2303      	movs	r3, #3
 8002d36:	e05c      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d38:	4b11      	ldr	r3, [pc, #68]	; (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d0f0      	beq.n	8002d26 <HAL_RCC_OscConfig+0x416>
 8002d44:	e054      	b.n	8002df0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d46:	4b10      	ldr	r3, [pc, #64]	; (8002d88 <HAL_RCC_OscConfig+0x478>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d4c:	f7fe fa64 	bl	8001218 <HAL_GetTick>
 8002d50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d52:	e008      	b.n	8002d66 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d54:	f7fe fa60 	bl	8001218 <HAL_GetTick>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	1ad3      	subs	r3, r2, r3
 8002d5e:	2b02      	cmp	r3, #2
 8002d60:	d901      	bls.n	8002d66 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002d62:	2303      	movs	r3, #3
 8002d64:	e045      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d66:	4b06      	ldr	r3, [pc, #24]	; (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d1f0      	bne.n	8002d54 <HAL_RCC_OscConfig+0x444>
 8002d72:	e03d      	b.n	8002df0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	699b      	ldr	r3, [r3, #24]
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d107      	bne.n	8002d8c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e038      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
 8002d80:	40023800 	.word	0x40023800
 8002d84:	40007000 	.word	0x40007000
 8002d88:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002d8c:	4b1b      	ldr	r3, [pc, #108]	; (8002dfc <HAL_RCC_OscConfig+0x4ec>)
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	699b      	ldr	r3, [r3, #24]
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d028      	beq.n	8002dec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d121      	bne.n	8002dec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002db2:	429a      	cmp	r2, r3
 8002db4:	d11a      	bne.n	8002dec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002db6:	68fa      	ldr	r2, [r7, #12]
 8002db8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	687a      	ldr	r2, [r7, #4]
 8002dc0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002dc2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d111      	bne.n	8002dec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dd2:	085b      	lsrs	r3, r3, #1
 8002dd4:	3b01      	subs	r3, #1
 8002dd6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d107      	bne.n	8002dec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002de6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002de8:	429a      	cmp	r2, r3
 8002dea:	d001      	beq.n	8002df0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	e000      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002df0:	2300      	movs	r3, #0
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3718      	adds	r7, #24
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	40023800 	.word	0x40023800

08002e00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b084      	sub	sp, #16
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
 8002e08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d101      	bne.n	8002e14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e10:	2301      	movs	r3, #1
 8002e12:	e0cc      	b.n	8002fae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e14:	4b68      	ldr	r3, [pc, #416]	; (8002fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f003 030f 	and.w	r3, r3, #15
 8002e1c:	683a      	ldr	r2, [r7, #0]
 8002e1e:	429a      	cmp	r2, r3
 8002e20:	d90c      	bls.n	8002e3c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e22:	4b65      	ldr	r3, [pc, #404]	; (8002fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8002e24:	683a      	ldr	r2, [r7, #0]
 8002e26:	b2d2      	uxtb	r2, r2
 8002e28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e2a:	4b63      	ldr	r3, [pc, #396]	; (8002fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 030f 	and.w	r3, r3, #15
 8002e32:	683a      	ldr	r2, [r7, #0]
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d001      	beq.n	8002e3c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e0b8      	b.n	8002fae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0302 	and.w	r3, r3, #2
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d020      	beq.n	8002e8a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 0304 	and.w	r3, r3, #4
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d005      	beq.n	8002e60 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e54:	4b59      	ldr	r3, [pc, #356]	; (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	4a58      	ldr	r2, [pc, #352]	; (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002e5a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002e5e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f003 0308 	and.w	r3, r3, #8
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d005      	beq.n	8002e78 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e6c:	4b53      	ldr	r3, [pc, #332]	; (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	4a52      	ldr	r2, [pc, #328]	; (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002e72:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002e76:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e78:	4b50      	ldr	r3, [pc, #320]	; (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	494d      	ldr	r1, [pc, #308]	; (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002e86:	4313      	orrs	r3, r2
 8002e88:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 0301 	and.w	r3, r3, #1
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d044      	beq.n	8002f20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d107      	bne.n	8002eae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e9e:	4b47      	ldr	r3, [pc, #284]	; (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d119      	bne.n	8002ede <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e07f      	b.n	8002fae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	2b02      	cmp	r3, #2
 8002eb4:	d003      	beq.n	8002ebe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002eba:	2b03      	cmp	r3, #3
 8002ebc:	d107      	bne.n	8002ece <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ebe:	4b3f      	ldr	r3, [pc, #252]	; (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d109      	bne.n	8002ede <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e06f      	b.n	8002fae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ece:	4b3b      	ldr	r3, [pc, #236]	; (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f003 0302 	and.w	r3, r3, #2
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d101      	bne.n	8002ede <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e067      	b.n	8002fae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ede:	4b37      	ldr	r3, [pc, #220]	; (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	f023 0203 	bic.w	r2, r3, #3
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	4934      	ldr	r1, [pc, #208]	; (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002eec:	4313      	orrs	r3, r2
 8002eee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ef0:	f7fe f992 	bl	8001218 <HAL_GetTick>
 8002ef4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ef6:	e00a      	b.n	8002f0e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ef8:	f7fe f98e 	bl	8001218 <HAL_GetTick>
 8002efc:	4602      	mov	r2, r0
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	1ad3      	subs	r3, r2, r3
 8002f02:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d901      	bls.n	8002f0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f0a:	2303      	movs	r3, #3
 8002f0c:	e04f      	b.n	8002fae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f0e:	4b2b      	ldr	r3, [pc, #172]	; (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	f003 020c 	and.w	r2, r3, #12
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d1eb      	bne.n	8002ef8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f20:	4b25      	ldr	r3, [pc, #148]	; (8002fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 030f 	and.w	r3, r3, #15
 8002f28:	683a      	ldr	r2, [r7, #0]
 8002f2a:	429a      	cmp	r2, r3
 8002f2c:	d20c      	bcs.n	8002f48 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f2e:	4b22      	ldr	r3, [pc, #136]	; (8002fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f30:	683a      	ldr	r2, [r7, #0]
 8002f32:	b2d2      	uxtb	r2, r2
 8002f34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f36:	4b20      	ldr	r3, [pc, #128]	; (8002fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 030f 	and.w	r3, r3, #15
 8002f3e:	683a      	ldr	r2, [r7, #0]
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d001      	beq.n	8002f48 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e032      	b.n	8002fae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0304 	and.w	r3, r3, #4
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d008      	beq.n	8002f66 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f54:	4b19      	ldr	r3, [pc, #100]	; (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	4916      	ldr	r1, [pc, #88]	; (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002f62:	4313      	orrs	r3, r2
 8002f64:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 0308 	and.w	r3, r3, #8
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d009      	beq.n	8002f86 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f72:	4b12      	ldr	r3, [pc, #72]	; (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	691b      	ldr	r3, [r3, #16]
 8002f7e:	00db      	lsls	r3, r3, #3
 8002f80:	490e      	ldr	r1, [pc, #56]	; (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002f82:	4313      	orrs	r3, r2
 8002f84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002f86:	f000 f821 	bl	8002fcc <HAL_RCC_GetSysClockFreq>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	4b0b      	ldr	r3, [pc, #44]	; (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	091b      	lsrs	r3, r3, #4
 8002f92:	f003 030f 	and.w	r3, r3, #15
 8002f96:	490a      	ldr	r1, [pc, #40]	; (8002fc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002f98:	5ccb      	ldrb	r3, [r1, r3]
 8002f9a:	fa22 f303 	lsr.w	r3, r2, r3
 8002f9e:	4a09      	ldr	r2, [pc, #36]	; (8002fc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002fa0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002fa2:	4b09      	ldr	r3, [pc, #36]	; (8002fc8 <HAL_RCC_ClockConfig+0x1c8>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f7fe f8f2 	bl	8001190 <HAL_InitTick>

  return HAL_OK;
 8002fac:	2300      	movs	r3, #0
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3710      	adds	r7, #16
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	40023c00 	.word	0x40023c00
 8002fbc:	40023800 	.word	0x40023800
 8002fc0:	08005308 	.word	0x08005308
 8002fc4:	20000000 	.word	0x20000000
 8002fc8:	20000004 	.word	0x20000004

08002fcc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002fd0:	b094      	sub	sp, #80	; 0x50
 8002fd2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	647b      	str	r3, [r7, #68]	; 0x44
 8002fd8:	2300      	movs	r3, #0
 8002fda:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002fdc:	2300      	movs	r3, #0
 8002fde:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002fe4:	4b79      	ldr	r3, [pc, #484]	; (80031cc <HAL_RCC_GetSysClockFreq+0x200>)
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	f003 030c 	and.w	r3, r3, #12
 8002fec:	2b08      	cmp	r3, #8
 8002fee:	d00d      	beq.n	800300c <HAL_RCC_GetSysClockFreq+0x40>
 8002ff0:	2b08      	cmp	r3, #8
 8002ff2:	f200 80e1 	bhi.w	80031b8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d002      	beq.n	8003000 <HAL_RCC_GetSysClockFreq+0x34>
 8002ffa:	2b04      	cmp	r3, #4
 8002ffc:	d003      	beq.n	8003006 <HAL_RCC_GetSysClockFreq+0x3a>
 8002ffe:	e0db      	b.n	80031b8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003000:	4b73      	ldr	r3, [pc, #460]	; (80031d0 <HAL_RCC_GetSysClockFreq+0x204>)
 8003002:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003004:	e0db      	b.n	80031be <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003006:	4b73      	ldr	r3, [pc, #460]	; (80031d4 <HAL_RCC_GetSysClockFreq+0x208>)
 8003008:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800300a:	e0d8      	b.n	80031be <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800300c:	4b6f      	ldr	r3, [pc, #444]	; (80031cc <HAL_RCC_GetSysClockFreq+0x200>)
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003014:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003016:	4b6d      	ldr	r3, [pc, #436]	; (80031cc <HAL_RCC_GetSysClockFreq+0x200>)
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800301e:	2b00      	cmp	r3, #0
 8003020:	d063      	beq.n	80030ea <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003022:	4b6a      	ldr	r3, [pc, #424]	; (80031cc <HAL_RCC_GetSysClockFreq+0x200>)
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	099b      	lsrs	r3, r3, #6
 8003028:	2200      	movs	r2, #0
 800302a:	63bb      	str	r3, [r7, #56]	; 0x38
 800302c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800302e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003030:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003034:	633b      	str	r3, [r7, #48]	; 0x30
 8003036:	2300      	movs	r3, #0
 8003038:	637b      	str	r3, [r7, #52]	; 0x34
 800303a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800303e:	4622      	mov	r2, r4
 8003040:	462b      	mov	r3, r5
 8003042:	f04f 0000 	mov.w	r0, #0
 8003046:	f04f 0100 	mov.w	r1, #0
 800304a:	0159      	lsls	r1, r3, #5
 800304c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003050:	0150      	lsls	r0, r2, #5
 8003052:	4602      	mov	r2, r0
 8003054:	460b      	mov	r3, r1
 8003056:	4621      	mov	r1, r4
 8003058:	1a51      	subs	r1, r2, r1
 800305a:	6139      	str	r1, [r7, #16]
 800305c:	4629      	mov	r1, r5
 800305e:	eb63 0301 	sbc.w	r3, r3, r1
 8003062:	617b      	str	r3, [r7, #20]
 8003064:	f04f 0200 	mov.w	r2, #0
 8003068:	f04f 0300 	mov.w	r3, #0
 800306c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003070:	4659      	mov	r1, fp
 8003072:	018b      	lsls	r3, r1, #6
 8003074:	4651      	mov	r1, sl
 8003076:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800307a:	4651      	mov	r1, sl
 800307c:	018a      	lsls	r2, r1, #6
 800307e:	4651      	mov	r1, sl
 8003080:	ebb2 0801 	subs.w	r8, r2, r1
 8003084:	4659      	mov	r1, fp
 8003086:	eb63 0901 	sbc.w	r9, r3, r1
 800308a:	f04f 0200 	mov.w	r2, #0
 800308e:	f04f 0300 	mov.w	r3, #0
 8003092:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003096:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800309a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800309e:	4690      	mov	r8, r2
 80030a0:	4699      	mov	r9, r3
 80030a2:	4623      	mov	r3, r4
 80030a4:	eb18 0303 	adds.w	r3, r8, r3
 80030a8:	60bb      	str	r3, [r7, #8]
 80030aa:	462b      	mov	r3, r5
 80030ac:	eb49 0303 	adc.w	r3, r9, r3
 80030b0:	60fb      	str	r3, [r7, #12]
 80030b2:	f04f 0200 	mov.w	r2, #0
 80030b6:	f04f 0300 	mov.w	r3, #0
 80030ba:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80030be:	4629      	mov	r1, r5
 80030c0:	024b      	lsls	r3, r1, #9
 80030c2:	4621      	mov	r1, r4
 80030c4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80030c8:	4621      	mov	r1, r4
 80030ca:	024a      	lsls	r2, r1, #9
 80030cc:	4610      	mov	r0, r2
 80030ce:	4619      	mov	r1, r3
 80030d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80030d2:	2200      	movs	r2, #0
 80030d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80030d6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80030d8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80030dc:	f7fd f8d8 	bl	8000290 <__aeabi_uldivmod>
 80030e0:	4602      	mov	r2, r0
 80030e2:	460b      	mov	r3, r1
 80030e4:	4613      	mov	r3, r2
 80030e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80030e8:	e058      	b.n	800319c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030ea:	4b38      	ldr	r3, [pc, #224]	; (80031cc <HAL_RCC_GetSysClockFreq+0x200>)
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	099b      	lsrs	r3, r3, #6
 80030f0:	2200      	movs	r2, #0
 80030f2:	4618      	mov	r0, r3
 80030f4:	4611      	mov	r1, r2
 80030f6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80030fa:	623b      	str	r3, [r7, #32]
 80030fc:	2300      	movs	r3, #0
 80030fe:	627b      	str	r3, [r7, #36]	; 0x24
 8003100:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003104:	4642      	mov	r2, r8
 8003106:	464b      	mov	r3, r9
 8003108:	f04f 0000 	mov.w	r0, #0
 800310c:	f04f 0100 	mov.w	r1, #0
 8003110:	0159      	lsls	r1, r3, #5
 8003112:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003116:	0150      	lsls	r0, r2, #5
 8003118:	4602      	mov	r2, r0
 800311a:	460b      	mov	r3, r1
 800311c:	4641      	mov	r1, r8
 800311e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003122:	4649      	mov	r1, r9
 8003124:	eb63 0b01 	sbc.w	fp, r3, r1
 8003128:	f04f 0200 	mov.w	r2, #0
 800312c:	f04f 0300 	mov.w	r3, #0
 8003130:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003134:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003138:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800313c:	ebb2 040a 	subs.w	r4, r2, sl
 8003140:	eb63 050b 	sbc.w	r5, r3, fp
 8003144:	f04f 0200 	mov.w	r2, #0
 8003148:	f04f 0300 	mov.w	r3, #0
 800314c:	00eb      	lsls	r3, r5, #3
 800314e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003152:	00e2      	lsls	r2, r4, #3
 8003154:	4614      	mov	r4, r2
 8003156:	461d      	mov	r5, r3
 8003158:	4643      	mov	r3, r8
 800315a:	18e3      	adds	r3, r4, r3
 800315c:	603b      	str	r3, [r7, #0]
 800315e:	464b      	mov	r3, r9
 8003160:	eb45 0303 	adc.w	r3, r5, r3
 8003164:	607b      	str	r3, [r7, #4]
 8003166:	f04f 0200 	mov.w	r2, #0
 800316a:	f04f 0300 	mov.w	r3, #0
 800316e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003172:	4629      	mov	r1, r5
 8003174:	028b      	lsls	r3, r1, #10
 8003176:	4621      	mov	r1, r4
 8003178:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800317c:	4621      	mov	r1, r4
 800317e:	028a      	lsls	r2, r1, #10
 8003180:	4610      	mov	r0, r2
 8003182:	4619      	mov	r1, r3
 8003184:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003186:	2200      	movs	r2, #0
 8003188:	61bb      	str	r3, [r7, #24]
 800318a:	61fa      	str	r2, [r7, #28]
 800318c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003190:	f7fd f87e 	bl	8000290 <__aeabi_uldivmod>
 8003194:	4602      	mov	r2, r0
 8003196:	460b      	mov	r3, r1
 8003198:	4613      	mov	r3, r2
 800319a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800319c:	4b0b      	ldr	r3, [pc, #44]	; (80031cc <HAL_RCC_GetSysClockFreq+0x200>)
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	0c1b      	lsrs	r3, r3, #16
 80031a2:	f003 0303 	and.w	r3, r3, #3
 80031a6:	3301      	adds	r3, #1
 80031a8:	005b      	lsls	r3, r3, #1
 80031aa:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80031ac:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80031ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80031b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80031b4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80031b6:	e002      	b.n	80031be <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80031b8:	4b05      	ldr	r3, [pc, #20]	; (80031d0 <HAL_RCC_GetSysClockFreq+0x204>)
 80031ba:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80031bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	3750      	adds	r7, #80	; 0x50
 80031c4:	46bd      	mov	sp, r7
 80031c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031ca:	bf00      	nop
 80031cc:	40023800 	.word	0x40023800
 80031d0:	00f42400 	.word	0x00f42400
 80031d4:	007a1200 	.word	0x007a1200

080031d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031d8:	b480      	push	{r7}
 80031da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031dc:	4b03      	ldr	r3, [pc, #12]	; (80031ec <HAL_RCC_GetHCLKFreq+0x14>)
 80031de:	681b      	ldr	r3, [r3, #0]
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	46bd      	mov	sp, r7
 80031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e8:	4770      	bx	lr
 80031ea:	bf00      	nop
 80031ec:	20000000 	.word	0x20000000

080031f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80031f4:	f7ff fff0 	bl	80031d8 <HAL_RCC_GetHCLKFreq>
 80031f8:	4602      	mov	r2, r0
 80031fa:	4b05      	ldr	r3, [pc, #20]	; (8003210 <HAL_RCC_GetPCLK1Freq+0x20>)
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	0a9b      	lsrs	r3, r3, #10
 8003200:	f003 0307 	and.w	r3, r3, #7
 8003204:	4903      	ldr	r1, [pc, #12]	; (8003214 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003206:	5ccb      	ldrb	r3, [r1, r3]
 8003208:	fa22 f303 	lsr.w	r3, r2, r3
}
 800320c:	4618      	mov	r0, r3
 800320e:	bd80      	pop	{r7, pc}
 8003210:	40023800 	.word	0x40023800
 8003214:	08005318 	.word	0x08005318

08003218 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800321c:	f7ff ffdc 	bl	80031d8 <HAL_RCC_GetHCLKFreq>
 8003220:	4602      	mov	r2, r0
 8003222:	4b05      	ldr	r3, [pc, #20]	; (8003238 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	0b5b      	lsrs	r3, r3, #13
 8003228:	f003 0307 	and.w	r3, r3, #7
 800322c:	4903      	ldr	r1, [pc, #12]	; (800323c <HAL_RCC_GetPCLK2Freq+0x24>)
 800322e:	5ccb      	ldrb	r3, [r1, r3]
 8003230:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003234:	4618      	mov	r0, r3
 8003236:	bd80      	pop	{r7, pc}
 8003238:	40023800 	.word	0x40023800
 800323c:	08005318 	.word	0x08005318

08003240 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d101      	bne.n	8003252 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e03f      	b.n	80032d2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003258:	b2db      	uxtb	r3, r3
 800325a:	2b00      	cmp	r3, #0
 800325c:	d106      	bne.n	800326c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2200      	movs	r2, #0
 8003262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f7fd fef6 	bl	8001058 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2224      	movs	r2, #36	; 0x24
 8003270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	68da      	ldr	r2, [r3, #12]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003282:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f000 fddf 	bl	8003e48 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	691a      	ldr	r2, [r3, #16]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003298:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	695a      	ldr	r2, [r3, #20]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80032a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	68da      	ldr	r2, [r3, #12]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80032b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2200      	movs	r2, #0
 80032be:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2220      	movs	r2, #32
 80032c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2220      	movs	r2, #32
 80032cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80032d0:	2300      	movs	r3, #0
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	3708      	adds	r7, #8
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}

080032da <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032da:	b580      	push	{r7, lr}
 80032dc:	b08a      	sub	sp, #40	; 0x28
 80032de:	af02      	add	r7, sp, #8
 80032e0:	60f8      	str	r0, [r7, #12]
 80032e2:	60b9      	str	r1, [r7, #8]
 80032e4:	603b      	str	r3, [r7, #0]
 80032e6:	4613      	mov	r3, r2
 80032e8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80032ea:	2300      	movs	r3, #0
 80032ec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	2b20      	cmp	r3, #32
 80032f8:	d17c      	bne.n	80033f4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d002      	beq.n	8003306 <HAL_UART_Transmit+0x2c>
 8003300:	88fb      	ldrh	r3, [r7, #6]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d101      	bne.n	800330a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	e075      	b.n	80033f6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003310:	2b01      	cmp	r3, #1
 8003312:	d101      	bne.n	8003318 <HAL_UART_Transmit+0x3e>
 8003314:	2302      	movs	r3, #2
 8003316:	e06e      	b.n	80033f6 <HAL_UART_Transmit+0x11c>
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2201      	movs	r2, #1
 800331c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2200      	movs	r2, #0
 8003324:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2221      	movs	r2, #33	; 0x21
 800332a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800332e:	f7fd ff73 	bl	8001218 <HAL_GetTick>
 8003332:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	88fa      	ldrh	r2, [r7, #6]
 8003338:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	88fa      	ldrh	r2, [r7, #6]
 800333e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003348:	d108      	bne.n	800335c <HAL_UART_Transmit+0x82>
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	691b      	ldr	r3, [r3, #16]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d104      	bne.n	800335c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003352:	2300      	movs	r3, #0
 8003354:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	61bb      	str	r3, [r7, #24]
 800335a:	e003      	b.n	8003364 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003360:	2300      	movs	r3, #0
 8003362:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	2200      	movs	r2, #0
 8003368:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800336c:	e02a      	b.n	80033c4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	9300      	str	r3, [sp, #0]
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	2200      	movs	r2, #0
 8003376:	2180      	movs	r1, #128	; 0x80
 8003378:	68f8      	ldr	r0, [r7, #12]
 800337a:	f000 fb1f 	bl	80039bc <UART_WaitOnFlagUntilTimeout>
 800337e:	4603      	mov	r3, r0
 8003380:	2b00      	cmp	r3, #0
 8003382:	d001      	beq.n	8003388 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003384:	2303      	movs	r3, #3
 8003386:	e036      	b.n	80033f6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003388:	69fb      	ldr	r3, [r7, #28]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d10b      	bne.n	80033a6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800338e:	69bb      	ldr	r3, [r7, #24]
 8003390:	881b      	ldrh	r3, [r3, #0]
 8003392:	461a      	mov	r2, r3
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800339c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800339e:	69bb      	ldr	r3, [r7, #24]
 80033a0:	3302      	adds	r3, #2
 80033a2:	61bb      	str	r3, [r7, #24]
 80033a4:	e007      	b.n	80033b6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80033a6:	69fb      	ldr	r3, [r7, #28]
 80033a8:	781a      	ldrb	r2, [r3, #0]
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80033b0:	69fb      	ldr	r3, [r7, #28]
 80033b2:	3301      	adds	r3, #1
 80033b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80033ba:	b29b      	uxth	r3, r3
 80033bc:	3b01      	subs	r3, #1
 80033be:	b29a      	uxth	r2, r3
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80033c8:	b29b      	uxth	r3, r3
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d1cf      	bne.n	800336e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	9300      	str	r3, [sp, #0]
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	2200      	movs	r2, #0
 80033d6:	2140      	movs	r1, #64	; 0x40
 80033d8:	68f8      	ldr	r0, [r7, #12]
 80033da:	f000 faef 	bl	80039bc <UART_WaitOnFlagUntilTimeout>
 80033de:	4603      	mov	r3, r0
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d001      	beq.n	80033e8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80033e4:	2303      	movs	r3, #3
 80033e6:	e006      	b.n	80033f6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2220      	movs	r2, #32
 80033ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80033f0:	2300      	movs	r3, #0
 80033f2:	e000      	b.n	80033f6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80033f4:	2302      	movs	r3, #2
  }
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	3720      	adds	r7, #32
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd80      	pop	{r7, pc}

080033fe <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80033fe:	b580      	push	{r7, lr}
 8003400:	b084      	sub	sp, #16
 8003402:	af00      	add	r7, sp, #0
 8003404:	60f8      	str	r0, [r7, #12]
 8003406:	60b9      	str	r1, [r7, #8]
 8003408:	4613      	mov	r3, r2
 800340a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003412:	b2db      	uxtb	r3, r3
 8003414:	2b20      	cmp	r3, #32
 8003416:	d11d      	bne.n	8003454 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d002      	beq.n	8003424 <HAL_UART_Receive_IT+0x26>
 800341e:	88fb      	ldrh	r3, [r7, #6]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d101      	bne.n	8003428 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	e016      	b.n	8003456 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800342e:	2b01      	cmp	r3, #1
 8003430:	d101      	bne.n	8003436 <HAL_UART_Receive_IT+0x38>
 8003432:	2302      	movs	r3, #2
 8003434:	e00f      	b.n	8003456 <HAL_UART_Receive_IT+0x58>
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2201      	movs	r2, #1
 800343a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2200      	movs	r2, #0
 8003442:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003444:	88fb      	ldrh	r3, [r7, #6]
 8003446:	461a      	mov	r2, r3
 8003448:	68b9      	ldr	r1, [r7, #8]
 800344a:	68f8      	ldr	r0, [r7, #12]
 800344c:	f000 fb24 	bl	8003a98 <UART_Start_Receive_IT>
 8003450:	4603      	mov	r3, r0
 8003452:	e000      	b.n	8003456 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003454:	2302      	movs	r3, #2
  }
}
 8003456:	4618      	mov	r0, r3
 8003458:	3710      	adds	r7, #16
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}
	...

08003460 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b0ba      	sub	sp, #232	; 0xe8
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	695b      	ldr	r3, [r3, #20]
 8003482:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003486:	2300      	movs	r3, #0
 8003488:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800348c:	2300      	movs	r3, #0
 800348e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003492:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003496:	f003 030f 	and.w	r3, r3, #15
 800349a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800349e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d10f      	bne.n	80034c6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80034a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80034aa:	f003 0320 	and.w	r3, r3, #32
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d009      	beq.n	80034c6 <HAL_UART_IRQHandler+0x66>
 80034b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80034b6:	f003 0320 	and.w	r3, r3, #32
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d003      	beq.n	80034c6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f000 fc07 	bl	8003cd2 <UART_Receive_IT>
      return;
 80034c4:	e256      	b.n	8003974 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80034c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	f000 80de 	beq.w	800368c <HAL_UART_IRQHandler+0x22c>
 80034d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80034d4:	f003 0301 	and.w	r3, r3, #1
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d106      	bne.n	80034ea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80034dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80034e0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	f000 80d1 	beq.w	800368c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80034ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80034ee:	f003 0301 	and.w	r3, r3, #1
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d00b      	beq.n	800350e <HAL_UART_IRQHandler+0xae>
 80034f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80034fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d005      	beq.n	800350e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003506:	f043 0201 	orr.w	r2, r3, #1
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800350e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003512:	f003 0304 	and.w	r3, r3, #4
 8003516:	2b00      	cmp	r3, #0
 8003518:	d00b      	beq.n	8003532 <HAL_UART_IRQHandler+0xd2>
 800351a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800351e:	f003 0301 	and.w	r3, r3, #1
 8003522:	2b00      	cmp	r3, #0
 8003524:	d005      	beq.n	8003532 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800352a:	f043 0202 	orr.w	r2, r3, #2
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003532:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003536:	f003 0302 	and.w	r3, r3, #2
 800353a:	2b00      	cmp	r3, #0
 800353c:	d00b      	beq.n	8003556 <HAL_UART_IRQHandler+0xf6>
 800353e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003542:	f003 0301 	and.w	r3, r3, #1
 8003546:	2b00      	cmp	r3, #0
 8003548:	d005      	beq.n	8003556 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800354e:	f043 0204 	orr.w	r2, r3, #4
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003556:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800355a:	f003 0308 	and.w	r3, r3, #8
 800355e:	2b00      	cmp	r3, #0
 8003560:	d011      	beq.n	8003586 <HAL_UART_IRQHandler+0x126>
 8003562:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003566:	f003 0320 	and.w	r3, r3, #32
 800356a:	2b00      	cmp	r3, #0
 800356c:	d105      	bne.n	800357a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800356e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003572:	f003 0301 	and.w	r3, r3, #1
 8003576:	2b00      	cmp	r3, #0
 8003578:	d005      	beq.n	8003586 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800357e:	f043 0208 	orr.w	r2, r3, #8
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800358a:	2b00      	cmp	r3, #0
 800358c:	f000 81ed 	beq.w	800396a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003590:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003594:	f003 0320 	and.w	r3, r3, #32
 8003598:	2b00      	cmp	r3, #0
 800359a:	d008      	beq.n	80035ae <HAL_UART_IRQHandler+0x14e>
 800359c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80035a0:	f003 0320 	and.w	r3, r3, #32
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d002      	beq.n	80035ae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80035a8:	6878      	ldr	r0, [r7, #4]
 80035aa:	f000 fb92 	bl	8003cd2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	695b      	ldr	r3, [r3, #20]
 80035b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035b8:	2b40      	cmp	r3, #64	; 0x40
 80035ba:	bf0c      	ite	eq
 80035bc:	2301      	moveq	r3, #1
 80035be:	2300      	movne	r3, #0
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ca:	f003 0308 	and.w	r3, r3, #8
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d103      	bne.n	80035da <HAL_UART_IRQHandler+0x17a>
 80035d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d04f      	beq.n	800367a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	f000 fa9a 	bl	8003b14 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	695b      	ldr	r3, [r3, #20]
 80035e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035ea:	2b40      	cmp	r3, #64	; 0x40
 80035ec:	d141      	bne.n	8003672 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	3314      	adds	r3, #20
 80035f4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80035fc:	e853 3f00 	ldrex	r3, [r3]
 8003600:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003604:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003608:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800360c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	3314      	adds	r3, #20
 8003616:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800361a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800361e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003622:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003626:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800362a:	e841 2300 	strex	r3, r2, [r1]
 800362e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003632:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d1d9      	bne.n	80035ee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800363e:	2b00      	cmp	r3, #0
 8003640:	d013      	beq.n	800366a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003646:	4a7d      	ldr	r2, [pc, #500]	; (800383c <HAL_UART_IRQHandler+0x3dc>)
 8003648:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800364e:	4618      	mov	r0, r3
 8003650:	f7fe fcbc 	bl	8001fcc <HAL_DMA_Abort_IT>
 8003654:	4603      	mov	r3, r0
 8003656:	2b00      	cmp	r3, #0
 8003658:	d016      	beq.n	8003688 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800365e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003660:	687a      	ldr	r2, [r7, #4]
 8003662:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003664:	4610      	mov	r0, r2
 8003666:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003668:	e00e      	b.n	8003688 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800366a:	6878      	ldr	r0, [r7, #4]
 800366c:	f000 f990 	bl	8003990 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003670:	e00a      	b.n	8003688 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003672:	6878      	ldr	r0, [r7, #4]
 8003674:	f000 f98c 	bl	8003990 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003678:	e006      	b.n	8003688 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	f000 f988 	bl	8003990 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2200      	movs	r2, #0
 8003684:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003686:	e170      	b.n	800396a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003688:	bf00      	nop
    return;
 800368a:	e16e      	b.n	800396a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003690:	2b01      	cmp	r3, #1
 8003692:	f040 814a 	bne.w	800392a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003696:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800369a:	f003 0310 	and.w	r3, r3, #16
 800369e:	2b00      	cmp	r3, #0
 80036a0:	f000 8143 	beq.w	800392a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80036a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80036a8:	f003 0310 	and.w	r3, r3, #16
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	f000 813c 	beq.w	800392a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80036b2:	2300      	movs	r3, #0
 80036b4:	60bb      	str	r3, [r7, #8]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	60bb      	str	r3, [r7, #8]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	60bb      	str	r3, [r7, #8]
 80036c6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	695b      	ldr	r3, [r3, #20]
 80036ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036d2:	2b40      	cmp	r3, #64	; 0x40
 80036d4:	f040 80b4 	bne.w	8003840 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80036e4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	f000 8140 	beq.w	800396e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80036f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80036f6:	429a      	cmp	r2, r3
 80036f8:	f080 8139 	bcs.w	800396e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003702:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003708:	69db      	ldr	r3, [r3, #28]
 800370a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800370e:	f000 8088 	beq.w	8003822 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	330c      	adds	r3, #12
 8003718:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800371c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003720:	e853 3f00 	ldrex	r3, [r3]
 8003724:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003728:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800372c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003730:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	330c      	adds	r3, #12
 800373a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800373e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003742:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003746:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800374a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800374e:	e841 2300 	strex	r3, r2, [r1]
 8003752:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003756:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800375a:	2b00      	cmp	r3, #0
 800375c:	d1d9      	bne.n	8003712 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	3314      	adds	r3, #20
 8003764:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003766:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003768:	e853 3f00 	ldrex	r3, [r3]
 800376c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800376e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003770:	f023 0301 	bic.w	r3, r3, #1
 8003774:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	3314      	adds	r3, #20
 800377e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003782:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003786:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003788:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800378a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800378e:	e841 2300 	strex	r3, r2, [r1]
 8003792:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003794:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003796:	2b00      	cmp	r3, #0
 8003798:	d1e1      	bne.n	800375e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	3314      	adds	r3, #20
 80037a0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80037a4:	e853 3f00 	ldrex	r3, [r3]
 80037a8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80037aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80037ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80037b0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	3314      	adds	r3, #20
 80037ba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80037be:	66fa      	str	r2, [r7, #108]	; 0x6c
 80037c0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037c2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80037c4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80037c6:	e841 2300 	strex	r3, r2, [r1]
 80037ca:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80037cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d1e3      	bne.n	800379a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2220      	movs	r2, #32
 80037d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2200      	movs	r2, #0
 80037de:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	330c      	adds	r3, #12
 80037e6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037ea:	e853 3f00 	ldrex	r3, [r3]
 80037ee:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80037f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037f2:	f023 0310 	bic.w	r3, r3, #16
 80037f6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	330c      	adds	r3, #12
 8003800:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003804:	65ba      	str	r2, [r7, #88]	; 0x58
 8003806:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003808:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800380a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800380c:	e841 2300 	strex	r3, r2, [r1]
 8003810:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003812:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003814:	2b00      	cmp	r3, #0
 8003816:	d1e3      	bne.n	80037e0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800381c:	4618      	mov	r0, r3
 800381e:	f7fe fb65 	bl	8001eec <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800382a:	b29b      	uxth	r3, r3
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	b29b      	uxth	r3, r3
 8003830:	4619      	mov	r1, r3
 8003832:	6878      	ldr	r0, [r7, #4]
 8003834:	f000 f8b6 	bl	80039a4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003838:	e099      	b.n	800396e <HAL_UART_IRQHandler+0x50e>
 800383a:	bf00      	nop
 800383c:	08003bdb 	.word	0x08003bdb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003848:	b29b      	uxth	r3, r3
 800384a:	1ad3      	subs	r3, r2, r3
 800384c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003854:	b29b      	uxth	r3, r3
 8003856:	2b00      	cmp	r3, #0
 8003858:	f000 808b 	beq.w	8003972 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800385c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003860:	2b00      	cmp	r3, #0
 8003862:	f000 8086 	beq.w	8003972 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	330c      	adds	r3, #12
 800386c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800386e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003870:	e853 3f00 	ldrex	r3, [r3]
 8003874:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003876:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003878:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800387c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	330c      	adds	r3, #12
 8003886:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800388a:	647a      	str	r2, [r7, #68]	; 0x44
 800388c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800388e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003890:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003892:	e841 2300 	strex	r3, r2, [r1]
 8003896:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003898:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800389a:	2b00      	cmp	r3, #0
 800389c:	d1e3      	bne.n	8003866 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	3314      	adds	r3, #20
 80038a4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a8:	e853 3f00 	ldrex	r3, [r3]
 80038ac:	623b      	str	r3, [r7, #32]
   return(result);
 80038ae:	6a3b      	ldr	r3, [r7, #32]
 80038b0:	f023 0301 	bic.w	r3, r3, #1
 80038b4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	3314      	adds	r3, #20
 80038be:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80038c2:	633a      	str	r2, [r7, #48]	; 0x30
 80038c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80038c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80038ca:	e841 2300 	strex	r3, r2, [r1]
 80038ce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80038d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d1e3      	bne.n	800389e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2220      	movs	r2, #32
 80038da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2200      	movs	r2, #0
 80038e2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	330c      	adds	r3, #12
 80038ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038ec:	693b      	ldr	r3, [r7, #16]
 80038ee:	e853 3f00 	ldrex	r3, [r3]
 80038f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	f023 0310 	bic.w	r3, r3, #16
 80038fa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	330c      	adds	r3, #12
 8003904:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003908:	61fa      	str	r2, [r7, #28]
 800390a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800390c:	69b9      	ldr	r1, [r7, #24]
 800390e:	69fa      	ldr	r2, [r7, #28]
 8003910:	e841 2300 	strex	r3, r2, [r1]
 8003914:	617b      	str	r3, [r7, #20]
   return(result);
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d1e3      	bne.n	80038e4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800391c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003920:	4619      	mov	r1, r3
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f000 f83e 	bl	80039a4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003928:	e023      	b.n	8003972 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800392a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800392e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003932:	2b00      	cmp	r3, #0
 8003934:	d009      	beq.n	800394a <HAL_UART_IRQHandler+0x4ea>
 8003936:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800393a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800393e:	2b00      	cmp	r3, #0
 8003940:	d003      	beq.n	800394a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	f000 f95d 	bl	8003c02 <UART_Transmit_IT>
    return;
 8003948:	e014      	b.n	8003974 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800394a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800394e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003952:	2b00      	cmp	r3, #0
 8003954:	d00e      	beq.n	8003974 <HAL_UART_IRQHandler+0x514>
 8003956:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800395a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800395e:	2b00      	cmp	r3, #0
 8003960:	d008      	beq.n	8003974 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8003962:	6878      	ldr	r0, [r7, #4]
 8003964:	f000 f99d 	bl	8003ca2 <UART_EndTransmit_IT>
    return;
 8003968:	e004      	b.n	8003974 <HAL_UART_IRQHandler+0x514>
    return;
 800396a:	bf00      	nop
 800396c:	e002      	b.n	8003974 <HAL_UART_IRQHandler+0x514>
      return;
 800396e:	bf00      	nop
 8003970:	e000      	b.n	8003974 <HAL_UART_IRQHandler+0x514>
      return;
 8003972:	bf00      	nop
  }
}
 8003974:	37e8      	adds	r7, #232	; 0xe8
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop

0800397c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800397c:	b480      	push	{r7}
 800397e:	b083      	sub	sp, #12
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003984:	bf00      	nop
 8003986:	370c      	adds	r7, #12
 8003988:	46bd      	mov	sp, r7
 800398a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398e:	4770      	bx	lr

08003990 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003990:	b480      	push	{r7}
 8003992:	b083      	sub	sp, #12
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003998:	bf00      	nop
 800399a:	370c      	adds	r7, #12
 800399c:	46bd      	mov	sp, r7
 800399e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a2:	4770      	bx	lr

080039a4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b083      	sub	sp, #12
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
 80039ac:	460b      	mov	r3, r1
 80039ae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80039b0:	bf00      	nop
 80039b2:	370c      	adds	r7, #12
 80039b4:	46bd      	mov	sp, r7
 80039b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ba:	4770      	bx	lr

080039bc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b090      	sub	sp, #64	; 0x40
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	60f8      	str	r0, [r7, #12]
 80039c4:	60b9      	str	r1, [r7, #8]
 80039c6:	603b      	str	r3, [r7, #0]
 80039c8:	4613      	mov	r3, r2
 80039ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039cc:	e050      	b.n	8003a70 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80039d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039d4:	d04c      	beq.n	8003a70 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80039d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d007      	beq.n	80039ec <UART_WaitOnFlagUntilTimeout+0x30>
 80039dc:	f7fd fc1c 	bl	8001218 <HAL_GetTick>
 80039e0:	4602      	mov	r2, r0
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	1ad3      	subs	r3, r2, r3
 80039e6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d241      	bcs.n	8003a70 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	330c      	adds	r3, #12
 80039f2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039f6:	e853 3f00 	ldrex	r3, [r3]
 80039fa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80039fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039fe:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003a02:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	330c      	adds	r3, #12
 8003a0a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003a0c:	637a      	str	r2, [r7, #52]	; 0x34
 8003a0e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a10:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003a12:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003a14:	e841 2300 	strex	r3, r2, [r1]
 8003a18:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003a1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d1e5      	bne.n	80039ec <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	3314      	adds	r3, #20
 8003a26:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	e853 3f00 	ldrex	r3, [r3]
 8003a2e:	613b      	str	r3, [r7, #16]
   return(result);
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	f023 0301 	bic.w	r3, r3, #1
 8003a36:	63bb      	str	r3, [r7, #56]	; 0x38
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	3314      	adds	r3, #20
 8003a3e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003a40:	623a      	str	r2, [r7, #32]
 8003a42:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a44:	69f9      	ldr	r1, [r7, #28]
 8003a46:	6a3a      	ldr	r2, [r7, #32]
 8003a48:	e841 2300 	strex	r3, r2, [r1]
 8003a4c:	61bb      	str	r3, [r7, #24]
   return(result);
 8003a4e:	69bb      	ldr	r3, [r7, #24]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d1e5      	bne.n	8003a20 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	2220      	movs	r2, #32
 8003a58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2220      	movs	r2, #32
 8003a60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2200      	movs	r2, #0
 8003a68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003a6c:	2303      	movs	r3, #3
 8003a6e:	e00f      	b.n	8003a90 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	681a      	ldr	r2, [r3, #0]
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	4013      	ands	r3, r2
 8003a7a:	68ba      	ldr	r2, [r7, #8]
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	bf0c      	ite	eq
 8003a80:	2301      	moveq	r3, #1
 8003a82:	2300      	movne	r3, #0
 8003a84:	b2db      	uxtb	r3, r3
 8003a86:	461a      	mov	r2, r3
 8003a88:	79fb      	ldrb	r3, [r7, #7]
 8003a8a:	429a      	cmp	r2, r3
 8003a8c:	d09f      	beq.n	80039ce <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003a8e:	2300      	movs	r3, #0
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	3740      	adds	r7, #64	; 0x40
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}

08003a98 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b085      	sub	sp, #20
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	60f8      	str	r0, [r7, #12]
 8003aa0:	60b9      	str	r1, [r7, #8]
 8003aa2:	4613      	mov	r3, r2
 8003aa4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	68ba      	ldr	r2, [r7, #8]
 8003aaa:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	88fa      	ldrh	r2, [r7, #6]
 8003ab0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	88fa      	ldrh	r2, [r7, #6]
 8003ab6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2200      	movs	r2, #0
 8003abc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	2222      	movs	r2, #34	; 0x22
 8003ac2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	691b      	ldr	r3, [r3, #16]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d007      	beq.n	8003ae6 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	68da      	ldr	r2, [r3, #12]
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ae4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	695a      	ldr	r2, [r3, #20]
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f042 0201 	orr.w	r2, r2, #1
 8003af4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	68da      	ldr	r2, [r3, #12]
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f042 0220 	orr.w	r2, r2, #32
 8003b04:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003b06:	2300      	movs	r3, #0
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3714      	adds	r7, #20
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr

08003b14 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b095      	sub	sp, #84	; 0x54
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	330c      	adds	r3, #12
 8003b22:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b26:	e853 3f00 	ldrex	r3, [r3]
 8003b2a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003b2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b2e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003b32:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	330c      	adds	r3, #12
 8003b3a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003b3c:	643a      	str	r2, [r7, #64]	; 0x40
 8003b3e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b40:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003b42:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003b44:	e841 2300 	strex	r3, r2, [r1]
 8003b48:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003b4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d1e5      	bne.n	8003b1c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	3314      	adds	r3, #20
 8003b56:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b58:	6a3b      	ldr	r3, [r7, #32]
 8003b5a:	e853 3f00 	ldrex	r3, [r3]
 8003b5e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003b60:	69fb      	ldr	r3, [r7, #28]
 8003b62:	f023 0301 	bic.w	r3, r3, #1
 8003b66:	64bb      	str	r3, [r7, #72]	; 0x48
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	3314      	adds	r3, #20
 8003b6e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003b70:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003b72:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b74:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003b76:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003b78:	e841 2300 	strex	r3, r2, [r1]
 8003b7c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d1e5      	bne.n	8003b50 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d119      	bne.n	8003bc0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	330c      	adds	r3, #12
 8003b92:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	e853 3f00 	ldrex	r3, [r3]
 8003b9a:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	f023 0310 	bic.w	r3, r3, #16
 8003ba2:	647b      	str	r3, [r7, #68]	; 0x44
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	330c      	adds	r3, #12
 8003baa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003bac:	61ba      	str	r2, [r7, #24]
 8003bae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bb0:	6979      	ldr	r1, [r7, #20]
 8003bb2:	69ba      	ldr	r2, [r7, #24]
 8003bb4:	e841 2300 	strex	r3, r2, [r1]
 8003bb8:	613b      	str	r3, [r7, #16]
   return(result);
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d1e5      	bne.n	8003b8c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2220      	movs	r2, #32
 8003bc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003bce:	bf00      	nop
 8003bd0:	3754      	adds	r7, #84	; 0x54
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd8:	4770      	bx	lr

08003bda <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003bda:	b580      	push	{r7, lr}
 8003bdc:	b084      	sub	sp, #16
 8003bde:	af00      	add	r7, sp, #0
 8003be0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003be6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2200      	movs	r2, #0
 8003bec:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003bf4:	68f8      	ldr	r0, [r7, #12]
 8003bf6:	f7ff fecb 	bl	8003990 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003bfa:	bf00      	nop
 8003bfc:	3710      	adds	r7, #16
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}

08003c02 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003c02:	b480      	push	{r7}
 8003c04:	b085      	sub	sp, #20
 8003c06:	af00      	add	r7, sp, #0
 8003c08:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b21      	cmp	r3, #33	; 0x21
 8003c14:	d13e      	bne.n	8003c94 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c1e:	d114      	bne.n	8003c4a <UART_Transmit_IT+0x48>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	691b      	ldr	r3, [r3, #16]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d110      	bne.n	8003c4a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6a1b      	ldr	r3, [r3, #32]
 8003c2c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	881b      	ldrh	r3, [r3, #0]
 8003c32:	461a      	mov	r2, r3
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c3c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6a1b      	ldr	r3, [r3, #32]
 8003c42:	1c9a      	adds	r2, r3, #2
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	621a      	str	r2, [r3, #32]
 8003c48:	e008      	b.n	8003c5c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6a1b      	ldr	r3, [r3, #32]
 8003c4e:	1c59      	adds	r1, r3, #1
 8003c50:	687a      	ldr	r2, [r7, #4]
 8003c52:	6211      	str	r1, [r2, #32]
 8003c54:	781a      	ldrb	r2, [r3, #0]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c60:	b29b      	uxth	r3, r3
 8003c62:	3b01      	subs	r3, #1
 8003c64:	b29b      	uxth	r3, r3
 8003c66:	687a      	ldr	r2, [r7, #4]
 8003c68:	4619      	mov	r1, r3
 8003c6a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d10f      	bne.n	8003c90 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	68da      	ldr	r2, [r3, #12]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c7e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	68da      	ldr	r2, [r3, #12]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c8e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003c90:	2300      	movs	r3, #0
 8003c92:	e000      	b.n	8003c96 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003c94:	2302      	movs	r3, #2
  }
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	3714      	adds	r7, #20
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca0:	4770      	bx	lr

08003ca2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003ca2:	b580      	push	{r7, lr}
 8003ca4:	b082      	sub	sp, #8
 8003ca6:	af00      	add	r7, sp, #0
 8003ca8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	68da      	ldr	r2, [r3, #12]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003cb8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2220      	movs	r2, #32
 8003cbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003cc2:	6878      	ldr	r0, [r7, #4]
 8003cc4:	f7ff fe5a 	bl	800397c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003cc8:	2300      	movs	r3, #0
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3708      	adds	r7, #8
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}

08003cd2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003cd2:	b580      	push	{r7, lr}
 8003cd4:	b08c      	sub	sp, #48	; 0x30
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	2b22      	cmp	r3, #34	; 0x22
 8003ce4:	f040 80ab 	bne.w	8003e3e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cf0:	d117      	bne.n	8003d22 <UART_Receive_IT+0x50>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	691b      	ldr	r3, [r3, #16]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d113      	bne.n	8003d22 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d02:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	b29b      	uxth	r3, r3
 8003d0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d10:	b29a      	uxth	r2, r3
 8003d12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d14:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d1a:	1c9a      	adds	r2, r3, #2
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	629a      	str	r2, [r3, #40]	; 0x28
 8003d20:	e026      	b.n	8003d70 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d26:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d34:	d007      	beq.n	8003d46 <UART_Receive_IT+0x74>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	689b      	ldr	r3, [r3, #8]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d10a      	bne.n	8003d54 <UART_Receive_IT+0x82>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	691b      	ldr	r3, [r3, #16]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d106      	bne.n	8003d54 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	b2da      	uxtb	r2, r3
 8003d4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d50:	701a      	strb	r2, [r3, #0]
 8003d52:	e008      	b.n	8003d66 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	b2db      	uxtb	r3, r3
 8003d5c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d60:	b2da      	uxtb	r2, r3
 8003d62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d64:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d6a:	1c5a      	adds	r2, r3, #1
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d74:	b29b      	uxth	r3, r3
 8003d76:	3b01      	subs	r3, #1
 8003d78:	b29b      	uxth	r3, r3
 8003d7a:	687a      	ldr	r2, [r7, #4]
 8003d7c:	4619      	mov	r1, r3
 8003d7e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d15a      	bne.n	8003e3a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	68da      	ldr	r2, [r3, #12]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f022 0220 	bic.w	r2, r2, #32
 8003d92:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	68da      	ldr	r2, [r3, #12]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003da2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	695a      	ldr	r2, [r3, #20]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f022 0201 	bic.w	r2, r2, #1
 8003db2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2220      	movs	r2, #32
 8003db8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d135      	bne.n	8003e30 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	330c      	adds	r3, #12
 8003dd0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	e853 3f00 	ldrex	r3, [r3]
 8003dd8:	613b      	str	r3, [r7, #16]
   return(result);
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	f023 0310 	bic.w	r3, r3, #16
 8003de0:	627b      	str	r3, [r7, #36]	; 0x24
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	330c      	adds	r3, #12
 8003de8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dea:	623a      	str	r2, [r7, #32]
 8003dec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dee:	69f9      	ldr	r1, [r7, #28]
 8003df0:	6a3a      	ldr	r2, [r7, #32]
 8003df2:	e841 2300 	strex	r3, r2, [r1]
 8003df6:	61bb      	str	r3, [r7, #24]
   return(result);
 8003df8:	69bb      	ldr	r3, [r7, #24]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d1e5      	bne.n	8003dca <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f003 0310 	and.w	r3, r3, #16
 8003e08:	2b10      	cmp	r3, #16
 8003e0a:	d10a      	bne.n	8003e22 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	60fb      	str	r3, [r7, #12]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	60fb      	str	r3, [r7, #12]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	60fb      	str	r3, [r7, #12]
 8003e20:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003e26:	4619      	mov	r1, r3
 8003e28:	6878      	ldr	r0, [r7, #4]
 8003e2a:	f7ff fdbb 	bl	80039a4 <HAL_UARTEx_RxEventCallback>
 8003e2e:	e002      	b.n	8003e36 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	f7fc fe9f 	bl	8000b74 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003e36:	2300      	movs	r3, #0
 8003e38:	e002      	b.n	8003e40 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	e000      	b.n	8003e40 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8003e3e:	2302      	movs	r3, #2
  }
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3730      	adds	r7, #48	; 0x30
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e4c:	b0c0      	sub	sp, #256	; 0x100
 8003e4e:	af00      	add	r7, sp, #0
 8003e50:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	691b      	ldr	r3, [r3, #16]
 8003e5c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003e60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e64:	68d9      	ldr	r1, [r3, #12]
 8003e66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	ea40 0301 	orr.w	r3, r0, r1
 8003e70:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003e72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e76:	689a      	ldr	r2, [r3, #8]
 8003e78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e7c:	691b      	ldr	r3, [r3, #16]
 8003e7e:	431a      	orrs	r2, r3
 8003e80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e84:	695b      	ldr	r3, [r3, #20]
 8003e86:	431a      	orrs	r2, r3
 8003e88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e8c:	69db      	ldr	r3, [r3, #28]
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003e94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003ea0:	f021 010c 	bic.w	r1, r1, #12
 8003ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ea8:	681a      	ldr	r2, [r3, #0]
 8003eaa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003eae:	430b      	orrs	r3, r1
 8003eb0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003eb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	695b      	ldr	r3, [r3, #20]
 8003eba:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003ebe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ec2:	6999      	ldr	r1, [r3, #24]
 8003ec4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	ea40 0301 	orr.w	r3, r0, r1
 8003ece:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003ed0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ed4:	681a      	ldr	r2, [r3, #0]
 8003ed6:	4b8f      	ldr	r3, [pc, #572]	; (8004114 <UART_SetConfig+0x2cc>)
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d005      	beq.n	8003ee8 <UART_SetConfig+0xa0>
 8003edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ee0:	681a      	ldr	r2, [r3, #0]
 8003ee2:	4b8d      	ldr	r3, [pc, #564]	; (8004118 <UART_SetConfig+0x2d0>)
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	d104      	bne.n	8003ef2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003ee8:	f7ff f996 	bl	8003218 <HAL_RCC_GetPCLK2Freq>
 8003eec:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003ef0:	e003      	b.n	8003efa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003ef2:	f7ff f97d 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 8003ef6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003efa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003efe:	69db      	ldr	r3, [r3, #28]
 8003f00:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f04:	f040 810c 	bne.w	8004120 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003f08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003f12:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003f16:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003f1a:	4622      	mov	r2, r4
 8003f1c:	462b      	mov	r3, r5
 8003f1e:	1891      	adds	r1, r2, r2
 8003f20:	65b9      	str	r1, [r7, #88]	; 0x58
 8003f22:	415b      	adcs	r3, r3
 8003f24:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003f26:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003f2a:	4621      	mov	r1, r4
 8003f2c:	eb12 0801 	adds.w	r8, r2, r1
 8003f30:	4629      	mov	r1, r5
 8003f32:	eb43 0901 	adc.w	r9, r3, r1
 8003f36:	f04f 0200 	mov.w	r2, #0
 8003f3a:	f04f 0300 	mov.w	r3, #0
 8003f3e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f42:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f46:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f4a:	4690      	mov	r8, r2
 8003f4c:	4699      	mov	r9, r3
 8003f4e:	4623      	mov	r3, r4
 8003f50:	eb18 0303 	adds.w	r3, r8, r3
 8003f54:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003f58:	462b      	mov	r3, r5
 8003f5a:	eb49 0303 	adc.w	r3, r9, r3
 8003f5e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003f62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003f6e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003f72:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003f76:	460b      	mov	r3, r1
 8003f78:	18db      	adds	r3, r3, r3
 8003f7a:	653b      	str	r3, [r7, #80]	; 0x50
 8003f7c:	4613      	mov	r3, r2
 8003f7e:	eb42 0303 	adc.w	r3, r2, r3
 8003f82:	657b      	str	r3, [r7, #84]	; 0x54
 8003f84:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003f88:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003f8c:	f7fc f980 	bl	8000290 <__aeabi_uldivmod>
 8003f90:	4602      	mov	r2, r0
 8003f92:	460b      	mov	r3, r1
 8003f94:	4b61      	ldr	r3, [pc, #388]	; (800411c <UART_SetConfig+0x2d4>)
 8003f96:	fba3 2302 	umull	r2, r3, r3, r2
 8003f9a:	095b      	lsrs	r3, r3, #5
 8003f9c:	011c      	lsls	r4, r3, #4
 8003f9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003fa8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003fac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003fb0:	4642      	mov	r2, r8
 8003fb2:	464b      	mov	r3, r9
 8003fb4:	1891      	adds	r1, r2, r2
 8003fb6:	64b9      	str	r1, [r7, #72]	; 0x48
 8003fb8:	415b      	adcs	r3, r3
 8003fba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003fbc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003fc0:	4641      	mov	r1, r8
 8003fc2:	eb12 0a01 	adds.w	sl, r2, r1
 8003fc6:	4649      	mov	r1, r9
 8003fc8:	eb43 0b01 	adc.w	fp, r3, r1
 8003fcc:	f04f 0200 	mov.w	r2, #0
 8003fd0:	f04f 0300 	mov.w	r3, #0
 8003fd4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003fd8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003fdc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003fe0:	4692      	mov	sl, r2
 8003fe2:	469b      	mov	fp, r3
 8003fe4:	4643      	mov	r3, r8
 8003fe6:	eb1a 0303 	adds.w	r3, sl, r3
 8003fea:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003fee:	464b      	mov	r3, r9
 8003ff0:	eb4b 0303 	adc.w	r3, fp, r3
 8003ff4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003ff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	2200      	movs	r2, #0
 8004000:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004004:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004008:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800400c:	460b      	mov	r3, r1
 800400e:	18db      	adds	r3, r3, r3
 8004010:	643b      	str	r3, [r7, #64]	; 0x40
 8004012:	4613      	mov	r3, r2
 8004014:	eb42 0303 	adc.w	r3, r2, r3
 8004018:	647b      	str	r3, [r7, #68]	; 0x44
 800401a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800401e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004022:	f7fc f935 	bl	8000290 <__aeabi_uldivmod>
 8004026:	4602      	mov	r2, r0
 8004028:	460b      	mov	r3, r1
 800402a:	4611      	mov	r1, r2
 800402c:	4b3b      	ldr	r3, [pc, #236]	; (800411c <UART_SetConfig+0x2d4>)
 800402e:	fba3 2301 	umull	r2, r3, r3, r1
 8004032:	095b      	lsrs	r3, r3, #5
 8004034:	2264      	movs	r2, #100	; 0x64
 8004036:	fb02 f303 	mul.w	r3, r2, r3
 800403a:	1acb      	subs	r3, r1, r3
 800403c:	00db      	lsls	r3, r3, #3
 800403e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004042:	4b36      	ldr	r3, [pc, #216]	; (800411c <UART_SetConfig+0x2d4>)
 8004044:	fba3 2302 	umull	r2, r3, r3, r2
 8004048:	095b      	lsrs	r3, r3, #5
 800404a:	005b      	lsls	r3, r3, #1
 800404c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004050:	441c      	add	r4, r3
 8004052:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004056:	2200      	movs	r2, #0
 8004058:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800405c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004060:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004064:	4642      	mov	r2, r8
 8004066:	464b      	mov	r3, r9
 8004068:	1891      	adds	r1, r2, r2
 800406a:	63b9      	str	r1, [r7, #56]	; 0x38
 800406c:	415b      	adcs	r3, r3
 800406e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004070:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004074:	4641      	mov	r1, r8
 8004076:	1851      	adds	r1, r2, r1
 8004078:	6339      	str	r1, [r7, #48]	; 0x30
 800407a:	4649      	mov	r1, r9
 800407c:	414b      	adcs	r3, r1
 800407e:	637b      	str	r3, [r7, #52]	; 0x34
 8004080:	f04f 0200 	mov.w	r2, #0
 8004084:	f04f 0300 	mov.w	r3, #0
 8004088:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800408c:	4659      	mov	r1, fp
 800408e:	00cb      	lsls	r3, r1, #3
 8004090:	4651      	mov	r1, sl
 8004092:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004096:	4651      	mov	r1, sl
 8004098:	00ca      	lsls	r2, r1, #3
 800409a:	4610      	mov	r0, r2
 800409c:	4619      	mov	r1, r3
 800409e:	4603      	mov	r3, r0
 80040a0:	4642      	mov	r2, r8
 80040a2:	189b      	adds	r3, r3, r2
 80040a4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80040a8:	464b      	mov	r3, r9
 80040aa:	460a      	mov	r2, r1
 80040ac:	eb42 0303 	adc.w	r3, r2, r3
 80040b0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80040b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	2200      	movs	r2, #0
 80040bc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80040c0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80040c4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80040c8:	460b      	mov	r3, r1
 80040ca:	18db      	adds	r3, r3, r3
 80040cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80040ce:	4613      	mov	r3, r2
 80040d0:	eb42 0303 	adc.w	r3, r2, r3
 80040d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80040d6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80040da:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80040de:	f7fc f8d7 	bl	8000290 <__aeabi_uldivmod>
 80040e2:	4602      	mov	r2, r0
 80040e4:	460b      	mov	r3, r1
 80040e6:	4b0d      	ldr	r3, [pc, #52]	; (800411c <UART_SetConfig+0x2d4>)
 80040e8:	fba3 1302 	umull	r1, r3, r3, r2
 80040ec:	095b      	lsrs	r3, r3, #5
 80040ee:	2164      	movs	r1, #100	; 0x64
 80040f0:	fb01 f303 	mul.w	r3, r1, r3
 80040f4:	1ad3      	subs	r3, r2, r3
 80040f6:	00db      	lsls	r3, r3, #3
 80040f8:	3332      	adds	r3, #50	; 0x32
 80040fa:	4a08      	ldr	r2, [pc, #32]	; (800411c <UART_SetConfig+0x2d4>)
 80040fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004100:	095b      	lsrs	r3, r3, #5
 8004102:	f003 0207 	and.w	r2, r3, #7
 8004106:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4422      	add	r2, r4
 800410e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004110:	e105      	b.n	800431e <UART_SetConfig+0x4d6>
 8004112:	bf00      	nop
 8004114:	40011000 	.word	0x40011000
 8004118:	40011400 	.word	0x40011400
 800411c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004120:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004124:	2200      	movs	r2, #0
 8004126:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800412a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800412e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004132:	4642      	mov	r2, r8
 8004134:	464b      	mov	r3, r9
 8004136:	1891      	adds	r1, r2, r2
 8004138:	6239      	str	r1, [r7, #32]
 800413a:	415b      	adcs	r3, r3
 800413c:	627b      	str	r3, [r7, #36]	; 0x24
 800413e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004142:	4641      	mov	r1, r8
 8004144:	1854      	adds	r4, r2, r1
 8004146:	4649      	mov	r1, r9
 8004148:	eb43 0501 	adc.w	r5, r3, r1
 800414c:	f04f 0200 	mov.w	r2, #0
 8004150:	f04f 0300 	mov.w	r3, #0
 8004154:	00eb      	lsls	r3, r5, #3
 8004156:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800415a:	00e2      	lsls	r2, r4, #3
 800415c:	4614      	mov	r4, r2
 800415e:	461d      	mov	r5, r3
 8004160:	4643      	mov	r3, r8
 8004162:	18e3      	adds	r3, r4, r3
 8004164:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004168:	464b      	mov	r3, r9
 800416a:	eb45 0303 	adc.w	r3, r5, r3
 800416e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004172:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	2200      	movs	r2, #0
 800417a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800417e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004182:	f04f 0200 	mov.w	r2, #0
 8004186:	f04f 0300 	mov.w	r3, #0
 800418a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800418e:	4629      	mov	r1, r5
 8004190:	008b      	lsls	r3, r1, #2
 8004192:	4621      	mov	r1, r4
 8004194:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004198:	4621      	mov	r1, r4
 800419a:	008a      	lsls	r2, r1, #2
 800419c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80041a0:	f7fc f876 	bl	8000290 <__aeabi_uldivmod>
 80041a4:	4602      	mov	r2, r0
 80041a6:	460b      	mov	r3, r1
 80041a8:	4b60      	ldr	r3, [pc, #384]	; (800432c <UART_SetConfig+0x4e4>)
 80041aa:	fba3 2302 	umull	r2, r3, r3, r2
 80041ae:	095b      	lsrs	r3, r3, #5
 80041b0:	011c      	lsls	r4, r3, #4
 80041b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80041b6:	2200      	movs	r2, #0
 80041b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80041bc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80041c0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80041c4:	4642      	mov	r2, r8
 80041c6:	464b      	mov	r3, r9
 80041c8:	1891      	adds	r1, r2, r2
 80041ca:	61b9      	str	r1, [r7, #24]
 80041cc:	415b      	adcs	r3, r3
 80041ce:	61fb      	str	r3, [r7, #28]
 80041d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80041d4:	4641      	mov	r1, r8
 80041d6:	1851      	adds	r1, r2, r1
 80041d8:	6139      	str	r1, [r7, #16]
 80041da:	4649      	mov	r1, r9
 80041dc:	414b      	adcs	r3, r1
 80041de:	617b      	str	r3, [r7, #20]
 80041e0:	f04f 0200 	mov.w	r2, #0
 80041e4:	f04f 0300 	mov.w	r3, #0
 80041e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80041ec:	4659      	mov	r1, fp
 80041ee:	00cb      	lsls	r3, r1, #3
 80041f0:	4651      	mov	r1, sl
 80041f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80041f6:	4651      	mov	r1, sl
 80041f8:	00ca      	lsls	r2, r1, #3
 80041fa:	4610      	mov	r0, r2
 80041fc:	4619      	mov	r1, r3
 80041fe:	4603      	mov	r3, r0
 8004200:	4642      	mov	r2, r8
 8004202:	189b      	adds	r3, r3, r2
 8004204:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004208:	464b      	mov	r3, r9
 800420a:	460a      	mov	r2, r1
 800420c:	eb42 0303 	adc.w	r3, r2, r3
 8004210:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004214:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	2200      	movs	r2, #0
 800421c:	67bb      	str	r3, [r7, #120]	; 0x78
 800421e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004220:	f04f 0200 	mov.w	r2, #0
 8004224:	f04f 0300 	mov.w	r3, #0
 8004228:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800422c:	4649      	mov	r1, r9
 800422e:	008b      	lsls	r3, r1, #2
 8004230:	4641      	mov	r1, r8
 8004232:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004236:	4641      	mov	r1, r8
 8004238:	008a      	lsls	r2, r1, #2
 800423a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800423e:	f7fc f827 	bl	8000290 <__aeabi_uldivmod>
 8004242:	4602      	mov	r2, r0
 8004244:	460b      	mov	r3, r1
 8004246:	4b39      	ldr	r3, [pc, #228]	; (800432c <UART_SetConfig+0x4e4>)
 8004248:	fba3 1302 	umull	r1, r3, r3, r2
 800424c:	095b      	lsrs	r3, r3, #5
 800424e:	2164      	movs	r1, #100	; 0x64
 8004250:	fb01 f303 	mul.w	r3, r1, r3
 8004254:	1ad3      	subs	r3, r2, r3
 8004256:	011b      	lsls	r3, r3, #4
 8004258:	3332      	adds	r3, #50	; 0x32
 800425a:	4a34      	ldr	r2, [pc, #208]	; (800432c <UART_SetConfig+0x4e4>)
 800425c:	fba2 2303 	umull	r2, r3, r2, r3
 8004260:	095b      	lsrs	r3, r3, #5
 8004262:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004266:	441c      	add	r4, r3
 8004268:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800426c:	2200      	movs	r2, #0
 800426e:	673b      	str	r3, [r7, #112]	; 0x70
 8004270:	677a      	str	r2, [r7, #116]	; 0x74
 8004272:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004276:	4642      	mov	r2, r8
 8004278:	464b      	mov	r3, r9
 800427a:	1891      	adds	r1, r2, r2
 800427c:	60b9      	str	r1, [r7, #8]
 800427e:	415b      	adcs	r3, r3
 8004280:	60fb      	str	r3, [r7, #12]
 8004282:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004286:	4641      	mov	r1, r8
 8004288:	1851      	adds	r1, r2, r1
 800428a:	6039      	str	r1, [r7, #0]
 800428c:	4649      	mov	r1, r9
 800428e:	414b      	adcs	r3, r1
 8004290:	607b      	str	r3, [r7, #4]
 8004292:	f04f 0200 	mov.w	r2, #0
 8004296:	f04f 0300 	mov.w	r3, #0
 800429a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800429e:	4659      	mov	r1, fp
 80042a0:	00cb      	lsls	r3, r1, #3
 80042a2:	4651      	mov	r1, sl
 80042a4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80042a8:	4651      	mov	r1, sl
 80042aa:	00ca      	lsls	r2, r1, #3
 80042ac:	4610      	mov	r0, r2
 80042ae:	4619      	mov	r1, r3
 80042b0:	4603      	mov	r3, r0
 80042b2:	4642      	mov	r2, r8
 80042b4:	189b      	adds	r3, r3, r2
 80042b6:	66bb      	str	r3, [r7, #104]	; 0x68
 80042b8:	464b      	mov	r3, r9
 80042ba:	460a      	mov	r2, r1
 80042bc:	eb42 0303 	adc.w	r3, r2, r3
 80042c0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80042c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	2200      	movs	r2, #0
 80042ca:	663b      	str	r3, [r7, #96]	; 0x60
 80042cc:	667a      	str	r2, [r7, #100]	; 0x64
 80042ce:	f04f 0200 	mov.w	r2, #0
 80042d2:	f04f 0300 	mov.w	r3, #0
 80042d6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80042da:	4649      	mov	r1, r9
 80042dc:	008b      	lsls	r3, r1, #2
 80042de:	4641      	mov	r1, r8
 80042e0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80042e4:	4641      	mov	r1, r8
 80042e6:	008a      	lsls	r2, r1, #2
 80042e8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80042ec:	f7fb ffd0 	bl	8000290 <__aeabi_uldivmod>
 80042f0:	4602      	mov	r2, r0
 80042f2:	460b      	mov	r3, r1
 80042f4:	4b0d      	ldr	r3, [pc, #52]	; (800432c <UART_SetConfig+0x4e4>)
 80042f6:	fba3 1302 	umull	r1, r3, r3, r2
 80042fa:	095b      	lsrs	r3, r3, #5
 80042fc:	2164      	movs	r1, #100	; 0x64
 80042fe:	fb01 f303 	mul.w	r3, r1, r3
 8004302:	1ad3      	subs	r3, r2, r3
 8004304:	011b      	lsls	r3, r3, #4
 8004306:	3332      	adds	r3, #50	; 0x32
 8004308:	4a08      	ldr	r2, [pc, #32]	; (800432c <UART_SetConfig+0x4e4>)
 800430a:	fba2 2303 	umull	r2, r3, r2, r3
 800430e:	095b      	lsrs	r3, r3, #5
 8004310:	f003 020f 	and.w	r2, r3, #15
 8004314:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4422      	add	r2, r4
 800431c:	609a      	str	r2, [r3, #8]
}
 800431e:	bf00      	nop
 8004320:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004324:	46bd      	mov	sp, r7
 8004326:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800432a:	bf00      	nop
 800432c:	51eb851f 	.word	0x51eb851f

08004330 <__errno>:
 8004330:	4b01      	ldr	r3, [pc, #4]	; (8004338 <__errno+0x8>)
 8004332:	6818      	ldr	r0, [r3, #0]
 8004334:	4770      	bx	lr
 8004336:	bf00      	nop
 8004338:	2000000c 	.word	0x2000000c

0800433c <__libc_init_array>:
 800433c:	b570      	push	{r4, r5, r6, lr}
 800433e:	4d0d      	ldr	r5, [pc, #52]	; (8004374 <__libc_init_array+0x38>)
 8004340:	4c0d      	ldr	r4, [pc, #52]	; (8004378 <__libc_init_array+0x3c>)
 8004342:	1b64      	subs	r4, r4, r5
 8004344:	10a4      	asrs	r4, r4, #2
 8004346:	2600      	movs	r6, #0
 8004348:	42a6      	cmp	r6, r4
 800434a:	d109      	bne.n	8004360 <__libc_init_array+0x24>
 800434c:	4d0b      	ldr	r5, [pc, #44]	; (800437c <__libc_init_array+0x40>)
 800434e:	4c0c      	ldr	r4, [pc, #48]	; (8004380 <__libc_init_array+0x44>)
 8004350:	f000 ffae 	bl	80052b0 <_init>
 8004354:	1b64      	subs	r4, r4, r5
 8004356:	10a4      	asrs	r4, r4, #2
 8004358:	2600      	movs	r6, #0
 800435a:	42a6      	cmp	r6, r4
 800435c:	d105      	bne.n	800436a <__libc_init_array+0x2e>
 800435e:	bd70      	pop	{r4, r5, r6, pc}
 8004360:	f855 3b04 	ldr.w	r3, [r5], #4
 8004364:	4798      	blx	r3
 8004366:	3601      	adds	r6, #1
 8004368:	e7ee      	b.n	8004348 <__libc_init_array+0xc>
 800436a:	f855 3b04 	ldr.w	r3, [r5], #4
 800436e:	4798      	blx	r3
 8004370:	3601      	adds	r6, #1
 8004372:	e7f2      	b.n	800435a <__libc_init_array+0x1e>
 8004374:	080053c8 	.word	0x080053c8
 8004378:	080053c8 	.word	0x080053c8
 800437c:	080053c8 	.word	0x080053c8
 8004380:	080053cc 	.word	0x080053cc

08004384 <memset>:
 8004384:	4402      	add	r2, r0
 8004386:	4603      	mov	r3, r0
 8004388:	4293      	cmp	r3, r2
 800438a:	d100      	bne.n	800438e <memset+0xa>
 800438c:	4770      	bx	lr
 800438e:	f803 1b01 	strb.w	r1, [r3], #1
 8004392:	e7f9      	b.n	8004388 <memset+0x4>

08004394 <iprintf>:
 8004394:	b40f      	push	{r0, r1, r2, r3}
 8004396:	4b0a      	ldr	r3, [pc, #40]	; (80043c0 <iprintf+0x2c>)
 8004398:	b513      	push	{r0, r1, r4, lr}
 800439a:	681c      	ldr	r4, [r3, #0]
 800439c:	b124      	cbz	r4, 80043a8 <iprintf+0x14>
 800439e:	69a3      	ldr	r3, [r4, #24]
 80043a0:	b913      	cbnz	r3, 80043a8 <iprintf+0x14>
 80043a2:	4620      	mov	r0, r4
 80043a4:	f000 f866 	bl	8004474 <__sinit>
 80043a8:	ab05      	add	r3, sp, #20
 80043aa:	9a04      	ldr	r2, [sp, #16]
 80043ac:	68a1      	ldr	r1, [r4, #8]
 80043ae:	9301      	str	r3, [sp, #4]
 80043b0:	4620      	mov	r0, r4
 80043b2:	f000 f9bd 	bl	8004730 <_vfiprintf_r>
 80043b6:	b002      	add	sp, #8
 80043b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80043bc:	b004      	add	sp, #16
 80043be:	4770      	bx	lr
 80043c0:	2000000c 	.word	0x2000000c

080043c4 <std>:
 80043c4:	2300      	movs	r3, #0
 80043c6:	b510      	push	{r4, lr}
 80043c8:	4604      	mov	r4, r0
 80043ca:	e9c0 3300 	strd	r3, r3, [r0]
 80043ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80043d2:	6083      	str	r3, [r0, #8]
 80043d4:	8181      	strh	r1, [r0, #12]
 80043d6:	6643      	str	r3, [r0, #100]	; 0x64
 80043d8:	81c2      	strh	r2, [r0, #14]
 80043da:	6183      	str	r3, [r0, #24]
 80043dc:	4619      	mov	r1, r3
 80043de:	2208      	movs	r2, #8
 80043e0:	305c      	adds	r0, #92	; 0x5c
 80043e2:	f7ff ffcf 	bl	8004384 <memset>
 80043e6:	4b05      	ldr	r3, [pc, #20]	; (80043fc <std+0x38>)
 80043e8:	6263      	str	r3, [r4, #36]	; 0x24
 80043ea:	4b05      	ldr	r3, [pc, #20]	; (8004400 <std+0x3c>)
 80043ec:	62a3      	str	r3, [r4, #40]	; 0x28
 80043ee:	4b05      	ldr	r3, [pc, #20]	; (8004404 <std+0x40>)
 80043f0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80043f2:	4b05      	ldr	r3, [pc, #20]	; (8004408 <std+0x44>)
 80043f4:	6224      	str	r4, [r4, #32]
 80043f6:	6323      	str	r3, [r4, #48]	; 0x30
 80043f8:	bd10      	pop	{r4, pc}
 80043fa:	bf00      	nop
 80043fc:	08004cd9 	.word	0x08004cd9
 8004400:	08004cfb 	.word	0x08004cfb
 8004404:	08004d33 	.word	0x08004d33
 8004408:	08004d57 	.word	0x08004d57

0800440c <_cleanup_r>:
 800440c:	4901      	ldr	r1, [pc, #4]	; (8004414 <_cleanup_r+0x8>)
 800440e:	f000 b8af 	b.w	8004570 <_fwalk_reent>
 8004412:	bf00      	nop
 8004414:	08005031 	.word	0x08005031

08004418 <__sfmoreglue>:
 8004418:	b570      	push	{r4, r5, r6, lr}
 800441a:	2268      	movs	r2, #104	; 0x68
 800441c:	1e4d      	subs	r5, r1, #1
 800441e:	4355      	muls	r5, r2
 8004420:	460e      	mov	r6, r1
 8004422:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004426:	f000 f8e5 	bl	80045f4 <_malloc_r>
 800442a:	4604      	mov	r4, r0
 800442c:	b140      	cbz	r0, 8004440 <__sfmoreglue+0x28>
 800442e:	2100      	movs	r1, #0
 8004430:	e9c0 1600 	strd	r1, r6, [r0]
 8004434:	300c      	adds	r0, #12
 8004436:	60a0      	str	r0, [r4, #8]
 8004438:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800443c:	f7ff ffa2 	bl	8004384 <memset>
 8004440:	4620      	mov	r0, r4
 8004442:	bd70      	pop	{r4, r5, r6, pc}

08004444 <__sfp_lock_acquire>:
 8004444:	4801      	ldr	r0, [pc, #4]	; (800444c <__sfp_lock_acquire+0x8>)
 8004446:	f000 b8b3 	b.w	80045b0 <__retarget_lock_acquire_recursive>
 800444a:	bf00      	nop
 800444c:	20000209 	.word	0x20000209

08004450 <__sfp_lock_release>:
 8004450:	4801      	ldr	r0, [pc, #4]	; (8004458 <__sfp_lock_release+0x8>)
 8004452:	f000 b8ae 	b.w	80045b2 <__retarget_lock_release_recursive>
 8004456:	bf00      	nop
 8004458:	20000209 	.word	0x20000209

0800445c <__sinit_lock_acquire>:
 800445c:	4801      	ldr	r0, [pc, #4]	; (8004464 <__sinit_lock_acquire+0x8>)
 800445e:	f000 b8a7 	b.w	80045b0 <__retarget_lock_acquire_recursive>
 8004462:	bf00      	nop
 8004464:	2000020a 	.word	0x2000020a

08004468 <__sinit_lock_release>:
 8004468:	4801      	ldr	r0, [pc, #4]	; (8004470 <__sinit_lock_release+0x8>)
 800446a:	f000 b8a2 	b.w	80045b2 <__retarget_lock_release_recursive>
 800446e:	bf00      	nop
 8004470:	2000020a 	.word	0x2000020a

08004474 <__sinit>:
 8004474:	b510      	push	{r4, lr}
 8004476:	4604      	mov	r4, r0
 8004478:	f7ff fff0 	bl	800445c <__sinit_lock_acquire>
 800447c:	69a3      	ldr	r3, [r4, #24]
 800447e:	b11b      	cbz	r3, 8004488 <__sinit+0x14>
 8004480:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004484:	f7ff bff0 	b.w	8004468 <__sinit_lock_release>
 8004488:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800448c:	6523      	str	r3, [r4, #80]	; 0x50
 800448e:	4b13      	ldr	r3, [pc, #76]	; (80044dc <__sinit+0x68>)
 8004490:	4a13      	ldr	r2, [pc, #76]	; (80044e0 <__sinit+0x6c>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	62a2      	str	r2, [r4, #40]	; 0x28
 8004496:	42a3      	cmp	r3, r4
 8004498:	bf04      	itt	eq
 800449a:	2301      	moveq	r3, #1
 800449c:	61a3      	streq	r3, [r4, #24]
 800449e:	4620      	mov	r0, r4
 80044a0:	f000 f820 	bl	80044e4 <__sfp>
 80044a4:	6060      	str	r0, [r4, #4]
 80044a6:	4620      	mov	r0, r4
 80044a8:	f000 f81c 	bl	80044e4 <__sfp>
 80044ac:	60a0      	str	r0, [r4, #8]
 80044ae:	4620      	mov	r0, r4
 80044b0:	f000 f818 	bl	80044e4 <__sfp>
 80044b4:	2200      	movs	r2, #0
 80044b6:	60e0      	str	r0, [r4, #12]
 80044b8:	2104      	movs	r1, #4
 80044ba:	6860      	ldr	r0, [r4, #4]
 80044bc:	f7ff ff82 	bl	80043c4 <std>
 80044c0:	68a0      	ldr	r0, [r4, #8]
 80044c2:	2201      	movs	r2, #1
 80044c4:	2109      	movs	r1, #9
 80044c6:	f7ff ff7d 	bl	80043c4 <std>
 80044ca:	68e0      	ldr	r0, [r4, #12]
 80044cc:	2202      	movs	r2, #2
 80044ce:	2112      	movs	r1, #18
 80044d0:	f7ff ff78 	bl	80043c4 <std>
 80044d4:	2301      	movs	r3, #1
 80044d6:	61a3      	str	r3, [r4, #24]
 80044d8:	e7d2      	b.n	8004480 <__sinit+0xc>
 80044da:	bf00      	nop
 80044dc:	08005328 	.word	0x08005328
 80044e0:	0800440d 	.word	0x0800440d

080044e4 <__sfp>:
 80044e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044e6:	4607      	mov	r7, r0
 80044e8:	f7ff ffac 	bl	8004444 <__sfp_lock_acquire>
 80044ec:	4b1e      	ldr	r3, [pc, #120]	; (8004568 <__sfp+0x84>)
 80044ee:	681e      	ldr	r6, [r3, #0]
 80044f0:	69b3      	ldr	r3, [r6, #24]
 80044f2:	b913      	cbnz	r3, 80044fa <__sfp+0x16>
 80044f4:	4630      	mov	r0, r6
 80044f6:	f7ff ffbd 	bl	8004474 <__sinit>
 80044fa:	3648      	adds	r6, #72	; 0x48
 80044fc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004500:	3b01      	subs	r3, #1
 8004502:	d503      	bpl.n	800450c <__sfp+0x28>
 8004504:	6833      	ldr	r3, [r6, #0]
 8004506:	b30b      	cbz	r3, 800454c <__sfp+0x68>
 8004508:	6836      	ldr	r6, [r6, #0]
 800450a:	e7f7      	b.n	80044fc <__sfp+0x18>
 800450c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004510:	b9d5      	cbnz	r5, 8004548 <__sfp+0x64>
 8004512:	4b16      	ldr	r3, [pc, #88]	; (800456c <__sfp+0x88>)
 8004514:	60e3      	str	r3, [r4, #12]
 8004516:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800451a:	6665      	str	r5, [r4, #100]	; 0x64
 800451c:	f000 f847 	bl	80045ae <__retarget_lock_init_recursive>
 8004520:	f7ff ff96 	bl	8004450 <__sfp_lock_release>
 8004524:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004528:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800452c:	6025      	str	r5, [r4, #0]
 800452e:	61a5      	str	r5, [r4, #24]
 8004530:	2208      	movs	r2, #8
 8004532:	4629      	mov	r1, r5
 8004534:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004538:	f7ff ff24 	bl	8004384 <memset>
 800453c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004540:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004544:	4620      	mov	r0, r4
 8004546:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004548:	3468      	adds	r4, #104	; 0x68
 800454a:	e7d9      	b.n	8004500 <__sfp+0x1c>
 800454c:	2104      	movs	r1, #4
 800454e:	4638      	mov	r0, r7
 8004550:	f7ff ff62 	bl	8004418 <__sfmoreglue>
 8004554:	4604      	mov	r4, r0
 8004556:	6030      	str	r0, [r6, #0]
 8004558:	2800      	cmp	r0, #0
 800455a:	d1d5      	bne.n	8004508 <__sfp+0x24>
 800455c:	f7ff ff78 	bl	8004450 <__sfp_lock_release>
 8004560:	230c      	movs	r3, #12
 8004562:	603b      	str	r3, [r7, #0]
 8004564:	e7ee      	b.n	8004544 <__sfp+0x60>
 8004566:	bf00      	nop
 8004568:	08005328 	.word	0x08005328
 800456c:	ffff0001 	.word	0xffff0001

08004570 <_fwalk_reent>:
 8004570:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004574:	4606      	mov	r6, r0
 8004576:	4688      	mov	r8, r1
 8004578:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800457c:	2700      	movs	r7, #0
 800457e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004582:	f1b9 0901 	subs.w	r9, r9, #1
 8004586:	d505      	bpl.n	8004594 <_fwalk_reent+0x24>
 8004588:	6824      	ldr	r4, [r4, #0]
 800458a:	2c00      	cmp	r4, #0
 800458c:	d1f7      	bne.n	800457e <_fwalk_reent+0xe>
 800458e:	4638      	mov	r0, r7
 8004590:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004594:	89ab      	ldrh	r3, [r5, #12]
 8004596:	2b01      	cmp	r3, #1
 8004598:	d907      	bls.n	80045aa <_fwalk_reent+0x3a>
 800459a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800459e:	3301      	adds	r3, #1
 80045a0:	d003      	beq.n	80045aa <_fwalk_reent+0x3a>
 80045a2:	4629      	mov	r1, r5
 80045a4:	4630      	mov	r0, r6
 80045a6:	47c0      	blx	r8
 80045a8:	4307      	orrs	r7, r0
 80045aa:	3568      	adds	r5, #104	; 0x68
 80045ac:	e7e9      	b.n	8004582 <_fwalk_reent+0x12>

080045ae <__retarget_lock_init_recursive>:
 80045ae:	4770      	bx	lr

080045b0 <__retarget_lock_acquire_recursive>:
 80045b0:	4770      	bx	lr

080045b2 <__retarget_lock_release_recursive>:
 80045b2:	4770      	bx	lr

080045b4 <sbrk_aligned>:
 80045b4:	b570      	push	{r4, r5, r6, lr}
 80045b6:	4e0e      	ldr	r6, [pc, #56]	; (80045f0 <sbrk_aligned+0x3c>)
 80045b8:	460c      	mov	r4, r1
 80045ba:	6831      	ldr	r1, [r6, #0]
 80045bc:	4605      	mov	r5, r0
 80045be:	b911      	cbnz	r1, 80045c6 <sbrk_aligned+0x12>
 80045c0:	f000 fb7a 	bl	8004cb8 <_sbrk_r>
 80045c4:	6030      	str	r0, [r6, #0]
 80045c6:	4621      	mov	r1, r4
 80045c8:	4628      	mov	r0, r5
 80045ca:	f000 fb75 	bl	8004cb8 <_sbrk_r>
 80045ce:	1c43      	adds	r3, r0, #1
 80045d0:	d00a      	beq.n	80045e8 <sbrk_aligned+0x34>
 80045d2:	1cc4      	adds	r4, r0, #3
 80045d4:	f024 0403 	bic.w	r4, r4, #3
 80045d8:	42a0      	cmp	r0, r4
 80045da:	d007      	beq.n	80045ec <sbrk_aligned+0x38>
 80045dc:	1a21      	subs	r1, r4, r0
 80045de:	4628      	mov	r0, r5
 80045e0:	f000 fb6a 	bl	8004cb8 <_sbrk_r>
 80045e4:	3001      	adds	r0, #1
 80045e6:	d101      	bne.n	80045ec <sbrk_aligned+0x38>
 80045e8:	f04f 34ff 	mov.w	r4, #4294967295
 80045ec:	4620      	mov	r0, r4
 80045ee:	bd70      	pop	{r4, r5, r6, pc}
 80045f0:	20000210 	.word	0x20000210

080045f4 <_malloc_r>:
 80045f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045f8:	1ccd      	adds	r5, r1, #3
 80045fa:	f025 0503 	bic.w	r5, r5, #3
 80045fe:	3508      	adds	r5, #8
 8004600:	2d0c      	cmp	r5, #12
 8004602:	bf38      	it	cc
 8004604:	250c      	movcc	r5, #12
 8004606:	2d00      	cmp	r5, #0
 8004608:	4607      	mov	r7, r0
 800460a:	db01      	blt.n	8004610 <_malloc_r+0x1c>
 800460c:	42a9      	cmp	r1, r5
 800460e:	d905      	bls.n	800461c <_malloc_r+0x28>
 8004610:	230c      	movs	r3, #12
 8004612:	603b      	str	r3, [r7, #0]
 8004614:	2600      	movs	r6, #0
 8004616:	4630      	mov	r0, r6
 8004618:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800461c:	4e2e      	ldr	r6, [pc, #184]	; (80046d8 <_malloc_r+0xe4>)
 800461e:	f000 fdbb 	bl	8005198 <__malloc_lock>
 8004622:	6833      	ldr	r3, [r6, #0]
 8004624:	461c      	mov	r4, r3
 8004626:	bb34      	cbnz	r4, 8004676 <_malloc_r+0x82>
 8004628:	4629      	mov	r1, r5
 800462a:	4638      	mov	r0, r7
 800462c:	f7ff ffc2 	bl	80045b4 <sbrk_aligned>
 8004630:	1c43      	adds	r3, r0, #1
 8004632:	4604      	mov	r4, r0
 8004634:	d14d      	bne.n	80046d2 <_malloc_r+0xde>
 8004636:	6834      	ldr	r4, [r6, #0]
 8004638:	4626      	mov	r6, r4
 800463a:	2e00      	cmp	r6, #0
 800463c:	d140      	bne.n	80046c0 <_malloc_r+0xcc>
 800463e:	6823      	ldr	r3, [r4, #0]
 8004640:	4631      	mov	r1, r6
 8004642:	4638      	mov	r0, r7
 8004644:	eb04 0803 	add.w	r8, r4, r3
 8004648:	f000 fb36 	bl	8004cb8 <_sbrk_r>
 800464c:	4580      	cmp	r8, r0
 800464e:	d13a      	bne.n	80046c6 <_malloc_r+0xd2>
 8004650:	6821      	ldr	r1, [r4, #0]
 8004652:	3503      	adds	r5, #3
 8004654:	1a6d      	subs	r5, r5, r1
 8004656:	f025 0503 	bic.w	r5, r5, #3
 800465a:	3508      	adds	r5, #8
 800465c:	2d0c      	cmp	r5, #12
 800465e:	bf38      	it	cc
 8004660:	250c      	movcc	r5, #12
 8004662:	4629      	mov	r1, r5
 8004664:	4638      	mov	r0, r7
 8004666:	f7ff ffa5 	bl	80045b4 <sbrk_aligned>
 800466a:	3001      	adds	r0, #1
 800466c:	d02b      	beq.n	80046c6 <_malloc_r+0xd2>
 800466e:	6823      	ldr	r3, [r4, #0]
 8004670:	442b      	add	r3, r5
 8004672:	6023      	str	r3, [r4, #0]
 8004674:	e00e      	b.n	8004694 <_malloc_r+0xa0>
 8004676:	6822      	ldr	r2, [r4, #0]
 8004678:	1b52      	subs	r2, r2, r5
 800467a:	d41e      	bmi.n	80046ba <_malloc_r+0xc6>
 800467c:	2a0b      	cmp	r2, #11
 800467e:	d916      	bls.n	80046ae <_malloc_r+0xba>
 8004680:	1961      	adds	r1, r4, r5
 8004682:	42a3      	cmp	r3, r4
 8004684:	6025      	str	r5, [r4, #0]
 8004686:	bf18      	it	ne
 8004688:	6059      	strne	r1, [r3, #4]
 800468a:	6863      	ldr	r3, [r4, #4]
 800468c:	bf08      	it	eq
 800468e:	6031      	streq	r1, [r6, #0]
 8004690:	5162      	str	r2, [r4, r5]
 8004692:	604b      	str	r3, [r1, #4]
 8004694:	4638      	mov	r0, r7
 8004696:	f104 060b 	add.w	r6, r4, #11
 800469a:	f000 fd83 	bl	80051a4 <__malloc_unlock>
 800469e:	f026 0607 	bic.w	r6, r6, #7
 80046a2:	1d23      	adds	r3, r4, #4
 80046a4:	1af2      	subs	r2, r6, r3
 80046a6:	d0b6      	beq.n	8004616 <_malloc_r+0x22>
 80046a8:	1b9b      	subs	r3, r3, r6
 80046aa:	50a3      	str	r3, [r4, r2]
 80046ac:	e7b3      	b.n	8004616 <_malloc_r+0x22>
 80046ae:	6862      	ldr	r2, [r4, #4]
 80046b0:	42a3      	cmp	r3, r4
 80046b2:	bf0c      	ite	eq
 80046b4:	6032      	streq	r2, [r6, #0]
 80046b6:	605a      	strne	r2, [r3, #4]
 80046b8:	e7ec      	b.n	8004694 <_malloc_r+0xa0>
 80046ba:	4623      	mov	r3, r4
 80046bc:	6864      	ldr	r4, [r4, #4]
 80046be:	e7b2      	b.n	8004626 <_malloc_r+0x32>
 80046c0:	4634      	mov	r4, r6
 80046c2:	6876      	ldr	r6, [r6, #4]
 80046c4:	e7b9      	b.n	800463a <_malloc_r+0x46>
 80046c6:	230c      	movs	r3, #12
 80046c8:	603b      	str	r3, [r7, #0]
 80046ca:	4638      	mov	r0, r7
 80046cc:	f000 fd6a 	bl	80051a4 <__malloc_unlock>
 80046d0:	e7a1      	b.n	8004616 <_malloc_r+0x22>
 80046d2:	6025      	str	r5, [r4, #0]
 80046d4:	e7de      	b.n	8004694 <_malloc_r+0xa0>
 80046d6:	bf00      	nop
 80046d8:	2000020c 	.word	0x2000020c

080046dc <__sfputc_r>:
 80046dc:	6893      	ldr	r3, [r2, #8]
 80046de:	3b01      	subs	r3, #1
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	b410      	push	{r4}
 80046e4:	6093      	str	r3, [r2, #8]
 80046e6:	da08      	bge.n	80046fa <__sfputc_r+0x1e>
 80046e8:	6994      	ldr	r4, [r2, #24]
 80046ea:	42a3      	cmp	r3, r4
 80046ec:	db01      	blt.n	80046f2 <__sfputc_r+0x16>
 80046ee:	290a      	cmp	r1, #10
 80046f0:	d103      	bne.n	80046fa <__sfputc_r+0x1e>
 80046f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80046f6:	f000 bb33 	b.w	8004d60 <__swbuf_r>
 80046fa:	6813      	ldr	r3, [r2, #0]
 80046fc:	1c58      	adds	r0, r3, #1
 80046fe:	6010      	str	r0, [r2, #0]
 8004700:	7019      	strb	r1, [r3, #0]
 8004702:	4608      	mov	r0, r1
 8004704:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004708:	4770      	bx	lr

0800470a <__sfputs_r>:
 800470a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800470c:	4606      	mov	r6, r0
 800470e:	460f      	mov	r7, r1
 8004710:	4614      	mov	r4, r2
 8004712:	18d5      	adds	r5, r2, r3
 8004714:	42ac      	cmp	r4, r5
 8004716:	d101      	bne.n	800471c <__sfputs_r+0x12>
 8004718:	2000      	movs	r0, #0
 800471a:	e007      	b.n	800472c <__sfputs_r+0x22>
 800471c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004720:	463a      	mov	r2, r7
 8004722:	4630      	mov	r0, r6
 8004724:	f7ff ffda 	bl	80046dc <__sfputc_r>
 8004728:	1c43      	adds	r3, r0, #1
 800472a:	d1f3      	bne.n	8004714 <__sfputs_r+0xa>
 800472c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004730 <_vfiprintf_r>:
 8004730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004734:	460d      	mov	r5, r1
 8004736:	b09d      	sub	sp, #116	; 0x74
 8004738:	4614      	mov	r4, r2
 800473a:	4698      	mov	r8, r3
 800473c:	4606      	mov	r6, r0
 800473e:	b118      	cbz	r0, 8004748 <_vfiprintf_r+0x18>
 8004740:	6983      	ldr	r3, [r0, #24]
 8004742:	b90b      	cbnz	r3, 8004748 <_vfiprintf_r+0x18>
 8004744:	f7ff fe96 	bl	8004474 <__sinit>
 8004748:	4b89      	ldr	r3, [pc, #548]	; (8004970 <_vfiprintf_r+0x240>)
 800474a:	429d      	cmp	r5, r3
 800474c:	d11b      	bne.n	8004786 <_vfiprintf_r+0x56>
 800474e:	6875      	ldr	r5, [r6, #4]
 8004750:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004752:	07d9      	lsls	r1, r3, #31
 8004754:	d405      	bmi.n	8004762 <_vfiprintf_r+0x32>
 8004756:	89ab      	ldrh	r3, [r5, #12]
 8004758:	059a      	lsls	r2, r3, #22
 800475a:	d402      	bmi.n	8004762 <_vfiprintf_r+0x32>
 800475c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800475e:	f7ff ff27 	bl	80045b0 <__retarget_lock_acquire_recursive>
 8004762:	89ab      	ldrh	r3, [r5, #12]
 8004764:	071b      	lsls	r3, r3, #28
 8004766:	d501      	bpl.n	800476c <_vfiprintf_r+0x3c>
 8004768:	692b      	ldr	r3, [r5, #16]
 800476a:	b9eb      	cbnz	r3, 80047a8 <_vfiprintf_r+0x78>
 800476c:	4629      	mov	r1, r5
 800476e:	4630      	mov	r0, r6
 8004770:	f000 fb5a 	bl	8004e28 <__swsetup_r>
 8004774:	b1c0      	cbz	r0, 80047a8 <_vfiprintf_r+0x78>
 8004776:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004778:	07dc      	lsls	r4, r3, #31
 800477a:	d50e      	bpl.n	800479a <_vfiprintf_r+0x6a>
 800477c:	f04f 30ff 	mov.w	r0, #4294967295
 8004780:	b01d      	add	sp, #116	; 0x74
 8004782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004786:	4b7b      	ldr	r3, [pc, #492]	; (8004974 <_vfiprintf_r+0x244>)
 8004788:	429d      	cmp	r5, r3
 800478a:	d101      	bne.n	8004790 <_vfiprintf_r+0x60>
 800478c:	68b5      	ldr	r5, [r6, #8]
 800478e:	e7df      	b.n	8004750 <_vfiprintf_r+0x20>
 8004790:	4b79      	ldr	r3, [pc, #484]	; (8004978 <_vfiprintf_r+0x248>)
 8004792:	429d      	cmp	r5, r3
 8004794:	bf08      	it	eq
 8004796:	68f5      	ldreq	r5, [r6, #12]
 8004798:	e7da      	b.n	8004750 <_vfiprintf_r+0x20>
 800479a:	89ab      	ldrh	r3, [r5, #12]
 800479c:	0598      	lsls	r0, r3, #22
 800479e:	d4ed      	bmi.n	800477c <_vfiprintf_r+0x4c>
 80047a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80047a2:	f7ff ff06 	bl	80045b2 <__retarget_lock_release_recursive>
 80047a6:	e7e9      	b.n	800477c <_vfiprintf_r+0x4c>
 80047a8:	2300      	movs	r3, #0
 80047aa:	9309      	str	r3, [sp, #36]	; 0x24
 80047ac:	2320      	movs	r3, #32
 80047ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80047b2:	f8cd 800c 	str.w	r8, [sp, #12]
 80047b6:	2330      	movs	r3, #48	; 0x30
 80047b8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800497c <_vfiprintf_r+0x24c>
 80047bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80047c0:	f04f 0901 	mov.w	r9, #1
 80047c4:	4623      	mov	r3, r4
 80047c6:	469a      	mov	sl, r3
 80047c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80047cc:	b10a      	cbz	r2, 80047d2 <_vfiprintf_r+0xa2>
 80047ce:	2a25      	cmp	r2, #37	; 0x25
 80047d0:	d1f9      	bne.n	80047c6 <_vfiprintf_r+0x96>
 80047d2:	ebba 0b04 	subs.w	fp, sl, r4
 80047d6:	d00b      	beq.n	80047f0 <_vfiprintf_r+0xc0>
 80047d8:	465b      	mov	r3, fp
 80047da:	4622      	mov	r2, r4
 80047dc:	4629      	mov	r1, r5
 80047de:	4630      	mov	r0, r6
 80047e0:	f7ff ff93 	bl	800470a <__sfputs_r>
 80047e4:	3001      	adds	r0, #1
 80047e6:	f000 80aa 	beq.w	800493e <_vfiprintf_r+0x20e>
 80047ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80047ec:	445a      	add	r2, fp
 80047ee:	9209      	str	r2, [sp, #36]	; 0x24
 80047f0:	f89a 3000 	ldrb.w	r3, [sl]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	f000 80a2 	beq.w	800493e <_vfiprintf_r+0x20e>
 80047fa:	2300      	movs	r3, #0
 80047fc:	f04f 32ff 	mov.w	r2, #4294967295
 8004800:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004804:	f10a 0a01 	add.w	sl, sl, #1
 8004808:	9304      	str	r3, [sp, #16]
 800480a:	9307      	str	r3, [sp, #28]
 800480c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004810:	931a      	str	r3, [sp, #104]	; 0x68
 8004812:	4654      	mov	r4, sl
 8004814:	2205      	movs	r2, #5
 8004816:	f814 1b01 	ldrb.w	r1, [r4], #1
 800481a:	4858      	ldr	r0, [pc, #352]	; (800497c <_vfiprintf_r+0x24c>)
 800481c:	f7fb fce8 	bl	80001f0 <memchr>
 8004820:	9a04      	ldr	r2, [sp, #16]
 8004822:	b9d8      	cbnz	r0, 800485c <_vfiprintf_r+0x12c>
 8004824:	06d1      	lsls	r1, r2, #27
 8004826:	bf44      	itt	mi
 8004828:	2320      	movmi	r3, #32
 800482a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800482e:	0713      	lsls	r3, r2, #28
 8004830:	bf44      	itt	mi
 8004832:	232b      	movmi	r3, #43	; 0x2b
 8004834:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004838:	f89a 3000 	ldrb.w	r3, [sl]
 800483c:	2b2a      	cmp	r3, #42	; 0x2a
 800483e:	d015      	beq.n	800486c <_vfiprintf_r+0x13c>
 8004840:	9a07      	ldr	r2, [sp, #28]
 8004842:	4654      	mov	r4, sl
 8004844:	2000      	movs	r0, #0
 8004846:	f04f 0c0a 	mov.w	ip, #10
 800484a:	4621      	mov	r1, r4
 800484c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004850:	3b30      	subs	r3, #48	; 0x30
 8004852:	2b09      	cmp	r3, #9
 8004854:	d94e      	bls.n	80048f4 <_vfiprintf_r+0x1c4>
 8004856:	b1b0      	cbz	r0, 8004886 <_vfiprintf_r+0x156>
 8004858:	9207      	str	r2, [sp, #28]
 800485a:	e014      	b.n	8004886 <_vfiprintf_r+0x156>
 800485c:	eba0 0308 	sub.w	r3, r0, r8
 8004860:	fa09 f303 	lsl.w	r3, r9, r3
 8004864:	4313      	orrs	r3, r2
 8004866:	9304      	str	r3, [sp, #16]
 8004868:	46a2      	mov	sl, r4
 800486a:	e7d2      	b.n	8004812 <_vfiprintf_r+0xe2>
 800486c:	9b03      	ldr	r3, [sp, #12]
 800486e:	1d19      	adds	r1, r3, #4
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	9103      	str	r1, [sp, #12]
 8004874:	2b00      	cmp	r3, #0
 8004876:	bfbb      	ittet	lt
 8004878:	425b      	neglt	r3, r3
 800487a:	f042 0202 	orrlt.w	r2, r2, #2
 800487e:	9307      	strge	r3, [sp, #28]
 8004880:	9307      	strlt	r3, [sp, #28]
 8004882:	bfb8      	it	lt
 8004884:	9204      	strlt	r2, [sp, #16]
 8004886:	7823      	ldrb	r3, [r4, #0]
 8004888:	2b2e      	cmp	r3, #46	; 0x2e
 800488a:	d10c      	bne.n	80048a6 <_vfiprintf_r+0x176>
 800488c:	7863      	ldrb	r3, [r4, #1]
 800488e:	2b2a      	cmp	r3, #42	; 0x2a
 8004890:	d135      	bne.n	80048fe <_vfiprintf_r+0x1ce>
 8004892:	9b03      	ldr	r3, [sp, #12]
 8004894:	1d1a      	adds	r2, r3, #4
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	9203      	str	r2, [sp, #12]
 800489a:	2b00      	cmp	r3, #0
 800489c:	bfb8      	it	lt
 800489e:	f04f 33ff 	movlt.w	r3, #4294967295
 80048a2:	3402      	adds	r4, #2
 80048a4:	9305      	str	r3, [sp, #20]
 80048a6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800498c <_vfiprintf_r+0x25c>
 80048aa:	7821      	ldrb	r1, [r4, #0]
 80048ac:	2203      	movs	r2, #3
 80048ae:	4650      	mov	r0, sl
 80048b0:	f7fb fc9e 	bl	80001f0 <memchr>
 80048b4:	b140      	cbz	r0, 80048c8 <_vfiprintf_r+0x198>
 80048b6:	2340      	movs	r3, #64	; 0x40
 80048b8:	eba0 000a 	sub.w	r0, r0, sl
 80048bc:	fa03 f000 	lsl.w	r0, r3, r0
 80048c0:	9b04      	ldr	r3, [sp, #16]
 80048c2:	4303      	orrs	r3, r0
 80048c4:	3401      	adds	r4, #1
 80048c6:	9304      	str	r3, [sp, #16]
 80048c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048cc:	482c      	ldr	r0, [pc, #176]	; (8004980 <_vfiprintf_r+0x250>)
 80048ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80048d2:	2206      	movs	r2, #6
 80048d4:	f7fb fc8c 	bl	80001f0 <memchr>
 80048d8:	2800      	cmp	r0, #0
 80048da:	d03f      	beq.n	800495c <_vfiprintf_r+0x22c>
 80048dc:	4b29      	ldr	r3, [pc, #164]	; (8004984 <_vfiprintf_r+0x254>)
 80048de:	bb1b      	cbnz	r3, 8004928 <_vfiprintf_r+0x1f8>
 80048e0:	9b03      	ldr	r3, [sp, #12]
 80048e2:	3307      	adds	r3, #7
 80048e4:	f023 0307 	bic.w	r3, r3, #7
 80048e8:	3308      	adds	r3, #8
 80048ea:	9303      	str	r3, [sp, #12]
 80048ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048ee:	443b      	add	r3, r7
 80048f0:	9309      	str	r3, [sp, #36]	; 0x24
 80048f2:	e767      	b.n	80047c4 <_vfiprintf_r+0x94>
 80048f4:	fb0c 3202 	mla	r2, ip, r2, r3
 80048f8:	460c      	mov	r4, r1
 80048fa:	2001      	movs	r0, #1
 80048fc:	e7a5      	b.n	800484a <_vfiprintf_r+0x11a>
 80048fe:	2300      	movs	r3, #0
 8004900:	3401      	adds	r4, #1
 8004902:	9305      	str	r3, [sp, #20]
 8004904:	4619      	mov	r1, r3
 8004906:	f04f 0c0a 	mov.w	ip, #10
 800490a:	4620      	mov	r0, r4
 800490c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004910:	3a30      	subs	r2, #48	; 0x30
 8004912:	2a09      	cmp	r2, #9
 8004914:	d903      	bls.n	800491e <_vfiprintf_r+0x1ee>
 8004916:	2b00      	cmp	r3, #0
 8004918:	d0c5      	beq.n	80048a6 <_vfiprintf_r+0x176>
 800491a:	9105      	str	r1, [sp, #20]
 800491c:	e7c3      	b.n	80048a6 <_vfiprintf_r+0x176>
 800491e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004922:	4604      	mov	r4, r0
 8004924:	2301      	movs	r3, #1
 8004926:	e7f0      	b.n	800490a <_vfiprintf_r+0x1da>
 8004928:	ab03      	add	r3, sp, #12
 800492a:	9300      	str	r3, [sp, #0]
 800492c:	462a      	mov	r2, r5
 800492e:	4b16      	ldr	r3, [pc, #88]	; (8004988 <_vfiprintf_r+0x258>)
 8004930:	a904      	add	r1, sp, #16
 8004932:	4630      	mov	r0, r6
 8004934:	f3af 8000 	nop.w
 8004938:	4607      	mov	r7, r0
 800493a:	1c78      	adds	r0, r7, #1
 800493c:	d1d6      	bne.n	80048ec <_vfiprintf_r+0x1bc>
 800493e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004940:	07d9      	lsls	r1, r3, #31
 8004942:	d405      	bmi.n	8004950 <_vfiprintf_r+0x220>
 8004944:	89ab      	ldrh	r3, [r5, #12]
 8004946:	059a      	lsls	r2, r3, #22
 8004948:	d402      	bmi.n	8004950 <_vfiprintf_r+0x220>
 800494a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800494c:	f7ff fe31 	bl	80045b2 <__retarget_lock_release_recursive>
 8004950:	89ab      	ldrh	r3, [r5, #12]
 8004952:	065b      	lsls	r3, r3, #25
 8004954:	f53f af12 	bmi.w	800477c <_vfiprintf_r+0x4c>
 8004958:	9809      	ldr	r0, [sp, #36]	; 0x24
 800495a:	e711      	b.n	8004780 <_vfiprintf_r+0x50>
 800495c:	ab03      	add	r3, sp, #12
 800495e:	9300      	str	r3, [sp, #0]
 8004960:	462a      	mov	r2, r5
 8004962:	4b09      	ldr	r3, [pc, #36]	; (8004988 <_vfiprintf_r+0x258>)
 8004964:	a904      	add	r1, sp, #16
 8004966:	4630      	mov	r0, r6
 8004968:	f000 f880 	bl	8004a6c <_printf_i>
 800496c:	e7e4      	b.n	8004938 <_vfiprintf_r+0x208>
 800496e:	bf00      	nop
 8004970:	0800534c 	.word	0x0800534c
 8004974:	0800536c 	.word	0x0800536c
 8004978:	0800532c 	.word	0x0800532c
 800497c:	0800538c 	.word	0x0800538c
 8004980:	08005396 	.word	0x08005396
 8004984:	00000000 	.word	0x00000000
 8004988:	0800470b 	.word	0x0800470b
 800498c:	08005392 	.word	0x08005392

08004990 <_printf_common>:
 8004990:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004994:	4616      	mov	r6, r2
 8004996:	4699      	mov	r9, r3
 8004998:	688a      	ldr	r2, [r1, #8]
 800499a:	690b      	ldr	r3, [r1, #16]
 800499c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80049a0:	4293      	cmp	r3, r2
 80049a2:	bfb8      	it	lt
 80049a4:	4613      	movlt	r3, r2
 80049a6:	6033      	str	r3, [r6, #0]
 80049a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80049ac:	4607      	mov	r7, r0
 80049ae:	460c      	mov	r4, r1
 80049b0:	b10a      	cbz	r2, 80049b6 <_printf_common+0x26>
 80049b2:	3301      	adds	r3, #1
 80049b4:	6033      	str	r3, [r6, #0]
 80049b6:	6823      	ldr	r3, [r4, #0]
 80049b8:	0699      	lsls	r1, r3, #26
 80049ba:	bf42      	ittt	mi
 80049bc:	6833      	ldrmi	r3, [r6, #0]
 80049be:	3302      	addmi	r3, #2
 80049c0:	6033      	strmi	r3, [r6, #0]
 80049c2:	6825      	ldr	r5, [r4, #0]
 80049c4:	f015 0506 	ands.w	r5, r5, #6
 80049c8:	d106      	bne.n	80049d8 <_printf_common+0x48>
 80049ca:	f104 0a19 	add.w	sl, r4, #25
 80049ce:	68e3      	ldr	r3, [r4, #12]
 80049d0:	6832      	ldr	r2, [r6, #0]
 80049d2:	1a9b      	subs	r3, r3, r2
 80049d4:	42ab      	cmp	r3, r5
 80049d6:	dc26      	bgt.n	8004a26 <_printf_common+0x96>
 80049d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80049dc:	1e13      	subs	r3, r2, #0
 80049de:	6822      	ldr	r2, [r4, #0]
 80049e0:	bf18      	it	ne
 80049e2:	2301      	movne	r3, #1
 80049e4:	0692      	lsls	r2, r2, #26
 80049e6:	d42b      	bmi.n	8004a40 <_printf_common+0xb0>
 80049e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80049ec:	4649      	mov	r1, r9
 80049ee:	4638      	mov	r0, r7
 80049f0:	47c0      	blx	r8
 80049f2:	3001      	adds	r0, #1
 80049f4:	d01e      	beq.n	8004a34 <_printf_common+0xa4>
 80049f6:	6823      	ldr	r3, [r4, #0]
 80049f8:	68e5      	ldr	r5, [r4, #12]
 80049fa:	6832      	ldr	r2, [r6, #0]
 80049fc:	f003 0306 	and.w	r3, r3, #6
 8004a00:	2b04      	cmp	r3, #4
 8004a02:	bf08      	it	eq
 8004a04:	1aad      	subeq	r5, r5, r2
 8004a06:	68a3      	ldr	r3, [r4, #8]
 8004a08:	6922      	ldr	r2, [r4, #16]
 8004a0a:	bf0c      	ite	eq
 8004a0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004a10:	2500      	movne	r5, #0
 8004a12:	4293      	cmp	r3, r2
 8004a14:	bfc4      	itt	gt
 8004a16:	1a9b      	subgt	r3, r3, r2
 8004a18:	18ed      	addgt	r5, r5, r3
 8004a1a:	2600      	movs	r6, #0
 8004a1c:	341a      	adds	r4, #26
 8004a1e:	42b5      	cmp	r5, r6
 8004a20:	d11a      	bne.n	8004a58 <_printf_common+0xc8>
 8004a22:	2000      	movs	r0, #0
 8004a24:	e008      	b.n	8004a38 <_printf_common+0xa8>
 8004a26:	2301      	movs	r3, #1
 8004a28:	4652      	mov	r2, sl
 8004a2a:	4649      	mov	r1, r9
 8004a2c:	4638      	mov	r0, r7
 8004a2e:	47c0      	blx	r8
 8004a30:	3001      	adds	r0, #1
 8004a32:	d103      	bne.n	8004a3c <_printf_common+0xac>
 8004a34:	f04f 30ff 	mov.w	r0, #4294967295
 8004a38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a3c:	3501      	adds	r5, #1
 8004a3e:	e7c6      	b.n	80049ce <_printf_common+0x3e>
 8004a40:	18e1      	adds	r1, r4, r3
 8004a42:	1c5a      	adds	r2, r3, #1
 8004a44:	2030      	movs	r0, #48	; 0x30
 8004a46:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004a4a:	4422      	add	r2, r4
 8004a4c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004a50:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004a54:	3302      	adds	r3, #2
 8004a56:	e7c7      	b.n	80049e8 <_printf_common+0x58>
 8004a58:	2301      	movs	r3, #1
 8004a5a:	4622      	mov	r2, r4
 8004a5c:	4649      	mov	r1, r9
 8004a5e:	4638      	mov	r0, r7
 8004a60:	47c0      	blx	r8
 8004a62:	3001      	adds	r0, #1
 8004a64:	d0e6      	beq.n	8004a34 <_printf_common+0xa4>
 8004a66:	3601      	adds	r6, #1
 8004a68:	e7d9      	b.n	8004a1e <_printf_common+0x8e>
	...

08004a6c <_printf_i>:
 8004a6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004a70:	7e0f      	ldrb	r7, [r1, #24]
 8004a72:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004a74:	2f78      	cmp	r7, #120	; 0x78
 8004a76:	4691      	mov	r9, r2
 8004a78:	4680      	mov	r8, r0
 8004a7a:	460c      	mov	r4, r1
 8004a7c:	469a      	mov	sl, r3
 8004a7e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004a82:	d807      	bhi.n	8004a94 <_printf_i+0x28>
 8004a84:	2f62      	cmp	r7, #98	; 0x62
 8004a86:	d80a      	bhi.n	8004a9e <_printf_i+0x32>
 8004a88:	2f00      	cmp	r7, #0
 8004a8a:	f000 80d8 	beq.w	8004c3e <_printf_i+0x1d2>
 8004a8e:	2f58      	cmp	r7, #88	; 0x58
 8004a90:	f000 80a3 	beq.w	8004bda <_printf_i+0x16e>
 8004a94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004a98:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004a9c:	e03a      	b.n	8004b14 <_printf_i+0xa8>
 8004a9e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004aa2:	2b15      	cmp	r3, #21
 8004aa4:	d8f6      	bhi.n	8004a94 <_printf_i+0x28>
 8004aa6:	a101      	add	r1, pc, #4	; (adr r1, 8004aac <_printf_i+0x40>)
 8004aa8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004aac:	08004b05 	.word	0x08004b05
 8004ab0:	08004b19 	.word	0x08004b19
 8004ab4:	08004a95 	.word	0x08004a95
 8004ab8:	08004a95 	.word	0x08004a95
 8004abc:	08004a95 	.word	0x08004a95
 8004ac0:	08004a95 	.word	0x08004a95
 8004ac4:	08004b19 	.word	0x08004b19
 8004ac8:	08004a95 	.word	0x08004a95
 8004acc:	08004a95 	.word	0x08004a95
 8004ad0:	08004a95 	.word	0x08004a95
 8004ad4:	08004a95 	.word	0x08004a95
 8004ad8:	08004c25 	.word	0x08004c25
 8004adc:	08004b49 	.word	0x08004b49
 8004ae0:	08004c07 	.word	0x08004c07
 8004ae4:	08004a95 	.word	0x08004a95
 8004ae8:	08004a95 	.word	0x08004a95
 8004aec:	08004c47 	.word	0x08004c47
 8004af0:	08004a95 	.word	0x08004a95
 8004af4:	08004b49 	.word	0x08004b49
 8004af8:	08004a95 	.word	0x08004a95
 8004afc:	08004a95 	.word	0x08004a95
 8004b00:	08004c0f 	.word	0x08004c0f
 8004b04:	682b      	ldr	r3, [r5, #0]
 8004b06:	1d1a      	adds	r2, r3, #4
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	602a      	str	r2, [r5, #0]
 8004b0c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b10:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004b14:	2301      	movs	r3, #1
 8004b16:	e0a3      	b.n	8004c60 <_printf_i+0x1f4>
 8004b18:	6820      	ldr	r0, [r4, #0]
 8004b1a:	6829      	ldr	r1, [r5, #0]
 8004b1c:	0606      	lsls	r6, r0, #24
 8004b1e:	f101 0304 	add.w	r3, r1, #4
 8004b22:	d50a      	bpl.n	8004b3a <_printf_i+0xce>
 8004b24:	680e      	ldr	r6, [r1, #0]
 8004b26:	602b      	str	r3, [r5, #0]
 8004b28:	2e00      	cmp	r6, #0
 8004b2a:	da03      	bge.n	8004b34 <_printf_i+0xc8>
 8004b2c:	232d      	movs	r3, #45	; 0x2d
 8004b2e:	4276      	negs	r6, r6
 8004b30:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b34:	485e      	ldr	r0, [pc, #376]	; (8004cb0 <_printf_i+0x244>)
 8004b36:	230a      	movs	r3, #10
 8004b38:	e019      	b.n	8004b6e <_printf_i+0x102>
 8004b3a:	680e      	ldr	r6, [r1, #0]
 8004b3c:	602b      	str	r3, [r5, #0]
 8004b3e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004b42:	bf18      	it	ne
 8004b44:	b236      	sxthne	r6, r6
 8004b46:	e7ef      	b.n	8004b28 <_printf_i+0xbc>
 8004b48:	682b      	ldr	r3, [r5, #0]
 8004b4a:	6820      	ldr	r0, [r4, #0]
 8004b4c:	1d19      	adds	r1, r3, #4
 8004b4e:	6029      	str	r1, [r5, #0]
 8004b50:	0601      	lsls	r1, r0, #24
 8004b52:	d501      	bpl.n	8004b58 <_printf_i+0xec>
 8004b54:	681e      	ldr	r6, [r3, #0]
 8004b56:	e002      	b.n	8004b5e <_printf_i+0xf2>
 8004b58:	0646      	lsls	r6, r0, #25
 8004b5a:	d5fb      	bpl.n	8004b54 <_printf_i+0xe8>
 8004b5c:	881e      	ldrh	r6, [r3, #0]
 8004b5e:	4854      	ldr	r0, [pc, #336]	; (8004cb0 <_printf_i+0x244>)
 8004b60:	2f6f      	cmp	r7, #111	; 0x6f
 8004b62:	bf0c      	ite	eq
 8004b64:	2308      	moveq	r3, #8
 8004b66:	230a      	movne	r3, #10
 8004b68:	2100      	movs	r1, #0
 8004b6a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004b6e:	6865      	ldr	r5, [r4, #4]
 8004b70:	60a5      	str	r5, [r4, #8]
 8004b72:	2d00      	cmp	r5, #0
 8004b74:	bfa2      	ittt	ge
 8004b76:	6821      	ldrge	r1, [r4, #0]
 8004b78:	f021 0104 	bicge.w	r1, r1, #4
 8004b7c:	6021      	strge	r1, [r4, #0]
 8004b7e:	b90e      	cbnz	r6, 8004b84 <_printf_i+0x118>
 8004b80:	2d00      	cmp	r5, #0
 8004b82:	d04d      	beq.n	8004c20 <_printf_i+0x1b4>
 8004b84:	4615      	mov	r5, r2
 8004b86:	fbb6 f1f3 	udiv	r1, r6, r3
 8004b8a:	fb03 6711 	mls	r7, r3, r1, r6
 8004b8e:	5dc7      	ldrb	r7, [r0, r7]
 8004b90:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004b94:	4637      	mov	r7, r6
 8004b96:	42bb      	cmp	r3, r7
 8004b98:	460e      	mov	r6, r1
 8004b9a:	d9f4      	bls.n	8004b86 <_printf_i+0x11a>
 8004b9c:	2b08      	cmp	r3, #8
 8004b9e:	d10b      	bne.n	8004bb8 <_printf_i+0x14c>
 8004ba0:	6823      	ldr	r3, [r4, #0]
 8004ba2:	07de      	lsls	r6, r3, #31
 8004ba4:	d508      	bpl.n	8004bb8 <_printf_i+0x14c>
 8004ba6:	6923      	ldr	r3, [r4, #16]
 8004ba8:	6861      	ldr	r1, [r4, #4]
 8004baa:	4299      	cmp	r1, r3
 8004bac:	bfde      	ittt	le
 8004bae:	2330      	movle	r3, #48	; 0x30
 8004bb0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004bb4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004bb8:	1b52      	subs	r2, r2, r5
 8004bba:	6122      	str	r2, [r4, #16]
 8004bbc:	f8cd a000 	str.w	sl, [sp]
 8004bc0:	464b      	mov	r3, r9
 8004bc2:	aa03      	add	r2, sp, #12
 8004bc4:	4621      	mov	r1, r4
 8004bc6:	4640      	mov	r0, r8
 8004bc8:	f7ff fee2 	bl	8004990 <_printf_common>
 8004bcc:	3001      	adds	r0, #1
 8004bce:	d14c      	bne.n	8004c6a <_printf_i+0x1fe>
 8004bd0:	f04f 30ff 	mov.w	r0, #4294967295
 8004bd4:	b004      	add	sp, #16
 8004bd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bda:	4835      	ldr	r0, [pc, #212]	; (8004cb0 <_printf_i+0x244>)
 8004bdc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004be0:	6829      	ldr	r1, [r5, #0]
 8004be2:	6823      	ldr	r3, [r4, #0]
 8004be4:	f851 6b04 	ldr.w	r6, [r1], #4
 8004be8:	6029      	str	r1, [r5, #0]
 8004bea:	061d      	lsls	r5, r3, #24
 8004bec:	d514      	bpl.n	8004c18 <_printf_i+0x1ac>
 8004bee:	07df      	lsls	r7, r3, #31
 8004bf0:	bf44      	itt	mi
 8004bf2:	f043 0320 	orrmi.w	r3, r3, #32
 8004bf6:	6023      	strmi	r3, [r4, #0]
 8004bf8:	b91e      	cbnz	r6, 8004c02 <_printf_i+0x196>
 8004bfa:	6823      	ldr	r3, [r4, #0]
 8004bfc:	f023 0320 	bic.w	r3, r3, #32
 8004c00:	6023      	str	r3, [r4, #0]
 8004c02:	2310      	movs	r3, #16
 8004c04:	e7b0      	b.n	8004b68 <_printf_i+0xfc>
 8004c06:	6823      	ldr	r3, [r4, #0]
 8004c08:	f043 0320 	orr.w	r3, r3, #32
 8004c0c:	6023      	str	r3, [r4, #0]
 8004c0e:	2378      	movs	r3, #120	; 0x78
 8004c10:	4828      	ldr	r0, [pc, #160]	; (8004cb4 <_printf_i+0x248>)
 8004c12:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004c16:	e7e3      	b.n	8004be0 <_printf_i+0x174>
 8004c18:	0659      	lsls	r1, r3, #25
 8004c1a:	bf48      	it	mi
 8004c1c:	b2b6      	uxthmi	r6, r6
 8004c1e:	e7e6      	b.n	8004bee <_printf_i+0x182>
 8004c20:	4615      	mov	r5, r2
 8004c22:	e7bb      	b.n	8004b9c <_printf_i+0x130>
 8004c24:	682b      	ldr	r3, [r5, #0]
 8004c26:	6826      	ldr	r6, [r4, #0]
 8004c28:	6961      	ldr	r1, [r4, #20]
 8004c2a:	1d18      	adds	r0, r3, #4
 8004c2c:	6028      	str	r0, [r5, #0]
 8004c2e:	0635      	lsls	r5, r6, #24
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	d501      	bpl.n	8004c38 <_printf_i+0x1cc>
 8004c34:	6019      	str	r1, [r3, #0]
 8004c36:	e002      	b.n	8004c3e <_printf_i+0x1d2>
 8004c38:	0670      	lsls	r0, r6, #25
 8004c3a:	d5fb      	bpl.n	8004c34 <_printf_i+0x1c8>
 8004c3c:	8019      	strh	r1, [r3, #0]
 8004c3e:	2300      	movs	r3, #0
 8004c40:	6123      	str	r3, [r4, #16]
 8004c42:	4615      	mov	r5, r2
 8004c44:	e7ba      	b.n	8004bbc <_printf_i+0x150>
 8004c46:	682b      	ldr	r3, [r5, #0]
 8004c48:	1d1a      	adds	r2, r3, #4
 8004c4a:	602a      	str	r2, [r5, #0]
 8004c4c:	681d      	ldr	r5, [r3, #0]
 8004c4e:	6862      	ldr	r2, [r4, #4]
 8004c50:	2100      	movs	r1, #0
 8004c52:	4628      	mov	r0, r5
 8004c54:	f7fb facc 	bl	80001f0 <memchr>
 8004c58:	b108      	cbz	r0, 8004c5e <_printf_i+0x1f2>
 8004c5a:	1b40      	subs	r0, r0, r5
 8004c5c:	6060      	str	r0, [r4, #4]
 8004c5e:	6863      	ldr	r3, [r4, #4]
 8004c60:	6123      	str	r3, [r4, #16]
 8004c62:	2300      	movs	r3, #0
 8004c64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c68:	e7a8      	b.n	8004bbc <_printf_i+0x150>
 8004c6a:	6923      	ldr	r3, [r4, #16]
 8004c6c:	462a      	mov	r2, r5
 8004c6e:	4649      	mov	r1, r9
 8004c70:	4640      	mov	r0, r8
 8004c72:	47d0      	blx	sl
 8004c74:	3001      	adds	r0, #1
 8004c76:	d0ab      	beq.n	8004bd0 <_printf_i+0x164>
 8004c78:	6823      	ldr	r3, [r4, #0]
 8004c7a:	079b      	lsls	r3, r3, #30
 8004c7c:	d413      	bmi.n	8004ca6 <_printf_i+0x23a>
 8004c7e:	68e0      	ldr	r0, [r4, #12]
 8004c80:	9b03      	ldr	r3, [sp, #12]
 8004c82:	4298      	cmp	r0, r3
 8004c84:	bfb8      	it	lt
 8004c86:	4618      	movlt	r0, r3
 8004c88:	e7a4      	b.n	8004bd4 <_printf_i+0x168>
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	4632      	mov	r2, r6
 8004c8e:	4649      	mov	r1, r9
 8004c90:	4640      	mov	r0, r8
 8004c92:	47d0      	blx	sl
 8004c94:	3001      	adds	r0, #1
 8004c96:	d09b      	beq.n	8004bd0 <_printf_i+0x164>
 8004c98:	3501      	adds	r5, #1
 8004c9a:	68e3      	ldr	r3, [r4, #12]
 8004c9c:	9903      	ldr	r1, [sp, #12]
 8004c9e:	1a5b      	subs	r3, r3, r1
 8004ca0:	42ab      	cmp	r3, r5
 8004ca2:	dcf2      	bgt.n	8004c8a <_printf_i+0x21e>
 8004ca4:	e7eb      	b.n	8004c7e <_printf_i+0x212>
 8004ca6:	2500      	movs	r5, #0
 8004ca8:	f104 0619 	add.w	r6, r4, #25
 8004cac:	e7f5      	b.n	8004c9a <_printf_i+0x22e>
 8004cae:	bf00      	nop
 8004cb0:	0800539d 	.word	0x0800539d
 8004cb4:	080053ae 	.word	0x080053ae

08004cb8 <_sbrk_r>:
 8004cb8:	b538      	push	{r3, r4, r5, lr}
 8004cba:	4d06      	ldr	r5, [pc, #24]	; (8004cd4 <_sbrk_r+0x1c>)
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	4604      	mov	r4, r0
 8004cc0:	4608      	mov	r0, r1
 8004cc2:	602b      	str	r3, [r5, #0]
 8004cc4:	f7fc f956 	bl	8000f74 <_sbrk>
 8004cc8:	1c43      	adds	r3, r0, #1
 8004cca:	d102      	bne.n	8004cd2 <_sbrk_r+0x1a>
 8004ccc:	682b      	ldr	r3, [r5, #0]
 8004cce:	b103      	cbz	r3, 8004cd2 <_sbrk_r+0x1a>
 8004cd0:	6023      	str	r3, [r4, #0]
 8004cd2:	bd38      	pop	{r3, r4, r5, pc}
 8004cd4:	20000214 	.word	0x20000214

08004cd8 <__sread>:
 8004cd8:	b510      	push	{r4, lr}
 8004cda:	460c      	mov	r4, r1
 8004cdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ce0:	f000 fab2 	bl	8005248 <_read_r>
 8004ce4:	2800      	cmp	r0, #0
 8004ce6:	bfab      	itete	ge
 8004ce8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004cea:	89a3      	ldrhlt	r3, [r4, #12]
 8004cec:	181b      	addge	r3, r3, r0
 8004cee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004cf2:	bfac      	ite	ge
 8004cf4:	6563      	strge	r3, [r4, #84]	; 0x54
 8004cf6:	81a3      	strhlt	r3, [r4, #12]
 8004cf8:	bd10      	pop	{r4, pc}

08004cfa <__swrite>:
 8004cfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cfe:	461f      	mov	r7, r3
 8004d00:	898b      	ldrh	r3, [r1, #12]
 8004d02:	05db      	lsls	r3, r3, #23
 8004d04:	4605      	mov	r5, r0
 8004d06:	460c      	mov	r4, r1
 8004d08:	4616      	mov	r6, r2
 8004d0a:	d505      	bpl.n	8004d18 <__swrite+0x1e>
 8004d0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d10:	2302      	movs	r3, #2
 8004d12:	2200      	movs	r2, #0
 8004d14:	f000 f9c8 	bl	80050a8 <_lseek_r>
 8004d18:	89a3      	ldrh	r3, [r4, #12]
 8004d1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004d1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004d22:	81a3      	strh	r3, [r4, #12]
 8004d24:	4632      	mov	r2, r6
 8004d26:	463b      	mov	r3, r7
 8004d28:	4628      	mov	r0, r5
 8004d2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004d2e:	f000 b869 	b.w	8004e04 <_write_r>

08004d32 <__sseek>:
 8004d32:	b510      	push	{r4, lr}
 8004d34:	460c      	mov	r4, r1
 8004d36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d3a:	f000 f9b5 	bl	80050a8 <_lseek_r>
 8004d3e:	1c43      	adds	r3, r0, #1
 8004d40:	89a3      	ldrh	r3, [r4, #12]
 8004d42:	bf15      	itete	ne
 8004d44:	6560      	strne	r0, [r4, #84]	; 0x54
 8004d46:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004d4a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004d4e:	81a3      	strheq	r3, [r4, #12]
 8004d50:	bf18      	it	ne
 8004d52:	81a3      	strhne	r3, [r4, #12]
 8004d54:	bd10      	pop	{r4, pc}

08004d56 <__sclose>:
 8004d56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d5a:	f000 b8d3 	b.w	8004f04 <_close_r>
	...

08004d60 <__swbuf_r>:
 8004d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d62:	460e      	mov	r6, r1
 8004d64:	4614      	mov	r4, r2
 8004d66:	4605      	mov	r5, r0
 8004d68:	b118      	cbz	r0, 8004d72 <__swbuf_r+0x12>
 8004d6a:	6983      	ldr	r3, [r0, #24]
 8004d6c:	b90b      	cbnz	r3, 8004d72 <__swbuf_r+0x12>
 8004d6e:	f7ff fb81 	bl	8004474 <__sinit>
 8004d72:	4b21      	ldr	r3, [pc, #132]	; (8004df8 <__swbuf_r+0x98>)
 8004d74:	429c      	cmp	r4, r3
 8004d76:	d12b      	bne.n	8004dd0 <__swbuf_r+0x70>
 8004d78:	686c      	ldr	r4, [r5, #4]
 8004d7a:	69a3      	ldr	r3, [r4, #24]
 8004d7c:	60a3      	str	r3, [r4, #8]
 8004d7e:	89a3      	ldrh	r3, [r4, #12]
 8004d80:	071a      	lsls	r2, r3, #28
 8004d82:	d52f      	bpl.n	8004de4 <__swbuf_r+0x84>
 8004d84:	6923      	ldr	r3, [r4, #16]
 8004d86:	b36b      	cbz	r3, 8004de4 <__swbuf_r+0x84>
 8004d88:	6923      	ldr	r3, [r4, #16]
 8004d8a:	6820      	ldr	r0, [r4, #0]
 8004d8c:	1ac0      	subs	r0, r0, r3
 8004d8e:	6963      	ldr	r3, [r4, #20]
 8004d90:	b2f6      	uxtb	r6, r6
 8004d92:	4283      	cmp	r3, r0
 8004d94:	4637      	mov	r7, r6
 8004d96:	dc04      	bgt.n	8004da2 <__swbuf_r+0x42>
 8004d98:	4621      	mov	r1, r4
 8004d9a:	4628      	mov	r0, r5
 8004d9c:	f000 f948 	bl	8005030 <_fflush_r>
 8004da0:	bb30      	cbnz	r0, 8004df0 <__swbuf_r+0x90>
 8004da2:	68a3      	ldr	r3, [r4, #8]
 8004da4:	3b01      	subs	r3, #1
 8004da6:	60a3      	str	r3, [r4, #8]
 8004da8:	6823      	ldr	r3, [r4, #0]
 8004daa:	1c5a      	adds	r2, r3, #1
 8004dac:	6022      	str	r2, [r4, #0]
 8004dae:	701e      	strb	r6, [r3, #0]
 8004db0:	6963      	ldr	r3, [r4, #20]
 8004db2:	3001      	adds	r0, #1
 8004db4:	4283      	cmp	r3, r0
 8004db6:	d004      	beq.n	8004dc2 <__swbuf_r+0x62>
 8004db8:	89a3      	ldrh	r3, [r4, #12]
 8004dba:	07db      	lsls	r3, r3, #31
 8004dbc:	d506      	bpl.n	8004dcc <__swbuf_r+0x6c>
 8004dbe:	2e0a      	cmp	r6, #10
 8004dc0:	d104      	bne.n	8004dcc <__swbuf_r+0x6c>
 8004dc2:	4621      	mov	r1, r4
 8004dc4:	4628      	mov	r0, r5
 8004dc6:	f000 f933 	bl	8005030 <_fflush_r>
 8004dca:	b988      	cbnz	r0, 8004df0 <__swbuf_r+0x90>
 8004dcc:	4638      	mov	r0, r7
 8004dce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004dd0:	4b0a      	ldr	r3, [pc, #40]	; (8004dfc <__swbuf_r+0x9c>)
 8004dd2:	429c      	cmp	r4, r3
 8004dd4:	d101      	bne.n	8004dda <__swbuf_r+0x7a>
 8004dd6:	68ac      	ldr	r4, [r5, #8]
 8004dd8:	e7cf      	b.n	8004d7a <__swbuf_r+0x1a>
 8004dda:	4b09      	ldr	r3, [pc, #36]	; (8004e00 <__swbuf_r+0xa0>)
 8004ddc:	429c      	cmp	r4, r3
 8004dde:	bf08      	it	eq
 8004de0:	68ec      	ldreq	r4, [r5, #12]
 8004de2:	e7ca      	b.n	8004d7a <__swbuf_r+0x1a>
 8004de4:	4621      	mov	r1, r4
 8004de6:	4628      	mov	r0, r5
 8004de8:	f000 f81e 	bl	8004e28 <__swsetup_r>
 8004dec:	2800      	cmp	r0, #0
 8004dee:	d0cb      	beq.n	8004d88 <__swbuf_r+0x28>
 8004df0:	f04f 37ff 	mov.w	r7, #4294967295
 8004df4:	e7ea      	b.n	8004dcc <__swbuf_r+0x6c>
 8004df6:	bf00      	nop
 8004df8:	0800534c 	.word	0x0800534c
 8004dfc:	0800536c 	.word	0x0800536c
 8004e00:	0800532c 	.word	0x0800532c

08004e04 <_write_r>:
 8004e04:	b538      	push	{r3, r4, r5, lr}
 8004e06:	4d07      	ldr	r5, [pc, #28]	; (8004e24 <_write_r+0x20>)
 8004e08:	4604      	mov	r4, r0
 8004e0a:	4608      	mov	r0, r1
 8004e0c:	4611      	mov	r1, r2
 8004e0e:	2200      	movs	r2, #0
 8004e10:	602a      	str	r2, [r5, #0]
 8004e12:	461a      	mov	r2, r3
 8004e14:	f7fb fe98 	bl	8000b48 <_write>
 8004e18:	1c43      	adds	r3, r0, #1
 8004e1a:	d102      	bne.n	8004e22 <_write_r+0x1e>
 8004e1c:	682b      	ldr	r3, [r5, #0]
 8004e1e:	b103      	cbz	r3, 8004e22 <_write_r+0x1e>
 8004e20:	6023      	str	r3, [r4, #0]
 8004e22:	bd38      	pop	{r3, r4, r5, pc}
 8004e24:	20000214 	.word	0x20000214

08004e28 <__swsetup_r>:
 8004e28:	4b32      	ldr	r3, [pc, #200]	; (8004ef4 <__swsetup_r+0xcc>)
 8004e2a:	b570      	push	{r4, r5, r6, lr}
 8004e2c:	681d      	ldr	r5, [r3, #0]
 8004e2e:	4606      	mov	r6, r0
 8004e30:	460c      	mov	r4, r1
 8004e32:	b125      	cbz	r5, 8004e3e <__swsetup_r+0x16>
 8004e34:	69ab      	ldr	r3, [r5, #24]
 8004e36:	b913      	cbnz	r3, 8004e3e <__swsetup_r+0x16>
 8004e38:	4628      	mov	r0, r5
 8004e3a:	f7ff fb1b 	bl	8004474 <__sinit>
 8004e3e:	4b2e      	ldr	r3, [pc, #184]	; (8004ef8 <__swsetup_r+0xd0>)
 8004e40:	429c      	cmp	r4, r3
 8004e42:	d10f      	bne.n	8004e64 <__swsetup_r+0x3c>
 8004e44:	686c      	ldr	r4, [r5, #4]
 8004e46:	89a3      	ldrh	r3, [r4, #12]
 8004e48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004e4c:	0719      	lsls	r1, r3, #28
 8004e4e:	d42c      	bmi.n	8004eaa <__swsetup_r+0x82>
 8004e50:	06dd      	lsls	r5, r3, #27
 8004e52:	d411      	bmi.n	8004e78 <__swsetup_r+0x50>
 8004e54:	2309      	movs	r3, #9
 8004e56:	6033      	str	r3, [r6, #0]
 8004e58:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004e5c:	81a3      	strh	r3, [r4, #12]
 8004e5e:	f04f 30ff 	mov.w	r0, #4294967295
 8004e62:	e03e      	b.n	8004ee2 <__swsetup_r+0xba>
 8004e64:	4b25      	ldr	r3, [pc, #148]	; (8004efc <__swsetup_r+0xd4>)
 8004e66:	429c      	cmp	r4, r3
 8004e68:	d101      	bne.n	8004e6e <__swsetup_r+0x46>
 8004e6a:	68ac      	ldr	r4, [r5, #8]
 8004e6c:	e7eb      	b.n	8004e46 <__swsetup_r+0x1e>
 8004e6e:	4b24      	ldr	r3, [pc, #144]	; (8004f00 <__swsetup_r+0xd8>)
 8004e70:	429c      	cmp	r4, r3
 8004e72:	bf08      	it	eq
 8004e74:	68ec      	ldreq	r4, [r5, #12]
 8004e76:	e7e6      	b.n	8004e46 <__swsetup_r+0x1e>
 8004e78:	0758      	lsls	r0, r3, #29
 8004e7a:	d512      	bpl.n	8004ea2 <__swsetup_r+0x7a>
 8004e7c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004e7e:	b141      	cbz	r1, 8004e92 <__swsetup_r+0x6a>
 8004e80:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004e84:	4299      	cmp	r1, r3
 8004e86:	d002      	beq.n	8004e8e <__swsetup_r+0x66>
 8004e88:	4630      	mov	r0, r6
 8004e8a:	f000 f991 	bl	80051b0 <_free_r>
 8004e8e:	2300      	movs	r3, #0
 8004e90:	6363      	str	r3, [r4, #52]	; 0x34
 8004e92:	89a3      	ldrh	r3, [r4, #12]
 8004e94:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004e98:	81a3      	strh	r3, [r4, #12]
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	6063      	str	r3, [r4, #4]
 8004e9e:	6923      	ldr	r3, [r4, #16]
 8004ea0:	6023      	str	r3, [r4, #0]
 8004ea2:	89a3      	ldrh	r3, [r4, #12]
 8004ea4:	f043 0308 	orr.w	r3, r3, #8
 8004ea8:	81a3      	strh	r3, [r4, #12]
 8004eaa:	6923      	ldr	r3, [r4, #16]
 8004eac:	b94b      	cbnz	r3, 8004ec2 <__swsetup_r+0x9a>
 8004eae:	89a3      	ldrh	r3, [r4, #12]
 8004eb0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004eb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004eb8:	d003      	beq.n	8004ec2 <__swsetup_r+0x9a>
 8004eba:	4621      	mov	r1, r4
 8004ebc:	4630      	mov	r0, r6
 8004ebe:	f000 f92b 	bl	8005118 <__smakebuf_r>
 8004ec2:	89a0      	ldrh	r0, [r4, #12]
 8004ec4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004ec8:	f010 0301 	ands.w	r3, r0, #1
 8004ecc:	d00a      	beq.n	8004ee4 <__swsetup_r+0xbc>
 8004ece:	2300      	movs	r3, #0
 8004ed0:	60a3      	str	r3, [r4, #8]
 8004ed2:	6963      	ldr	r3, [r4, #20]
 8004ed4:	425b      	negs	r3, r3
 8004ed6:	61a3      	str	r3, [r4, #24]
 8004ed8:	6923      	ldr	r3, [r4, #16]
 8004eda:	b943      	cbnz	r3, 8004eee <__swsetup_r+0xc6>
 8004edc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004ee0:	d1ba      	bne.n	8004e58 <__swsetup_r+0x30>
 8004ee2:	bd70      	pop	{r4, r5, r6, pc}
 8004ee4:	0781      	lsls	r1, r0, #30
 8004ee6:	bf58      	it	pl
 8004ee8:	6963      	ldrpl	r3, [r4, #20]
 8004eea:	60a3      	str	r3, [r4, #8]
 8004eec:	e7f4      	b.n	8004ed8 <__swsetup_r+0xb0>
 8004eee:	2000      	movs	r0, #0
 8004ef0:	e7f7      	b.n	8004ee2 <__swsetup_r+0xba>
 8004ef2:	bf00      	nop
 8004ef4:	2000000c 	.word	0x2000000c
 8004ef8:	0800534c 	.word	0x0800534c
 8004efc:	0800536c 	.word	0x0800536c
 8004f00:	0800532c 	.word	0x0800532c

08004f04 <_close_r>:
 8004f04:	b538      	push	{r3, r4, r5, lr}
 8004f06:	4d06      	ldr	r5, [pc, #24]	; (8004f20 <_close_r+0x1c>)
 8004f08:	2300      	movs	r3, #0
 8004f0a:	4604      	mov	r4, r0
 8004f0c:	4608      	mov	r0, r1
 8004f0e:	602b      	str	r3, [r5, #0]
 8004f10:	f7fb fffb 	bl	8000f0a <_close>
 8004f14:	1c43      	adds	r3, r0, #1
 8004f16:	d102      	bne.n	8004f1e <_close_r+0x1a>
 8004f18:	682b      	ldr	r3, [r5, #0]
 8004f1a:	b103      	cbz	r3, 8004f1e <_close_r+0x1a>
 8004f1c:	6023      	str	r3, [r4, #0]
 8004f1e:	bd38      	pop	{r3, r4, r5, pc}
 8004f20:	20000214 	.word	0x20000214

08004f24 <__sflush_r>:
 8004f24:	898a      	ldrh	r2, [r1, #12]
 8004f26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f2a:	4605      	mov	r5, r0
 8004f2c:	0710      	lsls	r0, r2, #28
 8004f2e:	460c      	mov	r4, r1
 8004f30:	d458      	bmi.n	8004fe4 <__sflush_r+0xc0>
 8004f32:	684b      	ldr	r3, [r1, #4]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	dc05      	bgt.n	8004f44 <__sflush_r+0x20>
 8004f38:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	dc02      	bgt.n	8004f44 <__sflush_r+0x20>
 8004f3e:	2000      	movs	r0, #0
 8004f40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f44:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004f46:	2e00      	cmp	r6, #0
 8004f48:	d0f9      	beq.n	8004f3e <__sflush_r+0x1a>
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004f50:	682f      	ldr	r7, [r5, #0]
 8004f52:	602b      	str	r3, [r5, #0]
 8004f54:	d032      	beq.n	8004fbc <__sflush_r+0x98>
 8004f56:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004f58:	89a3      	ldrh	r3, [r4, #12]
 8004f5a:	075a      	lsls	r2, r3, #29
 8004f5c:	d505      	bpl.n	8004f6a <__sflush_r+0x46>
 8004f5e:	6863      	ldr	r3, [r4, #4]
 8004f60:	1ac0      	subs	r0, r0, r3
 8004f62:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004f64:	b10b      	cbz	r3, 8004f6a <__sflush_r+0x46>
 8004f66:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004f68:	1ac0      	subs	r0, r0, r3
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	4602      	mov	r2, r0
 8004f6e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004f70:	6a21      	ldr	r1, [r4, #32]
 8004f72:	4628      	mov	r0, r5
 8004f74:	47b0      	blx	r6
 8004f76:	1c43      	adds	r3, r0, #1
 8004f78:	89a3      	ldrh	r3, [r4, #12]
 8004f7a:	d106      	bne.n	8004f8a <__sflush_r+0x66>
 8004f7c:	6829      	ldr	r1, [r5, #0]
 8004f7e:	291d      	cmp	r1, #29
 8004f80:	d82c      	bhi.n	8004fdc <__sflush_r+0xb8>
 8004f82:	4a2a      	ldr	r2, [pc, #168]	; (800502c <__sflush_r+0x108>)
 8004f84:	40ca      	lsrs	r2, r1
 8004f86:	07d6      	lsls	r6, r2, #31
 8004f88:	d528      	bpl.n	8004fdc <__sflush_r+0xb8>
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	6062      	str	r2, [r4, #4]
 8004f8e:	04d9      	lsls	r1, r3, #19
 8004f90:	6922      	ldr	r2, [r4, #16]
 8004f92:	6022      	str	r2, [r4, #0]
 8004f94:	d504      	bpl.n	8004fa0 <__sflush_r+0x7c>
 8004f96:	1c42      	adds	r2, r0, #1
 8004f98:	d101      	bne.n	8004f9e <__sflush_r+0x7a>
 8004f9a:	682b      	ldr	r3, [r5, #0]
 8004f9c:	b903      	cbnz	r3, 8004fa0 <__sflush_r+0x7c>
 8004f9e:	6560      	str	r0, [r4, #84]	; 0x54
 8004fa0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004fa2:	602f      	str	r7, [r5, #0]
 8004fa4:	2900      	cmp	r1, #0
 8004fa6:	d0ca      	beq.n	8004f3e <__sflush_r+0x1a>
 8004fa8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004fac:	4299      	cmp	r1, r3
 8004fae:	d002      	beq.n	8004fb6 <__sflush_r+0x92>
 8004fb0:	4628      	mov	r0, r5
 8004fb2:	f000 f8fd 	bl	80051b0 <_free_r>
 8004fb6:	2000      	movs	r0, #0
 8004fb8:	6360      	str	r0, [r4, #52]	; 0x34
 8004fba:	e7c1      	b.n	8004f40 <__sflush_r+0x1c>
 8004fbc:	6a21      	ldr	r1, [r4, #32]
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	4628      	mov	r0, r5
 8004fc2:	47b0      	blx	r6
 8004fc4:	1c41      	adds	r1, r0, #1
 8004fc6:	d1c7      	bne.n	8004f58 <__sflush_r+0x34>
 8004fc8:	682b      	ldr	r3, [r5, #0]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d0c4      	beq.n	8004f58 <__sflush_r+0x34>
 8004fce:	2b1d      	cmp	r3, #29
 8004fd0:	d001      	beq.n	8004fd6 <__sflush_r+0xb2>
 8004fd2:	2b16      	cmp	r3, #22
 8004fd4:	d101      	bne.n	8004fda <__sflush_r+0xb6>
 8004fd6:	602f      	str	r7, [r5, #0]
 8004fd8:	e7b1      	b.n	8004f3e <__sflush_r+0x1a>
 8004fda:	89a3      	ldrh	r3, [r4, #12]
 8004fdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004fe0:	81a3      	strh	r3, [r4, #12]
 8004fe2:	e7ad      	b.n	8004f40 <__sflush_r+0x1c>
 8004fe4:	690f      	ldr	r7, [r1, #16]
 8004fe6:	2f00      	cmp	r7, #0
 8004fe8:	d0a9      	beq.n	8004f3e <__sflush_r+0x1a>
 8004fea:	0793      	lsls	r3, r2, #30
 8004fec:	680e      	ldr	r6, [r1, #0]
 8004fee:	bf08      	it	eq
 8004ff0:	694b      	ldreq	r3, [r1, #20]
 8004ff2:	600f      	str	r7, [r1, #0]
 8004ff4:	bf18      	it	ne
 8004ff6:	2300      	movne	r3, #0
 8004ff8:	eba6 0807 	sub.w	r8, r6, r7
 8004ffc:	608b      	str	r3, [r1, #8]
 8004ffe:	f1b8 0f00 	cmp.w	r8, #0
 8005002:	dd9c      	ble.n	8004f3e <__sflush_r+0x1a>
 8005004:	6a21      	ldr	r1, [r4, #32]
 8005006:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005008:	4643      	mov	r3, r8
 800500a:	463a      	mov	r2, r7
 800500c:	4628      	mov	r0, r5
 800500e:	47b0      	blx	r6
 8005010:	2800      	cmp	r0, #0
 8005012:	dc06      	bgt.n	8005022 <__sflush_r+0xfe>
 8005014:	89a3      	ldrh	r3, [r4, #12]
 8005016:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800501a:	81a3      	strh	r3, [r4, #12]
 800501c:	f04f 30ff 	mov.w	r0, #4294967295
 8005020:	e78e      	b.n	8004f40 <__sflush_r+0x1c>
 8005022:	4407      	add	r7, r0
 8005024:	eba8 0800 	sub.w	r8, r8, r0
 8005028:	e7e9      	b.n	8004ffe <__sflush_r+0xda>
 800502a:	bf00      	nop
 800502c:	20400001 	.word	0x20400001

08005030 <_fflush_r>:
 8005030:	b538      	push	{r3, r4, r5, lr}
 8005032:	690b      	ldr	r3, [r1, #16]
 8005034:	4605      	mov	r5, r0
 8005036:	460c      	mov	r4, r1
 8005038:	b913      	cbnz	r3, 8005040 <_fflush_r+0x10>
 800503a:	2500      	movs	r5, #0
 800503c:	4628      	mov	r0, r5
 800503e:	bd38      	pop	{r3, r4, r5, pc}
 8005040:	b118      	cbz	r0, 800504a <_fflush_r+0x1a>
 8005042:	6983      	ldr	r3, [r0, #24]
 8005044:	b90b      	cbnz	r3, 800504a <_fflush_r+0x1a>
 8005046:	f7ff fa15 	bl	8004474 <__sinit>
 800504a:	4b14      	ldr	r3, [pc, #80]	; (800509c <_fflush_r+0x6c>)
 800504c:	429c      	cmp	r4, r3
 800504e:	d11b      	bne.n	8005088 <_fflush_r+0x58>
 8005050:	686c      	ldr	r4, [r5, #4]
 8005052:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d0ef      	beq.n	800503a <_fflush_r+0xa>
 800505a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800505c:	07d0      	lsls	r0, r2, #31
 800505e:	d404      	bmi.n	800506a <_fflush_r+0x3a>
 8005060:	0599      	lsls	r1, r3, #22
 8005062:	d402      	bmi.n	800506a <_fflush_r+0x3a>
 8005064:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005066:	f7ff faa3 	bl	80045b0 <__retarget_lock_acquire_recursive>
 800506a:	4628      	mov	r0, r5
 800506c:	4621      	mov	r1, r4
 800506e:	f7ff ff59 	bl	8004f24 <__sflush_r>
 8005072:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005074:	07da      	lsls	r2, r3, #31
 8005076:	4605      	mov	r5, r0
 8005078:	d4e0      	bmi.n	800503c <_fflush_r+0xc>
 800507a:	89a3      	ldrh	r3, [r4, #12]
 800507c:	059b      	lsls	r3, r3, #22
 800507e:	d4dd      	bmi.n	800503c <_fflush_r+0xc>
 8005080:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005082:	f7ff fa96 	bl	80045b2 <__retarget_lock_release_recursive>
 8005086:	e7d9      	b.n	800503c <_fflush_r+0xc>
 8005088:	4b05      	ldr	r3, [pc, #20]	; (80050a0 <_fflush_r+0x70>)
 800508a:	429c      	cmp	r4, r3
 800508c:	d101      	bne.n	8005092 <_fflush_r+0x62>
 800508e:	68ac      	ldr	r4, [r5, #8]
 8005090:	e7df      	b.n	8005052 <_fflush_r+0x22>
 8005092:	4b04      	ldr	r3, [pc, #16]	; (80050a4 <_fflush_r+0x74>)
 8005094:	429c      	cmp	r4, r3
 8005096:	bf08      	it	eq
 8005098:	68ec      	ldreq	r4, [r5, #12]
 800509a:	e7da      	b.n	8005052 <_fflush_r+0x22>
 800509c:	0800534c 	.word	0x0800534c
 80050a0:	0800536c 	.word	0x0800536c
 80050a4:	0800532c 	.word	0x0800532c

080050a8 <_lseek_r>:
 80050a8:	b538      	push	{r3, r4, r5, lr}
 80050aa:	4d07      	ldr	r5, [pc, #28]	; (80050c8 <_lseek_r+0x20>)
 80050ac:	4604      	mov	r4, r0
 80050ae:	4608      	mov	r0, r1
 80050b0:	4611      	mov	r1, r2
 80050b2:	2200      	movs	r2, #0
 80050b4:	602a      	str	r2, [r5, #0]
 80050b6:	461a      	mov	r2, r3
 80050b8:	f7fb ff4e 	bl	8000f58 <_lseek>
 80050bc:	1c43      	adds	r3, r0, #1
 80050be:	d102      	bne.n	80050c6 <_lseek_r+0x1e>
 80050c0:	682b      	ldr	r3, [r5, #0]
 80050c2:	b103      	cbz	r3, 80050c6 <_lseek_r+0x1e>
 80050c4:	6023      	str	r3, [r4, #0]
 80050c6:	bd38      	pop	{r3, r4, r5, pc}
 80050c8:	20000214 	.word	0x20000214

080050cc <__swhatbuf_r>:
 80050cc:	b570      	push	{r4, r5, r6, lr}
 80050ce:	460e      	mov	r6, r1
 80050d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050d4:	2900      	cmp	r1, #0
 80050d6:	b096      	sub	sp, #88	; 0x58
 80050d8:	4614      	mov	r4, r2
 80050da:	461d      	mov	r5, r3
 80050dc:	da08      	bge.n	80050f0 <__swhatbuf_r+0x24>
 80050de:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80050e2:	2200      	movs	r2, #0
 80050e4:	602a      	str	r2, [r5, #0]
 80050e6:	061a      	lsls	r2, r3, #24
 80050e8:	d410      	bmi.n	800510c <__swhatbuf_r+0x40>
 80050ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80050ee:	e00e      	b.n	800510e <__swhatbuf_r+0x42>
 80050f0:	466a      	mov	r2, sp
 80050f2:	f000 f8bb 	bl	800526c <_fstat_r>
 80050f6:	2800      	cmp	r0, #0
 80050f8:	dbf1      	blt.n	80050de <__swhatbuf_r+0x12>
 80050fa:	9a01      	ldr	r2, [sp, #4]
 80050fc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005100:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005104:	425a      	negs	r2, r3
 8005106:	415a      	adcs	r2, r3
 8005108:	602a      	str	r2, [r5, #0]
 800510a:	e7ee      	b.n	80050ea <__swhatbuf_r+0x1e>
 800510c:	2340      	movs	r3, #64	; 0x40
 800510e:	2000      	movs	r0, #0
 8005110:	6023      	str	r3, [r4, #0]
 8005112:	b016      	add	sp, #88	; 0x58
 8005114:	bd70      	pop	{r4, r5, r6, pc}
	...

08005118 <__smakebuf_r>:
 8005118:	898b      	ldrh	r3, [r1, #12]
 800511a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800511c:	079d      	lsls	r5, r3, #30
 800511e:	4606      	mov	r6, r0
 8005120:	460c      	mov	r4, r1
 8005122:	d507      	bpl.n	8005134 <__smakebuf_r+0x1c>
 8005124:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005128:	6023      	str	r3, [r4, #0]
 800512a:	6123      	str	r3, [r4, #16]
 800512c:	2301      	movs	r3, #1
 800512e:	6163      	str	r3, [r4, #20]
 8005130:	b002      	add	sp, #8
 8005132:	bd70      	pop	{r4, r5, r6, pc}
 8005134:	ab01      	add	r3, sp, #4
 8005136:	466a      	mov	r2, sp
 8005138:	f7ff ffc8 	bl	80050cc <__swhatbuf_r>
 800513c:	9900      	ldr	r1, [sp, #0]
 800513e:	4605      	mov	r5, r0
 8005140:	4630      	mov	r0, r6
 8005142:	f7ff fa57 	bl	80045f4 <_malloc_r>
 8005146:	b948      	cbnz	r0, 800515c <__smakebuf_r+0x44>
 8005148:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800514c:	059a      	lsls	r2, r3, #22
 800514e:	d4ef      	bmi.n	8005130 <__smakebuf_r+0x18>
 8005150:	f023 0303 	bic.w	r3, r3, #3
 8005154:	f043 0302 	orr.w	r3, r3, #2
 8005158:	81a3      	strh	r3, [r4, #12]
 800515a:	e7e3      	b.n	8005124 <__smakebuf_r+0xc>
 800515c:	4b0d      	ldr	r3, [pc, #52]	; (8005194 <__smakebuf_r+0x7c>)
 800515e:	62b3      	str	r3, [r6, #40]	; 0x28
 8005160:	89a3      	ldrh	r3, [r4, #12]
 8005162:	6020      	str	r0, [r4, #0]
 8005164:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005168:	81a3      	strh	r3, [r4, #12]
 800516a:	9b00      	ldr	r3, [sp, #0]
 800516c:	6163      	str	r3, [r4, #20]
 800516e:	9b01      	ldr	r3, [sp, #4]
 8005170:	6120      	str	r0, [r4, #16]
 8005172:	b15b      	cbz	r3, 800518c <__smakebuf_r+0x74>
 8005174:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005178:	4630      	mov	r0, r6
 800517a:	f000 f889 	bl	8005290 <_isatty_r>
 800517e:	b128      	cbz	r0, 800518c <__smakebuf_r+0x74>
 8005180:	89a3      	ldrh	r3, [r4, #12]
 8005182:	f023 0303 	bic.w	r3, r3, #3
 8005186:	f043 0301 	orr.w	r3, r3, #1
 800518a:	81a3      	strh	r3, [r4, #12]
 800518c:	89a0      	ldrh	r0, [r4, #12]
 800518e:	4305      	orrs	r5, r0
 8005190:	81a5      	strh	r5, [r4, #12]
 8005192:	e7cd      	b.n	8005130 <__smakebuf_r+0x18>
 8005194:	0800440d 	.word	0x0800440d

08005198 <__malloc_lock>:
 8005198:	4801      	ldr	r0, [pc, #4]	; (80051a0 <__malloc_lock+0x8>)
 800519a:	f7ff ba09 	b.w	80045b0 <__retarget_lock_acquire_recursive>
 800519e:	bf00      	nop
 80051a0:	20000208 	.word	0x20000208

080051a4 <__malloc_unlock>:
 80051a4:	4801      	ldr	r0, [pc, #4]	; (80051ac <__malloc_unlock+0x8>)
 80051a6:	f7ff ba04 	b.w	80045b2 <__retarget_lock_release_recursive>
 80051aa:	bf00      	nop
 80051ac:	20000208 	.word	0x20000208

080051b0 <_free_r>:
 80051b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80051b2:	2900      	cmp	r1, #0
 80051b4:	d044      	beq.n	8005240 <_free_r+0x90>
 80051b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80051ba:	9001      	str	r0, [sp, #4]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	f1a1 0404 	sub.w	r4, r1, #4
 80051c2:	bfb8      	it	lt
 80051c4:	18e4      	addlt	r4, r4, r3
 80051c6:	f7ff ffe7 	bl	8005198 <__malloc_lock>
 80051ca:	4a1e      	ldr	r2, [pc, #120]	; (8005244 <_free_r+0x94>)
 80051cc:	9801      	ldr	r0, [sp, #4]
 80051ce:	6813      	ldr	r3, [r2, #0]
 80051d0:	b933      	cbnz	r3, 80051e0 <_free_r+0x30>
 80051d2:	6063      	str	r3, [r4, #4]
 80051d4:	6014      	str	r4, [r2, #0]
 80051d6:	b003      	add	sp, #12
 80051d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80051dc:	f7ff bfe2 	b.w	80051a4 <__malloc_unlock>
 80051e0:	42a3      	cmp	r3, r4
 80051e2:	d908      	bls.n	80051f6 <_free_r+0x46>
 80051e4:	6825      	ldr	r5, [r4, #0]
 80051e6:	1961      	adds	r1, r4, r5
 80051e8:	428b      	cmp	r3, r1
 80051ea:	bf01      	itttt	eq
 80051ec:	6819      	ldreq	r1, [r3, #0]
 80051ee:	685b      	ldreq	r3, [r3, #4]
 80051f0:	1949      	addeq	r1, r1, r5
 80051f2:	6021      	streq	r1, [r4, #0]
 80051f4:	e7ed      	b.n	80051d2 <_free_r+0x22>
 80051f6:	461a      	mov	r2, r3
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	b10b      	cbz	r3, 8005200 <_free_r+0x50>
 80051fc:	42a3      	cmp	r3, r4
 80051fe:	d9fa      	bls.n	80051f6 <_free_r+0x46>
 8005200:	6811      	ldr	r1, [r2, #0]
 8005202:	1855      	adds	r5, r2, r1
 8005204:	42a5      	cmp	r5, r4
 8005206:	d10b      	bne.n	8005220 <_free_r+0x70>
 8005208:	6824      	ldr	r4, [r4, #0]
 800520a:	4421      	add	r1, r4
 800520c:	1854      	adds	r4, r2, r1
 800520e:	42a3      	cmp	r3, r4
 8005210:	6011      	str	r1, [r2, #0]
 8005212:	d1e0      	bne.n	80051d6 <_free_r+0x26>
 8005214:	681c      	ldr	r4, [r3, #0]
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	6053      	str	r3, [r2, #4]
 800521a:	4421      	add	r1, r4
 800521c:	6011      	str	r1, [r2, #0]
 800521e:	e7da      	b.n	80051d6 <_free_r+0x26>
 8005220:	d902      	bls.n	8005228 <_free_r+0x78>
 8005222:	230c      	movs	r3, #12
 8005224:	6003      	str	r3, [r0, #0]
 8005226:	e7d6      	b.n	80051d6 <_free_r+0x26>
 8005228:	6825      	ldr	r5, [r4, #0]
 800522a:	1961      	adds	r1, r4, r5
 800522c:	428b      	cmp	r3, r1
 800522e:	bf04      	itt	eq
 8005230:	6819      	ldreq	r1, [r3, #0]
 8005232:	685b      	ldreq	r3, [r3, #4]
 8005234:	6063      	str	r3, [r4, #4]
 8005236:	bf04      	itt	eq
 8005238:	1949      	addeq	r1, r1, r5
 800523a:	6021      	streq	r1, [r4, #0]
 800523c:	6054      	str	r4, [r2, #4]
 800523e:	e7ca      	b.n	80051d6 <_free_r+0x26>
 8005240:	b003      	add	sp, #12
 8005242:	bd30      	pop	{r4, r5, pc}
 8005244:	2000020c 	.word	0x2000020c

08005248 <_read_r>:
 8005248:	b538      	push	{r3, r4, r5, lr}
 800524a:	4d07      	ldr	r5, [pc, #28]	; (8005268 <_read_r+0x20>)
 800524c:	4604      	mov	r4, r0
 800524e:	4608      	mov	r0, r1
 8005250:	4611      	mov	r1, r2
 8005252:	2200      	movs	r2, #0
 8005254:	602a      	str	r2, [r5, #0]
 8005256:	461a      	mov	r2, r3
 8005258:	f7fb fe3a 	bl	8000ed0 <_read>
 800525c:	1c43      	adds	r3, r0, #1
 800525e:	d102      	bne.n	8005266 <_read_r+0x1e>
 8005260:	682b      	ldr	r3, [r5, #0]
 8005262:	b103      	cbz	r3, 8005266 <_read_r+0x1e>
 8005264:	6023      	str	r3, [r4, #0]
 8005266:	bd38      	pop	{r3, r4, r5, pc}
 8005268:	20000214 	.word	0x20000214

0800526c <_fstat_r>:
 800526c:	b538      	push	{r3, r4, r5, lr}
 800526e:	4d07      	ldr	r5, [pc, #28]	; (800528c <_fstat_r+0x20>)
 8005270:	2300      	movs	r3, #0
 8005272:	4604      	mov	r4, r0
 8005274:	4608      	mov	r0, r1
 8005276:	4611      	mov	r1, r2
 8005278:	602b      	str	r3, [r5, #0]
 800527a:	f7fb fe52 	bl	8000f22 <_fstat>
 800527e:	1c43      	adds	r3, r0, #1
 8005280:	d102      	bne.n	8005288 <_fstat_r+0x1c>
 8005282:	682b      	ldr	r3, [r5, #0]
 8005284:	b103      	cbz	r3, 8005288 <_fstat_r+0x1c>
 8005286:	6023      	str	r3, [r4, #0]
 8005288:	bd38      	pop	{r3, r4, r5, pc}
 800528a:	bf00      	nop
 800528c:	20000214 	.word	0x20000214

08005290 <_isatty_r>:
 8005290:	b538      	push	{r3, r4, r5, lr}
 8005292:	4d06      	ldr	r5, [pc, #24]	; (80052ac <_isatty_r+0x1c>)
 8005294:	2300      	movs	r3, #0
 8005296:	4604      	mov	r4, r0
 8005298:	4608      	mov	r0, r1
 800529a:	602b      	str	r3, [r5, #0]
 800529c:	f7fb fe51 	bl	8000f42 <_isatty>
 80052a0:	1c43      	adds	r3, r0, #1
 80052a2:	d102      	bne.n	80052aa <_isatty_r+0x1a>
 80052a4:	682b      	ldr	r3, [r5, #0]
 80052a6:	b103      	cbz	r3, 80052aa <_isatty_r+0x1a>
 80052a8:	6023      	str	r3, [r4, #0]
 80052aa:	bd38      	pop	{r3, r4, r5, pc}
 80052ac:	20000214 	.word	0x20000214

080052b0 <_init>:
 80052b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052b2:	bf00      	nop
 80052b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052b6:	bc08      	pop	{r3}
 80052b8:	469e      	mov	lr, r3
 80052ba:	4770      	bx	lr

080052bc <_fini>:
 80052bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052be:	bf00      	nop
 80052c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052c2:	bc08      	pop	{r3}
 80052c4:	469e      	mov	lr, r3
 80052c6:	4770      	bx	lr
