

================================================================
== Vivado HLS Report for 'transfer'
================================================================
* Date:           Wed Mar 29 23:24:12 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_proj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         8|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	10  / (!tmp)

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.75>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%dma_addr = getelementptr inbounds i32* %dma, i64 276299794" [../dma_driver_hls/dma_master_driver_hls.cpp:39]   --->   Operation 18 'getelementptr' 'dma_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (8.75ns)   --->   "%dma_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %dma_addr, i32 1) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:39]   --->   Operation 19 'writereq' 'dma_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%addr_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %addr) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:37]   --->   Operation 20 'read' 'addr_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %dma_addr, i32 %addr_read, i4 -1) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:39]   --->   Operation 21 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%dma_addr_1 = getelementptr inbounds i32* %dma, i64 276299788" [../dma_driver_hls/dma_master_driver_hls.cpp:41]   --->   Operation 22 'getelementptr' 'dma_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (8.75ns)   --->   "%dma_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %dma_addr_1, i32 1) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:41]   --->   Operation 23 'writereq' 'dma_addr_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 24 [5/5] (8.75ns)   --->   "%dma_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dma_addr) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:39]   --->   Operation 24 'writeresp' 'dma_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 25 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %dma_addr_1, i32 1, i4 -1) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:41]   --->   Operation 25 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%dma_addr_2 = getelementptr inbounds i32* %dma, i64 276299798" [../dma_driver_hls/dma_master_driver_hls.cpp:43]   --->   Operation 26 'getelementptr' 'dma_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (8.75ns)   --->   "%dma_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %dma_addr_2, i32 1) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:43]   --->   Operation 27 'writereq' 'dma_addr_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 28 [4/5] (8.75ns)   --->   "%dma_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dma_addr) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:39]   --->   Operation 28 'writeresp' 'dma_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 29 [5/5] (8.75ns)   --->   "%dma_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dma_addr_1) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:41]   --->   Operation 29 'writeresp' 'dma_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 30 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %dma_addr_2, i32 768, i4 -1) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:43]   --->   Operation 30 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 31 [3/5] (8.75ns)   --->   "%dma_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dma_addr) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:39]   --->   Operation 31 'writeresp' 'dma_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 32 [4/5] (8.75ns)   --->   "%dma_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dma_addr_1) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:41]   --->   Operation 32 'writeresp' 'dma_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 33 [5/5] (8.75ns)   --->   "%dma_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dma_addr_2) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:43]   --->   Operation 33 'writeresp' 'dma_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 34 [2/5] (8.75ns)   --->   "%dma_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dma_addr) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:39]   --->   Operation 34 'writeresp' 'dma_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 35 [3/5] (8.75ns)   --->   "%dma_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dma_addr_1) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:41]   --->   Operation 35 'writeresp' 'dma_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 36 [4/5] (8.75ns)   --->   "%dma_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dma_addr_2) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:43]   --->   Operation 36 'writeresp' 'dma_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 37 [1/5] (8.75ns)   --->   "%dma_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dma_addr) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:39]   --->   Operation 37 'writeresp' 'dma_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 38 [2/5] (8.75ns)   --->   "%dma_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dma_addr_1) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:41]   --->   Operation 38 'writeresp' 'dma_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 39 [3/5] (8.75ns)   --->   "%dma_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dma_addr_2) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:43]   --->   Operation 39 'writeresp' 'dma_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 40 [1/5] (8.75ns)   --->   "%dma_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dma_addr_1) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:41]   --->   Operation 40 'writeresp' 'dma_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 41 [2/5] (8.75ns)   --->   "%dma_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dma_addr_2) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:43]   --->   Operation 41 'writeresp' 'dma_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dma, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str1, [4 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/5] (8.75ns)   --->   "%dma_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dma_addr_2) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:43]   --->   Operation 43 'writeresp' 'dma_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%dma_addr_3 = getelementptr inbounds i32* %dma, i64 276299789" [../dma_driver_hls/dma_master_driver_hls.cpp:46]   --->   Operation 44 'getelementptr' 'dma_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "br label %._crit_edge" [../dma_driver_hls/dma_master_driver_hls.cpp:46]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 46 [7/7] (8.75ns)   --->   "%dma_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %dma_addr_3, i32 1) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:46]   --->   Operation 46 'readreq' 'dma_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 47 [6/7] (8.75ns)   --->   "%dma_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %dma_addr_3, i32 1) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:46]   --->   Operation 47 'readreq' 'dma_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 48 [5/7] (8.75ns)   --->   "%dma_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %dma_addr_3, i32 1) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:46]   --->   Operation 48 'readreq' 'dma_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 49 [4/7] (8.75ns)   --->   "%dma_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %dma_addr_3, i32 1) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:46]   --->   Operation 49 'readreq' 'dma_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 50 [3/7] (8.75ns)   --->   "%dma_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %dma_addr_3, i32 1) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:46]   --->   Operation 50 'readreq' 'dma_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 51 [2/7] (8.75ns)   --->   "%dma_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %dma_addr_3, i32 1) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:46]   --->   Operation 51 'readreq' 'dma_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 52 [1/7] (8.75ns)   --->   "%dma_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %dma_addr_3, i32 1) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:46]   --->   Operation 52 'readreq' 'dma_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 53 [1/1] (8.75ns)   --->   "%dma_addr_3_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %dma_addr_3) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:46]   --->   Operation 53 'read' 'dma_addr_3_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 54 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %dma_addr_3_read, i32 1)" [../dma_driver_hls/dma_master_driver_hls.cpp:46]   --->   Operation 54 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge" [../dma_driver_hls/dma_master_driver_hls.cpp:46]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 56 [1/1] (0.00ns)   --->   "ret void" [../dma_driver_hls/dma_master_driver_hls.cpp:47]   --->   Operation 56 'ret' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('dma_addr', ../dma_driver_hls/dma_master_driver_hls.cpp:39) [5]  (0 ns)
	bus request on port 'dma' (../dma_driver_hls/dma_master_driver_hls.cpp:39) [6]  (8.75 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	wire read on port 'addr' (../dma_driver_hls/dma_master_driver_hls.cpp:37) [4]  (0 ns)
	bus write on port 'dma' (../dma_driver_hls/dma_master_driver_hls.cpp:39) [7]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus access on port 'dma' (../dma_driver_hls/dma_master_driver_hls.cpp:39) [8]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus access on port 'dma' (../dma_driver_hls/dma_master_driver_hls.cpp:39) [8]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus access on port 'dma' (../dma_driver_hls/dma_master_driver_hls.cpp:39) [8]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus access on port 'dma' (../dma_driver_hls/dma_master_driver_hls.cpp:39) [8]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus access on port 'dma' (../dma_driver_hls/dma_master_driver_hls.cpp:39) [8]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus access on port 'dma' (../dma_driver_hls/dma_master_driver_hls.cpp:41) [12]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus access on port 'dma' (../dma_driver_hls/dma_master_driver_hls.cpp:43) [16]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus request on port 'dma' (../dma_driver_hls/dma_master_driver_hls.cpp:46) [20]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus request on port 'dma' (../dma_driver_hls/dma_master_driver_hls.cpp:46) [20]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus request on port 'dma' (../dma_driver_hls/dma_master_driver_hls.cpp:46) [20]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus request on port 'dma' (../dma_driver_hls/dma_master_driver_hls.cpp:46) [20]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus request on port 'dma' (../dma_driver_hls/dma_master_driver_hls.cpp:46) [20]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus request on port 'dma' (../dma_driver_hls/dma_master_driver_hls.cpp:46) [20]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'dma' (../dma_driver_hls/dma_master_driver_hls.cpp:46) [20]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus read on port 'dma' (../dma_driver_hls/dma_master_driver_hls.cpp:46) [21]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
