
---------- Begin Simulation Statistics ----------
final_tick                               223910085674000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 200112                       # Simulator instruction rate (inst/s)
host_mem_usage                               67464960                       # Number of bytes of host memory used
host_op_rate                                   384112                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9994.39                       # Real time elapsed on the host
host_tick_rate                            22403572389                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    3838968477                       # Number of ops (including micro ops) simulated
sim_seconds                                223.910086                       # Number of seconds simulated
sim_ticks                                223910085674000                       # Number of ticks simulated
system.cpu.Branches                         289497135                       # Number of branches fetched
system.cpu.committedInsts                  2000000001                       # Number of instructions committed
system.cpu.committedOps                    3838968477                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                   104975573                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         77462                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                  1851444397                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                       5278658                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                  2825480027                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            75                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                     223910085674                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               223910085674                       # Number of busy cycles
system.cpu.num_cc_register_reads           1485569936                       # number of times the CC registers were read
system.cpu.num_cc_register_writes          1224545580                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    267328912                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses             1803925590                       # Number of float alu accesses
system.cpu.num_fp_insts                    1803925590                       # number of float instructions
system.cpu.num_fp_register_reads           1803646080                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              367252                       # number of times the floating registers were written
system.cpu.num_func_calls                    18114928                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses            3837777644                       # Number of integer alu accesses
system.cpu.num_int_insts                   3837777644                       # number of integer instructions
system.cpu.num_int_register_reads          8610175304                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1706306422                       # number of times the integer registers were written
system.cpu.num_load_insts                   104975239                       # Number of load instructions
system.cpu.num_mem_refs                    1956419632                       # number of memory refs
system.cpu.num_store_insts                 1851444393                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               2032649      0.05%      0.05% # Class of executed instruction
system.cpu.op_class::IntAlu                1874276955     48.80%     48.85% # Class of executed instruction
system.cpu.op_class::IntMult                  6862158      0.18%     49.03% # Class of executed instruction
system.cpu.op_class::IntDiv                   1094065      0.03%     49.06% # Class of executed instruction
system.cpu.op_class::FloatAdd                    2168      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdAlu                     9544      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdCmp                       20      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdCvt                     9138      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdMisc                   19980      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     49.06% # Class of executed instruction
system.cpu.op_class::MemRead                104650531      2.72%     51.79% # Class of executed instruction
system.cpu.op_class::MemWrite                47890859      1.25%     53.03% # Class of executed instruction
system.cpu.op_class::FloatMemRead              324708      0.01%     53.04% # Class of executed instruction
system.cpu.op_class::FloatMemWrite         1803553534     46.96%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 3840726309                       # Class of executed instruction
system.cpu.workload.numSyscalls                   144                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests    233089359                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops      3544619                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests      466163730                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops          3544621                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    225362699                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     450734497                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             175467                       # Transaction distribution
system.membus.trans_dist::WritebackDirty    225253147                       # Transaction distribution
system.membus.trans_dist::CleanEvict           109550                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq         225196331                       # Transaction distribution
system.membus.trans_dist::ReadExResp        225196331                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        175467                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave    676106295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total    676106295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              676106295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave  28839996480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total  28839996480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             28839996480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         225371800                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               225371800    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           225371800                       # Request fanout histogram
system.membus.reqLayer0.occupancy        1351747085000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy       1192087958250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 223910085674000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst       2821301691                       # number of demand (read+write) hits
system.icache.demand_hits::total           2821301691                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst      2821301691                       # number of overall hits
system.icache.overall_hits::total          2821301691                       # number of overall hits
system.icache.demand_misses::.cpu.inst        4178336                       # number of demand (read+write) misses
system.icache.demand_misses::total            4178336                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst       4178336                       # number of overall misses
system.icache.overall_misses::total           4178336                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst 168234632000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total 168234632000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst 168234632000                       # number of overall miss cycles
system.icache.overall_miss_latency::total 168234632000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst   2825480027                       # number of demand (read+write) accesses
system.icache.demand_accesses::total       2825480027                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst   2825480027                       # number of overall (read+write) accesses
system.icache.overall_accesses::total      2825480027                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.001479                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.001479                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.001479                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.001479                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 40263.547977                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 40263.547977                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 40263.547977                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 40263.547977                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst      4178336                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total       4178336                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst      4178336                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total      4178336                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst 159877960000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total 159877960000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst 159877960000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total 159877960000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.001479                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.001479                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.001479                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.001479                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 38263.547977                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 38263.547977                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 38263.547977                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 38263.547977                       # average overall mshr miss latency
system.icache.replacements                    4177832                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst      2821301691                       # number of ReadReq hits
system.icache.ReadReq_hits::total          2821301691                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst       4178336                       # number of ReadReq misses
system.icache.ReadReq_misses::total           4178336                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst 168234632000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total 168234632000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst   2825480027                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total      2825480027                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.001479                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.001479                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 40263.547977                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 40263.547977                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst      4178336                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total      4178336                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst 159877960000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total 159877960000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001479                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.001479                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38263.547977                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 38263.547977                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 223910085674000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               382.087743                       # Cycle average of tags in use
system.icache.tags.total_refs              2646261590                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs               4177832                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                633.405458                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                957000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   382.087743                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.746265                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.746265                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses            2829658363                       # Number of tag accesses
system.icache.tags.data_accesses           2829658363                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 223910085674000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED 223910085674000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst         2968256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data     14420826816                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total         14423795072                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst      2968256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total        2968256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks  14416201408                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total      14416201408                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst            46379                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data        225325419                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total            225371798                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks     225253147                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total           225253147                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst              13256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           64404543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               64417800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst         13256                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             13256                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        64383886                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              64383886                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        64383886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst             13256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          64404543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             128801686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples 225253032.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples     46379.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples 225323279.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.014123372500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds      12523073                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds      12523073                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState            733312670                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState           212821815                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                    225371798                       # Number of read requests accepted
system.mem_ctrl.writeReqs                   225253147                       # Number of write requests accepted
system.mem_ctrl.readBursts                  225371798                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                 225253147                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                    2140                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                    115                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0           14093666                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1           14080112                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2           14080989                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3           14111770                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4           14081348                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5           14082264                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6           14088293                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7           14100697                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8           14084550                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9           14083362                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10          14080448                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11          14080390                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12          14080171                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13          14079889                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14          14080236                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15          14081473                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0           14078286                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1           14077616                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2           14078029                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3           14080177                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4           14077776                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5           14078150                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6           14077917                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7           14081527                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8           14078760                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9           14078348                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10          14077917                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11          14077955                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12          14077844                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13          14077546                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14          14077455                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15          14077699                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       24.51                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                  1429329074000                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                1126848290000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat             5655010161500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       6342.15                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 25092.15                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                 184396790                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                199995644                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  81.82                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 88.79                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6              225371798                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6             225253147                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                225369584                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       66                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                12441912                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                12441915                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                12523072                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                12523075                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                12523074                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                12523075                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                12523074                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                12523074                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                12523075                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                12523075                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                12523075                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                12523075                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                12523074                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                12523074                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                12523078                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                12523073                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                12523073                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                12523073                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples     66230225                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     435.448470                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    322.288110                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    314.005150                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127       4525833      6.83%      6.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255     18241260     27.54%     34.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383      7257325     10.96%     45.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511      8193985     12.37%     57.71% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639     15592447     23.54%     81.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767       408992      0.62%     81.87% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895       382280      0.58%     82.44% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023       575115      0.87%     83.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151     11052988     16.69%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total      66230225                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples     12523073                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       17.996352                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      17.991148                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev       2.291147                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255       12523067    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::768-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::7680-7935            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total       12523073                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples     12523073                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.987039                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.986266                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.160490                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16             81162      0.65%      0.65% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18          12441899     99.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total       12523073                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM             14423658112                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                   136960                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten              14416192128                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys              14423795072                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys           14416201408                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         64.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         64.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      64.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      64.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.01                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.50                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.50                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   223910082621000                       # Total gap between requests
system.mem_ctrl.avgGap                      496887.90                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst      2968256                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data  14420689856                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks  14416192128                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 13256.464044775577                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 64403931.661192260683                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 64383844.455265559256                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst        46379                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data    225325419                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks    225253147                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst   1532035500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data 5653478126000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 5279431687633000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     33032.96                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     25090.28                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  23437771.05                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     85.30                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy          236215454580                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy          125551491615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy         804324705660                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy        587894795280                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      17675272548960.003906                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy      50263106417640                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy      43654646442240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy        113347011855975                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         506.216643                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 112886056398500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF 7476849640000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT 103547179635500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy          236668359060                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy          125792212260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy         804814652460                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy        587925875160                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      17675272548960.003906                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy      50346032621970                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy      43584813849120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy        113361320118990                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         506.280545                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 112703523184000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF 7476849640000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT 103729712850000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 223910085674000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst         4004153                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data         1261505                       # number of demand (read+write) hits
system.l2cache.demand_hits::total             5265658                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst        4004153                       # number of overall hits
system.l2cache.overall_hits::.cpu.data        1261505                       # number of overall hits
system.l2cache.overall_hits::total            5265658                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst        174183                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data     227634530                       # number of demand (read+write) misses
system.l2cache.demand_misses::total         227808713                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst       174183                       # number of overall misses
system.l2cache.overall_misses::.cpu.data    227634530                       # number of overall misses
system.l2cache.overall_misses::total        227808713                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst  63254508000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data 213473289341000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total 213536543849000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst  63254508000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data 213473289341000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total 213536543849000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst      4178336                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data    228896035                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total       233074371                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst      4178336                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data    228896035                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total      233074371                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.041687                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.994489                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.977408                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.041687                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.994489                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.977408                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 363149.721844                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 937789.575865                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 937350.205078                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 363149.721844                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 937789.575865                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 937350.205078                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks      225427625                       # number of writebacks
system.l2cache.writebacks::total            225427625                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst       174183                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data    227634530                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total    227808713                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst       174183                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data    227634530                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total    227808713                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst  59770848000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data 208920598741000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total 208980369589000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst  59770848000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data 208920598741000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total 208980369589000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.041687                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.994489                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.977408                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.041687                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.994489                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.977408                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 343149.721844                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 917789.575865                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 917350.205078                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 343149.721844                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 917789.575865                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 917350.205078                       # average overall mshr miss latency
system.l2cache.replacements                 228459903                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks    226377201                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total    226377201                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks    226377201                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total    226377201                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks      2293535                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total      2293535                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data         9508                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total            9508                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data         6496                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total          6496                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data    341618000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total    341618000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data        16004                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total        16004                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.405899                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.405899                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data 52588.977833                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 52588.977833                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data         6496                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total         6496                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data    457612000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total    457612000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.405899                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.405899                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data 70445.197044                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 70445.197044                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data       433248                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total           433248                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data    225292240                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total      225292240                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data 213130817991000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total 213130817991000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data    225725488                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total    225725488                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.998081                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.998081                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 946019.347986                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 946019.347986                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data    225292240                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total    225292240                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data 208624973191000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total 208624973191000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.998081                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.998081                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 926019.347986                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 926019.347986                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst      4004153                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data       828257                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total      4832410                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst       174183                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data      2342290                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total      2516473                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst  63254508000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data 342471350000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total 405725858000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst      4178336                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data      3170547                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total      7348883                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.041687                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.738765                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.342429                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 363149.721844                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 146212.189780                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 161227.979796                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst       174183                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data      2342290                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total      2516473                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst  59770848000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data 295625550000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total 355396398000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.041687                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.738765                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.342429                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 343149.721844                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 126212.189780                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 141227.979796                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 223910085674000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1023.993459                       # Cycle average of tags in use
system.l2cache.tags.total_refs              463830925                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs            228459903                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.030251                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               936000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     2.322813                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst     2.011736                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1019.658910                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002268                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.001965                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.995761                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999994                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          159                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          449                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          354                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses            694624656                       # Number of tag accesses
system.l2cache.tags.data_accesses           694624656                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 223910085674000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst            53607                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data          1873745                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total              1927352                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst           53607                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data         1873745                       # number of overall hits
system.l3Dram.overall_hits::total             1927352                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst         120576                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data      225760769                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total          225881345                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst        120576                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data     225760769                       # number of overall misses
system.l3Dram.overall_misses::total         225881345                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst  54236756999                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data 204074690912000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total 204128927668999                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst  54236756999                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data 204074690912000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total 204128927668999                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst       174183                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data    227634514                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total        227808697                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst       174183                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data    227634514                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total       227808697                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.692237                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.991769                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.991540                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.692237                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.991769                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.991540                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 449813.868423                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 903942.220856                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 903699.806060                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 449813.868423                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 903942.220856                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 903699.806060                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks       225346838                       # number of writebacks
system.l3Dram.writebacks::total             225346838                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst       120576                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data    225760769                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total     225881345                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst       120576                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data    225760769                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total    225881345                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst  50016596999                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data 196173063997000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total 196223080593999                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst  50016596999                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data 196173063997000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total 196223080593999                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.692237                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.991769                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.991540                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.692237                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.991769                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.991540                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 414813.868423                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 868942.220856                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 868699.806060                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 414813.868423                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 868942.220856                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 868699.806060                       # average overall mshr miss latency
system.l3Dram.replacements                  226031165                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks    225427625                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total    225427625                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks    225427625                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total    225427625                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks       493151                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total       493151                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data         5762                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total             5762                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_misses::.cpu.data          750                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_misses::total            750                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_accesses::.cpu.data         6512                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total         6512                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_miss_rate::.cpu.data     0.115172                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_miss_rate::total     0.115172                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_misses::.cpu.data          750                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_misses::total          750                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_miss_latency::.cpu.data     93985000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_latency::total     93985000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_rate::.cpu.data     0.115172                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_miss_rate::total     0.115172                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::.cpu.data 125313.333333                       # average UpgradeReq mshr miss latency
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::total 125313.333333                       # average UpgradeReq mshr miss latency
system.l3Dram.ReadExReq_hits::.cpu.data         67905                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total             67905                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data    225224319                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total       225224319                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data 203891457888000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total 203891457888000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data    225292224                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total     225292224                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.999699                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.999699                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 905281.715550                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 905281.715550                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data    225224319                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total    225224319                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data 196008606723000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total 196008606723000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.999699                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.999699                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 870281.715550                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 870281.715550                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst        53607                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data      1805840                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total       1859447                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst       120576                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data       536450                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total       657026                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst  54236756999                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data 183233024000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total 237469780999                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst       174183                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data      2342290                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total      2516473                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.692237                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.229028                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.261090                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 449813.868423                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 341565.894305                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 361431.329961                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst       120576                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data       536450                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total       657026                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst  50016596999                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data 164457274000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total 214473870999                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.692237                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.229028                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.261090                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 414813.868423                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 306565.894305                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 326431.329961                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED 223910085674000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              2047.972988                       # Cycle average of tags in use
system.l3Dram.tags.total_refs               455140990                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs             226031165                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  2.013621                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                901000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks     4.997963                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst     1.836308                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  2041.138717                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.002440                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.000897                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.996650                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.999987                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3          567                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         1301                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses             681708159                       # Number of tag accesses
system.l3Dram.tags.data_accesses            681708159                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED 223910085674000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data       1725744616                       # number of demand (read+write) hits
system.dcache.demand_hits::total           1725744616                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data      1725747732                       # number of overall hits
system.dcache.overall_hits::total          1725747732                       # number of overall hits
system.dcache.demand_misses::.cpu.data      228910504                       # number of demand (read+write) misses
system.dcache.demand_misses::total          228910504                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data     228912358                       # number of overall misses
system.dcache.overall_misses::total         228912358                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data 214647741277989                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total 214647741277989                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data 214647741277989                       # number of overall miss cycles
system.dcache.overall_miss_latency::total 214647741277989                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data   1954655120                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total       1954655120                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data   1954660090                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total      1954660090                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.117110                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.117110                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.117111                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.117111                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 937692.842955                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 937692.842955                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 937685.248422                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 937685.248422                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs          17468                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                    69                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs   253.159420                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks       226377201                       # number of writebacks
system.dcache.writebacks::total             226377201                       # number of writebacks
system.dcache.demand_mshr_hits::.cpu.data          117                       # number of demand (read+write) MSHR hits
system.dcache.demand_mshr_hits::total             117                       # number of demand (read+write) MSHR hits
system.dcache.overall_mshr_hits::.cpu.data          117                       # number of overall MSHR hits
system.dcache.overall_mshr_hits::total            117                       # number of overall MSHR hits
system.dcache.demand_mshr_misses::.cpu.data    228910387                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total     228910387                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data    228912039                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total    228912039                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data 214189833186991                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total 214189833186991                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data 214190190315989                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total 214190190315989                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.117110                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.117110                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.117111                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.117111                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 935692.940779                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 935692.940779                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 935687.748236                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 935687.748236                       # average overall mshr miss latency
system.dcache.replacements                  228895523                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data       101801708                       # number of ReadReq hits
system.dcache.ReadReq_hits::total           101801708                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data       3168895                       # number of ReadReq misses
system.dcache.ReadReq_misses::total           3168895                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data 377840541000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total 377840541000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data    104970603                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total       104970603                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.030188                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.030188                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 119234.162382                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 119234.162382                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data      3168895                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total      3168895                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data 371502751000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total 371502751000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.030188                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.030188                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 117234.162382                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 117234.162382                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data     1623942908                       # number of WriteReq hits
system.dcache.WriteReq_hits::total         1623942908                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data    225741609                       # number of WriteReq misses
system.dcache.WriteReq_misses::total        225741609                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data 214269900736989                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total 214269900736989                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data   1849684517                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total     1849684517                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.122043                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.122043                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 949182.127682                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 949182.127682                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_hits::.cpu.data          117                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_hits::total           117                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_misses::.cpu.data    225741492                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total    225741492                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data 213818330435991                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total 213818330435991                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.122043                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.122043                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 947182.232835                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 947182.232835                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data          3116                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total              3116                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data         1854                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total            1854                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data         4970                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total          4970                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.373038                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.373038                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data         1652                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total         1652                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    357128998                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total    357128998                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.332394                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.332394                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 216179.780872                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 216179.780872                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 223910085674000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               511.997585                       # Cycle average of tags in use
system.dcache.tags.total_refs              1954419596                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs             228895523                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                  8.538479                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1934000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   511.997585                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.999995                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.999995                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          129                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          233                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::4           72                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses            2183556125                       # Number of tag accesses
system.dcache.tags.data_accesses           2183556125                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 223910085674000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst        74197                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data       435350                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total         509547                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst        74197                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data       435350                       # number of overall hits
system.DynamicCache.overall_hits::total        509547                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst        46379                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data    225325419                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total    225371798                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst        46379                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data    225325419                       # number of overall misses
system.DynamicCache.overall_misses::total    225371798                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst  39118706000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data 188232255457000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total 188271374163000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst  39118706000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data 188232255457000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total 188271374163000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst       120576                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data    225760769                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total    225881345                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst       120576                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data    225760769                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total    225881345                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.384645                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.998072                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.997744                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.384645                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.998072                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.997744                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 843457.297484                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 835379.586965                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 835381.249268                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 843457.297484                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 835379.586965                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 835381.249268                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks    225253147                       # number of writebacks
system.DynamicCache.writebacks::total       225253147                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst        46379                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data    225325419                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total    225371798                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst        46379                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data    225325419                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total    225371798                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst  34944596000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data 167952967747000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total 167987912343000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst  34944596000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data 167952967747000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total 167987912343000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.384645                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.998072                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.997744                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.384645                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.998072                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.997744                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 753457.297484                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 745379.586965                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 745381.249268                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 753457.297484                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 745379.586965                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 745381.249268                       # average overall mshr miss latency
system.DynamicCache.replacements            225416409                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks    225346838                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total    225346838                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks    225346838                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total    225346838                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks        81731                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total        81731                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.UpgradeReq_hits::.cpu.data          748                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_hits::total          748                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_misses::.cpu.data            2                       # number of UpgradeReq misses
system.DynamicCache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.DynamicCache.UpgradeReq_accesses::.cpu.data          750                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_accesses::total          750                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_miss_rate::.cpu.data     0.002667                       # miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_miss_rate::total     0.002667                       # miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_mshr_misses::.cpu.data            2                       # number of UpgradeReq MSHR misses
system.DynamicCache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.DynamicCache.UpgradeReq_mshr_miss_latency::.cpu.data       196000                       # number of UpgradeReq MSHR miss cycles
system.DynamicCache.UpgradeReq_mshr_miss_latency::total       196000                       # number of UpgradeReq MSHR miss cycles
system.DynamicCache.UpgradeReq_mshr_miss_rate::.cpu.data     0.002667                       # mshr miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_mshr_miss_rate::total     0.002667                       # mshr miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_avg_mshr_miss_latency::.cpu.data        98000                       # average UpgradeReq mshr miss latency
system.DynamicCache.UpgradeReq_avg_mshr_miss_latency::total        98000                       # average UpgradeReq mshr miss latency
system.DynamicCache.ReadExReq_hits::.cpu.data        27988                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total        27988                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data    225196331                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total    225196331                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data 188123236638000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total 188123236638000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data    225224319                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total    225224319                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.999876                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.999876                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 835374.341148                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 835374.341148                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data    225196331                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total    225196331                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data 167855566848000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total 167855566848000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.999876                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.999876                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 745374.341148                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 745374.341148                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst        74197                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data       407362                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total       481559                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst        46379                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data       129088                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total       175467                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst  39118706000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data 109018819000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total 148137525000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst       120576                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data       536450                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total       657026                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.384645                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.240634                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.267062                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 843457.297484                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 844531.009854                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 844247.208877                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst        46379                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data       129088                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total       175467                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst  34944596000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data  97400899000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total 132345495000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.384645                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.240634                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.267062                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 753457.297484                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 754531.009854                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 754247.208877                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED 223910085674000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        8191.753246                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs         451637544                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs       225416409                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            2.003570                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          811000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks    11.187040                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst     3.420629                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  8177.145577                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.001366                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.000418                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.998187                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.999970                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3          557                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         7515                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses       677228302                       # Number of tag accesses
system.DynamicCache.tags.data_accesses      677228302                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 223910085674000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp             7348883                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty     902404811                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict          10544776                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq             16004                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp            16004                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq          225725488                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp         225725488                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq        7348883                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side    686719601                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side     12534504                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total               699254105                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side  29137487104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side    267413504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total              29404900608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                         679876232                       # Total snoops (count)
system.l2bar.snoopTraffic                 43265767040                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples          912966607                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.003883                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.062189                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                909421985     99.61%     99.61% # Request fanout histogram
system.l2bar.snoop_fanout::1                  3544620      0.39%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        2      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bar.snoop_fanout::total            912966607                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy         918918132000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy         12535008000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy        686704110998                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 223910085674000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 223910085674000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 223910085674000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 223910085674000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
