#-----------------------------------------------------------
# xsim v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Jan 19 07:41:34 2021
# Process ID: 10657
# Current directory: /home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-add/sol1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/Testbench_add/xsim_script.tcl}
# Log file: /home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-add/sol1/sim/verilog/xsim.log
# Journal file: /home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-add/sol1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/Testbench_add/xsim_script.tcl
# xsim {Testbench_add} -autoloadwcfg -tclbatch {Testbench_add.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source Testbench_add.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "113000"
// RTL Simulation : 1 / 1 [n/a] @ "173000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 192500 ps : File "/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-add/sol1/sim/verilog/Testbench_add.autotb.v" Line 386
## quit
INFO: [Common 17-206] Exiting xsim at Tue Jan 19 07:41:48 2021...
