`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Jan 27 2021 14:01:43 KST (Jan 27 2021 05:01:43 UTC)

module cache_Mul2i10u16_4_1(in1, out1, clk);
  input [15:0] in1;
  input clk;
  output [19:0] out1;
  wire [15:0] in1;
  wire clk;
  wire [19:0] out1;
  wire asc001_3_, asc001_4_, asc001_5_, asc001_6_, asc001_7_,
       asc001_8_, asc001_9_, asc001_10_;
  wire asc001_11_, asc001_12_, asc001_13_, asc001_14_, asc001_15_,
       const_mul_20_8_n_0, const_mul_20_8_n_2, const_mul_20_8_n_3;
  wire const_mul_20_8_n_4, const_mul_20_8_n_5, const_mul_20_8_n_6,
       const_mul_20_8_n_8, const_mul_20_8_n_9, const_mul_20_8_n_14,
       const_mul_20_8_n_15, const_mul_20_8_n_17;
  wire const_mul_20_8_n_19, const_mul_20_8_n_21, const_mul_20_8_n_23,
       const_mul_20_8_n_25, const_mul_20_8_n_27, const_mul_20_8_n_29,
       const_mul_20_8_n_31, const_mul_20_8_n_33;
  wire const_mul_20_8_n_35, const_mul_20_8_n_37, n_12, n_18, n_22,
       n_23, n_39;
  assign out1[0] = 1'b0;
  MXI2XL const_mul_20_8_g2(.A (const_mul_20_8_n_2), .B (in1[2]), .S0
       (in1[4]), .Y (const_mul_20_8_n_0));
  ADDHX1 const_mul_20_8_g313(.A (n_23), .B (const_mul_20_8_n_37), .CO
       (out1[19]), .S (out1[18]));
  ADDHX1 const_mul_20_8_g314(.A (n_22), .B (const_mul_20_8_n_35), .CO
       (const_mul_20_8_n_37), .S (out1[17]));
  ADDFX1 const_mul_20_8_g315(.A (n_12), .B (n_18), .CI (n_23), .CO
       (const_mul_20_8_n_35), .S (out1[16]));
  ADDFX1 const_mul_20_8_g316(.A (const_mul_20_8_n_31), .B (in1[12]),
       .CI (in1[14]), .CO (const_mul_20_8_n_33), .S (asc001_15_));
  ADDFX1 const_mul_20_8_g317(.A (const_mul_20_8_n_29), .B (in1[11]),
       .CI (in1[13]), .CO (const_mul_20_8_n_31), .S (asc001_14_));
  ADDFX1 const_mul_20_8_g318(.A (const_mul_20_8_n_27), .B (in1[10]),
       .CI (in1[12]), .CO (const_mul_20_8_n_29), .S (asc001_13_));
  ADDFX1 const_mul_20_8_g319(.A (const_mul_20_8_n_25), .B (in1[9]), .CI
       (in1[11]), .CO (const_mul_20_8_n_27), .S (asc001_12_));
  ADDFX1 const_mul_20_8_g320(.A (const_mul_20_8_n_23), .B (in1[8]), .CI
       (in1[10]), .CO (const_mul_20_8_n_25), .S (asc001_11_));
  ADDFX1 const_mul_20_8_g321(.A (const_mul_20_8_n_21), .B (in1[7]), .CI
       (in1[9]), .CO (const_mul_20_8_n_23), .S (asc001_10_));
  ADDFX1 const_mul_20_8_g322(.A (const_mul_20_8_n_19), .B (in1[6]), .CI
       (in1[8]), .CO (const_mul_20_8_n_21), .S (asc001_9_));
  ADDFX1 const_mul_20_8_g323(.A (const_mul_20_8_n_17), .B (in1[5]), .CI
       (in1[7]), .CO (const_mul_20_8_n_19), .S (asc001_8_));
  ADDFX1 const_mul_20_8_g324(.A (const_mul_20_8_n_15), .B (in1[4]), .CI
       (in1[6]), .CO (const_mul_20_8_n_17), .S (asc001_7_));
  ADDFX1 const_mul_20_8_g325(.A (const_mul_20_8_n_14), .B (in1[3]), .CI
       (in1[5]), .CO (const_mul_20_8_n_15), .S (asc001_6_));
  OAI21X1 const_mul_20_8_g326(.A0 (const_mul_20_8_n_6), .A1 (n_39), .B0
       (const_mul_20_8_n_4), .Y (const_mul_20_8_n_14));
  XNOR2X1 const_mul_20_8_g327(.A (const_mul_20_8_n_0), .B (n_39), .Y
       (asc001_5_));
  XNOR2X1 const_mul_20_8_g329(.A (const_mul_20_8_n_3), .B
       (const_mul_20_8_n_9), .Y (asc001_4_));
  ADDHX1 const_mul_20_8_g331(.A (in1[3]), .B (in1[1]), .CO
       (const_mul_20_8_n_8), .S (const_mul_20_8_n_9));
  MXI2XL const_mul_20_8_g333(.A (const_mul_20_8_n_2), .B (in1[2]), .S0
       (in1[0]), .Y (asc001_3_));
  NOR2X1 const_mul_20_8_g334(.A (in1[4]), .B (in1[2]), .Y
       (const_mul_20_8_n_6));
  NOR2X1 const_mul_20_8_g335(.A (in1[3]), .B (in1[1]), .Y
       (const_mul_20_8_n_5));
  NAND2X1 const_mul_20_8_g336(.A (in1[4]), .B (in1[2]), .Y
       (const_mul_20_8_n_4));
  NAND2X1 const_mul_20_8_g337(.A (in1[2]), .B (in1[0]), .Y
       (const_mul_20_8_n_3));
  INVX1 const_mul_20_8_g338(.A (in1[2]), .Y (const_mul_20_8_n_2));
  DFFHQX1 out1_11_L0(.CK (clk), .D (asc001_8_), .Q (out1[8]));
  DFFQXL retime_s1_5_reg(.CK (clk), .D (asc001_15_), .Q (out1[15]));
  DFFHQX1 out1_6_L0(.CK (clk), .D (asc001_13_), .Q (out1[13]));
  DFFHQX1 out1_7_L0(.CK (clk), .D (asc001_12_), .Q (out1[12]));
  DFFHQX1 out1_8_L0(.CK (clk), .D (asc001_11_), .Q (out1[11]));
  DFFHQX1 retime_s1_1_reg(.CK (clk), .D (in1[15]), .Q (n_23));
  DFFHQX1 out1_9_L0(.CK (clk), .D (asc001_10_), .Q (out1[10]));
  DFFHQX1 out1_10_L0(.CK (clk), .D (asc001_9_), .Q (out1[9]));
  DFFQXL out1_5_L0(.CK (clk), .D (asc001_14_), .Q (out1[14]));
  DFFHQX1 out1_12_L0(.CK (clk), .D (asc001_7_), .Q (out1[7]));
  DFFHQX1 out1_13_L0(.CK (clk), .D (asc001_6_), .Q (out1[6]));
  DFFHQX1 out1_14_L0(.CK (clk), .D (asc001_5_), .Q (out1[5]));
  DFFHQX1 out1_15_L0(.CK (clk), .D (asc001_4_), .Q (out1[4]));
  DFFHQX1 out1_16_L0(.CK (clk), .D (asc001_3_), .Q (out1[3]));
  DFFHQX1 out1_17_L0(.CK (clk), .D (in1[1]), .Q (out1[2]));
  DFFHQX1 out1_18_L0(.CK (clk), .D (in1[0]), .Q (out1[1]));
  DFFHQX1 retime_s1_2_reg(.CK (clk), .D (in1[14]), .Q (n_22));
  DFFHQX1 retime_s1_3_reg(.CK (clk), .D (in1[13]), .Q (n_18));
  DFFQXL retime_s1_4_reg(.CK (clk), .D (const_mul_20_8_n_33), .Q
       (n_12));
  AOI2BB1X1 g2(.A0N (const_mul_20_8_n_3), .A1N (const_mul_20_8_n_5),
       .B0 (const_mul_20_8_n_8), .Y (n_39));
endmodule


