// Seed: 384293478
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input tri id_2,
    output tri id_3
);
  logic id_5;
  ;
  module_2 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_3
  );
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output tri id_2,
    input wand id_3,
    output logic id_4,
    input wor id_5,
    output tri id_6
);
  always @(posedge 1 or posedge id_5) id_4 <= #1 id_0;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_2
  );
endmodule
module module_2 (
    input supply0 id_0,
    input wor id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri1 id_4,
    output tri1 id_5
);
endmodule
