```json
{
  "section_title": "4.1 Problem formulation",
  "section_purpose": "To define the precise input-output format for the GNN-based SAT solving task, establishing what type of circuit representation the model expects and what predictions it needs to make.",
  "key_points": [
    "The input is a Directed Acyclic Graph (DAG) representing a digital circuit composed only of AND gates and NOT gates.",
    "Each node in the DAG has a one-hot feature vector indicating its type: primary input, AND gate, or NOT gate.",
    "The formal problem input is defined as G = <V_G, N_G, E_G>, where V_G are nodes, N_G maps nodes to types, and E_G are directed edges representing wire connections.",
    "The output is a binary (0-1) assignment for each circuit input node, denoted as L ∈ {0,1}^i, where i is the number of inputs.",
    "Training instances are pairs (G, L), where L assignments are generated by an external SAT solver serving as an oracle."
  ],
  "technical_details": {
    "algorithms": [],
    "formulas": ["Input defined as G = <V_G, N_G, E_G>", "Output assignments denoted as L ∈ {0,1}^i where i is number of circuit inputs"],
    "architectures": [],
    "hyperparameters": {},
    "datasets": ["Data instances are in form (G, L) where L comes from external SAT solver oracle"]
  },
  "dependencies": ["Section 2 (Background on SAT and circuits)", "Section 2.3 (Solving Circuit-SAT with GNNs)"],
  "reproducibility_notes": ["Must use DAG representation of circuits", "Only AND and NOT gates allowed", "Node types encoded as one-hot vectors: primary input, AND gate, NOT gate", "Training data requires oracle SAT solver to generate ground truth assignments L"]
}
```