Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Sep 23 17:13:11 2020
| Host              : torreys.colorado.edu running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing_summary -file ./report/my_prj_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 79 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 1214 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.622        0.000                      0                 2298        0.039        0.000                      0                 2298        1.810        0.000                       0                  2376  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.085}        4.170           239.808         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.622        0.000                      0                 2298        0.039        0.000                      0                 2298        1.810        0.000                       0                  2376  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.810ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_8_reg_2133_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.170ns  (ap_clk rise@4.170ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.436ns (12.351%)  route 3.094ns (87.649%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 4.196 - 4.170 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.036     0.036    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/ap_clk
    SLICE_X44Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]/Q
                         net (fo=161, routed)         2.778     2.910    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]_0[4]
    SLICE_X27Y100        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     2.973 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/i___14_rep__35/O
                         net (fo=1, routed)           0.015     2.988    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_9_reg_2152_reg[0]_1[4]
    SLICE_X27Y100        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[5])
                                                      0.130     3.118 f  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/i__i_3/CO[5]
                         net (fo=2, routed)           0.219     3.337    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/icmp_ln1497_5_fu_658_p2
    SLICE_X27Y98         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.147     3.484 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/i_/O
                         net (fo=1, routed)           0.082     3.566    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/i__n_0
    SLICE_X27Y98         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_8_reg_2133_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.170     4.170 r  
                                                      0.000     4.170 r  ap_clk (IN)
                         net (fo=2375, unset)         0.026     4.196    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/ap_clk
    SLICE_X27Y98         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_8_reg_2133_reg[0]/C
                         clock pessimism              0.000     4.196    
                         clock uncertainty           -0.035     4.161    
    SLICE_X27Y98         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     4.188    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_8_reg_2133_reg[0]
  -------------------------------------------------------------------
                         required time                          4.188    
                         arrival time                          -3.566    
  -------------------------------------------------------------------
                         slack                                  0.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_6020/activation_leaf_0_1_reg_2082_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_6020/select_ln101_3_reg_2295_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.060ns (65.217%)  route 0.032ns (34.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_6020/ap_clk
    SLICE_X32Y93         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_6020/activation_leaf_0_1_reg_2082_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 f  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_6020/activation_leaf_0_1_reg_2082_reg[0]/Q
                         net (fo=4, routed)           0.025     0.076    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_6020/activation_leaf_0_1_reg_2082
    SLICE_X32Y93         LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     0.097 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_6020/select_ln101_3_reg_2295[2]_i_1__68/O
                         net (fo=1, routed)           0.007     0.104    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_6020/select_ln101_3_fu_1831_p3[2]
    SLICE_X32Y93         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_6020/select_ln101_3_reg_2295_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_6020/ap_clk
    SLICE_X32Y93         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_6020/select_ln101_3_reg_2295_reg[2]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y93         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_6020/select_ln101_3_reg_2295_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.085 }
Period(ns):         4.170
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         4.170       3.620      SLICE_X54Y24  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.085       1.810      SLICE_X54Y24  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.085       1.810      SLICE_X54Y24  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C



