INFO: [VRFC 10-163] Analyzing VHDL file "/home/atharva/Documents/vivado/Demo/Demo.srcs/sources_1/new/FullAdderTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdderTop'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/atharva/Documents/vivado/Demo/Demo.srcs/sources_1/new/halfAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'halfAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/atharva/Documents/vivado/Demo/Demo.srcs/sim_1/new/fullAdderSim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fullAdderSim'
