// Seed: 1157730213
module module_0 (
    input wire id_0
);
  wire id_2;
  assign module_1.type_6 = 0;
  wire id_3;
  assign module_2.id_1 = 0;
  wire id_4, id_5;
  wand id_6 = 1;
endmodule
module module_1 (
    output wor id_0,
    output tri id_1,
    input supply1 id_2,
    input tri1 id_3
);
  assign id_1 = id_2;
  module_0 modCall_1 (id_2);
endmodule
macromodule module_2 (
    input wor id_0,
    output supply0 id_1,
    input supply0 id_2,
    input wire id_3,
    output supply1 id_4,
    output wor id_5,
    input tri0 id_6
    , id_10,
    input supply1 id_7,
    input supply1 id_8
    , id_11
);
  wire id_12, id_13, id_14;
  assign id_4 = id_12;
  uwire id_15, id_16, id_17;
  assign id_15 = 1;
  module_0 modCall_1 (id_0);
endmodule
