\hypertarget{struct_a_d_c___common___type_def}{}\section{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def Struct Reference}
\label{struct_a_d_c___common___type_def}\index{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{C\+SR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{C\+CR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___common___type_def_a6f7399bf70f677ef5de46a3038f414e1}{C\+DR}
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}!C\+CR@{C\+CR}}
\index{C\+CR@{C\+CR}!A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+CR}{CCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def\+::\+C\+CR}\hypertarget{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{}\label{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}
A\+DC common control register, Address offset\+: A\+D\+C1 base address + 0x304 \index{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}!C\+DR@{C\+DR}}
\index{C\+DR@{C\+DR}!A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+DR}{CDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def\+::\+C\+DR}\hypertarget{struct_a_d_c___common___type_def_a6f7399bf70f677ef5de46a3038f414e1}{}\label{struct_a_d_c___common___type_def_a6f7399bf70f677ef5de46a3038f414e1}
A\+DC common regular data register for dual A\+ND triple modes, Address offset\+: A\+D\+C1 base address + 0x308 \index{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}!C\+SR@{C\+SR}}
\index{C\+SR@{C\+SR}!A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+SR}{CSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def\+::\+C\+SR}\hypertarget{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{}\label{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}
A\+DC Common status register, Address offset\+: A\+D\+C1 base address + 0x300 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
