NDFramePage.OnPageTitleLoaded("File3:mvau_tb_v3.sv","mvau_tb_v3.sv");NDSummary.OnSummaryLoaded("File3:mvau_tb_v3.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Initial blocks","Initial"],["Module","Module"],["Signals","Signal"]],[[291,0,3,"Module","Module"],[292,0,5,"<span class=\"Qualifier\">mvau_tb_v3.</span>&#8203;sv (testbench)","mvau_tb_v3.sv"],[293,0,3,"Signals","Signals"],[294,0,6,"aresetn","aresetn"],[295,0,6,"rready","rready"],[296,0,6,"wready","wready"],[297,0,6,"out_v","out_v"],[298,0,6,"out","out"],[299,0,6,"out_packed","out_packed"],[300,0,6,"in_v","in_v"],[301,0,6,"in_mat","in_mat"],[302,0,6,"in","in"],[303,0,6,"mvau_beh","mvau_beh"],[304,0,6,"test_count","test_count"],[305,0,6,"latency","latency"],[306,0,6,"sim_start","sim_start"],[307,0,6,"do_comp","do_comp"],[308,0,3,"Initial blocks","Initial_blocks"],[309,0,4,"CLK_RST_GEN","CLK_RST_GEN"],[310,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[311,0,0,"CLK_GEN","CLK_GEN"],[312,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[313,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[314,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[315,0,2,"CALC_LATENCY","CALC_LATENCY"],[316,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[317,0,1,"Input Ready","Input_Ready"],[318,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(3)"],[319,0,0,"Counters","Counters"],[320,0,0,"INP_GEN","INP_GEN"]]);