<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c - functions</title>
  <link rel="stylesheet" type="text/css" href="../../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/display/amdgpu_dm</a> - amdgpu_dm.c<span style="font-size: 80%;"> (<a href="amdgpu_dm.c.gcov.html">source</a> / functions)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">3980</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-30 20:32:10</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">170</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <center>
  <table width="60%" cellpadding=1 cellspacing=1 border=0>
    <tr><td><br></td></tr>
    <tr>
      <td width="80%" class="tableHead">Function Name <span class="tableHeadSort"><img src="../../../../../../glass.png" width=10 height=14 alt="Sort by function name" title="Sort by function name" border=0></span></td>
      <td width="20%" class="tableHead">Hit count <span class="tableHeadSort"><a href="amdgpu_dm.c.func-sort-c.html"><img src="../../../../../../updown.png" width=10 height=14 alt="Sort by hit count" title="Sort by hit count" border=0></a></span></td>
    </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#9301">add_affected_mst_dsc_crtcs</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#6754">add_fs_modes</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#5118">adjust_colour_depth_from_display_info.isra.37</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#9353">amdgpu_dm_atomic_check</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#7980">amdgpu_dm_atomic_commit_tail</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#910">amdgpu_dm_audio_component_bind</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#870">amdgpu_dm_audio_component_get_eld</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#924">amdgpu_dm_audio_component_unbind</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#991">amdgpu_dm_audio_eld_notify.isra.45</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#973">amdgpu_dm_audio_fini</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#941">amdgpu_dm_audio_init</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#4028">amdgpu_dm_backlight_get_brightness</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#4002">amdgpu_dm_backlight_get_level</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#3951">amdgpu_dm_backlight_set_level</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#3986">amdgpu_dm_backlight_update_status</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#7883">amdgpu_dm_commit_audio</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#7504">amdgpu_dm_commit_cursors.isra.53</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#7519">amdgpu_dm_commit_planes</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#2339">amdgpu_dm_commit_zero_streams</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#6616">amdgpu_dm_connector_add_common_modes</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#6830">amdgpu_dm_connector_add_freesync_modes</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#6311">amdgpu_dm_connector_atomic_check</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#6041">amdgpu_dm_connector_atomic_duplicate_state</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#5916">amdgpu_dm_connector_atomic_get_property</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#5861">amdgpu_dm_connector_atomic_set_property</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#6708">amdgpu_dm_connector_ddc_get_modes</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#5968">amdgpu_dm_connector_destroy</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#5836">amdgpu_dm_connector_detect</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#6012">amdgpu_dm_connector_funcs_reset</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#6844">amdgpu_dm_connector_get_modes</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#7030">amdgpu_dm_connector_init</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#6866">amdgpu_dm_connector_init_helper</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#6066">amdgpu_dm_connector_late_register</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#6211">amdgpu_dm_connector_mode_valid</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#5961">amdgpu_dm_connector_unregister</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#6593">amdgpu_dm_create_common_mode</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#1864">amdgpu_dm_dmub_reg_read</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#1871">amdgpu_dm_dmub_reg_write</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#1662">amdgpu_dm_early_fini</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#4610">amdgpu_dm_encoder_destroy</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#7119">amdgpu_dm_encoder_init</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#830">amdgpu_dm_fbc_init</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#2432">amdgpu_dm_find_first_crtc_matching_connector</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#1671">amdgpu_dm_fini</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#7100">amdgpu_dm_get_encoder_crtc_mask</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#6563">amdgpu_dm_get_native_mode</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#7474">amdgpu_dm_handle_vrr_transition</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#6993">amdgpu_dm_i2c_func</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#6958">amdgpu_dm_i2c_xfer</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#1369">amdgpu_dm_init</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#4147">amdgpu_dm_initialize_drm_device</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#3810">amdgpu_dm_mode_config_init</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#10158">amdgpu_dm_process_dmub_aux_transfer_sync</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#4049">amdgpu_dm_register_backlight_device</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#2204">amdgpu_dm_smu_write_watermarks_table</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#10069">amdgpu_dm_trigger_timing_sync</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#2881">amdgpu_dm_update_connector_after_detect</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#9952">amdgpu_dm_update_freesync_caps</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#6678">amdgpu_set_panel_orientation</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#5548">apply_dsc_policy_for_edp.isra.59</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#5607">apply_dsc_policy_for_stream</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#10208">check_seamless_boot_capability</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#3936">convert_brightness_to_user</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#5007">convert_color_depth_from_display_info</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#6375">convert_dc_color_depth_into_bpc</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#6105">create_eml_sink</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#5335">create_fake_sink.isra.46</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#7004">create_i2c.isra.56</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#5683">create_stream_for_sink</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#6159">create_validate_stream_for_sink</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#3433">dce110_register_irq_handlers</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#3538">dcn10_register_irq_handlers</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#5319">decide_crtc_timing_for_drm_display_mode</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#2093">detect_mst_link_for_all_connectors</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#3794">dm_atomic_destroy_state</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#3771">dm_atomic_duplicate_state</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#3732">dm_atomic_get_state</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#4423">dm_bandwidth_update</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#9242">dm_check_crtc_cursor.isra.49</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#8997">dm_check_cursor_fb</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#303">dm_check_soft_reset</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#258">dm_crtc_get_scanoutpos</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#516">dm_crtc_high_irq</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#1003">dm_dmub_hw_init</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#1146">dm_dmub_hw_resume</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#741">dm_dmub_outbox1_low_irq</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#1879">dm_dmub_sw_init</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#4471">dm_early_init</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#9785">dm_edid_parser_send_cea.isra.61</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#5389">dm_enable_per_frame_crtc_master_sync</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#6396">dm_encoder_helper_atomic_check</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#6370">dm_encoder_helper_disable</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#8400">dm_force_atomic_commit</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#2532">dm_gpureset_commit_state.isra.44</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#2305">dm_gpureset_toggle_interrupts</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#1227">dm_handle_hpd_rx_offload_work</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#712">dm_handle_hpd_work</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#3091">dm_handle_mst_sideband_msg</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#2293">dm_hw_fini</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#2275">dm_hw_init</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#291">dm_is_idle</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#2123">dm_late_init</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#353">dm_pflip_high_irq</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#10101">dm_read_reg_func</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#8460">dm_restore_drm_connector_state</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#2572">dm_resume</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#814">dm_set_clockgating_state</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#820">dm_set_powergating_state</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#1317">dm_should_disable_stutter</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#308">dm_soft_reset</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#2393">dm_suspend</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#2072">dm_sw_fini</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#2060">dm_sw_init</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#8629">dm_update_crtc_state</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#6449">dm_update_mst_vcpi_slots_for_dsc</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#7185">dm_update_pflip_irq_state.isra.52</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#9058">dm_update_plane_state</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#241">dm_vblank_get_counter</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#450">dm_vupdate_high_irq</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#297">dm_wait_for_idle</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#10088">dm_write_reg_func</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#622">dmub_aux_setconfig_callback</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#639">dmub_hpd_callback</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#8491">do_aquire_global_lock.isra.55</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#2450">emulated_link_detect</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#5253">fill_audio_info</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#4865">fill_dc_dirty_rects.isra.51</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#4781">fill_dc_plane_attributes</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#4665">fill_dc_plane_info_and_addr</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#6251">fill_hdr_info_packet</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#5154">fill_stream_properties_from_drm_display_mode.isra.57</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#315">get_crtc_by_otg_inst</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#8538">get_freesync_config_for_crtc.isra.54</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#5449">get_highest_refresh_rate_mode</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#6100">get_modes</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#5076">get_output_color_space.isra.42</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#3083">handle_hpd_irq</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#3023">handle_hpd_irq_helper</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#3188">handle_hpd_rx_irq</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#1276">hpd_rx_irq_create_workqueue.isra.48</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#2383">hpd_rx_irq_work_suspend.isra.47</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#4076">initialize_plane</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#335">is_dc_timing_adjust_needed</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#9766">is_dp_capable_without_timing_msa.isra.60</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#6741">is_duplicate_mode</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#5501">is_freesync_video_mode</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#7199">is_scaling_state_different</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#8586">is_timing_unchanged_for_freesync</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#1753">load_dmcu_fw</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#7143">manage_dm_interrupts</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#1172">mmhub_read_system_context</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#9899">parse_edid_cea.isra.63</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#9842">parse_edid_cea_dmcu.isra.62</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#9883">parse_edid_cea_dmub</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#9911">parse_hdmi_amd_vsdb</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#7311">prepare_flip_isr</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#4117">register_backlight_device</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#3306">register_hpd_handlers</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#3691">register_outbox_irq_handlers</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#2169">s3_handle_mst</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#3169">schedule_hpd_rx_offload_work</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#5366">set_master_stream</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#8893">should_reset_plane.isra.40</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#6527">to_drm_connector_type</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#2809">update_connector_ext_caps</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#5529">update_dsc_caps.isra.58</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#7329">update_freesync_state_on_stream</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#7411">update_stream_irq_parameters.isra.50</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#4951">update_stream_scaling_settings</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="amdgpu_dm.c.gcov.html#179">update_subconnector_property</a></td>
              <td class="coverFnLo">0</td>
            </tr>
  </table>
  <br>
  </center>
  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
