# COL216-Assignment-8

This assignment involved implementing a pipelined MIPS processor in C++ which supports stalling in case of hazards. The instruction set supported is a small subset of the actual ISA. 
