# do /home/borg/Z01.1--Dio/Projetos/F-Computador/Z01-Simulator-RTL/do/sim.do
# 1
# 1
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:36:47 on May 06,2022
# vcom -reportprogress 300 -work work ../../B-LogicaCombinacional/src/And16.vhd ../../B-LogicaCombinacional/src/BarrelShifter16.vhd ../../B-LogicaCombinacional/src/ConceitoA.vhd ../../B-LogicaCombinacional/src/DMux2Way.vhd ../../B-LogicaCombinacional/src/DMux4Way.vhd ../../B-LogicaCombinacional/src/DMux8Way.vhd ../../B-LogicaCombinacional/src/Mux16.vhd ../../B-LogicaCombinacional/src/Mux2Way.vhd ../../B-LogicaCombinacional/src/Mux4Way.vhd ../../B-LogicaCombinacional/src/Mux4Way16.vhd ../../B-LogicaCombinacional/src/Mux8Way.vhd ../../B-LogicaCombinacional/src/Mux8Way16.vhd ../../B-LogicaCombinacional/src/Nand2.vhd ../../B-LogicaCombinacional/src/Nor8Way.vhd ../../B-LogicaCombinacional/src/Not16.vhd ../../B-LogicaCombinacional/src/Or16.vhd ../../B-LogicaCombinacional/src/Or8Way.vhd ../../B-LogicaCombinacional/src/TopLevel.vhd ../../B-LogicaCombinacional/src/binarioToBcd.vhd ../../B-LogicaCombinacional/src/circuito.vhd ../../B-LogicaCombinacional/src/detectorDeMoedas.vhd ../../B-LogicaCombinacional/src/impressora.vhd ../../B-LogicaCombinacional/src/sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity And16
# -- Compiling architecture arch of And16
# -- Loading package NUMERIC_STD
# -- Compiling entity BarrelShifter16
# -- Compiling architecture rtl of BarrelShifter16
# -- Compiling entity ConceitoA
# -- Compiling architecture rtl of ConceitoA
# -- Compiling entity DMux2Way
# -- Compiling architecture rtl of DMux2Way
# -- Compiling entity DMux4Way
# -- Compiling architecture rtl of DMux4Way
# -- Compiling entity DMux8Way
# -- Compiling architecture arch of DMux8Way
# -- Compiling entity Mux16
# -- Compiling architecture arch of Mux16
# -- Compiling entity Mux2Way
# -- Compiling architecture arch of Mux2Way
# -- Compiling entity Mux4Way
# -- Compiling architecture arch of Mux4Way
# -- Compiling entity Mux4Way16
# -- Compiling architecture arch of Mux4Way16
# -- Compiling entity Mux8Way
# -- Compiling architecture arch of Mux8Way
# -- Compiling entity Mux8Way16
# -- Compiling architecture arch of Mux8Way16
# -- Compiling entity Nand2
# -- Compiling architecture rtl of Nand2
# -- Compiling entity Nor8Way
# -- Compiling architecture arch of Nor8Way
# -- Compiling entity Not16
# -- Compiling architecture arch of Not16
# -- Compiling entity Or16
# -- Compiling architecture arch of Or16
# -- Compiling entity Or8Way
# -- Compiling architecture arch of Or8Way
# -- Compiling entity TopLevel
# -- Compiling architecture rtl of TopLevel
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity binarioToBcd
# -- Compiling architecture behaviour of binarioToBcd
# -- Compiling entity circuito
# -- Compiling architecture arch of circuito
# -- Compiling entity detectorDeMoedas
# -- Compiling architecture arch of detectorDeMoedas
# -- Compiling entity impressora
# -- Compiling architecture arch of impressora
# -- Compiling entity sevenSeg
# -- Compiling architecture arch of sevenSeg
# End time: 09:36:47 on May 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:36:47 on May 06,2022
# vcom -reportprogress 300 -work work ../../C-UnidadeLogicaAritmetica/src/ALU.vhd ../../C-UnidadeLogicaAritmetica/src/Add16.vhd ../../C-UnidadeLogicaAritmetica/src/FullAdder.vhd ../../C-UnidadeLogicaAritmetica/src/HalfAdder.vhd ../../C-UnidadeLogicaAritmetica/src/Inc16.vhd ../../C-UnidadeLogicaAritmetica/src/TopLevel.vhd ../../C-UnidadeLogicaAritmetica/src/comparador16.vhd ../../C-UnidadeLogicaAritmetica/src/inversor16.vhd ../../C-UnidadeLogicaAritmetica/src/zerador16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU
# -- Compiling architecture rtl of alu
# -- Compiling entity Add16
# -- Compiling architecture rtl of Add16
# -- Compiling entity FullAdder
# -- Compiling architecture rtl of FullAdder
# -- Compiling entity HalfAdder
# -- Compiling architecture rtl of HalfAdder
# -- Compiling entity Inc16
# -- Compiling architecture rtl of Inc16
# -- Loading package NUMERIC_STD
# -- Compiling entity TopLevel
# -- Compiling architecture rtl of TopLevel
# -- Compiling entity comparador16
# -- Compiling architecture rtl of comparador16
# -- Compiling entity inversor16
# -- Compiling architecture rtl of inversor16
# -- Compiling entity zerador16
# -- Compiling architecture rtl of zerador16
# End time: 09:36:47 on May 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:36:47 on May 06,2022
# vcom -reportprogress 300 -work work ../../D-LogicaSequencial/src/BinaryDigit.vhd ../../D-LogicaSequencial/src/FlipFlopD.vhd ../../D-LogicaSequencial/src/PC.vhd ../../D-LogicaSequencial/src/Ram4K.vhd ../../D-LogicaSequencial/src/Ram512.vhd ../../D-LogicaSequencial/src/Ram64.vhd ../../D-LogicaSequencial/src/Ram8.vhd ../../D-LogicaSequencial/src/Register16.vhd ../../D-LogicaSequencial/src/Register32.vhd ../../D-LogicaSequencial/src/Register64.vhd ../../D-LogicaSequencial/src/Register8.vhd ../../D-LogicaSequencial/src/TopLevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinaryDigit
# -- Compiling architecture arch of BinaryDigit
# -- Compiling entity FlipFlopD
# -- Compiling architecture arch of FlipFlopD
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# -- Compiling entity Ram4K
# -- Compiling architecture arch of Ram4K
# -- Compiling entity Ram512
# -- Compiling architecture arch of Ram512
# -- Compiling entity Ram64
# -- Compiling architecture arch of Ram64
# -- Compiling entity Ram8
# -- Compiling architecture arch of Ram8
# -- Compiling entity Register16
# -- Compiling architecture arch of Register16
# -- Compiling entity Register32
# -- Compiling architecture arch of Register32
# -- Compiling entity Register64
# -- Compiling architecture arch of Register64
# -- Compiling entity Register8
# -- Compiling architecture arch of Register8
# -- Compiling entity TopLevel
# -- Compiling architecture rtl of TopLevel
# End time: 09:36:47 on May 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:36:47 on May 06,2022
# vcom -reportprogress 300 -work work ../src/MemoryIO.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MemoryIO
# -- Compiling architecture logic of MemoryIO
# End time: 09:36:47 on May 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:36:47 on May 06,2022
# vcom -reportprogress 300 -work work ../src/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ControlUnit
# -- Compiling architecture arch of ControlUnit
# End time: 09:36:47 on May 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:36:47 on May 06,2022
# vcom -reportprogress 300 -work work ../src/CPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CPU
# -- Compiling architecture arch of CPU
# ** Error (suppressible): ../src/CPU.vhd(145): (vcom-1141) Identifier "ControUnit" does not identify a component declaration.
# ** Error (suppressible): ../src/CPU.vhd(173): (vcom-1272) Length of expected is 15; length of actual is 16.
# ** Note: ../src/CPU.vhd(174): VHDL Compiler exiting
# End time: 09:36:47 on May 06,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/borg/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro /home/borg/Z01.1--Dio/Projetos/F-Computador/Z01-Simulator-RTL/do/load.do line 9
# /home/borg/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work ../src/CPU.vhd"
