{"Source Block": ["oh/accelerator/hdl/accelerator.v@140:154@HdlStmProcess", "   \n   //#########################\n   //#READBACK WITH PIPELINE\n   //#########################\n   \n   always @ (posedge clk)\n     if(~nreset)\n       s_rr_access    <= 'b0;   \n     else\n       s_rr_access  <= output0_read;\n   \n   always @ (posedge clk)\n     data_out[31:0] <= result[31:0];\t\n\n   emesh2packet #(.AW(32))\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[149, "       s_rr_access  <= output0_read;\n"]], "Add": [[149, "       s_rr_access  <= output_read;\n"]]}}