{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1762828798858 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AXI_PROJECT EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"AXI_PROJECT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1762828798889 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1762828798921 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1762828798921 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1762828799608 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1762828799640 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1762828800565 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1762828800565 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1762828800565 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 1941 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1762828800582 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 1942 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1762828800582 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 1943 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1762828800582 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1762828800582 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1762828800582 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 8 " "No exact pin location assignment(s) for 8 pins of 8 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master0_busy " "Pin master0_busy not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { master0_busy } } } { "../../src/wrapper/alu_master_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/alu_master_system.v" 90 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { master0_busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762828800757 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master0_done " "Pin master0_done not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { master0_done } } } { "../../src/wrapper/alu_master_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/alu_master_system.v" 91 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { master0_done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762828800757 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master1_busy " "Pin master1_busy not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { master1_busy } } } { "../../src/wrapper/alu_master_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/alu_master_system.v" 95 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { master1_busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762828800757 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master1_done " "Pin master1_done not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { master1_done } } } { "../../src/wrapper/alu_master_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/alu_master_system.v" 97 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { master1_done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762828800757 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ARESETN " "Pin ARESETN not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ARESETN } } } { "../../src/wrapper/alu_master_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/alu_master_system.v" 86 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARESETN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762828800757 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master0_start " "Pin master0_start not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { master0_start } } } { "../../src/wrapper/alu_master_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/alu_master_system.v" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { master0_start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762828800757 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACLK " "Pin ACLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ACLK } } } { "../../src/wrapper/alu_master_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/alu_master_system.v" 85 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762828800757 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master1_start " "Pin master1_start not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { master1_start } } } { "../../src/wrapper/alu_master_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/alu_master_system.v" 94 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { master1_start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762828800757 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1762828800757 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "38 " "TimeQuest Timing Analyzer is analyzing 38 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1762828801075 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AXI_PROJECT.sdc " "Synopsys Design Constraints File file not found: 'AXI_PROJECT.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1762828801075 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1762828801091 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1762828801107 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ACLK (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node ACLK (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_master0\|CPU_Controller:u_controller\|current_state.FETCH_OP1 " "Destination node CPU_ALU_Master:u_master0\|CPU_Controller:u_controller\|current_state.FETCH_OP1" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_Controller.v" 54 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_master0\|CPU_Controller:u_controller\|current_state.FETCH_OP2 " "Destination node CPU_ALU_Master:u_master0\|CPU_Controller:u_controller\|current_state.FETCH_OP2" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_Controller.v" 54 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 388 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_master1\|CPU_Controller:u_controller\|current_state.FETCH_OP2 " "Destination node CPU_ALU_Master:u_master1\|CPU_Controller:u_controller\|current_state.FETCH_OP2" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_Controller.v" 54 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 499 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_master1\|CPU_Controller:u_controller\|current_state.FETCH_OP1 " "Destination node CPU_ALU_Master:u_master1\|CPU_Controller:u_controller\|current_state.FETCH_OP1" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_Controller.v" 54 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 500 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_master0\|M_AXI_araddr\[31\] " "Destination node CPU_ALU_Master:u_master0\|M_AXI_araddr\[31\]" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_ALU_Master.v" 146 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_master0|M_AXI_araddr[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_master0\|M_AXI_araddr\[30\] " "Destination node CPU_ALU_Master:u_master0\|M_AXI_araddr\[30\]" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_ALU_Master.v" 146 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_master0|M_AXI_araddr[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1762828801187 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ACLK } } } { "../../src/wrapper/alu_master_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/alu_master_system.v" 85 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762828801187 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_ALU_Master:u_master0\|CPU_Controller:u_controller\|current_state.STORE_RESULT  " "Automatically promoted node CPU_ALU_Master:u_master0\|CPU_Controller:u_controller\|current_state.STORE_RESULT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_master0\|CPU_Controller:u_controller\|done~0 " "Destination node CPU_ALU_Master:u_master0\|CPU_Controller:u_controller\|done~0" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_Controller.v" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_master0|CPU_Controller:u_controller|done~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 649 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_master0\|CPU_Controller:u_controller\|current_state~17 " "Destination node CPU_ALU_Master:u_master0\|CPU_Controller:u_controller\|current_state~17" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_Controller.v" 54 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 659 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_master0\|CPU_Controller:u_controller\|current_state~19 " "Destination node CPU_ALU_Master:u_master0\|CPU_Controller:u_controller\|current_state~19" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_Controller.v" 54 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 661 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_master0\|M_AXI_bready~0 " "Destination node CPU_ALU_Master:u_master0\|M_AXI_bready~0" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_ALU_Master.v" 50 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_master0|M_AXI_bready~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 663 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_master0\|write_addr_sent~1 " "Destination node CPU_ALU_Master:u_master0\|write_addr_sent~1" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_ALU_Master.v" 197 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_master0|write_addr_sent~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 711 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_master0\|M_AXI_awvalid~0 " "Destination node CPU_ALU_Master:u_master0\|M_AXI_awvalid~0" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_ALU_Master.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_master0|M_AXI_awvalid~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 775 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_master0\|M_AXI_wlast~0 " "Destination node CPU_ALU_Master:u_master0\|M_AXI_wlast~0" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_ALU_Master.v" 41 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_master0|M_AXI_wlast~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 807 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_master0\|CPU_Controller:u_controller\|pc\[7\]~90 " "Destination node CPU_ALU_Master:u_master0\|CPU_Controller:u_controller\|pc\[7\]~90" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_Controller.v" 75 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[7]~90 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 882 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_master0\|M_AXI_wdata\[1\]~1 " "Destination node CPU_ALU_Master:u_master0\|M_AXI_wdata\[1\]~1" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_ALU_Master.v" 231 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_master0|M_AXI_wdata[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 896 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_master0\|M_AXI_awaddr\[5\]~1 " "Destination node CPU_ALU_Master:u_master0\|M_AXI_awaddr\[5\]~1" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_ALU_Master.v" 199 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_master0|M_AXI_awaddr[5]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 916 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1762828801187 ""}  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_Controller.v" 54 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762828801187 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_ALU_Master:u_master0\|CPU_Controller:u_controller\|current_state~14  " "Automatically promoted node CPU_ALU_Master:u_master0\|CPU_Controller:u_controller\|current_state~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_master0\|CPU_Controller:u_controller\|current_state~15 " "Destination node CPU_ALU_Master:u_master0\|CPU_Controller:u_controller\|current_state~15" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_Controller.v" 54 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 657 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_master0\|M_AXI_araddr\[4\]~1 " "Destination node CPU_ALU_Master:u_master0\|M_AXI_araddr\[4\]~1" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_ALU_Master.v" 146 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_master0|M_AXI_araddr[4]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 746 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1762828801187 ""}  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_Controller.v" 54 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 656 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762828801187 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AXI_Interconnect_Full:u_interconnect\|Controller:Read_controller\|LessThan6~0  " "Automatically promoted node AXI_Interconnect_Full:u_interconnect\|Controller:Read_controller\|LessThan6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AXI_Interconnect_Full:u_interconnect\|Controller:Read_controller\|Selector8~0 " "Destination node AXI_Interconnect_Full:u_interconnect\|Controller:Read_controller\|Selector8~0" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/Controller.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/read/Controller.v" 284 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|Selector8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 686 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AXI_Interconnect_Full:u_interconnect\|Controller:Read_controller\|Selector13~0 " "Destination node AXI_Interconnect_Full:u_interconnect\|Controller:Read_controller\|Selector13~0" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/Controller.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/read/Controller.v" 408 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|Selector13~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 719 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Simple_Memory_Slave:u_slave0\|always3~0 " "Destination node Simple_Memory_Slave:u_slave0\|always3~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Simple_Memory_Slave:u_slave0|always3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 749 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Simple_Memory_Slave:u_slave0\|always3~1 " "Destination node Simple_Memory_Slave:u_slave0\|always3~1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Simple_Memory_Slave:u_slave0|always3~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 764 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AXI_Interconnect_Full:u_interconnect\|Controller:Read_controller\|Selector11~1 " "Destination node AXI_Interconnect_Full:u_interconnect\|Controller:Read_controller\|Selector11~1" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/Controller.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/read/Controller.v" 408 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|Selector11~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 767 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AXI_Interconnect_Full:u_interconnect\|Controller:Read_controller\|Selector6~1 " "Destination node AXI_Interconnect_Full:u_interconnect\|Controller:Read_controller\|Selector6~1" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/Controller.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/read/Controller.v" 284 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|Selector6~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 802 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1762828801187 ""}  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/Controller.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/read/Controller.v" 160 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|LessThan6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 685 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762828801187 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_ALU_Master:u_master1\|CPU_Controller:u_controller\|current_state~14  " "Automatically promoted node CPU_ALU_Master:u_master1\|CPU_Controller:u_controller\|current_state~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_master1\|CPU_Controller:u_controller\|current_state~15 " "Destination node CPU_ALU_Master:u_master1\|CPU_Controller:u_controller\|current_state~15" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_Controller.v" 54 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 671 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_master1\|M_AXI_araddr\[4\]~1 " "Destination node CPU_ALU_Master:u_master1\|M_AXI_araddr\[4\]~1" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_ALU_Master.v" 146 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_master1|M_AXI_araddr[4]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 923 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1762828801187 ""}  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_Controller.v" 54 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 670 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762828801187 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ARESETN (placed in PIN C13 (CLK10, LVDSCLK5n, Input)) " "Automatically promoted node ARESETN (placed in PIN C13 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_master0\|M_AXI_bready " "Destination node CPU_ALU_Master:u_master0\|M_AXI_bready" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_ALU_Master.v" 50 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_master0|M_AXI_bready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 433 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_master0\|M_AXI_arvalid " "Destination node CPU_ALU_Master:u_master0\|M_AXI_arvalid" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_ALU_Master.v" 64 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_master0|M_AXI_arvalid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_master1\|M_AXI_arvalid " "Destination node CPU_ALU_Master:u_master1\|M_AXI_arvalid" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_ALU_Master.v" 64 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_master1|M_AXI_arvalid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 512 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_master1\|M_AXI_rready " "Destination node CPU_ALU_Master:u_master1\|M_AXI_rready" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_ALU_Master.v" 75 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_master1|M_AXI_rready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 515 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Simple_Memory_Slave:u_slave0\|S_AXI_rvalid " "Destination node Simple_Memory_Slave:u_slave0\|S_AXI_rvalid" {  } { { "../../Slave_Memory/Simple_Memory_Slave.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Slave_Memory/Simple_Memory_Slave.v" 69 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Simple_Memory_Slave:u_slave0|S_AXI_rvalid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Simple_Memory_Slave:u_slave1\|S_AXI_rvalid " "Destination node Simple_Memory_Slave:u_slave1\|S_AXI_rvalid" {  } { { "../../Slave_Memory/Simple_Memory_Slave.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Slave_Memory/Simple_Memory_Slave.v" 69 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Simple_Memory_Slave:u_slave1|S_AXI_rvalid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 442 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Simple_Memory_Slave:u_slave2\|S_AXI_rvalid " "Destination node Simple_Memory_Slave:u_slave2\|S_AXI_rvalid" {  } { { "../../Slave_Memory/Simple_Memory_Slave.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Slave_Memory/Simple_Memory_Slave.v" 69 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Simple_Memory_Slave:u_slave2|S_AXI_rvalid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Simple_Memory_Slave:u_slave3\|S_AXI_rvalid " "Destination node Simple_Memory_Slave:u_slave3\|S_AXI_rvalid" {  } { { "../../Slave_Memory/Simple_Memory_Slave.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Slave_Memory/Simple_Memory_Slave.v" 69 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Simple_Memory_Slave:u_slave3|S_AXI_rvalid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_master0\|M_AXI_rready " "Destination node CPU_ALU_Master:u_master0\|M_AXI_rready" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_ALU_Master.v" 75 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_master0|M_AXI_rready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 428 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU_Master:u_master0\|M_AXI_wlast " "Destination node CPU_ALU_Master:u_master0\|M_AXI_wlast" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_ALU_Master.v" 41 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_ALU_Master:u_master0|M_AXI_wlast } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762828801187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1762828801187 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1762828801187 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ARESETN } } } { "../../src/wrapper/alu_master_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/alu_master_system.v" 86 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARESETN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762828801187 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1762828801411 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1762828801427 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1762828801427 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1762828801427 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1762828801432 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1762828801432 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1762828801432 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1762828801432 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1762828801432 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1762828801432 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1762828801432 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 3.3V 2 4 0 " "Number of I/O pins in group: 6 (unused VREF, 3.3V VCCIO, 2 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1762828801432 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1762828801432 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1762828801432 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762828801443 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762828801443 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762828801443 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762828801443 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762828801443 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762828801443 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762828801443 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762828801443 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1762828801443 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1762828801443 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762828801459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1762828802475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762828802918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1762828802935 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1762828805058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762828805058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1762828805250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X22_Y24 X32_Y36 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } { { "loc" "" { Generic "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} 22 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1762828806766 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1762828806766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762828807961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1762828807961 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1762828807961 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.61 " "Total time spent on timing analysis during the Fitter is 1.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1762828807993 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1762828807993 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master0_busy 0 " "Pin \"master0_busy\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1762828808025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master0_done 0 " "Pin \"master0_done\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1762828808025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master1_busy 0 " "Pin \"master1_busy\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1762828808025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "master1_done 0 " "Pin \"master1_done\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1762828808025 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1762828808025 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1762828808152 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1762828808232 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1762828808390 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762828808837 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1762828808853 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1762828808983 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/output_files/AXI_PROJECT.fit.smsg " "Generated suppressed messages file C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/output_files/AXI_PROJECT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1762828809170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5820 " "Peak virtual memory: 5820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1762828809615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 09:40:09 2025 " "Processing ended: Tue Nov 11 09:40:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1762828809615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1762828809615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1762828809615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1762828809615 ""}
