INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/UART_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_receiver'
