

================================================================
== Vitis HLS Report for 'llama_layer_Pipeline_VITIS_LOOP_27_22'
================================================================
* Date:           Thu Oct  2 22:23:38 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.887 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      774|      774|  3.096 us|  3.096 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_2  |      772|      772|         6|          1|          1|   768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       18|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        0|       96|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      163|     -|
|Register             |        -|      -|      273|       68|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      273|      345|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_17_3_32_1_1_U1399  |sparsemux_17_3_32_1_1  |        0|   0|  0|  96|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                        |                       |        0|   0|  0|  96|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln27_fu_354_p2         |         +|   0|  0|  10|          10|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln27_fu_360_p2        |      icmp|   0|  0|   4|          10|          10|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  18|          22|          14|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   1|          2|    1|          2|
    |ap_sig_allocacmp_i       |  16|          2|   10|         20|
    |gmem2_blk_n_R            |   1|          2|    1|          2|
    |grp_fu_331_p0            |  32|          2|   32|         64|
    |grp_fu_331_p1            |  32|          2|   32|         64|
    |grp_fu_335_p0            |  32|          2|   32|         64|
    |grp_fu_335_p1            |  32|          2|   32|         64|
    |i_8_fu_110               |  16|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 163|         18|  151|        302|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg           |   1|   0|    1|          0|
    |ffn_input_44_addr_reg_617                  |   7|   0|    7|          0|
    |ffn_input_45_addr_reg_623                  |   7|   0|    7|          0|
    |ffn_input_46_addr_reg_629                  |   7|   0|    7|          0|
    |ffn_input_47_addr_reg_635                  |   7|   0|    7|          0|
    |ffn_input_48_addr_reg_641                  |   7|   0|    7|          0|
    |ffn_input_49_addr_reg_647                  |   7|   0|    7|          0|
    |ffn_input_50_addr_reg_653                  |   7|   0|    7|          0|
    |ffn_input_addr_reg_611                     |   7|   0|    7|          0|
    |grp_fu_331_p0_keep                         |  32|   0|   32|          0|
    |grp_fu_331_p1_keep                         |  32|   0|   32|          0|
    |grp_fu_335_p0_keep                         |  32|   0|   32|          0|
    |grp_fu_335_p1_keep                         |  32|   0|   32|          0|
    |i_8_fu_110                                 |  10|   0|   10|          0|
    |mul10_i2_reg_664                           |  32|   0|   32|          0|
    |mul13_i2_reg_675                           |  32|   0|   32|          0|
    |trunc_ln27_reg_566                         |   3|   0|    3|          0|
    |ffn_input_44_addr_reg_617                  |   0|   8|    7|          0|
    |ffn_input_45_addr_reg_623                  |   0|   8|    7|          0|
    |ffn_input_46_addr_reg_629                  |   0|   8|    7|          0|
    |ffn_input_47_addr_reg_635                  |   0|   8|    7|          0|
    |ffn_input_48_addr_reg_641                  |   0|   8|    7|          0|
    |ffn_input_49_addr_reg_647                  |   0|   8|    7|          0|
    |ffn_input_50_addr_reg_653                  |   0|   8|    7|          0|
    |ffn_input_addr_reg_611                     |   0|   8|    7|          0|
    |trunc_ln27_reg_566                         |   0|   4|    3|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 273|  68|  332|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  llama_layer_Pipeline_VITIS_LOOP_27_22|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  llama_layer_Pipeline_VITIS_LOOP_27_22|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  llama_layer_Pipeline_VITIS_LOOP_27_22|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  llama_layer_Pipeline_VITIS_LOOP_27_22|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  llama_layer_Pipeline_VITIS_LOOP_27_22|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  llama_layer_Pipeline_VITIS_LOOP_27_22|  return value|
|grp_fu_1690_p_din0        |  out|   32|  ap_ctrl_hs|  llama_layer_Pipeline_VITIS_LOOP_27_22|  return value|
|grp_fu_1690_p_din1        |  out|   32|  ap_ctrl_hs|  llama_layer_Pipeline_VITIS_LOOP_27_22|  return value|
|grp_fu_1690_p_dout0       |   in|   32|  ap_ctrl_hs|  llama_layer_Pipeline_VITIS_LOOP_27_22|  return value|
|grp_fu_1694_p_din0        |  out|   32|  ap_ctrl_hs|  llama_layer_Pipeline_VITIS_LOOP_27_22|  return value|
|grp_fu_1694_p_din1        |  out|   32|  ap_ctrl_hs|  llama_layer_Pipeline_VITIS_LOOP_27_22|  return value|
|grp_fu_1694_p_dout0       |   in|   32|  ap_ctrl_hs|  llama_layer_Pipeline_VITIS_LOOP_27_22|  return value|
|m_axi_gmem2_0_AWVALID     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWREADY     |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWADDR      |  out|   64|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWID        |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWLEN       |  out|   32|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWSIZE      |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWBURST     |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWLOCK      |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWCACHE     |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWPROT      |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWQOS       |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWREGION    |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWUSER      |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_WVALID      |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_WREADY      |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_WDATA       |  out|   32|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_WSTRB       |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_WLAST       |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_WID         |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_WUSER       |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARVALID     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARREADY     |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARADDR      |  out|   64|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARID        |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARLEN       |  out|   32|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARSIZE      |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARBURST     |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARLOCK      |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARCACHE     |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARPROT      |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARQOS       |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARREGION    |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARUSER      |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RVALID      |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RREADY      |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RDATA       |   in|   32|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RLAST       |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RID         |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RFIFONUM    |   in|   13|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RUSER       |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RRESP       |   in|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_BVALID      |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_BREADY      |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_BRESP       |   in|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_BID         |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_BUSER       |   in|    1|       m_axi|                                  gmem2|       pointer|
|sext_ln27_2               |   in|   62|     ap_none|                            sext_ln27_2|        scalar|
|norm_2                    |   in|   32|     ap_none|                                 norm_2|        scalar|
|ffn_input_address0        |  out|    7|   ap_memory|                              ffn_input|         array|
|ffn_input_ce0             |  out|    1|   ap_memory|                              ffn_input|         array|
|ffn_input_we0             |  out|    1|   ap_memory|                              ffn_input|         array|
|ffn_input_d0              |  out|   32|   ap_memory|                              ffn_input|         array|
|layer_output_address0     |  out|    7|   ap_memory|                           layer_output|         array|
|layer_output_ce0          |  out|    1|   ap_memory|                           layer_output|         array|
|layer_output_q0           |   in|   32|   ap_memory|                           layer_output|         array|
|layer_output_28_address0  |  out|    7|   ap_memory|                        layer_output_28|         array|
|layer_output_28_ce0       |  out|    1|   ap_memory|                        layer_output_28|         array|
|layer_output_28_q0        |   in|   32|   ap_memory|                        layer_output_28|         array|
|layer_output_29_address0  |  out|    7|   ap_memory|                        layer_output_29|         array|
|layer_output_29_ce0       |  out|    1|   ap_memory|                        layer_output_29|         array|
|layer_output_29_q0        |   in|   32|   ap_memory|                        layer_output_29|         array|
|layer_output_30_address0  |  out|    7|   ap_memory|                        layer_output_30|         array|
|layer_output_30_ce0       |  out|    1|   ap_memory|                        layer_output_30|         array|
|layer_output_30_q0        |   in|   32|   ap_memory|                        layer_output_30|         array|
|layer_output_31_address0  |  out|    7|   ap_memory|                        layer_output_31|         array|
|layer_output_31_ce0       |  out|    1|   ap_memory|                        layer_output_31|         array|
|layer_output_31_q0        |   in|   32|   ap_memory|                        layer_output_31|         array|
|layer_output_32_address0  |  out|    7|   ap_memory|                        layer_output_32|         array|
|layer_output_32_ce0       |  out|    1|   ap_memory|                        layer_output_32|         array|
|layer_output_32_q0        |   in|   32|   ap_memory|                        layer_output_32|         array|
|layer_output_33_address0  |  out|    7|   ap_memory|                        layer_output_33|         array|
|layer_output_33_ce0       |  out|    1|   ap_memory|                        layer_output_33|         array|
|layer_output_33_q0        |   in|   32|   ap_memory|                        layer_output_33|         array|
|layer_output_34_address0  |  out|    7|   ap_memory|                        layer_output_34|         array|
|layer_output_34_ce0       |  out|    1|   ap_memory|                        layer_output_34|         array|
|layer_output_34_q0        |   in|   32|   ap_memory|                        layer_output_34|         array|
|ffn_input_44_address0     |  out|    7|   ap_memory|                           ffn_input_44|         array|
|ffn_input_44_ce0          |  out|    1|   ap_memory|                           ffn_input_44|         array|
|ffn_input_44_we0          |  out|    1|   ap_memory|                           ffn_input_44|         array|
|ffn_input_44_d0           |  out|   32|   ap_memory|                           ffn_input_44|         array|
|ffn_input_45_address0     |  out|    7|   ap_memory|                           ffn_input_45|         array|
|ffn_input_45_ce0          |  out|    1|   ap_memory|                           ffn_input_45|         array|
|ffn_input_45_we0          |  out|    1|   ap_memory|                           ffn_input_45|         array|
|ffn_input_45_d0           |  out|   32|   ap_memory|                           ffn_input_45|         array|
|ffn_input_46_address0     |  out|    7|   ap_memory|                           ffn_input_46|         array|
|ffn_input_46_ce0          |  out|    1|   ap_memory|                           ffn_input_46|         array|
|ffn_input_46_we0          |  out|    1|   ap_memory|                           ffn_input_46|         array|
|ffn_input_46_d0           |  out|   32|   ap_memory|                           ffn_input_46|         array|
|ffn_input_47_address0     |  out|    7|   ap_memory|                           ffn_input_47|         array|
|ffn_input_47_ce0          |  out|    1|   ap_memory|                           ffn_input_47|         array|
|ffn_input_47_we0          |  out|    1|   ap_memory|                           ffn_input_47|         array|
|ffn_input_47_d0           |  out|   32|   ap_memory|                           ffn_input_47|         array|
|ffn_input_48_address0     |  out|    7|   ap_memory|                           ffn_input_48|         array|
|ffn_input_48_ce0          |  out|    1|   ap_memory|                           ffn_input_48|         array|
|ffn_input_48_we0          |  out|    1|   ap_memory|                           ffn_input_48|         array|
|ffn_input_48_d0           |  out|   32|   ap_memory|                           ffn_input_48|         array|
|ffn_input_49_address0     |  out|    7|   ap_memory|                           ffn_input_49|         array|
|ffn_input_49_ce0          |  out|    1|   ap_memory|                           ffn_input_49|         array|
|ffn_input_49_we0          |  out|    1|   ap_memory|                           ffn_input_49|         array|
|ffn_input_49_d0           |  out|   32|   ap_memory|                           ffn_input_49|         array|
|ffn_input_50_address0     |  out|    7|   ap_memory|                           ffn_input_50|         array|
|ffn_input_50_ce0          |  out|    1|   ap_memory|                           ffn_input_50|         array|
|ffn_input_50_we0          |  out|    1|   ap_memory|                           ffn_input_50|         array|
|ffn_input_50_d0           |  out|   32|   ap_memory|                           ffn_input_50|         array|
+--------------------------+-----+-----+------------+---------------------------------------+--------------+

