
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version L-2016.03-SP1 for linux64 - Apr 18, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set TOP_MODULE SignMultiplier
SignMultiplier
set compile_enable_register_merging    true
true
set compile_seqmap_propagate_constants true
true
set verilogout_no_tri   "true"
true
set verilogout_equation "false"
false
set mv_default_level_shifter_voltage_range_infinity true
true
source -e -v "dc_setup.tcl"
#define_design_lib work -path ./elab
history keep 500
500
set enable_page_mode false
false
set sh_enable_page_mode false
false
set compile_seqmap_identify_shift_registers false
false
set compile_seqmap_identify_shift_registers_with_synchronous_logic false
false
set timing_enable_multiple_clocks_per_reg true
true
set lib_path          "/root/lib"
/root/lib
set search_path       ". $lib_path"
. /root/lib
set target_library    "tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs.db                             "
tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs.db                             
set synthetic_library "dw_foundation.sldb"
dw_foundation.sldb
set link_library      " *                            $target_library                            $synthetic_library"
 *                            tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs.db                                                         dw_foundation.sldb
 *                            tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs.db                                                         dw_foundation.sldb
set change_names_dont_change_bus_members      true
true
set compile_disable_hierarchical_inverter_opt true
true
set auto_insert_level_shifters_on_clocks      all
all
set auto_insert_level_shifters true
true
analyze -format verilog "/mnt/mydata/Easonlib/syn/SignMultiplier/SignMultiplier.v"  -define DC_SYN
Running PRESTO HDLC
Compiling source file /mnt/mydata/Easonlib/syn/SignMultiplier/SignMultiplier.v
Presto compilation completed successfully.
Loading db file '/root/lib/tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/usr/synopsys/dc-L-2016.03-SP1/libraries/syn/dw_foundation.sldb'
1
elaborate       $TOP_MODULE
Loading db file '/usr/synopsys/dc-L-2016.03-SP1/libraries/syn/gtech.db'
Loading db file '/usr/synopsys/dc-L-2016.03-SP1/libraries/syn/standard.sldb'
  Loading link library 'tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  /mnt/mydata/Easonlib/syn/SignMultiplier/SignMultiplier.v:13: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'SignMultiplier'.
1
current_design  $TOP_MODULE
Current design is 'SignMultiplier'.
{SignMultiplier}
link

  Linking design 'SignMultiplier'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  SignMultiplier              /mnt/mydata/Easonlib/syn/SignMultiplier/SignMultiplier.db
  tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs (library) /root/lib/tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs.db
  dw_foundation.sldb (library) /usr/synopsys/dc-L-2016.03-SP1/libraries/syn/dw_foundation.sldb

1
source -e -v "constraint.tcl"
set     CLK_SOURCE_LATENCY  		        1
1
set     CLK_SOURCE_LATENCY  		        1
1
set     CLK_NETWORK_LATENCY 		        1
1
set     OUT_LOAD                        0.05
0.05
set     MAX_FANOUT                      20
20
set     MAX_CAP                         0.4
0.4
set     MAX_TRAN                        2.0
2.0
set     PERIOD                          10
10
set ALL_IN_EX_CLK       [remove_from_collection [all_inputs] [get_ports clk]]
Warning: Can't find port 'clk' in design 'SignMultiplier'. (UID-95)
{io_dinA[7] io_dinA[6] io_dinA[5] io_dinA[4] io_dinA[3] io_dinA[2] io_dinA[1] io_dinA[0] io_dinB[7] io_dinB[6] io_dinB[5] io_dinB[4] io_dinB[3] io_dinB[2] io_dinB[1] io_dinB[0]}
set ALL_EX_OUT          [remove_from_collection [current_design] [all_outputs]]
Current design is 'SignMultiplier'.
{SignMultiplier}
set ALL_EX_OUT_IN       [remove_from_collection $ALL_EX_OUT [all_inputs]]
{SignMultiplier}
create_clock [get_ports clk] -name clk -period $PERIOD -waveform [list 0 [expr $PERIOD * 0.5]]
Warning: Can't find port 'clk' in design 'SignMultiplier'. (UID-95)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
0
set_clock_uncertainty  -setup   1       [get_clocks clk]
Warning: Can't find clock 'clk' in design 'SignMultiplier'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_clock_uncertainty  -hold    1        [get_clocks clk]
Warning: Can't find clock 'clk' in design 'SignMultiplier'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_clock_transition            1          [get_clocks clk]
Warning: Can't find clock 'clk' in design 'SignMultiplier'. (UID-95)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
0
set_clock_latency      -source 	$CLK_SOURCE_LATENCY 	   [get_clocks clk]
Warning: Can't find clock 'clk' in design 'SignMultiplier'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_clock_latency            	  $CLK_NETWORK_LATENCY 	   [get_clocks clk]
Warning: Can't find clock 'clk' in design 'SignMultiplier'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_input_delay   [expr $PERIOD * 0.4]    -clock   clk   $ALL_IN_EX_CLK  -add_delay
Warning: Can't find clock 'clk' in design 'SignMultiplier'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
0
set_output_delay  [expr $PERIOD * 0.6]    -clock   clk   [all_outputs]   -add_delay
Warning: Can't find clock 'clk' in design 'SignMultiplier'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
0
set_input_transition   1.0   $ALL_IN_EX_CLK
1
set_load                        $OUT_LOAD [all_outputs]
1
set_max_transition              $MAX_TRAN                $ALL_EX_OUT_IN
1
set_max_fanout                  $MAX_FANOUT              $ALL_EX_OUT_IN
1
set_max_capacitance             $MAX_CAP                 $ALL_EX_OUT_IN
1
1
report_clock
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Changed wire load model for 'alt1' from '(none)' to 'ZeroWireload'. (OPT-170)
Information: Changed wire load model for 'apparch' from '(none)' to 'ZeroWireload'. (OPT-170)
Information: Updating graph... (UID-83)
 
****************************************
Report : clocks
Design : SignMultiplier
Version: L-2016.03-SP1
Date   : Wed Dec 15 21:27:31 2021
****************************************

No clocks in this design.

1
check_design > ./rpt/check_deisgn.rpt
check_timing  > ./rpt/check_timing.rpt
set_clock_gating_style -setup 0.3 -hold 0 -pos integrated -neg integrated -max_fanout 32 -control_point before -control_signal scan_enable
Warning: The setup and hold values overrides the library values for the integrated cells. (PWR-206)

Current clock gating style....
Sequential cell: latch
Minimum bank bitwidth: 3
Minimum bank bitwidth for enhanced clock gating: 6
Maximum fanout: 32
Setup time for clock gate: 0.300000
Hold time for clock gate: 0.000000
Clock gating circuitry (positive edge): integrated
Clock gating circuitry (negative edge): integrated
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: before
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
1
check_timing

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
io_dout[0]
io_dout[1]
io_dout[2]
io_dout[3]
io_dout[4]
io_dout[5]
io_dout[6]
io_dout[7]
io_dout[8]
io_dout[9]
io_dout[10]
io_dout[11]
io_dout[12]
io_dout[13]
io_dout[14]
io_dout[15]

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
group_path -name INPUT_GROUP -from [all_inputs ]
1
group_path -name OUTPUT_GROUP -to  [all_outputs]
1
set upf_create_implicit_supply_sets false
false
set_fix_multiple_port_nets -all -buffer_constants
1
set_fix_multiple_port_nets -all -buffer_constants [all_designs]
1
compile_ultra -no_autoungroup  -no_boundary_optimization  -gate_clock
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Analyzing: "/root/lib/tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | L-2016.03-DWBB_201603.1 |     *     |
| Licensed DW Building Blocks        | L-2016.03-DWBB_201603.1 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'SignMultiplier'

Loaded alib file './alib-52/tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'SignMultiplier'
 Implement Synthetic for 'SignMultiplier'.
Memory usage for J1 task 1328 Mbytes -- main task 1328 Mbytes.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELBWP7T35P140' in the library 'tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHBWP7T35P140' in the library 'tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Skipping clock gating on design SignMultiplier, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SignMultiplier_DW_mult_tc_J1_0, since there are no registers. (PWR-806)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'SignMultiplier'. (DDB-72)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06      96.4      0.00       0.0      10.6                           2055.3711
    0:00:06      96.4      0.00       0.0      10.6                           2055.3711
    0:00:06      96.4      0.00       0.0      10.6                           2055.3711
    0:00:06      96.4      0.00       0.0      10.6                           2055.3711

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:06      95.8      0.00       0.0      10.6                           2024.9579
    0:00:07      95.8      0.00       0.0      10.6                           2024.9579
    0:00:07      95.8      0.00       0.0      10.6                           2024.9579
    0:00:07      95.8      0.00       0.0      10.6                           2024.9579
    0:00:07      95.8      0.00       0.0      10.6                           2024.9579
    0:00:07      95.8      0.00       0.0      10.6                           2024.9579
    0:00:07      95.8      0.00       0.0      10.6                           2024.9579
    0:00:07      95.8      0.00       0.0      10.6                           2024.9579
    0:00:07      95.8      0.00       0.0      10.6                           2024.9579
    0:00:07      95.8      0.00       0.0      10.6                           2024.9579
    0:00:07      95.8      0.00       0.0      10.6                           2024.9579
    0:00:07      95.8      0.00       0.0      10.6                           2024.9579
    0:00:07      95.8      0.00       0.0      10.6                           2024.9579
    0:00:07      95.8      0.00       0.0      10.6                           2024.9579
    0:00:07      95.8      0.00       0.0      10.6                           2024.9579
    0:00:07      95.8      0.00       0.0      10.6                           2024.9579
    0:00:07      95.8      0.00       0.0      10.6                           2024.9579
    0:00:07      95.8      0.00       0.0      10.6                           2024.9579
    0:00:07      95.8      0.00       0.0      10.6                           2024.9579
    0:00:07      95.8      0.00       0.0      10.6                           2024.9579


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07      95.8      0.00       0.0      10.6                           2024.9579
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:07     104.3      0.00       0.0       9.0                           2317.4211
    0:00:07     104.3      0.00       0.0       9.0                           2317.4211


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07     104.3      0.00       0.0       9.0                           2317.4211
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:07      97.2      0.00       0.0       9.0                           2085.8821
    0:00:07      97.2      0.00       0.0       9.0                           2085.8821
    0:00:07      97.2      0.00       0.0       9.0                           2085.8821
    0:00:07      97.2      0.00       0.0       9.0                           2085.8821
    0:00:07      97.2      0.00       0.0       9.0                           2085.8821
    0:00:07      97.2      0.00       0.0       9.0                           2085.8821
    0:00:07      97.2      0.00       0.0       9.0                           2085.8821
    0:00:07      97.2      0.00       0.0       9.0                           2085.8821
    0:00:07      97.2      0.00       0.0       9.0                           2085.8821
    0:00:07      97.2      0.00       0.0       9.0                           2085.8821
    0:00:07      97.2      0.00       0.0       9.0                           2085.8821
    0:00:07      97.2      0.00       0.0       9.0                           2085.8821
    0:00:07      97.2      0.00       0.0       9.0                           2085.8821
    0:00:07      97.2      0.00       0.0       9.0                           2085.8821
    0:00:07      97.2      0.00       0.0       9.0                           2085.8821
    0:00:07      97.2      0.00       0.0       9.0                           2085.8821
    0:00:07      97.2      0.00       0.0       9.0                           2085.8821
    0:00:07      97.2      0.00       0.0       9.0                           2085.8821
    0:00:07      97.2      0.00       0.0       9.0                           2085.8821
    0:00:07      97.2      0.00       0.0       9.0                           2085.8821
    0:00:07      97.2      0.00       0.0       9.0                           2085.8821
    0:00:07      97.2      0.00       0.0       9.0                           2085.8821

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07      97.2      0.00       0.0       9.0                           2085.8821
    0:00:07      97.2      0.00       0.0       9.0                           2085.8821
    0:00:07      97.2      0.00       0.0       9.0                           2085.8821
    0:00:07      97.2      0.00       0.0       9.0                           2085.8821
    0:00:07      97.2      0.00       0.0       9.0                           2085.8821
    0:00:07     103.3      0.00       0.0       9.0                           2239.5491
    0:00:07     103.3      0.00       0.0       9.0                           2239.5491
    0:00:07     103.3      0.00       0.0       9.0                           2239.5491
    0:00:07     103.3      0.00       0.0       9.0                           2239.5491
Loading db file '/root/lib/tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
1
#compile_ultra -timing_high_effort_script -no_autoungroup  -no_boundary_optimization
#compile_ultra -timing_high_effort_script -no_autoungroup  -no_boundary_optimization -incremental
set verilogout_no_tri   "true"
true
set verilogout_equation "false"
false
change_names -hier -rules verilog
1
write_sdc                                ./outputs/$date/${TOP_MODULE}.sdc
1
write -format ddc     -hierarchy -output ./outputs/$date/${TOP_MODULE}.ddc
Writing ddc file './outputs/test/SignMultiplier.ddc'.
1
write -format verilog -hierarchy -output ./outputs/$date/${TOP_MODULE}.v
Writing verilog file '/mnt/mydata/Easonlib/syn/SignMultiplier/outputs/test/SignMultiplier.v'.
1
write_link_library -out                  ./outputs/$date/link_library.txt
1
report_constraint -all_vio > ./rpt/$date/constrant.rpt
report_area   -hier        > ./rpt/$date/area.rpt
report_constraint  -all_violators                         > ./rpt/$date/${TOP_MODULE}_constraint_all_violators.rpt
check_timing                                              > ./rpt/$date/${TOP_MODULE}_check_timing_final.rpt
report_timing_requirements                                > ./rpt/$date/${TOP_MODULE}_report_timing_requirements.rpt
report_timing -transition_time -nets -attributes -nosplit > ./rpt/$date/${TOP_MODULE}_mapped_timing.rpt
report_area -physical -nosplit -hierarchy                 > ./rpt/$date/${TOP_MODULE}_mapped_area.rpt
report_power                                              > ./rpt/$date/${TOP_MODULE}_power.rpt
report_cell                                               > ./rpt/$date/${TOP_MODULE}_cell.rpt
#report_timing  -delay max -max_paths 50                   > ./rpt/$date/${TOP_MODULE}_timing_max_path.rpt
report_timing  -delay max -path_type full_clock_expanded -sort_by slack -max_paths 50 -nosplit                   > ./rpt/$date/${TOP_MODULE}_timing_max_path.rpt
report_timing  -delay min -path_type full_clock_expanded -sort_by slack -max_paths 50 -nosplit                   > ./rpt/$date/${TOP_MODULE}_timing_min_path.rpt
report_reference                                          > ./rpt/$date/${TOP_MODULE}_ref.rpt
report_power -hierarchy -levels 3                         > ./rpt/$date/${TOP_MODULE}_hie_power.rpt
report_power -verbose                                     > ./rpt/$date/${TOP_MODULE}_total_power.rpt
report_clock_gating -gated -verbose                       > ./rpt/$date/${TOP_MODULE}_clock_gating_gated.rpt
report_clock_gating -ungated -verbose                     > ./rpt/$date/${TOP_MODULE}_clock_gating_ungated.rpt
dc_shell> 
Memory usage for main task 1328 Mbytes.
Memory usage for this session 1328 Mbytes.
CPU usage for this session 74 seconds ( 0.02 hours ).

Thank you...
