{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1765453898080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765453898081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 08:51:37 2025 " "Processing started: Thu Dec 11 08:51:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1765453898081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1765453898081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_final -c projeto_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_final -c projeto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1765453898081 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1765453898399 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"resultado\";  expecting \"begin\", or a declaration statement ula.vhd(105) " "VHDL syntax error at ula.vhd(105) near text \"resultado\";  expecting \"begin\", or a declaration statement" {  } { { "ula.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/ula.vhd" 105 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1765453898800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ula.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765453898800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator4bits-comportamento " "Found design unit 1: subtrator4bits-comportamento" {  } { { "subtrator4bits.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/subtrator4bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765453898803 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator4bits " "Found entity 1: subtrator4bits" {  } { { "subtrator4bits.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/subtrator4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765453898803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765453898803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_completo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador_completo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_completo-comportamento " "Found design unit 1: somador_completo-comportamento" {  } { { "somador_completo.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/somador_completo.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765453898805 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_completo " "Found entity 1: somador_completo" {  } { { "somador_completo.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/somador_completo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765453898805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765453898805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador4bits-comportamento " "Found design unit 1: somador4bits-comportamento" {  } { { "somador4bits.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/somador4bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765453898807 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador4bits " "Found entity 1: somador4bits" {  } { { "somador4bits.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/somador4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765453898807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765453898807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador4bits-comportamento " "Found design unit 1: registrador4bits-comportamento" {  } { { "registrador.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/registrador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765453898809 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador4bits " "Found entity 1: registrador4bits" {  } { { "registrador.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765453898809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765453898809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_final.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file projeto_final.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-rtl " "Found design unit 1: fsm-rtl" {  } { { "Projeto_final.vhdl" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/Projeto_final.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765453898811 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "Projeto_final.vhdl" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/Projeto_final.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765453898811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765453898811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porta_xor-comportamento " "Found design unit 1: porta_xor-comportamento" {  } { { "porta_xor.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/porta_xor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765453898813 ""} { "Info" "ISGN_ENTITY_NAME" "1 porta_xor " "Found entity 1: porta_xor" {  } { { "porta_xor.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/porta_xor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765453898813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765453898813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porta_nand-comportamento " "Found design unit 1: porta_nand-comportamento" {  } { { "porta_nand.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/porta_nand.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765453898815 ""} { "Info" "ISGN_ENTITY_NAME" "1 porta_nand " "Found entity 1: porta_nand" {  } { { "porta_nand.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/porta_nand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765453898815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765453898815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscilador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oscilador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oscilador-comportamento " "Found design unit 1: oscilador-comportamento" {  } { { "oscilador.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/oscilador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765453898817 ""} { "Info" "ISGN_ENTITY_NAME" "1 oscilador " "Found entity 1: oscilador" {  } { { "oscilador.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/oscilador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765453898817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765453898817 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1765453898818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-comportamento " "Found design unit 1: mux-comportamento" {  } { { "mux.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765453898819 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765453898819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765453898819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicador4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador4bits-comportamento " "Found design unit 1: multiplicador4bits-comportamento" {  } { { "multiplicador4bits.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/multiplicador4bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765453898820 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador4bits " "Found entity 1: multiplicador4bits" {  } { { "multiplicador4bits.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/multiplicador4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765453898820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765453898820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_7seg-comportamento " "Found design unit 1: display_7seg-comportamento" {  } { { "display_7seg.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/display_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765453898823 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_7seg " "Found entity 1: display_7seg" {  } { { "display_7seg.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/display_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765453898823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765453898823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_de_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloco_de_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bloco_de_controle-rtl " "Found design unit 1: bloco_de_controle-rtl" {  } { { "bloco_de_controle.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/bloco_de_controle.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765453898824 ""} { "Info" "ISGN_ENTITY_NAME" "1 bloco_de_controle " "Found entity 1: bloco_de_controle" {  } { { "bloco_de_controle.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/bloco_de_controle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765453898824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765453898824 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1765453898966 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 11 08:51:38 2025 " "Processing ended: Thu Dec 11 08:51:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1765453898966 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1765453898966 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1765453898966 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1765453898966 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1765453899567 ""}
