Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Oct  8 17:19:05 2024
| Host         : 51-0B10160-01 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file project_1_wrapper_control_sets_placed.rpt
| Design       : project_1_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1247 |
|    Minimum number of control sets                        |  1127 |
|    Addition due to synthesis replication                 |    23 |
|    Addition due to physical synthesis replication        |    97 |
| Unused register locations in slices containing registers |  1297 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1247 |
| >= 0 to < 4        |   188 |
| >= 4 to < 6        |    87 |
| >= 6 to < 8        |    61 |
| >= 8 to < 10       |   341 |
| >= 10 to < 12      |   139 |
| >= 12 to < 14      |    35 |
| >= 14 to < 16      |    19 |
| >= 16              |   377 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           18026 |         3217 |
| No           | No                    | Yes                    |             420 |          100 |
| No           | Yes                   | No                     |            2482 |          811 |
| Yes          | No                    | No                     |           16154 |         2933 |
| Yes          | No                    | Yes                    |             300 |           37 |
| Yes          | Yes                   | No                     |            4705 |         1017 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                        |                                                                                                                                               Enable Signal                                                                                                                                              |                                                                                                                                 Set/Reset Signal                                                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                   |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/dv_pre15_r                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/E[0]                                                                                                                                                                                    | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_2                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/dvld_d1_r                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/areset_d                                                                                                                                       |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/areset_d                                                                                                                                       |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/areset_d                                                                                                                                                        |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[3].at_tvalid_r                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/areset_d                                                                                                                                                        |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[4].at_tvalid_r                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                    |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/areset_d                                                                                                                                                        |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[5].at_tvalid_r                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[2].at_tvalid_r                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[8].u_fifo/u_axis_sync_fifo/areset_d                                                                                                                                                        |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/u_insctrl/u_fifo_done/areset_d                                                                                                                                                           |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_fifo_start/areset_d                                                                                                                                                                  |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[9].u_fifo/u_axis_sync_fifo/areset_d                                                                                                                                                        |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                    |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/areset_d                                                                                                                                            |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/areset_d                                                                                                                                            |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/areset_d                                                                                                                                 |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                                                                                                                          |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_mean/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                   |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                                                                                                                          |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                    |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/areset_d                                                                                                                                                        |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/gen_dm_port_st_machines[1].cfg_dm_wr_en[1]_i_1_n_0                                                                                                                                                 | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/areset_d                                                                                                                                                   |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/areset_d                                                                                                                                 |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/areset_d                                                                                                                                                |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/M_READY_I                                                                                                                   | project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                 | project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/areset_d                                                                                                                                                   |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I_0                                                                                                                  | project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/areset_d                                                                                                                                              |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[7].at_tvalid_r                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/areset_d                                                                                                                                              |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[6].at_tvalid_r                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/cnt_calc_r[2]_i_1_n_0                                                                                                                                                                                            | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_7                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[0].at_tvalid_r                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/areset_d                                                                                                                                                                  |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/areset_d                                                                                                                                                        |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].nburst_hp_cnt[7]_i_1_n_0                                                                                                                                                                     | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_2                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/dpd_update_reg_1[0]                                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_2                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/areset_d                                                                                                                                                                  |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].mode1_proc_almost_done_reg[0]                                                                                                   | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_2                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/u_fifo_dpdby/areset_d                                                                                                                                                      |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[1].at_tvalid_r                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/not_full                                                                                                                                                         | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/areset_d                                                                                                                                 |                2 |              2 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/u_insctrl/u_fifo_done/m_ram/wea                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/not_full                                                                                                                                                                    | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/areset_d                                                                                                                                            |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                      |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                      |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_addr_gen/cnt_pxl_am_strh[1]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/u_insctrl/u_fifo_done/m_ram/not_full                                                                                                                                                                             | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/u_insctrl/u_fifo_done/areset_d                                                                                                                                                           |                2 |              2 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                       |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/m_axis_tvalid_reg_2[0]                                                                                                                                     | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_4                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_fifo_start/not_full                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_fifo_start/areset_d                                                                                                                                                                  |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                       |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/m_ram/not_full                                                                                                                                                                                    | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/areset_d                                                                                                                                                                  |                2 |              2 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[8].u_fifo/u_axis_sync_fifo/not_full                                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[8].u_fifo/u_axis_sync_fifo/areset_d                                                                                                                                                        |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/E[0]                                                                                                                                                                               | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_1                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/not_full_i_1__27_n_0                                                                                                                                                               | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/areset_d                                                                                                                                                   |                2 |              2 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp0_reg/mode1.aresetn_d_reg_n_0_[0]                                                                                                                                                           |                2 |              2 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/not_full                                                                                                                                                               | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/areset_d                                                                                                                                       |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp0_reg/mode1.aresetn_d_reg_n_0_[1]                                                                                                                                                           |                2 |              2 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                          |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/not_full                                                                                                                                                               | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/areset_d                                                                                                                                       |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/not_full                                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/areset_d                                                                                                                                                        |                2 |              2 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/not_full                                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/areset_d                                                                                                                                                        |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/m_axis_cmd_tdata_reg[29]_0[0]                                                                                                                                                                      | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/not_empty_i_1__21_n_0                                                                                                                                                                   | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/areset_d                                                                                                                                                        |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/not_full                                                                                                                                                                    | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/areset_d                                                                                                                                            |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/m_ram/not_full                                                                                                                                                                                    | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/areset_d                                                                                                                                                                  |                2 |              2 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[9].u_fifo/u_axis_sync_fifo/not_full                                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[9].u_fifo/u_axis_sync_fifo/areset_d                                                                                                                                                        |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].dm_trans_valid                                                                                                                  | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_4                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/GenNlN.u_looper_sd_nl/GenNlN.trig_sd_nl                                                                                                                                                            | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_looper_wgt_w/SR[0]                                                                                                                                                       |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/ins_tready_r_reg_0[0]                                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_3                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_accu_tvalid_pre/accu_tvalid_pre_w                                                                                                                                                      |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/dm_ptr[1]_i_1_n_0                                                                                                                                                                         |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                      |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ena_calc_o_reg_0                                                                                                                                                            |                2 |              2 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/u_fifo_dpdby/not_full                                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/u_fifo_dpdby/areset_d                                                                                                                                                      |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/so_wr_pre3_o                                                                                                                                                                                                            | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/SS[0]                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/not_full                                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/areset_d                                                                                                                                                        |                2 |              2 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                      |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/not_full                                                                                                                                                                        | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/areset_d                                                                                                                                                |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg[0]                                                                                                                                                           | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[56]_0[0]                                                                                                         |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].dm_trans_valid                                                                                                                  | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/not_full                                                                                                                            | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                    |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].got_dm_tlast_reg                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_2                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                      |                2 |              2 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/pea_tvalid                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/set_cnt_r[1]_i_1_n_0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/not_full                                                                                                                                                                           | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/areset_d                                                                                                                                                   |                2 |              2 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_mean/GenLoadN.u_fifo_load_wr_img/not_full                                                                                                                           | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_mean/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                   |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/not_full                                                                                                                            | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                    |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/BIT[5].DX.d_r_reg[5][0]_0[0]                                                                                                                                                        | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/read_data_pp[1].set_cnt_r[1]_i_1_n_0                                                                                                                                                     |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/BIT[5].DX.d_r_reg[5][0]_0[0]                                                                                                                                                        | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/read_data_pp[0].set_cnt_r[1]_i_1_n_0                                                                                                                                                     |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/E[0]                                                                                                                                                                                                             | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                           |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/not_full                                                                                                                                                            | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                                                                                                                          |                2 |              2 |         1.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                      |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/BIT[5].DX.d_r_reg[5][0]_0[0]                                                                                                                                                        | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/read_data_pp[3].set_cnt_r[1]_i_1_n_0                                                                                                                                                     |                1 |              2 |         2.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                       |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/rd_pt0                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_8                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/not_full                                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/areset_d                                                                                                                                                        |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/BIT[5].DX.d_r_reg[5][0]_0[0]                                                                                                                                                        | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/read_data_pp[2].set_cnt_r[1]_i_1_n_0                                                                                                                                                     |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/not_full                                                                                                                                                                      | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/areset_d                                                                                                                                              |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/not_full                                                                                                                            | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                    |                2 |              2 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/not_full_0                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                                                                                                                          |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/cnt_calc_r[2]_i_1_n_0                                                                                                                                                                                            | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_2                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr0                                                                                                                                                                                                                                                         | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/psel[1]_i_1_n_0                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].AssignCexP0Casc0.cex_pipe_p0_r                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                           |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/not_full                                                                                                                                                                      | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/areset_d                                                                                                                                              |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/dv_pre20_r                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].mode1_proc_almost_done_reg[0]                                                                                                   | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_7                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/not_full                                                                                                                           | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                   |                2 |              2 |         1.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                          |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/E[0]                                                                                                                                                                                       | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/SR[0]                                                                                                                                                              |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/u_ds_eotrig/so_wr_r_reg[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_alu_bkwr_addr_gen/cnt_pxl_am_strh[1]_i_1__0_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                          |                1 |              2 |         2.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                       |                1 |              2 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/not_full                                                                                                                                                         | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/areset_d                                                                                                                                 |                2 |              2 |         1.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]     |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/wack                                                                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/areset_d                                                                                                                                 |                1 |              3 |         3.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/f_m_tready_w                                                                                                                                                                                       | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_5                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/wack_0                                                                                                                                                                                                            | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/areset_d                                                                                                                                 |                2 |              3 |         1.50 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].pop_grp3                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/dly_cnt[2]_i_2_n_0                                                                                                                                                            | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/dly_cnt[2]_i_1__0_n_0                                                                                                                                 |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].got_dm_tlast_reg                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_7                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/m_axis_tvalid_reg_2[0]                                                                                                                                     | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN                                                                                                                                                                                                        |                3 |              3 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].mode1_proc_almost_done_reg[0]                                                                                                   | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_ds_sig/E[0]                                                                                                                                                                                                            | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/pix_cnt[2]_i_1_n_0                                                                                                                                                       |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/dpd_update_reg_0[0]                                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_2                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/dly_cnt[2]_i_2__0_n_0                                                                                                                                                         | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/dly_cnt[2]_i_1_n_0                                                                                                                                    |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]     |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/width_cnt[9]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_fetch/sub_instr_idx0                                                                                                                                                                                     | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_fetch/sub_instr_idx[2]_i_1_n_0                                                                                                                                                   |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg_0                                                                                                                                    |                3 |              3 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/pad_start_pre2[2]_i_1__0_n_0                                                                                                  |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                2 |              3 |         1.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_ds_startact/GenSrl16E.GenSrl[0].q_reg_reg_0[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/pad_end_pre1[2]_i_1_n_0                                                                                                       |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/p_0_in                                                                                                                        |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/p_1_in                                                                                                                        |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/pad_end_pre2[2]_i_1_n_0                                                                                                       |                2 |              3 |         1.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ena_calc_o_reg_0                                                                                                                                                                                    | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/start_r_d1_reg_0                                                                                                                                                            |                2 |              3 |         1.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/pad_start_pre1[2]_i_1_n_0                                                                                                     |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/pad_start_pre2[2]_i_1_n_0                                                                                                     |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_serdes/GenDataN.cnt_par_i[2]_i_1_n_0                                                                                                                                                                               | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_wgt_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg_0                                                                                                                                    |                3 |              3 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                                                |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]      |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]     |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].pop_grp3                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/u_fifo_dpdby/E[0]                                                                                                                                                                                  | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_5                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/u_fifo_dpdby/m_ram/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/u_ds_ser/nl_tvalid_o                                                                                                                                                                                               | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/u_ds_ser/SR[0]                                                                                                                                                                             |                1 |              3 |         3.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]      |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/pad_start_pre1[2]_i_1__0_n_0                                                                                                  |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/p_0_in                                                                                                                        |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/p_1_in                                                                                                                        |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/pad_end_pre1[2]_i_1__0_n_0                                                                                                    |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/pad_end_pre2[2]_i_1__0_n_0                                                                                                    |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/width_cnt[9]_i_1__1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/FSM_sequential_state_machines[0].cs_reg                                                                                                                   | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_4                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/m_ram/E[0]                                                                                                                                                                  | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/areset_d                                                                                                                                            |                2 |              4 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].p0_bigger_reg_3[0]                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/ddr_offset_2                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/rst_n_r_reg_1                                                                                                                                             | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/FSM_sequential_state_machines[0].cs_reg_5                                                                                         |                1 |              4 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/dly_ena_reg[4][0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/dpd_update_reg_1[0]                                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_6                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   |                                                                                                                                                                                                                                                                                                          | project_1_i/rst_gen_reg/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].cs_reg[0]_0                                                                                                                             | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].cs_reg[0]_4                                                                                                     |                1 |              4 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/m_ram/wea                                                                                                                                                                   | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/areset_d                                                                                                                                            |                2 |              4 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/counter[3]_i_1__1_n_0                                                                                                                                                       | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/areset_d                                                                                                                                            |                1 |              4 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/pool_in_en                                                                                                                                 | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_4                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/mode1.m_payload_i_reg[13]                                                                                                                                |                1 |              4 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/bg[0]_397                                                                                                                                                |                1 |              4 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/dly_ena_reg[4][0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenPgN.u_axi_rs/bg[0]_396                                                                                                                                                |                1 |              4 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenPgN.u_axi_rs/mode1.m_payload_i_reg[13]                                                                                                                                |                1 |              4 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/m_axis_sinstr_tvalid_i_1_n_0                                                                                                                                          |                2 |              4 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/counter[3]_i_1__2_n_0                                                                                                                                                       | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/areset_d                                                                                                                                            |                1 |              4 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/m_axis_cmd_tvalid_reg_1                                                                                                                                                    |                1 |              4 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN                                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/ddr_offset_2                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/gen_dm_port_st_machines[1].cfg_dm_wr_en[1]_i_1_n_0                                                                                                                                                 | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_7                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].m_axi_arlen[0][3]_i_2_n_0                                                                                                                                                                    | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].m_axi_arlen[0][3]_i_1_n_0                                                                                                                                            |                1 |              4 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].burst_bytes[8]_i_2_n_0                                                                                                                                                                       | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].burst_bytes[8]_i_1_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].padding_num_d1[3]_i_1_n_0                                                                                                                            |                2 |              4 |         2.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/prdata0_0                                                                                                                                                                                                                                                      | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/prdata[30]_i_1_n_0                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_looper_wgt_w/E[0]                                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_looper_wgt_w/rst_n_r_reg[0]                                                                                                                                              |                1 |              4 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].got_dm_tlast_reg_0                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_7                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_looper_wgt_w/cnt_r[3]_i_2__0_n_0                                                                                                                                                                 | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_looper_wgt_w/cnt_r[3]_i_1_n_0                                                                                                                                            |                1 |              4 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/FSM_sequential_cs_reg[1][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].wr_buf_en_pre1                                                                                                                                       |                1 |              4 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].padding_num_d1[3]_i_1_n_0                                                                                                                            |                2 |              4 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/m_axis_cmd_tvalid_reg[0]                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_6                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].wr_buf_en_pre1                                                                                                                                       |                1 |              4 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].cs_reg[0]_0                                                                                                                                          |                2 |              4 |         2.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/rst_gen_ghp/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/FSM_sequential_state_machines[0].cs_reg_0                                                                                                                              |                2 |              4 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/so_wr_r_reg[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/E[0]                                                                                                                                                                                       | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/u_looper_ker_d/cnt_r[3]_i_1__3_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].got_dm_tlast_reg_0                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_5                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].got_dm_tlast_reg                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_5                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/pad_start_pre30                                                                                                               |                1 |              4 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/pad_end_pre30                                                                                                                 |                1 |              4 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/pad_end_pre30                                                                                                                 |                1 |              4 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/pad_start_pre30                                                                                                               |                1 |              4 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].burst_bytes[8]_i_2_n_0                                                                                                                                                                       | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].burst_bytes[8]_i_1_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/m_ram/E[0]                                                                                                                                                                  | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/areset_d                                                                                                                                            |                1 |              4 |         4.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[5]_5                                                                                                                                                                                                                                                 | project_1_i/rst_gen_reg/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].m_axi_arlen[1][3]_i_2_n_0                                                                                                                                                                    | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].m_axi_arlen[1][3]_i_1_n_0                                                                                                                                            |                1 |              4 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/m_ram/not_empty_reg[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[11]_0                                                                                                                                                                                                                                                | project_1_i/rst_gen_reg/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/m_ram/wea                                                                                                                                                                   | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/areset_d                                                                                                                                            |                1 |              4 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/m_ram/not_empty_reg[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/prdata0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/ini_h_cnt_r[4]_i_1__0_n_0                                                                                                                                                                             | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/rst_reg[0]                                                                                                                                                                  |                1 |              5 |         5.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/ini_w_cnt_r[4]_i_1__0_n_0                                                                                                                                                                             | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/rst_reg[0]                                                                                                                                                                  |                1 |              5 |         5.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/pad_start_num                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/cfg_dm_wr_en[1]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/wack                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                                                                                                                          |                2 |              5 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/E[0]                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                                                                                                                          |                1 |              5 |         5.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_fifo_start/rack                                                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_fifo_start/areset_d                                                                                                                                                                  |                2 |              5 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/pad_end_num[4]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/state_machines[0].augm_enable.augm_en_reg_0                                                                                                               | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].sum_p0_p1                                                                                                                                            |                4 |              5 |         1.25 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].p0_bigger_reg_0                                                                                                                         | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].sum_p0_p1[5]_i_1_n_0                                                                                                                                 |                4 |              5 |         1.25 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/pad_end_num[4]_i_1__0_n_0                                                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/pad_start_num                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/E[0]                                                                                                                                                      | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                         | project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                       | project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/save_num_this_beat[4]_i_1__0_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                  |                4 |              5 |         1.25 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_ker_d_jump_dly2/wack                                                                                                                                                                                           | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                                                                                                                          |                2 |              5 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/cfg_dm_wr_en[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                           | project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/state_machines[1].cfg_wr_offset0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/gen_dm_port_st_machines[0].cfg_dm_wr_en[0]_i_1_n_0                                                                                                                                                 | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_5                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/state_machines[1].cfg_wr_offset0                                                                                                                                                                   | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN                                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/E[0]                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                                                                                                                          |                2 |              5 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                         | project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/save_num_this_beat[4]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              5 |         1.25 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/cs_reg[2]_1[0]                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_6                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/ini_h_cnt_r[4]_i_1_n_0                                                                                                                                                                        | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/so_wr_r_reg_3[0]                                                                                                                                                                                                        | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_fifo_start/areset_d                                                                                                                                                                  |                1 |              5 |         5.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/ini_w_cnt_r[4]_i_1_n_0                                                                                                                                                                        | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_ker_d_jump_dly2/wea                                                                                                                                                                                            | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/areset_d                                                                                                                                                        |                2 |              6 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/pe_tvalid_d                                                                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[2].gen_pp[0].wgt[14]_i_1_n_0                                                                                                                                      |                3 |              6 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_mean/GenLoadN.u_fifo_load_wr_img/nrp[5]_i_1_n_0                                                                                                                     | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_mean/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                   |                1 |              6 |         6.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/m_ram/BIT[5].DX.d_r_reg[5][0]_0[0]                                                                                                                                                      | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/areset_d                                                                                                                                                        |                3 |              6 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/E[0]                                                                                                                                                                                    | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_5                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/ins_tready_r_reg_0[0]                                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_2                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/RSTB                                                                                                                                                       |                1 |              6 |         6.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/m_ram/wack                                                                                                                         | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                   |                2 |              6 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].p0_bigger_reg_1[0]                                                                                                                      | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].sum_p0_p1[5]_i_1_n_0                                                                                                                                 |                5 |              6 |         1.20 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/E[0]                                                                                                                                                                                    | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_6                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[9].u_fifo/u_axis_sync_fifo/counter[5]_i_1__2_n_0                                                                                                                                                                   | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[9].u_fifo/u_axis_sync_fifo/areset_d                                                                                                                                                        |                2 |              6 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[8].u_fifo/u_axis_sync_fifo/counter[5]_i_1__1_n_0                                                                                                                                                                   | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[8].u_fifo/u_axis_sync_fifo/areset_d                                                                                                                                                        |                1 |              6 |         6.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/E[0]                                                                                                                                       | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_8                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/u_dly_rvalid/wack_4                                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[9].u_fifo/u_axis_sync_fifo/areset_d                                                                                                                                                        |                3 |              6 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/u_dly_rvalid/wack                                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[8].u_fifo/u_axis_sync_fifo/areset_d                                                                                                                                                        |                3 |              6 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/E[0]                                                                                                                                       | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_1                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/counter[5]_i_1_n_0                                                                                                                 | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                   |                2 |              6 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/counter[5]_i_1__4_n_0                                                                                                                                                         | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/areset_d                                                                                                                                              |                2 |              6 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/SEQ/seq_clr                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/pool_in_en                                                                                                                                 | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_8                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/pe_tvalid_d                                                                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[2].gen_pp[0].wgt[10]_i_1_n_0                                                                                                                                      |                3 |              6 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/pe_tvalid_d                                                                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[2].gen_pp[0].wgt[13]_i_1_n_0                                                                                                                                      |                4 |              6 |         1.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/pe_tvalid_d                                                                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[2].gen_pp[0].wgt[12]_i_1_n_0                                                                                                                                      |                4 |              6 |         1.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/pe_tvalid_d                                                                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[2].gen_pp[0].wgt[7]_i_1_n_0                                                                                                                                       |                4 |              6 |         1.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/pe_tvalid_d                                                                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[2].gen_pp[0].wgt[8]_i_1_n_0                                                                                                                                       |                3 |              6 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/pe_tvalid_d                                                                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[2].gen_pp[0].wgt[9]_i_1_n_0                                                                                                                                       |                4 |              6 |         1.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/E[0]                                                                                                                                                       | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_4                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/pe_tvalid_d                                                                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[2].gen_pp[0].wgt[11]_i_1_n_0                                                                                                                                      |                3 |              6 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/state_machines[0].augm_enable.augm_en_reg_1[0]                                                                                                            | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].sum_p0_p1                                                                                                                                            |                5 |              6 |         1.20 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/m_ram/E[0]                                                                                                                                                             | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/areset_d                                                                                                                                       |                2 |              6 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/m_ram/not_empty_reg[0]                                                                                                                                                 | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/areset_d                                                                                                                                       |                2 |              6 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/wea                                                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/areset_d                                                                                                                                                |                2 |              6 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/u_insctrl/u_fifo_done/m_ram/E[0]                                                                                                                                                                                 | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/u_insctrl/u_fifo_done/areset_d                                                                                                                                                           |                2 |              6 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/counter[5]_i_1__3_n_0                                                                                                                                                         | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/areset_d                                                                                                                                              |                1 |              6 |         6.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/u_insctrl/u_fifo_done/m_ram/wea                                                                                                                                                                                  | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/u_insctrl/u_fifo_done/areset_d                                                                                                                                                           |                3 |              6 |         2.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/rst_gen_reg/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                | project_1_i/rst_gen_reg/U0/SEQ/seq_clr                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/pe_tvalid_d                                                                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[2].gen_pp[0].wgt[15]_i_1_n_0                                                                                                                                      |                4 |              6 |         1.50 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/rst_gen_ghp/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                | project_1_i/rst_gen_ghp/U0/SEQ/seq_clr                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/m_ram/E[0]                                                                                                                                                             | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/areset_d                                                                                                                                       |                2 |              6 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/m_ram/not_empty_reg[0]                                                                                                                                                 | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/areset_d                                                                                                                                       |                3 |              6 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/BIT[5].DX.d_r_reg[5][0][0]                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/areset_d                                                                                                                                                |                1 |              6 |         6.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/counter[6]_i_1__0_n_0                                                                                                               | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                    |                2 |              7 |         3.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/counter[6]_i_1_n_0                                                                                                                                                                 | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/areset_d                                                                                                                                                   |                2 |              7 |         3.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp2_reg/wack                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/areset_d                                                                                                                                                                  |                2 |              7 |         3.50 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/psel_reg[1]_0                                                                                                                                                                                                                                                  | project_1_i/rst_gen_reg/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/width_cnt[9]_i_1_n_0                                                                                                                                            | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/width_cnt[6]_i_1_n_0                                                                                                                    |                2 |              7 |         3.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].nburst_hp_cnt[7]_i_1_n_0                                                                                                                                                                     | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_6                                                                                                                                                                                                      |                1 |              7 |         7.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/FSM_onehot_sts_reg[6][0]                                                                                                                                                                           | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/dpd_dpdby_code[3]_i_1_n_0                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_6                                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/gen_dm_port_st_machines[1].cfg_dm_wr_en_reg[1][0]                                                                                                         | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN                                                                                                                                                                                                        |                4 |              7 |         1.75 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[0].GenW[0].GenH[0].mask_data_r[6]_i_1_n_0                                                                                                                        |                2 |              7 |         3.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp0_reg/wack                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/areset_d                                                                                                                                                                  |                3 |              7 |         2.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/m_ram/E[0]                                                                                                                                                                                        | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/areset_d                                                                                                                                                                  |                3 |              7 |         2.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/m_ram/wea                                                                                                                                                                               | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/u_fifo_dpdby/areset_d                                                                                                                                                      |                2 |              7 |         3.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].padding_num_d1[3]                                                                                                                                    |                2 |              7 |         3.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/m_ram/E[0]                                                                                                                                                                                        | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/areset_d                                                                                                                                                                  |                2 |              7 |         3.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/E[0]                                                                                                                                                                                                             | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_2                                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].padding_num_d1[3]                                                                                                                                    |                2 |              7 |         3.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ena_calc_o_reg_2[0]                                                                                                                                                                                 | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/u_fifo_dpdby/m_ram/E[0]                                                                                                                                                                            | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/u_fifo_dpdby/areset_d                                                                                                                                                      |                3 |              7 |         2.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/width_cnt[9]_i_1__1_n_0                                                                                                                                         | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/width_cnt[6]_i_1__1_n_0                                                                                                                 |                2 |              7 |         3.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[4]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_1[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/save_hp2_hp0[0].axis_prog_full_reg_0[0]                                                                                                    |                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/save_hp2_hp0[0].axis_prog_full_reg[0]                                                                                                      |                                                                                                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_0[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[0].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_3[2]                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_looper_wgt_w/trig_ch                                                                                                                                                                             | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_looper_ch/cnt_r[7]_i_1_n_0                                                                                                                                               |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[7].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_3[1]                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[0]_rep[0]                                                                                                                        |                                                                                                                                                                                                                                                                                  |                8 |              8 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[4].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[1][0]                                                                                                                            |                                                                                                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[3]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_3[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[1]_0[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |              8 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].AssignCexP0Casc0.cex_pipe_p2_r                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[1]_1[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |              8 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[1]_2[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_2[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2][0]                                                                                                                            |                                                                                                                                                                                                                                                                                  |                8 |              8 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[2]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_0[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |              8 |         1.14 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_rep__0[0]                                                                                                                     |                                                                                                                                                                                                                                                                                  |                7 |              8 |         1.14 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_3[7]                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[3].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[3].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[5].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[1].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[1].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_6[1]                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[4].DX.d_r_reg[4][0]_rep__10_0[2]                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[4].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/cmd_addr                                                                                                                                                                      | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/cmd_len                                                                                                                                               |                4 |              8 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_6[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[4].DX.d_r_reg[4][0]_rep_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_5[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[8]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_4[1]                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_3[8]                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[5]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[7].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[2].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[7]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_4[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[9]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_3[6]                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_3[5]                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[2].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[0].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_3[4]                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[6].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[6]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_3[3]                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[6].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[1]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[1].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[3]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[4]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[5]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[6]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[2]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[7]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[1].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[1].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].AssignCexP0Casc0.cex_pipe_p1_r                                                                                                            |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[5].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/m_ram/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/reset_while_working_0_reg[0]                                                                                                                                                                      | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/m_ram/SR[0]                                                                                                                                                               |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/m_ram/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/reset_while_working_2_reg[0]                                                                                                                                                                      | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/m_ram/SR[0]                                                                                                                                                               |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[1].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[3].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/m_ram/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/m_ram/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                  | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                   |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_bram_dram.ram_data_reg[33]_1                                                                                                                           | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_2                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].AssignCexP0Casc0.cex_pipe_p0_r                                                                                                            |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].AssignCexP0Casc0.cex_pipe_p2_r                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/m_ram/wea                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/u_looper_ker_d/trig_base_reg_3[0]                                                                                                                                                                      | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/u_looper_ker_d/rst_reg[0]                                                                                                                                                      |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/u_looper_ker_d/trig_wgt_w                                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/u_looper_ker_d/SR[0]                                                                                                                                                           |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/u_looper_ker_d/E[0]                                                                                                                                                                                    | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/u_looper_ker_d/rst_reg_0[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_ds_startact/pixel_valid_d_reg[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/fifo_pfull_r_reg_0[0]                                                                                                                                                                      | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/chn_running_reg[0]                                                                                                                                                 |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                                                                                                             |                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].AssignCexP0Casc0.cex_pipe_p0_r                                                                                                            |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/cmd_addr                                                                                                                                                                      | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/cmd_len                                                                                                                                               |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_5[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |              8 |         1.14 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_6[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |              8 |         1.14 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_7[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_8[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |              8 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_9[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[4].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[2].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_4[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[1].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[5].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/save_hp2_hp0[1].axis_prog_full_reg[0]                                                                                                      |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/save_hp2_hp0[1].axis_prog_full_reg_0[0]                                                                                                    |                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[0]_rep[0]                                                                                                                        |                                                                                                                                                                                                                                                                                  |                8 |              8 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[1][0]                                                                                                                            |                                                                                                                                                                                                                                                                                  |                8 |              8 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[1]_0[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |              8 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_3[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |              8 |         1.14 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_2[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_11[0]                                                                                                                         |                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_10[0]                                                                                                                         |                                                                                                                                                                                                                                                                                  |                8 |              8 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_0[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |              8 |         1.14 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4][0]                                                                                                                            |                                                                                                                                                                                                                                                                                  |                7 |              8 |         1.14 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_3[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_2[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_1[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |              8 |         1.14 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_0[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3][0]                                                                                                                            |                                                                                                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_rep__0_4[0]                                                                                                                   |                                                                                                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_rep__0_3[0]                                                                                                                   |                                                                                                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_rep__0_2[0]                                                                                                                   |                                                                                                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_rep__0_1[0]                                                                                                                   |                                                                                                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_7[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_0[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_10[0]                                                                                                                         |                                                                                                                                                                                                                                                                                  |                7 |              8 |         1.14 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_11[0]                                                                                                                         |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_2[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_3[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_4[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_5[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |              8 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_6[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |              8 |         1.14 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4][0]                                                                                                                            |                                                                                                                                                                                                                                                                                  |                8 |              8 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_8[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_9[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                 | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[3].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_rep__0_0[0]                                                                                                                   |                                                                                                                                                                                                                                                                                  |                7 |              8 |         1.14 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_3[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_2[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_1[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |              8 |         1.14 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_0[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3][0]                                                                                                                            |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_rep__0_4[0]                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_rep__0_3[0]                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_rep__0_2[0]                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_rep__0_1[0]                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_rep__0_0[0]                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_rep__0[0]                                                                                                                     |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_0[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2][0]                                                                                                                            |                                                                                                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[1]_2[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[1]_1[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |              8 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_addr_gen/bank_res_reg[2]_0[0]                                                                                                                                                        |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[3].u_ds_bidsel/BIT[1].DX.d_r_reg[1][2]_0                                                                                                                      |                5 |              8 |         1.60 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[7].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                                                                                                                        |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/counter[7]_i_1__0_n_0                                                                                                               | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                    |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                 | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/gen_dm_port_st_machines[1].cfg_dm_wr_en_reg[1][0]                                                                                                         | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[7].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                                                                                                                        |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/counter[7]_i_1_n_0                                                                                                                  | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                    |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[2].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                                                                                                                        |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[3].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                                                                                                                        |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[3].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                                                                                                                        |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[3].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                                                                                                                        |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[3].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                                                                                                                        |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/bg[0]_258                                                                                                                                   |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[2].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                                                                                                                        |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_bias_shf_r_reg[1]_0                                                                                                                                                     |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[2].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                                                                                                                        |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_bias_shf_r_reg[1]_4                                                                                                                                                     |                8 |              8 |         1.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[2].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                                                                                                                        |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[4].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                                                                                                                        |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[1].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                                                                                                                        |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[1].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                                                                                                                        |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[1].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                                                                                                                        |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[0].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                                                                                                                        |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[1].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                                                                                                                        |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[0].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                                                                                                                        |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[0].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                                                                                                                        |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[1]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[7].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                                                                                                                        |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[7].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                                                                                                                        |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[6].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                                                                                                                        |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[6].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                                                                                                                        |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[6].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                                                                                                                        |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[6].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                                                                                                                        |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[5].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                                                                                                                        |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[5].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                                                                                                                        |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[5].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                                                                                                                        |                4 |              8 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/gen_bram_dram.ram_data_reg[77]                                                                                                                           |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[5].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                                                                                                                        |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[2].u_routing/GenPgN.u_axi_rs/gen_bram_dram.ram_data_reg[77]                                                                                                                           |                4 |              8 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/gen_bram_dram.ram_data_reg[77]                                                                                                                           |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[4].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                                                                                                                        |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[4].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                                                                                                                        |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[4].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                                                                                                                        |                2 |              8 |         4.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                  | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                   |                1 |              8 |         8.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[0].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[4].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[7].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/p_0_in                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[6].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[0].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].nburst_hp_cnt[7]_i_1_n_0                                                                                                                                                                     | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_6                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[2].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[5].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[4].DX.d_r_reg[4][0]_rep__13_0[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[4].DX.d_r_reg[4][0]_rep__10_0[1]                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[4].DX.d_r_reg[4][0]_rep__10_0[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[6].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[4].DX.d_r_reg[4][0]_rep__13_0[1]                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                 | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[7].neg_1x_icp_pp_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                1 |              8 |         8.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |         4.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/reg_nl_type_r[0]                                                                                                                                                                                   | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/SR[0]                                                                                                                                                                      |                2 |              9 |         4.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]             |                2 |              9 |         4.50 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]             |                2 |              9 |         4.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                1 |              9 |         9.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/rd_pt0                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_4                                                                                                                                                                                                      |                5 |              9 |         1.80 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]              |                2 |              9 |         4.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]             |                1 |              9 |         9.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]              |                2 |              9 |         4.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/counter[8]_i_1_n_0                                                                                                                                                                 | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/areset_d                                                                                                                                                   |                2 |              9 |         4.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp2_reg/dpu0_m_axi_data1_bvalid_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].wgt_wr_buf_en_d1_reg[0]_0                                                                                                                            |                1 |              9 |         9.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/dpd_update_reg_1[0]                                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_2                                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_fetch/m_axi_gp_araddr[39]_i_1_n_0                                                                                                                                                                        | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_fetch/m_axi_gp_araddr[11]_i_1_n_0                                                                                                                                                |                2 |              9 |         4.50 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                        | project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                1 |              9 |         9.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp0_reg/dpu0_m_axi_data0_bvalid_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                1 |              9 |         9.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                 | project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |         4.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].got_dm_tlast_reg_1[0]                                                                                                           | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_7                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                 |                4 |             10 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/ins_tready_r_reg_0[0]                                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN                                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                  |                2 |             10 |         5.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_23[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                1 |             10 |        10.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                  |                2 |             10 |         5.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_13[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                5 |             10 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                4 |             10 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_9[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                6 |             10 |         1.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_6[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_5[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                5 |             10 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                 |                4 |             10 |         2.50 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                4 |             10 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                   |                3 |             10 |         3.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/m_ram/wack                                                                                                                                                                    | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/areset_d                                                                                                                                              |                2 |             10 |         5.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/dpd_update_reg_0[0]                                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_6                                                                                                                                                                                                      |                6 |             10 |         1.67 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                   |                3 |             10 |         3.33 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |         5.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |         3.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |         5.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |         5.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |         5.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_fetch_param/cfg_en_d_reg[3]_0[0]                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_fetch_param/cfg_wr_width_o[19]_i_1_n_0                                                                                                                                                            |                3 |             10 |         3.33 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                1 |             10 |        10.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |         2.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |         5.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                  |                2 |             10 |         5.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_7[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                5 |             10 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_28[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/pool_in_en                                                                                                                                 | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/SR[0]                                                                                                              |                2 |             10 |         5.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_rd_addr/width_cnt__0                                                                                                                                                  | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_rd_addr/width_cnt[9]_i_1__2_n_0                                                                                                               |                2 |             10 |         5.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |             10 |        10.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_rd_addr/channel_cnt__0                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_rd_addr/addr_cnt__0                                                                                                                           |                2 |             10 |         5.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/dly_conf_reg[1]_0[0]                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/SR[0]                                                                                                                                                 |                2 |             10 |         5.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_22[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                5 |             10 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_3[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/channel_done_d00                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/dly_ena_reg[3]_0[0]                                                                                                                     |                2 |             10 |         5.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_30[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_31[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_25[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_26[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                5 |             10 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/m_ram/wack                                                                                                                                                                    | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/areset_d                                                                                                                                              |                4 |             10 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_29[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_8[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/state_machines[1].cfg_wr_offset0                                                                                                                                                                   | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp0_reg/wack                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/E[0]                                                                                                                                                      | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/mode1.m_valid_i_reg_0[0]                                                                                                                   | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/E[0]                                                                                                                                    |                3 |             10 |         3.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp2_reg/wack                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/pool_in_en                                                                                                                                 | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_1                                                                                                                                                                                                      |                6 |             10 |         1.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/pool_in_en                                                                                                                                 | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/SR[0]                                                                                                              |                2 |             10 |         5.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_rd_addr/width_cnt__0                                                                                                                                                  | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_rd_addr/width_cnt[9]_i_1__0_n_0                                                                                                               |                4 |             10 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].ready_for_cfg_reg[0]                                                                                                            | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_5                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_rd_addr/channel_cnt__0                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_rd_addr/addr_cnt__0                                                                                                                           |                2 |             10 |         5.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/channel_done_d00                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/SR[0]                                                                                                                                   |                3 |             10 |         3.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_15[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                6 |             10 |         1.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_21[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                5 |             10 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_20[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                5 |             10 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_2[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_19[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_18[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_17[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                6 |             10 |         1.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_27[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                5 |             10 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_14[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_16[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                5 |             10 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_11[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_4[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                5 |             10 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_24[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_0[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                5 |             10 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_10[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/mode1.m_valid_i_reg_0[0]                                                                                                                   | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/E[0]                                                                                                                                    |                2 |             10 |         5.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_1[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_12[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/m_ram/E[0]                                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst                                                                                                                                                                                                                 |                6 |             11 |         1.83 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_bid_in_r_reg[0]_1                                                                                                                                                       |                4 |             11 |         2.75 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_bram_dram.ram_data_reg[33]_1                                                                                                                           | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/m_axis_tvalid_reg_0                                                                                                                |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/Q[0]                                                                                                                                                                                                   | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/start_img_r[5]                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/Q[0]                                                                                                                                                                                                   | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/rst_reg[0]                                                                                                                                                                  |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/rack                                                                                                                                                       | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/areset_d                                                                                                                                 |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data0                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                5 |             11 |         2.20 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_ds_startact/GenSrl16E.GenSrl[0].q_reg_reg_1[0]                                                                                                                                                 | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_alu_bkwr_addr_gen/addr_pxl_in_strh_0                                                                                                                                   |                4 |             11 |         2.75 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_bram_dram.ram_data_reg[33]_1                                                                                                                           | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/m_axis_tvalid_reg_0                                                                                                                |                1 |             11 |        11.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/GenInitCoorH[3].pix_base_coor_h_r[3][10]_i_1__0_n_0                                                                                                                                                   | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/rst_reg[0]                                                                                                                                                                  |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/m_ram/E[0]                                                                                                                                                                         | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/start                                                                                                                                                                    |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/Q[0]                                                                                                                                                                                                   | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/u_looper_img_w/cnt_r[10]_i_1__0_n_0                                                                                                                                            |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/pix_base_coor_w_r[1][10]_i_1__0_n_0                                                                                                                                                                   | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/rst_reg[0]                                                                                                                                                                  |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/m_ram/BIT[5].DX.d_r_reg[5][0]_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |             11 |        11.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/GenInitCoorH[1].pix_base_coor_h_r[1][10]_i_2__0_n_0                                                                                                                                                   | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/rst_reg[0]                                                                                                                                                                  |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/fifo_pfull_r_reg                                                                                                                                                                           | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/chn_running_reg_0[0]                                                                                                                                               |                3 |             11 |         3.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[6]_0[0]                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/SR[0]                                                                                                                                                                       |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/rack                                                                                                                                                       | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/areset_d                                                                                                                                 |                4 |             11 |         2.75 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_alu_bkwr_addr_gen/p_2_in                                                                                                                                                                       | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_ds_startact/GenSrl16E.GenSrl[0].q_reg_reg_2[0]                                                                                                                         |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_alu_bkwr_addr_gen/p_2_in                                                                                                                                                                       | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/img_cnt[10]_i_1_n_0                                                                                                                                                      |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[6]_1[0]                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst                                                                                                                                                                                                                 |                5 |             11 |         2.20 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_bid_in_r_reg[0]_0                                                                                                                                                           |                3 |             11 |         3.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_alu_bkwr_addr_gen/E[0]                                                                                                                                                                         | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_ds_startact/start_act                                                                                                                                                  |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/m_ram/start_r_d1_reg[0]                                                                                                                                                                 | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst                                                                                                                                                                                                                 |                6 |             11 |         1.83 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_bid_in_r_reg[2]_0[1]                                                                                                                                                        |                3 |             11 |         3.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_bid_in_r_reg[0]_1                                                                                                                                                           |                3 |             11 |         3.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/trig_wgt_jump[0]                                                                                                                                                                                       | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/SR[0]                                                                                                                                                                          |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/GenInitCoorH[2].pix_base_coor_h_r[2][10]_i_1__0_n_0                                                                                                                                                   | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/rst_reg[0]                                                                                                                                                                  |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].weights_wr_buf_addr[1][10]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                4 |             11 |         2.75 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_rd_addr/addr_cnt__0                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].next_pixel_st_addr[10]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/pad_start_num                                                                                                                                         | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/length_m_wr_num                                                                                                               |                3 |             11 |         3.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].bias_wr_buf_addr[1][10]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                6 |             11 |         1.83 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_bid_in_r_reg[0]_0                                                                                                                                                       |                3 |             11 |         3.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_bid_in_r_reg[2]_0[1]                                                                                                                                                    |                4 |             11 |         2.75 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].weights_wr_buf_addr[0][10]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                4 |             11 |         2.75 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].hp_send_len_cnt[10]_i_2_n_0                                                                                                                                                                  | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].hp_send_done0                                                                                                                                                        |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/E[0]                                                                                                                                                                                               | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/SR[0]                                                                                                                                                                      |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].img_wr_buf_addr[1][10]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                5 |             11 |         2.20 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/rd_pt0                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_1                                                                                                                                                                                                      |                5 |             11 |         2.20 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].next_pixel_st_addr[10]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/pad_start_num                                                                                                                                         | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/length_m_wr_num                                                                                                               |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/img_w_vld_r_reg[0]_0[0]                                                                                                                                                                            | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                                                                                                                    |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_rd_addr/addr_cnt_ingrp                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                4 |             11 |         2.75 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/img_w_vld_r_reg[0]_0[0]                                                                                                                                                                            | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_looper_img_w/cnt_r[10]_i_1_n_0                                                                                                                                           |                1 |             11 |        11.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/img_w_vld_r_reg[0]_0[0]                                                                                                                                                                            | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/start_img_r                                                                                                                                                                                  |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/trig_wgt_jump[0]                                                                                                                                                                                   | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/wgt_h_vld_r_reg[0]_0[0]                                                                                                                                                    |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/GenInitCoorH[3].pix_base_coor_h_r[3][10]_i_1_n_0                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                                                                                                                    |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/GenInitCoorH[2].pix_base_coor_h_r[2][10]_i_1_n_0                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                                                                                                                    |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/GenInitCoorH[1].pix_base_coor_h_r[1][10]_i_2_n_0                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                                                                                                                    |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_rd_addr/addr_cnt__0                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/pix_base_coor_w_r[1][10]_i_1_n_0                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                                                                                                                    |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].hp_send_len_cnt[10]_i_2_n_0                                                                                                                                                                  | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].hp_send_done0                                                                                                                                                        |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/E[0]                                                                                                                                                                      | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_rd_addr/addr_cnt_ingrp                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/u_ds_eotrig/GenSrl16E.GenSrl[0].q_reg_reg_0                                                                                                                                                                        | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/so_wr_o                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/start                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].img_wr_buf_addr[0][10]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                4 |             11 |         2.75 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].bias_wr_buf_addr[0][10]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                5 |             11 |         2.20 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/start_wgt_r_reg[0]                                                                                                                                                        | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/u_ds_ser/GenSrl16E.GenSrl[1].q_reg_reg_0[0]                                                                                                                                                                        | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_fifo_start/SR[0]                                                                                                                                                                     |                2 |             11 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/so_wr_o                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                4 |             11 |         2.75 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/so_wr_r_reg_1[0]                                                                                                                                                                                                        | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_addr_gen/addr_pxl_in_strh_0                                                                                                                                                          |                4 |             11 |         2.75 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |         6.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                1 |             12 |        12.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |         6.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                1 |             12 |        12.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                         | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                            |                2 |             12 |         6.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                1 |             12 |        12.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/m_ram/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                1 |             12 |        12.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                1 |             12 |        12.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/dpd_update_reg_1[0]                                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_6                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/ins_tready_r_reg[0]                                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_1                                                                                                                                                                                                      |                5 |             12 |         2.40 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                1 |             12 |        12.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/ins_tready_r_reg[0]                                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/m_ram/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                1 |             12 |        12.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                             |                1 |             12 |        12.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                1 |             12 |        12.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                          | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                             |                1 |             12 |        12.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/m_axis_tvalid_reg_2[0]                                                                                                                                     | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_7                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_mean/GenLoadN.u_fifo_load_wr_img/wack                                                                                                                               | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_mean/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                   |                3 |             12 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                1 |             12 |        12.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                         | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                            |                1 |             12 |        12.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |         6.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                         | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                            |                1 |             12 |        12.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/m_axis_tvalid_reg_2[0]                                                                                                                                     | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_5                                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/dpd_update_reg_1[0]                                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_6                                                                                                                                                                                                      |                7 |             13 |         1.86 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/dpd_update_reg_1[0]                                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_5                                                                                                                                                                                                      |                5 |             13 |         2.60 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/dpd_update_reg_2[0]                                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_5                                                                                                                                                                                                      |                5 |             13 |         2.60 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/prdata0                                                                                                                                                                                                                                                        | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[11]_1                                                                                                                                                                                                                        |                6 |             13 |         2.17 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_4                                                                                                                                                                                                      |               11 |             13 |         1.18 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/dpd_update_reg_0[0]                                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_6                                                                                                                                                                                                      |                5 |             13 |         2.60 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/E[0]                                                                                                                                                                                               | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_6                                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/dpd_update_reg_0[0]                                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_6                                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/dpd_update_reg_0[0]                                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_6                                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/dpd_update_reg_2[0]                                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_6                                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/dpd_update_reg_2[0]                                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_5                                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/BIT[5].DX.d_r_reg[5][0][0]                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |             13 |        13.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/mode1.m_valid_i_reg_0[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                3 |             14 |         4.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_7                                                                                                                                                                                                      |                6 |             14 |         2.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/mode1.m_valid_i_reg[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                3 |             14 |         4.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[8].u_fifo/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                4 |             14 |         3.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[9].u_fifo/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                9 |             14 |         1.56 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_axi_rs_save_data_addr/rd_ready                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                3 |             14 |         4.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].AssignCexP0Casc0.cex_pipe_p2_r                                                                                                            |                                                                                                                                                                                                                                                                                  |                5 |             14 |         2.80 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_axi_rs_save_data_addr/rd_ready                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                3 |             14 |         4.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/E[0]                                                                                                                                                                                               | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_4                                                                                                                                                                                                      |                6 |             15 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].got_dm_tlast_reg                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN                                                                                                                                                                                                        |                6 |             15 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/m_ram/wack                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                    |                1 |             15 |        15.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/gen_dm_port_st_machines[0].cfg_dm_wr_en_reg[0][0]                                                                                                         | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_4                                                                                                                                                                                                      |                4 |             15 |         3.75 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/state_machines[0].p0_bigger_reg_0[0]                                                                                                                      | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_4                                                                                                                                                                                                      |                5 |             15 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].p_hp_valid_nbyte                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |             15 |        15.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].p_hp_valid_nbyte                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                3 |             15 |         5.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/prdata0                                                                                                                                                                                                                                                        | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/penable_reg_1                                                                                                                                                                                                                          |                6 |             15 |         2.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_bram_dram.ram_data_reg[33]_1                                                                                                                           | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN                                                                                                                                                                                                        |                7 |             15 |         2.14 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/m_ram/wack                                                                                                                                                                         | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/areset_d                                                                                                                                                   |                5 |             15 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/E[0]                                                                                                                                                                                                   | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/cnt_ker_d[3]_i_1_n_0                                                                                                                                                          |                3 |             15 |         5.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].got_dm_tlast_reg                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_4                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_start_reg_0[0]                                                                                                                                                                               | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_profiler/reg_pend_cnt_r[15]_i_1_n_0                                                                                                                                              |                3 |             16 |         5.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/E[0]                                                                                                                                                       | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/p_48_out                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/E[0]                                                                                                                                                                                               | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_profiler/reg_pend_cnt_r[15]_i_1_n_0                                                                                                                                              |                3 |             16 |         5.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/start_img_r[5]                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].augm_enable.augm_en_reg_0                                                                                                               | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].p0_bigger_reg_2                                                                                                 |                7 |             16 |         2.29 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/gen_dm_port_st_machines[1].cfg_dm_wr_en_reg[1]_0[0]                                                                                                       |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/cend                                                                                                                                                                                               | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_profiler/reg_pend_cnt_r[15]_i_1_n_0                                                                                                                                              |                3 |             16 |         5.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/p_41_out                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_ker_d_jump_dly2/wea                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                1 |             16 |        16.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d1_n_r[3]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                9 |             16 |         1.78 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d1_n_r[2]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                8 |             16 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/ch_vld_r_reg[0]_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_bram_dram.ram_data_reg[33]_1                                                                                                                           | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/rst_n_r_reg[0]                                                                                                                     |                5 |             16 |         3.20 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_bram_dram.ram_data_reg[33]_1                                                                                                                           | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/rst_n_r_reg_0[0]                                                                                                                   |                6 |             16 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d1_n_r[1]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                8 |             16 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].dm_trans_valid_reg[0]                                                                                                           | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_4                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/pe_mode_ele_m_reg_n_0                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/ins_tready_r_reg[0]                                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d1_n_r[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                9 |             16 |         1.78 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/m_ram/wea                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                1 |             16 |        16.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_end_reg_0[0]                                                                                                                                                                                 | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_profiler/reg_pend_cnt_r[15]_i_1_n_0                                                                                                                                              |                3 |             16 |         5.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/m_ram/wea                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                1 |             16 |        16.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/s_axi_rid0                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                1 |             16 |        16.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/rack                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                                                                                                                          |                3 |             16 |         5.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].cnt_hp_send_nbyte[15]_i_2_n_0                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].cnt_hp_send_nbyte[15]_i_1_n_0                                                                                                                                        |                4 |             16 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_end_reg_0[0]                                                                                                                                                                                 | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_profiler/reg_pend_cnt_r[15]_i_1_n_0                                                                                                                                              |                3 |             16 |         5.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/ch_vld_r_reg[0]_0[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/E[0]                                                                                                                                                                                               | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_profiler/reg_pend_cnt_r[15]_i_1_n_0                                                                                                                                              |                3 |             16 |         5.33 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/s_axi_bid0                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_start_plus_reg_0[0]                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_profiler/reg_pend_cnt_r[15]_i_1_n_0                                                                                                                                              |                2 |             16 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_bram_dram.ram_data_reg[33]_1                                                                                                                           | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/rst_n_r_reg[0]                                                                                                                     |                4 |             16 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/rack                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                                                                                                                          |                3 |             16 |         5.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].cnt_hp_send_nbyte[15]_i_2_n_0                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].cnt_hp_send_nbyte[15]_i_1_n_0                                                                                                                                        |                4 |             16 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].AssignCexP0Casc0.cex_pipe_p2_r                                                                                                            |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_bram_dram.ram_data_reg[33]_1                                                                                                                           | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].got_dm_tlast_reg_2[0]                                                                                   |                5 |             16 |         3.20 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/wea                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |             16 |        16.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_end_plus_reg_0[0]                                                                                                                                                                            | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_profiler/reg_pend_cnt_r[15]_i_1_n_0                                                                                                                                              |                2 |             16 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/E[0]                                                                                                                                                                                                             | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_7                                                                                                                                                                                                      |                8 |             17 |         2.12 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |             17 |         5.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                    | project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                           |                4 |             18 |         4.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/start_img_r                                                                                                                                                                                  |                7 |             18 |         2.57 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp0_reg/mode1.s_ready_i_reg_0[0]                                                                                                                                                                                      | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/channel_cnt[21]_i_1_n_0                                                                                                                               |                3 |             18 |         6.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp2_reg/E[0]                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/channel_cnt[21]_i_1__0_n_0                                                                                                                            |                3 |             18 |         6.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr0                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                2 |             18 |         9.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/wgt_h_vld_r_reg[0]_0[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             19 |         3.80 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                             |               10 |             19 |         1.90 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/wack                                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/areset_d                                                                                                                                                        |                2 |             19 |         9.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/wack_0                                                                                                                                                                       | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/areset_d                                                                                                                                                        |                2 |             19 |         9.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/m_ram/wack                                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/areset_d                                                                                                                                                        |                3 |             19 |         6.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/FSM_sequential_state_machines[0].cs_reg_4                                                                                                                 | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/rst_n_r_reg_0                                                                                                                     |                7 |             20 |         2.86 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/wack                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                    |                3 |             20 |         6.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/wack                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                    |                3 |             20 |         6.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/m_ram/rack                                                                                                                         | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                   |                4 |             21 |         5.25 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_fetch/dpu0_m_axi_instr_rvalid                                                                                                                                                                            | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/areset_d                                                                                                                                                   |                4 |             21 |         5.25 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_1                                                                                                                                                                                                      |                9 |             21 |         2.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[8].u_fifo/u_axis_sync_fifo/m_ram/rack                                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[8].u_fifo/u_axis_sync_fifo/areset_d                                                                                                                                                        |                3 |             21 |         7.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[9].u_fifo/u_axis_sync_fifo/m_ram/rack                                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[9].u_fifo/u_axis_sync_fifo/areset_d                                                                                                                                                        |                5 |             21 |         4.20 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/dly_ena_reg[4]_1[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                3 |             22 |         7.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/so_wr_pre2_o                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                6 |             22 |         3.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_mode_maxp_dsm                                                                                                                                                           |                4 |             22 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_fetch_param/cfg_en_d_reg[3]_0[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                4 |             22 |         5.50 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_verreg/prdata0_n_0                                                                                                                                                                                                                                                 | project_1_i/rst_gen_reg/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                 |                8 |             22 |         2.75 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/nl_tvalid_repN_1                                                                                                                                                                                 |               12 |             22 |         1.83 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/dly_conf_reg[1]_0[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |             22 |         2.75 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/start                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                5 |             22 |         4.40 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/dly_ena_reg[4]_1[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                3 |             22 |         7.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].AssignCexP0Casc0.cex_pipe_p1_r                                                                                                            |                                                                                                                                                                                                                                                                                  |                5 |             22 |         4.40 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/ins_tready_r_reg[0]                                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_5                                                                                                                                                                                                      |               10 |             22 |         2.20 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].AssignCexP0Casc0.cex_pipe_p1_r                                                                                                            |                                                                                                                                                                                                                                                                                  |                8 |             22 |         2.75 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_ds_soall/dina[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                8 |             23 |         2.88 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/save_num_remain[22]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                7 |             23 |         3.29 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/wack                                                                                                                                                                         | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/areset_d                                                                                                                                                        |                3 |             23 |         7.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/ins_tready_r_reg[0]                                                                                                                                                                                | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_7                                                                                                                                                                                                      |               12 |             23 |         1.92 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/save_num_remain[22]_i_1__0_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                6 |             23 |         3.83 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].AssignCexP0Casc0.cex_pipe_p0_r                                                                                                            |                                                                                                                                                                                                                                                                                  |                8 |             24 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].AssignCexP0Casc0.cex_pipe_p0_r                                                                                                            |                                                                                                                                                                                                                                                                                  |               12 |             24 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/cmd_addr                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                5 |             25 |         5.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/cmd_addr                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                4 |             25 |         6.25 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_8                                                                                                                                                                                                      |                7 |             26 |         3.71 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[2].so_tbias_pre_r                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                9 |             26 |         2.89 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[3].so_tbias_pre_r                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                6 |             26 |         4.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[1].so_tbias_pre_r                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                8 |             26 |         3.25 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[0].so_tbias_pre_r                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                8 |             26 |         3.25 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[4].so_tbias_pre_r                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                9 |             26 |         2.89 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_2                                                                                                                                                                                                      |               14 |             26 |         1.86 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[5].so_tbias_pre_r                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               11 |             26 |         2.36 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_3                                                                                                                                                                                                      |                9 |             26 |         2.89 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[6].so_tbias_pre_r                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                8 |             26 |         3.25 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[7].so_tbias_pre_r                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               11 |             26 |         2.36 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[3]_5[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               17 |             28 |         1.65 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   |                                                                                                                                                                                                                                                                                                          | project_1_i/rst_gen_reg/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                 |               11 |             28 |         2.55 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[3]_4[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               19 |             28 |         1.47 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_fetch/m_axi_gp_araddr[39]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                4 |             28 |         7.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[2]_rep_6[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               10 |             28 |         2.80 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[9]_0[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               16 |             28 |         1.75 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/prdata0_0                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                8 |             28 |         3.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_bram_dram.ram_data_reg[33]_1                                                                                                                           | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_4                                                                                                                                                                                                      |                7 |             28 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[7].GenWP[0].u_nl/neg_clr_en                                                                                                                                                         |                6 |             29 |         4.83 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[3].GenWP[0].u_nl/neg_clr_en                                                                                                                                                         |                4 |             29 |         7.25 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[4].GenWP[0].u_nl/neg_clr_en                                                                                                                                                         |                6 |             29 |         4.83 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[5].GenWP[0].u_nl/neg_clr_en                                                                                                                                                         |                7 |             29 |         4.14 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[6].GenWP[0].u_nl/neg_clr_en                                                                                                                                                         |                8 |             29 |         3.62 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[2].GenWP[0].u_nl/neg_clr_en                                                                                                                                                         |                8 |             29 |         3.62 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[1].GenWP[0].u_nl/neg_clr_en                                                                                                                                                         |                8 |             29 |         3.62 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[0].GenWP[0].u_nl/neg_clr_en                                                                                                                                                         |                7 |             29 |         4.14 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/nl_tvalid_repN                                                                                                                                                                                   |               13 |             30 |         2.31 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/m_ram/rack                                                                                                                                                                    | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/areset_d                                                                                                                                              |                6 |             31 |         5.17 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/m_ram/rack                                                                                                                                                                    | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/areset_d                                                                                                                                              |                4 |             31 |         7.75 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/peripheral_aresetn[0]                                                                                                                                                                                                           |                9 |             31 |         3.44 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/pwdata0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[2]_rep_2[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               17 |             32 |         1.88 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[2]_rep_0[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[5]_2[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               17 |             32 |         1.88 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[2]_rep_3[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[2]_rep_4[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               17 |             32 |         1.88 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[2]_rep_5[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               21 |             32 |         1.52 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/penable_reg_0[0]                                                                                                                                                                                                                                               | project_1_i/rst_gen_reg/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[5]_1[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               19 |             32 |         1.68 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[3]_0[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               20 |             32 |         1.60 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[5]_0[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[4]_rep_1[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               24 |             32 |         1.33 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/E[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               18 |             32 |         1.78 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[5]_4[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               26 |             32 |         1.23 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/rack                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[3]_3[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               17 |             32 |         1.88 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[3]_2[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               16 |             32 |         2.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[5]_3[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               21 |             32 |         1.52 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   | project_1_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[3]_1[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               20 |             32 |         1.60 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/instr_ready_reg[5]                                                                                                                                                                 | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/SR[0]                                                                                                                                                      |                5 |             32 |         6.40 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/instr_ready_reg[0]                                                                                                                                                                 | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/SR[0]                                                                                                                                                      |               12 |             32 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/instr_ready_reg[4]                                                                                                                                                                 | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/SR[0]                                                                                                                                                      |                6 |             32 |         5.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_en                                                                                                                                              |                7 |             32 |         4.57 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_5                                                                                                                                                                                                      |               11 |             32 |         2.91 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_en                                                                                                                                              |                9 |             32 |         3.56 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3[63]_i_1__0_n_0                                                                                          |                6 |             32 |         5.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/padding_end_mask_pre3[63]_i_1_n_0                                                                                             |                7 |             32 |         4.57 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/instr_ready_reg[1]                                                                                                                                                                 | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/SR[0]                                                                                                                                                      |               12 |             32 |         2.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/instr_ready_reg[2]                                                                                                                                                                 | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/SR[0]                                                                                                                                                      |               11 |             32 |         2.91 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/instr_ready_reg[3]                                                                                                                                                                 | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/SR[0]                                                                                                                                                      |               11 |             32 |         2.91 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[2].GenDataN[0].ele_r_reg[32][0]                                                                                                                                             |               10 |             33 |         3.30 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[1].GenDataN[0].ele_r_reg[32][0]                                                                                                                                             |               12 |             33 |         2.75 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[0].GenDataN[0].ele_r_reg[32][0]                                                                                                                                             |               18 |             33 |         1.83 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[3].GenDataN[0].ele_r_reg[32][0]                                                                                                                                             |                9 |             33 |         3.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[4].GenDataN[0].ele_r_reg[32][0]                                                                                                                                             |                8 |             33 |         4.12 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[5].GenDataN[0].ele_r_reg[32][0]                                                                                                                                             |               13 |             33 |         2.54 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[6].GenDataN[0].ele_r_reg[32][0]                                                                                                                                             |                9 |             33 |         3.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[7].GenDataN[0].ele_r_reg[32][0]                                                                                                                                             |               12 |             33 |         2.75 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].p_hp_start_addr                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                5 |             33 |         6.60 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].p_hp_start_addr                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                5 |             33 |         6.60 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |               12 |             36 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                  |               13 |             36 |         2.77 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |               13 |             36 |         2.77 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |               17 |             36 |         2.12 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |               14 |             36 |         2.57 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |               11 |             36 |         3.27 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |                9 |             36 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |               10 |             36 |         3.60 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   |                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               12 |             36 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |               18 |             36 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |               13 |             36 |         2.77 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |                8 |             36 |         4.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |                9 |             36 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |               12 |             36 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |                9 |             36 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].vld_pout                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                8 |             36 |         4.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |               10 |             36 |         3.60 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |               10 |             36 |         3.60 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |                9 |             36 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |               14 |             36 |         2.57 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                  |               20 |             36 |         1.80 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |               24 |             36 |         1.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |               25 |             36 |         1.44 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |               10 |             36 |         3.60 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |               12 |             36 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |               14 |             36 |         2.57 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |               14 |             36 |         2.57 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |               12 |             36 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |               11 |             36 |         3.27 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                  |               11 |             36 |         3.27 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |               11 |             36 |         3.27 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |               10 |             36 |         3.60 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |               10 |             36 |         3.60 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |               11 |             36 |         3.27 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |               13 |             36 |         2.77 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |               11 |             36 |         3.27 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                                                                                                               |                                                                                                                                                                                                                                                                                  |                9 |             36 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_bram_dram.ram_data_reg[33]_1                                                                                                                           | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_5                                                                                                                                                                                                      |               10 |             36 |         3.60 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                  |               11 |             37 |         3.36 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                  |               12 |             37 |         3.08 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/ddr_offset_end[3]_i_1__0_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                7 |             37 |         5.29 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/ddr_offset_end[3]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                7 |             37 |         5.29 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/nl_tvalid_repN_4                                                                                                                                                                                 |               19 |             37 |         1.95 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                  |               12 |             37 |         3.08 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[4].DX.d_r_reg[4][0]_rep__0_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               14 |             37 |         2.64 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                  |               14 |             37 |         2.64 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/ins_tready_r_reg_0[0]                                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_7                                                                                                                                                                                                      |               17 |             38 |         2.24 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/ins_tready_r_reg_0[0]                                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                                                                                                             |               12 |             38 |         3.17 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_sotbias_pre2/so_tbias_pre2_w                                                                                                                                                           |               11 |             40 |         3.64 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].m_axi_araddr[1][39]_i_2_n_0                                                                                                                                                                  | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].m_axi_araddr[1][39]_i_1_n_0                                                                                                                                          |                7 |             40 |         5.71 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/gen_bram_dram.ram_reg_128_191_0_6_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                5 |             40 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_0_6_i_1__3_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                5 |             40 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].m_axi_araddr[0][39]_i_2_n_0                                                                                                                                                                  | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].m_axi_araddr[0][39]_i_1_n_0                                                                                                                                          |                6 |             40 |         6.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/gen_bram_dram.ram_reg_192_255_0_6_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                5 |             40 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/gen_bram_dram.ram_reg_64_127_0_6_i_1__1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                5 |             40 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               11 |             41 |         3.73 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_bram_dram.ram_data_reg[33]_1                                                                                                                           | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_7                                                                                                                                                                                                      |                7 |             41 |         5.86 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_wgt_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/rack_2                                                                                                                                                                           | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                    |                7 |             43 |         6.14 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/rd_bank_id_r                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               24 |             43 |         1.79 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/so_wr_pre3_o                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               17 |             43 |         2.53 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/nl_tvalid_repN_3                                                                                                                                                                                 |               22 |             43 |         1.95 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/p_0_in[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               16 |             43 |         2.69 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/m_ram/rack                                                                                                                                                                         | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/areset_d                                                                                                                                                   |                6 |             43 |         7.17 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[2].u_bank/addr_start_am_strh_all_r[43]_i_1__1_n_0                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               11 |             44 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[1].u_bank/addr_start_am_strh_all_r[43]_i_1__0_n_0                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               11 |             44 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[0].u_bank/addr_start_am_strh_all_r[43]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               10 |             44 |         4.40 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/en_dly_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               18 |             44 |         2.44 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[3].u_bank/addr_start_am_strh_all_r[43]_i_1__2_n_0                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               10 |             44 |         4.40 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[1].u_bank/addr_start_am_strh_all_r[43]_i_1__4_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               12 |             44 |         3.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[3].u_bank/addr_start_am_strh_all_r[43]_i_1__6_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               11 |             44 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/en_dly_reg[0]_rep__0_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               16 |             44 |         2.75 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/en_dly_reg[0]_rep__1_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               16 |             44 |         2.75 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/en_dly_reg[0]_rep__1[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               16 |             44 |         2.75 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[2].u_bank/addr_start_am_strh_all_r[43]_i_1__5_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               11 |             44 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[0].u_bank/addr_start_am_strh_all_r[43]_i_1__3_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                8 |             44 |         5.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/ins_tready_r_reg_0[0]                                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_5                                                                                                                                                                                                      |               11 |             46 |         4.18 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_fetch_param/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               16 |             48 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_fetch_param/cfg_en_o_reg_0[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               15 |             48 |         3.20 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp0_reg/m_axi_hp0_awready_r                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               11 |             49 |         4.45 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp0_reg/p_1_in                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                9 |             49 |         5.44 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp2_reg/m_axi_hp2_awready_r                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                9 |             49 |         5.44 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp2_reg/p_1_in                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                9 |             49 |         5.44 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_6                                                                                                                                                                                                      |               20 |             52 |         2.60 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               15 |             53 |         3.53 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d2_n_r[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               26 |             53 |         2.04 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d2_n_r[1]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               25 |             53 |         2.12 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d2_n_r[2]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               26 |             53 |         2.04 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d2_n_r[3]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               25 |             53 |         2.12 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/rack                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             54 |        10.80 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/rack                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             54 |        10.80 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_mode_w16b0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               16 |             55 |         3.44 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_mode_w16b0                                                                                                                                                                                      | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ena_calc_o_reg_1                                                                                                                                                            |               18 |             57 |         3.17 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[9].u_fifo/u_axis_sync_fifo/m_ram/rack                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                5 |             64 |        12.80 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/bias_bank_wr[0]                                                                                                                                                            |               16 |             64 |         4.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/gen_dm_port_st_machines[1].bias_bank_wr_reg[1]_0[0]                                                                                                                        |               10 |             64 |         6.40 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].gen_wr_data_col4.wr_buf_data_pre2[63]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                  |               48 |             64 |         1.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].gen_wr_data_col4.wr_buf_data_pre2[63]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                  |               62 |             64 |         1.03 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/img_mean_forbid.img_wr_data[63]_i_2__0_n_0                                                                                                            | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/gen_dm_port_st_machines[1].img_bank_wr_reg[1]_0[0]                                                                                                                         |               13 |             64 |         4.92 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/mode1.s_ready_i_reg_0                                                                                                                      |                                                                                                                                                                                                                                                                                  |               14 |             64 |         4.57 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               11 |             64 |         5.82 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/img_mean_forbid.img_wr_data[63]_i_2__0_n_0                                                                                                            | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/gen_dm_port_st_machines[1].weights_bank_wr_reg[1]_0[0]                                                                                                                     |               14 |             64 |         4.57 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/mode1.s_ready_i_reg_0                                                                                                                      |                                                                                                                                                                                                                                                                                  |               12 |             64 |         5.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               12 |             64 |         5.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/img_mean_forbid.img_wr_data[63]_i_2_n_0                                                                                                               | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/weights_bank_wr[0]                                                                                                                                                         |               19 |             64 |         3.37 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/img_mean_forbid.img_wr_data[63]_i_2_n_0                                                                                                               | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/img_bank_wr[0]                                                                                                                                                             |               19 |             64 |         3.37 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[0].u_routing/u_dly_rvalid/BIT[2].DX.d_r_reg[2][0]_0[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               15 |             64 |         4.27 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[8].u_fifo/u_axis_sync_fifo/m_ram/rack                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                5 |             64 |        12.80 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk0                   |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/u_regs4/GenExecCycleValid[0].exex_start_pos_r                                                                                                                                                                                                |                9 |             65 |         7.22 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]     |                                                                                                                                                                                                                                                                                  |               12 |             65 |         5.42 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                 |                                                                                                                                                                                                                                                                                  |               12 |             65 |         5.42 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                  |                                                                                                                                                                                                                                                                                  |               14 |             65 |         4.64 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]      |                                                                                                                                                                                                                                                                                  |               12 |             65 |         5.42 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_ker_d_jump_dly2/wack                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                5 |             66 |        13.20 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/wack                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             66 |        13.20 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/nl_tvalid_repN_2                                                                                                                                                                                 |               33 |             66 |         2.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/nl_tvalid                                                                                                                                                                                        |               32 |             66 |         2.06 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_data_ele[88]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               23 |             67 |         2.91 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                                  |               13 |             68 |         5.23 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                                  |               12 |             68 |         5.67 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                  |               14 |             68 |         4.86 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                                  |               18 |             68 |         3.78 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                                  |               16 |             68 |         4.25 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                                  |               12 |             68 |         5.67 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                  |               10 |             68 |         6.80 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                                  |               11 |             68 |         6.18 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/m_ram/rack                                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/areset_d                                                                                                                                                        |               12 |             69 |         5.75 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/rack                                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/areset_d                                                                                                                                                        |                8 |             73 |         9.12 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/rack                                                                                                                                                                         | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/areset_d                                                                                                                                                   |               19 |             73 |         3.84 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/m_ram/rack                                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/areset_d                                                                                                                                                        |                9 |             73 |         8.11 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data0                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               18 |             75 |         4.17 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/m_ram/rack                                                                                                                         |                                                                                                                                                                                                                                                                                  |                6 |             75 |        12.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[2].u_routing/GenPgN.u_axi_rs/rack                                                                                                                                                                             | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                    |               19 |             77 |         4.05 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/rack_1                                                                                                                                                                           | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d                                                                                                    |               17 |             77 |         4.53 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[2].u_routing/GenPgN.u_axi_rs/rack                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               13 |             78 |         6.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/m_axis_tvalid_reg_0[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               24 |             78 |         3.25 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/mode2.storage_data0                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               22 |             78 |         3.55 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/rack_1                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               11 |             78 |         7.09 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_wgt_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data0                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               18 |             79 |         4.39 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/m_axis_tvalid_reg[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               25 |             79 |         3.16 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/m_ram/rack                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               12 |             79 |         6.58 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_wgt_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/rack_2                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               12 |             79 |         6.58 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/m_ram/rack                                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/areset_d                                                                                                                                                        |                7 |             80 |        11.43 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                          |                                                                                                                                                                                                                                                                                  |                5 |             80 |        16.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/u_dly_rvalid/wack_4                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                5 |             80 |        16.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                         |                                                                                                                                                                                                                                                                                  |                5 |             80 |        16.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/u_dly_rvalid/wack                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             80 |        16.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               26 |             81 |         3.12 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               26 |             81 |         3.12 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                  |                6 |             84 |        14.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                  |                6 |             84 |        14.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                  |                6 |             84 |        14.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                  |                6 |             84 |        14.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               34 |             84 |         2.47 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/m_ram/wack                                                                                                                         |                                                                                                                                                                                                                                                                                  |                6 |             88 |        14.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/gen_bram_dram.ram_reg_0_63_0_6_i_1_n_0                                                                                              |                                                                                                                                                                                                                                                                                  |               12 |             90 |         7.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/gen_bram_dram.ram_reg_0_63_0_6_i_1_n_0                                                                                              |                                                                                                                                                                                                                                                                                  |               12 |             90 |         7.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/m_ram/gen_bram_dram.ram_reg_64_127_0_6_i_1_n_0                                                                                      |                                                                                                                                                                                                                                                                                  |               12 |             90 |         7.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/m_ram/gen_bram_dram.ram_reg_64_127_0_6_i_1__0_n_0                                                                                   |                                                                                                                                                                                                                                                                                  |               12 |             90 |         7.50 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/m_ram/wack                                                                                                                          |                                                                                                                                                                                                                                                                                  |               12 |             92 |         7.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/m_ram/wack                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               12 |             92 |         7.67 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst                                                                                                                                                                                                                 |               60 |             98 |         1.63 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/m_ram/m_axis_tvalid_reg[0]                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/SR[0]                                                                                                                                                           |               21 |            103 |         4.90 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/m_ram/m_axis_tvalid_reg[1]                                                                                                                                                              | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/SR[0]                                                                                                                                                           |               23 |            104 |         4.52 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/rack                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                8 |            107 |        13.38 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               34 |            107 |         3.15 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].dm_cmd_rd_ready_reg[1]_1[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               27 |            107 |         3.96 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/rack                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                8 |            107 |        13.38 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/m_axis_cmd_tdata_reg[28]_1[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               46 |            114 |         2.48 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/m_ram/rack                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               26 |            120 |         4.62 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/wack_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                8 |            128 |        16.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/wack                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                8 |            128 |        16.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/mode1.m_valid_i_reg_0                                                                                                                                     | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].line_buffer[383]_i_1_n_0                                                                                                                             |               56 |            128 |         2.29 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/mode1.m_valid_i_reg_0                                                                                                                                     | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].line_buffer[383]_i_1_n_0                                                                                                                             |               41 |            128 |         3.12 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                             |                                                                                                                                                                                                                                                                                  |               29 |            129 |         4.45 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/use_wrap_buffer_reg_0[0]                                                                                                     |                                                                                                                                                                                                                                                                                  |               29 |            129 |         4.45 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                  |                                                                                                                                                                                                                                                                                  |               29 |            129 |         4.45 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                                  |               45 |            129 |         2.87 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]      |                                                                                                                                                                                                                                                                                  |               31 |            129 |         4.16 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/mode1.s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               43 |            129 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/p_1_in                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               43 |            129 |         3.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                                  |               34 |            129 |         3.79 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                                  |               30 |            129 |         4.30 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                                  |               41 |            129 |         3.15 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/mode1.s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               44 |            129 |         2.93 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/p_1_in                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               44 |            129 |         2.93 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               50 |            132 |         2.64 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/E[0]                                                                                                                                                                                    | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/SR[0]                                                                                                                                                           |               27 |            137 |         5.07 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/m_ram/rack                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               23 |            139 |         6.04 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/rack                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               23 |            140 |         6.09 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/m_ram/rack                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               11 |            144 |        13.09 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/m_ram/rack                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               11 |            144 |        13.09 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                                  |               37 |            145 |         3.92 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                  |               38 |            145 |         3.82 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                  |               36 |            145 |         4.03 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]     |                                                                                                                                                                                                                                                                                  |               30 |            145 |         4.83 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                 |                                                                                                                                                                                                                                                                                  |               31 |            145 |         4.68 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                                  |               30 |            145 |         4.83 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                          |                                                                                                                                                                                                                                                                                  |               10 |            152 |        15.20 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/m_axis_sinstr_tdata0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               29 |            153 |         5.28 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                  |               10 |            160 |        16.00 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                  |               10 |            160 |        16.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/m_axis_linstr_tdata0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               36 |            160 |         4.44 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/m_axis_cinstr_tdata0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               32 |            160 |         5.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                         |                                                                                                                                                                                                                                                                                  |               11 |            168 |        15.27 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/m_ram/wack                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               11 |            168 |        15.27 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/m_ram/wack                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               11 |            168 |        15.27 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                  |               11 |            168 |        15.27 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                  |               11 |            168 |        15.27 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/en_dly_reg[0]_rep__0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               69 |            176 |         2.55 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/wack_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               22 |            176 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/m_axis_tvalid_reg_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               45 |            178 |         3.96 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/wack                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               23 |            184 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/m_ram/wack                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               23 |            184 |         8.00 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/m_ram/rack                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               28 |            185 |         6.61 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/m_axis_pinstr_tdata0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               36 |            192 |         5.33 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/reg_nl_type_r[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               52 |            207 |         3.98 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/wack                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               28 |            220 |         7.86 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_fetch_param/cfg_en                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               66 |            233 |         3.53 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/mode1.m_valid_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                  |              105 |            256 |         2.44 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/mode1.m_valid_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               86 |            256 |         2.98 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo/BIT[1].DX.d_r_reg[1][0]_32                                                                                                                                                  |              100 |            321 |         3.21 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/pe_tvalid_d                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |              148 |            394 |         2.66 |
|  project_1_i/zynq_ultra_ps_e/inst/pl_clk1                   |                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               94 |            399 |         4.24 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp |                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |              624 |           3383 |         5.42 |
|  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |             2655 |          15485 |         5.83 |
+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


