OpenROAD v2.0-11432-gead3236e5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0051] Sink buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sky130_fd_sc_hd__clkbuf_16
[INFO CTS-0049] Characterization buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0039] Number of created patterns = 4200.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           20          1           7           
[WARNING CTS-0043] 560 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 4200.
[INFO CTS-0047]     Number of keys in characterization LUT: 220.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 562 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 562.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 10 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 76.
[INFO CTS-0024]  Normalized sink region: [(0.765645, 0.72), (40.4763, 38.9681)].
[INFO CTS-0025]     Width:  39.7107.
[INFO CTS-0026]     Height: 38.2481.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 38
    Sub-region size: 19.8553 X 38.2481
[INFO CTS-0034]     Segment length (rounded): 10.
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 0 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 2 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 19
    Sub-region size: 19.8553 X 19.1241
[INFO CTS-0034]     Segment length (rounded): 10.
    Key: 207 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 8 inSlew: 4 inCap: 1 outSlew: 1 load: 1 length: 2 delay: 9
      location: 1.0 buffer: sky130_fd_sc_hd__clkbuf_16
 Out of 38 sinks, 1 sinks closer to other cluster.
 Out of 38 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 10
    Sub-region size: 9.9277 X 19.1241
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 14 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 4 delay: 1
 Out of 22 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 76.
[INFO CTS-0018]     Created 89 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 4.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 4.
[INFO CTS-0015]     Created 89 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:6, 5:10, 6:12, 7:10, 8:19, 9:11, 10:9, 11:5, 13:2..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 562
[INFO CTS-0100]  Leaf buffers 76
[INFO CTS-0101]  Average sink wire length 807.75 um
[INFO CTS-0102]  Path depth 4 - 4

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 116158 u^2 27% utilization.
[INFO RSZ-0058] Using max wire length 2141um.

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 116158 u^2 27% utilization.
Placement Analysis
---------------------------------
total displacement        797.4 u
average displacement        0.0 u
max displacement           12.0 u
original HPWL          382704.6 u
legalized HPWL         389862.4 u
delta HPWL                    2 %

Repair setup and hold violations...
TNS end percent 100
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          389862.4 u
legalized HPWL         389862.4 u
delta HPWL                    0 %


==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 116158 u^2 27% utilization.
Elapsed time: 0:08.26[h:]min:sec. CPU time: user 8.20 sys 0.05 (100%). Peak memory: 213128KB.
