<dec f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='749' type='unsigned int llvm::SchedBoundary::getLatencyStallCycles(llvm::SUnit * SU)'/>
<def f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2068' ll='2076' type='unsigned int llvm::SchedBoundary::getLatencyStallCycles(llvm::SUnit * SU)'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3185' u='c' c='_ZNK4llvm16GenericScheduler12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_PNS_13SchedBoundaryE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3186' u='c' c='_ZNK4llvm16GenericScheduler12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_PNS_13SchedBoundaryE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3517' u='c' c='_ZN4llvm20PostGenericScheduler12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3518' u='c' c='_ZN4llvm20PostGenericScheduler12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_'/>
<doc f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2061'>/// Compute the stall cycles based on this SUnit&apos;s ready time. Heuristics treat
/// these &quot;soft stalls&quot; differently than the hard stall cycles based on CPU
/// resources and computed by checkHazard(). A fully in-order model
/// (MicroOpBufferSize==0) will not make use of this since instructions are not
/// available for scheduling until they are ready. However, a weaker in-order
/// model may use this for heuristics. For example, if a processor has in-order
/// behavior when reading certain resources, this may come into play.</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='747'>/// Get the difference between the given SUnit&apos;s ready time and the current
  /// cycle.</doc>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMachineScheduler.cpp' l='92' u='c' c='_ZNK4llvm21PPCPreRASchedStrategy12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_PNS_13SchedBoundaryE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMachineScheduler.cpp' l='93' u='c' c='_ZNK4llvm21PPCPreRASchedStrategy12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_PNS_13SchedBoundaryE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMachineScheduler.cpp' l='186' u='c' c='_ZN4llvm22PPCPostRASchedStrategy12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMachineScheduler.cpp' l='187' u='c' c='_ZN4llvm22PPCPostRASchedStrategy12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_'/>
