WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 30000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

BTB:
Basic BTB sets: 1024 ways: 8
Indirect:
history lengths: 0 0 10 16 27 44 60 96 109 219 449 487 714 1313 2146 3881 
ITTAGE tables: 64768 bytes;Region table: 240 bytes;IUM: 384 bytes;Total Storage= 65392 bytes;
RAS:
RAS size: 64
[LLC] INSTR Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] DATA  Demand IPV: 1 1 1 2 4 Prefetch IPV: 1 1 2 2 4
Berti Prefetcher
CPU 0 Entangling prefetcher
Off-chip DRAM Size: 8 GiB Channels: 2 Width: 64-bit Data Race: 6400 MT/s
[DUEL] Epoch ended. INSTR misses = 33, DATA misses = 32. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 47, DATA misses = 47. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 167, DATA misses = 163. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 185, DATA misses = 177. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 78, DATA misses = 77. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 80, DATA misses = 87. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 59, DATA misses = 43. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 42, DATA misses = 45. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 211, DATA misses = 191. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 225, DATA misses = 191. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 86, DATA misses = 104. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 125, DATA misses = 131. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 224, DATA misses = 202. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 121, DATA misses = 91. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 151, DATA misses = 128. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 128, DATA misses = 135. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 122, DATA misses = 99. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 54, DATA misses = 63. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 68, DATA misses = 84. Winner = INSTR
Heartbeat CPU 0 instructions: 10000003 cycles: 2118902 heartbeat IPC: 4.719 cumulative IPC: 4.719 (Simulation time: 00 hr 00 min 30 sec)
[DUEL] Epoch ended. INSTR misses = 16, DATA misses = 14. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 16, DATA misses = 7. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 3, DATA misses = 12. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 9, DATA misses = 9. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 7, DATA misses = 15. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 20, DATA misses = 26. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 27, DATA misses = 23. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 11, DATA misses = 11. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 51, DATA misses = 58. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 22, DATA misses = 31. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 33, DATA misses = 40. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 67, DATA misses = 73. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 80, DATA misses = 77. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 47, DATA misses = 43. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 64, DATA misses = 62. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 43, DATA misses = 46. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 22, DATA misses = 21. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 63, DATA misses = 68. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 179, DATA misses = 201. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 99, DATA misses = 85. Winner = DATA
Heartbeat CPU 0 instructions: 20000000 cycles: 4140014 heartbeat IPC: 4.948 cumulative IPC: 4.831 (Simulation time: 00 hr 01 min 01 sec)
[DUEL] Epoch ended. INSTR misses = 38, DATA misses = 35. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 103, DATA misses = 108. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 174, DATA misses = 258. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 166, DATA misses = 209. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 144, DATA misses = 189. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 24, DATA misses = 29. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 3, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 11, DATA misses = 28. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 41, DATA misses = 63. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 116, DATA misses = 114. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 206, DATA misses = 209. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 28, DATA misses = 28. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 92, DATA misses = 81. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 71, DATA misses = 51. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 106, DATA misses = 116. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 87, DATA misses = 92. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 24, DATA misses = 29. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 86, DATA misses = 106. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 109, DATA misses = 200. Winner = INSTR
Heartbeat CPU 0 instructions: 30000009 cycles: 6271274 heartbeat IPC: 4.692 cumulative IPC: 4.784 (Simulation time: 00 hr 01 min 32 sec)
Warmup finished CPU 0 instructions: 30000009 cycles: 6271275 cumulative IPC: 4.784 (Simulation time: 00 hr 01 min 32 sec)
Warmup complete CPU 0 instructions: 30000009 cycles: 6271275 cumulative IPC: 4.784 (Simulation time: 00 hr 01 min 32 sec)
[DUEL] Epoch ended. INSTR misses = 103, DATA misses = 147. Winner = INSTR
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_7.champsimtrace.xz")
[DUEL] Epoch ended. INSTR misses = 97, DATA misses = 118. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 2, DATA misses = 15. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 53, DATA misses = 74. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 145, DATA misses = 155. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 161, DATA misses = 176. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 23, DATA misses = 29. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 111, DATA misses = 100. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 44, DATA misses = 30. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 150, DATA misses = 122. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 279, DATA misses = 236. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 323, DATA misses = 285. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 81, DATA misses = 79. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 243, DATA misses = 213. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 253, DATA misses = 210. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 190, DATA misses = 158. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 216, DATA misses = 178. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 148, DATA misses = 123. Winner = DATA
[cpu0_PTW_MSHR] entry:   0 address: 0xa1b000 v_addr: 0x8cba000 translation_level: 0 event_cycle: 18446744073709551615

DRAM Channel 0
[RQ] entry:   0 empty
[RQ] entry:   1 empty
[RQ] entry:   2 empty
[RQ] entry:   3 empty
[RQ] entry:   4 empty
[RQ] entry:   5 empty
[RQ] entry:   6 empty
[RQ] entry:   7 empty
[RQ] entry:   8 empty
[RQ] entry:   9 empty
[RQ] entry:  10 empty
[RQ] entry:  11 empty
[RQ] entry:  12 empty
[RQ] entry:  13 empty
[RQ] entry:  14 empty
[RQ] entry:  15 empty
[RQ] entry:  16 empty
[RQ] entry:  17 empty
[RQ] entry:  18 empty
[RQ] entry:  19 empty
[RQ] entry:  20 empty
[RQ] entry:  21 empty
[RQ] entry:  22 empty
[RQ] entry:  23 empty
[RQ] entry:  24 empty
[RQ] entry:  25 empty
[RQ] entry:  26 empty
[RQ] entry:  27 empty
[RQ] entry:  28 empty
[RQ] entry:  29 empty
[RQ] entry:  30 empty
[RQ] entry:  31 empty
[RQ] entry:  32 empty
[RQ] entry:  33 empty
[RQ] entry:  34 empty
[RQ] entry:  35 empty
[RQ] entry:  36 empty
[RQ] entry:  37 empty
[RQ] entry:  38 empty
[RQ] entry:  39 empty
[RQ] entry:  40 empty
[RQ] entry:  41 empty
[RQ] entry:  42 empty
[RQ] entry:  43 empty
[RQ] entry:  44 empty
[RQ] entry:  45 empty
[RQ] entry:  46 empty
[RQ] entry:  47 empty
[RQ] entry:  48 empty
[RQ] entry:  49 empty
[RQ] entry:  50 empty
[RQ] entry:  51 empty
[RQ] entry:  52 empty
[RQ] entry:  53 empty
[RQ] entry:  54 empty
[RQ] entry:  55 empty
[RQ] entry:  56 empty
[RQ] entry:  57 empty
[RQ] entry:  58 empty
[RQ] entry:  59 empty
[RQ] entry:  60 empty
[RQ] entry:  61 empty
[RQ] entry:  62 empty
[RQ] entry:  63 empty

[WQ] entry:   0 empty
[WQ] entry:   1 empty
[WQ] entry:   2 empty
[WQ] entry:   3 empty
[WQ] entry:   4 empty
[WQ] entry:   5 empty
[WQ] entry:   6 empty
[WQ] entry:   7 empty
[WQ] entry:   8 empty
[WQ] entry:   9 empty
[WQ] entry:  10 empty
[WQ] entry:  11 empty
[WQ] entry:  12 empty
[WQ] entry:  13 empty
[WQ] entry:  14 empty
[WQ] entry:  15 empty
[WQ] entry:  16 empty
[WQ] entry:  17 empty
[WQ] entry:  18 empty
[WQ] entry:  19 empty
[WQ] entry:  20 empty
[WQ] entry:  21 empty
[WQ] entry:  22 empty
[WQ] entry:  23 empty
[WQ] entry:  24 empty
[WQ] entry:  25 empty
[WQ] entry:  26 empty
[WQ] entry:  27 empty
[WQ] entry:  28 empty
[WQ] entry:  29 empty
[WQ] entry:  30 empty
[WQ] entry:  31 empty
[WQ] entry:  32 empty
[WQ] entry:  33 empty
[WQ] entry:  34 empty
[WQ] entry:  35 empty
[WQ] entry:  36 empty
[WQ] entry:  37 empty
[WQ] entry:  38 empty
[WQ] entry:  39 empty
[WQ] entry:  40 empty
[WQ] entry:  41 empty
[WQ] entry:  42 empty
[WQ] entry:  43 empty
[WQ] entry:  44 empty
[WQ] entry:  45 empty
[WQ] entry:  46 empty
[WQ] entry:  47 empty
[WQ] entry:  48 empty
[WQ] entry:  49 empty
[WQ] entry:  50 empty
[WQ] entry:  51 empty
[WQ] entry:  52 empty
[WQ] entry:  53 empty
[WQ] entry:  54 empty
[WQ] entry:  55 empty
[WQ] entry:  56 empty
[WQ] entry:  57 empty
[WQ] entry:  58 empty
[WQ] entry:  59 empty
[WQ] entry:  60 empty
[WQ] entry:  61 empty
[WQ] entry:  62 empty
[WQ] entry:  63 empty

DRAM Channel 1
[RQ] entry:   0 empty
[RQ] entry:   1 empty
[RQ] entry:   2 empty
[RQ] entry:   3 empty
[RQ] entry:   4 empty
[RQ] entry:   5 empty
[RQ] entry:   6 empty
[RQ] entry:   7 empty
[RQ] entry:   8 empty
[RQ] entry:   9 empty
[RQ] entry:  10 empty
[RQ] entry:  11 empty
[RQ] entry:  12 empty
[RQ] entry:  13 empty
[RQ] entry:  14 empty
[RQ] entry:  15 empty
[RQ] entry:  16 empty
[RQ] entry:  17 empty
[RQ] entry:  18 empty
[RQ] entry:  19 empty
[RQ] entry:  20 empty
[RQ] entry:  21 empty
[RQ] entry:  22 empty
[RQ] entry:  23 empty
[RQ] entry:  24 empty
[RQ] entry:  25 empty
[RQ] entry:  26 empty
[RQ] entry:  27 empty
[RQ] entry:  28 empty
[RQ] entry:  29 empty
[RQ] entry:  30 empty
[RQ] entry:  31 empty
[RQ] entry:  32 empty
[RQ] entry:  33 empty
[RQ] entry:  34 empty
[RQ] entry:  35 empty
[RQ] entry:  36 empty
[RQ] entry:  37 empty
[RQ] entry:  38 empty
[RQ] entry:  39 empty
[RQ] entry:  40 empty
[RQ] entry:  41 empty
[RQ] entry:  42 empty
[RQ] entry:  43 empty
[RQ] entry:  44 empty
[RQ] entry:  45 empty
[RQ] entry:  46 empty
[RQ] entry:  47 empty
[RQ] entry:  48 empty
[RQ] entry:  49 empty
[RQ] entry:  50 empty
[RQ] entry:  51 empty
[RQ] entry:  52 empty
[RQ] entry:  53 empty
[RQ] entry:  54 empty
[RQ] entry:  55 empty
[RQ] entry:  56 empty
[RQ] entry:  57 empty
[RQ] entry:  58 empty
[RQ] entry:  59 empty
[RQ] entry:  60 empty
[RQ] entry:  61 empty
[RQ] entry:  62 empty
[RQ] entry:  63 empty

[WQ] entry:   0 empty
[WQ] entry:   1 empty
[WQ] entry:   2 empty
[WQ] entry:   3 empty
[WQ] entry:   4 empty
[WQ] entry:   5 empty
[WQ] entry:   6 empty
[WQ] entry:   7 empty
[WQ] entry:   8 empty
[WQ] entry:   9 empty
[WQ] entry:  10 empty
[WQ] entry:  11 empty
[WQ] entry:  12 empty
[WQ] entry:  13 empty
[WQ] entry:  14 empty
[WQ] entry:  15 empty
[WQ] entry:  16 empty
[WQ] entry:  17 empty
[WQ] entry:  18 empty
[WQ] entry:  19 empty
[WQ] entry:  20 empty
[WQ] entry:  21 empty
[WQ] entry:  22 empty
[WQ] entry:  23 empty
[WQ] entry:  24 empty
[WQ] entry:  25 empty
[WQ] entry:  26 empty
[WQ] entry:  27 empty
[WQ] entry:  28 empty
[WQ] entry:  29 empty
[WQ] entry:  30 empty
[WQ] entry:  31 empty
[WQ] entry:  32 empty
[WQ] entry:  33 empty
[WQ] entry:  34 empty
[WQ] entry:  35 empty
[WQ] entry:  36 empty
[WQ] entry:  37 empty
[WQ] entry:  38 empty
[WQ] entry:  39 empty
[WQ] entry:  40 empty
[WQ] entry:  41 empty
[WQ] entry:  42 empty
[WQ] entry:  43 empty
[WQ] entry:  44 empty
[WQ] entry:  45 empty
[WQ] entry:  46 empty
[WQ] entry:  47 empty
[WQ] entry:  48 empty
[WQ] entry:  49 empty
[WQ] entry:  50 empty
[WQ] entry:  51 empty
[WQ] entry:  52 empty
[WQ] entry:  53 empty
[WQ] entry:  54 empty
[WQ] entry:  55 empty
[WQ] entry:  56 empty
[WQ] entry:  57 empty
[WQ] entry:  58 empty
[WQ] entry:  59 empty
[WQ] entry:  60 empty
[WQ] entry:  61 empty
[WQ] entry:  62 empty
[WQ] entry:  63 empty

DEADLOCK! CPU 0 cycle 24957946
cpu0_IFETCH empty

cpu0_DECODE empty

cpu0_DISPATCH empty

[cpu0_ROB] entry:   0 instr_id: 39265959 fetched: 2 scheduled: 2 executed: 1 num_reg_dependent: 0 num_mem_ops: 1 event: 24955536
[cpu0_ROB] entry:   1 instr_id: 39265960 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 24955534
[cpu0_ROB] entry:   2 instr_id: 39265961 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 24955534
[cpu0_ROB] entry:   3 instr_id: 39265962 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 24955535
[cpu0_ROB] entry:   4 instr_id: 39265963 fetched: 2 scheduled: 2 executed: 1 num_reg_dependent: 0 num_mem_ops: 1 event: 24955536
[cpu0_ROB] entry:   5 instr_id: 39265964 fetched: 2 scheduled: 2 executed: 1 num_reg_dependent: 0 num_mem_ops: 1 event: 24955536
[cpu0_ROB] entry:   6 instr_id: 39265965 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 24955535
[cpu0_ROB] entry:   7 instr_id: 39265966 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 1 event: 24955535
[cpu0_ROB] entry:   8 instr_id: 39265967 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 24955535
[cpu0_ROB] entry:   9 instr_id: 39265968 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 1 event: 24955536
[cpu0_ROB] entry:  10 instr_id: 39265969 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 3 num_mem_ops: 0 event: 24955536
[cpu0_ROB] entry:  11 instr_id: 39265970 fetched: 2 scheduled: 2 executed: 1 num_reg_dependent: 0 num_mem_ops: 1 event: 24955537
[cpu0_ROB] entry:  12 instr_id: 39265971 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 24955536
[cpu0_ROB] entry:  13 instr_id: 39265972 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 24955537
[cpu0_ROB] entry:  14 instr_id: 39265973 fetched: 2 scheduled: 2 executed: 1 num_reg_dependent: 0 num_mem_ops: 1 event: 24955537
[cpu0_ROB] entry:  15 instr_id: 39265974 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 24955537
[cpu0_ROB] entry:  16 instr_id: 39265975 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 24955537
[cpu0_ROB] entry:  17 instr_id: 39265976 fetched: 2 scheduled: 2 executed: 1 num_reg_dependent: 0 num_mem_ops: 1 event: 24955538
[cpu0_ROB] entry:  18 instr_id: 39265977 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 3 num_mem_ops: 0 event: 24955537
[cpu0_ROB] entry:  19 instr_id: 39265978 fetched: 2 scheduled: 2 executed: 1 num_reg_dependent: 0 num_mem_ops: 1 event: 24955538
[cpu0_ROB] entry:  20 instr_id: 39265979 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 24955538
[cpu0_ROB] entry:  21 instr_id: 39265980 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 24955538
[cpu0_ROB] entry:  22 instr_id: 39265981 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 24955538
[cpu0_ROB] entry:  23 instr_id: 39265982 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 24955539
[cpu0_ROB] entry:  24 instr_id: 39265983 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 24955539
[cpu0_ROB] entry:  25 instr_id: 39265984 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 24955539
[cpu0_ROB] entry:  26 instr_id: 39265985 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 24955538
[cpu0_ROB] entry:  27 instr_id: 39265986 fetched: 2 scheduled: 2 executed: 1 num_reg_dependent: 0 num_mem_ops: 1 event: 24955540
[cpu0_ROB] entry:  28 instr_id: 39265987 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 24955539
[cpu0_ROB] entry:  29 instr_id: 39265988 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 24955539
[cpu0_ROB] entry:  30 instr_id: 39265989 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 24955539
[cpu0_ROB] entry:  31 instr_id: 39265990 fetched: 2 scheduled: 2 executed: 1 num_reg_dependent: 0 num_mem_ops: 1 event: 24955540
[cpu0_ROB] entry:  32 instr_id: 39265991 fetched: 2 scheduled: 2 executed: 1 num_reg_dependent: 0 num_mem_ops: 1 event: 24955540
[cpu0_ROB] entry:  33 instr_id: 39265992 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 24955540
[cpu0_ROB] entry:  34 instr_id: 39265993 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 1 event: 24955540
[cpu0_ROB] entry:  35 instr_id: 39265994 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 24955540
[cpu0_ROB] entry:  36 instr_id: 39265995 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 1 event: 24955540
[cpu0_ROB] entry:  37 instr_id: 39265996 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 3 num_mem_ops: 0 event: 24955540
[cpu0_ROB] entry:  38 instr_id: 39265997 fetched: 2 scheduled: 2 executed: 1 num_reg_dependent: 0 num_mem_ops: 1 event: 24955541
[cpu0_ROB] entry:  39 instr_id: 39265998 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 3 num_mem_ops: 0 event: 24955541
[cpu0_ROB] entry:  40 instr_id: 39265999 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 24955541
[cpu0_ROB] entry:  41 instr_id: 39266000 fetched: 2 scheduled: 2 executed: 1 num_reg_dependent: 0 num_mem_ops: 1 event: 24955542
[cpu0_ROB] entry:  42 instr_id: 39266001 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 24955541
[cpu0_ROB] entry:  43 instr_id: 39266002 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 24955541
[cpu0_ROB] entry:  44 instr_id: 39266003 fetched: 2 scheduled: 2 executed: 1 num_reg_dependent: 0 num_mem_ops: 1 event: 24955542
[cpu0_ROB] entry:  45 instr_id: 39266004 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 3 num_mem_ops: 0 event: 24955542
[cpu0_ROB] entry:  46 instr_id: 39266005 fetched: 2 scheduled: 2 executed: 1 num_reg_dependent: 0 num_mem_ops: 1 event: 24955543
[cpu0_ROB] entry:  47 instr_id: 39266006 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 24955543
[cpu0_ROB] entry:  48 instr_id: 39266007 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 24955542
[cpu0_ROB] entry:  49 instr_id: 39266008 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 24955542
[cpu0_ROB] entry:  50 instr_id: 39266009 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 24955542
[cpu0_ROB] entry:  51 instr_id: 39266010 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 24955544
[cpu0_ROB] entry:  52 instr_id: 39266011 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 24955544
[cpu0_ROB] entry:  53 instr_id: 39266012 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 24955543

[cpu0_LQ] entry:   0 instr_id: 39265959 address: 0x9506200 fetch_issued: true event_cycle: 24955536 waits on -
[cpu0_LQ] entry:   1 instr_id: 39265963 address: 0x9506208 fetch_issued: true event_cycle: 24955536 waits on -
[cpu0_LQ] entry:   2 instr_id: 39265964 address: 0xfffffffff5c0 fetch_issued: true event_cycle: 24955536 waits on -
[cpu0_LQ] entry:   3 instr_id: 39265966 address: 0x8c33e3c fetch_issued: true event_cycle: 0 waits on -
[cpu0_LQ] entry:   4 instr_id: 39265968 address: 0x8c7fe3c fetch_issued: true event_cycle: 0 waits on -
[cpu0_LQ] entry:   5 instr_id: 39265970 address: 0xfffffffff5f8 fetch_issued: true event_cycle: 24955537 waits on -
[cpu0_LQ] entry:   6 instr_id: 39265973 address: 0xfffffffff5b0 fetch_issued: true event_cycle: 24955537 waits on -
[cpu0_LQ] entry:   7 instr_id: 39265976 address: 0xfffffffff5a8 fetch_issued: true event_cycle: 24955538 waits on -
[cpu0_LQ] entry:   8 instr_id: 39265978 address: 0xfffffffff4c8 fetch_issued: true event_cycle: 24955538 waits on -
[cpu0_LQ] entry:   9 instr_id: 39265986 address: 0x9506210 fetch_issued: true event_cycle: 24955540 waits on -
[cpu0_LQ] entry:  10 instr_id: 39265990 address: 0x9506218 fetch_issued: true event_cycle: 24955540 waits on -
[cpu0_LQ] entry:  11 instr_id: 39265991 address: 0xfffffffff5c0 fetch_issued: true event_cycle: 24955540 waits on -
[cpu0_LQ] entry:  12 instr_id: 39265993 address: 0x8c334f0 fetch_issued: true event_cycle: 0 waits on -
[cpu0_LQ] entry:  13 instr_id: 39265995 address: 0x8c7f4f0 fetch_issued: true event_cycle: 0 waits on -
[cpu0_LQ] entry:  14 instr_id: 39265997 address: 0xfffffffff5f8 fetch_issued: true event_cycle: 24955541 waits on -
[cpu0_LQ] entry:  15 instr_id: 39266000 address: 0xfffffffff5b0 fetch_issued: true event_cycle: 24955542 waits on -
[cpu0_LQ] entry:  16 instr_id: 39266003 address: 0xfffffffff5a8 fetch_issued: true event_cycle: 24955542 waits on -
[cpu0_LQ] entry:  17 instr_id: 39266005 address: 0xfffffffff4c8 fetch_issued: true event_cycle: 24955543 waits on -
[cpu0_LQ] entry:  18 empty
[cpu0_LQ] entry:  19 empty
[cpu0_LQ] entry:  20 empty
[cpu0_LQ] entry:  21 empty
[cpu0_LQ] entry:  22 empty
[cpu0_LQ] entry:  23 empty
[cpu0_LQ] entry:  24 empty
[cpu0_LQ] entry:  25 empty
[cpu0_LQ] entry:  26 empty
[cpu0_LQ] entry:  27 empty
[cpu0_LQ] entry:  28 empty
[cpu0_LQ] entry:  29 empty
[cpu0_LQ] entry:  30 empty
[cpu0_LQ] entry:  31 empty
[cpu0_LQ] entry:  32 empty
[cpu0_LQ] entry:  33 empty
[cpu0_LQ] entry:  34 empty
[cpu0_LQ] entry:  35 empty
[cpu0_LQ] entry:  36 empty
[cpu0_LQ] entry:  37 empty
[cpu0_LQ] entry:  38 empty
[cpu0_LQ] entry:  39 empty
[cpu0_LQ] entry:  40 empty
[cpu0_LQ] entry:  41 empty
[cpu0_LQ] entry:  42 empty
[cpu0_LQ] entry:  43 empty
[cpu0_LQ] entry:  44 empty
[cpu0_LQ] entry:  45 empty
[cpu0_LQ] entry:  46 empty
[cpu0_LQ] entry:  47 empty
[cpu0_LQ] entry:  48 empty
[cpu0_LQ] entry:  49 empty
[cpu0_LQ] entry:  50 empty
[cpu0_LQ] entry:  51 empty
[cpu0_LQ] entry:  52 empty
[cpu0_LQ] entry:  53 empty
[cpu0_LQ] entry:  54 empty
[cpu0_LQ] entry:  55 empty
[cpu0_LQ] entry:  56 empty
[cpu0_LQ] entry:  57 empty
[cpu0_LQ] entry:  58 empty
[cpu0_LQ] entry:  59 empty
[cpu0_LQ] entry:  60 empty
[cpu0_LQ] entry:  61 empty
[cpu0_LQ] entry:  62 empty
[cpu0_LQ] entry:  63 empty
[cpu0_LQ] entry:  64 empty
[cpu0_LQ] entry:  65 empty
[cpu0_LQ] entry:  66 empty
[cpu0_LQ] entry:  67 empty
[cpu0_LQ] entry:  68 empty
[cpu0_LQ] entry:  69 empty
[cpu0_LQ] entry:  70 empty
[cpu0_LQ] entry:  71 empty
[cpu0_LQ] entry:  72 empty
[cpu0_LQ] entry:  73 empty
[cpu0_LQ] entry:  74 empty
[cpu0_LQ] entry:  75 empty
[cpu0_LQ] entry:  76 empty
[cpu0_LQ] entry:  77 empty
[cpu0_LQ] entry:  78 empty
[cpu0_LQ] entry:  79 empty
[cpu0_LQ] entry:  80 empty
[cpu0_LQ] entry:  81 empty
[cpu0_LQ] entry:  82 empty
[cpu0_LQ] entry:  83 empty
[cpu0_LQ] entry:  84 empty
[cpu0_LQ] entry:  85 empty
[cpu0_LQ] entry:  86 empty
[cpu0_LQ] entry:  87 empty
[cpu0_LQ] entry:  88 empty
[cpu0_LQ] entry:  89 empty
[cpu0_LQ] entry:  90 empty
[cpu0_LQ] entry:  91 empty
[cpu0_LQ] entry:  92 empty
[cpu0_LQ] entry:  93 empty
[cpu0_LQ] entry:  94 empty
[cpu0_LQ] entry:  95 empty
[cpu0_LQ] entry:  96 empty
[cpu0_LQ] entry:  97 empty
[cpu0_LQ] entry:  98 empty
[cpu0_LQ] entry:  99 empty
[cpu0_LQ] entry: 100 empty
[cpu0_LQ] entry: 101 empty
[cpu0_LQ] entry: 102 empty
[cpu0_LQ] entry: 103 empty
[cpu0_LQ] entry: 104 empty
[cpu0_LQ] entry: 105 empty
[cpu0_LQ] entry: 106 empty
[cpu0_LQ] entry: 107 empty
[cpu0_LQ] entry: 108 empty
[cpu0_LQ] entry: 109 empty
[cpu0_LQ] entry: 110 empty
[cpu0_LQ] entry: 111 empty
[cpu0_LQ] entry: 112 empty
[cpu0_LQ] entry: 113 empty
[cpu0_LQ] entry: 114 empty
[cpu0_LQ] entry: 115 empty
[cpu0_LQ] entry: 116 empty
[cpu0_LQ] entry: 117 empty
[cpu0_LQ] entry: 118 empty
[cpu0_LQ] entry: 119 empty
[cpu0_LQ] entry: 120 empty
[cpu0_LQ] entry: 121 empty
[cpu0_LQ] entry: 122 empty
[cpu0_LQ] entry: 123 empty
[cpu0_LQ] entry: 124 empty
[cpu0_LQ] entry: 125 empty
[cpu0_LQ] entry: 126 empty
[cpu0_LQ] entry: 127 empty
[cpu0_LQ] entry: 128 empty
[cpu0_LQ] entry: 129 empty
[cpu0_LQ] entry: 130 empty
[cpu0_LQ] entry: 131 empty
[cpu0_LQ] entry: 132 empty
[cpu0_LQ] entry: 133 empty
[cpu0_LQ] entry: 134 empty
[cpu0_LQ] entry: 135 empty
[cpu0_LQ] entry: 136 empty
[cpu0_LQ] entry: 137 empty
[cpu0_LQ] entry: 138 empty
[cpu0_LQ] entry: 139 empty
[cpu0_LQ] entry: 140 empty
[cpu0_LQ] entry: 141 empty
[cpu0_LQ] entry: 142 empty
[cpu0_LQ] entry: 143 empty
[cpu0_LQ] entry: 144 empty
[cpu0_LQ] entry: 145 empty
[cpu0_LQ] entry: 146 empty
[cpu0_LQ] entry: 147 empty
[cpu0_LQ] entry: 148 empty
[cpu0_LQ] entry: 149 empty
[cpu0_LQ] entry: 150 empty
[cpu0_LQ] entry: 151 empty
[cpu0_LQ] entry: 152 empty
[cpu0_LQ] entry: 153 empty
[cpu0_LQ] entry: 154 empty
[cpu0_LQ] entry: 155 empty
[cpu0_LQ] entry: 156 empty
[cpu0_LQ] entry: 157 empty
[cpu0_LQ] entry: 158 empty
[cpu0_LQ] entry: 159 empty
[cpu0_LQ] entry: 160 empty
[cpu0_LQ] entry: 161 empty
[cpu0_LQ] entry: 162 empty
[cpu0_LQ] entry: 163 empty
[cpu0_LQ] entry: 164 empty
[cpu0_LQ] entry: 165 empty
[cpu0_LQ] entry: 166 empty
[cpu0_LQ] entry: 167 empty
[cpu0_LQ] entry: 168 empty
[cpu0_LQ] entry: 169 empty
[cpu0_LQ] entry: 170 empty
[cpu0_LQ] entry: 171 empty
[cpu0_LQ] entry: 172 empty
[cpu0_LQ] entry: 173 empty
[cpu0_LQ] entry: 174 empty
[cpu0_LQ] entry: 175 empty
[cpu0_LQ] entry: 176 empty
[cpu0_LQ] entry: 177 empty
[cpu0_LQ] entry: 178 empty
[cpu0_LQ] entry: 179 empty
[cpu0_LQ] entry: 180 empty
[cpu0_LQ] entry: 181 empty
[cpu0_LQ] entry: 182 empty
[cpu0_LQ] entry: 183 empty
[cpu0_LQ] entry: 184 empty
[cpu0_LQ] entry: 185 empty
[cpu0_LQ] entry: 186 empty
[cpu0_LQ] entry: 187 empty
[cpu0_LQ] entry: 188 empty
[cpu0_LQ] entry: 189 empty
[cpu0_LQ] entry: 190 empty
[cpu0_LQ] entry: 191 empty

[cpu0_SQ] entry:   0 instr_id: 39265969 address: 0x8c33e3c fetch_issued: true event_cycle: 24955534 LQ waiting: []
[cpu0_SQ] entry:   1 instr_id: 39265971 address: 0x3fed76c fetch_issued: true event_cycle: 24955534 LQ waiting: []
[cpu0_SQ] entry:   2 instr_id: 39265975 address: 0x53bc9c0 fetch_issued: true event_cycle: 24955535 LQ waiting: []
[cpu0_SQ] entry:   3 instr_id: 39265977 address: 0x5d03380 fetch_issued: true event_cycle: 24955535 LQ waiting: []
[cpu0_SQ] entry:   4 instr_id: 39265996 address: 0x8c334f0 fetch_issued: true event_cycle: 24955538 LQ waiting: []
[cpu0_SQ] entry:   5 instr_id: 39265998 address: 0x3fed770 fetch_issued: true event_cycle: 24955539 LQ waiting: []
[cpu0_SQ] entry:   6 instr_id: 39266002 address: 0x53bb4dc fetch_issued: true event_cycle: 24955539 LQ waiting: []
[cpu0_SQ] entry:   7 instr_id: 39266004 address: 0x5d009b8 fetch_issued: true event_cycle: 24955540 LQ waiting: []

LLC_MSHR empty

LLC_tags empty

LLC_translation empty

LLC_RQ empty

LLC_WQ empty

LLC_PQ empty

[cpu0_DTLB_MSHR] entry:   0 instr_id: 39265638 address: 0x8cba03c v_addr: 0x8cba03c type: LOAD event: 18446744073709551615

cpu0_DTLB_tags empty

cpu0_DTLB_translation empty

cpu0_DTLB_RQ empty

cpu0_DTLB_WQ empty

cpu0_DTLB_PQ empty

cpu0_ITLB_MSHR empty

cpu0_ITLB_tags empty

cpu0_ITLB_translation empty

cpu0_ITLB_RQ empty

cpu0_ITLB_WQ empty

cpu0_ITLB_PQ empty

cpu0_L1D_MSHR empty

cpu0_L1D_tags empty

[cpu0_L1D_translation] entry:   0 instr_id: 39264828 address: 0x8cba000 v_addr: 0x8cba000 is_translated: false translate_issued: true event_cycle: 24954686
[cpu0_L1D_translation] entry:   1 instr_id: 39264882 address: 0x8cba004 v_addr: 0x8cba004 is_translated: false translate_issued: true event_cycle: 24954696
[cpu0_L1D_translation] entry:   2 instr_id: 39264936 address: 0x8cba008 v_addr: 0x8cba008 is_translated: false translate_issued: true event_cycle: 24954710
[cpu0_L1D_translation] entry:   3 instr_id: 39264990 address: 0x8cba00c v_addr: 0x8cba00c is_translated: false translate_issued: true event_cycle: 24954714
[cpu0_L1D_translation] entry:   4 instr_id: 39265044 address: 0x8cba010 v_addr: 0x8cba010 is_translated: false translate_issued: true event_cycle: 24954725
[cpu0_L1D_translation] entry:   5 instr_id: 39265098 address: 0x8cba014 v_addr: 0x8cba014 is_translated: false translate_issued: true event_cycle: 24954735
[cpu0_L1D_translation] entry:   6 instr_id: 39265152 address: 0x8cba018 v_addr: 0x8cba018 is_translated: false translate_issued: true event_cycle: 24954745
[cpu0_L1D_translation] entry:   7 instr_id: 39265206 address: 0x8cba01c v_addr: 0x8cba01c is_translated: false translate_issued: true event_cycle: 24954756
[cpu0_L1D_translation] entry:   8 instr_id: 39265260 address: 0x8cba020 v_addr: 0x8cba020 is_translated: false translate_issued: true event_cycle: 24954765
[cpu0_L1D_translation] entry:   9 instr_id: 39265314 address: 0x8cba024 v_addr: 0x8cba024 is_translated: false translate_issued: true event_cycle: 24954775
[cpu0_L1D_translation] entry:  10 instr_id: 39265368 address: 0x8cba028 v_addr: 0x8cba028 is_translated: false translate_issued: true event_cycle: 24954783
[cpu0_L1D_translation] entry:  11 instr_id: 39265422 address: 0x8cba02c v_addr: 0x8cba02c is_translated: false translate_issued: true event_cycle: 24954908
[cpu0_L1D_translation] entry:  12 instr_id: 39265476 address: 0x8cba030 v_addr: 0x8cba030 is_translated: false translate_issued: true event_cycle: 24954914
[cpu0_L1D_translation] entry:  13 instr_id: 39265530 address: 0x8cba034 v_addr: 0x8cba034 is_translated: false translate_issued: true event_cycle: 24954931
[cpu0_L1D_translation] entry:  14 instr_id: 39265584 address: 0x8cba038 v_addr: 0x8cba038 is_translated: false translate_issued: true event_cycle: 24954935
[cpu0_L1D_translation] entry:  15 instr_id: 39265638 address: 0x8cba03c v_addr: 0x8cba03c is_translated: false translate_issued: true event_cycle: 24955056

cpu0_L1D_RQ empty

cpu0_L1D_WQ empty

cpu0_L1D_PQ empty

[cpu0_L1D_RQ] entry:   0 instr_id: 39265959 address: 0x9506200 v_addr: 0x9506200 type: LOAD translated: false
[cpu0_L1D_RQ] entry:   1 instr_id: 39265964 address: 0xfffffffff5c0 v_addr: 0xfffffffff5c0 type: LOAD translated: false
[cpu0_L1D_RQ] entry:   2 instr_id: 39265966 address: 0x8c33e3c v_addr: 0x8c33e3c type: LOAD translated: false
[cpu0_L1D_RQ] entry:   3 instr_id: 39265968 address: 0x8c7fe3c v_addr: 0x8c7fe3c type: LOAD translated: false
[cpu0_L1D_RQ] entry:   4 instr_id: 39265973 address: 0xfffffffff5b0 v_addr: 0xfffffffff5b0 type: LOAD translated: false
[cpu0_L1D_RQ] entry:   5 instr_id: 39265978 address: 0xfffffffff4c8 v_addr: 0xfffffffff4c8 type: LOAD translated: false
[cpu0_L1D_RQ] entry:   6 instr_id: 39265993 address: 0x8c334f0 v_addr: 0x8c334f0 type: LOAD translated: false
[cpu0_L1D_RQ] entry:   7 instr_id: 39265995 address: 0x8c7f4f0 v_addr: 0x8c7f4f0 type: LOAD translated: false

[cpu0_L1D_WQ] entry:   0 instr_id: 39265670 address: 0xfffffffff658 v_addr: 0xfffffffff658 type: WRITE translated: false
[cpu0_L1D_WQ] entry:   1 instr_id: 39265673 address: 0x3944200 v_addr: 0x3944200 type: WRITE translated: false
[cpu0_L1D_WQ] entry:   2 instr_id: 39265684 address: 0x8d06040 v_addr: 0x8d06040 type: WRITE translated: false
[cpu0_L1D_WQ] entry:   3 instr_id: 39265690 address: 0x8ce0040 v_addr: 0x8ce0040 type: WRITE translated: false
[cpu0_L1D_WQ] entry:   4 instr_id: 39265692 address: 0x8cba040 v_addr: 0x8cba040 type: WRITE translated: false
[cpu0_L1D_WQ] entry:   5 instr_id: 39265709 address: 0x8a92204 v_addr: 0x8a92204 type: WRITE translated: false
[cpu0_L1D_WQ] entry:   6 instr_id: 39265711 address: 0x8ade204 v_addr: 0x8ade204 type: WRITE translated: false
[cpu0_L1D_WQ] entry:   7 instr_id: 39265712 address: 0x13a7614 v_addr: 0x13a7614 type: WRITE translated: false
[cpu0_L1D_WQ] entry:   8 instr_id: 39265714 address: 0x8acc040 v_addr: 0x8acc040 type: WRITE translated: false
[cpu0_L1D_WQ] entry:   9 instr_id: 39265717 address: 0x8b3ec28 v_addr: 0x8b3ec28 type: WRITE translated: false
[cpu0_L1D_WQ] entry:  10 instr_id: 39265727 address: 0x3944204 v_addr: 0x3944204 type: WRITE translated: false
[cpu0_L1D_WQ] entry:  11 instr_id: 39265738 address: 0x8d06044 v_addr: 0x8d06044 type: WRITE translated: false
[cpu0_L1D_WQ] entry:  12 instr_id: 39265744 address: 0x8ce0044 v_addr: 0x8ce0044 type: WRITE translated: false
[cpu0_L1D_WQ] entry:  13 instr_id: 39265746 address: 0x8cba044 v_addr: 0x8cba044 type: WRITE translated: false
[cpu0_L1D_WQ] entry:  14 instr_id: 39265763 address: 0x8a92208 v_addr: 0x8a92208 type: WRITE translated: false
[cpu0_L1D_WQ] entry:  15 instr_id: 39265765 address: 0x8ade208 v_addr: 0x8ade208 type: WRITE translated: false
[cpu0_L1D_WQ] entry:  16 instr_id: 39265766 address: 0x13a7620 v_addr: 0x13a7620 type: WRITE translated: false
[cpu0_L1D_WQ] entry:  17 instr_id: 39265768 address: 0x8acc044 v_addr: 0x8acc044 type: WRITE translated: false
[cpu0_L1D_WQ] entry:  18 instr_id: 39265771 address: 0x8b3ec40 v_addr: 0x8b3ec40 type: WRITE translated: false
[cpu0_L1D_WQ] entry:  19 instr_id: 39265781 address: 0x3944208 v_addr: 0x3944208 type: WRITE translated: false
[cpu0_L1D_WQ] entry:  20 instr_id: 39265792 address: 0x8d06048 v_addr: 0x8d06048 type: WRITE translated: false
[cpu0_L1D_WQ] entry:  21 instr_id: 39265798 address: 0x8ce0048 v_addr: 0x8ce0048 type: WRITE translated: false
[cpu0_L1D_WQ] entry:  22 instr_id: 39265800 address: 0x8cba048 v_addr: 0x8cba048 type: WRITE translated: false
[cpu0_L1D_WQ] entry:  23 instr_id: 39265817 address: 0x8a9220c v_addr: 0x8a9220c type: WRITE translated: false
[cpu0_L1D_WQ] entry:  24 instr_id: 39265819 address: 0x8ade20c v_addr: 0x8ade20c type: WRITE translated: false
[cpu0_L1D_WQ] entry:  25 instr_id: 39265820 address: 0x13a7624 v_addr: 0x13a7624 type: WRITE translated: false
[cpu0_L1D_WQ] entry:  26 instr_id: 39265822 address: 0x8acc048 v_addr: 0x8acc048 type: WRITE translated: false
[cpu0_L1D_WQ] entry:  27 instr_id: 39265825 address: 0x8b3ec48 v_addr: 0x8b3ec48 type: WRITE translated: false
[cpu0_L1D_WQ] entry:  28 instr_id: 39265835 address: 0x394420c v_addr: 0x394420c type: WRITE translated: false
[cpu0_L1D_WQ] entry:  29 instr_id: 39265846 address: 0x8d0604c v_addr: 0x8d0604c type: WRITE translated: false
[cpu0_L1D_WQ] entry:  30 instr_id: 39265852 address: 0x8ce004c v_addr: 0x8ce004c type: WRITE translated: false
[cpu0_L1D_WQ] entry:  31 instr_id: 39265854 address: 0x8cba04c v_addr: 0x8cba04c type: WRITE translated: false
[cpu0_L1D_WQ] entry:  32 instr_id: 39265871 address: 0x8a92210 v_addr: 0x8a92210 type: WRITE translated: false
[cpu0_L1D_WQ] entry:  33 instr_id: 39265873 address: 0x8ade210 v_addr: 0x8ade210 type: WRITE translated: false
[cpu0_L1D_WQ] entry:  34 instr_id: 39265874 address: 0x13a7628 v_addr: 0x13a7628 type: WRITE translated: false
[cpu0_L1D_WQ] entry:  35 instr_id: 39265876 address: 0x8acc04c v_addr: 0x8acc04c type: WRITE translated: false
[cpu0_L1D_WQ] entry:  36 instr_id: 39265879 address: 0x8b3ec50 v_addr: 0x8b3ec50 type: WRITE translated: false
[cpu0_L1D_WQ] entry:  37 instr_id: 39265889 address: 0x3944210 v_addr: 0x3944210 type: WRITE translat