{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 31 11:36:06 2018 " "Info: Processing started: Thu May 31 11:36:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off D_clock -c D_clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off D_clock -c D_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_v.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seven_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_v-a " "Info: Found design unit 1: seven_v-a" {  } { { "seven_v.vhd" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/seven_v.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seven_v " "Info: Found entity 1: seven_v" {  } { { "seven_v.vhd" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/seven_v.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cout60_v.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cout60_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cout60_v-a " "Info: Found design unit 1: cout60_v-a" {  } { { "cout60_v.vhd" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/cout60_v.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cout60_v " "Info: Found entity 1: cout60_v" {  } { { "cout60_v.vhd" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/cout60_v.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cout12_v.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cout12_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cout12_v-a " "Info: Found design unit 1: cout12_v-a" {  } { { "cout12_v.vhd" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/cout12_v.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cout12_v " "Info: Found entity 1: cout12_v" {  } { { "cout12_v.vhd" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/cout12_v.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demulti4_1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file demulti4_1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 demulti4_1 " "Info: Found entity 1: demulti4_1" {  } { { "demulti4_1.tdf" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/demulti4_1.tdf" 1 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divided.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file divided.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 divided " "Info: Found entity 1: divided" {  } { { "divided.tdf" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/divided.tdf" 1 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D_clock.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file D_clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D_clock " "Info: Found entity 1: D_clock" {  } { { "D_clock.bdf" "" { Schematic "D:/Backup/我的文档/QuartusII/D_clock/D_clock.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "D_clock " "Info: Elaborating entity \"D_clock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_v seven_v:inst9 " "Info: Elaborating entity \"seven_v\" for hierarchy \"seven_v:inst9\"" {  } { { "D_clock.bdf" "inst9" { Schematic "D:/Backup/我的文档/QuartusII/D_clock/D_clock.bdf" { { 176 528 648 272 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cout12_v cout12_v:inst " "Info: Elaborating entity \"cout12_v\" for hierarchy \"cout12_v:inst\"" {  } { { "D_clock.bdf" "inst" { Schematic "D:/Backup/我的文档/QuartusII/D_clock/D_clock.bdf" { { 120 200 336 280 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLRN cout12_v.vhd(16) " "Warning (10492): VHDL Process Statement warning at cout12_v.vhd(16): signal \"CLRN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cout12_v.vhd" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/cout12_v.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cout60_v cout60_v:inst1 " "Info: Elaborating entity \"cout60_v\" for hierarchy \"cout60_v:inst1\"" {  } { { "D_clock.bdf" "inst1" { Schematic "D:/Backup/我的文档/QuartusII/D_clock/D_clock.bdf" { { -48 200 336 112 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLRN cout60_v.vhd(18) " "Warning (10492): VHDL Process Statement warning at cout60_v.vhd(18): signal \"CLRN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cout60_v.vhd" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/cout60_v.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN cout60_v.vhd(33) " "Warning (10492): VHDL Process Statement warning at cout60_v.vhd(33): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cout60_v.vhd" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/cout60_v.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divided divided:inst4 " "Info: Elaborating entity \"divided\" for hierarchy \"divided:inst4\"" {  } { { "D_clock.bdf" "inst4" { Schematic "D:/Backup/我的文档/QuartusII/D_clock/D_clock.bdf" { { -168 -56 40 -72 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demulti4_1 demulti4_1:inst3 " "Info: Elaborating entity \"demulti4_1\" for hierarchy \"demulti4_1:inst3\"" {  } { { "D_clock.bdf" "inst3" { Schematic "D:/Backup/我的文档/QuartusII/D_clock/D_clock.bdf" { { -8 -88 40 152 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "QHb\[4\] VCC " "Warning (13410): Pin \"QHb\[4\]\" is stuck at VCC" {  } { { "D_clock.bdf" "" { Schematic "D:/Backup/我的文档/QuartusII/D_clock/D_clock.bdf" { { 320 688 864 336 "QHb\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "QHb\[5\] VCC " "Warning (13410): Pin \"QHb\[5\]\" is stuck at VCC" {  } { { "D_clock.bdf" "" { Schematic "D:/Backup/我的文档/QuartusII/D_clock/D_clock.bdf" { { 320 688 864 336 "QHb\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "QHb\[6\] GND " "Warning (13410): Pin \"QHb\[6\]\" is stuck at GND" {  } { { "D_clock.bdf" "" { Schematic "D:/Backup/我的文档/QuartusII/D_clock/D_clock.bdf" { { 320 688 864 336 "QHb\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Info: Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Info: Implemented 42 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "107 " "Info: Implemented 107 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 31 11:36:07 2018 " "Info: Processing ended: Thu May 31 11:36:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
