Loading db file '/p/vertical/afs-huge0/synopsys/32nmlib/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_tt1p05v25c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : vgpr
Version: G-2012.06
Date   : Thu May 16 12:53:29 2013
****************************************


Library(s) Used:

    saed32rvt_tt1p05v25c (File: /p/vertical/afs-huge0/synopsys/32nmlib/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_tt1p05v25c.db)


Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
vgpr                   70000             saed32rvt_tt1p05v25c


Global Operating Voltage = 1.05 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
vgpr                                    154.300  644.472 8.51e+09 9.31e+03 100.0
  reg_file/page[0] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[1] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[2] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[3] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[4] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[5] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[6] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[7] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[8] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[9] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[10] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[11] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[12] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[13] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[14] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[15] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[16] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[17] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[18] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[19] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[20] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[21] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[22] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[23] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[24] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[25] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[26] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[27] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[28] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[29] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[30] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[31] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[32] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[33] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[34] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[35] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[36] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[37] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[38] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[39] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[40] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[41] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[42] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[43] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[44] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[45] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[46] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[47] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[48] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[49] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[50] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[51] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[52] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[53] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[54] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[55] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[56] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[57] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[58] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[59] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[60] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[61] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[62] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
  reg_file/page[63] (reg_1024x32b_3r_2w)
                                          0.596    0.000    0.000    0.596   0.0
1
