<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>myGpio2</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">6</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>GPIO</spirit:name>
      <spirit:description>GPIO Pins</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>GPIO_O</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>GPIO_T</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>GPIO_I</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.GPIO.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.GPIO.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>IRQ</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IRQ</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IRQ.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>myGpio2_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4e3ee362</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>myGpio2_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4e3ee362</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fd72add8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d4b27f4a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>GPIO_I</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_GPIO_WIDTH&apos;)) - 1)">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>GPIO_O</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_GPIO_WIDTH&apos;)) - 1)">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>GPIO_T</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_GPIO_WIDTH&apos;)) - 1)">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IRQ</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_GPIO_WIDTH</spirit:name>
        <spirit:displayName>C Gpio Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_GPIO_WIDTH">12</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>INTERRUPT_EN</spirit:name>
        <spirit:displayName>Interrupt En</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.INTERRUPT_EN">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>INDEX_REG</spirit:name>
        <spirit:displayName>Index Reg</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.INDEX_REG">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>INTERRUPT_SENSITIVITY</spirit:name>
        <spirit:displayName>Interrupt Sensitivity</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.INTERRUPT_SENSITIVITY">0</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/myGpio2_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myGpio2_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_28bc20b6</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/myGpio2_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myGpio2_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/myGpio2_v1_0/data/myGpio2.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myGpio2_v1_0/data/myGpio2.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myGpio2_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myGpio2_v1_0/src/myGpio2.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myGpio2_v1_0/src/myGpio2.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myGpio2_v1_0/src/myGpio2_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/myGpio2_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d4b27f4a</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Flexible GPIO</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">myGpio2_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_GPIO_WIDTH</spirit:name>
      <spirit:displayName>Gpio Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_GPIO_WIDTH" spirit:minimum="1" spirit:maximum="32" spirit:rangeType="long">12</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>INTERRUPT_EN</spirit:name>
      <spirit:displayName>Interrupt En</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.INTERRUPT_EN">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>INDEX_REG</spirit:name>
      <spirit:displayName>Index Reg</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.INDEX_REG">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>INTERRUPT_SENSITIVITY</spirit:name>
      <spirit:displayName>Interrupt Sensitivity</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.INTERRUPT_SENSITIVITY">0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>myGpio2_v1.0</xilinx:displayName>
      <xilinx:coreRevision>17</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-03-30T04:38:01Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59dca6c_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30066fe8_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c89287c_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37c47a86_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3295c2f0_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7de6a14a_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@621a773e_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61990e2_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e6a2f82_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@794c0389_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e1accff_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33a6ad20_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55ce36a1_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22d20ed9_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@642b9f3e_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ea8b0b3_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a391b36_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c66828_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fcc9e27_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63926e24_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72031c6a_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ad6ed60_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21130023_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f687dc9_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@482d2316_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5832cd9a_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc8a933_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b75a274_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39840e5_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f0a29e_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e038773_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@403370d_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19f7327a_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@698d9435_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27432c61_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fed9d29_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f189e2_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19112e12_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@225ed8f7_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5063f4cb_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21e7ca85_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fdc6c63_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58839ea1_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4733c21a_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23c1b43c_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f7ea5d2_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3924d9db_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@736c39a7_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ca5eaf9_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eaa44df_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4197f930_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@715d1b89_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6077bae8_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c9eeb55_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4785dc88_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ba74f5c_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@389e9fa0_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a956aad_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e46e98d_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a9a6ce1_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e5d29d_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@774e3de9_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@81ca436_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d06a4c_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@683d1e28_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf31bc0_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@371795a4_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c24c2b8_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eb2acd5_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5427788e_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37a61a4c_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cdf2f49_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44853aa1_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26321fc9_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46120437_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@743f20fa_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4325c0f4_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a783bef_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc747c2_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2993245f_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3177f437_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bd2c9ad_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51f6674e_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3759201_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b1f4f6f_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@344037f7_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14538f67_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79bf3f59_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44880817_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f166f22_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62930466_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cb02f24_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@515bc8ca_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fd97ccd_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50ea6469_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32173f53_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f6f7881_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1508b4ef_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@401ae461_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24e47f26_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b4117e1_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f6a1cdb_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5113b911_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bc5bee8_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30fcfaa2_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e7e052_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43a5e090_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55f9cdbd_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24b89a71_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1662bc01_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a14b3a4_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@761f25_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60546fa1_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@342ecb4a_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53b07918_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d9a5431_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36384eab_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15bb475f_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1293a2b0_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@246f08b0_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28fa5be4_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e5637f6_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c213c40_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@575b7df3_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73f2a566_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2766eac3_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e4351cc_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bc6eb90_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45f140e4_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b21a6ca_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e3b3e66_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22b2eb22_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15066587_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dd1447_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34ff2aca_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@521635d2_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@561651a1_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71b77562_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7373c83d_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a5317cb_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@edb7b45_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a363789_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79bda3e2_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@176b7276_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@226dfb94_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38efed84_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d83ac3_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c5d9a93_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@204c19b_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2acdc9f6_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@150df594_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@281df226_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf733ad_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dbdc792_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29df3ab8_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f7d1405_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@428986cd_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17372b84_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b805d5_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1339e160_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c163c5e_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5de673d8_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e3c7e65_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a0f876c_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eb4a485_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77416d29_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb77e3_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11ceeb2b_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a6e5dc1_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20299ad1_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@307d72e2_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d7d5d4_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42d834dd_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e80acd0_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4760f08b_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c25f519_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@557e1cbc_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@205d33ae_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53923a51_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70216c38_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54fc7bd_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@564e2045_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bf9f529_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c31d0d2_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51d3c7c4_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6817ad86_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@676e617d_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ebd0908_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6517ff00_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5832d4ae_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36d34add_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c8ad6d5_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c3772cb_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66e8a950_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1840ae54_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@188d5706_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5257f4c5_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dae4d54_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c227e99_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@396f98a2_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@451665c0_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16d5658f_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ace1419_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@782fb3b2_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6878bddd_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fcb7d6f_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fed2903_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3abcc29a_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@774874f6_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59a0a12d_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5080cbdb_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39949011_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c90cc6f_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fa527da_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64331d5a_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ea5510a_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21000965_ARCHIVE_LOCATION">d:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="71a69ee8"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="ed2c9601"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="9a2fc1c7"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="72ffd910"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="def89dde"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
