{
  "family": "MKE14Z7",
  "architecture": "arm-cortex-m0plus",
  "vendor": "Freescale Semiconductor, Inc.",
  "mcus": {
    "MKE14Z7": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "FLASH": {
          "instances": [
            {
              "name": "FTFE_FlashConfig",
              "base": "0x00000400"
            }
          ],
          "registers": {
            "BACKKEY3": {
              "offset": "0x00",
              "size": 8,
              "description": "Backdoor Comparison Key 3."
            },
            "BACKKEY2": {
              "offset": "0x01",
              "size": 8,
              "description": "Backdoor Comparison Key 2."
            },
            "BACKKEY1": {
              "offset": "0x02",
              "size": 8,
              "description": "Backdoor Comparison Key 1."
            },
            "BACKKEY0": {
              "offset": "0x03",
              "size": 8,
              "description": "Backdoor Comparison Key 0."
            },
            "BACKKEY7": {
              "offset": "0x04",
              "size": 8,
              "description": "Backdoor Comparison Key 7."
            },
            "BACKKEY6": {
              "offset": "0x05",
              "size": 8,
              "description": "Backdoor Comparison Key 6."
            },
            "BACKKEY5": {
              "offset": "0x06",
              "size": 8,
              "description": "Backdoor Comparison Key 5."
            },
            "BACKKEY4": {
              "offset": "0x07",
              "size": 8,
              "description": "Backdoor Comparison Key 4."
            },
            "FPROT3": {
              "offset": "0x08",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 1 - Low Register"
            },
            "FPROT2": {
              "offset": "0x09",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 1 - High Register"
            },
            "FPROT1": {
              "offset": "0x0A",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 0 - Low Register"
            },
            "FPROT0": {
              "offset": "0x0B",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 0 - High Register"
            },
            "FSEC": {
              "offset": "0x0C",
              "size": 8,
              "description": "Non-volatile Flash Security Register"
            },
            "FOPT": {
              "offset": "0x0D",
              "size": 8,
              "description": "Non-volatile Flash Option Register"
            },
            "FEPROT": {
              "offset": "0x0E",
              "size": 8,
              "description": "Non-volatile EERAM Protection Register"
            },
            "FDPROT": {
              "offset": "0x0F",
              "size": 8,
              "description": "Non-volatile D-Flash Protection Register"
            }
          },
          "bits": {
            "BACKKEY3": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY2": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY1": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY0": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY7": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY6": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY5": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY4": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "FPROT3": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT2": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT1": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT0": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FSEC": {
              "SEC": {
                "bit": 0,
                "description": "Flash Security",
                "width": 2
              },
              "FSLACC": {
                "bit": 2,
                "description": "Freescale Failure Analysis Access Code",
                "width": 2
              },
              "MEEN": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "KEYEN": {
                "bit": 6,
                "description": "Backdoor Key Security Enable",
                "width": 2
              }
            },
            "FOPT": {
              "LPBOOT": {
                "bit": 0,
                "description": "no description available"
              },
              "BOOTPIN_OPT": {
                "bit": 1,
                "description": "no description available"
              },
              "NMI_DIS": {
                "bit": 2,
                "description": "no description available"
              },
              "FAST_INIT": {
                "bit": 5,
                "description": "no description available"
              },
              "BOOTSRC_SEL": {
                "bit": 6,
                "description": "Boot source selection",
                "width": 2
              }
            },
            "FEPROT": {
              "EPROT": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "FDPROT": {
              "DPROT": {
                "bit": 0,
                "description": "D-Flash Region Protect",
                "width": 8
              }
            }
          }
        },
        "AIPS": {
          "instances": [
            {
              "name": "AIPS",
              "base": "0x40000000"
            }
          ],
          "registers": {
            "MPRA": {
              "offset": "0x00",
              "size": 32,
              "description": "Master Privilege Register A"
            },
            "PACR%s": {
              "offset": "0x20",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "OPACR%s": {
              "offset": "0x40",
              "size": 32,
              "description": "Off-Platform Peripheral Access Control Register"
            },
            "PACRU": {
              "offset": "0x80",
              "size": 32,
              "description": "Peripheral Access Control Register"
            }
          },
          "bits": {
            "MPRA": {
              "MPL2": {
                "bit": 20,
                "description": "Master 2 Privilege Level"
              },
              "MTW2": {
                "bit": 21,
                "description": "Master 2 Trusted For Writes"
              },
              "MTR2": {
                "bit": 22,
                "description": "Master 2 Trusted For Read"
              },
              "MPL0": {
                "bit": 28,
                "description": "Master 0 Privilege Level"
              },
              "MTW0": {
                "bit": 29,
                "description": "Master 0 Trusted For Writes"
              },
              "MTR0": {
                "bit": 30,
                "description": "Master 0 Trusted For Read"
              }
            },
            "PACR%s": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "OPACR%s": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRU": {
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA",
              "base": "0x40008000",
              "irq": 0
            },
            {
              "name": "DMAMUX",
              "base": "0x40021000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "ES": {
              "offset": "0x04",
              "size": 32,
              "description": "Error Status Register"
            },
            "ERQ": {
              "offset": "0x0C",
              "size": 32,
              "description": "Enable Request Register"
            },
            "EEI": {
              "offset": "0x14",
              "size": 32,
              "description": "Enable Error Interrupt Register"
            },
            "CEEI": {
              "offset": "0x18",
              "size": 8,
              "description": "Clear Enable Error Interrupt Register"
            },
            "SEEI": {
              "offset": "0x19",
              "size": 8,
              "description": "Set Enable Error Interrupt Register"
            },
            "CERQ": {
              "offset": "0x1A",
              "size": 8,
              "description": "Clear Enable Request Register"
            },
            "SERQ": {
              "offset": "0x1B",
              "size": 8,
              "description": "Set Enable Request Register"
            },
            "CDNE": {
              "offset": "0x1C",
              "size": 8,
              "description": "Clear DONE Status Bit Register"
            },
            "SSRT": {
              "offset": "0x1D",
              "size": 8,
              "description": "Set START Bit Register"
            },
            "CERR": {
              "offset": "0x1E",
              "size": 8,
              "description": "Clear Error Register"
            },
            "CINT": {
              "offset": "0x1F",
              "size": 8,
              "description": "Clear Interrupt Request Register"
            },
            "INT": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt Request Register"
            },
            "ERR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Error Register"
            },
            "HRS": {
              "offset": "0x34",
              "size": 32,
              "description": "Hardware Request Status Register"
            },
            "EARS": {
              "offset": "0x44",
              "size": 32,
              "description": "Enable Asynchronous Request in Stop Register"
            },
            "DCHPRI%s": {
              "offset": "0x100",
              "size": 8,
              "description": "Channel n Priority Register"
            },
            "TCD%s_SADDR": {
              "offset": "0x1000",
              "size": 32,
              "description": "TCD Source Address"
            },
            "TCD%s_SOFF": {
              "offset": "0x1004",
              "size": 16,
              "description": "TCD Signed Source Address Offset"
            },
            "TCD%s_ATTR": {
              "offset": "0x1006",
              "size": 16,
              "description": "TCD Transfer Attributes"
            },
            "TCD%s_NBYTES_MLNO": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Minor Byte Count (Minor Loop Mapping Disabled)"
            },
            "TCD%s_NBYTES_MLOFFNO": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
            },
            "TCD%s_NBYTES_MLOFFYES": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
            },
            "TCD%s_SLAST": {
              "offset": "0x100C",
              "size": 32,
              "description": "TCD Last Source Address Adjustment"
            },
            "TCD%s_DADDR": {
              "offset": "0x1010",
              "size": 32,
              "description": "TCD Destination Address"
            },
            "TCD%s_DOFF": {
              "offset": "0x1014",
              "size": 16,
              "description": "TCD Signed Destination Address Offset"
            },
            "TCD%s_CITER_ELINKNO": {
              "offset": "0x1016",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD%s_CITER_ELINKYES": {
              "offset": "0x1016",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD%s_DLASTSGA": {
              "offset": "0x1018",
              "size": 32,
              "description": "TCD Last Destination Address Adjustment/Scatter Gather Address"
            },
            "TCD%s_CSR": {
              "offset": "0x101C",
              "size": 16,
              "description": "TCD Control and Status"
            },
            "TCD%s_BITER_ELINKNO": {
              "offset": "0x101E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD%s_BITER_ELINKYES": {
              "offset": "0x101E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            }
          },
          "bits": {
            "CR": {
              "EDBG": {
                "bit": 1,
                "description": "Enable Debug"
              },
              "ERCA": {
                "bit": 2,
                "description": "Enable Round Robin Channel Arbitration"
              },
              "HOE": {
                "bit": 4,
                "description": "Halt On Error"
              },
              "HALT": {
                "bit": 5,
                "description": "Halt DMA Operations"
              },
              "CLM": {
                "bit": 6,
                "description": "Continuous Link Mode"
              },
              "EMLM": {
                "bit": 7,
                "description": "Enable Minor Loop Mapping"
              },
              "ECX": {
                "bit": 16,
                "description": "Error Cancel Transfer"
              },
              "CX": {
                "bit": 17,
                "description": "Cancel Transfer"
              },
              "ACTIVE": {
                "bit": 31,
                "description": "DMA Active Status"
              }
            },
            "ES": {
              "DBE": {
                "bit": 0,
                "description": "Destination Bus Error"
              },
              "SBE": {
                "bit": 1,
                "description": "Source Bus Error"
              },
              "SGE": {
                "bit": 2,
                "description": "Scatter/Gather Configuration Error"
              },
              "NCE": {
                "bit": 3,
                "description": "NBYTES/CITER Configuration Error"
              },
              "DOE": {
                "bit": 4,
                "description": "Destination Offset Error"
              },
              "DAE": {
                "bit": 5,
                "description": "Destination Address Error"
              },
              "SOE": {
                "bit": 6,
                "description": "Source Offset Error"
              },
              "SAE": {
                "bit": 7,
                "description": "Source Address Error"
              },
              "ERRCHN": {
                "bit": 8,
                "description": "Error Channel Number or Canceled Channel Number",
                "width": 3
              },
              "CPE": {
                "bit": 14,
                "description": "Channel Priority Error"
              },
              "ECX": {
                "bit": 16,
                "description": "Transfer Canceled"
              },
              "VLD": {
                "bit": 31,
                "description": "Logical OR of all ERR status bits"
              }
            },
            "ERQ": {
              "ERQ0": {
                "bit": 0,
                "description": "Enable DMA Request 0"
              },
              "ERQ1": {
                "bit": 1,
                "description": "Enable DMA Request 1"
              },
              "ERQ2": {
                "bit": 2,
                "description": "Enable DMA Request 2"
              },
              "ERQ3": {
                "bit": 3,
                "description": "Enable DMA Request 3"
              },
              "ERQ4": {
                "bit": 4,
                "description": "Enable DMA Request 4"
              },
              "ERQ5": {
                "bit": 5,
                "description": "Enable DMA Request 5"
              },
              "ERQ6": {
                "bit": 6,
                "description": "Enable DMA Request 6"
              },
              "ERQ7": {
                "bit": 7,
                "description": "Enable DMA Request 7"
              }
            },
            "EEI": {
              "EEI0": {
                "bit": 0,
                "description": "Enable Error Interrupt 0"
              },
              "EEI1": {
                "bit": 1,
                "description": "Enable Error Interrupt 1"
              },
              "EEI2": {
                "bit": 2,
                "description": "Enable Error Interrupt 2"
              },
              "EEI3": {
                "bit": 3,
                "description": "Enable Error Interrupt 3"
              },
              "EEI4": {
                "bit": 4,
                "description": "Enable Error Interrupt 4"
              },
              "EEI5": {
                "bit": 5,
                "description": "Enable Error Interrupt 5"
              },
              "EEI6": {
                "bit": 6,
                "description": "Enable Error Interrupt 6"
              },
              "EEI7": {
                "bit": 7,
                "description": "Enable Error Interrupt 7"
              }
            },
            "CEEI": {
              "CEEI": {
                "bit": 0,
                "description": "Clear Enable Error Interrupt",
                "width": 3
              },
              "CAEE": {
                "bit": 6,
                "description": "Clear All Enable Error Interrupts"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "SEEI": {
              "SEEI": {
                "bit": 0,
                "description": "Set Enable Error Interrupt",
                "width": 3
              },
              "SAEE": {
                "bit": 6,
                "description": "Sets All Enable Error Interrupts"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CERQ": {
              "CERQ": {
                "bit": 0,
                "description": "Clear Enable Request",
                "width": 3
              },
              "CAER": {
                "bit": 6,
                "description": "Clear All Enable Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "SERQ": {
              "SERQ": {
                "bit": 0,
                "description": "Set Enable Request",
                "width": 3
              },
              "SAER": {
                "bit": 6,
                "description": "Set All Enable Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CDNE": {
              "CDNE": {
                "bit": 0,
                "description": "Clear DONE Bit",
                "width": 3
              },
              "CADN": {
                "bit": 6,
                "description": "Clears All DONE Bits"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "SSRT": {
              "SSRT": {
                "bit": 0,
                "description": "Set START Bit",
                "width": 3
              },
              "SAST": {
                "bit": 6,
                "description": "Set All START Bits (activates all channels)"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CERR": {
              "CERR": {
                "bit": 0,
                "description": "Clear Error Indicator",
                "width": 3
              },
              "CAEI": {
                "bit": 6,
                "description": "Clear All Error Indicators"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CINT": {
              "CINT": {
                "bit": 0,
                "description": "Clear Interrupt Request",
                "width": 3
              },
              "CAIR": {
                "bit": 6,
                "description": "Clear All Interrupt Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "INT": {
              "INT0": {
                "bit": 0,
                "description": "Interrupt Request 0"
              },
              "INT1": {
                "bit": 1,
                "description": "Interrupt Request 1"
              },
              "INT2": {
                "bit": 2,
                "description": "Interrupt Request 2"
              },
              "INT3": {
                "bit": 3,
                "description": "Interrupt Request 3"
              },
              "INT4": {
                "bit": 4,
                "description": "Interrupt Request 4"
              },
              "INT5": {
                "bit": 5,
                "description": "Interrupt Request 5"
              },
              "INT6": {
                "bit": 6,
                "description": "Interrupt Request 6"
              },
              "INT7": {
                "bit": 7,
                "description": "Interrupt Request 7"
              }
            },
            "ERR": {
              "ERR0": {
                "bit": 0,
                "description": "Error In Channel 0"
              },
              "ERR1": {
                "bit": 1,
                "description": "Error In Channel 1"
              },
              "ERR2": {
                "bit": 2,
                "description": "Error In Channel 2"
              },
              "ERR3": {
                "bit": 3,
                "description": "Error In Channel 3"
              },
              "ERR4": {
                "bit": 4,
                "description": "Error In Channel 4"
              },
              "ERR5": {
                "bit": 5,
                "description": "Error In Channel 5"
              },
              "ERR6": {
                "bit": 6,
                "description": "Error In Channel 6"
              },
              "ERR7": {
                "bit": 7,
                "description": "Error In Channel 7"
              }
            },
            "HRS": {
              "HRS0": {
                "bit": 0,
                "description": "Hardware Request Status Channel 0"
              },
              "HRS1": {
                "bit": 1,
                "description": "Hardware Request Status Channel 1"
              },
              "HRS2": {
                "bit": 2,
                "description": "Hardware Request Status Channel 2"
              },
              "HRS3": {
                "bit": 3,
                "description": "Hardware Request Status Channel 3"
              },
              "HRS4": {
                "bit": 4,
                "description": "Hardware Request Status Channel 4"
              },
              "HRS5": {
                "bit": 5,
                "description": "Hardware Request Status Channel 5"
              },
              "HRS6": {
                "bit": 6,
                "description": "Hardware Request Status Channel 6"
              },
              "HRS7": {
                "bit": 7,
                "description": "Hardware Request Status Channel 7"
              }
            },
            "EARS": {
              "EDREQ_0": {
                "bit": 0,
                "description": "Enable asynchronous DMA request in stop mode for channel 0."
              },
              "EDREQ_1": {
                "bit": 1,
                "description": "Enable asynchronous DMA request in stop mode for channel 1."
              },
              "EDREQ_2": {
                "bit": 2,
                "description": "Enable asynchronous DMA request in stop mode for channel 2."
              },
              "EDREQ_3": {
                "bit": 3,
                "description": "Enable asynchronous DMA request in stop mode for channel 3."
              },
              "EDREQ_4": {
                "bit": 4,
                "description": "Enable asynchronous DMA request in stop mode for channel 4"
              },
              "EDREQ_5": {
                "bit": 5,
                "description": "Enable asynchronous DMA request in stop mode for channel 5"
              },
              "EDREQ_6": {
                "bit": 6,
                "description": "Enable asynchronous DMA request in stop mode for channel 6"
              },
              "EDREQ_7": {
                "bit": 7,
                "description": "Enable asynchronous DMA request in stop mode for channel 7"
              }
            },
            "DCHPRI%s": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 3
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability."
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption."
              }
            },
            "TCD%s_SADDR": {
              "SADDR": {
                "bit": 0,
                "description": "Source Address",
                "width": 32
              }
            },
            "TCD%s_SOFF": {
              "SOFF": {
                "bit": 0,
                "description": "Source address signed offset",
                "width": 16
              }
            },
            "TCD%s_ATTR": {
              "DSIZE": {
                "bit": 0,
                "description": "Destination data transfer size",
                "width": 3
              },
              "DMOD": {
                "bit": 3,
                "description": "Destination Address Modulo",
                "width": 5
              },
              "SSIZE": {
                "bit": 8,
                "description": "Source data transfer size",
                "width": 3
              },
              "SMOD": {
                "bit": 11,
                "description": "Source Address Modulo",
                "width": 5
              }
            },
            "TCD%s_NBYTES_MLNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 32
              }
            },
            "TCD%s_NBYTES_MLOFFNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 30
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD%s_NBYTES_MLOFFYES": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 10
              },
              "MLOFF": {
                "bit": 10,
                "description": "If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.",
                "width": 20
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD%s_SLAST": {
              "SLAST": {
                "bit": 0,
                "description": "Last Source Address Adjustment",
                "width": 32
              }
            },
            "TCD%s_DADDR": {
              "DADDR": {
                "bit": 0,
                "description": "Destination Address",
                "width": 32
              }
            },
            "TCD%s_DOFF": {
              "DOFF": {
                "bit": 0,
                "description": "Destination Address Signed Offset",
                "width": 16
              }
            },
            "TCD%s_CITER_ELINKNO": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD%s_CITER_ELINKYES": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Minor Loop Link Channel Number",
                "width": 3
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD%s_DLASTSGA": {
              "DLASTSGA": {
                "bit": 0,
                "description": "Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)",
                "width": 32
              }
            },
            "TCD%s_CSR": {
              "START": {
                "bit": 0,
                "description": "Channel Start"
              },
              "INTMAJOR": {
                "bit": 1,
                "description": "Enable an interrupt when major iteration count completes."
              },
              "INTHALF": {
                "bit": 2,
                "description": "Enable an interrupt when major counter is half complete."
              },
              "DREQ": {
                "bit": 3,
                "description": "Disable Request"
              },
              "ESG": {
                "bit": 4,
                "description": "Enable Scatter/Gather Processing"
              },
              "MAJORELINK": {
                "bit": 5,
                "description": "Enable channel-to-channel linking on major loop complete"
              },
              "ACTIVE": {
                "bit": 6,
                "description": "Channel Active"
              },
              "DONE": {
                "bit": 7,
                "description": "Channel Done"
              },
              "MAJORLINKCH": {
                "bit": 8,
                "description": "Major Loop Link Channel Number",
                "width": 3
              },
              "BWC": {
                "bit": 14,
                "description": "Bandwidth Control",
                "width": 2
              }
            },
            "TCD%s_BITER_ELINKNO": {
              "BITER": {
                "bit": 0,
                "description": "Starting Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD%s_BITER_ELINKYES": {
              "BITER": {
                "bit": 0,
                "description": "Starting major iteration count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Link Channel Number",
                "width": 3
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            }
          }
        },
        "FTFE": {
          "instances": [
            {
              "name": "FTFE",
              "base": "0x40020000",
              "irq": 5
            }
          ],
          "registers": {
            "FSTAT": {
              "offset": "0x00",
              "size": 8,
              "description": "Flash Status Register"
            },
            "FCNFG": {
              "offset": "0x01",
              "size": 8,
              "description": "Flash Configuration Register"
            },
            "FSEC": {
              "offset": "0x02",
              "size": 8,
              "description": "Flash Security Register"
            },
            "FOPT": {
              "offset": "0x03",
              "size": 8,
              "description": "Flash Option Register"
            },
            "FCCOB%s": {
              "offset": "0x04",
              "size": 8,
              "description": "Flash Common Command Object Registers"
            },
            "FPROT%s": {
              "offset": "0x10",
              "size": 8,
              "description": "Program Flash Protection Registers"
            },
            "FEPROT": {
              "offset": "0x16",
              "size": 8,
              "description": "EEPROM Protection Register"
            },
            "FDPROT": {
              "offset": "0x17",
              "size": 8,
              "description": "Data Flash Protection Register"
            },
            "XACC%s": {
              "offset": "0x18",
              "size": 8,
              "description": "Execute-only Access Registers"
            },
            "SACC%s": {
              "offset": "0x20",
              "size": 8,
              "description": "Supervisor-only Access Registers"
            },
            "FACSS": {
              "offset": "0x28",
              "size": 8,
              "description": "Flash Access Segment Size Register"
            },
            "FACSN": {
              "offset": "0x2B",
              "size": 8,
              "description": "Flash Access Segment Number Register"
            },
            "FERSTAT": {
              "offset": "0x2E",
              "size": 8,
              "description": "Flash Error Status Register"
            },
            "FERCNFG": {
              "offset": "0x2F",
              "size": 8,
              "description": "Flash Error Configuration Register"
            }
          },
          "bits": {
            "FSTAT": {
              "MGSTAT0": {
                "bit": 0,
                "description": "Memory Controller Command Completion Status Flag"
              },
              "FPVIOL": {
                "bit": 4,
                "description": "Flash Protection Violation Flag"
              },
              "ACCERR": {
                "bit": 5,
                "description": "Flash Access Error Flag"
              },
              "RDCOLERR": {
                "bit": 6,
                "description": "FTFE Read Collision Error Flag"
              },
              "CCIF": {
                "bit": 7,
                "description": "Command Complete Interrupt Flag"
              }
            },
            "FCNFG": {
              "EEERDY": {
                "bit": 0,
                "description": "This flag indicates if the EEPROM backup data has been copied to the FlexRAM and is therefore available for read access"
              },
              "RAMRDY": {
                "bit": 1,
                "description": "RAM Ready"
              },
              "PFLSH": {
                "bit": 2,
                "description": "FTFE configuration"
              },
              "ERSSUSP": {
                "bit": 4,
                "description": "Erase Suspend"
              },
              "ERSAREQ": {
                "bit": 5,
                "description": "Erase All Request"
              },
              "RDCOLLIE": {
                "bit": 6,
                "description": "Read Collision Error Interrupt Enable"
              },
              "CCIE": {
                "bit": 7,
                "description": "Command Complete Interrupt Enable"
              }
            },
            "FSEC": {
              "SEC": {
                "bit": 0,
                "description": "Flash Security",
                "width": 2
              },
              "FSLACC": {
                "bit": 2,
                "description": "Freescale Failure Analysis Access Code",
                "width": 2
              },
              "MEEN": {
                "bit": 4,
                "description": "Mass Erase Enable Bits",
                "width": 2
              },
              "KEYEN": {
                "bit": 6,
                "description": "Backdoor Key Security Enable",
                "width": 2
              }
            },
            "FOPT": {
              "OPT": {
                "bit": 0,
                "description": "Nonvolatile Option",
                "width": 8
              }
            },
            "FCCOB%s": {
              "CCOBn": {
                "bit": 0,
                "description": "The FCCOB register provides a command code and relevant parameters to the memory controller",
                "width": 8
              }
            },
            "FPROT%s": {
              "PROT": {
                "bit": 0,
                "description": "Program Flash Region Protect",
                "width": 8
              }
            },
            "FEPROT": {
              "EPROT": {
                "bit": 0,
                "description": "EEPROM Region Protect",
                "width": 8
              }
            },
            "FDPROT": {
              "DPROT": {
                "bit": 0,
                "description": "Data Flash Region Protect",
                "width": 8
              }
            },
            "XACC%s": {
              "XA": {
                "bit": 0,
                "description": "Execute-only access control",
                "width": 8
              }
            },
            "SACC%s": {
              "SA": {
                "bit": 0,
                "description": "Supervisor-only access control",
                "width": 8
              }
            },
            "FACSS": {
              "SGSIZE": {
                "bit": 0,
                "description": "Segment Size",
                "width": 8
              }
            },
            "FACSN": {
              "NUMSG": {
                "bit": 0,
                "description": "Number of Segments Indicator",
                "width": 8
              }
            },
            "FERSTAT": {
              "DFDIF": {
                "bit": 1,
                "description": "Double Bit Fault Detect Interrupt Flag"
              }
            },
            "FERCNFG": {
              "DFDIE": {
                "bit": 1,
                "description": "Double Bit Fault Detect Interrupt Enable"
              },
              "FDFD": {
                "bit": 5,
                "description": "Force Double Bit Fault Detect"
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC0",
              "base": "0x4003B000",
              "irq": 15
            },
            {
              "name": "ADC1",
              "base": "0x40027000",
              "irq": 30
            }
          ],
          "registers": {
            "SC1%s": {
              "offset": "0x00",
              "size": 32,
              "description": "ADC Status and Control Registers 1"
            },
            "CFG1": {
              "offset": "0x40",
              "size": 32,
              "description": "ADC Configuration Register 1"
            },
            "CFG2": {
              "offset": "0x44",
              "size": 32,
              "description": "ADC Configuration Register 2"
            },
            "R%s": {
              "offset": "0x48",
              "size": 32,
              "description": "ADC Data Result Register"
            },
            "CV%s": {
              "offset": "0x88",
              "size": 32,
              "description": "Compare Value Registers"
            },
            "SC2": {
              "offset": "0x90",
              "size": 32,
              "description": "Status and Control Register 2"
            },
            "SC3": {
              "offset": "0x94",
              "size": 32,
              "description": "Status and Control Register 3"
            },
            "BASE_OFS": {
              "offset": "0x98",
              "size": 32,
              "description": "BASE Offset Register"
            },
            "OFS": {
              "offset": "0x9C",
              "size": 32,
              "description": "ADC Offset Correction Register"
            },
            "USR_OFS": {
              "offset": "0xA0",
              "size": 32,
              "description": "USER Offset Correction Register"
            },
            "XOFS": {
              "offset": "0xA4",
              "size": 32,
              "description": "ADC X Offset Correction Register"
            },
            "YOFS": {
              "offset": "0xA8",
              "size": 32,
              "description": "ADC Y Offset Correction Register"
            },
            "G": {
              "offset": "0xAC",
              "size": 32,
              "description": "ADC Gain Register"
            },
            "UG": {
              "offset": "0xB0",
              "size": 32,
              "description": "ADC User Gain Register"
            },
            "CLPS": {
              "offset": "0xB4",
              "size": 32,
              "description": "ADC General Calibration Value Register"
            },
            "CLP3": {
              "offset": "0xB8",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP2": {
              "offset": "0xBC",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP1": {
              "offset": "0xC0",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP0": {
              "offset": "0xC4",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLPX": {
              "offset": "0xC8",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP9": {
              "offset": "0xCC",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLPS_OFS": {
              "offset": "0xD0",
              "size": 32,
              "description": "ADC General Calibration Value Register"
            },
            "CLP3_OFS": {
              "offset": "0xD4",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP2_OFS": {
              "offset": "0xD8",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP1_OFS": {
              "offset": "0xDC",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP0_OFS": {
              "offset": "0xE0",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLPX_OFS": {
              "offset": "0xE4",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP9_OFS": {
              "offset": "0xE8",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            }
          },
          "bits": {
            "SC1%s": {
              "ADCH": {
                "bit": 0,
                "description": "Input channel select",
                "width": 5
              },
              "AIEN": {
                "bit": 6,
                "description": "Interrupt Enable"
              },
              "COCO": {
                "bit": 7,
                "description": "Conversion Complete Flag"
              }
            },
            "CFG1": {
              "ADICLK": {
                "bit": 0,
                "description": "Input Clock Select",
                "width": 2
              },
              "MODE": {
                "bit": 2,
                "description": "Conversion mode selection",
                "width": 2
              },
              "ADIV": {
                "bit": 5,
                "description": "Clock Divide Select",
                "width": 2
              }
            },
            "CFG2": {
              "SMPLTS": {
                "bit": 0,
                "description": "Sample Time Select",
                "width": 8
              }
            },
            "R%s": {
              "D": {
                "bit": 0,
                "description": "Data result",
                "width": 12
              }
            },
            "CV%s": {
              "CV": {
                "bit": 0,
                "description": "Compare Value.",
                "width": 12
              }
            },
            "SC2": {
              "REFSEL": {
                "bit": 0,
                "description": "Voltage Reference Selection",
                "width": 2
              },
              "DMAEN": {
                "bit": 2,
                "description": "DMA Enable"
              },
              "ACREN": {
                "bit": 3,
                "description": "Compare Function Range Enable"
              },
              "ACFGT": {
                "bit": 4,
                "description": "Compare Function Greater Than Enable"
              },
              "ACFE": {
                "bit": 5,
                "description": "Compare Function Enable"
              },
              "ADTRG": {
                "bit": 6,
                "description": "Conversion Trigger Select"
              },
              "ADACT": {
                "bit": 7,
                "description": "Conversion Active"
              }
            },
            "SC3": {
              "AVGS": {
                "bit": 0,
                "description": "Hardware Average Select",
                "width": 2
              },
              "AVGE": {
                "bit": 2,
                "description": "Hardware Average Enable"
              },
              "ADCO": {
                "bit": 3,
                "description": "Continuous Conversion Enable"
              },
              "CAL": {
                "bit": 7,
                "description": "Calibration"
              }
            },
            "BASE_OFS": {
              "BA_OFS": {
                "bit": 0,
                "description": "Base Offset Error Correction Value",
                "width": 8
              }
            },
            "OFS": {
              "OFS": {
                "bit": 0,
                "description": "Offset Error Correction Value",
                "width": 16
              }
            },
            "USR_OFS": {
              "USR_OFS": {
                "bit": 0,
                "description": "USER Offset Error Correction Value",
                "width": 8
              }
            },
            "XOFS": {
              "OFS": {
                "bit": 0,
                "description": "Offset Error Correction Value",
                "width": 6
              }
            },
            "YOFS": {
              "YOFS": {
                "bit": 0,
                "description": "Y Offset Error Correction Value",
                "width": 8
              }
            },
            "G": {
              "G": {
                "bit": 0,
                "description": "Gain",
                "width": 11
              }
            },
            "UG": {
              "UG": {
                "bit": 0,
                "description": "User Gain",
                "width": 10
              }
            },
            "CLPS": {
              "CLPS": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 7
              }
            },
            "CLP3": {
              "CLP3": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 10
              }
            },
            "CLP2": {
              "CLP2": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 10
              }
            },
            "CLP1": {
              "CLP1": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 9
              }
            },
            "CLP0": {
              "CLP0": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 8
              }
            },
            "CLPX": {
              "CLPX": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 7
              },
              "CLPXEN": {
                "bit": 7,
                "description": "CLPX compare bit"
              }
            },
            "CLP9": {
              "CLP9": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 7
              },
              "CLP9EN": {
                "bit": 7,
                "description": "CLP9 compare bit"
              }
            },
            "CLPS_OFS": {
              "CLPS_OFS": {
                "bit": 0,
                "description": "CLPS Offset",
                "width": 4
              }
            },
            "CLP3_OFS": {
              "CLP3_OFS": {
                "bit": 0,
                "description": "CLP3 Offset",
                "width": 4
              }
            },
            "CLP2_OFS": {
              "CLP2_OFS": {
                "bit": 0,
                "description": "CLP2 Offset",
                "width": 4
              }
            },
            "CLP1_OFS": {
              "CLP1_OFS": {
                "bit": 0,
                "description": "CLP1 Offset",
                "width": 4
              }
            },
            "CLP0_OFS": {
              "CLP0_OFS": {
                "bit": 0,
                "description": "CLP0 Offset",
                "width": 4
              }
            },
            "CLPX_OFS": {
              "CLPX_OFS": {
                "bit": 0,
                "description": "CLPX Offset",
                "width": 12
              }
            },
            "CLP9_OFS": {
              "CLP9_OFS": {
                "bit": 0,
                "description": "CLP9 Offset",
                "width": 12
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "LPSPI0",
              "base": "0x4002C000",
              "irq": 10
            },
            {
              "name": "LPSPI1",
              "base": "0x4002D000",
              "irq": 11
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "CR": {
              "offset": "0x10",
              "size": 32,
              "description": "Control Register"
            },
            "SR": {
              "offset": "0x14",
              "size": 32,
              "description": "Status Register"
            },
            "IER": {
              "offset": "0x18",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "DER": {
              "offset": "0x1C",
              "size": 32,
              "description": "DMA Enable Register"
            },
            "CFGR0": {
              "offset": "0x20",
              "size": 32,
              "description": "Configuration Register 0"
            },
            "CFGR1": {
              "offset": "0x24",
              "size": 32,
              "description": "Configuration Register 1"
            },
            "DMR0": {
              "offset": "0x30",
              "size": 32,
              "description": "Data Match Register 0"
            },
            "DMR1": {
              "offset": "0x34",
              "size": 32,
              "description": "Data Match Register 1"
            },
            "CCR": {
              "offset": "0x40",
              "size": 32,
              "description": "Clock Configuration Register"
            },
            "FCR": {
              "offset": "0x58",
              "size": 32,
              "description": "FIFO Control Register"
            },
            "FSR": {
              "offset": "0x5C",
              "size": 32,
              "description": "FIFO Status Register"
            },
            "TCR": {
              "offset": "0x60",
              "size": 32,
              "description": "Transmit Command Register"
            },
            "TDR": {
              "offset": "0x64",
              "size": 32,
              "description": "Transmit Data Register"
            },
            "RSR": {
              "offset": "0x70",
              "size": 32,
              "description": "Receive Status Register"
            },
            "RDR": {
              "offset": "0x74",
              "size": 32,
              "description": "Receive Data Register"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Module Identification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "TXFIFO": {
                "bit": 0,
                "description": "Transmit FIFO Size",
                "width": 8
              },
              "RXFIFO": {
                "bit": 8,
                "description": "Receive FIFO Size",
                "width": 8
              }
            },
            "CR": {
              "MEN": {
                "bit": 0,
                "description": "Module Enable"
              },
              "RST": {
                "bit": 1,
                "description": "Software Reset"
              },
              "DOZEN": {
                "bit": 2,
                "description": "Doze mode enable"
              },
              "DBGEN": {
                "bit": 3,
                "description": "Debug Enable"
              },
              "RTF": {
                "bit": 8,
                "description": "Reset Transmit FIFO"
              },
              "RRF": {
                "bit": 9,
                "description": "Reset Receive FIFO"
              }
            },
            "SR": {
              "TDF": {
                "bit": 0,
                "description": "Transmit Data Flag"
              },
              "RDF": {
                "bit": 1,
                "description": "Receive Data Flag"
              },
              "WCF": {
                "bit": 8,
                "description": "Word Complete Flag"
              },
              "FCF": {
                "bit": 9,
                "description": "Frame Complete Flag"
              },
              "TCF": {
                "bit": 10,
                "description": "Transfer Complete Flag"
              },
              "TEF": {
                "bit": 11,
                "description": "Transmit Error Flag"
              },
              "REF": {
                "bit": 12,
                "description": "Receive Error Flag"
              },
              "DMF": {
                "bit": 13,
                "description": "Data Match Flag"
              },
              "MBF": {
                "bit": 24,
                "description": "Module Busy Flag"
              }
            },
            "IER": {
              "TDIE": {
                "bit": 0,
                "description": "Transmit Data Interrupt Enable"
              },
              "RDIE": {
                "bit": 1,
                "description": "Receive Data Interrupt Enable"
              },
              "WCIE": {
                "bit": 8,
                "description": "Word Complete Interrupt Enable"
              },
              "FCIE": {
                "bit": 9,
                "description": "Frame Complete Interrupt Enable"
              },
              "TCIE": {
                "bit": 10,
                "description": "Transfer Complete Interrupt Enable"
              },
              "TEIE": {
                "bit": 11,
                "description": "Transmit Error Interrupt Enable"
              },
              "REIE": {
                "bit": 12,
                "description": "Receive Error Interrupt Enable"
              },
              "DMIE": {
                "bit": 13,
                "description": "Data Match Interrupt Enable"
              }
            },
            "DER": {
              "TDDE": {
                "bit": 0,
                "description": "Transmit Data DMA Enable"
              },
              "RDDE": {
                "bit": 1,
                "description": "Receive Data DMA Enable"
              }
            },
            "CFGR0": {
              "HREN": {
                "bit": 0,
                "description": "Host Request Enable"
              },
              "HRPOL": {
                "bit": 1,
                "description": "Host Request Polarity"
              },
              "HRSEL": {
                "bit": 2,
                "description": "Host Request Select"
              },
              "CIRFIFO": {
                "bit": 8,
                "description": "Circular FIFO Enable"
              },
              "RDMO": {
                "bit": 9,
                "description": "Receive Data Match Only"
              }
            },
            "CFGR1": {
              "MASTER": {
                "bit": 0,
                "description": "Master Mode"
              },
              "SAMPLE": {
                "bit": 1,
                "description": "Sample Point"
              },
              "AUTOPCS": {
                "bit": 2,
                "description": "Automatic PCS"
              },
              "NOSTALL": {
                "bit": 3,
                "description": "No Stall"
              },
              "PCSPOL": {
                "bit": 8,
                "description": "Peripheral Chip Select Polarity",
                "width": 4
              },
              "MATCFG": {
                "bit": 16,
                "description": "Match Configuration",
                "width": 3
              },
              "PINCFG": {
                "bit": 24,
                "description": "Pin Configuration",
                "width": 2
              },
              "OUTCFG": {
                "bit": 26,
                "description": "Output Config"
              },
              "PCSCFG": {
                "bit": 27,
                "description": "Peripheral Chip Select Configuration"
              }
            },
            "DMR0": {
              "MATCH0": {
                "bit": 0,
                "description": "Match 0 Value",
                "width": 32
              }
            },
            "DMR1": {
              "MATCH1": {
                "bit": 0,
                "description": "Match 1 Value",
                "width": 32
              }
            },
            "CCR": {
              "SCKDIV": {
                "bit": 0,
                "description": "SCK Divider",
                "width": 8
              },
              "DBT": {
                "bit": 8,
                "description": "Delay Between Transfers",
                "width": 8
              },
              "PCSSCK": {
                "bit": 16,
                "description": "PCS to SCK Delay",
                "width": 8
              },
              "SCKPCS": {
                "bit": 24,
                "description": "SCK to PCS Delay",
                "width": 8
              }
            },
            "FCR": {
              "TXWATER": {
                "bit": 0,
                "description": "Transmit FIFO Watermark",
                "width": 8
              },
              "RXWATER": {
                "bit": 16,
                "description": "Receive FIFO Watermark",
                "width": 8
              }
            },
            "FSR": {
              "TXCOUNT": {
                "bit": 0,
                "description": "Transmit FIFO Count",
                "width": 8
              },
              "RXCOUNT": {
                "bit": 16,
                "description": "Receive FIFO Count",
                "width": 8
              }
            },
            "TCR": {
              "FRAMESZ": {
                "bit": 0,
                "description": "Frame Size",
                "width": 12
              },
              "WIDTH": {
                "bit": 16,
                "description": "Transfer Width",
                "width": 2
              },
              "TXMSK": {
                "bit": 18,
                "description": "Transmit Data Mask"
              },
              "RXMSK": {
                "bit": 19,
                "description": "Receive Data Mask"
              },
              "CONTC": {
                "bit": 20,
                "description": "Continuing Command"
              },
              "CONT": {
                "bit": 21,
                "description": "Continuous Transfer"
              },
              "BYSW": {
                "bit": 22,
                "description": "Byte Swap"
              },
              "LSBF": {
                "bit": 23,
                "description": "LSB First"
              },
              "PCS": {
                "bit": 24,
                "description": "Peripheral Chip Select",
                "width": 2
              },
              "PRESCALE": {
                "bit": 27,
                "description": "Prescaler Value",
                "width": 3
              },
              "CPHA": {
                "bit": 30,
                "description": "Clock Phase"
              },
              "CPOL": {
                "bit": 31,
                "description": "Clock Polarity"
              }
            },
            "TDR": {
              "DATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 32
              }
            },
            "RSR": {
              "SOF": {
                "bit": 0,
                "description": "Start Of Frame"
              },
              "RXEMPTY": {
                "bit": 1,
                "description": "RX FIFO Empty"
              }
            },
            "RDR": {
              "DATA": {
                "bit": 0,
                "description": "Receive Data",
                "width": 32
              }
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40032000"
            }
          ],
          "registers": {
            "DATA": {
              "offset": "0x00",
              "size": 32,
              "description": "CRC Data register"
            },
            "DATAL": {
              "offset": "0x00",
              "size": 16,
              "description": "CRC_DATAL register."
            },
            "DATALL": {
              "offset": "0x00",
              "size": 8,
              "description": "CRC_DATALL register."
            },
            "DATALU": {
              "offset": "0x01",
              "size": 8,
              "description": "CRC_DATALU register."
            },
            "DATAH": {
              "offset": "0x02",
              "size": 16,
              "description": "CRC_DATAH register."
            },
            "DATAHL": {
              "offset": "0x02",
              "size": 8,
              "description": "CRC_DATAHL register."
            },
            "DATAHU": {
              "offset": "0x03",
              "size": 8,
              "description": "CRC_DATAHU register."
            },
            "GPOLY": {
              "offset": "0x04",
              "size": 32,
              "description": "CRC Polynomial register"
            },
            "GPOLYL": {
              "offset": "0x04",
              "size": 16,
              "description": "CRC_GPOLYL register."
            },
            "GPOLYLL": {
              "offset": "0x04",
              "size": 8,
              "description": "CRC_GPOLYLL register."
            },
            "GPOLYLU": {
              "offset": "0x05",
              "size": 8,
              "description": "CRC_GPOLYLU register."
            },
            "GPOLYH": {
              "offset": "0x06",
              "size": 16,
              "description": "CRC_GPOLYH register."
            },
            "GPOLYHL": {
              "offset": "0x06",
              "size": 8,
              "description": "CRC_GPOLYHL register."
            },
            "GPOLYHU": {
              "offset": "0x07",
              "size": 8,
              "description": "CRC_GPOLYHU register."
            },
            "CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "CRC Control register"
            },
            "CTRLHU": {
              "offset": "0x0B",
              "size": 8,
              "description": "CRC_CTRLHU register."
            }
          },
          "bits": {
            "DATA": {
              "LL": {
                "bit": 0,
                "description": "CRC Low Lower Byte",
                "width": 8
              },
              "LU": {
                "bit": 8,
                "description": "CRC Low Upper Byte",
                "width": 8
              },
              "HL": {
                "bit": 16,
                "description": "CRC High Lower Byte",
                "width": 8
              },
              "HU": {
                "bit": 24,
                "description": "CRC High Upper Byte",
                "width": 8
              }
            },
            "DATAL": {
              "DATAL": {
                "bit": 0,
                "description": "DATAL stores the lower 16 bits of the 16/32 bit CRC",
                "width": 16
              }
            },
            "DATALL": {
              "DATALL": {
                "bit": 0,
                "description": "CRCLL stores the first 8 bits of the 32 bit DATA",
                "width": 8
              }
            },
            "DATALU": {
              "DATALU": {
                "bit": 0,
                "description": "DATALL stores the second 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "DATAH": {
              "DATAH": {
                "bit": 0,
                "description": "DATAH stores the high 16 bits of the 16/32 bit CRC",
                "width": 16
              }
            },
            "DATAHL": {
              "DATAHL": {
                "bit": 0,
                "description": "DATAHL stores the third 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "DATAHU": {
              "DATAHU": {
                "bit": 0,
                "description": "DATAHU stores the fourth 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLY": {
              "LOW": {
                "bit": 0,
                "description": "Low Polynominal Half-word",
                "width": 16
              },
              "HIGH": {
                "bit": 16,
                "description": "High Polynominal Half-word",
                "width": 16
              }
            },
            "GPOLYL": {
              "GPOLYL": {
                "bit": 0,
                "description": "POLYL stores the lower 16 bits of the 16/32 bit CRC polynomial value",
                "width": 16
              }
            },
            "GPOLYLL": {
              "GPOLYLL": {
                "bit": 0,
                "description": "POLYLL stores the first 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYLU": {
              "GPOLYLU": {
                "bit": 0,
                "description": "POLYLL stores the second 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYH": {
              "GPOLYH": {
                "bit": 0,
                "description": "POLYH stores the high 16 bits of the 16/32 bit CRC polynomial value",
                "width": 16
              }
            },
            "GPOLYHL": {
              "GPOLYHL": {
                "bit": 0,
                "description": "POLYHL stores the third 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYHU": {
              "GPOLYHU": {
                "bit": 0,
                "description": "POLYHU stores the fourth 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "CTRL": {
              "TCRC": {
                "bit": 24,
                "description": "Width of CRC protocol."
              },
              "WAS": {
                "bit": 25,
                "description": "Write CRC Data Register As Seed"
              },
              "FXOR": {
                "bit": 26,
                "description": "Complement Read Of CRC Data Register"
              },
              "TOTR": {
                "bit": 28,
                "description": "Type Of Transpose For Read",
                "width": 2
              },
              "TOT": {
                "bit": 30,
                "description": "Type Of Transpose For Writes",
                "width": 2
              }
            },
            "CTRLHU": {
              "TCRC": {
                "bit": 0,
                "description": "no description available"
              },
              "WAS": {
                "bit": 1,
                "description": "no description available"
              },
              "FXOR": {
                "bit": 2,
                "description": "no description available"
              },
              "TOTR": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "TOT": {
                "bit": 6,
                "description": "no description available",
                "width": 2
              }
            }
          }
        },
        "PDB0": {
          "instances": [
            {
              "name": "PDB0",
              "base": "0x40036000",
              "irq": 25
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status and Control register"
            },
            "MOD": {
              "offset": "0x04",
              "size": 32,
              "description": "Modulus register"
            },
            "CNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Counter register"
            },
            "IDLY": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Delay register"
            },
            "CH%sC1": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel n Control register 1"
            },
            "CH%sS": {
              "offset": "0x14",
              "size": 32,
              "description": "Channel n Status register"
            },
            "CH%sDLY0": {
              "offset": "0x18",
              "size": 32,
              "description": "Channel n Delay 0 register"
            },
            "CH%sDLY1": {
              "offset": "0x1C",
              "size": 32,
              "description": "Channel n Delay 1 register"
            },
            "POEN": {
              "offset": "0x190",
              "size": 32,
              "description": "Pulse-Out n Enable register"
            },
            "PO%sDLY": {
              "offset": "0x194",
              "size": 32,
              "description": "Pulse-Out n Delay register"
            }
          },
          "bits": {
            "SC": {
              "LDOK": {
                "bit": 0,
                "description": "Load OK"
              },
              "CONT": {
                "bit": 1,
                "description": "Continuous Mode Enable"
              },
              "MULT": {
                "bit": 2,
                "description": "Multiplication Factor Select for Prescaler",
                "width": 2
              },
              "PDBIE": {
                "bit": 5,
                "description": "PDB Interrupt Enable"
              },
              "PDBIF": {
                "bit": 6,
                "description": "PDB Interrupt Flag"
              },
              "PDBEN": {
                "bit": 7,
                "description": "PDB Enable"
              },
              "TRGSEL": {
                "bit": 8,
                "description": "Trigger Input Source Select",
                "width": 4
              },
              "PRESCALER": {
                "bit": 12,
                "description": "Prescaler Divider Select",
                "width": 3
              },
              "DMAEN": {
                "bit": 15,
                "description": "DMA Enable"
              },
              "SWTRIG": {
                "bit": 16,
                "description": "Software Trigger"
              },
              "PDBEIE": {
                "bit": 17,
                "description": "PDB Sequence Error Interrupt Enable"
              },
              "LDMOD": {
                "bit": 18,
                "description": "Load Mode Select",
                "width": 2
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "PDB Modulus",
                "width": 16
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "PDB Counter",
                "width": 16
              }
            },
            "IDLY": {
              "IDLY": {
                "bit": 0,
                "description": "PDB Interrupt Delay",
                "width": 16
              }
            },
            "CH%sC1": {
              "EN": {
                "bit": 0,
                "description": "PDB Channel Pre-Trigger Enable",
                "width": 8
              },
              "TOS": {
                "bit": 8,
                "description": "PDB Channel Pre-Trigger Output Select",
                "width": 8
              },
              "BB": {
                "bit": 16,
                "description": "PDB Channel Pre-Trigger Back-to-Back Operation Enable",
                "width": 8
              }
            },
            "CH%sS": {
              "ERR": {
                "bit": 0,
                "description": "PDB Channel Sequence Error Flags",
                "width": 8
              },
              "CF": {
                "bit": 16,
                "description": "PDB Channel Flags",
                "width": 8
              }
            },
            "CH%sDLY0": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CH%sDLY1": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "POEN": {
              "POEN": {
                "bit": 0,
                "description": "PDB Pulse-Out Enable",
                "width": 8
              }
            },
            "PO%sDLY": {
              "DLY2": {
                "bit": 0,
                "description": "PDB Pulse-Out Delay 2",
                "width": 16
              },
              "DLY1": {
                "bit": 16,
                "description": "PDB Pulse-Out Delay 1",
                "width": 16
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "LPIT0",
              "base": "0x40037000",
              "irq": 22
            },
            {
              "name": "LPTMR0",
              "base": "0x40040000",
              "irq": 29
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "MCR": {
              "offset": "0x08",
              "size": 32,
              "description": "Module Control Register"
            },
            "MSR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Module Status Register"
            },
            "MIER": {
              "offset": "0x10",
              "size": 32,
              "description": "Module Interrupt Enable Register"
            },
            "SETTEN": {
              "offset": "0x14",
              "size": 32,
              "description": "Set Timer Enable Register"
            },
            "CLRTEN": {
              "offset": "0x18",
              "size": 32,
              "description": "Clear Timer Enable Register"
            },
            "TVAL%s": {
              "offset": "0x20",
              "size": 32,
              "description": "Timer Value Register"
            },
            "CVAL%s": {
              "offset": "0x24",
              "size": 32,
              "description": "Current Timer Value"
            },
            "TCTRL%s": {
              "offset": "0x28",
              "size": 32,
              "description": "Timer Control Register"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Feature Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "CHANNEL": {
                "bit": 0,
                "description": "Number of Timer Channels",
                "width": 8
              },
              "EXT_TRIG": {
                "bit": 8,
                "description": "Number of External Trigger Inputs",
                "width": 8
              }
            },
            "MCR": {
              "M_CEN": {
                "bit": 0,
                "description": "Module Clock Enable"
              },
              "SW_RST": {
                "bit": 1,
                "description": "Software Reset Bit"
              },
              "DOZE_EN": {
                "bit": 2,
                "description": "DOZE Mode Enable Bit"
              },
              "DBG_EN": {
                "bit": 3,
                "description": "Debug Enable Bit"
              }
            },
            "MSR": {
              "TIF0": {
                "bit": 0,
                "description": "Channel 0 Timer Interrupt Flag"
              },
              "TIF1": {
                "bit": 1,
                "description": "Channel 1 Timer Interrupt Flag"
              },
              "TIF2": {
                "bit": 2,
                "description": "Channel 2 Timer Interrupt Flag"
              },
              "TIF3": {
                "bit": 3,
                "description": "Channel 3 Timer Interrupt Flag"
              }
            },
            "MIER": {
              "TIE0": {
                "bit": 0,
                "description": "Channel 0 Timer Interrupt Enable"
              },
              "TIE1": {
                "bit": 1,
                "description": "Channel 1 Timer Interrupt Enable"
              },
              "TIE2": {
                "bit": 2,
                "description": "Channel 2 Timer Interrupt Enable"
              },
              "TIE3": {
                "bit": 3,
                "description": "Channel 3 Timer Interrupt Enable"
              }
            },
            "SETTEN": {
              "SET_T_EN_0": {
                "bit": 0,
                "description": "Set Timer 0 Enable"
              },
              "SET_T_EN_1": {
                "bit": 1,
                "description": "Set Timer 1 Enable"
              },
              "SET_T_EN_2": {
                "bit": 2,
                "description": "Set Timer 2 Enable"
              },
              "SET_T_EN_3": {
                "bit": 3,
                "description": "Set Timer 3 Enable"
              }
            },
            "CLRTEN": {
              "CLR_T_EN_0": {
                "bit": 0,
                "description": "Clear Timer 0 Enable"
              },
              "CLR_T_EN_1": {
                "bit": 1,
                "description": "Clear Timer 1 Enable"
              },
              "CLR_T_EN_2": {
                "bit": 2,
                "description": "Clear Timer 2 Enable"
              },
              "CLR_T_EN_3": {
                "bit": 3,
                "description": "Clear Timer 3 Enable"
              }
            },
            "TVAL%s": {
              "TMR_VAL": {
                "bit": 0,
                "description": "Timer Value",
                "width": 32
              }
            },
            "CVAL%s": {
              "TMR_CUR_VAL": {
                "bit": 0,
                "description": "Current Timer Value",
                "width": 32
              }
            },
            "TCTRL%s": {
              "T_EN": {
                "bit": 0,
                "description": "Timer Enable"
              },
              "CHAIN": {
                "bit": 1,
                "description": "Chain Channel"
              },
              "MODE": {
                "bit": 2,
                "description": "Timer Operation Mode",
                "width": 2
              },
              "TSOT": {
                "bit": 16,
                "description": "Timer Start On Trigger"
              },
              "TSOI": {
                "bit": 17,
                "description": "Timer Stop On Interrupt"
              },
              "TROT": {
                "bit": 18,
                "description": "Timer Reload On Trigger"
              },
              "TRG_SRC": {
                "bit": 23,
                "description": "Trigger Source"
              },
              "TRG_SEL": {
                "bit": 24,
                "description": "Trigger Select",
                "width": 4
              }
            }
          }
        },
        "FTM0": {
          "instances": [
            {
              "name": "FTM0",
              "base": "0x40038000",
              "irq": 17
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status And Control"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Counter"
            },
            "MOD": {
              "offset": "0x08",
              "size": 32,
              "description": "Modulo"
            },
            "C%sSC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel (n) Status And Control"
            },
            "C%sV": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel (n) Value"
            },
            "CNTIN": {
              "offset": "0x4C",
              "size": 32,
              "description": "Counter Initial Value"
            },
            "STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "Capture And Compare Status"
            },
            "MODE": {
              "offset": "0x54",
              "size": 32,
              "description": "Features Mode Selection"
            },
            "SYNC": {
              "offset": "0x58",
              "size": 32,
              "description": "Synchronization"
            },
            "OUTINIT": {
              "offset": "0x5C",
              "size": 32,
              "description": "Initial State For Channels Output"
            },
            "OUTMASK": {
              "offset": "0x60",
              "size": 32,
              "description": "Output Mask"
            },
            "COMBINE": {
              "offset": "0x64",
              "size": 32,
              "description": "Function For Linked Channels"
            },
            "DEADTIME": {
              "offset": "0x68",
              "size": 32,
              "description": "Deadtime Insertion Control"
            },
            "EXTTRIG": {
              "offset": "0x6C",
              "size": 32,
              "description": "FTM External Trigger"
            },
            "POL": {
              "offset": "0x70",
              "size": 32,
              "description": "Channels Polarity"
            },
            "FMS": {
              "offset": "0x74",
              "size": 32,
              "description": "Fault Mode Status"
            },
            "FILTER": {
              "offset": "0x78",
              "size": 32,
              "description": "Input Capture Filter Control"
            },
            "FLTCTRL": {
              "offset": "0x7C",
              "size": 32,
              "description": "Fault Control"
            },
            "QDCTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "Quadrature Decoder Control And Status"
            },
            "CONF": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration"
            },
            "FLTPOL": {
              "offset": "0x88",
              "size": 32,
              "description": "FTM Fault Input Polarity"
            },
            "SYNCONF": {
              "offset": "0x8C",
              "size": 32,
              "description": "Synchronization Configuration"
            },
            "INVCTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "FTM Inverting Control"
            },
            "SWOCTRL": {
              "offset": "0x94",
              "size": 32,
              "description": "FTM Software Output Control"
            },
            "PWMLOAD": {
              "offset": "0x98",
              "size": 32,
              "description": "FTM PWM Load"
            },
            "HCR": {
              "offset": "0x9C",
              "size": 32,
              "description": "Half Cycle Register"
            },
            "MOD_MIRROR": {
              "offset": "0x200",
              "size": 32,
              "description": "Modulo"
            },
            "C%sV_MIRROR": {
              "offset": "0x204",
              "size": 32,
              "description": "Channel (n) Value"
            }
          },
          "bits": {
            "SC": {
              "PS": {
                "bit": 0,
                "description": "Prescale Factor Selection",
                "width": 3
              },
              "CLKS": {
                "bit": 3,
                "description": "Clock Source Selection",
                "width": 2
              },
              "CPWMS": {
                "bit": 5,
                "description": "Center-Aligned PWM Select"
              },
              "RIE": {
                "bit": 6,
                "description": "Reload Interrupt Enable"
              },
              "RF": {
                "bit": 7,
                "description": "Reload Flag"
              },
              "TOIE": {
                "bit": 8,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TOF": {
                "bit": 9,
                "description": "Timer Overflow Flag"
              },
              "PWMEN0": {
                "bit": 16,
                "description": "Channel 0 PWM enable bit"
              },
              "PWMEN1": {
                "bit": 17,
                "description": "Channel 1 PWM enable bit"
              },
              "PWMEN2": {
                "bit": 18,
                "description": "Channel 2 PWM enable bit"
              },
              "PWMEN3": {
                "bit": 19,
                "description": "Channel 3 PWM enable bit"
              },
              "PWMEN4": {
                "bit": 20,
                "description": "Channel 4 PWM enable bit"
              },
              "PWMEN5": {
                "bit": 21,
                "description": "Channel 5 PWM enable bit"
              },
              "PWMEN6": {
                "bit": 22,
                "description": "Channel 6 PWM enable bit"
              },
              "PWMEN7": {
                "bit": 23,
                "description": "Channel 7 PWM enable bit"
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter Value",
                "width": 16
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "Modulo Value",
                "width": 16
              }
            },
            "C%sSC": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "ICRST": {
                "bit": 1,
                "description": "FTM counter reset by the selected input capture event."
              },
              "ELSA": {
                "bit": 2,
                "description": "Channel (n) Edge or Level Select"
              },
              "ELSB": {
                "bit": 3,
                "description": "Channel (n) Edge or Level Select"
              },
              "MSA": {
                "bit": 4,
                "description": "Channel (n) Mode Select"
              },
              "MSB": {
                "bit": 5,
                "description": "Channel (n) Mode Select"
              },
              "CHIE": {
                "bit": 6,
                "description": "Channel (n) Interrupt Enable"
              },
              "CHF": {
                "bit": 7,
                "description": "Channel (n) Flag"
              },
              "TRIGMODE": {
                "bit": 8,
                "description": "Trigger mode control"
              },
              "CHIS": {
                "bit": 9,
                "description": "Channel (n) Input State"
              }
            },
            "C%sV": {
              "VAL": {
                "bit": 0,
                "description": "Channel Value",
                "width": 16
              }
            },
            "CNTIN": {
              "INIT": {
                "bit": 0,
                "description": "Initial Value Of The FTM Counter",
                "width": 16
              }
            },
            "STATUS": {
              "CH0F": {
                "bit": 0,
                "description": "Channel 0 Flag"
              },
              "CH1F": {
                "bit": 1,
                "description": "Channel 1 Flag"
              },
              "CH2F": {
                "bit": 2,
                "description": "Channel 2 Flag"
              },
              "CH3F": {
                "bit": 3,
                "description": "Channel 3 Flag"
              },
              "CH4F": {
                "bit": 4,
                "description": "Channel 4 Flag"
              },
              "CH5F": {
                "bit": 5,
                "description": "Channel 5 Flag"
              },
              "CH6F": {
                "bit": 6,
                "description": "Channel 6 Flag"
              },
              "CH7F": {
                "bit": 7,
                "description": "Channel 7 Flag"
              }
            },
            "MODE": {
              "FTMEN": {
                "bit": 0,
                "description": "FTM Enable"
              },
              "INIT": {
                "bit": 1,
                "description": "Initialize The Channels Output"
              },
              "WPDIS": {
                "bit": 2,
                "description": "Write Protection Disable"
              },
              "PWMSYNC": {
                "bit": 3,
                "description": "PWM Synchronization Mode"
              },
              "CAPTEST": {
                "bit": 4,
                "description": "Capture Test Mode Enable"
              },
              "FAULTM": {
                "bit": 5,
                "description": "Fault Control Mode",
                "width": 2
              },
              "FAULTIE": {
                "bit": 7,
                "description": "Fault Interrupt Enable"
              }
            },
            "SYNC": {
              "CNTMIN": {
                "bit": 0,
                "description": "Minimum Loading Point Enable"
              },
              "CNTMAX": {
                "bit": 1,
                "description": "Maximum Loading Point Enable"
              },
              "REINIT": {
                "bit": 2,
                "description": "FTM Counter Reinitialization By Synchronization (FTM counter synchronization)"
              },
              "SYNCHOM": {
                "bit": 3,
                "description": "Output Mask Synchronization"
              },
              "TRIG0": {
                "bit": 4,
                "description": "PWM Synchronization Hardware Trigger 0"
              },
              "TRIG1": {
                "bit": 5,
                "description": "PWM Synchronization Hardware Trigger 1"
              },
              "TRIG2": {
                "bit": 6,
                "description": "PWM Synchronization Hardware Trigger 2"
              },
              "SWSYNC": {
                "bit": 7,
                "description": "PWM Synchronization Software Trigger"
              }
            },
            "OUTINIT": {
              "CH0OI": {
                "bit": 0,
                "description": "Channel 0 Output Initialization Value"
              },
              "CH1OI": {
                "bit": 1,
                "description": "Channel 1 Output Initialization Value"
              },
              "CH2OI": {
                "bit": 2,
                "description": "Channel 2 Output Initialization Value"
              },
              "CH3OI": {
                "bit": 3,
                "description": "Channel 3 Output Initialization Value"
              },
              "CH4OI": {
                "bit": 4,
                "description": "Channel 4 Output Initialization Value"
              },
              "CH5OI": {
                "bit": 5,
                "description": "Channel 5 Output Initialization Value"
              },
              "CH6OI": {
                "bit": 6,
                "description": "Channel 6 Output Initialization Value"
              },
              "CH7OI": {
                "bit": 7,
                "description": "Channel 7 Output Initialization Value"
              }
            },
            "OUTMASK": {
              "CH0OM": {
                "bit": 0,
                "description": "Channel 0 Output Mask"
              },
              "CH1OM": {
                "bit": 1,
                "description": "Channel 1 Output Mask"
              },
              "CH2OM": {
                "bit": 2,
                "description": "Channel 2 Output Mask"
              },
              "CH3OM": {
                "bit": 3,
                "description": "Channel 3 Output Mask"
              },
              "CH4OM": {
                "bit": 4,
                "description": "Channel 4 Output Mask"
              },
              "CH5OM": {
                "bit": 5,
                "description": "Channel 5 Output Mask"
              },
              "CH6OM": {
                "bit": 6,
                "description": "Channel 6 Output Mask"
              },
              "CH7OM": {
                "bit": 7,
                "description": "Channel 7 Output Mask"
              }
            },
            "COMBINE": {
              "COMBINE0": {
                "bit": 0,
                "description": "Combine Channels For n = 0"
              },
              "COMP0": {
                "bit": 1,
                "description": "Complement Of Channel (n) For n = 0"
              },
              "DECAPEN0": {
                "bit": 2,
                "description": "Dual Edge Capture Mode Enable For n = 0"
              },
              "DECAP0": {
                "bit": 3,
                "description": "Dual Edge Capture Mode Captures For n = 0"
              },
              "DTEN0": {
                "bit": 4,
                "description": "Deadtime Enable For n = 0"
              },
              "SYNCEN0": {
                "bit": 5,
                "description": "Synchronization Enable For n = 0"
              },
              "FAULTEN0": {
                "bit": 6,
                "description": "Fault Control Enable For n = 0"
              },
              "COMBINE1": {
                "bit": 8,
                "description": "Combine Channels For n = 2"
              },
              "COMP1": {
                "bit": 9,
                "description": "Complement Of Channel (n) For n = 2"
              },
              "DECAPEN1": {
                "bit": 10,
                "description": "Dual Edge Capture Mode Enable For n = 2"
              },
              "DECAP1": {
                "bit": 11,
                "description": "Dual Edge Capture Mode Captures For n = 2"
              },
              "DTEN1": {
                "bit": 12,
                "description": "Deadtime Enable For n = 2"
              },
              "SYNCEN1": {
                "bit": 13,
                "description": "Synchronization Enable For n = 2"
              },
              "FAULTEN1": {
                "bit": 14,
                "description": "Fault Control Enable For n = 2"
              },
              "COMBINE2": {
                "bit": 16,
                "description": "Combine Channels For n = 4"
              },
              "COMP2": {
                "bit": 17,
                "description": "Complement Of Channel (n) For n = 4"
              },
              "DECAPEN2": {
                "bit": 18,
                "description": "Dual Edge Capture Mode Enable For n = 4"
              },
              "DECAP2": {
                "bit": 19,
                "description": "Dual Edge Capture Mode Captures For n = 4"
              },
              "DTEN2": {
                "bit": 20,
                "description": "Deadtime Enable For n = 4"
              },
              "SYNCEN2": {
                "bit": 21,
                "description": "Synchronization Enable For n = 4"
              },
              "FAULTEN2": {
                "bit": 22,
                "description": "Fault Control Enable For n = 4"
              },
              "COMBINE3": {
                "bit": 24,
                "description": "Combine Channels For n = 6"
              },
              "COMP3": {
                "bit": 25,
                "description": "Complement Of Channel (n) for n = 6"
              },
              "DECAPEN3": {
                "bit": 26,
                "description": "Dual Edge Capture Mode Enable For n = 6"
              },
              "DECAP3": {
                "bit": 27,
                "description": "Dual Edge Capture Mode Captures For n = 6"
              },
              "DTEN3": {
                "bit": 28,
                "description": "Deadtime Enable For n = 6"
              },
              "SYNCEN3": {
                "bit": 29,
                "description": "Synchronization Enable For n = 6"
              },
              "FAULTEN3": {
                "bit": 30,
                "description": "Fault Control Enable For n = 6"
              }
            },
            "DEADTIME": {
              "DTVAL": {
                "bit": 0,
                "description": "Deadtime Value",
                "width": 6
              },
              "DTPS": {
                "bit": 6,
                "description": "Deadtime Prescaler Value",
                "width": 2
              }
            },
            "EXTTRIG": {
              "CH2TRIG": {
                "bit": 0,
                "description": "Channel 2 Trigger Enable"
              },
              "CH3TRIG": {
                "bit": 1,
                "description": "Channel 3 Trigger Enable"
              },
              "CH4TRIG": {
                "bit": 2,
                "description": "Channel 4 Trigger Enable"
              },
              "CH5TRIG": {
                "bit": 3,
                "description": "Channel 5 Trigger Enable"
              },
              "CH0TRIG": {
                "bit": 4,
                "description": "Channel 0 Trigger Enable"
              },
              "CH1TRIG": {
                "bit": 5,
                "description": "Channel 1 Trigger Enable"
              },
              "INITTRIGEN": {
                "bit": 6,
                "description": "Initialization Trigger Enable"
              },
              "TRIGF": {
                "bit": 7,
                "description": "Channel Trigger Flag"
              },
              "CH6TRIG": {
                "bit": 8,
                "description": "Channel 6 Trigger Enable"
              },
              "CH7TRIG": {
                "bit": 9,
                "description": "Channel 7 Trigger Enable"
              }
            },
            "POL": {
              "POL0": {
                "bit": 0,
                "description": "Channel 0 Polarity"
              },
              "POL1": {
                "bit": 1,
                "description": "Channel 1 Polarity"
              },
              "POL2": {
                "bit": 2,
                "description": "Channel 2 Polarity"
              },
              "POL3": {
                "bit": 3,
                "description": "Channel 3 Polarity"
              },
              "POL4": {
                "bit": 4,
                "description": "Channel 4 Polarity"
              },
              "POL5": {
                "bit": 5,
                "description": "Channel 5 Polarity"
              },
              "POL6": {
                "bit": 6,
                "description": "Channel 6 Polarity"
              },
              "POL7": {
                "bit": 7,
                "description": "Channel 7 Polarity"
              }
            },
            "FMS": {
              "FAULTF0": {
                "bit": 0,
                "description": "Fault Detection Flag 0"
              },
              "FAULTF1": {
                "bit": 1,
                "description": "Fault Detection Flag 1"
              },
              "FAULTF2": {
                "bit": 2,
                "description": "Fault Detection Flag 2"
              },
              "FAULTF3": {
                "bit": 3,
                "description": "Fault Detection Flag 3"
              },
              "FAULTIN": {
                "bit": 5,
                "description": "Fault Inputs"
              },
              "WPEN": {
                "bit": 6,
                "description": "Write Protection Enable"
              },
              "FAULTF": {
                "bit": 7,
                "description": "Fault Detection Flag"
              }
            },
            "FILTER": {
              "CH0FVAL": {
                "bit": 0,
                "description": "Channel 0 Input Filter",
                "width": 4
              },
              "CH1FVAL": {
                "bit": 4,
                "description": "Channel 1 Input Filter",
                "width": 4
              },
              "CH2FVAL": {
                "bit": 8,
                "description": "Channel 2 Input Filter",
                "width": 4
              },
              "CH3FVAL": {
                "bit": 12,
                "description": "Channel 3 Input Filter",
                "width": 4
              }
            },
            "FLTCTRL": {
              "FAULT0EN": {
                "bit": 0,
                "description": "Fault Input 0 Enable"
              },
              "FAULT1EN": {
                "bit": 1,
                "description": "Fault Input 1 Enable"
              },
              "FAULT2EN": {
                "bit": 2,
                "description": "Fault Input 2 Enable"
              },
              "FAULT3EN": {
                "bit": 3,
                "description": "Fault Input 3 Enable"
              },
              "FFLTR0EN": {
                "bit": 4,
                "description": "Fault Input 0 Filter Enable"
              },
              "FFLTR1EN": {
                "bit": 5,
                "description": "Fault Input 1 Filter Enable"
              },
              "FFLTR2EN": {
                "bit": 6,
                "description": "Fault Input 2 Filter Enable"
              },
              "FFLTR3EN": {
                "bit": 7,
                "description": "Fault Input 3 Filter Enable"
              },
              "FFVAL": {
                "bit": 8,
                "description": "Fault Input Filter",
                "width": 4
              },
              "FSTATE": {
                "bit": 15,
                "description": "Fault output state"
              }
            },
            "QDCTRL": {
              "QUADEN": {
                "bit": 0,
                "description": "Quadrature Decoder Mode Enable"
              },
              "TOFDIR": {
                "bit": 1,
                "description": "Timer Overflow Direction In Quadrature Decoder Mode"
              },
              "QUADIR": {
                "bit": 2,
                "description": "FTM Counter Direction In Quadrature Decoder Mode"
              },
              "QUADMODE": {
                "bit": 3,
                "description": "Quadrature Decoder Mode"
              },
              "PHBPOL": {
                "bit": 4,
                "description": "Phase B Input Polarity"
              },
              "PHAPOL": {
                "bit": 5,
                "description": "Phase A Input Polarity"
              },
              "PHBFLTREN": {
                "bit": 6,
                "description": "Phase B Input Filter Enable"
              },
              "PHAFLTREN": {
                "bit": 7,
                "description": "Phase A Input Filter Enable"
              }
            },
            "CONF": {
              "LDFQ": {
                "bit": 0,
                "description": "Load Frequency",
                "width": 5
              },
              "BDMMODE": {
                "bit": 6,
                "description": "Debug Mode",
                "width": 2
              },
              "GTBEEN": {
                "bit": 9,
                "description": "Global Time Base Enable"
              },
              "GTBEOUT": {
                "bit": 10,
                "description": "Global Time Base Output"
              },
              "ITRIGR": {
                "bit": 11,
                "description": "Initialization trigger on Reload Point"
              }
            },
            "FLTPOL": {
              "FLT0POL": {
                "bit": 0,
                "description": "Fault Input 0 Polarity"
              },
              "FLT1POL": {
                "bit": 1,
                "description": "Fault Input 1 Polarity"
              },
              "FLT2POL": {
                "bit": 2,
                "description": "Fault Input 2 Polarity"
              },
              "FLT3POL": {
                "bit": 3,
                "description": "Fault Input 3 Polarity"
              }
            },
            "SYNCONF": {
              "HWTRIGMODE": {
                "bit": 0,
                "description": "Hardware Trigger Mode"
              },
              "CNTINC": {
                "bit": 2,
                "description": "CNTIN Register Synchronization"
              },
              "INVC": {
                "bit": 4,
                "description": "INVCTRL Register Synchronization"
              },
              "SWOC": {
                "bit": 5,
                "description": "SWOCTRL Register Synchronization"
              },
              "SYNCMODE": {
                "bit": 7,
                "description": "Synchronization Mode"
              },
              "SWRSTCNT": {
                "bit": 8,
                "description": "FTM counter synchronization is activated by the software trigger."
              },
              "SWWRBUF": {
                "bit": 9,
                "description": "MOD, HCR, CNTIN, and CV registers synchronization is activated by the software trigger."
              },
              "SWOM": {
                "bit": 10,
                "description": "Output mask synchronization is activated by the software trigger."
              },
              "SWINVC": {
                "bit": 11,
                "description": "Inverting control synchronization is activated by the software trigger."
              },
              "SWSOC": {
                "bit": 12,
                "description": "Software output control synchronization is activated by the software trigger."
              },
              "HWRSTCNT": {
                "bit": 16,
                "description": "FTM counter synchronization is activated by a hardware trigger."
              },
              "HWWRBUF": {
                "bit": 17,
                "description": "MOD, HCR, CNTIN, and CV registers synchronization is activated by a hardware trigger."
              },
              "HWOM": {
                "bit": 18,
                "description": "Output mask synchronization is activated by a hardware trigger."
              },
              "HWINVC": {
                "bit": 19,
                "description": "Inverting control synchronization is activated by a hardware trigger."
              },
              "HWSOC": {
                "bit": 20,
                "description": "Software output control synchronization is activated by a hardware trigger."
              }
            },
            "INVCTRL": {
              "INV0EN": {
                "bit": 0,
                "description": "Pair Channels 0 Inverting Enable"
              },
              "INV1EN": {
                "bit": 1,
                "description": "Pair Channels 1 Inverting Enable"
              },
              "INV2EN": {
                "bit": 2,
                "description": "Pair Channels 2 Inverting Enable"
              },
              "INV3EN": {
                "bit": 3,
                "description": "Pair Channels 3 Inverting Enable"
              }
            },
            "SWOCTRL": {
              "CH0OC": {
                "bit": 0,
                "description": "Channel 0 Software Output Control Enable"
              },
              "CH1OC": {
                "bit": 1,
                "description": "Channel 1 Software Output Control Enable"
              },
              "CH2OC": {
                "bit": 2,
                "description": "Channel 2 Software Output Control Enable"
              },
              "CH3OC": {
                "bit": 3,
                "description": "Channel 3 Software Output Control Enable"
              },
              "CH4OC": {
                "bit": 4,
                "description": "Channel 4 Software Output Control Enable"
              },
              "CH5OC": {
                "bit": 5,
                "description": "Channel 5 Software Output Control Enable"
              },
              "CH6OC": {
                "bit": 6,
                "description": "Channel 6 Software Output Control Enable"
              },
              "CH7OC": {
                "bit": 7,
                "description": "Channel 7 Software Output Control Enable"
              },
              "CH0OCV": {
                "bit": 8,
                "description": "Channel 0 Software Output Control Value"
              },
              "CH1OCV": {
                "bit": 9,
                "description": "Channel 1 Software Output Control Value"
              },
              "CH2OCV": {
                "bit": 10,
                "description": "Channel 2 Software Output Control Value"
              },
              "CH3OCV": {
                "bit": 11,
                "description": "Channel 3 Software Output Control Value"
              },
              "CH4OCV": {
                "bit": 12,
                "description": "Channel 4 Software Output Control Value"
              },
              "CH5OCV": {
                "bit": 13,
                "description": "Channel 5 Software Output Control Value"
              },
              "CH6OCV": {
                "bit": 14,
                "description": "Channel 6 Software Output Control Value"
              },
              "CH7OCV": {
                "bit": 15,
                "description": "Channel 7 Software Output Control Value"
              }
            },
            "PWMLOAD": {
              "CH0SEL": {
                "bit": 0,
                "description": "Channel 0 Select"
              },
              "CH1SEL": {
                "bit": 1,
                "description": "Channel 1 Select"
              },
              "CH2SEL": {
                "bit": 2,
                "description": "Channel 2 Select"
              },
              "CH3SEL": {
                "bit": 3,
                "description": "Channel 3 Select"
              },
              "CH4SEL": {
                "bit": 4,
                "description": "Channel 4 Select"
              },
              "CH5SEL": {
                "bit": 5,
                "description": "Channel 5 Select"
              },
              "CH6SEL": {
                "bit": 6,
                "description": "Channel 6 Select"
              },
              "CH7SEL": {
                "bit": 7,
                "description": "Channel 7 Select"
              },
              "HCSEL": {
                "bit": 8,
                "description": "Half Cycle Select"
              },
              "LDOK": {
                "bit": 9,
                "description": "Load Enable"
              },
              "GLEN": {
                "bit": 10,
                "description": "Global Load Enable"
              },
              "GLDOK": {
                "bit": 11,
                "description": "Global Load OK"
              }
            },
            "HCR": {
              "HCVAL": {
                "bit": 0,
                "description": "Half Cycle Value",
                "width": 16
              }
            },
            "MOD_MIRROR": {
              "FRACMOD": {
                "bit": 11,
                "description": "Fractional Value for MOD register",
                "width": 5
              },
              "MOD": {
                "bit": 16,
                "description": "Modulo Value",
                "width": 16
              }
            },
            "C%sV_MIRROR": {
              "FRACVAL": {
                "bit": 11,
                "description": "Fractional Value for VAL register",
                "width": 5
              },
              "VAL": {
                "bit": 16,
                "description": "Channel Value",
                "width": 16
              }
            }
          }
        },
        "FTM1": {
          "instances": [
            {
              "name": "FTM1",
              "base": "0x40039000",
              "irq": 18
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status And Control"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Counter"
            },
            "MOD": {
              "offset": "0x08",
              "size": 32,
              "description": "Modulo"
            },
            "C%sSC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel (n) Status And Control"
            },
            "C%sV": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel (n) Value"
            },
            "CNTIN": {
              "offset": "0x4C",
              "size": 32,
              "description": "Counter Initial Value"
            },
            "STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "Capture And Compare Status"
            },
            "MODE": {
              "offset": "0x54",
              "size": 32,
              "description": "Features Mode Selection"
            },
            "SYNC": {
              "offset": "0x58",
              "size": 32,
              "description": "Synchronization"
            },
            "OUTINIT": {
              "offset": "0x5C",
              "size": 32,
              "description": "Initial State For Channels Output"
            },
            "OUTMASK": {
              "offset": "0x60",
              "size": 32,
              "description": "Output Mask"
            },
            "COMBINE": {
              "offset": "0x64",
              "size": 32,
              "description": "Function For Linked Channels"
            },
            "DEADTIME": {
              "offset": "0x68",
              "size": 32,
              "description": "Deadtime Insertion Control"
            },
            "EXTTRIG": {
              "offset": "0x6C",
              "size": 32,
              "description": "FTM External Trigger"
            },
            "POL": {
              "offset": "0x70",
              "size": 32,
              "description": "Channels Polarity"
            },
            "FMS": {
              "offset": "0x74",
              "size": 32,
              "description": "Fault Mode Status"
            },
            "FILTER": {
              "offset": "0x78",
              "size": 32,
              "description": "Input Capture Filter Control"
            },
            "FLTCTRL": {
              "offset": "0x7C",
              "size": 32,
              "description": "Fault Control"
            },
            "QDCTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "Quadrature Decoder Control And Status"
            },
            "CONF": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration"
            },
            "FLTPOL": {
              "offset": "0x88",
              "size": 32,
              "description": "FTM Fault Input Polarity"
            },
            "SYNCONF": {
              "offset": "0x8C",
              "size": 32,
              "description": "Synchronization Configuration"
            },
            "INVCTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "FTM Inverting Control"
            },
            "SWOCTRL": {
              "offset": "0x94",
              "size": 32,
              "description": "FTM Software Output Control"
            },
            "PWMLOAD": {
              "offset": "0x98",
              "size": 32,
              "description": "FTM PWM Load"
            },
            "HCR": {
              "offset": "0x9C",
              "size": 32,
              "description": "Half Cycle Register"
            },
            "MOD_MIRROR": {
              "offset": "0x200",
              "size": 32,
              "description": "Modulo"
            },
            "C%sV_MIRROR": {
              "offset": "0x204",
              "size": 32,
              "description": "Channel (n) Value"
            }
          },
          "bits": {
            "SC": {
              "PS": {
                "bit": 0,
                "description": "Prescale Factor Selection",
                "width": 3
              },
              "CLKS": {
                "bit": 3,
                "description": "Clock Source Selection",
                "width": 2
              },
              "CPWMS": {
                "bit": 5,
                "description": "Center-Aligned PWM Select"
              },
              "RIE": {
                "bit": 6,
                "description": "Reload Interrupt Enable"
              },
              "RF": {
                "bit": 7,
                "description": "Reload Flag"
              },
              "TOIE": {
                "bit": 8,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TOF": {
                "bit": 9,
                "description": "Timer Overflow Flag"
              },
              "PWMEN0": {
                "bit": 16,
                "description": "Channel 0 PWM enable bit"
              },
              "PWMEN1": {
                "bit": 17,
                "description": "Channel 1 PWM enable bit"
              },
              "PWMEN2": {
                "bit": 18,
                "description": "Channel 2 PWM enable bit"
              },
              "PWMEN3": {
                "bit": 19,
                "description": "Channel 3 PWM enable bit"
              },
              "PWMEN4": {
                "bit": 20,
                "description": "Channel 4 PWM enable bit"
              },
              "PWMEN5": {
                "bit": 21,
                "description": "Channel 5 PWM enable bit"
              },
              "PWMEN6": {
                "bit": 22,
                "description": "Channel 6 PWM enable bit"
              },
              "PWMEN7": {
                "bit": 23,
                "description": "Channel 7 PWM enable bit"
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter Value",
                "width": 16
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "Modulo Value",
                "width": 16
              }
            },
            "C%sSC": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "ICRST": {
                "bit": 1,
                "description": "FTM counter reset by the selected input capture event."
              },
              "ELSA": {
                "bit": 2,
                "description": "Channel (n) Edge or Level Select"
              },
              "ELSB": {
                "bit": 3,
                "description": "Channel (n) Edge or Level Select"
              },
              "MSA": {
                "bit": 4,
                "description": "Channel (n) Mode Select"
              },
              "MSB": {
                "bit": 5,
                "description": "Channel (n) Mode Select"
              },
              "CHIE": {
                "bit": 6,
                "description": "Channel (n) Interrupt Enable"
              },
              "CHF": {
                "bit": 7,
                "description": "Channel (n) Flag"
              },
              "TRIGMODE": {
                "bit": 8,
                "description": "Trigger mode control"
              },
              "CHIS": {
                "bit": 9,
                "description": "Channel (n) Input State"
              }
            },
            "C%sV": {
              "VAL": {
                "bit": 0,
                "description": "Channel Value",
                "width": 16
              }
            },
            "CNTIN": {
              "INIT": {
                "bit": 0,
                "description": "Initial Value Of The FTM Counter",
                "width": 16
              }
            },
            "STATUS": {
              "CH0F": {
                "bit": 0,
                "description": "Channel 0 Flag"
              },
              "CH1F": {
                "bit": 1,
                "description": "Channel 1 Flag"
              },
              "CH2F": {
                "bit": 2,
                "description": "Channel 2 Flag"
              },
              "CH3F": {
                "bit": 3,
                "description": "Channel 3 Flag"
              },
              "CH4F": {
                "bit": 4,
                "description": "Channel 4 Flag"
              },
              "CH5F": {
                "bit": 5,
                "description": "Channel 5 Flag"
              },
              "CH6F": {
                "bit": 6,
                "description": "Channel 6 Flag"
              },
              "CH7F": {
                "bit": 7,
                "description": "Channel 7 Flag"
              }
            },
            "MODE": {
              "FTMEN": {
                "bit": 0,
                "description": "FTM Enable"
              },
              "INIT": {
                "bit": 1,
                "description": "Initialize The Channels Output"
              },
              "WPDIS": {
                "bit": 2,
                "description": "Write Protection Disable"
              },
              "PWMSYNC": {
                "bit": 3,
                "description": "PWM Synchronization Mode"
              },
              "CAPTEST": {
                "bit": 4,
                "description": "Capture Test Mode Enable"
              },
              "FAULTM": {
                "bit": 5,
                "description": "Fault Control Mode",
                "width": 2
              },
              "FAULTIE": {
                "bit": 7,
                "description": "Fault Interrupt Enable"
              }
            },
            "SYNC": {
              "CNTMIN": {
                "bit": 0,
                "description": "Minimum Loading Point Enable"
              },
              "CNTMAX": {
                "bit": 1,
                "description": "Maximum Loading Point Enable"
              },
              "REINIT": {
                "bit": 2,
                "description": "FTM Counter Reinitialization By Synchronization (FTM counter synchronization)"
              },
              "SYNCHOM": {
                "bit": 3,
                "description": "Output Mask Synchronization"
              },
              "TRIG0": {
                "bit": 4,
                "description": "PWM Synchronization Hardware Trigger 0"
              },
              "TRIG1": {
                "bit": 5,
                "description": "PWM Synchronization Hardware Trigger 1"
              },
              "TRIG2": {
                "bit": 6,
                "description": "PWM Synchronization Hardware Trigger 2"
              },
              "SWSYNC": {
                "bit": 7,
                "description": "PWM Synchronization Software Trigger"
              }
            },
            "OUTINIT": {
              "CH0OI": {
                "bit": 0,
                "description": "Channel 0 Output Initialization Value"
              },
              "CH1OI": {
                "bit": 1,
                "description": "Channel 1 Output Initialization Value"
              },
              "CH2OI": {
                "bit": 2,
                "description": "Channel 2 Output Initialization Value"
              },
              "CH3OI": {
                "bit": 3,
                "description": "Channel 3 Output Initialization Value"
              },
              "CH4OI": {
                "bit": 4,
                "description": "Channel 4 Output Initialization Value"
              },
              "CH5OI": {
                "bit": 5,
                "description": "Channel 5 Output Initialization Value"
              },
              "CH6OI": {
                "bit": 6,
                "description": "Channel 6 Output Initialization Value"
              },
              "CH7OI": {
                "bit": 7,
                "description": "Channel 7 Output Initialization Value"
              }
            },
            "OUTMASK": {
              "CH0OM": {
                "bit": 0,
                "description": "Channel 0 Output Mask"
              },
              "CH1OM": {
                "bit": 1,
                "description": "Channel 1 Output Mask"
              },
              "CH2OM": {
                "bit": 2,
                "description": "Channel 2 Output Mask"
              },
              "CH3OM": {
                "bit": 3,
                "description": "Channel 3 Output Mask"
              },
              "CH4OM": {
                "bit": 4,
                "description": "Channel 4 Output Mask"
              },
              "CH5OM": {
                "bit": 5,
                "description": "Channel 5 Output Mask"
              },
              "CH6OM": {
                "bit": 6,
                "description": "Channel 6 Output Mask"
              },
              "CH7OM": {
                "bit": 7,
                "description": "Channel 7 Output Mask"
              }
            },
            "COMBINE": {
              "COMBINE0": {
                "bit": 0,
                "description": "Combine Channels For n = 0"
              },
              "COMP0": {
                "bit": 1,
                "description": "Complement Of Channel (n) For n = 0"
              },
              "DECAPEN0": {
                "bit": 2,
                "description": "Dual Edge Capture Mode Enable For n = 0"
              },
              "DECAP0": {
                "bit": 3,
                "description": "Dual Edge Capture Mode Captures For n = 0"
              },
              "DTEN0": {
                "bit": 4,
                "description": "Deadtime Enable For n = 0"
              },
              "SYNCEN0": {
                "bit": 5,
                "description": "Synchronization Enable For n = 0"
              },
              "FAULTEN0": {
                "bit": 6,
                "description": "Fault Control Enable For n = 0"
              },
              "COMBINE1": {
                "bit": 8,
                "description": "Combine Channels For n = 2"
              },
              "COMP1": {
                "bit": 9,
                "description": "Complement Of Channel (n) For n = 2"
              },
              "DECAPEN1": {
                "bit": 10,
                "description": "Dual Edge Capture Mode Enable For n = 2"
              },
              "DECAP1": {
                "bit": 11,
                "description": "Dual Edge Capture Mode Captures For n = 2"
              },
              "DTEN1": {
                "bit": 12,
                "description": "Deadtime Enable For n = 2"
              },
              "SYNCEN1": {
                "bit": 13,
                "description": "Synchronization Enable For n = 2"
              },
              "FAULTEN1": {
                "bit": 14,
                "description": "Fault Control Enable For n = 2"
              },
              "COMBINE2": {
                "bit": 16,
                "description": "Combine Channels For n = 4"
              },
              "COMP2": {
                "bit": 17,
                "description": "Complement Of Channel (n) For n = 4"
              },
              "DECAPEN2": {
                "bit": 18,
                "description": "Dual Edge Capture Mode Enable For n = 4"
              },
              "DECAP2": {
                "bit": 19,
                "description": "Dual Edge Capture Mode Captures For n = 4"
              },
              "DTEN2": {
                "bit": 20,
                "description": "Deadtime Enable For n = 4"
              },
              "SYNCEN2": {
                "bit": 21,
                "description": "Synchronization Enable For n = 4"
              },
              "FAULTEN2": {
                "bit": 22,
                "description": "Fault Control Enable For n = 4"
              },
              "COMBINE3": {
                "bit": 24,
                "description": "Combine Channels For n = 6"
              },
              "COMP3": {
                "bit": 25,
                "description": "Complement Of Channel (n) for n = 6"
              },
              "DECAPEN3": {
                "bit": 26,
                "description": "Dual Edge Capture Mode Enable For n = 6"
              },
              "DECAP3": {
                "bit": 27,
                "description": "Dual Edge Capture Mode Captures For n = 6"
              },
              "DTEN3": {
                "bit": 28,
                "description": "Deadtime Enable For n = 6"
              },
              "SYNCEN3": {
                "bit": 29,
                "description": "Synchronization Enable For n = 6"
              },
              "FAULTEN3": {
                "bit": 30,
                "description": "Fault Control Enable For n = 6"
              }
            },
            "DEADTIME": {
              "DTVAL": {
                "bit": 0,
                "description": "Deadtime Value",
                "width": 6
              },
              "DTPS": {
                "bit": 6,
                "description": "Deadtime Prescaler Value",
                "width": 2
              }
            },
            "EXTTRIG": {
              "CH2TRIG": {
                "bit": 0,
                "description": "Channel 2 Trigger Enable"
              },
              "CH3TRIG": {
                "bit": 1,
                "description": "Channel 3 Trigger Enable"
              },
              "CH4TRIG": {
                "bit": 2,
                "description": "Channel 4 Trigger Enable"
              },
              "CH5TRIG": {
                "bit": 3,
                "description": "Channel 5 Trigger Enable"
              },
              "CH0TRIG": {
                "bit": 4,
                "description": "Channel 0 Trigger Enable"
              },
              "CH1TRIG": {
                "bit": 5,
                "description": "Channel 1 Trigger Enable"
              },
              "INITTRIGEN": {
                "bit": 6,
                "description": "Initialization Trigger Enable"
              },
              "TRIGF": {
                "bit": 7,
                "description": "Channel Trigger Flag"
              },
              "CH6TRIG": {
                "bit": 8,
                "description": "Channel 6 Trigger Enable"
              },
              "CH7TRIG": {
                "bit": 9,
                "description": "Channel 7 Trigger Enable"
              }
            },
            "POL": {
              "POL0": {
                "bit": 0,
                "description": "Channel 0 Polarity"
              },
              "POL1": {
                "bit": 1,
                "description": "Channel 1 Polarity"
              },
              "POL2": {
                "bit": 2,
                "description": "Channel 2 Polarity"
              },
              "POL3": {
                "bit": 3,
                "description": "Channel 3 Polarity"
              },
              "POL4": {
                "bit": 4,
                "description": "Channel 4 Polarity"
              },
              "POL5": {
                "bit": 5,
                "description": "Channel 5 Polarity"
              },
              "POL6": {
                "bit": 6,
                "description": "Channel 6 Polarity"
              },
              "POL7": {
                "bit": 7,
                "description": "Channel 7 Polarity"
              }
            },
            "FMS": {
              "FAULTF0": {
                "bit": 0,
                "description": "Fault Detection Flag 0"
              },
              "FAULTF1": {
                "bit": 1,
                "description": "Fault Detection Flag 1"
              },
              "FAULTF2": {
                "bit": 2,
                "description": "Fault Detection Flag 2"
              },
              "FAULTF3": {
                "bit": 3,
                "description": "Fault Detection Flag 3"
              },
              "FAULTIN": {
                "bit": 5,
                "description": "Fault Inputs"
              },
              "WPEN": {
                "bit": 6,
                "description": "Write Protection Enable"
              },
              "FAULTF": {
                "bit": 7,
                "description": "Fault Detection Flag"
              }
            },
            "FILTER": {
              "CH0FVAL": {
                "bit": 0,
                "description": "Channel 0 Input Filter",
                "width": 4
              },
              "CH1FVAL": {
                "bit": 4,
                "description": "Channel 1 Input Filter",
                "width": 4
              },
              "CH2FVAL": {
                "bit": 8,
                "description": "Channel 2 Input Filter",
                "width": 4
              },
              "CH3FVAL": {
                "bit": 12,
                "description": "Channel 3 Input Filter",
                "width": 4
              }
            },
            "FLTCTRL": {
              "FAULT0EN": {
                "bit": 0,
                "description": "Fault Input 0 Enable"
              },
              "FAULT1EN": {
                "bit": 1,
                "description": "Fault Input 1 Enable"
              },
              "FAULT2EN": {
                "bit": 2,
                "description": "Fault Input 2 Enable"
              },
              "FAULT3EN": {
                "bit": 3,
                "description": "Fault Input 3 Enable"
              },
              "FFLTR0EN": {
                "bit": 4,
                "description": "Fault Input 0 Filter Enable"
              },
              "FFLTR1EN": {
                "bit": 5,
                "description": "Fault Input 1 Filter Enable"
              },
              "FFLTR2EN": {
                "bit": 6,
                "description": "Fault Input 2 Filter Enable"
              },
              "FFLTR3EN": {
                "bit": 7,
                "description": "Fault Input 3 Filter Enable"
              },
              "FFVAL": {
                "bit": 8,
                "description": "Fault Input Filter",
                "width": 4
              },
              "FSTATE": {
                "bit": 15,
                "description": "Fault output state"
              }
            },
            "QDCTRL": {
              "QUADEN": {
                "bit": 0,
                "description": "Quadrature Decoder Mode Enable"
              },
              "TOFDIR": {
                "bit": 1,
                "description": "Timer Overflow Direction In Quadrature Decoder Mode"
              },
              "QUADIR": {
                "bit": 2,
                "description": "FTM Counter Direction In Quadrature Decoder Mode"
              },
              "QUADMODE": {
                "bit": 3,
                "description": "Quadrature Decoder Mode"
              },
              "PHBPOL": {
                "bit": 4,
                "description": "Phase B Input Polarity"
              },
              "PHAPOL": {
                "bit": 5,
                "description": "Phase A Input Polarity"
              },
              "PHBFLTREN": {
                "bit": 6,
                "description": "Phase B Input Filter Enable"
              },
              "PHAFLTREN": {
                "bit": 7,
                "description": "Phase A Input Filter Enable"
              }
            },
            "CONF": {
              "LDFQ": {
                "bit": 0,
                "description": "Load Frequency",
                "width": 5
              },
              "BDMMODE": {
                "bit": 6,
                "description": "Debug Mode",
                "width": 2
              },
              "GTBEEN": {
                "bit": 9,
                "description": "Global Time Base Enable"
              },
              "GTBEOUT": {
                "bit": 10,
                "description": "Global Time Base Output"
              },
              "ITRIGR": {
                "bit": 11,
                "description": "Initialization trigger on Reload Point"
              }
            },
            "FLTPOL": {
              "FLT0POL": {
                "bit": 0,
                "description": "Fault Input 0 Polarity"
              },
              "FLT1POL": {
                "bit": 1,
                "description": "Fault Input 1 Polarity"
              },
              "FLT2POL": {
                "bit": 2,
                "description": "Fault Input 2 Polarity"
              },
              "FLT3POL": {
                "bit": 3,
                "description": "Fault Input 3 Polarity"
              }
            },
            "SYNCONF": {
              "HWTRIGMODE": {
                "bit": 0,
                "description": "Hardware Trigger Mode"
              },
              "CNTINC": {
                "bit": 2,
                "description": "CNTIN Register Synchronization"
              },
              "INVC": {
                "bit": 4,
                "description": "INVCTRL Register Synchronization"
              },
              "SWOC": {
                "bit": 5,
                "description": "SWOCTRL Register Synchronization"
              },
              "SYNCMODE": {
                "bit": 7,
                "description": "Synchronization Mode"
              },
              "SWRSTCNT": {
                "bit": 8,
                "description": "FTM counter synchronization is activated by the software trigger."
              },
              "SWWRBUF": {
                "bit": 9,
                "description": "MOD, HCR, CNTIN, and CV registers synchronization is activated by the software trigger."
              },
              "SWOM": {
                "bit": 10,
                "description": "Output mask synchronization is activated by the software trigger."
              },
              "SWINVC": {
                "bit": 11,
                "description": "Inverting control synchronization is activated by the software trigger."
              },
              "SWSOC": {
                "bit": 12,
                "description": "Software output control synchronization is activated by the software trigger."
              },
              "HWRSTCNT": {
                "bit": 16,
                "description": "FTM counter synchronization is activated by a hardware trigger."
              },
              "HWWRBUF": {
                "bit": 17,
                "description": "MOD, HCR, CNTIN, and CV registers synchronization is activated by a hardware trigger."
              },
              "HWOM": {
                "bit": 18,
                "description": "Output mask synchronization is activated by a hardware trigger."
              },
              "HWINVC": {
                "bit": 19,
                "description": "Inverting control synchronization is activated by a hardware trigger."
              },
              "HWSOC": {
                "bit": 20,
                "description": "Software output control synchronization is activated by a hardware trigger."
              }
            },
            "INVCTRL": {
              "INV0EN": {
                "bit": 0,
                "description": "Pair Channels 0 Inverting Enable"
              },
              "INV1EN": {
                "bit": 1,
                "description": "Pair Channels 1 Inverting Enable"
              },
              "INV2EN": {
                "bit": 2,
                "description": "Pair Channels 2 Inverting Enable"
              },
              "INV3EN": {
                "bit": 3,
                "description": "Pair Channels 3 Inverting Enable"
              }
            },
            "SWOCTRL": {
              "CH0OC": {
                "bit": 0,
                "description": "Channel 0 Software Output Control Enable"
              },
              "CH1OC": {
                "bit": 1,
                "description": "Channel 1 Software Output Control Enable"
              },
              "CH2OC": {
                "bit": 2,
                "description": "Channel 2 Software Output Control Enable"
              },
              "CH3OC": {
                "bit": 3,
                "description": "Channel 3 Software Output Control Enable"
              },
              "CH4OC": {
                "bit": 4,
                "description": "Channel 4 Software Output Control Enable"
              },
              "CH5OC": {
                "bit": 5,
                "description": "Channel 5 Software Output Control Enable"
              },
              "CH6OC": {
                "bit": 6,
                "description": "Channel 6 Software Output Control Enable"
              },
              "CH7OC": {
                "bit": 7,
                "description": "Channel 7 Software Output Control Enable"
              },
              "CH0OCV": {
                "bit": 8,
                "description": "Channel 0 Software Output Control Value"
              },
              "CH1OCV": {
                "bit": 9,
                "description": "Channel 1 Software Output Control Value"
              },
              "CH2OCV": {
                "bit": 10,
                "description": "Channel 2 Software Output Control Value"
              },
              "CH3OCV": {
                "bit": 11,
                "description": "Channel 3 Software Output Control Value"
              },
              "CH4OCV": {
                "bit": 12,
                "description": "Channel 4 Software Output Control Value"
              },
              "CH5OCV": {
                "bit": 13,
                "description": "Channel 5 Software Output Control Value"
              },
              "CH6OCV": {
                "bit": 14,
                "description": "Channel 6 Software Output Control Value"
              },
              "CH7OCV": {
                "bit": 15,
                "description": "Channel 7 Software Output Control Value"
              }
            },
            "PWMLOAD": {
              "CH0SEL": {
                "bit": 0,
                "description": "Channel 0 Select"
              },
              "CH1SEL": {
                "bit": 1,
                "description": "Channel 1 Select"
              },
              "CH2SEL": {
                "bit": 2,
                "description": "Channel 2 Select"
              },
              "CH3SEL": {
                "bit": 3,
                "description": "Channel 3 Select"
              },
              "CH4SEL": {
                "bit": 4,
                "description": "Channel 4 Select"
              },
              "CH5SEL": {
                "bit": 5,
                "description": "Channel 5 Select"
              },
              "CH6SEL": {
                "bit": 6,
                "description": "Channel 6 Select"
              },
              "CH7SEL": {
                "bit": 7,
                "description": "Channel 7 Select"
              },
              "HCSEL": {
                "bit": 8,
                "description": "Half Cycle Select"
              },
              "LDOK": {
                "bit": 9,
                "description": "Load Enable"
              },
              "GLEN": {
                "bit": 10,
                "description": "Global Load Enable"
              },
              "GLDOK": {
                "bit": 11,
                "description": "Global Load OK"
              }
            },
            "HCR": {
              "HCVAL": {
                "bit": 0,
                "description": "Half Cycle Value",
                "width": 16
              }
            },
            "MOD_MIRROR": {
              "FRACMOD": {
                "bit": 11,
                "description": "Fractional Value for MOD register",
                "width": 5
              },
              "MOD": {
                "bit": 16,
                "description": "Modulo Value",
                "width": 16
              }
            },
            "C%sV_MIRROR": {
              "FRACVAL": {
                "bit": 11,
                "description": "Fractional Value for VAL register",
                "width": 5
              },
              "VAL": {
                "bit": 16,
                "description": "Channel Value",
                "width": 16
              }
            }
          }
        },
        "FTM2": {
          "instances": [
            {
              "name": "FTM2",
              "base": "0x4003A000",
              "irq": 19
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status And Control"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Counter"
            },
            "MOD": {
              "offset": "0x08",
              "size": 32,
              "description": "Modulo"
            },
            "C%sSC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel (n) Status And Control"
            },
            "C%sV": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel (n) Value"
            },
            "CNTIN": {
              "offset": "0x4C",
              "size": 32,
              "description": "Counter Initial Value"
            },
            "STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "Capture And Compare Status"
            },
            "MODE": {
              "offset": "0x54",
              "size": 32,
              "description": "Features Mode Selection"
            },
            "SYNC": {
              "offset": "0x58",
              "size": 32,
              "description": "Synchronization"
            },
            "OUTINIT": {
              "offset": "0x5C",
              "size": 32,
              "description": "Initial State For Channels Output"
            },
            "OUTMASK": {
              "offset": "0x60",
              "size": 32,
              "description": "Output Mask"
            },
            "COMBINE": {
              "offset": "0x64",
              "size": 32,
              "description": "Function For Linked Channels"
            },
            "DEADTIME": {
              "offset": "0x68",
              "size": 32,
              "description": "Deadtime Insertion Control"
            },
            "EXTTRIG": {
              "offset": "0x6C",
              "size": 32,
              "description": "FTM External Trigger"
            },
            "POL": {
              "offset": "0x70",
              "size": 32,
              "description": "Channels Polarity"
            },
            "FMS": {
              "offset": "0x74",
              "size": 32,
              "description": "Fault Mode Status"
            },
            "FILTER": {
              "offset": "0x78",
              "size": 32,
              "description": "Input Capture Filter Control"
            },
            "FLTCTRL": {
              "offset": "0x7C",
              "size": 32,
              "description": "Fault Control"
            },
            "QDCTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "Quadrature Decoder Control And Status"
            },
            "CONF": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration"
            },
            "FLTPOL": {
              "offset": "0x88",
              "size": 32,
              "description": "FTM Fault Input Polarity"
            },
            "SYNCONF": {
              "offset": "0x8C",
              "size": 32,
              "description": "Synchronization Configuration"
            },
            "INVCTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "FTM Inverting Control"
            },
            "SWOCTRL": {
              "offset": "0x94",
              "size": 32,
              "description": "FTM Software Output Control"
            },
            "PWMLOAD": {
              "offset": "0x98",
              "size": 32,
              "description": "FTM PWM Load"
            },
            "HCR": {
              "offset": "0x9C",
              "size": 32,
              "description": "Half Cycle Register"
            },
            "MOD_MIRROR": {
              "offset": "0x200",
              "size": 32,
              "description": "Modulo"
            },
            "C%sV_MIRROR": {
              "offset": "0x204",
              "size": 32,
              "description": "Channel (n) Value"
            }
          },
          "bits": {
            "SC": {
              "PS": {
                "bit": 0,
                "description": "Prescale Factor Selection",
                "width": 3
              },
              "CLKS": {
                "bit": 3,
                "description": "Clock Source Selection",
                "width": 2
              },
              "CPWMS": {
                "bit": 5,
                "description": "Center-Aligned PWM Select"
              },
              "RIE": {
                "bit": 6,
                "description": "Reload Interrupt Enable"
              },
              "RF": {
                "bit": 7,
                "description": "Reload Flag"
              },
              "TOIE": {
                "bit": 8,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TOF": {
                "bit": 9,
                "description": "Timer Overflow Flag"
              },
              "PWMEN0": {
                "bit": 16,
                "description": "Channel 0 PWM enable bit"
              },
              "PWMEN1": {
                "bit": 17,
                "description": "Channel 1 PWM enable bit"
              },
              "PWMEN2": {
                "bit": 18,
                "description": "Channel 2 PWM enable bit"
              },
              "PWMEN3": {
                "bit": 19,
                "description": "Channel 3 PWM enable bit"
              },
              "PWMEN4": {
                "bit": 20,
                "description": "Channel 4 PWM enable bit"
              },
              "PWMEN5": {
                "bit": 21,
                "description": "Channel 5 PWM enable bit"
              },
              "PWMEN6": {
                "bit": 22,
                "description": "Channel 6 PWM enable bit"
              },
              "PWMEN7": {
                "bit": 23,
                "description": "Channel 7 PWM enable bit"
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter Value",
                "width": 16
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "Modulo Value",
                "width": 16
              }
            },
            "C%sSC": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "ICRST": {
                "bit": 1,
                "description": "FTM counter reset by the selected input capture event."
              },
              "ELSA": {
                "bit": 2,
                "description": "Channel (n) Edge or Level Select"
              },
              "ELSB": {
                "bit": 3,
                "description": "Channel (n) Edge or Level Select"
              },
              "MSA": {
                "bit": 4,
                "description": "Channel (n) Mode Select"
              },
              "MSB": {
                "bit": 5,
                "description": "Channel (n) Mode Select"
              },
              "CHIE": {
                "bit": 6,
                "description": "Channel (n) Interrupt Enable"
              },
              "CHF": {
                "bit": 7,
                "description": "Channel (n) Flag"
              },
              "TRIGMODE": {
                "bit": 8,
                "description": "Trigger mode control"
              },
              "CHIS": {
                "bit": 9,
                "description": "Channel (n) Input State"
              }
            },
            "C%sV": {
              "VAL": {
                "bit": 0,
                "description": "Channel Value",
                "width": 16
              }
            },
            "CNTIN": {
              "INIT": {
                "bit": 0,
                "description": "Initial Value Of The FTM Counter",
                "width": 16
              }
            },
            "STATUS": {
              "CH0F": {
                "bit": 0,
                "description": "Channel 0 Flag"
              },
              "CH1F": {
                "bit": 1,
                "description": "Channel 1 Flag"
              },
              "CH2F": {
                "bit": 2,
                "description": "Channel 2 Flag"
              },
              "CH3F": {
                "bit": 3,
                "description": "Channel 3 Flag"
              },
              "CH4F": {
                "bit": 4,
                "description": "Channel 4 Flag"
              },
              "CH5F": {
                "bit": 5,
                "description": "Channel 5 Flag"
              },
              "CH6F": {
                "bit": 6,
                "description": "Channel 6 Flag"
              },
              "CH7F": {
                "bit": 7,
                "description": "Channel 7 Flag"
              }
            },
            "MODE": {
              "FTMEN": {
                "bit": 0,
                "description": "FTM Enable"
              },
              "INIT": {
                "bit": 1,
                "description": "Initialize The Channels Output"
              },
              "WPDIS": {
                "bit": 2,
                "description": "Write Protection Disable"
              },
              "PWMSYNC": {
                "bit": 3,
                "description": "PWM Synchronization Mode"
              },
              "CAPTEST": {
                "bit": 4,
                "description": "Capture Test Mode Enable"
              },
              "FAULTM": {
                "bit": 5,
                "description": "Fault Control Mode",
                "width": 2
              },
              "FAULTIE": {
                "bit": 7,
                "description": "Fault Interrupt Enable"
              }
            },
            "SYNC": {
              "CNTMIN": {
                "bit": 0,
                "description": "Minimum Loading Point Enable"
              },
              "CNTMAX": {
                "bit": 1,
                "description": "Maximum Loading Point Enable"
              },
              "REINIT": {
                "bit": 2,
                "description": "FTM Counter Reinitialization By Synchronization (FTM counter synchronization)"
              },
              "SYNCHOM": {
                "bit": 3,
                "description": "Output Mask Synchronization"
              },
              "TRIG0": {
                "bit": 4,
                "description": "PWM Synchronization Hardware Trigger 0"
              },
              "TRIG1": {
                "bit": 5,
                "description": "PWM Synchronization Hardware Trigger 1"
              },
              "TRIG2": {
                "bit": 6,
                "description": "PWM Synchronization Hardware Trigger 2"
              },
              "SWSYNC": {
                "bit": 7,
                "description": "PWM Synchronization Software Trigger"
              }
            },
            "OUTINIT": {
              "CH0OI": {
                "bit": 0,
                "description": "Channel 0 Output Initialization Value"
              },
              "CH1OI": {
                "bit": 1,
                "description": "Channel 1 Output Initialization Value"
              },
              "CH2OI": {
                "bit": 2,
                "description": "Channel 2 Output Initialization Value"
              },
              "CH3OI": {
                "bit": 3,
                "description": "Channel 3 Output Initialization Value"
              },
              "CH4OI": {
                "bit": 4,
                "description": "Channel 4 Output Initialization Value"
              },
              "CH5OI": {
                "bit": 5,
                "description": "Channel 5 Output Initialization Value"
              },
              "CH6OI": {
                "bit": 6,
                "description": "Channel 6 Output Initialization Value"
              },
              "CH7OI": {
                "bit": 7,
                "description": "Channel 7 Output Initialization Value"
              }
            },
            "OUTMASK": {
              "CH0OM": {
                "bit": 0,
                "description": "Channel 0 Output Mask"
              },
              "CH1OM": {
                "bit": 1,
                "description": "Channel 1 Output Mask"
              },
              "CH2OM": {
                "bit": 2,
                "description": "Channel 2 Output Mask"
              },
              "CH3OM": {
                "bit": 3,
                "description": "Channel 3 Output Mask"
              },
              "CH4OM": {
                "bit": 4,
                "description": "Channel 4 Output Mask"
              },
              "CH5OM": {
                "bit": 5,
                "description": "Channel 5 Output Mask"
              },
              "CH6OM": {
                "bit": 6,
                "description": "Channel 6 Output Mask"
              },
              "CH7OM": {
                "bit": 7,
                "description": "Channel 7 Output Mask"
              }
            },
            "COMBINE": {
              "COMBINE0": {
                "bit": 0,
                "description": "Combine Channels For n = 0"
              },
              "COMP0": {
                "bit": 1,
                "description": "Complement Of Channel (n) For n = 0"
              },
              "DECAPEN0": {
                "bit": 2,
                "description": "Dual Edge Capture Mode Enable For n = 0"
              },
              "DECAP0": {
                "bit": 3,
                "description": "Dual Edge Capture Mode Captures For n = 0"
              },
              "DTEN0": {
                "bit": 4,
                "description": "Deadtime Enable For n = 0"
              },
              "SYNCEN0": {
                "bit": 5,
                "description": "Synchronization Enable For n = 0"
              },
              "FAULTEN0": {
                "bit": 6,
                "description": "Fault Control Enable For n = 0"
              },
              "COMBINE1": {
                "bit": 8,
                "description": "Combine Channels For n = 2"
              },
              "COMP1": {
                "bit": 9,
                "description": "Complement Of Channel (n) For n = 2"
              },
              "DECAPEN1": {
                "bit": 10,
                "description": "Dual Edge Capture Mode Enable For n = 2"
              },
              "DECAP1": {
                "bit": 11,
                "description": "Dual Edge Capture Mode Captures For n = 2"
              },
              "DTEN1": {
                "bit": 12,
                "description": "Deadtime Enable For n = 2"
              },
              "SYNCEN1": {
                "bit": 13,
                "description": "Synchronization Enable For n = 2"
              },
              "FAULTEN1": {
                "bit": 14,
                "description": "Fault Control Enable For n = 2"
              },
              "COMBINE2": {
                "bit": 16,
                "description": "Combine Channels For n = 4"
              },
              "COMP2": {
                "bit": 17,
                "description": "Complement Of Channel (n) For n = 4"
              },
              "DECAPEN2": {
                "bit": 18,
                "description": "Dual Edge Capture Mode Enable For n = 4"
              },
              "DECAP2": {
                "bit": 19,
                "description": "Dual Edge Capture Mode Captures For n = 4"
              },
              "DTEN2": {
                "bit": 20,
                "description": "Deadtime Enable For n = 4"
              },
              "SYNCEN2": {
                "bit": 21,
                "description": "Synchronization Enable For n = 4"
              },
              "FAULTEN2": {
                "bit": 22,
                "description": "Fault Control Enable For n = 4"
              },
              "COMBINE3": {
                "bit": 24,
                "description": "Combine Channels For n = 6"
              },
              "COMP3": {
                "bit": 25,
                "description": "Complement Of Channel (n) for n = 6"
              },
              "DECAPEN3": {
                "bit": 26,
                "description": "Dual Edge Capture Mode Enable For n = 6"
              },
              "DECAP3": {
                "bit": 27,
                "description": "Dual Edge Capture Mode Captures For n = 6"
              },
              "DTEN3": {
                "bit": 28,
                "description": "Deadtime Enable For n = 6"
              },
              "SYNCEN3": {
                "bit": 29,
                "description": "Synchronization Enable For n = 6"
              },
              "FAULTEN3": {
                "bit": 30,
                "description": "Fault Control Enable For n = 6"
              }
            },
            "DEADTIME": {
              "DTVAL": {
                "bit": 0,
                "description": "Deadtime Value",
                "width": 6
              },
              "DTPS": {
                "bit": 6,
                "description": "Deadtime Prescaler Value",
                "width": 2
              }
            },
            "EXTTRIG": {
              "CH2TRIG": {
                "bit": 0,
                "description": "Channel 2 Trigger Enable"
              },
              "CH3TRIG": {
                "bit": 1,
                "description": "Channel 3 Trigger Enable"
              },
              "CH4TRIG": {
                "bit": 2,
                "description": "Channel 4 Trigger Enable"
              },
              "CH5TRIG": {
                "bit": 3,
                "description": "Channel 5 Trigger Enable"
              },
              "CH0TRIG": {
                "bit": 4,
                "description": "Channel 0 Trigger Enable"
              },
              "CH1TRIG": {
                "bit": 5,
                "description": "Channel 1 Trigger Enable"
              },
              "INITTRIGEN": {
                "bit": 6,
                "description": "Initialization Trigger Enable"
              },
              "TRIGF": {
                "bit": 7,
                "description": "Channel Trigger Flag"
              },
              "CH6TRIG": {
                "bit": 8,
                "description": "Channel 6 Trigger Enable"
              },
              "CH7TRIG": {
                "bit": 9,
                "description": "Channel 7 Trigger Enable"
              }
            },
            "POL": {
              "POL0": {
                "bit": 0,
                "description": "Channel 0 Polarity"
              },
              "POL1": {
                "bit": 1,
                "description": "Channel 1 Polarity"
              },
              "POL2": {
                "bit": 2,
                "description": "Channel 2 Polarity"
              },
              "POL3": {
                "bit": 3,
                "description": "Channel 3 Polarity"
              },
              "POL4": {
                "bit": 4,
                "description": "Channel 4 Polarity"
              },
              "POL5": {
                "bit": 5,
                "description": "Channel 5 Polarity"
              },
              "POL6": {
                "bit": 6,
                "description": "Channel 6 Polarity"
              },
              "POL7": {
                "bit": 7,
                "description": "Channel 7 Polarity"
              }
            },
            "FMS": {
              "FAULTF0": {
                "bit": 0,
                "description": "Fault Detection Flag 0"
              },
              "FAULTF1": {
                "bit": 1,
                "description": "Fault Detection Flag 1"
              },
              "FAULTF2": {
                "bit": 2,
                "description": "Fault Detection Flag 2"
              },
              "FAULTF3": {
                "bit": 3,
                "description": "Fault Detection Flag 3"
              },
              "FAULTIN": {
                "bit": 5,
                "description": "Fault Inputs"
              },
              "WPEN": {
                "bit": 6,
                "description": "Write Protection Enable"
              },
              "FAULTF": {
                "bit": 7,
                "description": "Fault Detection Flag"
              }
            },
            "FILTER": {
              "CH0FVAL": {
                "bit": 0,
                "description": "Channel 0 Input Filter",
                "width": 4
              },
              "CH1FVAL": {
                "bit": 4,
                "description": "Channel 1 Input Filter",
                "width": 4
              },
              "CH2FVAL": {
                "bit": 8,
                "description": "Channel 2 Input Filter",
                "width": 4
              },
              "CH3FVAL": {
                "bit": 12,
                "description": "Channel 3 Input Filter",
                "width": 4
              }
            },
            "FLTCTRL": {
              "FAULT0EN": {
                "bit": 0,
                "description": "Fault Input 0 Enable"
              },
              "FAULT1EN": {
                "bit": 1,
                "description": "Fault Input 1 Enable"
              },
              "FAULT2EN": {
                "bit": 2,
                "description": "Fault Input 2 Enable"
              },
              "FAULT3EN": {
                "bit": 3,
                "description": "Fault Input 3 Enable"
              },
              "FFLTR0EN": {
                "bit": 4,
                "description": "Fault Input 0 Filter Enable"
              },
              "FFLTR1EN": {
                "bit": 5,
                "description": "Fault Input 1 Filter Enable"
              },
              "FFLTR2EN": {
                "bit": 6,
                "description": "Fault Input 2 Filter Enable"
              },
              "FFLTR3EN": {
                "bit": 7,
                "description": "Fault Input 3 Filter Enable"
              },
              "FFVAL": {
                "bit": 8,
                "description": "Fault Input Filter",
                "width": 4
              },
              "FSTATE": {
                "bit": 15,
                "description": "Fault output state"
              }
            },
            "QDCTRL": {
              "QUADEN": {
                "bit": 0,
                "description": "Quadrature Decoder Mode Enable"
              },
              "TOFDIR": {
                "bit": 1,
                "description": "Timer Overflow Direction In Quadrature Decoder Mode"
              },
              "QUADIR": {
                "bit": 2,
                "description": "FTM Counter Direction In Quadrature Decoder Mode"
              },
              "QUADMODE": {
                "bit": 3,
                "description": "Quadrature Decoder Mode"
              },
              "PHBPOL": {
                "bit": 4,
                "description": "Phase B Input Polarity"
              },
              "PHAPOL": {
                "bit": 5,
                "description": "Phase A Input Polarity"
              },
              "PHBFLTREN": {
                "bit": 6,
                "description": "Phase B Input Filter Enable"
              },
              "PHAFLTREN": {
                "bit": 7,
                "description": "Phase A Input Filter Enable"
              }
            },
            "CONF": {
              "LDFQ": {
                "bit": 0,
                "description": "Load Frequency",
                "width": 5
              },
              "BDMMODE": {
                "bit": 6,
                "description": "Debug Mode",
                "width": 2
              },
              "GTBEEN": {
                "bit": 9,
                "description": "Global Time Base Enable"
              },
              "GTBEOUT": {
                "bit": 10,
                "description": "Global Time Base Output"
              },
              "ITRIGR": {
                "bit": 11,
                "description": "Initialization trigger on Reload Point"
              }
            },
            "FLTPOL": {
              "FLT0POL": {
                "bit": 0,
                "description": "Fault Input 0 Polarity"
              },
              "FLT1POL": {
                "bit": 1,
                "description": "Fault Input 1 Polarity"
              },
              "FLT2POL": {
                "bit": 2,
                "description": "Fault Input 2 Polarity"
              },
              "FLT3POL": {
                "bit": 3,
                "description": "Fault Input 3 Polarity"
              }
            },
            "SYNCONF": {
              "HWTRIGMODE": {
                "bit": 0,
                "description": "Hardware Trigger Mode"
              },
              "CNTINC": {
                "bit": 2,
                "description": "CNTIN Register Synchronization"
              },
              "INVC": {
                "bit": 4,
                "description": "INVCTRL Register Synchronization"
              },
              "SWOC": {
                "bit": 5,
                "description": "SWOCTRL Register Synchronization"
              },
              "SYNCMODE": {
                "bit": 7,
                "description": "Synchronization Mode"
              },
              "SWRSTCNT": {
                "bit": 8,
                "description": "FTM counter synchronization is activated by the software trigger."
              },
              "SWWRBUF": {
                "bit": 9,
                "description": "MOD, HCR, CNTIN, and CV registers synchronization is activated by the software trigger."
              },
              "SWOM": {
                "bit": 10,
                "description": "Output mask synchronization is activated by the software trigger."
              },
              "SWINVC": {
                "bit": 11,
                "description": "Inverting control synchronization is activated by the software trigger."
              },
              "SWSOC": {
                "bit": 12,
                "description": "Software output control synchronization is activated by the software trigger."
              },
              "HWRSTCNT": {
                "bit": 16,
                "description": "FTM counter synchronization is activated by a hardware trigger."
              },
              "HWWRBUF": {
                "bit": 17,
                "description": "MOD, HCR, CNTIN, and CV registers synchronization is activated by a hardware trigger."
              },
              "HWOM": {
                "bit": 18,
                "description": "Output mask synchronization is activated by a hardware trigger."
              },
              "HWINVC": {
                "bit": 19,
                "description": "Inverting control synchronization is activated by a hardware trigger."
              },
              "HWSOC": {
                "bit": 20,
                "description": "Software output control synchronization is activated by a hardware trigger."
              }
            },
            "INVCTRL": {
              "INV0EN": {
                "bit": 0,
                "description": "Pair Channels 0 Inverting Enable"
              },
              "INV1EN": {
                "bit": 1,
                "description": "Pair Channels 1 Inverting Enable"
              },
              "INV2EN": {
                "bit": 2,
                "description": "Pair Channels 2 Inverting Enable"
              },
              "INV3EN": {
                "bit": 3,
                "description": "Pair Channels 3 Inverting Enable"
              }
            },
            "SWOCTRL": {
              "CH0OC": {
                "bit": 0,
                "description": "Channel 0 Software Output Control Enable"
              },
              "CH1OC": {
                "bit": 1,
                "description": "Channel 1 Software Output Control Enable"
              },
              "CH2OC": {
                "bit": 2,
                "description": "Channel 2 Software Output Control Enable"
              },
              "CH3OC": {
                "bit": 3,
                "description": "Channel 3 Software Output Control Enable"
              },
              "CH4OC": {
                "bit": 4,
                "description": "Channel 4 Software Output Control Enable"
              },
              "CH5OC": {
                "bit": 5,
                "description": "Channel 5 Software Output Control Enable"
              },
              "CH6OC": {
                "bit": 6,
                "description": "Channel 6 Software Output Control Enable"
              },
              "CH7OC": {
                "bit": 7,
                "description": "Channel 7 Software Output Control Enable"
              },
              "CH0OCV": {
                "bit": 8,
                "description": "Channel 0 Software Output Control Value"
              },
              "CH1OCV": {
                "bit": 9,
                "description": "Channel 1 Software Output Control Value"
              },
              "CH2OCV": {
                "bit": 10,
                "description": "Channel 2 Software Output Control Value"
              },
              "CH3OCV": {
                "bit": 11,
                "description": "Channel 3 Software Output Control Value"
              },
              "CH4OCV": {
                "bit": 12,
                "description": "Channel 4 Software Output Control Value"
              },
              "CH5OCV": {
                "bit": 13,
                "description": "Channel 5 Software Output Control Value"
              },
              "CH6OCV": {
                "bit": 14,
                "description": "Channel 6 Software Output Control Value"
              },
              "CH7OCV": {
                "bit": 15,
                "description": "Channel 7 Software Output Control Value"
              }
            },
            "PWMLOAD": {
              "CH0SEL": {
                "bit": 0,
                "description": "Channel 0 Select"
              },
              "CH1SEL": {
                "bit": 1,
                "description": "Channel 1 Select"
              },
              "CH2SEL": {
                "bit": 2,
                "description": "Channel 2 Select"
              },
              "CH3SEL": {
                "bit": 3,
                "description": "Channel 3 Select"
              },
              "CH4SEL": {
                "bit": 4,
                "description": "Channel 4 Select"
              },
              "CH5SEL": {
                "bit": 5,
                "description": "Channel 5 Select"
              },
              "CH6SEL": {
                "bit": 6,
                "description": "Channel 6 Select"
              },
              "CH7SEL": {
                "bit": 7,
                "description": "Channel 7 Select"
              },
              "HCSEL": {
                "bit": 8,
                "description": "Half Cycle Select"
              },
              "LDOK": {
                "bit": 9,
                "description": "Load Enable"
              },
              "GLEN": {
                "bit": 10,
                "description": "Global Load Enable"
              },
              "GLDOK": {
                "bit": 11,
                "description": "Global Load OK"
              }
            },
            "HCR": {
              "HCVAL": {
                "bit": 0,
                "description": "Half Cycle Value",
                "width": 16
              }
            },
            "MOD_MIRROR": {
              "FRACMOD": {
                "bit": 11,
                "description": "Fractional Value for MOD register",
                "width": 5
              },
              "MOD": {
                "bit": 16,
                "description": "Modulo Value",
                "width": 16
              }
            },
            "C%sV_MIRROR": {
              "FRACVAL": {
                "bit": 11,
                "description": "Fractional Value for VAL register",
                "width": 5
              },
              "VAL": {
                "bit": 16,
                "description": "Channel Value",
                "width": 16
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x4003D000",
              "irq": 20
            }
          ],
          "registers": {
            "TSR": {
              "offset": "0x00",
              "size": 32,
              "description": "RTC Time Seconds Register"
            },
            "TPR": {
              "offset": "0x04",
              "size": 32,
              "description": "RTC Time Prescaler Register"
            },
            "TAR": {
              "offset": "0x08",
              "size": 32,
              "description": "RTC Time Alarm Register"
            },
            "TCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "RTC Time Compensation Register"
            },
            "CR": {
              "offset": "0x10",
              "size": 32,
              "description": "RTC Control Register"
            },
            "SR": {
              "offset": "0x14",
              "size": 32,
              "description": "RTC Status Register"
            },
            "LR": {
              "offset": "0x18",
              "size": 32,
              "description": "RTC Lock Register"
            },
            "IER": {
              "offset": "0x1C",
              "size": 32,
              "description": "RTC Interrupt Enable Register"
            },
            "WAR": {
              "offset": "0x800",
              "size": 32,
              "description": "RTC Write Access Register"
            },
            "RAR": {
              "offset": "0x804",
              "size": 32,
              "description": "RTC Read Access Register"
            }
          },
          "bits": {
            "TSR": {
              "TSR": {
                "bit": 0,
                "description": "Time Seconds Register",
                "width": 32
              }
            },
            "TPR": {
              "TPR": {
                "bit": 0,
                "description": "Time Prescaler Register",
                "width": 16
              }
            },
            "TAR": {
              "TAR": {
                "bit": 0,
                "description": "Time Alarm Register",
                "width": 32
              }
            },
            "TCR": {
              "TCR": {
                "bit": 0,
                "description": "Time Compensation Register",
                "width": 8
              },
              "CIR": {
                "bit": 8,
                "description": "Compensation Interval Register",
                "width": 8
              },
              "TCV": {
                "bit": 16,
                "description": "Time Compensation Value",
                "width": 8
              },
              "CIC": {
                "bit": 24,
                "description": "Compensation Interval Counter",
                "width": 8
              }
            },
            "CR": {
              "SWR": {
                "bit": 0,
                "description": "Software Reset"
              },
              "WPE": {
                "bit": 1,
                "description": "Wakeup Pin Enable"
              },
              "SUP": {
                "bit": 2,
                "description": "Supervisor Access"
              },
              "UM": {
                "bit": 3,
                "description": "Update Mode"
              },
              "WPS": {
                "bit": 4,
                "description": "Wakeup Pin Select"
              },
              "CPS": {
                "bit": 5,
                "description": "Clock Pin Select"
              },
              "LPOS": {
                "bit": 7,
                "description": "LPO Select"
              },
              "OSCE": {
                "bit": 8,
                "description": "Oscillator Enable"
              },
              "CLKO": {
                "bit": 9,
                "description": "Clock Output"
              },
              "CPE": {
                "bit": 24,
                "description": "Clock Pin Enable",
                "width": 2
              }
            },
            "SR": {
              "TIF": {
                "bit": 0,
                "description": "Time Invalid Flag"
              },
              "TOF": {
                "bit": 1,
                "description": "Time Overflow Flag"
              },
              "TAF": {
                "bit": 2,
                "description": "Time Alarm Flag"
              },
              "TCE": {
                "bit": 4,
                "description": "Time Counter Enable"
              }
            },
            "LR": {
              "TCL": {
                "bit": 3,
                "description": "Time Compensation Lock"
              },
              "CRL": {
                "bit": 4,
                "description": "Control Register Lock"
              },
              "SRL": {
                "bit": 5,
                "description": "Status Register Lock"
              },
              "LRL": {
                "bit": 6,
                "description": "Lock Register Lock"
              }
            },
            "IER": {
              "TIIE": {
                "bit": 0,
                "description": "Time Invalid Interrupt Enable"
              },
              "TOIE": {
                "bit": 1,
                "description": "Time Overflow Interrupt Enable"
              },
              "TAIE": {
                "bit": 2,
                "description": "Time Alarm Interrupt Enable"
              },
              "TSIE": {
                "bit": 4,
                "description": "Time Seconds Interrupt Enable"
              },
              "WPON": {
                "bit": 7,
                "description": "Wakeup Pin On"
              },
              "TSIC": {
                "bit": 16,
                "description": "Timer Seconds Interrupt Configuration",
                "width": 3
              }
            },
            "WAR": {
              "TSRW": {
                "bit": 0,
                "description": "Time Seconds Register Write"
              },
              "TPRW": {
                "bit": 1,
                "description": "Time Prescaler Register Write"
              },
              "TARW": {
                "bit": 2,
                "description": "Time Alarm Register Write"
              },
              "TCRW": {
                "bit": 3,
                "description": "Time Compensation Register Write"
              },
              "CRW": {
                "bit": 4,
                "description": "Control Register Write"
              },
              "SRW": {
                "bit": 5,
                "description": "Status Register Write"
              },
              "LRW": {
                "bit": 6,
                "description": "Lock Register Write"
              },
              "IERW": {
                "bit": 7,
                "description": "Interrupt Enable Register Write"
              }
            },
            "RAR": {
              "TSRR": {
                "bit": 0,
                "description": "Time Seconds Register Read"
              },
              "TPRR": {
                "bit": 1,
                "description": "Time Prescaler Register Read"
              },
              "TARR": {
                "bit": 2,
                "description": "Time Alarm Register Read"
              },
              "TCRR": {
                "bit": 3,
                "description": "Time Compensation Register Read"
              },
              "CRR": {
                "bit": 4,
                "description": "Control Register Read"
              },
              "SRR": {
                "bit": 5,
                "description": "Status Register Read"
              },
              "LRR": {
                "bit": 6,
                "description": "Lock Register Read"
              },
              "IERR": {
                "bit": 7,
                "description": "Interrupt Enable Register Read"
              }
            }
          }
        },
        "SIM": {
          "instances": [
            {
              "name": "SIM",
              "base": "0x40048000"
            }
          ],
          "registers": {
            "CHIPCTL": {
              "offset": "0x04",
              "size": 32,
              "description": "Chip Control register"
            },
            "FTMOPT0": {
              "offset": "0x0C",
              "size": 32,
              "description": "FTM Option Register 0"
            },
            "ADCOPT": {
              "offset": "0x18",
              "size": 32,
              "description": "ADC Options Register"
            },
            "FTMOPT1": {
              "offset": "0x1C",
              "size": 32,
              "description": "FTM Option Register 1"
            },
            "SDID": {
              "offset": "0x24",
              "size": 32,
              "description": "System Device Identification Register"
            },
            "FCFG1": {
              "offset": "0x4C",
              "size": 32,
              "description": "Flash Configuration Register 1"
            },
            "FCFG2": {
              "offset": "0x50",
              "size": 32,
              "description": "Flash Configuration Register 2"
            },
            "UIDH": {
              "offset": "0x54",
              "size": 32,
              "description": "Unique Identification Register High"
            },
            "UIDMH": {
              "offset": "0x58",
              "size": 32,
              "description": "Unique Identification Register Mid-High"
            },
            "UIDML": {
              "offset": "0x5C",
              "size": 32,
              "description": "Unique Identification Register Mid Low"
            },
            "UIDL": {
              "offset": "0x60",
              "size": 32,
              "description": "Unique Identification Register Low"
            },
            "MISCTRL": {
              "offset": "0x6C",
              "size": 32,
              "description": "Miscellaneous Control register"
            }
          },
          "bits": {
            "CHIPCTL": {
              "ADC_INTERLEAVE_EN": {
                "bit": 0,
                "description": "ADC interleave channel enable",
                "width": 2
              },
              "CLKOUTDIV": {
                "bit": 4,
                "description": "CLKOUT divider ratio",
                "width": 2
              },
              "CLKOUTSEL": {
                "bit": 6,
                "description": "CLKOUT Select",
                "width": 2
              },
              "PDB_BB_SEL": {
                "bit": 13,
                "description": "PDB back-to-back select"
              },
              "PWTCLKSEL": {
                "bit": 16,
                "description": "PWT clock source select",
                "width": 2
              },
              "RTC32KCLKSEL": {
                "bit": 18,
                "description": "RTC 32K clock input select",
                "width": 2
              }
            },
            "FTMOPT0": {
              "FTM0FLTxSEL": {
                "bit": 0,
                "description": "FTM0 Fault x Select",
                "width": 3
              },
              "FTM0CLKSEL": {
                "bit": 24,
                "description": "FTM0 External Clock Pin Select",
                "width": 2
              },
              "FTM1CLKSEL": {
                "bit": 26,
                "description": "FTM1 External Clock Pin Select",
                "width": 2
              },
              "FTM2CLKSEL": {
                "bit": 28,
                "description": "FTM2 External Clock Pin Select",
                "width": 2
              }
            },
            "ADCOPT": {
              "ADC0TRGSEL": {
                "bit": 0,
                "description": "ADC0 trigger source select"
              },
              "ADC0SWPRETRG": {
                "bit": 1,
                "description": "ADC0 software pre-trigger sources",
                "width": 2
              },
              "ADC0PRETRGSEL": {
                "bit": 4,
                "description": "ADC0 pre-trigger source select",
                "width": 2
              },
              "ADC1TRGSEL": {
                "bit": 8,
                "description": "ADC1 trigger source select"
              },
              "ADC1SWPRETRG": {
                "bit": 9,
                "description": "ADC1 software pre-trigger sources",
                "width": 2
              },
              "ADC1PRETRGSEL": {
                "bit": 12,
                "description": "ADC1 pre-trigger source select",
                "width": 2
              }
            },
            "FTMOPT1": {
              "FTM0SYNCBIT": {
                "bit": 0,
                "description": "FTM0 Sync Bit"
              },
              "FTM1SYNCBIT": {
                "bit": 1,
                "description": "FTM1 Sync Bit"
              },
              "FTM2SYNCBIT": {
                "bit": 2,
                "description": "FTM2 Sync Bit"
              },
              "FTM1CH0SEL": {
                "bit": 4,
                "description": "FTM1 CH0 Select",
                "width": 2
              },
              "FTM2CH0SEL": {
                "bit": 6,
                "description": "FTM2 CH0 Select",
                "width": 2
              },
              "FTM2CH1SEL": {
                "bit": 8,
                "description": "FTM2 CH1 Select"
              },
              "FTM0_OUTSEL": {
                "bit": 16,
                "description": "FTM0 channel modulation select with FTM1_CH1",
                "width": 8
              }
            },
            "SDID": {
              "PINID": {
                "bit": 0,
                "description": "Pin identification",
                "width": 7
              },
              "PROJECTID": {
                "bit": 7,
                "description": "Project ID",
                "width": 5
              },
              "REVID": {
                "bit": 12,
                "description": "Device revision number",
                "width": 4
              },
              "RAMSIZE": {
                "bit": 16,
                "description": "RAM size",
                "width": 4
              },
              "SERIESID": {
                "bit": 20,
                "description": "Kinetis Series ID",
                "width": 4
              },
              "SUBFAMID": {
                "bit": 24,
                "description": "Kinetis E-series Sub-Family ID",
                "width": 4
              },
              "FAMILYID": {
                "bit": 28,
                "description": "Kinetis E-series Family ID",
                "width": 4
              }
            },
            "FCFG1": {
              "FLASHDIS": {
                "bit": 0,
                "description": "Flash Disable"
              },
              "FLASHDOZE": {
                "bit": 1,
                "description": "Flash Doze"
              },
              "DEPART": {
                "bit": 12,
                "description": "FlexNVM partition",
                "width": 4
              },
              "EEERAMSIZE": {
                "bit": 16,
                "description": "EEE SRAM SIZE",
                "width": 4
              },
              "PFSIZE": {
                "bit": 24,
                "description": "Program flash size",
                "width": 4
              },
              "NVMSIZE": {
                "bit": 28,
                "description": "FlexNVM size",
                "width": 4
              }
            },
            "FCFG2": {
              "MAXADDR1": {
                "bit": 16,
                "description": "Max address block 1",
                "width": 7
              },
              "MAXADDR0": {
                "bit": 24,
                "description": "Max address block 0",
                "width": 7
              }
            },
            "UIDH": {
              "UID127_96": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDMH": {
              "UID95_64": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDML": {
              "UID63_32": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDL": {
              "UID31_0": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "MISCTRL": {
              "SW_TRG": {
                "bit": 0,
                "description": "Software Trigger bit to TRGMUX"
              },
              "DMA_INT_SEL": {
                "bit": 4,
                "description": "DMA channel interrupt OR select",
                "width": 4
              },
              "UART0ODE": {
                "bit": 16,
                "description": "UART0 Open Drain Enable"
              },
              "UART1ODE": {
                "bit": 17,
                "description": "UART1 Open Drain Enable"
              },
              "UART2ODE": {
                "bit": 18,
                "description": "UART2 Open Drain Enable"
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "PORTA",
              "base": "0x40049000",
              "irq": 7
            },
            {
              "name": "PORTB",
              "base": "0x4004A000",
              "irq": 26
            },
            {
              "name": "PORTC",
              "base": "0x4004B000",
              "irq": 26
            },
            {
              "name": "PORTD",
              "base": "0x4004C000",
              "irq": 26
            },
            {
              "name": "PORTE",
              "base": "0x4004D000",
              "irq": 7
            },
            {
              "name": "GPIOA",
              "base": "0x400FF000",
              "irq": 7
            },
            {
              "name": "GPIOB",
              "base": "0x400FF040",
              "irq": 26
            },
            {
              "name": "GPIOC",
              "base": "0x400FF080",
              "irq": 26
            },
            {
              "name": "GPIOD",
              "base": "0x400FF0C0",
              "irq": 26
            },
            {
              "name": "GPIOE",
              "base": "0x400FF100",
              "irq": 7
            }
          ],
          "registers": {
            "PCR0": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR1": {
              "offset": "0x04",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR2": {
              "offset": "0x08",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR4": {
              "offset": "0x10",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR5": {
              "offset": "0x14",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR6": {
              "offset": "0x18",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR7": {
              "offset": "0x1C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR8": {
              "offset": "0x20",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR9": {
              "offset": "0x24",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR10": {
              "offset": "0x28",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR11": {
              "offset": "0x2C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR12": {
              "offset": "0x30",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR13": {
              "offset": "0x34",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR14": {
              "offset": "0x38",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR15": {
              "offset": "0x3C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR16": {
              "offset": "0x40",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR17": {
              "offset": "0x44",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR18": {
              "offset": "0x48",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR19": {
              "offset": "0x4C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR20": {
              "offset": "0x50",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR21": {
              "offset": "0x54",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR22": {
              "offset": "0x58",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR23": {
              "offset": "0x5C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR24": {
              "offset": "0x60",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR25": {
              "offset": "0x64",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR26": {
              "offset": "0x68",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR27": {
              "offset": "0x6C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR28": {
              "offset": "0x70",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR29": {
              "offset": "0x74",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR30": {
              "offset": "0x78",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR31": {
              "offset": "0x7C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "GPCLR": {
              "offset": "0x80",
              "size": 32,
              "description": "Global Pin Control Low Register"
            },
            "GPCHR": {
              "offset": "0x84",
              "size": 32,
              "description": "Global Pin Control High Register"
            },
            "ISFR": {
              "offset": "0xA0",
              "size": 32,
              "description": "Interrupt Status Flag Register"
            },
            "DFER": {
              "offset": "0xC0",
              "size": 32,
              "description": "Digital Filter Enable Register"
            },
            "DFCR": {
              "offset": "0xC4",
              "size": 32,
              "description": "Digital Filter Clock Register"
            },
            "DFWR": {
              "offset": "0xC8",
              "size": 32,
              "description": "Digital Filter Width Register"
            }
          },
          "bits": {
            "PCR0": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR1": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR2": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR3": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR4": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR5": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR6": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR7": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR8": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR9": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR10": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR11": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR12": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR13": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR14": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR15": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR16": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR17": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR18": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR19": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR20": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR21": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR22": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR23": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR24": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR25": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR26": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR27": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR28": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR29": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR30": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR31": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "GPCLR": {
              "GPWD": {
                "bit": 0,
                "description": "Global Pin Write Data",
                "width": 16
              },
              "GPWE": {
                "bit": 16,
                "description": "Global Pin Write Enable",
                "width": 16
              }
            },
            "GPCHR": {
              "GPWD": {
                "bit": 0,
                "description": "Global Pin Write Data",
                "width": 16
              },
              "GPWE": {
                "bit": 16,
                "description": "Global Pin Write Enable",
                "width": 16
              }
            },
            "ISFR": {
              "ISF": {
                "bit": 0,
                "description": "Interrupt Status Flag",
                "width": 32
              }
            },
            "DFER": {
              "DFE": {
                "bit": 0,
                "description": "Digital Filter Enable",
                "width": 32
              }
            },
            "DFCR": {
              "CS": {
                "bit": 0,
                "description": "Clock Source"
              }
            },
            "DFWR": {
              "FILT": {
                "bit": 0,
                "description": "Filter Length",
                "width": 5
              }
            }
          }
        },
        "WDOG": {
          "instances": [
            {
              "name": "WDOG",
              "base": "0x40052000",
              "irq": 28
            }
          ],
          "registers": {
            "CS": {
              "offset": "0x00",
              "size": 32,
              "description": "Watchdog Control and Status Register"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Watchdog Counter Register"
            },
            "TOVAL": {
              "offset": "0x08",
              "size": 32,
              "description": "Watchdog Timeout Value Register"
            },
            "WIN": {
              "offset": "0x0C",
              "size": 32,
              "description": "Watchdog Window Register"
            }
          },
          "bits": {
            "CS": {
              "STOP": {
                "bit": 0,
                "description": "Stop Enable"
              },
              "WAIT": {
                "bit": 1,
                "description": "Wait Enable"
              },
              "DBG": {
                "bit": 2,
                "description": "Debug Enable"
              },
              "TST": {
                "bit": 3,
                "description": "Watchdog Test",
                "width": 2
              },
              "UPDATE": {
                "bit": 5,
                "description": "Allow updates"
              },
              "INT": {
                "bit": 6,
                "description": "Watchdog Interrupt"
              },
              "EN": {
                "bit": 7,
                "description": "Watchdog Enable"
              },
              "CLK": {
                "bit": 8,
                "description": "Watchdog Clock",
                "width": 2
              },
              "RCS": {
                "bit": 10,
                "description": "Reconfiguration Success"
              },
              "ULK": {
                "bit": 11,
                "description": "Unlock status"
              },
              "PRES": {
                "bit": 12,
                "description": "Watchdog prescaler"
              },
              "CMD32EN": {
                "bit": 13,
                "description": "Enables or disables WDOG support for 32-bit (or 16-bit or 8-bit) refresh/unlock command write words"
              },
              "FLG": {
                "bit": 14,
                "description": "Watchdog Interrupt Flag"
              },
              "WIN": {
                "bit": 15,
                "description": "Watchdog Window"
              }
            },
            "CNT": {
              "CNTLOW": {
                "bit": 0,
                "description": "Low byte of the Watchdog Counter",
                "width": 8
              },
              "CNTHIGH": {
                "bit": 8,
                "description": "High byte of the Watchdog Counter",
                "width": 8
              }
            },
            "TOVAL": {
              "TOVALLOW": {
                "bit": 0,
                "description": "Low byte of the timeout value",
                "width": 8
              },
              "TOVALHIGH": {
                "bit": 8,
                "description": "High byte of the timeout value",
                "width": 8
              }
            },
            "WIN": {
              "WINLOW": {
                "bit": 0,
                "description": "Low byte of Watchdog Window",
                "width": 8
              },
              "WINHIGH": {
                "bit": 8,
                "description": "High byte of Watchdog Window",
                "width": 8
              }
            }
          }
        },
        "PWT": {
          "instances": [
            {
              "name": "PWT",
              "base": "0x40056000",
              "irq": 29
            }
          ],
          "registers": {
            "CS": {
              "offset": "0x00",
              "size": 8,
              "description": "Pulse Width Timer Control and Status Register"
            },
            "CR": {
              "offset": "0x01",
              "size": 8,
              "description": "Pulse Width Timer Control Register"
            },
            "PPH": {
              "offset": "0x02",
              "size": 8,
              "description": "Pulse Width Timer Positive Pulse Width Register: High"
            },
            "PPL": {
              "offset": "0x03",
              "size": 8,
              "description": "Pulse Width Timer Positive Pulse Width Register: Loq"
            },
            "NPH": {
              "offset": "0x04",
              "size": 8,
              "description": "Pulse Width Timer Negative Pulse Width Register: High"
            },
            "NPL": {
              "offset": "0x05",
              "size": 8,
              "description": "Pulse Width Timer Negative Pulse Width Register: Low"
            },
            "CNTH": {
              "offset": "0x06",
              "size": 8,
              "description": "Pulse Width Timer Counter Register: High"
            },
            "CNTL": {
              "offset": "0x07",
              "size": 8,
              "description": "Pulse Width Timer Counter Register: Low"
            }
          },
          "bits": {
            "CS": {
              "PWTOV": {
                "bit": 0,
                "description": "PWT Counter Overflow"
              },
              "PWTRDY": {
                "bit": 1,
                "description": "PWT Pulse Width Valid"
              },
              "FCTLE": {
                "bit": 2,
                "description": "First counter load enable after enable"
              },
              "PWTSR": {
                "bit": 3,
                "description": "PWT Soft Reset"
              },
              "POVIE": {
                "bit": 4,
                "description": "PWT Counter Overflow Interrupt Enable"
              },
              "PRDYIE": {
                "bit": 5,
                "description": "PWT Pulse Width Data Ready Interrupt Enable"
              },
              "PWTIE": {
                "bit": 6,
                "description": "PWT Module Interrupt Enable"
              },
              "PWTEN": {
                "bit": 7,
                "description": "PWT Module Enable"
              }
            },
            "CR": {
              "PRE": {
                "bit": 0,
                "description": "PWT Clock Prescaler (CLKPRE) Setting",
                "width": 3
              },
              "LVL": {
                "bit": 3,
                "description": "PWTIN Level when Overflows"
              },
              "TGL": {
                "bit": 4,
                "description": "PWTIN states Toggled from last state"
              },
              "PINSEL": {
                "bit": 5,
                "description": "PWT Pulse Inputs Selection",
                "width": 2
              },
              "PCLKS": {
                "bit": 7,
                "description": "PWT Clock Source Selection"
              }
            },
            "PPH": {
              "PPWH": {
                "bit": 0,
                "description": "Positive Pulse Width[15:8]",
                "width": 8
              }
            },
            "PPL": {
              "PPWL": {
                "bit": 0,
                "description": "Positive Pulse Width[7:0]",
                "width": 8
              }
            },
            "NPH": {
              "NPWH": {
                "bit": 0,
                "description": "Negative Pulse Width[15:8]",
                "width": 8
              }
            },
            "NPL": {
              "NPWL": {
                "bit": 0,
                "description": "Negative Pulse Width[7:0]",
                "width": 8
              }
            },
            "CNTH": {
              "PWTH": {
                "bit": 0,
                "description": "PWT counter[15:8]",
                "width": 8
              }
            },
            "CNTL": {
              "PWTL": {
                "bit": 0,
                "description": "PWT counter[7:0]",
                "width": 8
              }
            }
          }
        },
        "FLEXIO": {
          "instances": [
            {
              "name": "FLEXIO",
              "base": "0x4005A000",
              "irq": 23
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "FlexIO Control Register"
            },
            "PIN": {
              "offset": "0x0C",
              "size": 32,
              "description": "Pin State Register"
            },
            "SHIFTSTAT": {
              "offset": "0x10",
              "size": 32,
              "description": "Shifter Status Register"
            },
            "SHIFTERR": {
              "offset": "0x14",
              "size": 32,
              "description": "Shifter Error Register"
            },
            "TIMSTAT": {
              "offset": "0x18",
              "size": 32,
              "description": "Timer Status Register"
            },
            "SHIFTSIEN": {
              "offset": "0x20",
              "size": 32,
              "description": "Shifter Status Interrupt Enable"
            },
            "SHIFTEIEN": {
              "offset": "0x24",
              "size": 32,
              "description": "Shifter Error Interrupt Enable"
            },
            "TIMIEN": {
              "offset": "0x28",
              "size": 32,
              "description": "Timer Interrupt Enable Register"
            },
            "SHIFTSDEN": {
              "offset": "0x30",
              "size": 32,
              "description": "Shifter Status DMA Enable"
            },
            "SHIFTSTATE": {
              "offset": "0x40",
              "size": 32,
              "description": "Shifter State Register"
            },
            "SHIFTCTL%s": {
              "offset": "0x80",
              "size": 32,
              "description": "Shifter Control N Register"
            },
            "SHIFTCFG%s": {
              "offset": "0x100",
              "size": 32,
              "description": "Shifter Configuration N Register"
            },
            "SHIFTBUF%s": {
              "offset": "0x200",
              "size": 32,
              "description": "Shifter Buffer N Register"
            },
            "SHIFTBUFBIS%s": {
              "offset": "0x280",
              "size": 32,
              "description": "Shifter Buffer N Bit Swapped Register"
            },
            "SHIFTBUFBYS%s": {
              "offset": "0x300",
              "size": 32,
              "description": "Shifter Buffer N Byte Swapped Register"
            },
            "SHIFTBUFBBS%s": {
              "offset": "0x380",
              "size": 32,
              "description": "Shifter Buffer N Bit Byte Swapped Register"
            },
            "TIMCTL%s": {
              "offset": "0x400",
              "size": 32,
              "description": "Timer Control N Register"
            },
            "TIMCFG%s": {
              "offset": "0x480",
              "size": 32,
              "description": "Timer Configuration N Register"
            },
            "TIMCMP%s": {
              "offset": "0x500",
              "size": 32,
              "description": "Timer Compare N Register"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Feature Specification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "SHIFTER": {
                "bit": 0,
                "description": "Shifter Number",
                "width": 8
              },
              "TIMER": {
                "bit": 8,
                "description": "Timer Number",
                "width": 8
              },
              "PIN": {
                "bit": 16,
                "description": "Pin Number",
                "width": 8
              },
              "TRIGGER": {
                "bit": 24,
                "description": "Trigger Number",
                "width": 8
              }
            },
            "CTRL": {
              "FLEXEN": {
                "bit": 0,
                "description": "FlexIO Enable"
              },
              "SWRST": {
                "bit": 1,
                "description": "Software Reset"
              },
              "FASTACC": {
                "bit": 2,
                "description": "Fast Access"
              },
              "DBGE": {
                "bit": 30,
                "description": "Debug Enable"
              },
              "DOZEN": {
                "bit": 31,
                "description": "Doze Enable"
              }
            },
            "PIN": {
              "PDI": {
                "bit": 0,
                "description": "Pin Data Input",
                "width": 8
              }
            },
            "SHIFTSTAT": {
              "SSF": {
                "bit": 0,
                "description": "Shifter Status Flag",
                "width": 4
              }
            },
            "SHIFTERR": {
              "SEF": {
                "bit": 0,
                "description": "Shifter Error Flags",
                "width": 4
              }
            },
            "TIMSTAT": {
              "TSF": {
                "bit": 0,
                "description": "Timer Status Flags",
                "width": 4
              }
            },
            "SHIFTSIEN": {
              "SSIE": {
                "bit": 0,
                "description": "Shifter Status Interrupt Enable",
                "width": 4
              }
            },
            "SHIFTEIEN": {
              "SEIE": {
                "bit": 0,
                "description": "Shifter Error Interrupt Enable",
                "width": 4
              }
            },
            "TIMIEN": {
              "TEIE": {
                "bit": 0,
                "description": "Timer Status Interrupt Enable",
                "width": 4
              }
            },
            "SHIFTSDEN": {
              "SSDE": {
                "bit": 0,
                "description": "Shifter Status DMA Enable",
                "width": 4
              }
            },
            "SHIFTSTATE": {
              "STATE": {
                "bit": 0,
                "description": "Current State Pointer",
                "width": 3
              }
            },
            "SHIFTCTL%s": {
              "SMOD": {
                "bit": 0,
                "description": "Shifter Mode",
                "width": 3
              },
              "PINPOL": {
                "bit": 7,
                "description": "Shifter Pin Polarity"
              },
              "PINSEL": {
                "bit": 8,
                "description": "Shifter Pin Select",
                "width": 3
              },
              "PINCFG": {
                "bit": 16,
                "description": "Shifter Pin Configuration",
                "width": 2
              },
              "TIMPOL": {
                "bit": 23,
                "description": "Timer Polarity"
              },
              "TIMSEL": {
                "bit": 24,
                "description": "Timer Select",
                "width": 2
              }
            },
            "SHIFTCFG%s": {
              "SSTART": {
                "bit": 0,
                "description": "Shifter Start bit",
                "width": 2
              },
              "SSTOP": {
                "bit": 4,
                "description": "Shifter Stop bit",
                "width": 2
              },
              "INSRC": {
                "bit": 8,
                "description": "Input Source"
              }
            },
            "SHIFTBUF%s": {
              "SHIFTBUF": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "SHIFTBUFBIS%s": {
              "SHIFTBUFBIS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "SHIFTBUFBYS%s": {
              "SHIFTBUFBYS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "SHIFTBUFBBS%s": {
              "SHIFTBUFBBS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "TIMCTL%s": {
              "TIMOD": {
                "bit": 0,
                "description": "Timer Mode",
                "width": 2
              },
              "PINPOL": {
                "bit": 7,
                "description": "Timer Pin Polarity"
              },
              "PINSEL": {
                "bit": 8,
                "description": "Timer Pin Select",
                "width": 3
              },
              "PINCFG": {
                "bit": 16,
                "description": "Timer Pin Configuration",
                "width": 2
              },
              "TRGSRC": {
                "bit": 22,
                "description": "Trigger Source"
              },
              "TRGPOL": {
                "bit": 23,
                "description": "Trigger Polarity"
              },
              "TRGSEL": {
                "bit": 24,
                "description": "Trigger Select",
                "width": 4
              }
            },
            "TIMCFG%s": {
              "TSTART": {
                "bit": 1,
                "description": "Timer Start Bit"
              },
              "TSTOP": {
                "bit": 4,
                "description": "Timer Stop Bit",
                "width": 2
              },
              "TIMENA": {
                "bit": 8,
                "description": "Timer Enable",
                "width": 3
              },
              "TIMDIS": {
                "bit": 12,
                "description": "Timer Disable",
                "width": 3
              },
              "TIMRST": {
                "bit": 16,
                "description": "Timer Reset",
                "width": 3
              },
              "TIMDEC": {
                "bit": 20,
                "description": "Timer Decrement",
                "width": 2
              },
              "TIMOUT": {
                "bit": 24,
                "description": "Timer Output",
                "width": 2
              }
            },
            "TIMCMP%s": {
              "CMP": {
                "bit": 0,
                "description": "Timer Compare Value",
                "width": 16
              }
            }
          }
        },
        "OSC32": {
          "instances": [
            {
              "name": "OSC32",
              "base": "0x40060000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 8,
              "description": "RTC Oscillator Control Register"
            }
          },
          "bits": {
            "CR": {
              "ROSCEREFS": {
                "bit": 4,
                "description": "RTC 32k Oscillator external reference clcok selection"
              },
              "ROSCSTB": {
                "bit": 5,
                "description": "RTC 32k Oscillator stable flag"
              },
              "ROSCSTPEN": {
                "bit": 6,
                "description": "RTC 32k Oscillator stop mode enable"
              },
              "ROSCEN": {
                "bit": 7,
                "description": "RTC 32k Oscillator enable"
              }
            }
          }
        },
        "EWM": {
          "instances": [
            {
              "name": "EWM",
              "base": "0x40061000",
              "irq": 28
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 8,
              "description": "Control Register"
            },
            "SERV": {
              "offset": "0x01",
              "size": 8,
              "description": "Service Register"
            },
            "CMPL": {
              "offset": "0x02",
              "size": 8,
              "description": "Compare Low Register"
            },
            "CMPH": {
              "offset": "0x03",
              "size": 8,
              "description": "Compare High Register"
            },
            "CLKPRESCALER": {
              "offset": "0x05",
              "size": 8,
              "description": "Clock Prescaler Register"
            }
          },
          "bits": {
            "CTRL": {
              "EWMEN": {
                "bit": 0,
                "description": "EWM enable."
              },
              "ASSIN": {
                "bit": 1,
                "description": "EWM_in's Assertion State Select."
              },
              "INEN": {
                "bit": 2,
                "description": "Input Enable."
              },
              "INTEN": {
                "bit": 3,
                "description": "Interrupt Enable."
              }
            },
            "SERV": {
              "SERVICE": {
                "bit": 0,
                "description": "The EWM refresh mechanism requires the CPU to write two values to the SERV register: a first data byte of 0xB4, followed by a second data byte of 0x2C",
                "width": 8
              }
            },
            "CMPL": {
              "COMPAREL": {
                "bit": 0,
                "description": "To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) minimum refresh time is required",
                "width": 8
              }
            },
            "CMPH": {
              "COMPAREH": {
                "bit": 0,
                "description": "To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) maximum refresh time is required",
                "width": 8
              }
            },
            "CLKPRESCALER": {
              "CLK_DIV": {
                "bit": 0,
                "description": "Selected low power clock source for running the EWM counter can be prescaled as below",
                "width": 8
              }
            }
          }
        },
        "TRGMUX0": {
          "instances": [
            {
              "name": "TRGMUX0",
              "base": "0x40062000"
            }
          ],
          "registers": {
            "TRGMUX_DMAMUX0": {
              "offset": "0x00",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_EXTOUT0": {
              "offset": "0x04",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_EXTOUT1": {
              "offset": "0x08",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_ADC0": {
              "offset": "0x0C",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_ADC1": {
              "offset": "0x10",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_CMP0": {
              "offset": "0x1C",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_CMP1": {
              "offset": "0x20",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_FTM0": {
              "offset": "0x28",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_FTM1": {
              "offset": "0x2C",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_FTM2": {
              "offset": "0x30",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_PDB0": {
              "offset": "0x38",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_FLEXIO": {
              "offset": "0x44",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_LPIT0": {
              "offset": "0x48",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_LPUART0": {
              "offset": "0x4C",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_LPUART1": {
              "offset": "0x50",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_LPI2C0": {
              "offset": "0x54",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_LPI2C1": {
              "offset": "0x58",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_LPSPI0": {
              "offset": "0x5C",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_LPSPI1": {
              "offset": "0x60",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_LPTMR0": {
              "offset": "0x64",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_PWT": {
              "offset": "0x6C",
              "size": 32,
              "description": "TRGMUX Register"
            }
          },
          "bits": {
            "TRGMUX_DMAMUX0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "SEL2": {
                "bit": 16,
                "description": "Trigger MUX Input 2 Source Select",
                "width": 6
              },
              "SEL3": {
                "bit": 24,
                "description": "Trigger MUX Input 3 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_EXTOUT0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "SEL2": {
                "bit": 16,
                "description": "Trigger MUX Input 2 Source Select",
                "width": 6
              },
              "SEL3": {
                "bit": 24,
                "description": "Trigger MUX Input 3 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_EXTOUT1": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "SEL2": {
                "bit": 16,
                "description": "Trigger MUX Input 2 Source Select",
                "width": 6
              },
              "SEL3": {
                "bit": 24,
                "description": "Trigger MUX Input 3 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_ADC0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_ADC1": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_CMP0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_CMP1": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_FTM0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "SEL2": {
                "bit": 16,
                "description": "Trigger MUX Input 2 Source Select",
                "width": 6
              },
              "SEL3": {
                "bit": 24,
                "description": "Trigger MUX Input 3 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_FTM1": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "SEL2": {
                "bit": 16,
                "description": "Trigger MUX Input 2 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_FTM2": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "SEL2": {
                "bit": 16,
                "description": "Trigger MUX Input 2 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_PDB0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_FLEXIO": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "SEL2": {
                "bit": 16,
                "description": "Trigger MUX Input 2 Source Select",
                "width": 6
              },
              "SEL3": {
                "bit": 24,
                "description": "Trigger MUX Input 3 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_LPIT0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "SEL2": {
                "bit": 16,
                "description": "Trigger MUX Input 2 Source Select",
                "width": 6
              },
              "SEL3": {
                "bit": 24,
                "description": "Trigger MUX Input 3 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_LPUART0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_LPUART1": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_LPI2C0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_LPI2C1": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_LPSPI0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_LPSPI1": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_LPTMR0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_PWT": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            }
          }
        },
        "TRGMUX1": {
          "instances": [
            {
              "name": "TRGMUX1",
              "base": "0x40063000"
            }
          ],
          "registers": {
            "TRGMUX_CTRL0": {
              "offset": "0x00",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_CTRL1": {
              "offset": "0x04",
              "size": 32,
              "description": "TRGMUX Register"
            }
          },
          "bits": {
            "TRGMUX_CTRL0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "SEL2": {
                "bit": 16,
                "description": "Trigger MUX Input 2 Source Select",
                "width": 6
              },
              "SEL3": {
                "bit": 24,
                "description": "Trigger MUX Input 3 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_CTRL1": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "SEL2": {
                "bit": 16,
                "description": "Trigger MUX Input 2 Source Select",
                "width": 6
              },
              "SEL3": {
                "bit": 24,
                "description": "Trigger MUX Input 3 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            }
          }
        },
        "SCG": {
          "instances": [
            {
              "name": "SCG",
              "base": "0x40064000",
              "irq": 27
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "CSR": {
              "offset": "0x10",
              "size": 32,
              "description": "Clock Status Register"
            },
            "RCCR": {
              "offset": "0x14",
              "size": 32,
              "description": "Run Clock Control Register"
            },
            "VCCR": {
              "offset": "0x18",
              "size": 32,
              "description": "VLPR Clock Control Register"
            },
            "CLKOUTCNFG": {
              "offset": "0x20",
              "size": 32,
              "description": "SCG CLKOUT Configuration Register"
            },
            "SOSCCSR": {
              "offset": "0x100",
              "size": 32,
              "description": "System OSC Control Status Register"
            },
            "SOSCDIV": {
              "offset": "0x104",
              "size": 32,
              "description": "System OSC Divide Register"
            },
            "SOSCCFG": {
              "offset": "0x108",
              "size": 32,
              "description": "System Oscillator Configuration Register"
            },
            "SIRCCSR": {
              "offset": "0x200",
              "size": 32,
              "description": "Slow IRC Control Status Register"
            },
            "SIRCDIV": {
              "offset": "0x204",
              "size": 32,
              "description": "Slow IRC Divide Register"
            },
            "SIRCCFG": {
              "offset": "0x208",
              "size": 32,
              "description": "Slow IRC Configuration Register"
            },
            "FIRCCSR": {
              "offset": "0x300",
              "size": 32,
              "description": "Fast IRC Control Status Register"
            },
            "FIRCDIV": {
              "offset": "0x304",
              "size": 32,
              "description": "Fast IRC Divide Register"
            },
            "FIRCCFG": {
              "offset": "0x308",
              "size": 32,
              "description": "Fast IRC Configuration Register"
            },
            "FIRCTCFG": {
              "offset": "0x30C",
              "size": 32,
              "description": "Fast IRC Trim Configuration Register"
            },
            "FIRCSTAT": {
              "offset": "0x318",
              "size": 32,
              "description": "Fast IRC Status Register"
            },
            "ROSCCSR": {
              "offset": "0x400",
              "size": 32,
              "description": "RTC OSC Control Status Register"
            },
            "LPFLLCSR": {
              "offset": "0x500",
              "size": 32,
              "description": "Low Power FLL Control Status Register"
            },
            "LPFLLDIV": {
              "offset": "0x504",
              "size": 32,
              "description": "Low Power FLL Divide Register"
            },
            "LPFLLCFG": {
              "offset": "0x508",
              "size": 32,
              "description": "Low Power FLL Configuration Register"
            },
            "LPFLLTCFG": {
              "offset": "0x50C",
              "size": 32,
              "description": "Low Power FLL Trim Configuration Register"
            },
            "LPFLLSTAT": {
              "offset": "0x514",
              "size": 32,
              "description": "Low Power FLL Status Register"
            }
          },
          "bits": {
            "VERID": {
              "VERSION": {
                "bit": 0,
                "description": "SCG Version Number",
                "width": 32
              }
            },
            "PARAM": {
              "CLKPRES": {
                "bit": 0,
                "description": "Clock Present",
                "width": 8
              },
              "DIVPRES": {
                "bit": 27,
                "description": "Divider Present",
                "width": 5
              }
            },
            "CSR": {
              "DIVSLOW": {
                "bit": 0,
                "description": "Slow Clock Divide Ratio",
                "width": 4
              },
              "DIVCORE": {
                "bit": 16,
                "description": "Core Clock Divide Ratio",
                "width": 4
              },
              "SCS": {
                "bit": 24,
                "description": "System Clock Source",
                "width": 4
              }
            },
            "RCCR": {
              "DIVSLOW": {
                "bit": 0,
                "description": "Slow Clock Divide Ratio",
                "width": 4
              },
              "DIVCORE": {
                "bit": 16,
                "description": "Core Clock Divide Ratio",
                "width": 4
              },
              "SCS": {
                "bit": 24,
                "description": "System Clock Source",
                "width": 4
              }
            },
            "VCCR": {
              "DIVSLOW": {
                "bit": 0,
                "description": "Slow Clock Divide Ratio",
                "width": 4
              },
              "DIVCORE": {
                "bit": 16,
                "description": "Core Clock Divide Ratio",
                "width": 4
              },
              "SCS": {
                "bit": 24,
                "description": "System Clock Source",
                "width": 4
              }
            },
            "CLKOUTCNFG": {
              "CLKOUTSEL": {
                "bit": 24,
                "description": "SCG Clkout Select",
                "width": 4
              }
            },
            "SOSCCSR": {
              "SOSCEN": {
                "bit": 0,
                "description": "System OSC Enable"
              },
              "SOSCSTEN": {
                "bit": 1,
                "description": "System OSC Stop Enable"
              },
              "SOSCLPEN": {
                "bit": 2,
                "description": "System OSC Low Power Enable"
              },
              "SOSCERCLKEN": {
                "bit": 3,
                "description": "System OSC 3V ERCLK Enable"
              },
              "SOSCCM": {
                "bit": 16,
                "description": "System OSC Clock Monitor"
              },
              "SOSCCMRE": {
                "bit": 17,
                "description": "System OSC Clock Monitor Reset Enable"
              },
              "LK": {
                "bit": 23,
                "description": "Lock Register"
              },
              "SOSCVLD": {
                "bit": 24,
                "description": "System OSC Valid"
              },
              "SOSCSEL": {
                "bit": 25,
                "description": "System OSC Selected"
              },
              "SOSCERR": {
                "bit": 26,
                "description": "System OSC Clock Error"
              }
            },
            "SOSCDIV": {
              "SOSCDIV1": {
                "bit": 0,
                "description": "System OSC Clock Divide 1",
                "width": 3
              },
              "SOSCDIV2": {
                "bit": 8,
                "description": "System OSC Clock Divide 2",
                "width": 3
              }
            },
            "SOSCCFG": {
              "EREFS": {
                "bit": 2,
                "description": "External Reference Select"
              },
              "HGO": {
                "bit": 3,
                "description": "High Gain Oscillator Select"
              },
              "RANGE": {
                "bit": 4,
                "description": "System OSC Range Select",
                "width": 2
              }
            },
            "SIRCCSR": {
              "SIRCEN": {
                "bit": 0,
                "description": "Slow IRC Enable"
              },
              "SIRCSTEN": {
                "bit": 1,
                "description": "Slow IRC Stop Enable"
              },
              "SIRCLPEN": {
                "bit": 2,
                "description": "Slow IRC Low Power Enable"
              },
              "LK": {
                "bit": 23,
                "description": "Lock Register"
              },
              "SIRCVLD": {
                "bit": 24,
                "description": "Slow IRC Valid"
              },
              "SIRCSEL": {
                "bit": 25,
                "description": "Slow IRC Selected"
              }
            },
            "SIRCDIV": {
              "SIRCDIV1": {
                "bit": 0,
                "description": "Slow IRC Clock Divide 1",
                "width": 3
              },
              "SIRCDIV2": {
                "bit": 8,
                "description": "Slow IRC Clock Divide 2",
                "width": 3
              }
            },
            "SIRCCFG": {
              "RANGE": {
                "bit": 0,
                "description": "Frequency Range"
              }
            },
            "FIRCCSR": {
              "FIRCEN": {
                "bit": 0,
                "description": "Fast IRC Enable"
              },
              "FIRCSTEN": {
                "bit": 1,
                "description": "Fast IRC Stop Enable"
              },
              "FIRCLPEN": {
                "bit": 2,
                "description": "Fast IRC Low Power Enable"
              },
              "FIRCREGOFF": {
                "bit": 3,
                "description": "Fast IRC Regulator Enable"
              },
              "FIRCTREN": {
                "bit": 8,
                "description": "Fast IRC Trim Enable"
              },
              "FIRCTRUP": {
                "bit": 9,
                "description": "Fast IRC Trim Update"
              },
              "LK": {
                "bit": 23,
                "description": "Lock Register"
              },
              "FIRCVLD": {
                "bit": 24,
                "description": "Fast IRC Valid status"
              },
              "FIRCSEL": {
                "bit": 25,
                "description": "Fast IRC Selected status"
              },
              "FIRCERR": {
                "bit": 26,
                "description": "Fast IRC Clock Error"
              }
            },
            "FIRCDIV": {
              "FIRCDIV1": {
                "bit": 0,
                "description": "Fast IRC Clock Divide 1",
                "width": 3
              },
              "FIRCDIV2": {
                "bit": 8,
                "description": "Fast IRC Clock Divide 2",
                "width": 3
              }
            },
            "FIRCCFG": {
              "RANGE": {
                "bit": 0,
                "description": "Frequency Range",
                "width": 2
              }
            },
            "FIRCTCFG": {
              "TRIMSRC": {
                "bit": 0,
                "description": "Trim Source",
                "width": 2
              },
              "TRIMDIV": {
                "bit": 8,
                "description": "Fast IRC Trim Predivide",
                "width": 3
              }
            },
            "FIRCSTAT": {
              "TRIMFINE": {
                "bit": 0,
                "description": "Trim Fine Status",
                "width": 7
              },
              "TRIMCOAR": {
                "bit": 8,
                "description": "Trim Coarse",
                "width": 6
              }
            },
            "ROSCCSR": {
              "ROSCCM": {
                "bit": 16,
                "description": "RTC OSC Clock Monitor"
              },
              "ROSCCMRE": {
                "bit": 17,
                "description": "RTC OSC Clock Monitor Reset Enable"
              },
              "LK": {
                "bit": 23,
                "description": "Lock Register"
              },
              "ROSCVLD": {
                "bit": 24,
                "description": "RTC OSC Valid"
              },
              "ROSCERR": {
                "bit": 26,
                "description": "RTC OSC Clock Error"
              }
            },
            "LPFLLCSR": {
              "LPFLLEN": {
                "bit": 0,
                "description": "LPFLL Enable"
              },
              "LPFLLTREN": {
                "bit": 8,
                "description": "LPFLL Trim Enable"
              },
              "LPFLLTRUP": {
                "bit": 9,
                "description": "LPFLL Trim Update"
              },
              "LPFLLTRMLOCK": {
                "bit": 10,
                "description": "LPFLL Trim LOCK"
              },
              "LPFLLCM": {
                "bit": 16,
                "description": "LPFLL Clock Monitor"
              },
              "LPFLLCMRE": {
                "bit": 17,
                "description": "LPFLL Clock Monitor Reset Enable"
              },
              "LK": {
                "bit": 23,
                "description": "Lock Register"
              },
              "LPFLLVLD": {
                "bit": 24,
                "description": "LPFLL Valid"
              },
              "LPFLLSEL": {
                "bit": 25,
                "description": "LPFLL Selected"
              },
              "LPFLLERR": {
                "bit": 26,
                "description": "LPFLL Clock Error"
              }
            },
            "LPFLLDIV": {
              "LPFLLDIV1": {
                "bit": 0,
                "description": "LPFLL Clock Divide 1",
                "width": 3
              },
              "LPFLLDIV2": {
                "bit": 8,
                "description": "LPFLL Clock Divide 2",
                "width": 3
              }
            },
            "LPFLLCFG": {
              "FSEL": {
                "bit": 0,
                "description": "Frequency Select",
                "width": 2
              }
            },
            "LPFLLTCFG": {
              "TRIMSRC": {
                "bit": 0,
                "description": "Trim Source",
                "width": 2
              },
              "TRIMDIV": {
                "bit": 8,
                "description": "LPFLL Trim Predivide",
                "width": 5
              },
              "LOCKW2LSB": {
                "bit": 16,
                "description": "Lock LPFLL with 2 LSBS"
              }
            },
            "LPFLLSTAT": {
              "AUTOTRIM": {
                "bit": 0,
                "description": "Auto Tune Trim Status",
                "width": 8
              }
            }
          }
        },
        "PCC": {
          "instances": [
            {
              "name": "PCC",
              "base": "0x40065000"
            }
          ],
          "registers": {
            "PCC_DMA0": {
              "offset": "0x20",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_FLASH": {
              "offset": "0x80",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_DMAMUX0": {
              "offset": "0x84",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_ADC1": {
              "offset": "0x9C",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_LPSPI0": {
              "offset": "0xB0",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_LPSPI1": {
              "offset": "0xB4",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_CRC": {
              "offset": "0xC8",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PDB0": {
              "offset": "0xD8",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_LPIT0": {
              "offset": "0xDC",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_FLEXTMR0": {
              "offset": "0xE0",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_FLEXTMR1": {
              "offset": "0xE4",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_FLEXTMR2": {
              "offset": "0xE8",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_ADC0": {
              "offset": "0xEC",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_RTC": {
              "offset": "0xF4",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_LPTMR0": {
              "offset": "0x100",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PORTA": {
              "offset": "0x124",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PORTB": {
              "offset": "0x128",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PORTC": {
              "offset": "0x12C",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PORTD": {
              "offset": "0x130",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PORTE": {
              "offset": "0x134",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PWT": {
              "offset": "0x158",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_FLEXIO": {
              "offset": "0x168",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_OSC32": {
              "offset": "0x180",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_EWM": {
              "offset": "0x184",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_LPI2C0": {
              "offset": "0x198",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_LPI2C1": {
              "offset": "0x19C",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_LPUART0": {
              "offset": "0x1A8",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_LPUART1": {
              "offset": "0x1AC",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_LPUART2": {
              "offset": "0x1B0",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_CMP0": {
              "offset": "0x1CC",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_CMP1": {
              "offset": "0x1D0",
              "size": 32,
              "description": "PCC Register"
            }
          },
          "bits": {
            "PCC_DMA0": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_FLASH": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_DMAMUX0": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_ADC1": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_LPSPI0": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_LPSPI1": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_CRC": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PDB0": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_LPIT0": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_FLEXTMR0": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_FLEXTMR1": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_FLEXTMR2": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_ADC0": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_RTC": {
              "PCD": {
                "bit": 0,
                "description": "Peripheral Clock Divider Select",
                "width": 3
              },
              "FRAC": {
                "bit": 3,
                "description": "Peripheral Clock Divider Fraction"
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_LPTMR0": {
              "PCD": {
                "bit": 0,
                "description": "Peripheral Clock Divider Select",
                "width": 3
              },
              "FRAC": {
                "bit": 3,
                "description": "Peripheral Clock Divider Fraction"
              },
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PORTA": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PORTB": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PORTC": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PORTD": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PORTE": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PWT": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_FLEXIO": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_OSC32": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_EWM": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_LPI2C0": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_LPI2C1": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_LPUART0": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_LPUART1": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_LPUART2": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_CMP0": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_CMP1": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "LPI2C0",
              "base": "0x40066000",
              "irq": 8
            },
            {
              "name": "LPI2C1",
              "base": "0x40067000",
              "irq": 9
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "MCR": {
              "offset": "0x10",
              "size": 32,
              "description": "Master Control Register"
            },
            "MSR": {
              "offset": "0x14",
              "size": 32,
              "description": "Master Status Register"
            },
            "MIER": {
              "offset": "0x18",
              "size": 32,
              "description": "Master Interrupt Enable Register"
            },
            "MDER": {
              "offset": "0x1C",
              "size": 32,
              "description": "Master DMA Enable Register"
            },
            "MCFGR0": {
              "offset": "0x20",
              "size": 32,
              "description": "Master Configuration Register 0"
            },
            "MCFGR1": {
              "offset": "0x24",
              "size": 32,
              "description": "Master Configuration Register 1"
            },
            "MCFGR2": {
              "offset": "0x28",
              "size": 32,
              "description": "Master Configuration Register 2"
            },
            "MCFGR3": {
              "offset": "0x2C",
              "size": 32,
              "description": "Master Configuration Register 3"
            },
            "MDMR": {
              "offset": "0x40",
              "size": 32,
              "description": "Master Data Match Register"
            },
            "MCCR0": {
              "offset": "0x48",
              "size": 32,
              "description": "Master Clock Configuration Register 0"
            },
            "MCCR1": {
              "offset": "0x50",
              "size": 32,
              "description": "Master Clock Configuration Register 1"
            },
            "MFCR": {
              "offset": "0x58",
              "size": 32,
              "description": "Master FIFO Control Register"
            },
            "MFSR": {
              "offset": "0x5C",
              "size": 32,
              "description": "Master FIFO Status Register"
            },
            "MTDR": {
              "offset": "0x60",
              "size": 32,
              "description": "Master Transmit Data Register"
            },
            "MRDR": {
              "offset": "0x70",
              "size": 32,
              "description": "Master Receive Data Register"
            },
            "SCR": {
              "offset": "0x110",
              "size": 32,
              "description": "Slave Control Register"
            },
            "SSR": {
              "offset": "0x114",
              "size": 32,
              "description": "Slave Status Register"
            },
            "SIER": {
              "offset": "0x118",
              "size": 32,
              "description": "Slave Interrupt Enable Register"
            },
            "SDER": {
              "offset": "0x11C",
              "size": 32,
              "description": "Slave DMA Enable Register"
            },
            "SCFGR1": {
              "offset": "0x124",
              "size": 32,
              "description": "Slave Configuration Register 1"
            },
            "SCFGR2": {
              "offset": "0x128",
              "size": 32,
              "description": "Slave Configuration Register 2"
            },
            "SAMR": {
              "offset": "0x140",
              "size": 32,
              "description": "Slave Address Match Register"
            },
            "SASR": {
              "offset": "0x150",
              "size": 32,
              "description": "Slave Address Status Register"
            },
            "STAR": {
              "offset": "0x154",
              "size": 32,
              "description": "Slave Transmit ACK Register"
            },
            "STDR": {
              "offset": "0x160",
              "size": 32,
              "description": "Slave Transmit Data Register"
            },
            "SRDR": {
              "offset": "0x170",
              "size": 32,
              "description": "Slave Receive Data Register"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Feature Specification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "MTXFIFO": {
                "bit": 0,
                "description": "Master Transmit FIFO Size",
                "width": 4
              },
              "MRXFIFO": {
                "bit": 8,
                "description": "Master Receive FIFO Size",
                "width": 4
              }
            },
            "MCR": {
              "MEN": {
                "bit": 0,
                "description": "Master Enable"
              },
              "RST": {
                "bit": 1,
                "description": "Software Reset"
              },
              "DOZEN": {
                "bit": 2,
                "description": "Doze mode enable"
              },
              "DBGEN": {
                "bit": 3,
                "description": "Debug Enable"
              },
              "RTF": {
                "bit": 8,
                "description": "Reset Transmit FIFO"
              },
              "RRF": {
                "bit": 9,
                "description": "Reset Receive FIFO"
              }
            },
            "MSR": {
              "TDF": {
                "bit": 0,
                "description": "Transmit Data Flag"
              },
              "RDF": {
                "bit": 1,
                "description": "Receive Data Flag"
              },
              "EPF": {
                "bit": 8,
                "description": "End Packet Flag"
              },
              "SDF": {
                "bit": 9,
                "description": "STOP Detect Flag"
              },
              "NDF": {
                "bit": 10,
                "description": "NACK Detect Flag"
              },
              "ALF": {
                "bit": 11,
                "description": "Arbitration Lost Flag"
              },
              "FEF": {
                "bit": 12,
                "description": "FIFO Error Flag"
              },
              "PLTF": {
                "bit": 13,
                "description": "Pin Low Timeout Flag"
              },
              "DMF": {
                "bit": 14,
                "description": "Data Match Flag"
              },
              "MBF": {
                "bit": 24,
                "description": "Master Busy Flag"
              },
              "BBF": {
                "bit": 25,
                "description": "Bus Busy Flag"
              }
            },
            "MIER": {
              "TDIE": {
                "bit": 0,
                "description": "Transmit Data Interrupt Enable"
              },
              "RDIE": {
                "bit": 1,
                "description": "Receive Data Interrupt Enable"
              },
              "EPIE": {
                "bit": 8,
                "description": "End Packet Interrupt Enable"
              },
              "SDIE": {
                "bit": 9,
                "description": "STOP Detect Interrupt Enable"
              },
              "NDIE": {
                "bit": 10,
                "description": "NACK Detect Interrupt Enable"
              },
              "ALIE": {
                "bit": 11,
                "description": "Arbitration Lost Interrupt Enable"
              },
              "FEIE": {
                "bit": 12,
                "description": "FIFO Error Interrupt Enable"
              },
              "PLTIE": {
                "bit": 13,
                "description": "Pin Low Timeout Interrupt Enable"
              },
              "DMIE": {
                "bit": 14,
                "description": "Data Match Interrupt Enable"
              }
            },
            "MDER": {
              "TDDE": {
                "bit": 0,
                "description": "Transmit Data DMA Enable"
              },
              "RDDE": {
                "bit": 1,
                "description": "Receive Data DMA Enable"
              }
            },
            "MCFGR0": {
              "HREN": {
                "bit": 0,
                "description": "Host Request Enable"
              },
              "HRPOL": {
                "bit": 1,
                "description": "Host Request Polarity"
              },
              "HRSEL": {
                "bit": 2,
                "description": "Host Request Select"
              },
              "CIRFIFO": {
                "bit": 8,
                "description": "Circular FIFO Enable"
              },
              "RDMO": {
                "bit": 9,
                "description": "Receive Data Match Only"
              }
            },
            "MCFGR1": {
              "PRESCALE": {
                "bit": 0,
                "description": "Prescaler",
                "width": 3
              },
              "AUTOSTOP": {
                "bit": 8,
                "description": "Automatic STOP Generation"
              },
              "IGNACK": {
                "bit": 9,
                "description": "When set, the received NACK field is ignored and assumed to be ACK"
              },
              "TIMECFG": {
                "bit": 10,
                "description": "Timeout Configuration"
              },
              "MATCFG": {
                "bit": 16,
                "description": "Match Configuration",
                "width": 3
              },
              "PINCFG": {
                "bit": 24,
                "description": "Pin Configuration",
                "width": 3
              }
            },
            "MCFGR2": {
              "BUSIDLE": {
                "bit": 0,
                "description": "Bus Idle Timeout",
                "width": 12
              },
              "FILTSCL": {
                "bit": 16,
                "description": "Glitch Filter SCL",
                "width": 4
              },
              "FILTSDA": {
                "bit": 24,
                "description": "Glitch Filter SDA",
                "width": 4
              }
            },
            "MCFGR3": {
              "PINLOW": {
                "bit": 8,
                "description": "Pin Low Timeout",
                "width": 12
              }
            },
            "MDMR": {
              "MATCH0": {
                "bit": 0,
                "description": "Match 0 Value",
                "width": 8
              },
              "MATCH1": {
                "bit": 16,
                "description": "Match 1 Value",
                "width": 8
              }
            },
            "MCCR0": {
              "CLKLO": {
                "bit": 0,
                "description": "Clock Low Period",
                "width": 6
              },
              "CLKHI": {
                "bit": 8,
                "description": "Clock High Period",
                "width": 6
              },
              "SETHOLD": {
                "bit": 16,
                "description": "Setup Hold Delay",
                "width": 6
              },
              "DATAVD": {
                "bit": 24,
                "description": "Data Valid Delay",
                "width": 6
              }
            },
            "MCCR1": {
              "CLKLO": {
                "bit": 0,
                "description": "Clock Low Period",
                "width": 6
              },
              "CLKHI": {
                "bit": 8,
                "description": "Clock High Period",
                "width": 6
              },
              "SETHOLD": {
                "bit": 16,
                "description": "Setup Hold Delay",
                "width": 6
              },
              "DATAVD": {
                "bit": 24,
                "description": "Data Valid Delay",
                "width": 6
              }
            },
            "MFCR": {
              "TXWATER": {
                "bit": 0,
                "description": "Transmit FIFO Watermark",
                "width": 8
              },
              "RXWATER": {
                "bit": 16,
                "description": "Receive FIFO Watermark",
                "width": 8
              }
            },
            "MFSR": {
              "TXCOUNT": {
                "bit": 0,
                "description": "Transmit FIFO Count",
                "width": 8
              },
              "RXCOUNT": {
                "bit": 16,
                "description": "Receive FIFO Count",
                "width": 8
              }
            },
            "MTDR": {
              "DATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 8
              },
              "CMD": {
                "bit": 8,
                "description": "Command Data",
                "width": 3
              }
            },
            "MRDR": {
              "DATA": {
                "bit": 0,
                "description": "Receive Data",
                "width": 8
              },
              "RXEMPTY": {
                "bit": 14,
                "description": "RX Empty"
              }
            },
            "SCR": {
              "SEN": {
                "bit": 0,
                "description": "Slave Enable"
              },
              "RST": {
                "bit": 1,
                "description": "Software Reset"
              },
              "FILTEN": {
                "bit": 4,
                "description": "Filter Enable"
              },
              "FILTDZ": {
                "bit": 5,
                "description": "Filter Doze Enable"
              },
              "RTF": {
                "bit": 8,
                "description": "Reset Transmit FIFO"
              },
              "RRF": {
                "bit": 9,
                "description": "Reset Receive FIFO"
              }
            },
            "SSR": {
              "TDF": {
                "bit": 0,
                "description": "Transmit Data Flag"
              },
              "RDF": {
                "bit": 1,
                "description": "Receive Data Flag"
              },
              "AVF": {
                "bit": 2,
                "description": "Address Valid Flag"
              },
              "TAF": {
                "bit": 3,
                "description": "Transmit ACK Flag"
              },
              "RSF": {
                "bit": 8,
                "description": "Repeated Start Flag"
              },
              "SDF": {
                "bit": 9,
                "description": "STOP Detect Flag"
              },
              "BEF": {
                "bit": 10,
                "description": "Bit Error Flag"
              },
              "FEF": {
                "bit": 11,
                "description": "FIFO Error Flag"
              },
              "AM0F": {
                "bit": 12,
                "description": "Address Match 0 Flag"
              },
              "AM1F": {
                "bit": 13,
                "description": "Address Match 1 Flag"
              },
              "GCF": {
                "bit": 14,
                "description": "General Call Flag"
              },
              "SARF": {
                "bit": 15,
                "description": "SMBus Alert Response Flag"
              },
              "SBF": {
                "bit": 24,
                "description": "Slave Busy Flag"
              },
              "BBF": {
                "bit": 25,
                "description": "Bus Busy Flag"
              }
            },
            "SIER": {
              "TDIE": {
                "bit": 0,
                "description": "Transmit Data Interrupt Enable"
              },
              "RDIE": {
                "bit": 1,
                "description": "Receive Data Interrupt Enable"
              },
              "AVIE": {
                "bit": 2,
                "description": "Address Valid Interrupt Enable"
              },
              "TAIE": {
                "bit": 3,
                "description": "Transmit ACK Interrupt Enable"
              },
              "RSIE": {
                "bit": 8,
                "description": "Repeated Start Interrupt Enable"
              },
              "SDIE": {
                "bit": 9,
                "description": "STOP Detect Interrupt Enable"
              },
              "BEIE": {
                "bit": 10,
                "description": "Bit Error Interrupt Enable"
              },
              "FEIE": {
                "bit": 11,
                "description": "FIFO Error Interrupt Enable"
              },
              "AM0IE": {
                "bit": 12,
                "description": "Address Match 0 Interrupt Enable"
              },
              "AM1F": {
                "bit": 13,
                "description": "Address Match 1 Interrupt Enable"
              },
              "GCIE": {
                "bit": 14,
                "description": "General Call Interrupt Enable"
              },
              "SARIE": {
                "bit": 15,
                "description": "SMBus Alert Response Interrupt Enable"
              }
            },
            "SDER": {
              "TDDE": {
                "bit": 0,
                "description": "Transmit Data DMA Enable"
              },
              "RDDE": {
                "bit": 1,
                "description": "Receive Data DMA Enable"
              },
              "AVDE": {
                "bit": 2,
                "description": "Address Valid DMA Enable"
              }
            },
            "SCFGR1": {
              "ADRSTALL": {
                "bit": 0,
                "description": "Address SCL Stall"
              },
              "RXSTALL": {
                "bit": 1,
                "description": "RX SCL Stall"
              },
              "TXDSTALL": {
                "bit": 2,
                "description": "TX Data SCL Stall"
              },
              "ACKSTALL": {
                "bit": 3,
                "description": "ACK SCL Stall"
              },
              "GCEN": {
                "bit": 8,
                "description": "General Call Enable"
              },
              "SAEN": {
                "bit": 9,
                "description": "SMBus Alert Enable"
              },
              "TXCFG": {
                "bit": 10,
                "description": "Transmit Flag Configuration"
              },
              "RXCFG": {
                "bit": 11,
                "description": "Receive Data Configuration"
              },
              "IGNACK": {
                "bit": 12,
                "description": "Ignore NACK"
              },
              "HSMEN": {
                "bit": 13,
                "description": "High Speed Mode Enable"
              },
              "ADDRCFG": {
                "bit": 16,
                "description": "Address Configuration",
                "width": 3
              }
            },
            "SCFGR2": {
              "CLKHOLD": {
                "bit": 0,
                "description": "Clock Hold Time",
                "width": 4
              },
              "DATAVD": {
                "bit": 8,
                "description": "Data Valid Delay",
                "width": 6
              },
              "FILTSCL": {
                "bit": 16,
                "description": "Glitch Filter SCL",
                "width": 4
              },
              "FILTSDA": {
                "bit": 24,
                "description": "Glitch Filter SDA",
                "width": 4
              }
            },
            "SAMR": {
              "ADDR0": {
                "bit": 1,
                "description": "Address 0 Value",
                "width": 10
              },
              "ADDR1": {
                "bit": 17,
                "description": "Address 1 Value",
                "width": 10
              }
            },
            "SASR": {
              "RADDR": {
                "bit": 0,
                "description": "Received Address",
                "width": 11
              },
              "ANV": {
                "bit": 14,
                "description": "Address Not Valid"
              }
            },
            "STAR": {
              "TXNACK": {
                "bit": 0,
                "description": "Transmit NACK"
              }
            },
            "STDR": {
              "DATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 8
              }
            },
            "SRDR": {
              "DATA": {
                "bit": 0,
                "description": "Receive Data",
                "width": 8
              },
              "RXEMPTY": {
                "bit": 14,
                "description": "RX Empty"
              },
              "SOF": {
                "bit": 15,
                "description": "Start Of Frame"
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "LPUART0",
              "base": "0x4006A000",
              "irq": 12
            },
            {
              "name": "LPUART1",
              "base": "0x4006B000",
              "irq": 13
            },
            {
              "name": "LPUART2",
              "base": "0x4006C000",
              "irq": 14
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "GLOBAL": {
              "offset": "0x08",
              "size": 32,
              "description": "LPUART Global Register"
            },
            "PINCFG": {
              "offset": "0x0C",
              "size": 32,
              "description": "LPUART Pin Configuration Register"
            },
            "BAUD": {
              "offset": "0x10",
              "size": 32,
              "description": "LPUART Baud Rate Register"
            },
            "STAT": {
              "offset": "0x14",
              "size": 32,
              "description": "LPUART Status Register"
            },
            "CTRL": {
              "offset": "0x18",
              "size": 32,
              "description": "LPUART Control Register"
            },
            "DATA": {
              "offset": "0x1C",
              "size": 32,
              "description": "LPUART Data Register"
            },
            "MATCH": {
              "offset": "0x20",
              "size": 32,
              "description": "LPUART Match Address Register"
            },
            "MODIR": {
              "offset": "0x24",
              "size": 32,
              "description": "LPUART Modem IrDA Register"
            },
            "FIFO": {
              "offset": "0x28",
              "size": 32,
              "description": "LPUART FIFO Register"
            },
            "WATER": {
              "offset": "0x2C",
              "size": 32,
              "description": "LPUART Watermark Register"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Feature Identification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "TXFIFO": {
                "bit": 0,
                "description": "Transmit FIFO Size",
                "width": 8
              },
              "RXFIFO": {
                "bit": 8,
                "description": "Receive FIFO Size",
                "width": 8
              }
            },
            "GLOBAL": {
              "RST": {
                "bit": 1,
                "description": "Software Reset"
              }
            },
            "PINCFG": {
              "TRGSEL": {
                "bit": 0,
                "description": "Trigger Select",
                "width": 2
              }
            },
            "BAUD": {
              "SBR": {
                "bit": 0,
                "description": "Baud Rate Modulo Divisor.",
                "width": 13
              },
              "SBNS": {
                "bit": 13,
                "description": "Stop Bit Number Select"
              },
              "RXEDGIE": {
                "bit": 14,
                "description": "RX Input Active Edge Interrupt Enable"
              },
              "LBKDIE": {
                "bit": 15,
                "description": "LIN Break Detect Interrupt Enable"
              },
              "RESYNCDIS": {
                "bit": 16,
                "description": "Resynchronization Disable"
              },
              "BOTHEDGE": {
                "bit": 17,
                "description": "Both Edge Sampling"
              },
              "MATCFG": {
                "bit": 18,
                "description": "Match Configuration",
                "width": 2
              },
              "RIDMAE": {
                "bit": 20,
                "description": "Receiver Idle DMA Enable"
              },
              "RDMAE": {
                "bit": 21,
                "description": "Receiver Full DMA Enable"
              },
              "TDMAE": {
                "bit": 23,
                "description": "Transmitter DMA Enable"
              },
              "OSR": {
                "bit": 24,
                "description": "Oversampling Ratio",
                "width": 5
              },
              "M10": {
                "bit": 29,
                "description": "10-bit Mode select"
              },
              "MAEN2": {
                "bit": 30,
                "description": "Match Address Mode Enable 2"
              },
              "MAEN1": {
                "bit": 31,
                "description": "Match Address Mode Enable 1"
              }
            },
            "STAT": {
              "MA2F": {
                "bit": 14,
                "description": "Match 2 Flag"
              },
              "MA1F": {
                "bit": 15,
                "description": "Match 1 Flag"
              },
              "PF": {
                "bit": 16,
                "description": "Parity Error Flag"
              },
              "FE": {
                "bit": 17,
                "description": "Framing Error Flag"
              },
              "NF": {
                "bit": 18,
                "description": "Noise Flag"
              },
              "OR": {
                "bit": 19,
                "description": "Receiver Overrun Flag"
              },
              "IDLE": {
                "bit": 20,
                "description": "Idle Line Flag"
              },
              "RDRF": {
                "bit": 21,
                "description": "Receive Data Register Full Flag"
              },
              "TC": {
                "bit": 22,
                "description": "Transmission Complete Flag"
              },
              "TDRE": {
                "bit": 23,
                "description": "Transmit Data Register Empty Flag"
              },
              "RAF": {
                "bit": 24,
                "description": "Receiver Active Flag"
              },
              "LBKDE": {
                "bit": 25,
                "description": "LIN Break Detection Enable"
              },
              "BRK13": {
                "bit": 26,
                "description": "Break Character Generation Length"
              },
              "RWUID": {
                "bit": 27,
                "description": "Receive Wake Up Idle Detect"
              },
              "RXINV": {
                "bit": 28,
                "description": "Receive Data Inversion"
              },
              "MSBF": {
                "bit": 29,
                "description": "MSB First"
              },
              "RXEDGIF": {
                "bit": 30,
                "description": "RXD Pin Active Edge Interrupt Flag"
              },
              "LBKDIF": {
                "bit": 31,
                "description": "LIN Break Detect Interrupt Flag"
              }
            },
            "CTRL": {
              "PT": {
                "bit": 0,
                "description": "Parity Type"
              },
              "PE": {
                "bit": 1,
                "description": "Parity Enable"
              },
              "ILT": {
                "bit": 2,
                "description": "Idle Line Type Select"
              },
              "WAKE": {
                "bit": 3,
                "description": "Receiver Wakeup Method Select"
              },
              "M": {
                "bit": 4,
                "description": "9-Bit or 8-Bit Mode Select"
              },
              "RSRC": {
                "bit": 5,
                "description": "Receiver Source Select"
              },
              "DOZEEN": {
                "bit": 6,
                "description": "Doze Enable"
              },
              "LOOPS": {
                "bit": 7,
                "description": "Loop Mode Select"
              },
              "IDLECFG": {
                "bit": 8,
                "description": "Idle Configuration",
                "width": 3
              },
              "M7": {
                "bit": 11,
                "description": "7-Bit Mode Select"
              },
              "MA2IE": {
                "bit": 14,
                "description": "Match 2 Interrupt Enable"
              },
              "MA1IE": {
                "bit": 15,
                "description": "Match 1 Interrupt Enable"
              },
              "SBK": {
                "bit": 16,
                "description": "Send Break"
              },
              "RWU": {
                "bit": 17,
                "description": "Receiver Wakeup Control"
              },
              "RE": {
                "bit": 18,
                "description": "Receiver Enable"
              },
              "TE": {
                "bit": 19,
                "description": "Transmitter Enable"
              },
              "ILIE": {
                "bit": 20,
                "description": "Idle Line Interrupt Enable"
              },
              "RIE": {
                "bit": 21,
                "description": "Receiver Interrupt Enable"
              },
              "TCIE": {
                "bit": 22,
                "description": "Transmission Complete Interrupt Enable for"
              },
              "TIE": {
                "bit": 23,
                "description": "Transmit Interrupt Enable"
              },
              "PEIE": {
                "bit": 24,
                "description": "Parity Error Interrupt Enable"
              },
              "FEIE": {
                "bit": 25,
                "description": "Framing Error Interrupt Enable"
              },
              "NEIE": {
                "bit": 26,
                "description": "Noise Error Interrupt Enable"
              },
              "ORIE": {
                "bit": 27,
                "description": "Overrun Interrupt Enable"
              },
              "TXINV": {
                "bit": 28,
                "description": "Transmit Data Inversion"
              },
              "TXDIR": {
                "bit": 29,
                "description": "TXD Pin Direction in Single-Wire Mode"
              },
              "R9T8": {
                "bit": 30,
                "description": "Receive Bit 9 / Transmit Bit 8"
              },
              "R8T9": {
                "bit": 31,
                "description": "Receive Bit 8 / Transmit Bit 9"
              }
            },
            "DATA": {
              "R0T0": {
                "bit": 0,
                "description": "R0T0"
              },
              "R1T1": {
                "bit": 1,
                "description": "R1T1"
              },
              "R2T2": {
                "bit": 2,
                "description": "R2T2"
              },
              "R3T3": {
                "bit": 3,
                "description": "R3T3"
              },
              "R4T4": {
                "bit": 4,
                "description": "R4T4"
              },
              "R5T5": {
                "bit": 5,
                "description": "R5T5"
              },
              "R6T6": {
                "bit": 6,
                "description": "R6T6"
              },
              "R7T7": {
                "bit": 7,
                "description": "R7T7"
              },
              "R8T8": {
                "bit": 8,
                "description": "R8T8"
              },
              "R9T9": {
                "bit": 9,
                "description": "R9T9"
              },
              "IDLINE": {
                "bit": 11,
                "description": "Idle Line"
              },
              "RXEMPT": {
                "bit": 12,
                "description": "Receive Buffer Empty"
              },
              "FRETSC": {
                "bit": 13,
                "description": "Frame Error / Transmit Special Character"
              },
              "PARITYE": {
                "bit": 14,
                "description": "PARITYE"
              },
              "NOISY": {
                "bit": 15,
                "description": "NOISY"
              }
            },
            "MATCH": {
              "MA1": {
                "bit": 0,
                "description": "Match Address 1",
                "width": 10
              },
              "MA2": {
                "bit": 16,
                "description": "Match Address 2",
                "width": 10
              }
            },
            "MODIR": {
              "TXCTSE": {
                "bit": 0,
                "description": "Transmitter clear-to-send enable"
              },
              "TXRTSE": {
                "bit": 1,
                "description": "Transmitter request-to-send enable"
              },
              "TXRTSPOL": {
                "bit": 2,
                "description": "Transmitter request-to-send polarity"
              },
              "RXRTSE": {
                "bit": 3,
                "description": "Receiver request-to-send enable"
              },
              "TXCTSC": {
                "bit": 4,
                "description": "Transmit CTS Configuration"
              },
              "TXCTSSRC": {
                "bit": 5,
                "description": "Transmit CTS Source"
              },
              "RTSWATER": {
                "bit": 8,
                "description": "Receive RTS Configuration",
                "width": 8
              },
              "TNP": {
                "bit": 16,
                "description": "Transmitter narrow pulse",
                "width": 2
              },
              "IREN": {
                "bit": 18,
                "description": "Infrared enable"
              }
            },
            "FIFO": {
              "RXFIFOSIZE": {
                "bit": 0,
                "description": "Receive FIFO. Buffer Depth",
                "width": 3
              },
              "RXFE": {
                "bit": 3,
                "description": "Receive FIFO Enable"
              },
              "TXFIFOSIZE": {
                "bit": 4,
                "description": "Transmit FIFO. Buffer Depth",
                "width": 3
              },
              "TXFE": {
                "bit": 7,
                "description": "Transmit FIFO Enable"
              },
              "RXUFE": {
                "bit": 8,
                "description": "Receive FIFO Underflow Interrupt Enable"
              },
              "TXOFE": {
                "bit": 9,
                "description": "Transmit FIFO Overflow Interrupt Enable"
              },
              "RXIDEN": {
                "bit": 10,
                "description": "Receiver Idle Empty Enable",
                "width": 3
              },
              "RXFLUSH": {
                "bit": 14,
                "description": "Receive FIFO/Buffer Flush"
              },
              "TXFLUSH": {
                "bit": 15,
                "description": "Transmit FIFO/Buffer Flush"
              },
              "RXUF": {
                "bit": 16,
                "description": "Receiver Buffer Underflow Flag"
              },
              "TXOF": {
                "bit": 17,
                "description": "Transmitter Buffer Overflow Flag"
              },
              "RXEMPT": {
                "bit": 22,
                "description": "Receive Buffer/FIFO Empty"
              },
              "TXEMPT": {
                "bit": 23,
                "description": "Transmit Buffer/FIFO Empty"
              }
            },
            "WATER": {
              "TXWATER": {
                "bit": 0,
                "description": "Transmit Watermark",
                "width": 8
              },
              "TXCOUNT": {
                "bit": 8,
                "description": "Transmit Counter",
                "width": 8
              },
              "RXWATER": {
                "bit": 16,
                "description": "Receive Watermark",
                "width": 8
              },
              "RXCOUNT": {
                "bit": 24,
                "description": "Receive Counter",
                "width": 8
              }
            }
          }
        },
        "CMP0": {
          "instances": [
            {
              "name": "CMP0",
              "base": "0x40073000",
              "irq": 16
            }
          ],
          "registers": {
            "C0": {
              "offset": "0x00",
              "size": 32,
              "description": "CMP Control Register 0"
            },
            "C1": {
              "offset": "0x04",
              "size": 32,
              "description": "CMP Control Register 1"
            },
            "C2": {
              "offset": "0x08",
              "size": 32,
              "description": "CMP Control Register 2"
            }
          },
          "bits": {
            "C0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control. See chip data sheet to get the actual hystersis value with each level",
                "width": 2
              },
              "OFFSET": {
                "bit": 2,
                "description": "Comparator hard block offset control. See chip data sheet to get the actual offset value with each level"
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              },
              "EN": {
                "bit": 8,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 9,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 10,
                "description": "Comparator Output Select"
              },
              "INVT": {
                "bit": 11,
                "description": "Comparator invert"
              },
              "PMODE": {
                "bit": 12,
                "description": "Power Mode Select"
              },
              "WE": {
                "bit": 14,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 15,
                "description": "Sample Enable"
              },
              "FPR": {
                "bit": 16,
                "description": "Filter Sample Period",
                "width": 8
              },
              "COUT": {
                "bit": 24,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 25,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 26,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 27,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 28,
                "description": "Comparator Interrupt Enable Rising"
              },
              "DMAEN": {
                "bit": 30,
                "description": "DMA Enable"
              }
            },
            "C1": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 8
              },
              "MSEL": {
                "bit": 8,
                "description": "Minus Input MUX Control",
                "width": 3
              },
              "PSEL": {
                "bit": 11,
                "description": "Plus Input MUX Control",
                "width": 3
              },
              "VRSEL": {
                "bit": 14,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 15,
                "description": "DAC Enable"
              },
              "CHN0": {
                "bit": 16,
                "description": "Channel 0 input enable"
              },
              "CHN1": {
                "bit": 17,
                "description": "Channel 1 input enable"
              },
              "CHN2": {
                "bit": 18,
                "description": "Channel 2 input enable"
              },
              "CHN3": {
                "bit": 19,
                "description": "Channel 3 input enable"
              },
              "CHN4": {
                "bit": 20,
                "description": "Channel 4 input enable"
              },
              "CHN5": {
                "bit": 21,
                "description": "Channel 5 input enable"
              },
              "CHN6": {
                "bit": 22,
                "description": "Channel 6 input enable"
              },
              "CHN7": {
                "bit": 23,
                "description": "Channel 7 input enable"
              },
              "INNSEL": {
                "bit": 24,
                "description": "Selection of the input to the negative port of the comparator",
                "width": 2
              },
              "INPSEL": {
                "bit": 27,
                "description": "Selection of the input to the positive port of the comparator",
                "width": 2
              },
              "DACOE": {
                "bit": 29,
                "description": "DAC output Enable"
              }
            },
            "C2": {
              "ACOn": {
                "bit": 0,
                "description": "The result of the input comparison for channel n",
                "width": 8
              },
              "INITMOD": {
                "bit": 8,
                "description": "Comparator and DAC initialization delay modulus.",
                "width": 6
              },
              "NSAM": {
                "bit": 14,
                "description": "Number of sample clocks",
                "width": 2
              },
              "CH0F": {
                "bit": 16,
                "description": "Channel 0 input changed flag"
              },
              "CH1F": {
                "bit": 17,
                "description": "Channel 1 input changed flag"
              },
              "CH2F": {
                "bit": 18,
                "description": "Channel 2 input changed flag"
              },
              "CH3F": {
                "bit": 19,
                "description": "Channel 3 input changed flag"
              },
              "CH4F": {
                "bit": 20,
                "description": "Channel 4 input changed flag"
              },
              "CH5F": {
                "bit": 21,
                "description": "Channel 5 input changed flag"
              },
              "CH6F": {
                "bit": 22,
                "description": "Channel 6 input changed flag"
              },
              "CH7F": {
                "bit": 23,
                "description": "Channel 7 input changed flag"
              },
              "FXMXCH": {
                "bit": 25,
                "description": "Fixed channel selection",
                "width": 3
              },
              "FXMP": {
                "bit": 29,
                "description": "Fixed MUX Port"
              },
              "RRIE": {
                "bit": 30,
                "description": "Round-Robin interrupt enable"
              },
              "RRE": {
                "bit": 31,
                "description": "Round-Robin Enable"
              }
            }
          }
        },
        "CMP1": {
          "instances": [
            {
              "name": "CMP1",
              "base": "0x40074000",
              "irq": 21
            }
          ],
          "registers": {
            "C0": {
              "offset": "0x00",
              "size": 32,
              "description": "CMP Control Register 0"
            },
            "C1": {
              "offset": "0x04",
              "size": 32,
              "description": "CMP Control Register 1"
            },
            "C2": {
              "offset": "0x08",
              "size": 32,
              "description": "CMP Control Register 2"
            }
          },
          "bits": {
            "C0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control. See chip data sheet to get the actual hystersis value with each level",
                "width": 2
              },
              "OFFSET": {
                "bit": 2,
                "description": "Comparator hard block offset control. See chip data sheet to get the actual offset value with each level"
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              },
              "EN": {
                "bit": 8,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 9,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 10,
                "description": "Comparator Output Select"
              },
              "INVT": {
                "bit": 11,
                "description": "Comparator invert"
              },
              "PMODE": {
                "bit": 12,
                "description": "Power Mode Select"
              },
              "WE": {
                "bit": 14,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 15,
                "description": "Sample Enable"
              },
              "FPR": {
                "bit": 16,
                "description": "Filter Sample Period",
                "width": 8
              },
              "COUT": {
                "bit": 24,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 25,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 26,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 27,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 28,
                "description": "Comparator Interrupt Enable Rising"
              },
              "DMAEN": {
                "bit": 30,
                "description": "DMA Enable"
              }
            },
            "C1": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 8
              },
              "MSEL": {
                "bit": 8,
                "description": "Minus Input MUX Control",
                "width": 3
              },
              "PSEL": {
                "bit": 11,
                "description": "Plus Input MUX Control",
                "width": 3
              },
              "VRSEL": {
                "bit": 14,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 15,
                "description": "DAC Enable"
              },
              "CHN0": {
                "bit": 16,
                "description": "Channel 0 input enable"
              },
              "CHN1": {
                "bit": 17,
                "description": "Channel 1 input enable"
              },
              "CHN2": {
                "bit": 18,
                "description": "Channel 2 input enable"
              },
              "CHN3": {
                "bit": 19,
                "description": "Channel 3 input enable"
              },
              "CHN4": {
                "bit": 20,
                "description": "Channel 4 input enable"
              },
              "CHN5": {
                "bit": 21,
                "description": "Channel 5 input enable"
              },
              "CHN6": {
                "bit": 22,
                "description": "Channel 6 input enable"
              },
              "CHN7": {
                "bit": 23,
                "description": "Channel 7 input enable"
              },
              "INNSEL": {
                "bit": 24,
                "description": "Selection of the input to the negative port of the comparator",
                "width": 2
              },
              "INPSEL": {
                "bit": 27,
                "description": "Selection of the input to the positive port of the comparator",
                "width": 2
              },
              "DACOE": {
                "bit": 29,
                "description": "DAC output Enable"
              }
            },
            "C2": {
              "ACOn": {
                "bit": 0,
                "description": "The result of the input comparison for channel n",
                "width": 8
              },
              "INITMOD": {
                "bit": 8,
                "description": "Comparator and DAC initialization delay modulus.",
                "width": 6
              },
              "NSAM": {
                "bit": 14,
                "description": "Number of sample clocks",
                "width": 2
              },
              "CH0F": {
                "bit": 16,
                "description": "Channel 0 input changed flag"
              },
              "CH1F": {
                "bit": 17,
                "description": "Channel 1 input changed flag"
              },
              "CH2F": {
                "bit": 18,
                "description": "Channel 2 input changed flag"
              },
              "CH3F": {
                "bit": 19,
                "description": "Channel 3 input changed flag"
              },
              "CH4F": {
                "bit": 20,
                "description": "Channel 4 input changed flag"
              },
              "CH5F": {
                "bit": 21,
                "description": "Channel 5 input changed flag"
              },
              "CH6F": {
                "bit": 22,
                "description": "Channel 6 input changed flag"
              },
              "CH7F": {
                "bit": 23,
                "description": "Channel 7 input changed flag"
              },
              "FXMXCH": {
                "bit": 25,
                "description": "Fixed channel selection",
                "width": 3
              },
              "FXMP": {
                "bit": 29,
                "description": "Fixed MUX Port"
              },
              "RRIE": {
                "bit": 30,
                "description": "Round-Robin interrupt enable"
              },
              "RRE": {
                "bit": 31,
                "description": "Round-Robin Enable"
              }
            }
          }
        },
        "PMC": {
          "instances": [
            {
              "name": "PMC",
              "base": "0x4007D000",
              "irq": 6
            }
          ],
          "registers": {
            "LVDSC1": {
              "offset": "0x00",
              "size": 8,
              "description": "Low Voltage Detect Status and Control 1 Register"
            },
            "LVDSC2": {
              "offset": "0x01",
              "size": 8,
              "description": "Low Voltage Detect Status and Control 2 Register"
            },
            "REGSC": {
              "offset": "0x02",
              "size": 8,
              "description": "Regulator Status and Control Register"
            },
            "LPOTRIM": {
              "offset": "0x04",
              "size": 8,
              "description": "Low Power Oscillator Trim Register"
            }
          },
          "bits": {
            "LVDSC1": {
              "LVDRE": {
                "bit": 4,
                "description": "Low Voltage Detect Reset Enable"
              },
              "LVDIE": {
                "bit": 5,
                "description": "Low Voltage Detect Interrupt Enable"
              },
              "LVDACK": {
                "bit": 6,
                "description": "Low Voltage Detect Acknowledge"
              },
              "LVDF": {
                "bit": 7,
                "description": "Low Voltage Detect Flag"
              }
            },
            "LVDSC2": {
              "LVWIE": {
                "bit": 5,
                "description": "Low-Voltage Warning Interrupt Enable"
              },
              "LVWACK": {
                "bit": 6,
                "description": "Low-Voltage Warning Acknowledge"
              },
              "LVWF": {
                "bit": 7,
                "description": "Low-Voltage Warning Flag"
              }
            },
            "REGSC": {
              "BIASEN": {
                "bit": 0,
                "description": "Bias Enable Bit"
              },
              "REGFPM": {
                "bit": 2,
                "description": "Regulator in Full Performance Mode Status Bit"
              },
              "LPOSTAT": {
                "bit": 6,
                "description": "LPO Status Bit"
              },
              "LPODIS": {
                "bit": 7,
                "description": "LPO Disable Bit"
              }
            },
            "LPOTRIM": {
              "LPOTRIM": {
                "bit": 0,
                "description": "LPO trimming bits",
                "width": 5
              }
            }
          }
        },
        "SMC": {
          "instances": [
            {
              "name": "SMC",
              "base": "0x4007E000"
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "SMC Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "SMC Parameter Register"
            },
            "PMPROT": {
              "offset": "0x08",
              "size": 32,
              "description": "Power Mode Protection register"
            },
            "PMCTRL": {
              "offset": "0x0C",
              "size": 32,
              "description": "Power Mode Control register"
            },
            "STOPCTRL": {
              "offset": "0x10",
              "size": 32,
              "description": "Stop Control Register"
            },
            "PMSTAT": {
              "offset": "0x14",
              "size": 32,
              "description": "Power Mode Status register"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Feature Specification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "EHSRUN": {
                "bit": 0,
                "description": "HSRUN feature exists"
              },
              "ELLS": {
                "bit": 3,
                "description": "LLS feature exists"
              },
              "ELLS2": {
                "bit": 5,
                "description": "LLS2 feature exists"
              },
              "EVLLS0": {
                "bit": 6,
                "description": "VLLS0 feature exists"
              }
            },
            "PMPROT": {
              "AVLP": {
                "bit": 5,
                "description": "Allow Very-Low-Power Modes"
              }
            },
            "PMCTRL": {
              "STOPM": {
                "bit": 0,
                "description": "Stop Mode Control",
                "width": 3
              },
              "STOPA": {
                "bit": 3,
                "description": "Stop Aborted"
              },
              "RUNM": {
                "bit": 5,
                "description": "Run Mode Control",
                "width": 2
              }
            },
            "STOPCTRL": {
              "PSTOPO": {
                "bit": 6,
                "description": "Partial Stop Option",
                "width": 2
              }
            },
            "PMSTAT": {
              "PMSTAT": {
                "bit": 0,
                "description": "Power Mode Status",
                "width": 8
              }
            }
          }
        },
        "RCM": {
          "instances": [
            {
              "name": "RCM",
              "base": "0x4007F000",
              "irq": 31
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "SRS": {
              "offset": "0x08",
              "size": 32,
              "description": "System Reset Status Register"
            },
            "RPC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Reset Pin Control register"
            },
            "MR": {
              "offset": "0x10",
              "size": 32,
              "description": "Mode Register"
            },
            "FM": {
              "offset": "0x14",
              "size": 32,
              "description": "Force Mode Register"
            },
            "SSRS": {
              "offset": "0x18",
              "size": 32,
              "description": "Sticky System Reset Status Register"
            },
            "SRIE": {
              "offset": "0x1C",
              "size": 32,
              "description": "System Reset Interrupt Enable Register"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Feature Specification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "EWAKEUP": {
                "bit": 0,
                "description": "Existence of SRS[WAKEUP] status indication feature"
              },
              "ELVD": {
                "bit": 1,
                "description": "Existence of SRS[LVD] status indication feature"
              },
              "ELOC": {
                "bit": 2,
                "description": "Existence of SRS[LOC] status indication feature"
              },
              "ELOL": {
                "bit": 3,
                "description": "Existence of SRS[LOL] status indication feature"
              },
              "EWDOG": {
                "bit": 5,
                "description": "Existence of SRS[WDOG] status indication feature"
              },
              "EPIN": {
                "bit": 6,
                "description": "Existence of SRS[PIN] status indication feature"
              },
              "EPOR": {
                "bit": 7,
                "description": "Existence of SRS[POR] status indication feature"
              },
              "EJTAG": {
                "bit": 8,
                "description": "Existence of SRS[JTAG] status indication feature"
              },
              "ELOCKUP": {
                "bit": 9,
                "description": "Existence of SRS[LOCKUP] status indication feature"
              },
              "ESW": {
                "bit": 10,
                "description": "Existence of SRS[SW] status indication feature"
              },
              "EMDM_AP": {
                "bit": 11,
                "description": "Existence of SRS[MDM_AP] status indication feature"
              },
              "ESACKERR": {
                "bit": 13,
                "description": "Existence of SRS[SACKERR] status indication feature"
              },
              "ETAMPER": {
                "bit": 15,
                "description": "Existence of SRS[TAMPER] status indication feature"
              },
              "ECORE1": {
                "bit": 16,
                "description": "Existence of SRS[CORE1] status indication feature"
              }
            },
            "SRS": {
              "LVD": {
                "bit": 1,
                "description": "Low-Voltage Detect Reset or High-Voltage Detect Reset"
              },
              "LOC": {
                "bit": 2,
                "description": "Loss-of-Clock Reset"
              },
              "LOL": {
                "bit": 3,
                "description": "Loss-of-Lock Reset"
              },
              "WDOG": {
                "bit": 5,
                "description": "Watchdog"
              },
              "PIN": {
                "bit": 6,
                "description": "External Reset Pin"
              },
              "POR": {
                "bit": 7,
                "description": "Power-On Reset"
              },
              "LOCKUP": {
                "bit": 9,
                "description": "Core Lockup"
              },
              "SW": {
                "bit": 10,
                "description": "Software"
              },
              "MDM_AP": {
                "bit": 11,
                "description": "MDM-AP System Reset Request"
              },
              "SACKERR": {
                "bit": 13,
                "description": "Stop Acknowledge Error"
              }
            },
            "RPC": {
              "RSTFLTSRW": {
                "bit": 0,
                "description": "Reset Pin Filter Select in Run and Wait Modes",
                "width": 2
              },
              "RSTFLTSS": {
                "bit": 2,
                "description": "Reset Pin Filter Select in Stop Mode"
              },
              "RSTFLTSEL": {
                "bit": 8,
                "description": "Reset Pin Filter Bus Clock Select",
                "width": 5
              }
            },
            "MR": {
              "BOOTROM": {
                "bit": 1,
                "description": "Boot ROM Configuration",
                "width": 2
              }
            },
            "FM": {
              "FORCEROM": {
                "bit": 1,
                "description": "Force ROM Boot",
                "width": 2
              }
            },
            "SSRS": {
              "SLVD": {
                "bit": 1,
                "description": "Sticky Low-Voltage Detect Reset"
              },
              "SLOC": {
                "bit": 2,
                "description": "Sticky Loss-of-Clock Reset"
              },
              "SLOL": {
                "bit": 3,
                "description": "Sticky Loss-of-Lock Reset"
              },
              "SWDOG": {
                "bit": 5,
                "description": "Sticky Watchdog"
              },
              "SPIN": {
                "bit": 6,
                "description": "Sticky External Reset Pin"
              },
              "SPOR": {
                "bit": 7,
                "description": "Sticky Power-On Reset"
              },
              "SLOCKUP": {
                "bit": 9,
                "description": "Sticky Core Lockup"
              },
              "SSW": {
                "bit": 10,
                "description": "Sticky Software"
              },
              "SMDM_AP": {
                "bit": 11,
                "description": "Sticky MDM-AP System Reset Request"
              },
              "SSACKERR": {
                "bit": 13,
                "description": "Sticky Stop Acknowledge Error"
              }
            },
            "SRIE": {
              "DELAY": {
                "bit": 0,
                "description": "Reset Delay Time",
                "width": 2
              },
              "LOC": {
                "bit": 2,
                "description": "Loss-of-Clock Interrupt"
              },
              "LOL": {
                "bit": 3,
                "description": "Loss-of-Lock Interrupt"
              },
              "WDOG": {
                "bit": 5,
                "description": "Watchdog Interrupt"
              },
              "PIN": {
                "bit": 6,
                "description": "External Reset Pin Interrupt"
              },
              "GIE": {
                "bit": 7,
                "description": "Global Interrupt Enable"
              },
              "LOCKUP": {
                "bit": 9,
                "description": "Core Lockup Interrupt"
              },
              "SW": {
                "bit": 10,
                "description": "Software Interrupt"
              },
              "MDM_AP": {
                "bit": 11,
                "description": "MDM-AP System Reset Request"
              },
              "SACKERR": {
                "bit": 13,
                "description": "Stop Acknowledge Error Interrupt"
              }
            }
          }
        },
        "MTB": {
          "instances": [
            {
              "name": "MTB",
              "base": "0xF0000000"
            }
          ],
          "registers": {
            "POSITION": {
              "offset": "0x00",
              "size": 32,
              "description": "MTB Position Register"
            },
            "MASTER": {
              "offset": "0x04",
              "size": 32,
              "description": "MTB Master Register"
            },
            "FLOW": {
              "offset": "0x08",
              "size": 32,
              "description": "MTB Flow Register"
            },
            "BASE": {
              "offset": "0x0C",
              "size": 32,
              "description": "MTB Base Register"
            },
            "MODECTRL": {
              "offset": "0xF00",
              "size": 32,
              "description": "Integration Mode Control Register"
            },
            "TAGSET": {
              "offset": "0xFA0",
              "size": 32,
              "description": "Claim TAG Set Register"
            },
            "TAGCLEAR": {
              "offset": "0xFA4",
              "size": 32,
              "description": "Claim TAG Clear Register"
            },
            "LOCKACCESS": {
              "offset": "0xFB0",
              "size": 32,
              "description": "Lock Access Register"
            },
            "LOCKSTAT": {
              "offset": "0xFB4",
              "size": 32,
              "description": "Lock Status Register"
            },
            "AUTHSTAT": {
              "offset": "0xFB8",
              "size": 32,
              "description": "Authentication Status Register"
            },
            "DEVICEARCH": {
              "offset": "0xFBC",
              "size": 32,
              "description": "Device Architecture Register"
            },
            "DEVICECFG": {
              "offset": "0xFC8",
              "size": 32,
              "description": "Device Configuration Register"
            },
            "DEVICETYPID": {
              "offset": "0xFCC",
              "size": 32,
              "description": "Device Type Identifier Register"
            },
            "PERIPHID%s": {
              "offset": "0xFD0",
              "size": 32,
              "description": "Peripheral ID Register"
            },
            "COMPID%s": {
              "offset": "0xFF0",
              "size": 32,
              "description": "Component ID Register"
            }
          },
          "bits": {
            "POSITION": {
              "WRAP": {
                "bit": 2,
                "description": "WRAP"
              },
              "POINTER": {
                "bit": 3,
                "description": "Trace Packet Address Pointer[28:0]",
                "width": 29
              }
            },
            "MASTER": {
              "MASK": {
                "bit": 0,
                "description": "Mask",
                "width": 5
              },
              "TSTARTEN": {
                "bit": 5,
                "description": "Trace Start Input Enable"
              },
              "TSTOPEN": {
                "bit": 6,
                "description": "Trace Stop Input Enable"
              },
              "SFRWPRIV": {
                "bit": 7,
                "description": "Special Function Register Write Privilege"
              },
              "RAMPRIV": {
                "bit": 8,
                "description": "RAM Privilege"
              },
              "HALTREQ": {
                "bit": 9,
                "description": "Halt Request"
              },
              "EN": {
                "bit": 31,
                "description": "Main Trace Enable"
              }
            },
            "FLOW": {
              "AUTOSTOP": {
                "bit": 0,
                "description": "AUTOSTOP"
              },
              "AUTOHALT": {
                "bit": 1,
                "description": "AUTOHALT"
              },
              "WATERMARK": {
                "bit": 3,
                "description": "WATERMARK[28:0]",
                "width": 29
              }
            },
            "BASE": {
              "BASEADDR": {
                "bit": 0,
                "description": "BASEADDR",
                "width": 32
              }
            },
            "MODECTRL": {
              "MODECTRL": {
                "bit": 0,
                "description": "MODECTRL",
                "width": 32
              }
            },
            "TAGSET": {
              "TAGSET": {
                "bit": 0,
                "description": "TAGSET",
                "width": 32
              }
            },
            "TAGCLEAR": {
              "TAGCLEAR": {
                "bit": 0,
                "description": "TAGCLEAR",
                "width": 32
              }
            },
            "LOCKACCESS": {
              "LOCKACCESS": {
                "bit": 0,
                "description": "Hardwired to 0x0000_0000",
                "width": 32
              }
            },
            "LOCKSTAT": {
              "LOCKSTAT": {
                "bit": 0,
                "description": "LOCKSTAT",
                "width": 32
              }
            },
            "AUTHSTAT": {
              "BIT0": {
                "bit": 0,
                "description": "Connected to DBGEN."
              },
              "BIT2": {
                "bit": 2,
                "description": "BIT2"
              }
            },
            "DEVICEARCH": {
              "DEVICEARCH": {
                "bit": 0,
                "description": "DEVICEARCH",
                "width": 32
              }
            },
            "DEVICECFG": {
              "DEVICECFG": {
                "bit": 0,
                "description": "DEVICECFG",
                "width": 32
              }
            },
            "DEVICETYPID": {
              "DEVICETYPID": {
                "bit": 0,
                "description": "DEVICETYPID",
                "width": 32
              }
            },
            "PERIPHID%s": {
              "PERIPHID": {
                "bit": 0,
                "description": "PERIPHID",
                "width": 32
              }
            },
            "COMPID%s": {
              "COMPID": {
                "bit": 0,
                "description": "Component ID",
                "width": 32
              }
            }
          }
        },
        "MTBDWT": {
          "instances": [
            {
              "name": "MTBDWT",
              "base": "0xF0001000"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "MTB DWT Control Register"
            },
            "COMP%s": {
              "offset": "0x20",
              "size": 32,
              "description": "MTB_DWT Comparator Register"
            },
            "MASK%s": {
              "offset": "0x24",
              "size": 32,
              "description": "MTB_DWT Comparator Mask Register"
            },
            "FCT0": {
              "offset": "0x28",
              "size": 32,
              "description": "MTB_DWT Comparator Function Register 0"
            },
            "FCT1": {
              "offset": "0x38",
              "size": 32,
              "description": "MTB_DWT Comparator Function Register 1"
            },
            "TBCTRL": {
              "offset": "0x200",
              "size": 32,
              "description": "MTB_DWT Trace Buffer Control Register"
            },
            "DEVICECFG": {
              "offset": "0xFC8",
              "size": 32,
              "description": "Device Configuration Register"
            },
            "DEVICETYPID": {
              "offset": "0xFCC",
              "size": 32,
              "description": "Device Type Identifier Register"
            },
            "PERIPHID%s": {
              "offset": "0xFD0",
              "size": 32,
              "description": "Peripheral ID Register"
            },
            "COMPID%s": {
              "offset": "0xFF0",
              "size": 32,
              "description": "Component ID Register"
            }
          },
          "bits": {
            "CTRL": {
              "DWTCFGCTRL": {
                "bit": 0,
                "description": "DWT configuration controls",
                "width": 28
              },
              "NUMCMP": {
                "bit": 28,
                "description": "Number of comparators",
                "width": 4
              }
            },
            "COMP%s": {
              "COMP": {
                "bit": 0,
                "description": "Reference value for comparison",
                "width": 32
              }
            },
            "MASK%s": {
              "MASK": {
                "bit": 0,
                "description": "MASK",
                "width": 5
              }
            },
            "FCT0": {
              "FUNCTION": {
                "bit": 0,
                "description": "Function",
                "width": 4
              },
              "DATAVMATCH": {
                "bit": 8,
                "description": "Data Value Match"
              },
              "DATAVSIZE": {
                "bit": 10,
                "description": "Data Value Size",
                "width": 2
              },
              "DATAVADDR0": {
                "bit": 12,
                "description": "Data Value Address 0",
                "width": 4
              },
              "MATCHED": {
                "bit": 24,
                "description": "Comparator match"
              }
            },
            "FCT1": {
              "FUNCTION": {
                "bit": 0,
                "description": "Function",
                "width": 4
              },
              "MATCHED": {
                "bit": 24,
                "description": "Comparator match"
              }
            },
            "TBCTRL": {
              "ACOMP0": {
                "bit": 0,
                "description": "Action based on Comparator 0 match"
              },
              "ACOMP1": {
                "bit": 1,
                "description": "Action based on Comparator 1 match"
              },
              "NUMCOMP": {
                "bit": 28,
                "description": "Number of Comparators",
                "width": 4
              }
            },
            "DEVICECFG": {
              "DEVICECFG": {
                "bit": 0,
                "description": "DEVICECFG",
                "width": 32
              }
            },
            "DEVICETYPID": {
              "DEVICETYPID": {
                "bit": 0,
                "description": "DEVICETYPID",
                "width": 32
              }
            },
            "PERIPHID%s": {
              "PERIPHID": {
                "bit": 0,
                "description": "PERIPHID",
                "width": 32
              }
            },
            "COMPID%s": {
              "COMPID": {
                "bit": 0,
                "description": "Component ID",
                "width": 32
              }
            }
          }
        },
        "ROM": {
          "instances": [
            {
              "name": "ROM",
              "base": "0xF0002000"
            }
          ],
          "registers": {
            "ENTRY%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Entry"
            },
            "TABLEMARK": {
              "offset": "0x0C",
              "size": 32,
              "description": "End of Table Marker Register"
            },
            "SYSACCESS": {
              "offset": "0xFCC",
              "size": 32,
              "description": "System Access Register"
            },
            "PERIPHID%s": {
              "offset": "0xFD0",
              "size": 32,
              "description": "Peripheral ID Register"
            },
            "COMPID%s": {
              "offset": "0xFF0",
              "size": 32,
              "description": "Component ID Register"
            }
          },
          "bits": {
            "ENTRY%s": {
              "ENTRY": {
                "bit": 0,
                "description": "ENTRY",
                "width": 32
              }
            },
            "TABLEMARK": {
              "MARK": {
                "bit": 0,
                "description": "MARK",
                "width": 32
              }
            },
            "SYSACCESS": {
              "SYSACCESS": {
                "bit": 0,
                "description": "SYSACCESS",
                "width": 32
              }
            },
            "PERIPHID%s": {
              "PERIPHID": {
                "bit": 0,
                "description": "PERIPHID",
                "width": 32
              }
            },
            "COMPID%s": {
              "COMPID": {
                "bit": 0,
                "description": "Component ID",
                "width": 32
              }
            }
          }
        },
        "MCM": {
          "instances": [
            {
              "name": "MCM",
              "base": "0xF0003000"
            }
          ],
          "registers": {
            "PLASC": {
              "offset": "0x08",
              "size": 16,
              "description": "Crossbar Switch (AXBS) Slave Configuration"
            },
            "PLAMC": {
              "offset": "0x0A",
              "size": 16,
              "description": "Crossbar Switch (AXBS) Master Configuration"
            },
            "PLACR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Platform Control Register"
            },
            "PID": {
              "offset": "0x30",
              "size": 32,
              "description": "Process ID register"
            },
            "CPO": {
              "offset": "0x40",
              "size": 32,
              "description": "Compute Operation Control Register"
            },
            "MATCR": {
              "offset": "0x80",
              "size": 32,
              "description": "Master Attribute Configuration Register"
            }
          },
          "bits": {
            "PLASC": {
              "ASC": {
                "bit": 0,
                "description": "Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port.",
                "width": 8
              }
            },
            "PLAMC": {
              "AMC": {
                "bit": 0,
                "description": "Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port.",
                "width": 8
              }
            },
            "PLACR": {
              "ARB": {
                "bit": 9,
                "description": "Arbitration select"
              },
              "CFCC": {
                "bit": 10,
                "description": "Clear Flash Controller Cache"
              },
              "DFCDA": {
                "bit": 11,
                "description": "Disable Flash Controller Data Caching"
              },
              "DFCIC": {
                "bit": 12,
                "description": "Disable Flash Controller Instruction Caching"
              },
              "DFCC": {
                "bit": 13,
                "description": "Disable Flash Controller Cache"
              },
              "EFDS": {
                "bit": 14,
                "description": "Enable Flash Data Speculation"
              },
              "DFCS": {
                "bit": 15,
                "description": "Disable Flash Controller Speculation"
              },
              "ESFC": {
                "bit": 16,
                "description": "Enable Stalling Flash Controller"
              }
            },
            "PID": {
              "PID": {
                "bit": 0,
                "description": "M0_PID For MPU",
                "width": 8
              }
            },
            "CPO": {
              "CPOREQ": {
                "bit": 0,
                "description": "Compute Operation Request"
              },
              "CPOACK": {
                "bit": 1,
                "description": "Compute Operation Acknowledge"
              },
              "CPOWOI": {
                "bit": 2,
                "description": "Compute Operation Wake-up on Interrupt"
              }
            },
            "MATCR": {
              "ATC0": {
                "bit": 0,
                "description": "Attribute Configuration Master n",
                "width": 3
              },
              "RO0": {
                "bit": 7,
                "description": "Read-Only Master n"
              },
              "ATC2": {
                "bit": 16,
                "description": "Attribute Configuration Master n",
                "width": 3
              },
              "RO2": {
                "bit": 23,
                "description": "Read-Only Master n"
              }
            }
          }
        },
        "MMDVSQ": {
          "instances": [
            {
              "name": "MMDVSQ",
              "base": "0xF0004000"
            }
          ],
          "registers": {
            "DEND": {
              "offset": "0x00",
              "size": 32,
              "description": "Dividend Register"
            },
            "DSOR": {
              "offset": "0x04",
              "size": 32,
              "description": "Divisor Register"
            },
            "CSR": {
              "offset": "0x08",
              "size": 32,
              "description": "Control/Status Register"
            },
            "RES": {
              "offset": "0x0C",
              "size": 32,
              "description": "Result Register"
            },
            "RCND": {
              "offset": "0x10",
              "size": 32,
              "description": "Radicand Register"
            }
          },
          "bits": {
            "DEND": {
              "DIVIDEND": {
                "bit": 0,
                "description": "Dividend",
                "width": 32
              }
            },
            "DSOR": {
              "DIVISOR": {
                "bit": 0,
                "description": "Divisor",
                "width": 32
              }
            },
            "CSR": {
              "SRT": {
                "bit": 0,
                "description": "Start"
              },
              "USGN": {
                "bit": 1,
                "description": "Unsigned calculation"
              },
              "REM": {
                "bit": 2,
                "description": "REMainder calculation"
              },
              "DZE": {
                "bit": 3,
                "description": "Divide-by-Zero-Enable"
              },
              "DZ": {
                "bit": 4,
                "description": "Divide-by-Zero"
              },
              "DFS": {
                "bit": 5,
                "description": "Disable Fast Start"
              },
              "SQRT": {
                "bit": 29,
                "description": "SQUARE ROOT"
              },
              "DIV": {
                "bit": 30,
                "description": "DIVIDE"
              },
              "BUSY": {
                "bit": 31,
                "description": "BUSY"
              }
            },
            "RES": {
              "RESULT": {
                "bit": 0,
                "description": "Result",
                "width": 32
              }
            },
            "RCND": {
              "RADICAND": {
                "bit": 0,
                "description": "Radicand",
                "width": 32
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 48,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "DMA0_04_IRQHandler"
          },
          {
            "number": 17,
            "name": "DMA0_15_IRQHandler"
          },
          {
            "number": 18,
            "name": "DMA0_26_IRQHandler"
          },
          {
            "number": 19,
            "name": "DMA0_37_IRQHandler"
          },
          {
            "number": 20,
            "name": "DMA_Error_IRQHandler"
          },
          {
            "number": 21,
            "name": "FTFE_IRQHandler"
          },
          {
            "number": 22,
            "name": "LVD_LVW_IRQHandler"
          },
          {
            "number": 23,
            "name": "PORTAE_IRQHandler"
          },
          {
            "number": 24,
            "name": "LPI2C0_IRQHandler"
          },
          {
            "number": 25,
            "name": "LPI2C1_IRQHandler"
          },
          {
            "number": 26,
            "name": "LPSPI0_IRQHandler"
          },
          {
            "number": 27,
            "name": "LPSPI1_IRQHandler"
          },
          {
            "number": 28,
            "name": "LPUART0_IRQHandler"
          },
          {
            "number": 29,
            "name": "LPUART1_IRQHandler"
          },
          {
            "number": 30,
            "name": "LPUART2_IRQHandler"
          },
          {
            "number": 31,
            "name": "ADC0_IRQHandler"
          },
          {
            "number": 32,
            "name": "CMP0_IRQHandler"
          },
          {
            "number": 33,
            "name": "FTM0_IRQHandler"
          },
          {
            "number": 34,
            "name": "FTM1_IRQHandler"
          },
          {
            "number": 35,
            "name": "FTM2_IRQHandler"
          },
          {
            "number": 36,
            "name": "RTC_IRQHandler"
          },
          {
            "number": 37,
            "name": "CMP1_IRQHandler"
          },
          {
            "number": 38,
            "name": "LPIT0_IRQHandler"
          },
          {
            "number": 39,
            "name": "FLEXIO_IRQHandler"
          },
          {
            "number": 41,
            "name": "PDB0_IRQHandler"
          },
          {
            "number": 42,
            "name": "PORTBCD_IRQHandler"
          },
          {
            "number": 43,
            "name": "SCG_IRQHandler"
          },
          {
            "number": 44,
            "name": "WDOG_EWM_IRQHandler"
          },
          {
            "number": 45,
            "name": "PWT_LPTMR0_IRQHandler"
          },
          {
            "number": 46,
            "name": "ADC1_IRQHandler"
          },
          {
            "number": 47,
            "name": "RCM_IRQHandler"
          }
        ]
      }
    }
  }
}