"use strict";(self.webpackChunkll_ms_metrics_catalog=self.webpackChunkll_ms_metrics_catalog||[]).push([[2087],{902:(e,i,n)=>{n.r(i),n.d(i,{assets:()=>c,contentTitle:()=>o,default:()=>h,frontMatter:()=>a,metadata:()=>r,toc:()=>l});const r=JSON.parse('{"id":"metrics/architectural/design-performance","title":"Design Performance","description":"Introduction","source":"@site/docs/metrics/architectural/Design-performance.md","sourceDirName":"metrics/architectural","slug":"/metrics/architectural/design-performance","permalink":"/LLMs-metrics-catalog/metrics/architectural/design-performance","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{"id":"design-performance","title":"Design Performance","sidebar_label":"Design Performance"},"sidebar":"docsSidebar","previous":{"title":"Composite","permalink":"/LLMs-metrics-catalog/metrics/architectural/composite"},"next":{"title":"IDC","permalink":"/LLMs-metrics-catalog/metrics/architectural/incremental"}}');var s=n(4848),t=n(8453);const a={id:"design-performance",title:"Design Performance",sidebar_label:"Design Performance"},o=void 0,c={},l=[{value:"Introduction",id:"introduction",level:2},{value:"1. Design Performance (Timing, Power, Area)",id:"1-design-performance-timing-power-area",level:2},{value:"Definition",id:"definition",level:3},{value:"Purpose",id:"purpose",level:3},{value:"Applications",id:"applications",level:3},{value:"Limitations",id:"limitations",level:3},{value:"References",id:"references",level:2},{value:"Additional References",id:"additional-references",level:2}];function d(e){const i={a:"a",em:"em",h2:"h2",h3:"h3",li:"li",p:"p",strong:"strong",ul:"ul",...(0,t.R)(),...e.components};return(0,s.jsxs)(s.Fragment,{children:[(0,s.jsx)(i.h2,{id:"introduction",children:"Introduction"}),"\n",(0,s.jsxs)(i.p,{children:["Design Performance is not a single metric, but rather a category of evaluation metrics used to measure the efficiency and implementation quality of code generated for Hardware Description Languages (HDL), such as ",(0,s.jsx)(i.strong,{children:"Verilog"}),"."]}),"\n",(0,s.jsx)(i.p,{children:"Unlike traditional software metrics that focus on functional correctness (like Pass@k) or textual similarity (like BLEU), Design Performance evaluates how well the HDL code translates into a physical circuit. It focuses on non-functional constraints that are critical in hardware design, such as speed, power consumption, and resource utilization."}),"\n",(0,s.jsxs)(i.p,{children:["This category of metrics is a core component of the ",(0,s.jsx)(i.strong,{children:"VerilogEval"})," benchmark, which assesses the capabilities of LLMs in practical hardware design tasks."]}),"\n",(0,s.jsx)(i.h2,{id:"1-design-performance-timing-power-area",children:"1. Design Performance (Timing, Power, Area)"}),"\n",(0,s.jsx)(i.h3,{id:"definition",children:"Definition"}),"\n",(0,s.jsx)(i.p,{children:"Design Performance refers to a set of metrics that evaluate the quality of the synthesized hardware from the model-generated HDL code. These metrics are obtained after the code is processed by synthesis and simulation tools."}),"\n",(0,s.jsx)(i.p,{children:"The key components of Design Performance are:"}),"\n",(0,s.jsxs)(i.ul,{children:["\n",(0,s.jsxs)(i.li,{children:[(0,s.jsx)(i.strong,{children:"Timing:"})," Measures the speed performance of the circuit, such as maximum clock frequency or propagation delays. It is a crucial metric in hardware design."]}),"\n",(0,s.jsxs)(i.li,{children:[(0,s.jsx)(i.strong,{children:"Power:"})," Evaluates the power consumption of the synthesized circuit."]}),"\n",(0,s.jsxs)(i.li,{children:[(0,s.jsx)(i.strong,{children:"Area:"})," Measures the amount of physical resources (like logic gates, lookup tables, etc.) the design occupies on the chip."]}),"\n"]}),"\n",(0,s.jsx)(i.p,{children:'An "excellent design performance" reflects high efficiency and good resource utilization.'}),"\n",(0,s.jsx)(i.h3,{id:"purpose",children:"Purpose"}),"\n",(0,s.jsxs)(i.p,{children:["The main purpose of these metrics is to go beyond simple syntactic or functional correctness. While metrics like the ",(0,s.jsx)(i.em,{children:"synthesis success rate"})," verify basic correctness, Design Performance evaluates the ",(0,s.jsx)(i.strong,{children:"efficiency and quality"})," of a functionally correct solution."]}),"\n",(0,s.jsx)(i.p,{children:"It assesses whether the generated code is practical and efficient for real-world hardware applications."}),"\n",(0,s.jsx)(i.h3,{id:"applications",children:"Applications"}),"\n",(0,s.jsxs)(i.ul,{children:["\n",(0,s.jsxs)(i.li,{children:["It is used prominently in the ",(0,s.jsx)(i.strong,{children:"VerilogEval"})," benchmark for Verilog code generation and verification."]}),"\n",(0,s.jsx)(i.li,{children:"Evaluation of LLMs on hardware design tasks, including combinational logic circuits, sequential logic circuits, and state machine design."}),"\n"]}),"\n",(0,s.jsx)(i.h3,{id:"limitations",children:"Limitations"}),"\n",(0,s.jsxs)(i.ul,{children:["\n",(0,s.jsxs)(i.li,{children:[(0,s.jsx)(i.strong,{children:"Difficulty for Models:"}),' The paper notes that while deep learning-based models perform well in synthesis and simulation (correctness), they "need improvement in design performance".']}),"\n",(0,s.jsxs)(i.li,{children:[(0,s.jsx)(i.strong,{children:"Highly Specialized:"})," These metrics are specific to the hardware design (HDL) domain and are not applicable to general-purpose software evaluation."]}),"\n",(0,s.jsxs)(i.li,{children:[(0,s.jsx)(i.strong,{children:"Tool-Dependent:"})," Requires the use of specialized hardware synthesis and simulation tools to be calculated, making it more complex than text-based metrics"]}),"\n"]}),"\n",(0,s.jsx)(i.h2,{id:"references",children:"References"}),"\n",(0,s.jsxs)(i.ul,{children:["\n",(0,s.jsxs)(i.li,{children:["Chen, L., Guo, Q., Jia, H., Zeng, Z., Wang, X., Xu, Y., ... & Zhang, S. (2024). ",(0,s.jsx)(i.em,{children:"A Survey on Evaluating Large Language Models in Code Generation Tasks"}),". ",(0,s.jsx)(i.a,{href:"https://doi.org/10.48550/arXiv.2408.16498",children:"arXiv:2408.16498"})]}),"\n",(0,s.jsxs)(i.li,{children:["Liu, M., Pinckney, N., Khailany, B., & Ren, H. (2023). ",(0,s.jsx)(i.em,{children:"Verilogeval: Evaluating large language models for verilog code generation"}),". In 2023 IEEE/ACM International Conference on Computer Aided Design. ",(0,s.jsx)(i.a,{href:"https://arxiv.org/pdf/2309.07544",children:"arXiv:2309.07544"})]}),"\n"]}),"\n",(0,s.jsx)(i.h2,{id:"additional-references",children:"Additional References"}),"\n",(0,s.jsxs)(i.ul,{children:["\n",(0,s.jsx)(i.li,{children:"10"}),"\n"]})]})}function h(e={}){const{wrapper:i}={...(0,t.R)(),...e.components};return i?(0,s.jsx)(i,{...e,children:(0,s.jsx)(d,{...e})}):d(e)}},8453:(e,i,n)=>{n.d(i,{R:()=>a,x:()=>o});var r=n(6540);const s={},t=r.createContext(s);function a(e){const i=r.useContext(t);return r.useMemo(function(){return"function"==typeof e?e(i):{...i,...e}},[i,e])}function o(e){let i;return i=e.disableParentContext?"function"==typeof e.components?e.components(s):e.components||s:a(e.components),r.createElement(t.Provider,{value:i},e.children)}}}]);