// Seed: 1157143291
module module_0 (
    input  wand id_0,
    output tri0 id_1
);
endmodule
module module_1 #(
    parameter id_1 = 32'd59,
    parameter id_2 = 32'd36
) (
    input tri1 id_0
    , id_9,
    output wand _id_1,
    output wor _id_2,
    input tri0 id_3,
    output wire id_4,
    input wire id_5,
    output supply1 id_6,
    output tri1 id_7
);
  assign id_2 = id_3;
  integer [1 : 1  &  -1  ==  id_1] id_10[1 'b0 : id_2];
  module_0 modCall_1 (
      id_3,
      id_6
  );
  logic id_11;
  ;
endmodule
