Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Oct 23 01:37:14 2025
| Host         : vader running 64-bit Arch Linux
| Command      : report_timing_summary -file kintex_timing_post_route.rpt
| Design       : MFCC_Core
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (209)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (209)
---------------------------------
 There are 209 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.721        0.000                      0                28343        0.056        0.000                      0                28343        4.232        0.000                       0                  4716  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             0.721        0.000                      0                28343        0.056        0.000                      0                28343        4.232        0.000                       0                  4716  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 u_window_buffer/internal_read_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hamming_window/calc_pointer_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.958ns  (logic 3.185ns (35.554%)  route 5.773ns (64.446%))
  Logic Levels:           22  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.686ns = ( 15.686 - 10.000 ) 
    Source Clock Delay      (SCD):    6.036ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.651     4.149    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=4735, routed)        1.794     6.036    u_window_buffer/clk_IBUF_BUFG
    SLICE_X35Y29         FDRE                                         r  u_window_buffer/internal_read_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.223     6.259 r  u_window_buffer/internal_read_ptr_reg[5]/Q
                         net (fo=3, routed)           0.376     6.635    u_window_buffer/internal_read_ptr[5]
    SLICE_X40Y28         LUT2 (Prop_lut2_I1_O)        0.043     6.678 r  u_window_buffer/output_pointer[8]_i_14/O
                         net (fo=1, routed)           0.000     6.678    u_window_buffer/output_pointer[8]_i_14_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.945 r  u_window_buffer/output_pointer_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.945    u_window_buffer/output_pointer_reg[8]_i_4_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.056 r  u_window_buffer/output_pointer_reg[8]_i_9/O[0]
                         net (fo=29, routed)          0.712     7.768    u_window_buffer/p_1_in[8]
    SLICE_X43Y22         LUT3 (Prop_lut3_I2_O)        0.135     7.903 r  u_window_buffer/output_pointer[8]_i_168/O
                         net (fo=1, routed)           0.369     8.271    u_window_buffer/output_pointer[8]_i_168_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.377     8.648 r  u_window_buffer/output_pointer_reg[8]_i_159/CO[3]
                         net (fo=1, routed)           0.000     8.648    u_window_buffer/output_pointer_reg[8]_i_159_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.813 r  u_window_buffer/output_pointer_reg[8]_i_137/O[1]
                         net (fo=2, routed)           0.334     9.147    u_window_buffer/output_pointer_reg[8]_i_137_n_6
    SLICE_X43Y23         LUT5 (Prop_lut5_I4_O)        0.136     9.283 r  u_window_buffer/output_pointer[8]_i_127/O
                         net (fo=2, routed)           0.305     9.588    u_window_buffer/output_pointer[8]_i_127_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.291     9.879 r  u_window_buffer/output_pointer_reg[8]_i_90/CO[3]
                         net (fo=1, routed)           0.000     9.879    u_window_buffer/output_pointer_reg[8]_i_90_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.932 r  u_window_buffer/output_pointer_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.007     9.939    u_window_buffer/output_pointer_reg[8]_i_57_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.992 r  u_window_buffer/output_pointer_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.992    u_window_buffer/output_pointer_reg[8]_i_42_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.045 r  u_window_buffer/output_pointer_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.045    u_window_buffer/output_pointer_reg[8]_i_30_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.098 r  u_window_buffer/output_pointer_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.098    u_window_buffer/output_pointer_reg[8]_i_18_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.264 r  u_window_buffer/output_pointer_reg[8]_i_17/O[1]
                         net (fo=3, routed)           0.441    10.705    u_window_buffer/output_pointer_reg[8]_i_17_n_6
    SLICE_X43Y27         LUT4 (Prop_lut4_I1_O)        0.123    10.828 r  u_window_buffer/output_pointer[8]_i_22/O
                         net (fo=1, routed)           0.000    10.828    u_window_buffer/output_pointer[8]_i_22_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109    10.937 r  u_window_buffer/output_pointer_reg[8]_i_16/O[1]
                         net (fo=1, routed)           0.334    11.271    u_window_buffer/output_pointer_reg[8]_i_16_n_6
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.123    11.394 r  u_window_buffer/output_pointer[8]_i_11/O
                         net (fo=1, routed)           0.000    11.394    u_window_buffer/output_pointer[8]_i_11_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218    11.612 r  u_window_buffer/output_pointer_reg[8]_i_3/O[1]
                         net (fo=5, routed)           0.368    11.980    u_window_buffer/output_pointer_reg[8]_i_3_n_6
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.123    12.103 r  u_window_buffer/output_pointer[8]_i_1/O
                         net (fo=2, routed)           0.460    12.563    u_window_buffer/diff_pointers20_in[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.043    12.606 r  u_window_buffer/read_ptr[8]_i_6/O
                         net (fo=1, routed)           0.000    12.606    u_window_buffer/read_ptr[8]_i_6_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.148    12.754 r  u_window_buffer/read_ptr_reg[8]_i_3/CO[2]
                         net (fo=5, routed)           0.607    13.361    u_window_buffer/CO[0]
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.129    13.490 r  u_window_buffer/calc_pointer[31]_i_4/O
                         net (fo=6, routed)           0.410    13.900    u_hamming_window/temp_valid_reg_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I1_O)        0.043    13.943 r  u_hamming_window/calc_pointer[31]_i_1/O
                         net (fo=32, routed)          1.052    14.994    u_hamming_window/calc_pointer[31]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  u_hamming_window/calc_pointer_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AA23                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         1.366    11.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.516    13.882    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=4735, routed)        1.721    15.686    u_hamming_window/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  u_hamming_window/calc_pointer_reg[17]/C
                         clock pessimism              0.369    16.055    
                         clock uncertainty           -0.035    16.020    
    SLICE_X4Y29          FDRE (Setup_fdre_C_R)       -0.304    15.716    u_hamming_window/calc_pointer_reg[17]
  -------------------------------------------------------------------
                         required time                         15.716    
                         arrival time                         -14.994    
  -------------------------------------------------------------------
                         slack                                  0.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_fft/x2_write_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fft/x_bank2_reg_0_63_6_8/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.920%)  route 0.100ns (50.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.034ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.278     1.701    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.727 r  clk_IBUF_BUFG_inst/O
                         net (fo=4735, routed)        0.775     2.502    u_fft/clk_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  u_fft/x2_write_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.100     2.602 r  u_fft/x2_write_data_reg[6]/Q
                         net (fo=8, routed)           0.100     2.702    u_fft/x_bank2_reg_0_63_6_8/DIA
    SLICE_X6Y35          RAMD64E                                      r  u_fft/x_bank2_reg_0_63_6_8/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.351     1.970    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=4735, routed)        1.034     3.034    u_fft/x_bank2_reg_0_63_6_8/WCLK
    SLICE_X6Y35          RAMD64E                                      r  u_fft/x_bank2_reg_0_63_6_8/RAMA/CLK
                         clock pessimism             -0.519     2.515    
    SLICE_X6Y35          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.131     2.646    u_fft/x_bank2_reg_0_63_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.000      7.228      DSP48_X0Y15  u_fft/power_stage2_im_reg/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            0.768         5.000       4.232      SLICE_X6Y98  u_dct/mel_filters_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768         5.000       4.232      SLICE_X6Y98  u_dct/mel_filters_reg_0_63_0_2/RAMA/CLK



